//
// ***********************************************************************
// Unpublished work. Copyright 2021 Siemens
// For use only with Tessent tools
// ***********************************************************************
// File Type:       Tessent Cell Library 
// Generated by:    Tessent Shell -- write_cell_library 
// Tool Version:    2023.3 
// Tool Build Date:   Tue Aug 15 20:24:46 GMT 2023 
// ***********************************************************************
// Library Created : Local Time = Thu Oct  5 09:46:09 2023
//                          GMT = Thu Oct  5 16:46:09 2023


library_format_version = 9;

array_delimiter = "[]";


model INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0
  (MGM_CLK0, clk)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (clk) ( )
  output (MGM_CLK0) ( )
  (
    primitive = _buf mlc_gate0 (clk, MGM_CLK0);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0


model INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = dff;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( posedge_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dff mlc_dff (P, C, CK, D, Q,  );
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP


model INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1
  (MGM_C0, rb)
(
  model_source = verilog_udp;
  simulation_function = inverter;

  input (rb) ( )
  output (MGM_C0) ( )
  (
    primitive = _inv mlc_gate0 (rb, MGM_C0);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1


model INTC_lib783_i0s_160h_50pp_seq_fmz200aa_2
  (MGM_D0, d, si, ssb)
(
  model_source = verilog_udp;
  simulation_function = mux;

  input (d) ( mux_in1; )
  input (si) ( mux_in0; )
  input (ssb) ( mux_select; )
  output (MGM_D0) ( mux_out; )
  (
    primitive = _mux mlc_gate0 (si, d, ssb, MGM_D0);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fmz200aa_2


model INTC_lib783_i0s_160h_50pp_seq_fun010aa_N_IQN_FF_UDP
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = dff;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( posedge_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out_inv; )
  (
    primitive = _dff mlc_dff (P, C, CK, D,  , Q);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fun010aa_N_IQN_FF_UDP


model INTC_lib783_i0s_160h_50pp_seq_fun040aa_3
  (MGM_D0, IQ, d, den)
(
  model_source = verilog_udp;
  simulation_function = mux;

  input (IQ) ( mux_in0; )
  input (d) ( mux_in1; )
  input (den) ( mux_select; )
  output (MGM_D0) ( mux_out; )
  (
    primitive = _mux mlc_gate0 (IQ, d, den, MGM_D0);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fun040aa_3


model INTC_lib783_i0s_160h_50pp_seq_fuz040aa_0
  (o, a)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    primitive = _buf mlc_gate0 (a, o);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fuz040aa_0


model INTC_lib783_i0s_160h_50pp_seq_fuz040aa_1
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = dff;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( posedge_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dff mlc_dff (P, C, CK, D, Q,  );
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fuz040aa_1


model INTC_lib783_i0s_160h_50pp_seq_fuz040aa_2
  (clkout, int1, int2, sb)
(
  model_source = verilog_udp;
  simulation_function = mux;

  input (int1) ( mux_in0; )
  input (int2) ( mux_in1; )
  input (sb) ( mux_select; )
  output (clkout) ( mux_out; )
  (
    primitive = _mux mlc_gate0 (int1, int2, sb, clkout);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fuz040aa_2


model INTC_lib783_i0s_160h_50pp_seq_fuz040aa_3
  (clkout, clk1, clk2, s)
(
  model_source = verilog_udp;
  simulation_function = mux;

  input (clk1) ( mux_in1; )
  input (clk2) ( mux_in0; )
  input (s) ( mux_select; )
  output (clkout) ( mux_out; )
  (
    primitive = _mux mlc_gate0 (clk2, clk1, s, clkout);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fuz040aa_3


model INTC_lib783_i0s_160h_50pp_seq_fuz440aa_0
  (MGM_CLK0, clk)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (clk) ( )
  output (MGM_CLK0) ( )
  (
    primitive = _buf mlc_gate0 (clk, MGM_CLK0);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fuz440aa_0


model INTC_lib783_i0s_160h_50pp_seq_fuz440aa_1
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = dff;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( posedge_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dff mlc_dff (P, C, CK, D, Q,  );
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fuz440aa_1


model INTC_lib783_i0s_160h_50pp_seq_fuz440aa_2
  (MGM_D0, IQ, d, den)
(
  model_source = verilog_udp;
  simulation_function = mux;

  input (IQ) ( mux_in0; )
  input (d) ( mux_in1; )
  input (den) ( mux_select; )
  output (MGM_D0) ( mux_out; )
  (
    primitive = _mux mlc_gate0 (IQ, d, den, MGM_D0);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fuz440aa_2


model INTC_lib783_i0s_160h_50pp_seq_fuz440aa_3
  (MGM_D0, d, si, ssb)
(
  model_source = verilog_udp;
  simulation_function = mux;

  input (d) ( mux_in1; )
  input (si) ( mux_in0; )
  input (ssb) ( mux_select; )
  output (MGM_D0) ( mux_out; )
  (
    primitive = _mux mlc_gate0 (si, d, ssb, MGM_D0);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fuz440aa_3


model INTC_lib783_i0s_160h_50pp_seq_fvn00baa_LN_IQ_FF_UDP
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = dff;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( posedge_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _inv mlc_reset_not_gate (C, mlc_reset_not_net);
    primitive = _and mlc_set_and_gate (mlc_reset_not_net, P, mlc_set_and_net);
    primitive = _dff mlc_dff (mlc_set_and_net, C, CK, D, Q,  );
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fvn00baa_LN_IQ_FF_UDP


model INTC_lib783_i0s_160h_50pp_seq_fvz043aa_0
  (o, a)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    primitive = _buf mlc_gate0 (a, o);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fvz043aa_0


model INTC_lib783_i0s_160h_50pp_seq_fvz043aa_1
  (clkout, clk)
(
  model_source = verilog_udp;
  simulation_function = inverter;

  input (clk) ( )
  output (clkout) ( )
  (
    primitive = _inv mlc_gate0 (clk, clkout);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fvz043aa_1


model INTC_lib783_i0s_160h_50pp_seq_fvz043aa_2
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = dff;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( posedge_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dff mlc_dff (P, C, CK, D, Q,  );
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fvz043aa_2


model INTC_lib783_i0s_160h_50pp_seq_fvz043aa_3
  (clkout, int1, int2, sb)
(
  model_source = verilog_udp;
  simulation_function = mux;

  input (int1) ( mux_in0; )
  input (int2) ( mux_in1; )
  input (sb) ( mux_select; )
  output (clkout) ( mux_out; )
  (
    primitive = _mux mlc_gate0 (int1, int2, sb, clkout);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fvz043aa_3


model INTC_lib783_i0s_160h_50pp_seq_fvz043aa_4
  (clkout, clk1, clk2, s)
(
  model_source = verilog_udp;
  simulation_function = mux;

  input (clk1) ( mux_in1; )
  input (clk2) ( mux_in0; )
  input (s) ( mux_select; )
  output (clkout) ( mux_out; )
  (
    primitive = _mux mlc_gate0 (clk2, clk1, s, clkout);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fvz043aa_4


model INTC_lib783_i0s_160h_50pp_seq_lan003aa_N_IQ_LATCH_UDP
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = latch;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( active_high_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dlat mlc_latch (P, C, CK, D, Q,  );
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_lan003aa_N_IQ_LATCH_UDP


model INTC_lib783_i0s_160h_50pp_seq_lan00baa_N_L_IQ_LATCH_UDP
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = latch;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( active_high_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _inv mlc_reset_not_gate (C, mlc_reset_not_net);
    primitive = _and mlc_set_and_gate (mlc_reset_not_net, P, mlc_set_and_net);
    primitive = _dlat mlc_latch (mlc_set_and_net, C, CK, D, Q,  );
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_lan00baa_N_L_IQ_LATCH_UDP


model INTC_lib783_i0s_160h_50pp_seq_fmn200aa_func
  (clk, d, o, notifier,
   notifier0)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (notifier) ( )
  input (notifier0) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst2 (MGM_D0, d);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst4 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst5 (MGM_D1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst7 (o, IQ2);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fmn200aa_func


model INTC_lib783_i0s_160h_50pp_seq_fmn203aa_func
  (clk, d, o, rb,
   notifier, notifier0)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (notifier) ( )
  input (notifier0) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst2 (MGM_C0, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst3 (MGM_D0, d);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst4 (IQ1, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst5 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst6 (MGM_C1, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst7 (MGM_D1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst8 (IQ2, MGM_C1, mlc_n1, MGM_CLK1, MGM_D1, notifier);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst9 (o, IQ2);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fmn203aa_func


model INTC_lib783_i0s_160h_50pp_seq_fmz200aa_func
  (clk, d, o, si,
   so, ssb, notifier, notifier0)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  input (notifier0) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmz200aa_2 inst2 (MGM_D0, d, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst4 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst5 (MGM_D1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst7 (o, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst8 (so, IQ2);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fmz200aa_func


model INTC_lib783_i0s_160h_50pp_seq_fmz203aa_func
  (clk, d, o, rb,
   si, so, ssb, notifier,
   notifier0)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  input (notifier0) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst2 (MGM_C0, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmz200aa_2 inst3 (MGM_D0, d, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst4 (IQ1, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst5 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst6 (MGM_C1, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst7 (MGM_D1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst8 (IQ2, MGM_C1, mlc_n1, MGM_CLK1, MGM_D1, notifier);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst9 (o, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst10 (so, IQ2);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fmz203aa_func


model INTC_lib783_i0s_160h_50pp_seq_fmz208aa_func
  (clk, d, o, s,
   si, so, ssb, notifier,
   notifier0)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( active_high_set; )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  input (notifier0) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst2 (MGM_P0, s);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmz200aa_2 inst3 (MGM_D0, d, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst4 (IQ1, mlc_n0, MGM_P0, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst5 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst6 (MGM_P1, s);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst7 (MGM_D1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst8 (IQ2, mlc_n1, MGM_P1, MGM_CLK1, MGM_D1, notifier);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst9 (o, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst10 (so, IQ2);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fmz208aa_func


model INTC_lib783_i0s_160h_50pp_seq_fmz300aa_func
  (clk, d, o, si,
   so, ssb, notifier, notifier0)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  input (notifier0) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmz200aa_2 inst2 (MGM_D0, d, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst4 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst5 (MGM_D1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst7 (MGM_CLK2, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst8 (MGM_D2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_CLK2, MGM_D2, notifier);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst10 (o, IQ3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst11 (so, IQ3);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fmz300aa_func


model INTC_lib783_i0s_160h_50pp_seq_fmz303aa_func
  (clk, d, o, rb,
   si, so, ssb, notifier,
   notifier0)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  input (notifier0) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst2 (MGM_C0, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmz200aa_2 inst3 (MGM_D0, d, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst4 (IQ1, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst5 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst6 (MGM_C1, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst7 (MGM_D1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst8 (IQ2, MGM_C1, mlc_n1, MGM_CLK1, MGM_D1, notifier);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst9 (MGM_CLK2, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst10 (MGM_C2, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst11 (MGM_D2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst12 (IQ3, MGM_C2, mlc_n2, MGM_CLK2, MGM_D2, notifier);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst13 (o, IQ3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst14 (so, IQ3);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fmz303aa_func


model INTC_lib783_i0s_160h_50pp_seq_fmz308aa_func
  (clk, d, o, s,
   si, so, ssb, notifier,
   notifier0)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (s) ( active_high_set; )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  input (notifier0) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst2 (MGM_P0, s);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmz200aa_2 inst3 (MGM_D0, d, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst4 (IQ1, mlc_n0, MGM_P0, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst5 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst6 (MGM_P1, s);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst7 (MGM_D1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst8 (IQ2, mlc_n1, MGM_P1, MGM_CLK1, MGM_D1, notifier);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst9 (MGM_CLK2, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst10 (MGM_P2, s);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst11 (MGM_D2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst12 (IQ3, mlc_n2, MGM_P2, MGM_CLK2, MGM_D2, notifier);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst13 (o, IQ3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst14 (so, IQ3);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fmz308aa_func


model INTC_lib783_i0s_160h_50pp_seq_fun000aa_func
  (clk, d, o, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst2 (MGM_D0, d);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst4 (o, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fun000aa_func


model INTC_lib783_i0s_160h_50pp_seq_fun010aa_func
  (clk, d, ob, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst2 (MGM_D0, d);
    instance = INTC_lib783_i0s_160h_50pp_seq_fun010aa_N_IQN_FF_UDP inst3 (IQN, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst4 (ob, IQN);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fun010aa_func


model INTC_lib783_i0s_160h_50pp_seq_fun040aa_func
  (clk, d, den, o,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fun040aa_3 inst2 (MGM_D0, IQ, d, den);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst4 (o, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fun040aa_func


model INTC_lib783_i0s_160h_50pp_seq_fun080aa_func
  (clkb, d, o, notifier)
(
  model_source = verilog_module;

  input (clkb) ( negedge_clock; )
  input (d) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst1 (MGM_CLK0, clkb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst2 (MGM_D0, d);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst4 (o, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fun080aa_func


model INTC_lib783_i0s_160h_50pp_seq_fun200aa_func
  (clk, d1, d2, o1,
   o2, notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst2 (MGM_D0, d1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst4 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst5 (MGM_D1, d2);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst7 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst8 (o2, IQ2);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fun200aa_func


model INTC_lib783_i0s_160h_50pp_seq_fun280aa_func
  (clkb, d1, d2, o1,
   o2, notifier0, notifier1)
(
  model_source = verilog_module;

  input (clkb) ( negedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst1 (MGM_CLK0, clkb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst2 (MGM_D0, d1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst4 (MGM_CLK1, clkb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst5 (MGM_D1, d2);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst7 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst8 (o2, IQ2);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fun280aa_func


model INTC_lib783_i0s_160h_50pp_seq_fun400aa_func
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, notifier0, notifier1, notifier2,
   notifier3)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst2 (MGM_D0, d1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst4 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst5 (MGM_D1, d2);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst7 (MGM_CLK2, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst8 (MGM_D2, d3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst10 (MGM_CLK3, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst11 (MGM_D3, d4);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst13 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst14 (o2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst15 (o3, IQ3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst16 (o4, IQ4);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fun400aa_func


model INTC_lib783_i0s_160h_50pp_seq_fun480aa_func
  (clkb, d1, d2, d3,
   d4, o1, o2, o3,
   o4, notifier0, notifier1, notifier2,
   notifier3)
(
  model_source = verilog_module;

  input (clkb) ( negedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst1 (MGM_CLK0, clkb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst2 (MGM_D0, d1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst4 (MGM_CLK1, clkb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst5 (MGM_D1, d2);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst7 (MGM_CLK2, clkb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst8 (MGM_D2, d3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst10 (MGM_CLK3, clkb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst11 (MGM_D3, d4);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst13 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst14 (o2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst15 (o3, IQ3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst16 (o4, IQ4);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fun480aa_func


model INTC_lib783_i0s_160h_50pp_seq_fuy000aa_func
  (clk, d, o, si,
   ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmz200aa_2 inst2 (MGM_D0, d, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst4 (o, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fuy000aa_func


model INTC_lib783_i0s_160h_50pp_seq_fuz000aa_func
  (clk, d, o, si,
   so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmz200aa_2 inst2 (MGM_D0, d, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst4 (o, IQ);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst5 (so, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fuz000aa_func


model INTC_lib783_i0s_160h_50pp_seq_fuz010aa_func
  (clk, d, ob, si,
   so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (ob) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmz200aa_2 inst2 (MGM_D0, d, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fun010aa_N_IQN_FF_UDP inst3 (IQN, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst4 (ob, IQN);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst5 (so, IQN);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fuz010aa_func


model INTC_lib783_i0s_160h_50pp_seq_fuz040aa_func
  (clk, d, den, o,
   si, so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz040aa_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz040aa_0 inst2 (MGM_D0, int2);
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz040aa_1 inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz040aa_2 inst4 (int1, IQ, d, den);
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz040aa_3 inst5 (int2, int1, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz040aa_0 inst6 (o, IQ);
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz040aa_0 inst7 (so, o);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fuz040aa_func


model INTC_lib783_i0s_160h_50pp_seq_fuz080aa_func
  (clkb, d, o, si,
   so, ssb, notifier)
(
  model_source = verilog_module;

  input (clkb) ( negedge_clock; )
  input (d) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst1 (MGM_CLK0, clkb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmz200aa_2 inst2 (MGM_D0, d, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst4 (o, IQ);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst5 (so, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fuz080aa_func


model INTC_lib783_i0s_160h_50pp_seq_fuz200aa_func
  (clk, d1, d2, o1,
   o2, si, so, ssb,
   notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (o1) ( )
  output (o2) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmz200aa_2 inst2 (MGM_D0, d1, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst4 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fun040aa_3 inst5 (MGM_D1, IQ1, d2, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst7 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst8 (o2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst9 (so, o2);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fuz200aa_func


model INTC_lib783_i0s_160h_50pp_seq_fuz400aa_func
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb,
   notifier0, notifier1, notifier2, notifier3)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmz200aa_2 inst2 (MGM_D0, d1, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst4 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fun040aa_3 inst5 (MGM_D1, IQ1, d2, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst7 (MGM_CLK2, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fun040aa_3 inst8 (MGM_D2, IQ2, d3, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst10 (MGM_CLK3, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fun040aa_3 inst11 (MGM_D3, IQ3, d4, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst13 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst14 (o2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst15 (o3, IQ3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst16 (o4, IQ4);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst17 (so, o4);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fuz400aa_func


model INTC_lib783_i0s_160h_50pp_seq_fuz440aa_func
  (clk, d1, d2, d3,
   d4, den1, den2, den3,
   den4, o1, o2, o3,
   o4, si, so, ssb,
   notifier0, notifier1, notifier2, notifier3)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (den1) ( )
  input (den2) ( )
  input (den3) ( )
  input (den4) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz440aa_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz440aa_0 inst2 (MGM_D0, int2);
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz440aa_1 inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz440aa_0 inst4 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz440aa_0 inst5 (MGM_D1, int2a);
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz440aa_1 inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz440aa_0 inst7 (MGM_CLK2, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz440aa_0 inst8 (MGM_D2, int2b);
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz440aa_1 inst9 (IQ3, mlc_n4, mlc_n5, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz440aa_0 inst10 (MGM_CLK3, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz440aa_0 inst11 (MGM_D3, int2c);
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz440aa_1 inst12 (IQ4, mlc_n6, mlc_n7, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz440aa_2 inst13 (int1, IQ1, d1, den1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz440aa_2 inst14 (int1a, IQ2, d2, den2);
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz440aa_2 inst15 (int1b, IQ3, d3, den3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz440aa_2 inst16 (int1c, IQ4, d4, den4);
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz440aa_3 inst17 (int2, int1, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz440aa_2 inst18 (int2a, IQ1, int1a, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz440aa_2 inst19 (int2b, IQ2, int1b, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz440aa_2 inst20 (int2c, IQ3, int1c, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz440aa_0 inst21 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz440aa_0 inst22 (o2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz440aa_0 inst23 (o3, IQ3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz440aa_0 inst24 (o4, IQ4);
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz440aa_0 inst25 (so, o4);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fuz440aa_func


model INTC_lib783_i0s_160h_50pp_seq_fuz800aa_func
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, si, so, ssb,
   notifier0, notifier1, notifier2, notifier3,
   notifier4, notifier5, notifier6, notifier7)
(
  model_source = verilog_module;

  input (clk) ( )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  input (notifier4) ( )
  input (notifier5) ( )
  input (notifier6) ( )
  input (notifier7) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmz200aa_2 inst2 (MGM_D0, d1, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst4 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fun040aa_3 inst5 (MGM_D1, IQ1, d2, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst7 (MGM_CLK2, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fun040aa_3 inst8 (MGM_D2, IQ2, d3, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst10 (MGM_CLK3, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fun040aa_3 inst11 (MGM_D3, IQ3, d4, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst13 (MGM_CLK4, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fun040aa_3 inst14 (MGM_D4, IQ4, d5, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst15 (IQ5, mlc_n8, mlc_n9, MGM_CLK4, MGM_D4, notifier4);
    primitive = _tie0 mlc_tie0_9 (mlc_n8);
    primitive = _tie0 mlc_tie0_10 (mlc_n9);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst16 (MGM_CLK5, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fun040aa_3 inst17 (MGM_D5, IQ5, d6, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst18 (IQ6, mlc_n10, mlc_n11, MGM_CLK5, MGM_D5, notifier5);
    primitive = _tie0 mlc_tie0_11 (mlc_n10);
    primitive = _tie0 mlc_tie0_12 (mlc_n11);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst19 (MGM_CLK6, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fun040aa_3 inst20 (MGM_D6, IQ6, d7, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst21 (IQ7, mlc_n12, mlc_n13, MGM_CLK6, MGM_D6, notifier6);
    primitive = _tie0 mlc_tie0_13 (mlc_n12);
    primitive = _tie0 mlc_tie0_14 (mlc_n13);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst22 (MGM_CLK7, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fun040aa_3 inst23 (MGM_D7, IQ7, d8, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst24 (IQ8, mlc_n14, mlc_n15, MGM_CLK7, MGM_D7, notifier7);
    primitive = _tie0 mlc_tie0_15 (mlc_n14);
    primitive = _tie0 mlc_tie0_16 (mlc_n15);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst25 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst26 (o2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst27 (o3, IQ3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst28 (o4, IQ4);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst29 (o5, IQ5);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst30 (o6, IQ6);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst31 (o7, IQ7);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst32 (o8, IQ8);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst33 (so, o8);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fuz800aa_func


model INTC_lib783_i0s_160h_50pp_seq_fvn003aa_func
  (clk, d, o, rb,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst2 (MGM_C0, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst3 (MGM_D0, d);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst4 (IQ, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst5 (o, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fvn003aa_func


model INTC_lib783_i0s_160h_50pp_seq_fvn00baa_func
  (clk, d, o, rb,
   s, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst2 (MGM_P0, s);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst3 (MGM_C0, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst4 (MGM_D0, d);
    instance = INTC_lib783_i0s_160h_50pp_seq_fvn00baa_LN_IQ_FF_UDP inst5 (IQ, MGM_C0, MGM_P0, MGM_CLK0, MGM_D0, notifier);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst6 (o, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fvn00baa_func


model INTC_lib783_i0s_160h_50pp_seq_fvn043aa_func
  (clk, d, den, o,
   rb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( active_low_reset; )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst2 (MGM_C0, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fun040aa_3 inst3 (MGM_D0, IQ, d, den);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst4 (IQ, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst5 (o, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fvn043aa_func


model INTC_lib783_i0s_160h_50pp_seq_fvn08baa_func
  (clkb, d, o, rb,
   s, notifier)
(
  model_source = verilog_module;

  input (clkb) ( negedge_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst1 (MGM_CLK0, clkb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst2 (MGM_P0, s);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst3 (MGM_C0, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst4 (MGM_D0, d);
    instance = INTC_lib783_i0s_160h_50pp_seq_fvn00baa_LN_IQ_FF_UDP inst5 (IQ, MGM_C0, MGM_P0, MGM_CLK0, MGM_D0, notifier);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst6 (o, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fvn08baa_func


model INTC_lib783_i0s_160h_50pp_seq_fvy003aa_func
  (clk, d, o, rb,
   si, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst2 (MGM_C0, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmz200aa_2 inst3 (MGM_D0, d, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst4 (IQ, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst5 (o, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fvy003aa_func


model INTC_lib783_i0s_160h_50pp_seq_fvz003aa_func
  (clk, d, o, rb,
   si, so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst2 (MGM_C0, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmz200aa_2 inst3 (MGM_D0, d, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst4 (IQ, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst5 (o, IQ);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst6 (so, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fvz003aa_func


model INTC_lib783_i0s_160h_50pp_seq_fvz00baa_func
  (clk, d, o, rb,
   s, si, so, ssb,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst2 (MGM_P0, s);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst3 (MGM_C0, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmz200aa_2 inst4 (MGM_D0, d, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fvn00baa_LN_IQ_FF_UDP inst5 (IQ, MGM_C0, MGM_P0, MGM_CLK0, MGM_D0, notifier);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst6 (o, IQ);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst7 (so, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fvz00baa_func


model INTC_lib783_i0s_160h_50pp_seq_fvz043aa_func
  (clk, d, den, o,
   rb, si, so, ssb,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( active_low_reset; )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz043aa_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz043aa_1 inst2 (MGM_C0, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz043aa_0 inst3 (MGM_D0, int2);
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz043aa_2 inst4 (IQ, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz043aa_3 inst5 (int1, IQ, d, den);
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz043aa_4 inst6 (int2, int1, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz043aa_0 inst7 (o, IQ);
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz043aa_0 inst8 (so, o);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fvz043aa_func


model INTC_lib783_i0s_160h_50pp_seq_fvz08baa_func
  (clkb, d, o, rb,
   s, si, so, ssb,
   notifier)
(
  model_source = verilog_module;

  input (clkb) ( negedge_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst1 (MGM_CLK0, clkb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst2 (MGM_P0, s);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst3 (MGM_C0, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmz200aa_2 inst4 (MGM_D0, d, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fvn00baa_LN_IQ_FF_UDP inst5 (IQ, MGM_C0, MGM_P0, MGM_CLK0, MGM_D0, notifier);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst6 (o, IQ);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst7 (so, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fvz08baa_func


model INTC_lib783_i0s_160h_50pp_seq_fvz203aa_func
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb, notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( active_low_reset; )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (o1) ( )
  output (o2) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst2 (MGM_C0, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmz200aa_2 inst3 (MGM_D0, d1, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst4 (IQ1, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst5 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst6 (MGM_C1, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fun040aa_3 inst7 (MGM_D1, IQ1, d2, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst8 (IQ2, MGM_C1, mlc_n1, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst9 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst10 (o2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst11 (so, o2);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fvz203aa_func


model INTC_lib783_i0s_160h_50pp_seq_fvz403aa_func
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb, notifier0, notifier1, notifier2,
   notifier3)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( active_low_reset; )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst2 (MGM_C0, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmz200aa_2 inst3 (MGM_D0, d1, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst4 (IQ1, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst5 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst6 (MGM_C1, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fun040aa_3 inst7 (MGM_D1, IQ1, d2, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst8 (IQ2, MGM_C1, mlc_n1, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst9 (MGM_CLK2, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst10 (MGM_C2, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fun040aa_3 inst11 (MGM_D2, IQ2, d3, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst12 (IQ3, MGM_C2, mlc_n2, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst13 (MGM_CLK3, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst14 (MGM_C3, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fun040aa_3 inst15 (MGM_D3, IQ3, d4, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst16 (IQ4, MGM_C3, mlc_n3, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst17 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst18 (o2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst19 (o3, IQ3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst20 (o4, IQ4);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst21 (so, o4);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fvz403aa_func


model INTC_lib783_i0s_160h_50pp_seq_fvz803aa_func
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb, notifier0, notifier1, notifier2,
   notifier3, notifier4, notifier5, notifier6,
   notifier7)
(
  model_source = verilog_module;

  input (clk) ( )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  input (notifier4) ( )
  input (notifier5) ( )
  input (notifier6) ( )
  input (notifier7) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_CLK0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst2 (MGM_C0, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmz200aa_2 inst3 (MGM_D0, d1, si, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst4 (IQ1, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst5 (MGM_CLK1, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst6 (MGM_C1, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fun040aa_3 inst7 (MGM_D1, IQ1, d2, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst8 (IQ2, MGM_C1, mlc_n1, MGM_CLK1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst9 (MGM_CLK2, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst10 (MGM_C2, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fun040aa_3 inst11 (MGM_D2, IQ2, d3, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst12 (IQ3, MGM_C2, mlc_n2, MGM_CLK2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst13 (MGM_CLK3, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst14 (MGM_C3, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fun040aa_3 inst15 (MGM_D3, IQ3, d4, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst16 (IQ4, MGM_C3, mlc_n3, MGM_CLK3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst17 (MGM_CLK4, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst18 (MGM_C4, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fun040aa_3 inst19 (MGM_D4, IQ4, d5, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst20 (IQ5, MGM_C4, mlc_n4, MGM_CLK4, MGM_D4, notifier4);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst21 (MGM_CLK5, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst22 (MGM_C5, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fun040aa_3 inst23 (MGM_D5, IQ5, d6, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst24 (IQ6, MGM_C5, mlc_n5, MGM_CLK5, MGM_D5, notifier5);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst25 (MGM_CLK6, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst26 (MGM_C6, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fun040aa_3 inst27 (MGM_D6, IQ6, d7, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst28 (IQ7, MGM_C6, mlc_n6, MGM_CLK6, MGM_D6, notifier6);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst29 (MGM_CLK7, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst30 (MGM_C7, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fun040aa_3 inst31 (MGM_D7, IQ7, d8, ssb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_N_IQ_FF_UDP inst32 (IQ8, MGM_C7, mlc_n7, MGM_CLK7, MGM_D7, notifier7);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst33 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst34 (o2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst35 (o3, IQ3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst36 (o4, IQ4);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst37 (o5, IQ5);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst38 (o6, IQ6);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst39 (o7, IQ7);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst40 (o8, IQ8);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst41 (so, o8);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_fvz803aa_func


model INTC_lib783_i0s_160h_50pp_seq_lan003aa_func
  (clk, d, o, rb,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_EN0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst2 (MGM_C0, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst3 (MGM_D0, d);
    instance = INTC_lib783_i0s_160h_50pp_seq_lan003aa_N_IQ_LATCH_UDP inst4 (IQ, MGM_C0, mlc_n0, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst5 (o, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_lan003aa_func


model INTC_lib783_i0s_160h_50pp_seq_lan00baa_func
  (clk, d, o, rb,
   s, notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_EN0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst2 (MGM_P0, s);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst3 (MGM_C0, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst4 (MGM_D0, d);
    instance = INTC_lib783_i0s_160h_50pp_seq_lan00baa_N_L_IQ_LATCH_UDP inst5 (IQ, MGM_C0, MGM_P0, MGM_EN0, MGM_D0, notifier);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst6 (o, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_lan00baa_func


model INTC_lib783_i0s_160h_50pp_seq_lan083aa_func
  (clkb, d, o, rb,
   notifier)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst1 (MGM_EN0, clkb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst2 (MGM_C0, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst3 (MGM_D0, d);
    instance = INTC_lib783_i0s_160h_50pp_seq_lan003aa_N_IQ_LATCH_UDP inst4 (IQ, MGM_C0, mlc_n0, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst5 (o, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_lan083aa_func


model INTC_lib783_i0s_160h_50pp_seq_lan08baa_func
  (clkb, d, o, rb,
   s, notifier)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst1 (MGM_EN0, clkb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst2 (MGM_P0, s);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst3 (MGM_C0, rb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst4 (MGM_D0, d);
    instance = INTC_lib783_i0s_160h_50pp_seq_lan00baa_N_L_IQ_LATCH_UDP inst5 (IQ, MGM_C0, MGM_P0, MGM_EN0, MGM_D0, notifier);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst6 (o, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_lan08baa_func


model INTC_lib783_i0s_160h_50pp_seq_lan283aa_func
  (clkb, d1, d2, o1,
   o2, rb1, rb2, notifier0,
   notifier1)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb1) ( active_low_reset; )
  input (rb2) ( active_low_reset; )
  input (notifier0) ( )
  input (notifier1) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst1 (MGM_EN0, clkb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst2 (MGM_C0, rb1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst3 (MGM_D0, d1);
    instance = INTC_lib783_i0s_160h_50pp_seq_lan003aa_N_IQ_LATCH_UDP inst4 (IQ1, MGM_C0, mlc_n0, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst5 (MGM_EN1, clkb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst6 (MGM_C1, rb2);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst7 (MGM_D1, d2);
    instance = INTC_lib783_i0s_160h_50pp_seq_lan003aa_N_IQ_LATCH_UDP inst8 (IQ2, MGM_C1, mlc_n1, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst9 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst10 (o2, IQ2);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_lan283aa_func


model INTC_lib783_i0s_160h_50pp_seq_lsn000aa_func
  (clk, d, o, notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_EN0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst2 (MGM_D0, d);
    instance = INTC_lib783_i0s_160h_50pp_seq_lan003aa_N_IQ_LATCH_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst4 (o, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_lsn000aa_func


model INTC_lib783_i0s_160h_50pp_seq_lsn080aa_func
  (clkb, d, o, notifier)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst1 (MGM_EN0, clkb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst2 (MGM_D0, d);
    instance = INTC_lib783_i0s_160h_50pp_seq_lan003aa_N_IQ_LATCH_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst4 (o, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_lsn080aa_func


model INTC_lib783_i0s_160h_50pp_seq_lsn200aa_func
  (clk, d1, d2, o1,
   o2, notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_EN0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst2 (MGM_D0, d1);
    instance = INTC_lib783_i0s_160h_50pp_seq_lan003aa_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst4 (MGM_EN1, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst5 (MGM_D1, d2);
    instance = INTC_lib783_i0s_160h_50pp_seq_lan003aa_N_IQ_LATCH_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst7 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst8 (o2, IQ2);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_lsn200aa_func


model INTC_lib783_i0s_160h_50pp_seq_lsn280aa_func
  (clkb, d1, d2, o1,
   o2, notifier0, notifier1)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst1 (MGM_EN0, clkb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst2 (MGM_D0, d1);
    instance = INTC_lib783_i0s_160h_50pp_seq_lan003aa_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst4 (MGM_EN1, clkb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst5 (MGM_D1, d2);
    instance = INTC_lib783_i0s_160h_50pp_seq_lan003aa_N_IQ_LATCH_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst7 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst8 (o2, IQ2);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_lsn280aa_func


model INTC_lib783_i0s_160h_50pp_seq_lsn400aa_func
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, notifier0, notifier1, notifier2,
   notifier3)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_EN0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst2 (MGM_D0, d1);
    instance = INTC_lib783_i0s_160h_50pp_seq_lan003aa_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst4 (MGM_EN1, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst5 (MGM_D1, d2);
    instance = INTC_lib783_i0s_160h_50pp_seq_lan003aa_N_IQ_LATCH_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst7 (MGM_EN2, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst8 (MGM_D2, d3);
    instance = INTC_lib783_i0s_160h_50pp_seq_lan003aa_N_IQ_LATCH_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_EN2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst10 (MGM_EN3, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst11 (MGM_D3, d4);
    instance = INTC_lib783_i0s_160h_50pp_seq_lan003aa_N_IQ_LATCH_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_EN3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst13 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst14 (o2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst15 (o3, IQ3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst16 (o4, IQ4);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_lsn400aa_func


model INTC_lib783_i0s_160h_50pp_seq_lsn480aa_func
  (clkb, d1, d2, d3,
   d4, o1, o2, o3,
   o4, notifier0, notifier1, notifier2,
   notifier3)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst1 (MGM_EN0, clkb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst2 (MGM_D0, d1);
    instance = INTC_lib783_i0s_160h_50pp_seq_lan003aa_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst4 (MGM_EN1, clkb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst5 (MGM_D1, d2);
    instance = INTC_lib783_i0s_160h_50pp_seq_lan003aa_N_IQ_LATCH_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst7 (MGM_EN2, clkb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst8 (MGM_D2, d3);
    instance = INTC_lib783_i0s_160h_50pp_seq_lan003aa_N_IQ_LATCH_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_EN2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst10 (MGM_EN3, clkb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst11 (MGM_D3, d4);
    instance = INTC_lib783_i0s_160h_50pp_seq_lan003aa_N_IQ_LATCH_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_EN3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst13 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst14 (o2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst15 (o3, IQ3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst16 (o4, IQ4);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_lsn480aa_func


model INTC_lib783_i0s_160h_50pp_seq_ltn000aa_func
  (clk, d, o, notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_EN0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst2 (MGM_D0, d);
    instance = INTC_lib783_i0s_160h_50pp_seq_lan003aa_N_IQ_LATCH_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst4 (o, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_ltn000aa_func


model INTC_lib783_i0s_160h_50pp_seq_ltn080aa_func
  (clkb, d, o, notifier)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst1 (MGM_EN0, clkb);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst2 (MGM_D0, d);
    instance = INTC_lib783_i0s_160h_50pp_seq_lan003aa_N_IQ_LATCH_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst4 (o, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_ltn080aa_func


model INTC_lib783_i0s_160h_50pp_seq_ltn400aa_func
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, notifier0, notifier1, notifier2,
   notifier3)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_EN0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst2 (MGM_D0, d1);
    instance = INTC_lib783_i0s_160h_50pp_seq_lan003aa_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst4 (MGM_EN1, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst5 (MGM_D1, d2);
    instance = INTC_lib783_i0s_160h_50pp_seq_lan003aa_N_IQ_LATCH_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst7 (MGM_EN2, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst8 (MGM_D2, d3);
    instance = INTC_lib783_i0s_160h_50pp_seq_lan003aa_N_IQ_LATCH_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_EN2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst10 (MGM_EN3, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst11 (MGM_D3, d4);
    instance = INTC_lib783_i0s_160h_50pp_seq_lan003aa_N_IQ_LATCH_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_EN3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst13 (o1, IQ1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst14 (o2, IQ2);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst15 (o3, IQ3);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst16 (o4, IQ4);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_ltn400aa_func


model INTC_lib783_i0s_160h_50pp_seq_ltnf10aa_func
  (clk, d, ob, notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst1 (MGM_EN0, clk);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_1 inst2 (MGM_D0, d);
    instance = INTC_lib783_i0s_160h_50pp_seq_lan003aa_N_IQ_LATCH_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_0 inst4 (ob, IQ);
  )
) // end model INTC_lib783_i0s_160h_50pp_seq_ltnf10aa_func


model i0sfmn200aa1d03x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = synchronizer_cell;
  simulation_function = synchronizer_cell;
  sync_cell_length = 2;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn200aa_func i0sfmn200aa1d03x5_behav_inst (clk, d, o_tmp, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfmn200aa1d03x5


model i0sfmn203aa1d03x5
  (clk, d, o, rb)
(
  model_source = verilog_module;
  cell_type = synchronizer_cell;
  simulation_function = synchronizer_cell;
  sync_cell_length = 2;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmn203aa_func i0sfmn203aa1d03x5_behav_inst (clk, d, o_tmp, rb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfmn203aa1d03x5


model i0sfmz200aa1d03x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = synchronizer_cell;
  simulation_function = synchronizer_cell;
  sync_cell_length = 2;
  nonscan_equivalents = i0sfmn200aa1d03x5;
  scan_length = 2;
  nonscan_model = i0sfmn200aa1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmz200aa_func i0sfmz200aa1d03x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfmz200aa1d03x5


model i0sfmz203aa1d03x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = synchronizer_cell;
  simulation_function = synchronizer_cell;
  sync_cell_length = 2;
  nonscan_equivalents = i0sfmn203aa1d03x5;
  scan_length = 2;
  nonscan_model = i0sfmn203aa1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmz203aa_func i0sfmz203aa1d03x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfmz203aa1d03x5


model i0sfmz208aa1d03x5
  (clk, d, o, s,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = synchronizer_cell;
  simulation_function = synchronizer_cell;
  sync_cell_length = 2;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmz208aa_func i0sfmz208aa1d03x5_behav_inst (clk, d, o_tmp, s, si, so_tmp,
      ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfmz208aa1d03x5


model i0sfmz300aa1d03x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = synchronizer_cell;
  simulation_function = synchronizer_cell;
  sync_cell_length = 3;
  scan_length = 3;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmz300aa_func i0sfmz300aa1d03x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfmz300aa1d03x5


model i0sfmz303aa1d03x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = synchronizer_cell;
  simulation_function = synchronizer_cell;
  sync_cell_length = 3;
  scan_length = 3;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmz303aa_func i0sfmz303aa1d03x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfmz303aa1d03x5


model i0sfmz308aa1d03x5
  (clk, d, o, s,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = synchronizer_cell;
  simulation_function = synchronizer_cell;
  sync_cell_length = 3;
  scan_length = 3;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fmz308aa_func i0sfmz308aa1d03x5_behav_inst (clk, d, o_tmp, s, si, so_tmp,
      ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfmz308aa1d03x5


model i0sfun000aa1d02x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfuy000aa1d02x6, i0sfuz000aa1d02x5, i0sfuy000aa1d02x5, i0sfuy000aa1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun000aa_func i0sfun000aa1d02x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun000aa1d02x5


model i0sfun000aa1d02x6
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfuy000aa1d02x6, i0sfuz000aa1d02x5, i0sfuy000aa1d02x5, i0sfuy000aa1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun000aa_func i0sfun000aa1d02x6_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun000aa1d02x6


model i0sfun000aa1d03x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfuy000aa1d03x6, i0sfuy000aa1d03x5, i0sfuz000aa1d03x5, i0sfuz000aa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun000aa_func i0sfun000aa1d03x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun000aa1d03x5


model i0sfun000aa1d03x6
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfuy000aa1d03x6, i0sfuy000aa1d03x5, i0sfuz000aa1d03x5, i0sfuz000aa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun000aa_func i0sfun000aa1d03x6_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun000aa1d03x6


model i0sfun000aa1d06x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfuy000aa1d06x5, i0sfuz000aa1d06x5, i0sfuy000aa1d09x5, i0sfuz000aa1d04x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun000aa_func i0sfun000aa1d06x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun000aa1d06x5


model i0sfun000aa1d12x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfuy000aa1d12x5, i0sfuz000aa1d12x5, i0sfuy000aa1d09x5, i0sfuy000aa1d18x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun000aa_func i0sfun000aa1d12x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun000aa1d12x5


model i0sfun010aa1d02x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfuz010aa1d02x5, i0sfuz010aa1d02x6, i0sfuz010aa1d03x5, i0sfuz010aa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun010aa_func i0sfun010aa1d02x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfun010aa1d02x5


model i0sfun010aa1d02x6
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfuz010aa1d02x5, i0sfuz010aa1d02x6, i0sfuz010aa1d03x5, i0sfuz010aa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun010aa_func i0sfun010aa1d02x6_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfun010aa1d02x6


model i0sfun010aa1d03x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfuz010aa1d03x5, i0sfuz010aa1d03x6, i0sfuz010aa1d02x5, i0sfuz010aa1d02x6;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun010aa_func i0sfun010aa1d03x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfun010aa1d03x5


model i0sfun010aa1d03x6
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfuz010aa1d03x5, i0sfuz010aa1d03x6, i0sfuz010aa1d02x5, i0sfuz010aa1d02x6;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun010aa_func i0sfun010aa1d03x6_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfun010aa1d03x6


model i0sfun010aa1d06x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfuz010aa1d06x5, i0sfuz010aa1d09x5, i0sfuz010aa1d12x5, i0sfuz010aa1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun010aa_func i0sfun010aa1d06x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfun010aa1d06x5


model i0sfun010aa1d12x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfuz010aa1d12x5, i0sfuz010aa1d09x5, i0sfuz010aa1d06x5, i0sfuz010aa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun010aa_func i0sfun010aa1d12x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sfun010aa1d12x5


model i0sfun040aa1d02x5
  (clk, d, den, o)
(
  model_source = verilog_module;
  scan_equivalents = i0sfuz040aa1d02x5, i0sfuz040aa1d02x6, i0sfuz040aa1d03x5, i0sfuz040aa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun040aa_func i0sfun040aa1d02x5_behav_inst (clk, d, den, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun040aa1d02x5


model i0sfun040aa1d02x6
  (clk, d, den, o)
(
  model_source = verilog_module;
  scan_equivalents = i0sfuz040aa1d02x5, i0sfuz040aa1d02x6, i0sfuz040aa1d03x5, i0sfuz040aa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun040aa_func i0sfun040aa1d02x6_behav_inst (clk, d, den, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun040aa1d02x6


model i0sfun040aa1d03x5
  (clk, d, den, o)
(
  model_source = verilog_module;
  scan_equivalents = i0sfuz040aa1d03x5, i0sfuz040aa1d03x6, i0sfuz040aa1d02x5, i0sfuz040aa1d02x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun040aa_func i0sfun040aa1d03x5_behav_inst (clk, d, den, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun040aa1d03x5


model i0sfun040aa1d03x6
  (clk, d, den, o)
(
  model_source = verilog_module;
  scan_equivalents = i0sfuz040aa1d03x5, i0sfuz040aa1d03x6, i0sfuz040aa1d02x5, i0sfuz040aa1d02x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun040aa_func i0sfun040aa1d03x6_behav_inst (clk, d, den, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun040aa1d03x6


model i0sfun040aa1d06x5
  (clk, d, den, o)
(
  model_source = verilog_module;
  scan_equivalents = i0sfuz040aa1d06x5, i0sfuz040aa1d09x5, i0sfuz040aa1d12x5, i0sfuz040aa1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun040aa_func i0sfun040aa1d06x5_behav_inst (clk, d, den, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun040aa1d06x5


model i0sfun040aa1d12x5
  (clk, d, den, o)
(
  model_source = verilog_module;
  scan_equivalents = i0sfuz040aa1d12x5, i0sfuz040aa1d09x5, i0sfuz040aa1d06x5, i0sfuz040aa1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun040aa_func i0sfun040aa1d12x5_behav_inst (clk, d, den, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun040aa1d12x5


model i0sfun080aa1d02x5
  (clkb, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfuz080aa1d02x6, i0sfuz080aa1d02x5, i0sfuz080aa1d03x5, i0sfuz080aa1d03x6;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun080aa_func i0sfun080aa1d02x5_behav_inst (clkb, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun080aa1d02x5


model i0sfun080aa1d02x6
  (clkb, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfuz080aa1d02x5, i0sfuz080aa1d02x6, i0sfuz080aa1d03x5, i0sfuz080aa1d03x6;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun080aa_func i0sfun080aa1d02x6_behav_inst (clkb, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun080aa1d02x6


model i0sfun080aa1d03x5
  (clkb, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfuz080aa1d03x5, i0sfuz080aa1d03x6, i0sfuz080aa1d02x5, i0sfuz080aa1d02x6;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun080aa_func i0sfun080aa1d03x5_behav_inst (clkb, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun080aa1d03x5


model i0sfun080aa1d03x6
  (clkb, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfuz080aa1d03x5, i0sfuz080aa1d03x6, i0sfuz080aa1d02x5, i0sfuz080aa1d02x6;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun080aa_func i0sfun080aa1d03x6_behav_inst (clkb, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun080aa1d03x6


model i0sfun080aa1d06x5
  (clkb, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfuz080aa1d06x5, i0sfuz080aa1d09x5, i0sfuz080aa1d12x5, i0sfuz080aa1d03x5;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun080aa_func i0sfun080aa1d06x5_behav_inst (clkb, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun080aa1d06x5


model i0sfun080aa1d12x5
  (clkb, d, o)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfuz080aa1d12x5, i0sfuz080aa1d09x5, i0sfuz080aa1d06x5, i0sfuz080aa1d03x5;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun080aa_func i0sfun080aa1d12x5_behav_inst (clkb, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfun080aa1d12x5


model i0sfun200aa1d02x5
  (clk, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun200aa_func i0sfun200aa1d02x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfun200aa1d02x5


model i0sfun200aa1d02x6
  (clk, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun200aa_func i0sfun200aa1d02x6_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfun200aa1d02x6


model i0sfun200aa1d03x5
  (clk, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun200aa_func i0sfun200aa1d03x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfun200aa1d03x5


model i0sfun200aa1d03x6
  (clk, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun200aa_func i0sfun200aa1d03x6_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfun200aa1d03x6


model i0sfun200aa1d06x5
  (clk, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun200aa_func i0sfun200aa1d06x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfun200aa1d06x5


model i0sfun280aa1d02x5
  (clkb, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clkb) ( negedge_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun280aa_func i0sfun280aa1d02x5_behav_inst (clkb, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfun280aa1d02x5


model i0sfun280aa1d02x6
  (clkb, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clkb) ( negedge_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun280aa_func i0sfun280aa1d02x6_behav_inst (clkb, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfun280aa1d02x6


model i0sfun280aa1d03x5
  (clkb, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clkb) ( negedge_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun280aa_func i0sfun280aa1d03x5_behav_inst (clkb, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfun280aa1d03x5


model i0sfun280aa1d03x6
  (clkb, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clkb) ( negedge_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun280aa_func i0sfun280aa1d03x6_behav_inst (clkb, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfun280aa1d03x6


model i0sfun280aa1d06x5
  (clkb, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clkb) ( negedge_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun280aa_func i0sfun280aa1d06x5_behav_inst (clkb, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfun280aa1d06x5


model i0sfun400aa1q02x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun400aa_func i0sfun400aa1q02x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfun400aa1q02x5


model i0sfun400aa1q02x6
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun400aa_func i0sfun400aa1q02x6_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfun400aa1q02x6


model i0sfun400aa1q03x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun400aa_func i0sfun400aa1q03x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfun400aa1q03x5


model i0sfun400aa1q03x6
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun400aa_func i0sfun400aa1q03x6_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfun400aa1q03x6


model i0sfun480aa1q02x5
  (clkb, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clkb) ( negedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun480aa_func i0sfun480aa1q02x5_behav_inst (clkb, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfun480aa1q02x5


model i0sfun480aa1q02x6
  (clkb, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clkb) ( negedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun480aa_func i0sfun480aa1q02x6_behav_inst (clkb, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfun480aa1q02x6


model i0sfun480aa1q03x5
  (clkb, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clkb) ( negedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun480aa_func i0sfun480aa1q03x5_behav_inst (clkb, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfun480aa1q03x5


model i0sfun480aa1q03x6
  (clkb, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clkb) ( negedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fun480aa_func i0sfun480aa1q03x6_behav_inst (clkb, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfun480aa1q03x6


model i0sfuy000aa1d02x5
  (clk, d, o, si,
   ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_equivalents = i0sfun000aa1d02x5, i0sfun000aa1d02x6, i0sfun000aa1d03x5, i0sfun000aa1d03x6;
  nonscan_model = i0sfun000aa1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuy000aa_func i0sfuy000aa1d02x5_behav_inst (clk, d, o_tmp, si, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuy000aa1d02x5


model i0sfuy000aa1d02x6
  (clk, d, o, si,
   ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_equivalents = i0sfun000aa1d02x5, i0sfun000aa1d02x6, i0sfun000aa1d03x5, i0sfun000aa1d03x6;
  nonscan_model = i0sfun000aa1d02x6;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuy000aa_func i0sfuy000aa1d02x6_behav_inst (clk, d, o_tmp, si, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuy000aa1d02x6


model i0sfuy000aa1d03x5
  (clk, d, o, si,
   ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_equivalents = i0sfun000aa1d03x5, i0sfun000aa1d03x6, i0sfun000aa1d02x6, i0sfun000aa1d02x5;
  nonscan_model = i0sfun000aa1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuy000aa_func i0sfuy000aa1d03x5_behav_inst (clk, d, o_tmp, si, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuy000aa1d03x5


model i0sfuy000aa1d03x6
  (clk, d, o, si,
   ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_equivalents = i0sfun000aa1d03x5, i0sfun000aa1d03x6, i0sfun000aa1d02x6, i0sfun000aa1d02x5;
  nonscan_model = i0sfun000aa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuy000aa_func i0sfuy000aa1d03x6_behav_inst (clk, d, o_tmp, si, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuy000aa1d03x6


model i0sfuy000aa1d04x5
  (clk, d, o, si,
   ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_equivalents = i0sfun000aa1d06x5, i0sfun000aa1d03x6, i0sfun000aa1d03x5, i0sfun000aa1d12x5;
  nonscan_model = i0sfun000aa1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuy000aa_func i0sfuy000aa1d04x5_behav_inst (clk, d, o_tmp, si, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuy000aa1d04x5


model i0sfuy000aa1d06x5
  (clk, d, o, si,
   ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_equivalents = i0sfun000aa1d06x5, i0sfun000aa1d12x5, i0sfun000aa1d03x6, i0sfun000aa1d03x5;
  nonscan_model = i0sfun000aa1d06x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuy000aa_func i0sfuy000aa1d06x5_behav_inst (clk, d, o_tmp, si, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuy000aa1d06x5


model i0sfuy000aa1d09x5
  (clk, d, o, si,
   ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_equivalents = i0sfun000aa1d12x5, i0sfun000aa1d06x5, i0sfun000aa1d03x6, i0sfun000aa1d03x5;
  nonscan_model = i0sfun000aa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuy000aa_func i0sfuy000aa1d09x5_behav_inst (clk, d, o_tmp, si, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuy000aa1d09x5


model i0sfuy000aa1d12x5
  (clk, d, o, si,
   ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_equivalents = i0sfun000aa1d12x5, i0sfun000aa1d06x5, i0sfun000aa1d03x6, i0sfun000aa1d03x5;
  nonscan_model = i0sfun000aa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuy000aa_func i0sfuy000aa1d12x5_behav_inst (clk, d, o_tmp, si, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuy000aa1d12x5


model i0sfuy000aa1d18x5
  (clk, d, o, si,
   ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_equivalents = i0sfun000aa1d12x5, i0sfun000aa1d06x5, i0sfun000aa1d03x6, i0sfun000aa1d03x5;
  nonscan_model = i0sfun000aa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuy000aa_func i0sfuy000aa1d18x5_behav_inst (clk, d, o_tmp, si, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuy000aa1d18x5


model i0sfuy000aa1d24x5
  (clk, d, o, si,
   ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_equivalents = i0sfun000aa1d12x5, i0sfun000aa1d06x5, i0sfun000aa1d03x6, i0sfun000aa1d03x5;
  nonscan_model = i0sfun000aa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuy000aa_func i0sfuy000aa1d24x5_behav_inst (clk, d, o_tmp, si, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuy000aa1d24x5


model i0sfuz000aa1d02x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfun000aa1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz000aa_func i0sfuz000aa1d02x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz000aa1d02x5


model i0sfuz000aa1d02x6
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfun000aa1d02x6;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz000aa_func i0sfuz000aa1d02x6_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz000aa1d02x6


model i0sfuz000aa1d03x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfun000aa1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz000aa_func i0sfuz000aa1d03x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz000aa1d03x5


model i0sfuz000aa1d03x6
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfun000aa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz000aa_func i0sfuz000aa1d03x6_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz000aa1d03x6


model i0sfuz000aa1d04x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfun000aa1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz000aa_func i0sfuz000aa1d04x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz000aa1d04x5


model i0sfuz000aa1d06x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfun000aa1d06x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz000aa_func i0sfuz000aa1d06x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz000aa1d06x5


model i0sfuz000aa1d09x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfun000aa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz000aa_func i0sfuz000aa1d09x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz000aa1d09x5


model i0sfuz000aa1d12x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfun000aa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz000aa_func i0sfuz000aa1d12x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz000aa1d12x5


model i0sfuz000aa1d18x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfun000aa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz000aa_func i0sfuz000aa1d18x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz000aa1d18x5


model i0sfuz000aa1d24x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfun000aa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz000aa_func i0sfuz000aa1d24x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz000aa1d24x5


model i0sfuz010aa1d02x5
  (clk, d, ob, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfun010aa1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz010aa_func i0sfuz010aa1d02x5_behav_inst (clk, d, ob_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz010aa1d02x5


model i0sfuz010aa1d02x6
  (clk, d, ob, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfun010aa1d02x6;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz010aa_func i0sfuz010aa1d02x6_behav_inst (clk, d, ob_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz010aa1d02x6


model i0sfuz010aa1d03x5
  (clk, d, ob, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfun010aa1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz010aa_func i0sfuz010aa1d03x5_behav_inst (clk, d, ob_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz010aa1d03x5


model i0sfuz010aa1d03x6
  (clk, d, ob, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfun010aa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz010aa_func i0sfuz010aa1d03x6_behav_inst (clk, d, ob_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz010aa1d03x6


model i0sfuz010aa1d06x5
  (clk, d, ob, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfun010aa1d06x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz010aa_func i0sfuz010aa1d06x5_behav_inst (clk, d, ob_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz010aa1d06x5


model i0sfuz010aa1d09x5
  (clk, d, ob, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfun010aa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz010aa_func i0sfuz010aa1d09x5_behav_inst (clk, d, ob_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz010aa1d09x5


model i0sfuz010aa1d12x5
  (clk, d, ob, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfun010aa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( data_out_inv; )
  output (so) ( scan_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz010aa_func i0sfuz010aa1d12x5_behav_inst (clk, d, ob_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz010aa1d12x5


model i0sfuz040aa1d02x5
  (clk, d, den, o,
   si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun040aa1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz040aa_func i0sfuz040aa1d02x5_behav_inst (clk, d, den, o_tmp, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz040aa1d02x5


model i0sfuz040aa1d02x6
  (clk, d, den, o,
   si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun040aa1d02x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz040aa_func i0sfuz040aa1d02x6_behav_inst (clk, d, den, o_tmp, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz040aa1d02x6


model i0sfuz040aa1d03x5
  (clk, d, den, o,
   si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun040aa1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz040aa_func i0sfuz040aa1d03x5_behav_inst (clk, d, den, o_tmp, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz040aa1d03x5


model i0sfuz040aa1d03x6
  (clk, d, den, o,
   si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun040aa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz040aa_func i0sfuz040aa1d03x6_behav_inst (clk, d, den, o_tmp, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz040aa1d03x6


model i0sfuz040aa1d06x5
  (clk, d, den, o,
   si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun040aa1d06x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz040aa_func i0sfuz040aa1d06x5_behav_inst (clk, d, den, o_tmp, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz040aa1d06x5


model i0sfuz040aa1d09x5
  (clk, d, den, o,
   si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun040aa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz040aa_func i0sfuz040aa1d09x5_behav_inst (clk, d, den, o_tmp, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz040aa1d09x5


model i0sfuz040aa1d12x5
  (clk, d, den, o,
   si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfun040aa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz040aa_func i0sfuz040aa1d12x5_behav_inst (clk, d, den, o_tmp, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz040aa1d12x5


model i0sfuz080aa1d02x5
  (clkb, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfun080aa1d02x5;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz080aa_func i0sfuz080aa1d02x5_behav_inst (clkb, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz080aa1d02x5


model i0sfuz080aa1d02x6
  (clkb, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfun080aa1d02x6;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz080aa_func i0sfuz080aa1d02x6_behav_inst (clkb, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz080aa1d02x6


model i0sfuz080aa1d03x5
  (clkb, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfun080aa1d03x5;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz080aa_func i0sfuz080aa1d03x5_behav_inst (clkb, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz080aa1d03x5


model i0sfuz080aa1d03x6
  (clkb, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfun080aa1d03x6;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz080aa_func i0sfuz080aa1d03x6_behav_inst (clkb, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz080aa1d03x6


model i0sfuz080aa1d06x5
  (clkb, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfun080aa1d06x5;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz080aa_func i0sfuz080aa1d06x5_behav_inst (clkb, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz080aa1d06x5


model i0sfuz080aa1d09x5
  (clkb, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfun080aa1d12x5;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz080aa_func i0sfuz080aa1d09x5_behav_inst (clkb, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz080aa1d09x5


model i0sfuz080aa1d12x5
  (clkb, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfun080aa1d12x5;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz080aa_func i0sfuz080aa1d12x5_behav_inst (clkb, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz080aa1d12x5


model i0sfuz200aa1d02x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;
  nonscan_model = i0sfun200aa1d02x5;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz200aa_func i0sfuz200aa1d02x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfuz200aa1d02x5


model i0sfuz200aa1d02x6
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;
  nonscan_model = i0sfun200aa1d02x6;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz200aa_func i0sfuz200aa1d02x6_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfuz200aa1d02x6


model i0sfuz200aa1d03x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;
  nonscan_model = i0sfun200aa1d03x5;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz200aa_func i0sfuz200aa1d03x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfuz200aa1d03x5


model i0sfuz200aa1d03x6
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;
  nonscan_model = i0sfun200aa1d03x6;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz200aa_func i0sfuz200aa1d03x6_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfuz200aa1d03x6


model i0sfuz200aa1d06x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;
  nonscan_model = i0sfun200aa1d06x5;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz200aa_func i0sfuz200aa1d06x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfuz200aa1d06x5


model i0sfuz200aa1d09x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;
  nonscan_model = i0sfun200aa1d06x5;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz200aa_func i0sfuz200aa1d09x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfuz200aa1d09x5


model i0sfuz400aa1q02x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;
  nonscan_model = i0sfun400aa1q02x5;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz400aa_func i0sfuz400aa1q02x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfuz400aa1q02x5


model i0sfuz400aa1q02x6
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;
  nonscan_model = i0sfun400aa1q02x6;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz400aa_func i0sfuz400aa1q02x6_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfuz400aa1q02x6


model i0sfuz400aa1q03x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;
  nonscan_model = i0sfun400aa1q03x5;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz400aa_func i0sfuz400aa1q03x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfuz400aa1q03x5


model i0sfuz400aa1q03x6
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;
  nonscan_model = i0sfun400aa1q03x6;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz400aa_func i0sfuz400aa1q03x6_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfuz400aa1q03x6


model i0sfuz400aa1q06x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;
  nonscan_model = i0sfun400aa1q03x6;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz400aa_func i0sfuz400aa1q06x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfuz400aa1q06x5


model i0sfuz440aa1q02x5
  (clk, d1, d2, d3,
   d4, den1, den2, den3,
   den4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (den1) ( )
  input (den2) ( )
  input (den3) ( )
  input (den4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz440aa_func i0sfuz440aa1q02x5_behav_inst (clk, d1, d2, d3, d4, den1,
      den2, den3, den4, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, si, so_tmp, ssb, mlc_n0, mlc_n1,
      mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfuz440aa1q02x5


model i0sfuz440aa1q02x6
  (clk, d1, d2, d3,
   d4, den1, den2, den3,
   den4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (den1) ( )
  input (den2) ( )
  input (den3) ( )
  input (den4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz440aa_func i0sfuz440aa1q02x6_behav_inst (clk, d1, d2, d3, d4, den1,
      den2, den3, den4, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, si, so_tmp, ssb, mlc_n0, mlc_n1,
      mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfuz440aa1q02x6


model i0sfuz440aa1q03x5
  (clk, d1, d2, d3,
   d4, den1, den2, den3,
   den4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (den1) ( )
  input (den2) ( )
  input (den3) ( )
  input (den4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz440aa_func i0sfuz440aa1q03x5_behav_inst (clk, d1, d2, d3, d4, den1,
      den2, den3, den4, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, si, so_tmp, ssb, mlc_n0, mlc_n1,
      mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfuz440aa1q03x5


model i0sfuz440aa1q03x6
  (clk, d1, d2, d3,
   d4, den1, den2, den3,
   den4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (den1) ( )
  input (den2) ( )
  input (den3) ( )
  input (den4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz440aa_func i0sfuz440aa1q03x6_behav_inst (clk, d1, d2, d3, d4, den1,
      den2, den3, den4, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, si, so_tmp, ssb, mlc_n0, mlc_n1,
      mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfuz440aa1q03x6


model i0sfuz440aa1q06x5
  (clk, d1, d2, d3,
   d4, den1, den2, den3,
   den4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (den1) ( )
  input (den2) ( )
  input (den3) ( )
  input (den4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz440aa_func i0sfuz440aa1q06x5_behav_inst (clk, d1, d2, d3, d4, den1,
      den2, den3, den4, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, si, so_tmp, ssb, mlc_n0, mlc_n1,
      mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfuz440aa1q06x5


model i0sfuz800aa1q02x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz800aa_func i0sfuz800aa1q02x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3,
      mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfuz800aa1q02x5


model i0sfuz800aa1q02x6
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz800aa_func i0sfuz800aa1q02x6_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3,
      mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfuz800aa1q02x6


model i0sfuz800aa1q03x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz800aa_func i0sfuz800aa1q03x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3,
      mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfuz800aa1q03x5


model i0sfuz800aa1q03x6
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz800aa_func i0sfuz800aa1q03x6_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3,
      mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfuz800aa1q03x6


model i0sfuz800aa1q06x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fuz800aa_func i0sfuz800aa1q06x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3,
      mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfuz800aa1q06x5


model i0sfvn003aa1d02x5
  (clk, d, o, rb)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfvy003aa1d02x5, i0sfvy003aa1d02x6, i0sfvy003aa1d03x5, i0sfvz003aa1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvn003aa_func i0sfvn003aa1d02x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn003aa1d02x5


model i0sfvn003aa1d02x6
  (clk, d, o, rb)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfvy003aa1d02x5, i0sfvy003aa1d02x6, i0sfvz003aa1d02x5, i0sfvz003aa1d02x6;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvn003aa_func i0sfvn003aa1d02x6_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn003aa1d02x6


model i0sfvn003aa1d03x5
  (clk, d, o, rb)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfvy003aa1d03x5, i0sfvy003aa1d03x6, i0sfvz003aa1d03x5, i0sfvz003aa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvn003aa_func i0sfvn003aa1d03x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn003aa1d03x5


model i0sfvn003aa1d03x6
  (clk, d, o, rb)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfvy003aa1d03x5, i0sfvy003aa1d03x6, i0sfvz003aa1d03x5, i0sfvz003aa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvn003aa_func i0sfvn003aa1d03x6_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn003aa1d03x6


model i0sfvn003aa1d06x5
  (clk, d, o, rb)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfvz003aa1d06x5, i0sfvy003aa1d06x5, i0sfvy003aa1d09x5, i0sfvz003aa1d09x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvn003aa_func i0sfvn003aa1d06x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn003aa1d06x5


model i0sfvn003aa1d12x5
  (clk, d, o, rb)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfvz003aa1d12x5, i0sfvy003aa1d12x5, i0sfvy003aa1d18x5, i0sfvy003aa1d09x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvn003aa_func i0sfvn003aa1d12x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn003aa1d12x5


model i0sfvn00baa1d02x5
  (clk, d, o, rb,
   s)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfvz00baa1d02x6, i0sfvz00baa1d02x5, i0sfvz00baa1d03x6, i0sfvz00baa1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvn00baa_func i0sfvn00baa1d02x5_behav_inst (clk, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn00baa1d02x5


model i0sfvn00baa1d02x6
  (clk, d, o, rb,
   s)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfvz00baa1d02x6, i0sfvz00baa1d02x5, i0sfvz00baa1d03x6, i0sfvz00baa1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvn00baa_func i0sfvn00baa1d02x6_behav_inst (clk, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn00baa1d02x6


model i0sfvn00baa1d03x5
  (clk, d, o, rb,
   s)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfvz00baa1d03x5, i0sfvz00baa1d03x6, i0sfvz00baa1d02x5, i0sfvz00baa1d02x6;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvn00baa_func i0sfvn00baa1d03x5_behav_inst (clk, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn00baa1d03x5


model i0sfvn00baa1d03x6
  (clk, d, o, rb,
   s)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfvz00baa1d03x6, i0sfvz00baa1d03x5, i0sfvz00baa1d02x5, i0sfvz00baa1d02x6;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvn00baa_func i0sfvn00baa1d03x6_behav_inst (clk, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn00baa1d03x6


model i0sfvn00baa1d06x5
  (clk, d, o, rb,
   s)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfvz00baa1d06x5, i0sfvz00baa1d09x5, i0sfvz00baa1d03x5, i0sfvz00baa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvn00baa_func i0sfvn00baa1d06x5_behav_inst (clk, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn00baa1d06x5


model i0sfvn00baa1d12x5
  (clk, d, o, rb,
   s)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfvz00baa1d12x5, i0sfvz00baa1d09x5, i0sfvz00baa1d06x5, i0sfvz00baa1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvn00baa_func i0sfvn00baa1d12x5_behav_inst (clk, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn00baa1d12x5


model i0sfvn043aa1d02x5
  (clk, d, den, o,
   rb)
(
  model_source = verilog_module;
  scan_equivalents = i0sfvz043aa1d02x5, i0sfvz043aa1d02x6, i0sfvz043aa1d03x5, i0sfvz043aa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( active_low_reset; )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvn043aa_func i0sfvn043aa1d02x5_behav_inst (clk, d, den, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn043aa1d02x5


model i0sfvn043aa1d02x6
  (clk, d, den, o,
   rb)
(
  model_source = verilog_module;
  scan_equivalents = i0sfvz043aa1d02x6, i0sfvz043aa1d02x5, i0sfvz043aa1d03x5, i0sfvz043aa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( active_low_reset; )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvn043aa_func i0sfvn043aa1d02x6_behav_inst (clk, d, den, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn043aa1d02x6


model i0sfvn043aa1d03x5
  (clk, d, den, o,
   rb)
(
  model_source = verilog_module;
  scan_equivalents = i0sfvz043aa1d03x5, i0sfvz043aa1d03x6, i0sfvz043aa1d02x5, i0sfvz043aa1d02x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( active_low_reset; )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvn043aa_func i0sfvn043aa1d03x5_behav_inst (clk, d, den, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn043aa1d03x5


model i0sfvn043aa1d03x6
  (clk, d, den, o,
   rb)
(
  model_source = verilog_module;
  scan_equivalents = i0sfvz043aa1d03x5, i0sfvz043aa1d03x6, i0sfvz043aa1d02x5, i0sfvz043aa1d02x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( active_low_reset; )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvn043aa_func i0sfvn043aa1d03x6_behav_inst (clk, d, den, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn043aa1d03x6


model i0sfvn043aa1d06x5
  (clk, d, den, o,
   rb)
(
  model_source = verilog_module;
  scan_equivalents = i0sfvz043aa1d06x5, i0sfvz043aa1d09x5, i0sfvz043aa1d12x5, i0sfvz043aa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( active_low_reset; )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvn043aa_func i0sfvn043aa1d06x5_behav_inst (clk, d, den, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn043aa1d06x5


model i0sfvn043aa1d12x5
  (clk, d, den, o,
   rb)
(
  model_source = verilog_module;
  scan_equivalents = i0sfvz043aa1d12x5, i0sfvz043aa1d09x5, i0sfvz043aa1d06x5, i0sfvz043aa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( active_low_reset; )
  output (o) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvn043aa_func i0sfvn043aa1d12x5_behav_inst (clk, d, den, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn043aa1d12x5


model i0sfvn08baa1d02x5
  (clkb, d, o, rb,
   s)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfvz08baa1d02x6, i0sfvz08baa1d02x5, i0sfvz08baa1d03x6, i0sfvz08baa1d03x5;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvn08baa_func i0sfvn08baa1d02x5_behav_inst (clkb, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn08baa1d02x5


model i0sfvn08baa1d02x6
  (clkb, d, o, rb,
   s)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfvz08baa1d02x6, i0sfvz08baa1d02x5, i0sfvz08baa1d03x6, i0sfvz08baa1d03x5;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvn08baa_func i0sfvn08baa1d02x6_behav_inst (clkb, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn08baa1d02x6


model i0sfvn08baa1d03x5
  (clkb, d, o, rb,
   s)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfvz08baa1d03x6, i0sfvz08baa1d03x5, i0sfvz08baa1d02x5, i0sfvz08baa1d02x6;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvn08baa_func i0sfvn08baa1d03x5_behav_inst (clkb, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn08baa1d03x5


model i0sfvn08baa1d03x6
  (clkb, d, o, rb,
   s)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfvz08baa1d03x6, i0sfvz08baa1d03x5, i0sfvz08baa1d02x5, i0sfvz08baa1d02x6;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvn08baa_func i0sfvn08baa1d03x6_behav_inst (clkb, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn08baa1d03x6


model i0sfvn08baa1d06x5
  (clkb, d, o, rb,
   s)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfvz08baa1d06x5, i0sfvz08baa1d09x5, i0sfvz08baa1d12x5, i0sfvz08baa1d03x5;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvn08baa_func i0sfvn08baa1d06x5_behav_inst (clkb, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn08baa1d06x5


model i0sfvn08baa1d12x5
  (clkb, d, o, rb,
   s)
(
  model_source = verilog_module;
  cell_type = dff;
  simulation_function = dff;
  scan_equivalents = i0sfvz08baa1d12x5, i0sfvz08baa1d09x5, i0sfvz08baa1d06x5, i0sfvz08baa1d03x5;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvn08baa_func i0sfvn08baa1d12x5_behav_inst (clkb, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvn08baa1d12x5


model i0sfvy003aa1d02x5
  (clk, d, o, rb,
   si, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_equivalents = i0sfvn003aa1d02x6, i0sfvn003aa1d02x5, i0sfvn003aa1d03x6, i0sfvn003aa1d03x5;
  nonscan_model = i0sfvn003aa1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvy003aa_func i0sfvy003aa1d02x5_behav_inst (clk, d, o_tmp, rb, si, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvy003aa1d02x5


model i0sfvy003aa1d02x6
  (clk, d, o, rb,
   si, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_equivalents = i0sfvn003aa1d02x6, i0sfvn003aa1d02x5, i0sfvn003aa1d03x6, i0sfvn003aa1d03x5;
  nonscan_model = i0sfvn003aa1d02x6;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvy003aa_func i0sfvy003aa1d02x6_behav_inst (clk, d, o_tmp, rb, si, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvy003aa1d02x6


model i0sfvy003aa1d03x5
  (clk, d, o, rb,
   si, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_equivalents = i0sfvn003aa1d03x6, i0sfvn003aa1d03x5, i0sfvn003aa1d02x6, i0sfvn003aa1d02x5;
  nonscan_model = i0sfvn003aa1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvy003aa_func i0sfvy003aa1d03x5_behav_inst (clk, d, o_tmp, rb, si, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvy003aa1d03x5


model i0sfvy003aa1d03x6
  (clk, d, o, rb,
   si, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_equivalents = i0sfvn003aa1d03x6, i0sfvn003aa1d03x5, i0sfvn003aa1d02x6, i0sfvn003aa1d02x5;
  nonscan_model = i0sfvn003aa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvy003aa_func i0sfvy003aa1d03x6_behav_inst (clk, d, o_tmp, rb, si, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvy003aa1d03x6


model i0sfvy003aa1d04x5
  (clk, d, o, rb,
   si, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_equivalents = i0sfvn003aa1d06x5, i0sfvn003aa1d03x6, i0sfvn003aa1d03x5, i0sfvn003aa1d12x5;
  nonscan_model = i0sfvn003aa1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvy003aa_func i0sfvy003aa1d04x5_behav_inst (clk, d, o_tmp, rb, si, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvy003aa1d04x5


model i0sfvy003aa1d06x5
  (clk, d, o, rb,
   si, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_equivalents = i0sfvn003aa1d06x5, i0sfvn003aa1d12x5, i0sfvn003aa1d03x6, i0sfvn003aa1d03x5;
  nonscan_model = i0sfvn003aa1d06x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvy003aa_func i0sfvy003aa1d06x5_behav_inst (clk, d, o_tmp, rb, si, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvy003aa1d06x5


model i0sfvy003aa1d09x5
  (clk, d, o, rb,
   si, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_equivalents = i0sfvn003aa1d12x5, i0sfvn003aa1d06x5, i0sfvn003aa1d03x6, i0sfvn003aa1d03x5;
  nonscan_model = i0sfvn003aa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvy003aa_func i0sfvy003aa1d09x5_behav_inst (clk, d, o_tmp, rb, si, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvy003aa1d09x5


model i0sfvy003aa1d12x5
  (clk, d, o, rb,
   si, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_equivalents = i0sfvn003aa1d12x5, i0sfvn003aa1d06x5, i0sfvn003aa1d03x6, i0sfvn003aa1d03x5;
  nonscan_model = i0sfvn003aa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvy003aa_func i0sfvy003aa1d12x5_behav_inst (clk, d, o_tmp, rb, si, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvy003aa1d12x5


model i0sfvy003aa1d18x5
  (clk, d, o, rb,
   si, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_equivalents = i0sfvn003aa1d12x5, i0sfvn003aa1d06x5, i0sfvn003aa1d03x6, i0sfvn003aa1d03x5;
  nonscan_model = i0sfvn003aa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvy003aa_func i0sfvy003aa1d18x5_behav_inst (clk, d, o_tmp, rb, si, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfvy003aa1d18x5


model i0sfvz003aa1d02x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfvn003aa1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz003aa_func i0sfvz003aa1d02x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz003aa1d02x5


model i0sfvz003aa1d02x6
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfvn003aa1d02x6;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz003aa_func i0sfvz003aa1d02x6_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz003aa1d02x6


model i0sfvz003aa1d03x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfvn003aa1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz003aa_func i0sfvz003aa1d03x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz003aa1d03x5


model i0sfvz003aa1d03x6
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfvn003aa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz003aa_func i0sfvz003aa1d03x6_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz003aa1d03x6


model i0sfvz003aa1d04x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfvn003aa1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz003aa_func i0sfvz003aa1d04x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz003aa1d04x5


model i0sfvz003aa1d06x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfvn003aa1d06x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz003aa_func i0sfvz003aa1d06x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz003aa1d06x5


model i0sfvz003aa1d09x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfvn003aa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz003aa_func i0sfvz003aa1d09x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz003aa1d09x5


model i0sfvz003aa1d12x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfvn003aa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz003aa_func i0sfvz003aa1d12x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz003aa1d12x5


model i0sfvz003aa1d18x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfvn003aa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz003aa_func i0sfvz003aa1d18x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz003aa1d18x5


model i0sfvz00baa1d02x5
  (clk, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfvn00baa1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz00baa_func i0sfvz00baa1d02x5_behav_inst (clk, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz00baa1d02x5


model i0sfvz00baa1d02x6
  (clk, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfvn00baa1d02x6;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz00baa_func i0sfvz00baa1d02x6_behav_inst (clk, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz00baa1d02x6


model i0sfvz00baa1d03x5
  (clk, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfvn00baa1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz00baa_func i0sfvz00baa1d03x5_behav_inst (clk, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz00baa1d03x5


model i0sfvz00baa1d03x6
  (clk, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfvn00baa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz00baa_func i0sfvz00baa1d03x6_behav_inst (clk, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz00baa1d03x6


model i0sfvz00baa1d06x5
  (clk, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfvn00baa1d06x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz00baa_func i0sfvz00baa1d06x5_behav_inst (clk, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz00baa1d06x5


model i0sfvz00baa1d09x5
  (clk, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfvn00baa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz00baa_func i0sfvz00baa1d09x5_behav_inst (clk, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz00baa1d09x5


model i0sfvz00baa1d12x5
  (clk, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfvn00baa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz00baa_func i0sfvz00baa1d12x5_behav_inst (clk, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz00baa1d12x5


model i0sfvz043aa1d02x5
  (clk, d, den, o,
   rb, si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfvn043aa1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz043aa_func i0sfvz043aa1d02x5_behav_inst (clk, d, den, o_tmp, rb, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz043aa1d02x5


model i0sfvz043aa1d02x6
  (clk, d, den, o,
   rb, si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfvn043aa1d02x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz043aa_func i0sfvz043aa1d02x6_behav_inst (clk, d, den, o_tmp, rb, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz043aa1d02x6


model i0sfvz043aa1d03x5
  (clk, d, den, o,
   rb, si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfvn043aa1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz043aa_func i0sfvz043aa1d03x5_behav_inst (clk, d, den, o_tmp, rb, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz043aa1d03x5


model i0sfvz043aa1d03x6
  (clk, d, den, o,
   rb, si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfvn043aa1d03x6;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz043aa_func i0sfvz043aa1d03x6_behav_inst (clk, d, den, o_tmp, rb, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz043aa1d03x6


model i0sfvz043aa1d06x5
  (clk, d, den, o,
   rb, si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfvn043aa1d06x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz043aa_func i0sfvz043aa1d06x5_behav_inst (clk, d, den, o_tmp, rb, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz043aa1d06x5


model i0sfvz043aa1d09x5
  (clk, d, den, o,
   rb, si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfvn043aa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz043aa_func i0sfvz043aa1d09x5_behav_inst (clk, d, den, o_tmp, rb, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz043aa1d09x5


model i0sfvz043aa1d12x5
  (clk, d, den, o,
   rb, si, so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0sfvn043aa1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (den) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz043aa_func i0sfvz043aa1d12x5_behav_inst (clk, d, den, o_tmp, rb, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz043aa1d12x5


model i0sfvz08baa1d02x5
  (clkb, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfvn08baa1d02x5;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz08baa_func i0sfvz08baa1d02x5_behav_inst (clkb, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz08baa1d02x5


model i0sfvz08baa1d02x6
  (clkb, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfvn08baa1d02x6;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz08baa_func i0sfvz08baa1d02x6_behav_inst (clkb, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz08baa1d02x6


model i0sfvz08baa1d03x5
  (clkb, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfvn08baa1d03x5;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz08baa_func i0sfvz08baa1d03x5_behav_inst (clkb, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz08baa1d03x5


model i0sfvz08baa1d03x6
  (clkb, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfvn08baa1d03x6;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz08baa_func i0sfvz08baa1d03x6_behav_inst (clkb, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz08baa1d03x6


model i0sfvz08baa1d06x5
  (clkb, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfvn08baa1d06x5;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz08baa_func i0sfvz08baa1d06x5_behav_inst (clkb, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz08baa1d06x5


model i0sfvz08baa1d09x5
  (clkb, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfvn08baa1d12x5;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz08baa_func i0sfvz08baa1d09x5_behav_inst (clkb, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz08baa1d09x5


model i0sfvz08baa1d12x5
  (clkb, d, o, rb,
   s, si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;
  nonscan_model = i0sfvn08baa1d12x5;

  input (clkb) ( negedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz08baa_func i0sfvz08baa1d12x5_behav_inst (clkb, d, o_tmp, rb, s, si,
      so_tmp, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz08baa1d12x5


model i0sfvz203aa1d02x5
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz203aa_func i0sfvz203aa1d02x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfvz203aa1d02x5


model i0sfvz203aa1d02x6
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz203aa_func i0sfvz203aa1d02x6_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfvz203aa1d02x6


model i0sfvz203aa1d03x5
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz203aa_func i0sfvz203aa1d03x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfvz203aa1d03x5


model i0sfvz203aa1d03x6
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz203aa_func i0sfvz203aa1d03x6_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfvz203aa1d03x6


model i0sfvz203aa1d06x5
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz203aa_func i0sfvz203aa1d06x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfvz203aa1d06x5


model i0sfvz203aa1d09x5
  (clk, d1, d2, o1,
   o2, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz203aa_func i0sfvz203aa1d09x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0sfvz203aa1d09x5


model i0sfvz403aa1q02x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz403aa_func i0sfvz403aa1q02x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, rb, si, so_tmp,
      ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfvz403aa1q02x5


model i0sfvz403aa1q02x6
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz403aa_func i0sfvz403aa1q02x6_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, rb, si, so_tmp,
      ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfvz403aa1q02x6


model i0sfvz403aa1q03x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz403aa_func i0sfvz403aa1q03x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, rb, si, so_tmp,
      ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfvz403aa1q03x5


model i0sfvz403aa1q03x6
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz403aa_func i0sfvz403aa1q03x6_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, rb, si, so_tmp,
      ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfvz403aa1q03x6


model i0sfvz403aa1q06x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz403aa_func i0sfvz403aa1q06x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, rb, si, so_tmp,
      ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sfvz403aa1q06x5


model i0sfvz803aa1q02x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz803aa_func i0sfvz803aa1q02x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3, mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfvz803aa1q02x5


model i0sfvz803aa1q02x6
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz803aa_func i0sfvz803aa1q02x6_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3, mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfvz803aa1q02x6


model i0sfvz803aa1q03x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz803aa_func i0sfvz803aa1q03x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3, mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfvz803aa1q03x5


model i0sfvz803aa1q03x6
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz803aa_func i0sfvz803aa1q03x6_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3, mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfvz803aa1q03x6


model i0sfvz803aa1q06x5
  (clk, d1, d2, d3,
   d4, d5, d6, d7,
   d8, o1, o2, o3,
   o4, o5, o6, o7,
   o8, rb, si, so,
   ssb)
(
  model_source = verilog_module;
  scan_length = 8;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (d5) ( )
  input (d6) ( )
  input (d7) ( )
  input (d8) ( )
  input (rb) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (o5) ( )
  output (o6) ( )
  output (o7) ( )
  output (o8) ( )
  output (so) ( scan_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_fvz803aa_func i0sfvz803aa1q06x5_behav_inst (clk, d1, d2, d3, d4, d5,
      d6, d7, d8, o1_tmp, o2_tmp, o3_tmp,
      o4_tmp, o5_tmp, o6_tmp, o7_tmp, o8_tmp, rb,
      si, so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3, mlc_n4, mlc_n5, mlc_n6, mlc_n7);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
    primitive = _wire o5 (o5_random_init, o5);
    primitive = _wire o5_random_init (o5_tmp, o5_random_init);
    primitive = _wire o6 (o6_random_init, o6);
    primitive = _wire o6_random_init (o6_tmp, o6_random_init);
    primitive = _wire o7 (o7_random_init, o7);
    primitive = _wire o7_random_init (o7_tmp, o7_random_init);
    primitive = _wire o8 (o8_random_init, o8);
    primitive = _wire o8_random_init (o8_tmp, o8_random_init);
  )
) // end model i0sfvz803aa1q06x5


model i0slan003aa1d02x5
  (clk, d, o, rb)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lan003aa_func i0slan003aa1d02x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan003aa1d02x5


model i0slan003aa1d03x5
  (clk, d, o, rb)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lan003aa_func i0slan003aa1d03x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan003aa1d03x5


model i0slan003aa1d06x5
  (clk, d, o, rb)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lan003aa_func i0slan003aa1d06x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan003aa1d06x5


model i0slan003aa1d12x5
  (clk, d, o, rb)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lan003aa_func i0slan003aa1d12x5_behav_inst (clk, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan003aa1d12x5


model i0slan00baa1d02x5
  (clk, d, o, rb,
   s)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lan00baa_func i0slan00baa1d02x5_behav_inst (clk, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan00baa1d02x5


model i0slan00baa1d03x5
  (clk, d, o, rb,
   s)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lan00baa_func i0slan00baa1d03x5_behav_inst (clk, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan00baa1d03x5


model i0slan00baa1d06x5
  (clk, d, o, rb,
   s)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lan00baa_func i0slan00baa1d06x5_behav_inst (clk, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan00baa1d06x5


model i0slan00baa1d12x5
  (clk, d, o, rb,
   s)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lan00baa_func i0slan00baa1d12x5_behav_inst (clk, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan00baa1d12x5


model i0slan083aa1d02x5
  (clkb, d, o, rb)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lan083aa_func i0slan083aa1d02x5_behav_inst (clkb, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan083aa1d02x5


model i0slan083aa1d03x5
  (clkb, d, o, rb)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lan083aa_func i0slan083aa1d03x5_behav_inst (clkb, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan083aa1d03x5


model i0slan083aa1d06x5
  (clkb, d, o, rb)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lan083aa_func i0slan083aa1d06x5_behav_inst (clkb, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan083aa1d06x5


model i0slan083aa1d12x5
  (clkb, d, o, rb)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lan083aa_func i0slan083aa1d12x5_behav_inst (clkb, d, o_tmp, rb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan083aa1d12x5


model i0slan08baa1d02x5
  (clkb, d, o, rb,
   s)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lan08baa_func i0slan08baa1d02x5_behav_inst (clkb, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan08baa1d02x5


model i0slan08baa1d03x5
  (clkb, d, o, rb,
   s)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lan08baa_func i0slan08baa1d03x5_behav_inst (clkb, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan08baa1d03x5


model i0slan08baa1d06x5
  (clkb, d, o, rb,
   s)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lan08baa_func i0slan08baa1d06x5_behav_inst (clkb, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan08baa1d06x5


model i0slan08baa1d12x5
  (clkb, d, o, rb,
   s)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (s) ( active_high_set; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lan08baa_func i0slan08baa1d12x5_behav_inst (clkb, d, o_tmp, rb, s, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slan08baa1d12x5


model i0slan283aa1d02x5
  (clkb, d1, d2, o1,
   o2, rb1, rb2)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb1) ( active_low_reset; )
  input (rb2) ( active_low_reset; )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lan283aa_func i0slan283aa1d02x5_behav_inst (clkb, d1, d2, o1_tmp, o2_tmp, rb1,
      rb2, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slan283aa1d02x5


model i0slan283aa1d03x5
  (clkb, d1, d2, o1,
   o2, rb1, rb2)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb1) ( active_low_reset; )
  input (rb2) ( active_low_reset; )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lan283aa_func i0slan283aa1d03x5_behav_inst (clkb, d1, d2, o1_tmp, o2_tmp, rb1,
      rb2, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slan283aa1d03x5


model i0slan283aa1d06x5
  (clkb, d1, d2, o1,
   o2, rb1, rb2)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  input (rb1) ( active_low_reset; )
  input (rb2) ( active_low_reset; )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lan283aa_func i0slan283aa1d06x5_behav_inst (clkb, d1, d2, o1_tmp, o2_tmp, rb1,
      rb2, mlc_n0, mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slan283aa1d06x5


model i0slsn000aa1d02x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn000aa_func i0slsn000aa1d02x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn000aa1d02x5


model i0slsn000aa1d03x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn000aa_func i0slsn000aa1d03x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn000aa1d03x5


model i0slsn000aa1d04x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn000aa_func i0slsn000aa1d04x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn000aa1d04x5


model i0slsn000aa1d06x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn000aa_func i0slsn000aa1d06x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn000aa1d06x5


model i0slsn000aa1d09x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn000aa_func i0slsn000aa1d09x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn000aa1d09x5


model i0slsn000aa1d12x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn000aa_func i0slsn000aa1d12x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn000aa1d12x5


model i0slsn000aa1d18x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn000aa_func i0slsn000aa1d18x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn000aa1d18x5


model i0slsn000aa1d24x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn000aa_func i0slsn000aa1d24x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn000aa1d24x5


model i0slsn000aa1n02x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn000aa_func i0slsn000aa1n02x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn000aa1n02x5


model i0slsn000aa1n03x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn000aa_func i0slsn000aa1n03x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn000aa1n03x5


model i0slsn000aa1n04x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn000aa_func i0slsn000aa1n04x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn000aa1n04x5


model i0slsn000aa1n06x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn000aa_func i0slsn000aa1n06x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn000aa1n06x5


model i0slsn000aa1n09x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn000aa_func i0slsn000aa1n09x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn000aa1n09x5


model i0slsn000aa1n12x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn000aa_func i0slsn000aa1n12x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn000aa1n12x5


model i0slsn080aa1d02x5
  (clkb, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn080aa_func i0slsn080aa1d02x5_behav_inst (clkb, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn080aa1d02x5


model i0slsn080aa1d03x5
  (clkb, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn080aa_func i0slsn080aa1d03x5_behav_inst (clkb, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn080aa1d03x5


model i0slsn080aa1d04x5
  (clkb, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn080aa_func i0slsn080aa1d04x5_behav_inst (clkb, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn080aa1d04x5


model i0slsn080aa1d06x5
  (clkb, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn080aa_func i0slsn080aa1d06x5_behav_inst (clkb, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn080aa1d06x5


model i0slsn080aa1d09x5
  (clkb, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn080aa_func i0slsn080aa1d09x5_behav_inst (clkb, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn080aa1d09x5


model i0slsn080aa1d12x5
  (clkb, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn080aa_func i0slsn080aa1d12x5_behav_inst (clkb, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn080aa1d12x5


model i0slsn080aa1d18x5
  (clkb, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn080aa_func i0slsn080aa1d18x5_behav_inst (clkb, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn080aa1d18x5


model i0slsn080aa1d24x5
  (clkb, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn080aa_func i0slsn080aa1d24x5_behav_inst (clkb, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn080aa1d24x5


model i0slsn080aa1n02x5
  (clkb, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn080aa_func i0slsn080aa1n02x5_behav_inst (clkb, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn080aa1n02x5


model i0slsn080aa1n03x5
  (clkb, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn080aa_func i0slsn080aa1n03x5_behav_inst (clkb, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn080aa1n03x5


model i0slsn080aa1n04x5
  (clkb, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn080aa_func i0slsn080aa1n04x5_behav_inst (clkb, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn080aa1n04x5


model i0slsn080aa1n06x5
  (clkb, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn080aa_func i0slsn080aa1n06x5_behav_inst (clkb, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn080aa1n06x5


model i0slsn080aa1n09x5
  (clkb, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn080aa_func i0slsn080aa1n09x5_behav_inst (clkb, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn080aa1n09x5


model i0slsn080aa1n12x5
  (clkb, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn080aa_func i0slsn080aa1n12x5_behav_inst (clkb, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slsn080aa1n12x5


model i0slsn200aa1d02x5
  (clk, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn200aa_func i0slsn200aa1d02x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsn200aa1d02x5


model i0slsn200aa1d03x5
  (clk, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn200aa_func i0slsn200aa1d03x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsn200aa1d03x5


model i0slsn200aa1d04x5
  (clk, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn200aa_func i0slsn200aa1d04x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsn200aa1d04x5


model i0slsn200aa1d06x5
  (clk, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn200aa_func i0slsn200aa1d06x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsn200aa1d06x5


model i0slsn200aa1d09x5
  (clk, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn200aa_func i0slsn200aa1d09x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsn200aa1d09x5


model i0slsn200aa1d12x5
  (clk, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn200aa_func i0slsn200aa1d12x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsn200aa1d12x5


model i0slsn200aa1d18x5
  (clk, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn200aa_func i0slsn200aa1d18x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsn200aa1d18x5


model i0slsn200aa1d24x5
  (clk, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn200aa_func i0slsn200aa1d24x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsn200aa1d24x5


model i0slsn280aa1d02x5
  (clkb, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn280aa_func i0slsn280aa1d02x5_behav_inst (clkb, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsn280aa1d02x5


model i0slsn280aa1d03x5
  (clkb, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn280aa_func i0slsn280aa1d03x5_behav_inst (clkb, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsn280aa1d03x5


model i0slsn280aa1d04x5
  (clkb, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn280aa_func i0slsn280aa1d04x5_behav_inst (clkb, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsn280aa1d04x5


model i0slsn280aa1d06x5
  (clkb, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn280aa_func i0slsn280aa1d06x5_behav_inst (clkb, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsn280aa1d06x5


model i0slsn280aa1d09x5
  (clkb, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn280aa_func i0slsn280aa1d09x5_behav_inst (clkb, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsn280aa1d09x5


model i0slsn280aa1d12x5
  (clkb, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn280aa_func i0slsn280aa1d12x5_behav_inst (clkb, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsn280aa1d12x5


model i0slsn280aa1d18x5
  (clkb, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn280aa_func i0slsn280aa1d18x5_behav_inst (clkb, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsn280aa1d18x5


model i0slsn280aa1d24x5
  (clkb, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn280aa_func i0slsn280aa1d24x5_behav_inst (clkb, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slsn280aa1d24x5


model i0slsn400aa1d02x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn400aa_func i0slsn400aa1d02x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slsn400aa1d02x5


model i0slsn400aa1d03x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn400aa_func i0slsn400aa1d03x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slsn400aa1d03x5


model i0slsn400aa1d04x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn400aa_func i0slsn400aa1d04x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slsn400aa1d04x5


model i0slsn400aa1d06x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn400aa_func i0slsn400aa1d06x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slsn400aa1d06x5


model i0slsn480aa1d02x5
  (clkb, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn480aa_func i0slsn480aa1d02x5_behav_inst (clkb, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slsn480aa1d02x5


model i0slsn480aa1d03x5
  (clkb, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn480aa_func i0slsn480aa1d03x5_behav_inst (clkb, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slsn480aa1d03x5


model i0slsn480aa1d04x5
  (clkb, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn480aa_func i0slsn480aa1d04x5_behav_inst (clkb, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slsn480aa1d04x5


model i0slsn480aa1d06x5
  (clkb, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_lsn480aa_func i0slsn480aa1d06x5_behav_inst (clkb, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slsn480aa1d06x5


model i0sltn000aa1n02x5
  (clk, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_ltn000aa_func i0sltn000aa1n02x5_behav_inst (clk, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sltn000aa1n02x5


model i0sltn080aa1n02x5
  (clkb, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_ltn080aa_func i0sltn080aa1n02x5_behav_inst (clkb, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sltn080aa1n02x5


model i0sltn400aa1q02x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_ltn400aa_func i0sltn400aa1q02x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0sltn400aa1q02x5


model i0sltnf10aa1d06x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_ltnf10aa_func i0sltnf10aa1d06x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sltnf10aa1d06x5


model i0sltnf10aa1n02x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_ltnf10aa_func i0sltnf10aa1n02x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sltnf10aa1n02x5


model i0sltnf10aa1n03x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTC_lib783_i0s_160h_50pp_seq_ltnf10aa_func i0sltnf10aa1n03x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sltnf10aa1n03x5
