<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>rtwnreg.h source code [netbsd/sys/dev/ic/rtwnreg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="r88e_rom,r88e_rx_cck,r88e_rx_phystat,r88e_tx_pwr,r88e_tx_rpt_ccx,r92c_c2h_evt,r92c_c2h_tx_rpt,r92c_fw_cmd,r92c_fw_cmd_macid_cfg,r92c_fw_cmd_rssi,r92c_fw_cmd_setpwrmode,r92c_fw_hdr,r92c_rom,r92c_rx_cck,r92c_rx_desc_pci,r92c_rx_desc_usb,r92c_rx_phystat,r92c_tx_desc_pci,r92c_tx_desc_usb,r92e_fw_cmd_keepalive,r92e_fw_cmd_rssi,r92e_fw_cmd_setpwrmode "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/rtwnreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='rtwnreg.h.html'>rtwnreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: rtwnreg.h,v 1.1 2018/06/29 04:02:10 thorpej Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*	$OpenBSD: r92creg.h,v 1.16 2017/09/22 13:41:56 kevlo Exp $	*/</i></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><i>/*-</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (c) 2010 Damien Bergamini &lt;damien.bergamini@free.fr&gt;</i></td></tr>
<tr><th id="6">6</th><td><i> * Copyright (c) 2015 Stefan Sperling &lt;stsp@openbsd.org&gt;</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * Permission to use, copy, modify, and distribute this software for any</i></td></tr>
<tr><th id="9">9</th><td><i> * purpose with or without fee is hereby granted, provided that the above</i></td></tr>
<tr><th id="10">10</th><td><i> * copyright notice and this permission notice appear in all copies.</i></td></tr>
<tr><th id="11">11</th><td><i> *</i></td></tr>
<tr><th id="12">12</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES</i></td></tr>
<tr><th id="13">13</th><td><i> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</i></td></tr>
<tr><th id="14">14</th><td><i> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</i></td></tr>
<tr><th id="15">15</th><td><i> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</i></td></tr>
<tr><th id="16">16</th><td><i> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</i></td></tr>
<tr><th id="17">17</th><td><i> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</i></td></tr>
<tr><th id="18">18</th><td><i> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</i></td></tr>
<tr><th id="19">19</th><td><i> */</i></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#<span data-ppcond="21">ifndef</span> <span class="macro" data-ref="_M/_DEV_IC_RTWNREG_H_">_DEV_IC_RTWNREG_H_</span></u></td></tr>
<tr><th id="22">22</th><td><u>#define	<dfn class="macro" id="_M/_DEV_IC_RTWNREG_H_" data-ref="_M/_DEV_IC_RTWNREG_H_">_DEV_IC_RTWNREG_H_</dfn></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/R92C_MAX_CHAINS" data-ref="_M/R92C_MAX_CHAINS">R92C_MAX_CHAINS</dfn>	2</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/R92C_MAX_TX_PWR" data-ref="_M/R92C_MAX_TX_PWR">R92C_MAX_TX_PWR</dfn>	0x3f</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/R92C_H2C_NBOX" data-ref="_M/R92C_H2C_NBOX">R92C_H2C_NBOX</dfn>	4</u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><i>/*</i></td></tr>
<tr><th id="29">29</th><td><i> * MAC registers.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td><i>/* System Configuration. */</i></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_ISO_CTRL" data-ref="_M/R92C_SYS_ISO_CTRL">R92C_SYS_ISO_CTRL</dfn>		0x000</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_FUNC_EN" data-ref="_M/R92C_SYS_FUNC_EN">R92C_SYS_FUNC_EN</dfn>		0x002</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/R92C_APS_FSMCO" data-ref="_M/R92C_APS_FSMCO">R92C_APS_FSMCO</dfn>			0x004</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CLKR" data-ref="_M/R92C_SYS_CLKR">R92C_SYS_CLKR</dfn>			0x008</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/R92C_AFE_MISC" data-ref="_M/R92C_AFE_MISC">R92C_AFE_MISC</dfn>			0x010</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/R92C_SPS0_CTRL" data-ref="_M/R92C_SPS0_CTRL">R92C_SPS0_CTRL</dfn>			0x011</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_SWR_CTRL2" data-ref="_M/R92C_SYS_SWR_CTRL2">R92C_SYS_SWR_CTRL2</dfn>		0x014</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/R92C_SPS_OCP_CFG" data-ref="_M/R92C_SPS_OCP_CFG">R92C_SPS_OCP_CFG</dfn>		0x018</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/R92C_RSV_CTRL" data-ref="_M/R92C_RSV_CTRL">R92C_RSV_CTRL</dfn>			0x01c</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_CTRL" data-ref="_M/R92C_RF_CTRL">R92C_RF_CTRL</dfn>			0x01f</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/R92C_LDOA15_CTRL" data-ref="_M/R92C_LDOA15_CTRL">R92C_LDOA15_CTRL</dfn>		0x020</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/R92C_LDOV12D_CTRL" data-ref="_M/R92C_LDOV12D_CTRL">R92C_LDOV12D_CTRL</dfn>		0x021</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/R92C_LDOHCI12_CTRL" data-ref="_M/R92C_LDOHCI12_CTRL">R92C_LDOHCI12_CTRL</dfn>		0x022</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/R92C_LPLDO_CTRL" data-ref="_M/R92C_LPLDO_CTRL">R92C_LPLDO_CTRL</dfn>			0x023</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/R92C_AFE_XTAL_CTRL" data-ref="_M/R92C_AFE_XTAL_CTRL">R92C_AFE_XTAL_CTRL</dfn>		0x024</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/R92C_AFE_PLL_CTRL" data-ref="_M/R92C_AFE_PLL_CTRL">R92C_AFE_PLL_CTRL</dfn>		0x028</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/R92C_AFE_CTRL3" data-ref="_M/R92C_AFE_CTRL3">R92C_AFE_CTRL3</dfn>			0x02c</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/R92C_EFUSE_CTRL" data-ref="_M/R92C_EFUSE_CTRL">R92C_EFUSE_CTRL</dfn>			0x030</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/R92C_EFUSE_TEST" data-ref="_M/R92C_EFUSE_TEST">R92C_EFUSE_TEST</dfn>			0x034</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/R92C_PWR_DATA" data-ref="_M/R92C_PWR_DATA">R92C_PWR_DATA</dfn>			0x038</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/R92C_CAL_TIMER" data-ref="_M/R92C_CAL_TIMER">R92C_CAL_TIMER</dfn>			0x03c</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/R92C_ACLK_MON" data-ref="_M/R92C_ACLK_MON">R92C_ACLK_MON</dfn>			0x03e</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/R92C_GPIO_MUXCFG" data-ref="_M/R92C_GPIO_MUXCFG">R92C_GPIO_MUXCFG</dfn>		0x040</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/R92C_GPIO_IO_SEL" data-ref="_M/R92C_GPIO_IO_SEL">R92C_GPIO_IO_SEL</dfn>		0x042</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/R92C_MAC_PINMUX_CFG" data-ref="_M/R92C_MAC_PINMUX_CFG">R92C_MAC_PINMUX_CFG</dfn>		0x043</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/R92C_GPIO_PIN_CTRL" data-ref="_M/R92C_GPIO_PIN_CTRL">R92C_GPIO_PIN_CTRL</dfn>		0x044</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/R92C_GPIO_INTM" data-ref="_M/R92C_GPIO_INTM">R92C_GPIO_INTM</dfn>			0x048</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/R92C_LEDCFG0" data-ref="_M/R92C_LEDCFG0">R92C_LEDCFG0</dfn>			0x04c</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/R92C_LEDCFG1" data-ref="_M/R92C_LEDCFG1">R92C_LEDCFG1</dfn>			0x04d</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/R92C_LEDCFG2" data-ref="_M/R92C_LEDCFG2">R92C_LEDCFG2</dfn>			0x04e</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/R92C_LEDCFG3" data-ref="_M/R92C_LEDCFG3">R92C_LEDCFG3</dfn>			0x04f</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/R92C_FSIMR" data-ref="_M/R92C_FSIMR">R92C_FSIMR</dfn>			0x050</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/R92C_FSISR" data-ref="_M/R92C_FSISR">R92C_FSISR</dfn>			0x054</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/R92C_HSIMR" data-ref="_M/R92C_HSIMR">R92C_HSIMR</dfn>			0x058</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/R92C_HSISR" data-ref="_M/R92C_HSISR">R92C_HSISR</dfn>			0x05c</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/R92C_PAD_CTRL" data-ref="_M/R92C_PAD_CTRL">R92C_PAD_CTRL</dfn>			0x064</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/R92C_AFE_CTRL4" data-ref="_M/R92C_AFE_CTRL4">R92C_AFE_CTRL4</dfn>			0x078</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/R92C_MCUFWDL" data-ref="_M/R92C_MCUFWDL">R92C_MCUFWDL</dfn>			0x080</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/R92C_HMEBOX_EXT" data-ref="_M/R92C_HMEBOX_EXT">R92C_HMEBOX_EXT</dfn>(idx)		(0x088 + (idx) * 2)</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/R88E_HIMR" data-ref="_M/R88E_HIMR">R88E_HIMR</dfn>			0x0b0</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/R88E_HISR" data-ref="_M/R88E_HISR">R88E_HISR</dfn>			0x0b4</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/R88E_HIMRE" data-ref="_M/R88E_HIMRE">R88E_HIMRE</dfn>			0x0b8</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/R88E_HISRE" data-ref="_M/R88E_HISRE">R88E_HISRE</dfn>			0x0bc</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/R92C_EFUSE_ACCESS" data-ref="_M/R92C_EFUSE_ACCESS">R92C_EFUSE_ACCESS</dfn>		0x0cf</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/R92C_BIST_SCAN" data-ref="_M/R92C_BIST_SCAN">R92C_BIST_SCAN</dfn>			0x0d0</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/R92C_BIST_RPT" data-ref="_M/R92C_BIST_RPT">R92C_BIST_RPT</dfn>			0x0d4</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/R92C_BIST_ROM_RPT" data-ref="_M/R92C_BIST_ROM_RPT">R92C_BIST_ROM_RPT</dfn>		0x0d8</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/R92C_USB_SIE_INTF" data-ref="_M/R92C_USB_SIE_INTF">R92C_USB_SIE_INTF</dfn>		0x0e0</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/R92C_PCIE_MIO_INTF" data-ref="_M/R92C_PCIE_MIO_INTF">R92C_PCIE_MIO_INTF</dfn>		0x0e4</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/R92C_PCIE_MIO_INTD" data-ref="_M/R92C_PCIE_MIO_INTD">R92C_PCIE_MIO_INTD</dfn>		0x0e8</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/R92C_HPON_FSM" data-ref="_M/R92C_HPON_FSM">R92C_HPON_FSM</dfn>			0x0ec</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CFG" data-ref="_M/R92C_SYS_CFG">R92C_SYS_CFG</dfn>			0x0f0</u></td></tr>
<tr><th id="84">84</th><td><i>/* MAC General Configuration. */</i></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/R92C_CR" data-ref="_M/R92C_CR">R92C_CR</dfn>				0x100</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/R92C_MSR" data-ref="_M/R92C_MSR">R92C_MSR</dfn>			0x102</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/R92C_PBP" data-ref="_M/R92C_PBP">R92C_PBP</dfn>			0x104</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/R92C_TRXDMA_CTRL" data-ref="_M/R92C_TRXDMA_CTRL">R92C_TRXDMA_CTRL</dfn>		0x10c</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/R92C_TRXFF_BNDY" data-ref="_M/R92C_TRXFF_BNDY">R92C_TRXFF_BNDY</dfn>			0x114</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/R92C_TRXFF_STATUS" data-ref="_M/R92C_TRXFF_STATUS">R92C_TRXFF_STATUS</dfn>		0x118</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/R92C_RXFF_PTR" data-ref="_M/R92C_RXFF_PTR">R92C_RXFF_PTR</dfn>			0x11c</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/R92C_HIMR" data-ref="_M/R92C_HIMR">R92C_HIMR</dfn>			0x120</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/R92C_HISR" data-ref="_M/R92C_HISR">R92C_HISR</dfn>			0x124</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/R92C_HIMRE" data-ref="_M/R92C_HIMRE">R92C_HIMRE</dfn>			0x128</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/R92C_HISRE" data-ref="_M/R92C_HISRE">R92C_HISRE</dfn>			0x12c</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/R92C_CPWM" data-ref="_M/R92C_CPWM">R92C_CPWM</dfn>			0x12f</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/R92C_FWIMR" data-ref="_M/R92C_FWIMR">R92C_FWIMR</dfn>			0x130</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/R92C_FWISR" data-ref="_M/R92C_FWISR">R92C_FWISR</dfn>			0x134</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/R92C_PKTBUF_DBG_CTRL" data-ref="_M/R92C_PKTBUF_DBG_CTRL">R92C_PKTBUF_DBG_CTRL</dfn>		0x140</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/R92C_PKTBUF_DBG_DATA_L" data-ref="_M/R92C_PKTBUF_DBG_DATA_L">R92C_PKTBUF_DBG_DATA_L</dfn>		0x144</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/R92C_PKTBUF_DBG_DATA_H" data-ref="_M/R92C_PKTBUF_DBG_DATA_H">R92C_PKTBUF_DBG_DATA_H</dfn>		0x148</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/R92C_TC0_CTRL" data-ref="_M/R92C_TC0_CTRL">R92C_TC0_CTRL</dfn>(i)		(0x150 + (i) * 4)</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/R92C_TCUNIT_BASE" data-ref="_M/R92C_TCUNIT_BASE">R92C_TCUNIT_BASE</dfn>		0x164</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/R92C_MBIST_START" data-ref="_M/R92C_MBIST_START">R92C_MBIST_START</dfn>		0x174</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/R92C_MBIST_DONE" data-ref="_M/R92C_MBIST_DONE">R92C_MBIST_DONE</dfn>			0x178</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/R92C_MBIST_FAIL" data-ref="_M/R92C_MBIST_FAIL">R92C_MBIST_FAIL</dfn>			0x17c</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/R92C_C2HEVT_MSG_NORMAL" data-ref="_M/R92C_C2HEVT_MSG_NORMAL">R92C_C2HEVT_MSG_NORMAL</dfn>		0x1a0</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/R92C_C2HEVT_MSG_TEST" data-ref="_M/R92C_C2HEVT_MSG_TEST">R92C_C2HEVT_MSG_TEST</dfn>		0x1b8</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/R92C_C2HEVT_CLEAR" data-ref="_M/R92C_C2HEVT_CLEAR">R92C_C2HEVT_CLEAR</dfn>		0x1bf</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/R92C_MCUTST_1" data-ref="_M/R92C_MCUTST_1">R92C_MCUTST_1</dfn>			0x1c0</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/R92C_FMETHR" data-ref="_M/R92C_FMETHR">R92C_FMETHR</dfn>			0x1c8</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/R92C_HMETFR" data-ref="_M/R92C_HMETFR">R92C_HMETFR</dfn>			0x1cc</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/R92C_HMEBOX" data-ref="_M/R92C_HMEBOX">R92C_HMEBOX</dfn>(idx)		(0x1d0 + (idx) * 4)</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/R92C_LLT_INIT" data-ref="_M/R92C_LLT_INIT">R92C_LLT_INIT</dfn>			0x1e0</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/R92C_BB_ACCESS_CTRL" data-ref="_M/R92C_BB_ACCESS_CTRL">R92C_BB_ACCESS_CTRL</dfn>		0x1e8</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/R92C_BB_ACCESS_DATA" data-ref="_M/R92C_BB_ACCESS_DATA">R92C_BB_ACCESS_DATA</dfn>		0x1ec</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/R88E_HMEBOX_EXT" data-ref="_M/R88E_HMEBOX_EXT">R88E_HMEBOX_EXT</dfn>(idx)		(0x1f0 + (idx) * 4)</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/R92E_HMEBOX_EXT" data-ref="_M/R92E_HMEBOX_EXT">R92E_HMEBOX_EXT</dfn>(idx)		(0x1f0 + (idx) * 4)</u></td></tr>
<tr><th id="119">119</th><td><i>/* Tx DMA Configuration. */</i></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/R92C_RQPN" data-ref="_M/R92C_RQPN">R92C_RQPN</dfn>			0x200</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/R92C_FIFOPAGE" data-ref="_M/R92C_FIFOPAGE">R92C_FIFOPAGE</dfn>			0x204</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/R92C_TDECTRL" data-ref="_M/R92C_TDECTRL">R92C_TDECTRL</dfn>			0x208</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDMA_OFFSET_CHK" data-ref="_M/R92C_TXDMA_OFFSET_CHK">R92C_TXDMA_OFFSET_CHK</dfn>		0x20c</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDMA_STATUS" data-ref="_M/R92C_TXDMA_STATUS">R92C_TXDMA_STATUS</dfn>		0x210</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/R92C_RQPN_NPQ" data-ref="_M/R92C_RQPN_NPQ">R92C_RQPN_NPQ</dfn>			0x214</u></td></tr>
<tr><th id="126">126</th><td><i>/* Rx DMA Configuration. */</i></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/R92C_RXDMA_AGG_PG_TH" data-ref="_M/R92C_RXDMA_AGG_PG_TH">R92C_RXDMA_AGG_PG_TH</dfn>		0x280</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/R92C_RXPKT_NUM" data-ref="_M/R92C_RXPKT_NUM">R92C_RXPKT_NUM</dfn>			0x284</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/R92C_RXDMA_STATUS" data-ref="_M/R92C_RXDMA_STATUS">R92C_RXDMA_STATUS</dfn>		0x288</u></td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/R92C_PCIE_CTRL_REG" data-ref="_M/R92C_PCIE_CTRL_REG">R92C_PCIE_CTRL_REG</dfn>		0x300</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/R92C_INT_MIG" data-ref="_M/R92C_INT_MIG">R92C_INT_MIG</dfn>			0x304</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/R92C_BCNQ_DESA" data-ref="_M/R92C_BCNQ_DESA">R92C_BCNQ_DESA</dfn>			0x308</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/R92C_HQ_DESA" data-ref="_M/R92C_HQ_DESA">R92C_HQ_DESA</dfn>			0x310</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/R92C_MGQ_DESA" data-ref="_M/R92C_MGQ_DESA">R92C_MGQ_DESA</dfn>			0x318</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/R92C_VOQ_DESA" data-ref="_M/R92C_VOQ_DESA">R92C_VOQ_DESA</dfn>			0x320</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/R92C_VIQ_DESA" data-ref="_M/R92C_VIQ_DESA">R92C_VIQ_DESA</dfn>			0x328</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/R92C_BEQ_DESA" data-ref="_M/R92C_BEQ_DESA">R92C_BEQ_DESA</dfn>			0x330</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/R92C_BKQ_DESA" data-ref="_M/R92C_BKQ_DESA">R92C_BKQ_DESA</dfn>			0x338</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/R92C_RX_DESA" data-ref="_M/R92C_RX_DESA">R92C_RX_DESA</dfn>			0x340</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/R92C_DBI" data-ref="_M/R92C_DBI">R92C_DBI</dfn>			0x348</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/R92C_MDIO" data-ref="_M/R92C_MDIO">R92C_MDIO</dfn>			0x354</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/R92C_DBG_SEL" data-ref="_M/R92C_DBG_SEL">R92C_DBG_SEL</dfn>			0x360</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/R92C_PCIE_HRPWM" data-ref="_M/R92C_PCIE_HRPWM">R92C_PCIE_HRPWM</dfn>			0x361</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/R92C_PCIE_HCPWM" data-ref="_M/R92C_PCIE_HCPWM">R92C_PCIE_HCPWM</dfn>			0x363</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/R92C_UART_CTRL" data-ref="_M/R92C_UART_CTRL">R92C_UART_CTRL</dfn>			0x364</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/R92C_UART_TX_DES" data-ref="_M/R92C_UART_TX_DES">R92C_UART_TX_DES</dfn>		0x370</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/R92C_UART_RX_DES" data-ref="_M/R92C_UART_RX_DES">R92C_UART_RX_DES</dfn>		0x378</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/R92C_VOQ_INFORMATION" data-ref="_M/R92C_VOQ_INFORMATION">R92C_VOQ_INFORMATION</dfn>			0x0400</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/R92C_VIQ_INFORMATION" data-ref="_M/R92C_VIQ_INFORMATION">R92C_VIQ_INFORMATION</dfn>			0x0404</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/R92C_BEQ_INFORMATION" data-ref="_M/R92C_BEQ_INFORMATION">R92C_BEQ_INFORMATION</dfn>			0x0408</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/R92C_BKQ_INFORMATION" data-ref="_M/R92C_BKQ_INFORMATION">R92C_BKQ_INFORMATION</dfn>			0x040C</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/R92C_MGQ_INFORMATION" data-ref="_M/R92C_MGQ_INFORMATION">R92C_MGQ_INFORMATION</dfn>			0x0410</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/R92C_HGQ_INFORMATION" data-ref="_M/R92C_HGQ_INFORMATION">R92C_HGQ_INFORMATION</dfn>			0x0414</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/R92C_BCNQ_INFORMATION" data-ref="_M/R92C_BCNQ_INFORMATION">R92C_BCNQ_INFORMATION</dfn>			0x0418</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/R92C_CPU_MGQ_INFORMATION" data-ref="_M/R92C_CPU_MGQ_INFORMATION">R92C_CPU_MGQ_INFORMATION</dfn>		0x041C</u></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><i>/* Protocol Configuration. */</i></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/R92C_FWHW_TXQ_CTRL" data-ref="_M/R92C_FWHW_TXQ_CTRL">R92C_FWHW_TXQ_CTRL</dfn>		0x420</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/R92C_HWSEQ_CTRL" data-ref="_M/R92C_HWSEQ_CTRL">R92C_HWSEQ_CTRL</dfn>			0x423</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/R92C_TXPKTBUF_BCNQ_BDNY" data-ref="_M/R92C_TXPKTBUF_BCNQ_BDNY">R92C_TXPKTBUF_BCNQ_BDNY</dfn>		0x424</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/R92C_TXPKTBUF_MGQ_BDNY" data-ref="_M/R92C_TXPKTBUF_MGQ_BDNY">R92C_TXPKTBUF_MGQ_BDNY</dfn>		0x425</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/R92C_SPEC_SIFS" data-ref="_M/R92C_SPEC_SIFS">R92C_SPEC_SIFS</dfn>			0x428</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/R92C_RL" data-ref="_M/R92C_RL">R92C_RL</dfn>				0x42a</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/R92C_DARFRC" data-ref="_M/R92C_DARFRC">R92C_DARFRC</dfn>			0x430</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/R92C_RARFRC" data-ref="_M/R92C_RARFRC">R92C_RARFRC</dfn>			0x438</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/R92C_RRSR" data-ref="_M/R92C_RRSR">R92C_RRSR</dfn>			0x440</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/R92C_ARFR" data-ref="_M/R92C_ARFR">R92C_ARFR</dfn>(i)			(0x444 + (i) * 4)</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/R92C_AGGLEN_LMT" data-ref="_M/R92C_AGGLEN_LMT">R92C_AGGLEN_LMT</dfn>			0x458</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/R92C_AMPDU_MIN_SPACE" data-ref="_M/R92C_AMPDU_MIN_SPACE">R92C_AMPDU_MIN_SPACE</dfn>		0x45c</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/R92C_TXPKTBUF_WMAC_LBK_BF_HD" data-ref="_M/R92C_TXPKTBUF_WMAC_LBK_BF_HD">R92C_TXPKTBUF_WMAC_LBK_BF_HD</dfn>	0x45d</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/R92C_FAST_EDCA_CTRL" data-ref="_M/R92C_FAST_EDCA_CTRL">R92C_FAST_EDCA_CTRL</dfn>		0x460</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/R92C_RD_RESP_PKT_TH" data-ref="_M/R92C_RD_RESP_PKT_TH">R92C_RD_RESP_PKT_TH</dfn>		0x463</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/R92C_INIRTS_RATE_SEL" data-ref="_M/R92C_INIRTS_RATE_SEL">R92C_INIRTS_RATE_SEL</dfn>		0x480</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/R92C_INIDATA_RATE_SEL" data-ref="_M/R92C_INIDATA_RATE_SEL">R92C_INIDATA_RATE_SEL</dfn>(macid)	(0x484 + (macid))</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/R92C_MAX_AGGR_NUM" data-ref="_M/R92C_MAX_AGGR_NUM">R92C_MAX_AGGR_NUM</dfn>		0x4ca</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/R92C_PROT_MODE_CTRL" data-ref="_M/R92C_PROT_MODE_CTRL">R92C_PROT_MODE_CTRL</dfn>		0x4c8</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/R92C_BAR_MODE_CTRL" data-ref="_M/R92C_BAR_MODE_CTRL">R92C_BAR_MODE_CTRL</dfn>		0x4cc</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/R88E_TX_RPT_CTRL" data-ref="_M/R88E_TX_RPT_CTRL">R88E_TX_RPT_CTRL</dfn>		0x4ec</u></td></tr>
<tr><th id="181">181</th><td><i>/* EDCA Configuration. */</i></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/R92C_EDCA_VO_PARAM" data-ref="_M/R92C_EDCA_VO_PARAM">R92C_EDCA_VO_PARAM</dfn>		0x500</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/R92C_EDCA_VI_PARAM" data-ref="_M/R92C_EDCA_VI_PARAM">R92C_EDCA_VI_PARAM</dfn>		0x504</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/R92C_EDCA_BE_PARAM" data-ref="_M/R92C_EDCA_BE_PARAM">R92C_EDCA_BE_PARAM</dfn>		0x508</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/R92C_EDCA_BK_PARAM" data-ref="_M/R92C_EDCA_BK_PARAM">R92C_EDCA_BK_PARAM</dfn>		0x50c</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/R92C_BCNTCFG" data-ref="_M/R92C_BCNTCFG">R92C_BCNTCFG</dfn>			0x510</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/R92C_PIFS" data-ref="_M/R92C_PIFS">R92C_PIFS</dfn>			0x512</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/R92C_RDG_PIFS" data-ref="_M/R92C_RDG_PIFS">R92C_RDG_PIFS</dfn>			0x513</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/R92C_SIFS_CCK" data-ref="_M/R92C_SIFS_CCK">R92C_SIFS_CCK</dfn>			0x514</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/R92C_SIFS_OFDM" data-ref="_M/R92C_SIFS_OFDM">R92C_SIFS_OFDM</dfn>			0x516</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/R92C_AGGR_BREAK_TIME" data-ref="_M/R92C_AGGR_BREAK_TIME">R92C_AGGR_BREAK_TIME</dfn>		0x51a</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/R92C_SLOT" data-ref="_M/R92C_SLOT">R92C_SLOT</dfn>			0x51b</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/R92C_TX_PTCL_CTRL" data-ref="_M/R92C_TX_PTCL_CTRL">R92C_TX_PTCL_CTRL</dfn>		0x520</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/R92C_TXPAUSE" data-ref="_M/R92C_TXPAUSE">R92C_TXPAUSE</dfn>			0x522</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/R92C_DIS_TXREQ_CLR" data-ref="_M/R92C_DIS_TXREQ_CLR">R92C_DIS_TXREQ_CLR</dfn>		0x523</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/R92C_RD_CTRL" data-ref="_M/R92C_RD_CTRL">R92C_RD_CTRL</dfn>			0x524</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/R92C_TBTT_PROHIBIT" data-ref="_M/R92C_TBTT_PROHIBIT">R92C_TBTT_PROHIBIT</dfn>		0x540</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/R92C_RD_NAV_NXT" data-ref="_M/R92C_RD_NAV_NXT">R92C_RD_NAV_NXT</dfn>			0x544</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/R92C_NAV_PROT_LEN" data-ref="_M/R92C_NAV_PROT_LEN">R92C_NAV_PROT_LEN</dfn>		0x546</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/R92C_BCN_CTRL" data-ref="_M/R92C_BCN_CTRL">R92C_BCN_CTRL</dfn>			0x550</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/R92C_BCN_CTRL1" data-ref="_M/R92C_BCN_CTRL1">R92C_BCN_CTRL1</dfn>			0x551</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/R92C_MBID_NUM" data-ref="_M/R92C_MBID_NUM">R92C_MBID_NUM</dfn>			0x552</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/R92C_DUAL_TSF_RST" data-ref="_M/R92C_DUAL_TSF_RST">R92C_DUAL_TSF_RST</dfn>		0x553</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/R92C_BCN_INTERVAL" data-ref="_M/R92C_BCN_INTERVAL">R92C_BCN_INTERVAL</dfn>		0x554</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/R92C_DRVERLYINT" data-ref="_M/R92C_DRVERLYINT">R92C_DRVERLYINT</dfn>			0x558</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/R92C_BCNDMATIM" data-ref="_M/R92C_BCNDMATIM">R92C_BCNDMATIM</dfn>			0x559</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/R92C_ATIMWND" data-ref="_M/R92C_ATIMWND">R92C_ATIMWND</dfn>			0x55a</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/R92C_USTIME_TSF" data-ref="_M/R92C_USTIME_TSF">R92C_USTIME_TSF</dfn>			0x55c</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/R92C_BCN_MAX_ERR" data-ref="_M/R92C_BCN_MAX_ERR">R92C_BCN_MAX_ERR</dfn>		0x55d</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/R92C_RXTSF_OFFSET_CCK" data-ref="_M/R92C_RXTSF_OFFSET_CCK">R92C_RXTSF_OFFSET_CCK</dfn>		0x55e</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/R92C_RXTSF_OFFSET_OFDM" data-ref="_M/R92C_RXTSF_OFFSET_OFDM">R92C_RXTSF_OFFSET_OFDM</dfn>		0x55f</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/R92C_TSFTR" data-ref="_M/R92C_TSFTR">R92C_TSFTR</dfn>			0x560</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/R92C_INIT_TSFTR" data-ref="_M/R92C_INIT_TSFTR">R92C_INIT_TSFTR</dfn>			0x564</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/R92C_PSTIMER" data-ref="_M/R92C_PSTIMER">R92C_PSTIMER</dfn>			0x580</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/R92C_TIMER0" data-ref="_M/R92C_TIMER0">R92C_TIMER0</dfn>			0x584</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/R92C_TIMER1" data-ref="_M/R92C_TIMER1">R92C_TIMER1</dfn>			0x588</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/R92C_ACMHWCTRL" data-ref="_M/R92C_ACMHWCTRL">R92C_ACMHWCTRL</dfn>			0x5c0</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/R92C_ACMRSTCTRL" data-ref="_M/R92C_ACMRSTCTRL">R92C_ACMRSTCTRL</dfn>			0x5c1</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/R92C_ACMAVG" data-ref="_M/R92C_ACMAVG">R92C_ACMAVG</dfn>			0x5c2</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/R92C_VO_ADMTIME" data-ref="_M/R92C_VO_ADMTIME">R92C_VO_ADMTIME</dfn>			0x5c4</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/R92C_VI_ADMTIME" data-ref="_M/R92C_VI_ADMTIME">R92C_VI_ADMTIME</dfn>			0x5c6</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/R92C_BE_ADMTIME" data-ref="_M/R92C_BE_ADMTIME">R92C_BE_ADMTIME</dfn>			0x5c8</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/R92C_EDCA_RANDOM_GEN" data-ref="_M/R92C_EDCA_RANDOM_GEN">R92C_EDCA_RANDOM_GEN</dfn>		0x5cc</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/R92C_SCH_TXCMD" data-ref="_M/R92C_SCH_TXCMD">R92C_SCH_TXCMD</dfn>			0x5d0</u></td></tr>
<tr><th id="225">225</th><td><i>/* WMAC Configuration. */</i></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/R92C_APSD_CTRL" data-ref="_M/R92C_APSD_CTRL">R92C_APSD_CTRL</dfn>			0x600</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/R92C_BWOPMODE" data-ref="_M/R92C_BWOPMODE">R92C_BWOPMODE</dfn>			0x603</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/R92C_TCR" data-ref="_M/R92C_TCR">R92C_TCR</dfn>			0x604</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/R92C_RCR" data-ref="_M/R92C_RCR">R92C_RCR</dfn>			0x608</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/R92C_RX_PKT_LIMIT" data-ref="_M/R92C_RX_PKT_LIMIT">R92C_RX_PKT_LIMIT</dfn>		0x60c</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/R92C_RX_DLK_TIME" data-ref="_M/R92C_RX_DLK_TIME">R92C_RX_DLK_TIME</dfn>		0x60d</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/R92C_RX_DRVINFO_SZ" data-ref="_M/R92C_RX_DRVINFO_SZ">R92C_RX_DRVINFO_SZ</dfn>		0x60f</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/R92C_MACID" data-ref="_M/R92C_MACID">R92C_MACID</dfn>			0x610</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/R92C_BSSID" data-ref="_M/R92C_BSSID">R92C_BSSID</dfn>			0x618</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/R92C_MAR" data-ref="_M/R92C_MAR">R92C_MAR</dfn>			0x620</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/R92C_MBIDCAMCFG" data-ref="_M/R92C_MBIDCAMCFG">R92C_MBIDCAMCFG</dfn>			0x628</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/R92C_USTIME_EDCA" data-ref="_M/R92C_USTIME_EDCA">R92C_USTIME_EDCA</dfn>		0x638</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/R92C_MAC_SPEC_SIFS" data-ref="_M/R92C_MAC_SPEC_SIFS">R92C_MAC_SPEC_SIFS</dfn>		0x63a</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/R92C_R2T_SIFS" data-ref="_M/R92C_R2T_SIFS">R92C_R2T_SIFS</dfn>			0x63c</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/R92C_T2T_SIFS" data-ref="_M/R92C_T2T_SIFS">R92C_T2T_SIFS</dfn>			0x63e</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/R92C_ACKTO" data-ref="_M/R92C_ACKTO">R92C_ACKTO</dfn>			0x640</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/R92C_CTS2TO" data-ref="_M/R92C_CTS2TO">R92C_CTS2TO</dfn>			0x641</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/R92C_EIFS" data-ref="_M/R92C_EIFS">R92C_EIFS</dfn>			0x642</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/R92C_NAV_CTRL" data-ref="_M/R92C_NAV_CTRL">R92C_NAV_CTRL</dfn>			0x650</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/R92C_BACAMCMD" data-ref="_M/R92C_BACAMCMD">R92C_BACAMCMD</dfn>			0x654</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/R92C_BACAMCONTENT" data-ref="_M/R92C_BACAMCONTENT">R92C_BACAMCONTENT</dfn>		0x658</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/R92C_LBDLY" data-ref="_M/R92C_LBDLY">R92C_LBDLY</dfn>			0x660</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/R92C_FWDLY" data-ref="_M/R92C_FWDLY">R92C_FWDLY</dfn>			0x661</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/R92C_RXERR_RPT" data-ref="_M/R92C_RXERR_RPT">R92C_RXERR_RPT</dfn>			0x664</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/R92C_WMAC_TRXPTCL_CTL" data-ref="_M/R92C_WMAC_TRXPTCL_CTL">R92C_WMAC_TRXPTCL_CTL</dfn>		0x668</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/R92C_CAMCMD" data-ref="_M/R92C_CAMCMD">R92C_CAMCMD</dfn>			0x670</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/R92C_CAMWRITE" data-ref="_M/R92C_CAMWRITE">R92C_CAMWRITE</dfn>			0x674</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/R92C_CAMREAD" data-ref="_M/R92C_CAMREAD">R92C_CAMREAD</dfn>			0x678</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/R92C_CAMDBG" data-ref="_M/R92C_CAMDBG">R92C_CAMDBG</dfn>			0x67c</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/R92C_SECCFG" data-ref="_M/R92C_SECCFG">R92C_SECCFG</dfn>			0x680</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/R92C_WOW_CTRL" data-ref="_M/R92C_WOW_CTRL">R92C_WOW_CTRL</dfn>			0x690</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/R92C_PSSTATUS" data-ref="_M/R92C_PSSTATUS">R92C_PSSTATUS</dfn>			0x691</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/R92C_PS_RX_INFO" data-ref="_M/R92C_PS_RX_INFO">R92C_PS_RX_INFO</dfn>			0x692</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/R92C_LPNAV_CTRL" data-ref="_M/R92C_LPNAV_CTRL">R92C_LPNAV_CTRL</dfn>			0x694</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/R92C_WKFMCAM_CMD" data-ref="_M/R92C_WKFMCAM_CMD">R92C_WKFMCAM_CMD</dfn>		0x698</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/R92C_WKFMCAM_RWD" data-ref="_M/R92C_WKFMCAM_RWD">R92C_WKFMCAM_RWD</dfn>		0x69c</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/R92C_RXFLTMAP0" data-ref="_M/R92C_RXFLTMAP0">R92C_RXFLTMAP0</dfn>			0x6a0</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/R92C_RXFLTMAP1" data-ref="_M/R92C_RXFLTMAP1">R92C_RXFLTMAP1</dfn>			0x6a2</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/R92C_RXFLTMAP2" data-ref="_M/R92C_RXFLTMAP2">R92C_RXFLTMAP2</dfn>			0x6a4</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/R92C_BCN_PSR_RPT" data-ref="_M/R92C_BCN_PSR_RPT">R92C_BCN_PSR_RPT</dfn>		0x6a8</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/R92C_CALB32K_CTRL" data-ref="_M/R92C_CALB32K_CTRL">R92C_CALB32K_CTRL</dfn>		0x6ac</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/R92C_PKT_MON_CTRL" data-ref="_M/R92C_PKT_MON_CTRL">R92C_PKT_MON_CTRL</dfn>		0x6b4</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/R92C_BT_COEX_TABLE" data-ref="_M/R92C_BT_COEX_TABLE">R92C_BT_COEX_TABLE</dfn>		0x6c0</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/R92C_WMAC_RESP_TXINFO" data-ref="_M/R92C_WMAC_RESP_TXINFO">R92C_WMAC_RESP_TXINFO</dfn>		0x6d8</u></td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td><i>/* Bits for R92C_SYS_ISO_CTRL. */</i></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_ISO_CTRL_MD2PP" data-ref="_M/R92C_SYS_ISO_CTRL_MD2PP">R92C_SYS_ISO_CTRL_MD2PP</dfn>		0x0001</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_ISO_CTRL_UA2USB" data-ref="_M/R92C_SYS_ISO_CTRL_UA2USB">R92C_SYS_ISO_CTRL_UA2USB</dfn>	0x0002</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_ISO_CTRL_UD2CORE" data-ref="_M/R92C_SYS_ISO_CTRL_UD2CORE">R92C_SYS_ISO_CTRL_UD2CORE</dfn>	0x0004</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_ISO_CTRL_PA2PCIE" data-ref="_M/R92C_SYS_ISO_CTRL_PA2PCIE">R92C_SYS_ISO_CTRL_PA2PCIE</dfn>	0x0008</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_ISO_CTRL_PD2CORE" data-ref="_M/R92C_SYS_ISO_CTRL_PD2CORE">R92C_SYS_ISO_CTRL_PD2CORE</dfn>	0x0010</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_ISO_CTRL_IP2MAC" data-ref="_M/R92C_SYS_ISO_CTRL_IP2MAC">R92C_SYS_ISO_CTRL_IP2MAC</dfn>	0x0020</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_ISO_CTRL_DIOP" data-ref="_M/R92C_SYS_ISO_CTRL_DIOP">R92C_SYS_ISO_CTRL_DIOP</dfn>		0x0040</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_ISO_CTRL_DIOE" data-ref="_M/R92C_SYS_ISO_CTRL_DIOE">R92C_SYS_ISO_CTRL_DIOE</dfn>		0x0080</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_ISO_CTRL_EB2CORE" data-ref="_M/R92C_SYS_ISO_CTRL_EB2CORE">R92C_SYS_ISO_CTRL_EB2CORE</dfn>	0x0100</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_ISO_CTRL_DIOR" data-ref="_M/R92C_SYS_ISO_CTRL_DIOR">R92C_SYS_ISO_CTRL_DIOR</dfn>		0x0200</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_ISO_CTRL_PWC_EV25V" data-ref="_M/R92C_SYS_ISO_CTRL_PWC_EV25V">R92C_SYS_ISO_CTRL_PWC_EV25V</dfn>	0x4000</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_ISO_CTRL_PWC_EV12V" data-ref="_M/R92C_SYS_ISO_CTRL_PWC_EV12V">R92C_SYS_ISO_CTRL_PWC_EV12V</dfn>	0x8000</u></td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td><i>/* Bits for R92C_SYS_FUNC_EN. */</i></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_FUNC_EN_BBRSTB" data-ref="_M/R92C_SYS_FUNC_EN_BBRSTB">R92C_SYS_FUNC_EN_BBRSTB</dfn>		0x0001</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_FUNC_EN_BB_GLB_RST" data-ref="_M/R92C_SYS_FUNC_EN_BB_GLB_RST">R92C_SYS_FUNC_EN_BB_GLB_RST</dfn>	0x0002</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_FUNC_EN_USBA" data-ref="_M/R92C_SYS_FUNC_EN_USBA">R92C_SYS_FUNC_EN_USBA</dfn>		0x0004</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_FUNC_EN_UPLL" data-ref="_M/R92C_SYS_FUNC_EN_UPLL">R92C_SYS_FUNC_EN_UPLL</dfn>		0x0008</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_FUNC_EN_USBD" data-ref="_M/R92C_SYS_FUNC_EN_USBD">R92C_SYS_FUNC_EN_USBD</dfn>		0x0010</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_FUNC_EN_DIO_PCIE" data-ref="_M/R92C_SYS_FUNC_EN_DIO_PCIE">R92C_SYS_FUNC_EN_DIO_PCIE</dfn>	0x0020</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_FUNC_EN_PCIEA" data-ref="_M/R92C_SYS_FUNC_EN_PCIEA">R92C_SYS_FUNC_EN_PCIEA</dfn>		0x0040</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_FUNC_EN_PPLL" data-ref="_M/R92C_SYS_FUNC_EN_PPLL">R92C_SYS_FUNC_EN_PPLL</dfn>		0x0080</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_FUNC_EN_PCIED" data-ref="_M/R92C_SYS_FUNC_EN_PCIED">R92C_SYS_FUNC_EN_PCIED</dfn>		0x0100</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_FUNC_EN_DIOE" data-ref="_M/R92C_SYS_FUNC_EN_DIOE">R92C_SYS_FUNC_EN_DIOE</dfn>		0x0200</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_FUNC_EN_CPUEN" data-ref="_M/R92C_SYS_FUNC_EN_CPUEN">R92C_SYS_FUNC_EN_CPUEN</dfn>		0x0400</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_FUNC_EN_DCORE" data-ref="_M/R92C_SYS_FUNC_EN_DCORE">R92C_SYS_FUNC_EN_DCORE</dfn>		0x0800</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_FUNC_EN_ELDR" data-ref="_M/R92C_SYS_FUNC_EN_ELDR">R92C_SYS_FUNC_EN_ELDR</dfn>		0x1000</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_FUNC_EN_DIO_RF" data-ref="_M/R92C_SYS_FUNC_EN_DIO_RF">R92C_SYS_FUNC_EN_DIO_RF</dfn>		0x2000</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_FUNC_EN_HWPDN" data-ref="_M/R92C_SYS_FUNC_EN_HWPDN">R92C_SYS_FUNC_EN_HWPDN</dfn>		0x4000</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_FUNC_EN_MREGEN" data-ref="_M/R92C_SYS_FUNC_EN_MREGEN">R92C_SYS_FUNC_EN_MREGEN</dfn>		0x8000</u></td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><i>/* Bits for R92C_APS_FSMCO. */</i></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/R92C_APS_FSMCO_PFM_LDALL" data-ref="_M/R92C_APS_FSMCO_PFM_LDALL">R92C_APS_FSMCO_PFM_LDALL</dfn>	0x00000001</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/R92C_APS_FSMCO_PFM_ALDN" data-ref="_M/R92C_APS_FSMCO_PFM_ALDN">R92C_APS_FSMCO_PFM_ALDN</dfn>		0x00000002</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/R92C_APS_FSMCO_PFM_LDKP" data-ref="_M/R92C_APS_FSMCO_PFM_LDKP">R92C_APS_FSMCO_PFM_LDKP</dfn>		0x00000004</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/R92C_APS_FSMCO_PFM_WOWL" data-ref="_M/R92C_APS_FSMCO_PFM_WOWL">R92C_APS_FSMCO_PFM_WOWL</dfn>		0x00000008</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/R92C_APS_FSMCO_PDN_EN" data-ref="_M/R92C_APS_FSMCO_PDN_EN">R92C_APS_FSMCO_PDN_EN</dfn>		0x00000010</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/R92C_APS_FSMCO_PDN_PL" data-ref="_M/R92C_APS_FSMCO_PDN_PL">R92C_APS_FSMCO_PDN_PL</dfn>		0x00000020</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/R92C_APS_FSMCO_APFM_ONMAC" data-ref="_M/R92C_APS_FSMCO_APFM_ONMAC">R92C_APS_FSMCO_APFM_ONMAC</dfn>	0x00000100</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/R92C_APS_FSMCO_APFM_OFF" data-ref="_M/R92C_APS_FSMCO_APFM_OFF">R92C_APS_FSMCO_APFM_OFF</dfn>		0x00000200</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/R92C_APS_FSMCO_APFM_RSM" data-ref="_M/R92C_APS_FSMCO_APFM_RSM">R92C_APS_FSMCO_APFM_RSM</dfn>		0x00000400</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/R92C_APS_FSMCO_AFSM_HSUS" data-ref="_M/R92C_APS_FSMCO_AFSM_HSUS">R92C_APS_FSMCO_AFSM_HSUS</dfn>	0x00000800</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/R92C_APS_FSMCO_AFSM_PCIE" data-ref="_M/R92C_APS_FSMCO_AFSM_PCIE">R92C_APS_FSMCO_AFSM_PCIE</dfn>	0x00001000</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/R92C_APS_FSMCO_APDM_MAC" data-ref="_M/R92C_APS_FSMCO_APDM_MAC">R92C_APS_FSMCO_APDM_MAC</dfn>		0x00002000</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/R92C_APS_FSMCO_APDM_HOST" data-ref="_M/R92C_APS_FSMCO_APDM_HOST">R92C_APS_FSMCO_APDM_HOST</dfn>	0x00004000</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/R92C_APS_FSMCO_APDM_HPDN" data-ref="_M/R92C_APS_FSMCO_APDM_HPDN">R92C_APS_FSMCO_APDM_HPDN</dfn>	0x00008000</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/R92C_APS_FSMCO_RDY_MACON" data-ref="_M/R92C_APS_FSMCO_RDY_MACON">R92C_APS_FSMCO_RDY_MACON</dfn>	0x00010000</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/R92C_APS_FSMCO_SUS_HOST" data-ref="_M/R92C_APS_FSMCO_SUS_HOST">R92C_APS_FSMCO_SUS_HOST</dfn>		0x00020000</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/R92C_APS_FSMCO_ROP_ALD" data-ref="_M/R92C_APS_FSMCO_ROP_ALD">R92C_APS_FSMCO_ROP_ALD</dfn>		0x00100000</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/R92C_APS_FSMCO_ROP_PWR" data-ref="_M/R92C_APS_FSMCO_ROP_PWR">R92C_APS_FSMCO_ROP_PWR</dfn>		0x00200000</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/R92C_APS_FSMCO_ROP_SPS" data-ref="_M/R92C_APS_FSMCO_ROP_SPS">R92C_APS_FSMCO_ROP_SPS</dfn>		0x00400000</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/R92C_APS_FSMCO_SOP_MRST" data-ref="_M/R92C_APS_FSMCO_SOP_MRST">R92C_APS_FSMCO_SOP_MRST</dfn>		0x02000000</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/R92C_APS_FSMCO_SOP_FUSE" data-ref="_M/R92C_APS_FSMCO_SOP_FUSE">R92C_APS_FSMCO_SOP_FUSE</dfn>		0x04000000</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/R92C_APS_FSMCO_SOP_ABG" data-ref="_M/R92C_APS_FSMCO_SOP_ABG">R92C_APS_FSMCO_SOP_ABG</dfn>		0x08000000</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/R92C_APS_FSMCO_SOP_AMB" data-ref="_M/R92C_APS_FSMCO_SOP_AMB">R92C_APS_FSMCO_SOP_AMB</dfn>		0x10000000</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/R92C_APS_FSMCO_SOP_RCK" data-ref="_M/R92C_APS_FSMCO_SOP_RCK">R92C_APS_FSMCO_SOP_RCK</dfn>		0x20000000</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/R92C_APS_FSMCO_SOP_A8M" data-ref="_M/R92C_APS_FSMCO_SOP_A8M">R92C_APS_FSMCO_SOP_A8M</dfn>		0x40000000</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/R92C_APS_FSMCO_XOP_BTCK" data-ref="_M/R92C_APS_FSMCO_XOP_BTCK">R92C_APS_FSMCO_XOP_BTCK</dfn>		0x80000000</u></td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><i>/* Bits for R92C_SYS_CLKR. */</i></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CLKR_ANAD16V_EN" data-ref="_M/R92C_SYS_CLKR_ANAD16V_EN">R92C_SYS_CLKR_ANAD16V_EN</dfn>	0x00000001</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CLKR_ANA8M" data-ref="_M/R92C_SYS_CLKR_ANA8M">R92C_SYS_CLKR_ANA8M</dfn>		0x00000002</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CLKR_MACSLP" data-ref="_M/R92C_SYS_CLKR_MACSLP">R92C_SYS_CLKR_MACSLP</dfn>		0x00000010</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CLKR_LOADER_EN" data-ref="_M/R92C_SYS_CLKR_LOADER_EN">R92C_SYS_CLKR_LOADER_EN</dfn>		0x00000020</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CLKR_80M_SSC_DIS" data-ref="_M/R92C_SYS_CLKR_80M_SSC_DIS">R92C_SYS_CLKR_80M_SSC_DIS</dfn>	0x00000080</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CLKR_80M_SSC_EN_HO" data-ref="_M/R92C_SYS_CLKR_80M_SSC_EN_HO">R92C_SYS_CLKR_80M_SSC_EN_HO</dfn>	0x00000100</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CLKR_PHY_SSC_RSTB" data-ref="_M/R92C_SYS_CLKR_PHY_SSC_RSTB">R92C_SYS_CLKR_PHY_SSC_RSTB</dfn>	0x00000200</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CLKR_SEC_EN" data-ref="_M/R92C_SYS_CLKR_SEC_EN">R92C_SYS_CLKR_SEC_EN</dfn>		0x00000400</u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CLKR_MAC_EN" data-ref="_M/R92C_SYS_CLKR_MAC_EN">R92C_SYS_CLKR_MAC_EN</dfn>		0x00000800</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CLKR_SYS_EN" data-ref="_M/R92C_SYS_CLKR_SYS_EN">R92C_SYS_CLKR_SYS_EN</dfn>		0x00001000</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CLKR_RING_EN" data-ref="_M/R92C_SYS_CLKR_RING_EN">R92C_SYS_CLKR_RING_EN</dfn>		0x00002000</u></td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td><i>/* Bits for R92C_RSV_CTRL. */</i></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/R92C_RSV_CTRL_WLOCK_ALL" data-ref="_M/R92C_RSV_CTRL_WLOCK_ALL">R92C_RSV_CTRL_WLOCK_ALL</dfn>		0x01</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/R92C_RSV_CTRL_WLOCK_00" data-ref="_M/R92C_RSV_CTRL_WLOCK_00">R92C_RSV_CTRL_WLOCK_00</dfn>		0x02</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/R92C_RSV_CTRL_WLOCK_04" data-ref="_M/R92C_RSV_CTRL_WLOCK_04">R92C_RSV_CTRL_WLOCK_04</dfn>		0x04</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/R92C_RSV_CTRL_WLOCK_08" data-ref="_M/R92C_RSV_CTRL_WLOCK_08">R92C_RSV_CTRL_WLOCK_08</dfn>		0x08</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/R92C_RSV_CTRL_WLOCK_40" data-ref="_M/R92C_RSV_CTRL_WLOCK_40">R92C_RSV_CTRL_WLOCK_40</dfn>		0x10</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/R92C_RSV_CTRL_R_DIS_PRST_0" data-ref="_M/R92C_RSV_CTRL_R_DIS_PRST_0">R92C_RSV_CTRL_R_DIS_PRST_0</dfn>	0x20</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/R92C_RSV_CTRL_R_DIS_PRST_1" data-ref="_M/R92C_RSV_CTRL_R_DIS_PRST_1">R92C_RSV_CTRL_R_DIS_PRST_1</dfn>	0x40</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/R92C_RSV_CTRL_LOCK_ALL_EN" data-ref="_M/R92C_RSV_CTRL_LOCK_ALL_EN">R92C_RSV_CTRL_LOCK_ALL_EN</dfn>	0x80</u></td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td><i>/* Bits for R92C_RF_CTRL. */</i></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_CTRL_EN" data-ref="_M/R92C_RF_CTRL_EN">R92C_RF_CTRL_EN</dfn>		0x01</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_CTRL_RSTB" data-ref="_M/R92C_RF_CTRL_RSTB">R92C_RF_CTRL_RSTB</dfn>	0x02</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_CTRL_SDMRSTB" data-ref="_M/R92C_RF_CTRL_SDMRSTB">R92C_RF_CTRL_SDMRSTB</dfn>	0x04</u></td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td><i>/* Bits for R92C_LDOV12D_CTRL. */</i></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/R92C_LDOV12D_CTRL_LDV12_EN" data-ref="_M/R92C_LDOV12D_CTRL_LDV12_EN">R92C_LDOV12D_CTRL_LDV12_EN</dfn>	0x01</u></td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td><i>/* Bits for R92C_AFE_XTAL_CTRL. */</i></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/R92C_AFE_XTAL_CTRL_ADDR_M" data-ref="_M/R92C_AFE_XTAL_CTRL_ADDR_M">R92C_AFE_XTAL_CTRL_ADDR_M</dfn>	0x007ff800</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/R92C_AFE_XTAL_CTRL_ADDR_S" data-ref="_M/R92C_AFE_XTAL_CTRL_ADDR_S">R92C_AFE_XTAL_CTRL_ADDR_S</dfn>	11</u></td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td><i>/* Bits for R92C_EFUSE_CTRL. */</i></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/R92C_EFUSE_CTRL_DATA_M" data-ref="_M/R92C_EFUSE_CTRL_DATA_M">R92C_EFUSE_CTRL_DATA_M</dfn>	0x000000ff</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/R92C_EFUSE_CTRL_DATA_S" data-ref="_M/R92C_EFUSE_CTRL_DATA_S">R92C_EFUSE_CTRL_DATA_S</dfn>	0</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/R92C_EFUSE_CTRL_ADDR_M" data-ref="_M/R92C_EFUSE_CTRL_ADDR_M">R92C_EFUSE_CTRL_ADDR_M</dfn>	0x0003ff00</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/R92C_EFUSE_CTRL_ADDR_S" data-ref="_M/R92C_EFUSE_CTRL_ADDR_S">R92C_EFUSE_CTRL_ADDR_S</dfn>	8</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/R92C_EFUSE_CTRL_VALID" data-ref="_M/R92C_EFUSE_CTRL_VALID">R92C_EFUSE_CTRL_VALID</dfn>	0x80000000</u></td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td><i>/* Bits for R92C_GPIO_MUXCFG. */</i></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/R92C_GPIO_MUXCFG_RFKILL" data-ref="_M/R92C_GPIO_MUXCFG_RFKILL">R92C_GPIO_MUXCFG_RFKILL</dfn>	0x0008</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/R92C_GPIO_MUXCFG_ENBT" data-ref="_M/R92C_GPIO_MUXCFG_ENBT">R92C_GPIO_MUXCFG_ENBT</dfn>	0x0020</u></td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td><i>/* Bits for R92C_GPIO_IO_SEL. */</i></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/R92C_GPIO_IO_SEL_RFKILL" data-ref="_M/R92C_GPIO_IO_SEL_RFKILL">R92C_GPIO_IO_SEL_RFKILL</dfn>	0x0008</u></td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td><i>/* Bits for R92C_LEDCFG0. */</i></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/R92C_LEDCFG0_DIS" data-ref="_M/R92C_LEDCFG0_DIS">R92C_LEDCFG0_DIS</dfn>	0x08</u></td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td><i>/* Bits for R92C_LEDCFG2. */</i></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/R92C_LEDCFG2_EN" data-ref="_M/R92C_LEDCFG2_EN">R92C_LEDCFG2_EN</dfn>		0x60</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/R92C_LEDCFG2_DIS" data-ref="_M/R92C_LEDCFG2_DIS">R92C_LEDCFG2_DIS</dfn>	0x68</u></td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td><i>/* Bits for R92C_MCUFWDL. */</i></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/R92C_MCUFWDL_EN" data-ref="_M/R92C_MCUFWDL_EN">R92C_MCUFWDL_EN</dfn>			0x00000001</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/R92C_MCUFWDL_RDY" data-ref="_M/R92C_MCUFWDL_RDY">R92C_MCUFWDL_RDY</dfn>		0x00000002</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/R92C_MCUFWDL_CHKSUM_RPT" data-ref="_M/R92C_MCUFWDL_CHKSUM_RPT">R92C_MCUFWDL_CHKSUM_RPT</dfn>		0x00000004</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/R92C_MCUFWDL_MACINI_RDY" data-ref="_M/R92C_MCUFWDL_MACINI_RDY">R92C_MCUFWDL_MACINI_RDY</dfn>		0x00000008</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/R92C_MCUFWDL_BBINI_RDY" data-ref="_M/R92C_MCUFWDL_BBINI_RDY">R92C_MCUFWDL_BBINI_RDY</dfn>		0x00000010</u></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/R92C_MCUFWDL_RFINI_RDY" data-ref="_M/R92C_MCUFWDL_RFINI_RDY">R92C_MCUFWDL_RFINI_RDY</dfn>		0x00000020</u></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/R92C_MCUFWDL_WINTINI_RDY" data-ref="_M/R92C_MCUFWDL_WINTINI_RDY">R92C_MCUFWDL_WINTINI_RDY</dfn>	0x00000040</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/R92C_MCUFWDL_RAM_DL_SEL" data-ref="_M/R92C_MCUFWDL_RAM_DL_SEL">R92C_MCUFWDL_RAM_DL_SEL</dfn>		0x00000080 /* 1: RAM, 0: ROM */</u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/R92C_MCUFWDL_PAGE_M" data-ref="_M/R92C_MCUFWDL_PAGE_M">R92C_MCUFWDL_PAGE_M</dfn>		0x00070000</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/R92C_MCUFWDL_PAGE_S" data-ref="_M/R92C_MCUFWDL_PAGE_S">R92C_MCUFWDL_PAGE_S</dfn>		16</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/R92C_MCUFWDL_CPRST" data-ref="_M/R92C_MCUFWDL_CPRST">R92C_MCUFWDL_CPRST</dfn>		0x00800000</u></td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td><i>/* Bits for R88E_HIMR. */</i></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/R88E_HIMR_CPWM" data-ref="_M/R88E_HIMR_CPWM">R88E_HIMR_CPWM</dfn>			0x00000100</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/R88E_HIMR_CPWM2" data-ref="_M/R88E_HIMR_CPWM2">R88E_HIMR_CPWM2</dfn>			0x00000200</u></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/R88E_HIMR_TBDER" data-ref="_M/R88E_HIMR_TBDER">R88E_HIMR_TBDER</dfn>			0x04000000</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/R88E_HIMR_PSTIMEOUT" data-ref="_M/R88E_HIMR_PSTIMEOUT">R88E_HIMR_PSTIMEOUT</dfn>		0x20000000</u></td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td><i>/* Bits for R88E_HIMRE.*/</i></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/R88E_HIMRE_RXFOVW" data-ref="_M/R88E_HIMRE_RXFOVW">R88E_HIMRE_RXFOVW</dfn>		0x00000100</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/R88E_HIMRE_TXFOVW" data-ref="_M/R88E_HIMRE_TXFOVW">R88E_HIMRE_TXFOVW</dfn>		0x00000200</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/R88E_HIMRE_RXERR" data-ref="_M/R88E_HIMRE_RXERR">R88E_HIMRE_RXERR</dfn>		0x00000400</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/R88E_HIMRE_TXERR" data-ref="_M/R88E_HIMRE_TXERR">R88E_HIMRE_TXERR</dfn>		0x00000800</u></td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td><i>/* Bits for R92C_EFUSE_ACCESS. */</i></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/R92C_EFUSE_ACCESS_OFF" data-ref="_M/R92C_EFUSE_ACCESS_OFF">R92C_EFUSE_ACCESS_OFF</dfn>		0x00</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/R92C_EFUSE_ACCESS_ON" data-ref="_M/R92C_EFUSE_ACCESS_ON">R92C_EFUSE_ACCESS_ON</dfn>		0x69</u></td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td><i>/* Bits for R92C_HPON_FSM. */</i></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/R92C_HPON_FSM_CHIP_BONDING_ID_S" data-ref="_M/R92C_HPON_FSM_CHIP_BONDING_ID_S">R92C_HPON_FSM_CHIP_BONDING_ID_S</dfn>		22</u></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/R92C_HPON_FSM_CHIP_BONDING_ID_M" data-ref="_M/R92C_HPON_FSM_CHIP_BONDING_ID_M">R92C_HPON_FSM_CHIP_BONDING_ID_M</dfn>		0x00c00000</u></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/R92C_HPON_FSM_CHIP_BONDING_ID_92C_1T2R" data-ref="_M/R92C_HPON_FSM_CHIP_BONDING_ID_92C_1T2R">R92C_HPON_FSM_CHIP_BONDING_ID_92C_1T2R</dfn>	1</u></td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td><i>/* Bits for R92C_SYS_CFG. */</i></td></tr>
<tr><th id="422">422</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CFG_XCLK_VLD" data-ref="_M/R92C_SYS_CFG_XCLK_VLD">R92C_SYS_CFG_XCLK_VLD</dfn>		0x00000001</u></td></tr>
<tr><th id="423">423</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CFG_ACLK_VLD" data-ref="_M/R92C_SYS_CFG_ACLK_VLD">R92C_SYS_CFG_ACLK_VLD</dfn>		0x00000002</u></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CFG_UCLK_VLD" data-ref="_M/R92C_SYS_CFG_UCLK_VLD">R92C_SYS_CFG_UCLK_VLD</dfn>		0x00000004</u></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CFG_PCLK_VLD" data-ref="_M/R92C_SYS_CFG_PCLK_VLD">R92C_SYS_CFG_PCLK_VLD</dfn>		0x00000008</u></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CFG_PCIRSTB" data-ref="_M/R92C_SYS_CFG_PCIRSTB">R92C_SYS_CFG_PCIRSTB</dfn>		0x00000010</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CFG_V15_VLD" data-ref="_M/R92C_SYS_CFG_V15_VLD">R92C_SYS_CFG_V15_VLD</dfn>		0x00000020</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CFG_TRP_B15V_EN" data-ref="_M/R92C_SYS_CFG_TRP_B15V_EN">R92C_SYS_CFG_TRP_B15V_EN</dfn>	0x00000080</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CFG_SIC_IDLE" data-ref="_M/R92C_SYS_CFG_SIC_IDLE">R92C_SYS_CFG_SIC_IDLE</dfn>		0x00000100</u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CFG_BD_MAC2" data-ref="_M/R92C_SYS_CFG_BD_MAC2">R92C_SYS_CFG_BD_MAC2</dfn>		0x00000200</u></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CFG_BD_MAC1" data-ref="_M/R92C_SYS_CFG_BD_MAC1">R92C_SYS_CFG_BD_MAC1</dfn>		0x00000400</u></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CFG_IC_MACPHY_MODE" data-ref="_M/R92C_SYS_CFG_IC_MACPHY_MODE">R92C_SYS_CFG_IC_MACPHY_MODE</dfn>	0x00000800</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CFG_CHIP_VER_RTL_M" data-ref="_M/R92C_SYS_CFG_CHIP_VER_RTL_M">R92C_SYS_CFG_CHIP_VER_RTL_M</dfn>	0x0000f000</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CFG_CHIP_VER_RTL_S" data-ref="_M/R92C_SYS_CFG_CHIP_VER_RTL_S">R92C_SYS_CFG_CHIP_VER_RTL_S</dfn>	12</u></td></tr>
<tr><th id="435">435</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CFG_BT_FUNC" data-ref="_M/R92C_SYS_CFG_BT_FUNC">R92C_SYS_CFG_BT_FUNC</dfn>		0x00010000</u></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CFG_VENDOR_UMC" data-ref="_M/R92C_SYS_CFG_VENDOR_UMC">R92C_SYS_CFG_VENDOR_UMC</dfn>		0x00080000</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CFG_PAD_HWPD_IDN" data-ref="_M/R92C_SYS_CFG_PAD_HWPD_IDN">R92C_SYS_CFG_PAD_HWPD_IDN</dfn>	0x00400000</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CFG_TRP_VAUX_EN" data-ref="_M/R92C_SYS_CFG_TRP_VAUX_EN">R92C_SYS_CFG_TRP_VAUX_EN</dfn>	0x00800000</u></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CFG_TRP_BT_EN" data-ref="_M/R92C_SYS_CFG_TRP_BT_EN">R92C_SYS_CFG_TRP_BT_EN</dfn>		0x01000000</u></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CFG_BD_PKG_SEL" data-ref="_M/R92C_SYS_CFG_BD_PKG_SEL">R92C_SYS_CFG_BD_PKG_SEL</dfn>		0x02000000</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CFG_BD_HCI_SEL" data-ref="_M/R92C_SYS_CFG_BD_HCI_SEL">R92C_SYS_CFG_BD_HCI_SEL</dfn>		0x04000000</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/R92C_SYS_CFG_TYPE_92C" data-ref="_M/R92C_SYS_CFG_TYPE_92C">R92C_SYS_CFG_TYPE_92C</dfn>		0x08000000</u></td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td><i>/* Bits for R92C_CR. */</i></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/R92C_CR_HCI_TXDMA_EN" data-ref="_M/R92C_CR_HCI_TXDMA_EN">R92C_CR_HCI_TXDMA_EN</dfn>	0x00000001</u></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/R92C_CR_HCI_RXDMA_EN" data-ref="_M/R92C_CR_HCI_RXDMA_EN">R92C_CR_HCI_RXDMA_EN</dfn>	0x00000002</u></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/R92C_CR_TXDMA_EN" data-ref="_M/R92C_CR_TXDMA_EN">R92C_CR_TXDMA_EN</dfn>	0x00000004</u></td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/R92C_CR_RXDMA_EN" data-ref="_M/R92C_CR_RXDMA_EN">R92C_CR_RXDMA_EN</dfn>	0x00000008</u></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/R92C_CR_PROTOCOL_EN" data-ref="_M/R92C_CR_PROTOCOL_EN">R92C_CR_PROTOCOL_EN</dfn>	0x00000010</u></td></tr>
<tr><th id="450">450</th><td><u>#define <dfn class="macro" id="_M/R92C_CR_SCHEDULE_EN" data-ref="_M/R92C_CR_SCHEDULE_EN">R92C_CR_SCHEDULE_EN</dfn>	0x00000020</u></td></tr>
<tr><th id="451">451</th><td><u>#define <dfn class="macro" id="_M/R92C_CR_MACTXEN" data-ref="_M/R92C_CR_MACTXEN">R92C_CR_MACTXEN</dfn>		0x00000040</u></td></tr>
<tr><th id="452">452</th><td><u>#define <dfn class="macro" id="_M/R92C_CR_MACRXEN" data-ref="_M/R92C_CR_MACRXEN">R92C_CR_MACRXEN</dfn>		0x00000080</u></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/R92C_CR_ENSEC" data-ref="_M/R92C_CR_ENSEC">R92C_CR_ENSEC</dfn>		0x00000200</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/R92C_CR_CALTMR_EN" data-ref="_M/R92C_CR_CALTMR_EN">R92C_CR_CALTMR_EN</dfn>	0x00000400</u></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/R92C_CR_NETTYPE_S" data-ref="_M/R92C_CR_NETTYPE_S">R92C_CR_NETTYPE_S</dfn>	16</u></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/R92C_CR_NETTYPE_M" data-ref="_M/R92C_CR_NETTYPE_M">R92C_CR_NETTYPE_M</dfn>	0x00030000</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/R92C_CR_NETTYPE_NOLINK" data-ref="_M/R92C_CR_NETTYPE_NOLINK">R92C_CR_NETTYPE_NOLINK</dfn>	0</u></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/R92C_CR_NETTYPE_ADHOC" data-ref="_M/R92C_CR_NETTYPE_ADHOC">R92C_CR_NETTYPE_ADHOC</dfn>	1</u></td></tr>
<tr><th id="459">459</th><td><u>#define <dfn class="macro" id="_M/R92C_CR_NETTYPE_INFRA" data-ref="_M/R92C_CR_NETTYPE_INFRA">R92C_CR_NETTYPE_INFRA</dfn>	2</u></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/R92C_CR_NETTYPE_AP" data-ref="_M/R92C_CR_NETTYPE_AP">R92C_CR_NETTYPE_AP</dfn>	3</u></td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td><i>/* Bits for R92C_MSR. */</i></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/R92C_MSR_NOLINK" data-ref="_M/R92C_MSR_NOLINK">R92C_MSR_NOLINK</dfn>		0x00</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/R92C_MSR_ADHOC" data-ref="_M/R92C_MSR_ADHOC">R92C_MSR_ADHOC</dfn>		0x01</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/R92C_MSR_INFRA" data-ref="_M/R92C_MSR_INFRA">R92C_MSR_INFRA</dfn>		0x02</u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/R92C_MSR_AP" data-ref="_M/R92C_MSR_AP">R92C_MSR_AP</dfn>		0x03</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/R92C_MSR_MASK" data-ref="_M/R92C_MSR_MASK">R92C_MSR_MASK</dfn>		(~R92C_MSR_AP)</u></td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td><i>/* Bits for R92C_PBP. */</i></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/R92C_PBP_PSRX_M" data-ref="_M/R92C_PBP_PSRX_M">R92C_PBP_PSRX_M</dfn>		0x0f</u></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/R92C_PBP_PSRX_S" data-ref="_M/R92C_PBP_PSRX_S">R92C_PBP_PSRX_S</dfn>		0</u></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/R92C_PBP_PSTX_M" data-ref="_M/R92C_PBP_PSTX_M">R92C_PBP_PSTX_M</dfn>		0xf0</u></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/R92C_PBP_PSTX_S" data-ref="_M/R92C_PBP_PSTX_S">R92C_PBP_PSTX_S</dfn>		4</u></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/R92C_PBP_64" data-ref="_M/R92C_PBP_64">R92C_PBP_64</dfn>		0</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/R92C_PBP_128" data-ref="_M/R92C_PBP_128">R92C_PBP_128</dfn>		1</u></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/R92C_PBP_256" data-ref="_M/R92C_PBP_256">R92C_PBP_256</dfn>		2</u></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/R92C_PBP_512" data-ref="_M/R92C_PBP_512">R92C_PBP_512</dfn>		3</u></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/R92C_PBP_1024" data-ref="_M/R92C_PBP_1024">R92C_PBP_1024</dfn>		4</u></td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td><i>/* Bits for R92C_TRXDMA_CTRL. */</i></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/R92C_TRXDMA_CTRL_RXDMA_AGG_EN" data-ref="_M/R92C_TRXDMA_CTRL_RXDMA_AGG_EN">R92C_TRXDMA_CTRL_RXDMA_AGG_EN</dfn>		0x0004</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/R92C_TRXDMA_CTRL_TXDMA_VOQ_MAP_M" data-ref="_M/R92C_TRXDMA_CTRL_TXDMA_VOQ_MAP_M">R92C_TRXDMA_CTRL_TXDMA_VOQ_MAP_M</dfn>	0x0030</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/R92C_TRXDMA_CTRL_TXDMA_VOQ_MAP_S" data-ref="_M/R92C_TRXDMA_CTRL_TXDMA_VOQ_MAP_S">R92C_TRXDMA_CTRL_TXDMA_VOQ_MAP_S</dfn>	4</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/R92C_TRXDMA_CTRL_TXDMA_VIQ_MAP_M" data-ref="_M/R92C_TRXDMA_CTRL_TXDMA_VIQ_MAP_M">R92C_TRXDMA_CTRL_TXDMA_VIQ_MAP_M</dfn>	0x00c0</u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/R92C_TRXDMA_CTRL_TXDMA_VIQ_MAP_S" data-ref="_M/R92C_TRXDMA_CTRL_TXDMA_VIQ_MAP_S">R92C_TRXDMA_CTRL_TXDMA_VIQ_MAP_S</dfn>	6</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/R92C_TRXDMA_CTRL_TXDMA_BEQ_MAP_M" data-ref="_M/R92C_TRXDMA_CTRL_TXDMA_BEQ_MAP_M">R92C_TRXDMA_CTRL_TXDMA_BEQ_MAP_M</dfn>	0x0300</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/R92C_TRXDMA_CTRL_TXDMA_BEQ_MAP_S" data-ref="_M/R92C_TRXDMA_CTRL_TXDMA_BEQ_MAP_S">R92C_TRXDMA_CTRL_TXDMA_BEQ_MAP_S</dfn>	8</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/R92C_TRXDMA_CTRL_TXDMA_BKQ_MAP_M" data-ref="_M/R92C_TRXDMA_CTRL_TXDMA_BKQ_MAP_M">R92C_TRXDMA_CTRL_TXDMA_BKQ_MAP_M</dfn>	0x0c00</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/R92C_TRXDMA_CTRL_TXDMA_BKQ_MAP_S" data-ref="_M/R92C_TRXDMA_CTRL_TXDMA_BKQ_MAP_S">R92C_TRXDMA_CTRL_TXDMA_BKQ_MAP_S</dfn>	10</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/R92C_TRXDMA_CTRL_TXDMA_MGQ_MAP_M" data-ref="_M/R92C_TRXDMA_CTRL_TXDMA_MGQ_MAP_M">R92C_TRXDMA_CTRL_TXDMA_MGQ_MAP_M</dfn>	0x3000</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/R92C_TRXDMA_CTRL_TXDMA_MGQ_MAP_S" data-ref="_M/R92C_TRXDMA_CTRL_TXDMA_MGQ_MAP_S">R92C_TRXDMA_CTRL_TXDMA_MGQ_MAP_S</dfn>	12</u></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/R92C_TRXDMA_CTRL_TXDMA_HIQ_MAP_M" data-ref="_M/R92C_TRXDMA_CTRL_TXDMA_HIQ_MAP_M">R92C_TRXDMA_CTRL_TXDMA_HIQ_MAP_M</dfn>	0xc000</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/R92C_TRXDMA_CTRL_TXDMA_HIQ_MAP_S" data-ref="_M/R92C_TRXDMA_CTRL_TXDMA_HIQ_MAP_S">R92C_TRXDMA_CTRL_TXDMA_HIQ_MAP_S</dfn>	14</u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/R92C_TRXDMA_CTRL_QUEUE_LOW" data-ref="_M/R92C_TRXDMA_CTRL_QUEUE_LOW">R92C_TRXDMA_CTRL_QUEUE_LOW</dfn>		1</u></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/R92C_TRXDMA_CTRL_QUEUE_NORMAL" data-ref="_M/R92C_TRXDMA_CTRL_QUEUE_NORMAL">R92C_TRXDMA_CTRL_QUEUE_NORMAL</dfn>		2</u></td></tr>
<tr><th id="496">496</th><td><u>#define <dfn class="macro" id="_M/R92C_TRXDMA_CTRL_QUEUE_HIGH" data-ref="_M/R92C_TRXDMA_CTRL_QUEUE_HIGH">R92C_TRXDMA_CTRL_QUEUE_HIGH</dfn>		3</u></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/R92C_TRXDMA_CTRL_QMAP_M" data-ref="_M/R92C_TRXDMA_CTRL_QMAP_M">R92C_TRXDMA_CTRL_QMAP_M</dfn>			0xfff0</u></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/R92C_TRXDMA_CTRL_QMAP_S" data-ref="_M/R92C_TRXDMA_CTRL_QMAP_S">R92C_TRXDMA_CTRL_QMAP_S</dfn>			4</u></td></tr>
<tr><th id="499">499</th><td><i>/* Shortcuts. */</i></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/R92C_TRXDMA_CTRL_QMAP_3EP" data-ref="_M/R92C_TRXDMA_CTRL_QMAP_3EP">R92C_TRXDMA_CTRL_QMAP_3EP</dfn>		0xf5b0</u></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/R92C_TRXDMA_CTRL_QMAP_HQ_LQ" data-ref="_M/R92C_TRXDMA_CTRL_QMAP_HQ_LQ">R92C_TRXDMA_CTRL_QMAP_HQ_LQ</dfn>		0xf5f0</u></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/R92C_TRXDMA_CTRL_QMAP_HQ_NQ" data-ref="_M/R92C_TRXDMA_CTRL_QMAP_HQ_NQ">R92C_TRXDMA_CTRL_QMAP_HQ_NQ</dfn>		0xfaf0</u></td></tr>
<tr><th id="503">503</th><td><u>#define <dfn class="macro" id="_M/R92C_TRXDMA_CTRL_QMAP_LQ" data-ref="_M/R92C_TRXDMA_CTRL_QMAP_LQ">R92C_TRXDMA_CTRL_QMAP_LQ</dfn>		0x5550</u></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/R92C_TRXDMA_CTRL_QMAP_NQ" data-ref="_M/R92C_TRXDMA_CTRL_QMAP_NQ">R92C_TRXDMA_CTRL_QMAP_NQ</dfn>		0xaaa0</u></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/R92C_TRXDMA_CTRL_QMAP_HQ" data-ref="_M/R92C_TRXDMA_CTRL_QMAP_HQ">R92C_TRXDMA_CTRL_QMAP_HQ</dfn>		0xfff0</u></td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td><i>/* Bits for R92C_LLT_INIT. */</i></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/R92C_LLT_INIT_DATA_M" data-ref="_M/R92C_LLT_INIT_DATA_M">R92C_LLT_INIT_DATA_M</dfn>		0x000000ff</u></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/R92C_LLT_INIT_DATA_S" data-ref="_M/R92C_LLT_INIT_DATA_S">R92C_LLT_INIT_DATA_S</dfn>		0</u></td></tr>
<tr><th id="510">510</th><td><u>#define <dfn class="macro" id="_M/R92C_LLT_INIT_ADDR_M" data-ref="_M/R92C_LLT_INIT_ADDR_M">R92C_LLT_INIT_ADDR_M</dfn>		0x0000ff00</u></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/R92C_LLT_INIT_ADDR_S" data-ref="_M/R92C_LLT_INIT_ADDR_S">R92C_LLT_INIT_ADDR_S</dfn>		8</u></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/R92C_LLT_INIT_OP_M" data-ref="_M/R92C_LLT_INIT_OP_M">R92C_LLT_INIT_OP_M</dfn>		0xc0000000</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/R92C_LLT_INIT_OP_S" data-ref="_M/R92C_LLT_INIT_OP_S">R92C_LLT_INIT_OP_S</dfn>		30</u></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/R92C_LLT_INIT_OP_NO_ACTIVE" data-ref="_M/R92C_LLT_INIT_OP_NO_ACTIVE">R92C_LLT_INIT_OP_NO_ACTIVE</dfn>	0</u></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/R92C_LLT_INIT_OP_WRITE" data-ref="_M/R92C_LLT_INIT_OP_WRITE">R92C_LLT_INIT_OP_WRITE</dfn>		1</u></td></tr>
<tr><th id="516">516</th><td><u>#define <dfn class="macro" id="_M/R92C_LLT_INIT_OP_READ" data-ref="_M/R92C_LLT_INIT_OP_READ">R92C_LLT_INIT_OP_READ</dfn>		2</u></td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td><i>/* Bits for R92C_RQPN. */</i></td></tr>
<tr><th id="519">519</th><td><u>#define <dfn class="macro" id="_M/R92C_RQPN_HPQ_M" data-ref="_M/R92C_RQPN_HPQ_M">R92C_RQPN_HPQ_M</dfn>		0x000000ff</u></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/R92C_RQPN_HPQ_S" data-ref="_M/R92C_RQPN_HPQ_S">R92C_RQPN_HPQ_S</dfn>		0</u></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/R92C_RQPN_LPQ_M" data-ref="_M/R92C_RQPN_LPQ_M">R92C_RQPN_LPQ_M</dfn>		0x0000ff00</u></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/R92C_RQPN_LPQ_S" data-ref="_M/R92C_RQPN_LPQ_S">R92C_RQPN_LPQ_S</dfn>		8</u></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/R92C_RQPN_PUBQ_M" data-ref="_M/R92C_RQPN_PUBQ_M">R92C_RQPN_PUBQ_M</dfn>	0x00ff0000</u></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/R92C_RQPN_PUBQ_S" data-ref="_M/R92C_RQPN_PUBQ_S">R92C_RQPN_PUBQ_S</dfn>	16</u></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/R92C_RQPN_LD" data-ref="_M/R92C_RQPN_LD">R92C_RQPN_LD</dfn>		0x80000000</u></td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td><i>/* Bits for R92C_TDECTRL. */</i></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/R92C_TDECTRL_BLK_DESC_NUM_M" data-ref="_M/R92C_TDECTRL_BLK_DESC_NUM_M">R92C_TDECTRL_BLK_DESC_NUM_M</dfn>	0x0000000f</u></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/R92C_TDECTRL_BLK_DESC_NUM_S" data-ref="_M/R92C_TDECTRL_BLK_DESC_NUM_S">R92C_TDECTRL_BLK_DESC_NUM_S</dfn>	4</u></td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td><i>/* Bits for R92C_FWHW_TXQ_CTRL. */</i></td></tr>
<tr><th id="532">532</th><td><u>#define <dfn class="macro" id="_M/R92C_FWHW_TXQ_CTRL_AMPDU_RTY_NEW" data-ref="_M/R92C_FWHW_TXQ_CTRL_AMPDU_RTY_NEW">R92C_FWHW_TXQ_CTRL_AMPDU_RTY_NEW</dfn>	0x80</u></td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td><i>/* Bits for R92C_SPEC_SIFS. */</i></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/R92C_SPEC_SIFS_CCK_M" data-ref="_M/R92C_SPEC_SIFS_CCK_M">R92C_SPEC_SIFS_CCK_M</dfn>	0x00ff</u></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/R92C_SPEC_SIFS_CCK_S" data-ref="_M/R92C_SPEC_SIFS_CCK_S">R92C_SPEC_SIFS_CCK_S</dfn>	0</u></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/R92C_SPEC_SIFS_OFDM_M" data-ref="_M/R92C_SPEC_SIFS_OFDM_M">R92C_SPEC_SIFS_OFDM_M</dfn>	0xff00</u></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/R92C_SPEC_SIFS_OFDM_S" data-ref="_M/R92C_SPEC_SIFS_OFDM_S">R92C_SPEC_SIFS_OFDM_S</dfn>	8</u></td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td><i>/* Bits for R92C_RL. */</i></td></tr>
<tr><th id="541">541</th><td><u>#define <dfn class="macro" id="_M/R92C_RL_LRL_M" data-ref="_M/R92C_RL_LRL_M">R92C_RL_LRL_M</dfn>		0x003f</u></td></tr>
<tr><th id="542">542</th><td><u>#define <dfn class="macro" id="_M/R92C_RL_LRL_S" data-ref="_M/R92C_RL_LRL_S">R92C_RL_LRL_S</dfn>		0</u></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/R92C_RL_SRL_M" data-ref="_M/R92C_RL_SRL_M">R92C_RL_SRL_M</dfn>		0x3f00</u></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/R92C_RL_SRL_S" data-ref="_M/R92C_RL_SRL_S">R92C_RL_SRL_S</dfn>		8</u></td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td><i>/* Bits for R92C_RRSR. */</i></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/R92C_RRSR_RATE_BITMAP_M" data-ref="_M/R92C_RRSR_RATE_BITMAP_M">R92C_RRSR_RATE_BITMAP_M</dfn>		0x000fffff</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/R92C_RRSR_RATE_BITMAP_S" data-ref="_M/R92C_RRSR_RATE_BITMAP_S">R92C_RRSR_RATE_BITMAP_S</dfn>		0</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/R92C_RRSR_RATE_CCK_ONLY_1M" data-ref="_M/R92C_RRSR_RATE_CCK_ONLY_1M">R92C_RRSR_RATE_CCK_ONLY_1M</dfn>	0xffff1</u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/R92C_RRSR_RATE_ALL" data-ref="_M/R92C_RRSR_RATE_ALL">R92C_RRSR_RATE_ALL</dfn>		0xfffff</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/R92C_RRSR_RSC_LOWSUBCHNL" data-ref="_M/R92C_RRSR_RSC_LOWSUBCHNL">R92C_RRSR_RSC_LOWSUBCHNL</dfn>	0x00200000</u></td></tr>
<tr><th id="552">552</th><td><u>#define <dfn class="macro" id="_M/R92C_RRSR_RSC_UPSUBCHNL" data-ref="_M/R92C_RRSR_RSC_UPSUBCHNL">R92C_RRSR_RSC_UPSUBCHNL</dfn>		0x00400000</u></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/R92C_RRSR_SHORT" data-ref="_M/R92C_RRSR_SHORT">R92C_RRSR_SHORT</dfn>			0x00800000</u></td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td><i>/* Bits for R88E_TX_RPT_CTRL. */</i></td></tr>
<tr><th id="556">556</th><td><u>#define <dfn class="macro" id="_M/R88E_TX_RPT_CTRL_EN" data-ref="_M/R88E_TX_RPT_CTRL_EN">R88E_TX_RPT_CTRL_EN</dfn>		0x01</u></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/R88E_TX_RPT_CTRL_TIMER_EN" data-ref="_M/R88E_TX_RPT_CTRL_TIMER_EN">R88E_TX_RPT_CTRL_TIMER_EN</dfn>	0x02</u></td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td><i>/* Bits for R92C_EDCA_XX_PARAM. */</i></td></tr>
<tr><th id="560">560</th><td><u>#define <dfn class="macro" id="_M/R92C_EDCA_PARAM_AIFS_M" data-ref="_M/R92C_EDCA_PARAM_AIFS_M">R92C_EDCA_PARAM_AIFS_M</dfn>		0x000000ff</u></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/R92C_EDCA_PARAM_AIFS_S" data-ref="_M/R92C_EDCA_PARAM_AIFS_S">R92C_EDCA_PARAM_AIFS_S</dfn>		0</u></td></tr>
<tr><th id="562">562</th><td><u>#define <dfn class="macro" id="_M/R92C_EDCA_PARAM_ECWMIN_M" data-ref="_M/R92C_EDCA_PARAM_ECWMIN_M">R92C_EDCA_PARAM_ECWMIN_M</dfn>	0x00000f00</u></td></tr>
<tr><th id="563">563</th><td><u>#define <dfn class="macro" id="_M/R92C_EDCA_PARAM_ECWMIN_S" data-ref="_M/R92C_EDCA_PARAM_ECWMIN_S">R92C_EDCA_PARAM_ECWMIN_S</dfn>	8</u></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/R92C_EDCA_PARAM_ECWMAX_M" data-ref="_M/R92C_EDCA_PARAM_ECWMAX_M">R92C_EDCA_PARAM_ECWMAX_M</dfn>	0x0000f000</u></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/R92C_EDCA_PARAM_ECWMAX_S" data-ref="_M/R92C_EDCA_PARAM_ECWMAX_S">R92C_EDCA_PARAM_ECWMAX_S</dfn>	12</u></td></tr>
<tr><th id="566">566</th><td><u>#define <dfn class="macro" id="_M/R92C_EDCA_PARAM_TXOP_M" data-ref="_M/R92C_EDCA_PARAM_TXOP_M">R92C_EDCA_PARAM_TXOP_M</dfn>		0xffff0000</u></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/R92C_EDCA_PARAM_TXOP_S" data-ref="_M/R92C_EDCA_PARAM_TXOP_S">R92C_EDCA_PARAM_TXOP_S</dfn>		16</u></td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td><i>/* Bits for R92C_ACMHWCTRL */</i></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/R92C_ACMHW_HWEN" data-ref="_M/R92C_ACMHW_HWEN">R92C_ACMHW_HWEN</dfn>			0x01</u></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/R92C_ACMHW_BEQEN" data-ref="_M/R92C_ACMHW_BEQEN">R92C_ACMHW_BEQEN</dfn>		0x02</u></td></tr>
<tr><th id="572">572</th><td><u>#define <dfn class="macro" id="_M/R92C_ACMHW_VIQEN" data-ref="_M/R92C_ACMHW_VIQEN">R92C_ACMHW_VIQEN</dfn>		0x04</u></td></tr>
<tr><th id="573">573</th><td><u>#define <dfn class="macro" id="_M/R92C_ACMHW_VOQEN" data-ref="_M/R92C_ACMHW_VOQEN">R92C_ACMHW_VOQEN</dfn>		0x08</u></td></tr>
<tr><th id="574">574</th><td><u>#define <dfn class="macro" id="_M/R92C_ACMHW_BEQSTATUS" data-ref="_M/R92C_ACMHW_BEQSTATUS">R92C_ACMHW_BEQSTATUS</dfn>		0x10</u></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/R92C_ACMHW_VIQSTATUS" data-ref="_M/R92C_ACMHW_VIQSTATUS">R92C_ACMHW_VIQSTATUS</dfn>		0x20</u></td></tr>
<tr><th id="576">576</th><td><u>#define <dfn class="macro" id="_M/R92C_ACMHW_VOQSTATUS" data-ref="_M/R92C_ACMHW_VOQSTATUS">R92C_ACMHW_VOQSTATUS</dfn>		0x40</u></td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td><i>/* Bits for R92C_TXPAUSE. */</i></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/R92C_TXPAUSE_AC_VO" data-ref="_M/R92C_TXPAUSE_AC_VO">R92C_TXPAUSE_AC_VO</dfn>		0x01</u></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/R92C_TXPAUSE_AC_VI" data-ref="_M/R92C_TXPAUSE_AC_VI">R92C_TXPAUSE_AC_VI</dfn>		0x02</u></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/R92C_TXPAUSE_AC_BE" data-ref="_M/R92C_TXPAUSE_AC_BE">R92C_TXPAUSE_AC_BE</dfn>		0x04</u></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/R92C_TXPAUSE_AC_BK" data-ref="_M/R92C_TXPAUSE_AC_BK">R92C_TXPAUSE_AC_BK</dfn>		0x08</u></td></tr>
<tr><th id="583">583</th><td><u>#define <dfn class="macro" id="_M/R92C_TXPAUSE_MGNT" data-ref="_M/R92C_TXPAUSE_MGNT">R92C_TXPAUSE_MGNT</dfn>		0x10</u></td></tr>
<tr><th id="584">584</th><td><u>#define <dfn class="macro" id="_M/R92C_TXPAUSE_HIGH" data-ref="_M/R92C_TXPAUSE_HIGH">R92C_TXPAUSE_HIGH</dfn>		0x20</u></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/R92C_TXPAUSE_BCN" data-ref="_M/R92C_TXPAUSE_BCN">R92C_TXPAUSE_BCN</dfn>		0x40</u></td></tr>
<tr><th id="586">586</th><td><u>#define <dfn class="macro" id="_M/R92C_TXPAUSE_BCN_HIGH_MGNT" data-ref="_M/R92C_TXPAUSE_BCN_HIGH_MGNT">R92C_TXPAUSE_BCN_HIGH_MGNT</dfn>	0x80</u></td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/R92C_TXPAUSE_ALL" data-ref="_M/R92C_TXPAUSE_ALL">R92C_TXPAUSE_ALL</dfn>	(R92C_TXPAUSE_AC_VO | R92C_TXPAUSE_AC_VI | \</u></td></tr>
<tr><th id="589">589</th><td><u>				R92C_TXPAUSE_AC_BE | R92C_TXPAUSE_AC_BK | \</u></td></tr>
<tr><th id="590">590</th><td><u>				R92C_TXPAUSE_MGNT | R92C_TXPAUSE_HIGH | \</u></td></tr>
<tr><th id="591">591</th><td><u>				R92C_TXPAUSE_BCN | R92C_TXPAUSE_BCN_HIGH_MGNT)</u></td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td><i>/* Bits for R92C_BCN_CTRL. */</i></td></tr>
<tr><th id="594">594</th><td><u>#define <dfn class="macro" id="_M/R92C_BCN_CTRL_EN_MBSSID" data-ref="_M/R92C_BCN_CTRL_EN_MBSSID">R92C_BCN_CTRL_EN_MBSSID</dfn>		0x02</u></td></tr>
<tr><th id="595">595</th><td><u>#define <dfn class="macro" id="_M/R92C_BCN_CTRL_TXBCN_RPT" data-ref="_M/R92C_BCN_CTRL_TXBCN_RPT">R92C_BCN_CTRL_TXBCN_RPT</dfn>		0x04</u></td></tr>
<tr><th id="596">596</th><td><u>#define <dfn class="macro" id="_M/R92C_BCN_CTRL_EN_BCN" data-ref="_M/R92C_BCN_CTRL_EN_BCN">R92C_BCN_CTRL_EN_BCN</dfn>		0x08</u></td></tr>
<tr><th id="597">597</th><td><u>#define <dfn class="macro" id="_M/R92C_BCN_CTRL_DIS_TSF_UDT0" data-ref="_M/R92C_BCN_CTRL_DIS_TSF_UDT0">R92C_BCN_CTRL_DIS_TSF_UDT0</dfn>	0x10</u></td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td><i>/* Bits for R92C_DRVERLYINT. */</i></td></tr>
<tr><th id="600">600</th><td><u>#define <dfn class="macro" id="_M/R92C_DRVERLYINT_INIT_TIME" data-ref="_M/R92C_DRVERLYINT_INIT_TIME">R92C_DRVERLYINT_INIT_TIME</dfn>	0x05</u></td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td><i>/* Bits for R92C_BCNDMATIM. */</i></td></tr>
<tr><th id="603">603</th><td><u>#define <dfn class="macro" id="_M/R92C_BCNDMATIM_INIT_TIME" data-ref="_M/R92C_BCNDMATIM_INIT_TIME">R92C_BCNDMATIM_INIT_TIME</dfn>	0x02</u></td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td><i>/* Bits for R92C_APSD_CTRL. */</i></td></tr>
<tr><th id="606">606</th><td><u>#define <dfn class="macro" id="_M/R92C_APSD_CTRL_OFF" data-ref="_M/R92C_APSD_CTRL_OFF">R92C_APSD_CTRL_OFF</dfn>		0x40</u></td></tr>
<tr><th id="607">607</th><td><u>#define <dfn class="macro" id="_M/R92C_APSD_CTRL_OFF_STATUS" data-ref="_M/R92C_APSD_CTRL_OFF_STATUS">R92C_APSD_CTRL_OFF_STATUS</dfn>	0x80</u></td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td><i>/* Bits for R92C_BWOPMODE. */</i></td></tr>
<tr><th id="610">610</th><td><u>#define <dfn class="macro" id="_M/R92C_BWOPMODE_11J" data-ref="_M/R92C_BWOPMODE_11J">R92C_BWOPMODE_11J</dfn>	0x01</u></td></tr>
<tr><th id="611">611</th><td><u>#define <dfn class="macro" id="_M/R92C_BWOPMODE_5G" data-ref="_M/R92C_BWOPMODE_5G">R92C_BWOPMODE_5G</dfn>	0x02</u></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/R92C_BWOPMODE_20MHZ" data-ref="_M/R92C_BWOPMODE_20MHZ">R92C_BWOPMODE_20MHZ</dfn>	0x04</u></td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td><i>/* Bits for R92C_TCR. */</i></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/R92C_TCR_TSFRST" data-ref="_M/R92C_TCR_TSFRST">R92C_TCR_TSFRST</dfn>		0x00000001</u></td></tr>
<tr><th id="616">616</th><td><u>#define <dfn class="macro" id="_M/R92C_TCR_DIS_GCLK" data-ref="_M/R92C_TCR_DIS_GCLK">R92C_TCR_DIS_GCLK</dfn>	0x00000002</u></td></tr>
<tr><th id="617">617</th><td><u>#define <dfn class="macro" id="_M/R92C_TCR_PAD_SEL" data-ref="_M/R92C_TCR_PAD_SEL">R92C_TCR_PAD_SEL</dfn>	0x00000004</u></td></tr>
<tr><th id="618">618</th><td><u>#define <dfn class="macro" id="_M/R92C_TCR_PWR_ST" data-ref="_M/R92C_TCR_PWR_ST">R92C_TCR_PWR_ST</dfn>		0x00000040</u></td></tr>
<tr><th id="619">619</th><td><u>#define <dfn class="macro" id="_M/R92C_TCR_PWRBIT_OW_EN" data-ref="_M/R92C_TCR_PWRBIT_OW_EN">R92C_TCR_PWRBIT_OW_EN</dfn>	0x00000080</u></td></tr>
<tr><th id="620">620</th><td><u>#define <dfn class="macro" id="_M/R92C_TCR_ACRC" data-ref="_M/R92C_TCR_ACRC">R92C_TCR_ACRC</dfn>		0x00000100</u></td></tr>
<tr><th id="621">621</th><td><u>#define <dfn class="macro" id="_M/R92C_TCR_CFENDFORM" data-ref="_M/R92C_TCR_CFENDFORM">R92C_TCR_CFENDFORM</dfn>	0x00000200</u></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/R92C_TCR_ICV" data-ref="_M/R92C_TCR_ICV">R92C_TCR_ICV</dfn>		0x00000400</u></td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td><i>/* Bits for R92C_RCR. */</i></td></tr>
<tr><th id="625">625</th><td><u>#define <dfn class="macro" id="_M/R92C_RCR_AAP" data-ref="_M/R92C_RCR_AAP">R92C_RCR_AAP</dfn>		0x00000001 // Accept all unicast packet</u></td></tr>
<tr><th id="626">626</th><td><u>#define <dfn class="macro" id="_M/R92C_RCR_APM" data-ref="_M/R92C_RCR_APM">R92C_RCR_APM</dfn>		0x00000002 // Accept physical match packet</u></td></tr>
<tr><th id="627">627</th><td><u>#define <dfn class="macro" id="_M/R92C_RCR_AM" data-ref="_M/R92C_RCR_AM">R92C_RCR_AM</dfn>		0x00000004 // Accept multicast packet</u></td></tr>
<tr><th id="628">628</th><td><u>#define <dfn class="macro" id="_M/R92C_RCR_AB" data-ref="_M/R92C_RCR_AB">R92C_RCR_AB</dfn>		0x00000008 // Accept broadcast packet</u></td></tr>
<tr><th id="629">629</th><td><u>#define <dfn class="macro" id="_M/R92C_RCR_ADD3" data-ref="_M/R92C_RCR_ADD3">R92C_RCR_ADD3</dfn>		0x00000010 // Accept address 3 match packet</u></td></tr>
<tr><th id="630">630</th><td><u>#define <dfn class="macro" id="_M/R92C_RCR_APWRMGT" data-ref="_M/R92C_RCR_APWRMGT">R92C_RCR_APWRMGT</dfn>	0x00000020 // Accept power management packet</u></td></tr>
<tr><th id="631">631</th><td><u>#define <dfn class="macro" id="_M/R92C_RCR_CBSSID_DATA" data-ref="_M/R92C_RCR_CBSSID_DATA">R92C_RCR_CBSSID_DATA</dfn>	0x00000040 // Accept BSSID match packet (Data)</u></td></tr>
<tr><th id="632">632</th><td><u>#define <dfn class="macro" id="_M/R92C_RCR_CBSSID_BCN" data-ref="_M/R92C_RCR_CBSSID_BCN">R92C_RCR_CBSSID_BCN</dfn>	0x00000080 // Accept BSSID match packet (Rx beacon, probe rsp)</u></td></tr>
<tr><th id="633">633</th><td><u>#define <dfn class="macro" id="_M/R92C_RCR_ACRC32" data-ref="_M/R92C_RCR_ACRC32">R92C_RCR_ACRC32</dfn>		0x00000100 // Accept CRC32 error packet</u></td></tr>
<tr><th id="634">634</th><td><u>#define <dfn class="macro" id="_M/R92C_RCR_AICV" data-ref="_M/R92C_RCR_AICV">R92C_RCR_AICV</dfn>		0x00000200 // Accept ICV error packet</u></td></tr>
<tr><th id="635">635</th><td><u>#define <dfn class="macro" id="_M/R92C_RCR_ADF" data-ref="_M/R92C_RCR_ADF">R92C_RCR_ADF</dfn>		0x00000800 // Accept data type frame</u></td></tr>
<tr><th id="636">636</th><td><u>#define <dfn class="macro" id="_M/R92C_RCR_ACF" data-ref="_M/R92C_RCR_ACF">R92C_RCR_ACF</dfn>		0x00001000 // Accept control type frame</u></td></tr>
<tr><th id="637">637</th><td><u>#define <dfn class="macro" id="_M/R92C_RCR_AMF" data-ref="_M/R92C_RCR_AMF">R92C_RCR_AMF</dfn>		0x00002000 // Accept management type frame</u></td></tr>
<tr><th id="638">638</th><td><u>#define <dfn class="macro" id="_M/R92C_RCR_HTC_LOC_CTRL" data-ref="_M/R92C_RCR_HTC_LOC_CTRL">R92C_RCR_HTC_LOC_CTRL</dfn>	0x00004000 // MFC&lt;--HTC=1 MFC--&gt;HTC=0</u></td></tr>
<tr><th id="639">639</th><td><u>#define <dfn class="macro" id="_M/R92C_RCR_MFBEN" data-ref="_M/R92C_RCR_MFBEN">R92C_RCR_MFBEN</dfn>		0x00400000</u></td></tr>
<tr><th id="640">640</th><td><u>#define <dfn class="macro" id="_M/R92C_RCR_LSIGEN" data-ref="_M/R92C_RCR_LSIGEN">R92C_RCR_LSIGEN</dfn>		0x00800000</u></td></tr>
<tr><th id="641">641</th><td><u>#define <dfn class="macro" id="_M/R92C_RCR_ENMBID" data-ref="_M/R92C_RCR_ENMBID">R92C_RCR_ENMBID</dfn>		0x01000000 // Enable Multiple BssId</u></td></tr>
<tr><th id="642">642</th><td><u>#define <dfn class="macro" id="_M/R92C_RCR_APP_BA_SSN" data-ref="_M/R92C_RCR_APP_BA_SSN">R92C_RCR_APP_BA_SSN</dfn>	0x08000000 // Accept BA SSN</u></td></tr>
<tr><th id="643">643</th><td><u>#define <dfn class="macro" id="_M/R92C_RCR_APP_PHYSTS" data-ref="_M/R92C_RCR_APP_PHYSTS">R92C_RCR_APP_PHYSTS</dfn>	0x10000000</u></td></tr>
<tr><th id="644">644</th><td><u>#define <dfn class="macro" id="_M/R92C_RCR_APP_ICV" data-ref="_M/R92C_RCR_APP_ICV">R92C_RCR_APP_ICV</dfn>	0x20000000</u></td></tr>
<tr><th id="645">645</th><td><u>#define <dfn class="macro" id="_M/R92C_RCR_APP_MIC" data-ref="_M/R92C_RCR_APP_MIC">R92C_RCR_APP_MIC</dfn>	0x40000000</u></td></tr>
<tr><th id="646">646</th><td><u>#define <dfn class="macro" id="_M/R92C_RCR_APPFCS" data-ref="_M/R92C_RCR_APPFCS">R92C_RCR_APPFCS</dfn>		0x80000000 // WMAC append FCS after payload</u></td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td><i>/* Bits for R92C_WMAC_TRXPTCL_CTL. */</i></td></tr>
<tr><th id="649">649</th><td><u>#define <dfn class="macro" id="_M/R92C_WMAC_TRXPTCL_CTL_SHORT" data-ref="_M/R92C_WMAC_TRXPTCL_CTL_SHORT">R92C_WMAC_TRXPTCL_CTL_SHORT</dfn>	0x00020000</u></td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td><i>/* Bits for R92C_CAMCMD. */</i></td></tr>
<tr><th id="652">652</th><td><u>#define <dfn class="macro" id="_M/R92C_CAMCMD_ADDR_M" data-ref="_M/R92C_CAMCMD_ADDR_M">R92C_CAMCMD_ADDR_M</dfn>	0x0000ffff</u></td></tr>
<tr><th id="653">653</th><td><u>#define <dfn class="macro" id="_M/R92C_CAMCMD_ADDR_S" data-ref="_M/R92C_CAMCMD_ADDR_S">R92C_CAMCMD_ADDR_S</dfn>	0</u></td></tr>
<tr><th id="654">654</th><td><u>#define <dfn class="macro" id="_M/R92C_CAMCMD_WRITE" data-ref="_M/R92C_CAMCMD_WRITE">R92C_CAMCMD_WRITE</dfn>	0x00010000</u></td></tr>
<tr><th id="655">655</th><td><u>#define <dfn class="macro" id="_M/R92C_CAMCMD_CLR" data-ref="_M/R92C_CAMCMD_CLR">R92C_CAMCMD_CLR</dfn>		0x40000000</u></td></tr>
<tr><th id="656">656</th><td><u>#define <dfn class="macro" id="_M/R92C_CAMCMD_POLLING" data-ref="_M/R92C_CAMCMD_POLLING">R92C_CAMCMD_POLLING</dfn>	0x80000000</u></td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td><i>/* IMR */</i></td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td><i>/*Beacon DMA interrupt 6 */</i></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/R92C_IMR_BCNDMAINT6" data-ref="_M/R92C_IMR_BCNDMAINT6">R92C_IMR_BCNDMAINT6</dfn>	0x80000000</u></td></tr>
<tr><th id="662">662</th><td><i>/*Beacon DMA interrupt 5 */</i></td></tr>
<tr><th id="663">663</th><td><u>#define <dfn class="macro" id="_M/R92C_IMR_BCNDMAINT5" data-ref="_M/R92C_IMR_BCNDMAINT5">R92C_IMR_BCNDMAINT5</dfn>	0x40000000</u></td></tr>
<tr><th id="664">664</th><td><i>/*Beacon DMA interrupt 4 */</i></td></tr>
<tr><th id="665">665</th><td><u>#define <dfn class="macro" id="_M/R92C_IMR_BCNDMAINT4" data-ref="_M/R92C_IMR_BCNDMAINT4">R92C_IMR_BCNDMAINT4</dfn>	0x20000000</u></td></tr>
<tr><th id="666">666</th><td><i>/*Beacon DMA interrupt 3 */</i></td></tr>
<tr><th id="667">667</th><td><u>#define <dfn class="macro" id="_M/R92C_IMR_BCNDMAINT3" data-ref="_M/R92C_IMR_BCNDMAINT3">R92C_IMR_BCNDMAINT3</dfn>	0x10000000</u></td></tr>
<tr><th id="668">668</th><td><i>/*Beacon DMA interrupt 2 */</i></td></tr>
<tr><th id="669">669</th><td><u>#define <dfn class="macro" id="_M/R92C_IMR_BCNDMAINT2" data-ref="_M/R92C_IMR_BCNDMAINT2">R92C_IMR_BCNDMAINT2</dfn>	0x08000000</u></td></tr>
<tr><th id="670">670</th><td><i>/*Beacon DMA interrupt 1 */</i></td></tr>
<tr><th id="671">671</th><td><u>#define <dfn class="macro" id="_M/R92C_IMR_BCNDMAINT1" data-ref="_M/R92C_IMR_BCNDMAINT1">R92C_IMR_BCNDMAINT1</dfn>	0x04000000</u>	</td></tr>
<tr><th id="672">672</th><td><i>/*Beacon Queue DMA OK interrupt 8 */</i></td></tr>
<tr><th id="673">673</th><td><u>#define <dfn class="macro" id="_M/R92C_IMR_BCNDOK8" data-ref="_M/R92C_IMR_BCNDOK8">R92C_IMR_BCNDOK8</dfn>	0x02000000</u></td></tr>
<tr><th id="674">674</th><td><i>/*Beacon Queue DMA OK interrupt 7 */</i></td></tr>
<tr><th id="675">675</th><td><u>#define <dfn class="macro" id="_M/R92C_IMR_BCNDOK7" data-ref="_M/R92C_IMR_BCNDOK7">R92C_IMR_BCNDOK7</dfn>	0x01000000</u></td></tr>
<tr><th id="676">676</th><td><i>/*Beacon Queue DMA OK interrupt 6 */</i></td></tr>
<tr><th id="677">677</th><td><u>#define <dfn class="macro" id="_M/R92C_IMR_BCNDOK6" data-ref="_M/R92C_IMR_BCNDOK6">R92C_IMR_BCNDOK6</dfn>	0x00800000</u></td></tr>
<tr><th id="678">678</th><td><i>/*Beacon Queue DMA OK interrupt 5 */</i></td></tr>
<tr><th id="679">679</th><td><u>#define <dfn class="macro" id="_M/R92C_IMR_BCNDOK5" data-ref="_M/R92C_IMR_BCNDOK5">R92C_IMR_BCNDOK5</dfn>	0x00400000</u></td></tr>
<tr><th id="680">680</th><td><i>/*Beacon Queue DMA OK interrupt 4 */</i></td></tr>
<tr><th id="681">681</th><td><u>#define <dfn class="macro" id="_M/R92C_IMR_BCNDOK4" data-ref="_M/R92C_IMR_BCNDOK4">R92C_IMR_BCNDOK4</dfn>	0x00200000</u></td></tr>
<tr><th id="682">682</th><td><i>/*Beacon Queue DMA OK interrupt 3 */</i></td></tr>
<tr><th id="683">683</th><td><u>#define <dfn class="macro" id="_M/R92C_IMR_BCNDOK3" data-ref="_M/R92C_IMR_BCNDOK3">R92C_IMR_BCNDOK3</dfn>	0x00100000</u></td></tr>
<tr><th id="684">684</th><td><i>/*Beacon Queue DMA OK interrupt 2 */</i></td></tr>
<tr><th id="685">685</th><td><u>#define <dfn class="macro" id="_M/R92C_IMR_BCNDOK2" data-ref="_M/R92C_IMR_BCNDOK2">R92C_IMR_BCNDOK2</dfn>	0x00080000</u></td></tr>
<tr><th id="686">686</th><td><i>/*Beacon Queue DMA OK interrupt 1 */</i></td></tr>
<tr><th id="687">687</th><td><u>#define <dfn class="macro" id="_M/R92C_IMR_BCNDOK1" data-ref="_M/R92C_IMR_BCNDOK1">R92C_IMR_BCNDOK1</dfn>	0x00040000</u></td></tr>
<tr><th id="688">688</th><td><i>/*Timeout interrupt 2 */</i></td></tr>
<tr><th id="689">689</th><td><u>#define <dfn class="macro" id="_M/R92C_IMR_TIMEOUT2" data-ref="_M/R92C_IMR_TIMEOUT2">R92C_IMR_TIMEOUT2</dfn>	0x00020000</u></td></tr>
<tr><th id="690">690</th><td><i>/*Timeout interrupt 1 */</i></td></tr>
<tr><th id="691">691</th><td><u>#define <dfn class="macro" id="_M/R92C_IMR_TIMEOUT1" data-ref="_M/R92C_IMR_TIMEOUT1">R92C_IMR_TIMEOUT1</dfn>	0x00010000</u></td></tr>
<tr><th id="692">692</th><td><i>/*Transmit FIFO Overflow */</i></td></tr>
<tr><th id="693">693</th><td><u>#define <dfn class="macro" id="_M/R92C_IMR_TXFOVW" data-ref="_M/R92C_IMR_TXFOVW">R92C_IMR_TXFOVW</dfn>		0x00008000</u></td></tr>
<tr><th id="694">694</th><td><i>/*Power save time out interrupt */</i></td></tr>
<tr><th id="695">695</th><td><u>#define <dfn class="macro" id="_M/R92C_IMR_PSTIMEOUT" data-ref="_M/R92C_IMR_PSTIMEOUT">R92C_IMR_PSTIMEOUT</dfn>	0x00004000</u></td></tr>
<tr><th id="696">696</th><td><i>/*Beacon DMA interrupt 0 */</i></td></tr>
<tr><th id="697">697</th><td><u>#define <dfn class="macro" id="_M/R92C_IMR_BCNINT" data-ref="_M/R92C_IMR_BCNINT">R92C_IMR_BCNINT</dfn>		0x00002000</u></td></tr>
<tr><th id="698">698</th><td><i>/*Receive FIFO Overflow */</i></td></tr>
<tr><th id="699">699</th><td><u>#define <dfn class="macro" id="_M/R92C_IMR_RXFOVW" data-ref="_M/R92C_IMR_RXFOVW">R92C_IMR_RXFOVW</dfn>		0x00001000</u></td></tr>
<tr><th id="700">700</th><td><i>/*Receive Descriptor Unavailable */</i></td></tr>
<tr><th id="701">701</th><td><u>#define <dfn class="macro" id="_M/R92C_IMR_RDU" data-ref="_M/R92C_IMR_RDU">R92C_IMR_RDU</dfn>		0x00000800</u></td></tr>
<tr><th id="702">702</th><td><i>/*For 92C,ATIM Window End interrupt */</i></td></tr>
<tr><th id="703">703</th><td><u>#define <dfn class="macro" id="_M/R92C_IMR_ATIMEND" data-ref="_M/R92C_IMR_ATIMEND">R92C_IMR_ATIMEND</dfn>	0x00000400</u></td></tr>
<tr><th id="704">704</th><td><i>/*Beacon Queue DMA OK interrupt */</i></td></tr>
<tr><th id="705">705</th><td><u>#define <dfn class="macro" id="_M/R92C_IMR_BDOK" data-ref="_M/R92C_IMR_BDOK">R92C_IMR_BDOK</dfn>		0x00000200</u></td></tr>
<tr><th id="706">706</th><td><i>/*High Queue DMA OK interrupt */</i></td></tr>
<tr><th id="707">707</th><td><u>#define <dfn class="macro" id="_M/R92C_IMR_HIGHDOK" data-ref="_M/R92C_IMR_HIGHDOK">R92C_IMR_HIGHDOK</dfn>	0x00000100</u></td></tr>
<tr><th id="708">708</th><td><i>/*Transmit Beacon OK interrupt */</i></td></tr>
<tr><th id="709">709</th><td><u>#define <dfn class="macro" id="_M/R92C_IMR_TBDOK" data-ref="_M/R92C_IMR_TBDOK">R92C_IMR_TBDOK</dfn>		0x00000080</u></td></tr>
<tr><th id="710">710</th><td><i>/*Management Queue DMA OK interrupt */</i></td></tr>
<tr><th id="711">711</th><td><u>#define <dfn class="macro" id="_M/R92C_IMR_MGNTDOK" data-ref="_M/R92C_IMR_MGNTDOK">R92C_IMR_MGNTDOK</dfn>	0x00000040</u></td></tr>
<tr><th id="712">712</th><td><i>/*For 92C,Transmit Beacon Error interrupt */</i></td></tr>
<tr><th id="713">713</th><td><u>#define <dfn class="macro" id="_M/R92C_IMR_TBDER" data-ref="_M/R92C_IMR_TBDER">R92C_IMR_TBDER</dfn>		0x00000020</u></td></tr>
<tr><th id="714">714</th><td><i>/*AC_BK DMA OK interrupt */</i></td></tr>
<tr><th id="715">715</th><td><u>#define <dfn class="macro" id="_M/R92C_IMR_BKDOK" data-ref="_M/R92C_IMR_BKDOK">R92C_IMR_BKDOK</dfn>		0x00000010</u></td></tr>
<tr><th id="716">716</th><td><i>/*AC_BE DMA OK interrupt */</i></td></tr>
<tr><th id="717">717</th><td><u>#define <dfn class="macro" id="_M/R92C_IMR_BEDOK" data-ref="_M/R92C_IMR_BEDOK">R92C_IMR_BEDOK</dfn>		0x00000008</u></td></tr>
<tr><th id="718">718</th><td><i>/*AC_VI DMA OK interrupt */</i></td></tr>
<tr><th id="719">719</th><td><u>#define <dfn class="macro" id="_M/R92C_IMR_VIDOK" data-ref="_M/R92C_IMR_VIDOK">R92C_IMR_VIDOK</dfn>		0x00000004</u></td></tr>
<tr><th id="720">720</th><td><i>/*AC_VO DMA interrupt */</i></td></tr>
<tr><th id="721">721</th><td><u>#define <dfn class="macro" id="_M/R92C_IMR_VODOK" data-ref="_M/R92C_IMR_VODOK">R92C_IMR_VODOK</dfn>		0x00000002</u></td></tr>
<tr><th id="722">722</th><td><i>/*Receive DMA OK interrupt */</i></td></tr>
<tr><th id="723">723</th><td><u>#define <dfn class="macro" id="_M/R92C_IMR_ROK" data-ref="_M/R92C_IMR_ROK">R92C_IMR_ROK</dfn>		0x00000001</u></td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td><u>#define <dfn class="macro" id="_M/R92C_IBSS_INT_MASK" data-ref="_M/R92C_IBSS_INT_MASK">R92C_IBSS_INT_MASK</dfn>	(R92C_IMR_BCNINT | R92C_IMR_TBDOK | \</u></td></tr>
<tr><th id="726">726</th><td><u>				R92C_IMR_TBDER)</u></td></tr>
<tr><th id="727">727</th><td></td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td><i>/*</i></td></tr>
<tr><th id="730">730</th><td><i> * Baseband registers.</i></td></tr>
<tr><th id="731">731</th><td><i> */</i></td></tr>
<tr><th id="732">732</th><td><u>#define <dfn class="macro" id="_M/R92C_FPGA0_RFMOD" data-ref="_M/R92C_FPGA0_RFMOD">R92C_FPGA0_RFMOD</dfn>		0x800</u></td></tr>
<tr><th id="733">733</th><td><u>#define <dfn class="macro" id="_M/R92C_FPGA0_TXINFO" data-ref="_M/R92C_FPGA0_TXINFO">R92C_FPGA0_TXINFO</dfn>		0x804</u></td></tr>
<tr><th id="734">734</th><td><u>#define <dfn class="macro" id="_M/R92C_HSSI_PARAM1" data-ref="_M/R92C_HSSI_PARAM1">R92C_HSSI_PARAM1</dfn>(chain)		(0x820 + (chain) * 8)</u></td></tr>
<tr><th id="735">735</th><td><u>#define <dfn class="macro" id="_M/R92C_HSSI_PARAM2" data-ref="_M/R92C_HSSI_PARAM2">R92C_HSSI_PARAM2</dfn>(chain)		(0x824 + (chain) * 8)</u></td></tr>
<tr><th id="736">736</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_RATE18_06" data-ref="_M/R92C_TXAGC_RATE18_06">R92C_TXAGC_RATE18_06</dfn>(i)		(((i) == 0) ? 0xe00 : 0x830)</u></td></tr>
<tr><th id="737">737</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_RATE54_24" data-ref="_M/R92C_TXAGC_RATE54_24">R92C_TXAGC_RATE54_24</dfn>(i)		(((i) == 0) ? 0xe04 : 0x834)</u></td></tr>
<tr><th id="738">738</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_A_CCK1_MCS32" data-ref="_M/R92C_TXAGC_A_CCK1_MCS32">R92C_TXAGC_A_CCK1_MCS32</dfn>		0xe08</u></td></tr>
<tr><th id="739">739</th><td><u>#define <dfn class="macro" id="_M/R92C_FPGA0_XA_HSSIPARAM1" data-ref="_M/R92C_FPGA0_XA_HSSIPARAM1">R92C_FPGA0_XA_HSSIPARAM1</dfn>	0x820</u></td></tr>
<tr><th id="740">740</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_B_CCK1_55_MCS32" data-ref="_M/R92C_TXAGC_B_CCK1_55_MCS32">R92C_TXAGC_B_CCK1_55_MCS32</dfn>	0x838</u></td></tr>
<tr><th id="741">741</th><td><u>#define <dfn class="macro" id="_M/R92C_FPGA0_XCD_SWITCHCTL" data-ref="_M/R92C_FPGA0_XCD_SWITCHCTL">R92C_FPGA0_XCD_SWITCHCTL</dfn>	0x85c</u></td></tr>
<tr><th id="742">742</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_B_CCK11_A_CCK2_11" data-ref="_M/R92C_TXAGC_B_CCK11_A_CCK2_11">R92C_TXAGC_B_CCK11_A_CCK2_11</dfn>	0x86c</u></td></tr>
<tr><th id="743">743</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS03_MCS00" data-ref="_M/R92C_TXAGC_MCS03_MCS00">R92C_TXAGC_MCS03_MCS00</dfn>(i)	(((i) == 0) ? 0xe10 : 0x83c)</u></td></tr>
<tr><th id="744">744</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS07_MCS04" data-ref="_M/R92C_TXAGC_MCS07_MCS04">R92C_TXAGC_MCS07_MCS04</dfn>(i)	(((i) == 0) ? 0xe14 : 0x848)</u></td></tr>
<tr><th id="745">745</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS11_MCS08" data-ref="_M/R92C_TXAGC_MCS11_MCS08">R92C_TXAGC_MCS11_MCS08</dfn>(i)	(((i) == 0) ? 0xe18 : 0x84c)</u></td></tr>
<tr><th id="746">746</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS15_MCS12" data-ref="_M/R92C_TXAGC_MCS15_MCS12">R92C_TXAGC_MCS15_MCS12</dfn>(i)	(((i) == 0) ? 0xe1c : 0x868)</u></td></tr>
<tr><th id="747">747</th><td><u>#define <dfn class="macro" id="_M/R92C_LSSI_PARAM" data-ref="_M/R92C_LSSI_PARAM">R92C_LSSI_PARAM</dfn>(chain)		(0x840 + (chain) * 4)</u></td></tr>
<tr><th id="748">748</th><td><u>#define <dfn class="macro" id="_M/R92C_FPGA0_RFIFACEOE" data-ref="_M/R92C_FPGA0_RFIFACEOE">R92C_FPGA0_RFIFACEOE</dfn>(chain)	(0x860 + (chain) * 4)</u></td></tr>
<tr><th id="749">749</th><td><u>#define <dfn class="macro" id="_M/R92C_FPGA0_RFIFACESW" data-ref="_M/R92C_FPGA0_RFIFACESW">R92C_FPGA0_RFIFACESW</dfn>(idx)	(0x870 + (idx) * 4)</u></td></tr>
<tr><th id="750">750</th><td><u>#define <dfn class="macro" id="_M/R92C_FPGA0_RFPARAM" data-ref="_M/R92C_FPGA0_RFPARAM">R92C_FPGA0_RFPARAM</dfn>(idx)		(0x878 + (idx) * 4)</u></td></tr>
<tr><th id="751">751</th><td><u>#define <dfn class="macro" id="_M/R92C_FPGA0_ANAPARAM2" data-ref="_M/R92C_FPGA0_ANAPARAM2">R92C_FPGA0_ANAPARAM2</dfn>		0x884</u></td></tr>
<tr><th id="752">752</th><td><u>#define <dfn class="macro" id="_M/R92C_LSSI_READBACK" data-ref="_M/R92C_LSSI_READBACK">R92C_LSSI_READBACK</dfn>(chain)	(0x8a0 + (chain) * 4)</u></td></tr>
<tr><th id="753">753</th><td><u>#define <dfn class="macro" id="_M/R92C_HSPI_READBACK" data-ref="_M/R92C_HSPI_READBACK">R92C_HSPI_READBACK</dfn>(chain)	(0x8b8 + (chain) * 4)</u></td></tr>
<tr><th id="754">754</th><td><u>#define <dfn class="macro" id="_M/R92C_FPGA1_RFMOD" data-ref="_M/R92C_FPGA1_RFMOD">R92C_FPGA1_RFMOD</dfn>		0x900</u></td></tr>
<tr><th id="755">755</th><td><u>#define <dfn class="macro" id="_M/R92C_FPGA1_TXINFO" data-ref="_M/R92C_FPGA1_TXINFO">R92C_FPGA1_TXINFO</dfn>		0x90c</u></td></tr>
<tr><th id="756">756</th><td><u>#define <dfn class="macro" id="_M/R92C_CCK0_SYSTEM" data-ref="_M/R92C_CCK0_SYSTEM">R92C_CCK0_SYSTEM</dfn>		0xa00</u></td></tr>
<tr><th id="757">757</th><td><u>#define <dfn class="macro" id="_M/R92C_CCK0_AFESETTING" data-ref="_M/R92C_CCK0_AFESETTING">R92C_CCK0_AFESETTING</dfn>		0xa04</u></td></tr>
<tr><th id="758">758</th><td><u>#define <dfn class="macro" id="_M/R92C_CONFIG_ANT_A" data-ref="_M/R92C_CONFIG_ANT_A">R92C_CONFIG_ANT_A</dfn>		0xb68</u></td></tr>
<tr><th id="759">759</th><td><u>#define <dfn class="macro" id="_M/R92C_CONFIG_ANT_B" data-ref="_M/R92C_CONFIG_ANT_B">R92C_CONFIG_ANT_B</dfn>		0xb6c</u></td></tr>
<tr><th id="760">760</th><td><u>#define <dfn class="macro" id="_M/R92C_OFDM0_TRXPATHENA" data-ref="_M/R92C_OFDM0_TRXPATHENA">R92C_OFDM0_TRXPATHENA</dfn>		0xc04</u></td></tr>
<tr><th id="761">761</th><td><u>#define <dfn class="macro" id="_M/R92C_OFDM0_TRMUXPAR" data-ref="_M/R92C_OFDM0_TRMUXPAR">R92C_OFDM0_TRMUXPAR</dfn>		0xc08</u></td></tr>
<tr><th id="762">762</th><td><u>#define <dfn class="macro" id="_M/R92C_OFDM0_RXIQIMBALANCE" data-ref="_M/R92C_OFDM0_RXIQIMBALANCE">R92C_OFDM0_RXIQIMBALANCE</dfn>(chain)	(0xc14 + (chain) * 8)</u></td></tr>
<tr><th id="763">763</th><td><u>#define <dfn class="macro" id="_M/R92C_OFDM0_ECCATHRESHOLD" data-ref="_M/R92C_OFDM0_ECCATHRESHOLD">R92C_OFDM0_ECCATHRESHOLD</dfn>	0xc4c</u></td></tr>
<tr><th id="764">764</th><td><u>#define <dfn class="macro" id="_M/R92C_OFDM0_AGCCORE1" data-ref="_M/R92C_OFDM0_AGCCORE1">R92C_OFDM0_AGCCORE1</dfn>(chain)	(0xc50 + (chain) * 8)</u></td></tr>
<tr><th id="765">765</th><td><u>#define <dfn class="macro" id="_M/R92C_OFDM0_AGCPARAM1" data-ref="_M/R92C_OFDM0_AGCPARAM1">R92C_OFDM0_AGCPARAM1</dfn>		0xc70</u></td></tr>
<tr><th id="766">766</th><td><u>#define <dfn class="macro" id="_M/R92C_OFDM0_AGCRSSITABLE" data-ref="_M/R92C_OFDM0_AGCRSSITABLE">R92C_OFDM0_AGCRSSITABLE</dfn>		0xc78</u></td></tr>
<tr><th id="767">767</th><td><u>#define <dfn class="macro" id="_M/R92C_OFDM0_HTSTFAGC" data-ref="_M/R92C_OFDM0_HTSTFAGC">R92C_OFDM0_HTSTFAGC</dfn>		0xc7c</u></td></tr>
<tr><th id="768">768</th><td><u>#define <dfn class="macro" id="_M/R92C_OFDM0_TXIQIMBALANCE" data-ref="_M/R92C_OFDM0_TXIQIMBALANCE">R92C_OFDM0_TXIQIMBALANCE</dfn>(chain)	(0xc80 + (chain) * 8)</u></td></tr>
<tr><th id="769">769</th><td><u>#define <dfn class="macro" id="_M/R92C_OFDM0_TXAFE" data-ref="_M/R92C_OFDM0_TXAFE">R92C_OFDM0_TXAFE</dfn>(chain)		(0xc94 + (chain) * 8)</u></td></tr>
<tr><th id="770">770</th><td><u>#define <dfn class="macro" id="_M/R92C_OFDM0_RXIQEXTANTA" data-ref="_M/R92C_OFDM0_RXIQEXTANTA">R92C_OFDM0_RXIQEXTANTA</dfn>		0xca0</u></td></tr>
<tr><th id="771">771</th><td><u>#define <dfn class="macro" id="_M/R92C_OFDM1_LSTF" data-ref="_M/R92C_OFDM1_LSTF">R92C_OFDM1_LSTF</dfn>			0xd00</u></td></tr>
<tr><th id="772">772</th><td><u>#define <dfn class="macro" id="_M/R92C_FPGA0_IQK" data-ref="_M/R92C_FPGA0_IQK">R92C_FPGA0_IQK</dfn>			0xe28</u></td></tr>
<tr><th id="773">773</th><td><u>#define <dfn class="macro" id="_M/R92C_TX_IQK" data-ref="_M/R92C_TX_IQK">R92C_TX_IQK</dfn>			0xe40</u></td></tr>
<tr><th id="774">774</th><td><u>#define <dfn class="macro" id="_M/R92C_RX_IQK" data-ref="_M/R92C_RX_IQK">R92C_RX_IQK</dfn>			0xe44</u></td></tr>
<tr><th id="775">775</th><td><u>#define <dfn class="macro" id="_M/R92C_BLUETOOTH" data-ref="_M/R92C_BLUETOOTH">R92C_BLUETOOTH</dfn>			0xe6c</u></td></tr>
<tr><th id="776">776</th><td><u>#define <dfn class="macro" id="_M/R92C_RX_WAIT_CCA" data-ref="_M/R92C_RX_WAIT_CCA">R92C_RX_WAIT_CCA</dfn>		0xe70</u></td></tr>
<tr><th id="777">777</th><td><u>#define <dfn class="macro" id="_M/R92C_TX_CCK_RFON" data-ref="_M/R92C_TX_CCK_RFON">R92C_TX_CCK_RFON</dfn>		0xe74</u></td></tr>
<tr><th id="778">778</th><td><u>#define <dfn class="macro" id="_M/R92C_TX_CCK_BBON" data-ref="_M/R92C_TX_CCK_BBON">R92C_TX_CCK_BBON</dfn>		0xe78</u></td></tr>
<tr><th id="779">779</th><td><u>#define <dfn class="macro" id="_M/R92C_TX_OFDM_RFON" data-ref="_M/R92C_TX_OFDM_RFON">R92C_TX_OFDM_RFON</dfn>		0xe7c</u></td></tr>
<tr><th id="780">780</th><td><u>#define <dfn class="macro" id="_M/R92C_TX_OFDM_BBON" data-ref="_M/R92C_TX_OFDM_BBON">R92C_TX_OFDM_BBON</dfn>		0xe80</u></td></tr>
<tr><th id="781">781</th><td><u>#define <dfn class="macro" id="_M/R92C_TX_TO_RX" data-ref="_M/R92C_TX_TO_RX">R92C_TX_TO_RX</dfn>			0xe84</u></td></tr>
<tr><th id="782">782</th><td><u>#define <dfn class="macro" id="_M/R92C_TX_TO_TX" data-ref="_M/R92C_TX_TO_TX">R92C_TX_TO_TX</dfn>			0xe88</u></td></tr>
<tr><th id="783">783</th><td><u>#define <dfn class="macro" id="_M/R92C_RX_CCK" data-ref="_M/R92C_RX_CCK">R92C_RX_CCK</dfn>			0xe8c</u></td></tr>
<tr><th id="784">784</th><td><u>#define <dfn class="macro" id="_M/R92C_RX_OFDM" data-ref="_M/R92C_RX_OFDM">R92C_RX_OFDM</dfn>			0xed0</u></td></tr>
<tr><th id="785">785</th><td><u>#define <dfn class="macro" id="_M/R92C_RX_WAIT_RIFS" data-ref="_M/R92C_RX_WAIT_RIFS">R92C_RX_WAIT_RIFS</dfn>		0xed4</u></td></tr>
<tr><th id="786">786</th><td><u>#define <dfn class="macro" id="_M/R92C_RX_TO_RX" data-ref="_M/R92C_RX_TO_RX">R92C_RX_TO_RX</dfn>			0xed8</u></td></tr>
<tr><th id="787">787</th><td><u>#define <dfn class="macro" id="_M/R92C_STANDBY" data-ref="_M/R92C_STANDBY">R92C_STANDBY</dfn>			0xedc</u></td></tr>
<tr><th id="788">788</th><td><u>#define <dfn class="macro" id="_M/R92C_SLEEP" data-ref="_M/R92C_SLEEP">R92C_SLEEP</dfn>			0xee0</u></td></tr>
<tr><th id="789">789</th><td><u>#define <dfn class="macro" id="_M/R92C_PMPD_ANAEN" data-ref="_M/R92C_PMPD_ANAEN">R92C_PMPD_ANAEN</dfn>			0xeec</u></td></tr>
<tr><th id="790">790</th><td></td></tr>
<tr><th id="791">791</th><td><i>/* Bits for R92C_FPGA[01]_RFMOD. */</i></td></tr>
<tr><th id="792">792</th><td><u>#define <dfn class="macro" id="_M/R92C_RFMOD_40MHZ" data-ref="_M/R92C_RFMOD_40MHZ">R92C_RFMOD_40MHZ</dfn>	0x00000001</u></td></tr>
<tr><th id="793">793</th><td><u>#define <dfn class="macro" id="_M/R92C_RFMOD_JAPAN" data-ref="_M/R92C_RFMOD_JAPAN">R92C_RFMOD_JAPAN</dfn>	0x00000002</u></td></tr>
<tr><th id="794">794</th><td><u>#define <dfn class="macro" id="_M/R92C_RFMOD_CCK_TXSC" data-ref="_M/R92C_RFMOD_CCK_TXSC">R92C_RFMOD_CCK_TXSC</dfn>	0x00000030</u></td></tr>
<tr><th id="795">795</th><td><u>#define <dfn class="macro" id="_M/R92C_RFMOD_CCK_EN" data-ref="_M/R92C_RFMOD_CCK_EN">R92C_RFMOD_CCK_EN</dfn>	0x01000000</u></td></tr>
<tr><th id="796">796</th><td><u>#define <dfn class="macro" id="_M/R92C_RFMOD_OFDM_EN" data-ref="_M/R92C_RFMOD_OFDM_EN">R92C_RFMOD_OFDM_EN</dfn>	0x02000000</u></td></tr>
<tr><th id="797">797</th><td></td></tr>
<tr><th id="798">798</th><td><i>/* Bits for R92C_HSSI_PARAM1(i). */</i></td></tr>
<tr><th id="799">799</th><td><u>#define <dfn class="macro" id="_M/R92C_HSSI_PARAM1_PI" data-ref="_M/R92C_HSSI_PARAM1_PI">R92C_HSSI_PARAM1_PI</dfn>	0x00000100</u></td></tr>
<tr><th id="800">800</th><td></td></tr>
<tr><th id="801">801</th><td><i>/* Bits for R92C_HSSI_PARAM2(i). */</i></td></tr>
<tr><th id="802">802</th><td><u>#define <dfn class="macro" id="_M/R92C_HSSI_PARAM2_CCK_HIPWR" data-ref="_M/R92C_HSSI_PARAM2_CCK_HIPWR">R92C_HSSI_PARAM2_CCK_HIPWR</dfn>	0x00000200</u></td></tr>
<tr><th id="803">803</th><td><u>#define <dfn class="macro" id="_M/R92C_HSSI_PARAM2_ADDR_LENGTH" data-ref="_M/R92C_HSSI_PARAM2_ADDR_LENGTH">R92C_HSSI_PARAM2_ADDR_LENGTH</dfn>	0x00000400</u></td></tr>
<tr><th id="804">804</th><td><u>#define <dfn class="macro" id="_M/R92C_HSSI_PARAM2_DATA_LENGTH" data-ref="_M/R92C_HSSI_PARAM2_DATA_LENGTH">R92C_HSSI_PARAM2_DATA_LENGTH</dfn>	0x00000800</u></td></tr>
<tr><th id="805">805</th><td><u>#define <dfn class="macro" id="_M/R92C_HSSI_PARAM2_READ_ADDR_M" data-ref="_M/R92C_HSSI_PARAM2_READ_ADDR_M">R92C_HSSI_PARAM2_READ_ADDR_M</dfn>	0x7f800000</u></td></tr>
<tr><th id="806">806</th><td><u>#define <dfn class="macro" id="_M/R92C_HSSI_PARAM2_READ_ADDR_S" data-ref="_M/R92C_HSSI_PARAM2_READ_ADDR_S">R92C_HSSI_PARAM2_READ_ADDR_S</dfn>	23</u></td></tr>
<tr><th id="807">807</th><td><u>#define <dfn class="macro" id="_M/R92C_HSSI_PARAM2_READ_EDGE" data-ref="_M/R92C_HSSI_PARAM2_READ_EDGE">R92C_HSSI_PARAM2_READ_EDGE</dfn>	0x80000000</u></td></tr>
<tr><th id="808">808</th><td></td></tr>
<tr><th id="809">809</th><td><i>/* Bits for R92C_TXAGC_A_CCK1_MCS32. */</i></td></tr>
<tr><th id="810">810</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_A_CCK1_M" data-ref="_M/R92C_TXAGC_A_CCK1_M">R92C_TXAGC_A_CCK1_M</dfn>	0x0000ff00</u></td></tr>
<tr><th id="811">811</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_A_CCK1_S" data-ref="_M/R92C_TXAGC_A_CCK1_S">R92C_TXAGC_A_CCK1_S</dfn>	8</u></td></tr>
<tr><th id="812">812</th><td></td></tr>
<tr><th id="813">813</th><td><i>/* Bits for R92C_TXAGC_B_CCK11_A_CCK2_11. */</i></td></tr>
<tr><th id="814">814</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_B_CCK11_M" data-ref="_M/R92C_TXAGC_B_CCK11_M">R92C_TXAGC_B_CCK11_M</dfn>	0x000000ff</u></td></tr>
<tr><th id="815">815</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_B_CCK11_S" data-ref="_M/R92C_TXAGC_B_CCK11_S">R92C_TXAGC_B_CCK11_S</dfn>	0</u></td></tr>
<tr><th id="816">816</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_A_CCK2_M" data-ref="_M/R92C_TXAGC_A_CCK2_M">R92C_TXAGC_A_CCK2_M</dfn>	0x0000ff00</u></td></tr>
<tr><th id="817">817</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_A_CCK2_S" data-ref="_M/R92C_TXAGC_A_CCK2_S">R92C_TXAGC_A_CCK2_S</dfn>	8</u></td></tr>
<tr><th id="818">818</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_A_CCK55_M" data-ref="_M/R92C_TXAGC_A_CCK55_M">R92C_TXAGC_A_CCK55_M</dfn>	0x00ff0000</u></td></tr>
<tr><th id="819">819</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_A_CCK55_S" data-ref="_M/R92C_TXAGC_A_CCK55_S">R92C_TXAGC_A_CCK55_S</dfn>	16</u></td></tr>
<tr><th id="820">820</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_A_CCK11_M" data-ref="_M/R92C_TXAGC_A_CCK11_M">R92C_TXAGC_A_CCK11_M</dfn>	0xff000000</u></td></tr>
<tr><th id="821">821</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_A_CCK11_S" data-ref="_M/R92C_TXAGC_A_CCK11_S">R92C_TXAGC_A_CCK11_S</dfn>	24</u></td></tr>
<tr><th id="822">822</th><td></td></tr>
<tr><th id="823">823</th><td><i>/* Bits for R92C_TXAGC_B_CCK1_55_MCS32. */</i></td></tr>
<tr><th id="824">824</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_B_CCK1_M" data-ref="_M/R92C_TXAGC_B_CCK1_M">R92C_TXAGC_B_CCK1_M</dfn>	0x0000ff00</u></td></tr>
<tr><th id="825">825</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_B_CCK1_S" data-ref="_M/R92C_TXAGC_B_CCK1_S">R92C_TXAGC_B_CCK1_S</dfn>	8</u></td></tr>
<tr><th id="826">826</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_B_CCK2_M" data-ref="_M/R92C_TXAGC_B_CCK2_M">R92C_TXAGC_B_CCK2_M</dfn>	0x00ff0000</u></td></tr>
<tr><th id="827">827</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_B_CCK2_S" data-ref="_M/R92C_TXAGC_B_CCK2_S">R92C_TXAGC_B_CCK2_S</dfn>	16</u></td></tr>
<tr><th id="828">828</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_B_CCK55_M" data-ref="_M/R92C_TXAGC_B_CCK55_M">R92C_TXAGC_B_CCK55_M</dfn>	0xff000000</u></td></tr>
<tr><th id="829">829</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_B_CCK55_S" data-ref="_M/R92C_TXAGC_B_CCK55_S">R92C_TXAGC_B_CCK55_S</dfn>	24</u></td></tr>
<tr><th id="830">830</th><td></td></tr>
<tr><th id="831">831</th><td><i>/* Bits for R92C_TXAGC_RATE18_06(x). */</i></td></tr>
<tr><th id="832">832</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_RATE06_M" data-ref="_M/R92C_TXAGC_RATE06_M">R92C_TXAGC_RATE06_M</dfn>	0x000000ff</u></td></tr>
<tr><th id="833">833</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_RATE06_S" data-ref="_M/R92C_TXAGC_RATE06_S">R92C_TXAGC_RATE06_S</dfn>	0</u></td></tr>
<tr><th id="834">834</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_RATE09_M" data-ref="_M/R92C_TXAGC_RATE09_M">R92C_TXAGC_RATE09_M</dfn>	0x0000ff00</u></td></tr>
<tr><th id="835">835</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_RATE09_S" data-ref="_M/R92C_TXAGC_RATE09_S">R92C_TXAGC_RATE09_S</dfn>	8</u></td></tr>
<tr><th id="836">836</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_RATE12_M" data-ref="_M/R92C_TXAGC_RATE12_M">R92C_TXAGC_RATE12_M</dfn>	0x00ff0000</u></td></tr>
<tr><th id="837">837</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_RATE12_S" data-ref="_M/R92C_TXAGC_RATE12_S">R92C_TXAGC_RATE12_S</dfn>	16</u></td></tr>
<tr><th id="838">838</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_RATE18_M" data-ref="_M/R92C_TXAGC_RATE18_M">R92C_TXAGC_RATE18_M</dfn>	0xff000000</u></td></tr>
<tr><th id="839">839</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_RATE18_S" data-ref="_M/R92C_TXAGC_RATE18_S">R92C_TXAGC_RATE18_S</dfn>	24</u></td></tr>
<tr><th id="840">840</th><td></td></tr>
<tr><th id="841">841</th><td><i>/* Bits for R92C_TXAGC_RATE54_24(x). */</i></td></tr>
<tr><th id="842">842</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_RATE24_M" data-ref="_M/R92C_TXAGC_RATE24_M">R92C_TXAGC_RATE24_M</dfn>	0x000000ff</u></td></tr>
<tr><th id="843">843</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_RATE24_S" data-ref="_M/R92C_TXAGC_RATE24_S">R92C_TXAGC_RATE24_S</dfn>	0</u></td></tr>
<tr><th id="844">844</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_RATE36_M" data-ref="_M/R92C_TXAGC_RATE36_M">R92C_TXAGC_RATE36_M</dfn>	0x0000ff00</u></td></tr>
<tr><th id="845">845</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_RATE36_S" data-ref="_M/R92C_TXAGC_RATE36_S">R92C_TXAGC_RATE36_S</dfn>	8</u></td></tr>
<tr><th id="846">846</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_RATE48_M" data-ref="_M/R92C_TXAGC_RATE48_M">R92C_TXAGC_RATE48_M</dfn>	0x00ff0000</u></td></tr>
<tr><th id="847">847</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_RATE48_S" data-ref="_M/R92C_TXAGC_RATE48_S">R92C_TXAGC_RATE48_S</dfn>	16</u></td></tr>
<tr><th id="848">848</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_RATE54_M" data-ref="_M/R92C_TXAGC_RATE54_M">R92C_TXAGC_RATE54_M</dfn>	0xff000000</u></td></tr>
<tr><th id="849">849</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_RATE54_S" data-ref="_M/R92C_TXAGC_RATE54_S">R92C_TXAGC_RATE54_S</dfn>	24</u></td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td><i>/* Bits for R92C_TXAGC_MCS03_MCS00(x). */</i></td></tr>
<tr><th id="852">852</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS00_M" data-ref="_M/R92C_TXAGC_MCS00_M">R92C_TXAGC_MCS00_M</dfn>	0x000000ff</u></td></tr>
<tr><th id="853">853</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS00_S" data-ref="_M/R92C_TXAGC_MCS00_S">R92C_TXAGC_MCS00_S</dfn>	0</u></td></tr>
<tr><th id="854">854</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS01_M" data-ref="_M/R92C_TXAGC_MCS01_M">R92C_TXAGC_MCS01_M</dfn>	0x0000ff00</u></td></tr>
<tr><th id="855">855</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS01_S" data-ref="_M/R92C_TXAGC_MCS01_S">R92C_TXAGC_MCS01_S</dfn>	8</u></td></tr>
<tr><th id="856">856</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS02_M" data-ref="_M/R92C_TXAGC_MCS02_M">R92C_TXAGC_MCS02_M</dfn>	0x00ff0000</u></td></tr>
<tr><th id="857">857</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS02_S" data-ref="_M/R92C_TXAGC_MCS02_S">R92C_TXAGC_MCS02_S</dfn>	16</u></td></tr>
<tr><th id="858">858</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS03_M" data-ref="_M/R92C_TXAGC_MCS03_M">R92C_TXAGC_MCS03_M</dfn>	0xff000000</u></td></tr>
<tr><th id="859">859</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS03_S" data-ref="_M/R92C_TXAGC_MCS03_S">R92C_TXAGC_MCS03_S</dfn>	24</u></td></tr>
<tr><th id="860">860</th><td></td></tr>
<tr><th id="861">861</th><td><i>/* Bits for R92C_TXAGC_MCS07_MCS04(x). */</i></td></tr>
<tr><th id="862">862</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS04_M" data-ref="_M/R92C_TXAGC_MCS04_M">R92C_TXAGC_MCS04_M</dfn>	0x000000ff</u></td></tr>
<tr><th id="863">863</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS04_S" data-ref="_M/R92C_TXAGC_MCS04_S">R92C_TXAGC_MCS04_S</dfn>	0</u></td></tr>
<tr><th id="864">864</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS05_M" data-ref="_M/R92C_TXAGC_MCS05_M">R92C_TXAGC_MCS05_M</dfn>	0x0000ff00</u></td></tr>
<tr><th id="865">865</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS05_S" data-ref="_M/R92C_TXAGC_MCS05_S">R92C_TXAGC_MCS05_S</dfn>	8</u></td></tr>
<tr><th id="866">866</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS06_M" data-ref="_M/R92C_TXAGC_MCS06_M">R92C_TXAGC_MCS06_M</dfn>	0x00ff0000</u></td></tr>
<tr><th id="867">867</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS06_S" data-ref="_M/R92C_TXAGC_MCS06_S">R92C_TXAGC_MCS06_S</dfn>	16</u></td></tr>
<tr><th id="868">868</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS07_M" data-ref="_M/R92C_TXAGC_MCS07_M">R92C_TXAGC_MCS07_M</dfn>	0xff000000</u></td></tr>
<tr><th id="869">869</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS07_S" data-ref="_M/R92C_TXAGC_MCS07_S">R92C_TXAGC_MCS07_S</dfn>	24</u></td></tr>
<tr><th id="870">870</th><td></td></tr>
<tr><th id="871">871</th><td><i>/* Bits for R92C_TXAGC_MCS11_MCS08(x). */</i></td></tr>
<tr><th id="872">872</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS08_M" data-ref="_M/R92C_TXAGC_MCS08_M">R92C_TXAGC_MCS08_M</dfn>	0x000000ff</u></td></tr>
<tr><th id="873">873</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS08_S" data-ref="_M/R92C_TXAGC_MCS08_S">R92C_TXAGC_MCS08_S</dfn>	0</u></td></tr>
<tr><th id="874">874</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS09_M" data-ref="_M/R92C_TXAGC_MCS09_M">R92C_TXAGC_MCS09_M</dfn>	0x0000ff00</u></td></tr>
<tr><th id="875">875</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS09_S" data-ref="_M/R92C_TXAGC_MCS09_S">R92C_TXAGC_MCS09_S</dfn>	8</u></td></tr>
<tr><th id="876">876</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS10_M" data-ref="_M/R92C_TXAGC_MCS10_M">R92C_TXAGC_MCS10_M</dfn>	0x00ff0000</u></td></tr>
<tr><th id="877">877</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS10_S" data-ref="_M/R92C_TXAGC_MCS10_S">R92C_TXAGC_MCS10_S</dfn>	16</u></td></tr>
<tr><th id="878">878</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS11_M" data-ref="_M/R92C_TXAGC_MCS11_M">R92C_TXAGC_MCS11_M</dfn>	0xff000000</u></td></tr>
<tr><th id="879">879</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS11_S" data-ref="_M/R92C_TXAGC_MCS11_S">R92C_TXAGC_MCS11_S</dfn>	24</u></td></tr>
<tr><th id="880">880</th><td></td></tr>
<tr><th id="881">881</th><td><i>/* Bits for R92C_TXAGC_MCS15_MCS12(x). */</i></td></tr>
<tr><th id="882">882</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS12_M" data-ref="_M/R92C_TXAGC_MCS12_M">R92C_TXAGC_MCS12_M</dfn>	0x000000ff</u></td></tr>
<tr><th id="883">883</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS12_S" data-ref="_M/R92C_TXAGC_MCS12_S">R92C_TXAGC_MCS12_S</dfn>	0</u></td></tr>
<tr><th id="884">884</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS13_M" data-ref="_M/R92C_TXAGC_MCS13_M">R92C_TXAGC_MCS13_M</dfn>	0x0000ff00</u></td></tr>
<tr><th id="885">885</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS13_S" data-ref="_M/R92C_TXAGC_MCS13_S">R92C_TXAGC_MCS13_S</dfn>	8</u></td></tr>
<tr><th id="886">886</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS14_M" data-ref="_M/R92C_TXAGC_MCS14_M">R92C_TXAGC_MCS14_M</dfn>	0x00ff0000</u></td></tr>
<tr><th id="887">887</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS14_S" data-ref="_M/R92C_TXAGC_MCS14_S">R92C_TXAGC_MCS14_S</dfn>	16</u></td></tr>
<tr><th id="888">888</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS15_M" data-ref="_M/R92C_TXAGC_MCS15_M">R92C_TXAGC_MCS15_M</dfn>	0xff000000</u></td></tr>
<tr><th id="889">889</th><td><u>#define <dfn class="macro" id="_M/R92C_TXAGC_MCS15_S" data-ref="_M/R92C_TXAGC_MCS15_S">R92C_TXAGC_MCS15_S</dfn>	24</u></td></tr>
<tr><th id="890">890</th><td></td></tr>
<tr><th id="891">891</th><td><i>/* Bits for R92C_LSSI_PARAM(i). */</i></td></tr>
<tr><th id="892">892</th><td><u>#define <dfn class="macro" id="_M/R92C_LSSI_PARAM_DATA_M" data-ref="_M/R92C_LSSI_PARAM_DATA_M">R92C_LSSI_PARAM_DATA_M</dfn>	0x000fffff</u></td></tr>
<tr><th id="893">893</th><td><u>#define <dfn class="macro" id="_M/R92C_LSSI_PARAM_DATA_S" data-ref="_M/R92C_LSSI_PARAM_DATA_S">R92C_LSSI_PARAM_DATA_S</dfn>	0</u></td></tr>
<tr><th id="894">894</th><td><u>#define <dfn class="macro" id="_M/R92C_LSSI_PARAM_ADDR_M" data-ref="_M/R92C_LSSI_PARAM_ADDR_M">R92C_LSSI_PARAM_ADDR_M</dfn>	0x03f00000</u></td></tr>
<tr><th id="895">895</th><td><u>#define <dfn class="macro" id="_M/R92C_LSSI_PARAM_ADDR_S" data-ref="_M/R92C_LSSI_PARAM_ADDR_S">R92C_LSSI_PARAM_ADDR_S</dfn>	20</u></td></tr>
<tr><th id="896">896</th><td><u>#define <dfn class="macro" id="_M/R88E_LSSI_PARAM_ADDR_M" data-ref="_M/R88E_LSSI_PARAM_ADDR_M">R88E_LSSI_PARAM_ADDR_M</dfn>	0x0ff00000</u></td></tr>
<tr><th id="897">897</th><td><u>#define <dfn class="macro" id="_M/R88E_LSSI_PARAM_ADDR_S" data-ref="_M/R88E_LSSI_PARAM_ADDR_S">R88E_LSSI_PARAM_ADDR_S</dfn>	20</u></td></tr>
<tr><th id="898">898</th><td></td></tr>
<tr><th id="899">899</th><td><i>/* Bits for R92C_FPGA0_ANAPARAM2. */</i></td></tr>
<tr><th id="900">900</th><td><u>#define <dfn class="macro" id="_M/R92C_FPGA0_ANAPARAM2_CBW20" data-ref="_M/R92C_FPGA0_ANAPARAM2_CBW20">R92C_FPGA0_ANAPARAM2_CBW20</dfn>	0x00000400</u></td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td><i>/* Bits for R92C_LSSI_READBACK(i). */</i></td></tr>
<tr><th id="903">903</th><td><u>#define <dfn class="macro" id="_M/R92C_LSSI_READBACK_DATA_M" data-ref="_M/R92C_LSSI_READBACK_DATA_M">R92C_LSSI_READBACK_DATA_M</dfn>	0x000fffff</u></td></tr>
<tr><th id="904">904</th><td><u>#define <dfn class="macro" id="_M/R92C_LSSI_READBACK_DATA_S" data-ref="_M/R92C_LSSI_READBACK_DATA_S">R92C_LSSI_READBACK_DATA_S</dfn>	0</u></td></tr>
<tr><th id="905">905</th><td></td></tr>
<tr><th id="906">906</th><td><i>/* Bits for R92C_OFDM0_AGCCORE1(i). */</i></td></tr>
<tr><th id="907">907</th><td><u>#define <dfn class="macro" id="_M/R92C_OFDM0_AGCCORE1_GAIN_M" data-ref="_M/R92C_OFDM0_AGCCORE1_GAIN_M">R92C_OFDM0_AGCCORE1_GAIN_M</dfn>	0x0000007f</u></td></tr>
<tr><th id="908">908</th><td><u>#define <dfn class="macro" id="_M/R92C_OFDM0_AGCCORE1_GAIN_S" data-ref="_M/R92C_OFDM0_AGCCORE1_GAIN_S">R92C_OFDM0_AGCCORE1_GAIN_S</dfn>	0</u></td></tr>
<tr><th id="909">909</th><td></td></tr>
<tr><th id="910">910</th><td></td></tr>
<tr><th id="911">911</th><td><i>/*</i></td></tr>
<tr><th id="912">912</th><td><i> * USB registers.</i></td></tr>
<tr><th id="913">913</th><td><i> */</i></td></tr>
<tr><th id="914">914</th><td><u>#define <dfn class="macro" id="_M/R92C_USB_INFO" data-ref="_M/R92C_USB_INFO">R92C_USB_INFO</dfn>			0xfe17</u></td></tr>
<tr><th id="915">915</th><td><u>#define <dfn class="macro" id="_M/R92C_USB_SPECIAL_OPTION" data-ref="_M/R92C_USB_SPECIAL_OPTION">R92C_USB_SPECIAL_OPTION</dfn>		0xfe55</u></td></tr>
<tr><th id="916">916</th><td><u>#define <dfn class="macro" id="_M/R92C_USB_SPECIAL_OPTION" data-ref="_M/R92C_USB_SPECIAL_OPTION">R92C_USB_SPECIAL_OPTION</dfn>		0xfe55</u></td></tr>
<tr><th id="917">917</th><td><u>#define <dfn class="macro" id="_M/R92C_USB_HCPWM" data-ref="_M/R92C_USB_HCPWM">R92C_USB_HCPWM</dfn>			0xfe57</u></td></tr>
<tr><th id="918">918</th><td><u>#define <dfn class="macro" id="_M/R92C_USB_HRPWM" data-ref="_M/R92C_USB_HRPWM">R92C_USB_HRPWM</dfn>			0xfe58</u></td></tr>
<tr><th id="919">919</th><td><u>#define <dfn class="macro" id="_M/R92C_USB_DMA_AGG_TO" data-ref="_M/R92C_USB_DMA_AGG_TO">R92C_USB_DMA_AGG_TO</dfn>		0xfe5b</u></td></tr>
<tr><th id="920">920</th><td><u>#define <dfn class="macro" id="_M/R92C_USB_AGG_TO" data-ref="_M/R92C_USB_AGG_TO">R92C_USB_AGG_TO</dfn>			0xfe5c</u></td></tr>
<tr><th id="921">921</th><td><u>#define <dfn class="macro" id="_M/R92C_USB_AGG_TH" data-ref="_M/R92C_USB_AGG_TH">R92C_USB_AGG_TH</dfn>			0xfe5d</u></td></tr>
<tr><th id="922">922</th><td><u>#define <dfn class="macro" id="_M/R92C_USB_VID" data-ref="_M/R92C_USB_VID">R92C_USB_VID</dfn>			0xfe60</u></td></tr>
<tr><th id="923">923</th><td><u>#define <dfn class="macro" id="_M/R92C_USB_PID" data-ref="_M/R92C_USB_PID">R92C_USB_PID</dfn>			0xfe62</u></td></tr>
<tr><th id="924">924</th><td><u>#define <dfn class="macro" id="_M/R92C_USB_OPTIONAL" data-ref="_M/R92C_USB_OPTIONAL">R92C_USB_OPTIONAL</dfn>		0xfe64</u></td></tr>
<tr><th id="925">925</th><td><u>#define <dfn class="macro" id="_M/R92C_USB_EP" data-ref="_M/R92C_USB_EP">R92C_USB_EP</dfn>			0xfe65</u></td></tr>
<tr><th id="926">926</th><td><u>#define <dfn class="macro" id="_M/R92C_USB_PHY" data-ref="_M/R92C_USB_PHY">R92C_USB_PHY</dfn>			0xfe68	/* XXX: linux-3.7.4(rtlwifi/rtl8192ce/reg.h) has 0xfe66 */</u></td></tr>
<tr><th id="927">927</th><td><u>#define <dfn class="macro" id="_M/R92C_USB_MAC_ADDR" data-ref="_M/R92C_USB_MAC_ADDR">R92C_USB_MAC_ADDR</dfn>		0xfe70</u></td></tr>
<tr><th id="928">928</th><td><u>#define <dfn class="macro" id="_M/R92C_USB_STRING" data-ref="_M/R92C_USB_STRING">R92C_USB_STRING</dfn>			0xfe80</u></td></tr>
<tr><th id="929">929</th><td></td></tr>
<tr><th id="930">930</th><td><i>/* Bits for R92C_USB_SPECIAL_OPTION. */</i></td></tr>
<tr><th id="931">931</th><td><u>#define <dfn class="macro" id="_M/R92C_USB_SPECIAL_OPTION_AGG_EN" data-ref="_M/R92C_USB_SPECIAL_OPTION_AGG_EN">R92C_USB_SPECIAL_OPTION_AGG_EN</dfn>		0x08</u></td></tr>
<tr><th id="932">932</th><td><u>#define <dfn class="macro" id="_M/R92C_USB_SPECIAL_OPTION_INT_BULK_SEL" data-ref="_M/R92C_USB_SPECIAL_OPTION_INT_BULK_SEL">R92C_USB_SPECIAL_OPTION_INT_BULK_SEL</dfn>	0x10</u></td></tr>
<tr><th id="933">933</th><td></td></tr>
<tr><th id="934">934</th><td><i>/* Bits for R92C_USB_EP. */</i></td></tr>
<tr><th id="935">935</th><td><u>#define <dfn class="macro" id="_M/R92C_USB_EP_HQ_M" data-ref="_M/R92C_USB_EP_HQ_M">R92C_USB_EP_HQ_M</dfn>	0x000f</u></td></tr>
<tr><th id="936">936</th><td><u>#define <dfn class="macro" id="_M/R92C_USB_EP_HQ_S" data-ref="_M/R92C_USB_EP_HQ_S">R92C_USB_EP_HQ_S</dfn>	0</u></td></tr>
<tr><th id="937">937</th><td><u>#define <dfn class="macro" id="_M/R92C_USB_EP_NQ_M" data-ref="_M/R92C_USB_EP_NQ_M">R92C_USB_EP_NQ_M</dfn>	0x00f0</u></td></tr>
<tr><th id="938">938</th><td><u>#define <dfn class="macro" id="_M/R92C_USB_EP_NQ_S" data-ref="_M/R92C_USB_EP_NQ_S">R92C_USB_EP_NQ_S</dfn>	4</u></td></tr>
<tr><th id="939">939</th><td><u>#define <dfn class="macro" id="_M/R92C_USB_EP_LQ_M" data-ref="_M/R92C_USB_EP_LQ_M">R92C_USB_EP_LQ_M</dfn>	0x0f00</u></td></tr>
<tr><th id="940">940</th><td><u>#define <dfn class="macro" id="_M/R92C_USB_EP_LQ_S" data-ref="_M/R92C_USB_EP_LQ_S">R92C_USB_EP_LQ_S</dfn>	8</u></td></tr>
<tr><th id="941">941</th><td></td></tr>
<tr><th id="942">942</th><td><i>/* Bits for R92C_RD_CTRL. */</i></td></tr>
<tr><th id="943">943</th><td><u>#define <dfn class="macro" id="_M/R92C_RD_CTRL_DIS_EDCA_CNT_DWN" data-ref="_M/R92C_RD_CTRL_DIS_EDCA_CNT_DWN">R92C_RD_CTRL_DIS_EDCA_CNT_DWN</dfn>	__BIT(11)</u></td></tr>
<tr><th id="944">944</th><td></td></tr>
<tr><th id="945">945</th><td><i>/* Bits for R92C_INIDATA_RATE_SEL. */</i></td></tr>
<tr><th id="946">946</th><td><u>#define <dfn class="macro" id="_M/R92C_RATE_SHORTGI" data-ref="_M/R92C_RATE_SHORTGI">R92C_RATE_SHORTGI</dfn>		__BIT(6)</u></td></tr>
<tr><th id="947">947</th><td></td></tr>
<tr><th id="948">948</th><td></td></tr>
<tr><th id="949">949</th><td><i>/*</i></td></tr>
<tr><th id="950">950</th><td><i> * Firmware base address.</i></td></tr>
<tr><th id="951">951</th><td><i> */</i></td></tr>
<tr><th id="952">952</th><td><u>#define <dfn class="macro" id="_M/R92C_FW_START_ADDR" data-ref="_M/R92C_FW_START_ADDR">R92C_FW_START_ADDR</dfn>	0x1000</u></td></tr>
<tr><th id="953">953</th><td><u>#define <dfn class="macro" id="_M/R92C_FW_PAGE_SIZE" data-ref="_M/R92C_FW_PAGE_SIZE">R92C_FW_PAGE_SIZE</dfn>	4096</u></td></tr>
<tr><th id="954">954</th><td></td></tr>
<tr><th id="955">955</th><td></td></tr>
<tr><th id="956">956</th><td><i>/*</i></td></tr>
<tr><th id="957">957</th><td><i> * RF (6052) registers.</i></td></tr>
<tr><th id="958">958</th><td><i> */</i></td></tr>
<tr><th id="959">959</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_AC" data-ref="_M/R92C_RF_AC">R92C_RF_AC</dfn>		0x00</u></td></tr>
<tr><th id="960">960</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_IQADJ_G" data-ref="_M/R92C_RF_IQADJ_G">R92C_RF_IQADJ_G</dfn>(i)	(0x01 + (i))</u></td></tr>
<tr><th id="961">961</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_POW_TRSW" data-ref="_M/R92C_RF_POW_TRSW">R92C_RF_POW_TRSW</dfn>	0x05</u></td></tr>
<tr><th id="962">962</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_GAIN_RX" data-ref="_M/R92C_RF_GAIN_RX">R92C_RF_GAIN_RX</dfn>		0x06</u></td></tr>
<tr><th id="963">963</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_GAIN_TX" data-ref="_M/R92C_RF_GAIN_TX">R92C_RF_GAIN_TX</dfn>		0x07</u></td></tr>
<tr><th id="964">964</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_TXM_IDAC" data-ref="_M/R92C_RF_TXM_IDAC">R92C_RF_TXM_IDAC</dfn>	0x08</u></td></tr>
<tr><th id="965">965</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_BS_IQGEN" data-ref="_M/R92C_RF_BS_IQGEN">R92C_RF_BS_IQGEN</dfn>	0x0f</u></td></tr>
<tr><th id="966">966</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_MODE1" data-ref="_M/R92C_RF_MODE1">R92C_RF_MODE1</dfn>		0x10</u></td></tr>
<tr><th id="967">967</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_MODE2" data-ref="_M/R92C_RF_MODE2">R92C_RF_MODE2</dfn>		0x11</u></td></tr>
<tr><th id="968">968</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_RX_AGC_HP" data-ref="_M/R92C_RF_RX_AGC_HP">R92C_RF_RX_AGC_HP</dfn>	0x12</u></td></tr>
<tr><th id="969">969</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_TX_AGC" data-ref="_M/R92C_RF_TX_AGC">R92C_RF_TX_AGC</dfn>		0x13</u></td></tr>
<tr><th id="970">970</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_BIAS" data-ref="_M/R92C_RF_BIAS">R92C_RF_BIAS</dfn>		0x14</u></td></tr>
<tr><th id="971">971</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_IPA" data-ref="_M/R92C_RF_IPA">R92C_RF_IPA</dfn>		0x15</u></td></tr>
<tr><th id="972">972</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_POW_ABILITY" data-ref="_M/R92C_RF_POW_ABILITY">R92C_RF_POW_ABILITY</dfn>	0x17</u></td></tr>
<tr><th id="973">973</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_CHNLBW" data-ref="_M/R92C_RF_CHNLBW">R92C_RF_CHNLBW</dfn>		0x18</u></td></tr>
<tr><th id="974">974</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_RX_G1" data-ref="_M/R92C_RF_RX_G1">R92C_RF_RX_G1</dfn>		0x1a</u></td></tr>
<tr><th id="975">975</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_RX_G2" data-ref="_M/R92C_RF_RX_G2">R92C_RF_RX_G2</dfn>		0x1b</u></td></tr>
<tr><th id="976">976</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_RX_BB2" data-ref="_M/R92C_RF_RX_BB2">R92C_RF_RX_BB2</dfn>		0x1c</u></td></tr>
<tr><th id="977">977</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_RX_BB1" data-ref="_M/R92C_RF_RX_BB1">R92C_RF_RX_BB1</dfn>		0x1d</u></td></tr>
<tr><th id="978">978</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_RCK1" data-ref="_M/R92C_RF_RCK1">R92C_RF_RCK1</dfn>		0x1e</u></td></tr>
<tr><th id="979">979</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_RCK2" data-ref="_M/R92C_RF_RCK2">R92C_RF_RCK2</dfn>		0x1f</u></td></tr>
<tr><th id="980">980</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_TX_G" data-ref="_M/R92C_RF_TX_G">R92C_RF_TX_G</dfn>(i)		(0x20 + (i))</u></td></tr>
<tr><th id="981">981</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_TX_BB1" data-ref="_M/R92C_RF_TX_BB1">R92C_RF_TX_BB1</dfn>		0x23</u></td></tr>
<tr><th id="982">982</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_T_METER" data-ref="_M/R92C_RF_T_METER">R92C_RF_T_METER</dfn>		0x24</u></td></tr>
<tr><th id="983">983</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_SYN_G" data-ref="_M/R92C_RF_SYN_G">R92C_RF_SYN_G</dfn>(i)	(0x25 + (i))</u></td></tr>
<tr><th id="984">984</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_RCK_OS" data-ref="_M/R92C_RF_RCK_OS">R92C_RF_RCK_OS</dfn>		0x30</u></td></tr>
<tr><th id="985">985</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_TXPA_G" data-ref="_M/R92C_RF_TXPA_G">R92C_RF_TXPA_G</dfn>(i)	(0x31 + (i))</u></td></tr>
<tr><th id="986">986</th><td></td></tr>
<tr><th id="987">987</th><td><i>/* Bits for R92C_RF_AC. */</i></td></tr>
<tr><th id="988">988</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_AC_MODE_M" data-ref="_M/R92C_RF_AC_MODE_M">R92C_RF_AC_MODE_M</dfn>	0x70000</u></td></tr>
<tr><th id="989">989</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_AC_MODE_S" data-ref="_M/R92C_RF_AC_MODE_S">R92C_RF_AC_MODE_S</dfn>	16</u></td></tr>
<tr><th id="990">990</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_AC_MODE_STANDBY" data-ref="_M/R92C_RF_AC_MODE_STANDBY">R92C_RF_AC_MODE_STANDBY</dfn>	1</u></td></tr>
<tr><th id="991">991</th><td></td></tr>
<tr><th id="992">992</th><td><i>/* Bits for R92C_RF_CHNLBW. */</i></td></tr>
<tr><th id="993">993</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_CHNLBW_CHNL_M" data-ref="_M/R92C_RF_CHNLBW_CHNL_M">R92C_RF_CHNLBW_CHNL_M</dfn>	0x003ff</u></td></tr>
<tr><th id="994">994</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_CHNLBW_CHNL_S" data-ref="_M/R92C_RF_CHNLBW_CHNL_S">R92C_RF_CHNLBW_CHNL_S</dfn>	0</u></td></tr>
<tr><th id="995">995</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_CHNLBW_BW20" data-ref="_M/R92C_RF_CHNLBW_BW20">R92C_RF_CHNLBW_BW20</dfn>	0x00400</u></td></tr>
<tr><th id="996">996</th><td><u>#define <dfn class="macro" id="_M/R88E_RF_CHNLBW_BW20" data-ref="_M/R88E_RF_CHNLBW_BW20">R88E_RF_CHNLBW_BW20</dfn>	0x00c00</u></td></tr>
<tr><th id="997">997</th><td><u>#define <dfn class="macro" id="_M/R92C_RF_CHNLBW_LCSTART" data-ref="_M/R92C_RF_CHNLBW_LCSTART">R92C_RF_CHNLBW_LCSTART</dfn>	0x08000</u></td></tr>
<tr><th id="998">998</th><td></td></tr>
<tr><th id="999">999</th><td></td></tr>
<tr><th id="1000">1000</th><td><i>/*</i></td></tr>
<tr><th id="1001">1001</th><td><i> * CAM entries.</i></td></tr>
<tr><th id="1002">1002</th><td><i> */</i></td></tr>
<tr><th id="1003">1003</th><td><u>#define <dfn class="macro" id="_M/R92C_CAM_ENTRY_COUNT" data-ref="_M/R92C_CAM_ENTRY_COUNT">R92C_CAM_ENTRY_COUNT</dfn>	32</u></td></tr>
<tr><th id="1004">1004</th><td></td></tr>
<tr><th id="1005">1005</th><td><u>#define <dfn class="macro" id="_M/R92C_CAM_CTL0" data-ref="_M/R92C_CAM_CTL0">R92C_CAM_CTL0</dfn>(entry)	((entry) * 8 + 0)</u></td></tr>
<tr><th id="1006">1006</th><td><u>#define <dfn class="macro" id="_M/R92C_CAM_CTL1" data-ref="_M/R92C_CAM_CTL1">R92C_CAM_CTL1</dfn>(entry)	((entry) * 8 + 1)</u></td></tr>
<tr><th id="1007">1007</th><td><u>#define <dfn class="macro" id="_M/R92C_CAM_KEY" data-ref="_M/R92C_CAM_KEY">R92C_CAM_KEY</dfn>(entry, i)	((entry) * 8 + 2 + (i))</u></td></tr>
<tr><th id="1008">1008</th><td></td></tr>
<tr><th id="1009">1009</th><td><i>/* Bits for R92C_CAM_CTL0(i). */</i></td></tr>
<tr><th id="1010">1010</th><td><u>#define <dfn class="macro" id="_M/R92C_CAM_KEYID_M" data-ref="_M/R92C_CAM_KEYID_M">R92C_CAM_KEYID_M</dfn>	0x00000003</u></td></tr>
<tr><th id="1011">1011</th><td><u>#define <dfn class="macro" id="_M/R92C_CAM_KEYID_S" data-ref="_M/R92C_CAM_KEYID_S">R92C_CAM_KEYID_S</dfn>	0</u></td></tr>
<tr><th id="1012">1012</th><td><u>#define <dfn class="macro" id="_M/R92C_CAM_ALGO_M" data-ref="_M/R92C_CAM_ALGO_M">R92C_CAM_ALGO_M</dfn>		0x0000001c</u></td></tr>
<tr><th id="1013">1013</th><td><u>#define <dfn class="macro" id="_M/R92C_CAM_ALGO_S" data-ref="_M/R92C_CAM_ALGO_S">R92C_CAM_ALGO_S</dfn>		2</u></td></tr>
<tr><th id="1014">1014</th><td><u>#define <dfn class="macro" id="_M/R92C_CAM_ALGO_NONE" data-ref="_M/R92C_CAM_ALGO_NONE">R92C_CAM_ALGO_NONE</dfn>	0</u></td></tr>
<tr><th id="1015">1015</th><td><u>#define <dfn class="macro" id="_M/R92C_CAM_ALGO_WEP40" data-ref="_M/R92C_CAM_ALGO_WEP40">R92C_CAM_ALGO_WEP40</dfn>	1</u></td></tr>
<tr><th id="1016">1016</th><td><u>#define <dfn class="macro" id="_M/R92C_CAM_ALGO_TKIP" data-ref="_M/R92C_CAM_ALGO_TKIP">R92C_CAM_ALGO_TKIP</dfn>	2</u></td></tr>
<tr><th id="1017">1017</th><td><u>#define <dfn class="macro" id="_M/R92C_CAM_ALGO_AES" data-ref="_M/R92C_CAM_ALGO_AES">R92C_CAM_ALGO_AES</dfn>	4</u></td></tr>
<tr><th id="1018">1018</th><td><u>#define <dfn class="macro" id="_M/R92C_CAM_ALGO_WEP104" data-ref="_M/R92C_CAM_ALGO_WEP104">R92C_CAM_ALGO_WEP104</dfn>	5</u></td></tr>
<tr><th id="1019">1019</th><td><u>#define <dfn class="macro" id="_M/R92C_CAM_VALID" data-ref="_M/R92C_CAM_VALID">R92C_CAM_VALID</dfn>		0x00008000</u></td></tr>
<tr><th id="1020">1020</th><td><u>#define <dfn class="macro" id="_M/R92C_CAM_MACLO_M" data-ref="_M/R92C_CAM_MACLO_M">R92C_CAM_MACLO_M</dfn>	0xffff0000</u></td></tr>
<tr><th id="1021">1021</th><td><u>#define <dfn class="macro" id="_M/R92C_CAM_MACLO_S" data-ref="_M/R92C_CAM_MACLO_S">R92C_CAM_MACLO_S</dfn>	16</u></td></tr>
<tr><th id="1022">1022</th><td></td></tr>
<tr><th id="1023">1023</th><td><i>/* Rate adaptation modes. */</i></td></tr>
<tr><th id="1024">1024</th><td><u>#define <dfn class="macro" id="_M/R92C_RAID_11BGN" data-ref="_M/R92C_RAID_11BGN">R92C_RAID_11BGN</dfn>	0</u></td></tr>
<tr><th id="1025">1025</th><td><u>#define <dfn class="macro" id="_M/R92C_RAID_11GN" data-ref="_M/R92C_RAID_11GN">R92C_RAID_11GN</dfn>	1</u></td></tr>
<tr><th id="1026">1026</th><td><u>#define <dfn class="macro" id="_M/R92C_RAID_11N" data-ref="_M/R92C_RAID_11N">R92C_RAID_11N</dfn>	3</u></td></tr>
<tr><th id="1027">1027</th><td><u>#define <dfn class="macro" id="_M/R92C_RAID_11BG" data-ref="_M/R92C_RAID_11BG">R92C_RAID_11BG</dfn>	4</u></td></tr>
<tr><th id="1028">1028</th><td><u>#define <dfn class="macro" id="_M/R92C_RAID_11G" data-ref="_M/R92C_RAID_11G">R92C_RAID_11G</dfn>	5	/* "pure" 11g */</u></td></tr>
<tr><th id="1029">1029</th><td><u>#define <dfn class="macro" id="_M/R92C_RAID_11B" data-ref="_M/R92C_RAID_11B">R92C_RAID_11B</dfn>	6</u></td></tr>
<tr><th id="1030">1030</th><td></td></tr>
<tr><th id="1031">1031</th><td></td></tr>
<tr><th id="1032">1032</th><td><i>/* Macros to access unaligned little-endian memory. */</i></td></tr>
<tr><th id="1033">1033</th><td><u>#define <dfn class="macro" id="_M/LE_READ_2" data-ref="_M/LE_READ_2">LE_READ_2</dfn>(x)	((x)[0] | ((x)[1] &lt;&lt; 8))</u></td></tr>
<tr><th id="1034">1034</th><td><u>#define <dfn class="macro" id="_M/LE_READ_4" data-ref="_M/LE_READ_4">LE_READ_4</dfn>(x)	((x)[0] | ((x)[1] &lt;&lt; 8) | ((x)[2] &lt;&lt; 16) | ((x)[3] &lt;&lt; 24))</u></td></tr>
<tr><th id="1035">1035</th><td></td></tr>
<tr><th id="1036">1036</th><td><i>/*</i></td></tr>
<tr><th id="1037">1037</th><td><i> * Macros to access subfields in registers.</i></td></tr>
<tr><th id="1038">1038</th><td><i> */</i></td></tr>
<tr><th id="1039">1039</th><td><i>/* Mask and Shift (getter). */</i></td></tr>
<tr><th id="1040">1040</th><td><u>#define <dfn class="macro" id="_M/MS" data-ref="_M/MS">MS</dfn>(val, field)							\</u></td></tr>
<tr><th id="1041">1041</th><td><u>	(((val) &amp; field##_M) &gt;&gt; field##_S)</u></td></tr>
<tr><th id="1042">1042</th><td></td></tr>
<tr><th id="1043">1043</th><td><i>/* Shift and Mask (setter). */</i></td></tr>
<tr><th id="1044">1044</th><td><u>#define <dfn class="macro" id="_M/SM" data-ref="_M/SM">SM</dfn>(field, val)							\</u></td></tr>
<tr><th id="1045">1045</th><td><u>	(((val) &lt;&lt; field##_S) &amp; field##_M)</u></td></tr>
<tr><th id="1046">1046</th><td></td></tr>
<tr><th id="1047">1047</th><td><i>/* Rewrite. */</i></td></tr>
<tr><th id="1048">1048</th><td><u>#define <dfn class="macro" id="_M/RW" data-ref="_M/RW">RW</dfn>(var, field, val)						\</u></td></tr>
<tr><th id="1049">1049</th><td><u>	(((var) &amp; ~field##_M) | SM(field, val))</u></td></tr>
<tr><th id="1050">1050</th><td></td></tr>
<tr><th id="1051">1051</th><td><i>/*</i></td></tr>
<tr><th id="1052">1052</th><td><i> * Firmware image header.</i></td></tr>
<tr><th id="1053">1053</th><td><i> */</i></td></tr>
<tr><th id="1054">1054</th><td><b>struct</b> <dfn class="type def" id="r92c_fw_hdr" title='r92c_fw_hdr' data-ref="r92c_fw_hdr" data-ref-filename="r92c_fw_hdr">r92c_fw_hdr</dfn> {</td></tr>
<tr><th id="1055">1055</th><td>	<i>/* QWORD0 */</i></td></tr>
<tr><th id="1056">1056</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="r92c_fw_hdr::signature" title='r92c_fw_hdr::signature' data-ref="r92c_fw_hdr::signature" data-ref-filename="r92c_fw_hdr..signature">signature</dfn>;</td></tr>
<tr><th id="1057">1057</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_fw_hdr::category" title='r92c_fw_hdr::category' data-ref="r92c_fw_hdr::category" data-ref-filename="r92c_fw_hdr..category">category</dfn>;</td></tr>
<tr><th id="1058">1058</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_fw_hdr::function" title='r92c_fw_hdr::function' data-ref="r92c_fw_hdr::function" data-ref-filename="r92c_fw_hdr..function">function</dfn>;</td></tr>
<tr><th id="1059">1059</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="r92c_fw_hdr::version" title='r92c_fw_hdr::version' data-ref="r92c_fw_hdr::version" data-ref-filename="r92c_fw_hdr..version">version</dfn>;</td></tr>
<tr><th id="1060">1060</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="r92c_fw_hdr::subversion" title='r92c_fw_hdr::subversion' data-ref="r92c_fw_hdr::subversion" data-ref-filename="r92c_fw_hdr..subversion">subversion</dfn>;</td></tr>
<tr><th id="1061">1061</th><td>	<i>/* QWORD1 */</i></td></tr>
<tr><th id="1062">1062</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_fw_hdr::month" title='r92c_fw_hdr::month' data-ref="r92c_fw_hdr::month" data-ref-filename="r92c_fw_hdr..month">month</dfn>;</td></tr>
<tr><th id="1063">1063</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_fw_hdr::date" title='r92c_fw_hdr::date' data-ref="r92c_fw_hdr::date" data-ref-filename="r92c_fw_hdr..date">date</dfn>;</td></tr>
<tr><th id="1064">1064</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_fw_hdr::hour" title='r92c_fw_hdr::hour' data-ref="r92c_fw_hdr::hour" data-ref-filename="r92c_fw_hdr..hour">hour</dfn>;</td></tr>
<tr><th id="1065">1065</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_fw_hdr::minute" title='r92c_fw_hdr::minute' data-ref="r92c_fw_hdr::minute" data-ref-filename="r92c_fw_hdr..minute">minute</dfn>;</td></tr>
<tr><th id="1066">1066</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="r92c_fw_hdr::ramcodesize" title='r92c_fw_hdr::ramcodesize' data-ref="r92c_fw_hdr::ramcodesize" data-ref-filename="r92c_fw_hdr..ramcodesize">ramcodesize</dfn>;</td></tr>
<tr><th id="1067">1067</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="r92c_fw_hdr::reserved2" title='r92c_fw_hdr::reserved2' data-ref="r92c_fw_hdr::reserved2" data-ref-filename="r92c_fw_hdr..reserved2">reserved2</dfn>;</td></tr>
<tr><th id="1068">1068</th><td>	<i>/* QWORD2 */</i></td></tr>
<tr><th id="1069">1069</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_fw_hdr::svnidx" title='r92c_fw_hdr::svnidx' data-ref="r92c_fw_hdr::svnidx" data-ref-filename="r92c_fw_hdr..svnidx">svnidx</dfn>;</td></tr>
<tr><th id="1070">1070</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_fw_hdr::reserved3" title='r92c_fw_hdr::reserved3' data-ref="r92c_fw_hdr::reserved3" data-ref-filename="r92c_fw_hdr..reserved3">reserved3</dfn>;</td></tr>
<tr><th id="1071">1071</th><td>	<i>/* QWORD3 */</i></td></tr>
<tr><th id="1072">1072</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_fw_hdr::reserved4" title='r92c_fw_hdr::reserved4' data-ref="r92c_fw_hdr::reserved4" data-ref-filename="r92c_fw_hdr..reserved4">reserved4</dfn>;</td></tr>
<tr><th id="1073">1073</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_fw_hdr::reserved5" title='r92c_fw_hdr::reserved5' data-ref="r92c_fw_hdr::reserved5" data-ref-filename="r92c_fw_hdr..reserved5">reserved5</dfn>;</td></tr>
<tr><th id="1074">1074</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1075">1075</th><td></td></tr>
<tr><th id="1076">1076</th><td><i>/*</i></td></tr>
<tr><th id="1077">1077</th><td><i> * Host to firmware commands.</i></td></tr>
<tr><th id="1078">1078</th><td><i> */</i></td></tr>
<tr><th id="1079">1079</th><td><b>struct</b> <dfn class="type def" id="r92c_fw_cmd" title='r92c_fw_cmd' data-ref="r92c_fw_cmd" data-ref-filename="r92c_fw_cmd">r92c_fw_cmd</dfn> {</td></tr>
<tr><th id="1080">1080</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="r92c_fw_cmd::id" title='r92c_fw_cmd::id' data-ref="r92c_fw_cmd::id" data-ref-filename="r92c_fw_cmd..id">id</dfn>;</td></tr>
<tr><th id="1081">1081</th><td><u>#define <dfn class="macro" id="_M/R92C_CMD_AP_OFFLOAD" data-ref="_M/R92C_CMD_AP_OFFLOAD">R92C_CMD_AP_OFFLOAD</dfn>		0</u></td></tr>
<tr><th id="1082">1082</th><td><u>#define <dfn class="macro" id="_M/R92C_CMD_SET_PWRMODE" data-ref="_M/R92C_CMD_SET_PWRMODE">R92C_CMD_SET_PWRMODE</dfn>		1</u></td></tr>
<tr><th id="1083">1083</th><td><u>#define <dfn class="macro" id="_M/R92C_CMD_JOINBSS_RPT" data-ref="_M/R92C_CMD_JOINBSS_RPT">R92C_CMD_JOINBSS_RPT</dfn>		2</u></td></tr>
<tr><th id="1084">1084</th><td><u>#define <dfn class="macro" id="_M/R92C_CMD_RSVD_PAGE" data-ref="_M/R92C_CMD_RSVD_PAGE">R92C_CMD_RSVD_PAGE</dfn>		3</u></td></tr>
<tr><th id="1085">1085</th><td><u>#define <dfn class="macro" id="_M/R92C_CMD_RSSI" data-ref="_M/R92C_CMD_RSSI">R92C_CMD_RSSI</dfn>			4</u></td></tr>
<tr><th id="1086">1086</th><td><u>#define <dfn class="macro" id="_M/R92C_CMD_RSSI_SETTING" data-ref="_M/R92C_CMD_RSSI_SETTING">R92C_CMD_RSSI_SETTING</dfn>		5</u></td></tr>
<tr><th id="1087">1087</th><td><u>#define <dfn class="macro" id="_M/R92C_CMD_MACID_CONFIG" data-ref="_M/R92C_CMD_MACID_CONFIG">R92C_CMD_MACID_CONFIG</dfn>		6</u></td></tr>
<tr><th id="1088">1088</th><td><u>#define <dfn class="macro" id="_M/R92C_CMD_MACID_PS_MODE" data-ref="_M/R92C_CMD_MACID_PS_MODE">R92C_CMD_MACID_PS_MODE</dfn>		7</u></td></tr>
<tr><th id="1089">1089</th><td><u>#define <dfn class="macro" id="_M/R92C_CMD_P2P_PS_OFFLOAD" data-ref="_M/R92C_CMD_P2P_PS_OFFLOAD">R92C_CMD_P2P_PS_OFFLOAD</dfn>		8</u></td></tr>
<tr><th id="1090">1090</th><td><u>#define <dfn class="macro" id="_M/R92C_CMD_SELECTIVE_SUSPEND" data-ref="_M/R92C_CMD_SELECTIVE_SUSPEND">R92C_CMD_SELECTIVE_SUSPEND</dfn>	9</u></td></tr>
<tr><th id="1091">1091</th><td><u>#define <dfn class="macro" id="_M/R92C_CMD_USB_SUSPEND" data-ref="_M/R92C_CMD_USB_SUSPEND">R92C_CMD_USB_SUSPEND</dfn>		43</u></td></tr>
<tr><th id="1092">1092</th><td><u>#define <dfn class="macro" id="_M/R92C_CMD_FLAG_EXT" data-ref="_M/R92C_CMD_FLAG_EXT">R92C_CMD_FLAG_EXT</dfn>		0x80</u></td></tr>
<tr><th id="1093">1093</th><td></td></tr>
<tr><th id="1094">1094</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="r92c_fw_cmd::msg" title='r92c_fw_cmd::msg' data-ref="r92c_fw_cmd::msg" data-ref-filename="r92c_fw_cmd..msg">msg</dfn>[<var>5</var>];</td></tr>
<tr><th id="1095">1095</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1096">1096</th><td></td></tr>
<tr><th id="1097">1097</th><td><i>/* Structure for R92C_CMD_RSSI_SETTING. */</i></td></tr>
<tr><th id="1098">1098</th><td><b>struct</b> <dfn class="type def" id="r92c_fw_cmd_rssi" title='r92c_fw_cmd_rssi' data-ref="r92c_fw_cmd_rssi" data-ref-filename="r92c_fw_cmd_rssi">r92c_fw_cmd_rssi</dfn> {</td></tr>
<tr><th id="1099">1099</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="r92c_fw_cmd_rssi::macid" title='r92c_fw_cmd_rssi::macid' data-ref="r92c_fw_cmd_rssi::macid" data-ref-filename="r92c_fw_cmd_rssi..macid">macid</dfn>;</td></tr>
<tr><th id="1100">1100</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="r92c_fw_cmd_rssi::reserved" title='r92c_fw_cmd_rssi::reserved' data-ref="r92c_fw_cmd_rssi::reserved" data-ref-filename="r92c_fw_cmd_rssi..reserved">reserved</dfn>;</td></tr>
<tr><th id="1101">1101</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="r92c_fw_cmd_rssi::pwdb" title='r92c_fw_cmd_rssi::pwdb' data-ref="r92c_fw_cmd_rssi::pwdb" data-ref-filename="r92c_fw_cmd_rssi..pwdb">pwdb</dfn>;</td></tr>
<tr><th id="1102">1102</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1103">1103</th><td></td></tr>
<tr><th id="1104">1104</th><td><i>/* Structure for R92C_CMD_MACID_CONFIG. */</i></td></tr>
<tr><th id="1105">1105</th><td><b>struct</b> <dfn class="type def" id="r92c_fw_cmd_macid_cfg" title='r92c_fw_cmd_macid_cfg' data-ref="r92c_fw_cmd_macid_cfg" data-ref-filename="r92c_fw_cmd_macid_cfg">r92c_fw_cmd_macid_cfg</dfn> {</td></tr>
<tr><th id="1106">1106</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_fw_cmd_macid_cfg::mask" title='r92c_fw_cmd_macid_cfg::mask' data-ref="r92c_fw_cmd_macid_cfg::mask" data-ref-filename="r92c_fw_cmd_macid_cfg..mask">mask</dfn>;</td></tr>
<tr><th id="1107">1107</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_fw_cmd_macid_cfg::macid" title='r92c_fw_cmd_macid_cfg::macid' data-ref="r92c_fw_cmd_macid_cfg::macid" data-ref-filename="r92c_fw_cmd_macid_cfg..macid">macid</dfn>;</td></tr>
<tr><th id="1108">1108</th><td><u>#define <dfn class="macro" id="_M/RTWN_MACID_BSS" data-ref="_M/RTWN_MACID_BSS">RTWN_MACID_BSS</dfn>		0</u></td></tr>
<tr><th id="1109">1109</th><td><u>#define <dfn class="macro" id="_M/RTWN_MACID_BC" data-ref="_M/RTWN_MACID_BC">RTWN_MACID_BC</dfn>		4	/* Broadcast. */</u></td></tr>
<tr><th id="1110">1110</th><td><u>#define <dfn class="macro" id="_M/RTWN_MACID_VALID" data-ref="_M/RTWN_MACID_VALID">RTWN_MACID_VALID</dfn>	0x80</u></td></tr>
<tr><th id="1111">1111</th><td><u>#define <dfn class="macro" id="_M/RTWN_MACID_SHORTGI" data-ref="_M/RTWN_MACID_SHORTGI">RTWN_MACID_SHORTGI</dfn>	0x20</u></td></tr>
<tr><th id="1112">1112</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1113">1113</th><td></td></tr>
<tr><th id="1114">1114</th><td><i>/* Structure for R92C_CMD_SET_PWRMODE. */</i></td></tr>
<tr><th id="1115">1115</th><td><b>struct</b> <dfn class="type def" id="r92c_fw_cmd_setpwrmode" title='r92c_fw_cmd_setpwrmode' data-ref="r92c_fw_cmd_setpwrmode" data-ref-filename="r92c_fw_cmd_setpwrmode">r92c_fw_cmd_setpwrmode</dfn> {</td></tr>
<tr><th id="1116">1116</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="r92c_fw_cmd_setpwrmode::mode" title='r92c_fw_cmd_setpwrmode::mode' data-ref="r92c_fw_cmd_setpwrmode::mode" data-ref-filename="r92c_fw_cmd_setpwrmode..mode">mode</dfn>;</td></tr>
<tr><th id="1117">1117</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="r92c_fw_cmd_setpwrmode::smartps" title='r92c_fw_cmd_setpwrmode::smartps' data-ref="r92c_fw_cmd_setpwrmode::smartps" data-ref-filename="r92c_fw_cmd_setpwrmode..smartps">smartps</dfn>;</td></tr>
<tr><th id="1118">1118</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="r92c_fw_cmd_setpwrmode::bcn_time" title='r92c_fw_cmd_setpwrmode::bcn_time' data-ref="r92c_fw_cmd_setpwrmode::bcn_time" data-ref-filename="r92c_fw_cmd_setpwrmode..bcn_time">bcn_time</dfn>;	<i>/* 100ms increments */</i></td></tr>
<tr><th id="1119">1119</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1120">1120</th><td></td></tr>
<tr><th id="1121">1121</th><td><u>#define <dfn class="macro" id="_M/R92E_CMD_KEEP_ALIVE" data-ref="_M/R92E_CMD_KEEP_ALIVE">R92E_CMD_KEEP_ALIVE</dfn>	0x03</u></td></tr>
<tr><th id="1122">1122</th><td><u>#define <dfn class="macro" id="_M/R92E_CMD_SET_PWRMODE" data-ref="_M/R92E_CMD_SET_PWRMODE">R92E_CMD_SET_PWRMODE</dfn>	0x20</u></td></tr>
<tr><th id="1123">1123</th><td><u>#define <dfn class="macro" id="_M/R92E_CMD_RSSI_REPORT" data-ref="_M/R92E_CMD_RSSI_REPORT">R92E_CMD_RSSI_REPORT</dfn>	0x42</u></td></tr>
<tr><th id="1124">1124</th><td></td></tr>
<tr><th id="1125">1125</th><td><i>/* Structure for R92E_CMD_KEEP_ALIVE. */</i></td></tr>
<tr><th id="1126">1126</th><td><b>struct</b> <dfn class="type def" id="r92e_fw_cmd_keepalive" title='r92e_fw_cmd_keepalive' data-ref="r92e_fw_cmd_keepalive" data-ref-filename="r92e_fw_cmd_keepalive">r92e_fw_cmd_keepalive</dfn> {</td></tr>
<tr><th id="1127">1127</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="r92e_fw_cmd_keepalive::mode" title='r92e_fw_cmd_keepalive::mode' data-ref="r92e_fw_cmd_keepalive::mode" data-ref-filename="r92e_fw_cmd_keepalive..mode">mode</dfn>;</td></tr>
<tr><th id="1128">1128</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="r92e_fw_cmd_keepalive::period" title='r92e_fw_cmd_keepalive::period' data-ref="r92e_fw_cmd_keepalive::period" data-ref-filename="r92e_fw_cmd_keepalive..period">period</dfn>;</td></tr>
<tr><th id="1129">1129</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1130">1130</th><td></td></tr>
<tr><th id="1131">1131</th><td><i>/* Structure for R92E_CMD_SET_PWRMODE. */</i></td></tr>
<tr><th id="1132">1132</th><td><b>struct</b> <dfn class="type def" id="r92e_fw_cmd_setpwrmode" title='r92e_fw_cmd_setpwrmode' data-ref="r92e_fw_cmd_setpwrmode" data-ref-filename="r92e_fw_cmd_setpwrmode">r92e_fw_cmd_setpwrmode</dfn> {</td></tr>
<tr><th id="1133">1133</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="r92e_fw_cmd_setpwrmode::mode" title='r92e_fw_cmd_setpwrmode::mode' data-ref="r92e_fw_cmd_setpwrmode::mode" data-ref-filename="r92e_fw_cmd_setpwrmode..mode">mode</dfn>;</td></tr>
<tr><th id="1134">1134</th><td><u>#define <dfn class="macro" id="_M/FWMODE_ACTIVE" data-ref="_M/FWMODE_ACTIVE">FWMODE_ACTIVE</dfn>		0</u></td></tr>
<tr><th id="1135">1135</th><td><u>#define <dfn class="macro" id="_M/FWMODE_LOW_POWER" data-ref="_M/FWMODE_LOW_POWER">FWMODE_LOW_POWER</dfn>	1</u></td></tr>
<tr><th id="1136">1136</th><td><u>#define <dfn class="macro" id="_M/FWMODE_WMMPS" data-ref="_M/FWMODE_WMMPS">FWMODE_WMMPS</dfn>		2</u></td></tr>
<tr><th id="1137">1137</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="r92e_fw_cmd_setpwrmode::smartps" title='r92e_fw_cmd_setpwrmode::smartps' data-ref="r92e_fw_cmd_setpwrmode::smartps" data-ref-filename="r92e_fw_cmd_setpwrmode..smartps">smartps</dfn>;</td></tr>
<tr><th id="1138">1138</th><td><u>#define <dfn class="macro" id="_M/SRTPS_LOW_POWER" data-ref="_M/SRTPS_LOW_POWER">SRTPS_LOW_POWER</dfn>		0</u></td></tr>
<tr><th id="1139">1139</th><td><u>#define <dfn class="macro" id="_M/SRTPS_POLL" data-ref="_M/SRTPS_POLL">SRTPS_POLL</dfn>		0x10</u></td></tr>
<tr><th id="1140">1140</th><td><u>#define <dfn class="macro" id="_M/SRTPS_WMMPS" data-ref="_M/SRTPS_WMMPS">SRTPS_WMMPS</dfn>		0x20</u></td></tr>
<tr><th id="1141">1141</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="r92e_fw_cmd_setpwrmode::awake_int" title='r92e_fw_cmd_setpwrmode::awake_int' data-ref="r92e_fw_cmd_setpwrmode::awake_int" data-ref-filename="r92e_fw_cmd_setpwrmode..awake_int">awake_int</dfn>;	<i>/* 100ms increments. */</i></td></tr>
<tr><th id="1142">1142</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="r92e_fw_cmd_setpwrmode::all_queue_apsd" title='r92e_fw_cmd_setpwrmode::all_queue_apsd' data-ref="r92e_fw_cmd_setpwrmode::all_queue_apsd" data-ref-filename="r92e_fw_cmd_setpwrmode..all_queue_apsd">all_queue_apsd</dfn>;</td></tr>
<tr><th id="1143">1143</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="r92e_fw_cmd_setpwrmode::pwr_state" title='r92e_fw_cmd_setpwrmode::pwr_state' data-ref="r92e_fw_cmd_setpwrmode::pwr_state" data-ref-filename="r92e_fw_cmd_setpwrmode..pwr_state">pwr_state</dfn>;</td></tr>
<tr><th id="1144">1144</th><td><u>#define <dfn class="macro" id="_M/PS_RFOFF" data-ref="_M/PS_RFOFF">PS_RFOFF</dfn>		0x0</u></td></tr>
<tr><th id="1145">1145</th><td><u>#define <dfn class="macro" id="_M/PS_RFON" data-ref="_M/PS_RFON">PS_RFON</dfn>			0x4</u></td></tr>
<tr><th id="1146">1146</th><td><u>#define <dfn class="macro" id="_M/PS_ALLON" data-ref="_M/PS_ALLON">PS_ALLON</dfn>		0xc</u></td></tr>
<tr><th id="1147">1147</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1148">1148</th><td></td></tr>
<tr><th id="1149">1149</th><td><i>/* Structure for R92E_CMD_RSSI_REPORT. */</i></td></tr>
<tr><th id="1150">1150</th><td><b>struct</b> <dfn class="type def" id="r92e_fw_cmd_rssi" title='r92e_fw_cmd_rssi' data-ref="r92e_fw_cmd_rssi" data-ref-filename="r92e_fw_cmd_rssi">r92e_fw_cmd_rssi</dfn> {</td></tr>
<tr><th id="1151">1151</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="r92e_fw_cmd_rssi::macid" title='r92e_fw_cmd_rssi::macid' data-ref="r92e_fw_cmd_rssi::macid" data-ref-filename="r92e_fw_cmd_rssi..macid">macid</dfn>;</td></tr>
<tr><th id="1152">1152</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="r92e_fw_cmd_rssi::reserved" title='r92e_fw_cmd_rssi::reserved' data-ref="r92e_fw_cmd_rssi::reserved" data-ref-filename="r92e_fw_cmd_rssi..reserved">reserved</dfn>;</td></tr>
<tr><th id="1153">1153</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="r92e_fw_cmd_rssi::pwdb" title='r92e_fw_cmd_rssi::pwdb' data-ref="r92e_fw_cmd_rssi::pwdb" data-ref-filename="r92e_fw_cmd_rssi..pwdb">pwdb</dfn>;</td></tr>
<tr><th id="1154">1154</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="r92e_fw_cmd_rssi::reserved2" title='r92e_fw_cmd_rssi::reserved2' data-ref="r92e_fw_cmd_rssi::reserved2" data-ref-filename="r92e_fw_cmd_rssi..reserved2">reserved2</dfn>;</td></tr>
<tr><th id="1155">1155</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1156">1156</th><td></td></tr>
<tr><th id="1157">1157</th><td></td></tr>
<tr><th id="1158">1158</th><td><i>/*</i></td></tr>
<tr><th id="1159">1159</th><td><i> * RTL8192CU ROM image.</i></td></tr>
<tr><th id="1160">1160</th><td><i> */</i></td></tr>
<tr><th id="1161">1161</th><td><b>struct</b> <dfn class="type def" id="r92c_rom" title='r92c_rom' data-ref="r92c_rom" data-ref-filename="r92c_rom">r92c_rom</dfn> {</td></tr>
<tr><th id="1162">1162</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="r92c_rom::id" title='r92c_rom::id' data-ref="r92c_rom::id" data-ref-filename="r92c_rom..id">id</dfn>;		<i>/* 0x8192 */</i></td></tr>
<tr><th id="1163">1163</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_rom::reserved1" title='r92c_rom::reserved1' data-ref="r92c_rom::reserved1" data-ref-filename="r92c_rom..reserved1">reserved1</dfn>[<var>5</var>];</td></tr>
<tr><th id="1164">1164</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_rom::dbg_sel" title='r92c_rom::dbg_sel' data-ref="r92c_rom::dbg_sel" data-ref-filename="r92c_rom..dbg_sel">dbg_sel</dfn>;</td></tr>
<tr><th id="1165">1165</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="r92c_rom::reserved2" title='r92c_rom::reserved2' data-ref="r92c_rom::reserved2" data-ref-filename="r92c_rom..reserved2">reserved2</dfn>;</td></tr>
<tr><th id="1166">1166</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="r92c_rom::vid" title='r92c_rom::vid' data-ref="r92c_rom::vid" data-ref-filename="r92c_rom..vid">vid</dfn>;</td></tr>
<tr><th id="1167">1167</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="r92c_rom::pid" title='r92c_rom::pid' data-ref="r92c_rom::pid" data-ref-filename="r92c_rom..pid">pid</dfn>;</td></tr>
<tr><th id="1168">1168</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_rom::usb_opt" title='r92c_rom::usb_opt' data-ref="r92c_rom::usb_opt" data-ref-filename="r92c_rom..usb_opt">usb_opt</dfn>;</td></tr>
<tr><th id="1169">1169</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_rom::ep_setting" title='r92c_rom::ep_setting' data-ref="r92c_rom::ep_setting" data-ref-filename="r92c_rom..ep_setting">ep_setting</dfn>;</td></tr>
<tr><th id="1170">1170</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="r92c_rom::reserved3" title='r92c_rom::reserved3' data-ref="r92c_rom::reserved3" data-ref-filename="r92c_rom..reserved3">reserved3</dfn>;</td></tr>
<tr><th id="1171">1171</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_rom::usb_phy" title='r92c_rom::usb_phy' data-ref="r92c_rom::usb_phy" data-ref-filename="r92c_rom..usb_phy">usb_phy</dfn>;</td></tr>
<tr><th id="1172">1172</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_rom::reserved4" title='r92c_rom::reserved4' data-ref="r92c_rom::reserved4" data-ref-filename="r92c_rom..reserved4">reserved4</dfn>[<var>3</var>];</td></tr>
<tr><th id="1173">1173</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_rom::macaddr" title='r92c_rom::macaddr' data-ref="r92c_rom::macaddr" data-ref-filename="r92c_rom..macaddr">macaddr</dfn>[<var>6</var>];</td></tr>
<tr><th id="1174">1174</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_rom::string" title='r92c_rom::string' data-ref="r92c_rom::string" data-ref-filename="r92c_rom..string">string</dfn>[<var>61</var>];	<i>/* "Realtek" */</i></td></tr>
<tr><th id="1175">1175</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_rom::subcustomer_id" title='r92c_rom::subcustomer_id' data-ref="r92c_rom::subcustomer_id" data-ref-filename="r92c_rom..subcustomer_id">subcustomer_id</dfn>;</td></tr>
<tr><th id="1176">1176</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_rom::cck_tx_pwr" title='r92c_rom::cck_tx_pwr' data-ref="r92c_rom::cck_tx_pwr" data-ref-filename="r92c_rom..cck_tx_pwr">cck_tx_pwr</dfn>[<a class="macro" href="#24" title="2" data-ref="_M/R92C_MAX_CHAINS">R92C_MAX_CHAINS</a>][<var>3</var>];</td></tr>
<tr><th id="1177">1177</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_rom::ht40_1s_tx_pwr" title='r92c_rom::ht40_1s_tx_pwr' data-ref="r92c_rom::ht40_1s_tx_pwr" data-ref-filename="r92c_rom..ht40_1s_tx_pwr">ht40_1s_tx_pwr</dfn>[<a class="macro" href="#24" title="2" data-ref="_M/R92C_MAX_CHAINS">R92C_MAX_CHAINS</a>][<var>3</var>];</td></tr>
<tr><th id="1178">1178</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_rom::ht40_2s_tx_pwr_diff" title='r92c_rom::ht40_2s_tx_pwr_diff' data-ref="r92c_rom::ht40_2s_tx_pwr_diff" data-ref-filename="r92c_rom..ht40_2s_tx_pwr_diff">ht40_2s_tx_pwr_diff</dfn>[<var>3</var>];</td></tr>
<tr><th id="1179">1179</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_rom::ht20_tx_pwr_diff" title='r92c_rom::ht20_tx_pwr_diff' data-ref="r92c_rom::ht20_tx_pwr_diff" data-ref-filename="r92c_rom..ht20_tx_pwr_diff">ht20_tx_pwr_diff</dfn>[<var>3</var>];</td></tr>
<tr><th id="1180">1180</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_rom::ofdm_tx_pwr_diff" title='r92c_rom::ofdm_tx_pwr_diff' data-ref="r92c_rom::ofdm_tx_pwr_diff" data-ref-filename="r92c_rom..ofdm_tx_pwr_diff">ofdm_tx_pwr_diff</dfn>[<var>3</var>];</td></tr>
<tr><th id="1181">1181</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_rom::ht40_max_pwr" title='r92c_rom::ht40_max_pwr' data-ref="r92c_rom::ht40_max_pwr" data-ref-filename="r92c_rom..ht40_max_pwr">ht40_max_pwr</dfn>[<var>3</var>];</td></tr>
<tr><th id="1182">1182</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_rom::ht20_max_pwr" title='r92c_rom::ht20_max_pwr' data-ref="r92c_rom::ht20_max_pwr" data-ref-filename="r92c_rom..ht20_max_pwr">ht20_max_pwr</dfn>[<var>3</var>];</td></tr>
<tr><th id="1183">1183</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_rom::xtal_calib" title='r92c_rom::xtal_calib' data-ref="r92c_rom::xtal_calib" data-ref-filename="r92c_rom..xtal_calib">xtal_calib</dfn>;</td></tr>
<tr><th id="1184">1184</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_rom::tssi" title='r92c_rom::tssi' data-ref="r92c_rom::tssi" data-ref-filename="r92c_rom..tssi">tssi</dfn>[<a class="macro" href="#24" title="2" data-ref="_M/R92C_MAX_CHAINS">R92C_MAX_CHAINS</a>];</td></tr>
<tr><th id="1185">1185</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_rom::thermal_meter" title='r92c_rom::thermal_meter' data-ref="r92c_rom::thermal_meter" data-ref-filename="r92c_rom..thermal_meter">thermal_meter</dfn>;</td></tr>
<tr><th id="1186">1186</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_rom::rf_opt1" title='r92c_rom::rf_opt1' data-ref="r92c_rom::rf_opt1" data-ref-filename="r92c_rom..rf_opt1">rf_opt1</dfn>;</td></tr>
<tr><th id="1187">1187</th><td><u>#define <dfn class="macro" id="_M/R92C_ROM_RF1_REGULATORY_M" data-ref="_M/R92C_ROM_RF1_REGULATORY_M">R92C_ROM_RF1_REGULATORY_M</dfn>	0x07</u></td></tr>
<tr><th id="1188">1188</th><td><u>#define <dfn class="macro" id="_M/R92C_ROM_RF1_REGULATORY_S" data-ref="_M/R92C_ROM_RF1_REGULATORY_S">R92C_ROM_RF1_REGULATORY_S</dfn>	0</u></td></tr>
<tr><th id="1189">1189</th><td><u>#define <dfn class="macro" id="_M/R92C_ROM_RF1_BOARD_TYPE_M" data-ref="_M/R92C_ROM_RF1_BOARD_TYPE_M">R92C_ROM_RF1_BOARD_TYPE_M</dfn>	0xe0</u></td></tr>
<tr><th id="1190">1190</th><td><u>#define <dfn class="macro" id="_M/R92C_ROM_RF1_BOARD_TYPE_S" data-ref="_M/R92C_ROM_RF1_BOARD_TYPE_S">R92C_ROM_RF1_BOARD_TYPE_S</dfn>	5</u></td></tr>
<tr><th id="1191">1191</th><td><u>#define <dfn class="macro" id="_M/R92C_BOARD_TYPE_DONGLE" data-ref="_M/R92C_BOARD_TYPE_DONGLE">R92C_BOARD_TYPE_DONGLE</dfn>		0</u></td></tr>
<tr><th id="1192">1192</th><td><u>#define <dfn class="macro" id="_M/R92C_BOARD_TYPE_HIGHPA" data-ref="_M/R92C_BOARD_TYPE_HIGHPA">R92C_BOARD_TYPE_HIGHPA</dfn>		1</u></td></tr>
<tr><th id="1193">1193</th><td><u>#define <dfn class="macro" id="_M/R92C_BOARD_TYPE_MINICARD" data-ref="_M/R92C_BOARD_TYPE_MINICARD">R92C_BOARD_TYPE_MINICARD</dfn>	2</u></td></tr>
<tr><th id="1194">1194</th><td><u>#define <dfn class="macro" id="_M/R92C_BOARD_TYPE_SOLO" data-ref="_M/R92C_BOARD_TYPE_SOLO">R92C_BOARD_TYPE_SOLO</dfn>		3</u></td></tr>
<tr><th id="1195">1195</th><td><u>#define <dfn class="macro" id="_M/R92C_BOARD_TYPE_COMBO" data-ref="_M/R92C_BOARD_TYPE_COMBO">R92C_BOARD_TYPE_COMBO</dfn>		4</u></td></tr>
<tr><th id="1196">1196</th><td></td></tr>
<tr><th id="1197">1197</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_rom::rf_opt2" title='r92c_rom::rf_opt2' data-ref="r92c_rom::rf_opt2" data-ref-filename="r92c_rom..rf_opt2">rf_opt2</dfn>;</td></tr>
<tr><th id="1198">1198</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_rom::rf_opt3" title='r92c_rom::rf_opt3' data-ref="r92c_rom::rf_opt3" data-ref-filename="r92c_rom..rf_opt3">rf_opt3</dfn>;</td></tr>
<tr><th id="1199">1199</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_rom::rf_opt4" title='r92c_rom::rf_opt4' data-ref="r92c_rom::rf_opt4" data-ref-filename="r92c_rom..rf_opt4">rf_opt4</dfn>;</td></tr>
<tr><th id="1200">1200</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_rom::channel_plan" title='r92c_rom::channel_plan' data-ref="r92c_rom::channel_plan" data-ref-filename="r92c_rom..channel_plan">channel_plan</dfn>;</td></tr>
<tr><th id="1201">1201</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_rom::version" title='r92c_rom::version' data-ref="r92c_rom::version" data-ref-filename="r92c_rom..version">version</dfn>;</td></tr>
<tr><th id="1202">1202</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_rom::curstomer_id" title='r92c_rom::curstomer_id' data-ref="r92c_rom::curstomer_id" data-ref-filename="r92c_rom..curstomer_id">curstomer_id</dfn>;</td></tr>
<tr><th id="1203">1203</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1204">1204</th><td></td></tr>
<tr><th id="1205">1205</th><td><b>struct</b> <dfn class="type def" id="r88e_tx_pwr" title='r88e_tx_pwr' data-ref="r88e_tx_pwr" data-ref-filename="r88e_tx_pwr">r88e_tx_pwr</dfn> {</td></tr>
<tr><th id="1206">1206</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_tx_pwr::cck_tx_pwr" title='r88e_tx_pwr::cck_tx_pwr' data-ref="r88e_tx_pwr::cck_tx_pwr" data-ref-filename="r88e_tx_pwr..cck_tx_pwr">cck_tx_pwr</dfn>[<var>6</var>];</td></tr>
<tr><th id="1207">1207</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_tx_pwr::ht40_tx_pwr" title='r88e_tx_pwr::ht40_tx_pwr' data-ref="r88e_tx_pwr::ht40_tx_pwr" data-ref-filename="r88e_tx_pwr..ht40_tx_pwr">ht40_tx_pwr</dfn>[<var>5</var>];</td></tr>
<tr><th id="1208">1208</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_tx_pwr::ht20_ofdm_tx_pwr_diff" title='r88e_tx_pwr::ht20_ofdm_tx_pwr_diff' data-ref="r88e_tx_pwr::ht20_ofdm_tx_pwr_diff" data-ref-filename="r88e_tx_pwr..ht20_ofdm_tx_pwr_diff">ht20_ofdm_tx_pwr_diff</dfn>;</td></tr>
<tr><th id="1209">1209</th><td><u>#define <dfn class="macro" id="_M/R88E_ROM_TXPWR_HT20_DIFF_M" data-ref="_M/R88E_ROM_TXPWR_HT20_DIFF_M">R88E_ROM_TXPWR_HT20_DIFF_M</dfn>	0xf0</u></td></tr>
<tr><th id="1210">1210</th><td><u>#define <dfn class="macro" id="_M/R88E_ROM_TXPWR_HT20_DIFF_S" data-ref="_M/R88E_ROM_TXPWR_HT20_DIFF_S">R88E_ROM_TXPWR_HT20_DIFF_S</dfn>	4</u></td></tr>
<tr><th id="1211">1211</th><td><u>#define <dfn class="macro" id="_M/R88E_ROM_TXPWR_OFDM_DIFF_M" data-ref="_M/R88E_ROM_TXPWR_OFDM_DIFF_M">R88E_ROM_TXPWR_OFDM_DIFF_M</dfn>	0x0f</u></td></tr>
<tr><th id="1212">1212</th><td><u>#define <dfn class="macro" id="_M/R88E_ROM_TXPWR_OFDM_DIFF_S" data-ref="_M/R88E_ROM_TXPWR_OFDM_DIFF_S">R88E_ROM_TXPWR_OFDM_DIFF_S</dfn>	0</u></td></tr>
<tr><th id="1213">1213</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1214">1214</th><td></td></tr>
<tr><th id="1215">1215</th><td><i>/*</i></td></tr>
<tr><th id="1216">1216</th><td><i> * RTL8188EU ROM image.</i></td></tr>
<tr><th id="1217">1217</th><td><i> */</i></td></tr>
<tr><th id="1218">1218</th><td><b>struct</b> <dfn class="type def" id="r88e_rom" title='r88e_rom' data-ref="r88e_rom" data-ref-filename="r88e_rom">r88e_rom</dfn> {</td></tr>
<tr><th id="1219">1219</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>			<dfn class="decl field" id="r88e_rom::reserved1" title='r88e_rom::reserved1' data-ref="r88e_rom::reserved1" data-ref-filename="r88e_rom..reserved1">reserved1</dfn>[<var>16</var>];</td></tr>
<tr><th id="1220">1220</th><td>	<b>struct</b> <a class="type" href="#r88e_tx_pwr" title='r88e_tx_pwr' data-ref="r88e_tx_pwr" data-ref-filename="r88e_tx_pwr">r88e_tx_pwr</a>	<dfn class="decl field" id="r88e_rom::txpwr" title='r88e_rom::txpwr' data-ref="r88e_rom::txpwr" data-ref-filename="r88e_rom..txpwr">txpwr</dfn>;</td></tr>
<tr><th id="1221">1221</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>			<dfn class="decl field" id="r88e_rom::reserved2" title='r88e_rom::reserved2' data-ref="r88e_rom::reserved2" data-ref-filename="r88e_rom..reserved2">reserved2</dfn>[<var>156</var>];</td></tr>
<tr><th id="1222">1222</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>			<dfn class="decl field" id="r88e_rom::channel_plan" title='r88e_rom::channel_plan' data-ref="r88e_rom::channel_plan" data-ref-filename="r88e_rom..channel_plan">channel_plan</dfn>;</td></tr>
<tr><th id="1223">1223</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>			<dfn class="decl field" id="r88e_rom::xtal" title='r88e_rom::xtal' data-ref="r88e_rom::xtal" data-ref-filename="r88e_rom..xtal">xtal</dfn>;</td></tr>
<tr><th id="1224">1224</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>			<dfn class="decl field" id="r88e_rom::thermal_meter" title='r88e_rom::thermal_meter' data-ref="r88e_rom::thermal_meter" data-ref-filename="r88e_rom..thermal_meter">thermal_meter</dfn>;</td></tr>
<tr><th id="1225">1225</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>			<dfn class="decl field" id="r88e_rom::reserved3" title='r88e_rom::reserved3' data-ref="r88e_rom::reserved3" data-ref-filename="r88e_rom..reserved3">reserved3</dfn>[<var>6</var>];</td></tr>
<tr><th id="1226">1226</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>			<dfn class="decl field" id="r88e_rom::rf_board_opt" title='r88e_rom::rf_board_opt' data-ref="r88e_rom::rf_board_opt" data-ref-filename="r88e_rom..rf_board_opt">rf_board_opt</dfn>;</td></tr>
<tr><th id="1227">1227</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>			<dfn class="decl field" id="r88e_rom::rf_feature_opt" title='r88e_rom::rf_feature_opt' data-ref="r88e_rom::rf_feature_opt" data-ref-filename="r88e_rom..rf_feature_opt">rf_feature_opt</dfn>;</td></tr>
<tr><th id="1228">1228</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>			<dfn class="decl field" id="r88e_rom::rf_bt_opt" title='r88e_rom::rf_bt_opt' data-ref="r88e_rom::rf_bt_opt" data-ref-filename="r88e_rom..rf_bt_opt">rf_bt_opt</dfn>;</td></tr>
<tr><th id="1229">1229</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>			<dfn class="decl field" id="r88e_rom::version" title='r88e_rom::version' data-ref="r88e_rom::version" data-ref-filename="r88e_rom..version">version</dfn>;</td></tr>
<tr><th id="1230">1230</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>			<dfn class="decl field" id="r88e_rom::customer_id" title='r88e_rom::customer_id' data-ref="r88e_rom::customer_id" data-ref-filename="r88e_rom..customer_id">customer_id</dfn>;</td></tr>
<tr><th id="1231">1231</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>			<dfn class="decl field" id="r88e_rom::reserved4" title='r88e_rom::reserved4' data-ref="r88e_rom::reserved4" data-ref-filename="r88e_rom..reserved4">reserved4</dfn>[<var>3</var>];</td></tr>
<tr><th id="1232">1232</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>			<dfn class="decl field" id="r88e_rom::rf_ant_opt" title='r88e_rom::rf_ant_opt' data-ref="r88e_rom::rf_ant_opt" data-ref-filename="r88e_rom..rf_ant_opt">rf_ant_opt</dfn>;</td></tr>
<tr><th id="1233">1233</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>			<dfn class="decl field" id="r88e_rom::reserved5" title='r88e_rom::reserved5' data-ref="r88e_rom::reserved5" data-ref-filename="r88e_rom..reserved5">reserved5</dfn>[<var>6</var>];</td></tr>
<tr><th id="1234">1234</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>		<dfn class="decl field" id="r88e_rom::vid" title='r88e_rom::vid' data-ref="r88e_rom::vid" data-ref-filename="r88e_rom..vid">vid</dfn>;</td></tr>
<tr><th id="1235">1235</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>		<dfn class="decl field" id="r88e_rom::pid" title='r88e_rom::pid' data-ref="r88e_rom::pid" data-ref-filename="r88e_rom..pid">pid</dfn>;</td></tr>
<tr><th id="1236">1236</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>			<dfn class="decl field" id="r88e_rom::usb_opt" title='r88e_rom::usb_opt' data-ref="r88e_rom::usb_opt" data-ref-filename="r88e_rom..usb_opt">usb_opt</dfn>;</td></tr>
<tr><th id="1237">1237</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>			<dfn class="decl field" id="r88e_rom::reserved6" title='r88e_rom::reserved6' data-ref="r88e_rom::reserved6" data-ref-filename="r88e_rom..reserved6">reserved6</dfn>[<var>2</var>];</td></tr>
<tr><th id="1238">1238</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>			<dfn class="decl field" id="r88e_rom::macaddr" title='r88e_rom::macaddr' data-ref="r88e_rom::macaddr" data-ref-filename="r88e_rom..macaddr">macaddr</dfn>[<a class="macro" href="../../net80211/ieee80211.h.html#42" title="6" data-ref="_M/IEEE80211_ADDR_LEN">IEEE80211_ADDR_LEN</a>];</td></tr>
<tr><th id="1239">1239</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>			<dfn class="decl field" id="r88e_rom::reserved7" title='r88e_rom::reserved7' data-ref="r88e_rom::reserved7" data-ref-filename="r88e_rom..reserved7">reserved7</dfn>[<var>2</var>];</td></tr>
<tr><th id="1240">1240</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>			<dfn class="decl field" id="r88e_rom::string" title='r88e_rom::string' data-ref="r88e_rom::string" data-ref-filename="r88e_rom..string">string</dfn>[<var>33</var>];	<i>/* "Realtek" */</i></td></tr>
<tr><th id="1241">1241</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>			<dfn class="decl field" id="r88e_rom::reserved8" title='r88e_rom::reserved8' data-ref="r88e_rom::reserved8" data-ref-filename="r88e_rom..reserved8">reserved8</dfn>[<var>256</var>];</td></tr>
<tr><th id="1242">1242</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1243">1243</th><td></td></tr>
<tr><th id="1244">1244</th><td><i>/* Rx PHY descriptor. */</i></td></tr>
<tr><th id="1245">1245</th><td><b>struct</b> <dfn class="type def" id="r92c_rx_phystat" title='r92c_rx_phystat' data-ref="r92c_rx_phystat" data-ref-filename="r92c_rx_phystat">r92c_rx_phystat</dfn> {</td></tr>
<tr><th id="1246">1246</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_rx_phystat::phydw0" title='r92c_rx_phystat::phydw0' data-ref="r92c_rx_phystat::phydw0" data-ref-filename="r92c_rx_phystat..phydw0">phydw0</dfn>;</td></tr>
<tr><th id="1247">1247</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_rx_phystat::phydw1" title='r92c_rx_phystat::phydw1' data-ref="r92c_rx_phystat::phydw1" data-ref-filename="r92c_rx_phystat..phydw1">phydw1</dfn>;</td></tr>
<tr><th id="1248">1248</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_rx_phystat::phydw2" title='r92c_rx_phystat::phydw2' data-ref="r92c_rx_phystat::phydw2" data-ref-filename="r92c_rx_phystat..phydw2">phydw2</dfn>;</td></tr>
<tr><th id="1249">1249</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_rx_phystat::phydw3" title='r92c_rx_phystat::phydw3' data-ref="r92c_rx_phystat::phydw3" data-ref-filename="r92c_rx_phystat..phydw3">phydw3</dfn>;</td></tr>
<tr><th id="1250">1250</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_rx_phystat::phydw4" title='r92c_rx_phystat::phydw4' data-ref="r92c_rx_phystat::phydw4" data-ref-filename="r92c_rx_phystat..phydw4">phydw4</dfn>;</td></tr>
<tr><th id="1251">1251</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_rx_phystat::phydw5" title='r92c_rx_phystat::phydw5' data-ref="r92c_rx_phystat::phydw5" data-ref-filename="r92c_rx_phystat..phydw5">phydw5</dfn>;</td></tr>
<tr><th id="1252">1252</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_rx_phystat::phydw6" title='r92c_rx_phystat::phydw6' data-ref="r92c_rx_phystat::phydw6" data-ref-filename="r92c_rx_phystat..phydw6">phydw6</dfn>;</td></tr>
<tr><th id="1253">1253</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_rx_phystat::phydw7" title='r92c_rx_phystat::phydw7' data-ref="r92c_rx_phystat::phydw7" data-ref-filename="r92c_rx_phystat..phydw7">phydw7</dfn>;</td></tr>
<tr><th id="1254">1254</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(4)))" data-ref="_M/__aligned">__aligned</a>(<var>4</var>);</td></tr>
<tr><th id="1255">1255</th><td></td></tr>
<tr><th id="1256">1256</th><td><b>struct</b> <dfn class="type def" id="r88e_rx_phystat" title='r88e_rx_phystat' data-ref="r88e_rx_phystat" data-ref-filename="r88e_rx_phystat">r88e_rx_phystat</dfn> {</td></tr>
<tr><th id="1257">1257</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_rx_phystat::path_agc" title='r88e_rx_phystat::path_agc' data-ref="r88e_rx_phystat::path_agc" data-ref-filename="r88e_rx_phystat..path_agc">path_agc</dfn>[<var>2</var>];</td></tr>
<tr><th id="1258">1258</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_rx_phystat::ch_corr" title='r88e_rx_phystat::ch_corr' data-ref="r88e_rx_phystat::ch_corr" data-ref-filename="r88e_rx_phystat..ch_corr">ch_corr</dfn>[<var>2</var>];</td></tr>
<tr><th id="1259">1259</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_rx_phystat::sq_rpt" title='r88e_rx_phystat::sq_rpt' data-ref="r88e_rx_phystat::sq_rpt" data-ref-filename="r88e_rx_phystat..sq_rpt">sq_rpt</dfn>;</td></tr>
<tr><th id="1260">1260</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_rx_phystat::agc_rpt" title='r88e_rx_phystat::agc_rpt' data-ref="r88e_rx_phystat::agc_rpt" data-ref-filename="r88e_rx_phystat..agc_rpt">agc_rpt</dfn>;</td></tr>
<tr><th id="1261">1261</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_rx_phystat::rpt_b" title='r88e_rx_phystat::rpt_b' data-ref="r88e_rx_phystat::rpt_b" data-ref-filename="r88e_rx_phystat..rpt_b">rpt_b</dfn>;</td></tr>
<tr><th id="1262">1262</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_rx_phystat::reserved1" title='r88e_rx_phystat::reserved1' data-ref="r88e_rx_phystat::reserved1" data-ref-filename="r88e_rx_phystat..reserved1">reserved1</dfn>;</td></tr>
<tr><th id="1263">1263</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_rx_phystat::noise_power" title='r88e_rx_phystat::noise_power' data-ref="r88e_rx_phystat::noise_power" data-ref-filename="r88e_rx_phystat..noise_power">noise_power</dfn>;</td></tr>
<tr><th id="1264">1264</th><td>	<a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a>		<dfn class="decl field" id="r88e_rx_phystat::path_cfotail" title='r88e_rx_phystat::path_cfotail' data-ref="r88e_rx_phystat::path_cfotail" data-ref-filename="r88e_rx_phystat..path_cfotail">path_cfotail</dfn>[<var>2</var>];</td></tr>
<tr><th id="1265">1265</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_rx_phystat::pcts_mask" title='r88e_rx_phystat::pcts_mask' data-ref="r88e_rx_phystat::pcts_mask" data-ref-filename="r88e_rx_phystat..pcts_mask">pcts_mask</dfn>[<var>2</var>];</td></tr>
<tr><th id="1266">1266</th><td>	<a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a>		<dfn class="decl field" id="r88e_rx_phystat::stream_rxevm" title='r88e_rx_phystat::stream_rxevm' data-ref="r88e_rx_phystat::stream_rxevm" data-ref-filename="r88e_rx_phystat..stream_rxevm">stream_rxevm</dfn>[<var>2</var>];</td></tr>
<tr><th id="1267">1267</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_rx_phystat::path_rxsnr" title='r88e_rx_phystat::path_rxsnr' data-ref="r88e_rx_phystat::path_rxsnr" data-ref-filename="r88e_rx_phystat..path_rxsnr">path_rxsnr</dfn>[<var>2</var>];</td></tr>
<tr><th id="1268">1268</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_rx_phystat::noise_power_db_lsb" title='r88e_rx_phystat::noise_power_db_lsb' data-ref="r88e_rx_phystat::noise_power_db_lsb" data-ref-filename="r88e_rx_phystat..noise_power_db_lsb">noise_power_db_lsb</dfn>;</td></tr>
<tr><th id="1269">1269</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_rx_phystat::reserved2" title='r88e_rx_phystat::reserved2' data-ref="r88e_rx_phystat::reserved2" data-ref-filename="r88e_rx_phystat..reserved2">reserved2</dfn>[<var>3</var>];</td></tr>
<tr><th id="1270">1270</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_rx_phystat::stream_csi" title='r88e_rx_phystat::stream_csi' data-ref="r88e_rx_phystat::stream_csi" data-ref-filename="r88e_rx_phystat..stream_csi">stream_csi</dfn>[<var>2</var>];</td></tr>
<tr><th id="1271">1271</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_rx_phystat::stream_target_csi" title='r88e_rx_phystat::stream_target_csi' data-ref="r88e_rx_phystat::stream_target_csi" data-ref-filename="r88e_rx_phystat..stream_target_csi">stream_target_csi</dfn>[<var>2</var>];</td></tr>
<tr><th id="1272">1272</th><td>	<a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a>		<dfn class="decl field" id="r88e_rx_phystat::sig_evm" title='r88e_rx_phystat::sig_evm' data-ref="r88e_rx_phystat::sig_evm" data-ref-filename="r88e_rx_phystat..sig_evm">sig_evm</dfn>;</td></tr>
<tr><th id="1273">1273</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_rx_phystat::reserved3" title='r88e_rx_phystat::reserved3' data-ref="r88e_rx_phystat::reserved3" data-ref-filename="r88e_rx_phystat..reserved3">reserved3</dfn>;</td></tr>
<tr><th id="1274">1274</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_rx_phystat::reserved4" title='r88e_rx_phystat::reserved4' data-ref="r88e_rx_phystat::reserved4" data-ref-filename="r88e_rx_phystat..reserved4">reserved4</dfn>;</td></tr>
<tr><th id="1275">1275</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1276">1276</th><td></td></tr>
<tr><th id="1277">1277</th><td><i>/* Rx PHY CCK descriptor. */</i></td></tr>
<tr><th id="1278">1278</th><td><b>struct</b> <dfn class="type def" id="r92c_rx_cck" title='r92c_rx_cck' data-ref="r92c_rx_cck" data-ref-filename="r92c_rx_cck">r92c_rx_cck</dfn> {</td></tr>
<tr><th id="1279">1279</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_rx_cck::adc_pwdb" title='r92c_rx_cck::adc_pwdb' data-ref="r92c_rx_cck::adc_pwdb" data-ref-filename="r92c_rx_cck..adc_pwdb">adc_pwdb</dfn>[<var>4</var>];</td></tr>
<tr><th id="1280">1280</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_rx_cck::sq_rpt" title='r92c_rx_cck::sq_rpt' data-ref="r92c_rx_cck::sq_rpt" data-ref-filename="r92c_rx_cck..sq_rpt">sq_rpt</dfn>;</td></tr>
<tr><th id="1281">1281</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_rx_cck::agc_rpt" title='r92c_rx_cck::agc_rpt' data-ref="r92c_rx_cck::agc_rpt" data-ref-filename="r92c_rx_cck..agc_rpt">agc_rpt</dfn>;</td></tr>
<tr><th id="1282">1282</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1283">1283</th><td></td></tr>
<tr><th id="1284">1284</th><td><b>struct</b> <dfn class="type def" id="r88e_rx_cck" title='r88e_rx_cck' data-ref="r88e_rx_cck" data-ref-filename="r88e_rx_cck">r88e_rx_cck</dfn> {</td></tr>
<tr><th id="1285">1285</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_rx_cck::path_agc" title='r88e_rx_cck::path_agc' data-ref="r88e_rx_cck::path_agc" data-ref-filename="r88e_rx_cck..path_agc">path_agc</dfn>[<var>2</var>];</td></tr>
<tr><th id="1286">1286</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_rx_cck::sig_qual" title='r88e_rx_cck::sig_qual' data-ref="r88e_rx_cck::sig_qual" data-ref-filename="r88e_rx_cck..sig_qual">sig_qual</dfn>;</td></tr>
<tr><th id="1287">1287</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_rx_cck::agc_rpt" title='r88e_rx_cck::agc_rpt' data-ref="r88e_rx_cck::agc_rpt" data-ref-filename="r88e_rx_cck..agc_rpt">agc_rpt</dfn>;</td></tr>
<tr><th id="1288">1288</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_rx_cck::rpt_b" title='r88e_rx_cck::rpt_b' data-ref="r88e_rx_cck::rpt_b" data-ref-filename="r88e_rx_cck..rpt_b">rpt_b</dfn>;</td></tr>
<tr><th id="1289">1289</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_rx_cck::reserved1" title='r88e_rx_cck::reserved1' data-ref="r88e_rx_cck::reserved1" data-ref-filename="r88e_rx_cck..reserved1">reserved1</dfn>;</td></tr>
<tr><th id="1290">1290</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_rx_cck::noise_power" title='r88e_rx_cck::noise_power' data-ref="r88e_rx_cck::noise_power" data-ref-filename="r88e_rx_cck..noise_power">noise_power</dfn>;</td></tr>
<tr><th id="1291">1291</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_rx_cck::ath_cfotail" title='r88e_rx_cck::ath_cfotail' data-ref="r88e_rx_cck::ath_cfotail" data-ref-filename="r88e_rx_cck..ath_cfotail">ath_cfotail</dfn>[<var>2</var>];</td></tr>
<tr><th id="1292">1292</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_rx_cck::pcts_mask" title='r88e_rx_cck::pcts_mask' data-ref="r88e_rx_cck::pcts_mask" data-ref-filename="r88e_rx_cck..pcts_mask">pcts_mask</dfn>[<var>2</var>];</td></tr>
<tr><th id="1293">1293</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_rx_cck::stream_rxevm" title='r88e_rx_cck::stream_rxevm' data-ref="r88e_rx_cck::stream_rxevm" data-ref-filename="r88e_rx_cck..stream_rxevm">stream_rxevm</dfn>[<var>2</var>];</td></tr>
<tr><th id="1294">1294</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_rx_cck::path_rxsnr" title='r88e_rx_cck::path_rxsnr' data-ref="r88e_rx_cck::path_rxsnr" data-ref-filename="r88e_rx_cck..path_rxsnr">path_rxsnr</dfn>[<var>2</var>];</td></tr>
<tr><th id="1295">1295</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_rx_cck::noise_power_db_lsb" title='r88e_rx_cck::noise_power_db_lsb' data-ref="r88e_rx_cck::noise_power_db_lsb" data-ref-filename="r88e_rx_cck..noise_power_db_lsb">noise_power_db_lsb</dfn>;</td></tr>
<tr><th id="1296">1296</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_rx_cck::reserved2" title='r88e_rx_cck::reserved2' data-ref="r88e_rx_cck::reserved2" data-ref-filename="r88e_rx_cck..reserved2">reserved2</dfn>[<var>3</var>];</td></tr>
<tr><th id="1297">1297</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_rx_cck::stream_csi" title='r88e_rx_cck::stream_csi' data-ref="r88e_rx_cck::stream_csi" data-ref-filename="r88e_rx_cck..stream_csi">stream_csi</dfn>[<var>2</var>];</td></tr>
<tr><th id="1298">1298</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_rx_cck::stream_target_csi" title='r88e_rx_cck::stream_target_csi' data-ref="r88e_rx_cck::stream_target_csi" data-ref-filename="r88e_rx_cck..stream_target_csi">stream_target_csi</dfn>[<var>2</var>];</td></tr>
<tr><th id="1299">1299</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_rx_cck::sig_evm" title='r88e_rx_cck::sig_evm' data-ref="r88e_rx_cck::sig_evm" data-ref-filename="r88e_rx_cck..sig_evm">sig_evm</dfn>;</td></tr>
<tr><th id="1300">1300</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_rx_cck::reserved3" title='r88e_rx_cck::reserved3' data-ref="r88e_rx_cck::reserved3" data-ref-filename="r88e_rx_cck..reserved3">reserved3</dfn>;</td></tr>
<tr><th id="1301">1301</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_rx_cck::reserved4" title='r88e_rx_cck::reserved4' data-ref="r88e_rx_cck::reserved4" data-ref-filename="r88e_rx_cck..reserved4">reserved4</dfn>;</td></tr>
<tr><th id="1302">1302</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1303">1303</th><td></td></tr>
<tr><th id="1304">1304</th><td><i>/* Rx MAC descriptor. */</i></td></tr>
<tr><th id="1305">1305</th><td><b>struct</b> <dfn class="type def" id="r92c_rx_desc_pci" title='r92c_rx_desc_pci' data-ref="r92c_rx_desc_pci" data-ref-filename="r92c_rx_desc_pci">r92c_rx_desc_pci</dfn> {</td></tr>
<tr><th id="1306">1306</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_rx_desc_pci::rxdw0" title='r92c_rx_desc_pci::rxdw0' data-ref="r92c_rx_desc_pci::rxdw0" data-ref-filename="r92c_rx_desc_pci..rxdw0">rxdw0</dfn>;</td></tr>
<tr><th id="1307">1307</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_rx_desc_pci::rxdw1" title='r92c_rx_desc_pci::rxdw1' data-ref="r92c_rx_desc_pci::rxdw1" data-ref-filename="r92c_rx_desc_pci..rxdw1">rxdw1</dfn>;</td></tr>
<tr><th id="1308">1308</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_rx_desc_pci::rxdw2" title='r92c_rx_desc_pci::rxdw2' data-ref="r92c_rx_desc_pci::rxdw2" data-ref-filename="r92c_rx_desc_pci..rxdw2">rxdw2</dfn>;</td></tr>
<tr><th id="1309">1309</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_rx_desc_pci::rxdw3" title='r92c_rx_desc_pci::rxdw3' data-ref="r92c_rx_desc_pci::rxdw3" data-ref-filename="r92c_rx_desc_pci..rxdw3">rxdw3</dfn>;</td></tr>
<tr><th id="1310">1310</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_rx_desc_pci::rxdw4" title='r92c_rx_desc_pci::rxdw4' data-ref="r92c_rx_desc_pci::rxdw4" data-ref-filename="r92c_rx_desc_pci..rxdw4">rxdw4</dfn>;</td></tr>
<tr><th id="1311">1311</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_rx_desc_pci::rxdw5" title='r92c_rx_desc_pci::rxdw5' data-ref="r92c_rx_desc_pci::rxdw5" data-ref-filename="r92c_rx_desc_pci..rxdw5">rxdw5</dfn>;</td></tr>
<tr><th id="1312">1312</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_rx_desc_pci::rxbufaddr" title='r92c_rx_desc_pci::rxbufaddr' data-ref="r92c_rx_desc_pci::rxbufaddr" data-ref-filename="r92c_rx_desc_pci..rxbufaddr">rxbufaddr</dfn>;</td></tr>
<tr><th id="1313">1313</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_rx_desc_pci::rxbufaddr64" title='r92c_rx_desc_pci::rxbufaddr64' data-ref="r92c_rx_desc_pci::rxbufaddr64" data-ref-filename="r92c_rx_desc_pci..rxbufaddr64">rxbufaddr64</dfn>;</td></tr>
<tr><th id="1314">1314</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(4)))" data-ref="_M/__aligned">__aligned</a>(<var>4</var>);</td></tr>
<tr><th id="1315">1315</th><td></td></tr>
<tr><th id="1316">1316</th><td><b>struct</b> <dfn class="type def" id="r92c_rx_desc_usb" title='r92c_rx_desc_usb' data-ref="r92c_rx_desc_usb" data-ref-filename="r92c_rx_desc_usb">r92c_rx_desc_usb</dfn> {</td></tr>
<tr><th id="1317">1317</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_rx_desc_usb::rxdw0" title='r92c_rx_desc_usb::rxdw0' data-ref="r92c_rx_desc_usb::rxdw0" data-ref-filename="r92c_rx_desc_usb..rxdw0">rxdw0</dfn>;</td></tr>
<tr><th id="1318">1318</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_rx_desc_usb::rxdw1" title='r92c_rx_desc_usb::rxdw1' data-ref="r92c_rx_desc_usb::rxdw1" data-ref-filename="r92c_rx_desc_usb..rxdw1">rxdw1</dfn>;</td></tr>
<tr><th id="1319">1319</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_rx_desc_usb::rxdw2" title='r92c_rx_desc_usb::rxdw2' data-ref="r92c_rx_desc_usb::rxdw2" data-ref-filename="r92c_rx_desc_usb..rxdw2">rxdw2</dfn>;</td></tr>
<tr><th id="1320">1320</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_rx_desc_usb::rxdw3" title='r92c_rx_desc_usb::rxdw3' data-ref="r92c_rx_desc_usb::rxdw3" data-ref-filename="r92c_rx_desc_usb..rxdw3">rxdw3</dfn>;</td></tr>
<tr><th id="1321">1321</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_rx_desc_usb::rxdw4" title='r92c_rx_desc_usb::rxdw4' data-ref="r92c_rx_desc_usb::rxdw4" data-ref-filename="r92c_rx_desc_usb..rxdw4">rxdw4</dfn>;</td></tr>
<tr><th id="1322">1322</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_rx_desc_usb::rxdw5" title='r92c_rx_desc_usb::rxdw5' data-ref="r92c_rx_desc_usb::rxdw5" data-ref-filename="r92c_rx_desc_usb..rxdw5">rxdw5</dfn>;</td></tr>
<tr><th id="1323">1323</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(4)))" data-ref="_M/__aligned">__aligned</a>(<var>4</var>);</td></tr>
<tr><th id="1324">1324</th><td></td></tr>
<tr><th id="1325">1325</th><td><u>#define <dfn class="macro" id="_M/R92C_RXDW0_PKTLEN_M" data-ref="_M/R92C_RXDW0_PKTLEN_M">R92C_RXDW0_PKTLEN_M</dfn>	0x00003fff</u></td></tr>
<tr><th id="1326">1326</th><td><u>#define <dfn class="macro" id="_M/R92C_RXDW0_PKTLEN_S" data-ref="_M/R92C_RXDW0_PKTLEN_S">R92C_RXDW0_PKTLEN_S</dfn>	0</u></td></tr>
<tr><th id="1327">1327</th><td><u>#define <dfn class="macro" id="_M/R92C_RXDW0_CRCERR" data-ref="_M/R92C_RXDW0_CRCERR">R92C_RXDW0_CRCERR</dfn>	0x00004000</u></td></tr>
<tr><th id="1328">1328</th><td><u>#define <dfn class="macro" id="_M/R92C_RXDW0_ICVERR" data-ref="_M/R92C_RXDW0_ICVERR">R92C_RXDW0_ICVERR</dfn>	0x00008000</u></td></tr>
<tr><th id="1329">1329</th><td><u>#define <dfn class="macro" id="_M/R92C_RXDW0_INFOSZ_M" data-ref="_M/R92C_RXDW0_INFOSZ_M">R92C_RXDW0_INFOSZ_M</dfn>	0x000f0000</u></td></tr>
<tr><th id="1330">1330</th><td><u>#define <dfn class="macro" id="_M/R92C_RXDW0_INFOSZ_S" data-ref="_M/R92C_RXDW0_INFOSZ_S">R92C_RXDW0_INFOSZ_S</dfn>	16</u></td></tr>
<tr><th id="1331">1331</th><td><u>#define <dfn class="macro" id="_M/R92C_RXDW0_QOS" data-ref="_M/R92C_RXDW0_QOS">R92C_RXDW0_QOS</dfn>		0x00800000</u></td></tr>
<tr><th id="1332">1332</th><td><u>#define <dfn class="macro" id="_M/R92C_RXDW0_SHIFT_M" data-ref="_M/R92C_RXDW0_SHIFT_M">R92C_RXDW0_SHIFT_M</dfn>	0x03000000</u></td></tr>
<tr><th id="1333">1333</th><td><u>#define <dfn class="macro" id="_M/R92C_RXDW0_SHIFT_S" data-ref="_M/R92C_RXDW0_SHIFT_S">R92C_RXDW0_SHIFT_S</dfn>	24</u></td></tr>
<tr><th id="1334">1334</th><td><u>#define <dfn class="macro" id="_M/R92C_RXDW0_PHYST" data-ref="_M/R92C_RXDW0_PHYST">R92C_RXDW0_PHYST</dfn>	0x04000000</u></td></tr>
<tr><th id="1335">1335</th><td><u>#define <dfn class="macro" id="_M/R92C_RXDW0_DECRYPTED" data-ref="_M/R92C_RXDW0_DECRYPTED">R92C_RXDW0_DECRYPTED</dfn>	0x08000000</u></td></tr>
<tr><th id="1336">1336</th><td><u>#define <dfn class="macro" id="_M/R92C_RXDW0_LS" data-ref="_M/R92C_RXDW0_LS">R92C_RXDW0_LS</dfn>		0x10000000</u></td></tr>
<tr><th id="1337">1337</th><td><u>#define <dfn class="macro" id="_M/R92C_RXDW0_FS" data-ref="_M/R92C_RXDW0_FS">R92C_RXDW0_FS</dfn>		0x20000000</u></td></tr>
<tr><th id="1338">1338</th><td><u>#define <dfn class="macro" id="_M/R92C_RXDW0_EOR" data-ref="_M/R92C_RXDW0_EOR">R92C_RXDW0_EOR</dfn>		0x40000000</u></td></tr>
<tr><th id="1339">1339</th><td><u>#define <dfn class="macro" id="_M/R92C_RXDW0_OWN" data-ref="_M/R92C_RXDW0_OWN">R92C_RXDW0_OWN</dfn>		0x80000000</u></td></tr>
<tr><th id="1340">1340</th><td></td></tr>
<tr><th id="1341">1341</th><td><u>#define <dfn class="macro" id="_M/R92C_RXDW2_PKTCNT_M" data-ref="_M/R92C_RXDW2_PKTCNT_M">R92C_RXDW2_PKTCNT_M</dfn>	0x00ff0000</u></td></tr>
<tr><th id="1342">1342</th><td><u>#define <dfn class="macro" id="_M/R92C_RXDW2_PKTCNT_S" data-ref="_M/R92C_RXDW2_PKTCNT_S">R92C_RXDW2_PKTCNT_S</dfn>	16</u></td></tr>
<tr><th id="1343">1343</th><td></td></tr>
<tr><th id="1344">1344</th><td><u>#define <dfn class="macro" id="_M/R92C_RXDW3_RATE_M" data-ref="_M/R92C_RXDW3_RATE_M">R92C_RXDW3_RATE_M</dfn>	0x0000003f</u></td></tr>
<tr><th id="1345">1345</th><td><u>#define <dfn class="macro" id="_M/R92C_RXDW3_RATE_S" data-ref="_M/R92C_RXDW3_RATE_S">R92C_RXDW3_RATE_S</dfn>	0</u></td></tr>
<tr><th id="1346">1346</th><td><u>#define <dfn class="macro" id="_M/R92C_RXDW3_HT" data-ref="_M/R92C_RXDW3_HT">R92C_RXDW3_HT</dfn>		0x00000040</u></td></tr>
<tr><th id="1347">1347</th><td><u>#define <dfn class="macro" id="_M/R92C_RXDW3_HTC" data-ref="_M/R92C_RXDW3_HTC">R92C_RXDW3_HTC</dfn>		0x00000400</u></td></tr>
<tr><th id="1348">1348</th><td><u>#define <dfn class="macro" id="_M/R88E_RXDW3_RPT_M" data-ref="_M/R88E_RXDW3_RPT_M">R88E_RXDW3_RPT_M</dfn>	0x0000c000</u></td></tr>
<tr><th id="1349">1349</th><td><u>#define <dfn class="macro" id="_M/R88E_RXDW3_RPT_S" data-ref="_M/R88E_RXDW3_RPT_S">R88E_RXDW3_RPT_S</dfn>	14</u></td></tr>
<tr><th id="1350">1350</th><td><u>#define <dfn class="macro" id="_M/R88E_RXDW3_RPT_RX" data-ref="_M/R88E_RXDW3_RPT_RX">R88E_RXDW3_RPT_RX</dfn>	0</u></td></tr>
<tr><th id="1351">1351</th><td><u>#define <dfn class="macro" id="_M/R88E_RXDW3_RPT_TX1" data-ref="_M/R88E_RXDW3_RPT_TX1">R88E_RXDW3_RPT_TX1</dfn>	1</u></td></tr>
<tr><th id="1352">1352</th><td><u>#define <dfn class="macro" id="_M/R88E_RXDW3_RPT_TX2" data-ref="_M/R88E_RXDW3_RPT_TX2">R88E_RXDW3_RPT_TX2</dfn>	2</u></td></tr>
<tr><th id="1353">1353</th><td><u>#define <dfn class="macro" id="_M/R88E_RXDW3_RPT_HIS" data-ref="_M/R88E_RXDW3_RPT_HIS">R88E_RXDW3_RPT_HIS</dfn>	3</u></td></tr>
<tr><th id="1354">1354</th><td></td></tr>
<tr><th id="1355">1355</th><td><i>/* Tx MAC descriptor. */</i></td></tr>
<tr><th id="1356">1356</th><td><b>struct</b> <dfn class="type def" id="r92c_tx_desc_pci" title='r92c_tx_desc_pci' data-ref="r92c_tx_desc_pci" data-ref-filename="r92c_tx_desc_pci">r92c_tx_desc_pci</dfn> {</td></tr>
<tr><th id="1357">1357</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_tx_desc_pci::txdw0" title='r92c_tx_desc_pci::txdw0' data-ref="r92c_tx_desc_pci::txdw0" data-ref-filename="r92c_tx_desc_pci..txdw0">txdw0</dfn>;</td></tr>
<tr><th id="1358">1358</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_tx_desc_pci::txdw1" title='r92c_tx_desc_pci::txdw1' data-ref="r92c_tx_desc_pci::txdw1" data-ref-filename="r92c_tx_desc_pci..txdw1">txdw1</dfn>;</td></tr>
<tr><th id="1359">1359</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_tx_desc_pci::txdw2" title='r92c_tx_desc_pci::txdw2' data-ref="r92c_tx_desc_pci::txdw2" data-ref-filename="r92c_tx_desc_pci..txdw2">txdw2</dfn>;</td></tr>
<tr><th id="1360">1360</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="r92c_tx_desc_pci::txdw3" title='r92c_tx_desc_pci::txdw3' data-ref="r92c_tx_desc_pci::txdw3" data-ref-filename="r92c_tx_desc_pci..txdw3">txdw3</dfn>;</td></tr>
<tr><th id="1361">1361</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="r92c_tx_desc_pci::txdseq" title='r92c_tx_desc_pci::txdseq' data-ref="r92c_tx_desc_pci::txdseq" data-ref-filename="r92c_tx_desc_pci..txdseq">txdseq</dfn>;</td></tr>
<tr><th id="1362">1362</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_tx_desc_pci::txdw4" title='r92c_tx_desc_pci::txdw4' data-ref="r92c_tx_desc_pci::txdw4" data-ref-filename="r92c_tx_desc_pci..txdw4">txdw4</dfn>;</td></tr>
<tr><th id="1363">1363</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_tx_desc_pci::txdw5" title='r92c_tx_desc_pci::txdw5' data-ref="r92c_tx_desc_pci::txdw5" data-ref-filename="r92c_tx_desc_pci..txdw5">txdw5</dfn>;</td></tr>
<tr><th id="1364">1364</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_tx_desc_pci::txdw6" title='r92c_tx_desc_pci::txdw6' data-ref="r92c_tx_desc_pci::txdw6" data-ref-filename="r92c_tx_desc_pci..txdw6">txdw6</dfn>;</td></tr>
<tr><th id="1365">1365</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="r92c_tx_desc_pci::txbufsize" title='r92c_tx_desc_pci::txbufsize' data-ref="r92c_tx_desc_pci::txbufsize" data-ref-filename="r92c_tx_desc_pci..txbufsize">txbufsize</dfn>;</td></tr>
<tr><th id="1366">1366</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="r92c_tx_desc_pci::pad" title='r92c_tx_desc_pci::pad' data-ref="r92c_tx_desc_pci::pad" data-ref-filename="r92c_tx_desc_pci..pad">pad</dfn>;</td></tr>
<tr><th id="1367">1367</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_tx_desc_pci::txbufaddr" title='r92c_tx_desc_pci::txbufaddr' data-ref="r92c_tx_desc_pci::txbufaddr" data-ref-filename="r92c_tx_desc_pci..txbufaddr">txbufaddr</dfn>;</td></tr>
<tr><th id="1368">1368</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_tx_desc_pci::txbufaddr64" title='r92c_tx_desc_pci::txbufaddr64' data-ref="r92c_tx_desc_pci::txbufaddr64" data-ref-filename="r92c_tx_desc_pci..txbufaddr64">txbufaddr64</dfn>;</td></tr>
<tr><th id="1369">1369</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_tx_desc_pci::nextdescaddr" title='r92c_tx_desc_pci::nextdescaddr' data-ref="r92c_tx_desc_pci::nextdescaddr" data-ref-filename="r92c_tx_desc_pci..nextdescaddr">nextdescaddr</dfn>;</td></tr>
<tr><th id="1370">1370</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_tx_desc_pci::nextdescaddr64" title='r92c_tx_desc_pci::nextdescaddr64' data-ref="r92c_tx_desc_pci::nextdescaddr64" data-ref-filename="r92c_tx_desc_pci..nextdescaddr64">nextdescaddr64</dfn>;</td></tr>
<tr><th id="1371">1371</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_tx_desc_pci::reserved" title='r92c_tx_desc_pci::reserved' data-ref="r92c_tx_desc_pci::reserved" data-ref-filename="r92c_tx_desc_pci..reserved">reserved</dfn>[<var>4</var>];</td></tr>
<tr><th id="1372">1372</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(4)))" data-ref="_M/__aligned">__aligned</a>(<var>4</var>);</td></tr>
<tr><th id="1373">1373</th><td></td></tr>
<tr><th id="1374">1374</th><td><b>struct</b> <dfn class="type def" id="r92c_tx_desc_usb" title='r92c_tx_desc_usb' data-ref="r92c_tx_desc_usb" data-ref-filename="r92c_tx_desc_usb">r92c_tx_desc_usb</dfn> {</td></tr>
<tr><th id="1375">1375</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_tx_desc_usb::txdw0" title='r92c_tx_desc_usb::txdw0' data-ref="r92c_tx_desc_usb::txdw0" data-ref-filename="r92c_tx_desc_usb..txdw0">txdw0</dfn>;</td></tr>
<tr><th id="1376">1376</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_tx_desc_usb::txdw1" title='r92c_tx_desc_usb::txdw1' data-ref="r92c_tx_desc_usb::txdw1" data-ref-filename="r92c_tx_desc_usb..txdw1">txdw1</dfn>;</td></tr>
<tr><th id="1377">1377</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_tx_desc_usb::txdw2" title='r92c_tx_desc_usb::txdw2' data-ref="r92c_tx_desc_usb::txdw2" data-ref-filename="r92c_tx_desc_usb..txdw2">txdw2</dfn>;</td></tr>
<tr><th id="1378">1378</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="r92c_tx_desc_usb::txdw3" title='r92c_tx_desc_usb::txdw3' data-ref="r92c_tx_desc_usb::txdw3" data-ref-filename="r92c_tx_desc_usb..txdw3">txdw3</dfn>;</td></tr>
<tr><th id="1379">1379</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="r92c_tx_desc_usb::txdseq" title='r92c_tx_desc_usb::txdseq' data-ref="r92c_tx_desc_usb::txdseq" data-ref-filename="r92c_tx_desc_usb..txdseq">txdseq</dfn>;</td></tr>
<tr><th id="1380">1380</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_tx_desc_usb::txdw4" title='r92c_tx_desc_usb::txdw4' data-ref="r92c_tx_desc_usb::txdw4" data-ref-filename="r92c_tx_desc_usb..txdw4">txdw4</dfn>;</td></tr>
<tr><th id="1381">1381</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_tx_desc_usb::txdw5" title='r92c_tx_desc_usb::txdw5' data-ref="r92c_tx_desc_usb::txdw5" data-ref-filename="r92c_tx_desc_usb..txdw5">txdw5</dfn>;</td></tr>
<tr><th id="1382">1382</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_tx_desc_usb::txdw6" title='r92c_tx_desc_usb::txdw6' data-ref="r92c_tx_desc_usb::txdw6" data-ref-filename="r92c_tx_desc_usb..txdw6">txdw6</dfn>;</td></tr>
<tr><th id="1383">1383</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="r92c_tx_desc_usb::txdsum" title='r92c_tx_desc_usb::txdsum' data-ref="r92c_tx_desc_usb::txdsum" data-ref-filename="r92c_tx_desc_usb..txdsum">txdsum</dfn>;</td></tr>
<tr><th id="1384">1384</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="r92c_tx_desc_usb::pad" title='r92c_tx_desc_usb::pad' data-ref="r92c_tx_desc_usb::pad" data-ref-filename="r92c_tx_desc_usb..pad">pad</dfn>;</td></tr>
<tr><th id="1385">1385</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="r92c_tx_desc_usb::txdw7" title='r92c_tx_desc_usb::txdw7' data-ref="r92c_tx_desc_usb::txdw7" data-ref-filename="r92c_tx_desc_usb..txdw7">txdw7</dfn>;</td></tr>
<tr><th id="1386">1386</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="r92c_tx_desc_usb::txdseq2" title='r92c_tx_desc_usb::txdseq2' data-ref="r92c_tx_desc_usb::txdseq2" data-ref-filename="r92c_tx_desc_usb..txdseq2">txdseq2</dfn>;</td></tr>
<tr><th id="1387">1387</th><td><u>#define <dfn class="macro" id="_M/R92E_HWSEQ_SHIFT" data-ref="_M/R92E_HWSEQ_SHIFT">R92E_HWSEQ_SHIFT</dfn>	11</u></td></tr>
<tr><th id="1388">1388</th><td><u>#define <dfn class="macro" id="_M/R92E_HWSEQ_MASK" data-ref="_M/R92E_HWSEQ_MASK">R92E_HWSEQ_MASK</dfn>		0x00000fffff</u></td></tr>
<tr><th id="1389">1389</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="r92c_tx_desc_usb::txdw8" title='r92c_tx_desc_usb::txdw8' data-ref="r92c_tx_desc_usb::txdw8" data-ref-filename="r92c_tx_desc_usb..txdw8">txdw8</dfn>;</td></tr>
<tr><th id="1390">1390</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(4)))" data-ref="_M/__aligned">__aligned</a>(<var>4</var>);</td></tr>
<tr><th id="1391">1391</th><td></td></tr>
<tr><th id="1392">1392</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW0_PKTLEN_M" data-ref="_M/R92C_TXDW0_PKTLEN_M">R92C_TXDW0_PKTLEN_M</dfn>	0x0000ffff</u></td></tr>
<tr><th id="1393">1393</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW0_PKTLEN_S" data-ref="_M/R92C_TXDW0_PKTLEN_S">R92C_TXDW0_PKTLEN_S</dfn>	0</u></td></tr>
<tr><th id="1394">1394</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW0_OFFSET_M" data-ref="_M/R92C_TXDW0_OFFSET_M">R92C_TXDW0_OFFSET_M</dfn>	0x00ff0000</u></td></tr>
<tr><th id="1395">1395</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW0_OFFSET_S" data-ref="_M/R92C_TXDW0_OFFSET_S">R92C_TXDW0_OFFSET_S</dfn>	16</u></td></tr>
<tr><th id="1396">1396</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW0_BMCAST" data-ref="_M/R92C_TXDW0_BMCAST">R92C_TXDW0_BMCAST</dfn>	0x01000000</u></td></tr>
<tr><th id="1397">1397</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW0_LSG" data-ref="_M/R92C_TXDW0_LSG">R92C_TXDW0_LSG</dfn>		0x04000000</u></td></tr>
<tr><th id="1398">1398</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW0_FSG" data-ref="_M/R92C_TXDW0_FSG">R92C_TXDW0_FSG</dfn>		0x08000000</u></td></tr>
<tr><th id="1399">1399</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW0_OWN" data-ref="_M/R92C_TXDW0_OWN">R92C_TXDW0_OWN</dfn>		0x80000000</u></td></tr>
<tr><th id="1400">1400</th><td></td></tr>
<tr><th id="1401">1401</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW1_MACID_M" data-ref="_M/R92C_TXDW1_MACID_M">R92C_TXDW1_MACID_M</dfn>	0x0000001f</u></td></tr>
<tr><th id="1402">1402</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW1_MACID_S" data-ref="_M/R92C_TXDW1_MACID_S">R92C_TXDW1_MACID_S</dfn>	0</u></td></tr>
<tr><th id="1403">1403</th><td><u>#define <dfn class="macro" id="_M/R88E_TXDW1_MACID_M" data-ref="_M/R88E_TXDW1_MACID_M">R88E_TXDW1_MACID_M</dfn>	0x0000003f</u></td></tr>
<tr><th id="1404">1404</th><td><u>#define <dfn class="macro" id="_M/R88E_TXDW1_MACID_S" data-ref="_M/R88E_TXDW1_MACID_S">R88E_TXDW1_MACID_S</dfn>	0</u></td></tr>
<tr><th id="1405">1405</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW1_AGGEN" data-ref="_M/R92C_TXDW1_AGGEN">R92C_TXDW1_AGGEN</dfn>	0x00000020</u></td></tr>
<tr><th id="1406">1406</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW1_AGGBK" data-ref="_M/R92C_TXDW1_AGGBK">R92C_TXDW1_AGGBK</dfn>	0x00000040</u></td></tr>
<tr><th id="1407">1407</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW1_QSEL_M" data-ref="_M/R92C_TXDW1_QSEL_M">R92C_TXDW1_QSEL_M</dfn>	0x00001f00</u></td></tr>
<tr><th id="1408">1408</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW1_QSEL_S" data-ref="_M/R92C_TXDW1_QSEL_S">R92C_TXDW1_QSEL_S</dfn>	8</u></td></tr>
<tr><th id="1409">1409</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW1_QSEL_BE" data-ref="_M/R92C_TXDW1_QSEL_BE">R92C_TXDW1_QSEL_BE</dfn>	0x00</u></td></tr>
<tr><th id="1410">1410</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW1_QSEL_BK" data-ref="_M/R92C_TXDW1_QSEL_BK">R92C_TXDW1_QSEL_BK</dfn>	0x02</u></td></tr>
<tr><th id="1411">1411</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW1_QSEL_VI" data-ref="_M/R92C_TXDW1_QSEL_VI">R92C_TXDW1_QSEL_VI</dfn>	0x05</u></td></tr>
<tr><th id="1412">1412</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW1_QSEL_VO" data-ref="_M/R92C_TXDW1_QSEL_VO">R92C_TXDW1_QSEL_VO</dfn>	0x07</u></td></tr>
<tr><th id="1413">1413</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW1_QSEL_BEACON" data-ref="_M/R92C_TXDW1_QSEL_BEACON">R92C_TXDW1_QSEL_BEACON</dfn>	0x10</u></td></tr>
<tr><th id="1414">1414</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW1_QSEL_HIGH" data-ref="_M/R92C_TXDW1_QSEL_HIGH">R92C_TXDW1_QSEL_HIGH</dfn>	0x11</u></td></tr>
<tr><th id="1415">1415</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW1_QSEL_MGNT" data-ref="_M/R92C_TXDW1_QSEL_MGNT">R92C_TXDW1_QSEL_MGNT</dfn>	0x12</u></td></tr>
<tr><th id="1416">1416</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW1_QSEL_CMD" data-ref="_M/R92C_TXDW1_QSEL_CMD">R92C_TXDW1_QSEL_CMD</dfn>	0x13</u></td></tr>
<tr><th id="1417">1417</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW1_RAID_M" data-ref="_M/R92C_TXDW1_RAID_M">R92C_TXDW1_RAID_M</dfn>	0x000f0000</u></td></tr>
<tr><th id="1418">1418</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW1_RAID_S" data-ref="_M/R92C_TXDW1_RAID_S">R92C_TXDW1_RAID_S</dfn>	16</u></td></tr>
<tr><th id="1419">1419</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW1_CIPHER_M" data-ref="_M/R92C_TXDW1_CIPHER_M">R92C_TXDW1_CIPHER_M</dfn>	0x00c00000</u></td></tr>
<tr><th id="1420">1420</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW1_CIPHER_S" data-ref="_M/R92C_TXDW1_CIPHER_S">R92C_TXDW1_CIPHER_S</dfn>	22</u></td></tr>
<tr><th id="1421">1421</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW1_CIPHER_NONE" data-ref="_M/R92C_TXDW1_CIPHER_NONE">R92C_TXDW1_CIPHER_NONE</dfn>	0</u></td></tr>
<tr><th id="1422">1422</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW1_CIPHER_RC4" data-ref="_M/R92C_TXDW1_CIPHER_RC4">R92C_TXDW1_CIPHER_RC4</dfn>	1</u></td></tr>
<tr><th id="1423">1423</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW1_CIPHER_AES" data-ref="_M/R92C_TXDW1_CIPHER_AES">R92C_TXDW1_CIPHER_AES</dfn>	3</u></td></tr>
<tr><th id="1424">1424</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW1_PKTOFF_M" data-ref="_M/R92C_TXDW1_PKTOFF_M">R92C_TXDW1_PKTOFF_M</dfn>	0x7c000000</u></td></tr>
<tr><th id="1425">1425</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW1_PKTOFF_S" data-ref="_M/R92C_TXDW1_PKTOFF_S">R92C_TXDW1_PKTOFF_S</dfn>	26</u></td></tr>
<tr><th id="1426">1426</th><td></td></tr>
<tr><th id="1427">1427</th><td><u>#define <dfn class="macro" id="_M/R88E_TXDW2_AGGBK" data-ref="_M/R88E_TXDW2_AGGBK">R88E_TXDW2_AGGBK</dfn>	0x00010000</u></td></tr>
<tr><th id="1428">1428</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW2_CCX_RPT" data-ref="_M/R92C_TXDW2_CCX_RPT">R92C_TXDW2_CCX_RPT</dfn>	0x00080000</u></td></tr>
<tr><th id="1429">1429</th><td></td></tr>
<tr><th id="1430">1430</th><td><u>#define <dfn class="macro" id="_M/R92E_TXDW3_AGGBK" data-ref="_M/R92E_TXDW3_AGGBK">R92E_TXDW3_AGGBK</dfn>	0x00000100</u></td></tr>
<tr><th id="1431">1431</th><td></td></tr>
<tr><th id="1432">1432</th><td><u>#define <dfn class="macro" id="_M/R92C_HWSEQ_EN" data-ref="_M/R92C_HWSEQ_EN">R92C_HWSEQ_EN</dfn>		0x00008000</u></td></tr>
<tr><th id="1433">1433</th><td></td></tr>
<tr><th id="1434">1434</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW4_RTSRATE_M" data-ref="_M/R92C_TXDW4_RTSRATE_M">R92C_TXDW4_RTSRATE_M</dfn>	0x0000003f</u></td></tr>
<tr><th id="1435">1435</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW4_RTSRATE_S" data-ref="_M/R92C_TXDW4_RTSRATE_S">R92C_TXDW4_RTSRATE_S</dfn>	0</u></td></tr>
<tr><th id="1436">1436</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW4_QOS" data-ref="_M/R92C_TXDW4_QOS">R92C_TXDW4_QOS</dfn>		0x00000040</u></td></tr>
<tr><th id="1437">1437</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW4_HWSEQ" data-ref="_M/R92C_TXDW4_HWSEQ">R92C_TXDW4_HWSEQ</dfn>	0x00000080</u></td></tr>
<tr><th id="1438">1438</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW4_DRVRATE" data-ref="_M/R92C_TXDW4_DRVRATE">R92C_TXDW4_DRVRATE</dfn>	0x00000100</u></td></tr>
<tr><th id="1439">1439</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW4_CTS2SELF" data-ref="_M/R92C_TXDW4_CTS2SELF">R92C_TXDW4_CTS2SELF</dfn>	0x00000800</u></td></tr>
<tr><th id="1440">1440</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW4_RTSEN" data-ref="_M/R92C_TXDW4_RTSEN">R92C_TXDW4_RTSEN</dfn>	0x00001000</u></td></tr>
<tr><th id="1441">1441</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW4_HWRTSEN" data-ref="_M/R92C_TXDW4_HWRTSEN">R92C_TXDW4_HWRTSEN</dfn>	0x00002000</u></td></tr>
<tr><th id="1442">1442</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW4_SCO_M" data-ref="_M/R92C_TXDW4_SCO_M">R92C_TXDW4_SCO_M</dfn>	0x003f0000</u></td></tr>
<tr><th id="1443">1443</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW4_SCO_S" data-ref="_M/R92C_TXDW4_SCO_S">R92C_TXDW4_SCO_S</dfn>	20</u></td></tr>
<tr><th id="1444">1444</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW4_SCO_SCA" data-ref="_M/R92C_TXDW4_SCO_SCA">R92C_TXDW4_SCO_SCA</dfn>	1</u></td></tr>
<tr><th id="1445">1445</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW4_SCO_SCB" data-ref="_M/R92C_TXDW4_SCO_SCB">R92C_TXDW4_SCO_SCB</dfn>	2</u></td></tr>
<tr><th id="1446">1446</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW4_40MHZ" data-ref="_M/R92C_TXDW4_40MHZ">R92C_TXDW4_40MHZ</dfn>	0x02000000</u></td></tr>
<tr><th id="1447">1447</th><td></td></tr>
<tr><th id="1448">1448</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW5_DATARATE_M" data-ref="_M/R92C_TXDW5_DATARATE_M">R92C_TXDW5_DATARATE_M</dfn>		0x0000003f</u></td></tr>
<tr><th id="1449">1449</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW5_DATARATE_S" data-ref="_M/R92C_TXDW5_DATARATE_S">R92C_TXDW5_DATARATE_S</dfn>		0</u></td></tr>
<tr><th id="1450">1450</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW5_SGI" data-ref="_M/R92C_TXDW5_SGI">R92C_TXDW5_SGI</dfn>			0x00000040</u></td></tr>
<tr><th id="1451">1451</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW5_DATARATE_FBLIMIT_M" data-ref="_M/R92C_TXDW5_DATARATE_FBLIMIT_M">R92C_TXDW5_DATARATE_FBLIMIT_M</dfn>	0x00001f00</u></td></tr>
<tr><th id="1452">1452</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW5_DATARATE_FBLIMIT_S" data-ref="_M/R92C_TXDW5_DATARATE_FBLIMIT_S">R92C_TXDW5_DATARATE_FBLIMIT_S</dfn>	8</u></td></tr>
<tr><th id="1453">1453</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW5_RTSRATE_FBLIMIT_M" data-ref="_M/R92C_TXDW5_RTSRATE_FBLIMIT_M">R92C_TXDW5_RTSRATE_FBLIMIT_M</dfn>	0x0001e000</u></td></tr>
<tr><th id="1454">1454</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW5_RTSRATE_FBLIMIT_S" data-ref="_M/R92C_TXDW5_RTSRATE_FBLIMIT_S">R92C_TXDW5_RTSRATE_FBLIMIT_S</dfn>	13</u></td></tr>
<tr><th id="1455">1455</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW5_RETRY_LIMIT_ENABLE" data-ref="_M/R92C_TXDW5_RETRY_LIMIT_ENABLE">R92C_TXDW5_RETRY_LIMIT_ENABLE</dfn>	0x00020000</u></td></tr>
<tr><th id="1456">1456</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW5_DATA_RETRY_LIMIT_M" data-ref="_M/R92C_TXDW5_DATA_RETRY_LIMIT_M">R92C_TXDW5_DATA_RETRY_LIMIT_M</dfn>	0x00fc0000</u></td></tr>
<tr><th id="1457">1457</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW5_DATA_RETRY_LIMIT_S" data-ref="_M/R92C_TXDW5_DATA_RETRY_LIMIT_S">R92C_TXDW5_DATA_RETRY_LIMIT_S</dfn>	18</u></td></tr>
<tr><th id="1458">1458</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW5_AGGNUM_M" data-ref="_M/R92C_TXDW5_AGGNUM_M">R92C_TXDW5_AGGNUM_M</dfn>		0xff000000</u></td></tr>
<tr><th id="1459">1459</th><td><u>#define <dfn class="macro" id="_M/R92C_TXDW5_AGGNUM_S" data-ref="_M/R92C_TXDW5_AGGNUM_S">R92C_TXDW5_AGGNUM_S</dfn>		24</u></td></tr>
<tr><th id="1460">1460</th><td></td></tr>
<tr><th id="1461">1461</th><td><i>/* Tx report (type 1). */</i></td></tr>
<tr><th id="1462">1462</th><td><b>struct</b> <dfn class="type def" id="r88e_tx_rpt_ccx" title='r88e_tx_rpt_ccx' data-ref="r88e_tx_rpt_ccx" data-ref-filename="r88e_tx_rpt_ccx">r88e_tx_rpt_ccx</dfn> {</td></tr>
<tr><th id="1463">1463</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_tx_rpt_ccx::rptb0" title='r88e_tx_rpt_ccx::rptb0' data-ref="r88e_tx_rpt_ccx::rptb0" data-ref-filename="r88e_tx_rpt_ccx..rptb0">rptb0</dfn>;</td></tr>
<tr><th id="1464">1464</th><td><u>#define <dfn class="macro" id="_M/R88E_RPTB6_PKT_NUM_M" data-ref="_M/R88E_RPTB6_PKT_NUM_M">R88E_RPTB6_PKT_NUM_M</dfn>	0x0e</u></td></tr>
<tr><th id="1465">1465</th><td><u>#define <dfn class="macro" id="_M/R88E_RPTB6_PKT_NUM_S" data-ref="_M/R88E_RPTB6_PKT_NUM_S">R88E_RPTB6_PKT_NUM_S</dfn>	1</u></td></tr>
<tr><th id="1466">1466</th><td><u>#define <dfn class="macro" id="_M/R88E_RPTB0_INT_CCX" data-ref="_M/R88E_RPTB0_INT_CCX">R88E_RPTB0_INT_CCX</dfn>	0x80</u></td></tr>
<tr><th id="1467">1467</th><td></td></tr>
<tr><th id="1468">1468</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_tx_rpt_ccx::rptb1" title='r88e_tx_rpt_ccx::rptb1' data-ref="r88e_tx_rpt_ccx::rptb1" data-ref-filename="r88e_tx_rpt_ccx..rptb1">rptb1</dfn>;</td></tr>
<tr><th id="1469">1469</th><td><u>#define <dfn class="macro" id="_M/R88E_RPTB1_MACID_M" data-ref="_M/R88E_RPTB1_MACID_M">R88E_RPTB1_MACID_M</dfn>	0x3f</u></td></tr>
<tr><th id="1470">1470</th><td><u>#define <dfn class="macro" id="_M/R88E_RPTB1_MACID_S" data-ref="_M/R88E_RPTB1_MACID_S">R88E_RPTB1_MACID_S</dfn>	0</u></td></tr>
<tr><th id="1471">1471</th><td><u>#define <dfn class="macro" id="_M/R88E_RPTB1_PKT_OK" data-ref="_M/R88E_RPTB1_PKT_OK">R88E_RPTB1_PKT_OK</dfn>	0x40</u></td></tr>
<tr><th id="1472">1472</th><td><u>#define <dfn class="macro" id="_M/R88E_RPTB1_BMC" data-ref="_M/R88E_RPTB1_BMC">R88E_RPTB1_BMC</dfn>		0x80</u></td></tr>
<tr><th id="1473">1473</th><td></td></tr>
<tr><th id="1474">1474</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_tx_rpt_ccx::rptb2" title='r88e_tx_rpt_ccx::rptb2' data-ref="r88e_tx_rpt_ccx::rptb2" data-ref-filename="r88e_tx_rpt_ccx..rptb2">rptb2</dfn>;</td></tr>
<tr><th id="1475">1475</th><td><u>#define <dfn class="macro" id="_M/R88E_RPTB2_RETRY_CNT_M" data-ref="_M/R88E_RPTB2_RETRY_CNT_M">R88E_RPTB2_RETRY_CNT_M</dfn>	0x3f</u></td></tr>
<tr><th id="1476">1476</th><td><u>#define <dfn class="macro" id="_M/R88E_RPTB2_RETRY_CNT_S" data-ref="_M/R88E_RPTB2_RETRY_CNT_S">R88E_RPTB2_RETRY_CNT_S</dfn>	0</u></td></tr>
<tr><th id="1477">1477</th><td><u>#define <dfn class="macro" id="_M/R88E_RPTB2_LIFE_EXPIRE" data-ref="_M/R88E_RPTB2_LIFE_EXPIRE">R88E_RPTB2_LIFE_EXPIRE</dfn>	0x40</u></td></tr>
<tr><th id="1478">1478</th><td><u>#define <dfn class="macro" id="_M/R88E_RPTB2_RETRY_OVER" data-ref="_M/R88E_RPTB2_RETRY_OVER">R88E_RPTB2_RETRY_OVER</dfn>	0x80</u></td></tr>
<tr><th id="1479">1479</th><td></td></tr>
<tr><th id="1480">1480</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_tx_rpt_ccx::queue_time_low" title='r88e_tx_rpt_ccx::queue_time_low' data-ref="r88e_tx_rpt_ccx::queue_time_low" data-ref-filename="r88e_tx_rpt_ccx..queue_time_low">queue_time_low</dfn>;</td></tr>
<tr><th id="1481">1481</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_tx_rpt_ccx::queue_time_high" title='r88e_tx_rpt_ccx::queue_time_high' data-ref="r88e_tx_rpt_ccx::queue_time_high" data-ref-filename="r88e_tx_rpt_ccx..queue_time_high">queue_time_high</dfn>;</td></tr>
<tr><th id="1482">1482</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_tx_rpt_ccx::final_rate" title='r88e_tx_rpt_ccx::final_rate' data-ref="r88e_tx_rpt_ccx::final_rate" data-ref-filename="r88e_tx_rpt_ccx..final_rate">final_rate</dfn>;</td></tr>
<tr><th id="1483">1483</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_tx_rpt_ccx::rptb6" title='r88e_tx_rpt_ccx::rptb6' data-ref="r88e_tx_rpt_ccx::rptb6" data-ref-filename="r88e_tx_rpt_ccx..rptb6">rptb6</dfn>;</td></tr>
<tr><th id="1484">1484</th><td><u>#define <dfn class="macro" id="_M/R88E_RPTB6_QSEL_M" data-ref="_M/R88E_RPTB6_QSEL_M">R88E_RPTB6_QSEL_M</dfn>	0xf0</u></td></tr>
<tr><th id="1485">1485</th><td><u>#define <dfn class="macro" id="_M/R88E_RPTB6_QSEL_S" data-ref="_M/R88E_RPTB6_QSEL_S">R88E_RPTB6_QSEL_S</dfn>	4</u></td></tr>
<tr><th id="1486">1486</th><td></td></tr>
<tr><th id="1487">1487</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r88e_tx_rpt_ccx::rptb7" title='r88e_tx_rpt_ccx::rptb7' data-ref="r88e_tx_rpt_ccx::rptb7" data-ref-filename="r88e_tx_rpt_ccx..rptb7">rptb7</dfn>;</td></tr>
<tr><th id="1488">1488</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1489">1489</th><td></td></tr>
<tr><th id="1490">1490</th><td><i>/*</i></td></tr>
<tr><th id="1491">1491</th><td><i> * C2H event structure.</i></td></tr>
<tr><th id="1492">1492</th><td><i> */</i></td></tr>
<tr><th id="1493">1493</th><td><u>#define <dfn class="macro" id="_M/R92C_C2H_MSG_MAX_LEN" data-ref="_M/R92C_C2H_MSG_MAX_LEN">R92C_C2H_MSG_MAX_LEN</dfn>		16</u></td></tr>
<tr><th id="1494">1494</th><td></td></tr>
<tr><th id="1495">1495</th><td><b>struct</b> <dfn class="type def" id="r92c_c2h_evt" title='r92c_c2h_evt' data-ref="r92c_c2h_evt" data-ref-filename="r92c_c2h_evt">r92c_c2h_evt</dfn> {</td></tr>
<tr><th id="1496">1496</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_c2h_evt::evtb0" title='r92c_c2h_evt::evtb0' data-ref="r92c_c2h_evt::evtb0" data-ref-filename="r92c_c2h_evt..evtb0">evtb0</dfn>;</td></tr>
<tr><th id="1497">1497</th><td><u>#define <dfn class="macro" id="_M/R92C_C2H_EVTB0_ID_M" data-ref="_M/R92C_C2H_EVTB0_ID_M">R92C_C2H_EVTB0_ID_M</dfn>		0x0f</u></td></tr>
<tr><th id="1498">1498</th><td><u>#define <dfn class="macro" id="_M/R92C_C2H_EVTB0_ID_S" data-ref="_M/R92C_C2H_EVTB0_ID_S">R92C_C2H_EVTB0_ID_S</dfn>		0</u></td></tr>
<tr><th id="1499">1499</th><td><u>#define <dfn class="macro" id="_M/R92C_C2H_EVTB0_LEN_M" data-ref="_M/R92C_C2H_EVTB0_LEN_M">R92C_C2H_EVTB0_LEN_M</dfn>		0xf0</u></td></tr>
<tr><th id="1500">1500</th><td><u>#define <dfn class="macro" id="_M/R92C_C2H_EVTB0_LEN_S" data-ref="_M/R92C_C2H_EVTB0_LEN_S">R92C_C2H_EVTB0_LEN_S</dfn>		4</u></td></tr>
<tr><th id="1501">1501</th><td></td></tr>
<tr><th id="1502">1502</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_c2h_evt::seq" title='r92c_c2h_evt::seq' data-ref="r92c_c2h_evt::seq" data-ref-filename="r92c_c2h_evt..seq">seq</dfn>;</td></tr>
<tr><th id="1503">1503</th><td></td></tr>
<tr><th id="1504">1504</th><td>	<i>/* Followed by payload (see below). */</i></td></tr>
<tr><th id="1505">1505</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1506">1506</th><td></td></tr>
<tr><th id="1507">1507</th><td><i>/* Bits for R92C_C2HEVT_CLEAR. */</i></td></tr>
<tr><th id="1508">1508</th><td><u>#define <dfn class="macro" id="_M/R92C_C2HEVT_HOST_CLOSE" data-ref="_M/R92C_C2HEVT_HOST_CLOSE">R92C_C2HEVT_HOST_CLOSE</dfn>		0x00</u></td></tr>
<tr><th id="1509">1509</th><td><u>#define <dfn class="macro" id="_M/R92C_C2HEVT_FW_CLOSE" data-ref="_M/R92C_C2HEVT_FW_CLOSE">R92C_C2HEVT_FW_CLOSE</dfn>		0xff</u></td></tr>
<tr><th id="1510">1510</th><td></td></tr>
<tr><th id="1511">1511</th><td><i>/*</i></td></tr>
<tr><th id="1512">1512</th><td><i> * C2H event types.</i></td></tr>
<tr><th id="1513">1513</th><td><i> */</i></td></tr>
<tr><th id="1514">1514</th><td><u>#define <dfn class="macro" id="_M/R92C_C2HEVT_DEBUG" data-ref="_M/R92C_C2HEVT_DEBUG">R92C_C2HEVT_DEBUG</dfn>		0</u></td></tr>
<tr><th id="1515">1515</th><td><u>#define <dfn class="macro" id="_M/R92C_C2HEVT_TX_REPORT" data-ref="_M/R92C_C2HEVT_TX_REPORT">R92C_C2HEVT_TX_REPORT</dfn>		3</u></td></tr>
<tr><th id="1516">1516</th><td><u>#define <dfn class="macro" id="_M/R92C_C2HEVT_EXT_RA_RPT" data-ref="_M/R92C_C2HEVT_EXT_RA_RPT">R92C_C2HEVT_EXT_RA_RPT</dfn>		6</u></td></tr>
<tr><th id="1517">1517</th><td></td></tr>
<tr><th id="1518">1518</th><td><i>/* Structure for R92C_C2H_EVT_TX_REPORT event. */</i></td></tr>
<tr><th id="1519">1519</th><td><b>struct</b> <dfn class="type def" id="r92c_c2h_tx_rpt" title='r92c_c2h_tx_rpt' data-ref="r92c_c2h_tx_rpt" data-ref-filename="r92c_c2h_tx_rpt">r92c_c2h_tx_rpt</dfn> {</td></tr>
<tr><th id="1520">1520</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_c2h_tx_rpt::rptb0" title='r92c_c2h_tx_rpt::rptb0' data-ref="r92c_c2h_tx_rpt::rptb0" data-ref-filename="r92c_c2h_tx_rpt..rptb0">rptb0</dfn>;</td></tr>
<tr><th id="1521">1521</th><td><u>#define <dfn class="macro" id="_M/R92C_RPTB0_RETRY_CNT_M" data-ref="_M/R92C_RPTB0_RETRY_CNT_M">R92C_RPTB0_RETRY_CNT_M</dfn>		0x3f</u></td></tr>
<tr><th id="1522">1522</th><td><u>#define <dfn class="macro" id="_M/R92C_RPTB0_RETRY_CNT_S" data-ref="_M/R92C_RPTB0_RETRY_CNT_S">R92C_RPTB0_RETRY_CNT_S</dfn>		0</u></td></tr>
<tr><th id="1523">1523</th><td></td></tr>
<tr><th id="1524">1524</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_c2h_tx_rpt::rptb1" title='r92c_c2h_tx_rpt::rptb1' data-ref="r92c_c2h_tx_rpt::rptb1" data-ref-filename="r92c_c2h_tx_rpt..rptb1">rptb1</dfn>;		<i>/* XXX junk */</i></td></tr>
<tr><th id="1525">1525</th><td><u>#define <dfn class="macro" id="_M/R92C_RPTB1_RTS_RETRY_CNT_M" data-ref="_M/R92C_RPTB1_RTS_RETRY_CNT_M">R92C_RPTB1_RTS_RETRY_CNT_M</dfn>	0x3f</u></td></tr>
<tr><th id="1526">1526</th><td><u>#define <dfn class="macro" id="_M/R92C_RPTB1_RTS_RETRY_CNT_S" data-ref="_M/R92C_RPTB1_RTS_RETRY_CNT_S">R92C_RPTB1_RTS_RETRY_CNT_S</dfn>	0</u></td></tr>
<tr><th id="1527">1527</th><td></td></tr>
<tr><th id="1528">1528</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_c2h_tx_rpt::queue_time_low" title='r92c_c2h_tx_rpt::queue_time_low' data-ref="r92c_c2h_tx_rpt::queue_time_low" data-ref-filename="r92c_c2h_tx_rpt..queue_time_low">queue_time_low</dfn>;</td></tr>
<tr><th id="1529">1529</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_c2h_tx_rpt::queue_time_high" title='r92c_c2h_tx_rpt::queue_time_high' data-ref="r92c_c2h_tx_rpt::queue_time_high" data-ref-filename="r92c_c2h_tx_rpt..queue_time_high">queue_time_high</dfn>;</td></tr>
<tr><th id="1530">1530</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_c2h_tx_rpt::rptb4" title='r92c_c2h_tx_rpt::rptb4' data-ref="r92c_c2h_tx_rpt::rptb4" data-ref-filename="r92c_c2h_tx_rpt..rptb4">rptb4</dfn>;</td></tr>
<tr><th id="1531">1531</th><td><u>#define <dfn class="macro" id="_M/R92C_RPTB4_MISSED_PKT_NUM_M" data-ref="_M/R92C_RPTB4_MISSED_PKT_NUM_M">R92C_RPTB4_MISSED_PKT_NUM_M</dfn>	0x1f</u></td></tr>
<tr><th id="1532">1532</th><td><u>#define <dfn class="macro" id="_M/R92C_RPTB4_MISSED_PKT_NUM_S" data-ref="_M/R92C_RPTB4_MISSED_PKT_NUM_S">R92C_RPTB4_MISSED_PKT_NUM_S</dfn>	0</u></td></tr>
<tr><th id="1533">1533</th><td></td></tr>
<tr><th id="1534">1534</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_c2h_tx_rpt::rptb5" title='r92c_c2h_tx_rpt::rptb5' data-ref="r92c_c2h_tx_rpt::rptb5" data-ref-filename="r92c_c2h_tx_rpt..rptb5">rptb5</dfn>;</td></tr>
<tr><th id="1535">1535</th><td><u>#define <dfn class="macro" id="_M/R92C_RPTB5_MACID_M" data-ref="_M/R92C_RPTB5_MACID_M">R92C_RPTB5_MACID_M</dfn>		0x1f</u></td></tr>
<tr><th id="1536">1536</th><td><u>#define <dfn class="macro" id="_M/R92C_RPTB5_MACID_S" data-ref="_M/R92C_RPTB5_MACID_S">R92C_RPTB5_MACID_S</dfn>		0</u></td></tr>
<tr><th id="1537">1537</th><td><u>#define <dfn class="macro" id="_M/R92C_RPTB5_DES1_FRAGSSN_M" data-ref="_M/R92C_RPTB5_DES1_FRAGSSN_M">R92C_RPTB5_DES1_FRAGSSN_M</dfn>	0xe0</u></td></tr>
<tr><th id="1538">1538</th><td><u>#define <dfn class="macro" id="_M/R92C_RPTB5_DES1_FRAGSSN_S" data-ref="_M/R92C_RPTB5_DES1_FRAGSSN_S">R92C_RPTB5_DES1_FRAGSSN_S</dfn>	5</u></td></tr>
<tr><th id="1539">1539</th><td></td></tr>
<tr><th id="1540">1540</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_c2h_tx_rpt::rptb6" title='r92c_c2h_tx_rpt::rptb6' data-ref="r92c_c2h_tx_rpt::rptb6" data-ref-filename="r92c_c2h_tx_rpt..rptb6">rptb6</dfn>;</td></tr>
<tr><th id="1541">1541</th><td><u>#define <dfn class="macro" id="_M/R92C_RPTB6_RPT_PKT_NUM_M" data-ref="_M/R92C_RPTB6_RPT_PKT_NUM_M">R92C_RPTB6_RPT_PKT_NUM_M</dfn>	0x1f</u></td></tr>
<tr><th id="1542">1542</th><td><u>#define <dfn class="macro" id="_M/R92C_RPTB6_RPT_PKT_NUM_S" data-ref="_M/R92C_RPTB6_RPT_PKT_NUM_S">R92C_RPTB6_RPT_PKT_NUM_S</dfn>	0</u></td></tr>
<tr><th id="1543">1543</th><td><u>#define <dfn class="macro" id="_M/R92C_RPTB6_PKT_DROP" data-ref="_M/R92C_RPTB6_PKT_DROP">R92C_RPTB6_PKT_DROP</dfn>		0x20</u></td></tr>
<tr><th id="1544">1544</th><td><u>#define <dfn class="macro" id="_M/R92C_RPTB6_LIFE_EXPIRE" data-ref="_M/R92C_RPTB6_LIFE_EXPIRE">R92C_RPTB6_LIFE_EXPIRE</dfn>		0x40</u></td></tr>
<tr><th id="1545">1545</th><td><u>#define <dfn class="macro" id="_M/R92C_RPTB6_RETRY_OVER" data-ref="_M/R92C_RPTB6_RETRY_OVER">R92C_RPTB6_RETRY_OVER</dfn>		0x80</u></td></tr>
<tr><th id="1546">1546</th><td></td></tr>
<tr><th id="1547">1547</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="r92c_c2h_tx_rpt::rptb7" title='r92c_c2h_tx_rpt::rptb7' data-ref="r92c_c2h_tx_rpt::rptb7" data-ref-filename="r92c_c2h_tx_rpt..rptb7">rptb7</dfn>;</td></tr>
<tr><th id="1548">1548</th><td><u>#define <dfn class="macro" id="_M/R92C_RPTB7_EDCA_M" data-ref="_M/R92C_RPTB7_EDCA_M">R92C_RPTB7_EDCA_M</dfn>		0x0f</u></td></tr>
<tr><th id="1549">1549</th><td><u>#define <dfn class="macro" id="_M/R92C_RPTB7_EDCA_S" data-ref="_M/R92C_RPTB7_EDCA_S">R92C_RPTB7_EDCA_S</dfn>		0</u></td></tr>
<tr><th id="1550">1550</th><td><u>#define <dfn class="macro" id="_M/R92C_RPTB7_BMC" data-ref="_M/R92C_RPTB7_BMC">R92C_RPTB7_BMC</dfn>			0x20</u></td></tr>
<tr><th id="1551">1551</th><td><u>#define <dfn class="macro" id="_M/R92C_RPTB7_PKT_OK" data-ref="_M/R92C_RPTB7_PKT_OK">R92C_RPTB7_PKT_OK</dfn>		0x40</u></td></tr>
<tr><th id="1552">1552</th><td><u>#define <dfn class="macro" id="_M/R92C_RPTB7_INT_CCX" data-ref="_M/R92C_RPTB7_INT_CCX">R92C_RPTB7_INT_CCX</dfn>		0x80</u></td></tr>
<tr><th id="1553">1553</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1554">1554</th><td></td></tr>
<tr><th id="1555">1555</th><td><u>#<span data-ppcond="21">endif</span> /* _DEV_IC_RTWNREG_H_ */</u></td></tr>
<tr><th id="1556">1556</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../pci/if_rtwn.c.html'>netbsd/sys/dev/pci/if_rtwn.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
