<root><simulation><result_generated_time />2023-11-08 21:20:22<layer><layer_spec />{'B': 1, 'K': 256, 'C': 512, 'OY': 28, 'OX': 28, 'IY': 28, 'IX': 28, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />102760448<total_data_size_element />{'W': 131072, 'I': 401408, 'O': 200704}<total_data_reuse />{'W': 784, 'I': 256.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['OX']}, {'Row': ['OY']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />280</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [784, 1, 1], 'O': [784, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 28)], [('OY', 28)]], [], [], []]<I />[[], [[('OX', 28)], [('OY', 28)]], [], []]<O />[[], [[('OX', 28)], [('OY', 28)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('K', 4)], [('C', 32), ('K', 4), ('C', 4), ('C', 4), ('K', 4)], []]<I />[[('K', 4), ('K', 4), ('C', 32), ('K', 4)], [('C', 4), ('C', 4), ('K', 4)], []]<O />[[('K', 4), ('K', 4), ('C', 32), ('K', 4), ('C', 4), ('C', 4)], [('K', 4)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [784.0, 1, 1, 1], 'I': [1.0, 64.0, 4.0, 1.0], 'O': [1.0, 512, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [128, 1048576, 1048576], 'I': [256, 3211264, 3211264], 'O': [512, 1605632, 1605632], 'O_partial': [512, 0, 0], 'O_final': [0, 1605632, 1605632]}<actual_mem_utilization_individual />{'W': [0.25, 0.03, 0.0], 'I': [0.5, 0.1, 0.0], 'O': [1.0, 0.05, 0.0]}<actual_mem_utilization_shared />{'W': [0.25, 0.17, 0.0], 'I': [0.5, 0.17, 0.0], 'O': [1.0, 0.17, 0.0]}<effective_mem_size_bit />{'W': [32, 32768, 1048576], 'I': [256, 3211264, 3211264], 'O': [512, 401408, 1605632], 'O_partial': [512, 0, 0], 'O_final': [0, 401408, 1605632]}<total_unit_count />{'W': [784, 1, 1, 1], 'I': [784, 784, 1, 1], 'O': [784, 784, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [784, 784, 1, 1], 'O': [784, 784, 1, 1]}<duplicate_unit_count />{'W': [784.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[131072, 131072], [131072, 131072], [131072, 0]]<I />[[6422528, 1605632], [1605632, 401408], [401408, 0]]<O />[[(102559744, 102760448), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]<O_partial />[[(102559744, 102760448), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[16384, 16384], [2048, 2048], [512, 0]]<I />[[802816, 200704], [25088, 6272], [1568, 0]]<O />[[(12819968, 12845056), (25088, 0)], [(0, 3136), (3136, 0)], [(0, 784), (0, 0)]]<O_partial />[([12819968, 12845056], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [25088, 0]), ([0, 3136], [3136, 0]), ([0, 784], [0, 0])]</mem_access_count_word><mac_count><active />102760448<idle />31457280</mac_count></basic_info><energy><total_energy />226224622.5<mem_energy_breakdown><W />[11.5, 405.9, 681.9]<I />[342.9, 3224.0, 2088.3]<O />[8999.0, 621.5, 1044.2]</mem_energy_breakdown><MAC_energy><active_MAC />224634339.3<idle_MAC />1572864.0<total />226207203.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7199<utilization_without_data_loading />0.7656<utilization_spatial />0.7656<utilization_temporal_with_data_loading />0.9403<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />139394<latency_cycle_without_data_loading />131072<ideal_computing_cycle />131072<data_loading><load_cycle_total />8322<load_cycle_individual />{'W': [2, 2048, 0], 'I': [393, 6272, 0]}<load_cycle_combined />{'W': 2048, 'I': 6272}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-131071], [-114674, -131056], [-131072, -131072]], 'I': [[-131071], [-128772, -104328], [-131072, -131072]], 'O': [[-131072], [-8160, -5056], [-127936, -130288]]}<mem_stall_cycle_shared />{'W': [[-131071], [-114674, 0], [0, 0]], 'I': [[-131071], [-128772, 0], [0, 0]], 'O': [[-131072], [-8160, -5056], [-127936, -130288]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [128, 1048576, 1048576], 'I': [256, 3211264, 3211264], 'O': [512, 1605632, 1605632], 'O_partial': [512, 0, 0], 'O_final': [0, 1605632, 1605632]}<data_size_each_level_total />{'W': [128, 1048576, 1048576], 'I': [200704, 3211264, 3211264], 'O': [401408, 1605632, 1605632]}<loop_cycles_each_level />{'W': [16, 131072, 131072], 'I': [2048, 131072, 131072], 'O': [32768, 131072, 131072]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [4, 4, 1], 'O': [16, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.1], [98.0, 24.5], [24.5, 24.5]], 'O': [[8.0, 0.0], [12.2, 12.2], [12.2, 12.2]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.5], [392.0, 98.0], [98.0, 24.5]], 'O': [[8.0, 0.2], [196.0, 12.2], [12.2, 12.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]], 'I': [[8.0, 0.1], [98.0, 24.5], [24.5, 0]], 'O': [[8.0, 0.2], [196.0, 12.2], [12.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [118.2, 228.5], [32.5, 12.2]], 'I': [[8.0, 0.1], [118.2, 228.5], [32.5, 12.2]], 'O': [[8.0, 0.2], [118.2, 228.5], [32.5, 12.2]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 131072], [16, 16, 8192], [131072, 131072, 1]], 'I': [[1, 1, 131072], [2048, 2048, 64], [131072, 131072, 1]], 'O': [[1, 1, 131072], [2048, 32768, 4], [131072, 131072, 1]]}<trans_time_real />{'W': [[0, 1, 131072], [[2, 16, 8192], [0, 16, 8192]], [[2048, 131072, 1], [512, 131072, 1]]], 'I': [[0, 1, 131072], [[4, 2048, 64], [392, 2048, 64]], [[6272, 131072, 1], [1568, 131072, 1]]], 'O': [[0, 1, 131072], [[8, 32768, 4], [784, 32768, 4]], [[3136, 131072, 1], [784, 131072, 1]]]}<single_stall_cycle />{'W': [[-1], [-14, -16], [-129024, -130560]], 'I': [[-1], [-2044, -1656], [-124800, -129504]], 'O': [[-1], [-2040, -1264], [-127936, -130288]]}<single_stall_count />{'W': [131071, 8191, 0], 'I': [131071, 63, 0], 'O': [131072, 4, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [3136, 0]}, 1: {'W': [16382, 0], 'I': [24696, 0], 'O': [3136, 3136]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-131072, -131072], [-127936, -131072]], 1: [[-89994, -131072], [-127936, -127936]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />121.4<mem_area_percentage />99.7 %</area></results><elapsed_time_second />0</simulation></root>