
dcmotorsimple.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000466c  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08004800  08004800  00014800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004838  08004838  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08004838  08004838  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004838  08004838  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004838  08004838  00014838  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800483c  0800483c  0001483c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004840  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000130  2000000c  0800484c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000013c  0800484c  0002013c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dd54  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002112  00000000  00000000  0002dd90  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d60  00000000  00000000  0002fea8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c38  00000000  00000000  00030c08  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001f53c  00000000  00000000  00031840  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000caed  00000000  00000000  00050d7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000be6af  00000000  00000000  0005d869  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0011bf18  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000370c  00000000  00000000  0011bf94  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080047e8 	.word	0x080047e8

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	080047e8 	.word	0x080047e8

080001d4 <com_Test_SendBuffer>:

#include "com.h"
#include "usart.h"


void com_Test_SendBuffer( uint8_t * const buffer, const uint16_t size_bytes ){
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b08e      	sub	sp, #56	; 0x38
 80001d8:	af00      	add	r7, sp, #0
 80001da:	6078      	str	r0, [r7, #4]
 80001dc:	460b      	mov	r3, r1
 80001de:	807b      	strh	r3, [r7, #2]
	uint16_t *u16buffer = (uint16_t *)buffer;
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	637b      	str	r3, [r7, #52]	; 0x34
//		for(i=0;i<10;i++){
//			array[i]=i*0.1F;
//		}

	while(1){
	HAL_UART_Transmit(&huart2, buffer, size_bytes, 5000);
 80001e4:	887a      	ldrh	r2, [r7, #2]
 80001e6:	f241 3388 	movw	r3, #5000	; 0x1388
 80001ea:	6879      	ldr	r1, [r7, #4]
 80001ec:	4801      	ldr	r0, [pc, #4]	; (80001f4 <com_Test_SendBuffer+0x20>)
 80001ee:	f003 fb29 	bl	8003844 <HAL_UART_Transmit>
 80001f2:	e7f7      	b.n	80001e4 <com_Test_SendBuffer+0x10>
 80001f4:	200000b8 	.word	0x200000b8

080001f8 <MX_ADC2_Init>:

ADC_HandleTypeDef hadc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b086      	sub	sp, #24
 80001fc:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80001fe:	463b      	mov	r3, r7
 8000200:	2200      	movs	r2, #0
 8000202:	601a      	str	r2, [r3, #0]
 8000204:	605a      	str	r2, [r3, #4]
 8000206:	609a      	str	r2, [r3, #8]
 8000208:	60da      	str	r2, [r3, #12]
 800020a:	611a      	str	r2, [r3, #16]
 800020c:	615a      	str	r2, [r3, #20]

  /** Common config 
  */
  hadc2.Instance = ADC2;
 800020e:	4b27      	ldr	r3, [pc, #156]	; (80002ac <MX_ADC2_Init+0xb4>)
 8000210:	4a27      	ldr	r2, [pc, #156]	; (80002b0 <MX_ADC2_Init+0xb8>)
 8000212:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000214:	4b25      	ldr	r3, [pc, #148]	; (80002ac <MX_ADC2_Init+0xb4>)
 8000216:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800021a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800021c:	4b23      	ldr	r3, [pc, #140]	; (80002ac <MX_ADC2_Init+0xb4>)
 800021e:	2200      	movs	r2, #0
 8000220:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000222:	4b22      	ldr	r3, [pc, #136]	; (80002ac <MX_ADC2_Init+0xb4>)
 8000224:	2200      	movs	r2, #0
 8000226:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000228:	4b20      	ldr	r3, [pc, #128]	; (80002ac <MX_ADC2_Init+0xb4>)
 800022a:	2200      	movs	r2, #0
 800022c:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800022e:	4b1f      	ldr	r3, [pc, #124]	; (80002ac <MX_ADC2_Init+0xb4>)
 8000230:	2200      	movs	r2, #0
 8000232:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000236:	4b1d      	ldr	r3, [pc, #116]	; (80002ac <MX_ADC2_Init+0xb4>)
 8000238:	2200      	movs	r2, #0
 800023a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800023c:	4b1b      	ldr	r3, [pc, #108]	; (80002ac <MX_ADC2_Init+0xb4>)
 800023e:	2201      	movs	r2, #1
 8000240:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000242:	4b1a      	ldr	r3, [pc, #104]	; (80002ac <MX_ADC2_Init+0xb4>)
 8000244:	2200      	movs	r2, #0
 8000246:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8000248:	4b18      	ldr	r3, [pc, #96]	; (80002ac <MX_ADC2_Init+0xb4>)
 800024a:	2201      	movs	r2, #1
 800024c:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800024e:	4b17      	ldr	r3, [pc, #92]	; (80002ac <MX_ADC2_Init+0xb4>)
 8000250:	2200      	movs	r2, #0
 8000252:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000256:	4b15      	ldr	r3, [pc, #84]	; (80002ac <MX_ADC2_Init+0xb4>)
 8000258:	2204      	movs	r2, #4
 800025a:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800025c:	4b13      	ldr	r3, [pc, #76]	; (80002ac <MX_ADC2_Init+0xb4>)
 800025e:	2200      	movs	r2, #0
 8000260:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000262:	4b12      	ldr	r3, [pc, #72]	; (80002ac <MX_ADC2_Init+0xb4>)
 8000264:	2200      	movs	r2, #0
 8000266:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000268:	4810      	ldr	r0, [pc, #64]	; (80002ac <MX_ADC2_Init+0xb4>)
 800026a:	f000 fbfd 	bl	8000a68 <HAL_ADC_Init>
 800026e:	4603      	mov	r3, r0
 8000270:	2b00      	cmp	r3, #0
 8000272:	d001      	beq.n	8000278 <MX_ADC2_Init+0x80>
  {
    Error_Handler();
 8000274:	f000 fa7a 	bl	800076c <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000278:	2301      	movs	r3, #1
 800027a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800027c:	2301      	movs	r3, #1
 800027e:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000280:	2300      	movs	r3, #0
 8000282:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000284:	2300      	movs	r3, #0
 8000286:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000288:	2300      	movs	r3, #0
 800028a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800028c:	2300      	movs	r3, #0
 800028e:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000290:	463b      	mov	r3, r7
 8000292:	4619      	mov	r1, r3
 8000294:	4805      	ldr	r0, [pc, #20]	; (80002ac <MX_ADC2_Init+0xb4>)
 8000296:	f001 f869 	bl	800136c <HAL_ADC_ConfigChannel>
 800029a:	4603      	mov	r3, r0
 800029c:	2b00      	cmp	r3, #0
 800029e:	d001      	beq.n	80002a4 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 80002a0:	f000 fa64 	bl	800076c <Error_Handler>
  }

}
 80002a4:	bf00      	nop
 80002a6:	3718      	adds	r7, #24
 80002a8:	46bd      	mov	sp, r7
 80002aa:	bd80      	pop	{r7, pc}
 80002ac:	20000028 	.word	0x20000028
 80002b0:	50000100 	.word	0x50000100

080002b4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b08a      	sub	sp, #40	; 0x28
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002bc:	f107 0314 	add.w	r3, r7, #20
 80002c0:	2200      	movs	r2, #0
 80002c2:	601a      	str	r2, [r3, #0]
 80002c4:	605a      	str	r2, [r3, #4]
 80002c6:	609a      	str	r2, [r3, #8]
 80002c8:	60da      	str	r2, [r3, #12]
 80002ca:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC2)
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	4a15      	ldr	r2, [pc, #84]	; (8000328 <HAL_ADC_MspInit+0x74>)
 80002d2:	4293      	cmp	r3, r2
 80002d4:	d124      	bne.n	8000320 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* ADC2 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80002d6:	4b15      	ldr	r3, [pc, #84]	; (800032c <HAL_ADC_MspInit+0x78>)
 80002d8:	695b      	ldr	r3, [r3, #20]
 80002da:	4a14      	ldr	r2, [pc, #80]	; (800032c <HAL_ADC_MspInit+0x78>)
 80002dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80002e0:	6153      	str	r3, [r2, #20]
 80002e2:	4b12      	ldr	r3, [pc, #72]	; (800032c <HAL_ADC_MspInit+0x78>)
 80002e4:	695b      	ldr	r3, [r3, #20]
 80002e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80002ea:	613b      	str	r3, [r7, #16]
 80002ec:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80002ee:	4b0f      	ldr	r3, [pc, #60]	; (800032c <HAL_ADC_MspInit+0x78>)
 80002f0:	695b      	ldr	r3, [r3, #20]
 80002f2:	4a0e      	ldr	r2, [pc, #56]	; (800032c <HAL_ADC_MspInit+0x78>)
 80002f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80002f8:	6153      	str	r3, [r2, #20]
 80002fa:	4b0c      	ldr	r3, [pc, #48]	; (800032c <HAL_ADC_MspInit+0x78>)
 80002fc:	695b      	ldr	r3, [r3, #20]
 80002fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000302:	60fb      	str	r3, [r7, #12]
 8000304:	68fb      	ldr	r3, [r7, #12]
    /**ADC2 GPIO Configuration    
    PA4     ------> ADC2_IN1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000306:	2310      	movs	r3, #16
 8000308:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800030a:	2303      	movs	r3, #3
 800030c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800030e:	2300      	movs	r3, #0
 8000310:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000312:	f107 0314 	add.w	r3, r7, #20
 8000316:	4619      	mov	r1, r3
 8000318:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800031c:	f001 fc86 	bl	8001c2c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000320:	bf00      	nop
 8000322:	3728      	adds	r7, #40	; 0x28
 8000324:	46bd      	mov	sp, r7
 8000326:	bd80      	pop	{r7, pc}
 8000328:	50000100 	.word	0x50000100
 800032c:	40021000 	.word	0x40021000

08000330 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8000330:	b480      	push	{r7}
 8000332:	b085      	sub	sp, #20
 8000334:	af00      	add	r7, sp, #0
 8000336:	6078      	str	r0, [r7, #4]
 8000338:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 800033a:	4a13      	ldr	r2, [pc, #76]	; (8000388 <LL_SYSCFG_SetEXTISource+0x58>)
 800033c:	683b      	ldr	r3, [r7, #0]
 800033e:	b2db      	uxtb	r3, r3
 8000340:	3302      	adds	r3, #2
 8000342:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000346:	683b      	ldr	r3, [r7, #0]
 8000348:	0c1b      	lsrs	r3, r3, #16
 800034a:	43db      	mvns	r3, r3
 800034c:	ea02 0103 	and.w	r1, r2, r3
 8000350:	683b      	ldr	r3, [r7, #0]
 8000352:	0c1b      	lsrs	r3, r3, #16
 8000354:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000356:	68fb      	ldr	r3, [r7, #12]
 8000358:	fa93 f3a3 	rbit	r3, r3
 800035c:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800035e:	68bb      	ldr	r3, [r7, #8]
 8000360:	fab3 f383 	clz	r3, r3
 8000364:	b2db      	uxtb	r3, r3
 8000366:	461a      	mov	r2, r3
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	fa03 f202 	lsl.w	r2, r3, r2
 800036e:	4806      	ldr	r0, [pc, #24]	; (8000388 <LL_SYSCFG_SetEXTISource+0x58>)
 8000370:	683b      	ldr	r3, [r7, #0]
 8000372:	b2db      	uxtb	r3, r3
 8000374:	430a      	orrs	r2, r1
 8000376:	3302      	adds	r3, #2
 8000378:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 800037c:	bf00      	nop
 800037e:	3714      	adds	r7, #20
 8000380:	46bd      	mov	sp, r7
 8000382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000386:	4770      	bx	lr
 8000388:	40010000 	.word	0x40010000

0800038c <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800038c:	b480      	push	{r7}
 800038e:	b089      	sub	sp, #36	; 0x24
 8000390:	af00      	add	r7, sp, #0
 8000392:	60f8      	str	r0, [r7, #12]
 8000394:	60b9      	str	r1, [r7, #8]
 8000396:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000398:	68fb      	ldr	r3, [r7, #12]
 800039a:	681a      	ldr	r2, [r3, #0]
 800039c:	68bb      	ldr	r3, [r7, #8]
 800039e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80003a0:	697b      	ldr	r3, [r7, #20]
 80003a2:	fa93 f3a3 	rbit	r3, r3
 80003a6:	613b      	str	r3, [r7, #16]
  return result;
 80003a8:	693b      	ldr	r3, [r7, #16]
 80003aa:	fab3 f383 	clz	r3, r3
 80003ae:	b2db      	uxtb	r3, r3
 80003b0:	005b      	lsls	r3, r3, #1
 80003b2:	2103      	movs	r1, #3
 80003b4:	fa01 f303 	lsl.w	r3, r1, r3
 80003b8:	43db      	mvns	r3, r3
 80003ba:	401a      	ands	r2, r3
 80003bc:	68bb      	ldr	r3, [r7, #8]
 80003be:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80003c0:	69fb      	ldr	r3, [r7, #28]
 80003c2:	fa93 f3a3 	rbit	r3, r3
 80003c6:	61bb      	str	r3, [r7, #24]
  return result;
 80003c8:	69bb      	ldr	r3, [r7, #24]
 80003ca:	fab3 f383 	clz	r3, r3
 80003ce:	b2db      	uxtb	r3, r3
 80003d0:	005b      	lsls	r3, r3, #1
 80003d2:	6879      	ldr	r1, [r7, #4]
 80003d4:	fa01 f303 	lsl.w	r3, r1, r3
 80003d8:	431a      	orrs	r2, r3
 80003da:	68fb      	ldr	r3, [r7, #12]
 80003dc:	601a      	str	r2, [r3, #0]
}
 80003de:	bf00      	nop
 80003e0:	3724      	adds	r7, #36	; 0x24
 80003e2:	46bd      	mov	sp, r7
 80003e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e8:	4770      	bx	lr

080003ea <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 80003ea:	b480      	push	{r7}
 80003ec:	b089      	sub	sp, #36	; 0x24
 80003ee:	af00      	add	r7, sp, #0
 80003f0:	60f8      	str	r0, [r7, #12]
 80003f2:	60b9      	str	r1, [r7, #8]
 80003f4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80003f6:	68fb      	ldr	r3, [r7, #12]
 80003f8:	68da      	ldr	r2, [r3, #12]
 80003fa:	68bb      	ldr	r3, [r7, #8]
 80003fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80003fe:	697b      	ldr	r3, [r7, #20]
 8000400:	fa93 f3a3 	rbit	r3, r3
 8000404:	613b      	str	r3, [r7, #16]
  return result;
 8000406:	693b      	ldr	r3, [r7, #16]
 8000408:	fab3 f383 	clz	r3, r3
 800040c:	b2db      	uxtb	r3, r3
 800040e:	005b      	lsls	r3, r3, #1
 8000410:	2103      	movs	r1, #3
 8000412:	fa01 f303 	lsl.w	r3, r1, r3
 8000416:	43db      	mvns	r3, r3
 8000418:	401a      	ands	r2, r3
 800041a:	68bb      	ldr	r3, [r7, #8]
 800041c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800041e:	69fb      	ldr	r3, [r7, #28]
 8000420:	fa93 f3a3 	rbit	r3, r3
 8000424:	61bb      	str	r3, [r7, #24]
  return result;
 8000426:	69bb      	ldr	r3, [r7, #24]
 8000428:	fab3 f383 	clz	r3, r3
 800042c:	b2db      	uxtb	r3, r3
 800042e:	005b      	lsls	r3, r3, #1
 8000430:	6879      	ldr	r1, [r7, #4]
 8000432:	fa01 f303 	lsl.w	r3, r1, r3
 8000436:	431a      	orrs	r2, r3
 8000438:	68fb      	ldr	r3, [r7, #12]
 800043a:	60da      	str	r2, [r3, #12]
}
 800043c:	bf00      	nop
 800043e:	3724      	adds	r7, #36	; 0x24
 8000440:	46bd      	mov	sp, r7
 8000442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000446:	4770      	bx	lr

08000448 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000448:	b480      	push	{r7}
 800044a:	b083      	sub	sp, #12
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
 8000450:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	683a      	ldr	r2, [r7, #0]
 8000456:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000458:	bf00      	nop
 800045a:	370c      	adds	r7, #12
 800045c:	46bd      	mov	sp, r7
 800045e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000462:	4770      	bx	lr

08000464 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000464:	b480      	push	{r7}
 8000466:	b085      	sub	sp, #20
 8000468:	af00      	add	r7, sp, #0
 800046a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 800046c:	4b08      	ldr	r3, [pc, #32]	; (8000490 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800046e:	695a      	ldr	r2, [r3, #20]
 8000470:	4907      	ldr	r1, [pc, #28]	; (8000490 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	4313      	orrs	r3, r2
 8000476:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000478:	4b05      	ldr	r3, [pc, #20]	; (8000490 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800047a:	695a      	ldr	r2, [r3, #20]
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	4013      	ands	r3, r2
 8000480:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000482:	68fb      	ldr	r3, [r7, #12]
}
 8000484:	bf00      	nop
 8000486:	3714      	adds	r7, #20
 8000488:	46bd      	mov	sp, r7
 800048a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800048e:	4770      	bx	lr
 8000490:	40021000 	.word	0x40021000

08000494 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b08a      	sub	sp, #40	; 0x28
 8000498:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 800049a:	f107 031c 	add.w	r3, r7, #28
 800049e:	2200      	movs	r2, #0
 80004a0:	601a      	str	r2, [r3, #0]
 80004a2:	605a      	str	r2, [r3, #4]
 80004a4:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004a6:	1d3b      	adds	r3, r7, #4
 80004a8:	2200      	movs	r2, #0
 80004aa:	601a      	str	r2, [r3, #0]
 80004ac:	605a      	str	r2, [r3, #4]
 80004ae:	609a      	str	r2, [r3, #8]
 80004b0:	60da      	str	r2, [r3, #12]
 80004b2:	611a      	str	r2, [r3, #16]
 80004b4:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80004b6:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80004ba:	f7ff ffd3 	bl	8000464 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOF);
 80004be:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80004c2:	f7ff ffcf 	bl	8000464 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80004c6:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80004ca:	f7ff ffcb 	bl	8000464 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80004ce:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80004d2:	f7ff ffc7 	bl	8000464 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(EN_B_GPIO_Port, EN_B_Pin);
 80004d6:	2102      	movs	r1, #2
 80004d8:	4826      	ldr	r0, [pc, #152]	; (8000574 <MX_GPIO_Init+0xe0>)
 80004da:	f7ff ffb5 	bl	8000448 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, IN1_B_Pin|IN2_B_Pin|LD2_Pin);
 80004de:	2123      	movs	r1, #35	; 0x23
 80004e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004e4:	f7ff ffb0 	bl	8000448 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 80004e8:	4923      	ldr	r1, [pc, #140]	; (8000578 <MX_GPIO_Init+0xe4>)
 80004ea:	2002      	movs	r0, #2
 80004ec:	f7ff ff20 	bl	8000330 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 80004f0:	2200      	movs	r2, #0
 80004f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004f6:	481f      	ldr	r0, [pc, #124]	; (8000574 <MX_GPIO_Init+0xe0>)
 80004f8:	f7ff ff77 	bl	80003ea <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 80004fc:	2200      	movs	r2, #0
 80004fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000502:	481c      	ldr	r0, [pc, #112]	; (8000574 <MX_GPIO_Init+0xe0>)
 8000504:	f7ff ff42 	bl	800038c <LL_GPIO_SetPinMode>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 8000508:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800050c:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 800050e:	2300      	movs	r3, #0
 8000510:	623b      	str	r3, [r7, #32]
  EXTI_InitStruct.LineCommand = ENABLE;
 8000512:	2301      	movs	r3, #1
 8000514:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8000518:	2300      	movs	r3, #0
 800051a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 800051e:	2302      	movs	r3, #2
 8000520:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8000524:	f107 031c 	add.w	r3, r7, #28
 8000528:	4618      	mov	r0, r3
 800052a:	f003 fecb 	bl	80042c4 <LL_EXTI_Init>

  /**/
  GPIO_InitStruct.Pin = EN_B_Pin;
 800052e:	2302      	movs	r3, #2
 8000530:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000532:	2301      	movs	r3, #1
 8000534:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000536:	2300      	movs	r3, #0
 8000538:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800053a:	2300      	movs	r3, #0
 800053c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800053e:	2300      	movs	r3, #0
 8000540:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(EN_B_GPIO_Port, &GPIO_InitStruct);
 8000542:	1d3b      	adds	r3, r7, #4
 8000544:	4619      	mov	r1, r3
 8000546:	480b      	ldr	r0, [pc, #44]	; (8000574 <MX_GPIO_Init+0xe0>)
 8000548:	f004 f8a9 	bl	800469e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = IN1_B_Pin|IN2_B_Pin|LD2_Pin;
 800054c:	2323      	movs	r3, #35	; 0x23
 800054e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000550:	2301      	movs	r3, #1
 8000552:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000554:	2300      	movs	r3, #0
 8000556:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000558:	2300      	movs	r3, #0
 800055a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800055c:	2300      	movs	r3, #0
 800055e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000560:	1d3b      	adds	r3, r7, #4
 8000562:	4619      	mov	r1, r3
 8000564:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000568:	f004 f899 	bl	800469e <LL_GPIO_Init>

}
 800056c:	bf00      	nop
 800056e:	3728      	adds	r7, #40	; 0x28
 8000570:	46bd      	mov	sp, r7
 8000572:	bd80      	pop	{r7, pc}
 8000574:	48000800 	.word	0x48000800
 8000578:	00f00003 	.word	0x00f00003

0800057c <LL_GPIO_SetOutputPin>:
{
 800057c:	b480      	push	{r7}
 800057e:	b083      	sub	sp, #12
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
 8000584:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	683a      	ldr	r2, [r7, #0]
 800058a:	619a      	str	r2, [r3, #24]
}
 800058c:	bf00      	nop
 800058e:	370c      	adds	r7, #12
 8000590:	46bd      	mov	sp, r7
 8000592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000596:	4770      	bx	lr

08000598 <LL_GPIO_ResetOutputPin>:
{
 8000598:	b480      	push	{r7}
 800059a:	b083      	sub	sp, #12
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
 80005a0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	683a      	ldr	r2, [r7, #0]
 80005a6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80005a8:	bf00      	nop
 80005aa:	370c      	adds	r7, #12
 80005ac:	46bd      	mov	sp, r7
 80005ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b2:	4770      	bx	lr

080005b4 <test_mANoise>:
//	}
//}


#define N (1000)
void test_mANoise(void){
 80005b4:	b580      	push	{r7, lr}
 80005b6:	f5ad 6d7b 	sub.w	sp, sp, #4016	; 0xfb0
 80005ba:	af00      	add	r7, sp, #0
	uint16_t adcValue = 0;
 80005bc:	2300      	movs	r3, #0
 80005be:	f8a7 3faa 	strh.w	r3, [r7, #4010]	; 0xfaa
	float adcValue_mV = 0;
 80005c2:	f04f 0300 	mov.w	r3, #0
 80005c6:	f607 72a4 	addw	r2, r7, #4004	; 0xfa4
 80005ca:	6013      	str	r3, [r2, #0]
	float adcValue_mA[N];
	unsigned int index = N;
 80005cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005d0:	f8c7 3fac 	str.w	r3, [r7, #4012]	; 0xfac

	LL_GPIO_SetOutputPin(IN1_B_GPIO_Port, IN1_B_Pin);
 80005d4:	2101      	movs	r1, #1
 80005d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005da:	f7ff ffcf 	bl	800057c <LL_GPIO_SetOutputPin>
	LL_GPIO_ResetOutputPin(IN2_B_GPIO_Port, IN2_B_Pin);
 80005de:	2102      	movs	r1, #2
 80005e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005e4:	f7ff ffd8 	bl	8000598 <LL_GPIO_ResetOutputPin>
	LL_GPIO_SetOutputPin(EN_B_GPIO_Port, EN_B_Pin);
 80005e8:	2102      	movs	r1, #2
 80005ea:	4822      	ldr	r0, [pc, #136]	; (8000674 <test_mANoise+0xc0>)
 80005ec:	f7ff ffc6 	bl	800057c <LL_GPIO_SetOutputPin>
	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 80005f0:	2100      	movs	r1, #0
 80005f2:	4821      	ldr	r0, [pc, #132]	; (8000678 <test_mANoise+0xc4>)
 80005f4:	f000 fe4f 	bl	8001296 <HAL_ADCEx_Calibration_Start>
	while(index--){
 80005f8:	e02d      	b.n	8000656 <test_mANoise+0xa2>
		HAL_ADC_Start(&hadc2);
 80005fa:	481f      	ldr	r0, [pc, #124]	; (8000678 <test_mANoise+0xc4>)
 80005fc:	f000 fc2e 	bl	8000e5c <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc2, 10);
 8000600:	210a      	movs	r1, #10
 8000602:	481d      	ldr	r0, [pc, #116]	; (8000678 <test_mANoise+0xc4>)
 8000604:	f000 fd40 	bl	8001088 <HAL_ADC_PollForConversion>
		adcValue = HAL_ADC_GetValue(&hadc2);
 8000608:	481b      	ldr	r0, [pc, #108]	; (8000678 <test_mANoise+0xc4>)
 800060a:	f000 fe37 	bl	800127c <HAL_ADC_GetValue>
 800060e:	4603      	mov	r3, r0
 8000610:	f8a7 3faa 	strh.w	r3, [r7, #4010]	; 0xfaa
		adcValue_mV = adcValue * 0.805664F;
 8000614:	f8b7 3faa 	ldrh.w	r3, [r7, #4010]	; 0xfaa
 8000618:	ee07 3a90 	vmov	s15, r3
 800061c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000620:	ed9f 7a16 	vldr	s14, [pc, #88]	; 800067c <test_mANoise+0xc8>
 8000624:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000628:	f607 73a4 	addw	r3, r7, #4004	; 0xfa4
 800062c:	edc3 7a00 	vstr	s15, [r3]
		adcValue_mA[index] = (adcValue_mV-40) / (31*0.05F);
 8000630:	f607 73a4 	addw	r3, r7, #4004	; 0xfa4
 8000634:	edd3 7a00 	vldr	s15, [r3]
 8000638:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8000680 <test_mANoise+0xcc>
 800063c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000640:	eddf 6a10 	vldr	s13, [pc, #64]	; 8000684 <test_mANoise+0xd0>
 8000644:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000648:	1d3a      	adds	r2, r7, #4
 800064a:	f8d7 3fac 	ldr.w	r3, [r7, #4012]	; 0xfac
 800064e:	009b      	lsls	r3, r3, #2
 8000650:	4413      	add	r3, r2
 8000652:	edc3 7a00 	vstr	s15, [r3]
	while(index--){
 8000656:	f8d7 3fac 	ldr.w	r3, [r7, #4012]	; 0xfac
 800065a:	1e5a      	subs	r2, r3, #1
 800065c:	f8c7 2fac 	str.w	r2, [r7, #4012]	; 0xfac
 8000660:	2b00      	cmp	r3, #0
 8000662:	d1ca      	bne.n	80005fa <test_mANoise+0x46>
	}
	com_Test_SendBuffer( (uint8_t *)&adcValue_mA[0] , 4*N);
 8000664:	1d3b      	adds	r3, r7, #4
 8000666:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 800066a:	4618      	mov	r0, r3
 800066c:	f7ff fdb2 	bl	80001d4 <com_Test_SendBuffer>
	while(1);
 8000670:	e7fe      	b.n	8000670 <test_mANoise+0xbc>
 8000672:	bf00      	nop
 8000674:	48000800 	.word	0x48000800
 8000678:	20000028 	.word	0x20000028
 800067c:	3f4e3fff 	.word	0x3f4e3fff
 8000680:	42200000 	.word	0x42200000
 8000684:	3fc66667 	.word	0x3fc66667

08000688 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */  SystemClock_Config();
 800068c:	f000 f80c 	bl	80006a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000690:	f7ff ff00 	bl	8000494 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000694:	f000 f8fc 	bl	8000890 <MX_USART2_UART_Init>
  MX_TIM16_Init();
 8000698:	f000 f8b4 	bl	8000804 <MX_TIM16_Init>
  MX_ADC2_Init();
 800069c:	f7ff fdac 	bl	80001f8 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */

  //test_ContinuousSingleDirection();
  //test_ContinuousSingleDirectionADC();
  test_mANoise();
 80006a0:	f7ff ff88 	bl	80005b4 <test_mANoise>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
while(1){
 80006a4:	e7fe      	b.n	80006a4 <main+0x1c>
	...

080006a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b0a6      	sub	sp, #152	; 0x98
 80006ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ae:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80006b2:	2228      	movs	r2, #40	; 0x28
 80006b4:	2100      	movs	r1, #0
 80006b6:	4618      	mov	r0, r3
 80006b8:	f004 f88e 	bl	80047d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006bc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80006c0:	2200      	movs	r2, #0
 80006c2:	601a      	str	r2, [r3, #0]
 80006c4:	605a      	str	r2, [r3, #4]
 80006c6:	609a      	str	r2, [r3, #8]
 80006c8:	60da      	str	r2, [r3, #12]
 80006ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006cc:	1d3b      	adds	r3, r7, #4
 80006ce:	2258      	movs	r2, #88	; 0x58
 80006d0:	2100      	movs	r1, #0
 80006d2:	4618      	mov	r0, r3
 80006d4:	f004 f880 	bl	80047d8 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006d8:	2302      	movs	r3, #2
 80006da:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006dc:	2301      	movs	r3, #1
 80006de:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006e0:	2310      	movs	r3, #16
 80006e2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006e6:	2302      	movs	r3, #2
 80006e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006ec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80006f0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80006f4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80006f8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80006fc:	2300      	movs	r3, #0
 80006fe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000702:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000706:	4618      	mov	r0, r3
 8000708:	f001 fc1a 	bl	8001f40 <HAL_RCC_OscConfig>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000712:	f000 f82b 	bl	800076c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000716:	230f      	movs	r3, #15
 8000718:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800071a:	2302      	movs	r3, #2
 800071c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800071e:	2300      	movs	r3, #0
 8000720:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000722:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000726:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000728:	2300      	movs	r3, #0
 800072a:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800072c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000730:	2102      	movs	r1, #2
 8000732:	4618      	mov	r0, r3
 8000734:	f002 fb1a 	bl	8002d6c <HAL_RCC_ClockConfig>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800073e:	f000 f815 	bl	800076c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM16;
 8000742:	4b09      	ldr	r3, [pc, #36]	; (8000768 <SystemClock_Config+0xc0>)
 8000744:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000746:	2300      	movs	r3, #0
 8000748:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim16ClockSelection = RCC_TIM16CLK_HCLK;
 800074a:	2300      	movs	r3, #0
 800074c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800074e:	1d3b      	adds	r3, r7, #4
 8000750:	4618      	mov	r0, r3
 8000752:	f002 fd41 	bl	80031d8 <HAL_RCCEx_PeriphCLKConfig>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d001      	beq.n	8000760 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 800075c:	f000 f806 	bl	800076c <Error_Handler>
  }
}
 8000760:	bf00      	nop
 8000762:	3798      	adds	r7, #152	; 0x98
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}
 8000768:	00800002 	.word	0x00800002

0800076c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000770:	bf00      	nop
 8000772:	46bd      	mov	sp, r7
 8000774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000778:	4770      	bx	lr

0800077a <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800077a:	b480      	push	{r7}
 800077c:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800077e:	bf00      	nop
 8000780:	46bd      	mov	sp, r7
 8000782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000786:	4770      	bx	lr

08000788 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000788:	b480      	push	{r7}
 800078a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800078c:	e7fe      	b.n	800078c <HardFault_Handler+0x4>

0800078e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800078e:	b480      	push	{r7}
 8000790:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000792:	e7fe      	b.n	8000792 <MemManage_Handler+0x4>

08000794 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000794:	b480      	push	{r7}
 8000796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000798:	e7fe      	b.n	8000798 <BusFault_Handler+0x4>

0800079a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800079a:	b480      	push	{r7}
 800079c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800079e:	e7fe      	b.n	800079e <UsageFault_Handler+0x4>

080007a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007a4:	bf00      	nop
 80007a6:	46bd      	mov	sp, r7
 80007a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ac:	4770      	bx	lr

080007ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007ae:	b480      	push	{r7}
 80007b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007b2:	bf00      	nop
 80007b4:	46bd      	mov	sp, r7
 80007b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ba:	4770      	bx	lr

080007bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007bc:	b480      	push	{r7}
 80007be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007c0:	bf00      	nop
 80007c2:	46bd      	mov	sp, r7
 80007c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c8:	4770      	bx	lr

080007ca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007ca:	b580      	push	{r7, lr}
 80007cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007ce:	f000 f92b 	bl	8000a28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007d2:	bf00      	nop
 80007d4:	bd80      	pop	{r7, pc}
	...

080007d8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80007dc:	4b08      	ldr	r3, [pc, #32]	; (8000800 <SystemInit+0x28>)
 80007de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80007e2:	4a07      	ldr	r2, [pc, #28]	; (8000800 <SystemInit+0x28>)
 80007e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80007e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80007ec:	4b04      	ldr	r3, [pc, #16]	; (8000800 <SystemInit+0x28>)
 80007ee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80007f2:	609a      	str	r2, [r3, #8]
#endif
}
 80007f4:	bf00      	nop
 80007f6:	46bd      	mov	sp, r7
 80007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fc:	4770      	bx	lr
 80007fe:	bf00      	nop
 8000800:	e000ed00 	.word	0xe000ed00

08000804 <MX_TIM16_Init>:

TIM_HandleTypeDef htim16;

/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0

  htim16.Instance = TIM16;
 8000808:	4b0f      	ldr	r3, [pc, #60]	; (8000848 <MX_TIM16_Init+0x44>)
 800080a:	4a10      	ldr	r2, [pc, #64]	; (800084c <MX_TIM16_Init+0x48>)
 800080c:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 800080e:	4b0e      	ldr	r3, [pc, #56]	; (8000848 <MX_TIM16_Init+0x44>)
 8000810:	2200      	movs	r2, #0
 8000812:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000814:	4b0c      	ldr	r3, [pc, #48]	; (8000848 <MX_TIM16_Init+0x44>)
 8000816:	2200      	movs	r2, #0
 8000818:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 3599;
 800081a:	4b0b      	ldr	r3, [pc, #44]	; (8000848 <MX_TIM16_Init+0x44>)
 800081c:	f640 620f 	movw	r2, #3599	; 0xe0f
 8000820:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000822:	4b09      	ldr	r3, [pc, #36]	; (8000848 <MX_TIM16_Init+0x44>)
 8000824:	2200      	movs	r2, #0
 8000826:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8000828:	4b07      	ldr	r3, [pc, #28]	; (8000848 <MX_TIM16_Init+0x44>)
 800082a:	2200      	movs	r2, #0
 800082c:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800082e:	4b06      	ldr	r3, [pc, #24]	; (8000848 <MX_TIM16_Init+0x44>)
 8000830:	2200      	movs	r2, #0
 8000832:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000834:	4804      	ldr	r0, [pc, #16]	; (8000848 <MX_TIM16_Init+0x44>)
 8000836:	f002 feed 	bl	8003614 <HAL_TIM_Base_Init>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	d001      	beq.n	8000844 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8000840:	f7ff ff94 	bl	800076c <Error_Handler>
  }

}
 8000844:	bf00      	nop
 8000846:	bd80      	pop	{r7, pc}
 8000848:	20000078 	.word	0x20000078
 800084c:	40014400 	.word	0x40014400

08000850 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000850:	b480      	push	{r7}
 8000852:	b085      	sub	sp, #20
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM16)
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	4a0a      	ldr	r2, [pc, #40]	; (8000888 <HAL_TIM_Base_MspInit+0x38>)
 800085e:	4293      	cmp	r3, r2
 8000860:	d10b      	bne.n	800087a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* TIM16 clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8000862:	4b0a      	ldr	r3, [pc, #40]	; (800088c <HAL_TIM_Base_MspInit+0x3c>)
 8000864:	699b      	ldr	r3, [r3, #24]
 8000866:	4a09      	ldr	r2, [pc, #36]	; (800088c <HAL_TIM_Base_MspInit+0x3c>)
 8000868:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800086c:	6193      	str	r3, [r2, #24]
 800086e:	4b07      	ldr	r3, [pc, #28]	; (800088c <HAL_TIM_Base_MspInit+0x3c>)
 8000870:	699b      	ldr	r3, [r3, #24]
 8000872:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000876:	60fb      	str	r3, [r7, #12]
 8000878:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 800087a:	bf00      	nop
 800087c:	3714      	adds	r7, #20
 800087e:	46bd      	mov	sp, r7
 8000880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000884:	4770      	bx	lr
 8000886:	bf00      	nop
 8000888:	40014400 	.word	0x40014400
 800088c:	40021000 	.word	0x40021000

08000890 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8000894:	4b14      	ldr	r3, [pc, #80]	; (80008e8 <MX_USART2_UART_Init+0x58>)
 8000896:	4a15      	ldr	r2, [pc, #84]	; (80008ec <MX_USART2_UART_Init+0x5c>)
 8000898:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800089a:	4b13      	ldr	r3, [pc, #76]	; (80008e8 <MX_USART2_UART_Init+0x58>)
 800089c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80008a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008a2:	4b11      	ldr	r3, [pc, #68]	; (80008e8 <MX_USART2_UART_Init+0x58>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008a8:	4b0f      	ldr	r3, [pc, #60]	; (80008e8 <MX_USART2_UART_Init+0x58>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008ae:	4b0e      	ldr	r3, [pc, #56]	; (80008e8 <MX_USART2_UART_Init+0x58>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008b4:	4b0c      	ldr	r3, [pc, #48]	; (80008e8 <MX_USART2_UART_Init+0x58>)
 80008b6:	220c      	movs	r2, #12
 80008b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008ba:	4b0b      	ldr	r3, [pc, #44]	; (80008e8 <MX_USART2_UART_Init+0x58>)
 80008bc:	2200      	movs	r2, #0
 80008be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008c0:	4b09      	ldr	r3, [pc, #36]	; (80008e8 <MX_USART2_UART_Init+0x58>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008c6:	4b08      	ldr	r3, [pc, #32]	; (80008e8 <MX_USART2_UART_Init+0x58>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008cc:	4b06      	ldr	r3, [pc, #24]	; (80008e8 <MX_USART2_UART_Init+0x58>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008d2:	4805      	ldr	r0, [pc, #20]	; (80008e8 <MX_USART2_UART_Init+0x58>)
 80008d4:	f002 ff68 	bl	80037a8 <HAL_UART_Init>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80008de:	f7ff ff45 	bl	800076c <Error_Handler>
  }

}
 80008e2:	bf00      	nop
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	200000b8 	.word	0x200000b8
 80008ec:	40004400 	.word	0x40004400

080008f0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b08a      	sub	sp, #40	; 0x28
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f8:	f107 0314 	add.w	r3, r7, #20
 80008fc:	2200      	movs	r2, #0
 80008fe:	601a      	str	r2, [r3, #0]
 8000900:	605a      	str	r2, [r3, #4]
 8000902:	609a      	str	r2, [r3, #8]
 8000904:	60da      	str	r2, [r3, #12]
 8000906:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	4a17      	ldr	r2, [pc, #92]	; (800096c <HAL_UART_MspInit+0x7c>)
 800090e:	4293      	cmp	r3, r2
 8000910:	d128      	bne.n	8000964 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000912:	4b17      	ldr	r3, [pc, #92]	; (8000970 <HAL_UART_MspInit+0x80>)
 8000914:	69db      	ldr	r3, [r3, #28]
 8000916:	4a16      	ldr	r2, [pc, #88]	; (8000970 <HAL_UART_MspInit+0x80>)
 8000918:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800091c:	61d3      	str	r3, [r2, #28]
 800091e:	4b14      	ldr	r3, [pc, #80]	; (8000970 <HAL_UART_MspInit+0x80>)
 8000920:	69db      	ldr	r3, [r3, #28]
 8000922:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000926:	613b      	str	r3, [r7, #16]
 8000928:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800092a:	4b11      	ldr	r3, [pc, #68]	; (8000970 <HAL_UART_MspInit+0x80>)
 800092c:	695b      	ldr	r3, [r3, #20]
 800092e:	4a10      	ldr	r2, [pc, #64]	; (8000970 <HAL_UART_MspInit+0x80>)
 8000930:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000934:	6153      	str	r3, [r2, #20]
 8000936:	4b0e      	ldr	r3, [pc, #56]	; (8000970 <HAL_UART_MspInit+0x80>)
 8000938:	695b      	ldr	r3, [r3, #20]
 800093a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800093e:	60fb      	str	r3, [r7, #12]
 8000940:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000942:	230c      	movs	r3, #12
 8000944:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000946:	2302      	movs	r3, #2
 8000948:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094a:	2300      	movs	r3, #0
 800094c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094e:	2300      	movs	r3, #0
 8000950:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000952:	2307      	movs	r3, #7
 8000954:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000956:	f107 0314 	add.w	r3, r7, #20
 800095a:	4619      	mov	r1, r3
 800095c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000960:	f001 f964 	bl	8001c2c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000964:	bf00      	nop
 8000966:	3728      	adds	r7, #40	; 0x28
 8000968:	46bd      	mov	sp, r7
 800096a:	bd80      	pop	{r7, pc}
 800096c:	40004400 	.word	0x40004400
 8000970:	40021000 	.word	0x40021000

08000974 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000974:	f8df d034 	ldr.w	sp, [pc, #52]	; 80009ac <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000978:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800097a:	e003      	b.n	8000984 <LoopCopyDataInit>

0800097c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800097c:	4b0c      	ldr	r3, [pc, #48]	; (80009b0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800097e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000980:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000982:	3104      	adds	r1, #4

08000984 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000984:	480b      	ldr	r0, [pc, #44]	; (80009b4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000986:	4b0c      	ldr	r3, [pc, #48]	; (80009b8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000988:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800098a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800098c:	d3f6      	bcc.n	800097c <CopyDataInit>
	ldr	r2, =_sbss
 800098e:	4a0b      	ldr	r2, [pc, #44]	; (80009bc <LoopForever+0x12>)
	b	LoopFillZerobss
 8000990:	e002      	b.n	8000998 <LoopFillZerobss>

08000992 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000992:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000994:	f842 3b04 	str.w	r3, [r2], #4

08000998 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000998:	4b09      	ldr	r3, [pc, #36]	; (80009c0 <LoopForever+0x16>)
	cmp	r2, r3
 800099a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800099c:	d3f9      	bcc.n	8000992 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800099e:	f7ff ff1b 	bl	80007d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80009a2:	f003 fef5 	bl	8004790 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80009a6:	f7ff fe6f 	bl	8000688 <main>

080009aa <LoopForever>:

LoopForever:
    b LoopForever
 80009aa:	e7fe      	b.n	80009aa <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80009ac:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 80009b0:	08004840 	.word	0x08004840
	ldr	r0, =_sdata
 80009b4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80009b8:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 80009bc:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 80009c0:	2000013c 	.word	0x2000013c

080009c4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80009c4:	e7fe      	b.n	80009c4 <ADC1_2_IRQHandler>
	...

080009c8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009d0:	4b12      	ldr	r3, [pc, #72]	; (8000a1c <HAL_InitTick+0x54>)
 80009d2:	681a      	ldr	r2, [r3, #0]
 80009d4:	4b12      	ldr	r3, [pc, #72]	; (8000a20 <HAL_InitTick+0x58>)
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	4619      	mov	r1, r3
 80009da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009de:	fbb3 f3f1 	udiv	r3, r3, r1
 80009e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80009e6:	4618      	mov	r0, r3
 80009e8:	f001 f914 	bl	8001c14 <HAL_SYSTICK_Config>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d001      	beq.n	80009f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80009f2:	2301      	movs	r3, #1
 80009f4:	e00e      	b.n	8000a14 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	2b0f      	cmp	r3, #15
 80009fa:	d80a      	bhi.n	8000a12 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009fc:	2200      	movs	r2, #0
 80009fe:	6879      	ldr	r1, [r7, #4]
 8000a00:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a04:	f001 f8ea 	bl	8001bdc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a08:	4a06      	ldr	r2, [pc, #24]	; (8000a24 <HAL_InitTick+0x5c>)
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	e000      	b.n	8000a14 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a12:	2301      	movs	r3, #1
}
 8000a14:	4618      	mov	r0, r3
 8000a16:	3708      	adds	r7, #8
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	20000000 	.word	0x20000000
 8000a20:	20000008 	.word	0x20000008
 8000a24:	20000004 	.word	0x20000004

08000a28 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a2c:	4b06      	ldr	r3, [pc, #24]	; (8000a48 <HAL_IncTick+0x20>)
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	461a      	mov	r2, r3
 8000a32:	4b06      	ldr	r3, [pc, #24]	; (8000a4c <HAL_IncTick+0x24>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	4413      	add	r3, r2
 8000a38:	4a04      	ldr	r2, [pc, #16]	; (8000a4c <HAL_IncTick+0x24>)
 8000a3a:	6013      	str	r3, [r2, #0]
}
 8000a3c:	bf00      	nop
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr
 8000a46:	bf00      	nop
 8000a48:	20000008 	.word	0x20000008
 8000a4c:	20000138 	.word	0x20000138

08000a50 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
  return uwTick;  
 8000a54:	4b03      	ldr	r3, [pc, #12]	; (8000a64 <HAL_GetTick+0x14>)
 8000a56:	681b      	ldr	r3, [r3, #0]
}
 8000a58:	4618      	mov	r0, r3
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a60:	4770      	bx	lr
 8000a62:	bf00      	nop
 8000a64:	20000138 	.word	0x20000138

08000a68 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b09a      	sub	sp, #104	; 0x68
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000a70:	2300      	movs	r3, #0
 8000a72:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8000a76:	2300      	movs	r3, #0
 8000a78:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d101      	bne.n	8000a88 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8000a84:	2301      	movs	r3, #1
 8000a86:	e1e3      	b.n	8000e50 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	691b      	ldr	r3, [r3, #16]
 8000a8c:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a92:	f003 0310 	and.w	r3, r3, #16
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d176      	bne.n	8000b88 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d152      	bne.n	8000b48 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	2200      	movs	r2, #0
 8000aac:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000abc:	6878      	ldr	r0, [r7, #4]
 8000abe:	f7ff fbf9 	bl	80002b4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	689b      	ldr	r3, [r3, #8]
 8000ac8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d13b      	bne.n	8000b48 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8000ad0:	6878      	ldr	r0, [r7, #4]
 8000ad2:	f000 ff95 	bl	8001a00 <ADC_Disable>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ae0:	f003 0310 	and.w	r3, r3, #16
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d12f      	bne.n	8000b48 <HAL_ADC_Init+0xe0>
 8000ae8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d12b      	bne.n	8000b48 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000af4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000af8:	f023 0302 	bic.w	r3, r3, #2
 8000afc:	f043 0202 	orr.w	r2, r3, #2
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	689a      	ldr	r2, [r3, #8]
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000b12:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	689a      	ldr	r2, [r3, #8]
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000b22:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000b24:	4b92      	ldr	r3, [pc, #584]	; (8000d70 <HAL_ADC_Init+0x308>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	4a92      	ldr	r2, [pc, #584]	; (8000d74 <HAL_ADC_Init+0x30c>)
 8000b2a:	fba2 2303 	umull	r2, r3, r2, r3
 8000b2e:	0c9a      	lsrs	r2, r3, #18
 8000b30:	4613      	mov	r3, r2
 8000b32:	009b      	lsls	r3, r3, #2
 8000b34:	4413      	add	r3, r2
 8000b36:	005b      	lsls	r3, r3, #1
 8000b38:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000b3a:	e002      	b.n	8000b42 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8000b3c:	68bb      	ldr	r3, [r7, #8]
 8000b3e:	3b01      	subs	r3, #1
 8000b40:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000b42:	68bb      	ldr	r3, [r7, #8]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d1f9      	bne.n	8000b3c <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	689b      	ldr	r3, [r3, #8]
 8000b4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d007      	beq.n	8000b66 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	689b      	ldr	r3, [r3, #8]
 8000b5c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000b60:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000b64:	d110      	bne.n	8000b88 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b6a:	f023 0312 	bic.w	r3, r3, #18
 8000b6e:	f043 0210 	orr.w	r2, r3, #16
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b7a:	f043 0201 	orr.w	r2, r3, #1
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8000b82:	2301      	movs	r3, #1
 8000b84:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b8c:	f003 0310 	and.w	r3, r3, #16
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	f040 8150 	bne.w	8000e36 <HAL_ADC_Init+0x3ce>
 8000b96:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	f040 814b 	bne.w	8000e36 <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	689b      	ldr	r3, [r3, #8]
 8000ba6:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	f040 8143 	bne.w	8000e36 <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bb4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8000bb8:	f043 0202 	orr.w	r2, r3, #2
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000bc8:	d004      	beq.n	8000bd4 <HAL_ADC_Init+0x16c>
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	4a6a      	ldr	r2, [pc, #424]	; (8000d78 <HAL_ADC_Init+0x310>)
 8000bd0:	4293      	cmp	r3, r2
 8000bd2:	d101      	bne.n	8000bd8 <HAL_ADC_Init+0x170>
 8000bd4:	4b69      	ldr	r3, [pc, #420]	; (8000d7c <HAL_ADC_Init+0x314>)
 8000bd6:	e000      	b.n	8000bda <HAL_ADC_Init+0x172>
 8000bd8:	4b69      	ldr	r3, [pc, #420]	; (8000d80 <HAL_ADC_Init+0x318>)
 8000bda:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000be4:	d102      	bne.n	8000bec <HAL_ADC_Init+0x184>
 8000be6:	4b64      	ldr	r3, [pc, #400]	; (8000d78 <HAL_ADC_Init+0x310>)
 8000be8:	60fb      	str	r3, [r7, #12]
 8000bea:	e01a      	b.n	8000c22 <HAL_ADC_Init+0x1ba>
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	4a61      	ldr	r2, [pc, #388]	; (8000d78 <HAL_ADC_Init+0x310>)
 8000bf2:	4293      	cmp	r3, r2
 8000bf4:	d103      	bne.n	8000bfe <HAL_ADC_Init+0x196>
 8000bf6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000bfa:	60fb      	str	r3, [r7, #12]
 8000bfc:	e011      	b.n	8000c22 <HAL_ADC_Init+0x1ba>
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	4a60      	ldr	r2, [pc, #384]	; (8000d84 <HAL_ADC_Init+0x31c>)
 8000c04:	4293      	cmp	r3, r2
 8000c06:	d102      	bne.n	8000c0e <HAL_ADC_Init+0x1a6>
 8000c08:	4b5f      	ldr	r3, [pc, #380]	; (8000d88 <HAL_ADC_Init+0x320>)
 8000c0a:	60fb      	str	r3, [r7, #12]
 8000c0c:	e009      	b.n	8000c22 <HAL_ADC_Init+0x1ba>
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	4a5d      	ldr	r2, [pc, #372]	; (8000d88 <HAL_ADC_Init+0x320>)
 8000c14:	4293      	cmp	r3, r2
 8000c16:	d102      	bne.n	8000c1e <HAL_ADC_Init+0x1b6>
 8000c18:	4b5a      	ldr	r3, [pc, #360]	; (8000d84 <HAL_ADC_Init+0x31c>)
 8000c1a:	60fb      	str	r3, [r7, #12]
 8000c1c:	e001      	b.n	8000c22 <HAL_ADC_Init+0x1ba>
 8000c1e:	2300      	movs	r3, #0
 8000c20:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	689b      	ldr	r3, [r3, #8]
 8000c28:	f003 0303 	and.w	r3, r3, #3
 8000c2c:	2b01      	cmp	r3, #1
 8000c2e:	d108      	bne.n	8000c42 <HAL_ADC_Init+0x1da>
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	f003 0301 	and.w	r3, r3, #1
 8000c3a:	2b01      	cmp	r3, #1
 8000c3c:	d101      	bne.n	8000c42 <HAL_ADC_Init+0x1da>
 8000c3e:	2301      	movs	r3, #1
 8000c40:	e000      	b.n	8000c44 <HAL_ADC_Init+0x1dc>
 8000c42:	2300      	movs	r3, #0
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d11c      	bne.n	8000c82 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000c48:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d010      	beq.n	8000c70 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	689b      	ldr	r3, [r3, #8]
 8000c52:	f003 0303 	and.w	r3, r3, #3
 8000c56:	2b01      	cmp	r3, #1
 8000c58:	d107      	bne.n	8000c6a <HAL_ADC_Init+0x202>
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f003 0301 	and.w	r3, r3, #1
 8000c62:	2b01      	cmp	r3, #1
 8000c64:	d101      	bne.n	8000c6a <HAL_ADC_Init+0x202>
 8000c66:	2301      	movs	r3, #1
 8000c68:	e000      	b.n	8000c6c <HAL_ADC_Init+0x204>
 8000c6a:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d108      	bne.n	8000c82 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000c70:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000c72:	689b      	ldr	r3, [r3, #8]
 8000c74:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	685b      	ldr	r3, [r3, #4]
 8000c7c:	431a      	orrs	r2, r3
 8000c7e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000c80:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	7e5b      	ldrb	r3, [r3, #25]
 8000c86:	035b      	lsls	r3, r3, #13
 8000c88:	687a      	ldr	r2, [r7, #4]
 8000c8a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000c8c:	2a01      	cmp	r2, #1
 8000c8e:	d002      	beq.n	8000c96 <HAL_ADC_Init+0x22e>
 8000c90:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000c94:	e000      	b.n	8000c98 <HAL_ADC_Init+0x230>
 8000c96:	2200      	movs	r2, #0
 8000c98:	431a      	orrs	r2, r3
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	68db      	ldr	r3, [r3, #12]
 8000c9e:	431a      	orrs	r2, r3
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	689b      	ldr	r3, [r3, #8]
 8000ca4:	4313      	orrs	r3, r2
 8000ca6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000ca8:	4313      	orrs	r3, r2
 8000caa:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000cb2:	2b01      	cmp	r3, #1
 8000cb4:	d11b      	bne.n	8000cee <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	7e5b      	ldrb	r3, [r3, #25]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d109      	bne.n	8000cd2 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cc2:	3b01      	subs	r3, #1
 8000cc4:	045a      	lsls	r2, r3, #17
 8000cc6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000cc8:	4313      	orrs	r3, r2
 8000cca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000cce:	663b      	str	r3, [r7, #96]	; 0x60
 8000cd0:	e00d      	b.n	8000cee <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cd6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8000cda:	f043 0220 	orr.w	r2, r3, #32
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ce6:	f043 0201 	orr.w	r2, r3, #1
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cf2:	2b01      	cmp	r3, #1
 8000cf4:	d054      	beq.n	8000da0 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	4a22      	ldr	r2, [pc, #136]	; (8000d84 <HAL_ADC_Init+0x31c>)
 8000cfc:	4293      	cmp	r3, r2
 8000cfe:	d004      	beq.n	8000d0a <HAL_ADC_Init+0x2a2>
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4a20      	ldr	r2, [pc, #128]	; (8000d88 <HAL_ADC_Init+0x320>)
 8000d06:	4293      	cmp	r3, r2
 8000d08:	d140      	bne.n	8000d8c <HAL_ADC_Init+0x324>
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d0e:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8000d12:	d02a      	beq.n	8000d6a <HAL_ADC_Init+0x302>
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000d1c:	d022      	beq.n	8000d64 <HAL_ADC_Init+0x2fc>
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d22:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8000d26:	d01a      	beq.n	8000d5e <HAL_ADC_Init+0x2f6>
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d2c:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 8000d30:	d012      	beq.n	8000d58 <HAL_ADC_Init+0x2f0>
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d36:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 8000d3a:	d00a      	beq.n	8000d52 <HAL_ADC_Init+0x2ea>
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d40:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 8000d44:	d002      	beq.n	8000d4c <HAL_ADC_Init+0x2e4>
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d4a:	e023      	b.n	8000d94 <HAL_ADC_Init+0x32c>
 8000d4c:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000d50:	e020      	b.n	8000d94 <HAL_ADC_Init+0x32c>
 8000d52:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000d56:	e01d      	b.n	8000d94 <HAL_ADC_Init+0x32c>
 8000d58:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8000d5c:	e01a      	b.n	8000d94 <HAL_ADC_Init+0x32c>
 8000d5e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d62:	e017      	b.n	8000d94 <HAL_ADC_Init+0x32c>
 8000d64:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8000d68:	e014      	b.n	8000d94 <HAL_ADC_Init+0x32c>
 8000d6a:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8000d6e:	e011      	b.n	8000d94 <HAL_ADC_Init+0x32c>
 8000d70:	20000000 	.word	0x20000000
 8000d74:	431bde83 	.word	0x431bde83
 8000d78:	50000100 	.word	0x50000100
 8000d7c:	50000300 	.word	0x50000300
 8000d80:	50000700 	.word	0x50000700
 8000d84:	50000400 	.word	0x50000400
 8000d88:	50000500 	.word	0x50000500
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d90:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000d94:	687a      	ldr	r2, [r7, #4]
 8000d96:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000d98:	4313      	orrs	r3, r2
 8000d9a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000d9c:	4313      	orrs	r3, r2
 8000d9e:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	689b      	ldr	r3, [r3, #8]
 8000da6:	f003 030c 	and.w	r3, r3, #12
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d114      	bne.n	8000dd8 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	68db      	ldr	r3, [r3, #12]
 8000db4:	687a      	ldr	r2, [r7, #4]
 8000db6:	6812      	ldr	r2, [r2, #0]
 8000db8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000dbc:	f023 0302 	bic.w	r3, r3, #2
 8000dc0:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	7e1b      	ldrb	r3, [r3, #24]
 8000dc6:	039a      	lsls	r2, r3, #14
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000dce:	005b      	lsls	r3, r3, #1
 8000dd0:	4313      	orrs	r3, r2
 8000dd2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000dd4:	4313      	orrs	r3, r2
 8000dd6:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	68da      	ldr	r2, [r3, #12]
 8000dde:	4b1e      	ldr	r3, [pc, #120]	; (8000e58 <HAL_ADC_Init+0x3f0>)
 8000de0:	4013      	ands	r3, r2
 8000de2:	687a      	ldr	r2, [r7, #4]
 8000de4:	6812      	ldr	r2, [r2, #0]
 8000de6:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8000de8:	430b      	orrs	r3, r1
 8000dea:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	691b      	ldr	r3, [r3, #16]
 8000df0:	2b01      	cmp	r3, #1
 8000df2:	d10c      	bne.n	8000e0e <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfa:	f023 010f 	bic.w	r1, r3, #15
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	69db      	ldr	r3, [r3, #28]
 8000e02:	1e5a      	subs	r2, r3, #1
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	430a      	orrs	r2, r1
 8000e0a:	631a      	str	r2, [r3, #48]	; 0x30
 8000e0c:	e007      	b.n	8000e1e <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	f022 020f 	bic.w	r2, r2, #15
 8000e1c:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	2200      	movs	r2, #0
 8000e22:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e28:	f023 0303 	bic.w	r3, r3, #3
 8000e2c:	f043 0201 	orr.w	r2, r3, #1
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	641a      	str	r2, [r3, #64]	; 0x40
 8000e34:	e00a      	b.n	8000e4c <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e3a:	f023 0312 	bic.w	r3, r3, #18
 8000e3e:	f043 0210 	orr.w	r2, r3, #16
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8000e46:	2301      	movs	r3, #1
 8000e48:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8000e4c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8000e50:	4618      	mov	r0, r3
 8000e52:	3768      	adds	r7, #104	; 0x68
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	fff0c007 	.word	0xfff0c007

08000e5c <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b084      	sub	sp, #16
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e64:	2300      	movs	r3, #0
 8000e66:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	689b      	ldr	r3, [r3, #8]
 8000e6e:	f003 0304 	and.w	r3, r3, #4
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	f040 80f9 	bne.w	800106a <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000e7e:	2b01      	cmp	r3, #1
 8000e80:	d101      	bne.n	8000e86 <HAL_ADC_Start+0x2a>
 8000e82:	2302      	movs	r3, #2
 8000e84:	e0f4      	b.n	8001070 <HAL_ADC_Start+0x214>
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	2201      	movs	r2, #1
 8000e8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000e8e:	6878      	ldr	r0, [r7, #4]
 8000e90:	f000 fd58 	bl	8001944 <ADC_Enable>
 8000e94:	4603      	mov	r3, r0
 8000e96:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000e98:	7bfb      	ldrb	r3, [r7, #15]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	f040 80e0 	bne.w	8001060 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ea4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000ea8:	f023 0301 	bic.w	r3, r3, #1
 8000eac:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000ebc:	d004      	beq.n	8000ec8 <HAL_ADC_Start+0x6c>
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	4a6d      	ldr	r2, [pc, #436]	; (8001078 <HAL_ADC_Start+0x21c>)
 8000ec4:	4293      	cmp	r3, r2
 8000ec6:	d106      	bne.n	8000ed6 <HAL_ADC_Start+0x7a>
 8000ec8:	4b6c      	ldr	r3, [pc, #432]	; (800107c <HAL_ADC_Start+0x220>)
 8000eca:	689b      	ldr	r3, [r3, #8]
 8000ecc:	f003 031f 	and.w	r3, r3, #31
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d010      	beq.n	8000ef6 <HAL_ADC_Start+0x9a>
 8000ed4:	e005      	b.n	8000ee2 <HAL_ADC_Start+0x86>
 8000ed6:	4b6a      	ldr	r3, [pc, #424]	; (8001080 <HAL_ADC_Start+0x224>)
 8000ed8:	689b      	ldr	r3, [r3, #8]
 8000eda:	f003 031f 	and.w	r3, r3, #31
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d009      	beq.n	8000ef6 <HAL_ADC_Start+0x9a>
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000eea:	d004      	beq.n	8000ef6 <HAL_ADC_Start+0x9a>
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4a64      	ldr	r2, [pc, #400]	; (8001084 <HAL_ADC_Start+0x228>)
 8000ef2:	4293      	cmp	r3, r2
 8000ef4:	d115      	bne.n	8000f22 <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000efa:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	68db      	ldr	r3, [r3, #12]
 8000f08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d036      	beq.n	8000f7e <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f14:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000f18:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000f20:	e02d      	b.n	8000f7e <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f26:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000f36:	d004      	beq.n	8000f42 <HAL_ADC_Start+0xe6>
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4a4e      	ldr	r2, [pc, #312]	; (8001078 <HAL_ADC_Start+0x21c>)
 8000f3e:	4293      	cmp	r3, r2
 8000f40:	d10a      	bne.n	8000f58 <HAL_ADC_Start+0xfc>
 8000f42:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000f46:	68db      	ldr	r3, [r3, #12]
 8000f48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	bf14      	ite	ne
 8000f50:	2301      	movne	r3, #1
 8000f52:	2300      	moveq	r3, #0
 8000f54:	b2db      	uxtb	r3, r3
 8000f56:	e008      	b.n	8000f6a <HAL_ADC_Start+0x10e>
 8000f58:	4b4a      	ldr	r3, [pc, #296]	; (8001084 <HAL_ADC_Start+0x228>)
 8000f5a:	68db      	ldr	r3, [r3, #12]
 8000f5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	bf14      	ite	ne
 8000f64:	2301      	movne	r3, #1
 8000f66:	2300      	moveq	r3, #0
 8000f68:	b2db      	uxtb	r3, r3
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d007      	beq.n	8000f7e <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f72:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000f76:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f82:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000f8a:	d106      	bne.n	8000f9a <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f90:	f023 0206 	bic.w	r2, r3, #6
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	645a      	str	r2, [r3, #68]	; 0x44
 8000f98:	e002      	b.n	8000fa0 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	221c      	movs	r2, #28
 8000fae:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000fb8:	d004      	beq.n	8000fc4 <HAL_ADC_Start+0x168>
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	4a2e      	ldr	r2, [pc, #184]	; (8001078 <HAL_ADC_Start+0x21c>)
 8000fc0:	4293      	cmp	r3, r2
 8000fc2:	d106      	bne.n	8000fd2 <HAL_ADC_Start+0x176>
 8000fc4:	4b2d      	ldr	r3, [pc, #180]	; (800107c <HAL_ADC_Start+0x220>)
 8000fc6:	689b      	ldr	r3, [r3, #8]
 8000fc8:	f003 031f 	and.w	r3, r3, #31
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d03e      	beq.n	800104e <HAL_ADC_Start+0x1f2>
 8000fd0:	e005      	b.n	8000fde <HAL_ADC_Start+0x182>
 8000fd2:	4b2b      	ldr	r3, [pc, #172]	; (8001080 <HAL_ADC_Start+0x224>)
 8000fd4:	689b      	ldr	r3, [r3, #8]
 8000fd6:	f003 031f 	and.w	r3, r3, #31
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d037      	beq.n	800104e <HAL_ADC_Start+0x1f2>
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000fe6:	d004      	beq.n	8000ff2 <HAL_ADC_Start+0x196>
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4a22      	ldr	r2, [pc, #136]	; (8001078 <HAL_ADC_Start+0x21c>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d106      	bne.n	8001000 <HAL_ADC_Start+0x1a4>
 8000ff2:	4b22      	ldr	r3, [pc, #136]	; (800107c <HAL_ADC_Start+0x220>)
 8000ff4:	689b      	ldr	r3, [r3, #8]
 8000ff6:	f003 031f 	and.w	r3, r3, #31
 8000ffa:	2b05      	cmp	r3, #5
 8000ffc:	d027      	beq.n	800104e <HAL_ADC_Start+0x1f2>
 8000ffe:	e005      	b.n	800100c <HAL_ADC_Start+0x1b0>
 8001000:	4b1f      	ldr	r3, [pc, #124]	; (8001080 <HAL_ADC_Start+0x224>)
 8001002:	689b      	ldr	r3, [r3, #8]
 8001004:	f003 031f 	and.w	r3, r3, #31
 8001008:	2b05      	cmp	r3, #5
 800100a:	d020      	beq.n	800104e <HAL_ADC_Start+0x1f2>
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001014:	d004      	beq.n	8001020 <HAL_ADC_Start+0x1c4>
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	4a17      	ldr	r2, [pc, #92]	; (8001078 <HAL_ADC_Start+0x21c>)
 800101c:	4293      	cmp	r3, r2
 800101e:	d106      	bne.n	800102e <HAL_ADC_Start+0x1d2>
 8001020:	4b16      	ldr	r3, [pc, #88]	; (800107c <HAL_ADC_Start+0x220>)
 8001022:	689b      	ldr	r3, [r3, #8]
 8001024:	f003 031f 	and.w	r3, r3, #31
 8001028:	2b09      	cmp	r3, #9
 800102a:	d010      	beq.n	800104e <HAL_ADC_Start+0x1f2>
 800102c:	e005      	b.n	800103a <HAL_ADC_Start+0x1de>
 800102e:	4b14      	ldr	r3, [pc, #80]	; (8001080 <HAL_ADC_Start+0x224>)
 8001030:	689b      	ldr	r3, [r3, #8]
 8001032:	f003 031f 	and.w	r3, r3, #31
 8001036:	2b09      	cmp	r3, #9
 8001038:	d009      	beq.n	800104e <HAL_ADC_Start+0x1f2>
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001042:	d004      	beq.n	800104e <HAL_ADC_Start+0x1f2>
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a0e      	ldr	r2, [pc, #56]	; (8001084 <HAL_ADC_Start+0x228>)
 800104a:	4293      	cmp	r3, r2
 800104c:	d10f      	bne.n	800106e <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	689a      	ldr	r2, [r3, #8]
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f042 0204 	orr.w	r2, r2, #4
 800105c:	609a      	str	r2, [r3, #8]
 800105e:	e006      	b.n	800106e <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	2200      	movs	r2, #0
 8001064:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001068:	e001      	b.n	800106e <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800106a:	2302      	movs	r3, #2
 800106c:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800106e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001070:	4618      	mov	r0, r3
 8001072:	3710      	adds	r7, #16
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	50000100 	.word	0x50000100
 800107c:	50000300 	.word	0x50000300
 8001080:	50000700 	.word	0x50000700
 8001084:	50000400 	.word	0x50000400

08001088 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b086      	sub	sp, #24
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
 8001090:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8001092:	2300      	movs	r3, #0
 8001094:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	695b      	ldr	r3, [r3, #20]
 800109a:	2b08      	cmp	r3, #8
 800109c:	d102      	bne.n	80010a4 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 800109e:	2308      	movs	r3, #8
 80010a0:	617b      	str	r3, [r7, #20]
 80010a2:	e03a      	b.n	800111a <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80010ac:	d004      	beq.n	80010b8 <HAL_ADC_PollForConversion+0x30>
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	4a6e      	ldr	r2, [pc, #440]	; (800126c <HAL_ADC_PollForConversion+0x1e4>)
 80010b4:	4293      	cmp	r3, r2
 80010b6:	d101      	bne.n	80010bc <HAL_ADC_PollForConversion+0x34>
 80010b8:	4b6d      	ldr	r3, [pc, #436]	; (8001270 <HAL_ADC_PollForConversion+0x1e8>)
 80010ba:	e000      	b.n	80010be <HAL_ADC_PollForConversion+0x36>
 80010bc:	4b6d      	ldr	r3, [pc, #436]	; (8001274 <HAL_ADC_PollForConversion+0x1ec>)
 80010be:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	689b      	ldr	r3, [r3, #8]
 80010c4:	f003 031f 	and.w	r3, r3, #31
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d112      	bne.n	80010f2 <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	68db      	ldr	r3, [r3, #12]
 80010d2:	f003 0301 	and.w	r3, r3, #1
 80010d6:	2b01      	cmp	r3, #1
 80010d8:	d11d      	bne.n	8001116 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010de:	f043 0220 	orr.w	r2, r3, #32
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	2200      	movs	r2, #0
 80010ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 80010ee:	2301      	movs	r3, #1
 80010f0:	e0b8      	b.n	8001264 <HAL_ADC_PollForConversion+0x1dc>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	689b      	ldr	r3, [r3, #8]
 80010f6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d00b      	beq.n	8001116 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001102:	f043 0220 	orr.w	r2, r3, #32
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2200      	movs	r2, #0
 800110e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8001112:	2301      	movs	r3, #1
 8001114:	e0a6      	b.n	8001264 <HAL_ADC_PollForConversion+0x1dc>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8001116:	230c      	movs	r3, #12
 8001118:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001122:	d004      	beq.n	800112e <HAL_ADC_PollForConversion+0xa6>
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4a50      	ldr	r2, [pc, #320]	; (800126c <HAL_ADC_PollForConversion+0x1e4>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d106      	bne.n	800113c <HAL_ADC_PollForConversion+0xb4>
 800112e:	4b50      	ldr	r3, [pc, #320]	; (8001270 <HAL_ADC_PollForConversion+0x1e8>)
 8001130:	689b      	ldr	r3, [r3, #8]
 8001132:	f003 031f 	and.w	r3, r3, #31
 8001136:	2b00      	cmp	r3, #0
 8001138:	d010      	beq.n	800115c <HAL_ADC_PollForConversion+0xd4>
 800113a:	e005      	b.n	8001148 <HAL_ADC_PollForConversion+0xc0>
 800113c:	4b4d      	ldr	r3, [pc, #308]	; (8001274 <HAL_ADC_PollForConversion+0x1ec>)
 800113e:	689b      	ldr	r3, [r3, #8]
 8001140:	f003 031f 	and.w	r3, r3, #31
 8001144:	2b00      	cmp	r3, #0
 8001146:	d009      	beq.n	800115c <HAL_ADC_PollForConversion+0xd4>
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001150:	d004      	beq.n	800115c <HAL_ADC_PollForConversion+0xd4>
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	4a48      	ldr	r2, [pc, #288]	; (8001278 <HAL_ADC_PollForConversion+0x1f0>)
 8001158:	4293      	cmp	r3, r2
 800115a:	d104      	bne.n	8001166 <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	68db      	ldr	r3, [r3, #12]
 8001162:	613b      	str	r3, [r7, #16]
 8001164:	e00f      	b.n	8001186 <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800116e:	d004      	beq.n	800117a <HAL_ADC_PollForConversion+0xf2>
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a3d      	ldr	r2, [pc, #244]	; (800126c <HAL_ADC_PollForConversion+0x1e4>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d102      	bne.n	8001180 <HAL_ADC_PollForConversion+0xf8>
 800117a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800117e:	e000      	b.n	8001182 <HAL_ADC_PollForConversion+0xfa>
 8001180:	4b3d      	ldr	r3, [pc, #244]	; (8001278 <HAL_ADC_PollForConversion+0x1f0>)
 8001182:	68db      	ldr	r3, [r3, #12]
 8001184:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 8001186:	f7ff fc63 	bl	8000a50 <HAL_GetTick>
 800118a:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800118c:	e01a      	b.n	80011c4 <HAL_ADC_PollForConversion+0x13c>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001194:	d016      	beq.n	80011c4 <HAL_ADC_PollForConversion+0x13c>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d007      	beq.n	80011ac <HAL_ADC_PollForConversion+0x124>
 800119c:	f7ff fc58 	bl	8000a50 <HAL_GetTick>
 80011a0:	4602      	mov	r2, r0
 80011a2:	68bb      	ldr	r3, [r7, #8]
 80011a4:	1ad3      	subs	r3, r2, r3
 80011a6:	683a      	ldr	r2, [r7, #0]
 80011a8:	429a      	cmp	r2, r3
 80011aa:	d20b      	bcs.n	80011c4 <HAL_ADC_PollForConversion+0x13c>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011b0:	f043 0204 	orr.w	r2, r3, #4
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	2200      	movs	r2, #0
 80011bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 80011c0:	2303      	movs	r3, #3
 80011c2:	e04f      	b.n	8001264 <HAL_ADC_PollForConversion+0x1dc>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	681a      	ldr	r2, [r3, #0]
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	4013      	ands	r3, r2
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d0dd      	beq.n	800118e <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011d6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d131      	bne.n	8001250 <HAL_ADC_PollForConversion+0x1c8>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 80011ec:	693b      	ldr	r3, [r7, #16]
 80011ee:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d12c      	bne.n	8001250 <HAL_ADC_PollForConversion+0x1c8>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f003 0308 	and.w	r3, r3, #8
 8001200:	2b08      	cmp	r3, #8
 8001202:	d125      	bne.n	8001250 <HAL_ADC_PollForConversion+0x1c8>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	689b      	ldr	r3, [r3, #8]
 800120a:	f003 0304 	and.w	r3, r3, #4
 800120e:	2b00      	cmp	r3, #0
 8001210:	d112      	bne.n	8001238 <HAL_ADC_PollForConversion+0x1b0>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001216:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001222:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001226:	2b00      	cmp	r3, #0
 8001228:	d112      	bne.n	8001250 <HAL_ADC_PollForConversion+0x1c8>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800122e:	f043 0201 	orr.w	r2, r3, #1
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	641a      	str	r2, [r3, #64]	; 0x40
 8001236:	e00b      	b.n	8001250 <HAL_ADC_PollForConversion+0x1c8>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800123c:	f043 0220 	orr.w	r2, r3, #32
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001248:	f043 0201 	orr.w	r2, r3, #1
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8001250:	693b      	ldr	r3, [r7, #16]
 8001252:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001256:	2b00      	cmp	r3, #0
 8001258:	d103      	bne.n	8001262 <HAL_ADC_PollForConversion+0x1da>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	697a      	ldr	r2, [r7, #20]
 8001260:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001262:	2300      	movs	r3, #0
}
 8001264:	4618      	mov	r0, r3
 8001266:	3718      	adds	r7, #24
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	50000100 	.word	0x50000100
 8001270:	50000300 	.word	0x50000300
 8001274:	50000700 	.word	0x50000700
 8001278:	50000400 	.word	0x50000400

0800127c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800127c:	b480      	push	{r7}
 800127e:	b083      	sub	sp, #12
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800128a:	4618      	mov	r0, r3
 800128c:	370c      	adds	r7, #12
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr

08001296 <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 8001296:	b580      	push	{r7, lr}
 8001298:	b084      	sub	sp, #16
 800129a:	af00      	add	r7, sp, #0
 800129c:	6078      	str	r0, [r7, #4]
 800129e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012a0:	2300      	movs	r3, #0
 80012a2:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80012aa:	2b01      	cmp	r3, #1
 80012ac:	d101      	bne.n	80012b2 <HAL_ADCEx_Calibration_Start+0x1c>
 80012ae:	2302      	movs	r3, #2
 80012b0:	e057      	b.n	8001362 <HAL_ADCEx_Calibration_Start+0xcc>
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2201      	movs	r2, #1
 80012b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80012ba:	6878      	ldr	r0, [r7, #4]
 80012bc:	f000 fba0 	bl	8001a00 <ADC_Disable>
 80012c0:	4603      	mov	r3, r0
 80012c2:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80012c4:	7bfb      	ldrb	r3, [r7, #15]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d146      	bne.n	8001358 <HAL_ADCEx_Calibration_Start+0xc2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	2201      	movs	r2, #1
 80012ce:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	689a      	ldr	r2, [r3, #8]
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 80012de:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	2b01      	cmp	r3, #1
 80012e4:	d107      	bne.n	80012f6 <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	689a      	ldr	r2, [r3, #8]
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80012f4:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	689a      	ldr	r2, [r3, #8]
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001304:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8001306:	f7ff fba3 	bl	8000a50 <HAL_GetTick>
 800130a:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 800130c:	e014      	b.n	8001338 <HAL_ADCEx_Calibration_Start+0xa2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800130e:	f7ff fb9f 	bl	8000a50 <HAL_GetTick>
 8001312:	4602      	mov	r2, r0
 8001314:	68bb      	ldr	r3, [r7, #8]
 8001316:	1ad3      	subs	r3, r2, r3
 8001318:	2b0a      	cmp	r3, #10
 800131a:	d90d      	bls.n	8001338 <HAL_ADCEx_Calibration_Start+0xa2>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001320:	f023 0312 	bic.w	r3, r3, #18
 8001324:	f043 0210 	orr.w	r2, r3, #16
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2200      	movs	r2, #0
 8001330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8001334:	2301      	movs	r3, #1
 8001336:	e014      	b.n	8001362 <HAL_ADCEx_Calibration_Start+0xcc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	689b      	ldr	r3, [r3, #8]
 800133e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001342:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001346:	d0e2      	beq.n	800130e <HAL_ADCEx_Calibration_Start+0x78>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800134c:	f023 0303 	bic.w	r3, r3, #3
 8001350:	f043 0201 	orr.w	r2, r3, #1
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2200      	movs	r2, #0
 800135c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001360:	7bfb      	ldrb	r3, [r7, #15]
}
 8001362:	4618      	mov	r0, r3
 8001364:	3710      	adds	r7, #16
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
	...

0800136c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800136c:	b480      	push	{r7}
 800136e:	b09b      	sub	sp, #108	; 0x6c
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
 8001374:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001376:	2300      	movs	r3, #0
 8001378:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 800137c:	2300      	movs	r3, #0
 800137e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001386:	2b01      	cmp	r3, #1
 8001388:	d101      	bne.n	800138e <HAL_ADC_ConfigChannel+0x22>
 800138a:	2302      	movs	r3, #2
 800138c:	e2cb      	b.n	8001926 <HAL_ADC_ConfigChannel+0x5ba>
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	2201      	movs	r2, #1
 8001392:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	689b      	ldr	r3, [r3, #8]
 800139c:	f003 0304 	and.w	r3, r3, #4
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	f040 82af 	bne.w	8001904 <HAL_ADC_ConfigChannel+0x598>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	2b04      	cmp	r3, #4
 80013ac:	d81c      	bhi.n	80013e8 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	685a      	ldr	r2, [r3, #4]
 80013b8:	4613      	mov	r3, r2
 80013ba:	005b      	lsls	r3, r3, #1
 80013bc:	4413      	add	r3, r2
 80013be:	005b      	lsls	r3, r3, #1
 80013c0:	461a      	mov	r2, r3
 80013c2:	231f      	movs	r3, #31
 80013c4:	4093      	lsls	r3, r2
 80013c6:	43db      	mvns	r3, r3
 80013c8:	4019      	ands	r1, r3
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	6818      	ldr	r0, [r3, #0]
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	685a      	ldr	r2, [r3, #4]
 80013d2:	4613      	mov	r3, r2
 80013d4:	005b      	lsls	r3, r3, #1
 80013d6:	4413      	add	r3, r2
 80013d8:	005b      	lsls	r3, r3, #1
 80013da:	fa00 f203 	lsl.w	r2, r0, r3
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	430a      	orrs	r2, r1
 80013e4:	631a      	str	r2, [r3, #48]	; 0x30
 80013e6:	e063      	b.n	80014b0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	2b09      	cmp	r3, #9
 80013ee:	d81e      	bhi.n	800142e <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	685a      	ldr	r2, [r3, #4]
 80013fa:	4613      	mov	r3, r2
 80013fc:	005b      	lsls	r3, r3, #1
 80013fe:	4413      	add	r3, r2
 8001400:	005b      	lsls	r3, r3, #1
 8001402:	3b1e      	subs	r3, #30
 8001404:	221f      	movs	r2, #31
 8001406:	fa02 f303 	lsl.w	r3, r2, r3
 800140a:	43db      	mvns	r3, r3
 800140c:	4019      	ands	r1, r3
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	6818      	ldr	r0, [r3, #0]
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	685a      	ldr	r2, [r3, #4]
 8001416:	4613      	mov	r3, r2
 8001418:	005b      	lsls	r3, r3, #1
 800141a:	4413      	add	r3, r2
 800141c:	005b      	lsls	r3, r3, #1
 800141e:	3b1e      	subs	r3, #30
 8001420:	fa00 f203 	lsl.w	r2, r0, r3
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	430a      	orrs	r2, r1
 800142a:	635a      	str	r2, [r3, #52]	; 0x34
 800142c:	e040      	b.n	80014b0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	2b0e      	cmp	r3, #14
 8001434:	d81e      	bhi.n	8001474 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	685a      	ldr	r2, [r3, #4]
 8001440:	4613      	mov	r3, r2
 8001442:	005b      	lsls	r3, r3, #1
 8001444:	4413      	add	r3, r2
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	3b3c      	subs	r3, #60	; 0x3c
 800144a:	221f      	movs	r2, #31
 800144c:	fa02 f303 	lsl.w	r3, r2, r3
 8001450:	43db      	mvns	r3, r3
 8001452:	4019      	ands	r1, r3
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	6818      	ldr	r0, [r3, #0]
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	685a      	ldr	r2, [r3, #4]
 800145c:	4613      	mov	r3, r2
 800145e:	005b      	lsls	r3, r3, #1
 8001460:	4413      	add	r3, r2
 8001462:	005b      	lsls	r3, r3, #1
 8001464:	3b3c      	subs	r3, #60	; 0x3c
 8001466:	fa00 f203 	lsl.w	r2, r0, r3
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	430a      	orrs	r2, r1
 8001470:	639a      	str	r2, [r3, #56]	; 0x38
 8001472:	e01d      	b.n	80014b0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	685a      	ldr	r2, [r3, #4]
 800147e:	4613      	mov	r3, r2
 8001480:	005b      	lsls	r3, r3, #1
 8001482:	4413      	add	r3, r2
 8001484:	005b      	lsls	r3, r3, #1
 8001486:	3b5a      	subs	r3, #90	; 0x5a
 8001488:	221f      	movs	r2, #31
 800148a:	fa02 f303 	lsl.w	r3, r2, r3
 800148e:	43db      	mvns	r3, r3
 8001490:	4019      	ands	r1, r3
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	6818      	ldr	r0, [r3, #0]
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	685a      	ldr	r2, [r3, #4]
 800149a:	4613      	mov	r3, r2
 800149c:	005b      	lsls	r3, r3, #1
 800149e:	4413      	add	r3, r2
 80014a0:	005b      	lsls	r3, r3, #1
 80014a2:	3b5a      	subs	r3, #90	; 0x5a
 80014a4:	fa00 f203 	lsl.w	r2, r0, r3
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	430a      	orrs	r2, r1
 80014ae:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	689b      	ldr	r3, [r3, #8]
 80014b6:	f003 030c 	and.w	r3, r3, #12
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	f040 80e5 	bne.w	800168a <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	2b09      	cmp	r3, #9
 80014c6:	d91c      	bls.n	8001502 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	6999      	ldr	r1, [r3, #24]
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	681a      	ldr	r2, [r3, #0]
 80014d2:	4613      	mov	r3, r2
 80014d4:	005b      	lsls	r3, r3, #1
 80014d6:	4413      	add	r3, r2
 80014d8:	3b1e      	subs	r3, #30
 80014da:	2207      	movs	r2, #7
 80014dc:	fa02 f303 	lsl.w	r3, r2, r3
 80014e0:	43db      	mvns	r3, r3
 80014e2:	4019      	ands	r1, r3
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	6898      	ldr	r0, [r3, #8]
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	4613      	mov	r3, r2
 80014ee:	005b      	lsls	r3, r3, #1
 80014f0:	4413      	add	r3, r2
 80014f2:	3b1e      	subs	r3, #30
 80014f4:	fa00 f203 	lsl.w	r2, r0, r3
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	430a      	orrs	r2, r1
 80014fe:	619a      	str	r2, [r3, #24]
 8001500:	e019      	b.n	8001536 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	6959      	ldr	r1, [r3, #20]
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	681a      	ldr	r2, [r3, #0]
 800150c:	4613      	mov	r3, r2
 800150e:	005b      	lsls	r3, r3, #1
 8001510:	4413      	add	r3, r2
 8001512:	2207      	movs	r2, #7
 8001514:	fa02 f303 	lsl.w	r3, r2, r3
 8001518:	43db      	mvns	r3, r3
 800151a:	4019      	ands	r1, r3
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	6898      	ldr	r0, [r3, #8]
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	681a      	ldr	r2, [r3, #0]
 8001524:	4613      	mov	r3, r2
 8001526:	005b      	lsls	r3, r3, #1
 8001528:	4413      	add	r3, r2
 800152a:	fa00 f203 	lsl.w	r2, r0, r3
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	430a      	orrs	r2, r1
 8001534:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	695a      	ldr	r2, [r3, #20]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	68db      	ldr	r3, [r3, #12]
 8001540:	08db      	lsrs	r3, r3, #3
 8001542:	f003 0303 	and.w	r3, r3, #3
 8001546:	005b      	lsls	r3, r3, #1
 8001548:	fa02 f303 	lsl.w	r3, r2, r3
 800154c:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	691b      	ldr	r3, [r3, #16]
 8001552:	3b01      	subs	r3, #1
 8001554:	2b03      	cmp	r3, #3
 8001556:	d84f      	bhi.n	80015f8 <HAL_ADC_ConfigChannel+0x28c>
 8001558:	a201      	add	r2, pc, #4	; (adr r2, 8001560 <HAL_ADC_ConfigChannel+0x1f4>)
 800155a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800155e:	bf00      	nop
 8001560:	08001571 	.word	0x08001571
 8001564:	08001593 	.word	0x08001593
 8001568:	080015b5 	.word	0x080015b5
 800156c:	080015d7 	.word	0x080015d7
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001576:	4b9f      	ldr	r3, [pc, #636]	; (80017f4 <HAL_ADC_ConfigChannel+0x488>)
 8001578:	4013      	ands	r3, r2
 800157a:	683a      	ldr	r2, [r7, #0]
 800157c:	6812      	ldr	r2, [r2, #0]
 800157e:	0691      	lsls	r1, r2, #26
 8001580:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001582:	430a      	orrs	r2, r1
 8001584:	431a      	orrs	r2, r3
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800158e:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001590:	e07e      	b.n	8001690 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001598:	4b96      	ldr	r3, [pc, #600]	; (80017f4 <HAL_ADC_ConfigChannel+0x488>)
 800159a:	4013      	ands	r3, r2
 800159c:	683a      	ldr	r2, [r7, #0]
 800159e:	6812      	ldr	r2, [r2, #0]
 80015a0:	0691      	lsls	r1, r2, #26
 80015a2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80015a4:	430a      	orrs	r2, r1
 80015a6:	431a      	orrs	r2, r3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80015b0:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80015b2:	e06d      	b.n	8001690 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80015ba:	4b8e      	ldr	r3, [pc, #568]	; (80017f4 <HAL_ADC_ConfigChannel+0x488>)
 80015bc:	4013      	ands	r3, r2
 80015be:	683a      	ldr	r2, [r7, #0]
 80015c0:	6812      	ldr	r2, [r2, #0]
 80015c2:	0691      	lsls	r1, r2, #26
 80015c4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80015c6:	430a      	orrs	r2, r1
 80015c8:	431a      	orrs	r2, r3
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80015d2:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80015d4:	e05c      	b.n	8001690 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80015dc:	4b85      	ldr	r3, [pc, #532]	; (80017f4 <HAL_ADC_ConfigChannel+0x488>)
 80015de:	4013      	ands	r3, r2
 80015e0:	683a      	ldr	r2, [r7, #0]
 80015e2:	6812      	ldr	r2, [r2, #0]
 80015e4:	0691      	lsls	r1, r2, #26
 80015e6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80015e8:	430a      	orrs	r2, r1
 80015ea:	431a      	orrs	r2, r3
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80015f4:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80015f6:	e04b      	b.n	8001690 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015fe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	069b      	lsls	r3, r3, #26
 8001608:	429a      	cmp	r2, r3
 800160a:	d107      	bne.n	800161c <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800161a:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001622:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	069b      	lsls	r3, r3, #26
 800162c:	429a      	cmp	r2, r3
 800162e:	d107      	bne.n	8001640 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800163e:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001646:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	069b      	lsls	r3, r3, #26
 8001650:	429a      	cmp	r2, r3
 8001652:	d107      	bne.n	8001664 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001662:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800166a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	069b      	lsls	r3, r3, #26
 8001674:	429a      	cmp	r2, r3
 8001676:	d10a      	bne.n	800168e <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001686:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8001688:	e001      	b.n	800168e <HAL_ADC_ConfigChannel+0x322>
    }

  }
 800168a:	bf00      	nop
 800168c:	e000      	b.n	8001690 <HAL_ADC_ConfigChannel+0x324>
      break;
 800168e:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	689b      	ldr	r3, [r3, #8]
 8001696:	f003 0303 	and.w	r3, r3, #3
 800169a:	2b01      	cmp	r3, #1
 800169c:	d108      	bne.n	80016b0 <HAL_ADC_ConfigChannel+0x344>
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f003 0301 	and.w	r3, r3, #1
 80016a8:	2b01      	cmp	r3, #1
 80016aa:	d101      	bne.n	80016b0 <HAL_ADC_ConfigChannel+0x344>
 80016ac:	2301      	movs	r3, #1
 80016ae:	e000      	b.n	80016b2 <HAL_ADC_ConfigChannel+0x346>
 80016b0:	2300      	movs	r3, #0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	f040 8131 	bne.w	800191a <HAL_ADC_ConfigChannel+0x5ae>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	68db      	ldr	r3, [r3, #12]
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d00f      	beq.n	80016e0 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	2201      	movs	r2, #1
 80016ce:	fa02 f303 	lsl.w	r3, r2, r3
 80016d2:	43da      	mvns	r2, r3
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	400a      	ands	r2, r1
 80016da:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80016de:	e049      	b.n	8001774 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	2201      	movs	r2, #1
 80016ee:	409a      	lsls	r2, r3
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	430a      	orrs	r2, r1
 80016f6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	2b09      	cmp	r3, #9
 8001700:	d91c      	bls.n	800173c <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	6999      	ldr	r1, [r3, #24]
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	4613      	mov	r3, r2
 800170e:	005b      	lsls	r3, r3, #1
 8001710:	4413      	add	r3, r2
 8001712:	3b1b      	subs	r3, #27
 8001714:	2207      	movs	r2, #7
 8001716:	fa02 f303 	lsl.w	r3, r2, r3
 800171a:	43db      	mvns	r3, r3
 800171c:	4019      	ands	r1, r3
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	6898      	ldr	r0, [r3, #8]
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	4613      	mov	r3, r2
 8001728:	005b      	lsls	r3, r3, #1
 800172a:	4413      	add	r3, r2
 800172c:	3b1b      	subs	r3, #27
 800172e:	fa00 f203 	lsl.w	r2, r0, r3
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	430a      	orrs	r2, r1
 8001738:	619a      	str	r2, [r3, #24]
 800173a:	e01b      	b.n	8001774 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	6959      	ldr	r1, [r3, #20]
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	1c5a      	adds	r2, r3, #1
 8001748:	4613      	mov	r3, r2
 800174a:	005b      	lsls	r3, r3, #1
 800174c:	4413      	add	r3, r2
 800174e:	2207      	movs	r2, #7
 8001750:	fa02 f303 	lsl.w	r3, r2, r3
 8001754:	43db      	mvns	r3, r3
 8001756:	4019      	ands	r1, r3
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	6898      	ldr	r0, [r3, #8]
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	1c5a      	adds	r2, r3, #1
 8001762:	4613      	mov	r3, r2
 8001764:	005b      	lsls	r3, r3, #1
 8001766:	4413      	add	r3, r2
 8001768:	fa00 f203 	lsl.w	r2, r0, r3
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	430a      	orrs	r2, r1
 8001772:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800177c:	d004      	beq.n	8001788 <HAL_ADC_ConfigChannel+0x41c>
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a1d      	ldr	r2, [pc, #116]	; (80017f8 <HAL_ADC_ConfigChannel+0x48c>)
 8001784:	4293      	cmp	r3, r2
 8001786:	d101      	bne.n	800178c <HAL_ADC_ConfigChannel+0x420>
 8001788:	4b1c      	ldr	r3, [pc, #112]	; (80017fc <HAL_ADC_ConfigChannel+0x490>)
 800178a:	e000      	b.n	800178e <HAL_ADC_ConfigChannel+0x422>
 800178c:	4b1c      	ldr	r3, [pc, #112]	; (8001800 <HAL_ADC_ConfigChannel+0x494>)
 800178e:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	2b10      	cmp	r3, #16
 8001796:	d105      	bne.n	80017a4 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001798:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d015      	beq.n	80017d0 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80017a8:	2b11      	cmp	r3, #17
 80017aa:	d105      	bne.n	80017b8 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80017ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80017ae:	689b      	ldr	r3, [r3, #8]
 80017b0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d00b      	beq.n	80017d0 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80017bc:	2b12      	cmp	r3, #18
 80017be:	f040 80ac 	bne.w	800191a <HAL_ADC_ConfigChannel+0x5ae>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80017c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80017c4:	689b      	ldr	r3, [r3, #8]
 80017c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	f040 80a5 	bne.w	800191a <HAL_ADC_ConfigChannel+0x5ae>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80017d8:	d102      	bne.n	80017e0 <HAL_ADC_ConfigChannel+0x474>
 80017da:	4b07      	ldr	r3, [pc, #28]	; (80017f8 <HAL_ADC_ConfigChannel+0x48c>)
 80017dc:	60fb      	str	r3, [r7, #12]
 80017de:	e023      	b.n	8001828 <HAL_ADC_ConfigChannel+0x4bc>
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a04      	ldr	r2, [pc, #16]	; (80017f8 <HAL_ADC_ConfigChannel+0x48c>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d10c      	bne.n	8001804 <HAL_ADC_ConfigChannel+0x498>
 80017ea:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80017ee:	60fb      	str	r3, [r7, #12]
 80017f0:	e01a      	b.n	8001828 <HAL_ADC_ConfigChannel+0x4bc>
 80017f2:	bf00      	nop
 80017f4:	83fff000 	.word	0x83fff000
 80017f8:	50000100 	.word	0x50000100
 80017fc:	50000300 	.word	0x50000300
 8001800:	50000700 	.word	0x50000700
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a4a      	ldr	r2, [pc, #296]	; (8001934 <HAL_ADC_ConfigChannel+0x5c8>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d102      	bne.n	8001814 <HAL_ADC_ConfigChannel+0x4a8>
 800180e:	4b4a      	ldr	r3, [pc, #296]	; (8001938 <HAL_ADC_ConfigChannel+0x5cc>)
 8001810:	60fb      	str	r3, [r7, #12]
 8001812:	e009      	b.n	8001828 <HAL_ADC_ConfigChannel+0x4bc>
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a47      	ldr	r2, [pc, #284]	; (8001938 <HAL_ADC_ConfigChannel+0x5cc>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d102      	bne.n	8001824 <HAL_ADC_ConfigChannel+0x4b8>
 800181e:	4b45      	ldr	r3, [pc, #276]	; (8001934 <HAL_ADC_ConfigChannel+0x5c8>)
 8001820:	60fb      	str	r3, [r7, #12]
 8001822:	e001      	b.n	8001828 <HAL_ADC_ConfigChannel+0x4bc>
 8001824:	2300      	movs	r3, #0
 8001826:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	689b      	ldr	r3, [r3, #8]
 800182e:	f003 0303 	and.w	r3, r3, #3
 8001832:	2b01      	cmp	r3, #1
 8001834:	d108      	bne.n	8001848 <HAL_ADC_ConfigChannel+0x4dc>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f003 0301 	and.w	r3, r3, #1
 8001840:	2b01      	cmp	r3, #1
 8001842:	d101      	bne.n	8001848 <HAL_ADC_ConfigChannel+0x4dc>
 8001844:	2301      	movs	r3, #1
 8001846:	e000      	b.n	800184a <HAL_ADC_ConfigChannel+0x4de>
 8001848:	2300      	movs	r3, #0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d150      	bne.n	80018f0 <HAL_ADC_ConfigChannel+0x584>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800184e:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001850:	2b00      	cmp	r3, #0
 8001852:	d010      	beq.n	8001876 <HAL_ADC_ConfigChannel+0x50a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	689b      	ldr	r3, [r3, #8]
 8001858:	f003 0303 	and.w	r3, r3, #3
 800185c:	2b01      	cmp	r3, #1
 800185e:	d107      	bne.n	8001870 <HAL_ADC_ConfigChannel+0x504>
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f003 0301 	and.w	r3, r3, #1
 8001868:	2b01      	cmp	r3, #1
 800186a:	d101      	bne.n	8001870 <HAL_ADC_ConfigChannel+0x504>
 800186c:	2301      	movs	r3, #1
 800186e:	e000      	b.n	8001872 <HAL_ADC_ConfigChannel+0x506>
 8001870:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001872:	2b00      	cmp	r3, #0
 8001874:	d13c      	bne.n	80018f0 <HAL_ADC_ConfigChannel+0x584>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	2b10      	cmp	r3, #16
 800187c:	d11d      	bne.n	80018ba <HAL_ADC_ConfigChannel+0x54e>
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001886:	d118      	bne.n	80018ba <HAL_ADC_ConfigChannel+0x54e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001888:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800188a:	689b      	ldr	r3, [r3, #8]
 800188c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001890:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001892:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001894:	4b29      	ldr	r3, [pc, #164]	; (800193c <HAL_ADC_ConfigChannel+0x5d0>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a29      	ldr	r2, [pc, #164]	; (8001940 <HAL_ADC_ConfigChannel+0x5d4>)
 800189a:	fba2 2303 	umull	r2, r3, r2, r3
 800189e:	0c9a      	lsrs	r2, r3, #18
 80018a0:	4613      	mov	r3, r2
 80018a2:	009b      	lsls	r3, r3, #2
 80018a4:	4413      	add	r3, r2
 80018a6:	005b      	lsls	r3, r3, #1
 80018a8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80018aa:	e002      	b.n	80018b2 <HAL_ADC_ConfigChannel+0x546>
          {
            wait_loop_index--;
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	3b01      	subs	r3, #1
 80018b0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80018b2:	68bb      	ldr	r3, [r7, #8]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d1f9      	bne.n	80018ac <HAL_ADC_ConfigChannel+0x540>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80018b8:	e02e      	b.n	8001918 <HAL_ADC_ConfigChannel+0x5ac>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	2b11      	cmp	r3, #17
 80018c0:	d10b      	bne.n	80018da <HAL_ADC_ConfigChannel+0x56e>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80018ca:	d106      	bne.n	80018da <HAL_ADC_ConfigChannel+0x56e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80018cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80018d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80018d6:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80018d8:	e01e      	b.n	8001918 <HAL_ADC_ConfigChannel+0x5ac>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	2b12      	cmp	r3, #18
 80018e0:	d11a      	bne.n	8001918 <HAL_ADC_ConfigChannel+0x5ac>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80018e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80018e4:	689b      	ldr	r3, [r3, #8]
 80018e6:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80018ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80018ec:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80018ee:	e013      	b.n	8001918 <HAL_ADC_ConfigChannel+0x5ac>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f4:	f043 0220 	orr.w	r2, r3, #32
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80018fc:	2301      	movs	r3, #1
 80018fe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001902:	e00a      	b.n	800191a <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001908:	f043 0220 	orr.w	r2, r3, #32
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001910:	2301      	movs	r3, #1
 8001912:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001916:	e000      	b.n	800191a <HAL_ADC_ConfigChannel+0x5ae>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001918:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2200      	movs	r2, #0
 800191e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001922:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001926:	4618      	mov	r0, r3
 8001928:	376c      	adds	r7, #108	; 0x6c
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	50000400 	.word	0x50000400
 8001938:	50000500 	.word	0x50000500
 800193c:	20000000 	.word	0x20000000
 8001940:	431bde83 	.word	0x431bde83

08001944 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b084      	sub	sp, #16
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800194c:	2300      	movs	r3, #0
 800194e:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	689b      	ldr	r3, [r3, #8]
 8001956:	f003 0303 	and.w	r3, r3, #3
 800195a:	2b01      	cmp	r3, #1
 800195c:	d108      	bne.n	8001970 <ADC_Enable+0x2c>
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f003 0301 	and.w	r3, r3, #1
 8001968:	2b01      	cmp	r3, #1
 800196a:	d101      	bne.n	8001970 <ADC_Enable+0x2c>
 800196c:	2301      	movs	r3, #1
 800196e:	e000      	b.n	8001972 <ADC_Enable+0x2e>
 8001970:	2300      	movs	r3, #0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d13c      	bne.n	80019f0 <ADC_Enable+0xac>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	689a      	ldr	r2, [r3, #8]
 800197c:	4b1f      	ldr	r3, [pc, #124]	; (80019fc <ADC_Enable+0xb8>)
 800197e:	4013      	ands	r3, r2
 8001980:	2b00      	cmp	r3, #0
 8001982:	d00d      	beq.n	80019a0 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001988:	f043 0210 	orr.w	r2, r3, #16
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001994:	f043 0201 	orr.w	r2, r3, #1
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 800199c:	2301      	movs	r3, #1
 800199e:	e028      	b.n	80019f2 <ADC_Enable+0xae>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	689a      	ldr	r2, [r3, #8]
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f042 0201 	orr.w	r2, r2, #1
 80019ae:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80019b0:	f7ff f84e 	bl	8000a50 <HAL_GetTick>
 80019b4:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80019b6:	e014      	b.n	80019e2 <ADC_Enable+0x9e>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80019b8:	f7ff f84a 	bl	8000a50 <HAL_GetTick>
 80019bc:	4602      	mov	r2, r0
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	2b02      	cmp	r3, #2
 80019c4:	d90d      	bls.n	80019e2 <ADC_Enable+0x9e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ca:	f043 0210 	orr.w	r2, r3, #16
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019d6:	f043 0201 	orr.w	r2, r3, #1
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	645a      	str	r2, [r3, #68]	; 0x44
      
        return HAL_ERROR;
 80019de:	2301      	movs	r3, #1
 80019e0:	e007      	b.n	80019f2 <ADC_Enable+0xae>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f003 0301 	and.w	r3, r3, #1
 80019ec:	2b01      	cmp	r3, #1
 80019ee:	d1e3      	bne.n	80019b8 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80019f0:	2300      	movs	r3, #0
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	3710      	adds	r7, #16
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	8000003f 	.word	0x8000003f

08001a00 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b084      	sub	sp, #16
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	689b      	ldr	r3, [r3, #8]
 8001a12:	f003 0303 	and.w	r3, r3, #3
 8001a16:	2b01      	cmp	r3, #1
 8001a18:	d108      	bne.n	8001a2c <ADC_Disable+0x2c>
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f003 0301 	and.w	r3, r3, #1
 8001a24:	2b01      	cmp	r3, #1
 8001a26:	d101      	bne.n	8001a2c <ADC_Disable+0x2c>
 8001a28:	2301      	movs	r3, #1
 8001a2a:	e000      	b.n	8001a2e <ADC_Disable+0x2e>
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d040      	beq.n	8001ab4 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	f003 030d 	and.w	r3, r3, #13
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d10f      	bne.n	8001a60 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	689a      	ldr	r2, [r3, #8]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f042 0202 	orr.w	r2, r2, #2
 8001a4e:	609a      	str	r2, [r3, #8]
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	2203      	movs	r2, #3
 8001a56:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8001a58:	f7fe fffa 	bl	8000a50 <HAL_GetTick>
 8001a5c:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001a5e:	e022      	b.n	8001aa6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a64:	f043 0210 	orr.w	r2, r3, #16
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a70:	f043 0201 	orr.w	r2, r3, #1
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	e01c      	b.n	8001ab6 <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001a7c:	f7fe ffe8 	bl	8000a50 <HAL_GetTick>
 8001a80:	4602      	mov	r2, r0
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	1ad3      	subs	r3, r2, r3
 8001a86:	2b02      	cmp	r3, #2
 8001a88:	d90d      	bls.n	8001aa6 <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a8e:	f043 0210 	orr.w	r2, r3, #16
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a9a:	f043 0201 	orr.w	r2, r3, #1
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	e007      	b.n	8001ab6 <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	f003 0301 	and.w	r3, r3, #1
 8001ab0:	2b01      	cmp	r3, #1
 8001ab2:	d0e3      	beq.n	8001a7c <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001ab4:	2300      	movs	r3, #0
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3710      	adds	r7, #16
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
	...

08001ac0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ac4:	4b04      	ldr	r3, [pc, #16]	; (8001ad8 <__NVIC_GetPriorityGrouping+0x18>)
 8001ac6:	68db      	ldr	r3, [r3, #12]
 8001ac8:	0a1b      	lsrs	r3, r3, #8
 8001aca:	f003 0307 	and.w	r3, r3, #7
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr
 8001ad8:	e000ed00 	.word	0xe000ed00

08001adc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b083      	sub	sp, #12
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	6039      	str	r1, [r7, #0]
 8001ae6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ae8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	db0a      	blt.n	8001b06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	b2da      	uxtb	r2, r3
 8001af4:	490c      	ldr	r1, [pc, #48]	; (8001b28 <__NVIC_SetPriority+0x4c>)
 8001af6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001afa:	0112      	lsls	r2, r2, #4
 8001afc:	b2d2      	uxtb	r2, r2
 8001afe:	440b      	add	r3, r1
 8001b00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b04:	e00a      	b.n	8001b1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	b2da      	uxtb	r2, r3
 8001b0a:	4908      	ldr	r1, [pc, #32]	; (8001b2c <__NVIC_SetPriority+0x50>)
 8001b0c:	79fb      	ldrb	r3, [r7, #7]
 8001b0e:	f003 030f 	and.w	r3, r3, #15
 8001b12:	3b04      	subs	r3, #4
 8001b14:	0112      	lsls	r2, r2, #4
 8001b16:	b2d2      	uxtb	r2, r2
 8001b18:	440b      	add	r3, r1
 8001b1a:	761a      	strb	r2, [r3, #24]
}
 8001b1c:	bf00      	nop
 8001b1e:	370c      	adds	r7, #12
 8001b20:	46bd      	mov	sp, r7
 8001b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b26:	4770      	bx	lr
 8001b28:	e000e100 	.word	0xe000e100
 8001b2c:	e000ed00 	.word	0xe000ed00

08001b30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b089      	sub	sp, #36	; 0x24
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	60f8      	str	r0, [r7, #12]
 8001b38:	60b9      	str	r1, [r7, #8]
 8001b3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	f003 0307 	and.w	r3, r3, #7
 8001b42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b44:	69fb      	ldr	r3, [r7, #28]
 8001b46:	f1c3 0307 	rsb	r3, r3, #7
 8001b4a:	2b04      	cmp	r3, #4
 8001b4c:	bf28      	it	cs
 8001b4e:	2304      	movcs	r3, #4
 8001b50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b52:	69fb      	ldr	r3, [r7, #28]
 8001b54:	3304      	adds	r3, #4
 8001b56:	2b06      	cmp	r3, #6
 8001b58:	d902      	bls.n	8001b60 <NVIC_EncodePriority+0x30>
 8001b5a:	69fb      	ldr	r3, [r7, #28]
 8001b5c:	3b03      	subs	r3, #3
 8001b5e:	e000      	b.n	8001b62 <NVIC_EncodePriority+0x32>
 8001b60:	2300      	movs	r3, #0
 8001b62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b64:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001b68:	69bb      	ldr	r3, [r7, #24]
 8001b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6e:	43da      	mvns	r2, r3
 8001b70:	68bb      	ldr	r3, [r7, #8]
 8001b72:	401a      	ands	r2, r3
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b78:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b82:	43d9      	mvns	r1, r3
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b88:	4313      	orrs	r3, r2
         );
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3724      	adds	r7, #36	; 0x24
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
	...

08001b98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b082      	sub	sp, #8
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	3b01      	subs	r3, #1
 8001ba4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ba8:	d301      	bcc.n	8001bae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001baa:	2301      	movs	r3, #1
 8001bac:	e00f      	b.n	8001bce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bae:	4a0a      	ldr	r2, [pc, #40]	; (8001bd8 <SysTick_Config+0x40>)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	3b01      	subs	r3, #1
 8001bb4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bb6:	210f      	movs	r1, #15
 8001bb8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001bbc:	f7ff ff8e 	bl	8001adc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bc0:	4b05      	ldr	r3, [pc, #20]	; (8001bd8 <SysTick_Config+0x40>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bc6:	4b04      	ldr	r3, [pc, #16]	; (8001bd8 <SysTick_Config+0x40>)
 8001bc8:	2207      	movs	r2, #7
 8001bca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bcc:	2300      	movs	r3, #0
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	3708      	adds	r7, #8
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	e000e010 	.word	0xe000e010

08001bdc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b086      	sub	sp, #24
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	4603      	mov	r3, r0
 8001be4:	60b9      	str	r1, [r7, #8]
 8001be6:	607a      	str	r2, [r7, #4]
 8001be8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001bea:	2300      	movs	r3, #0
 8001bec:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bee:	f7ff ff67 	bl	8001ac0 <__NVIC_GetPriorityGrouping>
 8001bf2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bf4:	687a      	ldr	r2, [r7, #4]
 8001bf6:	68b9      	ldr	r1, [r7, #8]
 8001bf8:	6978      	ldr	r0, [r7, #20]
 8001bfa:	f7ff ff99 	bl	8001b30 <NVIC_EncodePriority>
 8001bfe:	4602      	mov	r2, r0
 8001c00:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c04:	4611      	mov	r1, r2
 8001c06:	4618      	mov	r0, r3
 8001c08:	f7ff ff68 	bl	8001adc <__NVIC_SetPriority>
}
 8001c0c:	bf00      	nop
 8001c0e:	3718      	adds	r7, #24
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}

08001c14 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f7ff ffbb 	bl	8001b98 <SysTick_Config>
 8001c22:	4603      	mov	r3, r0
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	3708      	adds	r7, #8
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}

08001c2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b087      	sub	sp, #28
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
 8001c34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c36:	2300      	movs	r3, #0
 8001c38:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c3a:	e160      	b.n	8001efe <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	2101      	movs	r1, #1
 8001c42:	697b      	ldr	r3, [r7, #20]
 8001c44:	fa01 f303 	lsl.w	r3, r1, r3
 8001c48:	4013      	ands	r3, r2
 8001c4a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	f000 8152 	beq.w	8001ef8 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	2b02      	cmp	r3, #2
 8001c5a:	d003      	beq.n	8001c64 <HAL_GPIO_Init+0x38>
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	2b12      	cmp	r3, #18
 8001c62:	d123      	bne.n	8001cac <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c64:	697b      	ldr	r3, [r7, #20]
 8001c66:	08da      	lsrs	r2, r3, #3
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	3208      	adds	r2, #8
 8001c6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c70:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	f003 0307 	and.w	r3, r3, #7
 8001c78:	009b      	lsls	r3, r3, #2
 8001c7a:	220f      	movs	r2, #15
 8001c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c80:	43db      	mvns	r3, r3
 8001c82:	693a      	ldr	r2, [r7, #16]
 8001c84:	4013      	ands	r3, r2
 8001c86:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	691a      	ldr	r2, [r3, #16]
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	f003 0307 	and.w	r3, r3, #7
 8001c92:	009b      	lsls	r3, r3, #2
 8001c94:	fa02 f303 	lsl.w	r3, r2, r3
 8001c98:	693a      	ldr	r2, [r7, #16]
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c9e:	697b      	ldr	r3, [r7, #20]
 8001ca0:	08da      	lsrs	r2, r3, #3
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	3208      	adds	r2, #8
 8001ca6:	6939      	ldr	r1, [r7, #16]
 8001ca8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001cb2:	697b      	ldr	r3, [r7, #20]
 8001cb4:	005b      	lsls	r3, r3, #1
 8001cb6:	2203      	movs	r2, #3
 8001cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cbc:	43db      	mvns	r3, r3
 8001cbe:	693a      	ldr	r2, [r7, #16]
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	f003 0203 	and.w	r2, r3, #3
 8001ccc:	697b      	ldr	r3, [r7, #20]
 8001cce:	005b      	lsls	r3, r3, #1
 8001cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd4:	693a      	ldr	r2, [r7, #16]
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	693a      	ldr	r2, [r7, #16]
 8001cde:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	2b01      	cmp	r3, #1
 8001ce6:	d00b      	beq.n	8001d00 <HAL_GPIO_Init+0xd4>
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	2b02      	cmp	r3, #2
 8001cee:	d007      	beq.n	8001d00 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001cf4:	2b11      	cmp	r3, #17
 8001cf6:	d003      	beq.n	8001d00 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	2b12      	cmp	r3, #18
 8001cfe:	d130      	bne.n	8001d62 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	005b      	lsls	r3, r3, #1
 8001d0a:	2203      	movs	r2, #3
 8001d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d10:	43db      	mvns	r3, r3
 8001d12:	693a      	ldr	r2, [r7, #16]
 8001d14:	4013      	ands	r3, r2
 8001d16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	68da      	ldr	r2, [r3, #12]
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	005b      	lsls	r3, r3, #1
 8001d20:	fa02 f303 	lsl.w	r3, r2, r3
 8001d24:	693a      	ldr	r2, [r7, #16]
 8001d26:	4313      	orrs	r3, r2
 8001d28:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	693a      	ldr	r2, [r7, #16]
 8001d2e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d36:	2201      	movs	r2, #1
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3e:	43db      	mvns	r3, r3
 8001d40:	693a      	ldr	r2, [r7, #16]
 8001d42:	4013      	ands	r3, r2
 8001d44:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	091b      	lsrs	r3, r3, #4
 8001d4c:	f003 0201 	and.w	r2, r3, #1
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	fa02 f303 	lsl.w	r3, r2, r3
 8001d56:	693a      	ldr	r2, [r7, #16]
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	693a      	ldr	r2, [r7, #16]
 8001d60:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	68db      	ldr	r3, [r3, #12]
 8001d66:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	005b      	lsls	r3, r3, #1
 8001d6c:	2203      	movs	r2, #3
 8001d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d72:	43db      	mvns	r3, r3
 8001d74:	693a      	ldr	r2, [r7, #16]
 8001d76:	4013      	ands	r3, r2
 8001d78:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	689a      	ldr	r2, [r3, #8]
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	005b      	lsls	r3, r3, #1
 8001d82:	fa02 f303 	lsl.w	r3, r2, r3
 8001d86:	693a      	ldr	r2, [r7, #16]
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	693a      	ldr	r2, [r7, #16]
 8001d90:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	f000 80ac 	beq.w	8001ef8 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001da0:	4b5e      	ldr	r3, [pc, #376]	; (8001f1c <HAL_GPIO_Init+0x2f0>)
 8001da2:	699b      	ldr	r3, [r3, #24]
 8001da4:	4a5d      	ldr	r2, [pc, #372]	; (8001f1c <HAL_GPIO_Init+0x2f0>)
 8001da6:	f043 0301 	orr.w	r3, r3, #1
 8001daa:	6193      	str	r3, [r2, #24]
 8001dac:	4b5b      	ldr	r3, [pc, #364]	; (8001f1c <HAL_GPIO_Init+0x2f0>)
 8001dae:	699b      	ldr	r3, [r3, #24]
 8001db0:	f003 0301 	and.w	r3, r3, #1
 8001db4:	60bb      	str	r3, [r7, #8]
 8001db6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001db8:	4a59      	ldr	r2, [pc, #356]	; (8001f20 <HAL_GPIO_Init+0x2f4>)
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	089b      	lsrs	r3, r3, #2
 8001dbe:	3302      	adds	r3, #2
 8001dc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dc4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	f003 0303 	and.w	r3, r3, #3
 8001dcc:	009b      	lsls	r3, r3, #2
 8001dce:	220f      	movs	r2, #15
 8001dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd4:	43db      	mvns	r3, r3
 8001dd6:	693a      	ldr	r2, [r7, #16]
 8001dd8:	4013      	ands	r3, r2
 8001dda:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001de2:	d025      	beq.n	8001e30 <HAL_GPIO_Init+0x204>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	4a4f      	ldr	r2, [pc, #316]	; (8001f24 <HAL_GPIO_Init+0x2f8>)
 8001de8:	4293      	cmp	r3, r2
 8001dea:	d01f      	beq.n	8001e2c <HAL_GPIO_Init+0x200>
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	4a4e      	ldr	r2, [pc, #312]	; (8001f28 <HAL_GPIO_Init+0x2fc>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d019      	beq.n	8001e28 <HAL_GPIO_Init+0x1fc>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	4a4d      	ldr	r2, [pc, #308]	; (8001f2c <HAL_GPIO_Init+0x300>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d013      	beq.n	8001e24 <HAL_GPIO_Init+0x1f8>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	4a4c      	ldr	r2, [pc, #304]	; (8001f30 <HAL_GPIO_Init+0x304>)
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d00d      	beq.n	8001e20 <HAL_GPIO_Init+0x1f4>
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	4a4b      	ldr	r2, [pc, #300]	; (8001f34 <HAL_GPIO_Init+0x308>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d007      	beq.n	8001e1c <HAL_GPIO_Init+0x1f0>
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	4a4a      	ldr	r2, [pc, #296]	; (8001f38 <HAL_GPIO_Init+0x30c>)
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d101      	bne.n	8001e18 <HAL_GPIO_Init+0x1ec>
 8001e14:	2306      	movs	r3, #6
 8001e16:	e00c      	b.n	8001e32 <HAL_GPIO_Init+0x206>
 8001e18:	2307      	movs	r3, #7
 8001e1a:	e00a      	b.n	8001e32 <HAL_GPIO_Init+0x206>
 8001e1c:	2305      	movs	r3, #5
 8001e1e:	e008      	b.n	8001e32 <HAL_GPIO_Init+0x206>
 8001e20:	2304      	movs	r3, #4
 8001e22:	e006      	b.n	8001e32 <HAL_GPIO_Init+0x206>
 8001e24:	2303      	movs	r3, #3
 8001e26:	e004      	b.n	8001e32 <HAL_GPIO_Init+0x206>
 8001e28:	2302      	movs	r3, #2
 8001e2a:	e002      	b.n	8001e32 <HAL_GPIO_Init+0x206>
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	e000      	b.n	8001e32 <HAL_GPIO_Init+0x206>
 8001e30:	2300      	movs	r3, #0
 8001e32:	697a      	ldr	r2, [r7, #20]
 8001e34:	f002 0203 	and.w	r2, r2, #3
 8001e38:	0092      	lsls	r2, r2, #2
 8001e3a:	4093      	lsls	r3, r2
 8001e3c:	693a      	ldr	r2, [r7, #16]
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001e42:	4937      	ldr	r1, [pc, #220]	; (8001f20 <HAL_GPIO_Init+0x2f4>)
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	089b      	lsrs	r3, r3, #2
 8001e48:	3302      	adds	r3, #2
 8001e4a:	693a      	ldr	r2, [r7, #16]
 8001e4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e50:	4b3a      	ldr	r3, [pc, #232]	; (8001f3c <HAL_GPIO_Init+0x310>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	43db      	mvns	r3, r3
 8001e5a:	693a      	ldr	r2, [r7, #16]
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d003      	beq.n	8001e74 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001e6c:	693a      	ldr	r2, [r7, #16]
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	4313      	orrs	r3, r2
 8001e72:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001e74:	4a31      	ldr	r2, [pc, #196]	; (8001f3c <HAL_GPIO_Init+0x310>)
 8001e76:	693b      	ldr	r3, [r7, #16]
 8001e78:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001e7a:	4b30      	ldr	r3, [pc, #192]	; (8001f3c <HAL_GPIO_Init+0x310>)
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	43db      	mvns	r3, r3
 8001e84:	693a      	ldr	r2, [r7, #16]
 8001e86:	4013      	ands	r3, r2
 8001e88:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d003      	beq.n	8001e9e <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8001e96:	693a      	ldr	r2, [r7, #16]
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001e9e:	4a27      	ldr	r2, [pc, #156]	; (8001f3c <HAL_GPIO_Init+0x310>)
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ea4:	4b25      	ldr	r3, [pc, #148]	; (8001f3c <HAL_GPIO_Init+0x310>)
 8001ea6:	689b      	ldr	r3, [r3, #8]
 8001ea8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	43db      	mvns	r3, r3
 8001eae:	693a      	ldr	r2, [r7, #16]
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d003      	beq.n	8001ec8 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001ec0:	693a      	ldr	r2, [r7, #16]
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001ec8:	4a1c      	ldr	r2, [pc, #112]	; (8001f3c <HAL_GPIO_Init+0x310>)
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ece:	4b1b      	ldr	r3, [pc, #108]	; (8001f3c <HAL_GPIO_Init+0x310>)
 8001ed0:	68db      	ldr	r3, [r3, #12]
 8001ed2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	43db      	mvns	r3, r3
 8001ed8:	693a      	ldr	r2, [r7, #16]
 8001eda:	4013      	ands	r3, r2
 8001edc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d003      	beq.n	8001ef2 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8001eea:	693a      	ldr	r2, [r7, #16]
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001ef2:	4a12      	ldr	r2, [pc, #72]	; (8001f3c <HAL_GPIO_Init+0x310>)
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	3301      	adds	r3, #1
 8001efc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	fa22 f303 	lsr.w	r3, r2, r3
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	f47f ae97 	bne.w	8001c3c <HAL_GPIO_Init+0x10>
  }
}
 8001f0e:	bf00      	nop
 8001f10:	371c      	adds	r7, #28
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr
 8001f1a:	bf00      	nop
 8001f1c:	40021000 	.word	0x40021000
 8001f20:	40010000 	.word	0x40010000
 8001f24:	48000400 	.word	0x48000400
 8001f28:	48000800 	.word	0x48000800
 8001f2c:	48000c00 	.word	0x48000c00
 8001f30:	48001000 	.word	0x48001000
 8001f34:	48001400 	.word	0x48001400
 8001f38:	48001800 	.word	0x48001800
 8001f3c:	40010400 	.word	0x40010400

08001f40 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	1d3b      	adds	r3, r7, #4
 8001f4a:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001f4c:	1d3b      	adds	r3, r7, #4
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d102      	bne.n	8001f5a <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8001f54:	2301      	movs	r3, #1
 8001f56:	f000 bf01 	b.w	8002d5c <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f5a:	1d3b      	adds	r3, r7, #4
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f003 0301 	and.w	r3, r3, #1
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	f000 8160 	beq.w	800222a <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001f6a:	4bae      	ldr	r3, [pc, #696]	; (8002224 <HAL_RCC_OscConfig+0x2e4>)
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	f003 030c 	and.w	r3, r3, #12
 8001f72:	2b04      	cmp	r3, #4
 8001f74:	d00c      	beq.n	8001f90 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f76:	4bab      	ldr	r3, [pc, #684]	; (8002224 <HAL_RCC_OscConfig+0x2e4>)
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	f003 030c 	and.w	r3, r3, #12
 8001f7e:	2b08      	cmp	r3, #8
 8001f80:	d159      	bne.n	8002036 <HAL_RCC_OscConfig+0xf6>
 8001f82:	4ba8      	ldr	r3, [pc, #672]	; (8002224 <HAL_RCC_OscConfig+0x2e4>)
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8001f8a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f8e:	d152      	bne.n	8002036 <HAL_RCC_OscConfig+0xf6>
 8001f90:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f94:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f98:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001f9c:	fa93 f3a3 	rbit	r3, r3
 8001fa0:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  return result;
 8001fa4:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fa8:	fab3 f383 	clz	r3, r3
 8001fac:	b2db      	uxtb	r3, r3
 8001fae:	095b      	lsrs	r3, r3, #5
 8001fb0:	b2db      	uxtb	r3, r3
 8001fb2:	f043 0301 	orr.w	r3, r3, #1
 8001fb6:	b2db      	uxtb	r3, r3
 8001fb8:	2b01      	cmp	r3, #1
 8001fba:	d102      	bne.n	8001fc2 <HAL_RCC_OscConfig+0x82>
 8001fbc:	4b99      	ldr	r3, [pc, #612]	; (8002224 <HAL_RCC_OscConfig+0x2e4>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	e015      	b.n	8001fee <HAL_RCC_OscConfig+0xae>
 8001fc2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001fc6:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fca:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8001fce:	fa93 f3a3 	rbit	r3, r3
 8001fd2:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8001fd6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001fda:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001fde:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8001fe2:	fa93 f3a3 	rbit	r3, r3
 8001fe6:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001fea:	4b8e      	ldr	r3, [pc, #568]	; (8002224 <HAL_RCC_OscConfig+0x2e4>)
 8001fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fee:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001ff2:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8001ff6:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8001ffa:	fa92 f2a2 	rbit	r2, r2
 8001ffe:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8002002:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002006:	fab2 f282 	clz	r2, r2
 800200a:	b2d2      	uxtb	r2, r2
 800200c:	f042 0220 	orr.w	r2, r2, #32
 8002010:	b2d2      	uxtb	r2, r2
 8002012:	f002 021f 	and.w	r2, r2, #31
 8002016:	2101      	movs	r1, #1
 8002018:	fa01 f202 	lsl.w	r2, r1, r2
 800201c:	4013      	ands	r3, r2
 800201e:	2b00      	cmp	r3, #0
 8002020:	f000 8102 	beq.w	8002228 <HAL_RCC_OscConfig+0x2e8>
 8002024:	1d3b      	adds	r3, r7, #4
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	2b00      	cmp	r3, #0
 800202c:	f040 80fc 	bne.w	8002228 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8002030:	2301      	movs	r3, #1
 8002032:	f000 be93 	b.w	8002d5c <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002036:	1d3b      	adds	r3, r7, #4
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002040:	d106      	bne.n	8002050 <HAL_RCC_OscConfig+0x110>
 8002042:	4b78      	ldr	r3, [pc, #480]	; (8002224 <HAL_RCC_OscConfig+0x2e4>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a77      	ldr	r2, [pc, #476]	; (8002224 <HAL_RCC_OscConfig+0x2e4>)
 8002048:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800204c:	6013      	str	r3, [r2, #0]
 800204e:	e030      	b.n	80020b2 <HAL_RCC_OscConfig+0x172>
 8002050:	1d3b      	adds	r3, r7, #4
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d10c      	bne.n	8002074 <HAL_RCC_OscConfig+0x134>
 800205a:	4b72      	ldr	r3, [pc, #456]	; (8002224 <HAL_RCC_OscConfig+0x2e4>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a71      	ldr	r2, [pc, #452]	; (8002224 <HAL_RCC_OscConfig+0x2e4>)
 8002060:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002064:	6013      	str	r3, [r2, #0]
 8002066:	4b6f      	ldr	r3, [pc, #444]	; (8002224 <HAL_RCC_OscConfig+0x2e4>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4a6e      	ldr	r2, [pc, #440]	; (8002224 <HAL_RCC_OscConfig+0x2e4>)
 800206c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002070:	6013      	str	r3, [r2, #0]
 8002072:	e01e      	b.n	80020b2 <HAL_RCC_OscConfig+0x172>
 8002074:	1d3b      	adds	r3, r7, #4
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800207e:	d10c      	bne.n	800209a <HAL_RCC_OscConfig+0x15a>
 8002080:	4b68      	ldr	r3, [pc, #416]	; (8002224 <HAL_RCC_OscConfig+0x2e4>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a67      	ldr	r2, [pc, #412]	; (8002224 <HAL_RCC_OscConfig+0x2e4>)
 8002086:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800208a:	6013      	str	r3, [r2, #0]
 800208c:	4b65      	ldr	r3, [pc, #404]	; (8002224 <HAL_RCC_OscConfig+0x2e4>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a64      	ldr	r2, [pc, #400]	; (8002224 <HAL_RCC_OscConfig+0x2e4>)
 8002092:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002096:	6013      	str	r3, [r2, #0]
 8002098:	e00b      	b.n	80020b2 <HAL_RCC_OscConfig+0x172>
 800209a:	4b62      	ldr	r3, [pc, #392]	; (8002224 <HAL_RCC_OscConfig+0x2e4>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4a61      	ldr	r2, [pc, #388]	; (8002224 <HAL_RCC_OscConfig+0x2e4>)
 80020a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020a4:	6013      	str	r3, [r2, #0]
 80020a6:	4b5f      	ldr	r3, [pc, #380]	; (8002224 <HAL_RCC_OscConfig+0x2e4>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4a5e      	ldr	r2, [pc, #376]	; (8002224 <HAL_RCC_OscConfig+0x2e4>)
 80020ac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020b0:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020b2:	1d3b      	adds	r3, r7, #4
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d059      	beq.n	8002170 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020bc:	f7fe fcc8 	bl	8000a50 <HAL_GetTick>
 80020c0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020c4:	e00a      	b.n	80020dc <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80020c6:	f7fe fcc3 	bl	8000a50 <HAL_GetTick>
 80020ca:	4602      	mov	r2, r0
 80020cc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80020d0:	1ad3      	subs	r3, r2, r3
 80020d2:	2b64      	cmp	r3, #100	; 0x64
 80020d4:	d902      	bls.n	80020dc <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 80020d6:	2303      	movs	r3, #3
 80020d8:	f000 be40 	b.w	8002d5c <HAL_RCC_OscConfig+0xe1c>
 80020dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80020e0:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020e4:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80020e8:	fa93 f3a3 	rbit	r3, r3
 80020ec:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 80020f0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020f4:	fab3 f383 	clz	r3, r3
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	095b      	lsrs	r3, r3, #5
 80020fc:	b2db      	uxtb	r3, r3
 80020fe:	f043 0301 	orr.w	r3, r3, #1
 8002102:	b2db      	uxtb	r3, r3
 8002104:	2b01      	cmp	r3, #1
 8002106:	d102      	bne.n	800210e <HAL_RCC_OscConfig+0x1ce>
 8002108:	4b46      	ldr	r3, [pc, #280]	; (8002224 <HAL_RCC_OscConfig+0x2e4>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	e015      	b.n	800213a <HAL_RCC_OscConfig+0x1fa>
 800210e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002112:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002116:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 800211a:	fa93 f3a3 	rbit	r3, r3
 800211e:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8002122:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002126:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800212a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 800212e:	fa93 f3a3 	rbit	r3, r3
 8002132:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8002136:	4b3b      	ldr	r3, [pc, #236]	; (8002224 <HAL_RCC_OscConfig+0x2e4>)
 8002138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800213a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800213e:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8002142:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8002146:	fa92 f2a2 	rbit	r2, r2
 800214a:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 800214e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002152:	fab2 f282 	clz	r2, r2
 8002156:	b2d2      	uxtb	r2, r2
 8002158:	f042 0220 	orr.w	r2, r2, #32
 800215c:	b2d2      	uxtb	r2, r2
 800215e:	f002 021f 	and.w	r2, r2, #31
 8002162:	2101      	movs	r1, #1
 8002164:	fa01 f202 	lsl.w	r2, r1, r2
 8002168:	4013      	ands	r3, r2
 800216a:	2b00      	cmp	r3, #0
 800216c:	d0ab      	beq.n	80020c6 <HAL_RCC_OscConfig+0x186>
 800216e:	e05c      	b.n	800222a <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002170:	f7fe fc6e 	bl	8000a50 <HAL_GetTick>
 8002174:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002178:	e00a      	b.n	8002190 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800217a:	f7fe fc69 	bl	8000a50 <HAL_GetTick>
 800217e:	4602      	mov	r2, r0
 8002180:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002184:	1ad3      	subs	r3, r2, r3
 8002186:	2b64      	cmp	r3, #100	; 0x64
 8002188:	d902      	bls.n	8002190 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 800218a:	2303      	movs	r3, #3
 800218c:	f000 bde6 	b.w	8002d5c <HAL_RCC_OscConfig+0xe1c>
 8002190:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002194:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002198:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 800219c:	fa93 f3a3 	rbit	r3, r3
 80021a0:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 80021a4:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021a8:	fab3 f383 	clz	r3, r3
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	095b      	lsrs	r3, r3, #5
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	f043 0301 	orr.w	r3, r3, #1
 80021b6:	b2db      	uxtb	r3, r3
 80021b8:	2b01      	cmp	r3, #1
 80021ba:	d102      	bne.n	80021c2 <HAL_RCC_OscConfig+0x282>
 80021bc:	4b19      	ldr	r3, [pc, #100]	; (8002224 <HAL_RCC_OscConfig+0x2e4>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	e015      	b.n	80021ee <HAL_RCC_OscConfig+0x2ae>
 80021c2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80021c6:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021ca:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80021ce:	fa93 f3a3 	rbit	r3, r3
 80021d2:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80021d6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80021da:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80021de:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80021e2:	fa93 f3a3 	rbit	r3, r3
 80021e6:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80021ea:	4b0e      	ldr	r3, [pc, #56]	; (8002224 <HAL_RCC_OscConfig+0x2e4>)
 80021ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ee:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80021f2:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 80021f6:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80021fa:	fa92 f2a2 	rbit	r2, r2
 80021fe:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8002202:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002206:	fab2 f282 	clz	r2, r2
 800220a:	b2d2      	uxtb	r2, r2
 800220c:	f042 0220 	orr.w	r2, r2, #32
 8002210:	b2d2      	uxtb	r2, r2
 8002212:	f002 021f 	and.w	r2, r2, #31
 8002216:	2101      	movs	r1, #1
 8002218:	fa01 f202 	lsl.w	r2, r1, r2
 800221c:	4013      	ands	r3, r2
 800221e:	2b00      	cmp	r3, #0
 8002220:	d1ab      	bne.n	800217a <HAL_RCC_OscConfig+0x23a>
 8002222:	e002      	b.n	800222a <HAL_RCC_OscConfig+0x2ea>
 8002224:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002228:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800222a:	1d3b      	adds	r3, r7, #4
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f003 0302 	and.w	r3, r3, #2
 8002234:	2b00      	cmp	r3, #0
 8002236:	f000 8170 	beq.w	800251a <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800223a:	4bd0      	ldr	r3, [pc, #832]	; (800257c <HAL_RCC_OscConfig+0x63c>)
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	f003 030c 	and.w	r3, r3, #12
 8002242:	2b00      	cmp	r3, #0
 8002244:	d00c      	beq.n	8002260 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002246:	4bcd      	ldr	r3, [pc, #820]	; (800257c <HAL_RCC_OscConfig+0x63c>)
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	f003 030c 	and.w	r3, r3, #12
 800224e:	2b08      	cmp	r3, #8
 8002250:	d16d      	bne.n	800232e <HAL_RCC_OscConfig+0x3ee>
 8002252:	4bca      	ldr	r3, [pc, #808]	; (800257c <HAL_RCC_OscConfig+0x63c>)
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 800225a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800225e:	d166      	bne.n	800232e <HAL_RCC_OscConfig+0x3ee>
 8002260:	2302      	movs	r3, #2
 8002262:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002266:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 800226a:	fa93 f3a3 	rbit	r3, r3
 800226e:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8002272:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002276:	fab3 f383 	clz	r3, r3
 800227a:	b2db      	uxtb	r3, r3
 800227c:	095b      	lsrs	r3, r3, #5
 800227e:	b2db      	uxtb	r3, r3
 8002280:	f043 0301 	orr.w	r3, r3, #1
 8002284:	b2db      	uxtb	r3, r3
 8002286:	2b01      	cmp	r3, #1
 8002288:	d102      	bne.n	8002290 <HAL_RCC_OscConfig+0x350>
 800228a:	4bbc      	ldr	r3, [pc, #752]	; (800257c <HAL_RCC_OscConfig+0x63c>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	e013      	b.n	80022b8 <HAL_RCC_OscConfig+0x378>
 8002290:	2302      	movs	r3, #2
 8002292:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002296:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 800229a:	fa93 f3a3 	rbit	r3, r3
 800229e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80022a2:	2302      	movs	r3, #2
 80022a4:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80022a8:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80022ac:	fa93 f3a3 	rbit	r3, r3
 80022b0:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80022b4:	4bb1      	ldr	r3, [pc, #708]	; (800257c <HAL_RCC_OscConfig+0x63c>)
 80022b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022b8:	2202      	movs	r2, #2
 80022ba:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 80022be:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 80022c2:	fa92 f2a2 	rbit	r2, r2
 80022c6:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 80022ca:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80022ce:	fab2 f282 	clz	r2, r2
 80022d2:	b2d2      	uxtb	r2, r2
 80022d4:	f042 0220 	orr.w	r2, r2, #32
 80022d8:	b2d2      	uxtb	r2, r2
 80022da:	f002 021f 	and.w	r2, r2, #31
 80022de:	2101      	movs	r1, #1
 80022e0:	fa01 f202 	lsl.w	r2, r1, r2
 80022e4:	4013      	ands	r3, r2
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d007      	beq.n	80022fa <HAL_RCC_OscConfig+0x3ba>
 80022ea:	1d3b      	adds	r3, r7, #4
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d002      	beq.n	80022fa <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 80022f4:	2301      	movs	r3, #1
 80022f6:	f000 bd31 	b.w	8002d5c <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022fa:	4ba0      	ldr	r3, [pc, #640]	; (800257c <HAL_RCC_OscConfig+0x63c>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002302:	1d3b      	adds	r3, r7, #4
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	691b      	ldr	r3, [r3, #16]
 8002308:	21f8      	movs	r1, #248	; 0xf8
 800230a:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800230e:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8002312:	fa91 f1a1 	rbit	r1, r1
 8002316:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 800231a:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800231e:	fab1 f181 	clz	r1, r1
 8002322:	b2c9      	uxtb	r1, r1
 8002324:	408b      	lsls	r3, r1
 8002326:	4995      	ldr	r1, [pc, #596]	; (800257c <HAL_RCC_OscConfig+0x63c>)
 8002328:	4313      	orrs	r3, r2
 800232a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800232c:	e0f5      	b.n	800251a <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800232e:	1d3b      	adds	r3, r7, #4
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	2b00      	cmp	r3, #0
 8002336:	f000 8085 	beq.w	8002444 <HAL_RCC_OscConfig+0x504>
 800233a:	2301      	movs	r3, #1
 800233c:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002340:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002344:	fa93 f3a3 	rbit	r3, r3
 8002348:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 800234c:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002350:	fab3 f383 	clz	r3, r3
 8002354:	b2db      	uxtb	r3, r3
 8002356:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800235a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800235e:	009b      	lsls	r3, r3, #2
 8002360:	461a      	mov	r2, r3
 8002362:	2301      	movs	r3, #1
 8002364:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002366:	f7fe fb73 	bl	8000a50 <HAL_GetTick>
 800236a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800236e:	e00a      	b.n	8002386 <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002370:	f7fe fb6e 	bl	8000a50 <HAL_GetTick>
 8002374:	4602      	mov	r2, r0
 8002376:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800237a:	1ad3      	subs	r3, r2, r3
 800237c:	2b02      	cmp	r3, #2
 800237e:	d902      	bls.n	8002386 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8002380:	2303      	movs	r3, #3
 8002382:	f000 bceb 	b.w	8002d5c <HAL_RCC_OscConfig+0xe1c>
 8002386:	2302      	movs	r3, #2
 8002388:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800238c:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8002390:	fa93 f3a3 	rbit	r3, r3
 8002394:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8002398:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800239c:	fab3 f383 	clz	r3, r3
 80023a0:	b2db      	uxtb	r3, r3
 80023a2:	095b      	lsrs	r3, r3, #5
 80023a4:	b2db      	uxtb	r3, r3
 80023a6:	f043 0301 	orr.w	r3, r3, #1
 80023aa:	b2db      	uxtb	r3, r3
 80023ac:	2b01      	cmp	r3, #1
 80023ae:	d102      	bne.n	80023b6 <HAL_RCC_OscConfig+0x476>
 80023b0:	4b72      	ldr	r3, [pc, #456]	; (800257c <HAL_RCC_OscConfig+0x63c>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	e013      	b.n	80023de <HAL_RCC_OscConfig+0x49e>
 80023b6:	2302      	movs	r3, #2
 80023b8:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023bc:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80023c0:	fa93 f3a3 	rbit	r3, r3
 80023c4:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80023c8:	2302      	movs	r3, #2
 80023ca:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80023ce:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80023d2:	fa93 f3a3 	rbit	r3, r3
 80023d6:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80023da:	4b68      	ldr	r3, [pc, #416]	; (800257c <HAL_RCC_OscConfig+0x63c>)
 80023dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023de:	2202      	movs	r2, #2
 80023e0:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80023e4:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80023e8:	fa92 f2a2 	rbit	r2, r2
 80023ec:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 80023f0:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80023f4:	fab2 f282 	clz	r2, r2
 80023f8:	b2d2      	uxtb	r2, r2
 80023fa:	f042 0220 	orr.w	r2, r2, #32
 80023fe:	b2d2      	uxtb	r2, r2
 8002400:	f002 021f 	and.w	r2, r2, #31
 8002404:	2101      	movs	r1, #1
 8002406:	fa01 f202 	lsl.w	r2, r1, r2
 800240a:	4013      	ands	r3, r2
 800240c:	2b00      	cmp	r3, #0
 800240e:	d0af      	beq.n	8002370 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002410:	4b5a      	ldr	r3, [pc, #360]	; (800257c <HAL_RCC_OscConfig+0x63c>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002418:	1d3b      	adds	r3, r7, #4
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	691b      	ldr	r3, [r3, #16]
 800241e:	21f8      	movs	r1, #248	; 0xf8
 8002420:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002424:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8002428:	fa91 f1a1 	rbit	r1, r1
 800242c:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8002430:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002434:	fab1 f181 	clz	r1, r1
 8002438:	b2c9      	uxtb	r1, r1
 800243a:	408b      	lsls	r3, r1
 800243c:	494f      	ldr	r1, [pc, #316]	; (800257c <HAL_RCC_OscConfig+0x63c>)
 800243e:	4313      	orrs	r3, r2
 8002440:	600b      	str	r3, [r1, #0]
 8002442:	e06a      	b.n	800251a <HAL_RCC_OscConfig+0x5da>
 8002444:	2301      	movs	r3, #1
 8002446:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800244a:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800244e:	fa93 f3a3 	rbit	r3, r3
 8002452:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8002456:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800245a:	fab3 f383 	clz	r3, r3
 800245e:	b2db      	uxtb	r3, r3
 8002460:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002464:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002468:	009b      	lsls	r3, r3, #2
 800246a:	461a      	mov	r2, r3
 800246c:	2300      	movs	r3, #0
 800246e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002470:	f7fe faee 	bl	8000a50 <HAL_GetTick>
 8002474:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002478:	e00a      	b.n	8002490 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800247a:	f7fe fae9 	bl	8000a50 <HAL_GetTick>
 800247e:	4602      	mov	r2, r0
 8002480:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002484:	1ad3      	subs	r3, r2, r3
 8002486:	2b02      	cmp	r3, #2
 8002488:	d902      	bls.n	8002490 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 800248a:	2303      	movs	r3, #3
 800248c:	f000 bc66 	b.w	8002d5c <HAL_RCC_OscConfig+0xe1c>
 8002490:	2302      	movs	r3, #2
 8002492:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002496:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800249a:	fa93 f3a3 	rbit	r3, r3
 800249e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 80024a2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024a6:	fab3 f383 	clz	r3, r3
 80024aa:	b2db      	uxtb	r3, r3
 80024ac:	095b      	lsrs	r3, r3, #5
 80024ae:	b2db      	uxtb	r3, r3
 80024b0:	f043 0301 	orr.w	r3, r3, #1
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	2b01      	cmp	r3, #1
 80024b8:	d102      	bne.n	80024c0 <HAL_RCC_OscConfig+0x580>
 80024ba:	4b30      	ldr	r3, [pc, #192]	; (800257c <HAL_RCC_OscConfig+0x63c>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	e013      	b.n	80024e8 <HAL_RCC_OscConfig+0x5a8>
 80024c0:	2302      	movs	r3, #2
 80024c2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024c6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80024ca:	fa93 f3a3 	rbit	r3, r3
 80024ce:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80024d2:	2302      	movs	r3, #2
 80024d4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80024d8:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80024dc:	fa93 f3a3 	rbit	r3, r3
 80024e0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80024e4:	4b25      	ldr	r3, [pc, #148]	; (800257c <HAL_RCC_OscConfig+0x63c>)
 80024e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024e8:	2202      	movs	r2, #2
 80024ea:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80024ee:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80024f2:	fa92 f2a2 	rbit	r2, r2
 80024f6:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 80024fa:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80024fe:	fab2 f282 	clz	r2, r2
 8002502:	b2d2      	uxtb	r2, r2
 8002504:	f042 0220 	orr.w	r2, r2, #32
 8002508:	b2d2      	uxtb	r2, r2
 800250a:	f002 021f 	and.w	r2, r2, #31
 800250e:	2101      	movs	r1, #1
 8002510:	fa01 f202 	lsl.w	r2, r1, r2
 8002514:	4013      	ands	r3, r2
 8002516:	2b00      	cmp	r3, #0
 8002518:	d1af      	bne.n	800247a <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800251a:	1d3b      	adds	r3, r7, #4
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f003 0308 	and.w	r3, r3, #8
 8002524:	2b00      	cmp	r3, #0
 8002526:	f000 80da 	beq.w	80026de <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800252a:	1d3b      	adds	r3, r7, #4
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	695b      	ldr	r3, [r3, #20]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d069      	beq.n	8002608 <HAL_RCC_OscConfig+0x6c8>
 8002534:	2301      	movs	r3, #1
 8002536:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800253a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800253e:	fa93 f3a3 	rbit	r3, r3
 8002542:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8002546:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800254a:	fab3 f383 	clz	r3, r3
 800254e:	b2db      	uxtb	r3, r3
 8002550:	461a      	mov	r2, r3
 8002552:	4b0b      	ldr	r3, [pc, #44]	; (8002580 <HAL_RCC_OscConfig+0x640>)
 8002554:	4413      	add	r3, r2
 8002556:	009b      	lsls	r3, r3, #2
 8002558:	461a      	mov	r2, r3
 800255a:	2301      	movs	r3, #1
 800255c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800255e:	f7fe fa77 	bl	8000a50 <HAL_GetTick>
 8002562:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002566:	e00d      	b.n	8002584 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002568:	f7fe fa72 	bl	8000a50 <HAL_GetTick>
 800256c:	4602      	mov	r2, r0
 800256e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002572:	1ad3      	subs	r3, r2, r3
 8002574:	2b02      	cmp	r3, #2
 8002576:	d905      	bls.n	8002584 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8002578:	2303      	movs	r3, #3
 800257a:	e3ef      	b.n	8002d5c <HAL_RCC_OscConfig+0xe1c>
 800257c:	40021000 	.word	0x40021000
 8002580:	10908120 	.word	0x10908120
 8002584:	2302      	movs	r3, #2
 8002586:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800258a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800258e:	fa93 f2a3 	rbit	r2, r3
 8002592:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8002596:	601a      	str	r2, [r3, #0]
 8002598:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800259c:	2202      	movs	r2, #2
 800259e:	601a      	str	r2, [r3, #0]
 80025a0:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	fa93 f2a3 	rbit	r2, r3
 80025aa:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80025ae:	601a      	str	r2, [r3, #0]
 80025b0:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80025b4:	2202      	movs	r2, #2
 80025b6:	601a      	str	r2, [r3, #0]
 80025b8:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	fa93 f2a3 	rbit	r2, r3
 80025c2:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80025c6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025c8:	4ba4      	ldr	r3, [pc, #656]	; (800285c <HAL_RCC_OscConfig+0x91c>)
 80025ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80025cc:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80025d0:	2102      	movs	r1, #2
 80025d2:	6019      	str	r1, [r3, #0]
 80025d4:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	fa93 f1a3 	rbit	r1, r3
 80025de:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80025e2:	6019      	str	r1, [r3, #0]
  return result;
 80025e4:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	fab3 f383 	clz	r3, r3
 80025ee:	b2db      	uxtb	r3, r3
 80025f0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	f003 031f 	and.w	r3, r3, #31
 80025fa:	2101      	movs	r1, #1
 80025fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002600:	4013      	ands	r3, r2
 8002602:	2b00      	cmp	r3, #0
 8002604:	d0b0      	beq.n	8002568 <HAL_RCC_OscConfig+0x628>
 8002606:	e06a      	b.n	80026de <HAL_RCC_OscConfig+0x79e>
 8002608:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800260c:	2201      	movs	r2, #1
 800260e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002610:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	fa93 f2a3 	rbit	r2, r3
 800261a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800261e:	601a      	str	r2, [r3, #0]
  return result;
 8002620:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002624:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002626:	fab3 f383 	clz	r3, r3
 800262a:	b2db      	uxtb	r3, r3
 800262c:	461a      	mov	r2, r3
 800262e:	4b8c      	ldr	r3, [pc, #560]	; (8002860 <HAL_RCC_OscConfig+0x920>)
 8002630:	4413      	add	r3, r2
 8002632:	009b      	lsls	r3, r3, #2
 8002634:	461a      	mov	r2, r3
 8002636:	2300      	movs	r3, #0
 8002638:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800263a:	f7fe fa09 	bl	8000a50 <HAL_GetTick>
 800263e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002642:	e009      	b.n	8002658 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002644:	f7fe fa04 	bl	8000a50 <HAL_GetTick>
 8002648:	4602      	mov	r2, r0
 800264a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800264e:	1ad3      	subs	r3, r2, r3
 8002650:	2b02      	cmp	r3, #2
 8002652:	d901      	bls.n	8002658 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8002654:	2303      	movs	r3, #3
 8002656:	e381      	b.n	8002d5c <HAL_RCC_OscConfig+0xe1c>
 8002658:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800265c:	2202      	movs	r2, #2
 800265e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002660:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	fa93 f2a3 	rbit	r2, r3
 800266a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800266e:	601a      	str	r2, [r3, #0]
 8002670:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002674:	2202      	movs	r2, #2
 8002676:	601a      	str	r2, [r3, #0]
 8002678:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	fa93 f2a3 	rbit	r2, r3
 8002682:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002686:	601a      	str	r2, [r3, #0]
 8002688:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800268c:	2202      	movs	r2, #2
 800268e:	601a      	str	r2, [r3, #0]
 8002690:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	fa93 f2a3 	rbit	r2, r3
 800269a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800269e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026a0:	4b6e      	ldr	r3, [pc, #440]	; (800285c <HAL_RCC_OscConfig+0x91c>)
 80026a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80026a4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80026a8:	2102      	movs	r1, #2
 80026aa:	6019      	str	r1, [r3, #0]
 80026ac:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	fa93 f1a3 	rbit	r1, r3
 80026b6:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80026ba:	6019      	str	r1, [r3, #0]
  return result;
 80026bc:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	fab3 f383 	clz	r3, r3
 80026c6:	b2db      	uxtb	r3, r3
 80026c8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	f003 031f 	and.w	r3, r3, #31
 80026d2:	2101      	movs	r1, #1
 80026d4:	fa01 f303 	lsl.w	r3, r1, r3
 80026d8:	4013      	ands	r3, r2
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d1b2      	bne.n	8002644 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026de:	1d3b      	adds	r3, r7, #4
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f003 0304 	and.w	r3, r3, #4
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	f000 8157 	beq.w	800299c <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026ee:	2300      	movs	r3, #0
 80026f0:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026f4:	4b59      	ldr	r3, [pc, #356]	; (800285c <HAL_RCC_OscConfig+0x91c>)
 80026f6:	69db      	ldr	r3, [r3, #28]
 80026f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d112      	bne.n	8002726 <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002700:	4b56      	ldr	r3, [pc, #344]	; (800285c <HAL_RCC_OscConfig+0x91c>)
 8002702:	69db      	ldr	r3, [r3, #28]
 8002704:	4a55      	ldr	r2, [pc, #340]	; (800285c <HAL_RCC_OscConfig+0x91c>)
 8002706:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800270a:	61d3      	str	r3, [r2, #28]
 800270c:	4b53      	ldr	r3, [pc, #332]	; (800285c <HAL_RCC_OscConfig+0x91c>)
 800270e:	69db      	ldr	r3, [r3, #28]
 8002710:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002714:	f107 030c 	add.w	r3, r7, #12
 8002718:	601a      	str	r2, [r3, #0]
 800271a:	f107 030c 	add.w	r3, r7, #12
 800271e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002720:	2301      	movs	r3, #1
 8002722:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002726:	4b4f      	ldr	r3, [pc, #316]	; (8002864 <HAL_RCC_OscConfig+0x924>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800272e:	2b00      	cmp	r3, #0
 8002730:	d11a      	bne.n	8002768 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002732:	4b4c      	ldr	r3, [pc, #304]	; (8002864 <HAL_RCC_OscConfig+0x924>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a4b      	ldr	r2, [pc, #300]	; (8002864 <HAL_RCC_OscConfig+0x924>)
 8002738:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800273c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800273e:	f7fe f987 	bl	8000a50 <HAL_GetTick>
 8002742:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002746:	e009      	b.n	800275c <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002748:	f7fe f982 	bl	8000a50 <HAL_GetTick>
 800274c:	4602      	mov	r2, r0
 800274e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002752:	1ad3      	subs	r3, r2, r3
 8002754:	2b64      	cmp	r3, #100	; 0x64
 8002756:	d901      	bls.n	800275c <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 8002758:	2303      	movs	r3, #3
 800275a:	e2ff      	b.n	8002d5c <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800275c:	4b41      	ldr	r3, [pc, #260]	; (8002864 <HAL_RCC_OscConfig+0x924>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002764:	2b00      	cmp	r3, #0
 8002766:	d0ef      	beq.n	8002748 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002768:	1d3b      	adds	r3, r7, #4
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	2b01      	cmp	r3, #1
 8002770:	d106      	bne.n	8002780 <HAL_RCC_OscConfig+0x840>
 8002772:	4b3a      	ldr	r3, [pc, #232]	; (800285c <HAL_RCC_OscConfig+0x91c>)
 8002774:	6a1b      	ldr	r3, [r3, #32]
 8002776:	4a39      	ldr	r2, [pc, #228]	; (800285c <HAL_RCC_OscConfig+0x91c>)
 8002778:	f043 0301 	orr.w	r3, r3, #1
 800277c:	6213      	str	r3, [r2, #32]
 800277e:	e02f      	b.n	80027e0 <HAL_RCC_OscConfig+0x8a0>
 8002780:	1d3b      	adds	r3, r7, #4
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d10c      	bne.n	80027a4 <HAL_RCC_OscConfig+0x864>
 800278a:	4b34      	ldr	r3, [pc, #208]	; (800285c <HAL_RCC_OscConfig+0x91c>)
 800278c:	6a1b      	ldr	r3, [r3, #32]
 800278e:	4a33      	ldr	r2, [pc, #204]	; (800285c <HAL_RCC_OscConfig+0x91c>)
 8002790:	f023 0301 	bic.w	r3, r3, #1
 8002794:	6213      	str	r3, [r2, #32]
 8002796:	4b31      	ldr	r3, [pc, #196]	; (800285c <HAL_RCC_OscConfig+0x91c>)
 8002798:	6a1b      	ldr	r3, [r3, #32]
 800279a:	4a30      	ldr	r2, [pc, #192]	; (800285c <HAL_RCC_OscConfig+0x91c>)
 800279c:	f023 0304 	bic.w	r3, r3, #4
 80027a0:	6213      	str	r3, [r2, #32]
 80027a2:	e01d      	b.n	80027e0 <HAL_RCC_OscConfig+0x8a0>
 80027a4:	1d3b      	adds	r3, r7, #4
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	2b05      	cmp	r3, #5
 80027ac:	d10c      	bne.n	80027c8 <HAL_RCC_OscConfig+0x888>
 80027ae:	4b2b      	ldr	r3, [pc, #172]	; (800285c <HAL_RCC_OscConfig+0x91c>)
 80027b0:	6a1b      	ldr	r3, [r3, #32]
 80027b2:	4a2a      	ldr	r2, [pc, #168]	; (800285c <HAL_RCC_OscConfig+0x91c>)
 80027b4:	f043 0304 	orr.w	r3, r3, #4
 80027b8:	6213      	str	r3, [r2, #32]
 80027ba:	4b28      	ldr	r3, [pc, #160]	; (800285c <HAL_RCC_OscConfig+0x91c>)
 80027bc:	6a1b      	ldr	r3, [r3, #32]
 80027be:	4a27      	ldr	r2, [pc, #156]	; (800285c <HAL_RCC_OscConfig+0x91c>)
 80027c0:	f043 0301 	orr.w	r3, r3, #1
 80027c4:	6213      	str	r3, [r2, #32]
 80027c6:	e00b      	b.n	80027e0 <HAL_RCC_OscConfig+0x8a0>
 80027c8:	4b24      	ldr	r3, [pc, #144]	; (800285c <HAL_RCC_OscConfig+0x91c>)
 80027ca:	6a1b      	ldr	r3, [r3, #32]
 80027cc:	4a23      	ldr	r2, [pc, #140]	; (800285c <HAL_RCC_OscConfig+0x91c>)
 80027ce:	f023 0301 	bic.w	r3, r3, #1
 80027d2:	6213      	str	r3, [r2, #32]
 80027d4:	4b21      	ldr	r3, [pc, #132]	; (800285c <HAL_RCC_OscConfig+0x91c>)
 80027d6:	6a1b      	ldr	r3, [r3, #32]
 80027d8:	4a20      	ldr	r2, [pc, #128]	; (800285c <HAL_RCC_OscConfig+0x91c>)
 80027da:	f023 0304 	bic.w	r3, r3, #4
 80027de:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027e0:	1d3b      	adds	r3, r7, #4
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	689b      	ldr	r3, [r3, #8]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d06a      	beq.n	80028c0 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027ea:	f7fe f931 	bl	8000a50 <HAL_GetTick>
 80027ee:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027f2:	e00b      	b.n	800280c <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027f4:	f7fe f92c 	bl	8000a50 <HAL_GetTick>
 80027f8:	4602      	mov	r2, r0
 80027fa:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80027fe:	1ad3      	subs	r3, r2, r3
 8002800:	f241 3288 	movw	r2, #5000	; 0x1388
 8002804:	4293      	cmp	r3, r2
 8002806:	d901      	bls.n	800280c <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8002808:	2303      	movs	r3, #3
 800280a:	e2a7      	b.n	8002d5c <HAL_RCC_OscConfig+0xe1c>
 800280c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002810:	2202      	movs	r2, #2
 8002812:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002814:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	fa93 f2a3 	rbit	r2, r3
 800281e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002822:	601a      	str	r2, [r3, #0]
 8002824:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002828:	2202      	movs	r2, #2
 800282a:	601a      	str	r2, [r3, #0]
 800282c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	fa93 f2a3 	rbit	r2, r3
 8002836:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800283a:	601a      	str	r2, [r3, #0]
  return result;
 800283c:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002840:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002842:	fab3 f383 	clz	r3, r3
 8002846:	b2db      	uxtb	r3, r3
 8002848:	095b      	lsrs	r3, r3, #5
 800284a:	b2db      	uxtb	r3, r3
 800284c:	f043 0302 	orr.w	r3, r3, #2
 8002850:	b2db      	uxtb	r3, r3
 8002852:	2b02      	cmp	r3, #2
 8002854:	d108      	bne.n	8002868 <HAL_RCC_OscConfig+0x928>
 8002856:	4b01      	ldr	r3, [pc, #4]	; (800285c <HAL_RCC_OscConfig+0x91c>)
 8002858:	6a1b      	ldr	r3, [r3, #32]
 800285a:	e013      	b.n	8002884 <HAL_RCC_OscConfig+0x944>
 800285c:	40021000 	.word	0x40021000
 8002860:	10908120 	.word	0x10908120
 8002864:	40007000 	.word	0x40007000
 8002868:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800286c:	2202      	movs	r2, #2
 800286e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002870:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	fa93 f2a3 	rbit	r2, r3
 800287a:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800287e:	601a      	str	r2, [r3, #0]
 8002880:	4bc0      	ldr	r3, [pc, #768]	; (8002b84 <HAL_RCC_OscConfig+0xc44>)
 8002882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002884:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8002888:	2102      	movs	r1, #2
 800288a:	6011      	str	r1, [r2, #0]
 800288c:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8002890:	6812      	ldr	r2, [r2, #0]
 8002892:	fa92 f1a2 	rbit	r1, r2
 8002896:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800289a:	6011      	str	r1, [r2, #0]
  return result;
 800289c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80028a0:	6812      	ldr	r2, [r2, #0]
 80028a2:	fab2 f282 	clz	r2, r2
 80028a6:	b2d2      	uxtb	r2, r2
 80028a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80028ac:	b2d2      	uxtb	r2, r2
 80028ae:	f002 021f 	and.w	r2, r2, #31
 80028b2:	2101      	movs	r1, #1
 80028b4:	fa01 f202 	lsl.w	r2, r1, r2
 80028b8:	4013      	ands	r3, r2
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d09a      	beq.n	80027f4 <HAL_RCC_OscConfig+0x8b4>
 80028be:	e063      	b.n	8002988 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028c0:	f7fe f8c6 	bl	8000a50 <HAL_GetTick>
 80028c4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028c8:	e00b      	b.n	80028e2 <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028ca:	f7fe f8c1 	bl	8000a50 <HAL_GetTick>
 80028ce:	4602      	mov	r2, r0
 80028d0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80028da:	4293      	cmp	r3, r2
 80028dc:	d901      	bls.n	80028e2 <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 80028de:	2303      	movs	r3, #3
 80028e0:	e23c      	b.n	8002d5c <HAL_RCC_OscConfig+0xe1c>
 80028e2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80028e6:	2202      	movs	r2, #2
 80028e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ea:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	fa93 f2a3 	rbit	r2, r3
 80028f4:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80028f8:	601a      	str	r2, [r3, #0]
 80028fa:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80028fe:	2202      	movs	r2, #2
 8002900:	601a      	str	r2, [r3, #0]
 8002902:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	fa93 f2a3 	rbit	r2, r3
 800290c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002910:	601a      	str	r2, [r3, #0]
  return result;
 8002912:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002916:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002918:	fab3 f383 	clz	r3, r3
 800291c:	b2db      	uxtb	r3, r3
 800291e:	095b      	lsrs	r3, r3, #5
 8002920:	b2db      	uxtb	r3, r3
 8002922:	f043 0302 	orr.w	r3, r3, #2
 8002926:	b2db      	uxtb	r3, r3
 8002928:	2b02      	cmp	r3, #2
 800292a:	d102      	bne.n	8002932 <HAL_RCC_OscConfig+0x9f2>
 800292c:	4b95      	ldr	r3, [pc, #596]	; (8002b84 <HAL_RCC_OscConfig+0xc44>)
 800292e:	6a1b      	ldr	r3, [r3, #32]
 8002930:	e00d      	b.n	800294e <HAL_RCC_OscConfig+0xa0e>
 8002932:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002936:	2202      	movs	r2, #2
 8002938:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800293a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	fa93 f2a3 	rbit	r2, r3
 8002944:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002948:	601a      	str	r2, [r3, #0]
 800294a:	4b8e      	ldr	r3, [pc, #568]	; (8002b84 <HAL_RCC_OscConfig+0xc44>)
 800294c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800294e:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8002952:	2102      	movs	r1, #2
 8002954:	6011      	str	r1, [r2, #0]
 8002956:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800295a:	6812      	ldr	r2, [r2, #0]
 800295c:	fa92 f1a2 	rbit	r1, r2
 8002960:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002964:	6011      	str	r1, [r2, #0]
  return result;
 8002966:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800296a:	6812      	ldr	r2, [r2, #0]
 800296c:	fab2 f282 	clz	r2, r2
 8002970:	b2d2      	uxtb	r2, r2
 8002972:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002976:	b2d2      	uxtb	r2, r2
 8002978:	f002 021f 	and.w	r2, r2, #31
 800297c:	2101      	movs	r1, #1
 800297e:	fa01 f202 	lsl.w	r2, r1, r2
 8002982:	4013      	ands	r3, r2
 8002984:	2b00      	cmp	r3, #0
 8002986:	d1a0      	bne.n	80028ca <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002988:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 800298c:	2b01      	cmp	r3, #1
 800298e:	d105      	bne.n	800299c <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002990:	4b7c      	ldr	r3, [pc, #496]	; (8002b84 <HAL_RCC_OscConfig+0xc44>)
 8002992:	69db      	ldr	r3, [r3, #28]
 8002994:	4a7b      	ldr	r2, [pc, #492]	; (8002b84 <HAL_RCC_OscConfig+0xc44>)
 8002996:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800299a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800299c:	1d3b      	adds	r3, r7, #4
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	699b      	ldr	r3, [r3, #24]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	f000 81d9 	beq.w	8002d5a <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029a8:	4b76      	ldr	r3, [pc, #472]	; (8002b84 <HAL_RCC_OscConfig+0xc44>)
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	f003 030c 	and.w	r3, r3, #12
 80029b0:	2b08      	cmp	r3, #8
 80029b2:	f000 81a6 	beq.w	8002d02 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029b6:	1d3b      	adds	r3, r7, #4
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	699b      	ldr	r3, [r3, #24]
 80029bc:	2b02      	cmp	r3, #2
 80029be:	f040 811e 	bne.w	8002bfe <HAL_RCC_OscConfig+0xcbe>
 80029c2:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80029c6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80029ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029cc:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	fa93 f2a3 	rbit	r2, r3
 80029d6:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80029da:	601a      	str	r2, [r3, #0]
  return result;
 80029dc:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80029e0:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029e2:	fab3 f383 	clz	r3, r3
 80029e6:	b2db      	uxtb	r3, r3
 80029e8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80029ec:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80029f0:	009b      	lsls	r3, r3, #2
 80029f2:	461a      	mov	r2, r3
 80029f4:	2300      	movs	r3, #0
 80029f6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029f8:	f7fe f82a 	bl	8000a50 <HAL_GetTick>
 80029fc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a00:	e009      	b.n	8002a16 <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a02:	f7fe f825 	bl	8000a50 <HAL_GetTick>
 8002a06:	4602      	mov	r2, r0
 8002a08:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	2b02      	cmp	r3, #2
 8002a10:	d901      	bls.n	8002a16 <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 8002a12:	2303      	movs	r3, #3
 8002a14:	e1a2      	b.n	8002d5c <HAL_RCC_OscConfig+0xe1c>
 8002a16:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002a1a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002a1e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a20:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	fa93 f2a3 	rbit	r2, r3
 8002a2a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002a2e:	601a      	str	r2, [r3, #0]
  return result;
 8002a30:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002a34:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a36:	fab3 f383 	clz	r3, r3
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	095b      	lsrs	r3, r3, #5
 8002a3e:	b2db      	uxtb	r3, r3
 8002a40:	f043 0301 	orr.w	r3, r3, #1
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d102      	bne.n	8002a50 <HAL_RCC_OscConfig+0xb10>
 8002a4a:	4b4e      	ldr	r3, [pc, #312]	; (8002b84 <HAL_RCC_OscConfig+0xc44>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	e01b      	b.n	8002a88 <HAL_RCC_OscConfig+0xb48>
 8002a50:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002a54:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002a58:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a5a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	fa93 f2a3 	rbit	r2, r3
 8002a64:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002a68:	601a      	str	r2, [r3, #0]
 8002a6a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002a6e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002a72:	601a      	str	r2, [r3, #0]
 8002a74:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	fa93 f2a3 	rbit	r2, r3
 8002a7e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002a82:	601a      	str	r2, [r3, #0]
 8002a84:	4b3f      	ldr	r3, [pc, #252]	; (8002b84 <HAL_RCC_OscConfig+0xc44>)
 8002a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a88:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8002a8c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002a90:	6011      	str	r1, [r2, #0]
 8002a92:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8002a96:	6812      	ldr	r2, [r2, #0]
 8002a98:	fa92 f1a2 	rbit	r1, r2
 8002a9c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002aa0:	6011      	str	r1, [r2, #0]
  return result;
 8002aa2:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002aa6:	6812      	ldr	r2, [r2, #0]
 8002aa8:	fab2 f282 	clz	r2, r2
 8002aac:	b2d2      	uxtb	r2, r2
 8002aae:	f042 0220 	orr.w	r2, r2, #32
 8002ab2:	b2d2      	uxtb	r2, r2
 8002ab4:	f002 021f 	and.w	r2, r2, #31
 8002ab8:	2101      	movs	r1, #1
 8002aba:	fa01 f202 	lsl.w	r2, r1, r2
 8002abe:	4013      	ands	r3, r2
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d19e      	bne.n	8002a02 <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ac4:	4b2f      	ldr	r3, [pc, #188]	; (8002b84 <HAL_RCC_OscConfig+0xc44>)
 8002ac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ac8:	f023 020f 	bic.w	r2, r3, #15
 8002acc:	1d3b      	adds	r3, r7, #4
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ad2:	492c      	ldr	r1, [pc, #176]	; (8002b84 <HAL_RCC_OscConfig+0xc44>)
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	62cb      	str	r3, [r1, #44]	; 0x2c
 8002ad8:	4b2a      	ldr	r3, [pc, #168]	; (8002b84 <HAL_RCC_OscConfig+0xc44>)
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8002ae0:	1d3b      	adds	r3, r7, #4
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	6a19      	ldr	r1, [r3, #32]
 8002ae6:	1d3b      	adds	r3, r7, #4
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	69db      	ldr	r3, [r3, #28]
 8002aec:	430b      	orrs	r3, r1
 8002aee:	4925      	ldr	r1, [pc, #148]	; (8002b84 <HAL_RCC_OscConfig+0xc44>)
 8002af0:	4313      	orrs	r3, r2
 8002af2:	604b      	str	r3, [r1, #4]
 8002af4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002af8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002afc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002afe:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	fa93 f2a3 	rbit	r2, r3
 8002b08:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002b0c:	601a      	str	r2, [r3, #0]
  return result;
 8002b0e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002b12:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b14:	fab3 f383 	clz	r3, r3
 8002b18:	b2db      	uxtb	r3, r3
 8002b1a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002b1e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002b22:	009b      	lsls	r3, r3, #2
 8002b24:	461a      	mov	r2, r3
 8002b26:	2301      	movs	r3, #1
 8002b28:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b2a:	f7fd ff91 	bl	8000a50 <HAL_GetTick>
 8002b2e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b32:	e009      	b.n	8002b48 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b34:	f7fd ff8c 	bl	8000a50 <HAL_GetTick>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002b3e:	1ad3      	subs	r3, r2, r3
 8002b40:	2b02      	cmp	r3, #2
 8002b42:	d901      	bls.n	8002b48 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8002b44:	2303      	movs	r3, #3
 8002b46:	e109      	b.n	8002d5c <HAL_RCC_OscConfig+0xe1c>
 8002b48:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002b4c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002b50:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b52:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	fa93 f2a3 	rbit	r2, r3
 8002b5c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002b60:	601a      	str	r2, [r3, #0]
  return result;
 8002b62:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002b66:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b68:	fab3 f383 	clz	r3, r3
 8002b6c:	b2db      	uxtb	r3, r3
 8002b6e:	095b      	lsrs	r3, r3, #5
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	f043 0301 	orr.w	r3, r3, #1
 8002b76:	b2db      	uxtb	r3, r3
 8002b78:	2b01      	cmp	r3, #1
 8002b7a:	d105      	bne.n	8002b88 <HAL_RCC_OscConfig+0xc48>
 8002b7c:	4b01      	ldr	r3, [pc, #4]	; (8002b84 <HAL_RCC_OscConfig+0xc44>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	e01e      	b.n	8002bc0 <HAL_RCC_OscConfig+0xc80>
 8002b82:	bf00      	nop
 8002b84:	40021000 	.word	0x40021000
 8002b88:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002b8c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002b90:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b92:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	fa93 f2a3 	rbit	r2, r3
 8002b9c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002ba0:	601a      	str	r2, [r3, #0]
 8002ba2:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002ba6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002baa:	601a      	str	r2, [r3, #0]
 8002bac:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	fa93 f2a3 	rbit	r2, r3
 8002bb6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002bba:	601a      	str	r2, [r3, #0]
 8002bbc:	4b6a      	ldr	r3, [pc, #424]	; (8002d68 <HAL_RCC_OscConfig+0xe28>)
 8002bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bc0:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002bc4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002bc8:	6011      	str	r1, [r2, #0]
 8002bca:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002bce:	6812      	ldr	r2, [r2, #0]
 8002bd0:	fa92 f1a2 	rbit	r1, r2
 8002bd4:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002bd8:	6011      	str	r1, [r2, #0]
  return result;
 8002bda:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002bde:	6812      	ldr	r2, [r2, #0]
 8002be0:	fab2 f282 	clz	r2, r2
 8002be4:	b2d2      	uxtb	r2, r2
 8002be6:	f042 0220 	orr.w	r2, r2, #32
 8002bea:	b2d2      	uxtb	r2, r2
 8002bec:	f002 021f 	and.w	r2, r2, #31
 8002bf0:	2101      	movs	r1, #1
 8002bf2:	fa01 f202 	lsl.w	r2, r1, r2
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d09b      	beq.n	8002b34 <HAL_RCC_OscConfig+0xbf4>
 8002bfc:	e0ad      	b.n	8002d5a <HAL_RCC_OscConfig+0xe1a>
 8002bfe:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002c02:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002c06:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c08:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	fa93 f2a3 	rbit	r2, r3
 8002c12:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002c16:	601a      	str	r2, [r3, #0]
  return result;
 8002c18:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002c1c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c1e:	fab3 f383 	clz	r3, r3
 8002c22:	b2db      	uxtb	r3, r3
 8002c24:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002c28:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002c2c:	009b      	lsls	r3, r3, #2
 8002c2e:	461a      	mov	r2, r3
 8002c30:	2300      	movs	r3, #0
 8002c32:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c34:	f7fd ff0c 	bl	8000a50 <HAL_GetTick>
 8002c38:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c3c:	e009      	b.n	8002c52 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c3e:	f7fd ff07 	bl	8000a50 <HAL_GetTick>
 8002c42:	4602      	mov	r2, r0
 8002c44:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002c48:	1ad3      	subs	r3, r2, r3
 8002c4a:	2b02      	cmp	r3, #2
 8002c4c:	d901      	bls.n	8002c52 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e084      	b.n	8002d5c <HAL_RCC_OscConfig+0xe1c>
 8002c52:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002c56:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002c5a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c5c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	fa93 f2a3 	rbit	r2, r3
 8002c66:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002c6a:	601a      	str	r2, [r3, #0]
  return result;
 8002c6c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002c70:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c72:	fab3 f383 	clz	r3, r3
 8002c76:	b2db      	uxtb	r3, r3
 8002c78:	095b      	lsrs	r3, r3, #5
 8002c7a:	b2db      	uxtb	r3, r3
 8002c7c:	f043 0301 	orr.w	r3, r3, #1
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	2b01      	cmp	r3, #1
 8002c84:	d102      	bne.n	8002c8c <HAL_RCC_OscConfig+0xd4c>
 8002c86:	4b38      	ldr	r3, [pc, #224]	; (8002d68 <HAL_RCC_OscConfig+0xe28>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	e01b      	b.n	8002cc4 <HAL_RCC_OscConfig+0xd84>
 8002c8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c90:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002c94:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c96:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	fa93 f2a3 	rbit	r2, r3
 8002ca0:	f107 0320 	add.w	r3, r7, #32
 8002ca4:	601a      	str	r2, [r3, #0]
 8002ca6:	f107 031c 	add.w	r3, r7, #28
 8002caa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002cae:	601a      	str	r2, [r3, #0]
 8002cb0:	f107 031c 	add.w	r3, r7, #28
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	fa93 f2a3 	rbit	r2, r3
 8002cba:	f107 0318 	add.w	r3, r7, #24
 8002cbe:	601a      	str	r2, [r3, #0]
 8002cc0:	4b29      	ldr	r3, [pc, #164]	; (8002d68 <HAL_RCC_OscConfig+0xe28>)
 8002cc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cc4:	f107 0214 	add.w	r2, r7, #20
 8002cc8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002ccc:	6011      	str	r1, [r2, #0]
 8002cce:	f107 0214 	add.w	r2, r7, #20
 8002cd2:	6812      	ldr	r2, [r2, #0]
 8002cd4:	fa92 f1a2 	rbit	r1, r2
 8002cd8:	f107 0210 	add.w	r2, r7, #16
 8002cdc:	6011      	str	r1, [r2, #0]
  return result;
 8002cde:	f107 0210 	add.w	r2, r7, #16
 8002ce2:	6812      	ldr	r2, [r2, #0]
 8002ce4:	fab2 f282 	clz	r2, r2
 8002ce8:	b2d2      	uxtb	r2, r2
 8002cea:	f042 0220 	orr.w	r2, r2, #32
 8002cee:	b2d2      	uxtb	r2, r2
 8002cf0:	f002 021f 	and.w	r2, r2, #31
 8002cf4:	2101      	movs	r1, #1
 8002cf6:	fa01 f202 	lsl.w	r2, r1, r2
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d19e      	bne.n	8002c3e <HAL_RCC_OscConfig+0xcfe>
 8002d00:	e02b      	b.n	8002d5a <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d02:	1d3b      	adds	r3, r7, #4
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	699b      	ldr	r3, [r3, #24]
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d101      	bne.n	8002d10 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e025      	b.n	8002d5c <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002d10:	4b15      	ldr	r3, [pc, #84]	; (8002d68 <HAL_RCC_OscConfig+0xe28>)
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8002d18:	4b13      	ldr	r3, [pc, #76]	; (8002d68 <HAL_RCC_OscConfig+0xe28>)
 8002d1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d1c:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002d20:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002d24:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8002d28:	1d3b      	adds	r3, r7, #4
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	69db      	ldr	r3, [r3, #28]
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	d111      	bne.n	8002d56 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002d32:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002d36:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002d3a:	1d3b      	adds	r3, r7, #4
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002d40:	429a      	cmp	r2, r3
 8002d42:	d108      	bne.n	8002d56 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8002d44:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002d48:	f003 020f 	and.w	r2, r3, #15
 8002d4c:	1d3b      	adds	r3, r7, #4
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002d52:	429a      	cmp	r2, r3
 8002d54:	d001      	beq.n	8002d5a <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8002d56:	2301      	movs	r3, #1
 8002d58:	e000      	b.n	8002d5c <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 8002d5a:	2300      	movs	r3, #0
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	40021000 	.word	0x40021000

08002d6c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b09e      	sub	sp, #120	; 0x78
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
 8002d74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002d76:	2300      	movs	r3, #0
 8002d78:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d101      	bne.n	8002d84 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	e162      	b.n	800304a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d84:	4b90      	ldr	r3, [pc, #576]	; (8002fc8 <HAL_RCC_ClockConfig+0x25c>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 0307 	and.w	r3, r3, #7
 8002d8c:	683a      	ldr	r2, [r7, #0]
 8002d8e:	429a      	cmp	r2, r3
 8002d90:	d910      	bls.n	8002db4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d92:	4b8d      	ldr	r3, [pc, #564]	; (8002fc8 <HAL_RCC_ClockConfig+0x25c>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f023 0207 	bic.w	r2, r3, #7
 8002d9a:	498b      	ldr	r1, [pc, #556]	; (8002fc8 <HAL_RCC_ClockConfig+0x25c>)
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002da2:	4b89      	ldr	r3, [pc, #548]	; (8002fc8 <HAL_RCC_ClockConfig+0x25c>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f003 0307 	and.w	r3, r3, #7
 8002daa:	683a      	ldr	r2, [r7, #0]
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d001      	beq.n	8002db4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002db0:	2301      	movs	r3, #1
 8002db2:	e14a      	b.n	800304a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f003 0302 	and.w	r3, r3, #2
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d008      	beq.n	8002dd2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002dc0:	4b82      	ldr	r3, [pc, #520]	; (8002fcc <HAL_RCC_ClockConfig+0x260>)
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	497f      	ldr	r1, [pc, #508]	; (8002fcc <HAL_RCC_ClockConfig+0x260>)
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f003 0301 	and.w	r3, r3, #1
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	f000 80dc 	beq.w	8002f98 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	d13c      	bne.n	8002e62 <HAL_RCC_ClockConfig+0xf6>
 8002de8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002dec:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002df0:	fa93 f3a3 	rbit	r3, r3
 8002df4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002df6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002df8:	fab3 f383 	clz	r3, r3
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	095b      	lsrs	r3, r3, #5
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	f043 0301 	orr.w	r3, r3, #1
 8002e06:	b2db      	uxtb	r3, r3
 8002e08:	2b01      	cmp	r3, #1
 8002e0a:	d102      	bne.n	8002e12 <HAL_RCC_ClockConfig+0xa6>
 8002e0c:	4b6f      	ldr	r3, [pc, #444]	; (8002fcc <HAL_RCC_ClockConfig+0x260>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	e00f      	b.n	8002e32 <HAL_RCC_ClockConfig+0xc6>
 8002e12:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002e16:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e18:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002e1a:	fa93 f3a3 	rbit	r3, r3
 8002e1e:	667b      	str	r3, [r7, #100]	; 0x64
 8002e20:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002e24:	663b      	str	r3, [r7, #96]	; 0x60
 8002e26:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002e28:	fa93 f3a3 	rbit	r3, r3
 8002e2c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002e2e:	4b67      	ldr	r3, [pc, #412]	; (8002fcc <HAL_RCC_ClockConfig+0x260>)
 8002e30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e32:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002e36:	65ba      	str	r2, [r7, #88]	; 0x58
 8002e38:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002e3a:	fa92 f2a2 	rbit	r2, r2
 8002e3e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8002e40:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002e42:	fab2 f282 	clz	r2, r2
 8002e46:	b2d2      	uxtb	r2, r2
 8002e48:	f042 0220 	orr.w	r2, r2, #32
 8002e4c:	b2d2      	uxtb	r2, r2
 8002e4e:	f002 021f 	and.w	r2, r2, #31
 8002e52:	2101      	movs	r1, #1
 8002e54:	fa01 f202 	lsl.w	r2, r1, r2
 8002e58:	4013      	ands	r3, r2
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d17b      	bne.n	8002f56 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	e0f3      	b.n	800304a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	2b02      	cmp	r3, #2
 8002e68:	d13c      	bne.n	8002ee4 <HAL_RCC_ClockConfig+0x178>
 8002e6a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e6e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e72:	fa93 f3a3 	rbit	r3, r3
 8002e76:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002e78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e7a:	fab3 f383 	clz	r3, r3
 8002e7e:	b2db      	uxtb	r3, r3
 8002e80:	095b      	lsrs	r3, r3, #5
 8002e82:	b2db      	uxtb	r3, r3
 8002e84:	f043 0301 	orr.w	r3, r3, #1
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	2b01      	cmp	r3, #1
 8002e8c:	d102      	bne.n	8002e94 <HAL_RCC_ClockConfig+0x128>
 8002e8e:	4b4f      	ldr	r3, [pc, #316]	; (8002fcc <HAL_RCC_ClockConfig+0x260>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	e00f      	b.n	8002eb4 <HAL_RCC_ClockConfig+0x148>
 8002e94:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e98:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e9c:	fa93 f3a3 	rbit	r3, r3
 8002ea0:	647b      	str	r3, [r7, #68]	; 0x44
 8002ea2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002ea6:	643b      	str	r3, [r7, #64]	; 0x40
 8002ea8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002eaa:	fa93 f3a3 	rbit	r3, r3
 8002eae:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002eb0:	4b46      	ldr	r3, [pc, #280]	; (8002fcc <HAL_RCC_ClockConfig+0x260>)
 8002eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eb4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002eb8:	63ba      	str	r2, [r7, #56]	; 0x38
 8002eba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002ebc:	fa92 f2a2 	rbit	r2, r2
 8002ec0:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8002ec2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002ec4:	fab2 f282 	clz	r2, r2
 8002ec8:	b2d2      	uxtb	r2, r2
 8002eca:	f042 0220 	orr.w	r2, r2, #32
 8002ece:	b2d2      	uxtb	r2, r2
 8002ed0:	f002 021f 	and.w	r2, r2, #31
 8002ed4:	2101      	movs	r1, #1
 8002ed6:	fa01 f202 	lsl.w	r2, r1, r2
 8002eda:	4013      	ands	r3, r2
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d13a      	bne.n	8002f56 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	e0b2      	b.n	800304a <HAL_RCC_ClockConfig+0x2de>
 8002ee4:	2302      	movs	r3, #2
 8002ee6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ee8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eea:	fa93 f3a3 	rbit	r3, r3
 8002eee:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002ef0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ef2:	fab3 f383 	clz	r3, r3
 8002ef6:	b2db      	uxtb	r3, r3
 8002ef8:	095b      	lsrs	r3, r3, #5
 8002efa:	b2db      	uxtb	r3, r3
 8002efc:	f043 0301 	orr.w	r3, r3, #1
 8002f00:	b2db      	uxtb	r3, r3
 8002f02:	2b01      	cmp	r3, #1
 8002f04:	d102      	bne.n	8002f0c <HAL_RCC_ClockConfig+0x1a0>
 8002f06:	4b31      	ldr	r3, [pc, #196]	; (8002fcc <HAL_RCC_ClockConfig+0x260>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	e00d      	b.n	8002f28 <HAL_RCC_ClockConfig+0x1bc>
 8002f0c:	2302      	movs	r3, #2
 8002f0e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f12:	fa93 f3a3 	rbit	r3, r3
 8002f16:	627b      	str	r3, [r7, #36]	; 0x24
 8002f18:	2302      	movs	r3, #2
 8002f1a:	623b      	str	r3, [r7, #32]
 8002f1c:	6a3b      	ldr	r3, [r7, #32]
 8002f1e:	fa93 f3a3 	rbit	r3, r3
 8002f22:	61fb      	str	r3, [r7, #28]
 8002f24:	4b29      	ldr	r3, [pc, #164]	; (8002fcc <HAL_RCC_ClockConfig+0x260>)
 8002f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f28:	2202      	movs	r2, #2
 8002f2a:	61ba      	str	r2, [r7, #24]
 8002f2c:	69ba      	ldr	r2, [r7, #24]
 8002f2e:	fa92 f2a2 	rbit	r2, r2
 8002f32:	617a      	str	r2, [r7, #20]
  return result;
 8002f34:	697a      	ldr	r2, [r7, #20]
 8002f36:	fab2 f282 	clz	r2, r2
 8002f3a:	b2d2      	uxtb	r2, r2
 8002f3c:	f042 0220 	orr.w	r2, r2, #32
 8002f40:	b2d2      	uxtb	r2, r2
 8002f42:	f002 021f 	and.w	r2, r2, #31
 8002f46:	2101      	movs	r1, #1
 8002f48:	fa01 f202 	lsl.w	r2, r1, r2
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d101      	bne.n	8002f56 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e079      	b.n	800304a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f56:	4b1d      	ldr	r3, [pc, #116]	; (8002fcc <HAL_RCC_ClockConfig+0x260>)
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	f023 0203 	bic.w	r2, r3, #3
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	491a      	ldr	r1, [pc, #104]	; (8002fcc <HAL_RCC_ClockConfig+0x260>)
 8002f64:	4313      	orrs	r3, r2
 8002f66:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f68:	f7fd fd72 	bl	8000a50 <HAL_GetTick>
 8002f6c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f6e:	e00a      	b.n	8002f86 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f70:	f7fd fd6e 	bl	8000a50 <HAL_GetTick>
 8002f74:	4602      	mov	r2, r0
 8002f76:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f78:	1ad3      	subs	r3, r2, r3
 8002f7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d901      	bls.n	8002f86 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002f82:	2303      	movs	r3, #3
 8002f84:	e061      	b.n	800304a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f86:	4b11      	ldr	r3, [pc, #68]	; (8002fcc <HAL_RCC_ClockConfig+0x260>)
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	f003 020c 	and.w	r2, r3, #12
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d1eb      	bne.n	8002f70 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f98:	4b0b      	ldr	r3, [pc, #44]	; (8002fc8 <HAL_RCC_ClockConfig+0x25c>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f003 0307 	and.w	r3, r3, #7
 8002fa0:	683a      	ldr	r2, [r7, #0]
 8002fa2:	429a      	cmp	r2, r3
 8002fa4:	d214      	bcs.n	8002fd0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fa6:	4b08      	ldr	r3, [pc, #32]	; (8002fc8 <HAL_RCC_ClockConfig+0x25c>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f023 0207 	bic.w	r2, r3, #7
 8002fae:	4906      	ldr	r1, [pc, #24]	; (8002fc8 <HAL_RCC_ClockConfig+0x25c>)
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fb6:	4b04      	ldr	r3, [pc, #16]	; (8002fc8 <HAL_RCC_ClockConfig+0x25c>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 0307 	and.w	r3, r3, #7
 8002fbe:	683a      	ldr	r2, [r7, #0]
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d005      	beq.n	8002fd0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e040      	b.n	800304a <HAL_RCC_ClockConfig+0x2de>
 8002fc8:	40022000 	.word	0x40022000
 8002fcc:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 0304 	and.w	r3, r3, #4
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d008      	beq.n	8002fee <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002fdc:	4b1d      	ldr	r3, [pc, #116]	; (8003054 <HAL_RCC_ClockConfig+0x2e8>)
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	68db      	ldr	r3, [r3, #12]
 8002fe8:	491a      	ldr	r1, [pc, #104]	; (8003054 <HAL_RCC_ClockConfig+0x2e8>)
 8002fea:	4313      	orrs	r3, r2
 8002fec:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f003 0308 	and.w	r3, r3, #8
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d009      	beq.n	800300e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ffa:	4b16      	ldr	r3, [pc, #88]	; (8003054 <HAL_RCC_ClockConfig+0x2e8>)
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	691b      	ldr	r3, [r3, #16]
 8003006:	00db      	lsls	r3, r3, #3
 8003008:	4912      	ldr	r1, [pc, #72]	; (8003054 <HAL_RCC_ClockConfig+0x2e8>)
 800300a:	4313      	orrs	r3, r2
 800300c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800300e:	f000 f829 	bl	8003064 <HAL_RCC_GetSysClockFreq>
 8003012:	4601      	mov	r1, r0
 8003014:	4b0f      	ldr	r3, [pc, #60]	; (8003054 <HAL_RCC_ClockConfig+0x2e8>)
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800301c:	22f0      	movs	r2, #240	; 0xf0
 800301e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003020:	693a      	ldr	r2, [r7, #16]
 8003022:	fa92 f2a2 	rbit	r2, r2
 8003026:	60fa      	str	r2, [r7, #12]
  return result;
 8003028:	68fa      	ldr	r2, [r7, #12]
 800302a:	fab2 f282 	clz	r2, r2
 800302e:	b2d2      	uxtb	r2, r2
 8003030:	40d3      	lsrs	r3, r2
 8003032:	4a09      	ldr	r2, [pc, #36]	; (8003058 <HAL_RCC_ClockConfig+0x2ec>)
 8003034:	5cd3      	ldrb	r3, [r2, r3]
 8003036:	fa21 f303 	lsr.w	r3, r1, r3
 800303a:	4a08      	ldr	r2, [pc, #32]	; (800305c <HAL_RCC_ClockConfig+0x2f0>)
 800303c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800303e:	4b08      	ldr	r3, [pc, #32]	; (8003060 <HAL_RCC_ClockConfig+0x2f4>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4618      	mov	r0, r3
 8003044:	f7fd fcc0 	bl	80009c8 <HAL_InitTick>
  
  return HAL_OK;
 8003048:	2300      	movs	r3, #0
}
 800304a:	4618      	mov	r0, r3
 800304c:	3778      	adds	r7, #120	; 0x78
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	40021000 	.word	0x40021000
 8003058:	08004800 	.word	0x08004800
 800305c:	20000000 	.word	0x20000000
 8003060:	20000004 	.word	0x20000004

08003064 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003064:	b480      	push	{r7}
 8003066:	b08b      	sub	sp, #44	; 0x2c
 8003068:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800306a:	2300      	movs	r3, #0
 800306c:	61fb      	str	r3, [r7, #28]
 800306e:	2300      	movs	r3, #0
 8003070:	61bb      	str	r3, [r7, #24]
 8003072:	2300      	movs	r3, #0
 8003074:	627b      	str	r3, [r7, #36]	; 0x24
 8003076:	2300      	movs	r3, #0
 8003078:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800307a:	2300      	movs	r3, #0
 800307c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800307e:	4b2a      	ldr	r3, [pc, #168]	; (8003128 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003084:	69fb      	ldr	r3, [r7, #28]
 8003086:	f003 030c 	and.w	r3, r3, #12
 800308a:	2b04      	cmp	r3, #4
 800308c:	d002      	beq.n	8003094 <HAL_RCC_GetSysClockFreq+0x30>
 800308e:	2b08      	cmp	r3, #8
 8003090:	d003      	beq.n	800309a <HAL_RCC_GetSysClockFreq+0x36>
 8003092:	e03f      	b.n	8003114 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003094:	4b25      	ldr	r3, [pc, #148]	; (800312c <HAL_RCC_GetSysClockFreq+0xc8>)
 8003096:	623b      	str	r3, [r7, #32]
      break;
 8003098:	e03f      	b.n	800311a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800309a:	69fb      	ldr	r3, [r7, #28]
 800309c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80030a0:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80030a4:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030a6:	68ba      	ldr	r2, [r7, #8]
 80030a8:	fa92 f2a2 	rbit	r2, r2
 80030ac:	607a      	str	r2, [r7, #4]
  return result;
 80030ae:	687a      	ldr	r2, [r7, #4]
 80030b0:	fab2 f282 	clz	r2, r2
 80030b4:	b2d2      	uxtb	r2, r2
 80030b6:	40d3      	lsrs	r3, r2
 80030b8:	4a1d      	ldr	r2, [pc, #116]	; (8003130 <HAL_RCC_GetSysClockFreq+0xcc>)
 80030ba:	5cd3      	ldrb	r3, [r2, r3]
 80030bc:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80030be:	4b1a      	ldr	r3, [pc, #104]	; (8003128 <HAL_RCC_GetSysClockFreq+0xc4>)
 80030c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030c2:	f003 030f 	and.w	r3, r3, #15
 80030c6:	220f      	movs	r2, #15
 80030c8:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ca:	693a      	ldr	r2, [r7, #16]
 80030cc:	fa92 f2a2 	rbit	r2, r2
 80030d0:	60fa      	str	r2, [r7, #12]
  return result;
 80030d2:	68fa      	ldr	r2, [r7, #12]
 80030d4:	fab2 f282 	clz	r2, r2
 80030d8:	b2d2      	uxtb	r2, r2
 80030da:	40d3      	lsrs	r3, r2
 80030dc:	4a15      	ldr	r2, [pc, #84]	; (8003134 <HAL_RCC_GetSysClockFreq+0xd0>)
 80030de:	5cd3      	ldrb	r3, [r2, r3]
 80030e0:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d008      	beq.n	80030fe <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80030ec:	4a0f      	ldr	r2, [pc, #60]	; (800312c <HAL_RCC_GetSysClockFreq+0xc8>)
 80030ee:	69bb      	ldr	r3, [r7, #24]
 80030f0:	fbb2 f2f3 	udiv	r2, r2, r3
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	fb02 f303 	mul.w	r3, r2, r3
 80030fa:	627b      	str	r3, [r7, #36]	; 0x24
 80030fc:	e007      	b.n	800310e <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80030fe:	4a0b      	ldr	r2, [pc, #44]	; (800312c <HAL_RCC_GetSysClockFreq+0xc8>)
 8003100:	69bb      	ldr	r3, [r7, #24]
 8003102:	fbb2 f2f3 	udiv	r2, r2, r3
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	fb02 f303 	mul.w	r3, r2, r3
 800310c:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800310e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003110:	623b      	str	r3, [r7, #32]
      break;
 8003112:	e002      	b.n	800311a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003114:	4b05      	ldr	r3, [pc, #20]	; (800312c <HAL_RCC_GetSysClockFreq+0xc8>)
 8003116:	623b      	str	r3, [r7, #32]
      break;
 8003118:	bf00      	nop
    }
  }
  return sysclockfreq;
 800311a:	6a3b      	ldr	r3, [r7, #32]
}
 800311c:	4618      	mov	r0, r3
 800311e:	372c      	adds	r7, #44	; 0x2c
 8003120:	46bd      	mov	sp, r7
 8003122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003126:	4770      	bx	lr
 8003128:	40021000 	.word	0x40021000
 800312c:	007a1200 	.word	0x007a1200
 8003130:	08004818 	.word	0x08004818
 8003134:	08004828 	.word	0x08004828

08003138 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003138:	b480      	push	{r7}
 800313a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800313c:	4b03      	ldr	r3, [pc, #12]	; (800314c <HAL_RCC_GetHCLKFreq+0x14>)
 800313e:	681b      	ldr	r3, [r3, #0]
}
 8003140:	4618      	mov	r0, r3
 8003142:	46bd      	mov	sp, r7
 8003144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003148:	4770      	bx	lr
 800314a:	bf00      	nop
 800314c:	20000000 	.word	0x20000000

08003150 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b082      	sub	sp, #8
 8003154:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003156:	f7ff ffef 	bl	8003138 <HAL_RCC_GetHCLKFreq>
 800315a:	4601      	mov	r1, r0
 800315c:	4b0b      	ldr	r3, [pc, #44]	; (800318c <HAL_RCC_GetPCLK1Freq+0x3c>)
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003164:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003168:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800316a:	687a      	ldr	r2, [r7, #4]
 800316c:	fa92 f2a2 	rbit	r2, r2
 8003170:	603a      	str	r2, [r7, #0]
  return result;
 8003172:	683a      	ldr	r2, [r7, #0]
 8003174:	fab2 f282 	clz	r2, r2
 8003178:	b2d2      	uxtb	r2, r2
 800317a:	40d3      	lsrs	r3, r2
 800317c:	4a04      	ldr	r2, [pc, #16]	; (8003190 <HAL_RCC_GetPCLK1Freq+0x40>)
 800317e:	5cd3      	ldrb	r3, [r2, r3]
 8003180:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003184:	4618      	mov	r0, r3
 8003186:	3708      	adds	r7, #8
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}
 800318c:	40021000 	.word	0x40021000
 8003190:	08004810 	.word	0x08004810

08003194 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b082      	sub	sp, #8
 8003198:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800319a:	f7ff ffcd 	bl	8003138 <HAL_RCC_GetHCLKFreq>
 800319e:	4601      	mov	r1, r0
 80031a0:	4b0b      	ldr	r3, [pc, #44]	; (80031d0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80031a8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80031ac:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ae:	687a      	ldr	r2, [r7, #4]
 80031b0:	fa92 f2a2 	rbit	r2, r2
 80031b4:	603a      	str	r2, [r7, #0]
  return result;
 80031b6:	683a      	ldr	r2, [r7, #0]
 80031b8:	fab2 f282 	clz	r2, r2
 80031bc:	b2d2      	uxtb	r2, r2
 80031be:	40d3      	lsrs	r3, r2
 80031c0:	4a04      	ldr	r2, [pc, #16]	; (80031d4 <HAL_RCC_GetPCLK2Freq+0x40>)
 80031c2:	5cd3      	ldrb	r3, [r2, r3]
 80031c4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80031c8:	4618      	mov	r0, r3
 80031ca:	3708      	adds	r7, #8
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}
 80031d0:	40021000 	.word	0x40021000
 80031d4:	08004810 	.word	0x08004810

080031d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b092      	sub	sp, #72	; 0x48
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80031e0:	2300      	movs	r3, #0
 80031e2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80031e4:	2300      	movs	r3, #0
 80031e6:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	f000 80d7 	beq.w	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80031f6:	2300      	movs	r3, #0
 80031f8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031fc:	4b4e      	ldr	r3, [pc, #312]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031fe:	69db      	ldr	r3, [r3, #28]
 8003200:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003204:	2b00      	cmp	r3, #0
 8003206:	d10e      	bne.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003208:	4b4b      	ldr	r3, [pc, #300]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800320a:	69db      	ldr	r3, [r3, #28]
 800320c:	4a4a      	ldr	r2, [pc, #296]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800320e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003212:	61d3      	str	r3, [r2, #28]
 8003214:	4b48      	ldr	r3, [pc, #288]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003216:	69db      	ldr	r3, [r3, #28]
 8003218:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800321c:	60bb      	str	r3, [r7, #8]
 800321e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003220:	2301      	movs	r3, #1
 8003222:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003226:	4b45      	ldr	r3, [pc, #276]	; (800333c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800322e:	2b00      	cmp	r3, #0
 8003230:	d118      	bne.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003232:	4b42      	ldr	r3, [pc, #264]	; (800333c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a41      	ldr	r2, [pc, #260]	; (800333c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003238:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800323c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800323e:	f7fd fc07 	bl	8000a50 <HAL_GetTick>
 8003242:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003244:	e008      	b.n	8003258 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003246:	f7fd fc03 	bl	8000a50 <HAL_GetTick>
 800324a:	4602      	mov	r2, r0
 800324c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800324e:	1ad3      	subs	r3, r2, r3
 8003250:	2b64      	cmp	r3, #100	; 0x64
 8003252:	d901      	bls.n	8003258 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003254:	2303      	movs	r3, #3
 8003256:	e1d6      	b.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003258:	4b38      	ldr	r3, [pc, #224]	; (800333c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003260:	2b00      	cmp	r3, #0
 8003262:	d0f0      	beq.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003264:	4b34      	ldr	r3, [pc, #208]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003266:	6a1b      	ldr	r3, [r3, #32]
 8003268:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800326c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800326e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003270:	2b00      	cmp	r3, #0
 8003272:	f000 8084 	beq.w	800337e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800327e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003280:	429a      	cmp	r2, r3
 8003282:	d07c      	beq.n	800337e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003284:	4b2c      	ldr	r3, [pc, #176]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003286:	6a1b      	ldr	r3, [r3, #32]
 8003288:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800328c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800328e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003292:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003294:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003296:	fa93 f3a3 	rbit	r3, r3
 800329a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800329c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800329e:	fab3 f383 	clz	r3, r3
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	461a      	mov	r2, r3
 80032a6:	4b26      	ldr	r3, [pc, #152]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80032a8:	4413      	add	r3, r2
 80032aa:	009b      	lsls	r3, r3, #2
 80032ac:	461a      	mov	r2, r3
 80032ae:	2301      	movs	r3, #1
 80032b0:	6013      	str	r3, [r2, #0]
 80032b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80032b6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032ba:	fa93 f3a3 	rbit	r3, r3
 80032be:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80032c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80032c2:	fab3 f383 	clz	r3, r3
 80032c6:	b2db      	uxtb	r3, r3
 80032c8:	461a      	mov	r2, r3
 80032ca:	4b1d      	ldr	r3, [pc, #116]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80032cc:	4413      	add	r3, r2
 80032ce:	009b      	lsls	r3, r3, #2
 80032d0:	461a      	mov	r2, r3
 80032d2:	2300      	movs	r3, #0
 80032d4:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80032d6:	4a18      	ldr	r2, [pc, #96]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032da:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80032dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032de:	f003 0301 	and.w	r3, r3, #1
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d04b      	beq.n	800337e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032e6:	f7fd fbb3 	bl	8000a50 <HAL_GetTick>
 80032ea:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032ec:	e00a      	b.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032ee:	f7fd fbaf 	bl	8000a50 <HAL_GetTick>
 80032f2:	4602      	mov	r2, r0
 80032f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80032f6:	1ad3      	subs	r3, r2, r3
 80032f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d901      	bls.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003300:	2303      	movs	r3, #3
 8003302:	e180      	b.n	8003606 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8003304:	2302      	movs	r3, #2
 8003306:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800330a:	fa93 f3a3 	rbit	r3, r3
 800330e:	627b      	str	r3, [r7, #36]	; 0x24
 8003310:	2302      	movs	r3, #2
 8003312:	623b      	str	r3, [r7, #32]
 8003314:	6a3b      	ldr	r3, [r7, #32]
 8003316:	fa93 f3a3 	rbit	r3, r3
 800331a:	61fb      	str	r3, [r7, #28]
  return result;
 800331c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800331e:	fab3 f383 	clz	r3, r3
 8003322:	b2db      	uxtb	r3, r3
 8003324:	095b      	lsrs	r3, r3, #5
 8003326:	b2db      	uxtb	r3, r3
 8003328:	f043 0302 	orr.w	r3, r3, #2
 800332c:	b2db      	uxtb	r3, r3
 800332e:	2b02      	cmp	r3, #2
 8003330:	d108      	bne.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003332:	4b01      	ldr	r3, [pc, #4]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003334:	6a1b      	ldr	r3, [r3, #32]
 8003336:	e00d      	b.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003338:	40021000 	.word	0x40021000
 800333c:	40007000 	.word	0x40007000
 8003340:	10908100 	.word	0x10908100
 8003344:	2302      	movs	r3, #2
 8003346:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003348:	69bb      	ldr	r3, [r7, #24]
 800334a:	fa93 f3a3 	rbit	r3, r3
 800334e:	617b      	str	r3, [r7, #20]
 8003350:	4ba0      	ldr	r3, [pc, #640]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003354:	2202      	movs	r2, #2
 8003356:	613a      	str	r2, [r7, #16]
 8003358:	693a      	ldr	r2, [r7, #16]
 800335a:	fa92 f2a2 	rbit	r2, r2
 800335e:	60fa      	str	r2, [r7, #12]
  return result;
 8003360:	68fa      	ldr	r2, [r7, #12]
 8003362:	fab2 f282 	clz	r2, r2
 8003366:	b2d2      	uxtb	r2, r2
 8003368:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800336c:	b2d2      	uxtb	r2, r2
 800336e:	f002 021f 	and.w	r2, r2, #31
 8003372:	2101      	movs	r1, #1
 8003374:	fa01 f202 	lsl.w	r2, r1, r2
 8003378:	4013      	ands	r3, r2
 800337a:	2b00      	cmp	r3, #0
 800337c:	d0b7      	beq.n	80032ee <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800337e:	4b95      	ldr	r3, [pc, #596]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003380:	6a1b      	ldr	r3, [r3, #32]
 8003382:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	4992      	ldr	r1, [pc, #584]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800338c:	4313      	orrs	r3, r2
 800338e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003390:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003394:	2b01      	cmp	r3, #1
 8003396:	d105      	bne.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003398:	4b8e      	ldr	r3, [pc, #568]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800339a:	69db      	ldr	r3, [r3, #28]
 800339c:	4a8d      	ldr	r2, [pc, #564]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800339e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033a2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f003 0301 	and.w	r3, r3, #1
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d008      	beq.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80033b0:	4b88      	ldr	r3, [pc, #544]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80033b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033b4:	f023 0203 	bic.w	r2, r3, #3
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	4985      	ldr	r1, [pc, #532]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80033be:	4313      	orrs	r3, r2
 80033c0:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f003 0302 	and.w	r3, r3, #2
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d008      	beq.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80033ce:	4b81      	ldr	r3, [pc, #516]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80033d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033d2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	68db      	ldr	r3, [r3, #12]
 80033da:	497e      	ldr	r1, [pc, #504]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80033dc:	4313      	orrs	r3, r2
 80033de:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 0304 	and.w	r3, r3, #4
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d008      	beq.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80033ec:	4b79      	ldr	r3, [pc, #484]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80033ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033f0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	691b      	ldr	r3, [r3, #16]
 80033f8:	4976      	ldr	r1, [pc, #472]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80033fa:	4313      	orrs	r3, r2
 80033fc:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f003 0320 	and.w	r3, r3, #32
 8003406:	2b00      	cmp	r3, #0
 8003408:	d008      	beq.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800340a:	4b72      	ldr	r3, [pc, #456]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800340c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800340e:	f023 0210 	bic.w	r2, r3, #16
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	69db      	ldr	r3, [r3, #28]
 8003416:	496f      	ldr	r1, [pc, #444]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003418:	4313      	orrs	r3, r2
 800341a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003424:	2b00      	cmp	r3, #0
 8003426:	d008      	beq.n	800343a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003428:	4b6a      	ldr	r3, [pc, #424]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003434:	4967      	ldr	r1, [pc, #412]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003436:	4313      	orrs	r3, r2
 8003438:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003442:	2b00      	cmp	r3, #0
 8003444:	d008      	beq.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003446:	4b63      	ldr	r3, [pc, #396]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800344a:	f023 0220 	bic.w	r2, r3, #32
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6a1b      	ldr	r3, [r3, #32]
 8003452:	4960      	ldr	r1, [pc, #384]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003454:	4313      	orrs	r3, r2
 8003456:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003460:	2b00      	cmp	r3, #0
 8003462:	d008      	beq.n	8003476 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003464:	4b5b      	ldr	r3, [pc, #364]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003468:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003470:	4958      	ldr	r1, [pc, #352]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003472:	4313      	orrs	r3, r2
 8003474:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 0308 	and.w	r3, r3, #8
 800347e:	2b00      	cmp	r3, #0
 8003480:	d008      	beq.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003482:	4b54      	ldr	r3, [pc, #336]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003486:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	695b      	ldr	r3, [r3, #20]
 800348e:	4951      	ldr	r1, [pc, #324]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003490:	4313      	orrs	r3, r2
 8003492:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f003 0310 	and.w	r3, r3, #16
 800349c:	2b00      	cmp	r3, #0
 800349e:	d008      	beq.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80034a0:	4b4c      	ldr	r3, [pc, #304]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80034a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034a4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	699b      	ldr	r3, [r3, #24]
 80034ac:	4949      	ldr	r1, [pc, #292]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80034ae:	4313      	orrs	r3, r2
 80034b0:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d008      	beq.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80034be:	4b45      	ldr	r3, [pc, #276]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ca:	4942      	ldr	r1, [pc, #264]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80034cc:	4313      	orrs	r3, r2
 80034ce:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d008      	beq.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80034dc:	4b3d      	ldr	r3, [pc, #244]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80034de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034e0:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034e8:	493a      	ldr	r1, [pc, #232]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80034ea:	4313      	orrs	r3, r2
 80034ec:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d008      	beq.n	800350c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80034fa:	4b36      	ldr	r3, [pc, #216]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80034fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034fe:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003506:	4933      	ldr	r1, [pc, #204]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003508:	4313      	orrs	r3, r2
 800350a:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003514:	2b00      	cmp	r3, #0
 8003516:	d008      	beq.n	800352a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003518:	4b2e      	ldr	r3, [pc, #184]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800351a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800351c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003524:	492b      	ldr	r1, [pc, #172]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003526:	4313      	orrs	r3, r2
 8003528:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003532:	2b00      	cmp	r3, #0
 8003534:	d008      	beq.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003536:	4b27      	ldr	r3, [pc, #156]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800353a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003542:	4924      	ldr	r1, [pc, #144]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003544:	4313      	orrs	r3, r2
 8003546:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003550:	2b00      	cmp	r3, #0
 8003552:	d008      	beq.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8003554:	4b1f      	ldr	r3, [pc, #124]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003558:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003560:	491c      	ldr	r1, [pc, #112]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003562:	4313      	orrs	r3, r2
 8003564:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800356e:	2b00      	cmp	r3, #0
 8003570:	d008      	beq.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8003572:	4b18      	ldr	r3, [pc, #96]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003576:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800357e:	4915      	ldr	r1, [pc, #84]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003580:	4313      	orrs	r3, r2
 8003582:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800358c:	2b00      	cmp	r3, #0
 800358e:	d008      	beq.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003590:	4b10      	ldr	r3, [pc, #64]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003592:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003594:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800359c:	490d      	ldr	r1, [pc, #52]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800359e:	4313      	orrs	r3, r2
 80035a0:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d008      	beq.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80035ae:	4b09      	ldr	r3, [pc, #36]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80035b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035b2:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035ba:	4906      	ldr	r1, [pc, #24]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80035bc:	4313      	orrs	r3, r2
 80035be:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d00c      	beq.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80035cc:	4b01      	ldr	r3, [pc, #4]	; (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80035ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035d0:	e002      	b.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x400>
 80035d2:	bf00      	nop
 80035d4:	40021000 	.word	0x40021000
 80035d8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035e0:	490b      	ldr	r1, [pc, #44]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80035e2:	4313      	orrs	r3, r2
 80035e4:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d008      	beq.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 80035f2:	4b07      	ldr	r3, [pc, #28]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80035f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035f6:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035fe:	4904      	ldr	r1, [pc, #16]	; (8003610 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003600:	4313      	orrs	r3, r2
 8003602:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003604:	2300      	movs	r3, #0
}
 8003606:	4618      	mov	r0, r3
 8003608:	3748      	adds	r7, #72	; 0x48
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop
 8003610:	40021000 	.word	0x40021000

08003614 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b082      	sub	sp, #8
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d101      	bne.n	8003626 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	e01d      	b.n	8003662 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800362c:	b2db      	uxtb	r3, r3
 800362e:	2b00      	cmp	r3, #0
 8003630:	d106      	bne.n	8003640 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2200      	movs	r2, #0
 8003636:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f7fd f908 	bl	8000850 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2202      	movs	r2, #2
 8003644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	3304      	adds	r3, #4
 8003650:	4619      	mov	r1, r3
 8003652:	4610      	mov	r0, r2
 8003654:	f000 f80a 	bl	800366c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2201      	movs	r2, #1
 800365c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003660:	2300      	movs	r3, #0
}
 8003662:	4618      	mov	r0, r3
 8003664:	3708      	adds	r7, #8
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}
	...

0800366c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800366c:	b480      	push	{r7}
 800366e:	b085      	sub	sp, #20
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
 8003674:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	4a42      	ldr	r2, [pc, #264]	; (8003788 <TIM_Base_SetConfig+0x11c>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d013      	beq.n	80036ac <TIM_Base_SetConfig+0x40>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800368a:	d00f      	beq.n	80036ac <TIM_Base_SetConfig+0x40>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	4a3f      	ldr	r2, [pc, #252]	; (800378c <TIM_Base_SetConfig+0x120>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d00b      	beq.n	80036ac <TIM_Base_SetConfig+0x40>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	4a3e      	ldr	r2, [pc, #248]	; (8003790 <TIM_Base_SetConfig+0x124>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d007      	beq.n	80036ac <TIM_Base_SetConfig+0x40>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	4a3d      	ldr	r2, [pc, #244]	; (8003794 <TIM_Base_SetConfig+0x128>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d003      	beq.n	80036ac <TIM_Base_SetConfig+0x40>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	4a3c      	ldr	r2, [pc, #240]	; (8003798 <TIM_Base_SetConfig+0x12c>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d108      	bne.n	80036be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	68fa      	ldr	r2, [r7, #12]
 80036ba:	4313      	orrs	r3, r2
 80036bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	4a31      	ldr	r2, [pc, #196]	; (8003788 <TIM_Base_SetConfig+0x11c>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d01f      	beq.n	8003706 <TIM_Base_SetConfig+0x9a>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036cc:	d01b      	beq.n	8003706 <TIM_Base_SetConfig+0x9a>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	4a2e      	ldr	r2, [pc, #184]	; (800378c <TIM_Base_SetConfig+0x120>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d017      	beq.n	8003706 <TIM_Base_SetConfig+0x9a>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	4a2d      	ldr	r2, [pc, #180]	; (8003790 <TIM_Base_SetConfig+0x124>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d013      	beq.n	8003706 <TIM_Base_SetConfig+0x9a>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	4a2c      	ldr	r2, [pc, #176]	; (8003794 <TIM_Base_SetConfig+0x128>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d00f      	beq.n	8003706 <TIM_Base_SetConfig+0x9a>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4a2c      	ldr	r2, [pc, #176]	; (800379c <TIM_Base_SetConfig+0x130>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d00b      	beq.n	8003706 <TIM_Base_SetConfig+0x9a>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	4a2b      	ldr	r2, [pc, #172]	; (80037a0 <TIM_Base_SetConfig+0x134>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d007      	beq.n	8003706 <TIM_Base_SetConfig+0x9a>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	4a2a      	ldr	r2, [pc, #168]	; (80037a4 <TIM_Base_SetConfig+0x138>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d003      	beq.n	8003706 <TIM_Base_SetConfig+0x9a>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	4a25      	ldr	r2, [pc, #148]	; (8003798 <TIM_Base_SetConfig+0x12c>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d108      	bne.n	8003718 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800370c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	68db      	ldr	r3, [r3, #12]
 8003712:	68fa      	ldr	r2, [r7, #12]
 8003714:	4313      	orrs	r3, r2
 8003716:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	695b      	ldr	r3, [r3, #20]
 8003722:	4313      	orrs	r3, r2
 8003724:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	68fa      	ldr	r2, [r7, #12]
 800372a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	689a      	ldr	r2, [r3, #8]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	681a      	ldr	r2, [r3, #0]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	4a12      	ldr	r2, [pc, #72]	; (8003788 <TIM_Base_SetConfig+0x11c>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d013      	beq.n	800376c <TIM_Base_SetConfig+0x100>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	4a13      	ldr	r2, [pc, #76]	; (8003794 <TIM_Base_SetConfig+0x128>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d00f      	beq.n	800376c <TIM_Base_SetConfig+0x100>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	4a13      	ldr	r2, [pc, #76]	; (800379c <TIM_Base_SetConfig+0x130>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d00b      	beq.n	800376c <TIM_Base_SetConfig+0x100>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	4a12      	ldr	r2, [pc, #72]	; (80037a0 <TIM_Base_SetConfig+0x134>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d007      	beq.n	800376c <TIM_Base_SetConfig+0x100>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	4a11      	ldr	r2, [pc, #68]	; (80037a4 <TIM_Base_SetConfig+0x138>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d003      	beq.n	800376c <TIM_Base_SetConfig+0x100>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	4a0c      	ldr	r2, [pc, #48]	; (8003798 <TIM_Base_SetConfig+0x12c>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d103      	bne.n	8003774 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	691a      	ldr	r2, [r3, #16]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2201      	movs	r2, #1
 8003778:	615a      	str	r2, [r3, #20]
}
 800377a:	bf00      	nop
 800377c:	3714      	adds	r7, #20
 800377e:	46bd      	mov	sp, r7
 8003780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003784:	4770      	bx	lr
 8003786:	bf00      	nop
 8003788:	40012c00 	.word	0x40012c00
 800378c:	40000400 	.word	0x40000400
 8003790:	40000800 	.word	0x40000800
 8003794:	40013400 	.word	0x40013400
 8003798:	40015000 	.word	0x40015000
 800379c:	40014000 	.word	0x40014000
 80037a0:	40014400 	.word	0x40014400
 80037a4:	40014800 	.word	0x40014800

080037a8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b082      	sub	sp, #8
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d101      	bne.n	80037ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80037b6:	2301      	movs	r3, #1
 80037b8:	e040      	b.n	800383c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d106      	bne.n	80037d0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2200      	movs	r2, #0
 80037c6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	f7fd f890 	bl	80008f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2224      	movs	r2, #36	; 0x24
 80037d4:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f022 0201 	bic.w	r2, r2, #1
 80037e4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80037e6:	6878      	ldr	r0, [r7, #4]
 80037e8:	f000 f8c0 	bl	800396c <UART_SetConfig>
 80037ec:	4603      	mov	r3, r0
 80037ee:	2b01      	cmp	r3, #1
 80037f0:	d101      	bne.n	80037f6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
 80037f4:	e022      	b.n	800383c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d002      	beq.n	8003804 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f000 face 	bl	8003da0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	685a      	ldr	r2, [r3, #4]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003812:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	689a      	ldr	r2, [r3, #8]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003822:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	681a      	ldr	r2, [r3, #0]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f042 0201 	orr.w	r2, r2, #1
 8003832:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003834:	6878      	ldr	r0, [r7, #4]
 8003836:	f000 fb55 	bl	8003ee4 <UART_CheckIdleState>
 800383a:	4603      	mov	r3, r0
}
 800383c:	4618      	mov	r0, r3
 800383e:	3708      	adds	r7, #8
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}

08003844 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b08a      	sub	sp, #40	; 0x28
 8003848:	af02      	add	r7, sp, #8
 800384a:	60f8      	str	r0, [r7, #12]
 800384c:	60b9      	str	r1, [r7, #8]
 800384e:	603b      	str	r3, [r7, #0]
 8003850:	4613      	mov	r3, r2
 8003852:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003858:	2b20      	cmp	r3, #32
 800385a:	f040 8081 	bne.w	8003960 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d002      	beq.n	800386a <HAL_UART_Transmit+0x26>
 8003864:	88fb      	ldrh	r3, [r7, #6]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d101      	bne.n	800386e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	e079      	b.n	8003962 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003874:	2b01      	cmp	r3, #1
 8003876:	d101      	bne.n	800387c <HAL_UART_Transmit+0x38>
 8003878:	2302      	movs	r3, #2
 800387a:	e072      	b.n	8003962 <HAL_UART_Transmit+0x11e>
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	2201      	movs	r2, #1
 8003880:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	2200      	movs	r2, #0
 8003888:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2221      	movs	r2, #33	; 0x21
 800388e:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8003890:	f7fd f8de 	bl	8000a50 <HAL_GetTick>
 8003894:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	88fa      	ldrh	r2, [r7, #6]
 800389a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	88fa      	ldrh	r2, [r7, #6]
 80038a2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	689b      	ldr	r3, [r3, #8]
 80038aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038ae:	d108      	bne.n	80038c2 <HAL_UART_Transmit+0x7e>
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	691b      	ldr	r3, [r3, #16]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d104      	bne.n	80038c2 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 80038b8:	2300      	movs	r3, #0
 80038ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	61bb      	str	r3, [r7, #24]
 80038c0:	e003      	b.n	80038ca <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80038c6:	2300      	movs	r3, #0
 80038c8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80038ca:	e02d      	b.n	8003928 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	9300      	str	r3, [sp, #0]
 80038d0:	697b      	ldr	r3, [r7, #20]
 80038d2:	2200      	movs	r2, #0
 80038d4:	2180      	movs	r1, #128	; 0x80
 80038d6:	68f8      	ldr	r0, [r7, #12]
 80038d8:	f000 fb49 	bl	8003f6e <UART_WaitOnFlagUntilTimeout>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d001      	beq.n	80038e6 <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 80038e2:	2303      	movs	r3, #3
 80038e4:	e03d      	b.n	8003962 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80038e6:	69fb      	ldr	r3, [r7, #28]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d10b      	bne.n	8003904 <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80038ec:	69bb      	ldr	r3, [r7, #24]
 80038ee:	881a      	ldrh	r2, [r3, #0]
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80038f8:	b292      	uxth	r2, r2
 80038fa:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80038fc:	69bb      	ldr	r3, [r7, #24]
 80038fe:	3302      	adds	r3, #2
 8003900:	61bb      	str	r3, [r7, #24]
 8003902:	e008      	b.n	8003916 <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003904:	69fb      	ldr	r3, [r7, #28]
 8003906:	781a      	ldrb	r2, [r3, #0]
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	b292      	uxth	r2, r2
 800390e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003910:	69fb      	ldr	r3, [r7, #28]
 8003912:	3301      	adds	r3, #1
 8003914:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800391c:	b29b      	uxth	r3, r3
 800391e:	3b01      	subs	r3, #1
 8003920:	b29a      	uxth	r2, r3
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800392e:	b29b      	uxth	r3, r3
 8003930:	2b00      	cmp	r3, #0
 8003932:	d1cb      	bne.n	80038cc <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	9300      	str	r3, [sp, #0]
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	2200      	movs	r2, #0
 800393c:	2140      	movs	r1, #64	; 0x40
 800393e:	68f8      	ldr	r0, [r7, #12]
 8003940:	f000 fb15 	bl	8003f6e <UART_WaitOnFlagUntilTimeout>
 8003944:	4603      	mov	r3, r0
 8003946:	2b00      	cmp	r3, #0
 8003948:	d001      	beq.n	800394e <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 800394a:	2303      	movs	r3, #3
 800394c:	e009      	b.n	8003962 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2220      	movs	r2, #32
 8003952:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	2200      	movs	r2, #0
 8003958:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 800395c:	2300      	movs	r3, #0
 800395e:	e000      	b.n	8003962 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8003960:	2302      	movs	r3, #2
  }
}
 8003962:	4618      	mov	r0, r3
 8003964:	3720      	adds	r7, #32
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}
	...

0800396c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b088      	sub	sp, #32
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8003974:	2300      	movs	r3, #0
 8003976:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003978:	2300      	movs	r3, #0
 800397a:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	689a      	ldr	r2, [r3, #8]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	691b      	ldr	r3, [r3, #16]
 8003984:	431a      	orrs	r2, r3
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	695b      	ldr	r3, [r3, #20]
 800398a:	431a      	orrs	r2, r3
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	69db      	ldr	r3, [r3, #28]
 8003990:	4313      	orrs	r3, r2
 8003992:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	4bac      	ldr	r3, [pc, #688]	; (8003c4c <UART_SetConfig+0x2e0>)
 800399c:	4013      	ands	r3, r2
 800399e:	687a      	ldr	r2, [r7, #4]
 80039a0:	6812      	ldr	r2, [r2, #0]
 80039a2:	6939      	ldr	r1, [r7, #16]
 80039a4:	430b      	orrs	r3, r1
 80039a6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	68da      	ldr	r2, [r3, #12]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	430a      	orrs	r2, r1
 80039bc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	699b      	ldr	r3, [r3, #24]
 80039c2:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6a1b      	ldr	r3, [r3, #32]
 80039c8:	693a      	ldr	r2, [r7, #16]
 80039ca:	4313      	orrs	r3, r2
 80039cc:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	689b      	ldr	r3, [r3, #8]
 80039d4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	693a      	ldr	r2, [r7, #16]
 80039de:	430a      	orrs	r2, r1
 80039e0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a9a      	ldr	r2, [pc, #616]	; (8003c50 <UART_SetConfig+0x2e4>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d121      	bne.n	8003a30 <UART_SetConfig+0xc4>
 80039ec:	4b99      	ldr	r3, [pc, #612]	; (8003c54 <UART_SetConfig+0x2e8>)
 80039ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039f0:	f003 0303 	and.w	r3, r3, #3
 80039f4:	2b03      	cmp	r3, #3
 80039f6:	d817      	bhi.n	8003a28 <UART_SetConfig+0xbc>
 80039f8:	a201      	add	r2, pc, #4	; (adr r2, 8003a00 <UART_SetConfig+0x94>)
 80039fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039fe:	bf00      	nop
 8003a00:	08003a11 	.word	0x08003a11
 8003a04:	08003a1d 	.word	0x08003a1d
 8003a08:	08003a23 	.word	0x08003a23
 8003a0c:	08003a17 	.word	0x08003a17
 8003a10:	2301      	movs	r3, #1
 8003a12:	77fb      	strb	r3, [r7, #31]
 8003a14:	e0b2      	b.n	8003b7c <UART_SetConfig+0x210>
 8003a16:	2302      	movs	r3, #2
 8003a18:	77fb      	strb	r3, [r7, #31]
 8003a1a:	e0af      	b.n	8003b7c <UART_SetConfig+0x210>
 8003a1c:	2304      	movs	r3, #4
 8003a1e:	77fb      	strb	r3, [r7, #31]
 8003a20:	e0ac      	b.n	8003b7c <UART_SetConfig+0x210>
 8003a22:	2308      	movs	r3, #8
 8003a24:	77fb      	strb	r3, [r7, #31]
 8003a26:	e0a9      	b.n	8003b7c <UART_SetConfig+0x210>
 8003a28:	2310      	movs	r3, #16
 8003a2a:	77fb      	strb	r3, [r7, #31]
 8003a2c:	bf00      	nop
 8003a2e:	e0a5      	b.n	8003b7c <UART_SetConfig+0x210>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a88      	ldr	r2, [pc, #544]	; (8003c58 <UART_SetConfig+0x2ec>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d123      	bne.n	8003a82 <UART_SetConfig+0x116>
 8003a3a:	4b86      	ldr	r3, [pc, #536]	; (8003c54 <UART_SetConfig+0x2e8>)
 8003a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a3e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003a42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a46:	d012      	beq.n	8003a6e <UART_SetConfig+0x102>
 8003a48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a4c:	d802      	bhi.n	8003a54 <UART_SetConfig+0xe8>
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d007      	beq.n	8003a62 <UART_SetConfig+0xf6>
 8003a52:	e012      	b.n	8003a7a <UART_SetConfig+0x10e>
 8003a54:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003a58:	d00c      	beq.n	8003a74 <UART_SetConfig+0x108>
 8003a5a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003a5e:	d003      	beq.n	8003a68 <UART_SetConfig+0xfc>
 8003a60:	e00b      	b.n	8003a7a <UART_SetConfig+0x10e>
 8003a62:	2300      	movs	r3, #0
 8003a64:	77fb      	strb	r3, [r7, #31]
 8003a66:	e089      	b.n	8003b7c <UART_SetConfig+0x210>
 8003a68:	2302      	movs	r3, #2
 8003a6a:	77fb      	strb	r3, [r7, #31]
 8003a6c:	e086      	b.n	8003b7c <UART_SetConfig+0x210>
 8003a6e:	2304      	movs	r3, #4
 8003a70:	77fb      	strb	r3, [r7, #31]
 8003a72:	e083      	b.n	8003b7c <UART_SetConfig+0x210>
 8003a74:	2308      	movs	r3, #8
 8003a76:	77fb      	strb	r3, [r7, #31]
 8003a78:	e080      	b.n	8003b7c <UART_SetConfig+0x210>
 8003a7a:	2310      	movs	r3, #16
 8003a7c:	77fb      	strb	r3, [r7, #31]
 8003a7e:	bf00      	nop
 8003a80:	e07c      	b.n	8003b7c <UART_SetConfig+0x210>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a75      	ldr	r2, [pc, #468]	; (8003c5c <UART_SetConfig+0x2f0>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d123      	bne.n	8003ad4 <UART_SetConfig+0x168>
 8003a8c:	4b71      	ldr	r3, [pc, #452]	; (8003c54 <UART_SetConfig+0x2e8>)
 8003a8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a90:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8003a94:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003a98:	d012      	beq.n	8003ac0 <UART_SetConfig+0x154>
 8003a9a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003a9e:	d802      	bhi.n	8003aa6 <UART_SetConfig+0x13a>
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d007      	beq.n	8003ab4 <UART_SetConfig+0x148>
 8003aa4:	e012      	b.n	8003acc <UART_SetConfig+0x160>
 8003aa6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003aaa:	d00c      	beq.n	8003ac6 <UART_SetConfig+0x15a>
 8003aac:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003ab0:	d003      	beq.n	8003aba <UART_SetConfig+0x14e>
 8003ab2:	e00b      	b.n	8003acc <UART_SetConfig+0x160>
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	77fb      	strb	r3, [r7, #31]
 8003ab8:	e060      	b.n	8003b7c <UART_SetConfig+0x210>
 8003aba:	2302      	movs	r3, #2
 8003abc:	77fb      	strb	r3, [r7, #31]
 8003abe:	e05d      	b.n	8003b7c <UART_SetConfig+0x210>
 8003ac0:	2304      	movs	r3, #4
 8003ac2:	77fb      	strb	r3, [r7, #31]
 8003ac4:	e05a      	b.n	8003b7c <UART_SetConfig+0x210>
 8003ac6:	2308      	movs	r3, #8
 8003ac8:	77fb      	strb	r3, [r7, #31]
 8003aca:	e057      	b.n	8003b7c <UART_SetConfig+0x210>
 8003acc:	2310      	movs	r3, #16
 8003ace:	77fb      	strb	r3, [r7, #31]
 8003ad0:	bf00      	nop
 8003ad2:	e053      	b.n	8003b7c <UART_SetConfig+0x210>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a61      	ldr	r2, [pc, #388]	; (8003c60 <UART_SetConfig+0x2f4>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d123      	bne.n	8003b26 <UART_SetConfig+0x1ba>
 8003ade:	4b5d      	ldr	r3, [pc, #372]	; (8003c54 <UART_SetConfig+0x2e8>)
 8003ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ae2:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003ae6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003aea:	d012      	beq.n	8003b12 <UART_SetConfig+0x1a6>
 8003aec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003af0:	d802      	bhi.n	8003af8 <UART_SetConfig+0x18c>
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d007      	beq.n	8003b06 <UART_SetConfig+0x19a>
 8003af6:	e012      	b.n	8003b1e <UART_SetConfig+0x1b2>
 8003af8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003afc:	d00c      	beq.n	8003b18 <UART_SetConfig+0x1ac>
 8003afe:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003b02:	d003      	beq.n	8003b0c <UART_SetConfig+0x1a0>
 8003b04:	e00b      	b.n	8003b1e <UART_SetConfig+0x1b2>
 8003b06:	2300      	movs	r3, #0
 8003b08:	77fb      	strb	r3, [r7, #31]
 8003b0a:	e037      	b.n	8003b7c <UART_SetConfig+0x210>
 8003b0c:	2302      	movs	r3, #2
 8003b0e:	77fb      	strb	r3, [r7, #31]
 8003b10:	e034      	b.n	8003b7c <UART_SetConfig+0x210>
 8003b12:	2304      	movs	r3, #4
 8003b14:	77fb      	strb	r3, [r7, #31]
 8003b16:	e031      	b.n	8003b7c <UART_SetConfig+0x210>
 8003b18:	2308      	movs	r3, #8
 8003b1a:	77fb      	strb	r3, [r7, #31]
 8003b1c:	e02e      	b.n	8003b7c <UART_SetConfig+0x210>
 8003b1e:	2310      	movs	r3, #16
 8003b20:	77fb      	strb	r3, [r7, #31]
 8003b22:	bf00      	nop
 8003b24:	e02a      	b.n	8003b7c <UART_SetConfig+0x210>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a4e      	ldr	r2, [pc, #312]	; (8003c64 <UART_SetConfig+0x2f8>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d123      	bne.n	8003b78 <UART_SetConfig+0x20c>
 8003b30:	4b48      	ldr	r3, [pc, #288]	; (8003c54 <UART_SetConfig+0x2e8>)
 8003b32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b34:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8003b38:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b3c:	d012      	beq.n	8003b64 <UART_SetConfig+0x1f8>
 8003b3e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b42:	d802      	bhi.n	8003b4a <UART_SetConfig+0x1de>
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d007      	beq.n	8003b58 <UART_SetConfig+0x1ec>
 8003b48:	e012      	b.n	8003b70 <UART_SetConfig+0x204>
 8003b4a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003b4e:	d00c      	beq.n	8003b6a <UART_SetConfig+0x1fe>
 8003b50:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003b54:	d003      	beq.n	8003b5e <UART_SetConfig+0x1f2>
 8003b56:	e00b      	b.n	8003b70 <UART_SetConfig+0x204>
 8003b58:	2300      	movs	r3, #0
 8003b5a:	77fb      	strb	r3, [r7, #31]
 8003b5c:	e00e      	b.n	8003b7c <UART_SetConfig+0x210>
 8003b5e:	2302      	movs	r3, #2
 8003b60:	77fb      	strb	r3, [r7, #31]
 8003b62:	e00b      	b.n	8003b7c <UART_SetConfig+0x210>
 8003b64:	2304      	movs	r3, #4
 8003b66:	77fb      	strb	r3, [r7, #31]
 8003b68:	e008      	b.n	8003b7c <UART_SetConfig+0x210>
 8003b6a:	2308      	movs	r3, #8
 8003b6c:	77fb      	strb	r3, [r7, #31]
 8003b6e:	e005      	b.n	8003b7c <UART_SetConfig+0x210>
 8003b70:	2310      	movs	r3, #16
 8003b72:	77fb      	strb	r3, [r7, #31]
 8003b74:	bf00      	nop
 8003b76:	e001      	b.n	8003b7c <UART_SetConfig+0x210>
 8003b78:	2310      	movs	r3, #16
 8003b7a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	69db      	ldr	r3, [r3, #28]
 8003b80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b84:	f040 8090 	bne.w	8003ca8 <UART_SetConfig+0x33c>
  {
    switch (clocksource)
 8003b88:	7ffb      	ldrb	r3, [r7, #31]
 8003b8a:	2b08      	cmp	r3, #8
 8003b8c:	d86c      	bhi.n	8003c68 <UART_SetConfig+0x2fc>
 8003b8e:	a201      	add	r2, pc, #4	; (adr r2, 8003b94 <UART_SetConfig+0x228>)
 8003b90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b94:	08003bb9 	.word	0x08003bb9
 8003b98:	08003bd9 	.word	0x08003bd9
 8003b9c:	08003bf9 	.word	0x08003bf9
 8003ba0:	08003c69 	.word	0x08003c69
 8003ba4:	08003c15 	.word	0x08003c15
 8003ba8:	08003c69 	.word	0x08003c69
 8003bac:	08003c69 	.word	0x08003c69
 8003bb0:	08003c69 	.word	0x08003c69
 8003bb4:	08003c35 	.word	0x08003c35
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003bb8:	f7ff faca 	bl	8003150 <HAL_RCC_GetPCLK1Freq>
 8003bbc:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	005a      	lsls	r2, r3, #1
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	085b      	lsrs	r3, r3, #1
 8003bc8:	441a      	add	r2, r3
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bd2:	b29b      	uxth	r3, r3
 8003bd4:	61bb      	str	r3, [r7, #24]
        break;
 8003bd6:	e04a      	b.n	8003c6e <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003bd8:	f7ff fadc 	bl	8003194 <HAL_RCC_GetPCLK2Freq>
 8003bdc:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	005a      	lsls	r2, r3, #1
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	085b      	lsrs	r3, r3, #1
 8003be8:	441a      	add	r2, r3
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bf2:	b29b      	uxth	r3, r3
 8003bf4:	61bb      	str	r3, [r7, #24]
        break;
 8003bf6:	e03a      	b.n	8003c6e <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	085b      	lsrs	r3, r3, #1
 8003bfe:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8003c02:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8003c06:	687a      	ldr	r2, [r7, #4]
 8003c08:	6852      	ldr	r2, [r2, #4]
 8003c0a:	fbb3 f3f2 	udiv	r3, r3, r2
 8003c0e:	b29b      	uxth	r3, r3
 8003c10:	61bb      	str	r3, [r7, #24]
        break;
 8003c12:	e02c      	b.n	8003c6e <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c14:	f7ff fa26 	bl	8003064 <HAL_RCC_GetSysClockFreq>
 8003c18:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	005a      	lsls	r2, r3, #1
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	085b      	lsrs	r3, r3, #1
 8003c24:	441a      	add	r2, r3
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c2e:	b29b      	uxth	r3, r3
 8003c30:	61bb      	str	r3, [r7, #24]
        break;
 8003c32:	e01c      	b.n	8003c6e <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	085b      	lsrs	r3, r3, #1
 8003c3a:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	61bb      	str	r3, [r7, #24]
        break;
 8003c4a:	e010      	b.n	8003c6e <UART_SetConfig+0x302>
 8003c4c:	efff69f3 	.word	0xefff69f3
 8003c50:	40013800 	.word	0x40013800
 8003c54:	40021000 	.word	0x40021000
 8003c58:	40004400 	.word	0x40004400
 8003c5c:	40004800 	.word	0x40004800
 8003c60:	40004c00 	.word	0x40004c00
 8003c64:	40005000 	.word	0x40005000
      default:
        ret = HAL_ERROR;
 8003c68:	2301      	movs	r3, #1
 8003c6a:	75fb      	strb	r3, [r7, #23]
        break;
 8003c6c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c6e:	69bb      	ldr	r3, [r7, #24]
 8003c70:	2b0f      	cmp	r3, #15
 8003c72:	d916      	bls.n	8003ca2 <UART_SetConfig+0x336>
 8003c74:	69bb      	ldr	r3, [r7, #24]
 8003c76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c7a:	d212      	bcs.n	8003ca2 <UART_SetConfig+0x336>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003c7c:	69bb      	ldr	r3, [r7, #24]
 8003c7e:	b29b      	uxth	r3, r3
 8003c80:	f023 030f 	bic.w	r3, r3, #15
 8003c84:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003c86:	69bb      	ldr	r3, [r7, #24]
 8003c88:	085b      	lsrs	r3, r3, #1
 8003c8a:	b29b      	uxth	r3, r3
 8003c8c:	f003 0307 	and.w	r3, r3, #7
 8003c90:	b29a      	uxth	r2, r3
 8003c92:	897b      	ldrh	r3, [r7, #10]
 8003c94:	4313      	orrs	r3, r2
 8003c96:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	897a      	ldrh	r2, [r7, #10]
 8003c9e:	60da      	str	r2, [r3, #12]
 8003ca0:	e072      	b.n	8003d88 <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	75fb      	strb	r3, [r7, #23]
 8003ca6:	e06f      	b.n	8003d88 <UART_SetConfig+0x41c>
    }
  }
  else
  {
    switch (clocksource)
 8003ca8:	7ffb      	ldrb	r3, [r7, #31]
 8003caa:	2b08      	cmp	r3, #8
 8003cac:	d85b      	bhi.n	8003d66 <UART_SetConfig+0x3fa>
 8003cae:	a201      	add	r2, pc, #4	; (adr r2, 8003cb4 <UART_SetConfig+0x348>)
 8003cb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cb4:	08003cd9 	.word	0x08003cd9
 8003cb8:	08003cf7 	.word	0x08003cf7
 8003cbc:	08003d15 	.word	0x08003d15
 8003cc0:	08003d67 	.word	0x08003d67
 8003cc4:	08003d31 	.word	0x08003d31
 8003cc8:	08003d67 	.word	0x08003d67
 8003ccc:	08003d67 	.word	0x08003d67
 8003cd0:	08003d67 	.word	0x08003d67
 8003cd4:	08003d4f 	.word	0x08003d4f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003cd8:	f7ff fa3a 	bl	8003150 <HAL_RCC_GetPCLK1Freq>
 8003cdc:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	085a      	lsrs	r2, r3, #1
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	441a      	add	r2, r3
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cf0:	b29b      	uxth	r3, r3
 8003cf2:	61bb      	str	r3, [r7, #24]
        break;
 8003cf4:	e03a      	b.n	8003d6c <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003cf6:	f7ff fa4d 	bl	8003194 <HAL_RCC_GetPCLK2Freq>
 8003cfa:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	085a      	lsrs	r2, r3, #1
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	441a      	add	r2, r3
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d0e:	b29b      	uxth	r3, r3
 8003d10:	61bb      	str	r3, [r7, #24]
        break;
 8003d12:	e02b      	b.n	8003d6c <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	085b      	lsrs	r3, r3, #1
 8003d1a:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8003d1e:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8003d22:	687a      	ldr	r2, [r7, #4]
 8003d24:	6852      	ldr	r2, [r2, #4]
 8003d26:	fbb3 f3f2 	udiv	r3, r3, r2
 8003d2a:	b29b      	uxth	r3, r3
 8003d2c:	61bb      	str	r3, [r7, #24]
        break;
 8003d2e:	e01d      	b.n	8003d6c <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d30:	f7ff f998 	bl	8003064 <HAL_RCC_GetSysClockFreq>
 8003d34:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	085a      	lsrs	r2, r3, #1
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	441a      	add	r2, r3
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d48:	b29b      	uxth	r3, r3
 8003d4a:	61bb      	str	r3, [r7, #24]
        break;
 8003d4c:	e00e      	b.n	8003d6c <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	085b      	lsrs	r3, r3, #1
 8003d54:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d60:	b29b      	uxth	r3, r3
 8003d62:	61bb      	str	r3, [r7, #24]
        break;
 8003d64:	e002      	b.n	8003d6c <UART_SetConfig+0x400>
      default:
        ret = HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	75fb      	strb	r3, [r7, #23]
        break;
 8003d6a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d6c:	69bb      	ldr	r3, [r7, #24]
 8003d6e:	2b0f      	cmp	r3, #15
 8003d70:	d908      	bls.n	8003d84 <UART_SetConfig+0x418>
 8003d72:	69bb      	ldr	r3, [r7, #24]
 8003d74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d78:	d204      	bcs.n	8003d84 <UART_SetConfig+0x418>
    {
      huart->Instance->BRR = usartdiv;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	69ba      	ldr	r2, [r7, #24]
 8003d80:	60da      	str	r2, [r3, #12]
 8003d82:	e001      	b.n	8003d88 <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 8003d84:	2301      	movs	r3, #1
 8003d86:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2200      	movs	r2, #0
 8003d92:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003d94:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	3720      	adds	r7, #32
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}
 8003d9e:	bf00      	nop

08003da0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dac:	f003 0301 	and.w	r3, r3, #1
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d00a      	beq.n	8003dca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	430a      	orrs	r2, r1
 8003dc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dce:	f003 0302 	and.w	r3, r3, #2
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d00a      	beq.n	8003dec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	430a      	orrs	r2, r1
 8003dea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003df0:	f003 0304 	and.w	r3, r3, #4
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d00a      	beq.n	8003e0e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	430a      	orrs	r2, r1
 8003e0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e12:	f003 0308 	and.w	r3, r3, #8
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d00a      	beq.n	8003e30 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	430a      	orrs	r2, r1
 8003e2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e34:	f003 0310 	and.w	r3, r3, #16
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d00a      	beq.n	8003e52 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	430a      	orrs	r2, r1
 8003e50:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e56:	f003 0320 	and.w	r3, r3, #32
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d00a      	beq.n	8003e74 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	689b      	ldr	r3, [r3, #8]
 8003e64:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	430a      	orrs	r2, r1
 8003e72:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d01a      	beq.n	8003eb6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	430a      	orrs	r2, r1
 8003e94:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e9a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e9e:	d10a      	bne.n	8003eb6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	430a      	orrs	r2, r1
 8003eb4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d00a      	beq.n	8003ed8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	430a      	orrs	r2, r1
 8003ed6:	605a      	str	r2, [r3, #4]
  }
}
 8003ed8:	bf00      	nop
 8003eda:	370c      	adds	r7, #12
 8003edc:	46bd      	mov	sp, r7
 8003ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee2:	4770      	bx	lr

08003ee4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b086      	sub	sp, #24
 8003ee8:	af02      	add	r7, sp, #8
 8003eea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003ef2:	f7fc fdad 	bl	8000a50 <HAL_GetTick>
 8003ef6:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f003 0308 	and.w	r3, r3, #8
 8003f02:	2b08      	cmp	r3, #8
 8003f04:	d10e      	bne.n	8003f24 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f06:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003f0a:	9300      	str	r3, [sp, #0]
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2200      	movs	r2, #0
 8003f10:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003f14:	6878      	ldr	r0, [r7, #4]
 8003f16:	f000 f82a 	bl	8003f6e <UART_WaitOnFlagUntilTimeout>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d001      	beq.n	8003f24 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003f20:	2303      	movs	r3, #3
 8003f22:	e020      	b.n	8003f66 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 0304 	and.w	r3, r3, #4
 8003f2e:	2b04      	cmp	r3, #4
 8003f30:	d10e      	bne.n	8003f50 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f32:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003f36:	9300      	str	r3, [sp, #0]
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003f40:	6878      	ldr	r0, [r7, #4]
 8003f42:	f000 f814 	bl	8003f6e <UART_WaitOnFlagUntilTimeout>
 8003f46:	4603      	mov	r3, r0
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d001      	beq.n	8003f50 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003f4c:	2303      	movs	r3, #3
 8003f4e:	e00a      	b.n	8003f66 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2220      	movs	r2, #32
 8003f54:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2220      	movs	r2, #32
 8003f5a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8003f64:	2300      	movs	r3, #0
}
 8003f66:	4618      	mov	r0, r3
 8003f68:	3710      	adds	r7, #16
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bd80      	pop	{r7, pc}

08003f6e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003f6e:	b580      	push	{r7, lr}
 8003f70:	b084      	sub	sp, #16
 8003f72:	af00      	add	r7, sp, #0
 8003f74:	60f8      	str	r0, [r7, #12]
 8003f76:	60b9      	str	r1, [r7, #8]
 8003f78:	603b      	str	r3, [r7, #0]
 8003f7a:	4613      	mov	r3, r2
 8003f7c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f7e:	e05d      	b.n	800403c <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f80:	69bb      	ldr	r3, [r7, #24]
 8003f82:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003f86:	d059      	beq.n	800403c <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f88:	f7fc fd62 	bl	8000a50 <HAL_GetTick>
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	1ad3      	subs	r3, r2, r3
 8003f92:	69ba      	ldr	r2, [r7, #24]
 8003f94:	429a      	cmp	r2, r3
 8003f96:	d302      	bcc.n	8003f9e <UART_WaitOnFlagUntilTimeout+0x30>
 8003f98:	69bb      	ldr	r3, [r7, #24]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d11b      	bne.n	8003fd6 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	681a      	ldr	r2, [r3, #0]
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003fac:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	689a      	ldr	r2, [r3, #8]
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f022 0201 	bic.w	r2, r2, #1
 8003fbc:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	2220      	movs	r2, #32
 8003fc2:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2220      	movs	r2, #32
 8003fc8:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8003fd2:	2303      	movs	r3, #3
 8003fd4:	e042      	b.n	800405c <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 0304 	and.w	r3, r3, #4
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d02b      	beq.n	800403c <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	69db      	ldr	r3, [r3, #28]
 8003fea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003fee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ff2:	d123      	bne.n	800403c <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003ffc:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800400c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	689a      	ldr	r2, [r3, #8]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f022 0201 	bic.w	r2, r2, #1
 800401c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2220      	movs	r2, #32
 8004022:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	2220      	movs	r2, #32
 8004028:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2220      	movs	r2, #32
 800402e:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2200      	movs	r2, #0
 8004034:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8004038:	2303      	movs	r3, #3
 800403a:	e00f      	b.n	800405c <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	69da      	ldr	r2, [r3, #28]
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	4013      	ands	r3, r2
 8004046:	68ba      	ldr	r2, [r7, #8]
 8004048:	429a      	cmp	r2, r3
 800404a:	bf0c      	ite	eq
 800404c:	2301      	moveq	r3, #1
 800404e:	2300      	movne	r3, #0
 8004050:	b2db      	uxtb	r3, r3
 8004052:	461a      	mov	r2, r3
 8004054:	79fb      	ldrb	r3, [r7, #7]
 8004056:	429a      	cmp	r2, r3
 8004058:	d092      	beq.n	8003f80 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800405a:	2300      	movs	r3, #0
}
 800405c:	4618      	mov	r0, r3
 800405e:	3710      	adds	r7, #16
 8004060:	46bd      	mov	sp, r7
 8004062:	bd80      	pop	{r7, pc}

08004064 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8004064:	b480      	push	{r7}
 8004066:	b083      	sub	sp, #12
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 800406c:	4b05      	ldr	r3, [pc, #20]	; (8004084 <LL_EXTI_EnableIT_0_31+0x20>)
 800406e:	681a      	ldr	r2, [r3, #0]
 8004070:	4904      	ldr	r1, [pc, #16]	; (8004084 <LL_EXTI_EnableIT_0_31+0x20>)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	4313      	orrs	r3, r2
 8004076:	600b      	str	r3, [r1, #0]
}
 8004078:	bf00      	nop
 800407a:	370c      	adds	r7, #12
 800407c:	46bd      	mov	sp, r7
 800407e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004082:	4770      	bx	lr
 8004084:	40010400 	.word	0x40010400

08004088 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8004088:	b480      	push	{r7}
 800408a:	b083      	sub	sp, #12
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8004090:	4b05      	ldr	r3, [pc, #20]	; (80040a8 <LL_EXTI_EnableIT_32_63+0x20>)
 8004092:	6a1a      	ldr	r2, [r3, #32]
 8004094:	4904      	ldr	r1, [pc, #16]	; (80040a8 <LL_EXTI_EnableIT_32_63+0x20>)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	4313      	orrs	r3, r2
 800409a:	620b      	str	r3, [r1, #32]
}
 800409c:	bf00      	nop
 800409e:	370c      	adds	r7, #12
 80040a0:	46bd      	mov	sp, r7
 80040a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a6:	4770      	bx	lr
 80040a8:	40010400 	.word	0x40010400

080040ac <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b083      	sub	sp, #12
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 80040b4:	4b06      	ldr	r3, [pc, #24]	; (80040d0 <LL_EXTI_DisableIT_0_31+0x24>)
 80040b6:	681a      	ldr	r2, [r3, #0]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	43db      	mvns	r3, r3
 80040bc:	4904      	ldr	r1, [pc, #16]	; (80040d0 <LL_EXTI_DisableIT_0_31+0x24>)
 80040be:	4013      	ands	r3, r2
 80040c0:	600b      	str	r3, [r1, #0]
}
 80040c2:	bf00      	nop
 80040c4:	370c      	adds	r7, #12
 80040c6:	46bd      	mov	sp, r7
 80040c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040cc:	4770      	bx	lr
 80040ce:	bf00      	nop
 80040d0:	40010400 	.word	0x40010400

080040d4 <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b083      	sub	sp, #12
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 80040dc:	4b06      	ldr	r3, [pc, #24]	; (80040f8 <LL_EXTI_DisableIT_32_63+0x24>)
 80040de:	6a1a      	ldr	r2, [r3, #32]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	43db      	mvns	r3, r3
 80040e4:	4904      	ldr	r1, [pc, #16]	; (80040f8 <LL_EXTI_DisableIT_32_63+0x24>)
 80040e6:	4013      	ands	r3, r2
 80040e8:	620b      	str	r3, [r1, #32]
}
 80040ea:	bf00      	nop
 80040ec:	370c      	adds	r7, #12
 80040ee:	46bd      	mov	sp, r7
 80040f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f4:	4770      	bx	lr
 80040f6:	bf00      	nop
 80040f8:	40010400 	.word	0x40010400

080040fc <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 80040fc:	b480      	push	{r7}
 80040fe:	b083      	sub	sp, #12
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8004104:	4b05      	ldr	r3, [pc, #20]	; (800411c <LL_EXTI_EnableEvent_0_31+0x20>)
 8004106:	685a      	ldr	r2, [r3, #4]
 8004108:	4904      	ldr	r1, [pc, #16]	; (800411c <LL_EXTI_EnableEvent_0_31+0x20>)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	4313      	orrs	r3, r2
 800410e:	604b      	str	r3, [r1, #4]

}
 8004110:	bf00      	nop
 8004112:	370c      	adds	r7, #12
 8004114:	46bd      	mov	sp, r7
 8004116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411a:	4770      	bx	lr
 800411c:	40010400 	.word	0x40010400

08004120 <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 8004120:	b480      	push	{r7}
 8004122:	b083      	sub	sp, #12
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8004128:	4b05      	ldr	r3, [pc, #20]	; (8004140 <LL_EXTI_EnableEvent_32_63+0x20>)
 800412a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800412c:	4904      	ldr	r1, [pc, #16]	; (8004140 <LL_EXTI_EnableEvent_32_63+0x20>)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	4313      	orrs	r3, r2
 8004132:	624b      	str	r3, [r1, #36]	; 0x24
}
 8004134:	bf00      	nop
 8004136:	370c      	adds	r7, #12
 8004138:	46bd      	mov	sp, r7
 800413a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413e:	4770      	bx	lr
 8004140:	40010400 	.word	0x40010400

08004144 <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8004144:	b480      	push	{r7}
 8004146:	b083      	sub	sp, #12
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 800414c:	4b06      	ldr	r3, [pc, #24]	; (8004168 <LL_EXTI_DisableEvent_0_31+0x24>)
 800414e:	685a      	ldr	r2, [r3, #4]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	43db      	mvns	r3, r3
 8004154:	4904      	ldr	r1, [pc, #16]	; (8004168 <LL_EXTI_DisableEvent_0_31+0x24>)
 8004156:	4013      	ands	r3, r2
 8004158:	604b      	str	r3, [r1, #4]
}
 800415a:	bf00      	nop
 800415c:	370c      	adds	r7, #12
 800415e:	46bd      	mov	sp, r7
 8004160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004164:	4770      	bx	lr
 8004166:	bf00      	nop
 8004168:	40010400 	.word	0x40010400

0800416c <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_39
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 800416c:	b480      	push	{r7}
 800416e:	b083      	sub	sp, #12
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8004174:	4b06      	ldr	r3, [pc, #24]	; (8004190 <LL_EXTI_DisableEvent_32_63+0x24>)
 8004176:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	43db      	mvns	r3, r3
 800417c:	4904      	ldr	r1, [pc, #16]	; (8004190 <LL_EXTI_DisableEvent_32_63+0x24>)
 800417e:	4013      	ands	r3, r2
 8004180:	624b      	str	r3, [r1, #36]	; 0x24
}
 8004182:	bf00      	nop
 8004184:	370c      	adds	r7, #12
 8004186:	46bd      	mov	sp, r7
 8004188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418c:	4770      	bx	lr
 800418e:	bf00      	nop
 8004190:	40010400 	.word	0x40010400

08004194 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8004194:	b480      	push	{r7}
 8004196:	b083      	sub	sp, #12
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 800419c:	4b05      	ldr	r3, [pc, #20]	; (80041b4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800419e:	689a      	ldr	r2, [r3, #8]
 80041a0:	4904      	ldr	r1, [pc, #16]	; (80041b4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	4313      	orrs	r3, r2
 80041a6:	608b      	str	r3, [r1, #8]

}
 80041a8:	bf00      	nop
 80041aa:	370c      	adds	r7, #12
 80041ac:	46bd      	mov	sp, r7
 80041ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b2:	4770      	bx	lr
 80041b4:	40010400 	.word	0x40010400

080041b8 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b083      	sub	sp, #12
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80041c0:	4b05      	ldr	r3, [pc, #20]	; (80041d8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80041c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80041c4:	4904      	ldr	r1, [pc, #16]	; (80041d8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	4313      	orrs	r3, r2
 80041ca:	628b      	str	r3, [r1, #40]	; 0x28
}
 80041cc:	bf00      	nop
 80041ce:	370c      	adds	r7, #12
 80041d0:	46bd      	mov	sp, r7
 80041d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d6:	4770      	bx	lr
 80041d8:	40010400 	.word	0x40010400

080041dc <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 80041dc:	b480      	push	{r7}
 80041de:	b083      	sub	sp, #12
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 80041e4:	4b06      	ldr	r3, [pc, #24]	; (8004200 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80041e6:	689a      	ldr	r2, [r3, #8]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	43db      	mvns	r3, r3
 80041ec:	4904      	ldr	r1, [pc, #16]	; (8004200 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80041ee:	4013      	ands	r3, r2
 80041f0:	608b      	str	r3, [r1, #8]

}
 80041f2:	bf00      	nop
 80041f4:	370c      	adds	r7, #12
 80041f6:	46bd      	mov	sp, r7
 80041f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fc:	4770      	bx	lr
 80041fe:	bf00      	nop
 8004200:	40010400 	.word	0x40010400

08004204 <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 8004204:	b480      	push	{r7}
 8004206:	b083      	sub	sp, #12
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 800420c:	4b06      	ldr	r3, [pc, #24]	; (8004228 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800420e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	43db      	mvns	r3, r3
 8004214:	4904      	ldr	r1, [pc, #16]	; (8004228 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8004216:	4013      	ands	r3, r2
 8004218:	628b      	str	r3, [r1, #40]	; 0x28
}
 800421a:	bf00      	nop
 800421c:	370c      	adds	r7, #12
 800421e:	46bd      	mov	sp, r7
 8004220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004224:	4770      	bx	lr
 8004226:	bf00      	nop
 8004228:	40010400 	.word	0x40010400

0800422c <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 800422c:	b480      	push	{r7}
 800422e:	b083      	sub	sp, #12
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8004234:	4b05      	ldr	r3, [pc, #20]	; (800424c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8004236:	68da      	ldr	r2, [r3, #12]
 8004238:	4904      	ldr	r1, [pc, #16]	; (800424c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	4313      	orrs	r3, r2
 800423e:	60cb      	str	r3, [r1, #12]
}
 8004240:	bf00      	nop
 8004242:	370c      	adds	r7, #12
 8004244:	46bd      	mov	sp, r7
 8004246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424a:	4770      	bx	lr
 800424c:	40010400 	.word	0x40010400

08004250 <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 8004250:	b480      	push	{r7}
 8004252:	b083      	sub	sp, #12
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8004258:	4b05      	ldr	r3, [pc, #20]	; (8004270 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800425a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800425c:	4904      	ldr	r1, [pc, #16]	; (8004270 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	4313      	orrs	r3, r2
 8004262:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8004264:	bf00      	nop
 8004266:	370c      	adds	r7, #12
 8004268:	46bd      	mov	sp, r7
 800426a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426e:	4770      	bx	lr
 8004270:	40010400 	.word	0x40010400

08004274 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8004274:	b480      	push	{r7}
 8004276:	b083      	sub	sp, #12
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 800427c:	4b06      	ldr	r3, [pc, #24]	; (8004298 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800427e:	68da      	ldr	r2, [r3, #12]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	43db      	mvns	r3, r3
 8004284:	4904      	ldr	r1, [pc, #16]	; (8004298 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8004286:	4013      	ands	r3, r2
 8004288:	60cb      	str	r3, [r1, #12]
}
 800428a:	bf00      	nop
 800428c:	370c      	adds	r7, #12
 800428e:	46bd      	mov	sp, r7
 8004290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004294:	4770      	bx	lr
 8004296:	bf00      	nop
 8004298:	40010400 	.word	0x40010400

0800429c <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 800429c:	b480      	push	{r7}
 800429e:	b083      	sub	sp, #12
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 80042a4:	4b06      	ldr	r3, [pc, #24]	; (80042c0 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 80042a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	43db      	mvns	r3, r3
 80042ac:	4904      	ldr	r1, [pc, #16]	; (80042c0 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 80042ae:	4013      	ands	r3, r2
 80042b0:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 80042b2:	bf00      	nop
 80042b4:	370c      	adds	r7, #12
 80042b6:	46bd      	mov	sp, r7
 80042b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042bc:	4770      	bx	lr
 80042be:	bf00      	nop
 80042c0:	40010400 	.word	0x40010400

080042c4 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b084      	sub	sp, #16
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 80042cc:	2300      	movs	r3, #0
 80042ce:	73fb      	strb	r3, [r7, #15]
#endif
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	7a1b      	ldrb	r3, [r3, #8]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	f000 80c2 	beq.w	800445e <LL_EXTI_Init+0x19a>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d05b      	beq.n	800439a <LL_EXTI_Init+0xd6>
    {
      switch (EXTI_InitStruct->Mode)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	7a5b      	ldrb	r3, [r3, #9]
 80042e6:	2b01      	cmp	r3, #1
 80042e8:	d00e      	beq.n	8004308 <LL_EXTI_Init+0x44>
 80042ea:	2b02      	cmp	r3, #2
 80042ec:	d017      	beq.n	800431e <LL_EXTI_Init+0x5a>
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d120      	bne.n	8004334 <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4618      	mov	r0, r3
 80042f8:	f7ff ff24 	bl	8004144 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4618      	mov	r0, r3
 8004302:	f7ff feaf 	bl	8004064 <LL_EXTI_EnableIT_0_31>
          break;
 8004306:	e018      	b.n	800433a <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4618      	mov	r0, r3
 800430e:	f7ff fecd 	bl	80040ac <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4618      	mov	r0, r3
 8004318:	f7ff fef0 	bl	80040fc <LL_EXTI_EnableEvent_0_31>
          break;
 800431c:	e00d      	b.n	800433a <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4618      	mov	r0, r3
 8004324:	f7ff fe9e 	bl	8004064 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4618      	mov	r0, r3
 800432e:	f7ff fee5 	bl	80040fc <LL_EXTI_EnableEvent_0_31>
          break;
 8004332:	e002      	b.n	800433a <LL_EXTI_Init+0x76>
        default:
          status = ERROR;
 8004334:	2301      	movs	r3, #1
 8004336:	73fb      	strb	r3, [r7, #15]
          break;
 8004338:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	7a9b      	ldrb	r3, [r3, #10]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d02b      	beq.n	800439a <LL_EXTI_Init+0xd6>
      {
        switch (EXTI_InitStruct->Trigger)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	7a9b      	ldrb	r3, [r3, #10]
 8004346:	2b02      	cmp	r3, #2
 8004348:	d00e      	beq.n	8004368 <LL_EXTI_Init+0xa4>
 800434a:	2b03      	cmp	r3, #3
 800434c:	d017      	beq.n	800437e <LL_EXTI_Init+0xba>
 800434e:	2b01      	cmp	r3, #1
 8004350:	d120      	bne.n	8004394 <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4618      	mov	r0, r3
 8004358:	f7ff ff8c 	bl	8004274 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4618      	mov	r0, r3
 8004362:	f7ff ff17 	bl	8004194 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8004366:	e019      	b.n	800439c <LL_EXTI_Init+0xd8>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4618      	mov	r0, r3
 800436e:	f7ff ff35 	bl	80041dc <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4618      	mov	r0, r3
 8004378:	f7ff ff58 	bl	800422c <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800437c:	e00e      	b.n	800439c <LL_EXTI_Init+0xd8>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4618      	mov	r0, r3
 8004384:	f7ff ff06 	bl	8004194 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4618      	mov	r0, r3
 800438e:	f7ff ff4d 	bl	800422c <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8004392:	e003      	b.n	800439c <LL_EXTI_Init+0xd8>
          default:
            status = ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	73fb      	strb	r3, [r7, #15]
            break;
 8004398:	e000      	b.n	800439c <LL_EXTI_Init+0xd8>
        }
      }
 800439a:	bf00      	nop
    }
#if defined(EXTI_32_63_SUPPORT)
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d071      	beq.n	8004488 <LL_EXTI_Init+0x1c4>
    {
      switch (EXTI_InitStruct->Mode)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	7a5b      	ldrb	r3, [r3, #9]
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	d00e      	beq.n	80043ca <LL_EXTI_Init+0x106>
 80043ac:	2b02      	cmp	r3, #2
 80043ae:	d017      	beq.n	80043e0 <LL_EXTI_Init+0x11c>
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d120      	bne.n	80043f6 <LL_EXTI_Init+0x132>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	4618      	mov	r0, r3
 80043ba:	f7ff fed7 	bl	800416c <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	4618      	mov	r0, r3
 80043c4:	f7ff fe60 	bl	8004088 <LL_EXTI_EnableIT_32_63>
          break;
 80043c8:	e018      	b.n	80043fc <LL_EXTI_Init+0x138>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	4618      	mov	r0, r3
 80043d0:	f7ff fe80 	bl	80040d4 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	4618      	mov	r0, r3
 80043da:	f7ff fea1 	bl	8004120 <LL_EXTI_EnableEvent_32_63>
          break;
 80043de:	e00d      	b.n	80043fc <LL_EXTI_Init+0x138>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	685b      	ldr	r3, [r3, #4]
 80043e4:	4618      	mov	r0, r3
 80043e6:	f7ff fe4f 	bl	8004088 <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	4618      	mov	r0, r3
 80043f0:	f7ff fe96 	bl	8004120 <LL_EXTI_EnableEvent_32_63>
          break;
 80043f4:	e002      	b.n	80043fc <LL_EXTI_Init+0x138>
        default:
          status = ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	73fb      	strb	r3, [r7, #15]
          break;
 80043fa:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	7a9b      	ldrb	r3, [r3, #10]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d041      	beq.n	8004488 <LL_EXTI_Init+0x1c4>
      {
        switch (EXTI_InitStruct->Trigger)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	7a9b      	ldrb	r3, [r3, #10]
 8004408:	2b02      	cmp	r3, #2
 800440a:	d00e      	beq.n	800442a <LL_EXTI_Init+0x166>
 800440c:	2b03      	cmp	r3, #3
 800440e:	d017      	beq.n	8004440 <LL_EXTI_Init+0x17c>
 8004410:	2b01      	cmp	r3, #1
 8004412:	d120      	bne.n	8004456 <LL_EXTI_Init+0x192>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	4618      	mov	r0, r3
 800441a:	f7ff ff3f 	bl	800429c <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	4618      	mov	r0, r3
 8004424:	f7ff fec8 	bl	80041b8 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 8004428:	e02f      	b.n	800448a <LL_EXTI_Init+0x1c6>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	4618      	mov	r0, r3
 8004430:	f7ff fee8 	bl	8004204 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	4618      	mov	r0, r3
 800443a:	f7ff ff09 	bl	8004250 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800443e:	e024      	b.n	800448a <LL_EXTI_Init+0x1c6>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	4618      	mov	r0, r3
 8004446:	f7ff feb7 	bl	80041b8 <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	685b      	ldr	r3, [r3, #4]
 800444e:	4618      	mov	r0, r3
 8004450:	f7ff fefe 	bl	8004250 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8004454:	e019      	b.n	800448a <LL_EXTI_Init+0x1c6>
          default:
            status = ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	73fb      	strb	r3, [r7, #15]
            break;
 800445a:	bf00      	nop
 800445c:	e015      	b.n	800448a <LL_EXTI_Init+0x1c6>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	4618      	mov	r0, r3
 8004464:	f7ff fe22 	bl	80040ac <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4618      	mov	r0, r3
 800446e:	f7ff fe69 	bl	8004144 <LL_EXTI_DisableEvent_0_31>
#if defined(EXTI_32_63_SUPPORT)
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	4618      	mov	r0, r3
 8004478:	f7ff fe2c 	bl	80040d4 <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	4618      	mov	r0, r3
 8004482:	f7ff fe73 	bl	800416c <LL_EXTI_DisableEvent_32_63>
 8004486:	e000      	b.n	800448a <LL_EXTI_Init+0x1c6>
      }
 8004488:	bf00      	nop
#endif
  }
  return status;
 800448a:	7bfb      	ldrb	r3, [r7, #15]
}
 800448c:	4618      	mov	r0, r3
 800448e:	3710      	adds	r7, #16
 8004490:	46bd      	mov	sp, r7
 8004492:	bd80      	pop	{r7, pc}

08004494 <LL_GPIO_SetPinMode>:
{
 8004494:	b480      	push	{r7}
 8004496:	b089      	sub	sp, #36	; 0x24
 8004498:	af00      	add	r7, sp, #0
 800449a:	60f8      	str	r0, [r7, #12]
 800449c:	60b9      	str	r1, [r7, #8]
 800449e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681a      	ldr	r2, [r3, #0]
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	fa93 f3a3 	rbit	r3, r3
 80044ae:	613b      	str	r3, [r7, #16]
  return result;
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	fab3 f383 	clz	r3, r3
 80044b6:	b2db      	uxtb	r3, r3
 80044b8:	005b      	lsls	r3, r3, #1
 80044ba:	2103      	movs	r1, #3
 80044bc:	fa01 f303 	lsl.w	r3, r1, r3
 80044c0:	43db      	mvns	r3, r3
 80044c2:	401a      	ands	r2, r3
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044c8:	69fb      	ldr	r3, [r7, #28]
 80044ca:	fa93 f3a3 	rbit	r3, r3
 80044ce:	61bb      	str	r3, [r7, #24]
  return result;
 80044d0:	69bb      	ldr	r3, [r7, #24]
 80044d2:	fab3 f383 	clz	r3, r3
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	005b      	lsls	r3, r3, #1
 80044da:	6879      	ldr	r1, [r7, #4]
 80044dc:	fa01 f303 	lsl.w	r3, r1, r3
 80044e0:	431a      	orrs	r2, r3
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	601a      	str	r2, [r3, #0]
}
 80044e6:	bf00      	nop
 80044e8:	3724      	adds	r7, #36	; 0x24
 80044ea:	46bd      	mov	sp, r7
 80044ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f0:	4770      	bx	lr

080044f2 <LL_GPIO_SetPinOutputType>:
{
 80044f2:	b480      	push	{r7}
 80044f4:	b085      	sub	sp, #20
 80044f6:	af00      	add	r7, sp, #0
 80044f8:	60f8      	str	r0, [r7, #12]
 80044fa:	60b9      	str	r1, [r7, #8]
 80044fc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	685a      	ldr	r2, [r3, #4]
 8004502:	68bb      	ldr	r3, [r7, #8]
 8004504:	43db      	mvns	r3, r3
 8004506:	401a      	ands	r2, r3
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	6879      	ldr	r1, [r7, #4]
 800450c:	fb01 f303 	mul.w	r3, r1, r3
 8004510:	431a      	orrs	r2, r3
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	605a      	str	r2, [r3, #4]
}
 8004516:	bf00      	nop
 8004518:	3714      	adds	r7, #20
 800451a:	46bd      	mov	sp, r7
 800451c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004520:	4770      	bx	lr

08004522 <LL_GPIO_SetPinSpeed>:
{
 8004522:	b480      	push	{r7}
 8004524:	b089      	sub	sp, #36	; 0x24
 8004526:	af00      	add	r7, sp, #0
 8004528:	60f8      	str	r0, [r7, #12]
 800452a:	60b9      	str	r1, [r7, #8]
 800452c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	689a      	ldr	r2, [r3, #8]
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	fa93 f3a3 	rbit	r3, r3
 800453c:	613b      	str	r3, [r7, #16]
  return result;
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	fab3 f383 	clz	r3, r3
 8004544:	b2db      	uxtb	r3, r3
 8004546:	005b      	lsls	r3, r3, #1
 8004548:	2103      	movs	r1, #3
 800454a:	fa01 f303 	lsl.w	r3, r1, r3
 800454e:	43db      	mvns	r3, r3
 8004550:	401a      	ands	r2, r3
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004556:	69fb      	ldr	r3, [r7, #28]
 8004558:	fa93 f3a3 	rbit	r3, r3
 800455c:	61bb      	str	r3, [r7, #24]
  return result;
 800455e:	69bb      	ldr	r3, [r7, #24]
 8004560:	fab3 f383 	clz	r3, r3
 8004564:	b2db      	uxtb	r3, r3
 8004566:	005b      	lsls	r3, r3, #1
 8004568:	6879      	ldr	r1, [r7, #4]
 800456a:	fa01 f303 	lsl.w	r3, r1, r3
 800456e:	431a      	orrs	r2, r3
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	609a      	str	r2, [r3, #8]
}
 8004574:	bf00      	nop
 8004576:	3724      	adds	r7, #36	; 0x24
 8004578:	46bd      	mov	sp, r7
 800457a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457e:	4770      	bx	lr

08004580 <LL_GPIO_SetPinPull>:
{
 8004580:	b480      	push	{r7}
 8004582:	b089      	sub	sp, #36	; 0x24
 8004584:	af00      	add	r7, sp, #0
 8004586:	60f8      	str	r0, [r7, #12]
 8004588:	60b9      	str	r1, [r7, #8]
 800458a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	68da      	ldr	r2, [r3, #12]
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	fa93 f3a3 	rbit	r3, r3
 800459a:	613b      	str	r3, [r7, #16]
  return result;
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	fab3 f383 	clz	r3, r3
 80045a2:	b2db      	uxtb	r3, r3
 80045a4:	005b      	lsls	r3, r3, #1
 80045a6:	2103      	movs	r1, #3
 80045a8:	fa01 f303 	lsl.w	r3, r1, r3
 80045ac:	43db      	mvns	r3, r3
 80045ae:	401a      	ands	r2, r3
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045b4:	69fb      	ldr	r3, [r7, #28]
 80045b6:	fa93 f3a3 	rbit	r3, r3
 80045ba:	61bb      	str	r3, [r7, #24]
  return result;
 80045bc:	69bb      	ldr	r3, [r7, #24]
 80045be:	fab3 f383 	clz	r3, r3
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	005b      	lsls	r3, r3, #1
 80045c6:	6879      	ldr	r1, [r7, #4]
 80045c8:	fa01 f303 	lsl.w	r3, r1, r3
 80045cc:	431a      	orrs	r2, r3
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	60da      	str	r2, [r3, #12]
}
 80045d2:	bf00      	nop
 80045d4:	3724      	adds	r7, #36	; 0x24
 80045d6:	46bd      	mov	sp, r7
 80045d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045dc:	4770      	bx	lr

080045de <LL_GPIO_SetAFPin_0_7>:
{
 80045de:	b480      	push	{r7}
 80045e0:	b089      	sub	sp, #36	; 0x24
 80045e2:	af00      	add	r7, sp, #0
 80045e4:	60f8      	str	r0, [r7, #12]
 80045e6:	60b9      	str	r1, [r7, #8]
 80045e8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	6a1a      	ldr	r2, [r3, #32]
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045f2:	697b      	ldr	r3, [r7, #20]
 80045f4:	fa93 f3a3 	rbit	r3, r3
 80045f8:	613b      	str	r3, [r7, #16]
  return result;
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	fab3 f383 	clz	r3, r3
 8004600:	b2db      	uxtb	r3, r3
 8004602:	009b      	lsls	r3, r3, #2
 8004604:	210f      	movs	r1, #15
 8004606:	fa01 f303 	lsl.w	r3, r1, r3
 800460a:	43db      	mvns	r3, r3
 800460c:	401a      	ands	r2, r3
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004612:	69fb      	ldr	r3, [r7, #28]
 8004614:	fa93 f3a3 	rbit	r3, r3
 8004618:	61bb      	str	r3, [r7, #24]
  return result;
 800461a:	69bb      	ldr	r3, [r7, #24]
 800461c:	fab3 f383 	clz	r3, r3
 8004620:	b2db      	uxtb	r3, r3
 8004622:	009b      	lsls	r3, r3, #2
 8004624:	6879      	ldr	r1, [r7, #4]
 8004626:	fa01 f303 	lsl.w	r3, r1, r3
 800462a:	431a      	orrs	r2, r3
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	621a      	str	r2, [r3, #32]
}
 8004630:	bf00      	nop
 8004632:	3724      	adds	r7, #36	; 0x24
 8004634:	46bd      	mov	sp, r7
 8004636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463a:	4770      	bx	lr

0800463c <LL_GPIO_SetAFPin_8_15>:
{
 800463c:	b480      	push	{r7}
 800463e:	b089      	sub	sp, #36	; 0x24
 8004640:	af00      	add	r7, sp, #0
 8004642:	60f8      	str	r0, [r7, #12]
 8004644:	60b9      	str	r1, [r7, #8]
 8004646:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	0a1b      	lsrs	r3, r3, #8
 8004650:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	fa93 f3a3 	rbit	r3, r3
 8004658:	613b      	str	r3, [r7, #16]
  return result;
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	fab3 f383 	clz	r3, r3
 8004660:	b2db      	uxtb	r3, r3
 8004662:	009b      	lsls	r3, r3, #2
 8004664:	210f      	movs	r1, #15
 8004666:	fa01 f303 	lsl.w	r3, r1, r3
 800466a:	43db      	mvns	r3, r3
 800466c:	401a      	ands	r2, r3
 800466e:	68bb      	ldr	r3, [r7, #8]
 8004670:	0a1b      	lsrs	r3, r3, #8
 8004672:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004674:	69fb      	ldr	r3, [r7, #28]
 8004676:	fa93 f3a3 	rbit	r3, r3
 800467a:	61bb      	str	r3, [r7, #24]
  return result;
 800467c:	69bb      	ldr	r3, [r7, #24]
 800467e:	fab3 f383 	clz	r3, r3
 8004682:	b2db      	uxtb	r3, r3
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	6879      	ldr	r1, [r7, #4]
 8004688:	fa01 f303 	lsl.w	r3, r1, r3
 800468c:	431a      	orrs	r2, r3
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	625a      	str	r2, [r3, #36]	; 0x24
}
 8004692:	bf00      	nop
 8004694:	3724      	adds	r7, #36	; 0x24
 8004696:	46bd      	mov	sp, r7
 8004698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469c:	4770      	bx	lr

0800469e <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800469e:	b580      	push	{r7, lr}
 80046a0:	b088      	sub	sp, #32
 80046a2:	af00      	add	r7, sp, #0
 80046a4:	6078      	str	r0, [r7, #4]
 80046a6:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	fa93 f3a3 	rbit	r3, r3
 80046b4:	613b      	str	r3, [r7, #16]
  return result;
 80046b6:	693b      	ldr	r3, [r7, #16]
 80046b8:	fab3 f383 	clz	r3, r3
 80046bc:	b2db      	uxtb	r3, r3
 80046be:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80046c0:	e049      	b.n	8004756 <LL_GPIO_Init+0xb8>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	2101      	movs	r1, #1
 80046c8:	69fb      	ldr	r3, [r7, #28]
 80046ca:	fa01 f303 	lsl.w	r3, r1, r3
 80046ce:	4013      	ands	r3, r2
 80046d0:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 80046d2:	69bb      	ldr	r3, [r7, #24]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d03b      	beq.n	8004750 <LL_GPIO_Init+0xb2>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	461a      	mov	r2, r3
 80046de:	69b9      	ldr	r1, [r7, #24]
 80046e0:	6878      	ldr	r0, [r7, #4]
 80046e2:	f7ff fed7 	bl	8004494 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	2b01      	cmp	r3, #1
 80046ec:	d003      	beq.n	80046f6 <LL_GPIO_Init+0x58>
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	685b      	ldr	r3, [r3, #4]
 80046f2:	2b02      	cmp	r3, #2
 80046f4:	d106      	bne.n	8004704 <LL_GPIO_Init+0x66>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	689b      	ldr	r3, [r3, #8]
 80046fa:	461a      	mov	r2, r3
 80046fc:	69b9      	ldr	r1, [r7, #24]
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	f7ff ff0f 	bl	8004522 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	691b      	ldr	r3, [r3, #16]
 8004708:	461a      	mov	r2, r3
 800470a:	69b9      	ldr	r1, [r7, #24]
 800470c:	6878      	ldr	r0, [r7, #4]
 800470e:	f7ff ff37 	bl	8004580 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	2b02      	cmp	r3, #2
 8004718:	d11a      	bne.n	8004750 <LL_GPIO_Init+0xb2>
 800471a:	69bb      	ldr	r3, [r7, #24]
 800471c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	fa93 f3a3 	rbit	r3, r3
 8004724:	60bb      	str	r3, [r7, #8]
  return result;
 8004726:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8004728:	fab3 f383 	clz	r3, r3
 800472c:	b2db      	uxtb	r3, r3
 800472e:	2b07      	cmp	r3, #7
 8004730:	d807      	bhi.n	8004742 <LL_GPIO_Init+0xa4>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	695b      	ldr	r3, [r3, #20]
 8004736:	461a      	mov	r2, r3
 8004738:	69b9      	ldr	r1, [r7, #24]
 800473a:	6878      	ldr	r0, [r7, #4]
 800473c:	f7ff ff4f 	bl	80045de <LL_GPIO_SetAFPin_0_7>
 8004740:	e006      	b.n	8004750 <LL_GPIO_Init+0xb2>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	695b      	ldr	r3, [r3, #20]
 8004746:	461a      	mov	r2, r3
 8004748:	69b9      	ldr	r1, [r7, #24]
 800474a:	6878      	ldr	r0, [r7, #4]
 800474c:	f7ff ff76 	bl	800463c <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8004750:	69fb      	ldr	r3, [r7, #28]
 8004752:	3301      	adds	r3, #1
 8004754:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	681a      	ldr	r2, [r3, #0]
 800475a:	69fb      	ldr	r3, [r7, #28]
 800475c:	fa22 f303 	lsr.w	r3, r2, r3
 8004760:	2b00      	cmp	r3, #0
 8004762:	d1ae      	bne.n	80046c2 <LL_GPIO_Init+0x24>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	2b01      	cmp	r3, #1
 800476a:	d003      	beq.n	8004774 <LL_GPIO_Init+0xd6>
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	2b02      	cmp	r3, #2
 8004772:	d107      	bne.n	8004784 <LL_GPIO_Init+0xe6>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	6819      	ldr	r1, [r3, #0]
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	68db      	ldr	r3, [r3, #12]
 800477c:	461a      	mov	r2, r3
 800477e:	6878      	ldr	r0, [r7, #4]
 8004780:	f7ff feb7 	bl	80044f2 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8004784:	2300      	movs	r3, #0
}
 8004786:	4618      	mov	r0, r3
 8004788:	3720      	adds	r7, #32
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}
	...

08004790 <__libc_init_array>:
 8004790:	b570      	push	{r4, r5, r6, lr}
 8004792:	4e0d      	ldr	r6, [pc, #52]	; (80047c8 <__libc_init_array+0x38>)
 8004794:	4c0d      	ldr	r4, [pc, #52]	; (80047cc <__libc_init_array+0x3c>)
 8004796:	1ba4      	subs	r4, r4, r6
 8004798:	10a4      	asrs	r4, r4, #2
 800479a:	2500      	movs	r5, #0
 800479c:	42a5      	cmp	r5, r4
 800479e:	d109      	bne.n	80047b4 <__libc_init_array+0x24>
 80047a0:	4e0b      	ldr	r6, [pc, #44]	; (80047d0 <__libc_init_array+0x40>)
 80047a2:	4c0c      	ldr	r4, [pc, #48]	; (80047d4 <__libc_init_array+0x44>)
 80047a4:	f000 f820 	bl	80047e8 <_init>
 80047a8:	1ba4      	subs	r4, r4, r6
 80047aa:	10a4      	asrs	r4, r4, #2
 80047ac:	2500      	movs	r5, #0
 80047ae:	42a5      	cmp	r5, r4
 80047b0:	d105      	bne.n	80047be <__libc_init_array+0x2e>
 80047b2:	bd70      	pop	{r4, r5, r6, pc}
 80047b4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80047b8:	4798      	blx	r3
 80047ba:	3501      	adds	r5, #1
 80047bc:	e7ee      	b.n	800479c <__libc_init_array+0xc>
 80047be:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80047c2:	4798      	blx	r3
 80047c4:	3501      	adds	r5, #1
 80047c6:	e7f2      	b.n	80047ae <__libc_init_array+0x1e>
 80047c8:	08004838 	.word	0x08004838
 80047cc:	08004838 	.word	0x08004838
 80047d0:	08004838 	.word	0x08004838
 80047d4:	0800483c 	.word	0x0800483c

080047d8 <memset>:
 80047d8:	4402      	add	r2, r0
 80047da:	4603      	mov	r3, r0
 80047dc:	4293      	cmp	r3, r2
 80047de:	d100      	bne.n	80047e2 <memset+0xa>
 80047e0:	4770      	bx	lr
 80047e2:	f803 1b01 	strb.w	r1, [r3], #1
 80047e6:	e7f9      	b.n	80047dc <memset+0x4>

080047e8 <_init>:
 80047e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047ea:	bf00      	nop
 80047ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047ee:	bc08      	pop	{r3}
 80047f0:	469e      	mov	lr, r3
 80047f2:	4770      	bx	lr

080047f4 <_fini>:
 80047f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047f6:	bf00      	nop
 80047f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047fa:	bc08      	pop	{r3}
 80047fc:	469e      	mov	lr, r3
 80047fe:	4770      	bx	lr
