[connectivity]
sp=harris_2_opt_accel_1.harris_2_update_0_write_pipe0:DDR[0]
sp=harris_2_opt_accel_1.img_update_0_read_pipe0:DDR[1]
