 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : UART_RX
Version: K-2015.06
Date   : Tue Dec 13 02:41:11 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: PAR_EN (input port clocked by CLK)
  Endpoint: data_valid (output port clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 f
  PAR_EN (in)                              0.11      20.11 f
  U1/Y (BUFX4M)                            0.38      20.49 f
  U_FSM/PAR_EN (FSM)                       0.00      20.49 f
  U_FSM/U8/Y (AOI211X2M)                   0.98      21.46 r
  U_FSM/U7/Y (CLKBUFX32M)                  1.08      22.54 r
  U_FSM/data_valid (FSM)                   0.00      22.54 r
  data_valid (out)                         0.00      22.54 r
  data arrival time                                  22.54

  clock CLK (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.25      99.75
  output external delay                  -20.00      79.75
  data required time                                 79.75
  -----------------------------------------------------------
  data required time                                 79.75
  data arrival time                                 -22.54
  -----------------------------------------------------------
  slack (MET)                                        57.21


  Startpoint: Prescale[2]
              (input port clocked by CLK)
  Endpoint: U_edge_bit_counter/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[2] (in)                                        0.18      20.18 r
  U3/Y (BUFX4M)                                           0.58      20.75 r
  U_edge_bit_counter/Prescale[2] (edge_bit_counter)       0.00      20.75 r
  U_edge_bit_counter/U35/Y (XNOR2X1M)                     0.61      21.37 r
  U_edge_bit_counter/U37/Y (CLKNAND2X2M)                  0.65      22.02 f
  U_edge_bit_counter/U4/Y (NOR4X4M)                       0.68      22.69 r
  U_edge_bit_counter/U11/Y (NAND2X3M)                     0.86      23.56 f
  U_edge_bit_counter/U5/Y (AOI21X2M)                      1.04      24.60 r
  U_edge_bit_counter/U6/Y (INVX2M)                        0.67      25.27 f
  U_edge_bit_counter/U13/Y (AOI21X2M)                     0.95      26.22 r
  U_edge_bit_counter/U21/Y (OAI21X2M)                     0.66      26.87 f
  U_edge_bit_counter/U26/Y (AOI32X1M)                     0.81      27.69 r
  U_edge_bit_counter/U25/Y (INVX2M)                       0.31      28.00 f
  U_edge_bit_counter/bit_cnt_reg[2]/D (DFFRQX4M)          0.00      28.00 f
  data arrival time                                                 28.00

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U_edge_bit_counter/bit_cnt_reg[2]/CK (DFFRQX4M)         0.00      99.75 r
  library setup time                                     -0.19      99.56
  data required time                                                99.56
  --------------------------------------------------------------------------
  data required time                                                99.56
  data arrival time                                                -28.00
  --------------------------------------------------------------------------
  slack (MET)                                                       71.56


  Startpoint: Prescale[2]
              (input port clocked by CLK)
  Endpoint: U_edge_bit_counter/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[2] (in)                                        0.18      20.18 r
  U3/Y (BUFX4M)                                           0.58      20.75 r
  U_edge_bit_counter/Prescale[2] (edge_bit_counter)       0.00      20.75 r
  U_edge_bit_counter/U35/Y (XNOR2X1M)                     0.61      21.37 r
  U_edge_bit_counter/U37/Y (CLKNAND2X2M)                  0.65      22.02 f
  U_edge_bit_counter/U4/Y (NOR4X4M)                       0.68      22.69 r
  U_edge_bit_counter/U11/Y (NAND2X3M)                     0.86      23.56 f
  U_edge_bit_counter/U5/Y (AOI21X2M)                      1.04      24.60 r
  U_edge_bit_counter/U6/Y (INVX2M)                        0.67      25.27 f
  U_edge_bit_counter/U13/Y (AOI21X2M)                     0.95      26.22 r
  U_edge_bit_counter/U21/Y (OAI21X2M)                     0.66      26.87 f
  U_edge_bit_counter/U24/Y (AOI21X2M)                     0.61      27.48 r
  U_edge_bit_counter/U23/Y (OAI21X2M)                     0.34      27.82 f
  U_edge_bit_counter/bit_cnt_reg[3]/D (DFFRX2M)           0.00      27.82 f
  data arrival time                                                 27.82

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U_edge_bit_counter/bit_cnt_reg[3]/CK (DFFRX2M)          0.00      99.75 r
  library setup time                                     -0.19      99.56
  data required time                                                99.56
  --------------------------------------------------------------------------
  data required time                                                99.56
  data arrival time                                                -27.82
  --------------------------------------------------------------------------
  slack (MET)                                                       71.74


  Startpoint: Prescale[1]
              (input port clocked by CLK)
  Endpoint: U_data_sampling/samp1_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[1] (in)                                        0.18      20.18 r
  U2/Y (BUFX4M)                                           0.67      20.84 r
  U_data_sampling/Prescale[1] (data_sampling)             0.00      20.84 r
  U_data_sampling/U9/Y (OR2X2M)                           0.72      21.57 r
  U_data_sampling/U7/Y (OR2X2M)                           0.70      22.27 r
  U_data_sampling/U6/Y (NOR2X2M)                          0.45      22.71 f
  U_data_sampling/U31/Y (AO21XLM)                         0.67      23.38 f
  U_data_sampling/U33/Y (XNOR2X1M)                        0.61      23.99 r
  U_data_sampling/U34/Y (CLKNAND2X2M)                     0.60      24.59 f
  U_data_sampling/U5/Y (NOR4X4M)                          0.81      25.40 r
  U_data_sampling/U16/Y (NAND2X1M)                        0.86      26.26 f
  U_data_sampling/U15/Y (OAI2BB2X1M)                      0.76      27.02 f
  U_data_sampling/samp1_reg/D (DFFQX2M)                   0.00      27.02 f
  data arrival time                                                 27.02

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U_data_sampling/samp1_reg/CK (DFFQX2M)                  0.00      99.75 r
  library setup time                                     -0.27      99.48
  data required time                                                99.48
  --------------------------------------------------------------------------
  data required time                                                99.48
  data arrival time                                                -27.02
  --------------------------------------------------------------------------
  slack (MET)                                                       72.46


  Startpoint: Prescale[2]
              (input port clocked by CLK)
  Endpoint: U_edge_bit_counter/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[2] (in)                                        0.18      20.18 r
  U3/Y (BUFX4M)                                           0.58      20.75 r
  U_edge_bit_counter/Prescale[2] (edge_bit_counter)       0.00      20.75 r
  U_edge_bit_counter/U35/Y (XNOR2X1M)                     0.61      21.37 r
  U_edge_bit_counter/U37/Y (CLKNAND2X2M)                  0.65      22.02 f
  U_edge_bit_counter/U4/Y (NOR4X4M)                       0.68      22.69 r
  U_edge_bit_counter/U11/Y (NAND2X3M)                     0.86      23.56 f
  U_edge_bit_counter/U5/Y (AOI21X2M)                      1.04      24.60 r
  U_edge_bit_counter/U6/Y (INVX2M)                        0.67      25.27 f
  U_edge_bit_counter/U13/Y (AOI21X2M)                     0.95      26.22 r
  U_edge_bit_counter/U22/Y (OAI2BB2X1M)                   0.55      26.77 f
  U_edge_bit_counter/bit_cnt_reg[1]/D (DFFRX4M)           0.00      26.77 f
  data arrival time                                                 26.77

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U_edge_bit_counter/bit_cnt_reg[1]/CK (DFFRX4M)          0.00      99.75 r
  library setup time                                     -0.24      99.51
  data required time                                                99.51
  --------------------------------------------------------------------------
  data required time                                                99.51
  data arrival time                                                -26.77
  --------------------------------------------------------------------------
  slack (MET)                                                       72.74


  Startpoint: Prescale[1]
              (input port clocked by CLK)
  Endpoint: U_data_sampling/samp3_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[1] (in)                                        0.18      20.18 r
  U2/Y (BUFX4M)                                           0.67      20.84 r
  U_data_sampling/Prescale[1] (data_sampling)             0.00      20.84 r
  U_data_sampling/U9/Y (OR2X2M)                           0.72      21.57 r
  U_data_sampling/U7/Y (OR2X2M)                           0.70      22.27 r
  U_data_sampling/U6/Y (NOR2X2M)                          0.45      22.71 f
  U_data_sampling/U31/Y (AO21XLM)                         0.67      23.38 f
  U_data_sampling/U33/Y (XNOR2X1M)                        0.61      23.99 r
  U_data_sampling/U34/Y (CLKNAND2X2M)                     0.60      24.59 f
  U_data_sampling/U5/Y (NOR4X4M)                          0.81      25.40 r
  U_data_sampling/U18/Y (NAND4BX2M)                       0.55      25.95 r
  U_data_sampling/U17/Y (OAI2BB2X1M)                      0.47      26.42 f
  U_data_sampling/samp3_reg/D (DFFQX2M)                   0.00      26.42 f
  data arrival time                                                 26.42

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U_data_sampling/samp3_reg/CK (DFFQX2M)                  0.00      99.75 r
  library setup time                                     -0.26      99.49
  data required time                                                99.49
  --------------------------------------------------------------------------
  data required time                                                99.49
  data arrival time                                                -26.42
  --------------------------------------------------------------------------
  slack (MET)                                                       73.07


  Startpoint: Prescale[2]
              (input port clocked by CLK)
  Endpoint: U_edge_bit_counter/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[2] (in)                                        0.18      20.18 r
  U3/Y (BUFX4M)                                           0.58      20.75 r
  U_edge_bit_counter/Prescale[2] (edge_bit_counter)       0.00      20.75 r
  U_edge_bit_counter/U35/Y (XNOR2X1M)                     0.61      21.37 r
  U_edge_bit_counter/U37/Y (CLKNAND2X2M)                  0.65      22.02 f
  U_edge_bit_counter/U4/Y (NOR4X4M)                       0.68      22.69 r
  U_edge_bit_counter/U11/Y (NAND2X3M)                     0.86      23.56 f
  U_edge_bit_counter/U5/Y (AOI21X2M)                      1.04      24.60 r
  U_edge_bit_counter/U6/Y (INVX2M)                        0.67      25.27 f
  U_edge_bit_counter/U20/Y (OAI32X2M)                     0.89      26.16 r
  U_edge_bit_counter/bit_cnt_reg[0]/D (DFFRQX4M)          0.00      26.16 r
  data arrival time                                                 26.16

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U_edge_bit_counter/bit_cnt_reg[0]/CK (DFFRQX4M)         0.00      99.75 r
  library setup time                                     -0.44      99.31
  data required time                                                99.31
  --------------------------------------------------------------------------
  data required time                                                99.31
  data arrival time                                                -26.16
  --------------------------------------------------------------------------
  slack (MET)                                                       73.16


  Startpoint: Prescale[1]
              (input port clocked by CLK)
  Endpoint: U_data_sampling/samp2_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[1] (in)                                        0.18      20.18 r
  U2/Y (BUFX4M)                                           0.67      20.84 r
  U_data_sampling/Prescale[1] (data_sampling)             0.00      20.84 r
  U_data_sampling/U9/Y (OR2X2M)                           0.72      21.57 r
  U_data_sampling/U7/Y (OR2X2M)                           0.70      22.27 r
  U_data_sampling/U6/Y (NOR2X2M)                          0.45      22.71 f
  U_data_sampling/U31/Y (AO21XLM)                         0.67      23.38 f
  U_data_sampling/U33/Y (XNOR2X1M)                        0.61      23.99 r
  U_data_sampling/U34/Y (CLKNAND2X2M)                     0.60      24.59 f
  U_data_sampling/U5/Y (NOR4X4M)                          0.81      25.40 r
  U_data_sampling/U4/Y (NOR3X2M)                          0.34      25.74 f
  U_data_sampling/samp2_reg/E (EDFFHQX1M)                 0.00      25.74 f
  data arrival time                                                 25.74

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U_data_sampling/samp2_reg/CK (EDFFHQX1M)                0.00      99.75 r
  library setup time                                     -0.41      99.34
  data required time                                                99.34
  --------------------------------------------------------------------------
  data required time                                                99.34
  data arrival time                                                -25.74
  --------------------------------------------------------------------------
  slack (MET)                                                       73.60


  Startpoint: Prescale[2]
              (input port clocked by CLK)
  Endpoint: U_edge_bit_counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[2] (in)                                        0.18      20.18 r
  U3/Y (BUFX4M)                                           0.58      20.75 r
  U_edge_bit_counter/Prescale[2] (edge_bit_counter)       0.00      20.75 r
  U_edge_bit_counter/U35/Y (XNOR2X1M)                     0.61      21.37 r
  U_edge_bit_counter/U37/Y (CLKNAND2X2M)                  0.65      22.02 f
  U_edge_bit_counter/U4/Y (NOR4X4M)                       0.68      22.69 r
  U_edge_bit_counter/U11/Y (NAND2X3M)                     0.86      23.56 f
  U_edge_bit_counter/U9/Y (INVX2M)                        0.85      24.40 r
  U_edge_bit_counter/U16/Y (AOI21X2M)                     0.30      24.70 f
  U_edge_bit_counter/U15/Y (OAI22X1M)                     0.77      25.46 r
  U_edge_bit_counter/edge_cnt_reg[0]/D (DFFRX4M)          0.00      25.46 r
  data arrival time                                                 25.46

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U_edge_bit_counter/edge_cnt_reg[0]/CK (DFFRX4M)         0.00      99.75 r
  library setup time                                     -0.35      99.40
  data required time                                                99.40
  --------------------------------------------------------------------------
  data required time                                                99.40
  data arrival time                                                -25.46
  --------------------------------------------------------------------------
  slack (MET)                                                       73.93


  Startpoint: Prescale[2]
              (input port clocked by CLK)
  Endpoint: U_edge_bit_counter/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  Prescale[2] (in)                                        0.18      20.18 r
  U3/Y (BUFX4M)                                           0.58      20.75 r
  U_edge_bit_counter/Prescale[2] (edge_bit_counter)       0.00      20.75 r
  U_edge_bit_counter/U35/Y (XNOR2X1M)                     0.61      21.37 r
  U_edge_bit_counter/U37/Y (CLKNAND2X2M)                  0.65      22.02 f
  U_edge_bit_counter/U4/Y (NOR4X4M)                       0.68      22.69 r
  U_edge_bit_counter/U14/Y (NOR2X6M)                      0.42      23.12 f
  U_edge_bit_counter/U8/Y (AOI2B1X2M)                     0.84      23.96 r
  U_edge_bit_counter/U29/Y (AOI21BX2M)                    0.38      24.34 r
  U_edge_bit_counter/U27/Y (OAI32X2M)                     0.27      24.61 f
  U_edge_bit_counter/edge_cnt_reg[3]/D (DFFRX4M)          0.00      24.61 f
  data arrival time                                                 24.61

  clock CLK (rise edge)                                 100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U_edge_bit_counter/edge_cnt_reg[3]/CK (DFFRX4M)         0.00      99.75 r
  library setup time                                     -0.20      99.55
  data required time                                                99.55
  --------------------------------------------------------------------------
  data required time                                                99.55
  data arrival time                                                -24.61
  --------------------------------------------------------------------------
  slack (MET)                                                       74.94


1
