$date
	Mon Nov  6 23:20:50 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_2x1_tb $end
$var wire 1 ! c_tb $end
$var reg 1 " a_tb $end
$var reg 1 # b_tb $end
$var reg 1 $ sel_tb $end
$scope module DUT $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ sel $end
$var reg 1 ! c $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
1#
0"
0!
$end
#10
1!
1$
#20
0!
0#
#30
0$
#40
1!
1"
#1000
