/**
 * @file KI7416_reg.h
 * @brief This header file defines MEMC lib exported apis and data type.
 * @date 2016/10/9
 * @version V60
 * @svn 1991
 * @author Lixiangjun
 * @par Register Define V60 - Copyright (C) 2014 Real-Image Co. LTD
 * @par History:
*/

/* This file is auto generated. Do not edit. Date: 2016/10/9 14:40:56 */

#ifndef _REG_KI7416_HEADER_
#define _REG_KI7416_HEADER_


#define KIWI_REG(name) name##_ADDR,name##_BITSTART,name##_BITEND


#define FRC_TOP__kmc_top__reg_top_patt_htotal_ADDR 0x00000000
#define FRC_TOP__kmc_top__reg_top_patt_htotal_BITSTART 0
#define FRC_TOP__kmc_top__reg_top_patt_htotal_BITEND 15

#define FRC_TOP__kmc_top__reg_top_patt_vtotal_ADDR 0x00000000
#define FRC_TOP__kmc_top__reg_top_patt_vtotal_BITSTART 16
#define FRC_TOP__kmc_top__reg_top_patt_vtotal_BITEND 31

#define FRC_TOP__kmc_top__reg_top_patt_hact_ADDR 0x00000004
#define FRC_TOP__kmc_top__reg_top_patt_hact_BITSTART 0
#define FRC_TOP__kmc_top__reg_top_patt_hact_BITEND 15

#define FRC_TOP__kmc_top__reg_top_patt_vact_ADDR 0x00000004
#define FRC_TOP__kmc_top__reg_top_patt_vact_BITSTART 16
#define FRC_TOP__kmc_top__reg_top_patt_vact_BITEND 31

#define FRC_TOP__kmc_top__reg_top_patt_hs_width_ADDR 0x00000008
#define FRC_TOP__kmc_top__reg_top_patt_hs_width_BITSTART 0
#define FRC_TOP__kmc_top__reg_top_patt_hs_width_BITEND 7

#define FRC_TOP__kmc_top__reg_top_patt_vs_width_ADDR 0x00000008
#define FRC_TOP__kmc_top__reg_top_patt_vs_width_BITSTART 8
#define FRC_TOP__kmc_top__reg_top_patt_vs_width_BITEND 15

#define FRC_TOP__kmc_top__reg_top_patt_hs_bporch_ADDR 0x00000008
#define FRC_TOP__kmc_top__reg_top_patt_hs_bporch_BITSTART 16
#define FRC_TOP__kmc_top__reg_top_patt_hs_bporch_BITEND 23

#define FRC_TOP__kmc_top__reg_top_patt_vs_bporch_ADDR 0x00000008
#define FRC_TOP__kmc_top__reg_top_patt_vs_bporch_BITSTART 24
#define FRC_TOP__kmc_top__reg_top_patt_vs_bporch_BITEND 31

#define FRC_TOP__kmc_top__reg_top_patt_enable_ADDR 0x0000000C
#define FRC_TOP__kmc_top__reg_top_patt_enable_BITSTART 0
#define FRC_TOP__kmc_top__reg_top_patt_enable_BITEND 0

#define FRC_TOP__kmc_top__reg_top_patt_slf_gen_ADDR 0x0000000C
#define FRC_TOP__kmc_top__reg_top_patt_slf_gen_BITSTART 1
#define FRC_TOP__kmc_top__reg_top_patt_slf_gen_BITEND 1

#define FRC_TOP__kmc_top__reg_top_hv_measure_ADDR 0x0000000C
#define FRC_TOP__kmc_top__reg_top_hv_measure_BITSTART 2
#define FRC_TOP__kmc_top__reg_top_hv_measure_BITEND 2

#define FRC_TOP__kmc_top__reg_top_patt_mode_ADDR 0x0000000C
#define FRC_TOP__kmc_top__reg_top_patt_mode_BITSTART 3
#define FRC_TOP__kmc_top__reg_top_patt_mode_BITEND 6

#define FRC_TOP__kmc_top__reg_top_patt_0e_grid_ADDR 0x0000000C
#define FRC_TOP__kmc_top__reg_top_patt_0e_grid_BITSTART 7
#define FRC_TOP__kmc_top__reg_top_patt_0e_grid_BITEND 14

#define FRC_TOP__kmc_top__reg_top_patt_0f_region_ADDR 0x0000000C
#define FRC_TOP__kmc_top__reg_top_patt_0f_region_BITSTART 15
#define FRC_TOP__kmc_top__reg_top_patt_0f_region_BITEND 26

#define FRC_TOP__kmc_top__reg_top_mon_sel_ADDR 0x0000000C
#define FRC_TOP__kmc_top__reg_top_mon_sel_BITSTART 27
#define FRC_TOP__kmc_top__reg_top_mon_sel_BITEND 31

#define FRC_TOP__kmc_top__reg_top_patt_lupdn_rgb_ADDR 0x00000010
#define FRC_TOP__kmc_top__reg_top_patt_lupdn_rgb_BITSTART 0
#define FRC_TOP__kmc_top__reg_top_patt_lupdn_rgb_BITEND 11

#define FRC_TOP__kmc_top__reg_top_patt_R_mask_ADDR 0x00000010
#define FRC_TOP__kmc_top__reg_top_patt_R_mask_BITSTART 12
#define FRC_TOP__kmc_top__reg_top_patt_R_mask_BITEND 27

#define FRC_TOP__kmc_top__reg_top_patt_G_mask_ADDR 0x00000014
#define FRC_TOP__kmc_top__reg_top_patt_G_mask_BITSTART 0
#define FRC_TOP__kmc_top__reg_top_patt_G_mask_BITEND 15

#define FRC_TOP__kmc_top__reg_top_patt_B_mask_ADDR 0x00000014
#define FRC_TOP__kmc_top__reg_top_patt_B_mask_BITSTART 16
#define FRC_TOP__kmc_top__reg_top_patt_B_mask_BITEND 31

#define FRC_TOP__kmc_top__reg_kmc_in_int_sel_ADDR 0x00000018
#define FRC_TOP__kmc_top__reg_kmc_in_int_sel_BITSTART 0
#define FRC_TOP__kmc_top__reg_kmc_in_int_sel_BITEND 2

#define FRC_TOP__kmc_top__reg_kmc_in_measure_sel_ADDR 0x00000018
#define FRC_TOP__kmc_top__reg_kmc_in_measure_sel_BITSTART 3
#define FRC_TOP__kmc_top__reg_kmc_in_measure_sel_BITEND 5

#define FRC_TOP__kmc_top__reg_kmc_in_measure_en_ADDR 0x00000018
#define FRC_TOP__kmc_top__reg_kmc_in_measure_en_BITSTART 6
#define FRC_TOP__kmc_top__reg_kmc_in_measure_en_BITEND 6

#define FRC_TOP__kmc_top__reg_kmc_in_vtotal_int_ADDR 0x00000018
#define FRC_TOP__kmc_top__reg_kmc_in_vtotal_int_BITSTART 7
#define FRC_TOP__kmc_top__reg_kmc_in_vtotal_int_BITEND 18

#define FRC_TOP__kmc_top__reg_kmc_int_source_sel_ADDR 0x00000018
#define FRC_TOP__kmc_top__reg_kmc_int_source_sel_BITSTART 19
#define FRC_TOP__kmc_top__reg_kmc_int_source_sel_BITEND 19

#define FRC_TOP__kmc_top__reg_kmc_int_wclr_ADDR 0x00000018
#define FRC_TOP__kmc_top__reg_kmc_int_wclr_BITSTART 20
#define FRC_TOP__kmc_top__reg_kmc_int_wclr_BITEND 23

#define FRC_TOP__kmc_top__reg_kmc_int_en_ADDR 0x00000018
#define FRC_TOP__kmc_top__reg_kmc_int_en_BITSTART 24
#define FRC_TOP__kmc_top__reg_kmc_int_en_BITEND 27

#define FRC_TOP__kmc_top__reg_kosd_frame_hold_ADDR 0x00000018
#define FRC_TOP__kmc_top__reg_kosd_frame_hold_BITSTART 28
#define FRC_TOP__kmc_top__reg_kosd_frame_hold_BITEND 28

#define FRC_TOP__kmc_top__reg_kmc_arb_bready_keep_high_ADDR 0x00000018
#define FRC_TOP__kmc_top__reg_kmc_arb_bready_keep_high_BITSTART 29
#define FRC_TOP__kmc_top__reg_kmc_arb_bready_keep_high_BITEND 29

#define FRC_TOP__kmc_top__reg_kmc_meter_detail_coring_0_ADDR 0x0000001C
#define FRC_TOP__kmc_top__reg_kmc_meter_detail_coring_0_BITSTART 0
#define FRC_TOP__kmc_top__reg_kmc_meter_detail_coring_0_BITEND 24

#define FRC_TOP__kmc_top__reg_vhdtl_hact_ADDR 0x00000020
#define FRC_TOP__kmc_top__reg_vhdtl_hact_BITSTART 0
#define FRC_TOP__kmc_top__reg_vhdtl_hact_BITEND 11

#define FRC_TOP__kmc_top__reg_vhdtl_vact_ADDR 0x00000020
#define FRC_TOP__kmc_top__reg_vhdtl_vact_BITSTART 12
#define FRC_TOP__kmc_top__reg_vhdtl_vact_BITEND 23

#define FRC_TOP__kmc_top__reg_vhdtl_y_coef_ADDR 0x00000020
#define FRC_TOP__kmc_top__reg_vhdtl_y_coef_BITSTART 24
#define FRC_TOP__kmc_top__reg_vhdtl_y_coef_BITEND 27

#define FRC_TOP__kmc_top__reg_vhdtl_c_coef_ADDR 0x00000020
#define FRC_TOP__kmc_top__reg_vhdtl_c_coef_BITSTART 28
#define FRC_TOP__kmc_top__reg_vhdtl_c_coef_BITEND 30

#define FRC_TOP__kmc_top__reg_vhdtl_h_th_ADDR 0x00000024
#define FRC_TOP__kmc_top__reg_vhdtl_h_th_BITSTART 0
#define FRC_TOP__kmc_top__reg_vhdtl_h_th_BITEND 9

#define FRC_TOP__kmc_top__reg_vhdtl_v_th_ADDR 0x00000024
#define FRC_TOP__kmc_top__reg_vhdtl_v_th_BITSTART 10
#define FRC_TOP__kmc_top__reg_vhdtl_v_th_BITEND 19

#define FRC_TOP__kmc_top__dummy24_ADDR 0x00000024
#define FRC_TOP__kmc_top__dummy24_BITSTART 20
#define FRC_TOP__kmc_top__dummy24_BITEND 31

#define FRC_TOP__kmc_top__reg_kmc_meter_detail_coring_1_ADDR 0x00000028
#define FRC_TOP__kmc_top__reg_kmc_meter_detail_coring_1_BITSTART 0
#define FRC_TOP__kmc_top__reg_kmc_meter_detail_coring_1_BITEND 24

#define FRC_TOP__kmc_top__reg_kmc_meter_detail_coring_2_ADDR 0x0000002C
#define FRC_TOP__kmc_top__reg_kmc_meter_detail_coring_2_BITSTART 0
#define FRC_TOP__kmc_top__reg_kmc_meter_detail_coring_2_BITEND 24

#define FRC_TOP__kmc_top__reg_knr_row_trig_dly_ADDR 0x00000030
#define FRC_TOP__kmc_top__reg_knr_row_trig_dly_BITSTART 0
#define FRC_TOP__kmc_top__reg_knr_row_trig_dly_BITEND 11

#define FRC_TOP__kmc_top__reg_knr_half_v_active_ADDR 0x00000030
#define FRC_TOP__kmc_top__reg_knr_half_v_active_BITSTART 12
#define FRC_TOP__kmc_top__reg_knr_half_v_active_BITEND 22

#define FRC_TOP__kmc_top__reg_knr_trig_gen_mode_ADDR 0x00000030
#define FRC_TOP__kmc_top__reg_knr_trig_gen_mode_BITSTART 23
#define FRC_TOP__kmc_top__reg_knr_trig_gen_mode_BITEND 23

#define FRC_TOP__kmc_top__dummy30_ADDR 0x00000030
#define FRC_TOP__kmc_top__dummy30_BITSTART 24
#define FRC_TOP__kmc_top__dummy30_BITEND 31

#define FRC_TOP__kmc_top__reg_knr_h_active_ADDR 0x00000034
#define FRC_TOP__kmc_top__reg_knr_h_active_BITSTART 0
#define FRC_TOP__kmc_top__reg_knr_h_active_BITEND 11

#define FRC_TOP__kmc_top__reg_knr_422to444_en_ADDR 0x00000034
#define FRC_TOP__kmc_top__reg_knr_422to444_en_BITSTART 12
#define FRC_TOP__kmc_top__reg_knr_422to444_en_BITEND 12

#define FRC_TOP__kmc_top__reg_knr_422to444_mode_ADDR 0x00000034
#define FRC_TOP__kmc_top__reg_knr_422to444_mode_BITSTART 13
#define FRC_TOP__kmc_top__reg_knr_422to444_mode_BITEND 13

#define FRC_TOP__kmc_top__dummy34_ADDR 0x00000034
#define FRC_TOP__kmc_top__dummy34_BITSTART 14
#define FRC_TOP__kmc_top__dummy34_BITEND 31

#define FRC_TOP__kmc_top__reg_kmc_ipmc_hde_center_value_ADDR 0x0000003C
#define FRC_TOP__kmc_top__reg_kmc_ipmc_hde_center_value_BITSTART 0
#define FRC_TOP__kmc_top__reg_kmc_ipmc_hde_center_value_BITEND 9

#define FRC_TOP__kmc_top__reg_kmc_ipmc_hdeo_start_ADDR 0x0000003C
#define FRC_TOP__kmc_top__reg_kmc_ipmc_hdeo_start_BITSTART 10
#define FRC_TOP__kmc_top__reg_kmc_ipmc_hdeo_start_BITEND 19

#define FRC_TOP__kmc_top__reg_kmc_ipmc_mode_ADDR 0x0000003C
#define FRC_TOP__kmc_top__reg_kmc_ipmc_mode_BITSTART 20
#define FRC_TOP__kmc_top__reg_kmc_ipmc_mode_BITEND 23

#define FRC_TOP__kmc_top__dummy3c_ADDR 0x0000003C
#define FRC_TOP__kmc_top__dummy3c_BITSTART 24
#define FRC_TOP__kmc_top__dummy3c_BITEND 31

#define FRC_TOP__kmc_top__reg_kmc_ipmc_hde_active_ADDR 0x00000040
#define FRC_TOP__kmc_top__reg_kmc_ipmc_hde_active_BITSTART 0
#define FRC_TOP__kmc_top__reg_kmc_ipmc_hde_active_BITEND 10

#define FRC_TOP__kmc_top__reg_kmc_ipmc_v_active_ADDR 0x00000040
#define FRC_TOP__kmc_top__reg_kmc_ipmc_v_active_BITSTART 11
#define FRC_TOP__kmc_top__reg_kmc_ipmc_v_active_BITEND 22

#define FRC_TOP__kmc_top__reg_ipmc_sram_ls_en_ADDR 0x00000040
#define FRC_TOP__kmc_top__reg_ipmc_sram_ls_en_BITSTART 23
#define FRC_TOP__kmc_top__reg_ipmc_sram_ls_en_BITEND 23

#define FRC_TOP__kmc_top__reg_ipmc_sram_ls_value_ADDR 0x00000040
#define FRC_TOP__kmc_top__reg_ipmc_sram_ls_value_BITSTART 24
#define FRC_TOP__kmc_top__reg_ipmc_sram_ls_value_BITEND 24

#define FRC_TOP__kmc_top__dummy40_ADDR 0x00000040
#define FRC_TOP__kmc_top__dummy40_BITSTART 25
#define FRC_TOP__kmc_top__dummy40_BITEND 31

#define FRC_TOP__kmc_top__reg_knr_usr_coef00_ADDR 0x00000044
#define FRC_TOP__kmc_top__reg_knr_usr_coef00_BITSTART 0
#define FRC_TOP__kmc_top__reg_knr_usr_coef00_BITEND 14

#define FRC_TOP__kmc_top__reg_knr_usr_coef01_ADDR 0x00000044
#define FRC_TOP__kmc_top__reg_knr_usr_coef01_BITSTART 15
#define FRC_TOP__kmc_top__reg_knr_usr_coef01_BITEND 29

#define FRC_TOP__kmc_top__reg_knr_usr_coef02_ADDR 0x00000048
#define FRC_TOP__kmc_top__reg_knr_usr_coef02_BITSTART 0
#define FRC_TOP__kmc_top__reg_knr_usr_coef02_BITEND 14

#define FRC_TOP__kmc_top__reg_knr_usr_coef10_ADDR 0x00000048
#define FRC_TOP__kmc_top__reg_knr_usr_coef10_BITSTART 15
#define FRC_TOP__kmc_top__reg_knr_usr_coef10_BITEND 29

#define FRC_TOP__kmc_top__reg_knr_usr_coef11_ADDR 0x0000004C
#define FRC_TOP__kmc_top__reg_knr_usr_coef11_BITSTART 0
#define FRC_TOP__kmc_top__reg_knr_usr_coef11_BITEND 14

#define FRC_TOP__kmc_top__reg_knr_usr_coef12_ADDR 0x0000004C
#define FRC_TOP__kmc_top__reg_knr_usr_coef12_BITSTART 15
#define FRC_TOP__kmc_top__reg_knr_usr_coef12_BITEND 29

#define FRC_TOP__kmc_top__reg_knr_usr_coef20_ADDR 0x00000050
#define FRC_TOP__kmc_top__reg_knr_usr_coef20_BITSTART 0
#define FRC_TOP__kmc_top__reg_knr_usr_coef20_BITEND 14

#define FRC_TOP__kmc_top__reg_knr_usr_coef21_ADDR 0x00000050
#define FRC_TOP__kmc_top__reg_knr_usr_coef21_BITSTART 15
#define FRC_TOP__kmc_top__reg_knr_usr_coef21_BITEND 29

#define FRC_TOP__kmc_top__reg_knr_usr_coef22_ADDR 0x00000054
#define FRC_TOP__kmc_top__reg_knr_usr_coef22_BITSTART 0
#define FRC_TOP__kmc_top__reg_knr_usr_coef22_BITEND 14

#define FRC_TOP__kmc_top__reg_knr_usr_const0_ADDR 0x00000054
#define FRC_TOP__kmc_top__reg_knr_usr_const0_BITSTART 15
#define FRC_TOP__kmc_top__reg_knr_usr_const0_BITEND 26

#define FRC_TOP__kmc_top__reg_knr_usr_const1_ADDR 0x00000058
#define FRC_TOP__kmc_top__reg_knr_usr_const1_BITSTART 0
#define FRC_TOP__kmc_top__reg_knr_usr_const1_BITEND 11

#define FRC_TOP__kmc_top__reg_knr_usr_const2_ADDR 0x00000058
#define FRC_TOP__kmc_top__reg_knr_usr_const2_BITSTART 12
#define FRC_TOP__kmc_top__reg_knr_usr_const2_BITEND 23

#define FRC_TOP__kmc_top__reg_knr_convert_on_ADDR 0x00000058
#define FRC_TOP__kmc_top__reg_knr_convert_on_BITSTART 24
#define FRC_TOP__kmc_top__reg_knr_convert_on_BITEND 24

#define FRC_TOP__kmc_top__reg_knr_convert_mode_ADDR 0x00000058
#define FRC_TOP__kmc_top__reg_knr_convert_mode_BITSTART 25
#define FRC_TOP__kmc_top__reg_knr_convert_mode_BITEND 28

#define FRC_TOP__kmc_top__reg_knr_convert_map_ADDR 0x00000058
#define FRC_TOP__kmc_top__reg_knr_convert_map_BITSTART 29
#define FRC_TOP__kmc_top__reg_knr_convert_map_BITEND 31

#define FRC_TOP__kmc_top__kmc_second_run_en_ADDR 0x00000060
#define FRC_TOP__kmc_top__kmc_second_run_en_BITSTART 0
#define FRC_TOP__kmc_top__kmc_second_run_en_BITEND 8

#define FRC_TOP__kmc_top__kmc_ls_ADDR 0x00000064
#define FRC_TOP__kmc_top__kmc_ls_BITSTART 0
#define FRC_TOP__kmc_top__kmc_ls_BITEND 6

#define FRC_TOP__kmc_top__kmc_rme_ADDR 0x00000068
#define FRC_TOP__kmc_top__kmc_rme_BITSTART 0
#define FRC_TOP__kmc_top__kmc_rme_BITEND 6

#define FRC_TOP__kmc_top__kmc_rm_ADDR 0x0000006C
#define FRC_TOP__kmc_top__kmc_rm_BITSTART 0
#define FRC_TOP__kmc_top__kmc_rm_BITEND 27

#define FRC_TOP__kmc_top__mc_bist_done_ADDR 0x00000070
#define FRC_TOP__kmc_top__mc_bist_done_BITSTART 0
#define FRC_TOP__kmc_top__mc_bist_done_BITEND 31

#define FRC_TOP__kmc_top__mc_bist_done1_ADDR 0x00000074
#define FRC_TOP__kmc_top__mc_bist_done1_BITSTART 0
#define FRC_TOP__kmc_top__mc_bist_done1_BITEND 31

#define FRC_TOP__kmc_top__mc_bist_done2_ADDR 0x00000078
#define FRC_TOP__kmc_top__mc_bist_done2_BITSTART 0
#define FRC_TOP__kmc_top__mc_bist_done2_BITEND 31

#define FRC_TOP__kmc_top__mc_bist_done3_ADDR 0x0000007C
#define FRC_TOP__kmc_top__mc_bist_done3_BITSTART 0
#define FRC_TOP__kmc_top__mc_bist_done3_BITEND 21

#define FRC_TOP__kmc_top__mc_bist_fail_ADDR 0x00000080
#define FRC_TOP__kmc_top__mc_bist_fail_BITSTART 0
#define FRC_TOP__kmc_top__mc_bist_fail_BITEND 31

#define FRC_TOP__kmc_top__mc_bist_fail1_ADDR 0x00000084
#define FRC_TOP__kmc_top__mc_bist_fail1_BITSTART 0
#define FRC_TOP__kmc_top__mc_bist_fail1_BITEND 31

#define FRC_TOP__kmc_top__mc_bist_fail2_ADDR 0x00000088
#define FRC_TOP__kmc_top__mc_bist_fail2_BITSTART 0
#define FRC_TOP__kmc_top__mc_bist_fail2_BITEND 31

#define FRC_TOP__kmc_top__mc_bist_fail3_ADDR 0x0000008C
#define FRC_TOP__kmc_top__mc_bist_fail3_BITSTART 0
#define FRC_TOP__kmc_top__mc_bist_fail3_BITEND 21

#define FRC_TOP__kmc_top__kmc_dm_axi_bbd_bist_done_ADDR 0x00000090
#define FRC_TOP__kmc_top__kmc_dm_axi_bbd_bist_done_BITSTART 0
#define FRC_TOP__kmc_top__kmc_dm_axi_bbd_bist_done_BITEND 21

#define FRC_TOP__kmc_top__kmc_dm_axi_bbd_bist_fail_ADDR 0x00000094
#define FRC_TOP__kmc_top__kmc_dm_axi_bbd_bist_fail_BITSTART 0
#define FRC_TOP__kmc_top__kmc_dm_axi_bbd_bist_fail_BITEND 21

#define FRC_TOP__kmc_top__cpr_knr_ipmc_bisr_repaired_ADDR 0x00000098
#define FRC_TOP__kmc_top__cpr_knr_ipmc_bisr_repaired_BITSTART 0
#define FRC_TOP__kmc_top__cpr_knr_ipmc_bisr_repaired_BITEND 8

#define FRC_TOP__kmc_top__cpr_knr_ipmc_bisr_fail_ADDR 0x0000009C
#define FRC_TOP__kmc_top__cpr_knr_ipmc_bisr_fail_BITSTART 0
#define FRC_TOP__kmc_top__cpr_knr_ipmc_bisr_fail_BITEND 8

#define FRC_TOP__kmc_top__regr_kmc_meter_detail_diff_count0_ADDR 0x000000A0
#define FRC_TOP__kmc_top__regr_kmc_meter_detail_diff_count0_BITSTART 0
#define FRC_TOP__kmc_top__regr_kmc_meter_detail_diff_count0_BITEND 31

#define FRC_TOP__kmc_top__regr_kmc_meter_detail_diff_count1_ADDR 0x000000A4
#define FRC_TOP__kmc_top__regr_kmc_meter_detail_diff_count1_BITSTART 0
#define FRC_TOP__kmc_top__regr_kmc_meter_detail_diff_count1_BITEND 31

#define FRC_TOP__kmc_top__regr_kmc_meter_detail_diff_count2_ADDR 0x000000A8
#define FRC_TOP__kmc_top__regr_kmc_meter_detail_diff_count2_BITSTART 0
#define FRC_TOP__kmc_top__regr_kmc_meter_detail_diff_count2_BITEND 31

#define FRC_TOP__kmc_top__regr_kmc_meter_bw_diff_count1_ADDR 0x000000AC
#define FRC_TOP__kmc_top__regr_kmc_meter_bw_diff_count1_BITSTART 0
#define FRC_TOP__kmc_top__regr_kmc_meter_bw_diff_count1_BITEND 31

#define FRC_TOP__kmc_top__regr_vhdtl_h_o_ADDR 0x000000BC
#define FRC_TOP__kmc_top__regr_vhdtl_h_o_BITSTART 0
#define FRC_TOP__kmc_top__regr_vhdtl_h_o_BITEND 15

#define FRC_TOP__kmc_top__regr_vhdtl_v_o_ADDR 0x000000BC
#define FRC_TOP__kmc_top__regr_vhdtl_v_o_BITSTART 16
#define FRC_TOP__kmc_top__regr_vhdtl_v_o_BITEND 31

#define FRC_TOP__kmc_top__regr_vhdtl_rgn00_ADDR 0x000000C0
#define FRC_TOP__kmc_top__regr_vhdtl_rgn00_BITSTART 0
#define FRC_TOP__kmc_top__regr_vhdtl_rgn00_BITEND 9

#define FRC_TOP__kmc_top__regr_vhdtl_rgn01_ADDR 0x000000C0
#define FRC_TOP__kmc_top__regr_vhdtl_rgn01_BITSTART 10
#define FRC_TOP__kmc_top__regr_vhdtl_rgn01_BITEND 19

#define FRC_TOP__kmc_top__regr_vhdtl_rgn02_ADDR 0x000000C0
#define FRC_TOP__kmc_top__regr_vhdtl_rgn02_BITSTART 20
#define FRC_TOP__kmc_top__regr_vhdtl_rgn02_BITEND 29

#define FRC_TOP__kmc_top__regr_vhdtl_rgn03_ADDR 0x000000C4
#define FRC_TOP__kmc_top__regr_vhdtl_rgn03_BITSTART 0
#define FRC_TOP__kmc_top__regr_vhdtl_rgn03_BITEND 9

#define FRC_TOP__kmc_top__regr_vhdtl_rgn04_ADDR 0x000000C4
#define FRC_TOP__kmc_top__regr_vhdtl_rgn04_BITSTART 10
#define FRC_TOP__kmc_top__regr_vhdtl_rgn04_BITEND 19

#define FRC_TOP__kmc_top__regr_vhdtl_rgn05_ADDR 0x000000C4
#define FRC_TOP__kmc_top__regr_vhdtl_rgn05_BITSTART 20
#define FRC_TOP__kmc_top__regr_vhdtl_rgn05_BITEND 29

#define FRC_TOP__kmc_top__regr_vhdtl_rgn06_ADDR 0x000000C8
#define FRC_TOP__kmc_top__regr_vhdtl_rgn06_BITSTART 0
#define FRC_TOP__kmc_top__regr_vhdtl_rgn06_BITEND 9

#define FRC_TOP__kmc_top__regr_vhdtl_rgn07_ADDR 0x000000C8
#define FRC_TOP__kmc_top__regr_vhdtl_rgn07_BITSTART 10
#define FRC_TOP__kmc_top__regr_vhdtl_rgn07_BITEND 19

#define FRC_TOP__kmc_top__regr_vhdtl_rgn10_ADDR 0x000000CC
#define FRC_TOP__kmc_top__regr_vhdtl_rgn10_BITSTART 0
#define FRC_TOP__kmc_top__regr_vhdtl_rgn10_BITEND 9

#define FRC_TOP__kmc_top__regr_vhdtl_rgn11_ADDR 0x000000CC
#define FRC_TOP__kmc_top__regr_vhdtl_rgn11_BITSTART 10
#define FRC_TOP__kmc_top__regr_vhdtl_rgn11_BITEND 19

#define FRC_TOP__kmc_top__regr_vhdtl_rgn12_ADDR 0x000000CC
#define FRC_TOP__kmc_top__regr_vhdtl_rgn12_BITSTART 20
#define FRC_TOP__kmc_top__regr_vhdtl_rgn12_BITEND 29

#define FRC_TOP__kmc_top__regr_vhdtl_rgn13_ADDR 0x000000D0
#define FRC_TOP__kmc_top__regr_vhdtl_rgn13_BITSTART 0
#define FRC_TOP__kmc_top__regr_vhdtl_rgn13_BITEND 9

#define FRC_TOP__kmc_top__regr_vhdtl_rgn14_ADDR 0x000000D0
#define FRC_TOP__kmc_top__regr_vhdtl_rgn14_BITSTART 10
#define FRC_TOP__kmc_top__regr_vhdtl_rgn14_BITEND 19

#define FRC_TOP__kmc_top__regr_vhdtl_rgn15_ADDR 0x000000D0
#define FRC_TOP__kmc_top__regr_vhdtl_rgn15_BITSTART 20
#define FRC_TOP__kmc_top__regr_vhdtl_rgn15_BITEND 29

#define FRC_TOP__kmc_top__regr_vhdtl_rgn16_ADDR 0x000000D4
#define FRC_TOP__kmc_top__regr_vhdtl_rgn16_BITSTART 0
#define FRC_TOP__kmc_top__regr_vhdtl_rgn16_BITEND 9

#define FRC_TOP__kmc_top__regr_vhdtl_rgn17_ADDR 0x000000D4
#define FRC_TOP__kmc_top__regr_vhdtl_rgn17_BITSTART 10
#define FRC_TOP__kmc_top__regr_vhdtl_rgn17_BITEND 19

#define FRC_TOP__kmc_top__regr_vhdtl_rgn20_ADDR 0x000000D8
#define FRC_TOP__kmc_top__regr_vhdtl_rgn20_BITSTART 0
#define FRC_TOP__kmc_top__regr_vhdtl_rgn20_BITEND 9

#define FRC_TOP__kmc_top__regr_vhdtl_rgn21_ADDR 0x000000D8
#define FRC_TOP__kmc_top__regr_vhdtl_rgn21_BITSTART 10
#define FRC_TOP__kmc_top__regr_vhdtl_rgn21_BITEND 19

#define FRC_TOP__kmc_top__regr_vhdtl_rgn22_ADDR 0x000000D8
#define FRC_TOP__kmc_top__regr_vhdtl_rgn22_BITSTART 20
#define FRC_TOP__kmc_top__regr_vhdtl_rgn22_BITEND 29

#define FRC_TOP__kmc_top__regr_vhdtl_rgn23_ADDR 0x000000DC
#define FRC_TOP__kmc_top__regr_vhdtl_rgn23_BITSTART 0
#define FRC_TOP__kmc_top__regr_vhdtl_rgn23_BITEND 9

#define FRC_TOP__kmc_top__regr_vhdtl_rgn24_ADDR 0x000000DC
#define FRC_TOP__kmc_top__regr_vhdtl_rgn24_BITSTART 10
#define FRC_TOP__kmc_top__regr_vhdtl_rgn24_BITEND 19

#define FRC_TOP__kmc_top__regr_vhdtl_rgn25_ADDR 0x000000DC
#define FRC_TOP__kmc_top__regr_vhdtl_rgn25_BITSTART 20
#define FRC_TOP__kmc_top__regr_vhdtl_rgn25_BITEND 29

#define FRC_TOP__kmc_top__regr_vhdtl_rgn26_ADDR 0x000000E0
#define FRC_TOP__kmc_top__regr_vhdtl_rgn26_BITSTART 0
#define FRC_TOP__kmc_top__regr_vhdtl_rgn26_BITEND 9

#define FRC_TOP__kmc_top__regr_vhdtl_rgn27_ADDR 0x000000E0
#define FRC_TOP__kmc_top__regr_vhdtl_rgn27_BITSTART 10
#define FRC_TOP__kmc_top__regr_vhdtl_rgn27_BITEND 19

#define FRC_TOP__kmc_top__regr_vhdtl_rgn30_ADDR 0x000000E4
#define FRC_TOP__kmc_top__regr_vhdtl_rgn30_BITSTART 0
#define FRC_TOP__kmc_top__regr_vhdtl_rgn30_BITEND 9

#define FRC_TOP__kmc_top__regr_vhdtl_rgn31_ADDR 0x000000E4
#define FRC_TOP__kmc_top__regr_vhdtl_rgn31_BITSTART 10
#define FRC_TOP__kmc_top__regr_vhdtl_rgn31_BITEND 19

#define FRC_TOP__kmc_top__regr_vhdtl_rgn32_ADDR 0x000000E4
#define FRC_TOP__kmc_top__regr_vhdtl_rgn32_BITSTART 20
#define FRC_TOP__kmc_top__regr_vhdtl_rgn32_BITEND 29

#define FRC_TOP__kmc_top__regr_vhdtl_rgn33_ADDR 0x000000E8
#define FRC_TOP__kmc_top__regr_vhdtl_rgn33_BITSTART 0
#define FRC_TOP__kmc_top__regr_vhdtl_rgn33_BITEND 9

#define FRC_TOP__kmc_top__regr_vhdtl_rgn34_ADDR 0x000000E8
#define FRC_TOP__kmc_top__regr_vhdtl_rgn34_BITSTART 10
#define FRC_TOP__kmc_top__regr_vhdtl_rgn34_BITEND 19

#define FRC_TOP__kmc_top__regr_vhdtl_rgn35_ADDR 0x000000E8
#define FRC_TOP__kmc_top__regr_vhdtl_rgn35_BITSTART 20
#define FRC_TOP__kmc_top__regr_vhdtl_rgn35_BITEND 29

#define FRC_TOP__kmc_top__regr_vhdtl_rgn36_ADDR 0x000000EC
#define FRC_TOP__kmc_top__regr_vhdtl_rgn36_BITSTART 0
#define FRC_TOP__kmc_top__regr_vhdtl_rgn36_BITEND 9

#define FRC_TOP__kmc_top__regr_vhdtl_rgn37_ADDR 0x000000EC
#define FRC_TOP__kmc_top__regr_vhdtl_rgn37_BITSTART 10
#define FRC_TOP__kmc_top__regr_vhdtl_rgn37_BITEND 19

#define FRC_TOP__kmc_top__regr_top_hact_ADDR 0x000000F0
#define FRC_TOP__kmc_top__regr_top_hact_BITSTART 0
#define FRC_TOP__kmc_top__regr_top_hact_BITEND 12

#define FRC_TOP__kmc_top__regr_top_vact_ADDR 0x000000F0
#define FRC_TOP__kmc_top__regr_top_vact_BITSTART 13
#define FRC_TOP__kmc_top__regr_top_vact_BITEND 25

#define FRC_TOP__kmc_top__regr_kmc_in_hact_measure_ADDR 0x000000F4
#define FRC_TOP__kmc_top__regr_kmc_in_hact_measure_BITSTART 0
#define FRC_TOP__kmc_top__regr_kmc_in_hact_measure_BITEND 11

#define FRC_TOP__kmc_top__regr_kmc_in_vact_measure_ADDR 0x000000F4
#define FRC_TOP__kmc_top__regr_kmc_in_vact_measure_BITSTART 12
#define FRC_TOP__kmc_top__regr_kmc_in_vact_measure_BITEND 23

#define FRC_TOP__kmc_top__regr_kmc_in_htot_measure_ADDR 0x000000F8
#define FRC_TOP__kmc_top__regr_kmc_in_htot_measure_BITSTART 0
#define FRC_TOP__kmc_top__regr_kmc_in_htot_measure_BITEND 11

#define FRC_TOP__kmc_top__regr_kmc_in_vtot_measure_ADDR 0x000000F8
#define FRC_TOP__kmc_top__regr_kmc_in_vtot_measure_BITSTART 12
#define FRC_TOP__kmc_top__regr_kmc_in_vtot_measure_BITEND 23

#define FRC_TOP__kmc_top__regr_kmc_int_pending_ADDR 0x000000F8
#define FRC_TOP__kmc_top__regr_kmc_int_pending_BITSTART 24
#define FRC_TOP__kmc_top__regr_kmc_int_pending_BITEND 27

#define FRC_TOP__kmc_top__regr_frc_id_ADDR 0x000000FC
#define FRC_TOP__kmc_top__regr_frc_id_BITSTART 0
#define FRC_TOP__kmc_top__regr_frc_id_BITEND 31

#define FRC_TOP__IPPRE__reg_inp_cursor_h_ADDR 0x00000100
#define FRC_TOP__IPPRE__reg_inp_cursor_h_BITSTART 0
#define FRC_TOP__IPPRE__reg_inp_cursor_h_BITEND 12

#define FRC_TOP__IPPRE__reg_inp_cursor_show_ADDR 0x00000100
#define FRC_TOP__IPPRE__reg_inp_cursor_show_BITSTART 13
#define FRC_TOP__IPPRE__reg_inp_cursor_show_BITEND 13

#define FRC_TOP__IPPRE__reg_inp_cursor_3d_flag_ADDR 0x00000100
#define FRC_TOP__IPPRE__reg_inp_cursor_3d_flag_BITSTART 14
#define FRC_TOP__IPPRE__reg_inp_cursor_3d_flag_BITEND 14

#define FRC_TOP__IPPRE__reg_inp_cursor_en_ADDR 0x00000100
#define FRC_TOP__IPPRE__reg_inp_cursor_en_BITSTART 15
#define FRC_TOP__IPPRE__reg_inp_cursor_en_BITEND 15

#define FRC_TOP__IPPRE__reg_inp_cursor_v_ADDR 0x00000100
#define FRC_TOP__IPPRE__reg_inp_cursor_v_BITSTART 16
#define FRC_TOP__IPPRE__reg_inp_cursor_v_BITEND 28

#define FRC_TOP__IPPRE__reg_inp_cursor_color_ADDR 0x00000100
#define FRC_TOP__IPPRE__reg_inp_cursor_color_BITSTART 29
#define FRC_TOP__IPPRE__reg_inp_cursor_color_BITEND 31

#define FRC_TOP__IPPRE__reg_patt_cursor_sel_ADDR 0x00000104
#define FRC_TOP__IPPRE__reg_patt_cursor_sel_BITSTART 0
#define FRC_TOP__IPPRE__reg_patt_cursor_sel_BITEND 0

#define FRC_TOP__IPPRE__reg_csc_cursor_sel_ADDR 0x00000104
#define FRC_TOP__IPPRE__reg_csc_cursor_sel_BITSTART 1
#define FRC_TOP__IPPRE__reg_csc_cursor_sel_BITEND 1

#define FRC_TOP__IPPRE__reg_444to422_en_ADDR 0x00000104
#define FRC_TOP__IPPRE__reg_444to422_en_BITSTART 2
#define FRC_TOP__IPPRE__reg_444to422_en_BITEND 2

#define FRC_TOP__IPPRE__reg_uv_odd_ADDR 0x00000104
#define FRC_TOP__IPPRE__reg_uv_odd_BITSTART 3
#define FRC_TOP__IPPRE__reg_uv_odd_BITEND 3

#define FRC_TOP__IPPRE__reg_kmc_blend_y_alpha_ADDR 0x00000104
#define FRC_TOP__IPPRE__reg_kmc_blend_y_alpha_BITSTART 4
#define FRC_TOP__IPPRE__reg_kmc_blend_y_alpha_BITEND 11

#define FRC_TOP__IPPRE__reg_kmc_blend_y_bypass_ADDR 0x00000104
#define FRC_TOP__IPPRE__reg_kmc_blend_y_bypass_BITSTART 12
#define FRC_TOP__IPPRE__reg_kmc_blend_y_bypass_BITEND 12

#define FRC_TOP__IPPRE__reg_bbd_data_sel_ADDR 0x00000104
#define FRC_TOP__IPPRE__reg_bbd_data_sel_BITSTART 13
#define FRC_TOP__IPPRE__reg_bbd_data_sel_BITEND 13

#define FRC_TOP__IPPRE__reg_ippre_444to422_mode_ADDR 0x00000104
#define FRC_TOP__IPPRE__reg_ippre_444to422_mode_BITSTART 14
#define FRC_TOP__IPPRE__reg_ippre_444to422_mode_BITEND 15

#define FRC_TOP__IPPRE__reg_kmc_blend_uv_alpha_ADDR 0x00000104
#define FRC_TOP__IPPRE__reg_kmc_blend_uv_alpha_BITSTART 16
#define FRC_TOP__IPPRE__reg_kmc_blend_uv_alpha_BITEND 23

#define FRC_TOP__IPPRE__reg_kmc_blend_uv_mode_ADDR 0x00000104
#define FRC_TOP__IPPRE__reg_kmc_blend_uv_mode_BITSTART 24
#define FRC_TOP__IPPRE__reg_kmc_blend_uv_mode_BITEND 25

#define FRC_TOP__IPPRE__reg_inp_cursor_src_3d_en_ADDR 0x00000104
#define FRC_TOP__IPPRE__reg_inp_cursor_src_3d_en_BITSTART 26
#define FRC_TOP__IPPRE__reg_inp_cursor_src_3d_en_BITEND 26

#define FRC_TOP__IPPRE__dummy04_ADDR 0x00000104
#define FRC_TOP__IPPRE__dummy04_BITSTART 27
#define FRC_TOP__IPPRE__dummy04_BITEND 31

#define FRC_TOP__IPPRE__reg_ippre_retiming_vact_ADDR 0x00000108
#define FRC_TOP__IPPRE__reg_ippre_retiming_vact_BITSTART 0
#define FRC_TOP__IPPRE__reg_ippre_retiming_vact_BITEND 11

#define FRC_TOP__IPPRE__reg_ippre_retiming_hact_ADDR 0x00000108
#define FRC_TOP__IPPRE__reg_ippre_retiming_hact_BITSTART 12
#define FRC_TOP__IPPRE__reg_ippre_retiming_hact_BITEND 23

#define FRC_TOP__IPPRE__reg_ippre_retiming_dummy_num_ADDR 0x00000108
#define FRC_TOP__IPPRE__reg_ippre_retiming_dummy_num_BITSTART 24
#define FRC_TOP__IPPRE__reg_ippre_retiming_dummy_num_BITEND 27

#define FRC_TOP__IPPRE__dummy08_ADDR 0x00000108
#define FRC_TOP__IPPRE__dummy08_BITSTART 28
#define FRC_TOP__IPPRE__dummy08_BITEND 31

#define FRC_TOP__IPPRE__reg_kmc_blend_logo_y_alpha_ADDR 0x0000010C
#define FRC_TOP__IPPRE__reg_kmc_blend_logo_y_alpha_BITSTART 0
#define FRC_TOP__IPPRE__reg_kmc_blend_logo_y_alpha_BITEND 7

#define FRC_TOP__IPPRE__reg_kmc_blend_logo_y_bypass_ADDR 0x0000010C
#define FRC_TOP__IPPRE__reg_kmc_blend_logo_y_bypass_BITSTART 8
#define FRC_TOP__IPPRE__reg_kmc_blend_logo_y_bypass_BITEND 8

#define FRC_TOP__IPPRE__reg_kmc_blend_logo_uv_alpha_ADDR 0x0000010C
#define FRC_TOP__IPPRE__reg_kmc_blend_logo_uv_alpha_BITSTART 9
#define FRC_TOP__IPPRE__reg_kmc_blend_logo_uv_alpha_BITEND 16

#define FRC_TOP__IPPRE__reg_kmc_blend_logo_uv_mode_ADDR 0x0000010C
#define FRC_TOP__IPPRE__reg_kmc_blend_logo_uv_mode_BITSTART 17
#define FRC_TOP__IPPRE__reg_kmc_blend_logo_uv_mode_BITEND 18

#define FRC_TOP__IPPRE__dummy0c_ADDR 0x0000010C
#define FRC_TOP__IPPRE__dummy0c_BITSTART 19
#define FRC_TOP__IPPRE__dummy0c_BITEND 31

#define FRC_TOP__IPPRE__reg_patt_hact_ADDR 0x00000110
#define FRC_TOP__IPPRE__reg_patt_hact_BITSTART 0
#define FRC_TOP__IPPRE__reg_patt_hact_BITEND 11

#define FRC_TOP__IPPRE__dummy10_ADDR 0x00000110
#define FRC_TOP__IPPRE__dummy10_BITSTART 12
#define FRC_TOP__IPPRE__dummy10_BITEND 15

#define FRC_TOP__IPPRE__reg_patt_vact_ADDR 0x00000110
#define FRC_TOP__IPPRE__reg_patt_vact_BITSTART 16
#define FRC_TOP__IPPRE__reg_patt_vact_BITEND 28

#define FRC_TOP__IPPRE__Dummy10_2_ADDR 0x00000110
#define FRC_TOP__IPPRE__Dummy10_2_BITSTART 29
#define FRC_TOP__IPPRE__Dummy10_2_BITEND 31

#define FRC_TOP__IPPRE__reg_patt_htotal_ADDR 0x00000114
#define FRC_TOP__IPPRE__reg_patt_htotal_BITSTART 0
#define FRC_TOP__IPPRE__reg_patt_htotal_BITEND 11

#define FRC_TOP__IPPRE__dummy14_ADDR 0x00000114
#define FRC_TOP__IPPRE__dummy14_BITSTART 12
#define FRC_TOP__IPPRE__dummy14_BITEND 15

#define FRC_TOP__IPPRE__reg_patt_vtotal_ADDR 0x00000114
#define FRC_TOP__IPPRE__reg_patt_vtotal_BITSTART 16
#define FRC_TOP__IPPRE__reg_patt_vtotal_BITEND 28

#define FRC_TOP__IPPRE__Dummy14_2_ADDR 0x00000114
#define FRC_TOP__IPPRE__Dummy14_2_BITSTART 29
#define FRC_TOP__IPPRE__Dummy14_2_BITEND 31

#define FRC_TOP__IPPRE__reg_ippre_444to422_coef_ADDR 0x00000118
#define FRC_TOP__IPPRE__reg_ippre_444to422_coef_BITSTART 0
#define FRC_TOP__IPPRE__reg_ippre_444to422_coef_BITEND 31

#define FRC_TOP__IPPRE__reg_ippre_444to422_coef1_ADDR 0x0000011C
#define FRC_TOP__IPPRE__reg_ippre_444to422_coef1_BITSTART 0
#define FRC_TOP__IPPRE__reg_ippre_444to422_coef1_BITEND 23

#define FRC_TOP__IPPRE__dummy1c_ADDR 0x0000011C
#define FRC_TOP__IPPRE__dummy1c_BITSTART 24
#define FRC_TOP__IPPRE__dummy1c_BITEND 31

#define FRC_TOP__IPPRE__reg_freerun_ctrl_enable_ADDR 0x00000120
#define FRC_TOP__IPPRE__reg_freerun_ctrl_enable_BITSTART 0
#define FRC_TOP__IPPRE__reg_freerun_ctrl_enable_BITEND 0

#define FRC_TOP__IPPRE__reg_patt_3d_fs_lr_inv_ADDR 0x00000120
#define FRC_TOP__IPPRE__reg_patt_3d_fs_lr_inv_BITSTART 2
#define FRC_TOP__IPPRE__reg_patt_3d_fs_lr_inv_BITEND 2

#define FRC_TOP__IPPRE__reg_patt_move_en_1_ADDR 0x00000120
#define FRC_TOP__IPPRE__reg_patt_move_en_1_BITSTART 3
#define FRC_TOP__IPPRE__reg_patt_move_en_1_BITEND 3

#define FRC_TOP__IPPRE__reg_patt_move_en_ADDR 0x00000120
#define FRC_TOP__IPPRE__reg_patt_move_en_BITSTART 4
#define FRC_TOP__IPPRE__reg_patt_move_en_BITEND 4

#define FRC_TOP__IPPRE__reg_patt_mode_ADDR 0x00000120
#define FRC_TOP__IPPRE__reg_patt_mode_BITSTART 5
#define FRC_TOP__IPPRE__reg_patt_mode_BITEND 6

#define FRC_TOP__IPPRE__reg_patt_enable_ADDR 0x00000120
#define FRC_TOP__IPPRE__reg_patt_enable_BITSTART 7
#define FRC_TOP__IPPRE__reg_patt_enable_BITEND 7

#define FRC_TOP__IPPRE__reg_patt_type_0_ADDR 0x00000120
#define FRC_TOP__IPPRE__reg_patt_type_0_BITSTART 8
#define FRC_TOP__IPPRE__reg_patt_type_0_BITEND 11

#define FRC_TOP__IPPRE__reg_patt_type_1_ADDR 0x00000120
#define FRC_TOP__IPPRE__reg_patt_type_1_BITSTART 12
#define FRC_TOP__IPPRE__reg_patt_type_1_BITEND 15

#define FRC_TOP__IPPRE__reg_patt_hold_time_ADDR 0x00000120
#define FRC_TOP__IPPRE__reg_patt_hold_time_BITSTART 16
#define FRC_TOP__IPPRE__reg_patt_hold_time_BITEND 31

#define FRC_TOP__IPPRE__reg_loop_patt_sequency_ADDR 0x00000124
#define FRC_TOP__IPPRE__reg_loop_patt_sequency_BITSTART 0
#define FRC_TOP__IPPRE__reg_loop_patt_sequency_BITEND 31

#define FRC_TOP__IPPRE__reg_patt_para_0_ADDR 0x00000128
#define FRC_TOP__IPPRE__reg_patt_para_0_BITSTART 0
#define FRC_TOP__IPPRE__reg_patt_para_0_BITEND 31

#define FRC_TOP__IPPRE__reg_patt_para_1_ADDR 0x0000012C
#define FRC_TOP__IPPRE__reg_patt_para_1_BITSTART 0
#define FRC_TOP__IPPRE__reg_patt_para_1_BITEND 31

#define FRC_TOP__IPPRE__reg_loop_patt_para0_ADDR 0x00000130
#define FRC_TOP__IPPRE__reg_loop_patt_para0_BITSTART 0
#define FRC_TOP__IPPRE__reg_loop_patt_para0_BITEND 31

#define FRC_TOP__IPPRE__reg_loop_patt_para1_ADDR 0x00000134
#define FRC_TOP__IPPRE__reg_loop_patt_para1_BITSTART 0
#define FRC_TOP__IPPRE__reg_loop_patt_para1_BITEND 31

#define FRC_TOP__IPPRE__reg_loop_patt_para2_ADDR 0x00000138
#define FRC_TOP__IPPRE__reg_loop_patt_para2_BITSTART 0
#define FRC_TOP__IPPRE__reg_loop_patt_para2_BITEND 31

#define FRC_TOP__IPPRE__reg_loop_patt_para3_ADDR 0x0000013C
#define FRC_TOP__IPPRE__reg_loop_patt_para3_BITSTART 0
#define FRC_TOP__IPPRE__reg_loop_patt_para3_BITEND 31

#define FRC_TOP__IPPRE__reg_loop_patt_para4_ADDR 0x00000140
#define FRC_TOP__IPPRE__reg_loop_patt_para4_BITSTART 0
#define FRC_TOP__IPPRE__reg_loop_patt_para4_BITEND 31

#define FRC_TOP__IPPRE__reg_loop_patt_para5_ADDR 0x00000144
#define FRC_TOP__IPPRE__reg_loop_patt_para5_BITSTART 0
#define FRC_TOP__IPPRE__reg_loop_patt_para5_BITEND 31

#define FRC_TOP__IPPRE__reg_loop_patt_para6_ADDR 0x00000148
#define FRC_TOP__IPPRE__reg_loop_patt_para6_BITSTART 0
#define FRC_TOP__IPPRE__reg_loop_patt_para6_BITEND 31

#define FRC_TOP__IPPRE__reg_loop_patt_para7_ADDR 0x0000014C
#define FRC_TOP__IPPRE__reg_loop_patt_para7_BITSTART 0
#define FRC_TOP__IPPRE__reg_loop_patt_para7_BITEND 31

#define FRC_TOP__IPPRE__reg_loop_number_ADDR 0x00000150
#define FRC_TOP__IPPRE__reg_loop_number_BITSTART 0
#define FRC_TOP__IPPRE__reg_loop_number_BITEND 3

#define FRC_TOP__IPPRE__reg_loop_stop_ADDR 0x00000150
#define FRC_TOP__IPPRE__reg_loop_stop_BITSTART 4
#define FRC_TOP__IPPRE__reg_loop_stop_BITEND 4

#define FRC_TOP__IPPRE__reg_loop_restart_mode_ADDR 0x00000150
#define FRC_TOP__IPPRE__reg_loop_restart_mode_BITSTART 5
#define FRC_TOP__IPPRE__reg_loop_restart_mode_BITEND 5

#define FRC_TOP__IPPRE__reg_scroll_bar_en_ADDR 0x00000150
#define FRC_TOP__IPPRE__reg_scroll_bar_en_BITSTART 6
#define FRC_TOP__IPPRE__reg_scroll_bar_en_BITEND 6

#define FRC_TOP__IPPRE__reg_scroll_bar_mode_ADDR 0x00000150
#define FRC_TOP__IPPRE__reg_scroll_bar_mode_BITSTART 7
#define FRC_TOP__IPPRE__reg_scroll_bar_mode_BITEND 7

#define FRC_TOP__IPPRE__reg_speed_h_ADDR 0x00000150
#define FRC_TOP__IPPRE__reg_speed_h_BITSTART 8
#define FRC_TOP__IPPRE__reg_speed_h_BITEND 15

#define FRC_TOP__IPPRE__reg_speed_v_ADDR 0x00000150
#define FRC_TOP__IPPRE__reg_speed_v_BITSTART 16
#define FRC_TOP__IPPRE__reg_speed_v_BITEND 23

#define FRC_TOP__IPPRE__reg_speed_h_cadence_ADDR 0x00000150
#define FRC_TOP__IPPRE__reg_speed_h_cadence_BITSTART 24
#define FRC_TOP__IPPRE__reg_speed_h_cadence_BITEND 31

#define FRC_TOP__IPPRE__reg_bar_width_ADDR 0x00000154
#define FRC_TOP__IPPRE__reg_bar_width_BITSTART 0
#define FRC_TOP__IPPRE__reg_bar_width_BITEND 11

#define FRC_TOP__IPPRE__reg_bar_hight_ADDR 0x00000154
#define FRC_TOP__IPPRE__reg_bar_hight_BITSTART 12
#define FRC_TOP__IPPRE__reg_bar_hight_BITEND 23

#define FRC_TOP__IPPRE__reg_speed_v_cadence_ADDR 0x00000154
#define FRC_TOP__IPPRE__reg_speed_v_cadence_BITSTART 24
#define FRC_TOP__IPPRE__reg_speed_v_cadence_BITEND 31

#define FRC_TOP__IPPRE__reg_bar_R_ADDR 0x00000158
#define FRC_TOP__IPPRE__reg_bar_R_BITSTART 0
#define FRC_TOP__IPPRE__reg_bar_R_BITEND 9

#define FRC_TOP__IPPRE__reg_bar_G_ADDR 0x00000158
#define FRC_TOP__IPPRE__reg_bar_G_BITSTART 10
#define FRC_TOP__IPPRE__reg_bar_G_BITEND 19

#define FRC_TOP__IPPRE__reg_bar_B_ADDR 0x00000158
#define FRC_TOP__IPPRE__reg_bar_B_BITSTART 20
#define FRC_TOP__IPPRE__reg_bar_B_BITEND 29

#define FRC_TOP__IPPRE__dummy58_ADDR 0x00000158
#define FRC_TOP__IPPRE__dummy58_BITSTART 30
#define FRC_TOP__IPPRE__dummy58_BITEND 31

#define FRC_TOP__IPPRE__reg_speed_h_1_ADDR 0x0000015C
#define FRC_TOP__IPPRE__reg_speed_h_1_BITSTART 0
#define FRC_TOP__IPPRE__reg_speed_h_1_BITEND 7

#define FRC_TOP__IPPRE__reg_speed_v_1_ADDR 0x0000015C
#define FRC_TOP__IPPRE__reg_speed_v_1_BITSTART 8
#define FRC_TOP__IPPRE__reg_speed_v_1_BITEND 15

#define FRC_TOP__IPPRE__dummy5c_ADDR 0x0000015C
#define FRC_TOP__IPPRE__dummy5c_BITSTART 16
#define FRC_TOP__IPPRE__dummy5c_BITEND 31

#define FRC_TOP__IPPRE__reg_circle_r2_ADDR 0x00000160
#define FRC_TOP__IPPRE__reg_circle_r2_BITSTART 0
#define FRC_TOP__IPPRE__reg_circle_r2_BITEND 23

#define FRC_TOP__IPPRE__reg_cadence_frm_length_ADDR 0x00000160
#define FRC_TOP__IPPRE__reg_cadence_frm_length_BITSTART 24
#define FRC_TOP__IPPRE__reg_cadence_frm_length_BITEND 28

#define FRC_TOP__IPPRE__reg_patt_move_en_cadence_ADDR 0x00000160
#define FRC_TOP__IPPRE__reg_patt_move_en_cadence_BITSTART 29
#define FRC_TOP__IPPRE__reg_patt_move_en_cadence_BITEND 29

#define FRC_TOP__IPPRE__dummy60_ADDR 0x00000160
#define FRC_TOP__IPPRE__dummy60_BITSTART 30
#define FRC_TOP__IPPRE__dummy60_BITEND 31

#define FRC_TOP__IPPRE__reg_circle_center_h_ADDR 0x00000164
#define FRC_TOP__IPPRE__reg_circle_center_h_BITSTART 0
#define FRC_TOP__IPPRE__reg_circle_center_h_BITEND 11

#define FRC_TOP__IPPRE__reg_circle_center_v_ADDR 0x00000164
#define FRC_TOP__IPPRE__reg_circle_center_v_BITSTART 12
#define FRC_TOP__IPPRE__reg_circle_center_v_BITEND 23

#define FRC_TOP__IPPRE__dummy64_ADDR 0x00000164
#define FRC_TOP__IPPRE__dummy64_BITSTART 24
#define FRC_TOP__IPPRE__dummy64_BITEND 31

#define FRC_TOP__IPPRE__reg_random_seed_ADDR 0x00000168
#define FRC_TOP__IPPRE__reg_random_seed_BITSTART 0
#define FRC_TOP__IPPRE__reg_random_seed_BITEND 31

#define FRC_TOP__IPPRE__reg_random_en_ADDR 0x0000016C
#define FRC_TOP__IPPRE__reg_random_en_BITSTART 0
#define FRC_TOP__IPPRE__reg_random_en_BITEND 0

#define FRC_TOP__IPPRE__reg_random_width_ADDR 0x0000016C
#define FRC_TOP__IPPRE__reg_random_width_BITSTART 1
#define FRC_TOP__IPPRE__reg_random_width_BITEND 3

#define FRC_TOP__IPPRE__reg_random_rgb_ADDR 0x0000016C
#define FRC_TOP__IPPRE__reg_random_rgb_BITSTART 4
#define FRC_TOP__IPPRE__reg_random_rgb_BITEND 9

#define FRC_TOP__IPPRE__dummy6c_ADDR 0x0000016C
#define FRC_TOP__IPPRE__dummy6c_BITSTART 10
#define FRC_TOP__IPPRE__dummy6c_BITEND 31

#define FRC_TOP__IPPRE__reg_cadence_frm_ADDR 0x00000170
#define FRC_TOP__IPPRE__reg_cadence_frm_BITSTART 0
#define FRC_TOP__IPPRE__reg_cadence_frm_BITEND 31

#define FRC_TOP__IPPRE__reg_usr_coef00_h_ADDR 0x00000180
#define FRC_TOP__IPPRE__reg_usr_coef00_h_BITSTART 0
#define FRC_TOP__IPPRE__reg_usr_coef00_h_BITEND 14

#define FRC_TOP__IPPRE__reg_usr_coef01_h_ADDR 0x00000180
#define FRC_TOP__IPPRE__reg_usr_coef01_h_BITSTART 15
#define FRC_TOP__IPPRE__reg_usr_coef01_h_BITEND 29

#define FRC_TOP__IPPRE__reg_usr_coef02_h_ADDR 0x00000184
#define FRC_TOP__IPPRE__reg_usr_coef02_h_BITSTART 0
#define FRC_TOP__IPPRE__reg_usr_coef02_h_BITEND 14

#define FRC_TOP__IPPRE__reg_usr_coef10_h_ADDR 0x00000184
#define FRC_TOP__IPPRE__reg_usr_coef10_h_BITSTART 15
#define FRC_TOP__IPPRE__reg_usr_coef10_h_BITEND 29

#define FRC_TOP__IPPRE__reg_usr_coef11_h_ADDR 0x00000188
#define FRC_TOP__IPPRE__reg_usr_coef11_h_BITSTART 0
#define FRC_TOP__IPPRE__reg_usr_coef11_h_BITEND 14

#define FRC_TOP__IPPRE__reg_usr_coef12_h_ADDR 0x00000188
#define FRC_TOP__IPPRE__reg_usr_coef12_h_BITSTART 15
#define FRC_TOP__IPPRE__reg_usr_coef12_h_BITEND 29

#define FRC_TOP__IPPRE__reg_usr_coef20_h_ADDR 0x0000018C
#define FRC_TOP__IPPRE__reg_usr_coef20_h_BITSTART 0
#define FRC_TOP__IPPRE__reg_usr_coef20_h_BITEND 14

#define FRC_TOP__IPPRE__reg_usr_coef21_h_ADDR 0x0000018C
#define FRC_TOP__IPPRE__reg_usr_coef21_h_BITSTART 15
#define FRC_TOP__IPPRE__reg_usr_coef21_h_BITEND 29

#define FRC_TOP__IPPRE__reg_usr_coef22_h_ADDR 0x00000190
#define FRC_TOP__IPPRE__reg_usr_coef22_h_BITSTART 0
#define FRC_TOP__IPPRE__reg_usr_coef22_h_BITEND 14

#define FRC_TOP__IPPRE__reg_usr_const0_h_ADDR 0x00000190
#define FRC_TOP__IPPRE__reg_usr_const0_h_BITSTART 15
#define FRC_TOP__IPPRE__reg_usr_const0_h_BITEND 26

#define FRC_TOP__IPPRE__reg_usr_const1_h_ADDR 0x00000194
#define FRC_TOP__IPPRE__reg_usr_const1_h_BITSTART 0
#define FRC_TOP__IPPRE__reg_usr_const1_h_BITEND 11

#define FRC_TOP__IPPRE__reg_usr_const2_h_ADDR 0x00000194
#define FRC_TOP__IPPRE__reg_usr_const2_h_BITSTART 12
#define FRC_TOP__IPPRE__reg_usr_const2_h_BITEND 23

#define FRC_TOP__IPPRE__reg_convert_on_h_ADDR 0x00000194
#define FRC_TOP__IPPRE__reg_convert_on_h_BITSTART 24
#define FRC_TOP__IPPRE__reg_convert_on_h_BITEND 24

#define FRC_TOP__IPPRE__reg_convert_mode_h_ADDR 0x00000194
#define FRC_TOP__IPPRE__reg_convert_mode_h_BITSTART 25
#define FRC_TOP__IPPRE__reg_convert_mode_h_BITEND 28

#define FRC_TOP__IPPRE__reg_convert_map_h_ADDR 0x00000194
#define FRC_TOP__IPPRE__reg_convert_map_h_BITSTART 29
#define FRC_TOP__IPPRE__reg_convert_map_h_BITEND 31

#define FRC_TOP__IPPRE__reg_usr_coef00_l_ADDR 0x0000019C
#define FRC_TOP__IPPRE__reg_usr_coef00_l_BITSTART 0
#define FRC_TOP__IPPRE__reg_usr_coef00_l_BITEND 14

#define FRC_TOP__IPPRE__reg_usr_coef01_l_ADDR 0x0000019C
#define FRC_TOP__IPPRE__reg_usr_coef01_l_BITSTART 15
#define FRC_TOP__IPPRE__reg_usr_coef01_l_BITEND 29

#define FRC_TOP__IPPRE__reg_usr_coef02_l_ADDR 0x000001A0
#define FRC_TOP__IPPRE__reg_usr_coef02_l_BITSTART 0
#define FRC_TOP__IPPRE__reg_usr_coef02_l_BITEND 14

#define FRC_TOP__IPPRE__reg_usr_coef10_l_ADDR 0x000001A0
#define FRC_TOP__IPPRE__reg_usr_coef10_l_BITSTART 15
#define FRC_TOP__IPPRE__reg_usr_coef10_l_BITEND 29

#define FRC_TOP__IPPRE__reg_usr_coef11_l_ADDR 0x000001A4
#define FRC_TOP__IPPRE__reg_usr_coef11_l_BITSTART 0
#define FRC_TOP__IPPRE__reg_usr_coef11_l_BITEND 14

#define FRC_TOP__IPPRE__reg_usr_coef12_l_ADDR 0x000001A4
#define FRC_TOP__IPPRE__reg_usr_coef12_l_BITSTART 15
#define FRC_TOP__IPPRE__reg_usr_coef12_l_BITEND 29

#define FRC_TOP__IPPRE__reg_usr_coef20_l_ADDR 0x000001A8
#define FRC_TOP__IPPRE__reg_usr_coef20_l_BITSTART 0
#define FRC_TOP__IPPRE__reg_usr_coef20_l_BITEND 14

#define FRC_TOP__IPPRE__reg_usr_coef21_l_ADDR 0x000001A8
#define FRC_TOP__IPPRE__reg_usr_coef21_l_BITSTART 15
#define FRC_TOP__IPPRE__reg_usr_coef21_l_BITEND 29

#define FRC_TOP__IPPRE__reg_usr_coef22_l_ADDR 0x000001AC
#define FRC_TOP__IPPRE__reg_usr_coef22_l_BITSTART 0
#define FRC_TOP__IPPRE__reg_usr_coef22_l_BITEND 14

#define FRC_TOP__IPPRE__reg_usr_const0_l_ADDR 0x000001AC
#define FRC_TOP__IPPRE__reg_usr_const0_l_BITSTART 15
#define FRC_TOP__IPPRE__reg_usr_const0_l_BITEND 26

#define FRC_TOP__IPPRE__reg_usr_const1_l_ADDR 0x000001B0
#define FRC_TOP__IPPRE__reg_usr_const1_l_BITSTART 0
#define FRC_TOP__IPPRE__reg_usr_const1_l_BITEND 11

#define FRC_TOP__IPPRE__reg_usr_const2_l_ADDR 0x000001B0
#define FRC_TOP__IPPRE__reg_usr_const2_l_BITSTART 12
#define FRC_TOP__IPPRE__reg_usr_const2_l_BITEND 23

#define FRC_TOP__IPPRE__reg_convert_on_l_ADDR 0x000001B0
#define FRC_TOP__IPPRE__reg_convert_on_l_BITSTART 24
#define FRC_TOP__IPPRE__reg_convert_on_l_BITEND 24

#define FRC_TOP__IPPRE__reg_convert_mode_l_ADDR 0x000001B0
#define FRC_TOP__IPPRE__reg_convert_mode_l_BITSTART 25
#define FRC_TOP__IPPRE__reg_convert_mode_l_BITEND 28

#define FRC_TOP__IPPRE__reg_convert_map_l_ADDR 0x000001B0
#define FRC_TOP__IPPRE__reg_convert_map_l_BITSTART 29
#define FRC_TOP__IPPRE__reg_convert_map_l_BITEND 31

#define FRC_TOP__IPPRE__reg_ippre_mute_frm_trig_pos_ADDR 0x000001B4
#define FRC_TOP__IPPRE__reg_ippre_mute_frm_trig_pos_BITSTART 0
#define FRC_TOP__IPPRE__reg_ippre_mute_frm_trig_pos_BITEND 11

#define FRC_TOP__IPPRE__reg_ippre_mute_regen_hs_pos_ADDR 0x000001B4
#define FRC_TOP__IPPRE__reg_ippre_mute_regen_hs_pos_BITSTART 12
#define FRC_TOP__IPPRE__reg_ippre_mute_regen_hs_pos_BITEND 19

#define FRC_TOP__IPPRE__reg_ippre_mute_regen_vs_pos_ADDR 0x000001B4
#define FRC_TOP__IPPRE__reg_ippre_mute_regen_vs_pos_BITSTART 20
#define FRC_TOP__IPPRE__reg_ippre_mute_regen_vs_pos_BITEND 26

#define FRC_TOP__IPPRE__reg_ippre_use_mute_vs_ADDR 0x000001B4
#define FRC_TOP__IPPRE__reg_ippre_use_mute_vs_BITSTART 27
#define FRC_TOP__IPPRE__reg_ippre_use_mute_vs_BITEND 27

#define FRC_TOP__IPPRE__reg_ippre_use_mute_hs_ADDR 0x000001B4
#define FRC_TOP__IPPRE__reg_ippre_use_mute_hs_BITSTART 28
#define FRC_TOP__IPPRE__reg_ippre_use_mute_hs_BITEND 28

#define FRC_TOP__IPPRE__reg_hpattern_ADDR 0x000001C0
#define FRC_TOP__IPPRE__reg_hpattern_BITSTART 0
#define FRC_TOP__IPPRE__reg_hpattern_BITEND 31

#define FRC_TOP__IPPRE__reg_hpattern1_ADDR 0x000001C4
#define FRC_TOP__IPPRE__reg_hpattern1_BITSTART 0
#define FRC_TOP__IPPRE__reg_hpattern1_BITEND 31

#define FRC_TOP__IPPRE__reg_hpattern2_ADDR 0x000001C8
#define FRC_TOP__IPPRE__reg_hpattern2_BITSTART 0
#define FRC_TOP__IPPRE__reg_hpattern2_BITEND 31

#define FRC_TOP__IPPRE__reg_hpattern3_ADDR 0x000001CC
#define FRC_TOP__IPPRE__reg_hpattern3_BITSTART 0
#define FRC_TOP__IPPRE__reg_hpattern3_BITEND 31

#define FRC_TOP__IPPRE__reg_hpattern4_ADDR 0x000001D0
#define FRC_TOP__IPPRE__reg_hpattern4_BITSTART 0
#define FRC_TOP__IPPRE__reg_hpattern4_BITEND 31

#define FRC_TOP__IPPRE__reg_hpattern5_ADDR 0x000001D4
#define FRC_TOP__IPPRE__reg_hpattern5_BITSTART 0
#define FRC_TOP__IPPRE__reg_hpattern5_BITEND 31

#define FRC_TOP__IPPRE__reg_hpattern6_ADDR 0x000001D8
#define FRC_TOP__IPPRE__reg_hpattern6_BITSTART 0
#define FRC_TOP__IPPRE__reg_hpattern6_BITEND 31

#define FRC_TOP__IPPRE__reg_hpattern7_ADDR 0x000001DC
#define FRC_TOP__IPPRE__reg_hpattern7_BITSTART 0
#define FRC_TOP__IPPRE__reg_hpattern7_BITEND 31

#define FRC_TOP__IPPRE__reg_ippre_mute_hact_ADDR 0x000001E0
#define FRC_TOP__IPPRE__reg_ippre_mute_hact_BITSTART 0
#define FRC_TOP__IPPRE__reg_ippre_mute_hact_BITEND 11

#define FRC_TOP__IPPRE__reg_ippre_mute_vact_ADDR 0x000001E0
#define FRC_TOP__IPPRE__reg_ippre_mute_vact_BITSTART 12
#define FRC_TOP__IPPRE__reg_ippre_mute_vact_BITEND 23

#define FRC_TOP__IPPRE__reg_ippre_mute_det_function_en_ADDR 0x000001E0
#define FRC_TOP__IPPRE__reg_ippre_mute_det_function_en_BITSTART 24
#define FRC_TOP__IPPRE__reg_ippre_mute_det_function_en_BITEND 24

#define FRC_TOP__IPPRE__reg_ippre_mute_clk_det_en_ADDR 0x000001E0
#define FRC_TOP__IPPRE__reg_ippre_mute_clk_det_en_BITSTART 25
#define FRC_TOP__IPPRE__reg_ippre_mute_clk_det_en_BITEND 25

#define FRC_TOP__IPPRE__reg_ippre_mute_hact_min_det_en_ADDR 0x000001E0
#define FRC_TOP__IPPRE__reg_ippre_mute_hact_min_det_en_BITSTART 26
#define FRC_TOP__IPPRE__reg_ippre_mute_hact_min_det_en_BITEND 26

#define FRC_TOP__IPPRE__reg_ippre_mute_hact_max_det_en_ADDR 0x000001E0
#define FRC_TOP__IPPRE__reg_ippre_mute_hact_max_det_en_BITSTART 27
#define FRC_TOP__IPPRE__reg_ippre_mute_hact_max_det_en_BITEND 27

#define FRC_TOP__IPPRE__reg_ippre_mute_htotal_max_det_en_ADDR 0x000001E0
#define FRC_TOP__IPPRE__reg_ippre_mute_htotal_max_det_en_BITSTART 28
#define FRC_TOP__IPPRE__reg_ippre_mute_htotal_max_det_en_BITEND 28

#define FRC_TOP__IPPRE__reg_ippre_mute_vblank_det_en_ADDR 0x000001E0
#define FRC_TOP__IPPRE__reg_ippre_mute_vblank_det_en_BITSTART 29
#define FRC_TOP__IPPRE__reg_ippre_mute_vblank_det_en_BITEND 29

#define FRC_TOP__IPPRE__reg_ippre_mute_vact_min_det_en_ADDR 0x000001E0
#define FRC_TOP__IPPRE__reg_ippre_mute_vact_min_det_en_BITSTART 30
#define FRC_TOP__IPPRE__reg_ippre_mute_vact_min_det_en_BITEND 30

#define FRC_TOP__IPPRE__reg_ippre_mute_vact_max_det_en_ADDR 0x000001E0
#define FRC_TOP__IPPRE__reg_ippre_mute_vact_max_det_en_BITSTART 31
#define FRC_TOP__IPPRE__reg_ippre_mute_vact_max_det_en_BITEND 31

#define FRC_TOP__IPPRE__reg_ippre_mute_hact_min_ADDR 0x000001E4
#define FRC_TOP__IPPRE__reg_ippre_mute_hact_min_BITSTART 0
#define FRC_TOP__IPPRE__reg_ippre_mute_hact_min_BITEND 11

#define FRC_TOP__IPPRE__reg_ippre_mute_hact_max_ADDR 0x000001E4
#define FRC_TOP__IPPRE__reg_ippre_mute_hact_max_BITSTART 12
#define FRC_TOP__IPPRE__reg_ippre_mute_hact_max_BITEND 23

#define FRC_TOP__IPPRE__reg_ippre_mute_regen_hs_width_ADDR 0x000001E4
#define FRC_TOP__IPPRE__reg_ippre_mute_regen_hs_width_BITSTART 24
#define FRC_TOP__IPPRE__reg_ippre_mute_regen_hs_width_BITEND 27

#define FRC_TOP__IPPRE__reg_ippre_mute_regen_vs_width_ADDR 0x000001E4
#define FRC_TOP__IPPRE__reg_ippre_mute_regen_vs_width_BITSTART 28
#define FRC_TOP__IPPRE__reg_ippre_mute_regen_vs_width_BITEND 31

#define FRC_TOP__IPPRE__reg_ippre_mute_vact_min_ADDR 0x000001E8
#define FRC_TOP__IPPRE__reg_ippre_mute_vact_min_BITSTART 0
#define FRC_TOP__IPPRE__reg_ippre_mute_vact_min_BITEND 11

#define FRC_TOP__IPPRE__reg_ippre_mute_vact_max_ADDR 0x000001E8
#define FRC_TOP__IPPRE__reg_ippre_mute_vact_max_BITSTART 12
#define FRC_TOP__IPPRE__reg_ippre_mute_vact_max_BITEND 23

#define FRC_TOP__IPPRE__reg_ippre_mute_vblank_max_ADDR 0x000001E8
#define FRC_TOP__IPPRE__reg_ippre_mute_vblank_max_BITSTART 24
#define FRC_TOP__IPPRE__reg_ippre_mute_vblank_max_BITEND 31

#define FRC_TOP__IPPRE__reg_ippre_mute_htotal_max_ADDR 0x000001EC
#define FRC_TOP__IPPRE__reg_ippre_mute_htotal_max_BITSTART 0
#define FRC_TOP__IPPRE__reg_ippre_mute_htotal_max_BITEND 11

#define FRC_TOP__IPPRE__reg_ippre_mute_freq_low_th_ADDR 0x000001EC
#define FRC_TOP__IPPRE__reg_ippre_mute_freq_low_th_BITSTART 12
#define FRC_TOP__IPPRE__reg_ippre_mute_freq_low_th_BITEND 21

#define FRC_TOP__IPPRE__reg_ippre_mute_freq_high_th_ADDR 0x000001EC
#define FRC_TOP__IPPRE__reg_ippre_mute_freq_high_th_BITSTART 22
#define FRC_TOP__IPPRE__reg_ippre_mute_freq_high_th_BITEND 31

#define FRC_TOP__IPPRE__regr_patt_loopcnt_ADDR 0x000001F0
#define FRC_TOP__IPPRE__regr_patt_loopcnt_BITSTART 0
#define FRC_TOP__IPPRE__regr_patt_loopcnt_BITEND 3

#define FRC_TOP__IPPRE__regr_patt_enable_latch_ADDR 0x000001F0
#define FRC_TOP__IPPRE__regr_patt_enable_latch_BITSTART 4
#define FRC_TOP__IPPRE__regr_patt_enable_latch_BITEND 4

#define FRC_TOP__IPPRE__regr_ippre_mute_clk_status_ADDR 0x000001F0
#define FRC_TOP__IPPRE__regr_ippre_mute_clk_status_BITSTART 5
#define FRC_TOP__IPPRE__regr_ippre_mute_clk_status_BITEND 7

#define FRC_TOP__IPPRE__regr_ippre_mute_hact_ADDR 0x000001F0
#define FRC_TOP__IPPRE__regr_ippre_mute_hact_BITSTART 8
#define FRC_TOP__IPPRE__regr_ippre_mute_hact_BITEND 19

#define FRC_TOP__IPPRE__regr_ippre_mute_vact_ADDR 0x000001F0
#define FRC_TOP__IPPRE__regr_ippre_mute_vact_BITSTART 20
#define FRC_TOP__IPPRE__regr_ippre_mute_vact_BITEND 31

#define FRC_TOP__IPPRE__regr_ippre_mute_htotal_ADDR 0x000001F4
#define FRC_TOP__IPPRE__regr_ippre_mute_htotal_BITSTART 0
#define FRC_TOP__IPPRE__regr_ippre_mute_htotal_BITEND 11

#define FRC_TOP__IPPRE__regr_ippre_mute_clk_abn_ADDR 0x000001F4
#define FRC_TOP__IPPRE__regr_ippre_mute_clk_abn_BITSTART 12
#define FRC_TOP__IPPRE__regr_ippre_mute_clk_abn_BITEND 12

#define FRC_TOP__IPPRE__regr_ippre_mute_hde_min_abn_ADDR 0x000001F4
#define FRC_TOP__IPPRE__regr_ippre_mute_hde_min_abn_BITSTART 13
#define FRC_TOP__IPPRE__regr_ippre_mute_hde_min_abn_BITEND 13

#define FRC_TOP__IPPRE__regr_ippre_mute_hde_max_abn_ADDR 0x000001F4
#define FRC_TOP__IPPRE__regr_ippre_mute_hde_max_abn_BITSTART 14
#define FRC_TOP__IPPRE__regr_ippre_mute_hde_max_abn_BITEND 14

#define FRC_TOP__IPPRE__regr_ippre_mute_htotal_abn_ADDR 0x000001F4
#define FRC_TOP__IPPRE__regr_ippre_mute_htotal_abn_BITSTART 15
#define FRC_TOP__IPPRE__regr_ippre_mute_htotal_abn_BITEND 15

#define FRC_TOP__IPPRE__regr_ippre_mute_vde_min_abn_ADDR 0x000001F4
#define FRC_TOP__IPPRE__regr_ippre_mute_vde_min_abn_BITSTART 16
#define FRC_TOP__IPPRE__regr_ippre_mute_vde_min_abn_BITEND 16

#define FRC_TOP__IPPRE__regr_ippre_mute_vde_max_abn_ADDR 0x000001F4
#define FRC_TOP__IPPRE__regr_ippre_mute_vde_max_abn_BITSTART 17
#define FRC_TOP__IPPRE__regr_ippre_mute_vde_max_abn_BITEND 17

#define FRC_TOP__IPPRE__regr_ippre_mute_vblk_abn_ADDR 0x000001F4
#define FRC_TOP__IPPRE__regr_ippre_mute_vblk_abn_BITSTART 18
#define FRC_TOP__IPPRE__regr_ippre_mute_vblk_abn_BITEND 18

#define FRC_TOP__IPPRE__regr_ippre_mute_abnormal_ADDR 0x000001F4
#define FRC_TOP__IPPRE__regr_ippre_mute_abnormal_BITSTART 19
#define FRC_TOP__IPPRE__regr_ippre_mute_abnormal_BITEND 19

#define FRC_TOP__IPPRE__regr_dummy_0_ADDR 0x000001F4
#define FRC_TOP__IPPRE__regr_dummy_0_BITSTART 20
#define FRC_TOP__IPPRE__regr_dummy_0_BITEND 31

#define FRC_TOP__IPPRE__regr_inp_cursor_fd_r_ADDR 0x000001F8
#define FRC_TOP__IPPRE__regr_inp_cursor_fd_r_BITSTART 0
#define FRC_TOP__IPPRE__regr_inp_cursor_fd_r_BITEND 9

#define FRC_TOP__IPPRE__regr_inp_cursor_fd_g_ADDR 0x000001F8
#define FRC_TOP__IPPRE__regr_inp_cursor_fd_g_BITSTART 10
#define FRC_TOP__IPPRE__regr_inp_cursor_fd_g_BITEND 19

#define FRC_TOP__IPPRE__regr_inp_cursor_fd_b_ADDR 0x000001F8
#define FRC_TOP__IPPRE__regr_inp_cursor_fd_b_BITSTART 20
#define FRC_TOP__IPPRE__regr_inp_cursor_fd_b_BITEND 29

#define FRC_TOP__IPPRE__regr_inp_cursor_bd_r_ADDR 0x000001FC
#define FRC_TOP__IPPRE__regr_inp_cursor_bd_r_BITSTART 0
#define FRC_TOP__IPPRE__regr_inp_cursor_bd_r_BITEND 9

#define FRC_TOP__IPPRE__regr_inp_cursor_bd_g_ADDR 0x000001FC
#define FRC_TOP__IPPRE__regr_inp_cursor_bd_g_BITSTART 10
#define FRC_TOP__IPPRE__regr_inp_cursor_bd_g_BITEND 19

#define FRC_TOP__IPPRE__regr_inp_cursor_bd_b_ADDR 0x000001FC
#define FRC_TOP__IPPRE__regr_inp_cursor_bd_b_BITSTART 20
#define FRC_TOP__IPPRE__regr_inp_cursor_bd_b_BITEND 29

#define FRC_TOP__KMC_CPR_TOP0__reg_bypass_mode_ADDR 0x00000200
#define FRC_TOP__KMC_CPR_TOP0__reg_bypass_mode_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_bypass_mode_BITEND 0

#define FRC_TOP__KMC_CPR_TOP0__reg_422_mode_ADDR 0x00000200
#define FRC_TOP__KMC_CPR_TOP0__reg_422_mode_BITSTART 1
#define FRC_TOP__KMC_CPR_TOP0__reg_422_mode_BITEND 1

#define FRC_TOP__KMC_CPR_TOP0__reg_anchor_en_ADDR 0x00000200
#define FRC_TOP__KMC_CPR_TOP0__reg_anchor_en_BITSTART 2
#define FRC_TOP__KMC_CPR_TOP0__reg_anchor_en_BITEND 2

#define FRC_TOP__KMC_CPR_TOP0__reg_lastline_en_ADDR 0x00000200
#define FRC_TOP__KMC_CPR_TOP0__reg_lastline_en_BITSTART 8
#define FRC_TOP__KMC_CPR_TOP0__reg_lastline_en_BITEND 8

#define FRC_TOP__KMC_CPR_TOP0__reg_pred_mode_ADDR 0x00000200
#define FRC_TOP__KMC_CPR_TOP0__reg_pred_mode_BITSTART 9
#define FRC_TOP__KMC_CPR_TOP0__reg_pred_mode_BITEND 10

#define FRC_TOP__KMC_CPR_TOP0__reg_dict_en_ADDR 0x00000200
#define FRC_TOP__KMC_CPR_TOP0__reg_dict_en_BITSTART 11
#define FRC_TOP__KMC_CPR_TOP0__reg_dict_en_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_dict_mode_ADDR 0x00000200
#define FRC_TOP__KMC_CPR_TOP0__reg_dict_mode_BITSTART 12
#define FRC_TOP__KMC_CPR_TOP0__reg_dict_mode_BITEND 12

#define FRC_TOP__KMC_CPR_TOP0__reg_erosion_en_ADDR 0x00000200
#define FRC_TOP__KMC_CPR_TOP0__reg_erosion_en_BITSTART 13
#define FRC_TOP__KMC_CPR_TOP0__reg_erosion_en_BITEND 13

#define FRC_TOP__KMC_CPR_TOP0__reg_enc_3d_mode_ADDR 0x00000200
#define FRC_TOP__KMC_CPR_TOP0__reg_enc_3d_mode_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_enc_3d_mode_BITEND 16

#define FRC_TOP__KMC_CPR_TOP0__reg_enc_3d_format_ADDR 0x00000200
#define FRC_TOP__KMC_CPR_TOP0__reg_enc_3d_format_BITSTART 17
#define FRC_TOP__KMC_CPR_TOP0__reg_enc_3d_format_BITEND 18

#define FRC_TOP__KMC_CPR_TOP0__reg_dec_3d_mode_ADDR 0x00000200
#define FRC_TOP__KMC_CPR_TOP0__reg_dec_3d_mode_BITSTART 19
#define FRC_TOP__KMC_CPR_TOP0__reg_dec_3d_mode_BITEND 19

#define FRC_TOP__KMC_CPR_TOP0__reg_dec_3d_format_ADDR 0x00000200
#define FRC_TOP__KMC_CPR_TOP0__reg_dec_3d_format_BITSTART 20
#define FRC_TOP__KMC_CPR_TOP0__reg_dec_3d_format_BITEND 20

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_en_ADDR 0x00000200
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_en_BITSTART 21
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_en_BITEND 21

#define FRC_TOP__KMC_CPR_TOP0__reg_kmc_cpr_mem_ls_ADDR 0x00000200
#define FRC_TOP__KMC_CPR_TOP0__reg_kmc_cpr_mem_ls_BITSTART 31
#define FRC_TOP__KMC_CPR_TOP0__reg_kmc_cpr_mem_ls_BITEND 31

#define FRC_TOP__KMC_CPR_TOP0__reg_hact_ADDR 0x00000204
#define FRC_TOP__KMC_CPR_TOP0__reg_hact_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_hact_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_vact_ADDR 0x00000204
#define FRC_TOP__KMC_CPR_TOP0__reg_vact_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_vact_BITEND 27

#define FRC_TOP__KMC_CPR_TOP0__reg_bp_penalty_ADDR 0x00000208
#define FRC_TOP__KMC_CPR_TOP0__reg_bp_penalty_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_bp_penalty_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_k_init_ADDR 0x00000208
#define FRC_TOP__KMC_CPR_TOP0__reg_k_init_BITSTART 8
#define FRC_TOP__KMC_CPR_TOP0__reg_k_init_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_lr_inv_ADDR 0x00000208
#define FRC_TOP__KMC_CPR_TOP0__reg_lr_inv_BITSTART 12
#define FRC_TOP__KMC_CPR_TOP0__reg_lr_inv_BITEND 12

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_pmap_shift_ADDR 0x00000208
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_pmap_shift_BITSTART 13
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_pmap_shift_BITEND 15

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_pmap_shift_ADDR 0x00000208
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_pmap_shift_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_pmap_shift_BITEND 18

#define FRC_TOP__KMC_CPR_TOP0__reg_overlap_num_ADDR 0x00000208
#define FRC_TOP__KMC_CPR_TOP0__reg_overlap_num_BITSTART 24
#define FRC_TOP__KMC_CPR_TOP0__reg_overlap_num_BITEND 31

#define FRC_TOP__KMC_CPR_TOP0__reg_curve_anchor0_ADDR 0x0000020C
#define FRC_TOP__KMC_CPR_TOP0__reg_curve_anchor0_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_curve_anchor0_BITEND 31

#define FRC_TOP__KMC_CPR_TOP0__reg_curve_anchor1_ADDR 0x00000210
#define FRC_TOP__KMC_CPR_TOP0__reg_curve_anchor1_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_curve_anchor1_BITEND 31

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_budget_packet_ADDR 0x00000214
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_budget_packet_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_budget_packet_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_budget_packet_ADDR 0x00000214
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_budget_packet_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_budget_packet_BITEND 23

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_budget_init_start_ADDR 0x00000218
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_budget_init_start_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_budget_init_start_BITEND 15

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_budget_init_start_ADDR 0x00000218
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_budget_init_start_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_budget_init_start_BITEND 31

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_budget_init_end_ADDR 0x0000021C
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_budget_init_end_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_budget_init_end_BITEND 15

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_budget_init_end_ADDR 0x0000021C
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_budget_init_end_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_budget_init_end_BITEND 31

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_budget_credits0_ADDR 0x00000220
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_budget_credits0_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_budget_credits0_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_budget_credits1_ADDR 0x00000220
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_budget_credits1_BITSTART 8
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_budget_credits1_BITEND 15

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_budget_credits0_ADDR 0x00000220
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_budget_credits0_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_budget_credits0_BITEND 23

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_budget_credits1_ADDR 0x00000220
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_budget_credits1_BITSTART 24
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_budget_credits1_BITEND 31

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_budget_credits2_ADDR 0x00000224
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_budget_credits2_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_budget_credits2_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_budget_credits3_ADDR 0x00000224
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_budget_credits3_BITSTART 8
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_budget_credits3_BITEND 15

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_budget_credits2_ADDR 0x00000224
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_budget_credits2_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_budget_credits2_BITEND 23

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_budget_credits3_ADDR 0x00000224
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_budget_credits3_BITSTART 24
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_budget_credits3_BITEND 31

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_budget_credits4_ADDR 0x00000228
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_budget_credits4_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_budget_credits4_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_budget_credits5_ADDR 0x00000228
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_budget_credits5_BITSTART 8
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_budget_credits5_BITEND 15

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_budget_credits4_ADDR 0x00000228
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_budget_credits4_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_budget_credits4_BITEND 23

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_budget_credits5_ADDR 0x00000228
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_budget_credits5_BITSTART 24
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_budget_credits5_BITEND 31

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_budget_credits6_ADDR 0x0000022C
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_budget_credits6_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_budget_credits6_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_budget_credits7_ADDR 0x0000022C
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_budget_credits7_BITSTART 8
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_budget_credits7_BITEND 15

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_budget_credits6_ADDR 0x0000022C
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_budget_credits6_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_budget_credits6_BITEND 23

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_budget_credits7_ADDR 0x0000022C
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_budget_credits7_BITSTART 24
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_budget_credits7_BITEND 31

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_qbpp0_ADDR 0x00000230
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_qbpp0_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_qbpp0_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_qbpp0_ADDR 0x00000230
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_qbpp0_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_qbpp0_BITEND 27

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_qbpp1_ADDR 0x00000234
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_qbpp1_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_qbpp1_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_qbpp1_ADDR 0x00000234
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_qbpp1_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_qbpp1_BITEND 27

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_qbpp2_ADDR 0x00000238
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_qbpp2_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_qbpp2_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_qbpp2_ADDR 0x00000238
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_qbpp2_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_qbpp2_BITEND 27

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_qbpp3_ADDR 0x0000023C
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_qbpp3_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_qbpp3_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_qbpp3_ADDR 0x0000023C
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_qbpp3_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_qbpp3_BITEND 27

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_qbpp4_ADDR 0x00000240
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_qbpp4_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_qbpp4_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_qbpp4_ADDR 0x00000240
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_qbpp4_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_qbpp4_BITEND 27

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_qbpp5_ADDR 0x00000244
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_qbpp5_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_qbpp5_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_qbpp5_ADDR 0x00000244
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_qbpp5_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_qbpp5_BITEND 27

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_qbpp6_ADDR 0x00000248
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_qbpp6_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_qbpp6_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_qbpp6_ADDR 0x00000248
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_qbpp6_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_qbpp6_BITEND 27

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_qbpp7_ADDR 0x0000024C
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_qbpp7_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_qbpp7_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_qbpp7_ADDR 0x0000024C
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_qbpp7_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_qbpp7_BITEND 27

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc0_var0_ADDR 0x00000250
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc0_var0_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc0_var0_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc0_var0_ADDR 0x00000250
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc0_var0_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc0_var0_BITEND 27

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc1_var0_ADDR 0x00000254
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc1_var0_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc1_var0_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc1_var0_ADDR 0x00000254
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc1_var0_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc1_var0_BITEND 27

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc2_var0_ADDR 0x00000258
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc2_var0_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc2_var0_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc2_var0_ADDR 0x00000258
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc2_var0_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc2_var0_BITEND 27

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc3_var0_ADDR 0x0000025C
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc3_var0_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc3_var0_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc3_var0_ADDR 0x0000025C
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc3_var0_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc3_var0_BITEND 27

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc4_var0_ADDR 0x00000260
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc4_var0_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc4_var0_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc4_var0_ADDR 0x00000260
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc4_var0_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc4_var0_BITEND 27

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc5_var0_ADDR 0x00000264
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc5_var0_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc5_var0_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc5_var0_ADDR 0x00000264
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc5_var0_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc5_var0_BITEND 27

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc6_var0_ADDR 0x00000268
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc6_var0_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc6_var0_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc6_var0_ADDR 0x00000268
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc6_var0_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc6_var0_BITEND 27

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc7_var0_ADDR 0x0000026C
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc7_var0_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc7_var0_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc7_var0_ADDR 0x0000026C
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc7_var0_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc7_var0_BITEND 27

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc0_var1_ADDR 0x00000270
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc0_var1_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc0_var1_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc0_var1_ADDR 0x00000270
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc0_var1_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc0_var1_BITEND 27

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc1_var1_ADDR 0x00000274
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc1_var1_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc1_var1_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc1_var1_ADDR 0x00000274
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc1_var1_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc1_var1_BITEND 27

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc2_var1_ADDR 0x00000278
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc2_var1_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc2_var1_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc2_var1_ADDR 0x00000278
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc2_var1_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc2_var1_BITEND 27

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc3_var1_ADDR 0x0000027C
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc3_var1_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc3_var1_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc3_var1_ADDR 0x0000027C
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc3_var1_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc3_var1_BITEND 27

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc4_var1_ADDR 0x00000280
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc4_var1_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc4_var1_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc4_var1_ADDR 0x00000280
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc4_var1_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc4_var1_BITEND 27

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc5_var1_ADDR 0x00000284
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc5_var1_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc5_var1_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc5_var1_ADDR 0x00000284
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc5_var1_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc5_var1_BITEND 27

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc6_var1_ADDR 0x00000288
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc6_var1_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc6_var1_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc6_var1_ADDR 0x00000288
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc6_var1_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc6_var1_BITEND 27

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc7_var1_ADDR 0x0000028C
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc7_var1_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc7_var1_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc7_var1_ADDR 0x0000028C
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc7_var1_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc7_var1_BITEND 27

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc0_var2_ADDR 0x00000290
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc0_var2_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc0_var2_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc0_var2_ADDR 0x00000290
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc0_var2_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc0_var2_BITEND 27

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc1_var2_ADDR 0x00000294
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc1_var2_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc1_var2_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc1_var2_ADDR 0x00000294
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc1_var2_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc1_var2_BITEND 27

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc2_var2_ADDR 0x00000298
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc2_var2_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc2_var2_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc2_var2_ADDR 0x00000298
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc2_var2_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc2_var2_BITEND 27

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc3_var2_ADDR 0x0000029C
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc3_var2_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc3_var2_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc3_var2_ADDR 0x0000029C
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc3_var2_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc3_var2_BITEND 27

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc4_var2_ADDR 0x000002A0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc4_var2_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc4_var2_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc4_var2_ADDR 0x000002A0
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc4_var2_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc4_var2_BITEND 27

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc5_var2_ADDR 0x000002A4
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc5_var2_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc5_var2_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc5_var2_ADDR 0x000002A4
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc5_var2_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc5_var2_BITEND 27

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc6_var2_ADDR 0x000002A8
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc6_var2_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc6_var2_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc6_var2_ADDR 0x000002A8
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc6_var2_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc6_var2_BITEND 27

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc7_var2_ADDR 0x000002AC
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc7_var2_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_curve_trunc7_var2_BITEND 11

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc7_var2_ADDR 0x000002AC
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc7_var2_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_curve_trunc7_var2_BITEND 27

#define FRC_TOP__KMC_CPR_TOP0__reg_i_lf_delay_cnt_ADDR 0x000002B0
#define FRC_TOP__KMC_CPR_TOP0__reg_i_lf_delay_cnt_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_i_lf_delay_cnt_BITEND 15

#define FRC_TOP__KMC_CPR_TOP0__reg_i_hf_delay_cnt_ADDR 0x000002B0
#define FRC_TOP__KMC_CPR_TOP0__reg_i_hf_delay_cnt_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_i_hf_delay_cnt_BITEND 31

#define FRC_TOP__KMC_CPR_TOP0__reg_p_lf_delay_cnt_ADDR 0x000002B4
#define FRC_TOP__KMC_CPR_TOP0__reg_p_lf_delay_cnt_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_p_lf_delay_cnt_BITEND 15

#define FRC_TOP__KMC_CPR_TOP0__reg_p_hf_delay_cnt_ADDR 0x000002B4
#define FRC_TOP__KMC_CPR_TOP0__reg_p_hf_delay_cnt_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_p_hf_delay_cnt_BITEND 31

#define FRC_TOP__KMC_CPR_TOP0__reg_nr_delay_cnt_ADDR 0x000002B8
#define FRC_TOP__KMC_CPR_TOP0__reg_nr_delay_cnt_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_nr_delay_cnt_BITEND 15

#define FRC_TOP__KMC_CPR_TOP0__reg_erosion_xratio_ADDR 0x000002BC
#define FRC_TOP__KMC_CPR_TOP0__reg_erosion_xratio_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_erosion_xratio_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_erosion_yratio_ADDR 0x000002BC
#define FRC_TOP__KMC_CPR_TOP0__reg_erosion_yratio_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_erosion_yratio_BITEND 23

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_motion_diff_thd_ADDR 0x000002C0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_motion_diff_thd_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_motion_diff_thd_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_motion_diff_slp_ADDR 0x000002C0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_motion_diff_slp_BITSTART 8
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_motion_diff_slp_BITEND 10

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_motion_diff_thd_ADDR 0x000002C0
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_motion_diff_thd_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_motion_diff_thd_BITEND 23

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_motion_diff_slp_ADDR 0x000002C0
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_motion_diff_slp_BITSTART 24
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_motion_diff_slp_BITEND 26

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_varchk_thd_00_ADDR 0x000002C4
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_varchk_thd_00_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_varchk_thd_00_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_varchk_thd_01_ADDR 0x000002C4
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_varchk_thd_01_BITSTART 8
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_varchk_thd_01_BITEND 15

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_varchk_thd_10_ADDR 0x000002C4
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_varchk_thd_10_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_varchk_thd_10_BITEND 23

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_varchk_thd_11_ADDR 0x000002C4
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_varchk_thd_11_BITSTART 24
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_varchk_thd_11_BITEND 31

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_varchk_thd_00_ADDR 0x000002C8
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_varchk_thd_00_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_varchk_thd_00_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_varchk_thd_01_ADDR 0x000002C8
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_varchk_thd_01_BITSTART 8
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_varchk_thd_01_BITEND 15

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_varchk_thd_10_ADDR 0x000002C8
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_varchk_thd_10_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_varchk_thd_10_BITEND 23

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_varchk_thd_11_ADDR 0x000002C8
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_varchk_thd_11_BITSTART 24
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_varchk_thd_11_BITEND 31

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty00_ADDR 0x000002CC
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty00_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty00_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty01_ADDR 0x000002CC
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty01_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty01_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty02_ADDR 0x000002CC
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty02_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty02_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty03_ADDR 0x000002CC
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty03_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty03_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty04_ADDR 0x000002D0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty04_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty04_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty05_ADDR 0x000002D0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty05_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty05_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty06_ADDR 0x000002D0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty06_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty06_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty07_ADDR 0x000002D0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty07_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty07_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty08_ADDR 0x000002D4
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty08_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty08_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty09_ADDR 0x000002D4
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty09_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty09_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty10_ADDR 0x000002D4
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty10_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty10_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty11_ADDR 0x000002D4
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty11_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty11_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty12_ADDR 0x000002D8
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty12_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty12_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty13_ADDR 0x000002D8
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty13_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty13_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty14_ADDR 0x000002D8
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty14_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty14_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty15_ADDR 0x000002D8
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty15_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_lf_dict_penalty15_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty00_ADDR 0x000002DC
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty00_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty00_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty01_ADDR 0x000002DC
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty01_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty01_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty02_ADDR 0x000002DC
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty02_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty02_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty03_ADDR 0x000002DC
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty03_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty03_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty04_ADDR 0x000002E0
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty04_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty04_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty05_ADDR 0x000002E0
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty05_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty05_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty06_ADDR 0x000002E0
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty06_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty06_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty07_ADDR 0x000002E0
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty07_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty07_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty08_ADDR 0x000002E4
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty08_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty08_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty09_ADDR 0x000002E4
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty09_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty09_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty10_ADDR 0x000002E4
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty10_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty10_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty11_ADDR 0x000002E4
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty11_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty11_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty12_ADDR 0x000002E8
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty12_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty12_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty13_ADDR 0x000002E8
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty13_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty13_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty14_ADDR 0x000002E8
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty14_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty14_BITEND 7

#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty15_ADDR 0x000002E8
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty15_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP0__reg_hf_dict_penalty15_BITEND 7

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_en_ADDR 0x00000300
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_en_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_en_BITEND 0

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_en_ADDR 0x00000300
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_en_BITSTART 1
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_en_BITEND 1

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_en_ADDR 0x00000300
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_en_BITSTART 2
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_en_BITEND 2

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_en_ADDR 0x00000300
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_en_BITSTART 3
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_en_BITEND 3

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_en_ADDR 0x00000300
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_en_BITSTART 4
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_en_BITEND 4

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_en_ADDR 0x00000300
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_en_BITSTART 5
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_en_BITEND 5

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_timing_ADDR 0x00000300
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_timing_BITSTART 6
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_timing_BITEND 6

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_timing_ADDR 0x00000300
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_timing_BITSTART 7
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_timing_BITEND 7

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_timing_ADDR 0x00000300
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_timing_BITSTART 8
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_timing_BITEND 8

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_timing_ADDR 0x00000300
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_timing_BITSTART 9
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_timing_BITEND 9

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_timing_ADDR 0x00000300
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_timing_BITSTART 10
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_timing_BITEND 10

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_timing_ADDR 0x00000300
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_timing_BITSTART 11
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_timing_BITEND 11

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_mode_ADDR 0x00000300
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_mode_BITSTART 12
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_mode_BITEND 14

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_mode_ADDR 0x00000300
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_mode_BITSTART 15
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_mode_BITEND 17

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_mode_ADDR 0x00000300
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_mode_BITSTART 18
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_mode_BITEND 20

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_mode_ADDR 0x00000300
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_mode_BITSTART 21
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_mode_BITEND 23

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_mode_ADDR 0x00000300
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_mode_BITSTART 24
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_mode_BITEND 26

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_mode_ADDR 0x00000300
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_mode_BITSTART 27
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_mode_BITEND 29

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_pos_x0_ADDR 0x00000304
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_pos_x0_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_pos_x0_BITEND 11

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_pos_y0_ADDR 0x00000304
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_pos_y0_BITSTART 12
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_pos_y0_BITEND 23

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_pos_x1_ADDR 0x00000308
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_pos_x1_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_pos_x1_BITEND 11

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_pos_y1_ADDR 0x00000308
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_pos_y1_BITSTART 12
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_pos_y1_BITEND 23

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_pos_x0_ADDR 0x0000030C
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_pos_x0_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_pos_x0_BITEND 11

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_pos_y0_ADDR 0x0000030C
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_pos_y0_BITSTART 12
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_pos_y0_BITEND 23

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_pos_x1_ADDR 0x00000310
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_pos_x1_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_pos_x1_BITEND 11

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_pos_y1_ADDR 0x00000310
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_pos_y1_BITSTART 12
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_pos_y1_BITEND 23

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_setting_y0_ADDR 0x00000314
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_setting_y0_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_setting_y0_BITEND 9

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_setting_u0_ADDR 0x00000314
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_setting_u0_BITSTART 10
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_setting_u0_BITEND 19

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_setting_v0_ADDR 0x00000314
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_setting_v0_BITSTART 20
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_setting_v0_BITEND 29

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_setting_v0_11_ADDR 0x00000314
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_setting_v0_11_BITSTART 31
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_setting_v0_11_BITEND 31

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_setting_y1_ADDR 0x00000318
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_setting_y1_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_setting_y1_BITEND 9

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_setting_u1_ADDR 0x00000318
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_setting_u1_BITSTART 10
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_setting_u1_BITEND 19

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_setting_v1_ADDR 0x00000318
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_setting_v1_BITSTART 20
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_i_setting_v1_BITEND 29

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_setting_v1_11_ADDR 0x00000318
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_setting_v1_11_BITSTART 31
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_setting_v1_11_BITEND 31

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_setting_y0_ADDR 0x0000031C
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_setting_y0_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_setting_y0_BITEND 10

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_setting_u0_ADDR 0x0000031C
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_setting_u0_BITSTART 11
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_setting_u0_BITEND 21

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_setting_v0_ADDR 0x0000031C
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_setting_v0_BITSTART 22
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_setting_v0_BITEND 31

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_setting_y1_ADDR 0x00000320
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_setting_y1_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_setting_y1_BITEND 10

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_setting_u1_ADDR 0x00000320
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_setting_u1_BITSTART 11
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_setting_u1_BITEND 21

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_setting_v1_ADDR 0x00000320
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_setting_v1_BITSTART 22
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_i_setting_v1_BITEND 31

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_pos_x0_ADDR 0x00000324
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_pos_x0_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_pos_x0_BITEND 11

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_pos_y0_ADDR 0x00000324
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_pos_y0_BITSTART 12
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_pos_y0_BITEND 23

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_pos_x1_ADDR 0x00000328
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_pos_x1_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_pos_x1_BITEND 11

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_pos_y1_ADDR 0x00000328
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_pos_y1_BITSTART 12
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_pos_y1_BITEND 23

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_pos_x0_ADDR 0x0000032C
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_pos_x0_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_pos_x0_BITEND 11

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_pos_y0_ADDR 0x0000032C
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_pos_y0_BITSTART 12
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_pos_y0_BITEND 23

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_pos_x1_ADDR 0x00000330
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_pos_x1_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_pos_x1_BITEND 11

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_pos_y1_ADDR 0x00000330
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_pos_y1_BITSTART 12
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_pos_y1_BITEND 23

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_setting_y0_ADDR 0x00000334
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_setting_y0_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_setting_y0_BITEND 9

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_setting_u0_ADDR 0x00000334
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_setting_u0_BITSTART 10
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_setting_u0_BITEND 19

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_setting_v0_ADDR 0x00000334
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_setting_v0_BITSTART 20
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_setting_v0_BITEND 29

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_setting_v0_11_ADDR 0x00000334
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_setting_v0_11_BITSTART 31
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_setting_v0_11_BITEND 31

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_setting_y1_ADDR 0x00000338
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_setting_y1_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_setting_y1_BITEND 9

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_setting_u1_ADDR 0x00000338
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_setting_u1_BITSTART 10
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_setting_u1_BITEND 19

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_setting_v1_ADDR 0x00000338
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_setting_v1_BITSTART 20
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_p_setting_v1_BITEND 29

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_setting_v1_11_ADDR 0x00000338
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_setting_v1_11_BITSTART 31
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_setting_v1_11_BITEND 31

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_setting_y0_ADDR 0x0000033C
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_setting_y0_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_setting_y0_BITEND 10

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_setting_u0_ADDR 0x0000033C
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_setting_u0_BITSTART 11
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_setting_u0_BITEND 21

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_setting_v0_ADDR 0x0000033C
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_setting_v0_BITSTART 22
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_setting_v0_BITEND 31

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_setting_y1_ADDR 0x00000340
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_setting_y1_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_setting_y1_BITEND 10

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_setting_u1_ADDR 0x00000340
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_setting_u1_BITSTART 11
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_setting_u1_BITEND 21

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_setting_v1_ADDR 0x00000340
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_setting_v1_BITSTART 22
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_p_setting_v1_BITEND 31

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_pos_x0_ADDR 0x00000344
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_pos_x0_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_pos_x0_BITEND 11

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_pos_y0_ADDR 0x00000344
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_pos_y0_BITSTART 12
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_pos_y0_BITEND 23

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_pos_x1_ADDR 0x00000348
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_pos_x1_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_pos_x1_BITEND 11

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_pos_y1_ADDR 0x00000348
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_pos_y1_BITSTART 12
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_pos_y1_BITEND 23

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_pos_x0_ADDR 0x0000034C
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_pos_x0_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_pos_x0_BITEND 11

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_pos_y0_ADDR 0x0000034C
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_pos_y0_BITSTART 12
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_pos_y0_BITEND 23

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_pos_x1_ADDR 0x00000350
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_pos_x1_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_pos_x1_BITEND 11

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_pos_y1_ADDR 0x00000350
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_pos_y1_BITSTART 12
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_pos_y1_BITEND 23

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_setting_y0_ADDR 0x00000354
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_setting_y0_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_setting_y0_BITEND 9

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_setting_u0_ADDR 0x00000354
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_setting_u0_BITSTART 10
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_setting_u0_BITEND 19

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_setting_v0_ADDR 0x00000354
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_setting_v0_BITSTART 20
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_setting_v0_BITEND 29

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_setting_v0_11_ADDR 0x00000354
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_setting_v0_11_BITSTART 31
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_setting_v0_11_BITEND 31

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_setting_y1_ADDR 0x00000358
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_setting_y1_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_setting_y1_BITEND 9

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_setting_u1_ADDR 0x00000358
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_setting_u1_BITSTART 10
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_setting_u1_BITEND 19

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_setting_v1_ADDR 0x00000358
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_setting_v1_BITSTART 20
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_lf_nr_setting_v1_BITEND 29

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_setting_v1_11_ADDR 0x00000358
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_setting_v1_11_BITSTART 31
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_setting_v1_11_BITEND 31

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_setting_y0_ADDR 0x0000035C
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_setting_y0_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_setting_y0_BITEND 10

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_setting_u0_ADDR 0x0000035C
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_setting_u0_BITSTART 11
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_setting_u0_BITEND 21

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_setting_v0_ADDR 0x0000035C
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_setting_v0_BITSTART 22
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_setting_v0_BITEND 31

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_setting_y1_ADDR 0x00000360
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_setting_y1_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_setting_y1_BITEND 10

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_setting_u1_ADDR 0x00000360
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_setting_u1_BITSTART 11
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_setting_u1_BITEND 21

#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_setting_v1_ADDR 0x00000360
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_setting_v1_BITSTART 22
#define FRC_TOP__KMC_CPR_TOP1__reg_patt_hf_nr_setting_v1_BITEND 31

#define FRC_TOP__KMC_CPR_TOP1__reg_dbg_lf_dict_en_ADDR 0x00000364
#define FRC_TOP__KMC_CPR_TOP1__reg_dbg_lf_dict_en_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__reg_dbg_lf_dict_en_BITEND 0

#define FRC_TOP__KMC_CPR_TOP1__reg_dbg_lf_var_lev_en_ADDR 0x00000364
#define FRC_TOP__KMC_CPR_TOP1__reg_dbg_lf_var_lev_en_BITSTART 1
#define FRC_TOP__KMC_CPR_TOP1__reg_dbg_lf_var_lev_en_BITEND 1

#define FRC_TOP__KMC_CPR_TOP1__reg_dbg_lf_var_lev_value_ADDR 0x00000364
#define FRC_TOP__KMC_CPR_TOP1__reg_dbg_lf_var_lev_value_BITSTART 2
#define FRC_TOP__KMC_CPR_TOP1__reg_dbg_lf_var_lev_value_BITEND 3

#define FRC_TOP__KMC_CPR_TOP1__reg_dbg_lf_cuv_idx_en_ADDR 0x00000364
#define FRC_TOP__KMC_CPR_TOP1__reg_dbg_lf_cuv_idx_en_BITSTART 4
#define FRC_TOP__KMC_CPR_TOP1__reg_dbg_lf_cuv_idx_en_BITEND 4

#define FRC_TOP__KMC_CPR_TOP1__reg_dbg_lf_cuv_idx_value_ADDR 0x00000364
#define FRC_TOP__KMC_CPR_TOP1__reg_dbg_lf_cuv_idx_value_BITSTART 5
#define FRC_TOP__KMC_CPR_TOP1__reg_dbg_lf_cuv_idx_value_BITEND 7

#define FRC_TOP__KMC_CPR_TOP1__reg_dbg_hf_dict_en_ADDR 0x00000364
#define FRC_TOP__KMC_CPR_TOP1__reg_dbg_hf_dict_en_BITSTART 8
#define FRC_TOP__KMC_CPR_TOP1__reg_dbg_hf_dict_en_BITEND 8

#define FRC_TOP__KMC_CPR_TOP1__reg_dbg_hf_var_lev_en_ADDR 0x00000364
#define FRC_TOP__KMC_CPR_TOP1__reg_dbg_hf_var_lev_en_BITSTART 9
#define FRC_TOP__KMC_CPR_TOP1__reg_dbg_hf_var_lev_en_BITEND 9

#define FRC_TOP__KMC_CPR_TOP1__reg_dbg_hf_var_lev_value_ADDR 0x00000364
#define FRC_TOP__KMC_CPR_TOP1__reg_dbg_hf_var_lev_value_BITSTART 10
#define FRC_TOP__KMC_CPR_TOP1__reg_dbg_hf_var_lev_value_BITEND 11

#define FRC_TOP__KMC_CPR_TOP1__reg_dbg_hf_cuv_idx_en_ADDR 0x00000364
#define FRC_TOP__KMC_CPR_TOP1__reg_dbg_hf_cuv_idx_en_BITSTART 12
#define FRC_TOP__KMC_CPR_TOP1__reg_dbg_hf_cuv_idx_en_BITEND 12

#define FRC_TOP__KMC_CPR_TOP1__reg_dbg_hf_cuv_idx_value_ADDR 0x00000364
#define FRC_TOP__KMC_CPR_TOP1__reg_dbg_hf_cuv_idx_value_BITSTART 13
#define FRC_TOP__KMC_CPR_TOP1__reg_dbg_hf_cuv_idx_value_BITEND 15

#define FRC_TOP__KMC_CPR_TOP1__reg_dbg_fsm_mode_ADDR 0x00000364
#define FRC_TOP__KMC_CPR_TOP1__reg_dbg_fsm_mode_BITSTART 16
#define FRC_TOP__KMC_CPR_TOP1__reg_dbg_fsm_mode_BITEND 16

#define FRC_TOP__KMC_CPR_TOP1__regr_enc_lf_debug0_ADDR 0x0000036C
#define FRC_TOP__KMC_CPR_TOP1__regr_enc_lf_debug0_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__regr_enc_lf_debug0_BITEND 31

#define FRC_TOP__KMC_CPR_TOP1__regr_enc_hf_debug0_ADDR 0x00000370
#define FRC_TOP__KMC_CPR_TOP1__regr_enc_hf_debug0_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__regr_enc_hf_debug0_BITEND 31

#define FRC_TOP__KMC_CPR_TOP1__regr_dec_i_lf_debug0_ADDR 0x00000374
#define FRC_TOP__KMC_CPR_TOP1__regr_dec_i_lf_debug0_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__regr_dec_i_lf_debug0_BITEND 31

#define FRC_TOP__KMC_CPR_TOP1__regr_dec_i_hf_debug0_ADDR 0x00000378
#define FRC_TOP__KMC_CPR_TOP1__regr_dec_i_hf_debug0_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__regr_dec_i_hf_debug0_BITEND 31

#define FRC_TOP__KMC_CPR_TOP1__regr_dec_i_patt_debug_ADDR 0x0000037C
#define FRC_TOP__KMC_CPR_TOP1__regr_dec_i_patt_debug_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__regr_dec_i_patt_debug_BITEND 31

#define FRC_TOP__KMC_CPR_TOP1__regr_dec_p_lf_debug0_ADDR 0x00000380
#define FRC_TOP__KMC_CPR_TOP1__regr_dec_p_lf_debug0_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__regr_dec_p_lf_debug0_BITEND 31

#define FRC_TOP__KMC_CPR_TOP1__regr_dec_p_hf_debug0_ADDR 0x00000384
#define FRC_TOP__KMC_CPR_TOP1__regr_dec_p_hf_debug0_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__regr_dec_p_hf_debug0_BITEND 31

#define FRC_TOP__KMC_CPR_TOP1__regr_dec_p_patt_debug_ADDR 0x00000388
#define FRC_TOP__KMC_CPR_TOP1__regr_dec_p_patt_debug_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__regr_dec_p_patt_debug_BITEND 31

#define FRC_TOP__KMC_CPR_TOP1__regr_dec_nr_lf_debug0_ADDR 0x0000038C
#define FRC_TOP__KMC_CPR_TOP1__regr_dec_nr_lf_debug0_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__regr_dec_nr_lf_debug0_BITEND 31

#define FRC_TOP__KMC_CPR_TOP1__regr_dec_nr_hf_debug0_ADDR 0x00000390
#define FRC_TOP__KMC_CPR_TOP1__regr_dec_nr_hf_debug0_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__regr_dec_nr_hf_debug0_BITEND 31

#define FRC_TOP__KMC_CPR_TOP1__regr_dec_nr_patt_debug_ADDR 0x00000394
#define FRC_TOP__KMC_CPR_TOP1__regr_dec_nr_patt_debug_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__regr_dec_nr_patt_debug_BITEND 31

#define FRC_TOP__KMC_CPR_TOP1__regr_enc_lf_state_err_ADDR 0x000003FC
#define FRC_TOP__KMC_CPR_TOP1__regr_enc_lf_state_err_BITSTART 0
#define FRC_TOP__KMC_CPR_TOP1__regr_enc_lf_state_err_BITEND 1

#define FRC_TOP__KMC_CPR_TOP1__regr_enc_hf_state_err_ADDR 0x000003FC
#define FRC_TOP__KMC_CPR_TOP1__regr_enc_hf_state_err_BITSTART 2
#define FRC_TOP__KMC_CPR_TOP1__regr_enc_hf_state_err_BITEND 3

#define FRC_TOP__KMC_CPR_TOP1__regr_enc_lf_last_err_ADDR 0x000003FC
#define FRC_TOP__KMC_CPR_TOP1__regr_enc_lf_last_err_BITSTART 4
#define FRC_TOP__KMC_CPR_TOP1__regr_enc_lf_last_err_BITEND 4

#define FRC_TOP__KMC_CPR_TOP1__regr_enc_hf_last_err_ADDR 0x000003FC
#define FRC_TOP__KMC_CPR_TOP1__regr_enc_hf_last_err_BITSTART 5
#define FRC_TOP__KMC_CPR_TOP1__regr_enc_hf_last_err_BITEND 5

#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_start_address0_ADDR 0x00000400
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_start_address0_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_start_address0_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_start_address1_ADDR 0x00000404
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_start_address1_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_start_address1_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_start_address2_ADDR 0x00000408
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_start_address2_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_start_address2_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_start_address3_ADDR 0x0000040C
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_start_address3_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_start_address3_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_start_address4_ADDR 0x00000410
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_start_address4_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_start_address4_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_start_address5_ADDR 0x00000414
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_start_address5_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_start_address5_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_end_address0_ADDR 0x00000418
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_end_address0_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_end_address0_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_end_address1_ADDR 0x0000041C
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_end_address1_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_end_address1_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_end_address2_ADDR 0x00000420
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_end_address2_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_end_address2_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_end_address3_ADDR 0x00000424
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_end_address3_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_end_address3_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_end_address4_ADDR 0x00000428
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_end_address4_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_end_address4_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_end_address5_ADDR 0x0000042C
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_end_address5_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_end_address5_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_lr_offset_addr_ADDR 0x00000430
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_lr_offset_addr_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_lr_offset_addr_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_line_offset_addr_ADDR 0x00000434
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_line_offset_addr_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_line_offset_addr_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_alen_ADDR 0x00000438
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_alen_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_alen_BITEND 7

#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_qos_ADDR 0x00000438
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_qos_BITSTART 8
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_qos_BITEND 15

#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_cmdlen_ADDR 0x00000438
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_cmdlen_BITSTART 16
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_cmdlen_BITEND 19

#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_write_enable_ADDR 0x00000438
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_write_enable_BITSTART 20
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_write_enable_BITEND 20

#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_mode_ADDR 0x00000438
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_mode_BITSTART 21
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_mode_BITEND 21

#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_threshold_m_ADDR 0x0000043C
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_threshold_m_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_threshold_m_BITEND 8

#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_threshold_n_ADDR 0x0000043C
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_threshold_n_BITSTART 9
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_threshold_n_BITEND 17

#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_start_address0_ADDR 0x00000440
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_start_address0_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_start_address0_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_start_address1_ADDR 0x00000444
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_start_address1_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_start_address1_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_start_address2_ADDR 0x00000448
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_start_address2_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_start_address2_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_start_address3_ADDR 0x0000044C
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_start_address3_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_start_address3_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_start_address4_ADDR 0x00000450
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_start_address4_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_start_address4_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_start_address5_ADDR 0x00000454
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_start_address5_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_start_address5_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_end_address0_ADDR 0x00000458
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_end_address0_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_end_address0_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_end_address1_ADDR 0x0000045C
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_end_address1_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_end_address1_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_end_address2_ADDR 0x00000460
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_end_address2_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_end_address2_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_end_address3_ADDR 0x00000464
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_end_address3_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_end_address3_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_end_address4_ADDR 0x00000468
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_end_address4_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_end_address4_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_end_address5_ADDR 0x0000046C
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_end_address5_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_end_address5_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_lr_offset_addr_ADDR 0x00000470
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_lr_offset_addr_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_lr_offset_addr_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_line_offset_addr_ADDR 0x00000474
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_line_offset_addr_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_line_offset_addr_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_alen_ADDR 0x00000478
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_alen_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_alen_BITEND 7

#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_qos_ADDR 0x00000478
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_qos_BITSTART 8
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_qos_BITEND 15

#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_cmdlen_ADDR 0x00000478
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_cmdlen_BITSTART 16
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_cmdlen_BITEND 19

#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_write_enable_ADDR 0x00000478
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_write_enable_BITSTART 20
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_write_enable_BITEND 20

#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_mode_ADDR 0x00000478
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_mode_BITSTART 21
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_mode_BITEND 21

#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_threshold_m_ADDR 0x0000047C
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_threshold_m_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_threshold_m_BITEND 8

#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_threshold_n_ADDR 0x0000047C
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_threshold_n_BITSTART 9
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_threshold_n_BITEND 17

#define FRC_TOP__KMC_DM_TOP__reg_kmc_02_alen_ADDR 0x00000480
#define FRC_TOP__KMC_DM_TOP__reg_kmc_02_alen_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_02_alen_BITEND 7

#define FRC_TOP__KMC_DM_TOP__reg_kmc_02_qos_ADDR 0x00000480
#define FRC_TOP__KMC_DM_TOP__reg_kmc_02_qos_BITSTART 8
#define FRC_TOP__KMC_DM_TOP__reg_kmc_02_qos_BITEND 15

#define FRC_TOP__KMC_DM_TOP__reg_kmc_02_cmdlen_ADDR 0x00000480
#define FRC_TOP__KMC_DM_TOP__reg_kmc_02_cmdlen_BITSTART 16
#define FRC_TOP__KMC_DM_TOP__reg_kmc_02_cmdlen_BITEND 19

#define FRC_TOP__KMC_DM_TOP__reg_kmc_02_read_enable_ADDR 0x00000480
#define FRC_TOP__KMC_DM_TOP__reg_kmc_02_read_enable_BITSTART 20
#define FRC_TOP__KMC_DM_TOP__reg_kmc_02_read_enable_BITEND 20

#define FRC_TOP__KMC_DM_TOP__reg_kmc_02_threshold_m_ADDR 0x00000484
#define FRC_TOP__KMC_DM_TOP__reg_kmc_02_threshold_m_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_02_threshold_m_BITEND 8

#define FRC_TOP__KMC_DM_TOP__reg_kmc_02_threshold_n_ADDR 0x00000484
#define FRC_TOP__KMC_DM_TOP__reg_kmc_02_threshold_n_BITSTART 9
#define FRC_TOP__KMC_DM_TOP__reg_kmc_02_threshold_n_BITEND 17

#define FRC_TOP__KMC_DM_TOP__reg_kmc_03_alen_ADDR 0x00000488
#define FRC_TOP__KMC_DM_TOP__reg_kmc_03_alen_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_03_alen_BITEND 7

#define FRC_TOP__KMC_DM_TOP__reg_kmc_03_qos_ADDR 0x00000488
#define FRC_TOP__KMC_DM_TOP__reg_kmc_03_qos_BITSTART 8
#define FRC_TOP__KMC_DM_TOP__reg_kmc_03_qos_BITEND 15

#define FRC_TOP__KMC_DM_TOP__reg_kmc_03_cmdlen_ADDR 0x00000488
#define FRC_TOP__KMC_DM_TOP__reg_kmc_03_cmdlen_BITSTART 16
#define FRC_TOP__KMC_DM_TOP__reg_kmc_03_cmdlen_BITEND 19

#define FRC_TOP__KMC_DM_TOP__reg_kmc_03_read_enable_ADDR 0x00000488
#define FRC_TOP__KMC_DM_TOP__reg_kmc_03_read_enable_BITSTART 20
#define FRC_TOP__KMC_DM_TOP__reg_kmc_03_read_enable_BITEND 20

#define FRC_TOP__KMC_DM_TOP__reg_kmc_03_threshold_m_ADDR 0x0000048C
#define FRC_TOP__KMC_DM_TOP__reg_kmc_03_threshold_m_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_03_threshold_m_BITEND 8

#define FRC_TOP__KMC_DM_TOP__reg_kmc_03_threshold_n_ADDR 0x0000048C
#define FRC_TOP__KMC_DM_TOP__reg_kmc_03_threshold_n_BITSTART 9
#define FRC_TOP__KMC_DM_TOP__reg_kmc_03_threshold_n_BITEND 17

#define FRC_TOP__KMC_DM_TOP__reg_kmc_04_alen_ADDR 0x00000490
#define FRC_TOP__KMC_DM_TOP__reg_kmc_04_alen_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_04_alen_BITEND 7

#define FRC_TOP__KMC_DM_TOP__reg_kmc_04_qos_ADDR 0x00000490
#define FRC_TOP__KMC_DM_TOP__reg_kmc_04_qos_BITSTART 8
#define FRC_TOP__KMC_DM_TOP__reg_kmc_04_qos_BITEND 15

#define FRC_TOP__KMC_DM_TOP__reg_kmc_04_cmdlen_ADDR 0x00000490
#define FRC_TOP__KMC_DM_TOP__reg_kmc_04_cmdlen_BITSTART 16
#define FRC_TOP__KMC_DM_TOP__reg_kmc_04_cmdlen_BITEND 19

#define FRC_TOP__KMC_DM_TOP__reg_kmc_04_read_enable_ADDR 0x00000490
#define FRC_TOP__KMC_DM_TOP__reg_kmc_04_read_enable_BITSTART 20
#define FRC_TOP__KMC_DM_TOP__reg_kmc_04_read_enable_BITEND 20

#define FRC_TOP__KMC_DM_TOP__reg_kmc_04_threshold_m_ADDR 0x00000494
#define FRC_TOP__KMC_DM_TOP__reg_kmc_04_threshold_m_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_04_threshold_m_BITEND 8

#define FRC_TOP__KMC_DM_TOP__reg_kmc_04_threshold_n_ADDR 0x00000494
#define FRC_TOP__KMC_DM_TOP__reg_kmc_04_threshold_n_BITSTART 9
#define FRC_TOP__KMC_DM_TOP__reg_kmc_04_threshold_n_BITEND 17

#define FRC_TOP__KMC_DM_TOP__reg_kmc_05_alen_ADDR 0x00000498
#define FRC_TOP__KMC_DM_TOP__reg_kmc_05_alen_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_05_alen_BITEND 7

#define FRC_TOP__KMC_DM_TOP__reg_kmc_05_qos_ADDR 0x00000498
#define FRC_TOP__KMC_DM_TOP__reg_kmc_05_qos_BITSTART 8
#define FRC_TOP__KMC_DM_TOP__reg_kmc_05_qos_BITEND 15

#define FRC_TOP__KMC_DM_TOP__reg_kmc_05_cmdlen_ADDR 0x00000498
#define FRC_TOP__KMC_DM_TOP__reg_kmc_05_cmdlen_BITSTART 16
#define FRC_TOP__KMC_DM_TOP__reg_kmc_05_cmdlen_BITEND 19

#define FRC_TOP__KMC_DM_TOP__reg_kmc_05_read_enable_ADDR 0x00000498
#define FRC_TOP__KMC_DM_TOP__reg_kmc_05_read_enable_BITSTART 20
#define FRC_TOP__KMC_DM_TOP__reg_kmc_05_read_enable_BITEND 20

#define FRC_TOP__KMC_DM_TOP__reg_kmc_05_threshold_m_ADDR 0x0000049C
#define FRC_TOP__KMC_DM_TOP__reg_kmc_05_threshold_m_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_05_threshold_m_BITEND 8

#define FRC_TOP__KMC_DM_TOP__reg_kmc_05_threshold_n_ADDR 0x0000049C
#define FRC_TOP__KMC_DM_TOP__reg_kmc_05_threshold_n_BITSTART 9
#define FRC_TOP__KMC_DM_TOP__reg_kmc_05_threshold_n_BITEND 17

#define FRC_TOP__KMC_DM_TOP__reg_kmc_06_alen_ADDR 0x000004A0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_06_alen_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_06_alen_BITEND 7

#define FRC_TOP__KMC_DM_TOP__reg_kmc_06_qos_ADDR 0x000004A0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_06_qos_BITSTART 8
#define FRC_TOP__KMC_DM_TOP__reg_kmc_06_qos_BITEND 15

#define FRC_TOP__KMC_DM_TOP__reg_kmc_06_cmdlen_ADDR 0x000004A0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_06_cmdlen_BITSTART 16
#define FRC_TOP__KMC_DM_TOP__reg_kmc_06_cmdlen_BITEND 19

#define FRC_TOP__KMC_DM_TOP__reg_kmc_06_read_enable_ADDR 0x000004A0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_06_read_enable_BITSTART 20
#define FRC_TOP__KMC_DM_TOP__reg_kmc_06_read_enable_BITEND 20

#define FRC_TOP__KMC_DM_TOP__reg_kmc_06_threshold_m_ADDR 0x000004A4
#define FRC_TOP__KMC_DM_TOP__reg_kmc_06_threshold_m_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_06_threshold_m_BITEND 8

#define FRC_TOP__KMC_DM_TOP__reg_kmc_06_threshold_n_ADDR 0x000004A4
#define FRC_TOP__KMC_DM_TOP__reg_kmc_06_threshold_n_BITSTART 9
#define FRC_TOP__KMC_DM_TOP__reg_kmc_06_threshold_n_BITEND 17

#define FRC_TOP__KMC_DM_TOP__reg_kmc_07_alen_ADDR 0x000004A8
#define FRC_TOP__KMC_DM_TOP__reg_kmc_07_alen_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_07_alen_BITEND 7

#define FRC_TOP__KMC_DM_TOP__reg_kmc_07_qos_ADDR 0x000004A8
#define FRC_TOP__KMC_DM_TOP__reg_kmc_07_qos_BITSTART 8
#define FRC_TOP__KMC_DM_TOP__reg_kmc_07_qos_BITEND 15

#define FRC_TOP__KMC_DM_TOP__reg_kmc_07_cmdlen_ADDR 0x000004A8
#define FRC_TOP__KMC_DM_TOP__reg_kmc_07_cmdlen_BITSTART 16
#define FRC_TOP__KMC_DM_TOP__reg_kmc_07_cmdlen_BITEND 19

#define FRC_TOP__KMC_DM_TOP__reg_kmc_07_read_enable_ADDR 0x000004A8
#define FRC_TOP__KMC_DM_TOP__reg_kmc_07_read_enable_BITSTART 20
#define FRC_TOP__KMC_DM_TOP__reg_kmc_07_read_enable_BITEND 20

#define FRC_TOP__KMC_DM_TOP__reg_kmc_07_threshold_m_ADDR 0x000004AC
#define FRC_TOP__KMC_DM_TOP__reg_kmc_07_threshold_m_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_07_threshold_m_BITEND 8

#define FRC_TOP__KMC_DM_TOP__reg_kmc_07_threshold_n_ADDR 0x000004AC
#define FRC_TOP__KMC_DM_TOP__reg_kmc_07_threshold_n_BITSTART 9
#define FRC_TOP__KMC_DM_TOP__reg_kmc_07_threshold_n_BITEND 17

#define FRC_TOP__KMC_DM_TOP__reg_kmc_vtotal_ADDR 0x000004B0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_vtotal_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_vtotal_BITEND 11

#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_w_time_enable_ADDR 0x000004B0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_w_time_enable_BITSTART 12
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_w_time_enable_BITEND 12

#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_w_time_enable_ADDR 0x000004B0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_w_time_enable_BITSTART 13
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_w_time_enable_BITEND 13

#define FRC_TOP__KMC_DM_TOP__reg_kmc_02_r_time_enable_ADDR 0x000004B0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_02_r_time_enable_BITSTART 14
#define FRC_TOP__KMC_DM_TOP__reg_kmc_02_r_time_enable_BITEND 14

#define FRC_TOP__KMC_DM_TOP__reg_kmc_03_r_time_enable_ADDR 0x000004B0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_03_r_time_enable_BITSTART 15
#define FRC_TOP__KMC_DM_TOP__reg_kmc_03_r_time_enable_BITEND 15

#define FRC_TOP__KMC_DM_TOP__reg_kmc_04_r_time_enable_ADDR 0x000004B0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_04_r_time_enable_BITSTART 16
#define FRC_TOP__KMC_DM_TOP__reg_kmc_04_r_time_enable_BITEND 16

#define FRC_TOP__KMC_DM_TOP__reg_kmc_05_r_time_enable_ADDR 0x000004B0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_05_r_time_enable_BITSTART 17
#define FRC_TOP__KMC_DM_TOP__reg_kmc_05_r_time_enable_BITEND 17

#define FRC_TOP__KMC_DM_TOP__reg_kmc_06_r_time_enable_ADDR 0x000004B0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_06_r_time_enable_BITSTART 18
#define FRC_TOP__KMC_DM_TOP__reg_kmc_06_r_time_enable_BITEND 18

#define FRC_TOP__KMC_DM_TOP__reg_kmc_07_r_time_enable_ADDR 0x000004B0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_07_r_time_enable_BITSTART 19
#define FRC_TOP__KMC_DM_TOP__reg_kmc_07_r_time_enable_BITEND 19

#define FRC_TOP__KMC_DM_TOP__reg_kmc_grant_mode_ADDR 0x000004B0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_grant_mode_BITSTART 20
#define FRC_TOP__KMC_DM_TOP__reg_kmc_grant_mode_BITEND 22

#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_hold_time_ADDR 0x000004B4
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_hold_time_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_hold_time_BITEND 7

#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_hold_time_ADDR 0x000004B4
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_hold_time_BITSTART 8
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_hold_time_BITEND 15

#define FRC_TOP__KMC_DM_TOP__reg_kmc_02_hold_time_ADDR 0x000004B4
#define FRC_TOP__KMC_DM_TOP__reg_kmc_02_hold_time_BITSTART 16
#define FRC_TOP__KMC_DM_TOP__reg_kmc_02_hold_time_BITEND 23

#define FRC_TOP__KMC_DM_TOP__reg_kmc_03_hold_time_ADDR 0x000004B4
#define FRC_TOP__KMC_DM_TOP__reg_kmc_03_hold_time_BITSTART 24
#define FRC_TOP__KMC_DM_TOP__reg_kmc_03_hold_time_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_04_hold_time_ADDR 0x000004B8
#define FRC_TOP__KMC_DM_TOP__reg_kmc_04_hold_time_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_04_hold_time_BITEND 7

#define FRC_TOP__KMC_DM_TOP__reg_kmc_05_hold_time_ADDR 0x000004B8
#define FRC_TOP__KMC_DM_TOP__reg_kmc_05_hold_time_BITSTART 8
#define FRC_TOP__KMC_DM_TOP__reg_kmc_05_hold_time_BITEND 15

#define FRC_TOP__KMC_DM_TOP__reg_kmc_06_hold_time_ADDR 0x000004B8
#define FRC_TOP__KMC_DM_TOP__reg_kmc_06_hold_time_BITSTART 16
#define FRC_TOP__KMC_DM_TOP__reg_kmc_06_hold_time_BITEND 23

#define FRC_TOP__KMC_DM_TOP__reg_kmc_07_hold_time_ADDR 0x000004B8
#define FRC_TOP__KMC_DM_TOP__reg_kmc_07_hold_time_BITSTART 24
#define FRC_TOP__KMC_DM_TOP__reg_kmc_07_hold_time_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_mode422_enable_ADDR 0x000004BC
#define FRC_TOP__KMC_DM_TOP__reg_kmc_mode422_enable_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_mode422_enable_BITEND 0

#define FRC_TOP__KMC_DM_TOP__reg_kmc_wr_clr_sel_ADDR 0x000004BC
#define FRC_TOP__KMC_DM_TOP__reg_kmc_wr_clr_sel_BITSTART 1
#define FRC_TOP__KMC_DM_TOP__reg_kmc_wr_clr_sel_BITEND 2

#define FRC_TOP__KMC_DM_TOP__reg_kmc_input_3d_enable_ADDR 0x000004BC
#define FRC_TOP__KMC_DM_TOP__reg_kmc_input_3d_enable_BITSTART 3
#define FRC_TOP__KMC_DM_TOP__reg_kmc_input_3d_enable_BITEND 3

#define FRC_TOP__KMC_DM_TOP__reg_kmc_input_3d_mode_ADDR 0x000004BC
#define FRC_TOP__KMC_DM_TOP__reg_kmc_input_3d_mode_BITSTART 4
#define FRC_TOP__KMC_DM_TOP__reg_kmc_input_3d_mode_BITEND 7

#define FRC_TOP__KMC_DM_TOP__reg_kmc_output_3d_enable_ADDR 0x000004BC
#define FRC_TOP__KMC_DM_TOP__reg_kmc_output_3d_enable_BITSTART 8
#define FRC_TOP__KMC_DM_TOP__reg_kmc_output_3d_enable_BITEND 8

#define FRC_TOP__KMC_DM_TOP__reg_kmc_output_3d_mode_ADDR 0x000004BC
#define FRC_TOP__KMC_DM_TOP__reg_kmc_output_3d_mode_BITSTART 9
#define FRC_TOP__KMC_DM_TOP__reg_kmc_output_3d_mode_BITEND 10

#define FRC_TOP__KMC_DM_TOP__reg_kmc_vflip_enable_ADDR 0x000004BC
#define FRC_TOP__KMC_DM_TOP__reg_kmc_vflip_enable_BITSTART 11
#define FRC_TOP__KMC_DM_TOP__reg_kmc_vflip_enable_BITEND 11

#define FRC_TOP__KMC_DM_TOP__reg_kmc_debug_header_en_ADDR 0x000004BC
#define FRC_TOP__KMC_DM_TOP__reg_kmc_debug_header_en_BITSTART 12
#define FRC_TOP__KMC_DM_TOP__reg_kmc_debug_header_en_BITEND 13

#define FRC_TOP__KMC_DM_TOP__reg_kmc_disable_frame_hold_ADDR 0x000004BC
#define FRC_TOP__KMC_DM_TOP__reg_kmc_disable_frame_hold_BITSTART 14
#define FRC_TOP__KMC_DM_TOP__reg_kmc_disable_frame_hold_BITEND 14

#define FRC_TOP__KMC_DM_TOP__reg_kmc_4k_proc_enable_ADDR 0x000004BC
#define FRC_TOP__KMC_DM_TOP__reg_kmc_4k_proc_enable_BITSTART 15
#define FRC_TOP__KMC_DM_TOP__reg_kmc_4k_proc_enable_BITEND 15

#define FRC_TOP__KMC_DM_TOP__reg_kmc_cmdlength_enable_ADDR 0x000004BC
#define FRC_TOP__KMC_DM_TOP__reg_kmc_cmdlength_enable_BITSTART 16
#define FRC_TOP__KMC_DM_TOP__reg_kmc_cmdlength_enable_BITEND 16

#define FRC_TOP__KMC_DM_TOP__reg_kmc_pr_mode_ADDR 0x000004BC
#define FRC_TOP__KMC_DM_TOP__reg_kmc_pr_mode_BITSTART 17
#define FRC_TOP__KMC_DM_TOP__reg_kmc_pr_mode_BITEND 17

#define FRC_TOP__KMC_DM_TOP__reg_kmc_sram_ls_en_ADDR 0x000004BC
#define FRC_TOP__KMC_DM_TOP__reg_kmc_sram_ls_en_BITSTART 18
#define FRC_TOP__KMC_DM_TOP__reg_kmc_sram_ls_en_BITEND 18

#define FRC_TOP__KMC_DM_TOP__reg_kmc_sram_ls_value_ADDR 0x000004BC
#define FRC_TOP__KMC_DM_TOP__reg_kmc_sram_ls_value_BITSTART 19
#define FRC_TOP__KMC_DM_TOP__reg_kmc_sram_ls_value_BITEND 19

#define FRC_TOP__KMC_DM_TOP__reg_kmc_axibus_protect_en_ADDR 0x000004BC
#define FRC_TOP__KMC_DM_TOP__reg_kmc_axibus_protect_en_BITSTART 20
#define FRC_TOP__KMC_DM_TOP__reg_kmc_axibus_protect_en_BITEND 20

#define FRC_TOP__KMC_DM_TOP__reg_kmc_debug_head_ll_ADDR 0x000004C0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_debug_head_ll_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_debug_head_ll_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_debug_head_lh_ADDR 0x000004C4
#define FRC_TOP__KMC_DM_TOP__reg_kmc_debug_head_lh_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_debug_head_lh_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_debug_head_hl_ADDR 0x000004C8
#define FRC_TOP__KMC_DM_TOP__reg_kmc_debug_head_hl_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_debug_head_hl_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_debug_head_hh_ADDR 0x000004CC
#define FRC_TOP__KMC_DM_TOP__reg_kmc_debug_head_hh_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_debug_head_hh_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_start_address6_ADDR 0x000004D0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_start_address6_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_start_address6_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_end_address6_ADDR 0x000004D4
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_end_address6_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_end_address6_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_start_address7_ADDR 0x000004D8
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_start_address7_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_start_address7_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_end_address7_ADDR 0x000004DC
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_end_address7_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_00_end_address7_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_start_address6_ADDR 0x000004E0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_start_address6_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_start_address6_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_end_address6_ADDR 0x000004E4
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_end_address6_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_end_address6_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_start_address7_ADDR 0x000004E8
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_start_address7_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_start_address7_BITEND 31

#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_end_address7_ADDR 0x000004EC
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_end_address7_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__reg_kmc_01_end_address7_BITEND 31

#define FRC_TOP__KMC_DM_TOP__regr_kmc_00_headernum_ADDR 0x000004F0
#define FRC_TOP__KMC_DM_TOP__regr_kmc_00_headernum_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__regr_kmc_00_headernum_BITEND 11

#define FRC_TOP__KMC_DM_TOP__regr_kmc_01_headernum_ADDR 0x000004F0
#define FRC_TOP__KMC_DM_TOP__regr_kmc_01_headernum_BITSTART 12
#define FRC_TOP__KMC_DM_TOP__regr_kmc_01_headernum_BITEND 23

#define FRC_TOP__KMC_DM_TOP__regr_kmc_02_dec_fetch_err_ADDR 0x000004F8
#define FRC_TOP__KMC_DM_TOP__regr_kmc_02_dec_fetch_err_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__regr_kmc_02_dec_fetch_err_BITEND 5

#define FRC_TOP__KMC_DM_TOP__regr_kmc_03_dec_fetch_err_ADDR 0x000004F8
#define FRC_TOP__KMC_DM_TOP__regr_kmc_03_dec_fetch_err_BITSTART 6
#define FRC_TOP__KMC_DM_TOP__regr_kmc_03_dec_fetch_err_BITEND 11

#define FRC_TOP__KMC_DM_TOP__regr_kmc_04_dec_fetch_err_ADDR 0x000004F8
#define FRC_TOP__KMC_DM_TOP__regr_kmc_04_dec_fetch_err_BITSTART 12
#define FRC_TOP__KMC_DM_TOP__regr_kmc_04_dec_fetch_err_BITEND 17

#define FRC_TOP__KMC_DM_TOP__regr_kmc_05_dec_fetch_err_ADDR 0x000004F8
#define FRC_TOP__KMC_DM_TOP__regr_kmc_05_dec_fetch_err_BITSTART 18
#define FRC_TOP__KMC_DM_TOP__regr_kmc_05_dec_fetch_err_BITEND 23

#define FRC_TOP__KMC_DM_TOP__regr_kmc_06_dec_fetch_err_ADDR 0x000004F8
#define FRC_TOP__KMC_DM_TOP__regr_kmc_06_dec_fetch_err_BITSTART 24
#define FRC_TOP__KMC_DM_TOP__regr_kmc_06_dec_fetch_err_BITEND 29

#define FRC_TOP__KMC_DM_TOP__regr_kmc_07_dec_fetch_err_ADDR 0x000004FC
#define FRC_TOP__KMC_DM_TOP__regr_kmc_07_dec_fetch_err_BITSTART 0
#define FRC_TOP__KMC_DM_TOP__regr_kmc_07_dec_fetch_err_BITEND 5

#define FRC_TOP__KMC_DM_TOP__regr_kmc_00_wram_rw_err_ADDR 0x000004FC
#define FRC_TOP__KMC_DM_TOP__regr_kmc_00_wram_rw_err_BITSTART 6
#define FRC_TOP__KMC_DM_TOP__regr_kmc_00_wram_rw_err_BITEND 6

#define FRC_TOP__KMC_DM_TOP__regr_kmc_01_wram_rw_err_ADDR 0x000004FC
#define FRC_TOP__KMC_DM_TOP__regr_kmc_01_wram_rw_err_BITSTART 7
#define FRC_TOP__KMC_DM_TOP__regr_kmc_01_wram_rw_err_BITEND 7

#define FRC_TOP__KMC_DM_TOP__regr_kmc_00_enc_no_last_ADDR 0x000004FC
#define FRC_TOP__KMC_DM_TOP__regr_kmc_00_enc_no_last_BITSTART 8
#define FRC_TOP__KMC_DM_TOP__regr_kmc_00_enc_no_last_BITEND 8

#define FRC_TOP__KMC_DM_TOP__regr_kmc_01_enc_no_last_ADDR 0x000004FC
#define FRC_TOP__KMC_DM_TOP__regr_kmc_01_enc_no_last_BITSTART 9
#define FRC_TOP__KMC_DM_TOP__regr_kmc_01_enc_no_last_BITEND 9

#define FRC_TOP__KMC_DM_TOP__regr_kmc_00_headerfail_ADDR 0x000004FC
#define FRC_TOP__KMC_DM_TOP__regr_kmc_00_headerfail_BITSTART 10
#define FRC_TOP__KMC_DM_TOP__regr_kmc_00_headerfail_BITEND 10

#define FRC_TOP__KMC_DM_TOP__regr_kmc_01_headerfail_ADDR 0x000004FC
#define FRC_TOP__KMC_DM_TOP__regr_kmc_01_headerfail_BITSTART 11
#define FRC_TOP__KMC_DM_TOP__regr_kmc_01_headerfail_BITEND 11

#define FRC_TOP__KMC_DM_TOP__regr_kmc_02_headerfail_ADDR 0x000004FC
#define FRC_TOP__KMC_DM_TOP__regr_kmc_02_headerfail_BITSTART 12
#define FRC_TOP__KMC_DM_TOP__regr_kmc_02_headerfail_BITEND 12

#define FRC_TOP__KMC_DM_TOP__regr_kmc_03_headerfail_ADDR 0x000004FC
#define FRC_TOP__KMC_DM_TOP__regr_kmc_03_headerfail_BITSTART 13
#define FRC_TOP__KMC_DM_TOP__regr_kmc_03_headerfail_BITEND 13

#define FRC_TOP__KMC_DM_TOP__regr_kmc_04_headerfail_ADDR 0x000004FC
#define FRC_TOP__KMC_DM_TOP__regr_kmc_04_headerfail_BITSTART 14
#define FRC_TOP__KMC_DM_TOP__regr_kmc_04_headerfail_BITEND 14

#define FRC_TOP__KMC_DM_TOP__regr_kmc_05_headerfail_ADDR 0x000004FC
#define FRC_TOP__KMC_DM_TOP__regr_kmc_05_headerfail_BITSTART 15
#define FRC_TOP__KMC_DM_TOP__regr_kmc_05_headerfail_BITEND 15

#define FRC_TOP__KMC_DM_TOP__regr_kmc_06_headerfail_ADDR 0x000004FC
#define FRC_TOP__KMC_DM_TOP__regr_kmc_06_headerfail_BITSTART 16
#define FRC_TOP__KMC_DM_TOP__regr_kmc_06_headerfail_BITEND 16

#define FRC_TOP__KMC_DM_TOP__regr_kmc_07_headerfail_ADDR 0x000004FC
#define FRC_TOP__KMC_DM_TOP__regr_kmc_07_headerfail_BITSTART 17
#define FRC_TOP__KMC_DM_TOP__regr_kmc_07_headerfail_BITEND 17

#define FRC_TOP__KMC_DM_TOP__regr_kmc_00_fail_ADDR 0x000004FC
#define FRC_TOP__KMC_DM_TOP__regr_kmc_00_fail_BITSTART 18
#define FRC_TOP__KMC_DM_TOP__regr_kmc_00_fail_BITEND 18

#define FRC_TOP__KMC_DM_TOP__regr_kmc_01_fail_ADDR 0x000004FC
#define FRC_TOP__KMC_DM_TOP__regr_kmc_01_fail_BITSTART 19
#define FRC_TOP__KMC_DM_TOP__regr_kmc_01_fail_BITEND 19

#define FRC_TOP__KMC_DM_TOP__regr_kmc_02_fail_ADDR 0x000004FC
#define FRC_TOP__KMC_DM_TOP__regr_kmc_02_fail_BITSTART 20
#define FRC_TOP__KMC_DM_TOP__regr_kmc_02_fail_BITEND 20

#define FRC_TOP__KMC_DM_TOP__regr_kmc_03_fail_ADDR 0x000004FC
#define FRC_TOP__KMC_DM_TOP__regr_kmc_03_fail_BITSTART 21
#define FRC_TOP__KMC_DM_TOP__regr_kmc_03_fail_BITEND 21

#define FRC_TOP__KMC_DM_TOP__regr_kmc_04_fail_ADDR 0x000004FC
#define FRC_TOP__KMC_DM_TOP__regr_kmc_04_fail_BITSTART 22
#define FRC_TOP__KMC_DM_TOP__regr_kmc_04_fail_BITEND 22

#define FRC_TOP__KMC_DM_TOP__regr_kmc_05_fail_ADDR 0x000004FC
#define FRC_TOP__KMC_DM_TOP__regr_kmc_05_fail_BITSTART 23
#define FRC_TOP__KMC_DM_TOP__regr_kmc_05_fail_BITEND 23

#define FRC_TOP__KMC_DM_TOP__regr_kmc_06_fail_ADDR 0x000004FC
#define FRC_TOP__KMC_DM_TOP__regr_kmc_06_fail_BITSTART 24
#define FRC_TOP__KMC_DM_TOP__regr_kmc_06_fail_BITEND 24

#define FRC_TOP__KMC_DM_TOP__regr_kmc_07_fail_ADDR 0x000004FC
#define FRC_TOP__KMC_DM_TOP__regr_kmc_07_fail_BITSTART 25
#define FRC_TOP__KMC_DM_TOP__regr_kmc_07_fail_BITEND 25

#define FRC_TOP__MC__reg_mc_h_half_size_ADDR 0x00000630
#define FRC_TOP__MC__reg_mc_h_half_size_BITSTART 0
#define FRC_TOP__MC__reg_mc_h_half_size_BITEND 0

#define FRC_TOP__MC__reg_mc_v_half_size_ADDR 0x00000630
#define FRC_TOP__MC__reg_mc_v_half_size_BITSTART 1
#define FRC_TOP__MC__reg_mc_v_half_size_BITEND 1

#define FRC_TOP__MC__reg_mc_invld_ref_share_ip_ADDR 0x00000630
#define FRC_TOP__MC__reg_mc_invld_ref_share_ip_BITSTART 2
#define FRC_TOP__MC__reg_mc_invld_ref_share_ip_BITEND 2

#define FRC_TOP__MC__reg_mc_v_l_r_ADDR 0x00000630
#define FRC_TOP__MC__reg_mc_v_l_r_BITSTART 3
#define FRC_TOP__MC__reg_mc_v_l_r_BITEND 3

#define FRC_TOP__MC__reg_mc_scene_change_mode_ADDR 0x00000630
#define FRC_TOP__MC__reg_mc_scene_change_mode_BITSTART 8
#define FRC_TOP__MC__reg_mc_scene_change_mode_BITEND 8

#define FRC_TOP__MC__reg_mc_scene_change_on_ADDR 0x00000630
#define FRC_TOP__MC__reg_mc_scene_change_on_BITSTART 9
#define FRC_TOP__MC__reg_mc_scene_change_on_BITEND 9

#define FRC_TOP__MC__reg_mc_scene_change_fb_ADDR 0x00000630
#define FRC_TOP__MC__reg_mc_scene_change_fb_BITSTART 10
#define FRC_TOP__MC__reg_mc_scene_change_fb_BITEND 10

#define FRC_TOP__MC__reg_mc_dummy_30_ADDR 0x00000630
#define FRC_TOP__MC__reg_mc_dummy_30_BITSTART 11
#define FRC_TOP__MC__reg_mc_dummy_30_BITEND 31

#define FRC_TOP__MC__reg_mc_h_act_ADDR 0x00000634
#define FRC_TOP__MC__reg_mc_h_act_BITSTART 0
#define FRC_TOP__MC__reg_mc_h_act_BITEND 11

#define FRC_TOP__MC__reg_mc_v_act_ADDR 0x00000634
#define FRC_TOP__MC__reg_mc_v_act_BITSTART 16
#define FRC_TOP__MC__reg_mc_v_act_BITEND 27

#define FRC_TOP__MC__reg_mc_sram_ls_ADDR 0x00000634
#define FRC_TOP__MC__reg_mc_sram_ls_BITSTART 28
#define FRC_TOP__MC__reg_mc_sram_ls_BITEND 28

#define FRC_TOP__MC__reg_mc_blk_size_ADDR 0x00000638
#define FRC_TOP__MC__reg_mc_blk_size_BITSTART 0
#define FRC_TOP__MC__reg_mc_blk_size_BITEND 3

#define FRC_TOP__MC__reg_mc_mv_scale_ADDR 0x00000638
#define FRC_TOP__MC__reg_mc_mv_scale_BITSTART 4
#define FRC_TOP__MC__reg_mc_mv_scale_BITEND 7

#define FRC_TOP__MC__reg_mc_dummy_38_ADDR 0x00000638
#define FRC_TOP__MC__reg_mc_dummy_38_BITSTART 8
#define FRC_TOP__MC__reg_mc_dummy_38_BITEND 31

#define FRC_TOP__MC__reg_mc_blk_num_ADDR 0x0000063C
#define FRC_TOP__MC__reg_mc_blk_num_BITSTART 0
#define FRC_TOP__MC__reg_mc_blk_num_BITEND 9

#define FRC_TOP__MC__reg_mc_row_num_ADDR 0x0000063C
#define FRC_TOP__MC__reg_mc_row_num_BITSTART 16
#define FRC_TOP__MC__reg_mc_row_num_BITEND 25

#define FRC_TOP__MC__reg_mc_poly_intp_en_ADDR 0x00000640
#define FRC_TOP__MC__reg_mc_poly_intp_en_BITSTART 0
#define FRC_TOP__MC__reg_mc_poly_intp_en_BITEND 1

#define FRC_TOP__MC__reg_mc_poly_intp_lvl_ADDR 0x00000640
#define FRC_TOP__MC__reg_mc_poly_intp_lvl_BITSTART 2
#define FRC_TOP__MC__reg_mc_poly_intp_lvl_BITEND 3

#define FRC_TOP__MC__reg_mc_mv_xph_rnd_en_ADDR 0x00000640
#define FRC_TOP__MC__reg_mc_mv_xph_rnd_en_BITSTART 4
#define FRC_TOP__MC__reg_mc_mv_xph_rnd_en_BITEND 4

#define FRC_TOP__MC__reg_mc_mvd_intp_en_ADDR 0x00000640
#define FRC_TOP__MC__reg_mc_mvd_intp_en_BITSTART 6
#define FRC_TOP__MC__reg_mc_mvd_intp_en_BITEND 7

#define FRC_TOP__MC__reg_mc_mv_var_th_ADDR 0x00000640
#define FRC_TOP__MC__reg_mc_mv_var_th_BITSTART 8
#define FRC_TOP__MC__reg_mc_mv_var_th_BITEND 15

#define FRC_TOP__MC__reg_mc_mv_xph_rnd_thx_ADDR 0x00000640
#define FRC_TOP__MC__reg_mc_mv_xph_rnd_thx_BITSTART 16
#define FRC_TOP__MC__reg_mc_mv_xph_rnd_thx_BITEND 23

#define FRC_TOP__MC__reg_mc_mv_xph_rnd_thy_ADDR 0x00000640
#define FRC_TOP__MC__reg_mc_mv_xph_rnd_thy_BITSTART 24
#define FRC_TOP__MC__reg_mc_mv_xph_rnd_thy_BITEND 31

#define FRC_TOP__MC__reg_mc_sr_lf_y_ADDR 0x00000644
#define FRC_TOP__MC__reg_mc_sr_lf_y_BITSTART 0
#define FRC_TOP__MC__reg_mc_sr_lf_y_BITEND 9

#define FRC_TOP__MC__reg_mc_sr_lf_c_ADDR 0x00000644
#define FRC_TOP__MC__reg_mc_sr_lf_c_BITSTART 16
#define FRC_TOP__MC__reg_mc_sr_lf_c_BITEND 25

#define FRC_TOP__MC__reg_mc_sr_hf_y_ADDR 0x00000648
#define FRC_TOP__MC__reg_mc_sr_hf_y_BITSTART 0
#define FRC_TOP__MC__reg_mc_sr_hf_y_BITEND 9

#define FRC_TOP__MC__reg_mc_sr_hf_c_ADDR 0x00000648
#define FRC_TOP__MC__reg_mc_sr_hf_c_BITSTART 16
#define FRC_TOP__MC__reg_mc_sr_hf_c_BITEND 25

#define FRC_TOP__MC__reg_mc_sr_h_ADDR 0x0000064C
#define FRC_TOP__MC__reg_mc_sr_h_BITSTART 0
#define FRC_TOP__MC__reg_mc_sr_h_BITEND 9

#define FRC_TOP__MC__reg_mc_dummy_4c_ADDR 0x0000064C
#define FRC_TOP__MC__reg_mc_dummy_4c_BITSTART 10
#define FRC_TOP__MC__reg_mc_dummy_4c_BITEND 31

#define FRC_TOP__MC__reg_mc_top_rim0_ADDR 0x00000650
#define FRC_TOP__MC__reg_mc_top_rim0_BITSTART 0
#define FRC_TOP__MC__reg_mc_top_rim0_BITEND 11

#define FRC_TOP__MC__reg_mc_bot_rim0_ADDR 0x00000650
#define FRC_TOP__MC__reg_mc_bot_rim0_BITSTART 16
#define FRC_TOP__MC__reg_mc_bot_rim0_BITEND 27

#define FRC_TOP__MC__reg_mc_lft_rim0_ADDR 0x00000654
#define FRC_TOP__MC__reg_mc_lft_rim0_BITSTART 0
#define FRC_TOP__MC__reg_mc_lft_rim0_BITEND 11

#define FRC_TOP__MC__reg_mc_rht_rim0_ADDR 0x00000654
#define FRC_TOP__MC__reg_mc_rht_rim0_BITSTART 16
#define FRC_TOP__MC__reg_mc_rht_rim0_BITEND 27

#define FRC_TOP__MC__reg_mc_top_rim1_ADDR 0x00000658
#define FRC_TOP__MC__reg_mc_top_rim1_BITSTART 0
#define FRC_TOP__MC__reg_mc_top_rim1_BITEND 11

#define FRC_TOP__MC__reg_mc_bot_rim1_ADDR 0x00000658
#define FRC_TOP__MC__reg_mc_bot_rim1_BITSTART 16
#define FRC_TOP__MC__reg_mc_bot_rim1_BITEND 27

#define FRC_TOP__MC__reg_mc_lft_rim1_ADDR 0x0000065C
#define FRC_TOP__MC__reg_mc_lft_rim1_BITSTART 0
#define FRC_TOP__MC__reg_mc_lft_rim1_BITEND 11

#define FRC_TOP__MC__reg_mc_rht_rim1_ADDR 0x0000065C
#define FRC_TOP__MC__reg_mc_rht_rim1_BITSTART 16
#define FRC_TOP__MC__reg_mc_rht_rim1_BITEND 27

#define FRC_TOP__MC__reg_mc_dw_en_ADDR 0x00000660
#define FRC_TOP__MC__reg_mc_dw_en_BITSTART 0
#define FRC_TOP__MC__reg_mc_dw_en_BITEND 7

#define FRC_TOP__MC__reg_mc_dw_mode_ADDR 0x00000660
#define FRC_TOP__MC__reg_mc_dw_mode_BITSTART 8
#define FRC_TOP__MC__reg_mc_dw_mode_BITEND 8

#define FRC_TOP__MC__reg_mc_dw_top0_ADDR 0x00000664
#define FRC_TOP__MC__reg_mc_dw_top0_BITSTART 0
#define FRC_TOP__MC__reg_mc_dw_top0_BITEND 11

#define FRC_TOP__MC__reg_mc_dw_bot0_ADDR 0x00000664
#define FRC_TOP__MC__reg_mc_dw_bot0_BITSTART 16
#define FRC_TOP__MC__reg_mc_dw_bot0_BITEND 27

#define FRC_TOP__MC__reg_mc_dw_lft0_ADDR 0x00000668
#define FRC_TOP__MC__reg_mc_dw_lft0_BITSTART 0
#define FRC_TOP__MC__reg_mc_dw_lft0_BITEND 11

#define FRC_TOP__MC__reg_mc_dw_rht0_ADDR 0x00000668
#define FRC_TOP__MC__reg_mc_dw_rht0_BITSTART 16
#define FRC_TOP__MC__reg_mc_dw_rht0_BITEND 27

#define FRC_TOP__MC__reg_mc_dw_top1_ADDR 0x0000066C
#define FRC_TOP__MC__reg_mc_dw_top1_BITSTART 0
#define FRC_TOP__MC__reg_mc_dw_top1_BITEND 11

#define FRC_TOP__MC__reg_mc_dw_bot1_ADDR 0x0000066C
#define FRC_TOP__MC__reg_mc_dw_bot1_BITSTART 16
#define FRC_TOP__MC__reg_mc_dw_bot1_BITEND 27

#define FRC_TOP__MC__reg_mc_dw_lft1_ADDR 0x00000670
#define FRC_TOP__MC__reg_mc_dw_lft1_BITSTART 0
#define FRC_TOP__MC__reg_mc_dw_lft1_BITEND 11

#define FRC_TOP__MC__reg_mc_dw_rht1_ADDR 0x00000670
#define FRC_TOP__MC__reg_mc_dw_rht1_BITSTART 16
#define FRC_TOP__MC__reg_mc_dw_rht1_BITEND 27

#define FRC_TOP__MC__reg_mc_dw_top2_ADDR 0x00000674
#define FRC_TOP__MC__reg_mc_dw_top2_BITSTART 0
#define FRC_TOP__MC__reg_mc_dw_top2_BITEND 11

#define FRC_TOP__MC__reg_mc_dw_bot2_ADDR 0x00000674
#define FRC_TOP__MC__reg_mc_dw_bot2_BITSTART 16
#define FRC_TOP__MC__reg_mc_dw_bot2_BITEND 27

#define FRC_TOP__MC__reg_mc_dw_lft2_ADDR 0x00000678
#define FRC_TOP__MC__reg_mc_dw_lft2_BITSTART 0
#define FRC_TOP__MC__reg_mc_dw_lft2_BITEND 11

#define FRC_TOP__MC__reg_mc_dw_rht2_ADDR 0x00000678
#define FRC_TOP__MC__reg_mc_dw_rht2_BITSTART 16
#define FRC_TOP__MC__reg_mc_dw_rht2_BITEND 27

#define FRC_TOP__MC__reg_mc_dw_top3_ADDR 0x0000067C
#define FRC_TOP__MC__reg_mc_dw_top3_BITSTART 0
#define FRC_TOP__MC__reg_mc_dw_top3_BITEND 11

#define FRC_TOP__MC__reg_mc_dw_bot3_ADDR 0x0000067C
#define FRC_TOP__MC__reg_mc_dw_bot3_BITSTART 16
#define FRC_TOP__MC__reg_mc_dw_bot3_BITEND 27

#define FRC_TOP__MC__reg_mc_dw_lft3_ADDR 0x00000680
#define FRC_TOP__MC__reg_mc_dw_lft3_BITSTART 0
#define FRC_TOP__MC__reg_mc_dw_lft3_BITEND 11

#define FRC_TOP__MC__reg_mc_dw_rht3_ADDR 0x00000680
#define FRC_TOP__MC__reg_mc_dw_rht3_BITSTART 16
#define FRC_TOP__MC__reg_mc_dw_rht3_BITEND 27

#define FRC_TOP__MC__reg_mc_dw_top4_ADDR 0x00000684
#define FRC_TOP__MC__reg_mc_dw_top4_BITSTART 0
#define FRC_TOP__MC__reg_mc_dw_top4_BITEND 11

#define FRC_TOP__MC__reg_mc_dw_bot4_ADDR 0x00000684
#define FRC_TOP__MC__reg_mc_dw_bot4_BITSTART 16
#define FRC_TOP__MC__reg_mc_dw_bot4_BITEND 27

#define FRC_TOP__MC__reg_mc_dw_lft4_ADDR 0x00000688
#define FRC_TOP__MC__reg_mc_dw_lft4_BITSTART 0
#define FRC_TOP__MC__reg_mc_dw_lft4_BITEND 11

#define FRC_TOP__MC__reg_mc_dw_rht4_ADDR 0x00000688
#define FRC_TOP__MC__reg_mc_dw_rht4_BITSTART 16
#define FRC_TOP__MC__reg_mc_dw_rht4_BITEND 27

#define FRC_TOP__MC__reg_mc_dw_top5_ADDR 0x0000068C
#define FRC_TOP__MC__reg_mc_dw_top5_BITSTART 0
#define FRC_TOP__MC__reg_mc_dw_top5_BITEND 11

#define FRC_TOP__MC__reg_mc_dw_bot5_ADDR 0x0000068C
#define FRC_TOP__MC__reg_mc_dw_bot5_BITSTART 16
#define FRC_TOP__MC__reg_mc_dw_bot5_BITEND 27

#define FRC_TOP__MC__reg_mc_dw_lft5_ADDR 0x00000690
#define FRC_TOP__MC__reg_mc_dw_lft5_BITSTART 0
#define FRC_TOP__MC__reg_mc_dw_lft5_BITEND 11

#define FRC_TOP__MC__reg_mc_dw_rht5_ADDR 0x00000690
#define FRC_TOP__MC__reg_mc_dw_rht5_BITSTART 16
#define FRC_TOP__MC__reg_mc_dw_rht5_BITEND 27

#define FRC_TOP__MC__reg_mc_dw_top6_ADDR 0x00000694
#define FRC_TOP__MC__reg_mc_dw_top6_BITSTART 0
#define FRC_TOP__MC__reg_mc_dw_top6_BITEND 11

#define FRC_TOP__MC__reg_mc_dw_bot6_ADDR 0x00000694
#define FRC_TOP__MC__reg_mc_dw_bot6_BITSTART 16
#define FRC_TOP__MC__reg_mc_dw_bot6_BITEND 27

#define FRC_TOP__MC__reg_mc_dw_lft6_ADDR 0x00000698
#define FRC_TOP__MC__reg_mc_dw_lft6_BITSTART 0
#define FRC_TOP__MC__reg_mc_dw_lft6_BITEND 11

#define FRC_TOP__MC__reg_mc_dw_rht6_ADDR 0x00000698
#define FRC_TOP__MC__reg_mc_dw_rht6_BITSTART 16
#define FRC_TOP__MC__reg_mc_dw_rht6_BITEND 27

#define FRC_TOP__MC__reg_mc_dw_top7_ADDR 0x0000069C
#define FRC_TOP__MC__reg_mc_dw_top7_BITSTART 0
#define FRC_TOP__MC__reg_mc_dw_top7_BITEND 11

#define FRC_TOP__MC__reg_mc_dw_bot7_ADDR 0x0000069C
#define FRC_TOP__MC__reg_mc_dw_bot7_BITSTART 16
#define FRC_TOP__MC__reg_mc_dw_bot7_BITEND 27

#define FRC_TOP__MC__reg_mc_dw_lft7_ADDR 0x000006A0
#define FRC_TOP__MC__reg_mc_dw_lft7_BITSTART 0
#define FRC_TOP__MC__reg_mc_dw_lft7_BITEND 11

#define FRC_TOP__MC__reg_mc_dw_rht7_ADDR 0x000006A0
#define FRC_TOP__MC__reg_mc_dw_rht7_BITSTART 16
#define FRC_TOP__MC__reg_mc_dw_rht7_BITEND 27

#define FRC_TOP__MC__reg_mc_pt_proc_en_ADDR 0x000006A4
#define FRC_TOP__MC__reg_mc_pt_proc_en_BITSTART 0
#define FRC_TOP__MC__reg_mc_pt_proc_en_BITEND 0

#define FRC_TOP__MC__reg_mc_pt_sr_clip_en_ADDR 0x000006A4
#define FRC_TOP__MC__reg_mc_pt_sr_clip_en_BITSTART 1
#define FRC_TOP__MC__reg_mc_pt_sr_clip_en_BITEND 1

#define FRC_TOP__MC__reg_mc_pt_hf_sr_en_ADDR 0x000006A4
#define FRC_TOP__MC__reg_mc_pt_hf_sr_en_BITSTART 2
#define FRC_TOP__MC__reg_mc_pt_hf_sr_en_BITEND 2

#define FRC_TOP__MC__reg_mc_pt_logo_mode_ADDR 0x000006A4
#define FRC_TOP__MC__reg_mc_pt_logo_mode_BITSTART 3
#define FRC_TOP__MC__reg_mc_pt_logo_mode_BITEND 3

#define FRC_TOP__MC__reg_mc_pt_logo_th_ADDR 0x000006A4
#define FRC_TOP__MC__reg_mc_pt_logo_th_BITSTART 4
#define FRC_TOP__MC__reg_mc_pt_logo_th_BITEND 7

#define FRC_TOP__MC__reg_mc_pt_z_type1_ADDR 0x000006A4
#define FRC_TOP__MC__reg_mc_pt_z_type1_BITSTART 8
#define FRC_TOP__MC__reg_mc_pt_z_type1_BITEND 10

#define FRC_TOP__MC__reg_mc_pt_z_type2_ADDR 0x000006A4
#define FRC_TOP__MC__reg_mc_pt_z_type2_BITSTART 12
#define FRC_TOP__MC__reg_mc_pt_z_type2_BITEND 14

#define FRC_TOP__MC__reg_mc_pt_phase_th0_ADDR 0x000006A4
#define FRC_TOP__MC__reg_mc_pt_phase_th0_BITSTART 16
#define FRC_TOP__MC__reg_mc_pt_phase_th0_BITEND 22

#define FRC_TOP__MC__reg_mc_pt_phase_th1_ADDR 0x000006A4
#define FRC_TOP__MC__reg_mc_pt_phase_th1_BITSTART 24
#define FRC_TOP__MC__reg_mc_pt_phase_th1_BITEND 30

#define FRC_TOP__MC__reg_mc_occl_en_ADDR 0x000006A8
#define FRC_TOP__MC__reg_mc_occl_en_BITSTART 0
#define FRC_TOP__MC__reg_mc_occl_en_BITEND 0

#define FRC_TOP__MC__reg_mc_occl_poly_off_ADDR 0x000006A8
#define FRC_TOP__MC__reg_mc_occl_poly_off_BITSTART 1
#define FRC_TOP__MC__reg_mc_occl_poly_off_BITEND 1

#define FRC_TOP__MC__reg_mc_occl_phase_th0_ADDR 0x000006A8
#define FRC_TOP__MC__reg_mc_occl_phase_th0_BITSTART 8
#define FRC_TOP__MC__reg_mc_occl_phase_th0_BITEND 14

#define FRC_TOP__MC__reg_mc_occl_phase_th1_ADDR 0x000006A8
#define FRC_TOP__MC__reg_mc_occl_phase_th1_BITSTART 16
#define FRC_TOP__MC__reg_mc_occl_phase_th1_BITEND 22

#define FRC_TOP__MC__reg_mc_obmc_bypass_ADDR 0x000006AC
#define FRC_TOP__MC__reg_mc_obmc_bypass_BITSTART 0
#define FRC_TOP__MC__reg_mc_obmc_bypass_BITEND 1

#define FRC_TOP__MC__reg_mc_obmc_mode_ADDR 0x000006AC
#define FRC_TOP__MC__reg_mc_obmc_mode_BITSTART 2
#define FRC_TOP__MC__reg_mc_obmc_mode_BITEND 2

#define FRC_TOP__MC__reg_mc_dummy_ac_ADDR 0x000006AC
#define FRC_TOP__MC__reg_mc_dummy_ac_BITSTART 3
#define FRC_TOP__MC__reg_mc_dummy_ac_BITEND 14

#define FRC_TOP__MC__reg_mc_pt_pxl_mode_ADDR 0x000006AC
#define FRC_TOP__MC__reg_mc_pt_pxl_mode_BITSTART 15
#define FRC_TOP__MC__reg_mc_pt_pxl_mode_BITEND 15

#define FRC_TOP__MC__reg_mc_pt_pxl_th0_ADDR 0x000006AC
#define FRC_TOP__MC__reg_mc_pt_pxl_th0_BITSTART 16
#define FRC_TOP__MC__reg_mc_pt_pxl_th0_BITEND 23

#define FRC_TOP__MC__reg_mc_pt_pxl_th1_ADDR 0x000006AC
#define FRC_TOP__MC__reg_mc_pt_pxl_th1_BITSTART 24
#define FRC_TOP__MC__reg_mc_pt_pxl_th1_BITEND 31

#define FRC_TOP__MC__reg_mc_bld_bypass_ADDR 0x000006B0
#define FRC_TOP__MC__reg_mc_bld_bypass_BITSTART 0
#define FRC_TOP__MC__reg_mc_bld_bypass_BITEND 2

#define FRC_TOP__MC__reg_mc_bld_med3_bypass_ADDR 0x000006B0
#define FRC_TOP__MC__reg_mc_bld_med3_bypass_BITSTART 4
#define FRC_TOP__MC__reg_mc_bld_med3_bypass_BITEND 5

#define FRC_TOP__MC__reg_mc_bld_flbk_bypass_ADDR 0x000006B0
#define FRC_TOP__MC__reg_mc_bld_flbk_bypass_BITSTART 6
#define FRC_TOP__MC__reg_mc_bld_flbk_bypass_BITEND 7

#define FRC_TOP__MC__reg_mc_bld_z_type_med3_ADDR 0x000006B0
#define FRC_TOP__MC__reg_mc_bld_z_type_med3_BITSTART 8
#define FRC_TOP__MC__reg_mc_bld_z_type_med3_BITEND 10

#define FRC_TOP__MC__reg_mc_bld_z_type_flbk_ADDR 0x000006B0
#define FRC_TOP__MC__reg_mc_bld_z_type_flbk_BITSTART 12
#define FRC_TOP__MC__reg_mc_bld_z_type_flbk_BITEND 14

#define FRC_TOP__MC__reg_mc_bld_w_type_ADDR 0x000006B0
#define FRC_TOP__MC__reg_mc_bld_w_type_BITSTART 16
#define FRC_TOP__MC__reg_mc_bld_w_type_BITEND 18

#define FRC_TOP__MC__reg_mc_bld_flbk_lvl_ADDR 0x000006B0
#define FRC_TOP__MC__reg_mc_bld_flbk_lvl_BITSTART 20
#define FRC_TOP__MC__reg_mc_bld_flbk_lvl_BITEND 27

#define FRC_TOP__MC__reg_mc_bld_sr_flbk_ADDR 0x000006B0
#define FRC_TOP__MC__reg_mc_bld_sr_flbk_BITSTART 28
#define FRC_TOP__MC__reg_mc_bld_sr_flbk_BITEND 29

#define FRC_TOP__MC__reg_mc_bld_mvd_x_th_ADDR 0x000006B4
#define FRC_TOP__MC__reg_mc_bld_mvd_x_th_BITSTART 0
#define FRC_TOP__MC__reg_mc_bld_mvd_x_th_BITEND 7

#define FRC_TOP__MC__reg_mc_bld_mvd_slope_ADDR 0x000006B4
#define FRC_TOP__MC__reg_mc_bld_mvd_slope_BITSTART 8
#define FRC_TOP__MC__reg_mc_bld_mvd_slope_BITEND 15

#define FRC_TOP__MC__reg_mc_bld_mvd_y_min_ADDR 0x000006B4
#define FRC_TOP__MC__reg_mc_bld_mvd_y_min_BITSTART 16
#define FRC_TOP__MC__reg_mc_bld_mvd_y_min_BITEND 23

#define FRC_TOP__MC__reg_mc_bld_mvd_y_max_ADDR 0x000006B4
#define FRC_TOP__MC__reg_mc_bld_mvd_y_max_BITSTART 24
#define FRC_TOP__MC__reg_mc_bld_mvd_y_max_BITEND 31

#define FRC_TOP__MC__reg_mc_sobj_x_th0_ADDR 0x000006B8
#define FRC_TOP__MC__reg_mc_sobj_x_th0_BITSTART 0
#define FRC_TOP__MC__reg_mc_sobj_x_th0_BITEND 7

#define FRC_TOP__MC__reg_mc_sobj_slop0_ADDR 0x000006B8
#define FRC_TOP__MC__reg_mc_sobj_slop0_BITSTART 8
#define FRC_TOP__MC__reg_mc_sobj_slop0_BITEND 10

#define FRC_TOP__MC__reg_mc_sobj_en_ADDR 0x000006B8
#define FRC_TOP__MC__reg_mc_sobj_en_BITSTART 11
#define FRC_TOP__MC__reg_mc_sobj_en_BITEND 11

#define FRC_TOP__MC__reg_mc_sobj_ymin0_ADDR 0x000006B8
#define FRC_TOP__MC__reg_mc_sobj_ymin0_BITSTART 12
#define FRC_TOP__MC__reg_mc_sobj_ymin0_BITEND 15

#define FRC_TOP__MC__reg_mc_sobj_ymax0_ADDR 0x000006B8
#define FRC_TOP__MC__reg_mc_sobj_ymax0_BITSTART 16
#define FRC_TOP__MC__reg_mc_sobj_ymax0_BITEND 19

#define FRC_TOP__MC__reg_mc_sobj_x_th1_ADDR 0x000006BC
#define FRC_TOP__MC__reg_mc_sobj_x_th1_BITSTART 0
#define FRC_TOP__MC__reg_mc_sobj_x_th1_BITEND 7

#define FRC_TOP__MC__reg_mc_sobj_slop1_ADDR 0x000006BC
#define FRC_TOP__MC__reg_mc_sobj_slop1_BITSTART 8
#define FRC_TOP__MC__reg_mc_sobj_slop1_BITEND 13

#define FRC_TOP__MC__reg_mc_sobj_ymin1_ADDR 0x000006BC
#define FRC_TOP__MC__reg_mc_sobj_ymin1_BITSTART 16
#define FRC_TOP__MC__reg_mc_sobj_ymin1_BITEND 19

#define FRC_TOP__MC__reg_mc_sobj_ymax1_ADDR 0x000006BC
#define FRC_TOP__MC__reg_mc_sobj_ymax1_BITSTART 20
#define FRC_TOP__MC__reg_mc_sobj_ymax1_BITEND 23

#define FRC_TOP__MC__reg_mc_sobj_alpha_th_ADDR 0x000006BC
#define FRC_TOP__MC__reg_mc_sobj_alpha_th_BITSTART 24
#define FRC_TOP__MC__reg_mc_sobj_alpha_th_BITEND 27

#define FRC_TOP__MC__reg_mc_cursor_x0_ADDR 0x000006C0
#define FRC_TOP__MC__reg_mc_cursor_x0_BITSTART 0
#define FRC_TOP__MC__reg_mc_cursor_x0_BITEND 11

#define FRC_TOP__MC__reg_mc_cursor_y0_ADDR 0x000006C0
#define FRC_TOP__MC__reg_mc_cursor_y0_BITSTART 16
#define FRC_TOP__MC__reg_mc_cursor_y0_BITEND 27

#define FRC_TOP__MC__reg_mc_cursor_color_y0_ADDR 0x000006C4
#define FRC_TOP__MC__reg_mc_cursor_color_y0_BITSTART 0
#define FRC_TOP__MC__reg_mc_cursor_color_y0_BITEND 7

#define FRC_TOP__MC__reg_mc_cursor_color_u0_ADDR 0x000006C4
#define FRC_TOP__MC__reg_mc_cursor_color_u0_BITSTART 8
#define FRC_TOP__MC__reg_mc_cursor_color_u0_BITEND 15

#define FRC_TOP__MC__reg_mc_cursor_color_v0_ADDR 0x000006C4
#define FRC_TOP__MC__reg_mc_cursor_color_v0_BITSTART 16
#define FRC_TOP__MC__reg_mc_cursor_color_v0_BITEND 23

#define FRC_TOP__MC__reg_mc_cursor_x1_ADDR 0x000006C8
#define FRC_TOP__MC__reg_mc_cursor_x1_BITSTART 0
#define FRC_TOP__MC__reg_mc_cursor_x1_BITEND 11

#define FRC_TOP__MC__reg_mc_cursor_y1_ADDR 0x000006C8
#define FRC_TOP__MC__reg_mc_cursor_y1_BITSTART 16
#define FRC_TOP__MC__reg_mc_cursor_y1_BITEND 27

#define FRC_TOP__MC__reg_mc_cursor_color_y1_ADDR 0x000006CC
#define FRC_TOP__MC__reg_mc_cursor_color_y1_BITSTART 0
#define FRC_TOP__MC__reg_mc_cursor_color_y1_BITEND 7

#define FRC_TOP__MC__reg_mc_cursor_color_u1_ADDR 0x000006CC
#define FRC_TOP__MC__reg_mc_cursor_color_u1_BITSTART 8
#define FRC_TOP__MC__reg_mc_cursor_color_u1_BITEND 15

#define FRC_TOP__MC__reg_mc_cursor_color_v1_ADDR 0x000006CC
#define FRC_TOP__MC__reg_mc_cursor_color_v1_BITSTART 16
#define FRC_TOP__MC__reg_mc_cursor_color_v1_BITEND 23

#define FRC_TOP__MC__reg_mc_cursor_en_ADDR 0x000006CC
#define FRC_TOP__MC__reg_mc_cursor_en_BITSTART 24
#define FRC_TOP__MC__reg_mc_cursor_en_BITEND 25

#define FRC_TOP__MC__reg_mc_cursor_show_ADDR 0x000006CC
#define FRC_TOP__MC__reg_mc_cursor_show_BITSTART 26
#define FRC_TOP__MC__reg_mc_cursor_show_BITEND 27

#define FRC_TOP__MC__reg_mc_grid_color_y_ADDR 0x000006D0
#define FRC_TOP__MC__reg_mc_grid_color_y_BITSTART 0
#define FRC_TOP__MC__reg_mc_grid_color_y_BITEND 7

#define FRC_TOP__MC__reg_mc_grid_color_u_ADDR 0x000006D0
#define FRC_TOP__MC__reg_mc_grid_color_u_BITSTART 8
#define FRC_TOP__MC__reg_mc_grid_color_u_BITEND 15

#define FRC_TOP__MC__reg_mc_grid_color_v_ADDR 0x000006D0
#define FRC_TOP__MC__reg_mc_grid_color_v_BITSTART 16
#define FRC_TOP__MC__reg_mc_grid_color_v_BITEND 23

#define FRC_TOP__MC__reg_mc_grid_on_ADDR 0x000006D0
#define FRC_TOP__MC__reg_mc_grid_on_BITSTART 24
#define FRC_TOP__MC__reg_mc_grid_on_BITEND 24

#define FRC_TOP__MC__reg_mc_force_phase_ADDR 0x000006D4
#define FRC_TOP__MC__reg_mc_force_phase_BITSTART 0
#define FRC_TOP__MC__reg_mc_force_phase_BITEND 6

#define FRC_TOP__MC__reg_mc_force_phase_en_ADDR 0x000006D4
#define FRC_TOP__MC__reg_mc_force_phase_en_BITSTART 7
#define FRC_TOP__MC__reg_mc_force_phase_en_BITEND 7

#define FRC_TOP__MC__reg_mc_force_lbmc_idx_lf_ADDR 0x000006D4
#define FRC_TOP__MC__reg_mc_force_lbmc_idx_lf_BITSTART 8
#define FRC_TOP__MC__reg_mc_force_lbmc_idx_lf_BITEND 11

#define FRC_TOP__MC__reg_mc_force_lbmc_idx_hf_ADDR 0x000006D4
#define FRC_TOP__MC__reg_mc_force_lbmc_idx_hf_BITSTART 12
#define FRC_TOP__MC__reg_mc_force_lbmc_idx_hf_BITEND 13

#define FRC_TOP__MC__reg_mc_force_lbmc_idx_en_ADDR 0x000006D4
#define FRC_TOP__MC__reg_mc_force_lbmc_idx_en_BITSTART 14
#define FRC_TOP__MC__reg_mc_force_lbmc_idx_en_BITEND 14

#define FRC_TOP__MC__reg_mc_dummy_d4_ADDR 0x000006D4
#define FRC_TOP__MC__reg_mc_dummy_d4_BITSTART 15
#define FRC_TOP__MC__reg_mc_dummy_d4_BITEND 31

#define FRC_TOP__MC__reg_mc_force_mv_v_ADDR 0x000006D8
#define FRC_TOP__MC__reg_mc_force_mv_v_BITSTART 0
#define FRC_TOP__MC__reg_mc_force_mv_v_BITEND 9

#define FRC_TOP__MC__reg_mc_force_mv_h_ADDR 0x000006D8
#define FRC_TOP__MC__reg_mc_force_mv_h_BITSTART 16
#define FRC_TOP__MC__reg_mc_force_mv_h_BITEND 26

#define FRC_TOP__MC__reg_mc_force_mv_en_ADDR 0x000006D8
#define FRC_TOP__MC__reg_mc_force_mv_en_BITSTART 31
#define FRC_TOP__MC__reg_mc_force_mv_en_BITEND 31

#define FRC_TOP__MC__reg_mc_show_sel_ADDR 0x000006DC
#define FRC_TOP__MC__reg_mc_show_sel_BITSTART 0
#define FRC_TOP__MC__reg_mc_show_sel_BITEND 3

#define FRC_TOP__MC__reg_mc_show_mv_mode_ADDR 0x000006DC
#define FRC_TOP__MC__reg_mc_show_mv_mode_BITSTART 4
#define FRC_TOP__MC__reg_mc_show_mv_mode_BITEND 4

#define FRC_TOP__MC__reg_mc_show_occl_mode_ADDR 0x000006DC
#define FRC_TOP__MC__reg_mc_show_occl_mode_BITSTART 5
#define FRC_TOP__MC__reg_mc_show_occl_mode_BITEND 5

#define FRC_TOP__MC__reg_mc_show_intp_mode_ADDR 0x000006DC
#define FRC_TOP__MC__reg_mc_show_intp_mode_BITSTART 6
#define FRC_TOP__MC__reg_mc_show_intp_mode_BITEND 7

#define FRC_TOP__MC__reg_mc_show_pt_mode_ADDR 0x000006DC
#define FRC_TOP__MC__reg_mc_show_pt_mode_BITSTART 8
#define FRC_TOP__MC__reg_mc_show_pt_mode_BITEND 11

#define FRC_TOP__MC__reg_mc_show_lbmc_ADDR 0x000006DC
#define FRC_TOP__MC__reg_mc_show_lbmc_BITSTART 12
#define FRC_TOP__MC__reg_mc_show_lbmc_BITEND 14

#define FRC_TOP__MC__reg_mc_show_scene_chg_ADDR 0x000006DC
#define FRC_TOP__MC__reg_mc_show_scene_chg_BITSTART 28
#define FRC_TOP__MC__reg_mc_show_scene_chg_BITEND 28

#define FRC_TOP__MC__reg_mc_hw_debug_ADDR 0x000006E0
#define FRC_TOP__MC__reg_mc_hw_debug_BITSTART 0
#define FRC_TOP__MC__reg_mc_hw_debug_BITEND 7

#define FRC_TOP__MC__reg_mc_show_gain_ADDR 0x000006E0
#define FRC_TOP__MC__reg_mc_show_gain_BITSTART 8
#define FRC_TOP__MC__reg_mc_show_gain_BITEND 12

#define FRC_TOP__MC__reg_mc_dummy_e0_ADDR 0x000006E0
#define FRC_TOP__MC__reg_mc_dummy_e0_BITSTART 13
#define FRC_TOP__MC__reg_mc_dummy_e0_BITEND 31

#define FRC_TOP__MC__regr_mc_rdbk_value0_ADDR 0x000006F0
#define FRC_TOP__MC__regr_mc_rdbk_value0_BITSTART 0
#define FRC_TOP__MC__regr_mc_rdbk_value0_BITEND 29

#define FRC_TOP__MC__regr_mc_rdbk_value1_ADDR 0x000006F4
#define FRC_TOP__MC__regr_mc_rdbk_value1_BITSTART 0
#define FRC_TOP__MC__regr_mc_rdbk_value1_BITEND 29

#define FRC_TOP__MC__regr_mc_phase_ADDR 0x000006F8
#define FRC_TOP__MC__regr_mc_phase_BITSTART 0
#define FRC_TOP__MC__regr_mc_phase_BITEND 6

#define FRC_TOP__MC__regr_lbmc_idx_lf_ADDR 0x000006F8
#define FRC_TOP__MC__regr_lbmc_idx_lf_BITSTART 8
#define FRC_TOP__MC__regr_lbmc_idx_lf_BITEND 11

#define FRC_TOP__MC__regr_lbmc_idx_hf_ADDR 0x000006F8
#define FRC_TOP__MC__regr_lbmc_idx_hf_BITSTART 12
#define FRC_TOP__MC__regr_lbmc_idx_hf_BITEND 13

#define FRC_TOP__MC__regr_mc_dummy_f8_ADDR 0x000006F8
#define FRC_TOP__MC__regr_mc_dummy_f8_BITSTART 14
#define FRC_TOP__MC__regr_mc_dummy_f8_BITEND 31

#define FRC_TOP__MC__regr_mc_dummy_fc_ADDR 0x000006FC
#define FRC_TOP__MC__regr_mc_dummy_fc_BITSTART 0
#define FRC_TOP__MC__regr_mc_dummy_fc_BITEND 31

#define FRC_TOP__MC2__reg_mc_obmc_coef_0x_ADDR 0x00000700
#define FRC_TOP__MC2__reg_mc_obmc_coef_0x_BITSTART 0
#define FRC_TOP__MC2__reg_mc_obmc_coef_0x_BITEND 31

#define FRC_TOP__MC2__reg_mc_obmc_coef_1x_ADDR 0x00000704
#define FRC_TOP__MC2__reg_mc_obmc_coef_1x_BITSTART 0
#define FRC_TOP__MC2__reg_mc_obmc_coef_1x_BITEND 31

#define FRC_TOP__MC2__reg_mc_obmc_coef_2x_ADDR 0x00000708
#define FRC_TOP__MC2__reg_mc_obmc_coef_2x_BITSTART 0
#define FRC_TOP__MC2__reg_mc_obmc_coef_2x_BITEND 31

#define FRC_TOP__MC2__reg_mc_obmc_coef_3x_ADDR 0x0000070C
#define FRC_TOP__MC2__reg_mc_obmc_coef_3x_BITSTART 0
#define FRC_TOP__MC2__reg_mc_obmc_coef_3x_BITEND 31

#define FRC_TOP__MC2__reg_mc_obmc_coef_4x_ADDR 0x00000710
#define FRC_TOP__MC2__reg_mc_obmc_coef_4x_BITSTART 0
#define FRC_TOP__MC2__reg_mc_obmc_coef_4x_BITEND 31

#define FRC_TOP__MC2__reg_mc_obmc_coef_5x_ADDR 0x00000714
#define FRC_TOP__MC2__reg_mc_obmc_coef_5x_BITSTART 0
#define FRC_TOP__MC2__reg_mc_obmc_coef_5x_BITEND 31

#define FRC_TOP__MC2__reg_mc_obmc_coef_6x_ADDR 0x00000718
#define FRC_TOP__MC2__reg_mc_obmc_coef_6x_BITSTART 0
#define FRC_TOP__MC2__reg_mc_obmc_coef_6x_BITEND 31

#define FRC_TOP__MC2__reg_mc_obmc_coef_7x_ADDR 0x0000071C
#define FRC_TOP__MC2__reg_mc_obmc_coef_7x_BITSTART 0
#define FRC_TOP__MC2__reg_mc_obmc_coef_7x_BITEND 31

#define FRC_TOP__MC2__reg_mc_logo_en_ADDR 0x00000720
#define FRC_TOP__MC2__reg_mc_logo_en_BITSTART 0
#define FRC_TOP__MC2__reg_mc_logo_en_BITEND 1

#define FRC_TOP__MC2__reg_mc_blk_logo_h_size_ADDR 0x00000720
#define FRC_TOP__MC2__reg_mc_blk_logo_h_size_BITSTART 2
#define FRC_TOP__MC2__reg_mc_blk_logo_h_size_BITEND 2

#define FRC_TOP__MC2__reg_mc_blk_logo_v_size_ADDR 0x00000720
#define FRC_TOP__MC2__reg_mc_blk_logo_v_size_BITSTART 3
#define FRC_TOP__MC2__reg_mc_blk_logo_v_size_BITEND 3

#define FRC_TOP__MC2__reg_mc_pxl_logo_h_size_ADDR 0x00000720
#define FRC_TOP__MC2__reg_mc_pxl_logo_h_size_BITSTART 4
#define FRC_TOP__MC2__reg_mc_pxl_logo_h_size_BITEND 4

#define FRC_TOP__MC2__reg_mc_pxl_logo_v_size_ADDR 0x00000720
#define FRC_TOP__MC2__reg_mc_pxl_logo_v_size_BITSTART 5
#define FRC_TOP__MC2__reg_mc_pxl_logo_v_size_BITEND 5

#define FRC_TOP__MC2__reg_mc_logo_merge_type_ADDR 0x00000720
#define FRC_TOP__MC2__reg_mc_logo_merge_type_BITSTART 6
#define FRC_TOP__MC2__reg_mc_logo_merge_type_BITEND 9

#define FRC_TOP__MC2__reg_mc_logo_pt_clip_en_ADDR 0x00000720
#define FRC_TOP__MC2__reg_mc_logo_pt_clip_en_BITSTART 10
#define FRC_TOP__MC2__reg_mc_logo_pt_clip_en_BITEND 11

#define FRC_TOP__MC2__reg_mc_logo_self_lpf_en_ADDR 0x00000720
#define FRC_TOP__MC2__reg_mc_logo_self_lpf_en_BITSTART 12
#define FRC_TOP__MC2__reg_mc_logo_self_lpf_en_BITEND 12

#define FRC_TOP__MC2__reg_mc_blk_logo_pat_en_ADDR 0x00000720
#define FRC_TOP__MC2__reg_mc_blk_logo_pat_en_BITSTART 13
#define FRC_TOP__MC2__reg_mc_blk_logo_pat_en_BITEND 13

#define FRC_TOP__MC2__reg_mc_blk_logo_pat_mode_ADDR 0x00000720
#define FRC_TOP__MC2__reg_mc_blk_logo_pat_mode_BITSTART 14
#define FRC_TOP__MC2__reg_mc_blk_logo_pat_mode_BITEND 15

#define FRC_TOP__MC2__reg_mc_blk_logo_pat_val_ADDR 0x00000720
#define FRC_TOP__MC2__reg_mc_blk_logo_pat_val_BITSTART 16
#define FRC_TOP__MC2__reg_mc_blk_logo_pat_val_BITEND 16

#define FRC_TOP__MC2__reg_mc_pxl_logo_pat_en_ADDR 0x00000720
#define FRC_TOP__MC2__reg_mc_pxl_logo_pat_en_BITSTART 17
#define FRC_TOP__MC2__reg_mc_pxl_logo_pat_en_BITEND 17

#define FRC_TOP__MC2__reg_mc_pxl_logo_pat_mode_ADDR 0x00000720
#define FRC_TOP__MC2__reg_mc_pxl_logo_pat_mode_BITSTART 18
#define FRC_TOP__MC2__reg_mc_pxl_logo_pat_mode_BITEND 19

#define FRC_TOP__MC2__reg_mc_pxl_logo_pat_val_ADDR 0x00000720
#define FRC_TOP__MC2__reg_mc_pxl_logo_pat_val_BITSTART 20
#define FRC_TOP__MC2__reg_mc_pxl_logo_pat_val_BITEND 20

#define FRC_TOP__MC2__reg_mc_blk_logo_h_num_ADDR 0x00000724
#define FRC_TOP__MC2__reg_mc_blk_logo_h_num_BITSTART 0
#define FRC_TOP__MC2__reg_mc_blk_logo_h_num_BITEND 7

#define FRC_TOP__MC2__reg_mc_blk_logo_v_num_ADDR 0x00000724
#define FRC_TOP__MC2__reg_mc_blk_logo_v_num_BITSTART 8
#define FRC_TOP__MC2__reg_mc_blk_logo_v_num_BITEND 15

#define FRC_TOP__MC2__reg_mc_pxl_logo_h_num_ADDR 0x00000728
#define FRC_TOP__MC2__reg_mc_pxl_logo_h_num_BITSTART 0
#define FRC_TOP__MC2__reg_mc_pxl_logo_h_num_BITEND 9

#define FRC_TOP__MC2__reg_mc_pxl_logo_v_num_ADDR 0x00000728
#define FRC_TOP__MC2__reg_mc_pxl_logo_v_num_BITSTART 16
#define FRC_TOP__MC2__reg_mc_pxl_logo_v_num_BITEND 25

#define FRC_TOP__MC2__reg_mc_logo_lpf_coef0_00_ADDR 0x0000072C
#define FRC_TOP__MC2__reg_mc_logo_lpf_coef0_00_BITSTART 0
#define FRC_TOP__MC2__reg_mc_logo_lpf_coef0_00_BITEND 3

#define FRC_TOP__MC2__reg_mc_logo_lpf_coef0_01_ADDR 0x0000072C
#define FRC_TOP__MC2__reg_mc_logo_lpf_coef0_01_BITSTART 4
#define FRC_TOP__MC2__reg_mc_logo_lpf_coef0_01_BITEND 7

#define FRC_TOP__MC2__reg_mc_logo_lpf_coef0_02_ADDR 0x0000072C
#define FRC_TOP__MC2__reg_mc_logo_lpf_coef0_02_BITSTART 8
#define FRC_TOP__MC2__reg_mc_logo_lpf_coef0_02_BITEND 11

#define FRC_TOP__MC2__reg_mc_logo_lpf_coef1_00_ADDR 0x0000072C
#define FRC_TOP__MC2__reg_mc_logo_lpf_coef1_00_BITSTART 12
#define FRC_TOP__MC2__reg_mc_logo_lpf_coef1_00_BITEND 15

#define FRC_TOP__MC2__reg_mc_logo_lpf_coef1_01_ADDR 0x0000072C
#define FRC_TOP__MC2__reg_mc_logo_lpf_coef1_01_BITSTART 16
#define FRC_TOP__MC2__reg_mc_logo_lpf_coef1_01_BITEND 19

#define FRC_TOP__MC2__reg_mc_logo_self_alpha_th_ADDR 0x00000730
#define FRC_TOP__MC2__reg_mc_logo_self_alpha_th_BITSTART 0
#define FRC_TOP__MC2__reg_mc_logo_self_alpha_th_BITEND 7

#define FRC_TOP__MC2__reg_mc_logo_self_alpha_slp_ADDR 0x00000730
#define FRC_TOP__MC2__reg_mc_logo_self_alpha_slp_BITSTART 8
#define FRC_TOP__MC2__reg_mc_logo_self_alpha_slp_BITEND 15

#define FRC_TOP__MC2__reg_mc_logo_self_alpha_min_ADDR 0x00000730
#define FRC_TOP__MC2__reg_mc_logo_self_alpha_min_BITSTART 16
#define FRC_TOP__MC2__reg_mc_logo_self_alpha_min_BITEND 19

#define FRC_TOP__MC2__reg_mc_logo_self_alpha_max_ADDR 0x00000730
#define FRC_TOP__MC2__reg_mc_logo_self_alpha_max_BITSTART 20
#define FRC_TOP__MC2__reg_mc_logo_self_alpha_max_BITEND 23

#define FRC_TOP__MC2__reg_mc_var_lpf_en_ADDR 0x00000750
#define FRC_TOP__MC2__reg_mc_var_lpf_en_BITSTART 0
#define FRC_TOP__MC2__reg_mc_var_lpf_en_BITEND 1

#define FRC_TOP__MC2__reg_mc_var_occl_intp_en_ADDR 0x00000750
#define FRC_TOP__MC2__reg_mc_var_occl_intp_en_BITSTART 2
#define FRC_TOP__MC2__reg_mc_var_occl_intp_en_BITEND 2

#define FRC_TOP__MC2__reg_mc_var_lvl_mode_ADDR 0x00000750
#define FRC_TOP__MC2__reg_mc_var_lvl_mode_BITSTART 3
#define FRC_TOP__MC2__reg_mc_var_lvl_mode_BITEND 3

#define FRC_TOP__MC2__reg_mc_var_occl_lvl_ADDR 0x00000750
#define FRC_TOP__MC2__reg_mc_var_occl_lvl_BITSTART 4
#define FRC_TOP__MC2__reg_mc_var_occl_lvl_BITEND 10

#define FRC_TOP__MC2__reg_mc_var_dbpt_lpf_en_ADDR 0x00000750
#define FRC_TOP__MC2__reg_mc_var_dbpt_lpf_en_BITSTART 11
#define FRC_TOP__MC2__reg_mc_var_dbpt_lpf_en_BITEND 11

#define FRC_TOP__MC2__reg_mc_var_dbpt_lvl_ADDR 0x00000750
#define FRC_TOP__MC2__reg_mc_var_dbpt_lvl_BITSTART 12
#define FRC_TOP__MC2__reg_mc_var_dbpt_lvl_BITEND 18

#define FRC_TOP__MC2__reg_mc_var_mvd_x_th_ADDR 0x00000754
#define FRC_TOP__MC2__reg_mc_var_mvd_x_th_BITSTART 0
#define FRC_TOP__MC2__reg_mc_var_mvd_x_th_BITEND 7

#define FRC_TOP__MC2__reg_mc_var_mvd_slope_ADDR 0x00000754
#define FRC_TOP__MC2__reg_mc_var_mvd_slope_BITSTART 8
#define FRC_TOP__MC2__reg_mc_var_mvd_slope_BITEND 15

#define FRC_TOP__MC2__reg_mc_var_mvd_y_min_ADDR 0x00000754
#define FRC_TOP__MC2__reg_mc_var_mvd_y_min_BITSTART 16
#define FRC_TOP__MC2__reg_mc_var_mvd_y_min_BITEND 22

#define FRC_TOP__MC2__reg_mc_var_mvd_y_max_ADDR 0x00000754
#define FRC_TOP__MC2__reg_mc_var_mvd_y_max_BITSTART 24
#define FRC_TOP__MC2__reg_mc_var_mvd_y_max_BITEND 30

#define FRC_TOP__MC2__reg_mc_var_fir_x_th_ADDR 0x00000758
#define FRC_TOP__MC2__reg_mc_var_fir_x_th_BITSTART 0
#define FRC_TOP__MC2__reg_mc_var_fir_x_th_BITEND 7

#define FRC_TOP__MC2__reg_mc_var_fir_slope_ADDR 0x00000758
#define FRC_TOP__MC2__reg_mc_var_fir_slope_BITSTART 8
#define FRC_TOP__MC2__reg_mc_var_fir_slope_BITEND 11

#define FRC_TOP__MC2__reg_mc_var_fir_y_min_ADDR 0x00000758
#define FRC_TOP__MC2__reg_mc_var_fir_y_min_BITSTART 12
#define FRC_TOP__MC2__reg_mc_var_fir_y_min_BITEND 15

#define FRC_TOP__MC2__reg_mc_var_fir_y_max_ADDR 0x00000758
#define FRC_TOP__MC2__reg_mc_var_fir_y_max_BITSTART 16
#define FRC_TOP__MC2__reg_mc_var_fir_y_max_BITEND 19

#define FRC_TOP__MC2__reg_mc_var_fir_coef_ADDR 0x0000075C
#define FRC_TOP__MC2__reg_mc_var_fir_coef_BITSTART 0
#define FRC_TOP__MC2__reg_mc_var_fir_coef_BITEND 19

#define FRC_TOP__MC2__reg_mc_occlt_dia_en_ADDR 0x00000760
#define FRC_TOP__MC2__reg_mc_occlt_dia_en_BITSTART 0
#define FRC_TOP__MC2__reg_mc_occlt_dia_en_BITEND 0

#define FRC_TOP__MC2__reg_mc_occ_dly_ctrl_ADDR 0x00000760
#define FRC_TOP__MC2__reg_mc_occ_dly_ctrl_BITSTART 1
#define FRC_TOP__MC2__reg_mc_occ_dly_ctrl_BITEND 4

#define FRC_TOP__MC2__reg_mc_dia_cnt_coef1_ADDR 0x00000760
#define FRC_TOP__MC2__reg_mc_dia_cnt_coef1_BITSTART 5
#define FRC_TOP__MC2__reg_mc_dia_cnt_coef1_BITEND 7

#define FRC_TOP__MC2__reg_mc_dia_cnt_coef2_ADDR 0x00000760
#define FRC_TOP__MC2__reg_mc_dia_cnt_coef2_BITSTART 8
#define FRC_TOP__MC2__reg_mc_dia_cnt_coef2_BITEND 10

#define FRC_TOP__MC2__reg_mc_dia_cnt_coef3_ADDR 0x00000760
#define FRC_TOP__MC2__reg_mc_dia_cnt_coef3_BITSTART 11
#define FRC_TOP__MC2__reg_mc_dia_cnt_coef3_BITEND 13

#define FRC_TOP__MC2__reg_mc_dia_v_th0_ADDR 0x00000760
#define FRC_TOP__MC2__reg_mc_dia_v_th0_BITSTART 14
#define FRC_TOP__MC2__reg_mc_dia_v_th0_BITEND 21

#define FRC_TOP__MC2__reg_mc_dia_v_th1_ADDR 0x00000760
#define FRC_TOP__MC2__reg_mc_dia_v_th1_BITSTART 22
#define FRC_TOP__MC2__reg_mc_dia_v_th1_BITEND 29

#define FRC_TOP__MC2__reg_mc_dia_c_th0_ADDR 0x00000764
#define FRC_TOP__MC2__reg_mc_dia_c_th0_BITSTART 0
#define FRC_TOP__MC2__reg_mc_dia_c_th0_BITEND 8

#define FRC_TOP__MC2__reg_mc_dia_c_th1_ADDR 0x00000764
#define FRC_TOP__MC2__reg_mc_dia_c_th1_BITSTART 9
#define FRC_TOP__MC2__reg_mc_dia_c_th1_BITEND 17

#define FRC_TOP__MC2__reg_mc_dia_h_th0_ADDR 0x00000768
#define FRC_TOP__MC2__reg_mc_dia_h_th0_BITSTART 0
#define FRC_TOP__MC2__reg_mc_dia_h_th0_BITEND 8

#define FRC_TOP__MC2__reg_mc_dia_h_th1_ADDR 0x00000768
#define FRC_TOP__MC2__reg_mc_dia_h_th1_BITSTART 9
#define FRC_TOP__MC2__reg_mc_dia_h_th1_BITEND 17

#define FRC_TOP__MC2__reg_mc_var17tap_en_ADDR 0x00000768
#define FRC_TOP__MC2__reg_mc_var17tap_en_BITSTART 18
#define FRC_TOP__MC2__reg_mc_var17tap_en_BITEND 18

#define FRC_TOP__MC2__reg_mc_varfir17_coef0_ADDR 0x0000076C
#define FRC_TOP__MC2__reg_mc_varfir17_coef0_BITSTART 0
#define FRC_TOP__MC2__reg_mc_varfir17_coef0_BITEND 7

#define FRC_TOP__MC2__reg_mc_varfir17_coef1_ADDR 0x0000076C
#define FRC_TOP__MC2__reg_mc_varfir17_coef1_BITSTART 8
#define FRC_TOP__MC2__reg_mc_varfir17_coef1_BITEND 15

#define FRC_TOP__MC2__reg_mc_varfir17_coef2_ADDR 0x0000076C
#define FRC_TOP__MC2__reg_mc_varfir17_coef2_BITSTART 16
#define FRC_TOP__MC2__reg_mc_varfir17_coef2_BITEND 23

#define FRC_TOP__MC2__reg_mc_varfir17_coef3_ADDR 0x0000076C
#define FRC_TOP__MC2__reg_mc_varfir17_coef3_BITSTART 24
#define FRC_TOP__MC2__reg_mc_varfir17_coef3_BITEND 31

#define FRC_TOP__MC2__reg_mc_varfir17_coef4_ADDR 0x00000770
#define FRC_TOP__MC2__reg_mc_varfir17_coef4_BITSTART 0
#define FRC_TOP__MC2__reg_mc_varfir17_coef4_BITEND 7

#define FRC_TOP__MC2__reg_mc_varfir17_coef5_ADDR 0x00000770
#define FRC_TOP__MC2__reg_mc_varfir17_coef5_BITSTART 8
#define FRC_TOP__MC2__reg_mc_varfir17_coef5_BITEND 15

#define FRC_TOP__MC2__reg_mc_varfir17_coef6_ADDR 0x00000770
#define FRC_TOP__MC2__reg_mc_varfir17_coef6_BITSTART 16
#define FRC_TOP__MC2__reg_mc_varfir17_coef6_BITEND 23

#define FRC_TOP__MC2__reg_mc_varfir17_coef7_ADDR 0x00000770
#define FRC_TOP__MC2__reg_mc_varfir17_coef7_BITSTART 24
#define FRC_TOP__MC2__reg_mc_varfir17_coef7_BITEND 31

#define FRC_TOP__MC2__reg_mc_varfir17_coef8_ADDR 0x00000774
#define FRC_TOP__MC2__reg_mc_varfir17_coef8_BITSTART 0
#define FRC_TOP__MC2__reg_mc_varfir17_coef8_BITEND 7

#define FRC_TOP__MC2__regr_mc_pxl_logo_status0_ADDR 0x000007F0
#define FRC_TOP__MC2__regr_mc_pxl_logo_status0_BITSTART 0
#define FRC_TOP__MC2__regr_mc_pxl_logo_status0_BITEND 7

#define FRC_TOP__MC2__regr_mc_pxl_logo_status1_ADDR 0x000007F0
#define FRC_TOP__MC2__regr_mc_pxl_logo_status1_BITSTART 8
#define FRC_TOP__MC2__regr_mc_pxl_logo_status1_BITEND 17

#define FRC_TOP__MC2__regr_mc_pxl_logo_status2_ADDR 0x000007F0
#define FRC_TOP__MC2__regr_mc_pxl_logo_status2_BITSTART 18
#define FRC_TOP__MC2__regr_mc_pxl_logo_status2_BITEND 27

#define FRC_TOP__MC2__regr_mc_pxl_logo_status3_ADDR 0x000007F4
#define FRC_TOP__MC2__regr_mc_pxl_logo_status3_BITSTART 0
#define FRC_TOP__MC2__regr_mc_pxl_logo_status3_BITEND 3

#define FRC_TOP__LBMC__reg_lbmc0_lf_sr0_ADDR 0x00000900
#define FRC_TOP__LBMC__reg_lbmc0_lf_sr0_BITSTART 0
#define FRC_TOP__LBMC__reg_lbmc0_lf_sr0_BITEND 5

#define FRC_TOP__LBMC__reg_lbmc0_lf_sr1_ADDR 0x00000900
#define FRC_TOP__LBMC__reg_lbmc0_lf_sr1_BITSTART 6
#define FRC_TOP__LBMC__reg_lbmc0_lf_sr1_BITEND 11

#define FRC_TOP__LBMC__reg_lbmc0_lf_sr2_ADDR 0x00000900
#define FRC_TOP__LBMC__reg_lbmc0_lf_sr2_BITSTART 12
#define FRC_TOP__LBMC__reg_lbmc0_lf_sr2_BITEND 17

#define FRC_TOP__LBMC__reg_lbmc0_lf_sr3_ADDR 0x00000900
#define FRC_TOP__LBMC__reg_lbmc0_lf_sr3_BITSTART 18
#define FRC_TOP__LBMC__reg_lbmc0_lf_sr3_BITEND 23

#define FRC_TOP__LBMC__reg_lbmc0_lf_sr4_ADDR 0x00000900
#define FRC_TOP__LBMC__reg_lbmc0_lf_sr4_BITSTART 24
#define FRC_TOP__LBMC__reg_lbmc0_lf_sr4_BITEND 29

#define FRC_TOP__LBMC__reg_lbmc_sram_ls_ADDR 0x00000900
#define FRC_TOP__LBMC__reg_lbmc_sram_ls_BITSTART 30
#define FRC_TOP__LBMC__reg_lbmc_sram_ls_BITEND 30

#define FRC_TOP__LBMC__reg_lbmc0_lf_sr5_ADDR 0x00000904
#define FRC_TOP__LBMC__reg_lbmc0_lf_sr5_BITSTART 0
#define FRC_TOP__LBMC__reg_lbmc0_lf_sr5_BITEND 5

#define FRC_TOP__LBMC__reg_lbmc0_lf_sr6_ADDR 0x00000904
#define FRC_TOP__LBMC__reg_lbmc0_lf_sr6_BITSTART 6
#define FRC_TOP__LBMC__reg_lbmc0_lf_sr6_BITEND 11

#define FRC_TOP__LBMC__reg_lbmc0_lf_sr7_ADDR 0x00000904
#define FRC_TOP__LBMC__reg_lbmc0_lf_sr7_BITSTART 12
#define FRC_TOP__LBMC__reg_lbmc0_lf_sr7_BITEND 17

#define FRC_TOP__LBMC__reg_lbmc0_lf_sr8_ADDR 0x00000904
#define FRC_TOP__LBMC__reg_lbmc0_lf_sr8_BITSTART 18
#define FRC_TOP__LBMC__reg_lbmc0_lf_sr8_BITEND 23

#define FRC_TOP__LBMC__reg_lbmc1_lf_sr0_pos_ADDR 0x00000904
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr0_pos_BITSTART 24
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr0_pos_BITEND 31

#define FRC_TOP__LBMC__reg_lbmc1_lf_sr1_pos_ADDR 0x00000908
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr1_pos_BITSTART 0
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr1_pos_BITEND 7

#define FRC_TOP__LBMC__reg_lbmc1_lf_sr2_pos_ADDR 0x00000908
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr2_pos_BITSTART 8
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr2_pos_BITEND 15

#define FRC_TOP__LBMC__reg_lbmc1_lf_sr3_pos_ADDR 0x00000908
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr3_pos_BITSTART 16
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr3_pos_BITEND 23

#define FRC_TOP__LBMC__reg_lbmc1_lf_sr4_pos_ADDR 0x00000908
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr4_pos_BITSTART 24
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr4_pos_BITEND 31

#define FRC_TOP__LBMC__reg_lbmc1_lf_sr5_pos_ADDR 0x0000090C
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr5_pos_BITSTART 0
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr5_pos_BITEND 7

#define FRC_TOP__LBMC__reg_lbmc1_lf_sr6_pos_ADDR 0x0000090C
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr6_pos_BITSTART 8
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr6_pos_BITEND 15

#define FRC_TOP__LBMC__reg_lbmc1_lf_sr7_pos_ADDR 0x0000090C
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr7_pos_BITSTART 16
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr7_pos_BITEND 23

#define FRC_TOP__LBMC__reg_lbmc1_lf_sr8_pos_ADDR 0x0000090C
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr8_pos_BITSTART 24
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr8_pos_BITEND 31

#define FRC_TOP__LBMC__reg_lbmc1_lf_sr0_neg_ADDR 0x00000910
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr0_neg_BITSTART 0
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr0_neg_BITEND 2

#define FRC_TOP__LBMC__reg_lbmc1_lf_sr1_neg_ADDR 0x00000910
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr1_neg_BITSTART 3
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr1_neg_BITEND 5

#define FRC_TOP__LBMC__reg_lbmc1_lf_sr2_neg_ADDR 0x00000910
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr2_neg_BITSTART 6
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr2_neg_BITEND 8

#define FRC_TOP__LBMC__reg_lbmc1_lf_sr3_neg_ADDR 0x00000910
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr3_neg_BITSTART 9
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr3_neg_BITEND 11

#define FRC_TOP__LBMC__reg_lbmc1_lf_sr4_neg_ADDR 0x00000910
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr4_neg_BITSTART 12
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr4_neg_BITEND 14

#define FRC_TOP__LBMC__reg_lbmc1_lf_sr5_neg_ADDR 0x00000910
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr5_neg_BITSTART 15
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr5_neg_BITEND 17

#define FRC_TOP__LBMC__reg_lbmc1_lf_sr6_neg_ADDR 0x00000910
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr6_neg_BITSTART 18
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr6_neg_BITEND 20

#define FRC_TOP__LBMC__reg_lbmc1_lf_sr7_neg_ADDR 0x00000910
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr7_neg_BITSTART 21
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr7_neg_BITEND 23

#define FRC_TOP__LBMC__reg_lbmc1_lf_sr8_neg_ADDR 0x00000910
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr8_neg_BITSTART 24
#define FRC_TOP__LBMC__reg_lbmc1_lf_sr8_neg_BITEND 26

#define FRC_TOP__LBMC__reg_lbmc0_hf_sr0_ADDR 0x00000910
#define FRC_TOP__LBMC__reg_lbmc0_hf_sr0_BITSTART 28
#define FRC_TOP__LBMC__reg_lbmc0_hf_sr0_BITEND 31

#define FRC_TOP__LBMC__reg_lbmc0_hf_sr1_ADDR 0x00000914
#define FRC_TOP__LBMC__reg_lbmc0_hf_sr1_BITSTART 0
#define FRC_TOP__LBMC__reg_lbmc0_hf_sr1_BITEND 3

#define FRC_TOP__LBMC__reg_lbmc0_hf_sr2_ADDR 0x00000914
#define FRC_TOP__LBMC__reg_lbmc0_hf_sr2_BITSTART 4
#define FRC_TOP__LBMC__reg_lbmc0_hf_sr2_BITEND 7

#define FRC_TOP__LBMC__reg_lbmc1_hf_sr0_pos_ADDR 0x00000914
#define FRC_TOP__LBMC__reg_lbmc1_hf_sr0_pos_BITSTART 8
#define FRC_TOP__LBMC__reg_lbmc1_hf_sr0_pos_BITEND 12

#define FRC_TOP__LBMC__reg_lbmc1_hf_sr1_pos_ADDR 0x00000914
#define FRC_TOP__LBMC__reg_lbmc1_hf_sr1_pos_BITSTART 13
#define FRC_TOP__LBMC__reg_lbmc1_hf_sr1_pos_BITEND 17

#define FRC_TOP__LBMC__reg_lbmc1_hf_sr2_pos_ADDR 0x00000914
#define FRC_TOP__LBMC__reg_lbmc1_hf_sr2_pos_BITSTART 18
#define FRC_TOP__LBMC__reg_lbmc1_hf_sr2_pos_BITEND 22

#define FRC_TOP__LBMC__reg_lbmc1_hf_sr0_neg_ADDR 0x00000914
#define FRC_TOP__LBMC__reg_lbmc1_hf_sr0_neg_BITSTART 23
#define FRC_TOP__LBMC__reg_lbmc1_hf_sr0_neg_BITEND 25

#define FRC_TOP__LBMC__reg_lbmc1_hf_sr1_neg_ADDR 0x00000914
#define FRC_TOP__LBMC__reg_lbmc1_hf_sr1_neg_BITSTART 26
#define FRC_TOP__LBMC__reg_lbmc1_hf_sr1_neg_BITEND 28

#define FRC_TOP__LBMC__reg_lbmc1_hf_sr2_neg_ADDR 0x00000914
#define FRC_TOP__LBMC__reg_lbmc1_hf_sr2_neg_BITSTART 29
#define FRC_TOP__LBMC__reg_lbmc1_hf_sr2_neg_BITEND 31

#define FRC_TOP__LBMC__reg_lbmc_dummy_18_ADDR 0x00000918
#define FRC_TOP__LBMC__reg_lbmc_dummy_18_BITSTART 0
#define FRC_TOP__LBMC__reg_lbmc_dummy_18_BITEND 31

#define FRC_TOP__LBMC__reg_lbmc_dummy_1C_ADDR 0x0000091C
#define FRC_TOP__LBMC__reg_lbmc_dummy_1C_BITSTART 0
#define FRC_TOP__LBMC__reg_lbmc_dummy_1C_BITEND 31

#define FRC_TOP__LBMC__reg_lbmc_h_act_ADDR 0x00000920
#define FRC_TOP__LBMC__reg_lbmc_h_act_BITSTART 0
#define FRC_TOP__LBMC__reg_lbmc_h_act_BITEND 11

#define FRC_TOP__LBMC__fhd_mod_ADDR 0x00000920
#define FRC_TOP__LBMC__fhd_mod_BITSTART 12
#define FRC_TOP__LBMC__fhd_mod_BITEND 12

#define FRC_TOP__LBMC__reg_lbmc_pr_mod_ADDR 0x00000920
#define FRC_TOP__LBMC__reg_lbmc_pr_mod_BITSTART 13
#define FRC_TOP__LBMC__reg_lbmc_pr_mod_BITEND 13

#define FRC_TOP__LBMC__reg_lbmc_pr_lrinv_ADDR 0x00000920
#define FRC_TOP__LBMC__reg_lbmc_pr_lrinv_BITSTART 14
#define FRC_TOP__LBMC__reg_lbmc_pr_lrinv_BITEND 14

#define FRC_TOP__LBMC__reg_lbmc_v_act_ADDR 0x00000920
#define FRC_TOP__LBMC__reg_lbmc_v_act_BITSTART 16
#define FRC_TOP__LBMC__reg_lbmc_v_act_BITEND 27

#define FRC_TOP__LBMC__reg_show_info_sel_ADDR 0x00000924
#define FRC_TOP__LBMC__reg_show_info_sel_BITSTART 0
#define FRC_TOP__LBMC__reg_show_info_sel_BITEND 2

#define FRC_TOP__LBMC__reg_lbmc_3dmode_ADDR 0x00000924
#define FRC_TOP__LBMC__reg_lbmc_3dmode_BITSTART 3
#define FRC_TOP__LBMC__reg_lbmc_3dmode_BITEND 3

#define FRC_TOP__LBMC__reg_lbmcpc_mode_ADDR 0x00000924
#define FRC_TOP__LBMC__reg_lbmcpc_mode_BITSTART 4
#define FRC_TOP__LBMC__reg_lbmcpc_mode_BITEND 4

#define FRC_TOP__LBMC__reg_lbmc_lpf_2tap_on_ADDR 0x00000924
#define FRC_TOP__LBMC__reg_lbmc_lpf_2tap_on_BITSTART 5
#define FRC_TOP__LBMC__reg_lbmc_lpf_2tap_on_BITEND 5

#define FRC_TOP__LBMC__reg_lbmc_vflip_ADDR 0x00000924
#define FRC_TOP__LBMC__reg_lbmc_vflip_BITSTART 6
#define FRC_TOP__LBMC__reg_lbmc_vflip_BITEND 6

#define FRC_TOP__LBMC__reg_lbmc_prefetch_self_ADDR 0x00000924
#define FRC_TOP__LBMC__reg_lbmc_prefetch_self_BITSTART 7
#define FRC_TOP__LBMC__reg_lbmc_prefetch_self_BITEND 7

#define FRC_TOP__LBMC__reg_lbmc_en_get_info_ADDR 0x00000924
#define FRC_TOP__LBMC__reg_lbmc_en_get_info_BITSTART 8
#define FRC_TOP__LBMC__reg_lbmc_en_get_info_BITEND 8

#define FRC_TOP__LBMC__reg_lbmc_mode_lf_ADDR 0x00000924
#define FRC_TOP__LBMC__reg_lbmc_mode_lf_BITSTART 24
#define FRC_TOP__LBMC__reg_lbmc_mode_lf_BITEND 27

#define FRC_TOP__LBMC__reg_lbmc_mode_hf_ADDR 0x00000924
#define FRC_TOP__LBMC__reg_lbmc_mode_hf_BITSTART 28
#define FRC_TOP__LBMC__reg_lbmc_mode_hf_BITEND 31

#define FRC_TOP__LBMC__reg_lbmc_row_inactive_ADDR 0x00000928
#define FRC_TOP__LBMC__reg_lbmc_row_inactive_BITSTART 0
#define FRC_TOP__LBMC__reg_lbmc_row_inactive_BITEND 11

#define FRC_TOP__LBMC__reg_lbmc_xrange_limit_ADDR 0x00000928
#define FRC_TOP__LBMC__reg_lbmc_xrange_limit_BITSTART 16
#define FRC_TOP__LBMC__reg_lbmc_xrange_limit_BITEND 27

#define FRC_TOP__LBMC__nor_ilf_idx0_prefetch_num_ADDR 0x0000092C
#define FRC_TOP__LBMC__nor_ilf_idx0_prefetch_num_BITSTART 0
#define FRC_TOP__LBMC__nor_ilf_idx0_prefetch_num_BITEND 6

#define FRC_TOP__LBMC__nor_ilf_idx1_prefetch_num_ADDR 0x0000092C
#define FRC_TOP__LBMC__nor_ilf_idx1_prefetch_num_BITSTART 7
#define FRC_TOP__LBMC__nor_ilf_idx1_prefetch_num_BITEND 13

#define FRC_TOP__LBMC__nor_ilf_idx2_prefetch_num_ADDR 0x0000092C
#define FRC_TOP__LBMC__nor_ilf_idx2_prefetch_num_BITSTART 14
#define FRC_TOP__LBMC__nor_ilf_idx2_prefetch_num_BITEND 20

#define FRC_TOP__LBMC__nor_ilf_idx3_prefetch_num_ADDR 0x0000092C
#define FRC_TOP__LBMC__nor_ilf_idx3_prefetch_num_BITSTART 21
#define FRC_TOP__LBMC__nor_ilf_idx3_prefetch_num_BITEND 27

#define FRC_TOP__LBMC__nor_ilf_idx4_prefetch_num_ADDR 0x00000930
#define FRC_TOP__LBMC__nor_ilf_idx4_prefetch_num_BITSTART 0
#define FRC_TOP__LBMC__nor_ilf_idx4_prefetch_num_BITEND 6

#define FRC_TOP__LBMC__nor_ilf_idx5_prefetch_num_ADDR 0x00000930
#define FRC_TOP__LBMC__nor_ilf_idx5_prefetch_num_BITSTART 7
#define FRC_TOP__LBMC__nor_ilf_idx5_prefetch_num_BITEND 13

#define FRC_TOP__LBMC__nor_ilf_idx6_prefetch_num_ADDR 0x00000930
#define FRC_TOP__LBMC__nor_ilf_idx6_prefetch_num_BITSTART 14
#define FRC_TOP__LBMC__nor_ilf_idx6_prefetch_num_BITEND 20

#define FRC_TOP__LBMC__nor_ilf_idx7_prefetch_num_ADDR 0x00000930
#define FRC_TOP__LBMC__nor_ilf_idx7_prefetch_num_BITSTART 21
#define FRC_TOP__LBMC__nor_ilf_idx7_prefetch_num_BITEND 27

#define FRC_TOP__LBMC__nor_ilf_idx8_prefetch_num_ADDR 0x00000934
#define FRC_TOP__LBMC__nor_ilf_idx8_prefetch_num_BITSTART 0
#define FRC_TOP__LBMC__nor_ilf_idx8_prefetch_num_BITEND 6

#define FRC_TOP__LBMC__nor_plf_idx0_prefetch_num_ADDR 0x00000938
#define FRC_TOP__LBMC__nor_plf_idx0_prefetch_num_BITSTART 0
#define FRC_TOP__LBMC__nor_plf_idx0_prefetch_num_BITEND 6

#define FRC_TOP__LBMC__nor_plf_idx1_prefetch_num_ADDR 0x00000938
#define FRC_TOP__LBMC__nor_plf_idx1_prefetch_num_BITSTART 7
#define FRC_TOP__LBMC__nor_plf_idx1_prefetch_num_BITEND 13

#define FRC_TOP__LBMC__nor_plf_idx2_prefetch_num_ADDR 0x00000938
#define FRC_TOP__LBMC__nor_plf_idx2_prefetch_num_BITSTART 14
#define FRC_TOP__LBMC__nor_plf_idx2_prefetch_num_BITEND 20

#define FRC_TOP__LBMC__nor_plf_idx3_prefetch_num_ADDR 0x00000938
#define FRC_TOP__LBMC__nor_plf_idx3_prefetch_num_BITSTART 21
#define FRC_TOP__LBMC__nor_plf_idx3_prefetch_num_BITEND 27

#define FRC_TOP__LBMC__nor_plf_idx4_prefetch_num_ADDR 0x0000093C
#define FRC_TOP__LBMC__nor_plf_idx4_prefetch_num_BITSTART 0
#define FRC_TOP__LBMC__nor_plf_idx4_prefetch_num_BITEND 6

#define FRC_TOP__LBMC__nor_plf_idx5_prefetch_num_ADDR 0x0000093C
#define FRC_TOP__LBMC__nor_plf_idx5_prefetch_num_BITSTART 7
#define FRC_TOP__LBMC__nor_plf_idx5_prefetch_num_BITEND 13

#define FRC_TOP__LBMC__nor_plf_idx6_prefetch_num_ADDR 0x0000093C
#define FRC_TOP__LBMC__nor_plf_idx6_prefetch_num_BITSTART 14
#define FRC_TOP__LBMC__nor_plf_idx6_prefetch_num_BITEND 20

#define FRC_TOP__LBMC__nor_plf_idx7_prefetch_num_ADDR 0x0000093C
#define FRC_TOP__LBMC__nor_plf_idx7_prefetch_num_BITSTART 21
#define FRC_TOP__LBMC__nor_plf_idx7_prefetch_num_BITEND 27

#define FRC_TOP__LBMC__nor_plf_idx8_prefetch_num_ADDR 0x00000940
#define FRC_TOP__LBMC__nor_plf_idx8_prefetch_num_BITSTART 0
#define FRC_TOP__LBMC__nor_plf_idx8_prefetch_num_BITEND 6

#define FRC_TOP__LBMC__nor_ihf_idx0_prefetch_num_ADDR 0x00000944
#define FRC_TOP__LBMC__nor_ihf_idx0_prefetch_num_BITSTART 0
#define FRC_TOP__LBMC__nor_ihf_idx0_prefetch_num_BITEND 3

#define FRC_TOP__LBMC__nor_ihf_idx1_prefetch_num_ADDR 0x00000944
#define FRC_TOP__LBMC__nor_ihf_idx1_prefetch_num_BITSTART 4
#define FRC_TOP__LBMC__nor_ihf_idx1_prefetch_num_BITEND 7

#define FRC_TOP__LBMC__nor_ihf_idx2_prefetch_num_ADDR 0x00000944
#define FRC_TOP__LBMC__nor_ihf_idx2_prefetch_num_BITSTART 8
#define FRC_TOP__LBMC__nor_ihf_idx2_prefetch_num_BITEND 11

#define FRC_TOP__LBMC__nor_phf_idx0_prefetch_num_ADDR 0x00000944
#define FRC_TOP__LBMC__nor_phf_idx0_prefetch_num_BITSTART 16
#define FRC_TOP__LBMC__nor_phf_idx0_prefetch_num_BITEND 19

#define FRC_TOP__LBMC__nor_phf_idx1_prefetch_num_ADDR 0x00000944
#define FRC_TOP__LBMC__nor_phf_idx1_prefetch_num_BITSTART 20
#define FRC_TOP__LBMC__nor_phf_idx1_prefetch_num_BITEND 23

#define FRC_TOP__LBMC__nor_phf_idx2_prefetch_num_ADDR 0x00000944
#define FRC_TOP__LBMC__nor_phf_idx2_prefetch_num_BITSTART 24
#define FRC_TOP__LBMC__nor_phf_idx2_prefetch_num_BITEND 27

#define FRC_TOP__LBMC__sing_ilf_idx0_prefetch_num_ADDR 0x00000948
#define FRC_TOP__LBMC__sing_ilf_idx0_prefetch_num_BITSTART 0
#define FRC_TOP__LBMC__sing_ilf_idx0_prefetch_num_BITEND 6

#define FRC_TOP__LBMC__sing_ilf_idx1_prefetch_num_ADDR 0x00000948
#define FRC_TOP__LBMC__sing_ilf_idx1_prefetch_num_BITSTART 7
#define FRC_TOP__LBMC__sing_ilf_idx1_prefetch_num_BITEND 13

#define FRC_TOP__LBMC__sing_ilf_idx2_prefetch_num_ADDR 0x00000948
#define FRC_TOP__LBMC__sing_ilf_idx2_prefetch_num_BITSTART 14
#define FRC_TOP__LBMC__sing_ilf_idx2_prefetch_num_BITEND 20

#define FRC_TOP__LBMC__sing_ilf_idx3_prefetch_num_ADDR 0x00000948
#define FRC_TOP__LBMC__sing_ilf_idx3_prefetch_num_BITSTART 21
#define FRC_TOP__LBMC__sing_ilf_idx3_prefetch_num_BITEND 27

#define FRC_TOP__LBMC__sing_ilf_idx4_prefetch_num_ADDR 0x0000094C
#define FRC_TOP__LBMC__sing_ilf_idx4_prefetch_num_BITSTART 0
#define FRC_TOP__LBMC__sing_ilf_idx4_prefetch_num_BITEND 6

#define FRC_TOP__LBMC__sing_ilf_idx5_prefetch_num_ADDR 0x0000094C
#define FRC_TOP__LBMC__sing_ilf_idx5_prefetch_num_BITSTART 7
#define FRC_TOP__LBMC__sing_ilf_idx5_prefetch_num_BITEND 13

#define FRC_TOP__LBMC__sing_ilf_idx6_prefetch_num_ADDR 0x0000094C
#define FRC_TOP__LBMC__sing_ilf_idx6_prefetch_num_BITSTART 14
#define FRC_TOP__LBMC__sing_ilf_idx6_prefetch_num_BITEND 20

#define FRC_TOP__LBMC__sing_ilf_idx7_prefetch_num_ADDR 0x0000094C
#define FRC_TOP__LBMC__sing_ilf_idx7_prefetch_num_BITSTART 21
#define FRC_TOP__LBMC__sing_ilf_idx7_prefetch_num_BITEND 27

#define FRC_TOP__LBMC__sing_ilf_idx8_prefetch_num_ADDR 0x00000950
#define FRC_TOP__LBMC__sing_ilf_idx8_prefetch_num_BITSTART 0
#define FRC_TOP__LBMC__sing_ilf_idx8_prefetch_num_BITEND 6

#define FRC_TOP__LBMC__sing_plf_idx0_prefetch_num_ADDR 0x00000954
#define FRC_TOP__LBMC__sing_plf_idx0_prefetch_num_BITSTART 0
#define FRC_TOP__LBMC__sing_plf_idx0_prefetch_num_BITEND 6

#define FRC_TOP__LBMC__sing_plf_idx1_prefetch_num_ADDR 0x00000954
#define FRC_TOP__LBMC__sing_plf_idx1_prefetch_num_BITSTART 7
#define FRC_TOP__LBMC__sing_plf_idx1_prefetch_num_BITEND 13

#define FRC_TOP__LBMC__sing_plf_idx2_prefetch_num_ADDR 0x00000954
#define FRC_TOP__LBMC__sing_plf_idx2_prefetch_num_BITSTART 14
#define FRC_TOP__LBMC__sing_plf_idx2_prefetch_num_BITEND 20

#define FRC_TOP__LBMC__sing_plf_idx3_prefetch_num_ADDR 0x00000954
#define FRC_TOP__LBMC__sing_plf_idx3_prefetch_num_BITSTART 21
#define FRC_TOP__LBMC__sing_plf_idx3_prefetch_num_BITEND 27

#define FRC_TOP__LBMC__sing_plf_idx4_prefetch_num_ADDR 0x00000958
#define FRC_TOP__LBMC__sing_plf_idx4_prefetch_num_BITSTART 0
#define FRC_TOP__LBMC__sing_plf_idx4_prefetch_num_BITEND 6

#define FRC_TOP__LBMC__sing_plf_idx5_prefetch_num_ADDR 0x00000958
#define FRC_TOP__LBMC__sing_plf_idx5_prefetch_num_BITSTART 7
#define FRC_TOP__LBMC__sing_plf_idx5_prefetch_num_BITEND 13

#define FRC_TOP__LBMC__sing_plf_idx6_prefetch_num_ADDR 0x00000958
#define FRC_TOP__LBMC__sing_plf_idx6_prefetch_num_BITSTART 14
#define FRC_TOP__LBMC__sing_plf_idx6_prefetch_num_BITEND 20

#define FRC_TOP__LBMC__sing_plf_idx7_prefetch_num_ADDR 0x00000958
#define FRC_TOP__LBMC__sing_plf_idx7_prefetch_num_BITSTART 21
#define FRC_TOP__LBMC__sing_plf_idx7_prefetch_num_BITEND 27

#define FRC_TOP__LBMC__sing_plf_idx8_prefetch_num_ADDR 0x0000095C
#define FRC_TOP__LBMC__sing_plf_idx8_prefetch_num_BITSTART 0
#define FRC_TOP__LBMC__sing_plf_idx8_prefetch_num_BITEND 6

#define FRC_TOP__LBMC__sing_ihf_idx0_prefetch_num_ADDR 0x00000960
#define FRC_TOP__LBMC__sing_ihf_idx0_prefetch_num_BITSTART 0
#define FRC_TOP__LBMC__sing_ihf_idx0_prefetch_num_BITEND 4

#define FRC_TOP__LBMC__sing_ihf_idx1_prefetch_num_ADDR 0x00000960
#define FRC_TOP__LBMC__sing_ihf_idx1_prefetch_num_BITSTART 5
#define FRC_TOP__LBMC__sing_ihf_idx1_prefetch_num_BITEND 9

#define FRC_TOP__LBMC__sing_ihf_idx2_prefetch_num_ADDR 0x00000960
#define FRC_TOP__LBMC__sing_ihf_idx2_prefetch_num_BITSTART 10
#define FRC_TOP__LBMC__sing_ihf_idx2_prefetch_num_BITEND 14

#define FRC_TOP__LBMC__sing_phf_idx0_prefetch_num_ADDR 0x00000960
#define FRC_TOP__LBMC__sing_phf_idx0_prefetch_num_BITSTART 16
#define FRC_TOP__LBMC__sing_phf_idx0_prefetch_num_BITEND 20

#define FRC_TOP__LBMC__sing_phf_idx1_prefetch_num_ADDR 0x00000960
#define FRC_TOP__LBMC__sing_phf_idx1_prefetch_num_BITSTART 21
#define FRC_TOP__LBMC__sing_phf_idx1_prefetch_num_BITEND 25

#define FRC_TOP__LBMC__sing_phf_idx2_prefetch_num_ADDR 0x00000960
#define FRC_TOP__LBMC__sing_phf_idx2_prefetch_num_BITSTART 26
#define FRC_TOP__LBMC__sing_phf_idx2_prefetch_num_BITEND 30

#define FRC_TOP__LBMC__reg_lbmc_lf_i_stat_num_ADDR 0x00000980
#define FRC_TOP__LBMC__reg_lbmc_lf_i_stat_num_BITSTART 0
#define FRC_TOP__LBMC__reg_lbmc_lf_i_stat_num_BITEND 11

#define FRC_TOP__LBMC__reg_lbmc_lf_p_stat_num_ADDR 0x00000980
#define FRC_TOP__LBMC__reg_lbmc_lf_p_stat_num_BITSTART 12
#define FRC_TOP__LBMC__reg_lbmc_lf_p_stat_num_BITEND 23

#define FRC_TOP__LBMC__reg_lbmc_hf_i_stat_num_ADDR 0x00000984
#define FRC_TOP__LBMC__reg_lbmc_hf_i_stat_num_BITSTART 0
#define FRC_TOP__LBMC__reg_lbmc_hf_i_stat_num_BITEND 11

#define FRC_TOP__LBMC__reg_lbmc_hf_p_stat_num_ADDR 0x00000984
#define FRC_TOP__LBMC__reg_lbmc_hf_p_stat_num_BITSTART 12
#define FRC_TOP__LBMC__reg_lbmc_hf_p_stat_num_BITEND 23

#define FRC_TOP__LBMC__reg_lbmc_start_get_ADDR 0x00000988
#define FRC_TOP__LBMC__reg_lbmc_start_get_BITSTART 0
#define FRC_TOP__LBMC__reg_lbmc_start_get_BITEND 11

#define FRC_TOP__LBMC__reg_lbmc_hf_121_en_ADDR 0x00000988
#define FRC_TOP__LBMC__reg_lbmc_hf_121_en_BITSTART 12
#define FRC_TOP__LBMC__reg_lbmc_hf_121_en_BITEND 12

#define FRC_TOP__LBMC__reg_lbmc_share_hf_en_ADDR 0x00000988
#define FRC_TOP__LBMC__reg_lbmc_share_hf_en_BITSTART 13
#define FRC_TOP__LBMC__reg_lbmc_share_hf_en_BITEND 13

#define FRC_TOP__LBMC__reg_lbmc_refinvlid_hf_en_ADDR 0x00000988
#define FRC_TOP__LBMC__reg_lbmc_refinvlid_hf_en_BITSTART 14
#define FRC_TOP__LBMC__reg_lbmc_refinvlid_hf_en_BITEND 14

#define FRC_TOP__LBMC__reg_lbmc_phase_thr_ADDR 0x00000988
#define FRC_TOP__LBMC__reg_lbmc_phase_thr_BITSTART 15
#define FRC_TOP__LBMC__reg_lbmc_phase_thr_BITEND 21

#define FRC_TOP__LBMC__reg_lbmc_single_hf_mode_ADDR 0x00000988
#define FRC_TOP__LBMC__reg_lbmc_single_hf_mode_BITSTART 22
#define FRC_TOP__LBMC__reg_lbmc_single_hf_mode_BITEND 22

#define FRC_TOP__LBMC__regr_lbmc_i_lf_get_data_num_ADDR 0x000009A0
#define FRC_TOP__LBMC__regr_lbmc_i_lf_get_data_num_BITSTART 0
#define FRC_TOP__LBMC__regr_lbmc_i_lf_get_data_num_BITEND 15

#define FRC_TOP__LBMC__regr_lbmc_i_lf_get_line_num_ADDR 0x000009A0
#define FRC_TOP__LBMC__regr_lbmc_i_lf_get_line_num_BITSTART 16
#define FRC_TOP__LBMC__regr_lbmc_i_lf_get_line_num_BITEND 31

#define FRC_TOP__LBMC__regr_lbmc_p_lf_get_data_num_ADDR 0x000009A4
#define FRC_TOP__LBMC__regr_lbmc_p_lf_get_data_num_BITSTART 0
#define FRC_TOP__LBMC__regr_lbmc_p_lf_get_data_num_BITEND 15

#define FRC_TOP__LBMC__regr_lbmc_p_lf_get_line_num_ADDR 0x000009A4
#define FRC_TOP__LBMC__regr_lbmc_p_lf_get_line_num_BITSTART 16
#define FRC_TOP__LBMC__regr_lbmc_p_lf_get_line_num_BITEND 31

#define FRC_TOP__LBMC__regr_lbmc_i_hf_get_data_num_ADDR 0x000009A8
#define FRC_TOP__LBMC__regr_lbmc_i_hf_get_data_num_BITSTART 0
#define FRC_TOP__LBMC__regr_lbmc_i_hf_get_data_num_BITEND 15

#define FRC_TOP__LBMC__regr_lbmc_i_hf_get_line_num_ADDR 0x000009A8
#define FRC_TOP__LBMC__regr_lbmc_i_hf_get_line_num_BITSTART 16
#define FRC_TOP__LBMC__regr_lbmc_i_hf_get_line_num_BITEND 31

#define FRC_TOP__LBMC__regr_lbmc_p_hf_get_data_num_ADDR 0x000009AC
#define FRC_TOP__LBMC__regr_lbmc_p_hf_get_data_num_BITSTART 0
#define FRC_TOP__LBMC__regr_lbmc_p_hf_get_data_num_BITEND 15

#define FRC_TOP__LBMC__regr_lbmc_p_hf_get_line_num_ADDR 0x000009AC
#define FRC_TOP__LBMC__regr_lbmc_p_hf_get_line_num_BITSTART 16
#define FRC_TOP__LBMC__regr_lbmc_p_hf_get_line_num_BITEND 31

#define FRC_TOP__LBMC__regr_lbmc_htotal_ADDR 0x000009B0
#define FRC_TOP__LBMC__regr_lbmc_htotal_BITSTART 0
#define FRC_TOP__LBMC__regr_lbmc_htotal_BITEND 12

#define FRC_TOP__LBMC__regr_lbmc_hact_ADDR 0x000009B0
#define FRC_TOP__LBMC__regr_lbmc_hact_BITSTART 13
#define FRC_TOP__LBMC__regr_lbmc_hact_BITEND 25

#define FRC_TOP__LBMC__regr_lbmc_hinact_ADDR 0x000009B4
#define FRC_TOP__LBMC__regr_lbmc_hinact_BITSTART 0
#define FRC_TOP__LBMC__regr_lbmc_hinact_BITEND 11

#define FRC_TOP__LBMC__regr_lbmc_vact_ADDR 0x000009B4
#define FRC_TOP__LBMC__regr_lbmc_vact_BITSTART 12
#define FRC_TOP__LBMC__regr_lbmc_vact_BITEND 23

#define FRC_TOP__LBMC__regr_lbmc_vtotal_ADDR 0x000009B8
#define FRC_TOP__LBMC__regr_lbmc_vtotal_BITSTART 0
#define FRC_TOP__LBMC__regr_lbmc_vtotal_BITEND 24

#define FRC_TOP__LBMC__regr_lbmc_idx_n_accord_ADDR 0x000009B8
#define FRC_TOP__LBMC__regr_lbmc_idx_n_accord_BITSTART 25
#define FRC_TOP__LBMC__regr_lbmc_idx_n_accord_BITEND 26

#define FRC_TOP__LBMC__regr_trg_blank_ADDR 0x000009BC
#define FRC_TOP__LBMC__regr_trg_blank_BITSTART 0
#define FRC_TOP__LBMC__regr_trg_blank_BITEND 19

#define FRC_TOP__LBMC__regr_pre_trg_num_ADDR 0x000009BC
#define FRC_TOP__LBMC__regr_pre_trg_num_BITSTART 20
#define FRC_TOP__LBMC__regr_pre_trg_num_BITEND 27

#define FRC_TOP__LBMC__regr_8tap_checker_ADDR 0x000009BC
#define FRC_TOP__LBMC__regr_8tap_checker_BITSTART 28
#define FRC_TOP__LBMC__regr_8tap_checker_BITEND 31

#define FRC_TOP__LBMC__regr_blank_de_ADDR 0x000009C0
#define FRC_TOP__LBMC__regr_blank_de_BITSTART 0
#define FRC_TOP__LBMC__regr_blank_de_BITEND 19

#define FRC_TOP__LBMC__regr_pre_endl_num_ADDR 0x000009C0
#define FRC_TOP__LBMC__regr_pre_endl_num_BITSTART 20
#define FRC_TOP__LBMC__regr_pre_endl_num_BITEND 27

#define FRC_TOP__LBMC__regr_pre_n_enough_ADDR 0x000009C0
#define FRC_TOP__LBMC__regr_pre_n_enough_BITSTART 28
#define FRC_TOP__LBMC__regr_pre_n_enough_BITEND 31

#define FRC_TOP__LBMC__regr_pre_stop_num_ADDR 0x000009C4
#define FRC_TOP__LBMC__regr_pre_stop_num_BITSTART 0
#define FRC_TOP__LBMC__regr_pre_stop_num_BITEND 23

#define FRC_TOP__LBMC__regr_pre_b_trg_num_ADDR 0x000009C4
#define FRC_TOP__LBMC__regr_pre_b_trg_num_BITSTART 24
#define FRC_TOP__LBMC__regr_pre_b_trg_num_BITEND 31

#define FRC_TOP__LBMC__regr_pre_duri_num_ADDR 0x000009C8
#define FRC_TOP__LBMC__regr_pre_duri_num_BITSTART 0
#define FRC_TOP__LBMC__regr_pre_duri_num_BITEND 23

#define FRC_TOP__LBMC__regr_pre_de_trg_num_ADDR 0x000009C8
#define FRC_TOP__LBMC__regr_pre_de_trg_num_BITSTART 24
#define FRC_TOP__LBMC__regr_pre_de_trg_num_BITEND 31

#define FRC_TOP__LBMC__regr_lf_index_ADDR 0x000009CC
#define FRC_TOP__LBMC__regr_lf_index_BITSTART 0
#define FRC_TOP__LBMC__regr_lf_index_BITEND 3

#define FRC_TOP__LBMC__regr_hf_index_ADDR 0x000009CC
#define FRC_TOP__LBMC__regr_hf_index_BITSTART 4
#define FRC_TOP__LBMC__regr_hf_index_BITEND 5

#define FRC_TOP__LBMC__regr_lf_mode_ADDR 0x000009CC
#define FRC_TOP__LBMC__regr_lf_mode_BITSTART 6
#define FRC_TOP__LBMC__regr_lf_mode_BITEND 8

#define FRC_TOP__LBMC__regr_hf_mode_ADDR 0x000009CC
#define FRC_TOP__LBMC__regr_hf_mode_BITSTART 9
#define FRC_TOP__LBMC__regr_hf_mode_BITEND 11

#define FRC_TOP__BBD__reg_BBD_black_th_ADDR 0x00000A00
#define FRC_TOP__BBD__reg_BBD_black_th_BITSTART 0
#define FRC_TOP__BBD__reg_BBD_black_th_BITEND 7

#define FRC_TOP__BBD__reg_BBD_pro_mode_ADDR 0x00000A00
#define FRC_TOP__BBD__reg_BBD_pro_mode_BITSTART 8
#define FRC_TOP__BBD__reg_BBD_pro_mode_BITEND 10

#define FRC_TOP__BBD__reg_ippre_bbd_sram_ls_ADDR 0x00000A00
#define FRC_TOP__BBD__reg_ippre_bbd_sram_ls_BITSTART 11
#define FRC_TOP__BBD__reg_ippre_bbd_sram_ls_BITEND 11

#define FRC_TOP__BBD__reg_BBD_h_sketchy_active_th_ADDR 0x00000A04
#define FRC_TOP__BBD__reg_BBD_h_sketchy_active_th_BITSTART 0
#define FRC_TOP__BBD__reg_BBD_h_sketchy_active_th_BITEND 11

#define FRC_TOP__BBD__reg_BBD_h_precise_active_th_ADDR 0x00000A04
#define FRC_TOP__BBD__reg_BBD_h_precise_active_th_BITSTART 16
#define FRC_TOP__BBD__reg_BBD_h_precise_active_th_BITEND 27

#define FRC_TOP__BBD__reg_BBD_v_sketchy_active_th_ADDR 0x00000A08
#define FRC_TOP__BBD__reg_BBD_v_sketchy_active_th_BITSTART 0
#define FRC_TOP__BBD__reg_BBD_v_sketchy_active_th_BITEND 11

#define FRC_TOP__BBD__reg_BBD_v_precise_active_th_ADDR 0x00000A08
#define FRC_TOP__BBD__reg_BBD_v_precise_active_th_BITSTART 16
#define FRC_TOP__BBD__reg_BBD_v_precise_active_th_BITEND 27

#define FRC_TOP__BBD__reg_BBD_window_x_start_ADDR 0x00000A0C
#define FRC_TOP__BBD__reg_BBD_window_x_start_BITSTART 0
#define FRC_TOP__BBD__reg_BBD_window_x_start_BITEND 11

#define FRC_TOP__BBD__reg_BBD_window_y_start_ADDR 0x00000A0C
#define FRC_TOP__BBD__reg_BBD_window_y_start_BITSTART 16
#define FRC_TOP__BBD__reg_BBD_window_y_start_BITEND 27

#define FRC_TOP__BBD__reg_BBD_window_x_end_ADDR 0x00000A10
#define FRC_TOP__BBD__reg_BBD_window_x_end_BITSTART 0
#define FRC_TOP__BBD__reg_BBD_window_x_end_BITEND 11

#define FRC_TOP__BBD__reg_BBD_window_y_end_ADDR 0x00000A10
#define FRC_TOP__BBD__reg_BBD_window_y_end_BITSTART 16
#define FRC_TOP__BBD__reg_BBD_window_y_end_BITEND 27

#define FRC_TOP__BBD__reg_BBD_top_sketchy_active_line_ADDR 0x00000A14
#define FRC_TOP__BBD__reg_BBD_top_sketchy_active_line_BITSTART 0
#define FRC_TOP__BBD__reg_BBD_top_sketchy_active_line_BITEND 12

#define FRC_TOP__BBD__reg_BBD_top_sketchy_line_valid_ADDR 0x00000A14
#define FRC_TOP__BBD__reg_BBD_top_sketchy_line_valid_BITSTART 13
#define FRC_TOP__BBD__reg_BBD_top_sketchy_line_valid_BITEND 13

#define FRC_TOP__BBD__reg_BBD_top_precise_active_line_ADDR 0x00000A14
#define FRC_TOP__BBD__reg_BBD_top_precise_active_line_BITSTART 16
#define FRC_TOP__BBD__reg_BBD_top_precise_active_line_BITEND 28

#define FRC_TOP__BBD__reg_BBD_top_precise_line_valid_ADDR 0x00000A14
#define FRC_TOP__BBD__reg_BBD_top_precise_line_valid_BITSTART 29
#define FRC_TOP__BBD__reg_BBD_top_precise_line_valid_BITEND 29

#define FRC_TOP__BBD__reg_BBD_bottom_sketchy_active_line_ADDR 0x00000A18
#define FRC_TOP__BBD__reg_BBD_bottom_sketchy_active_line_BITSTART 0
#define FRC_TOP__BBD__reg_BBD_bottom_sketchy_active_line_BITEND 12

#define FRC_TOP__BBD__reg_BBD_bottom_sketchy_line_valid_ADDR 0x00000A18
#define FRC_TOP__BBD__reg_BBD_bottom_sketchy_line_valid_BITSTART 13
#define FRC_TOP__BBD__reg_BBD_bottom_sketchy_line_valid_BITEND 13

#define FRC_TOP__BBD__reg_BBD_bottom_precise_active_line_ADDR 0x00000A18
#define FRC_TOP__BBD__reg_BBD_bottom_precise_active_line_BITSTART 16
#define FRC_TOP__BBD__reg_BBD_bottom_precise_active_line_BITEND 28

#define FRC_TOP__BBD__reg_BBD_bottom_precise_line_valid_ADDR 0x00000A18
#define FRC_TOP__BBD__reg_BBD_bottom_precise_line_valid_BITSTART 29
#define FRC_TOP__BBD__reg_BBD_bottom_precise_line_valid_BITEND 29

#define FRC_TOP__BBD__reg_BBD_right_sketchy_active_line_ADDR 0x00000A1C
#define FRC_TOP__BBD__reg_BBD_right_sketchy_active_line_BITSTART 0
#define FRC_TOP__BBD__reg_BBD_right_sketchy_active_line_BITEND 12

#define FRC_TOP__BBD__reg_BBD_right_sketchy_line_valid_ADDR 0x00000A1C
#define FRC_TOP__BBD__reg_BBD_right_sketchy_line_valid_BITSTART 13
#define FRC_TOP__BBD__reg_BBD_right_sketchy_line_valid_BITEND 13

#define FRC_TOP__BBD__reg_BBD_right_precise_active_line_ADDR 0x00000A1C
#define FRC_TOP__BBD__reg_BBD_right_precise_active_line_BITSTART 16
#define FRC_TOP__BBD__reg_BBD_right_precise_active_line_BITEND 28

#define FRC_TOP__BBD__reg_BBD_right_line_valid_ADDR 0x00000A1C
#define FRC_TOP__BBD__reg_BBD_right_line_valid_BITSTART 29
#define FRC_TOP__BBD__reg_BBD_right_line_valid_BITEND 29

#define FRC_TOP__BBD__reg_BBD_left_sketchy_active_line_ADDR 0x00000A20
#define FRC_TOP__BBD__reg_BBD_left_sketchy_active_line_BITSTART 0
#define FRC_TOP__BBD__reg_BBD_left_sketchy_active_line_BITEND 12

#define FRC_TOP__BBD__reg_BBD_left_sketchy_line_valid_ADDR 0x00000A20
#define FRC_TOP__BBD__reg_BBD_left_sketchy_line_valid_BITSTART 13
#define FRC_TOP__BBD__reg_BBD_left_sketchy_line_valid_BITEND 13

#define FRC_TOP__BBD__reg_BBD_left_precise_active_line_ADDR 0x00000A20
#define FRC_TOP__BBD__reg_BBD_left_precise_active_line_BITSTART 16
#define FRC_TOP__BBD__reg_BBD_left_precise_active_line_BITEND 28

#define FRC_TOP__BBD__reg_BBD_left_line_valid_ADDR 0x00000A20
#define FRC_TOP__BBD__reg_BBD_left_line_valid_BITSTART 29
#define FRC_TOP__BBD__reg_BBD_left_line_valid_BITEND 29

#define FRC_TOP__BBD__reg_BBD_top_sketchy_active_cnt_ADDR 0x00000A24
#define FRC_TOP__BBD__reg_BBD_top_sketchy_active_cnt_BITSTART 0
#define FRC_TOP__BBD__reg_BBD_top_sketchy_active_cnt_BITEND 11

#define FRC_TOP__BBD__reg_BBD_top_precise_active_cnt_ADDR 0x00000A24
#define FRC_TOP__BBD__reg_BBD_top_precise_active_cnt_BITSTART 16
#define FRC_TOP__BBD__reg_BBD_top_precise_active_cnt_BITEND 27

#define FRC_TOP__BBD__reg_BBD_bottom_sketchy_active_cnt_ADDR 0x00000A28
#define FRC_TOP__BBD__reg_BBD_bottom_sketchy_active_cnt_BITSTART 0
#define FRC_TOP__BBD__reg_BBD_bottom_sketchy_active_cnt_BITEND 11

#define FRC_TOP__BBD__reg_BBD_bottom_precise_active_cnt_ADDR 0x00000A28
#define FRC_TOP__BBD__reg_BBD_bottom_precise_active_cnt_BITSTART 16
#define FRC_TOP__BBD__reg_BBD_bottom_precise_active_cnt_BITEND 27

#define FRC_TOP__BBD__reg_BBD_right_sketchy_active_cnt_ADDR 0x00000A2C
#define FRC_TOP__BBD__reg_BBD_right_sketchy_active_cnt_BITSTART 0
#define FRC_TOP__BBD__reg_BBD_right_sketchy_active_cnt_BITEND 15

#define FRC_TOP__BBD__reg_BBD_right_precise_active_cnt_ADDR 0x00000A2C
#define FRC_TOP__BBD__reg_BBD_right_precise_active_cnt_BITSTART 16
#define FRC_TOP__BBD__reg_BBD_right_precise_active_cnt_BITEND 27

#define FRC_TOP__BBD__reg_BBD_left_sketchy_active_cnt_ADDR 0x00000A30
#define FRC_TOP__BBD__reg_BBD_left_sketchy_active_cnt_BITSTART 0
#define FRC_TOP__BBD__reg_BBD_left_sketchy_active_cnt_BITEND 15

#define FRC_TOP__BBD__reg_BBD_left_precise_active_cnt_ADDR 0x00000A30
#define FRC_TOP__BBD__reg_BBD_left_precise_active_cnt_BITSTART 16
#define FRC_TOP__BBD__reg_BBD_left_precise_active_cnt_BITEND 27

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_yuv_sel_ADDR 0x00000B00
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_yuv_sel_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_yuv_sel_BITEND 1

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_start_x_yuv_ADDR 0x00000B00
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_start_x_yuv_BITSTART 2
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_start_x_yuv_BITEND 13

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_end_x_yuv_ADDR 0x00000B00
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_end_x_yuv_BITSTART 14
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_end_x_yuv_BITEND 25

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_start_y_yuv_ADDR 0x00000B04
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_start_y_yuv_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_start_y_yuv_BITEND 11

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_end_y_yuv_ADDR 0x00000B04
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_end_y_yuv_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_end_y_yuv_BITEND 23

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_start_x_ADDR 0x00000B08
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_start_x_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_start_x_BITEND 11

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_end_x_ADDR 0x00000B08
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_end_x_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_end_x_BITEND 23

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_start_y_ADDR 0x00000B0C
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_start_y_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_start_y_BITEND 11

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_end_y_ADDR 0x00000B0C
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_end_y_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_end_y_BITEND 23

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_y_factor_ADDR 0x00000B10
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_y_factor_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_y_factor_BITEND 7

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_cb_factor_ADDR 0x00000B10
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_cb_factor_BITSTART 8
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_cb_factor_BITEND 15

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_cr_factor_ADDR 0x00000B10
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_cr_factor_BITSTART 16
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_cr_factor_BITEND 23

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_diff_shift_ADDR 0x00000B10
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_diff_shift_BITSTART 24
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_diff_shift_BITEND 26

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_00_ADDR 0x00000B14
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_00_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_00_BITEND 11

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_01_ADDR 0x00000B14
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_01_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_01_BITEND 23

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_02_ADDR 0x00000B18
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_02_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_02_BITEND 11

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_03_ADDR 0x00000B18
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_03_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_03_BITEND 23

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_04_ADDR 0x00000B1C
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_04_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_04_BITEND 11

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_05_ADDR 0x00000B1C
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_05_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_05_BITEND 23

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_06_ADDR 0x00000B20
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_06_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_06_BITEND 11

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_07_ADDR 0x00000B20
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_07_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_07_BITEND 23

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_08_ADDR 0x00000B24
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_08_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_08_BITEND 11

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_09_ADDR 0x00000B24
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_09_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_09_BITEND 23

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_0a_ADDR 0x00000B28
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_0a_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_0a_BITEND 11

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_0b_ADDR 0x00000B28
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_0b_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_0b_BITEND 23

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_0c_ADDR 0x00000B2C
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_0c_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_0c_BITEND 11

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_10_ADDR 0x00000B2C
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_10_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_10_BITEND 23

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_11_ADDR 0x00000B30
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_11_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_11_BITEND 11

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_12_ADDR 0x00000B30
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_12_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_12_BITEND 23

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_13_ADDR 0x00000B34
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_13_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_13_BITEND 11

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_14_ADDR 0x00000B34
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_14_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_14_BITEND 23

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_15_ADDR 0x00000B38
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_15_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_15_BITEND 11

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_16_ADDR 0x00000B38
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_16_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_16_BITEND 23

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_17_ADDR 0x00000B3C
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_17_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_17_BITEND 11

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_18_ADDR 0x00000B3C
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_18_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_18_BITEND 23

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_19_ADDR 0x00000B40
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_19_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_19_BITEND 11

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_1a_ADDR 0x00000B40
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_1a_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_1a_BITEND 23

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_1b_ADDR 0x00000B44
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_1b_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_1b_BITEND 11

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_1c_ADDR 0x00000B44
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_1c_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_filter_h_1c_BITEND 23

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_dr0_1_ADDR 0x00000B48
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_dr0_1_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_dr0_1_BITEND 9

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_dr1_1_ADDR 0x00000B48
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_dr1_1_BITSTART 10
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_dr1_1_BITEND 19

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_dr2_1_ADDR 0x00000B48
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_dr2_1_BITSTART 20
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_dr2_1_BITEND 29

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_h_thr0_1_ADDR 0x00000B4C
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_h_thr0_1_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_h_thr0_1_BITEND 24

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_h_thr1_1_ADDR 0x00000B50
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_h_thr1_1_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_h_thr1_1_BITEND 24

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_h_thr2_1_ADDR 0x00000B54
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_h_thr2_1_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_h_thr2_1_BITEND 24

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_h_slp0_1_ADDR 0x00000B58
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_h_slp0_1_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_h_slp0_1_BITEND 11

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_h_slp1_1_ADDR 0x00000B58
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_h_slp1_1_BITSTART 12
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_h_slp1_1_BITEND 23

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_dr_filter_en_ADDR 0x00000B5C
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_dr_filter_en_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_dr_filter_en_BITEND 0

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_detail_dr_thr_ADDR 0x00000B5C
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_detail_dr_thr_BITSTART 1
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_detail_dr_thr_BITEND 10

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_detail_diff_shift_ADDR 0x00000B5C
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_detail_diff_shift_BITSTART 11
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_detail_diff_shift_BITEND 13

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_detail_thr0_ADDR 0x00000B60
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_detail_thr0_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_detail_thr0_BITEND 24

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_detail_thr1_ADDR 0x00000B64
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_detail_thr1_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_detail_thr1_BITEND 24

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_detail_thr2_ADDR 0x00000B68
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_detail_thr2_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_detail_thr2_BITEND 24

#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_coring1_ADDR 0x00000B6C
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_coring1_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__reg_kmc_meter_bw_coring1_BITEND 24

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_detail_bin0_ADDR 0x00000B70
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_detail_bin0_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_detail_bin0_BITEND 23

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_detail_bin1_ADDR 0x00000B74
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_detail_bin1_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_detail_bin1_BITEND 23

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_detail_bin2_ADDR 0x00000B78
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_detail_bin2_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_detail_bin2_BITEND 23

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_bw_h_type1_ADDR 0x00000B7C
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_bw_h_type1_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_bw_h_type1_BITEND 22

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo00_ADDR 0x00000B80
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo00_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo00_BITEND 22

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo01_ADDR 0x00000B84
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo01_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo01_BITEND 22

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo02_ADDR 0x00000B88
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo02_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo02_BITEND 22

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo03_ADDR 0x00000B8C
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo03_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo03_BITEND 22

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo04_ADDR 0x00000B90
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo04_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo04_BITEND 22

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo05_ADDR 0x00000B94
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo05_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo05_BITEND 22

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo06_ADDR 0x00000B98
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo06_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo06_BITEND 22

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo07_ADDR 0x00000B9C
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo07_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo07_BITEND 22

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo08_ADDR 0x00000BA0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo08_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo08_BITEND 22

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo09_ADDR 0x00000BA4
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo09_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo09_BITEND 22

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo10_ADDR 0x00000BA8
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo10_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo10_BITEND 22

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo11_ADDR 0x00000BAC
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo11_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo11_BITEND 22

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo12_ADDR 0x00000BB0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo12_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo12_BITEND 22

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo13_ADDR 0x00000BB4
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo13_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo13_BITEND 22

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo14_ADDR 0x00000BB8
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo14_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo14_BITEND 22

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo15_ADDR 0x00000BBC
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo15_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo15_BITEND 22

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo16_ADDR 0x00000BC0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo16_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo16_BITEND 22

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo17_ADDR 0x00000BC4
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo17_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo17_BITEND 22

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo18_ADDR 0x00000BC8
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo18_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo18_BITEND 22

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo19_ADDR 0x00000BCC
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo19_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo19_BITEND 22

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo20_ADDR 0x00000BD0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo20_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo20_BITEND 22

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo21_ADDR 0x00000BD4
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo21_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo21_BITEND 22

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo22_ADDR 0x00000BD8
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo22_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo22_BITEND 22

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo23_ADDR 0x00000BDC
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo23_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo23_BITEND 22

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo24_ADDR 0x00000BE0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo24_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo24_BITEND 22

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo25_ADDR 0x00000BE4
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo25_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo25_BITEND 22

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo26_ADDR 0x00000BE8
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo26_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo26_BITEND 22

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo27_ADDR 0x00000BEC
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo27_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo27_BITEND 22

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo28_ADDR 0x00000BF0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo28_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo28_BITEND 22

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo29_ADDR 0x00000BF4
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo29_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo29_BITEND 22

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo30_ADDR 0x00000BF8
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo30_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo30_BITEND 22

#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo31_ADDR 0x00000BFC
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo31_BITSTART 0
#define FRC_TOP__KMC_METER_TOP__regr_kmc_meter_rdbk_histo31_BITEND 22

#define FRC_TOP__KMC_DM_METER_TOP__reg_arb_ch_num_ADDR 0x00001E00
#define FRC_TOP__KMC_DM_METER_TOP__reg_arb_ch_num_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__reg_arb_ch_num_BITEND 1

#define FRC_TOP__KMC_DM_METER_TOP__reg_kmc_w_hl_agent_ADDR 0x00001E00
#define FRC_TOP__KMC_DM_METER_TOP__reg_kmc_w_hl_agent_BITSTART 2
#define FRC_TOP__KMC_DM_METER_TOP__reg_kmc_w_hl_agent_BITEND 2

#define FRC_TOP__KMC_DM_METER_TOP__reg_kmc_nr_hl_agent_ADDR 0x00001E00
#define FRC_TOP__KMC_DM_METER_TOP__reg_kmc_nr_hl_agent_BITSTART 3
#define FRC_TOP__KMC_DM_METER_TOP__reg_kmc_nr_hl_agent_BITEND 3

#define FRC_TOP__KMC_DM_METER_TOP__reg_kmc_i_hl_agent_ADDR 0x00001E00
#define FRC_TOP__KMC_DM_METER_TOP__reg_kmc_i_hl_agent_BITSTART 4
#define FRC_TOP__KMC_DM_METER_TOP__reg_kmc_i_hl_agent_BITEND 4

#define FRC_TOP__KMC_DM_METER_TOP__reg_kmc_p_hl_agent_ADDR 0x00001E00
#define FRC_TOP__KMC_DM_METER_TOP__reg_kmc_p_hl_agent_BITSTART 5
#define FRC_TOP__KMC_DM_METER_TOP__reg_kmc_p_hl_agent_BITEND 5

#define FRC_TOP__KMC_DM_METER_TOP__reg_clr_ADDR 0x00001E00
#define FRC_TOP__KMC_DM_METER_TOP__reg_clr_BITSTART 6
#define FRC_TOP__KMC_DM_METER_TOP__reg_clr_BITEND 6

#define FRC_TOP__KMC_DM_METER_TOP__reg_mtr_data_clr_ADDR 0x00001E00
#define FRC_TOP__KMC_DM_METER_TOP__reg_mtr_data_clr_BITSTART 7
#define FRC_TOP__KMC_DM_METER_TOP__reg_mtr_data_clr_BITEND 7

#define FRC_TOP__KMC_DM_METER_TOP__reg_latency_clr_ADDR 0x00001E00
#define FRC_TOP__KMC_DM_METER_TOP__reg_latency_clr_BITSTART 8
#define FRC_TOP__KMC_DM_METER_TOP__reg_latency_clr_BITEND 8

#define FRC_TOP__KMC_DM_METER_TOP__reg_hs_force_hnum_en_ADDR 0x00001E00
#define FRC_TOP__KMC_DM_METER_TOP__reg_hs_force_hnum_en_BITSTART 9
#define FRC_TOP__KMC_DM_METER_TOP__reg_hs_force_hnum_en_BITEND 9

#define FRC_TOP__KMC_DM_METER_TOP__reg_hs_force_hnum_ADDR 0x00001E00
#define FRC_TOP__KMC_DM_METER_TOP__reg_hs_force_hnum_BITSTART 10
#define FRC_TOP__KMC_DM_METER_TOP__reg_hs_force_hnum_BITEND 21

#define FRC_TOP__KMC_DM_METER_TOP__reg_frame_num_ADDR 0x00001E04
#define FRC_TOP__KMC_DM_METER_TOP__reg_frame_num_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__reg_frame_num_BITEND 9

#define FRC_TOP__KMC_DM_METER_TOP__reg_h_number_ADDR 0x00001E04
#define FRC_TOP__KMC_DM_METER_TOP__reg_h_number_BITSTART 10
#define FRC_TOP__KMC_DM_METER_TOP__reg_h_number_BITEND 21

#define FRC_TOP__KMC_DM_METER_TOP__reg_kmc00_01_cnt_v_num_ADDR 0x00001E08
#define FRC_TOP__KMC_DM_METER_TOP__reg_kmc00_01_cnt_v_num_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__reg_kmc00_01_cnt_v_num_BITEND 11

#define FRC_TOP__KMC_DM_METER_TOP__reg_kmc02_03_cnt_v_num_ADDR 0x00001E08
#define FRC_TOP__KMC_DM_METER_TOP__reg_kmc02_03_cnt_v_num_BITSTART 12
#define FRC_TOP__KMC_DM_METER_TOP__reg_kmc02_03_cnt_v_num_BITEND 23

#define FRC_TOP__KMC_DM_METER_TOP__reg_kmc04_06_cnt_v_num_ADDR 0x00001E0C
#define FRC_TOP__KMC_DM_METER_TOP__reg_kmc04_06_cnt_v_num_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__reg_kmc04_06_cnt_v_num_BITEND 11

#define FRC_TOP__KMC_DM_METER_TOP__reg_kmc05_07_cnt_v_num_ADDR 0x00001E0C
#define FRC_TOP__KMC_DM_METER_TOP__reg_kmc05_07_cnt_v_num_BITSTART 12
#define FRC_TOP__KMC_DM_METER_TOP__reg_kmc05_07_cnt_v_num_BITEND 23

#define FRC_TOP__KMC_DM_METER_TOP__reg_threshold0_ADDR 0x00001E10
#define FRC_TOP__KMC_DM_METER_TOP__reg_threshold0_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__reg_threshold0_BITEND 11

#define FRC_TOP__KMC_DM_METER_TOP__reg_threshold1_ADDR 0x00001E10
#define FRC_TOP__KMC_DM_METER_TOP__reg_threshold1_BITSTART 12
#define FRC_TOP__KMC_DM_METER_TOP__reg_threshold1_BITEND 23

#define FRC_TOP__KMC_DM_METER_TOP__reg_threshold2_ADDR 0x00001E14
#define FRC_TOP__KMC_DM_METER_TOP__reg_threshold2_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__reg_threshold2_BITEND 11

#define FRC_TOP__KMC_DM_METER_TOP__reg_threshold3_ADDR 0x00001E14
#define FRC_TOP__KMC_DM_METER_TOP__reg_threshold3_BITSTART 12
#define FRC_TOP__KMC_DM_METER_TOP__reg_threshold3_BITEND 23

#define FRC_TOP__KMC_DM_METER_TOP__reg_threshold4_ADDR 0x00001E18
#define FRC_TOP__KMC_DM_METER_TOP__reg_threshold4_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__reg_threshold4_BITEND 11

#define FRC_TOP__KMC_DM_METER_TOP__reg_threshold5_ADDR 0x00001E18
#define FRC_TOP__KMC_DM_METER_TOP__reg_threshold5_BITSTART 12
#define FRC_TOP__KMC_DM_METER_TOP__reg_threshold5_BITEND 23

#define FRC_TOP__KMC_DM_METER_TOP__reg_mtr_timer_ADDR 0x00001E1C
#define FRC_TOP__KMC_DM_METER_TOP__reg_mtr_timer_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__reg_mtr_timer_BITEND 31

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc_meter_total_number_ADDR 0x00001E30
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc_meter_total_number_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc_meter_total_number_BITEND 31

#define FRC_TOP__KMC_DM_METER_TOP__regr_cnt0_ADDR 0x00001E34
#define FRC_TOP__KMC_DM_METER_TOP__regr_cnt0_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_cnt0_BITEND 9

#define FRC_TOP__KMC_DM_METER_TOP__regr_cnt1_ADDR 0x00001E34
#define FRC_TOP__KMC_DM_METER_TOP__regr_cnt1_BITSTART 10
#define FRC_TOP__KMC_DM_METER_TOP__regr_cnt1_BITEND 19

#define FRC_TOP__KMC_DM_METER_TOP__regr_cnt2_ADDR 0x00001E34
#define FRC_TOP__KMC_DM_METER_TOP__regr_cnt2_BITSTART 20
#define FRC_TOP__KMC_DM_METER_TOP__regr_cnt2_BITEND 29

#define FRC_TOP__KMC_DM_METER_TOP__regr_cnt3_ADDR 0x00001E38
#define FRC_TOP__KMC_DM_METER_TOP__regr_cnt3_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_cnt3_BITEND 9

#define FRC_TOP__KMC_DM_METER_TOP__regr_cnt4_ADDR 0x00001E38
#define FRC_TOP__KMC_DM_METER_TOP__regr_cnt4_BITSTART 10
#define FRC_TOP__KMC_DM_METER_TOP__regr_cnt4_BITEND 19

#define FRC_TOP__KMC_DM_METER_TOP__regr_cnt5_ADDR 0x00001E38
#define FRC_TOP__KMC_DM_METER_TOP__regr_cnt5_BITSTART 20
#define FRC_TOP__KMC_DM_METER_TOP__regr_cnt5_BITEND 29

#define FRC_TOP__KMC_DM_METER_TOP__regr_cnt6_ADDR 0x00001E3C
#define FRC_TOP__KMC_DM_METER_TOP__regr_cnt6_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_cnt6_BITEND 9

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_total_data_cnt_ADDR 0x00001E3C
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_total_data_cnt_BITSTART 10
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_total_data_cnt_BITEND 31

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_total_v_cnt_ADDR 0x00001E40
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_total_v_cnt_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_total_v_cnt_BITEND 11

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_h_data_cnt_ADDR 0x00001E40
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_h_data_cnt_BITSTART 12
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_h_data_cnt_BITEND 23

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_hs_data_cnt_ADDR 0x00001E44
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_hs_data_cnt_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_hs_data_cnt_BITEND 11

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_hs_data_cnt_max_ADDR 0x00001E44
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_hs_data_cnt_max_BITSTART 12
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_hs_data_cnt_max_BITEND 23

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_mtr_timer_data_cnt_ADDR 0x00001E48
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_mtr_timer_data_cnt_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_mtr_timer_data_cnt_BITEND 15

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_mtr_timer_data_cnt_max_ADDR 0x00001E48
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_mtr_timer_data_cnt_max_BITSTART 16
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_mtr_timer_data_cnt_max_BITEND 31

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_total_data_cnt_ADDR 0x00001E4C
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_total_data_cnt_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_total_data_cnt_BITEND 21

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_total_v_cnt_ADDR 0x00001E50
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_total_v_cnt_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_total_v_cnt_BITEND 11

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_h_data_cnt_ADDR 0x00001E50
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_h_data_cnt_BITSTART 12
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_h_data_cnt_BITEND 23

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_hs_data_cnt_ADDR 0x00001E54
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_hs_data_cnt_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_hs_data_cnt_BITEND 11

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_hs_data_cnt_max_ADDR 0x00001E54
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_hs_data_cnt_max_BITSTART 12
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_hs_data_cnt_max_BITEND 23

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_mtr_timer_data_cnt_ADDR 0x00001E58
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_mtr_timer_data_cnt_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_mtr_timer_data_cnt_BITEND 15

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_mtr_timer_data_cnt_max_ADDR 0x00001E58
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_mtr_timer_data_cnt_max_BITSTART 16
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_mtr_timer_data_cnt_max_BITEND 31

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_total_data_cnt_ADDR 0x00001E5C
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_total_data_cnt_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_total_data_cnt_BITEND 21

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_total_v_cnt_ADDR 0x00001E60
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_total_v_cnt_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_total_v_cnt_BITEND 11

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_h_data_cnt_ADDR 0x00001E60
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_h_data_cnt_BITSTART 12
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_h_data_cnt_BITEND 23

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_hs_data_cnt_ADDR 0x00001E64
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_hs_data_cnt_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_hs_data_cnt_BITEND 11

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_hs_data_cnt_max_ADDR 0x00001E64
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_hs_data_cnt_max_BITSTART 12
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_hs_data_cnt_max_BITEND 23

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_mtr_timer_data_cnt_ADDR 0x00001E68
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_mtr_timer_data_cnt_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_mtr_timer_data_cnt_BITEND 15

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_mtr_timer_data_cnt_max_ADDR 0x00001E68
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_mtr_timer_data_cnt_max_BITSTART 16
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_mtr_timer_data_cnt_max_BITEND 31

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_total_data_cnt_ADDR 0x00001E6C
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_total_data_cnt_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_total_data_cnt_BITEND 21

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_total_v_cnt_ADDR 0x00001E70
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_total_v_cnt_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_total_v_cnt_BITEND 11

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_h_data_cnt_ADDR 0x00001E70
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_h_data_cnt_BITSTART 12
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_h_data_cnt_BITEND 23

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_hs_data_cnt_ADDR 0x00001E74
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_hs_data_cnt_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_hs_data_cnt_BITEND 11

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_hs_data_cnt_max_ADDR 0x00001E74
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_hs_data_cnt_max_BITSTART 12
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_hs_data_cnt_max_BITEND 23

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_mtr_timer_data_cnt_ADDR 0x00001E78
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_mtr_timer_data_cnt_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_mtr_timer_data_cnt_BITEND 15

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_mtr_timer_data_cnt_max_ADDR 0x00001E78
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_mtr_timer_data_cnt_max_BITSTART 16
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_mtr_timer_data_cnt_max_BITEND 31

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_h_latency_ADDR 0x00001E7C
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_h_latency_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_h_latency_BITEND 31

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_h_latency_max_ADDR 0x00001E80
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_h_latency_max_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_h_latency_max_BITEND 31

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_h_latency_min_ADDR 0x00001E84
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_h_latency_min_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_h_latency_min_BITEND 31

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_h_latency_hcnt_ADDR 0x00001E88
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_h_latency_hcnt_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_h_latency_hcnt_BITEND 11

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_h_latency_max_hcnt_ADDR 0x00001E88
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_h_latency_max_hcnt_BITSTART 12
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_h_latency_max_hcnt_BITEND 23

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_h_latency_min_hcnt_ADDR 0x00001E8C
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_h_latency_min_hcnt_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc00_01_h_latency_min_hcnt_BITEND 11

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_h_latency_ADDR 0x00001E90
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_h_latency_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_h_latency_BITEND 31

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_h_latency_max_ADDR 0x00001E94
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_h_latency_max_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_h_latency_max_BITEND 31

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_h_latency_min_ADDR 0x00001E98
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_h_latency_min_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_h_latency_min_BITEND 31

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_h_latency_hcnt_ADDR 0x00001E9C
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_h_latency_hcnt_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_h_latency_hcnt_BITEND 11

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_h_latency_max_hcnt_ADDR 0x00001E9C
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_h_latency_max_hcnt_BITSTART 12
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_h_latency_max_hcnt_BITEND 23

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_h_latency_min_hcnt_ADDR 0x00001EA0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_h_latency_min_hcnt_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc02_03_h_latency_min_hcnt_BITEND 11

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_h_latency_ADDR 0x00001EA4
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_h_latency_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_h_latency_BITEND 31

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_h_latency_max_ADDR 0x00001EA8
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_h_latency_max_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_h_latency_max_BITEND 31

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_h_latency_min_ADDR 0x00001EAC
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_h_latency_min_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_h_latency_min_BITEND 31

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_h_latency_hcnt_ADDR 0x00001EB0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_h_latency_hcnt_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_h_latency_hcnt_BITEND 11

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_h_latency_max_hcnt_ADDR 0x00001EB0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_h_latency_max_hcnt_BITSTART 12
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_h_latency_max_hcnt_BITEND 23

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_h_latency_min_hcnt_ADDR 0x00001EBC
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_h_latency_min_hcnt_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc04_06_h_latency_min_hcnt_BITEND 11

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_h_latency_ADDR 0x00001EC0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_h_latency_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_h_latency_BITEND 31

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_h_latency_max_ADDR 0x00001EC4
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_h_latency_max_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_h_latency_max_BITEND 31

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_h_latency_min_ADDR 0x00001EC8
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_h_latency_min_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_h_latency_min_BITEND 31

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_h_latency_hcnt_ADDR 0x00001ECC
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_h_latency_hcnt_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_h_latency_hcnt_BITEND 11

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_h_latency_max_hcnt_ADDR 0x00001ECC
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_h_latency_max_hcnt_BITSTART 12
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_h_latency_max_hcnt_BITEND 23

#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_h_latency_min_hcnt_ADDR 0x00001ED0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_h_latency_min_hcnt_BITSTART 0
#define FRC_TOP__KMC_DM_METER_TOP__regr_kmc05_07_h_latency_min_hcnt_BITEND 11

#define FRC_TOP__KMC_DM_METER_TOP__regr_hs_v_num_ADDR 0x00001ED0
#define FRC_TOP__KMC_DM_METER_TOP__regr_hs_v_num_BITSTART 12
#define FRC_TOP__KMC_DM_METER_TOP__regr_hs_v_num_BITEND 23

#define FRC_TOP__KME_TOP__reg_kme_me_abl_en_ADDR 0x00002004
#define FRC_TOP__KME_TOP__reg_kme_me_abl_en_BITSTART 0
#define FRC_TOP__KME_TOP__reg_kme_me_abl_en_BITEND 0

#define FRC_TOP__KME_TOP__reg_kme_me_abl_frqc_ADDR 0x00002004
#define FRC_TOP__KME_TOP__reg_kme_me_abl_frqc_BITSTART 1
#define FRC_TOP__KME_TOP__reg_kme_me_abl_frqc_BITEND 3

#define FRC_TOP__KME_TOP__reg_kme_arb_bready_keep_high_ADDR 0x00002004
#define FRC_TOP__KME_TOP__reg_kme_arb_bready_keep_high_BITSTART 4
#define FRC_TOP__KME_TOP__reg_kme_arb_bready_keep_high_BITEND 4

#define FRC_TOP__KME_TOP__reg_kphase_me1_ppfv_sw_wr_index_en_ADDR 0x00002004
#define FRC_TOP__KME_TOP__reg_kphase_me1_ppfv_sw_wr_index_en_BITSTART 5
#define FRC_TOP__KME_TOP__reg_kphase_me1_ppfv_sw_wr_index_en_BITEND 5

#define FRC_TOP__KME_TOP__reg_kphase_me1_ppfv_wr_index_ADDR 0x00002004
#define FRC_TOP__KME_TOP__reg_kphase_me1_ppfv_wr_index_BITSTART 6
#define FRC_TOP__KME_TOP__reg_kphase_me1_ppfv_wr_index_BITEND 7

#define FRC_TOP__KME_TOP__reg_kphase_me1_ppfv_wr_index_offset_ADDR 0x00002004
#define FRC_TOP__KME_TOP__reg_kphase_me1_ppfv_wr_index_offset_BITSTART 8
#define FRC_TOP__KME_TOP__reg_kphase_me1_ppfv_wr_index_offset_BITEND 9

#define FRC_TOP__KME_TOP__reg_kphase_me1_pfv_sw_wr_index_en_ADDR 0x00002004
#define FRC_TOP__KME_TOP__reg_kphase_me1_pfv_sw_wr_index_en_BITSTART 10
#define FRC_TOP__KME_TOP__reg_kphase_me1_pfv_sw_wr_index_en_BITEND 10

#define FRC_TOP__KME_TOP__reg_kphase_me1_pfv_wr_index_ADDR 0x00002004
#define FRC_TOP__KME_TOP__reg_kphase_me1_pfv_wr_index_BITSTART 11
#define FRC_TOP__KME_TOP__reg_kphase_me1_pfv_wr_index_BITEND 11

#define FRC_TOP__KME_TOP__reg_kphase_me1_pfv_wr_index_offset_ADDR 0x00002004
#define FRC_TOP__KME_TOP__reg_kphase_me1_pfv_wr_index_offset_BITSTART 12
#define FRC_TOP__KME_TOP__reg_kphase_me1_pfv_wr_index_offset_BITEND 12

#define FRC_TOP__KME_TOP__reg_kphase_me1_pfv_sw_rd_index_en_ADDR 0x00002004
#define FRC_TOP__KME_TOP__reg_kphase_me1_pfv_sw_rd_index_en_BITSTART 13
#define FRC_TOP__KME_TOP__reg_kphase_me1_pfv_sw_rd_index_en_BITEND 13

#define FRC_TOP__KME_TOP__reg_kphase_me1_pfv_rd_index_ADDR 0x00002004
#define FRC_TOP__KME_TOP__reg_kphase_me1_pfv_rd_index_BITSTART 14
#define FRC_TOP__KME_TOP__reg_kphase_me1_pfv_rd_index_BITEND 14

#define FRC_TOP__KME_TOP__reg_kphase_me1_pfv_rd_index_offset_ADDR 0x00002004
#define FRC_TOP__KME_TOP__reg_kphase_me1_pfv_rd_index_offset_BITSTART 15
#define FRC_TOP__KME_TOP__reg_kphase_me1_pfv_rd_index_offset_BITEND 15

#define FRC_TOP__KME_TOP__reg_kphase_me1_lr_inv_en_ADDR 0x00002004
#define FRC_TOP__KME_TOP__reg_kphase_me1_lr_inv_en_BITSTART 16
#define FRC_TOP__KME_TOP__reg_kphase_me1_lr_inv_en_BITEND 16

#define FRC_TOP__KME_TOP__reg_kphase_me2_pfv_sw_rd_index_en_ADDR 0x00002004
#define FRC_TOP__KME_TOP__reg_kphase_me2_pfv_sw_rd_index_en_BITSTART 17
#define FRC_TOP__KME_TOP__reg_kphase_me2_pfv_sw_rd_index_en_BITEND 17

#define FRC_TOP__KME_TOP__reg_kphase_me2_pfv_rd_index_ADDR 0x00002004
#define FRC_TOP__KME_TOP__reg_kphase_me2_pfv_rd_index_BITSTART 18
#define FRC_TOP__KME_TOP__reg_kphase_me2_pfv_rd_index_BITEND 18

#define FRC_TOP__KME_TOP__reg_kphase_me2_pfv_rd_index_offset_ADDR 0x00002004
#define FRC_TOP__KME_TOP__reg_kphase_me2_pfv_rd_index_offset_BITSTART 19
#define FRC_TOP__KME_TOP__reg_kphase_me2_pfv_rd_index_offset_BITEND 19

#define FRC_TOP__KME_TOP__reg_kphase_me2_ppfv_sw_rd_index_en_ADDR 0x00002004
#define FRC_TOP__KME_TOP__reg_kphase_me2_ppfv_sw_rd_index_en_BITSTART 20
#define FRC_TOP__KME_TOP__reg_kphase_me2_ppfv_sw_rd_index_en_BITEND 20

#define FRC_TOP__KME_TOP__reg_kphase_me2_ppfv_rd_index_dec_en_ADDR 0x00002004
#define FRC_TOP__KME_TOP__reg_kphase_me2_ppfv_rd_index_dec_en_BITSTART 21
#define FRC_TOP__KME_TOP__reg_kphase_me2_ppfv_rd_index_dec_en_BITEND 21

#define FRC_TOP__KME_TOP__reg_kphase_me2_ppfv_rd_index_ADDR 0x00002004
#define FRC_TOP__KME_TOP__reg_kphase_me2_ppfv_rd_index_BITSTART 22
#define FRC_TOP__KME_TOP__reg_kphase_me2_ppfv_rd_index_BITEND 23

#define FRC_TOP__KME_TOP__reg_kphase_me2_ppfv_rd_index_offset_ADDR 0x00002004
#define FRC_TOP__KME_TOP__reg_kphase_me2_ppfv_rd_index_offset_BITSTART 24
#define FRC_TOP__KME_TOP__reg_kphase_me2_ppfv_rd_index_offset_BITEND 25

#define FRC_TOP__KME_TOP__reg_kphase_me2_lr_inv_en_ADDR 0x00002004
#define FRC_TOP__KME_TOP__reg_kphase_me2_lr_inv_en_BITSTART 26
#define FRC_TOP__KME_TOP__reg_kphase_me2_lr_inv_en_BITEND 26

#define FRC_TOP__KME_TOP__reg_kphase_3d_mode_ADDR 0x00002004
#define FRC_TOP__KME_TOP__reg_kphase_3d_mode_BITSTART 27
#define FRC_TOP__KME_TOP__reg_kphase_3d_mode_BITEND 28

#define FRC_TOP__KME_TOP__reg_frame_meander_enable_ADDR 0x00002004
#define FRC_TOP__KME_TOP__reg_frame_meander_enable_BITSTART 29
#define FRC_TOP__KME_TOP__reg_frame_meander_enable_BITEND 29

#define FRC_TOP__KME_TOP__reg_frame_meander_inv_en_ADDR 0x00002004
#define FRC_TOP__KME_TOP__reg_frame_meander_inv_en_BITSTART 30
#define FRC_TOP__KME_TOP__reg_frame_meander_inv_en_BITEND 30

#define FRC_TOP__KME_TOP__reg_kme_system_vflip_enable_ADDR 0x00002004
#define FRC_TOP__KME_TOP__reg_kme_system_vflip_enable_BITSTART 31
#define FRC_TOP__KME_TOP__reg_kme_system_vflip_enable_BITEND 31

#define FRC_TOP__KME_TOP__reg_kphase_me_work_mode_ADDR 0x00002008
#define FRC_TOP__KME_TOP__reg_kphase_me_work_mode_BITSTART 0
#define FRC_TOP__KME_TOP__reg_kphase_me_work_mode_BITEND 1

#define FRC_TOP__KME_TOP__reg_frame_meander_force_en_ADDR 0x00002008
#define FRC_TOP__KME_TOP__reg_frame_meander_force_en_BITSTART 2
#define FRC_TOP__KME_TOP__reg_frame_meander_force_en_BITEND 2

#define FRC_TOP__KME_TOP__reg_frame_scan_meander_value_ADDR 0x00002008
#define FRC_TOP__KME_TOP__reg_frame_scan_meander_value_BITSTART 3
#define FRC_TOP__KME_TOP__reg_frame_scan_meander_value_BITEND 3

#define FRC_TOP__KME_TOP__reg_me1_dm_lbme_i_meander_inv_en_ADDR 0x00002008
#define FRC_TOP__KME_TOP__reg_me1_dm_lbme_i_meander_inv_en_BITSTART 4
#define FRC_TOP__KME_TOP__reg_me1_dm_lbme_i_meander_inv_en_BITEND 4

#define FRC_TOP__KME_TOP__reg_me1_dm_lbme_p_meander_inv_en_ADDR 0x00002008
#define FRC_TOP__KME_TOP__reg_me1_dm_lbme_p_meander_inv_en_BITSTART 5
#define FRC_TOP__KME_TOP__reg_me1_dm_lbme_p_meander_inv_en_BITEND 5

#define FRC_TOP__KME_TOP__reg_me1_dm_ppi_wr_meander_inv_en_ADDR 0x00002008
#define FRC_TOP__KME_TOP__reg_me1_dm_ppi_wr_meander_inv_en_BITSTART 6
#define FRC_TOP__KME_TOP__reg_me1_dm_ppi_wr_meander_inv_en_BITEND 6

#define FRC_TOP__KME_TOP__reg_me1_dm_ppi_rd_meander_inv_en_ADDR 0x00002008
#define FRC_TOP__KME_TOP__reg_me1_dm_ppi_rd_meander_inv_en_BITSTART 7
#define FRC_TOP__KME_TOP__reg_me1_dm_ppi_rd_meander_inv_en_BITEND 7

#define FRC_TOP__KME_TOP__reg_me1_dm_ppfv_wr_meander_inv_en_ADDR 0x00002008
#define FRC_TOP__KME_TOP__reg_me1_dm_ppfv_wr_meander_inv_en_BITSTART 8
#define FRC_TOP__KME_TOP__reg_me1_dm_ppfv_wr_meander_inv_en_BITEND 8

#define FRC_TOP__KME_TOP__reg_me1_dm_pfv_wr_meander_inv_en_ADDR 0x00002008
#define FRC_TOP__KME_TOP__reg_me1_dm_pfv_wr_meander_inv_en_BITSTART 9
#define FRC_TOP__KME_TOP__reg_me1_dm_pfv_wr_meander_inv_en_BITEND 9

#define FRC_TOP__KME_TOP__reg_me1_dm_pfv_rd_meander_inv_en_ADDR 0x00002008
#define FRC_TOP__KME_TOP__reg_me1_dm_pfv_rd_meander_inv_en_BITSTART 10
#define FRC_TOP__KME_TOP__reg_me1_dm_pfv_rd_meander_inv_en_BITEND 10

#define FRC_TOP__KME_TOP__reg_kme_vbuf_row_type_ADDR 0x00002008
#define FRC_TOP__KME_TOP__reg_kme_vbuf_row_type_BITSTART 11
#define FRC_TOP__KME_TOP__reg_kme_vbuf_row_type_BITEND 13

#define FRC_TOP__KME_TOP__reg_kme_vbuf_blk_vact_ADDR 0x00002008
#define FRC_TOP__KME_TOP__reg_kme_vbuf_blk_vact_BITSTART 14
#define FRC_TOP__KME_TOP__reg_kme_vbuf_blk_vact_BITEND 22

#define FRC_TOP__KME_TOP__reg_frame_meander_inv_scan_first_en_ADDR 0x00002008
#define FRC_TOP__KME_TOP__reg_frame_meander_inv_scan_first_en_BITSTART 23
#define FRC_TOP__KME_TOP__reg_frame_meander_inv_scan_first_en_BITEND 23

#define FRC_TOP__KME_TOP__reg_frame_inv_scan_first_phase_en_ADDR 0x00002008
#define FRC_TOP__KME_TOP__reg_frame_inv_scan_first_phase_en_BITSTART 24
#define FRC_TOP__KME_TOP__reg_frame_inv_scan_first_phase_en_BITEND 24

#define FRC_TOP__KME_TOP__reg_frame_pos_scan_first_phase_en_ADDR 0x00002008
#define FRC_TOP__KME_TOP__reg_frame_pos_scan_first_phase_en_BITSTART 25
#define FRC_TOP__KME_TOP__reg_frame_pos_scan_first_phase_en_BITEND 25

#define FRC_TOP__KME_TOP__reg_me_signal_meter_enalbe_ADDR 0x00002008
#define FRC_TOP__KME_TOP__reg_me_signal_meter_enalbe_BITSTART 26
#define FRC_TOP__KME_TOP__reg_me_signal_meter_enalbe_BITEND 26

#define FRC_TOP__KME_TOP__reg_kphase_me1_ppfv_buffer_nums_ADDR 0x00002008
#define FRC_TOP__KME_TOP__reg_kphase_me1_ppfv_buffer_nums_BITSTART 27
#define FRC_TOP__KME_TOP__reg_kphase_me1_ppfv_buffer_nums_BITEND 28

#define FRC_TOP__KME_TOP__reg_kphase_me2_lr_dec_en_ADDR 0x00002008
#define FRC_TOP__KME_TOP__reg_kphase_me2_lr_dec_en_BITSTART 29
#define FRC_TOP__KME_TOP__reg_kphase_me2_lr_dec_en_BITEND 29

#define FRC_TOP__KME_TOP__reg_kphase_3dsg_llrr_en_ADDR 0x00002010
#define FRC_TOP__KME_TOP__reg_kphase_3dsg_llrr_en_BITSTART 0
#define FRC_TOP__KME_TOP__reg_kphase_3dsg_llrr_en_BITEND 0

#define FRC_TOP__KME_TOP__reg_kphase_me1_llrr_patt_ADDR 0x00002010
#define FRC_TOP__KME_TOP__reg_kphase_me1_llrr_patt_BITSTART 1
#define FRC_TOP__KME_TOP__reg_kphase_me1_llrr_patt_BITEND 6

#define FRC_TOP__KME_TOP__reg_kphase_me1_llrr_nums_ADDR 0x00002010
#define FRC_TOP__KME_TOP__reg_kphase_me1_llrr_nums_BITSTART 7
#define FRC_TOP__KME_TOP__reg_kphase_me1_llrr_nums_BITEND 9

#define FRC_TOP__KME_TOP__reg_kphase_me1_llrr_gen_mode_ADDR 0x00002010
#define FRC_TOP__KME_TOP__reg_kphase_me1_llrr_gen_mode_BITSTART 10
#define FRC_TOP__KME_TOP__reg_kphase_me1_llrr_gen_mode_BITEND 10

#define FRC_TOP__KME_TOP__reg_kphase_3d_ppfv_wr_idx_position_ADDR 0x00002010
#define FRC_TOP__KME_TOP__reg_kphase_3d_ppfv_wr_idx_position_BITSTART 11
#define FRC_TOP__KME_TOP__reg_kphase_3d_ppfv_wr_idx_position_BITEND 11

#define FRC_TOP__KME_TOP__kme_dm_testrwm_0_ADDR 0x00002010
#define FRC_TOP__KME_TOP__kme_dm_testrwm_0_BITSTART 12
#define FRC_TOP__KME_TOP__kme_dm_testrwm_0_BITEND 12

#define FRC_TOP__KME_TOP__kme_dm_ls_ADDR 0x00002014
#define FRC_TOP__KME_TOP__kme_dm_ls_BITSTART 0
#define FRC_TOP__KME_TOP__kme_dm_ls_BITEND 0

#define FRC_TOP__KME_TOP__kme_dm_rme_ADDR 0x00002018
#define FRC_TOP__KME_TOP__kme_dm_rme_BITSTART 0
#define FRC_TOP__KME_TOP__kme_dm_rme_BITEND 0

#define FRC_TOP__KME_TOP__kme_dm_rm_ADDR 0x0000201C
#define FRC_TOP__KME_TOP__kme_dm_rm_BITSTART 0
#define FRC_TOP__KME_TOP__kme_dm_rm_BITEND 3

#define FRC_TOP__KME_TOP__kme_ls_ADDR 0x00002020
#define FRC_TOP__KME_TOP__kme_ls_BITSTART 0
#define FRC_TOP__KME_TOP__kme_ls_BITEND 7

#define FRC_TOP__KME_TOP__kme_rme_ADDR 0x00002024
#define FRC_TOP__KME_TOP__kme_rme_BITSTART 0
#define FRC_TOP__KME_TOP__kme_rme_BITEND 7

#define FRC_TOP__KME_TOP__kme_rm_ADDR 0x00002028
#define FRC_TOP__KME_TOP__kme_rm_BITSTART 0
#define FRC_TOP__KME_TOP__kme_rm_BITEND 31

#define FRC_TOP__KME_TOP__reg_dehalo_debug_mux_ADDR 0x0000202C
#define FRC_TOP__KME_TOP__reg_dehalo_debug_mux_BITSTART 0
#define FRC_TOP__KME_TOP__reg_dehalo_debug_mux_BITEND 31

#define FRC_TOP__KME_TOP__reg_vbuf_meander_pix_rim_bot_ADDR 0x00002030
#define FRC_TOP__KME_TOP__reg_vbuf_meander_pix_rim_bot_BITSTART 0
#define FRC_TOP__KME_TOP__reg_vbuf_meander_pix_rim_bot_BITEND 9

#define FRC_TOP__KME_TOP__reg_kme_dummy0_ADDR 0x00002030
#define FRC_TOP__KME_TOP__reg_kme_dummy0_BITSTART 10
#define FRC_TOP__KME_TOP__reg_kme_dummy0_BITEND 31

#define FRC_TOP__KME_TOP__reg_kme_dummy1_ADDR 0x00002034
#define FRC_TOP__KME_TOP__reg_kme_dummy1_BITSTART 0
#define FRC_TOP__KME_TOP__reg_kme_dummy1_BITEND 31

#define FRC_TOP__KME_TOP__reg_kme_dummy2_ADDR 0x00002038
#define FRC_TOP__KME_TOP__reg_kme_dummy2_BITSTART 0
#define FRC_TOP__KME_TOP__reg_kme_dummy2_BITEND 31

#define FRC_TOP__KME_TOP__reg_kme_dummy3_ADDR 0x0000203C
#define FRC_TOP__KME_TOP__reg_kme_dummy3_BITSTART 0
#define FRC_TOP__KME_TOP__reg_kme_dummy3_BITEND 31

#define FRC_TOP__KME_TOP__regr_g0_me1_pfv_wr_index_ADDR 0x00002040
#define FRC_TOP__KME_TOP__regr_g0_me1_pfv_wr_index_BITSTART 0
#define FRC_TOP__KME_TOP__regr_g0_me1_pfv_wr_index_BITEND 0

#define FRC_TOP__KME_TOP__regr_g0_me1_pfv_rd_index_ADDR 0x00002040
#define FRC_TOP__KME_TOP__regr_g0_me1_pfv_rd_index_BITSTART 1
#define FRC_TOP__KME_TOP__regr_g0_me1_pfv_rd_index_BITEND 1

#define FRC_TOP__KME_TOP__regr_g0_me1_ppfv_wr_index_ADDR 0x00002040
#define FRC_TOP__KME_TOP__regr_g0_me1_ppfv_wr_index_BITSTART 2
#define FRC_TOP__KME_TOP__regr_g0_me1_ppfv_wr_index_BITEND 3

#define FRC_TOP__KME_TOP__regr_g0_me2_pfv_rd_index_ADDR 0x00002040
#define FRC_TOP__KME_TOP__regr_g0_me2_pfv_rd_index_BITSTART 4
#define FRC_TOP__KME_TOP__regr_g0_me2_pfv_rd_index_BITEND 4

#define FRC_TOP__KME_TOP__regr_g0_me2_ppfv_rd_index_ADDR 0x00002040
#define FRC_TOP__KME_TOP__regr_g0_me2_ppfv_rd_index_BITSTART 5
#define FRC_TOP__KME_TOP__regr_g0_me2_ppfv_rd_index_BITEND 6

#define FRC_TOP__KME_TOP__regr_g0_frame_scan_meander_en_ADDR 0x00002040
#define FRC_TOP__KME_TOP__regr_g0_frame_scan_meander_en_BITSTART 7
#define FRC_TOP__KME_TOP__regr_g0_frame_scan_meander_en_BITEND 7

#define FRC_TOP__KME_TOP__regr_g0_real_me1_last_phase_ADDR 0x00002040
#define FRC_TOP__KME_TOP__regr_g0_real_me1_last_phase_BITSTART 8
#define FRC_TOP__KME_TOP__regr_g0_real_me1_last_phase_BITEND 8

#define FRC_TOP__KME_TOP__regr_g0_me2_phase_i_ADDR 0x00002040
#define FRC_TOP__KME_TOP__regr_g0_me2_phase_i_BITSTART 9
#define FRC_TOP__KME_TOP__regr_g0_me2_phase_i_BITEND 14

#define FRC_TOP__KME_TOP__regr_g0_me1_lr_ADDR 0x00002040
#define FRC_TOP__KME_TOP__regr_g0_me1_lr_BITSTART 15
#define FRC_TOP__KME_TOP__regr_g0_me1_lr_BITEND 15

#define FRC_TOP__KME_TOP__regr_g0_me2_lr_ADDR 0x00002040
#define FRC_TOP__KME_TOP__regr_g0_me2_lr_BITSTART 16
#define FRC_TOP__KME_TOP__regr_g0_me2_lr_BITEND 16

#define FRC_TOP__KME_TOP__regr_g1_me1_pfv_wr_index_ADDR 0x00002044
#define FRC_TOP__KME_TOP__regr_g1_me1_pfv_wr_index_BITSTART 0
#define FRC_TOP__KME_TOP__regr_g1_me1_pfv_wr_index_BITEND 0

#define FRC_TOP__KME_TOP__regr_g1_me1_pfv_rd_index_ADDR 0x00002044
#define FRC_TOP__KME_TOP__regr_g1_me1_pfv_rd_index_BITSTART 1
#define FRC_TOP__KME_TOP__regr_g1_me1_pfv_rd_index_BITEND 1

#define FRC_TOP__KME_TOP__regr_g1_me1_ppfv_wr_index_ADDR 0x00002044
#define FRC_TOP__KME_TOP__regr_g1_me1_ppfv_wr_index_BITSTART 2
#define FRC_TOP__KME_TOP__regr_g1_me1_ppfv_wr_index_BITEND 3

#define FRC_TOP__KME_TOP__regr_g1_me2_pfv_rd_index_ADDR 0x00002044
#define FRC_TOP__KME_TOP__regr_g1_me2_pfv_rd_index_BITSTART 4
#define FRC_TOP__KME_TOP__regr_g1_me2_pfv_rd_index_BITEND 4

#define FRC_TOP__KME_TOP__regr_g1_me2_ppfv_rd_index_ADDR 0x00002044
#define FRC_TOP__KME_TOP__regr_g1_me2_ppfv_rd_index_BITSTART 5
#define FRC_TOP__KME_TOP__regr_g1_me2_ppfv_rd_index_BITEND 6

#define FRC_TOP__KME_TOP__regr_g1_frame_scan_meander_en_ADDR 0x00002044
#define FRC_TOP__KME_TOP__regr_g1_frame_scan_meander_en_BITSTART 7
#define FRC_TOP__KME_TOP__regr_g1_frame_scan_meander_en_BITEND 7

#define FRC_TOP__KME_TOP__regr_g1_real_me1_last_phase_ADDR 0x00002044
#define FRC_TOP__KME_TOP__regr_g1_real_me1_last_phase_BITSTART 8
#define FRC_TOP__KME_TOP__regr_g1_real_me1_last_phase_BITEND 8

#define FRC_TOP__KME_TOP__regr_g1_me2_phase_i_ADDR 0x00002044
#define FRC_TOP__KME_TOP__regr_g1_me2_phase_i_BITSTART 9
#define FRC_TOP__KME_TOP__regr_g1_me2_phase_i_BITEND 14

#define FRC_TOP__KME_TOP__regr_g1_me1_lr_ADDR 0x00002044
#define FRC_TOP__KME_TOP__regr_g1_me1_lr_BITSTART 15
#define FRC_TOP__KME_TOP__regr_g1_me1_lr_BITEND 15

#define FRC_TOP__KME_TOP__regr_g1_me2_lr_ADDR 0x00002044
#define FRC_TOP__KME_TOP__regr_g1_me2_lr_BITSTART 16
#define FRC_TOP__KME_TOP__regr_g1_me2_lr_BITEND 16

#define FRC_TOP__KME_TOP__regr_g2_me1_pfv_wr_index_ADDR 0x00002048
#define FRC_TOP__KME_TOP__regr_g2_me1_pfv_wr_index_BITSTART 0
#define FRC_TOP__KME_TOP__regr_g2_me1_pfv_wr_index_BITEND 0

#define FRC_TOP__KME_TOP__regr_g2_me1_pfv_rd_index_ADDR 0x00002048
#define FRC_TOP__KME_TOP__regr_g2_me1_pfv_rd_index_BITSTART 1
#define FRC_TOP__KME_TOP__regr_g2_me1_pfv_rd_index_BITEND 1

#define FRC_TOP__KME_TOP__regr_g2_me1_ppfv_wr_index_ADDR 0x00002048
#define FRC_TOP__KME_TOP__regr_g2_me1_ppfv_wr_index_BITSTART 2
#define FRC_TOP__KME_TOP__regr_g2_me1_ppfv_wr_index_BITEND 3

#define FRC_TOP__KME_TOP__regr_g2_me2_pfv_rd_index_ADDR 0x00002048
#define FRC_TOP__KME_TOP__regr_g2_me2_pfv_rd_index_BITSTART 4
#define FRC_TOP__KME_TOP__regr_g2_me2_pfv_rd_index_BITEND 4

#define FRC_TOP__KME_TOP__regr_g2_me2_ppfv_rd_index_ADDR 0x00002048
#define FRC_TOP__KME_TOP__regr_g2_me2_ppfv_rd_index_BITSTART 5
#define FRC_TOP__KME_TOP__regr_g2_me2_ppfv_rd_index_BITEND 6

#define FRC_TOP__KME_TOP__regr_g2_frame_scan_meander_en_ADDR 0x00002048
#define FRC_TOP__KME_TOP__regr_g2_frame_scan_meander_en_BITSTART 7
#define FRC_TOP__KME_TOP__regr_g2_frame_scan_meander_en_BITEND 7

#define FRC_TOP__KME_TOP__regr_g2_real_me1_last_phase_ADDR 0x00002048
#define FRC_TOP__KME_TOP__regr_g2_real_me1_last_phase_BITSTART 8
#define FRC_TOP__KME_TOP__regr_g2_real_me1_last_phase_BITEND 8

#define FRC_TOP__KME_TOP__regr_g2_me2_phase_i_ADDR 0x00002048
#define FRC_TOP__KME_TOP__regr_g2_me2_phase_i_BITSTART 9
#define FRC_TOP__KME_TOP__regr_g2_me2_phase_i_BITEND 14

#define FRC_TOP__KME_TOP__regr_g2_me1_lr_ADDR 0x00002048
#define FRC_TOP__KME_TOP__regr_g2_me1_lr_BITSTART 15
#define FRC_TOP__KME_TOP__regr_g2_me1_lr_BITEND 15

#define FRC_TOP__KME_TOP__regr_g2_me2_lr_ADDR 0x00002048
#define FRC_TOP__KME_TOP__regr_g2_me2_lr_BITSTART 16
#define FRC_TOP__KME_TOP__regr_g2_me2_lr_BITEND 16

#define FRC_TOP__KME_TOP__regr_g3_me1_pfv_wr_index_ADDR 0x0000204C
#define FRC_TOP__KME_TOP__regr_g3_me1_pfv_wr_index_BITSTART 0
#define FRC_TOP__KME_TOP__regr_g3_me1_pfv_wr_index_BITEND 0

#define FRC_TOP__KME_TOP__regr_g3_me1_pfv_rd_index_ADDR 0x0000204C
#define FRC_TOP__KME_TOP__regr_g3_me1_pfv_rd_index_BITSTART 1
#define FRC_TOP__KME_TOP__regr_g3_me1_pfv_rd_index_BITEND 1

#define FRC_TOP__KME_TOP__regr_g3_me1_ppfv_wr_index_ADDR 0x0000204C
#define FRC_TOP__KME_TOP__regr_g3_me1_ppfv_wr_index_BITSTART 2
#define FRC_TOP__KME_TOP__regr_g3_me1_ppfv_wr_index_BITEND 3

#define FRC_TOP__KME_TOP__regr_g3_me2_pfv_rd_index_ADDR 0x0000204C
#define FRC_TOP__KME_TOP__regr_g3_me2_pfv_rd_index_BITSTART 4
#define FRC_TOP__KME_TOP__regr_g3_me2_pfv_rd_index_BITEND 4

#define FRC_TOP__KME_TOP__regr_g3_me2_ppfv_rd_index_ADDR 0x0000204C
#define FRC_TOP__KME_TOP__regr_g3_me2_ppfv_rd_index_BITSTART 5
#define FRC_TOP__KME_TOP__regr_g3_me2_ppfv_rd_index_BITEND 6

#define FRC_TOP__KME_TOP__regr_g3_frame_scan_meander_en_ADDR 0x0000204C
#define FRC_TOP__KME_TOP__regr_g3_frame_scan_meander_en_BITSTART 7
#define FRC_TOP__KME_TOP__regr_g3_frame_scan_meander_en_BITEND 7

#define FRC_TOP__KME_TOP__regr_g3_real_me1_last_phase_ADDR 0x0000204C
#define FRC_TOP__KME_TOP__regr_g3_real_me1_last_phase_BITSTART 8
#define FRC_TOP__KME_TOP__regr_g3_real_me1_last_phase_BITEND 8

#define FRC_TOP__KME_TOP__regr_g3_me2_phase_i_ADDR 0x0000204C
#define FRC_TOP__KME_TOP__regr_g3_me2_phase_i_BITSTART 9
#define FRC_TOP__KME_TOP__regr_g3_me2_phase_i_BITEND 14

#define FRC_TOP__KME_TOP__regr_g3_me1_lr_ADDR 0x0000204C
#define FRC_TOP__KME_TOP__regr_g3_me1_lr_BITSTART 15
#define FRC_TOP__KME_TOP__regr_g3_me1_lr_BITEND 15

#define FRC_TOP__KME_TOP__regr_g3_me2_lr_ADDR 0x0000204C
#define FRC_TOP__KME_TOP__regr_g3_me2_lr_BITSTART 16
#define FRC_TOP__KME_TOP__regr_g3_me2_lr_BITEND 16

#define FRC_TOP__KME_TOP__regr_g4_me1_pfv_wr_index_ADDR 0x00002050
#define FRC_TOP__KME_TOP__regr_g4_me1_pfv_wr_index_BITSTART 0
#define FRC_TOP__KME_TOP__regr_g4_me1_pfv_wr_index_BITEND 0

#define FRC_TOP__KME_TOP__regr_g4_me1_pfv_rd_index_ADDR 0x00002050
#define FRC_TOP__KME_TOP__regr_g4_me1_pfv_rd_index_BITSTART 1
#define FRC_TOP__KME_TOP__regr_g4_me1_pfv_rd_index_BITEND 1

#define FRC_TOP__KME_TOP__regr_g4_me1_ppfv_wr_index_ADDR 0x00002050
#define FRC_TOP__KME_TOP__regr_g4_me1_ppfv_wr_index_BITSTART 2
#define FRC_TOP__KME_TOP__regr_g4_me1_ppfv_wr_index_BITEND 3

#define FRC_TOP__KME_TOP__regr_g4_me2_pfv_rd_index_ADDR 0x00002050
#define FRC_TOP__KME_TOP__regr_g4_me2_pfv_rd_index_BITSTART 4
#define FRC_TOP__KME_TOP__regr_g4_me2_pfv_rd_index_BITEND 4

#define FRC_TOP__KME_TOP__regr_g4_me2_ppfv_rd_index_ADDR 0x00002050
#define FRC_TOP__KME_TOP__regr_g4_me2_ppfv_rd_index_BITSTART 5
#define FRC_TOP__KME_TOP__regr_g4_me2_ppfv_rd_index_BITEND 6

#define FRC_TOP__KME_TOP__regr_g4_frame_scan_meander_en_ADDR 0x00002050
#define FRC_TOP__KME_TOP__regr_g4_frame_scan_meander_en_BITSTART 7
#define FRC_TOP__KME_TOP__regr_g4_frame_scan_meander_en_BITEND 7

#define FRC_TOP__KME_TOP__regr_g4_real_me1_last_phase_ADDR 0x00002050
#define FRC_TOP__KME_TOP__regr_g4_real_me1_last_phase_BITSTART 8
#define FRC_TOP__KME_TOP__regr_g4_real_me1_last_phase_BITEND 8

#define FRC_TOP__KME_TOP__regr_g4_me2_phase_i_ADDR 0x00002050
#define FRC_TOP__KME_TOP__regr_g4_me2_phase_i_BITSTART 9
#define FRC_TOP__KME_TOP__regr_g4_me2_phase_i_BITEND 14

#define FRC_TOP__KME_TOP__regr_g4_me1_lr_ADDR 0x00002050
#define FRC_TOP__KME_TOP__regr_g4_me1_lr_BITSTART 15
#define FRC_TOP__KME_TOP__regr_g4_me1_lr_BITEND 15

#define FRC_TOP__KME_TOP__regr_g4_me2_lr_ADDR 0x00002050
#define FRC_TOP__KME_TOP__regr_g4_me2_lr_BITSTART 16
#define FRC_TOP__KME_TOP__regr_g4_me2_lr_BITEND 16

#define FRC_TOP__KME_TOP__regr_g5_me1_pfv_wr_index_ADDR 0x00002054
#define FRC_TOP__KME_TOP__regr_g5_me1_pfv_wr_index_BITSTART 0
#define FRC_TOP__KME_TOP__regr_g5_me1_pfv_wr_index_BITEND 0

#define FRC_TOP__KME_TOP__regr_g5_me1_pfv_rd_index_ADDR 0x00002054
#define FRC_TOP__KME_TOP__regr_g5_me1_pfv_rd_index_BITSTART 1
#define FRC_TOP__KME_TOP__regr_g5_me1_pfv_rd_index_BITEND 1

#define FRC_TOP__KME_TOP__regr_g5_me1_ppfv_wr_index_ADDR 0x00002054
#define FRC_TOP__KME_TOP__regr_g5_me1_ppfv_wr_index_BITSTART 2
#define FRC_TOP__KME_TOP__regr_g5_me1_ppfv_wr_index_BITEND 3

#define FRC_TOP__KME_TOP__regr_g5_me2_pfv_rd_index_ADDR 0x00002054
#define FRC_TOP__KME_TOP__regr_g5_me2_pfv_rd_index_BITSTART 4
#define FRC_TOP__KME_TOP__regr_g5_me2_pfv_rd_index_BITEND 4

#define FRC_TOP__KME_TOP__regr_g5_me2_ppfv_rd_index_ADDR 0x00002054
#define FRC_TOP__KME_TOP__regr_g5_me2_ppfv_rd_index_BITSTART 5
#define FRC_TOP__KME_TOP__regr_g5_me2_ppfv_rd_index_BITEND 6

#define FRC_TOP__KME_TOP__regr_g5_frame_scan_meander_en_ADDR 0x00002054
#define FRC_TOP__KME_TOP__regr_g5_frame_scan_meander_en_BITSTART 7
#define FRC_TOP__KME_TOP__regr_g5_frame_scan_meander_en_BITEND 7

#define FRC_TOP__KME_TOP__regr_g5_real_me1_last_phase_ADDR 0x00002054
#define FRC_TOP__KME_TOP__regr_g5_real_me1_last_phase_BITSTART 8
#define FRC_TOP__KME_TOP__regr_g5_real_me1_last_phase_BITEND 8

#define FRC_TOP__KME_TOP__regr_g5_me2_phase_i_ADDR 0x00002054
#define FRC_TOP__KME_TOP__regr_g5_me2_phase_i_BITSTART 9
#define FRC_TOP__KME_TOP__regr_g5_me2_phase_i_BITEND 14

#define FRC_TOP__KME_TOP__regr_g5_me1_lr_ADDR 0x00002054
#define FRC_TOP__KME_TOP__regr_g5_me1_lr_BITSTART 15
#define FRC_TOP__KME_TOP__regr_g5_me1_lr_BITEND 15

#define FRC_TOP__KME_TOP__regr_g5_me2_lr_ADDR 0x00002054
#define FRC_TOP__KME_TOP__regr_g5_me2_lr_BITSTART 16
#define FRC_TOP__KME_TOP__regr_g5_me2_lr_BITEND 16

#define FRC_TOP__KME_TOP__regr_g6_me1_pfv_wr_index_ADDR 0x00002058
#define FRC_TOP__KME_TOP__regr_g6_me1_pfv_wr_index_BITSTART 0
#define FRC_TOP__KME_TOP__regr_g6_me1_pfv_wr_index_BITEND 0

#define FRC_TOP__KME_TOP__regr_g6_me1_pfv_rd_index_ADDR 0x00002058
#define FRC_TOP__KME_TOP__regr_g6_me1_pfv_rd_index_BITSTART 1
#define FRC_TOP__KME_TOP__regr_g6_me1_pfv_rd_index_BITEND 1

#define FRC_TOP__KME_TOP__regr_g6_me1_ppfv_wr_index_ADDR 0x00002058
#define FRC_TOP__KME_TOP__regr_g6_me1_ppfv_wr_index_BITSTART 2
#define FRC_TOP__KME_TOP__regr_g6_me1_ppfv_wr_index_BITEND 3

#define FRC_TOP__KME_TOP__regr_g6_me2_pfv_rd_index_ADDR 0x00002058
#define FRC_TOP__KME_TOP__regr_g6_me2_pfv_rd_index_BITSTART 4
#define FRC_TOP__KME_TOP__regr_g6_me2_pfv_rd_index_BITEND 4

#define FRC_TOP__KME_TOP__regr_g6_me2_ppfv_rd_index_ADDR 0x00002058
#define FRC_TOP__KME_TOP__regr_g6_me2_ppfv_rd_index_BITSTART 5
#define FRC_TOP__KME_TOP__regr_g6_me2_ppfv_rd_index_BITEND 6

#define FRC_TOP__KME_TOP__regr_g6_frame_scan_meander_en_ADDR 0x00002058
#define FRC_TOP__KME_TOP__regr_g6_frame_scan_meander_en_BITSTART 7
#define FRC_TOP__KME_TOP__regr_g6_frame_scan_meander_en_BITEND 7

#define FRC_TOP__KME_TOP__regr_g6_real_me1_last_phase_ADDR 0x00002058
#define FRC_TOP__KME_TOP__regr_g6_real_me1_last_phase_BITSTART 8
#define FRC_TOP__KME_TOP__regr_g6_real_me1_last_phase_BITEND 8

#define FRC_TOP__KME_TOP__regr_g6_me2_phase_i_ADDR 0x00002058
#define FRC_TOP__KME_TOP__regr_g6_me2_phase_i_BITSTART 9
#define FRC_TOP__KME_TOP__regr_g6_me2_phase_i_BITEND 14

#define FRC_TOP__KME_TOP__regr_g6_me1_lr_ADDR 0x00002058
#define FRC_TOP__KME_TOP__regr_g6_me1_lr_BITSTART 15
#define FRC_TOP__KME_TOP__regr_g6_me1_lr_BITEND 15

#define FRC_TOP__KME_TOP__regr_g6_me2_lr_ADDR 0x00002058
#define FRC_TOP__KME_TOP__regr_g6_me2_lr_BITSTART 16
#define FRC_TOP__KME_TOP__regr_g6_me2_lr_BITEND 16

#define FRC_TOP__KME_TOP__regr_g7_me1_pfv_wr_index_ADDR 0x0000205C
#define FRC_TOP__KME_TOP__regr_g7_me1_pfv_wr_index_BITSTART 0
#define FRC_TOP__KME_TOP__regr_g7_me1_pfv_wr_index_BITEND 0

#define FRC_TOP__KME_TOP__regr_g7_me1_pfv_rd_index_ADDR 0x0000205C
#define FRC_TOP__KME_TOP__regr_g7_me1_pfv_rd_index_BITSTART 1
#define FRC_TOP__KME_TOP__regr_g7_me1_pfv_rd_index_BITEND 1

#define FRC_TOP__KME_TOP__regr_g7_me1_ppfv_wr_index_ADDR 0x0000205C
#define FRC_TOP__KME_TOP__regr_g7_me1_ppfv_wr_index_BITSTART 2
#define FRC_TOP__KME_TOP__regr_g7_me1_ppfv_wr_index_BITEND 3

#define FRC_TOP__KME_TOP__regr_g7_me2_pfv_rd_index_ADDR 0x0000205C
#define FRC_TOP__KME_TOP__regr_g7_me2_pfv_rd_index_BITSTART 4
#define FRC_TOP__KME_TOP__regr_g7_me2_pfv_rd_index_BITEND 4

#define FRC_TOP__KME_TOP__regr_g7_me2_ppfv_rd_index_ADDR 0x0000205C
#define FRC_TOP__KME_TOP__regr_g7_me2_ppfv_rd_index_BITSTART 5
#define FRC_TOP__KME_TOP__regr_g7_me2_ppfv_rd_index_BITEND 6

#define FRC_TOP__KME_TOP__regr_g7_frame_scan_meander_en_ADDR 0x0000205C
#define FRC_TOP__KME_TOP__regr_g7_frame_scan_meander_en_BITSTART 7
#define FRC_TOP__KME_TOP__regr_g7_frame_scan_meander_en_BITEND 7

#define FRC_TOP__KME_TOP__regr_g7_real_me1_last_phase_ADDR 0x0000205C
#define FRC_TOP__KME_TOP__regr_g7_real_me1_last_phase_BITSTART 8
#define FRC_TOP__KME_TOP__regr_g7_real_me1_last_phase_BITEND 8

#define FRC_TOP__KME_TOP__regr_g7_me2_phase_i_ADDR 0x0000205C
#define FRC_TOP__KME_TOP__regr_g7_me2_phase_i_BITSTART 9
#define FRC_TOP__KME_TOP__regr_g7_me2_phase_i_BITEND 14

#define FRC_TOP__KME_TOP__regr_g7_me1_lr_ADDR 0x0000205C
#define FRC_TOP__KME_TOP__regr_g7_me1_lr_BITSTART 15
#define FRC_TOP__KME_TOP__regr_g7_me1_lr_BITEND 15

#define FRC_TOP__KME_TOP__regr_g7_me2_lr_ADDR 0x0000205C
#define FRC_TOP__KME_TOP__regr_g7_me2_lr_BITSTART 16
#define FRC_TOP__KME_TOP__regr_g7_me2_lr_BITEND 16

#define FRC_TOP__KME_TOP__regr_g8_me1_pfv_wr_index_ADDR 0x00002060
#define FRC_TOP__KME_TOP__regr_g8_me1_pfv_wr_index_BITSTART 0
#define FRC_TOP__KME_TOP__regr_g8_me1_pfv_wr_index_BITEND 0

#define FRC_TOP__KME_TOP__regr_g8_me1_pfv_rd_index_ADDR 0x00002060
#define FRC_TOP__KME_TOP__regr_g8_me1_pfv_rd_index_BITSTART 1
#define FRC_TOP__KME_TOP__regr_g8_me1_pfv_rd_index_BITEND 1

#define FRC_TOP__KME_TOP__regr_g8_me1_ppfv_wr_index_ADDR 0x00002060
#define FRC_TOP__KME_TOP__regr_g8_me1_ppfv_wr_index_BITSTART 2
#define FRC_TOP__KME_TOP__regr_g8_me1_ppfv_wr_index_BITEND 3

#define FRC_TOP__KME_TOP__regr_g8_me2_pfv_rd_index_ADDR 0x00002060
#define FRC_TOP__KME_TOP__regr_g8_me2_pfv_rd_index_BITSTART 4
#define FRC_TOP__KME_TOP__regr_g8_me2_pfv_rd_index_BITEND 4

#define FRC_TOP__KME_TOP__regr_g8_me2_ppfv_rd_index_ADDR 0x00002060
#define FRC_TOP__KME_TOP__regr_g8_me2_ppfv_rd_index_BITSTART 5
#define FRC_TOP__KME_TOP__regr_g8_me2_ppfv_rd_index_BITEND 6

#define FRC_TOP__KME_TOP__regr_g8_frame_scan_meander_en_ADDR 0x00002060
#define FRC_TOP__KME_TOP__regr_g8_frame_scan_meander_en_BITSTART 7
#define FRC_TOP__KME_TOP__regr_g8_frame_scan_meander_en_BITEND 7

#define FRC_TOP__KME_TOP__regr_g8_real_me1_last_phase_ADDR 0x00002060
#define FRC_TOP__KME_TOP__regr_g8_real_me1_last_phase_BITSTART 8
#define FRC_TOP__KME_TOP__regr_g8_real_me1_last_phase_BITEND 8

#define FRC_TOP__KME_TOP__regr_g8_me2_phase_i_ADDR 0x00002060
#define FRC_TOP__KME_TOP__regr_g8_me2_phase_i_BITSTART 9
#define FRC_TOP__KME_TOP__regr_g8_me2_phase_i_BITEND 14

#define FRC_TOP__KME_TOP__regr_g8_me1_lr_ADDR 0x00002060
#define FRC_TOP__KME_TOP__regr_g8_me1_lr_BITSTART 15
#define FRC_TOP__KME_TOP__regr_g8_me1_lr_BITEND 15

#define FRC_TOP__KME_TOP__regr_g8_me2_lr_ADDR 0x00002060
#define FRC_TOP__KME_TOP__regr_g8_me2_lr_BITSTART 16
#define FRC_TOP__KME_TOP__regr_g8_me2_lr_BITEND 16

#define FRC_TOP__KME_TOP__regr_g9_me1_pfv_wr_index_ADDR 0x00002064
#define FRC_TOP__KME_TOP__regr_g9_me1_pfv_wr_index_BITSTART 0
#define FRC_TOP__KME_TOP__regr_g9_me1_pfv_wr_index_BITEND 0

#define FRC_TOP__KME_TOP__regr_g9_me1_pfv_rd_index_ADDR 0x00002064
#define FRC_TOP__KME_TOP__regr_g9_me1_pfv_rd_index_BITSTART 1
#define FRC_TOP__KME_TOP__regr_g9_me1_pfv_rd_index_BITEND 1

#define FRC_TOP__KME_TOP__regr_g9_me1_ppfv_wr_index_ADDR 0x00002064
#define FRC_TOP__KME_TOP__regr_g9_me1_ppfv_wr_index_BITSTART 2
#define FRC_TOP__KME_TOP__regr_g9_me1_ppfv_wr_index_BITEND 3

#define FRC_TOP__KME_TOP__regr_g9_me2_pfv_rd_index_ADDR 0x00002064
#define FRC_TOP__KME_TOP__regr_g9_me2_pfv_rd_index_BITSTART 4
#define FRC_TOP__KME_TOP__regr_g9_me2_pfv_rd_index_BITEND 4

#define FRC_TOP__KME_TOP__regr_g9_me2_ppfv_rd_index_ADDR 0x00002064
#define FRC_TOP__KME_TOP__regr_g9_me2_ppfv_rd_index_BITSTART 5
#define FRC_TOP__KME_TOP__regr_g9_me2_ppfv_rd_index_BITEND 6

#define FRC_TOP__KME_TOP__regr_g9_frame_scan_meander_en_ADDR 0x00002064
#define FRC_TOP__KME_TOP__regr_g9_frame_scan_meander_en_BITSTART 7
#define FRC_TOP__KME_TOP__regr_g9_frame_scan_meander_en_BITEND 7

#define FRC_TOP__KME_TOP__regr_g9_real_me1_last_phase_ADDR 0x00002064
#define FRC_TOP__KME_TOP__regr_g9_real_me1_last_phase_BITSTART 8
#define FRC_TOP__KME_TOP__regr_g9_real_me1_last_phase_BITEND 8

#define FRC_TOP__KME_TOP__regr_g9_me2_phase_i_ADDR 0x00002064
#define FRC_TOP__KME_TOP__regr_g9_me2_phase_i_BITSTART 9
#define FRC_TOP__KME_TOP__regr_g9_me2_phase_i_BITEND 14

#define FRC_TOP__KME_TOP__regr_g9_me1_lr_ADDR 0x00002064
#define FRC_TOP__KME_TOP__regr_g9_me1_lr_BITSTART 15
#define FRC_TOP__KME_TOP__regr_g9_me1_lr_BITEND 15

#define FRC_TOP__KME_TOP__regr_g9_me2_lr_ADDR 0x00002064
#define FRC_TOP__KME_TOP__regr_g9_me2_lr_BITSTART 16
#define FRC_TOP__KME_TOP__regr_g9_me2_lr_BITEND 16

#define FRC_TOP__KME_TOP__regr_g10_me1_pfv_wr_index_ADDR 0x00002068
#define FRC_TOP__KME_TOP__regr_g10_me1_pfv_wr_index_BITSTART 0
#define FRC_TOP__KME_TOP__regr_g10_me1_pfv_wr_index_BITEND 0

#define FRC_TOP__KME_TOP__regr_g10_me1_pfv_rd_index_ADDR 0x00002068
#define FRC_TOP__KME_TOP__regr_g10_me1_pfv_rd_index_BITSTART 1
#define FRC_TOP__KME_TOP__regr_g10_me1_pfv_rd_index_BITEND 1

#define FRC_TOP__KME_TOP__regr_g10_me1_ppfv_wr_index_ADDR 0x00002068
#define FRC_TOP__KME_TOP__regr_g10_me1_ppfv_wr_index_BITSTART 2
#define FRC_TOP__KME_TOP__regr_g10_me1_ppfv_wr_index_BITEND 3

#define FRC_TOP__KME_TOP__regr_g10_me2_pfv_rd_index_ADDR 0x00002068
#define FRC_TOP__KME_TOP__regr_g10_me2_pfv_rd_index_BITSTART 4
#define FRC_TOP__KME_TOP__regr_g10_me2_pfv_rd_index_BITEND 4

#define FRC_TOP__KME_TOP__regr_g10_me2_ppfv_rd_index_ADDR 0x00002068
#define FRC_TOP__KME_TOP__regr_g10_me2_ppfv_rd_index_BITSTART 5
#define FRC_TOP__KME_TOP__regr_g10_me2_ppfv_rd_index_BITEND 6

#define FRC_TOP__KME_TOP__regr_g10_frame_scan_meander_en_ADDR 0x00002068
#define FRC_TOP__KME_TOP__regr_g10_frame_scan_meander_en_BITSTART 7
#define FRC_TOP__KME_TOP__regr_g10_frame_scan_meander_en_BITEND 7

#define FRC_TOP__KME_TOP__regr_g10_real_me1_last_phase_ADDR 0x00002068
#define FRC_TOP__KME_TOP__regr_g10_real_me1_last_phase_BITSTART 8
#define FRC_TOP__KME_TOP__regr_g10_real_me1_last_phase_BITEND 8

#define FRC_TOP__KME_TOP__regr_g10_me2_phase_i_ADDR 0x00002068
#define FRC_TOP__KME_TOP__regr_g10_me2_phase_i_BITSTART 9
#define FRC_TOP__KME_TOP__regr_g10_me2_phase_i_BITEND 14

#define FRC_TOP__KME_TOP__regr_g10_me1_lr_ADDR 0x00002068
#define FRC_TOP__KME_TOP__regr_g10_me1_lr_BITSTART 15
#define FRC_TOP__KME_TOP__regr_g10_me1_lr_BITEND 15

#define FRC_TOP__KME_TOP__regr_g10_me2_lr_ADDR 0x00002068
#define FRC_TOP__KME_TOP__regr_g10_me2_lr_BITSTART 16
#define FRC_TOP__KME_TOP__regr_g10_me2_lr_BITEND 16

#define FRC_TOP__KME_TOP__regr_g11_me1_pfv_wr_index_ADDR 0x0000206C
#define FRC_TOP__KME_TOP__regr_g11_me1_pfv_wr_index_BITSTART 0
#define FRC_TOP__KME_TOP__regr_g11_me1_pfv_wr_index_BITEND 0

#define FRC_TOP__KME_TOP__regr_g11_me1_pfv_rd_index_ADDR 0x0000206C
#define FRC_TOP__KME_TOP__regr_g11_me1_pfv_rd_index_BITSTART 1
#define FRC_TOP__KME_TOP__regr_g11_me1_pfv_rd_index_BITEND 1

#define FRC_TOP__KME_TOP__regr_g11_me1_ppfv_wr_index_ADDR 0x0000206C
#define FRC_TOP__KME_TOP__regr_g11_me1_ppfv_wr_index_BITSTART 2
#define FRC_TOP__KME_TOP__regr_g11_me1_ppfv_wr_index_BITEND 3

#define FRC_TOP__KME_TOP__regr_g11_me2_pfv_rd_index_ADDR 0x0000206C
#define FRC_TOP__KME_TOP__regr_g11_me2_pfv_rd_index_BITSTART 4
#define FRC_TOP__KME_TOP__regr_g11_me2_pfv_rd_index_BITEND 4

#define FRC_TOP__KME_TOP__regr_g11_me2_ppfv_rd_index_ADDR 0x0000206C
#define FRC_TOP__KME_TOP__regr_g11_me2_ppfv_rd_index_BITSTART 5
#define FRC_TOP__KME_TOP__regr_g11_me2_ppfv_rd_index_BITEND 6

#define FRC_TOP__KME_TOP__regr_g11_frame_scan_meander_en_ADDR 0x0000206C
#define FRC_TOP__KME_TOP__regr_g11_frame_scan_meander_en_BITSTART 7
#define FRC_TOP__KME_TOP__regr_g11_frame_scan_meander_en_BITEND 7

#define FRC_TOP__KME_TOP__regr_g11_real_me1_last_phase_ADDR 0x0000206C
#define FRC_TOP__KME_TOP__regr_g11_real_me1_last_phase_BITSTART 8
#define FRC_TOP__KME_TOP__regr_g11_real_me1_last_phase_BITEND 8

#define FRC_TOP__KME_TOP__regr_g11_me2_phase_i_ADDR 0x0000206C
#define FRC_TOP__KME_TOP__regr_g11_me2_phase_i_BITSTART 9
#define FRC_TOP__KME_TOP__regr_g11_me2_phase_i_BITEND 14

#define FRC_TOP__KME_TOP__regr_g11_me1_lr_ADDR 0x0000206C
#define FRC_TOP__KME_TOP__regr_g11_me1_lr_BITSTART 15
#define FRC_TOP__KME_TOP__regr_g11_me1_lr_BITEND 15

#define FRC_TOP__KME_TOP__regr_g11_me2_lr_ADDR 0x0000206C
#define FRC_TOP__KME_TOP__regr_g11_me2_lr_BITSTART 16
#define FRC_TOP__KME_TOP__regr_g11_me2_lr_BITEND 16

#define FRC_TOP__KME_TOP__regr_g12_me1_pfv_wr_index_ADDR 0x00002070
#define FRC_TOP__KME_TOP__regr_g12_me1_pfv_wr_index_BITSTART 0
#define FRC_TOP__KME_TOP__regr_g12_me1_pfv_wr_index_BITEND 0

#define FRC_TOP__KME_TOP__regr_g12_me1_pfv_rd_index_ADDR 0x00002070
#define FRC_TOP__KME_TOP__regr_g12_me1_pfv_rd_index_BITSTART 1
#define FRC_TOP__KME_TOP__regr_g12_me1_pfv_rd_index_BITEND 1

#define FRC_TOP__KME_TOP__regr_g12_me1_ppfv_wr_index_ADDR 0x00002070
#define FRC_TOP__KME_TOP__regr_g12_me1_ppfv_wr_index_BITSTART 2
#define FRC_TOP__KME_TOP__regr_g12_me1_ppfv_wr_index_BITEND 3

#define FRC_TOP__KME_TOP__regr_g12_me2_pfv_rd_index_ADDR 0x00002070
#define FRC_TOP__KME_TOP__regr_g12_me2_pfv_rd_index_BITSTART 4
#define FRC_TOP__KME_TOP__regr_g12_me2_pfv_rd_index_BITEND 4

#define FRC_TOP__KME_TOP__regr_g12_me2_ppfv_rd_index_ADDR 0x00002070
#define FRC_TOP__KME_TOP__regr_g12_me2_ppfv_rd_index_BITSTART 5
#define FRC_TOP__KME_TOP__regr_g12_me2_ppfv_rd_index_BITEND 6

#define FRC_TOP__KME_TOP__regr_g12_frame_scan_meander_en_ADDR 0x00002070
#define FRC_TOP__KME_TOP__regr_g12_frame_scan_meander_en_BITSTART 7
#define FRC_TOP__KME_TOP__regr_g12_frame_scan_meander_en_BITEND 7

#define FRC_TOP__KME_TOP__regr_g12_real_me1_last_phase_ADDR 0x00002070
#define FRC_TOP__KME_TOP__regr_g12_real_me1_last_phase_BITSTART 8
#define FRC_TOP__KME_TOP__regr_g12_real_me1_last_phase_BITEND 8

#define FRC_TOP__KME_TOP__regr_g12_me2_phase_i_ADDR 0x00002070
#define FRC_TOP__KME_TOP__regr_g12_me2_phase_i_BITSTART 9
#define FRC_TOP__KME_TOP__regr_g12_me2_phase_i_BITEND 14

#define FRC_TOP__KME_TOP__regr_g12_me1_lr_ADDR 0x00002070
#define FRC_TOP__KME_TOP__regr_g12_me1_lr_BITSTART 15
#define FRC_TOP__KME_TOP__regr_g12_me1_lr_BITEND 15

#define FRC_TOP__KME_TOP__regr_g12_me2_lr_ADDR 0x00002070
#define FRC_TOP__KME_TOP__regr_g12_me2_lr_BITSTART 16
#define FRC_TOP__KME_TOP__regr_g12_me2_lr_BITEND 16

#define FRC_TOP__KME_TOP__regr_g13_me1_pfv_wr_index_ADDR 0x00002074
#define FRC_TOP__KME_TOP__regr_g13_me1_pfv_wr_index_BITSTART 0
#define FRC_TOP__KME_TOP__regr_g13_me1_pfv_wr_index_BITEND 0

#define FRC_TOP__KME_TOP__regr_g13_me1_pfv_rd_index_ADDR 0x00002074
#define FRC_TOP__KME_TOP__regr_g13_me1_pfv_rd_index_BITSTART 1
#define FRC_TOP__KME_TOP__regr_g13_me1_pfv_rd_index_BITEND 1

#define FRC_TOP__KME_TOP__regr_g13_me1_ppfv_wr_index_ADDR 0x00002074
#define FRC_TOP__KME_TOP__regr_g13_me1_ppfv_wr_index_BITSTART 2
#define FRC_TOP__KME_TOP__regr_g13_me1_ppfv_wr_index_BITEND 3

#define FRC_TOP__KME_TOP__regr_g13_me2_pfv_rd_index_ADDR 0x00002074
#define FRC_TOP__KME_TOP__regr_g13_me2_pfv_rd_index_BITSTART 4
#define FRC_TOP__KME_TOP__regr_g13_me2_pfv_rd_index_BITEND 4

#define FRC_TOP__KME_TOP__regr_g13_me2_ppfv_rd_index_ADDR 0x00002074
#define FRC_TOP__KME_TOP__regr_g13_me2_ppfv_rd_index_BITSTART 5
#define FRC_TOP__KME_TOP__regr_g13_me2_ppfv_rd_index_BITEND 6

#define FRC_TOP__KME_TOP__regr_g13_frame_scan_meander_en_ADDR 0x00002074
#define FRC_TOP__KME_TOP__regr_g13_frame_scan_meander_en_BITSTART 7
#define FRC_TOP__KME_TOP__regr_g13_frame_scan_meander_en_BITEND 7

#define FRC_TOP__KME_TOP__regr_g13_real_me1_last_phase_ADDR 0x00002074
#define FRC_TOP__KME_TOP__regr_g13_real_me1_last_phase_BITSTART 8
#define FRC_TOP__KME_TOP__regr_g13_real_me1_last_phase_BITEND 8

#define FRC_TOP__KME_TOP__regr_g13_me2_phase_i_ADDR 0x00002074
#define FRC_TOP__KME_TOP__regr_g13_me2_phase_i_BITSTART 9
#define FRC_TOP__KME_TOP__regr_g13_me2_phase_i_BITEND 14

#define FRC_TOP__KME_TOP__regr_g13_me1_lr_ADDR 0x00002074
#define FRC_TOP__KME_TOP__regr_g13_me1_lr_BITSTART 15
#define FRC_TOP__KME_TOP__regr_g13_me1_lr_BITEND 15

#define FRC_TOP__KME_TOP__regr_g13_me2_lr_ADDR 0x00002074
#define FRC_TOP__KME_TOP__regr_g13_me2_lr_BITSTART 16
#define FRC_TOP__KME_TOP__regr_g13_me2_lr_BITEND 16

#define FRC_TOP__KME_TOP__regr_g14_me1_pfv_wr_index_ADDR 0x00002078
#define FRC_TOP__KME_TOP__regr_g14_me1_pfv_wr_index_BITSTART 0
#define FRC_TOP__KME_TOP__regr_g14_me1_pfv_wr_index_BITEND 0

#define FRC_TOP__KME_TOP__regr_g14_me1_pfv_rd_index_ADDR 0x00002078
#define FRC_TOP__KME_TOP__regr_g14_me1_pfv_rd_index_BITSTART 1
#define FRC_TOP__KME_TOP__regr_g14_me1_pfv_rd_index_BITEND 1

#define FRC_TOP__KME_TOP__regr_g14_me1_ppfv_wr_index_ADDR 0x00002078
#define FRC_TOP__KME_TOP__regr_g14_me1_ppfv_wr_index_BITSTART 2
#define FRC_TOP__KME_TOP__regr_g14_me1_ppfv_wr_index_BITEND 3

#define FRC_TOP__KME_TOP__regr_g14_me2_pfv_rd_index_ADDR 0x00002078
#define FRC_TOP__KME_TOP__regr_g14_me2_pfv_rd_index_BITSTART 4
#define FRC_TOP__KME_TOP__regr_g14_me2_pfv_rd_index_BITEND 4

#define FRC_TOP__KME_TOP__regr_g14_me2_ppfv_rd_index_ADDR 0x00002078
#define FRC_TOP__KME_TOP__regr_g14_me2_ppfv_rd_index_BITSTART 5
#define FRC_TOP__KME_TOP__regr_g14_me2_ppfv_rd_index_BITEND 6

#define FRC_TOP__KME_TOP__regr_g14_frame_scan_meander_en_ADDR 0x00002078
#define FRC_TOP__KME_TOP__regr_g14_frame_scan_meander_en_BITSTART 7
#define FRC_TOP__KME_TOP__regr_g14_frame_scan_meander_en_BITEND 7

#define FRC_TOP__KME_TOP__regr_g14_real_me1_last_phase_ADDR 0x00002078
#define FRC_TOP__KME_TOP__regr_g14_real_me1_last_phase_BITSTART 8
#define FRC_TOP__KME_TOP__regr_g14_real_me1_last_phase_BITEND 8

#define FRC_TOP__KME_TOP__regr_g14_me2_phase_i_ADDR 0x00002078
#define FRC_TOP__KME_TOP__regr_g14_me2_phase_i_BITSTART 9
#define FRC_TOP__KME_TOP__regr_g14_me2_phase_i_BITEND 14

#define FRC_TOP__KME_TOP__regr_g14_me1_lr_ADDR 0x00002078
#define FRC_TOP__KME_TOP__regr_g14_me1_lr_BITSTART 15
#define FRC_TOP__KME_TOP__regr_g14_me1_lr_BITEND 15

#define FRC_TOP__KME_TOP__regr_g14_me2_lr_ADDR 0x00002078
#define FRC_TOP__KME_TOP__regr_g14_me2_lr_BITSTART 16
#define FRC_TOP__KME_TOP__regr_g14_me2_lr_BITEND 16

#define FRC_TOP__KME_TOP__regr_g15_me1_pfv_wr_index_ADDR 0x0000207C
#define FRC_TOP__KME_TOP__regr_g15_me1_pfv_wr_index_BITSTART 0
#define FRC_TOP__KME_TOP__regr_g15_me1_pfv_wr_index_BITEND 0

#define FRC_TOP__KME_TOP__regr_g15_me1_pfv_rd_index_ADDR 0x0000207C
#define FRC_TOP__KME_TOP__regr_g15_me1_pfv_rd_index_BITSTART 1
#define FRC_TOP__KME_TOP__regr_g15_me1_pfv_rd_index_BITEND 1

#define FRC_TOP__KME_TOP__regr_g15_me1_ppfv_wr_index_ADDR 0x0000207C
#define FRC_TOP__KME_TOP__regr_g15_me1_ppfv_wr_index_BITSTART 2
#define FRC_TOP__KME_TOP__regr_g15_me1_ppfv_wr_index_BITEND 3

#define FRC_TOP__KME_TOP__regr_g15_me2_pfv_rd_index_ADDR 0x0000207C
#define FRC_TOP__KME_TOP__regr_g15_me2_pfv_rd_index_BITSTART 4
#define FRC_TOP__KME_TOP__regr_g15_me2_pfv_rd_index_BITEND 4

#define FRC_TOP__KME_TOP__regr_g15_me2_ppfv_rd_index_ADDR 0x0000207C
#define FRC_TOP__KME_TOP__regr_g15_me2_ppfv_rd_index_BITSTART 5
#define FRC_TOP__KME_TOP__regr_g15_me2_ppfv_rd_index_BITEND 6

#define FRC_TOP__KME_TOP__regr_g15_frame_scan_meander_en_ADDR 0x0000207C
#define FRC_TOP__KME_TOP__regr_g15_frame_scan_meander_en_BITSTART 7
#define FRC_TOP__KME_TOP__regr_g15_frame_scan_meander_en_BITEND 7

#define FRC_TOP__KME_TOP__regr_g15_real_me1_last_phase_ADDR 0x0000207C
#define FRC_TOP__KME_TOP__regr_g15_real_me1_last_phase_BITSTART 8
#define FRC_TOP__KME_TOP__regr_g15_real_me1_last_phase_BITEND 8

#define FRC_TOP__KME_TOP__regr_g15_me2_phase_i_ADDR 0x0000207C
#define FRC_TOP__KME_TOP__regr_g15_me2_phase_i_BITSTART 9
#define FRC_TOP__KME_TOP__regr_g15_me2_phase_i_BITEND 14

#define FRC_TOP__KME_TOP__regr_g15_me1_lr_ADDR 0x0000207C
#define FRC_TOP__KME_TOP__regr_g15_me1_lr_BITSTART 15
#define FRC_TOP__KME_TOP__regr_g15_me1_lr_BITEND 15

#define FRC_TOP__KME_TOP__regr_g15_me2_lr_ADDR 0x0000207C
#define FRC_TOP__KME_TOP__regr_g15_me2_lr_BITSTART 16
#define FRC_TOP__KME_TOP__regr_g15_me2_lr_BITEND 16

#define FRC_TOP__KME_TOP__regr_g16_me1_pfv_wr_index_ADDR 0x00002080
#define FRC_TOP__KME_TOP__regr_g16_me1_pfv_wr_index_BITSTART 0
#define FRC_TOP__KME_TOP__regr_g16_me1_pfv_wr_index_BITEND 0

#define FRC_TOP__KME_TOP__regr_g16_me1_pfv_rd_index_ADDR 0x00002080
#define FRC_TOP__KME_TOP__regr_g16_me1_pfv_rd_index_BITSTART 1
#define FRC_TOP__KME_TOP__regr_g16_me1_pfv_rd_index_BITEND 1

#define FRC_TOP__KME_TOP__regr_g16_me1_ppfv_wr_index_ADDR 0x00002080
#define FRC_TOP__KME_TOP__regr_g16_me1_ppfv_wr_index_BITSTART 2
#define FRC_TOP__KME_TOP__regr_g16_me1_ppfv_wr_index_BITEND 3

#define FRC_TOP__KME_TOP__regr_g16_me2_pfv_rd_index_ADDR 0x00002080
#define FRC_TOP__KME_TOP__regr_g16_me2_pfv_rd_index_BITSTART 4
#define FRC_TOP__KME_TOP__regr_g16_me2_pfv_rd_index_BITEND 4

#define FRC_TOP__KME_TOP__regr_g16_me2_ppfv_rd_index_ADDR 0x00002080
#define FRC_TOP__KME_TOP__regr_g16_me2_ppfv_rd_index_BITSTART 5
#define FRC_TOP__KME_TOP__regr_g16_me2_ppfv_rd_index_BITEND 6

#define FRC_TOP__KME_TOP__regr_g16_frame_scan_meander_en_ADDR 0x00002080
#define FRC_TOP__KME_TOP__regr_g16_frame_scan_meander_en_BITSTART 7
#define FRC_TOP__KME_TOP__regr_g16_frame_scan_meander_en_BITEND 7

#define FRC_TOP__KME_TOP__regr_g16_real_me1_last_phase_ADDR 0x00002080
#define FRC_TOP__KME_TOP__regr_g16_real_me1_last_phase_BITSTART 8
#define FRC_TOP__KME_TOP__regr_g16_real_me1_last_phase_BITEND 8

#define FRC_TOP__KME_TOP__regr_g16_me2_phase_i_ADDR 0x00002080
#define FRC_TOP__KME_TOP__regr_g16_me2_phase_i_BITSTART 9
#define FRC_TOP__KME_TOP__regr_g16_me2_phase_i_BITEND 14

#define FRC_TOP__KME_TOP__regr_g16_me1_lr_ADDR 0x00002080
#define FRC_TOP__KME_TOP__regr_g16_me1_lr_BITSTART 15
#define FRC_TOP__KME_TOP__regr_g16_me1_lr_BITEND 15

#define FRC_TOP__KME_TOP__regr_g16_me2_lr_ADDR 0x00002080
#define FRC_TOP__KME_TOP__regr_g16_me2_lr_BITSTART 16
#define FRC_TOP__KME_TOP__regr_g16_me2_lr_BITEND 16

#define FRC_TOP__KME_TOP__regr_g17_me1_pfv_wr_index_ADDR 0x00002084
#define FRC_TOP__KME_TOP__regr_g17_me1_pfv_wr_index_BITSTART 0
#define FRC_TOP__KME_TOP__regr_g17_me1_pfv_wr_index_BITEND 0

#define FRC_TOP__KME_TOP__regr_g17_me1_pfv_rd_index_ADDR 0x00002084
#define FRC_TOP__KME_TOP__regr_g17_me1_pfv_rd_index_BITSTART 1
#define FRC_TOP__KME_TOP__regr_g17_me1_pfv_rd_index_BITEND 1

#define FRC_TOP__KME_TOP__regr_g17_me1_ppfv_wr_index_ADDR 0x00002084
#define FRC_TOP__KME_TOP__regr_g17_me1_ppfv_wr_index_BITSTART 2
#define FRC_TOP__KME_TOP__regr_g17_me1_ppfv_wr_index_BITEND 3

#define FRC_TOP__KME_TOP__regr_g17_me2_pfv_rd_index_ADDR 0x00002084
#define FRC_TOP__KME_TOP__regr_g17_me2_pfv_rd_index_BITSTART 4
#define FRC_TOP__KME_TOP__regr_g17_me2_pfv_rd_index_BITEND 4

#define FRC_TOP__KME_TOP__regr_g17_me2_ppfv_rd_index_ADDR 0x00002084
#define FRC_TOP__KME_TOP__regr_g17_me2_ppfv_rd_index_BITSTART 5
#define FRC_TOP__KME_TOP__regr_g17_me2_ppfv_rd_index_BITEND 6

#define FRC_TOP__KME_TOP__regr_g17_frame_scan_meander_en_ADDR 0x00002084
#define FRC_TOP__KME_TOP__regr_g17_frame_scan_meander_en_BITSTART 7
#define FRC_TOP__KME_TOP__regr_g17_frame_scan_meander_en_BITEND 7

#define FRC_TOP__KME_TOP__regr_g17_real_me1_last_phase_ADDR 0x00002084
#define FRC_TOP__KME_TOP__regr_g17_real_me1_last_phase_BITSTART 8
#define FRC_TOP__KME_TOP__regr_g17_real_me1_last_phase_BITEND 8

#define FRC_TOP__KME_TOP__regr_g17_me2_phase_i_ADDR 0x00002084
#define FRC_TOP__KME_TOP__regr_g17_me2_phase_i_BITSTART 9
#define FRC_TOP__KME_TOP__regr_g17_me2_phase_i_BITEND 14

#define FRC_TOP__KME_TOP__regr_g17_me1_lr_ADDR 0x00002084
#define FRC_TOP__KME_TOP__regr_g17_me1_lr_BITSTART 15
#define FRC_TOP__KME_TOP__regr_g17_me1_lr_BITEND 15

#define FRC_TOP__KME_TOP__regr_g17_me2_lr_ADDR 0x00002084
#define FRC_TOP__KME_TOP__regr_g17_me2_lr_BITSTART 16
#define FRC_TOP__KME_TOP__regr_g17_me2_lr_BITEND 16

#define FRC_TOP__KME_TOP__regr_g18_me1_pfv_wr_index_ADDR 0x00002088
#define FRC_TOP__KME_TOP__regr_g18_me1_pfv_wr_index_BITSTART 0
#define FRC_TOP__KME_TOP__regr_g18_me1_pfv_wr_index_BITEND 0

#define FRC_TOP__KME_TOP__regr_g18_me1_pfv_rd_index_ADDR 0x00002088
#define FRC_TOP__KME_TOP__regr_g18_me1_pfv_rd_index_BITSTART 1
#define FRC_TOP__KME_TOP__regr_g18_me1_pfv_rd_index_BITEND 1

#define FRC_TOP__KME_TOP__regr_g18_me1_ppfv_wr_index_ADDR 0x00002088
#define FRC_TOP__KME_TOP__regr_g18_me1_ppfv_wr_index_BITSTART 2
#define FRC_TOP__KME_TOP__regr_g18_me1_ppfv_wr_index_BITEND 3

#define FRC_TOP__KME_TOP__regr_g18_me2_pfv_rd_index_ADDR 0x00002088
#define FRC_TOP__KME_TOP__regr_g18_me2_pfv_rd_index_BITSTART 4
#define FRC_TOP__KME_TOP__regr_g18_me2_pfv_rd_index_BITEND 4

#define FRC_TOP__KME_TOP__regr_g18_me2_ppfv_rd_index_ADDR 0x00002088
#define FRC_TOP__KME_TOP__regr_g18_me2_ppfv_rd_index_BITSTART 5
#define FRC_TOP__KME_TOP__regr_g18_me2_ppfv_rd_index_BITEND 6

#define FRC_TOP__KME_TOP__regr_g18_frame_scan_meander_en_ADDR 0x00002088
#define FRC_TOP__KME_TOP__regr_g18_frame_scan_meander_en_BITSTART 7
#define FRC_TOP__KME_TOP__regr_g18_frame_scan_meander_en_BITEND 7

#define FRC_TOP__KME_TOP__regr_g18_real_me1_last_phase_ADDR 0x00002088
#define FRC_TOP__KME_TOP__regr_g18_real_me1_last_phase_BITSTART 8
#define FRC_TOP__KME_TOP__regr_g18_real_me1_last_phase_BITEND 8

#define FRC_TOP__KME_TOP__regr_g18_me2_phase_i_ADDR 0x00002088
#define FRC_TOP__KME_TOP__regr_g18_me2_phase_i_BITSTART 9
#define FRC_TOP__KME_TOP__regr_g18_me2_phase_i_BITEND 14

#define FRC_TOP__KME_TOP__regr_g18_me1_lr_ADDR 0x00002088
#define FRC_TOP__KME_TOP__regr_g18_me1_lr_BITSTART 15
#define FRC_TOP__KME_TOP__regr_g18_me1_lr_BITEND 15

#define FRC_TOP__KME_TOP__regr_g18_me2_lr_ADDR 0x00002088
#define FRC_TOP__KME_TOP__regr_g18_me2_lr_BITSTART 16
#define FRC_TOP__KME_TOP__regr_g18_me2_lr_BITEND 16

#define FRC_TOP__KME_TOP__regr_g19_me1_pfv_wr_index_ADDR 0x0000208C
#define FRC_TOP__KME_TOP__regr_g19_me1_pfv_wr_index_BITSTART 0
#define FRC_TOP__KME_TOP__regr_g19_me1_pfv_wr_index_BITEND 0

#define FRC_TOP__KME_TOP__regr_g19_me1_pfv_rd_index_ADDR 0x0000208C
#define FRC_TOP__KME_TOP__regr_g19_me1_pfv_rd_index_BITSTART 1
#define FRC_TOP__KME_TOP__regr_g19_me1_pfv_rd_index_BITEND 1

#define FRC_TOP__KME_TOP__regr_g19_me1_ppfv_wr_index_ADDR 0x0000208C
#define FRC_TOP__KME_TOP__regr_g19_me1_ppfv_wr_index_BITSTART 2
#define FRC_TOP__KME_TOP__regr_g19_me1_ppfv_wr_index_BITEND 3

#define FRC_TOP__KME_TOP__regr_g19_me2_pfv_rd_index_ADDR 0x0000208C
#define FRC_TOP__KME_TOP__regr_g19_me2_pfv_rd_index_BITSTART 4
#define FRC_TOP__KME_TOP__regr_g19_me2_pfv_rd_index_BITEND 4

#define FRC_TOP__KME_TOP__regr_g19_me2_ppfv_rd_index_ADDR 0x0000208C
#define FRC_TOP__KME_TOP__regr_g19_me2_ppfv_rd_index_BITSTART 5
#define FRC_TOP__KME_TOP__regr_g19_me2_ppfv_rd_index_BITEND 6

#define FRC_TOP__KME_TOP__regr_g19_frame_scan_meander_en_ADDR 0x0000208C
#define FRC_TOP__KME_TOP__regr_g19_frame_scan_meander_en_BITSTART 7
#define FRC_TOP__KME_TOP__regr_g19_frame_scan_meander_en_BITEND 7

#define FRC_TOP__KME_TOP__regr_g19_real_me1_last_phase_ADDR 0x0000208C
#define FRC_TOP__KME_TOP__regr_g19_real_me1_last_phase_BITSTART 8
#define FRC_TOP__KME_TOP__regr_g19_real_me1_last_phase_BITEND 8

#define FRC_TOP__KME_TOP__regr_g19_me2_phase_i_ADDR 0x0000208C
#define FRC_TOP__KME_TOP__regr_g19_me2_phase_i_BITSTART 9
#define FRC_TOP__KME_TOP__regr_g19_me2_phase_i_BITEND 14

#define FRC_TOP__KME_TOP__regr_g19_me1_lr_ADDR 0x0000208C
#define FRC_TOP__KME_TOP__regr_g19_me1_lr_BITSTART 15
#define FRC_TOP__KME_TOP__regr_g19_me1_lr_BITEND 15

#define FRC_TOP__KME_TOP__regr_g19_me2_lr_ADDR 0x0000208C
#define FRC_TOP__KME_TOP__regr_g19_me2_lr_BITSTART 16
#define FRC_TOP__KME_TOP__regr_g19_me2_lr_BITEND 16

#define FRC_TOP__KME_TOP__regr_g20_me1_pfv_wr_index_ADDR 0x00002090
#define FRC_TOP__KME_TOP__regr_g20_me1_pfv_wr_index_BITSTART 0
#define FRC_TOP__KME_TOP__regr_g20_me1_pfv_wr_index_BITEND 0

#define FRC_TOP__KME_TOP__regr_g20_me1_pfv_rd_index_ADDR 0x00002090
#define FRC_TOP__KME_TOP__regr_g20_me1_pfv_rd_index_BITSTART 1
#define FRC_TOP__KME_TOP__regr_g20_me1_pfv_rd_index_BITEND 1

#define FRC_TOP__KME_TOP__regr_g20_me1_ppfv_wr_index_ADDR 0x00002090
#define FRC_TOP__KME_TOP__regr_g20_me1_ppfv_wr_index_BITSTART 2
#define FRC_TOP__KME_TOP__regr_g20_me1_ppfv_wr_index_BITEND 3

#define FRC_TOP__KME_TOP__regr_g20_me2_pfv_rd_index_ADDR 0x00002090
#define FRC_TOP__KME_TOP__regr_g20_me2_pfv_rd_index_BITSTART 4
#define FRC_TOP__KME_TOP__regr_g20_me2_pfv_rd_index_BITEND 4

#define FRC_TOP__KME_TOP__regr_g20_me2_ppfv_rd_index_ADDR 0x00002090
#define FRC_TOP__KME_TOP__regr_g20_me2_ppfv_rd_index_BITSTART 5
#define FRC_TOP__KME_TOP__regr_g20_me2_ppfv_rd_index_BITEND 6

#define FRC_TOP__KME_TOP__regr_g20_frame_scan_meander_en_ADDR 0x00002090
#define FRC_TOP__KME_TOP__regr_g20_frame_scan_meander_en_BITSTART 7
#define FRC_TOP__KME_TOP__regr_g20_frame_scan_meander_en_BITEND 7

#define FRC_TOP__KME_TOP__regr_g20_real_me1_last_phase_ADDR 0x00002090
#define FRC_TOP__KME_TOP__regr_g20_real_me1_last_phase_BITSTART 8
#define FRC_TOP__KME_TOP__regr_g20_real_me1_last_phase_BITEND 8

#define FRC_TOP__KME_TOP__regr_g20_me2_phase_i_ADDR 0x00002090
#define FRC_TOP__KME_TOP__regr_g20_me2_phase_i_BITSTART 9
#define FRC_TOP__KME_TOP__regr_g20_me2_phase_i_BITEND 14

#define FRC_TOP__KME_TOP__regr_g20_me1_lr_ADDR 0x00002090
#define FRC_TOP__KME_TOP__regr_g20_me1_lr_BITSTART 15
#define FRC_TOP__KME_TOP__regr_g20_me1_lr_BITEND 15

#define FRC_TOP__KME_TOP__regr_g20_me2_lr_ADDR 0x00002090
#define FRC_TOP__KME_TOP__regr_g20_me2_lr_BITSTART 16
#define FRC_TOP__KME_TOP__regr_g20_me2_lr_BITEND 16

#define FRC_TOP__KME_TOP__regr_g21_me1_pfv_wr_index_ADDR 0x00002094
#define FRC_TOP__KME_TOP__regr_g21_me1_pfv_wr_index_BITSTART 0
#define FRC_TOP__KME_TOP__regr_g21_me1_pfv_wr_index_BITEND 0

#define FRC_TOP__KME_TOP__regr_g21_me1_pfv_rd_index_ADDR 0x00002094
#define FRC_TOP__KME_TOP__regr_g21_me1_pfv_rd_index_BITSTART 1
#define FRC_TOP__KME_TOP__regr_g21_me1_pfv_rd_index_BITEND 1

#define FRC_TOP__KME_TOP__regr_g21_me1_ppfv_wr_index_ADDR 0x00002094
#define FRC_TOP__KME_TOP__regr_g21_me1_ppfv_wr_index_BITSTART 2
#define FRC_TOP__KME_TOP__regr_g21_me1_ppfv_wr_index_BITEND 3

#define FRC_TOP__KME_TOP__regr_g21_me2_pfv_rd_index_ADDR 0x00002094
#define FRC_TOP__KME_TOP__regr_g21_me2_pfv_rd_index_BITSTART 4
#define FRC_TOP__KME_TOP__regr_g21_me2_pfv_rd_index_BITEND 4

#define FRC_TOP__KME_TOP__regr_g21_me2_ppfv_rd_index_ADDR 0x00002094
#define FRC_TOP__KME_TOP__regr_g21_me2_ppfv_rd_index_BITSTART 5
#define FRC_TOP__KME_TOP__regr_g21_me2_ppfv_rd_index_BITEND 6

#define FRC_TOP__KME_TOP__regr_g21_frame_scan_meander_en_ADDR 0x00002094
#define FRC_TOP__KME_TOP__regr_g21_frame_scan_meander_en_BITSTART 7
#define FRC_TOP__KME_TOP__regr_g21_frame_scan_meander_en_BITEND 7

#define FRC_TOP__KME_TOP__regr_g21_real_me1_last_phase_ADDR 0x00002094
#define FRC_TOP__KME_TOP__regr_g21_real_me1_last_phase_BITSTART 8
#define FRC_TOP__KME_TOP__regr_g21_real_me1_last_phase_BITEND 8

#define FRC_TOP__KME_TOP__regr_g21_me2_phase_i_ADDR 0x00002094
#define FRC_TOP__KME_TOP__regr_g21_me2_phase_i_BITSTART 9
#define FRC_TOP__KME_TOP__regr_g21_me2_phase_i_BITEND 14

#define FRC_TOP__KME_TOP__regr_g21_me1_lr_ADDR 0x00002094
#define FRC_TOP__KME_TOP__regr_g21_me1_lr_BITSTART 15
#define FRC_TOP__KME_TOP__regr_g21_me1_lr_BITEND 15

#define FRC_TOP__KME_TOP__regr_g21_me2_lr_ADDR 0x00002094
#define FRC_TOP__KME_TOP__regr_g21_me2_lr_BITSTART 16
#define FRC_TOP__KME_TOP__regr_g21_me2_lr_BITEND 16

#define FRC_TOP__KME_TOP__regr_g22_me1_pfv_wr_index_ADDR 0x00002098
#define FRC_TOP__KME_TOP__regr_g22_me1_pfv_wr_index_BITSTART 0
#define FRC_TOP__KME_TOP__regr_g22_me1_pfv_wr_index_BITEND 0

#define FRC_TOP__KME_TOP__regr_g22_me1_pfv_rd_index_ADDR 0x00002098
#define FRC_TOP__KME_TOP__regr_g22_me1_pfv_rd_index_BITSTART 1
#define FRC_TOP__KME_TOP__regr_g22_me1_pfv_rd_index_BITEND 1

#define FRC_TOP__KME_TOP__regr_g22_me1_ppfv_wr_index_ADDR 0x00002098
#define FRC_TOP__KME_TOP__regr_g22_me1_ppfv_wr_index_BITSTART 2
#define FRC_TOP__KME_TOP__regr_g22_me1_ppfv_wr_index_BITEND 3

#define FRC_TOP__KME_TOP__regr_g22_me2_pfv_rd_index_ADDR 0x00002098
#define FRC_TOP__KME_TOP__regr_g22_me2_pfv_rd_index_BITSTART 4
#define FRC_TOP__KME_TOP__regr_g22_me2_pfv_rd_index_BITEND 4

#define FRC_TOP__KME_TOP__regr_g22_me2_ppfv_rd_index_ADDR 0x00002098
#define FRC_TOP__KME_TOP__regr_g22_me2_ppfv_rd_index_BITSTART 5
#define FRC_TOP__KME_TOP__regr_g22_me2_ppfv_rd_index_BITEND 6

#define FRC_TOP__KME_TOP__regr_g22_frame_scan_meander_en_ADDR 0x00002098
#define FRC_TOP__KME_TOP__regr_g22_frame_scan_meander_en_BITSTART 7
#define FRC_TOP__KME_TOP__regr_g22_frame_scan_meander_en_BITEND 7

#define FRC_TOP__KME_TOP__regr_g22_real_me1_last_phase_ADDR 0x00002098
#define FRC_TOP__KME_TOP__regr_g22_real_me1_last_phase_BITSTART 8
#define FRC_TOP__KME_TOP__regr_g22_real_me1_last_phase_BITEND 8

#define FRC_TOP__KME_TOP__regr_g22_me2_phase_i_ADDR 0x00002098
#define FRC_TOP__KME_TOP__regr_g22_me2_phase_i_BITSTART 9
#define FRC_TOP__KME_TOP__regr_g22_me2_phase_i_BITEND 14

#define FRC_TOP__KME_TOP__regr_g22_me1_lr_ADDR 0x00002098
#define FRC_TOP__KME_TOP__regr_g22_me1_lr_BITSTART 15
#define FRC_TOP__KME_TOP__regr_g22_me1_lr_BITEND 15

#define FRC_TOP__KME_TOP__regr_g22_me2_lr_ADDR 0x00002098
#define FRC_TOP__KME_TOP__regr_g22_me2_lr_BITSTART 16
#define FRC_TOP__KME_TOP__regr_g22_me2_lr_BITEND 16

#define FRC_TOP__KME_TOP__regr_g23_me1_pfv_wr_index_ADDR 0x0000209C
#define FRC_TOP__KME_TOP__regr_g23_me1_pfv_wr_index_BITSTART 0
#define FRC_TOP__KME_TOP__regr_g23_me1_pfv_wr_index_BITEND 0

#define FRC_TOP__KME_TOP__regr_g23_me1_pfv_rd_index_ADDR 0x0000209C
#define FRC_TOP__KME_TOP__regr_g23_me1_pfv_rd_index_BITSTART 1
#define FRC_TOP__KME_TOP__regr_g23_me1_pfv_rd_index_BITEND 1

#define FRC_TOP__KME_TOP__regr_g23_me1_ppfv_wr_index_ADDR 0x0000209C
#define FRC_TOP__KME_TOP__regr_g23_me1_ppfv_wr_index_BITSTART 2
#define FRC_TOP__KME_TOP__regr_g23_me1_ppfv_wr_index_BITEND 3

#define FRC_TOP__KME_TOP__regr_g23_me2_pfv_rd_index_ADDR 0x0000209C
#define FRC_TOP__KME_TOP__regr_g23_me2_pfv_rd_index_BITSTART 4
#define FRC_TOP__KME_TOP__regr_g23_me2_pfv_rd_index_BITEND 4

#define FRC_TOP__KME_TOP__regr_g23_me2_ppfv_rd_index_ADDR 0x0000209C
#define FRC_TOP__KME_TOP__regr_g23_me2_ppfv_rd_index_BITSTART 5
#define FRC_TOP__KME_TOP__regr_g23_me2_ppfv_rd_index_BITEND 6

#define FRC_TOP__KME_TOP__regr_g23_frame_scan_meander_en_ADDR 0x0000209C
#define FRC_TOP__KME_TOP__regr_g23_frame_scan_meander_en_BITSTART 7
#define FRC_TOP__KME_TOP__regr_g23_frame_scan_meander_en_BITEND 7

#define FRC_TOP__KME_TOP__regr_g23_real_me1_last_phase_ADDR 0x0000209C
#define FRC_TOP__KME_TOP__regr_g23_real_me1_last_phase_BITSTART 8
#define FRC_TOP__KME_TOP__regr_g23_real_me1_last_phase_BITEND 8

#define FRC_TOP__KME_TOP__regr_g23_me2_phase_i_ADDR 0x0000209C
#define FRC_TOP__KME_TOP__regr_g23_me2_phase_i_BITSTART 9
#define FRC_TOP__KME_TOP__regr_g23_me2_phase_i_BITEND 14

#define FRC_TOP__KME_TOP__regr_g23_me1_lr_ADDR 0x0000209C
#define FRC_TOP__KME_TOP__regr_g23_me1_lr_BITSTART 15
#define FRC_TOP__KME_TOP__regr_g23_me1_lr_BITEND 15

#define FRC_TOP__KME_TOP__regr_g23_me2_lr_ADDR 0x0000209C
#define FRC_TOP__KME_TOP__regr_g23_me2_lr_BITSTART 16
#define FRC_TOP__KME_TOP__regr_g23_me2_lr_BITEND 16

#define FRC_TOP__KME_TOP__regr_frame_scan_meander_en_ADDR 0x0000209C
#define FRC_TOP__KME_TOP__regr_frame_scan_meander_en_BITSTART 17
#define FRC_TOP__KME_TOP__regr_frame_scan_meander_en_BITEND 17

#define FRC_TOP__KME_TOP__me2_bist_done_ADDR 0x000020A0
#define FRC_TOP__KME_TOP__me2_bist_done_BITSTART 0
#define FRC_TOP__KME_TOP__me2_bist_done_BITEND 31

#define FRC_TOP__KME_TOP__me2_bist_done1_ADDR 0x000020A4
#define FRC_TOP__KME_TOP__me2_bist_done1_BITSTART 0
#define FRC_TOP__KME_TOP__me2_bist_done1_BITEND 31

#define FRC_TOP__KME_TOP__me2_bist_done2_ADDR 0x000020A8
#define FRC_TOP__KME_TOP__me2_bist_done2_BITSTART 0
#define FRC_TOP__KME_TOP__me2_bist_done2_BITEND 24

#define FRC_TOP__KME_TOP__me2_bist_fail_ADDR 0x000020AC
#define FRC_TOP__KME_TOP__me2_bist_fail_BITSTART 0
#define FRC_TOP__KME_TOP__me2_bist_fail_BITEND 31

#define FRC_TOP__KME_TOP__me2_bist_fail1_ADDR 0x000020B0
#define FRC_TOP__KME_TOP__me2_bist_fail1_BITSTART 0
#define FRC_TOP__KME_TOP__me2_bist_fail1_BITEND 31

#define FRC_TOP__KME_TOP__me2_bist_fail2_ADDR 0x000020B4
#define FRC_TOP__KME_TOP__me2_bist_fail2_BITSTART 0
#define FRC_TOP__KME_TOP__me2_bist_fail2_BITEND 24

#define FRC_TOP__KME_TOP__lbme_bist_done_ADDR 0x000020B8
#define FRC_TOP__KME_TOP__lbme_bist_done_BITSTART 0
#define FRC_TOP__KME_TOP__lbme_bist_done_BITEND 31

#define FRC_TOP__KME_TOP__lbme_bist_fail_ADDR 0x000020BC
#define FRC_TOP__KME_TOP__lbme_bist_fail_BITSTART 0
#define FRC_TOP__KME_TOP__lbme_bist_fail_BITEND 31

#define FRC_TOP__KME_TOP__vbuf_apb_ipme_logo_bist_done_ADDR 0x000020C0
#define FRC_TOP__KME_TOP__vbuf_apb_ipme_logo_bist_done_BITSTART 0
#define FRC_TOP__KME_TOP__vbuf_apb_ipme_logo_bist_done_BITEND 26

#define FRC_TOP__KME_TOP__vbuf_apb_ipme_logo_bist_fail_ADDR 0x000020C4
#define FRC_TOP__KME_TOP__vbuf_apb_ipme_logo_bist_fail_BITSTART 0
#define FRC_TOP__KME_TOP__vbuf_apb_ipme_logo_bist_fail_BITEND 26

#define FRC_TOP__KME_TOP__kme_dm_bist_done_ADDR 0x000020C8
#define FRC_TOP__KME_TOP__kme_dm_bist_done_BITSTART 0
#define FRC_TOP__KME_TOP__kme_dm_bist_done_BITEND 23

#define FRC_TOP__KME_TOP__kme_dm_bist_fail_ADDR 0x000020CC
#define FRC_TOP__KME_TOP__kme_dm_bist_fail_BITSTART 0
#define FRC_TOP__KME_TOP__kme_dm_bist_fail_BITEND 23

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_hactive_ADDR 0x00002200
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_hactive_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_hactive_BITEND 8

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_vactive_ADDR 0x00002200
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_vactive_BITSTART 9
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_vactive_BITEND 17

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_update_en_ADDR 0x00002200
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_update_en_BITSTART 18
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_update_en_BITEND 18

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_lbme_update_num_1row_ADDR 0x00002200
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_lbme_update_num_1row_BITSTART 19
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_lbme_update_num_1row_BITEND 26

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_dehalo_show_sel_ADDR 0x00002200
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_dehalo_show_sel_BITSTART 27
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_dehalo_show_sel_BITEND 28

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_lfsr_seed_init_ADDR 0x00002200
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_lfsr_seed_init_BITSTART 29
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_lfsr_seed_init_BITEND 29

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_x_seed_init_ADDR 0x00002204
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_x_seed_init_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_x_seed_init_BITEND 15

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_y_seed_init_ADDR 0x00002204
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_y_seed_init_BITSTART 16
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_y_seed_init_BITEND 31

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_x_seed_init_ADDR 0x00002208
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_x_seed_init_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_x_seed_init_BITEND 15

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_y_seed_init_ADDR 0x00002208
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_y_seed_init_BITSTART 16
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_y_seed_init_BITEND 31

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_lfsr_mask0_x_ADDR 0x0000220C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_lfsr_mask0_x_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_lfsr_mask0_x_BITEND 3

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_lfsr_mask0_y_ADDR 0x0000220C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_lfsr_mask0_y_BITSTART 4
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_lfsr_mask0_y_BITEND 7

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_lfsr_mask1_x_ADDR 0x0000220C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_lfsr_mask1_x_BITSTART 8
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_lfsr_mask1_x_BITEND 11

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_lfsr_mask1_y_ADDR 0x0000220C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_lfsr_mask1_y_BITSTART 12
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_lfsr_mask1_y_BITEND 15

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_lfsr_mask2_x_ADDR 0x0000220C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_lfsr_mask2_x_BITSTART 16
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_lfsr_mask2_x_BITEND 19

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_lfsr_mask2_y_ADDR 0x0000220C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_lfsr_mask2_y_BITSTART 20
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_lfsr_mask2_y_BITEND 23

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_lfsr_mask3_x_ADDR 0x0000220C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_lfsr_mask3_x_BITSTART 24
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_lfsr_mask3_x_BITEND 27

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_lfsr_mask3_y_ADDR 0x0000220C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_lfsr_mask3_y_BITSTART 28
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_lfsr_mask3_y_BITEND 31

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_en_ADDR 0x00002210
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_en_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_en_BITEND 0

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand0_en_ADDR 0x00002210
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand0_en_BITSTART 1
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand0_en_BITEND 1

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand1_en_ADDR 0x00002210
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand1_en_BITSTART 2
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand1_en_BITEND 2

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand2_en_ADDR 0x00002210
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand2_en_BITSTART 3
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand2_en_BITEND 3

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand3_en_ADDR 0x00002210
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand3_en_BITSTART 4
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand3_en_BITEND 4

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand4_en_ADDR 0x00002210
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand4_en_BITSTART 5
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand4_en_BITEND 5

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand5_en_ADDR 0x00002210
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand5_en_BITSTART 6
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand5_en_BITEND 6

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand6_en_ADDR 0x00002210
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand6_en_BITSTART 7
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand6_en_BITEND 7

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand7_en_ADDR 0x00002210
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand7_en_BITSTART 8
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand7_en_BITEND 8

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand8_en_ADDR 0x00002210
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand8_en_BITSTART 9
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand8_en_BITEND 9

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand9_en_ADDR 0x00002210
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand9_en_BITSTART 10
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand9_en_BITEND 10

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update0_en_ADDR 0x00002210
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update0_en_BITSTART 11
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update0_en_BITEND 11

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update1_en_ADDR 0x00002210
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update1_en_BITSTART 12
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update1_en_BITEND 12

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update2_en_ADDR 0x00002210
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update2_en_BITSTART 13
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update2_en_BITEND 13

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update3_en_ADDR 0x00002210
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update3_en_BITSTART 14
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update3_en_BITEND 14

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_gmv_en_ADDR 0x00002210
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_gmv_en_BITSTART 15
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_gmv_en_BITEND 15

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand0_en_ADDR 0x00002214
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand0_en_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand0_en_BITEND 0

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand1_en_ADDR 0x00002214
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand1_en_BITSTART 1
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand1_en_BITEND 1

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand2_en_ADDR 0x00002214
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand2_en_BITSTART 2
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand2_en_BITEND 2

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand3_en_ADDR 0x00002214
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand3_en_BITSTART 3
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand3_en_BITEND 3

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand4_en_ADDR 0x00002214
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand4_en_BITSTART 4
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand4_en_BITEND 4

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand5_en_ADDR 0x00002214
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand5_en_BITSTART 5
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand5_en_BITEND 5

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand6_en_ADDR 0x00002214
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand6_en_BITSTART 6
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand6_en_BITEND 6

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand7_en_ADDR 0x00002214
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand7_en_BITSTART 7
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand7_en_BITEND 7

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand8_en_ADDR 0x00002214
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand8_en_BITSTART 8
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand8_en_BITEND 8

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand9_en_ADDR 0x00002214
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand9_en_BITSTART 9
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand9_en_BITEND 9

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update0_en_ADDR 0x00002214
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update0_en_BITSTART 10
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update0_en_BITEND 10

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update1_en_ADDR 0x00002214
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update1_en_BITSTART 11
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update1_en_BITEND 11

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update2_en_ADDR 0x00002214
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update2_en_BITSTART 12
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update2_en_BITEND 12

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update3_en_ADDR 0x00002214
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update3_en_BITSTART 13
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update3_en_BITEND 13

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_gmv_en_ADDR 0x00002214
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_gmv_en_BITSTART 14
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_gmv_en_BITEND 14

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand0_offsetx_ADDR 0x00002218
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand0_offsetx_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand0_offsetx_BITEND 2

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand0_offsety_ADDR 0x00002218
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand0_offsety_BITSTART 3
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand0_offsety_BITEND 5

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand1_offsetx_ADDR 0x00002218
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand1_offsetx_BITSTART 6
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand1_offsetx_BITEND 8

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand1_offsety_ADDR 0x00002218
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand1_offsety_BITSTART 9
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand1_offsety_BITEND 11

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand2_offsetx_ADDR 0x00002218
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand2_offsetx_BITSTART 12
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand2_offsetx_BITEND 14

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand2_offsety_ADDR 0x00002218
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand2_offsety_BITSTART 15
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand2_offsety_BITEND 17

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand3_offsetx_ADDR 0x00002218
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand3_offsetx_BITSTART 18
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand3_offsetx_BITEND 20

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand3_offsety_ADDR 0x00002218
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand3_offsety_BITSTART 21
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand3_offsety_BITEND 23

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand4_offsetx_ADDR 0x00002218
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand4_offsetx_BITSTART 24
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand4_offsetx_BITEND 26

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand4_offsety_ADDR 0x00002218
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand4_offsety_BITSTART 27
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand4_offsety_BITEND 29

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand5_offsetx_ADDR 0x0000221C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand5_offsetx_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand5_offsetx_BITEND 2

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand5_offsety_ADDR 0x0000221C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand5_offsety_BITSTART 3
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand5_offsety_BITEND 5

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand6_offsetx_ADDR 0x0000221C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand6_offsetx_BITSTART 6
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand6_offsetx_BITEND 8

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand6_offsety_ADDR 0x0000221C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand6_offsety_BITSTART 9
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand6_offsety_BITEND 11

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand7_offsetx_ADDR 0x0000221C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand7_offsetx_BITSTART 12
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand7_offsetx_BITEND 14

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand7_offsety_ADDR 0x0000221C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand7_offsety_BITSTART 15
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand7_offsety_BITEND 17

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand8_offsetx_ADDR 0x0000221C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand8_offsetx_BITSTART 18
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand8_offsetx_BITEND 20

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand8_offsety_ADDR 0x0000221C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand8_offsety_BITSTART 21
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand8_offsety_BITEND 23

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand9_offsetx_ADDR 0x0000221C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand9_offsetx_BITSTART 24
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand9_offsetx_BITEND 26

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand9_offsety_ADDR 0x0000221C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand9_offsety_BITSTART 27
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_cand9_offsety_BITEND 29

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update0_offsetx_ADDR 0x00002220
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update0_offsetx_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update0_offsetx_BITEND 2

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update0_offsety_ADDR 0x00002220
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update0_offsety_BITSTART 3
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update0_offsety_BITEND 5

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update1_offsetx_ADDR 0x00002220
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update1_offsetx_BITSTART 6
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update1_offsetx_BITEND 8

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update1_offsety_ADDR 0x00002220
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update1_offsety_BITSTART 9
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update1_offsety_BITEND 11

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update2_offsetx_ADDR 0x00002220
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update2_offsetx_BITSTART 12
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update2_offsetx_BITEND 14

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update2_offsety_ADDR 0x00002220
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update2_offsety_BITSTART 15
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update2_offsety_BITEND 17

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update3_offsetx_ADDR 0x00002220
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update3_offsetx_BITSTART 18
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update3_offsetx_BITEND 20

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update3_offsety_ADDR 0x00002220
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update3_offsety_BITSTART 21
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_update3_offsety_BITEND 23

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand0_offsetx_ADDR 0x00002224
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand0_offsetx_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand0_offsetx_BITEND 2

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand0_offsety_ADDR 0x00002224
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand0_offsety_BITSTART 3
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand0_offsety_BITEND 5

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand1_offsetx_ADDR 0x00002224
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand1_offsetx_BITSTART 6
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand1_offsetx_BITEND 8

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand1_offsety_ADDR 0x00002224
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand1_offsety_BITSTART 9
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand1_offsety_BITEND 11

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand2_offsetx_ADDR 0x00002224
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand2_offsetx_BITSTART 12
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand2_offsetx_BITEND 14

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand2_offsety_ADDR 0x00002224
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand2_offsety_BITSTART 15
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand2_offsety_BITEND 17

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand3_offsetx_ADDR 0x00002224
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand3_offsetx_BITSTART 18
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand3_offsetx_BITEND 20

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand3_offsety_ADDR 0x00002224
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand3_offsety_BITSTART 21
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand3_offsety_BITEND 23

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand4_offsetx_ADDR 0x00002224
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand4_offsetx_BITSTART 24
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand4_offsetx_BITEND 26

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand4_offsety_ADDR 0x00002224
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand4_offsety_BITSTART 27
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand4_offsety_BITEND 29

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand5_offsetx_ADDR 0x00002228
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand5_offsetx_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand5_offsetx_BITEND 2

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand5_offsety_ADDR 0x00002228
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand5_offsety_BITSTART 3
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand5_offsety_BITEND 5

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand6_offsetx_ADDR 0x00002228
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand6_offsetx_BITSTART 6
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand6_offsetx_BITEND 8

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand6_offsety_ADDR 0x00002228
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand6_offsety_BITSTART 9
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand6_offsety_BITEND 11

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand7_offsetx_ADDR 0x00002228
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand7_offsetx_BITSTART 12
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand7_offsetx_BITEND 14

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand7_offsety_ADDR 0x00002228
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand7_offsety_BITSTART 15
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand7_offsety_BITEND 17

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand8_offsetx_ADDR 0x00002228
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand8_offsetx_BITSTART 18
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand8_offsetx_BITEND 20

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand8_offsety_ADDR 0x00002228
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand8_offsety_BITSTART 21
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand8_offsety_BITEND 23

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand9_offsetx_ADDR 0x00002228
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand9_offsetx_BITSTART 24
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand9_offsetx_BITEND 26

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand9_offsety_ADDR 0x00002228
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand9_offsety_BITSTART 27
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_cand9_offsety_BITEND 29

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update0_offsetx_ADDR 0x0000222C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update0_offsetx_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update0_offsetx_BITEND 2

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update0_offsety_ADDR 0x0000222C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update0_offsety_BITSTART 3
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update0_offsety_BITEND 5

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update1_offsetx_ADDR 0x0000222C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update1_offsetx_BITSTART 6
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update1_offsetx_BITEND 8

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update1_offsety_ADDR 0x0000222C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update1_offsety_BITSTART 9
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update1_offsety_BITEND 11

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update2_offsetx_ADDR 0x0000222C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update2_offsetx_BITSTART 12
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update2_offsetx_BITEND 14

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update2_offsety_ADDR 0x0000222C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update2_offsety_BITSTART 15
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update2_offsety_BITEND 17

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update3_offsetx_ADDR 0x0000222C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update3_offsetx_BITSTART 18
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update3_offsetx_BITEND 20

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update3_offsety_ADDR 0x0000222C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update3_offsety_BITSTART 21
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_update3_offsety_BITEND 23

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_3dpr_l_mv_force_en_ADDR 0x0000222C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_3dpr_l_mv_force_en_BITSTART 24
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_3dpr_l_mv_force_en_BITEND 24

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_lbme_trig_mid_row_num_ADDR 0x00002230
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_lbme_trig_mid_row_num_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_lbme_trig_mid_row_num_BITEND 8

#define FRC_TOP__KME_VBUF_TOP__reg_kme_me_work_mode_ADDR 0x00002230
#define FRC_TOP__KME_VBUF_TOP__reg_kme_me_work_mode_BITSTART 9
#define FRC_TOP__KME_VBUF_TOP__reg_kme_me_work_mode_BITEND 10

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_3dpr_r_mv_force_en_ADDR 0x00002230
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_3dpr_r_mv_force_en_BITSTART 11
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_3dpr_r_mv_force_en_BITEND 11

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_3dpr_l_force_mv_ADDR 0x00002230
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_3dpr_l_force_mv_BITSTART 12
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_3dpr_l_force_mv_BITEND 21

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_3dpr_r_force_mv_ADDR 0x00002230
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_3dpr_r_force_mv_BITSTART 22
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_3dpr_r_force_mv_BITEND 31

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_wait_cycle_frame2_mv_trig_ADDR 0x00002234
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_wait_cycle_frame2_mv_trig_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_wait_cycle_frame2_mv_trig_BITEND 17

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_wait_cycle_frame2_me_trig_ADDR 0x00002238
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_wait_cycle_frame2_me_trig_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_wait_cycle_frame2_me_trig_BITEND 17

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_mvx_range_ADDR 0x0000223C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_mvx_range_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_mvx_range_BITEND 8

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_mvy_range_ADDR 0x0000223C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_mvy_range_BITSTART 9
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_mvy_range_BITEND 15

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_blk_rim_top_ADDR 0x0000223C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_blk_rim_top_BITSTART 16
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_blk_rim_top_BITEND 24

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_blk_rim_left_ADDR 0x00002240
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_blk_rim_left_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_blk_rim_left_BITEND 8

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_blk_rim_right_ADDR 0x00002240
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_blk_rim_right_BITSTART 9
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_blk_rim_right_BITEND 17

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_blk_rim_bot_ADDR 0x00002240
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_blk_rim_bot_BITSTART 18
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_blk_rim_bot_BITEND 26

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pix_rim_top_ADDR 0x00002244
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pix_rim_top_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pix_rim_top_BITEND 9

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pix_rim_bot_ADDR 0x00002244
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pix_rim_bot_BITSTART 10
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pix_rim_bot_BITEND 19

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pix_rim_left_ADDR 0x00002248
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pix_rim_left_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pix_rim_left_BITEND 9

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pix_rim_right_ADDR 0x00002248
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pix_rim_right_BITSTART 10
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pix_rim_right_BITEND 19

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_lbme_h_addr_shift_bit_ADDR 0x00002248
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_lbme_h_addr_shift_bit_BITSTART 20
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_lbme_h_addr_shift_bit_BITEND 20

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_lbme_v_addr_shift_bit_ADDR 0x00002248
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_lbme_v_addr_shift_bit_BITSTART 21
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_lbme_v_addr_shift_bit_BITEND 21

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_lbme_hv_ratio_ADDR 0x00002248
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_lbme_hv_ratio_BITSTART 22
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_lbme_hv_ratio_BITEND 22

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_rim_shift_en_ADDR 0x0000224C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_rim_shift_en_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_rim_shift_en_BITEND 0

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_out_of_range_cnt_th_ADDR 0x0000224C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_out_of_range_cnt_th_BITSTART 1
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_out_of_range_cnt_th_BITEND 5

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_invalid_cnt_th_ADDR 0x0000224C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_invalid_cnt_th_BITSTART 6
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_invalid_cnt_th_BITEND 10

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_dc_bypass_tag_ADDR 0x0000224C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_dc_bypass_tag_BITSTART 11
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_dc_bypass_tag_BITEND 11

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ac_bypass_tag_ADDR 0x0000224C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ac_bypass_tag_BITSTART 12
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ac_bypass_tag_BITEND 12

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_gmv_sel_ADDR 0x00002250
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_gmv_sel_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_gmv_sel_BITEND 1

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_logo_limit_en_ADDR 0x00002254
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_logo_limit_en_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_logo_limit_en_BITEND 0

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_logo_limit_mode_sel_ADDR 0x00002254
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_logo_limit_mode_sel_BITSTART 1
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_logo_limit_mode_sel_BITEND 1

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_logo_searchx_ADDR 0x00002254
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_logo_searchx_BITSTART 2
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_logo_searchx_BITEND 6

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_logo_searchy_ADDR 0x00002254
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_logo_searchy_BITSTART 7
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_logo_searchy_BITEND 11

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_logolimit_coef_x_ADDR 0x00002254
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_logolimit_coef_x_BITSTART 12
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_logolimit_coef_x_BITEND 14

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_logolimit_coef_y_ADDR 0x00002254
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_logolimit_coef_y_BITSTART 15
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_logolimit_coef_y_BITEND 17

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_logo_enable_ADDR 0x00002254
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_logo_enable_BITSTART 18
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_logo_enable_BITEND 18

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_dm_req_interval_ADDR 0x00002258
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_dm_req_interval_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_dm_req_interval_BITEND 7

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_self_upd_interval_ADDR 0x00002258
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_self_upd_interval_BITSTART 8
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_self_upd_interval_BITEND 15

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_lfsr_mask0_x_ADDR 0x0000225C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_lfsr_mask0_x_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_lfsr_mask0_x_BITEND 3

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_lfsr_mask0_y_ADDR 0x0000225C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_lfsr_mask0_y_BITSTART 4
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_lfsr_mask0_y_BITEND 7

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_lfsr_mask1_x_ADDR 0x0000225C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_lfsr_mask1_x_BITSTART 8
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_lfsr_mask1_x_BITEND 11

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_lfsr_mask1_y_ADDR 0x0000225C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_lfsr_mask1_y_BITSTART 12
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_lfsr_mask1_y_BITEND 15

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_lfsr_mask2_x_ADDR 0x0000225C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_lfsr_mask2_x_BITSTART 16
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_lfsr_mask2_x_BITEND 19

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_lfsr_mask2_y_ADDR 0x0000225C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_lfsr_mask2_y_BITSTART 20
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_lfsr_mask2_y_BITEND 23

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_lfsr_mask3_x_ADDR 0x0000225C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_lfsr_mask3_x_BITSTART 24
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_lfsr_mask3_x_BITEND 27

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_lfsr_mask3_y_ADDR 0x0000225C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_lfsr_mask3_y_BITSTART 28
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_lfsr_mask3_y_BITEND 31

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_sc_debug_en_ADDR 0x00002260
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_sc_debug_en_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_sc_debug_en_BITEND 3

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_sc_wait_cycle_ADDR 0x00002260
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_sc_wait_cycle_BITSTART 4
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_sc_wait_cycle_BITEND 10

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_sc_debug_force_mv_y_deci_ADDR 0x00002260
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_sc_debug_force_mv_y_deci_BITSTART 11
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_sc_debug_force_mv_y_deci_BITEND 12

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_sc_debug_force_mv_y_int_ADDR 0x00002260
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_sc_debug_force_mv_y_int_BITSTART 13
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_sc_debug_force_mv_y_int_BITEND 19

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_sc_debug_force_mv_y_sign_ADDR 0x00002260
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_sc_debug_force_mv_y_sign_BITSTART 20
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_sc_debug_force_mv_y_sign_BITEND 20

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_sc_debug_force_mv_x_deci_ADDR 0x00002260
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_sc_debug_force_mv_x_deci_BITSTART 21
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_sc_debug_force_mv_x_deci_BITEND 22

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_sc_debug_force_mv_x_int_ADDR 0x00002260
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_sc_debug_force_mv_x_int_BITSTART 23
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_sc_debug_force_mv_x_int_BITEND 30

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_sc_debug_force_mv_x_sign_ADDR 0x00002260
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_sc_debug_force_mv_x_sign_BITSTART 31
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_sc_debug_force_mv_x_sign_BITEND 31

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_multimin_debug_en_ADDR 0x00002264
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_multimin_debug_en_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_multimin_debug_en_BITEND 0

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_multimin_debug_ip_x_ADDR 0x00002264
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_multimin_debug_ip_x_BITSTART 11
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_multimin_debug_ip_x_BITEND 21

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_multimin_debug_ip_y_ADDR 0x00002264
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_multimin_debug_ip_y_BITSTART 22
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_multimin_debug_ip_y_BITEND 31

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_multimin_debug_pi_x_ADDR 0x00002268
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_multimin_debug_pi_x_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_multimin_debug_pi_x_BITEND 10

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_multimin_debug_pi_y_ADDR 0x00002268
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_multimin_debug_pi_y_BITSTART 11
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_multimin_debug_pi_y_BITEND 20

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_multimin_ip_h_idx_bit_sel_ADDR 0x0000226C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_multimin_ip_h_idx_bit_sel_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_multimin_ip_h_idx_bit_sel_BITEND 3

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_multimin_ip_v_idx_bit_sel_ADDR 0x0000226C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_multimin_ip_v_idx_bit_sel_BITSTART 4
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_multimin_ip_v_idx_bit_sel_BITEND 7

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_multimin_pi_h_idx_bit_sel_ADDR 0x0000226C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_multimin_pi_h_idx_bit_sel_BITSTART 8
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_multimin_pi_h_idx_bit_sel_BITEND 11

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_multimin_pi_v_idx_bit_sel_ADDR 0x0000226C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_multimin_pi_v_idx_bit_sel_BITSTART 12
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_multimin_pi_v_idx_bit_sel_BITEND 15

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_dm_ppi_debug_en_ADDR 0x00002270
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_dm_ppi_debug_en_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_dm_ppi_debug_en_BITEND 0

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ppi_debug_mv_y_ADDR 0x00002270
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ppi_debug_mv_y_BITSTART 1
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ppi_debug_mv_y_BITEND 10

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ppi_debug_mv_x_ADDR 0x00002270
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ppi_debug_mv_x_BITSTART 11
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ppi_debug_mv_x_BITEND 21

#define FRC_TOP__KME_VBUF_TOP__reg_kme_vbuf_sram_ls_en_ADDR 0x00002270
#define FRC_TOP__KME_VBUF_TOP__reg_kme_vbuf_sram_ls_en_BITSTART 22
#define FRC_TOP__KME_VBUF_TOP__reg_kme_vbuf_sram_ls_en_BITEND 22

#define FRC_TOP__KME_VBUF_TOP__reg_kme_vbuf_sram_ls_value_ADDR 0x00002270
#define FRC_TOP__KME_VBUF_TOP__reg_kme_vbuf_sram_ls_value_BITSTART 23
#define FRC_TOP__KME_VBUF_TOP__reg_kme_vbuf_sram_ls_value_BITEND 23

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_dm0_monitor_cnt_ADDR 0x00002274
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_dm0_monitor_cnt_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_dm0_monitor_cnt_BITEND 17

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_dm1_monitor_cnt_ADDR 0x00002278
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_dm1_monitor_cnt_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_dm1_monitor_cnt_BITEND 17

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_sc_lfsr_mask0_x_ADDR 0x0000227C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_sc_lfsr_mask0_x_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_sc_lfsr_mask0_x_BITEND 3

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_sc_lfsr_mask0_y_ADDR 0x0000227C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_sc_lfsr_mask0_y_BITSTART 4
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_sc_lfsr_mask0_y_BITEND 7

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_sc_lfsr_mask1_x_ADDR 0x0000227C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_sc_lfsr_mask1_x_BITSTART 8
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_sc_lfsr_mask1_x_BITEND 11

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_sc_lfsr_mask1_y_ADDR 0x0000227C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_sc_lfsr_mask1_y_BITSTART 12
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_sc_lfsr_mask1_y_BITEND 15

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_sc_lfsr_mask2_x_ADDR 0x0000227C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_sc_lfsr_mask2_x_BITSTART 16
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_sc_lfsr_mask2_x_BITEND 19

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_sc_lfsr_mask2_y_ADDR 0x0000227C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_sc_lfsr_mask2_y_BITSTART 20
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_sc_lfsr_mask2_y_BITEND 23

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_sc_lfsr_mask3_x_ADDR 0x0000227C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_sc_lfsr_mask3_x_BITSTART 24
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_sc_lfsr_mask3_x_BITEND 27

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_sc_lfsr_mask3_y_ADDR 0x0000227C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_sc_lfsr_mask3_y_BITSTART 28
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_1st_sc_lfsr_mask3_y_BITEND 31

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_sc_lfsr_mask0_x_ADDR 0x00002280
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_sc_lfsr_mask0_x_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_sc_lfsr_mask0_x_BITEND 3

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_sc_lfsr_mask0_y_ADDR 0x00002280
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_sc_lfsr_mask0_y_BITSTART 4
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_sc_lfsr_mask0_y_BITEND 7

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_sc_lfsr_mask1_x_ADDR 0x00002280
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_sc_lfsr_mask1_x_BITSTART 8
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_sc_lfsr_mask1_x_BITEND 11

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_sc_lfsr_mask1_y_ADDR 0x00002280
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_sc_lfsr_mask1_y_BITSTART 12
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_sc_lfsr_mask1_y_BITEND 15

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_sc_lfsr_mask2_x_ADDR 0x00002280
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_sc_lfsr_mask2_x_BITSTART 16
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_sc_lfsr_mask2_x_BITEND 19

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_sc_lfsr_mask2_y_ADDR 0x00002280
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_sc_lfsr_mask2_y_BITSTART 20
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_sc_lfsr_mask2_y_BITEND 23

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_sc_lfsr_mask3_x_ADDR 0x00002280
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_sc_lfsr_mask3_x_BITSTART 24
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_sc_lfsr_mask3_x_BITEND 27

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_sc_lfsr_mask3_y_ADDR 0x00002280
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_sc_lfsr_mask3_y_BITSTART 28
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_1st_sc_lfsr_mask3_y_BITEND 31

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_meander_blk_rim_top_ADDR 0x00002284
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_meander_blk_rim_top_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_meander_blk_rim_top_BITEND 8

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_meander_blk_rim_bot_ADDR 0x00002284
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_meander_blk_rim_bot_BITSTART 9
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_meander_blk_rim_bot_BITEND 17

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_meander_pix_rim_top_ADDR 0x00002284
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_meander_pix_rim_top_BITSTART 18
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_meander_pix_rim_top_BITEND 27

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_logo_debug_en_ADDR 0x00002288
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_logo_debug_en_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_logo_debug_en_BITEND 0

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_me1_rb_tempconsis_sel_ADDR 0x00002288
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_me1_rb_tempconsis_sel_BITSTART 1
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_me1_rb_tempconsis_sel_BITEND 1

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_rbk_bv_x_idx_ADDR 0x0000228C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_rbk_bv_x_idx_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_rbk_bv_x_idx_BITEND 8

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_rbk_bv_y_idx_ADDR 0x0000228C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_rbk_bv_y_idx_BITSTART 9
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_rbk_bv_y_idx_BITEND 17

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_dc_obme_mode_ADDR 0x0000228C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_dc_obme_mode_BITSTART 18
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_dc_obme_mode_BITEND 19

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_dc_obme_mode_ADDR 0x0000228C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_dc_obme_mode_BITSTART 20
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_dc_obme_mode_BITEND 21

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_dc_obme_mode_sel_ADDR 0x0000228C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_dc_obme_mode_sel_BITSTART 22
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_dc_obme_mode_sel_BITEND 22

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_dc_obme_mode_sel_ADDR 0x0000228C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_dc_obme_mode_sel_BITSTART 23
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_dc_obme_mode_sel_BITEND 23

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_ac_obme_mode_ADDR 0x0000228C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_ac_obme_mode_BITSTART 24
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_ip_ac_obme_mode_BITEND 25

#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_ac_obme_mode_ADDR 0x0000228C
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_ac_obme_mode_BITSTART 26
#define FRC_TOP__KME_VBUF_TOP__reg_vbuf_pi_ac_obme_mode_BITEND 27

#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_mulitin_bv_x_ADDR 0x000022EC
#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_mulitin_bv_x_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_mulitin_bv_x_BITEND 10

#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_mulitin_bv_y_ADDR 0x000022EC
#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_mulitin_bv_y_BITSTART 11
#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_mulitin_bv_y_BITEND 20

#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_dm0_err_cnt_ADDR 0x000022F0
#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_dm0_err_cnt_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_dm0_err_cnt_BITEND 7

#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_dm1_err_cnt_ADDR 0x000022F0
#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_dm1_err_cnt_BITSTART 8
#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_dm1_err_cnt_BITEND 15

#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_dm0_fetch_cnt_ADDR 0x000022F4
#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_dm0_fetch_cnt_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_dm0_fetch_cnt_BITEND 17

#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_dm1_fetch_cnt_ADDR 0x000022F8
#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_dm1_fetch_cnt_BITSTART 0
#define FRC_TOP__KME_VBUF_TOP__regr_vbuf_dm1_fetch_cnt_BITEND 17

#define FRC_TOP__KME_ME1_TOP2__reg_me1_gmv_sel_ADDR 0x00002300
#define FRC_TOP__KME_ME1_TOP2__reg_me1_gmv_sel_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__reg_me1_gmv_sel_BITEND 0

#define FRC_TOP__KME_ME1_TOP2__reg_me1_gmvd_sel_ADDR 0x00002300
#define FRC_TOP__KME_ME1_TOP2__reg_me1_gmvd_sel_BITSTART 1
#define FRC_TOP__KME_ME1_TOP2__reg_me1_gmvd_sel_BITEND 1

#define FRC_TOP__KME_ME1_TOP2__reg_me2_gmv_sel_ADDR 0x00002300
#define FRC_TOP__KME_ME1_TOP2__reg_me2_gmv_sel_BITSTART 2
#define FRC_TOP__KME_ME1_TOP2__reg_me2_gmv_sel_BITEND 2

#define FRC_TOP__KME_ME1_TOP2__reg_me2_gmvd_sel_ADDR 0x00002300
#define FRC_TOP__KME_ME1_TOP2__reg_me2_gmvd_sel_BITSTART 3
#define FRC_TOP__KME_ME1_TOP2__reg_me2_gmvd_sel_BITEND 3

#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_hact_ADDR 0x00002304
#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_hact_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_hact_BITEND 8

#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_vact_ADDR 0x00002304
#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_vact_BITSTART 9
#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_vact_BITEND 17

#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_init_mode_ADDR 0x00002308
#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_init_mode_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_init_mode_BITEND 0

#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_init_sel_ADDR 0x00002308
#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_init_sel_BITSTART 1
#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_init_sel_BITEND 1

#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_sad_thd_ADDR 0x00002308
#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_sad_thd_BITSTART 16
#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_sad_thd_BITEND 28

#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_mvd_cor_thd_ADDR 0x0000230C
#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_mvd_cor_thd_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_mvd_cor_thd_BITEND 7

#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_mvd_merge_thd_ADDR 0x0000230C
#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_mvd_merge_thd_BITSTART 8
#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_mvd_merge_thd_BITEND 19

#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_unconf_x1_ADDR 0x00002310
#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_unconf_x1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_unconf_x1_BITEND 11

#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_unconf_x2_ADDR 0x00002310
#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_unconf_x2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_unconf_x2_BITEND 27

#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_unconf_y1_ADDR 0x00002314
#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_unconf_y1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_unconf_y1_BITEND 11

#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_unconf_y2_ADDR 0x00002314
#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_unconf_y2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_unconf_y2_BITEND 27

#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_unconf_slp_ADDR 0x00002318
#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_unconf_slp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_unconf_slp_BITEND 9

#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_cnt_alpha_ADDR 0x00002318
#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_cnt_alpha_BITSTART 10
#define FRC_TOP__KME_ME1_TOP2__reg_me1_rmv_cnt_alpha_BITEND 14

#define FRC_TOP__KME_ME1_TOP2__reg_me1_gmv_init_mode_ADDR 0x0000231C
#define FRC_TOP__KME_ME1_TOP2__reg_me1_gmv_init_mode_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__reg_me1_gmv_init_mode_BITEND 0

#define FRC_TOP__KME_ME1_TOP2__reg_me1_gmv_mvd_cor_thd_ADDR 0x00002320
#define FRC_TOP__KME_ME1_TOP2__reg_me1_gmv_mvd_cor_thd_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__reg_me1_gmv_mvd_cor_thd_BITEND 7

#define FRC_TOP__KME_ME1_TOP2__reg_me1_gmv_mvd_merge_thd_ADDR 0x00002320
#define FRC_TOP__KME_ME1_TOP2__reg_me1_gmv_mvd_merge_thd_BITSTART 8
#define FRC_TOP__KME_ME1_TOP2__reg_me1_gmv_mvd_merge_thd_BITEND 19

#define FRC_TOP__KME_ME1_TOP2__reg_me1_gmv_unconf_x1_ADDR 0x00002324
#define FRC_TOP__KME_ME1_TOP2__reg_me1_gmv_unconf_x1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__reg_me1_gmv_unconf_x1_BITEND 11

#define FRC_TOP__KME_ME1_TOP2__reg_me1_gmv_unconf_x2_ADDR 0x00002324
#define FRC_TOP__KME_ME1_TOP2__reg_me1_gmv_unconf_x2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP2__reg_me1_gmv_unconf_x2_BITEND 27

#define FRC_TOP__KME_ME1_TOP2__reg_me1_gmv_unconf_y1_ADDR 0x00002328
#define FRC_TOP__KME_ME1_TOP2__reg_me1_gmv_unconf_y1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__reg_me1_gmv_unconf_y1_BITEND 11

#define FRC_TOP__KME_ME1_TOP2__reg_me1_gmv_unconf_y2_ADDR 0x00002328
#define FRC_TOP__KME_ME1_TOP2__reg_me1_gmv_unconf_y2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP2__reg_me1_gmv_unconf_y2_BITEND 27

#define FRC_TOP__KME_ME1_TOP2__reg_me1_gmv_unconf_slp_ADDR 0x0000232C
#define FRC_TOP__KME_ME1_TOP2__reg_me1_gmv_unconf_slp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__reg_me1_gmv_unconf_slp_BITEND 9

#define FRC_TOP__KME_ME1_TOP2__reg_me1_gmv_cnt_alpha_ADDR 0x0000232C
#define FRC_TOP__KME_ME1_TOP2__reg_me1_gmv_cnt_alpha_BITSTART 10
#define FRC_TOP__KME_ME1_TOP2__reg_me1_gmv_cnt_alpha_BITEND 14

#define FRC_TOP__KME_ME1_TOP2__reg_me1_sw_gmv_en_ADDR 0x00002380
#define FRC_TOP__KME_ME1_TOP2__reg_me1_sw_gmv_en_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__reg_me1_sw_gmv_en_BITEND 0

#define FRC_TOP__KME_ME1_TOP2__reg_me1_sw_gmv_mvx_ADDR 0x00002380
#define FRC_TOP__KME_ME1_TOP2__reg_me1_sw_gmv_mvx_BITSTART 8
#define FRC_TOP__KME_ME1_TOP2__reg_me1_sw_gmv_mvx_BITEND 18

#define FRC_TOP__KME_ME1_TOP2__reg_me1_sw_gmv_mvy_ADDR 0x00002380
#define FRC_TOP__KME_ME1_TOP2__reg_me1_sw_gmv_mvy_BITSTART 19
#define FRC_TOP__KME_ME1_TOP2__reg_me1_sw_gmv_mvy_BITEND 28

#define FRC_TOP__KME_ME1_TOP2__reg_me1_sw_gmv_cnt_ADDR 0x00002384
#define FRC_TOP__KME_ME1_TOP2__reg_me1_sw_gmv_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__reg_me1_sw_gmv_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP2__reg_me1_sw_gmv_unconf_ADDR 0x00002384
#define FRC_TOP__KME_ME1_TOP2__reg_me1_sw_gmv_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP2__reg_me1_sw_gmv_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP2__reg_me1_sw_rmv_en_ADDR 0x00002388
#define FRC_TOP__KME_ME1_TOP2__reg_me1_sw_rmv_en_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__reg_me1_sw_rmv_en_BITEND 31

#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp0_mvx_ADDR 0x000023B0
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp0_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp0_mvy_ADDR 0x000023B0
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp1_mvx_ADDR 0x000023B4
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp1_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp1_mvy_ADDR 0x000023B4
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp0_cnt_ADDR 0x000023B8
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp0_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp1_cnt_ADDR 0x000023B8
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp0_unconf_ADDR 0x000023BC
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp0_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp1_unconf_ADDR 0x000023BC
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP2__regr_me1_gmv_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn00_mvx_ADDR 0x00002400
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn00_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn00_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn00_mvy_ADDR 0x00002400
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn00_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn00_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn01_mvx_ADDR 0x00002404
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn01_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn01_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn01_mvy_ADDR 0x00002404
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn01_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn01_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn02_mvx_ADDR 0x00002408
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn02_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn02_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn02_mvy_ADDR 0x00002408
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn02_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn02_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn03_mvx_ADDR 0x0000240C
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn03_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn03_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn03_mvy_ADDR 0x0000240C
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn03_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn03_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn04_mvx_ADDR 0x00002410
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn04_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn04_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn04_mvy_ADDR 0x00002410
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn04_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn04_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn05_mvx_ADDR 0x00002414
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn05_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn05_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn05_mvy_ADDR 0x00002414
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn05_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn05_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn06_mvx_ADDR 0x00002418
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn06_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn06_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn06_mvy_ADDR 0x00002418
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn06_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn06_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn07_mvx_ADDR 0x0000241C
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn07_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn07_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn07_mvy_ADDR 0x0000241C
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn07_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn07_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn08_mvx_ADDR 0x00002420
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn08_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn08_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn08_mvy_ADDR 0x00002420
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn08_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn08_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn09_mvx_ADDR 0x00002424
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn09_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn09_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn09_mvy_ADDR 0x00002424
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn09_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn09_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn10_mvx_ADDR 0x00002428
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn10_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn10_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn10_mvy_ADDR 0x00002428
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn10_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn10_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn11_mvx_ADDR 0x0000242C
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn11_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn11_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn11_mvy_ADDR 0x0000242C
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn11_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn11_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn12_mvx_ADDR 0x00002430
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn12_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn12_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn12_mvy_ADDR 0x00002430
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn12_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn12_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn13_mvx_ADDR 0x00002434
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn13_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn13_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn13_mvy_ADDR 0x00002434
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn13_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn13_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn14_mvx_ADDR 0x00002438
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn14_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn14_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn14_mvy_ADDR 0x00002438
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn14_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn14_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn15_mvx_ADDR 0x0000243C
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn15_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn15_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn15_mvy_ADDR 0x0000243C
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn15_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn15_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn16_mvx_ADDR 0x00002440
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn16_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn16_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn16_mvy_ADDR 0x00002440
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn16_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn16_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn17_mvx_ADDR 0x00002444
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn17_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn17_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn17_mvy_ADDR 0x00002444
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn17_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn17_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn18_mvx_ADDR 0x00002448
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn18_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn18_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn18_mvy_ADDR 0x00002448
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn18_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn18_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn19_mvx_ADDR 0x0000244C
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn19_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn19_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn19_mvy_ADDR 0x0000244C
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn19_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn19_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn20_mvx_ADDR 0x00002450
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn20_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn20_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn20_mvy_ADDR 0x00002450
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn20_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn20_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn21_mvx_ADDR 0x00002454
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn21_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn21_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn21_mvy_ADDR 0x00002454
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn21_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn21_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn22_mvx_ADDR 0x00002458
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn22_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn22_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn22_mvy_ADDR 0x00002458
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn22_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn22_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn23_mvx_ADDR 0x0000245C
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn23_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn23_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn23_mvy_ADDR 0x0000245C
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn23_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn23_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn24_mvx_ADDR 0x00002460
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn24_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn24_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn24_mvy_ADDR 0x00002460
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn24_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn24_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn25_mvx_ADDR 0x00002464
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn25_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn25_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn25_mvy_ADDR 0x00002464
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn25_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn25_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn26_mvx_ADDR 0x00002468
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn26_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn26_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn26_mvy_ADDR 0x00002468
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn26_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn26_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn27_mvx_ADDR 0x0000246C
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn27_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn27_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn27_mvy_ADDR 0x0000246C
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn27_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn27_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn28_mvx_ADDR 0x00002470
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn28_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn28_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn28_mvy_ADDR 0x00002470
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn28_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn28_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn29_mvx_ADDR 0x00002474
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn29_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn29_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn29_mvy_ADDR 0x00002474
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn29_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn29_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn30_mvx_ADDR 0x00002478
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn30_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn30_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn30_mvy_ADDR 0x00002478
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn30_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn30_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn31_mvx_ADDR 0x0000247C
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn31_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn31_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn31_mvy_ADDR 0x0000247C
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn31_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn31_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn00_cnt_ADDR 0x00002480
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn00_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn00_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn01_cnt_ADDR 0x00002480
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn01_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn01_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn02_cnt_ADDR 0x00002484
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn02_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn02_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn03_cnt_ADDR 0x00002484
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn03_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn03_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn04_cnt_ADDR 0x00002488
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn04_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn04_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn05_cnt_ADDR 0x00002488
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn05_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn05_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn06_cnt_ADDR 0x0000248C
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn06_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn06_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn07_cnt_ADDR 0x0000248C
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn07_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn07_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn08_cnt_ADDR 0x00002490
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn08_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn08_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn09_cnt_ADDR 0x00002490
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn09_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn09_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn10_cnt_ADDR 0x00002494
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn10_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn10_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn11_cnt_ADDR 0x00002494
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn11_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn11_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn12_cnt_ADDR 0x00002498
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn12_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn12_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn13_cnt_ADDR 0x00002498
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn13_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn13_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn14_cnt_ADDR 0x0000249C
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn14_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn14_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn15_cnt_ADDR 0x0000249C
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn15_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn15_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn16_cnt_ADDR 0x000024A0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn16_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn16_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn17_cnt_ADDR 0x000024A0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn17_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn17_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn18_cnt_ADDR 0x000024A4
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn18_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn18_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn19_cnt_ADDR 0x000024A4
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn19_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn19_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn20_cnt_ADDR 0x000024A8
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn20_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn20_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn21_cnt_ADDR 0x000024A8
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn21_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn21_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn22_cnt_ADDR 0x000024AC
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn22_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn22_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn23_cnt_ADDR 0x000024AC
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn23_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn23_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn24_cnt_ADDR 0x000024B0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn24_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn24_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn25_cnt_ADDR 0x000024B0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn25_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn25_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn26_cnt_ADDR 0x000024B4
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn26_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn26_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn27_cnt_ADDR 0x000024B4
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn27_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn27_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn28_cnt_ADDR 0x000024B8
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn28_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn28_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn29_cnt_ADDR 0x000024B8
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn29_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn29_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn30_cnt_ADDR 0x000024BC
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn30_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn30_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn31_cnt_ADDR 0x000024BC
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn31_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn31_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn00_unconf_ADDR 0x000024C0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn00_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn00_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn01_unconf_ADDR 0x000024C0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn01_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn01_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn02_unconf_ADDR 0x000024C4
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn02_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn02_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn03_unconf_ADDR 0x000024C4
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn03_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn03_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn04_unconf_ADDR 0x000024C8
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn04_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn04_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn05_unconf_ADDR 0x000024C8
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn05_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn05_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn06_unconf_ADDR 0x000024CC
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn06_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn06_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn07_unconf_ADDR 0x000024CC
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn07_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn07_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn08_unconf_ADDR 0x000024D0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn08_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn08_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn09_unconf_ADDR 0x000024D0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn09_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn09_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn10_unconf_ADDR 0x000024D4
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn10_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn10_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn11_unconf_ADDR 0x000024D4
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn11_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn11_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn12_unconf_ADDR 0x000024D8
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn12_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn12_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn13_unconf_ADDR 0x000024D8
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn13_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn13_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn14_unconf_ADDR 0x000024DC
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn14_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn14_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn15_unconf_ADDR 0x000024DC
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn15_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn15_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn16_unconf_ADDR 0x000024E0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn16_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn16_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn17_unconf_ADDR 0x000024E0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn17_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn17_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn18_unconf_ADDR 0x000024E4
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn18_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn18_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn19_unconf_ADDR 0x000024E4
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn19_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn19_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn20_unconf_ADDR 0x000024E8
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn20_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn20_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn21_unconf_ADDR 0x000024E8
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn21_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn21_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn22_unconf_ADDR 0x000024EC
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn22_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn22_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn23_unconf_ADDR 0x000024EC
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn23_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn23_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn24_unconf_ADDR 0x000024F0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn24_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn24_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn25_unconf_ADDR 0x000024F0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn25_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn25_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn26_unconf_ADDR 0x000024F4
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn26_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn26_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn27_unconf_ADDR 0x000024F4
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn27_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn27_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn28_unconf_ADDR 0x000024F8
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn28_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn28_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn29_unconf_ADDR 0x000024F8
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn29_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn29_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn30_unconf_ADDR 0x000024FC
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn30_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn30_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn31_unconf_ADDR 0x000024FC
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn31_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP3__reg_me1_sw_rgn31_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn00_grp0_mvx_ADDR 0x00002500
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn00_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn00_grp0_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn00_grp0_mvy_ADDR 0x00002500
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn00_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn00_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn00_grp1_mvx_ADDR 0x00002504
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn00_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn00_grp1_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn00_grp1_mvy_ADDR 0x00002504
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn00_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn00_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn01_grp0_mvx_ADDR 0x00002508
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn01_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn01_grp0_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn01_grp0_mvy_ADDR 0x00002508
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn01_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn01_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn01_grp1_mvx_ADDR 0x0000250C
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn01_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn01_grp1_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn01_grp1_mvy_ADDR 0x0000250C
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn01_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn01_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn02_grp0_mvx_ADDR 0x00002510
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn02_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn02_grp0_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn02_grp0_mvy_ADDR 0x00002510
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn02_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn02_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn02_grp1_mvx_ADDR 0x00002514
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn02_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn02_grp1_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn02_grp1_mvy_ADDR 0x00002514
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn02_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn02_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn03_grp0_mvx_ADDR 0x00002518
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn03_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn03_grp0_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn03_grp0_mvy_ADDR 0x00002518
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn03_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn03_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn03_grp1_mvx_ADDR 0x0000251C
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn03_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn03_grp1_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn03_grp1_mvy_ADDR 0x0000251C
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn03_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn03_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn04_grp0_mvx_ADDR 0x00002520
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn04_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn04_grp0_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn04_grp0_mvy_ADDR 0x00002520
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn04_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn04_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn04_grp1_mvx_ADDR 0x00002524
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn04_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn04_grp1_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn04_grp1_mvy_ADDR 0x00002524
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn04_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn04_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn05_grp0_mvx_ADDR 0x00002528
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn05_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn05_grp0_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn05_grp0_mvy_ADDR 0x00002528
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn05_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn05_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn05_grp1_mvx_ADDR 0x0000252C
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn05_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn05_grp1_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn05_grp1_mvy_ADDR 0x0000252C
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn05_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn05_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn06_grp0_mvx_ADDR 0x00002530
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn06_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn06_grp0_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn06_grp0_mvy_ADDR 0x00002530
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn06_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn06_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn06_grp1_mvx_ADDR 0x00002534
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn06_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn06_grp1_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn06_grp1_mvy_ADDR 0x00002534
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn06_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn06_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn07_grp0_mvx_ADDR 0x00002538
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn07_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn07_grp0_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn07_grp0_mvy_ADDR 0x00002538
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn07_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn07_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn07_grp1_mvx_ADDR 0x0000253C
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn07_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn07_grp1_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn07_grp1_mvy_ADDR 0x0000253C
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn07_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn07_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn08_grp0_mvx_ADDR 0x00002540
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn08_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn08_grp0_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn08_grp0_mvy_ADDR 0x00002540
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn08_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn08_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn08_grp1_mvx_ADDR 0x00002544
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn08_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn08_grp1_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn08_grp1_mvy_ADDR 0x00002544
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn08_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn08_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn09_grp0_mvx_ADDR 0x00002548
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn09_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn09_grp0_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn09_grp0_mvy_ADDR 0x00002548
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn09_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn09_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn09_grp1_mvx_ADDR 0x0000254C
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn09_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn09_grp1_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn09_grp1_mvy_ADDR 0x0000254C
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn09_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn09_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn10_grp0_mvx_ADDR 0x00002550
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn10_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn10_grp0_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn10_grp0_mvy_ADDR 0x00002550
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn10_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn10_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn10_grp1_mvx_ADDR 0x00002554
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn10_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn10_grp1_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn10_grp1_mvy_ADDR 0x00002554
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn10_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn10_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn11_grp0_mvx_ADDR 0x00002558
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn11_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn11_grp0_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn11_grp0_mvy_ADDR 0x00002558
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn11_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn11_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn11_grp1_mvx_ADDR 0x0000255C
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn11_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn11_grp1_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn11_grp1_mvy_ADDR 0x0000255C
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn11_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn11_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn12_grp0_mvx_ADDR 0x00002560
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn12_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn12_grp0_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn12_grp0_mvy_ADDR 0x00002560
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn12_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn12_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn12_grp1_mvx_ADDR 0x00002564
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn12_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn12_grp1_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn12_grp1_mvy_ADDR 0x00002564
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn12_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn12_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn13_grp0_mvx_ADDR 0x00002568
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn13_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn13_grp0_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn13_grp0_mvy_ADDR 0x00002568
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn13_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn13_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn13_grp1_mvx_ADDR 0x0000256C
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn13_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn13_grp1_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn13_grp1_mvy_ADDR 0x0000256C
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn13_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn13_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn14_grp0_mvx_ADDR 0x00002570
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn14_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn14_grp0_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn14_grp0_mvy_ADDR 0x00002570
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn14_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn14_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn14_grp1_mvx_ADDR 0x00002574
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn14_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn14_grp1_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn14_grp1_mvy_ADDR 0x00002574
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn14_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn14_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn15_grp0_mvx_ADDR 0x00002578
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn15_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn15_grp0_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn15_grp0_mvy_ADDR 0x00002578
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn15_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn15_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn15_grp1_mvx_ADDR 0x0000257C
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn15_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn15_grp1_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn15_grp1_mvy_ADDR 0x0000257C
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn15_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn15_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn16_grp0_mvx_ADDR 0x00002580
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn16_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn16_grp0_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn16_grp0_mvy_ADDR 0x00002580
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn16_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn16_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn16_grp1_mvx_ADDR 0x00002584
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn16_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn16_grp1_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn16_grp1_mvy_ADDR 0x00002584
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn16_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn16_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn17_grp0_mvx_ADDR 0x00002588
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn17_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn17_grp0_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn17_grp0_mvy_ADDR 0x00002588
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn17_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn17_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn17_grp1_mvx_ADDR 0x0000258C
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn17_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn17_grp1_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn17_grp1_mvy_ADDR 0x0000258C
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn17_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn17_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn18_grp0_mvx_ADDR 0x00002590
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn18_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn18_grp0_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn18_grp0_mvy_ADDR 0x00002590
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn18_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn18_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn18_grp1_mvx_ADDR 0x00002594
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn18_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn18_grp1_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn18_grp1_mvy_ADDR 0x00002594
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn18_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn18_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn19_grp0_mvx_ADDR 0x00002598
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn19_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn19_grp0_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn19_grp0_mvy_ADDR 0x00002598
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn19_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn19_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn19_grp1_mvx_ADDR 0x0000259C
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn19_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn19_grp1_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn19_grp1_mvy_ADDR 0x0000259C
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn19_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn19_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn20_grp0_mvx_ADDR 0x000025A0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn20_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn20_grp0_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn20_grp0_mvy_ADDR 0x000025A0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn20_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn20_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn20_grp1_mvx_ADDR 0x000025A4
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn20_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn20_grp1_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn20_grp1_mvy_ADDR 0x000025A4
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn20_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn20_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn21_grp0_mvx_ADDR 0x000025A8
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn21_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn21_grp0_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn21_grp0_mvy_ADDR 0x000025A8
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn21_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn21_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn21_grp1_mvx_ADDR 0x000025AC
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn21_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn21_grp1_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn21_grp1_mvy_ADDR 0x000025AC
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn21_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn21_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn22_grp0_mvx_ADDR 0x000025B0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn22_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn22_grp0_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn22_grp0_mvy_ADDR 0x000025B0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn22_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn22_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn22_grp1_mvx_ADDR 0x000025B4
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn22_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn22_grp1_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn22_grp1_mvy_ADDR 0x000025B4
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn22_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn22_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn23_grp0_mvx_ADDR 0x000025B8
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn23_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn23_grp0_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn23_grp0_mvy_ADDR 0x000025B8
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn23_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn23_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn23_grp1_mvx_ADDR 0x000025BC
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn23_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn23_grp1_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn23_grp1_mvy_ADDR 0x000025BC
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn23_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn23_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn24_grp0_mvx_ADDR 0x000025C0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn24_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn24_grp0_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn24_grp0_mvy_ADDR 0x000025C0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn24_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn24_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn24_grp1_mvx_ADDR 0x000025C4
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn24_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn24_grp1_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn24_grp1_mvy_ADDR 0x000025C4
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn24_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn24_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn25_grp0_mvx_ADDR 0x000025C8
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn25_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn25_grp0_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn25_grp0_mvy_ADDR 0x000025C8
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn25_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn25_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn25_grp1_mvx_ADDR 0x000025CC
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn25_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn25_grp1_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn25_grp1_mvy_ADDR 0x000025CC
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn25_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn25_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn26_grp0_mvx_ADDR 0x000025D0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn26_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn26_grp0_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn26_grp0_mvy_ADDR 0x000025D0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn26_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn26_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn26_grp1_mvx_ADDR 0x000025D4
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn26_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn26_grp1_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn26_grp1_mvy_ADDR 0x000025D4
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn26_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn26_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn27_grp0_mvx_ADDR 0x000025D8
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn27_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn27_grp0_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn27_grp0_mvy_ADDR 0x000025D8
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn27_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn27_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn27_grp1_mvx_ADDR 0x000025DC
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn27_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn27_grp1_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn27_grp1_mvy_ADDR 0x000025DC
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn27_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn27_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn28_grp0_mvx_ADDR 0x000025E0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn28_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn28_grp0_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn28_grp0_mvy_ADDR 0x000025E0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn28_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn28_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn28_grp1_mvx_ADDR 0x000025E4
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn28_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn28_grp1_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn28_grp1_mvy_ADDR 0x000025E4
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn28_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn28_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn29_grp0_mvx_ADDR 0x000025E8
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn29_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn29_grp0_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn29_grp0_mvy_ADDR 0x000025E8
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn29_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn29_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn29_grp1_mvx_ADDR 0x000025EC
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn29_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn29_grp1_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn29_grp1_mvy_ADDR 0x000025EC
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn29_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn29_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn30_grp0_mvx_ADDR 0x000025F0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn30_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn30_grp0_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn30_grp0_mvy_ADDR 0x000025F0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn30_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn30_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn30_grp1_mvx_ADDR 0x000025F4
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn30_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn30_grp1_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn30_grp1_mvy_ADDR 0x000025F4
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn30_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn30_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn31_grp0_mvx_ADDR 0x000025F8
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn31_grp0_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn31_grp0_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn31_grp0_mvy_ADDR 0x000025F8
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn31_grp0_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn31_grp0_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn31_grp1_mvx_ADDR 0x000025FC
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn31_grp1_mvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn31_grp1_mvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn31_grp1_mvy_ADDR 0x000025FC
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn31_grp1_mvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP4__regr_me1_rgn31_grp1_mvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn00_grp0_cnt_ADDR 0x00002600
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn00_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn00_grp0_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn00_grp1_cnt_ADDR 0x00002600
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn00_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn00_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn01_grp0_cnt_ADDR 0x00002604
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn01_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn01_grp0_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn01_grp1_cnt_ADDR 0x00002604
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn01_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn01_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn02_grp0_cnt_ADDR 0x00002608
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn02_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn02_grp0_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn02_grp1_cnt_ADDR 0x00002608
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn02_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn02_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn03_grp0_cnt_ADDR 0x0000260C
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn03_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn03_grp0_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn03_grp1_cnt_ADDR 0x0000260C
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn03_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn03_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn04_grp0_cnt_ADDR 0x00002610
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn04_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn04_grp0_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn04_grp1_cnt_ADDR 0x00002610
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn04_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn04_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn05_grp0_cnt_ADDR 0x00002614
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn05_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn05_grp0_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn05_grp1_cnt_ADDR 0x00002614
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn05_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn05_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn06_grp0_cnt_ADDR 0x00002618
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn06_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn06_grp0_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn06_grp1_cnt_ADDR 0x00002618
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn06_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn06_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn07_grp0_cnt_ADDR 0x0000261C
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn07_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn07_grp0_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn07_grp1_cnt_ADDR 0x0000261C
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn07_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn07_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn08_grp0_cnt_ADDR 0x00002620
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn08_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn08_grp0_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn08_grp1_cnt_ADDR 0x00002620
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn08_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn08_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn09_grp0_cnt_ADDR 0x00002624
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn09_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn09_grp0_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn09_grp1_cnt_ADDR 0x00002624
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn09_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn09_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn10_grp0_cnt_ADDR 0x00002628
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn10_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn10_grp0_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn10_grp1_cnt_ADDR 0x00002628
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn10_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn10_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn11_grp0_cnt_ADDR 0x0000262C
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn11_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn11_grp0_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn11_grp1_cnt_ADDR 0x0000262C
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn11_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn11_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn12_grp0_cnt_ADDR 0x00002630
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn12_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn12_grp0_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn12_grp1_cnt_ADDR 0x00002630
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn12_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn12_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn13_grp0_cnt_ADDR 0x00002634
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn13_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn13_grp0_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn13_grp1_cnt_ADDR 0x00002634
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn13_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn13_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn14_grp0_cnt_ADDR 0x00002638
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn14_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn14_grp0_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn14_grp1_cnt_ADDR 0x00002638
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn14_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn14_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn15_grp0_cnt_ADDR 0x0000263C
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn15_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn15_grp0_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn15_grp1_cnt_ADDR 0x0000263C
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn15_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn15_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn16_grp0_cnt_ADDR 0x00002640
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn16_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn16_grp0_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn16_grp1_cnt_ADDR 0x00002640
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn16_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn16_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn17_grp0_cnt_ADDR 0x00002644
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn17_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn17_grp0_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn17_grp1_cnt_ADDR 0x00002644
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn17_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn17_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn18_grp0_cnt_ADDR 0x00002648
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn18_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn18_grp0_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn18_grp1_cnt_ADDR 0x00002648
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn18_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn18_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn19_grp0_cnt_ADDR 0x0000264C
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn19_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn19_grp0_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn19_grp1_cnt_ADDR 0x0000264C
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn19_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn19_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn20_grp0_cnt_ADDR 0x00002650
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn20_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn20_grp0_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn20_grp1_cnt_ADDR 0x00002650
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn20_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn20_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn21_grp0_cnt_ADDR 0x00002654
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn21_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn21_grp0_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn21_grp1_cnt_ADDR 0x00002654
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn21_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn21_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn22_grp0_cnt_ADDR 0x00002658
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn22_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn22_grp0_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn22_grp1_cnt_ADDR 0x00002658
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn22_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn22_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn23_grp0_cnt_ADDR 0x0000265C
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn23_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn23_grp0_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn23_grp1_cnt_ADDR 0x0000265C
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn23_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn23_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn24_grp0_cnt_ADDR 0x00002660
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn24_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn24_grp0_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn24_grp1_cnt_ADDR 0x00002660
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn24_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn24_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn25_grp0_cnt_ADDR 0x00002664
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn25_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn25_grp0_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn25_grp1_cnt_ADDR 0x00002664
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn25_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn25_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn26_grp0_cnt_ADDR 0x00002668
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn26_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn26_grp0_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn26_grp1_cnt_ADDR 0x00002668
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn26_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn26_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn27_grp0_cnt_ADDR 0x0000266C
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn27_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn27_grp0_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn27_grp1_cnt_ADDR 0x0000266C
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn27_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn27_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn28_grp0_cnt_ADDR 0x00002670
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn28_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn28_grp0_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn28_grp1_cnt_ADDR 0x00002670
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn28_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn28_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn29_grp0_cnt_ADDR 0x00002674
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn29_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn29_grp0_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn29_grp1_cnt_ADDR 0x00002674
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn29_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn29_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn30_grp0_cnt_ADDR 0x00002678
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn30_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn30_grp0_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn30_grp1_cnt_ADDR 0x00002678
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn30_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn30_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn31_grp0_cnt_ADDR 0x0000267C
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn31_grp0_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn31_grp0_cnt_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn31_grp1_cnt_ADDR 0x0000267C
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn31_grp1_cnt_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn31_grp1_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn00_grp0_unconf_ADDR 0x00002680
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn00_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn00_grp0_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn00_grp1_unconf_ADDR 0x00002680
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn00_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn00_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn01_grp0_unconf_ADDR 0x00002684
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn01_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn01_grp0_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn01_grp1_unconf_ADDR 0x00002684
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn01_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn01_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn02_grp0_unconf_ADDR 0x00002688
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn02_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn02_grp0_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn02_grp1_unconf_ADDR 0x00002688
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn02_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn02_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn03_grp0_unconf_ADDR 0x0000268C
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn03_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn03_grp0_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn03_grp1_unconf_ADDR 0x0000268C
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn03_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn03_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn04_grp0_unconf_ADDR 0x00002690
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn04_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn04_grp0_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn04_grp1_unconf_ADDR 0x00002690
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn04_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn04_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn05_grp0_unconf_ADDR 0x00002694
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn05_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn05_grp0_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn05_grp1_unconf_ADDR 0x00002694
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn05_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn05_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn06_grp0_unconf_ADDR 0x00002698
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn06_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn06_grp0_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn06_grp1_unconf_ADDR 0x00002698
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn06_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn06_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn07_grp0_unconf_ADDR 0x0000269C
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn07_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn07_grp0_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn07_grp1_unconf_ADDR 0x0000269C
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn07_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn07_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn08_grp0_unconf_ADDR 0x000026A0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn08_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn08_grp0_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn08_grp1_unconf_ADDR 0x000026A0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn08_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn08_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn09_grp0_unconf_ADDR 0x000026A4
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn09_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn09_grp0_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn09_grp1_unconf_ADDR 0x000026A4
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn09_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn09_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn10_grp0_unconf_ADDR 0x000026A8
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn10_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn10_grp0_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn10_grp1_unconf_ADDR 0x000026A8
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn10_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn10_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn11_grp0_unconf_ADDR 0x000026AC
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn11_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn11_grp0_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn11_grp1_unconf_ADDR 0x000026AC
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn11_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn11_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn12_grp0_unconf_ADDR 0x000026B0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn12_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn12_grp0_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn12_grp1_unconf_ADDR 0x000026B0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn12_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn12_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn13_grp0_unconf_ADDR 0x000026B4
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn13_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn13_grp0_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn13_grp1_unconf_ADDR 0x000026B4
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn13_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn13_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn14_grp0_unconf_ADDR 0x000026B8
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn14_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn14_grp0_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn14_grp1_unconf_ADDR 0x000026B8
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn14_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn14_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn15_grp0_unconf_ADDR 0x000026BC
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn15_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn15_grp0_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn15_grp1_unconf_ADDR 0x000026BC
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn15_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn15_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn16_grp0_unconf_ADDR 0x000026C0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn16_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn16_grp0_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn16_grp1_unconf_ADDR 0x000026C0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn16_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn16_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn17_grp0_unconf_ADDR 0x000026C4
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn17_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn17_grp0_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn17_grp1_unconf_ADDR 0x000026C4
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn17_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn17_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn18_grp0_unconf_ADDR 0x000026C8
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn18_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn18_grp0_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn18_grp1_unconf_ADDR 0x000026C8
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn18_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn18_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn19_grp0_unconf_ADDR 0x000026CC
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn19_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn19_grp0_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn19_grp1_unconf_ADDR 0x000026CC
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn19_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn19_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn20_grp0_unconf_ADDR 0x000026D0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn20_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn20_grp0_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn20_grp1_unconf_ADDR 0x000026D0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn20_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn20_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn21_grp0_unconf_ADDR 0x000026D4
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn21_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn21_grp0_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn21_grp1_unconf_ADDR 0x000026D4
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn21_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn21_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn22_grp0_unconf_ADDR 0x000026D8
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn22_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn22_grp0_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn22_grp1_unconf_ADDR 0x000026D8
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn22_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn22_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn23_grp0_unconf_ADDR 0x000026DC
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn23_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn23_grp0_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn23_grp1_unconf_ADDR 0x000026DC
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn23_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn23_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn24_grp0_unconf_ADDR 0x000026E0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn24_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn24_grp0_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn24_grp1_unconf_ADDR 0x000026E0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn24_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn24_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn25_grp0_unconf_ADDR 0x000026E4
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn25_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn25_grp0_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn25_grp1_unconf_ADDR 0x000026E4
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn25_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn25_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn26_grp0_unconf_ADDR 0x000026E8
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn26_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn26_grp0_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn26_grp1_unconf_ADDR 0x000026E8
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn26_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn26_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn27_grp0_unconf_ADDR 0x000026EC
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn27_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn27_grp0_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn27_grp1_unconf_ADDR 0x000026EC
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn27_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn27_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn28_grp0_unconf_ADDR 0x000026F0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn28_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn28_grp0_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn28_grp1_unconf_ADDR 0x000026F0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn28_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn28_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn29_grp0_unconf_ADDR 0x000026F4
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn29_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn29_grp0_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn29_grp1_unconf_ADDR 0x000026F4
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn29_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn29_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn30_grp0_unconf_ADDR 0x000026F8
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn30_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn30_grp0_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn30_grp1_unconf_ADDR 0x000026F8
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn30_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn30_grp1_unconf_BITEND 23

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn31_grp0_unconf_ADDR 0x000026FC
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn31_grp0_unconf_BITSTART 0
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn31_grp0_unconf_BITEND 11

#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn31_grp1_unconf_ADDR 0x000026FC
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn31_grp1_unconf_BITSTART 12
#define FRC_TOP__KME_ME1_TOP5__regr_me1_rgn31_grp1_unconf_BITEND 23

#define FRC_TOP__KME_LBME_TOP__reg_lbme_rim_x_start_ADDR 0x00002900
#define FRC_TOP__KME_LBME_TOP__reg_lbme_rim_x_start_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__reg_lbme_rim_x_start_BITEND 10

#define FRC_TOP__KME_LBME_TOP__reg_lbme_rim_x_end_ADDR 0x00002900
#define FRC_TOP__KME_LBME_TOP__reg_lbme_rim_x_end_BITSTART 11
#define FRC_TOP__KME_LBME_TOP__reg_lbme_rim_x_end_BITEND 21

#define FRC_TOP__KME_LBME_TOP__reg_lbme_rim_y_start_ADDR 0x00002904
#define FRC_TOP__KME_LBME_TOP__reg_lbme_rim_y_start_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__reg_lbme_rim_y_start_BITEND 10

#define FRC_TOP__KME_LBME_TOP__reg_lbme_rim_y_end_ADDR 0x00002904
#define FRC_TOP__KME_LBME_TOP__reg_lbme_rim_y_end_BITSTART 11
#define FRC_TOP__KME_LBME_TOP__reg_lbme_rim_y_end_BITEND 21

#define FRC_TOP__KME_LBME_TOP__reg_kme_lbme_sram_ls_en_ADDR 0x00002904
#define FRC_TOP__KME_LBME_TOP__reg_kme_lbme_sram_ls_en_BITSTART 22
#define FRC_TOP__KME_LBME_TOP__reg_kme_lbme_sram_ls_en_BITEND 22

#define FRC_TOP__KME_LBME_TOP__reg_kme_lbme_sram_ls_value_ADDR 0x00002904
#define FRC_TOP__KME_LBME_TOP__reg_kme_lbme_sram_ls_value_BITSTART 23
#define FRC_TOP__KME_LBME_TOP__reg_kme_lbme_sram_ls_value_BITEND 23

#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_blk_x_ADDR 0x00002908
#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_blk_x_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_blk_x_BITEND 3

#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_blk_y_ADDR 0x00002908
#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_blk_y_BITSTART 4
#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_blk_y_BITEND 6

#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_ip_sel_ADDR 0x00002908
#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_ip_sel_BITSTART 7
#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_ip_sel_BITEND 7

#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_de_cnt_ADDR 0x00002908
#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_de_cnt_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_de_cnt_BITEND 9

#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_patt_en_ADDR 0x00002908
#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_patt_en_BITSTART 10
#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_patt_en_BITEND 10

#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_patt_mode_ADDR 0x00002908
#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_patt_mode_BITSTART 11
#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_patt_mode_BITEND 12

#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_patt_data_ADDR 0x00002908
#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_patt_data_BITSTART 13
#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_patt_data_BITEND 20

#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_boundary_en_ADDR 0x00002908
#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_boundary_en_BITSTART 21
#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_boundary_en_BITEND 21

#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_rdbk_posxy_en_ADDR 0x00002908
#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_rdbk_posxy_en_BITSTART 22
#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_rdbk_posxy_en_BITEND 22

#define FRC_TOP__KME_LBME_TOP__reg_lbme_force_linebuf_addr_zero_ADDR 0x00002908
#define FRC_TOP__KME_LBME_TOP__reg_lbme_force_linebuf_addr_zero_BITSTART 23
#define FRC_TOP__KME_LBME_TOP__reg_lbme_force_linebuf_addr_zero_BITEND 23

#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_boundary_color_ADDR 0x00002908
#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_boundary_color_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_boundary_color_BITEND 31

#define FRC_TOP__KME_LBME_TOP__reg_lbme_i_x_offset_ADDR 0x0000290C
#define FRC_TOP__KME_LBME_TOP__reg_lbme_i_x_offset_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__reg_lbme_i_x_offset_BITEND 7

#define FRC_TOP__KME_LBME_TOP__reg_lbme_i_y_offset_ADDR 0x0000290C
#define FRC_TOP__KME_LBME_TOP__reg_lbme_i_y_offset_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__reg_lbme_i_y_offset_BITEND 15

#define FRC_TOP__KME_LBME_TOP__reg_lbme_p_x_offset_ADDR 0x0000290C
#define FRC_TOP__KME_LBME_TOP__reg_lbme_p_x_offset_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__reg_lbme_p_x_offset_BITEND 23

#define FRC_TOP__KME_LBME_TOP__reg_lbme_p_y_offset_ADDR 0x0000290C
#define FRC_TOP__KME_LBME_TOP__reg_lbme_p_y_offset_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__reg_lbme_p_y_offset_BITEND 31

#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_x_pos_ADDR 0x00002910
#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_x_pos_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_x_pos_BITEND 9

#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_y_pos_ADDR 0x00002910
#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_y_pos_BITSTART 10
#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_y_pos_BITEND 19

#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_hact_ADDR 0x00002910
#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_hact_BITSTART 20
#define FRC_TOP__KME_LBME_TOP__reg_lbme_debug_hact_BITEND 27

#define FRC_TOP__KME_LBME_TOP__reg_lbme_total_line_num_ADDR 0x00002914
#define FRC_TOP__KME_LBME_TOP__reg_lbme_total_line_num_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__reg_lbme_total_line_num_BITEND 9

#define FRC_TOP__KME_LBME_TOP__reg_lbme_total_pixel_num_ADDR 0x00002914
#define FRC_TOP__KME_LBME_TOP__reg_lbme_total_pixel_num_BITSTART 10
#define FRC_TOP__KME_LBME_TOP__reg_lbme_total_pixel_num_BITEND 19

#define FRC_TOP__KME_LBME_TOP__reg_lbme_total_linebuf_num_ADDR 0x00002918
#define FRC_TOP__KME_LBME_TOP__reg_lbme_total_linebuf_num_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__reg_lbme_total_linebuf_num_BITEND 7

#define FRC_TOP__KME_LBME_TOP__reg_lbme_prefetch_linebuf_num_ADDR 0x00002918
#define FRC_TOP__KME_LBME_TOP__reg_lbme_prefetch_linebuf_num_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__reg_lbme_prefetch_linebuf_num_BITEND 15

#define FRC_TOP__KME_LBME_TOP__reg_lbme_blk_num_perline_ADDR 0x00002918
#define FRC_TOP__KME_LBME_TOP__reg_lbme_blk_num_perline_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__reg_lbme_blk_num_perline_BITEND 23

#define FRC_TOP__KME_LBME_TOP__reg_lbme_line_num_perlinebuf_ADDR 0x00002918
#define FRC_TOP__KME_LBME_TOP__reg_lbme_line_num_perlinebuf_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__reg_lbme_line_num_perlinebuf_BITEND 31

#define FRC_TOP__KME_LBME_TOP__reg_lbme_regional_apl_en_ADDR 0x00002924
#define FRC_TOP__KME_LBME_TOP__reg_lbme_regional_apl_en_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__reg_lbme_regional_apl_en_BITEND 0

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_00_ADDR 0x00002928
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_00_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_00_BITEND 7

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_01_ADDR 0x00002928
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_01_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_01_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_02_ADDR 0x00002928
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_02_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_02_BITEND 23

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_03_ADDR 0x00002928
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_03_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_03_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_04_ADDR 0x0000292C
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_04_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_04_BITEND 7

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_05_ADDR 0x0000292C
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_05_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_05_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_06_ADDR 0x0000292C
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_06_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_06_BITEND 23

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_07_ADDR 0x0000292C
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_07_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_07_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_10_ADDR 0x00002930
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_10_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_10_BITEND 7

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_11_ADDR 0x00002930
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_11_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_11_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_12_ADDR 0x00002930
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_12_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_12_BITEND 23

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_13_ADDR 0x00002930
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_13_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_13_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_14_ADDR 0x00002934
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_14_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_14_BITEND 7

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_15_ADDR 0x00002934
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_15_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_15_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_16_ADDR 0x00002934
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_16_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_16_BITEND 23

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_17_ADDR 0x00002934
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_17_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_17_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_20_ADDR 0x00002938
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_20_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_20_BITEND 7

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_21_ADDR 0x00002938
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_21_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_21_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_22_ADDR 0x00002938
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_22_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_22_BITEND 23

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_23_ADDR 0x00002938
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_23_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_23_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_24_ADDR 0x0000293C
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_24_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_24_BITEND 7

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_25_ADDR 0x0000293C
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_25_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_25_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_26_ADDR 0x0000293C
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_26_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_26_BITEND 23

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_27_ADDR 0x0000293C
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_27_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_27_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_30_ADDR 0x00002940
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_30_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_30_BITEND 7

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_31_ADDR 0x00002940
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_31_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_31_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_32_ADDR 0x00002940
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_32_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_32_BITEND 23

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_33_ADDR 0x00002940
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_33_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_33_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_34_ADDR 0x00002944
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_34_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_34_BITEND 7

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_35_ADDR 0x00002944
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_35_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_35_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_36_ADDR 0x00002944
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_36_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_36_BITEND 23

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_37_ADDR 0x00002944
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_37_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_i_37_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_00_ADDR 0x00002948
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_00_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_00_BITEND 7

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_01_ADDR 0x00002948
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_01_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_01_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_02_ADDR 0x00002948
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_02_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_02_BITEND 23

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_03_ADDR 0x00002948
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_03_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_03_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_04_ADDR 0x0000294C
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_04_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_04_BITEND 7

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_05_ADDR 0x0000294C
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_05_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_05_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_06_ADDR 0x0000294C
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_06_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_06_BITEND 23

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_07_ADDR 0x0000294C
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_07_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_07_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_10_ADDR 0x00002950
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_10_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_10_BITEND 7

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_11_ADDR 0x00002950
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_11_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_11_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_12_ADDR 0x00002950
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_12_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_12_BITEND 23

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_13_ADDR 0x00002950
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_13_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_13_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_14_ADDR 0x00002954
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_14_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_14_BITEND 7

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_15_ADDR 0x00002954
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_15_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_15_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_16_ADDR 0x00002954
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_16_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_16_BITEND 23

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_17_ADDR 0x00002954
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_17_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_17_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_20_ADDR 0x00002958
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_20_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_20_BITEND 7

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_21_ADDR 0x00002958
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_21_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_21_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_22_ADDR 0x00002958
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_22_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_22_BITEND 23

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_23_ADDR 0x00002958
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_23_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_23_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_24_ADDR 0x0000295C
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_24_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_24_BITEND 7

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_25_ADDR 0x0000295C
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_25_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_25_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_26_ADDR 0x0000295C
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_26_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_26_BITEND 23

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_27_ADDR 0x0000295C
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_27_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_27_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_30_ADDR 0x00002960
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_30_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_30_BITEND 7

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_31_ADDR 0x00002960
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_31_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_31_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_32_ADDR 0x00002960
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_32_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_32_BITEND 23

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_33_ADDR 0x00002960
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_33_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_33_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_34_ADDR 0x00002964
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_34_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_34_BITEND 7

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_35_ADDR 0x00002964
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_35_BITSTART 8
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_35_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_36_ADDR 0x00002964
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_36_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_36_BITEND 23

#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_37_ADDR 0x00002964
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_37_BITSTART 24
#define FRC_TOP__KME_LBME_TOP__regr_lbme_regional_apl_p_37_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_rdbk_i_pos_x_cnt_ADDR 0x00002968
#define FRC_TOP__KME_LBME_TOP__regr_lbme_rdbk_i_pos_x_cnt_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_rdbk_i_pos_x_cnt_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_rdbk_i_pos_y_cnt_ADDR 0x00002968
#define FRC_TOP__KME_LBME_TOP__regr_lbme_rdbk_i_pos_y_cnt_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_rdbk_i_pos_y_cnt_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_rdbk_p_pos_x_cnt_ADDR 0x0000296C
#define FRC_TOP__KME_LBME_TOP__regr_lbme_rdbk_p_pos_x_cnt_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_rdbk_p_pos_x_cnt_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_rdbk_p_pos_y_cnt_ADDR 0x0000296C
#define FRC_TOP__KME_LBME_TOP__regr_lbme_rdbk_p_pos_y_cnt_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_rdbk_p_pos_y_cnt_BITEND 31

#define FRC_TOP__KME_LBME_TOP__regr_lbme_if_req_cnt_latch_ADDR 0x00002970
#define FRC_TOP__KME_LBME_TOP__regr_lbme_if_req_cnt_latch_BITSTART 0
#define FRC_TOP__KME_LBME_TOP__regr_lbme_if_req_cnt_latch_BITEND 15

#define FRC_TOP__KME_LBME_TOP__regr_lbme_frame_req_error_ADDR 0x00002970
#define FRC_TOP__KME_LBME_TOP__regr_lbme_frame_req_error_BITSTART 16
#define FRC_TOP__KME_LBME_TOP__regr_lbme_frame_req_error_BITEND 23

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx0_ADDR 0x00002B00
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx0_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx0_BITEND 7

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx1_ADDR 0x00002B00
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx1_BITSTART 8
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx1_BITEND 15

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx2_ADDR 0x00002B00
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx2_BITSTART 16
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx2_BITEND 23

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx3_ADDR 0x00002B00
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx3_BITSTART 24
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx3_BITEND 31

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx4_ADDR 0x00002B04
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx4_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx4_BITEND 7

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx5_ADDR 0x00002B04
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx5_BITSTART 8
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx5_BITEND 15

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx6_ADDR 0x00002B04
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx6_BITSTART 16
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx6_BITEND 23

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx7_ADDR 0x00002B04
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx7_BITSTART 24
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx7_BITEND 31

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx8_ADDR 0x00002B08
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx8_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx8_BITEND 7

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx9_ADDR 0x00002B08
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx9_BITSTART 8
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx9_BITEND 15

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx10_ADDR 0x00002B08
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx10_BITSTART 16
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx10_BITEND 23

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx11_ADDR 0x00002B08
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx11_BITSTART 24
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx11_BITEND 31

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx12_ADDR 0x00002B0C
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx12_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx12_BITEND 7

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx13_ADDR 0x00002B0C
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx13_BITSTART 8
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx13_BITEND 15

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx14_ADDR 0x00002B0C
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx14_BITSTART 16
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx14_BITEND 23

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx15_ADDR 0x00002B0C
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx15_BITSTART 24
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx15_BITEND 31

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx16_ADDR 0x00002B10
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx16_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx16_BITEND 7

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx17_ADDR 0x00002B10
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx17_BITSTART 8
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx17_BITEND 15

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx18_ADDR 0x00002B10
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx18_BITSTART 16
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx18_BITEND 23

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx19_ADDR 0x00002B10
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx19_BITSTART 24
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx19_BITEND 31

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx20_ADDR 0x00002B14
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx20_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx20_BITEND 7

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx21_ADDR 0x00002B14
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx21_BITSTART 8
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx21_BITEND 15

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx22_ADDR 0x00002B14
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx22_BITSTART 16
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx22_BITEND 23

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx23_ADDR 0x00002B14
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx23_BITSTART 24
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx23_BITEND 31

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx24_ADDR 0x00002B18
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx24_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx24_BITEND 7

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx25_ADDR 0x00002B18
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx25_BITSTART 8
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx25_BITEND 15

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx26_ADDR 0x00002B18
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx26_BITSTART 16
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx26_BITEND 23

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx27_ADDR 0x00002B18
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx27_BITSTART 24
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx27_BITEND 31

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx28_ADDR 0x00002B1C
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx28_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx28_BITEND 7

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx29_ADDR 0x00002B1C
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx29_BITSTART 8
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx29_BITEND 15

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx30_ADDR 0x00002B1C
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx30_BITSTART 16
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx30_BITEND 23

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx31_ADDR 0x00002B1C
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx31_BITSTART 24
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgdfy_idx31_BITEND 31

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgydf_th_ADDR 0x00002B20
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgydf_th_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgydf_th_BITEND 7

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgydf_bypass0_31_ADDR 0x00002B24
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgydf_bypass0_31_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxlrgydf_bypass0_31_BITEND 31

#define FRC_TOP__KME_LOGO2__reg_km_logo_blkdltmsk0_ADDR 0x00002B28
#define FRC_TOP__KME_LOGO2__reg_km_logo_blkdltmsk0_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_km_logo_blkdltmsk0_BITEND 2

#define FRC_TOP__KME_LOGO2__reg_km_logo_blkdltmsk1_ADDR 0x00002B28
#define FRC_TOP__KME_LOGO2__reg_km_logo_blkdltmsk1_BITSTART 3
#define FRC_TOP__KME_LOGO2__reg_km_logo_blkdltmsk1_BITEND 5

#define FRC_TOP__KME_LOGO2__reg_km_logo_blkdltmsk2_ADDR 0x00002B28
#define FRC_TOP__KME_LOGO2__reg_km_logo_blkdltmsk2_BITSTART 6
#define FRC_TOP__KME_LOGO2__reg_km_logo_blkdltmsk2_BITEND 8

#define FRC_TOP__KME_LOGO2__reg_km_logo_blklogopostdlt_th_ADDR 0x00002B28
#define FRC_TOP__KME_LOGO2__reg_km_logo_blklogopostdlt_th_BITSTART 9
#define FRC_TOP__KME_LOGO2__reg_km_logo_blklogopostdlt_th_BITEND 14

#define FRC_TOP__KME_LOGO2__reg_km_logo_blklogopost_eroen_ADDR 0x00002B28
#define FRC_TOP__KME_LOGO2__reg_km_logo_blklogopost_eroen_BITSTART 15
#define FRC_TOP__KME_LOGO2__reg_km_logo_blklogopost_eroen_BITEND 15

#define FRC_TOP__KME_LOGO2__reg_km_logo_blklogopost_ero_th_ADDR 0x00002B28
#define FRC_TOP__KME_LOGO2__reg_km_logo_blklogopost_ero_th_BITSTART 16
#define FRC_TOP__KME_LOGO2__reg_km_logo_blklogopost_ero_th_BITEND 21

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxllogopost_ero_th_ADDR 0x00002B28
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxllogopost_ero_th_BITSTART 22
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxllogopost_ero_th_BITEND 29

#define FRC_TOP__KME_LOGO2__reg_km_logo_blklogo_clr_en_ADDR 0x00002B28
#define FRC_TOP__KME_LOGO2__reg_km_logo_blklogo_clr_en_BITSTART 30
#define FRC_TOP__KME_LOGO2__reg_km_logo_blklogo_clr_en_BITEND 30

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxldltmsk0_ADDR 0x00002B2C
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxldltmsk0_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxldltmsk0_BITEND 2

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxldltmsk1_ADDR 0x00002B2C
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxldltmsk1_BITSTART 3
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxldltmsk1_BITEND 5

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxldltmsk2_ADDR 0x00002B2C
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxldltmsk2_BITSTART 6
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxldltmsk2_BITEND 8

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxllogopostdlt_th_ADDR 0x00002B2C
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxllogopostdlt_th_BITSTART 9
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxllogopostdlt_th_BITEND 16

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxllogopost_eroen_ADDR 0x00002B2C
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxllogopost_eroen_BITSTART 17
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxllogopost_eroen_BITEND 17

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxllogo_o_debug_en_ADDR 0x00002B2C
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxllogo_o_debug_en_BITSTART 18
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxllogo_o_debug_en_BITEND 18

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxllogo_o_debug_postion_ADDR 0x00002B2C
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxllogo_o_debug_postion_BITSTART 19
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxllogo_o_debug_postion_BITEND 26

#define FRC_TOP__KME_LOGO2__reg_km_logo_pxllogo_o_debug_force_ADDR 0x00002B2C
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxllogo_o_debug_force_BITSTART 27
#define FRC_TOP__KME_LOGO2__reg_km_logo_pxllogo_o_debug_force_BITEND 30

#define FRC_TOP__KME_LOGO2__reg_plogo_row_num_ADDR 0x00002B30
#define FRC_TOP__KME_LOGO2__reg_plogo_row_num_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_plogo_row_num_BITEND 7

#define FRC_TOP__KME_LOGO2__reg_plogo_req_gap_ADDR 0x00002B30
#define FRC_TOP__KME_LOGO2__reg_plogo_req_gap_BITSTART 8
#define FRC_TOP__KME_LOGO2__reg_plogo_req_gap_BITEND 15

#define FRC_TOP__KME_LOGO2__reg_km_logo_blk_out_to_me_debug_en_ADDR 0x00002B30
#define FRC_TOP__KME_LOGO2__reg_km_logo_blk_out_to_me_debug_en_BITSTART 16
#define FRC_TOP__KME_LOGO2__reg_km_logo_blk_out_to_me_debug_en_BITEND 16

#define FRC_TOP__KME_LOGO2__reg_km_logo_blk_force_logo_postion_ADDR 0x00002B30
#define FRC_TOP__KME_LOGO2__reg_km_logo_blk_force_logo_postion_BITSTART 17
#define FRC_TOP__KME_LOGO2__reg_km_logo_blk_force_logo_postion_BITEND 20

#define FRC_TOP__KME_LOGO2__reg_km_logo_blk_logo_force_ADDR 0x00002B30
#define FRC_TOP__KME_LOGO2__reg_km_logo_blk_logo_force_BITSTART 21
#define FRC_TOP__KME_LOGO2__reg_km_logo_blk_logo_force_BITEND 24

#define FRC_TOP__KME_LOGO2__reg_km_logo_debug_sel_ADDR 0x00002B30
#define FRC_TOP__KME_LOGO2__reg_km_logo_debug_sel_BITSTART 25
#define FRC_TOP__KME_LOGO2__reg_km_logo_debug_sel_BITEND 28

#define FRC_TOP__KME_LOGO2__reg_plogo_cursor_en_ADDR 0x00002B34
#define FRC_TOP__KME_LOGO2__reg_plogo_cursor_en_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_plogo_cursor_en_BITEND 0

#define FRC_TOP__KME_LOGO2__reg_plogo_cursor_x_ADDR 0x00002B34
#define FRC_TOP__KME_LOGO2__reg_plogo_cursor_x_BITSTART 1
#define FRC_TOP__KME_LOGO2__reg_plogo_cursor_x_BITEND 10

#define FRC_TOP__KME_LOGO2__reg_plogo_cursor_y_ADDR 0x00002B34
#define FRC_TOP__KME_LOGO2__reg_plogo_cursor_y_BITSTART 11
#define FRC_TOP__KME_LOGO2__reg_plogo_cursor_y_BITEND 20

#define FRC_TOP__KME_LOGO2__reg_plogo_use_last_ADDR 0x00002B34
#define FRC_TOP__KME_LOGO2__reg_plogo_use_last_BITSTART 21
#define FRC_TOP__KME_LOGO2__reg_plogo_use_last_BITEND 21

#define FRC_TOP__KME_LOGO2__reg_kme_logo_sram_ls_en_ADDR 0x00002B34
#define FRC_TOP__KME_LOGO2__reg_kme_logo_sram_ls_en_BITSTART 22
#define FRC_TOP__KME_LOGO2__reg_kme_logo_sram_ls_en_BITEND 22

#define FRC_TOP__KME_LOGO2__reg_kme_logo_sram_ls_value_ADDR 0x00002B34
#define FRC_TOP__KME_LOGO2__reg_kme_logo_sram_ls_value_BITSTART 23
#define FRC_TOP__KME_LOGO2__reg_kme_logo_sram_ls_value_BITEND 23

#define FRC_TOP__KME_LOGO2__regr_km_logo_debug_data_ADDR 0x00002B38
#define FRC_TOP__KME_LOGO2__regr_km_logo_debug_data_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_debug_data_BITEND 31

#define FRC_TOP__KME_LOGO2__regr_km_logo_frame_total_logobit_ADDR 0x00002B3C
#define FRC_TOP__KME_LOGO2__regr_km_logo_frame_total_logobit_BITSTART 0
#define FRC_TOP__KME_LOGO2__regr_km_logo_frame_total_logobit_BITEND 14

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx0_cnt_ADDR 0x00002B40
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx0_cnt_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx0_cnt_BITEND 13

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx1_cnt_ADDR 0x00002B40
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx1_cnt_BITSTART 14
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx1_cnt_BITEND 27

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx2_cnt_ADDR 0x00002B44
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx2_cnt_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx2_cnt_BITEND 13

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx3_cnt_ADDR 0x00002B44
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx3_cnt_BITSTART 14
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx3_cnt_BITEND 27

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx4_cnt_ADDR 0x00002B48
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx4_cnt_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx4_cnt_BITEND 13

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx5_cnt_ADDR 0x00002B48
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx5_cnt_BITSTART 14
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx5_cnt_BITEND 27

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx6_cnt_ADDR 0x00002B4C
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx6_cnt_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx6_cnt_BITEND 13

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx7_cnt_ADDR 0x00002B4C
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx7_cnt_BITSTART 14
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx7_cnt_BITEND 27

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx8_cnt_ADDR 0x00002B50
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx8_cnt_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx8_cnt_BITEND 13

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx9_cnt_ADDR 0x00002B50
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx9_cnt_BITSTART 14
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx9_cnt_BITEND 27

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx10_cnt_ADDR 0x00002B54
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx10_cnt_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx10_cnt_BITEND 13

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx11_cnt_ADDR 0x00002B54
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx11_cnt_BITSTART 14
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx11_cnt_BITEND 27

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx12_cnt_ADDR 0x00002B58
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx12_cnt_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx12_cnt_BITEND 13

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx13_cnt_ADDR 0x00002B58
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx13_cnt_BITSTART 14
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx13_cnt_BITEND 27

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx14_cnt_ADDR 0x00002B5C
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx14_cnt_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx14_cnt_BITEND 13

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx15_cnt_ADDR 0x00002B5C
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx15_cnt_BITSTART 14
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx15_cnt_BITEND 27

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx16_cnt_ADDR 0x00002B60
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx16_cnt_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx16_cnt_BITEND 13

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx17_cnt_ADDR 0x00002B60
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx17_cnt_BITSTART 14
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx17_cnt_BITEND 27

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx18_cnt_ADDR 0x00002B64
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx18_cnt_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx18_cnt_BITEND 13

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx19_cnt_ADDR 0x00002B64
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx19_cnt_BITSTART 14
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx19_cnt_BITEND 27

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx20_cnt_ADDR 0x00002B68
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx20_cnt_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx20_cnt_BITEND 13

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx21_cnt_ADDR 0x00002B68
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx21_cnt_BITSTART 14
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx21_cnt_BITEND 27

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx22_cnt_ADDR 0x00002B6C
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx22_cnt_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx22_cnt_BITEND 13

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx23_cnt_ADDR 0x00002B6C
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx23_cnt_BITSTART 14
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx23_cnt_BITEND 27

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx24_cnt_ADDR 0x00002B70
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx24_cnt_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx24_cnt_BITEND 13

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx25_cnt_ADDR 0x00002B70
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx25_cnt_BITSTART 14
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx25_cnt_BITEND 27

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx26_cnt_ADDR 0x00002B74
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx26_cnt_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx26_cnt_BITEND 13

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx27_cnt_ADDR 0x00002B74
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx27_cnt_BITSTART 14
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx27_cnt_BITEND 27

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx28_cnt_ADDR 0x00002B78
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx28_cnt_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx28_cnt_BITEND 13

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx29_cnt_ADDR 0x00002B78
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx29_cnt_BITSTART 14
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx29_cnt_BITEND 27

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx30_cnt_ADDR 0x00002B7C
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx30_cnt_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx30_cnt_BITEND 13

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx31_cnt_ADDR 0x00002B7C
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx31_cnt_BITSTART 14
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx31_cnt_BITEND 27

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx0_y_ADDR 0x00002B80
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx0_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx0_y_BITEND 19

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx0_cnt_ADDR 0x00002B80
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx0_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx0_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx1_y_ADDR 0x00002B84
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx1_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx1_y_BITEND 19

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx1_cnt_ADDR 0x00002B84
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx1_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx1_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx2_y_ADDR 0x00002B88
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx2_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx2_y_BITEND 19

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx2_cnt_ADDR 0x00002B88
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx2_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx2_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx3_y_ADDR 0x00002B8C
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx3_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx3_y_BITEND 19

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx3_cnt_ADDR 0x00002B8C
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx3_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx3_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx4_y_ADDR 0x00002B90
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx4_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx4_y_BITEND 19

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx4_cnt_ADDR 0x00002B90
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx4_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx4_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx5_y_ADDR 0x00002B94
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx5_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx5_y_BITEND 19

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx5_cnt_ADDR 0x00002B94
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx5_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx5_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx6_y_ADDR 0x00002B98
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx6_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx6_y_BITEND 19

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx6_cnt_ADDR 0x00002B98
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx6_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx6_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx7_y_ADDR 0x00002B9C
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx7_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx7_y_BITEND 19

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx7_cnt_ADDR 0x00002B9C
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx7_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx7_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx8_y_ADDR 0x00002BA0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx8_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx8_y_BITEND 19

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx8_cnt_ADDR 0x00002BA0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx8_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx8_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx9_y_ADDR 0x00002BA4
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx9_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx9_y_BITEND 19

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx9_cnt_ADDR 0x00002BA4
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx9_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx9_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx10_y_ADDR 0x00002BA8
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx10_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx10_y_BITEND 19

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx10_cnt_ADDR 0x00002BA8
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx10_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx10_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx11_y_ADDR 0x00002BAC
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx11_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx11_y_BITEND 19

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx11_cnt_ADDR 0x00002BAC
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx11_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx11_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx12_y_ADDR 0x00002BB0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx12_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx12_y_BITEND 19

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx12_cnt_ADDR 0x00002BB0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx12_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx12_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx13_y_ADDR 0x00002BB4
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx13_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx13_y_BITEND 19

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx13_cnt_ADDR 0x00002BB4
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx13_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx13_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx14_y_ADDR 0x00002BB8
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx14_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx14_y_BITEND 19

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx14_cnt_ADDR 0x00002BB8
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx14_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx14_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx15_y_ADDR 0x00002BBC
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx15_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx15_y_BITEND 19

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx15_cnt_ADDR 0x00002BBC
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx15_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx15_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx16_y_ADDR 0x00002BC0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx16_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx16_y_BITEND 19

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx16_cnt_ADDR 0x00002BC0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx16_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx16_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx17_y_ADDR 0x00002BC4
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx17_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx17_y_BITEND 19

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx17_cnt_ADDR 0x00002BC4
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx17_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx17_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx18_y_ADDR 0x00002BC8
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx18_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx18_y_BITEND 19

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx18_cnt_ADDR 0x00002BC8
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx18_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx18_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx19_y_ADDR 0x00002BCC
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx19_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx19_y_BITEND 19

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx19_cnt_ADDR 0x00002BCC
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx19_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx19_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx20_y_ADDR 0x00002BD0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx20_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx20_y_BITEND 19

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx20_cnt_ADDR 0x00002BD0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx20_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx20_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx21_y_ADDR 0x00002BD4
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx21_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx21_y_BITEND 19

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx21_cnt_ADDR 0x00002BD4
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx21_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx21_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx22_y_ADDR 0x00002BD8
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx22_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx22_y_BITEND 19

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx22_cnt_ADDR 0x00002BD8
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx22_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx22_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx23_y_ADDR 0x00002BDC
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx23_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx23_y_BITEND 19

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx23_cnt_ADDR 0x00002BDC
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx23_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx23_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx24_y_ADDR 0x00002BE0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx24_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx24_y_BITEND 19

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx24_cnt_ADDR 0x00002BE0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx24_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx24_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx25_y_ADDR 0x00002BE4
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx25_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx25_y_BITEND 19

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx25_cnt_ADDR 0x00002BE4
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx25_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx25_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx26_y_ADDR 0x00002BE8
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx26_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx26_y_BITEND 19

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx26_cnt_ADDR 0x00002BE8
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx26_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx26_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx27_y_ADDR 0x00002BEC
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx27_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx27_y_BITEND 19

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx27_cnt_ADDR 0x00002BEC
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx27_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx27_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx28_y_ADDR 0x00002BF0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx28_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx28_y_BITEND 19

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx28_cnt_ADDR 0x00002BF0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx28_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx28_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx29_y_ADDR 0x00002BF4
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx29_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx29_y_BITEND 19

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx29_cnt_ADDR 0x00002BF4
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx29_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx29_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx30_y_ADDR 0x00002BF8
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx30_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx30_y_BITEND 19

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx30_cnt_ADDR 0x00002BF8
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx30_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx30_cnt_BITEND 29

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx31_y_ADDR 0x00002BFC
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx31_y_BITSTART 0
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_pxlrg_idx31_y_BITEND 19

#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx31_cnt_ADDR 0x00002BFC
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx31_cnt_BITSTART 20
#define FRC_TOP__KME_LOGO2__reg_rdbk_km_logo_blkrg_idx31_cnt_BITEND 29

#define FRC_TOP__KME_IPME__reg_ipme_in_mode_ADDR 0x00002C00
#define FRC_TOP__KME_IPME__reg_ipme_in_mode_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_in_mode_BITEND 3

#define FRC_TOP__KME_IPME__reg_ipme_h_fetch_opt_ADDR 0x00002C00
#define FRC_TOP__KME_IPME__reg_ipme_h_fetch_opt_BITSTART 4
#define FRC_TOP__KME_IPME__reg_ipme_h_fetch_opt_BITEND 5

#define FRC_TOP__KME_IPME__reg_ipme_h_fetch_mode_ADDR 0x00002C00
#define FRC_TOP__KME_IPME__reg_ipme_h_fetch_mode_BITSTART 6
#define FRC_TOP__KME_IPME__reg_ipme_h_fetch_mode_BITEND 7

#define FRC_TOP__KME_IPME__reg_ipme_v_fetch_opt_ADDR 0x00002C00
#define FRC_TOP__KME_IPME__reg_ipme_v_fetch_opt_BITSTART 8
#define FRC_TOP__KME_IPME__reg_ipme_v_fetch_opt_BITEND 9

#define FRC_TOP__KME_IPME__reg_ipme_v_fetch_mode_ADDR 0x00002C00
#define FRC_TOP__KME_IPME__reg_ipme_v_fetch_mode_BITSTART 10
#define FRC_TOP__KME_IPME__reg_ipme_v_fetch_mode_BITEND 11

#define FRC_TOP__KME_IPME__reg_ipme_h_center_value_ADDR 0x00002C00
#define FRC_TOP__KME_IPME__reg_ipme_h_center_value_BITSTART 12
#define FRC_TOP__KME_IPME__reg_ipme_h_center_value_BITEND 23

#define FRC_TOP__KME_IPME__reg_ipme_v_flp_alp5_ADDR 0x00002C04
#define FRC_TOP__KME_IPME__reg_ipme_v_flp_alp5_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_v_flp_alp5_BITEND 8

#define FRC_TOP__KME_IPME__reg_ipme_v_flp_alp6_ADDR 0x00002C04
#define FRC_TOP__KME_IPME__reg_ipme_v_flp_alp6_BITSTART 9
#define FRC_TOP__KME_IPME__reg_ipme_v_flp_alp6_BITEND 17

#define FRC_TOP__KME_IPME__reg_ipme_dummy0_ADDR 0x00002C08
#define FRC_TOP__KME_IPME__reg_ipme_dummy0_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_dummy0_BITEND 31

#define FRC_TOP__KME_IPME__reg_ipme_v_center_value_ADDR 0x00002C0C
#define FRC_TOP__KME_IPME__reg_ipme_v_center_value_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_v_center_value_BITEND 11

#define FRC_TOP__KME_IPME__reg_ipme_scaler_h_active_ADDR 0x00002C0C
#define FRC_TOP__KME_IPME__reg_ipme_scaler_h_active_BITSTART 12
#define FRC_TOP__KME_IPME__reg_ipme_scaler_h_active_BITEND 21

#define FRC_TOP__KME_IPME__reg_ipme_tap_sel_ADDR 0x00002C0C
#define FRC_TOP__KME_IPME__reg_ipme_tap_sel_BITSTART 22
#define FRC_TOP__KME_IPME__reg_ipme_tap_sel_BITEND 22

#define FRC_TOP__KME_IPME__reg_ipme_curve_slp_ADDR 0x00002C10
#define FRC_TOP__KME_IPME__reg_ipme_curve_slp_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_curve_slp_BITEND 7

#define FRC_TOP__KME_IPME__reg_ipme_32lkup0_ADDR 0x00002C10
#define FRC_TOP__KME_IPME__reg_ipme_32lkup0_BITSTART 8
#define FRC_TOP__KME_IPME__reg_ipme_32lkup0_BITEND 11

#define FRC_TOP__KME_IPME__reg_ipme_32lkup1_ADDR 0x00002C10
#define FRC_TOP__KME_IPME__reg_ipme_32lkup1_BITSTART 12
#define FRC_TOP__KME_IPME__reg_ipme_32lkup1_BITEND 15

#define FRC_TOP__KME_IPME__reg_ipme_32lkup2_ADDR 0x00002C10
#define FRC_TOP__KME_IPME__reg_ipme_32lkup2_BITSTART 16
#define FRC_TOP__KME_IPME__reg_ipme_32lkup2_BITEND 19

#define FRC_TOP__KME_IPME__reg_ipme_32lkup3_ADDR 0x00002C10
#define FRC_TOP__KME_IPME__reg_ipme_32lkup3_BITSTART 20
#define FRC_TOP__KME_IPME__reg_ipme_32lkup3_BITEND 23

#define FRC_TOP__KME_IPME__reg_ipme_32lkup4_ADDR 0x00002C10
#define FRC_TOP__KME_IPME__reg_ipme_32lkup4_BITSTART 24
#define FRC_TOP__KME_IPME__reg_ipme_32lkup4_BITEND 27

#define FRC_TOP__KME_IPME__reg_ipme_32lkup5_ADDR 0x00002C10
#define FRC_TOP__KME_IPME__reg_ipme_32lkup5_BITSTART 28
#define FRC_TOP__KME_IPME__reg_ipme_32lkup5_BITEND 31

#define FRC_TOP__KME_IPME__reg_ipme_32lkup6_ADDR 0x00002C14
#define FRC_TOP__KME_IPME__reg_ipme_32lkup6_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_32lkup6_BITEND 3

#define FRC_TOP__KME_IPME__reg_ipme_32lkup7_ADDR 0x00002C14
#define FRC_TOP__KME_IPME__reg_ipme_32lkup7_BITSTART 4
#define FRC_TOP__KME_IPME__reg_ipme_32lkup7_BITEND 7

#define FRC_TOP__KME_IPME__reg_ipme_32lkup8_ADDR 0x00002C14
#define FRC_TOP__KME_IPME__reg_ipme_32lkup8_BITSTART 8
#define FRC_TOP__KME_IPME__reg_ipme_32lkup8_BITEND 11

#define FRC_TOP__KME_IPME__reg_ipme_32lkup9_ADDR 0x00002C14
#define FRC_TOP__KME_IPME__reg_ipme_32lkup9_BITSTART 12
#define FRC_TOP__KME_IPME__reg_ipme_32lkup9_BITEND 15

#define FRC_TOP__KME_IPME__reg_ipme_32lkup10_ADDR 0x00002C14
#define FRC_TOP__KME_IPME__reg_ipme_32lkup10_BITSTART 16
#define FRC_TOP__KME_IPME__reg_ipme_32lkup10_BITEND 19

#define FRC_TOP__KME_IPME__reg_ipme_32lkup11_ADDR 0x00002C14
#define FRC_TOP__KME_IPME__reg_ipme_32lkup11_BITSTART 20
#define FRC_TOP__KME_IPME__reg_ipme_32lkup11_BITEND 23

#define FRC_TOP__KME_IPME__reg_ipme_32lkup12_ADDR 0x00002C14
#define FRC_TOP__KME_IPME__reg_ipme_32lkup12_BITSTART 24
#define FRC_TOP__KME_IPME__reg_ipme_32lkup12_BITEND 27

#define FRC_TOP__KME_IPME__reg_ipme_32lkup13_ADDR 0x00002C14
#define FRC_TOP__KME_IPME__reg_ipme_32lkup13_BITSTART 28
#define FRC_TOP__KME_IPME__reg_ipme_32lkup13_BITEND 31

#define FRC_TOP__KME_IPME__reg_ipme_32lkup14_ADDR 0x00002C18
#define FRC_TOP__KME_IPME__reg_ipme_32lkup14_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_32lkup14_BITEND 3

#define FRC_TOP__KME_IPME__reg_ipme_32lkup15_ADDR 0x00002C18
#define FRC_TOP__KME_IPME__reg_ipme_32lkup15_BITSTART 4
#define FRC_TOP__KME_IPME__reg_ipme_32lkup15_BITEND 7

#define FRC_TOP__KME_IPME__reg_ipme_32lkup16_ADDR 0x00002C18
#define FRC_TOP__KME_IPME__reg_ipme_32lkup16_BITSTART 8
#define FRC_TOP__KME_IPME__reg_ipme_32lkup16_BITEND 11

#define FRC_TOP__KME_IPME__reg_ipme_32lkup17_ADDR 0x00002C18
#define FRC_TOP__KME_IPME__reg_ipme_32lkup17_BITSTART 12
#define FRC_TOP__KME_IPME__reg_ipme_32lkup17_BITEND 15

#define FRC_TOP__KME_IPME__reg_ipme_32lkup18_ADDR 0x00002C18
#define FRC_TOP__KME_IPME__reg_ipme_32lkup18_BITSTART 16
#define FRC_TOP__KME_IPME__reg_ipme_32lkup18_BITEND 19

#define FRC_TOP__KME_IPME__reg_ipme_32lkup19_ADDR 0x00002C18
#define FRC_TOP__KME_IPME__reg_ipme_32lkup19_BITSTART 20
#define FRC_TOP__KME_IPME__reg_ipme_32lkup19_BITEND 23

#define FRC_TOP__KME_IPME__reg_ipme_32lkup20_ADDR 0x00002C18
#define FRC_TOP__KME_IPME__reg_ipme_32lkup20_BITSTART 24
#define FRC_TOP__KME_IPME__reg_ipme_32lkup20_BITEND 27

#define FRC_TOP__KME_IPME__reg_ipme_32lkup21_ADDR 0x00002C18
#define FRC_TOP__KME_IPME__reg_ipme_32lkup21_BITSTART 28
#define FRC_TOP__KME_IPME__reg_ipme_32lkup21_BITEND 31

#define FRC_TOP__KME_IPME__reg_ipme_32lkup22_ADDR 0x00002C1C
#define FRC_TOP__KME_IPME__reg_ipme_32lkup22_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_32lkup22_BITEND 3

#define FRC_TOP__KME_IPME__reg_ipme_32lkup23_ADDR 0x00002C1C
#define FRC_TOP__KME_IPME__reg_ipme_32lkup23_BITSTART 4
#define FRC_TOP__KME_IPME__reg_ipme_32lkup23_BITEND 7

#define FRC_TOP__KME_IPME__reg_ipme_32lkup24_ADDR 0x00002C1C
#define FRC_TOP__KME_IPME__reg_ipme_32lkup24_BITSTART 8
#define FRC_TOP__KME_IPME__reg_ipme_32lkup24_BITEND 11

#define FRC_TOP__KME_IPME__reg_ipme_32lkup25_ADDR 0x00002C1C
#define FRC_TOP__KME_IPME__reg_ipme_32lkup25_BITSTART 12
#define FRC_TOP__KME_IPME__reg_ipme_32lkup25_BITEND 15

#define FRC_TOP__KME_IPME__reg_ipme_32lkup26_ADDR 0x00002C1C
#define FRC_TOP__KME_IPME__reg_ipme_32lkup26_BITSTART 16
#define FRC_TOP__KME_IPME__reg_ipme_32lkup26_BITEND 19

#define FRC_TOP__KME_IPME__reg_ipme_32lkup27_ADDR 0x00002C1C
#define FRC_TOP__KME_IPME__reg_ipme_32lkup27_BITSTART 20
#define FRC_TOP__KME_IPME__reg_ipme_32lkup27_BITEND 23

#define FRC_TOP__KME_IPME__reg_ipme_32lkup28_ADDR 0x00002C1C
#define FRC_TOP__KME_IPME__reg_ipme_32lkup28_BITSTART 24
#define FRC_TOP__KME_IPME__reg_ipme_32lkup28_BITEND 27

#define FRC_TOP__KME_IPME__reg_ipme_32lkup29_ADDR 0x00002C1C
#define FRC_TOP__KME_IPME__reg_ipme_32lkup29_BITSTART 28
#define FRC_TOP__KME_IPME__reg_ipme_32lkup29_BITEND 31

#define FRC_TOP__KME_IPME__reg_ipme_32lkup30_ADDR 0x00002C20
#define FRC_TOP__KME_IPME__reg_ipme_32lkup30_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_32lkup30_BITEND 3

#define FRC_TOP__KME_IPME__reg_ipme_32lkup31_ADDR 0x00002C20
#define FRC_TOP__KME_IPME__reg_ipme_32lkup31_BITSTART 4
#define FRC_TOP__KME_IPME__reg_ipme_32lkup31_BITEND 7

#define FRC_TOP__KME_IPME__reg_ipme_iir_debug_sel_ADDR 0x00002C20
#define FRC_TOP__KME_IPME__reg_ipme_iir_debug_sel_BITSTART 8
#define FRC_TOP__KME_IPME__reg_ipme_iir_debug_sel_BITEND 9

#define FRC_TOP__KME_IPME__reg_ipme_nr_curve_shift_bit_ADDR 0x00002C20
#define FRC_TOP__KME_IPME__reg_ipme_nr_curve_shift_bit_BITSTART 10
#define FRC_TOP__KME_IPME__reg_ipme_nr_curve_shift_bit_BITEND 13

#define FRC_TOP__KME_IPME__reg_ipme_pscaler_v_active_ADDR 0x00002C24
#define FRC_TOP__KME_IPME__reg_ipme_pscaler_v_active_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_pscaler_v_active_BITEND 11

#define FRC_TOP__KME_IPME__reg_ipme_dummy_regs0_ADDR 0x00002C24
#define FRC_TOP__KME_IPME__reg_ipme_dummy_regs0_BITSTART 12
#define FRC_TOP__KME_IPME__reg_ipme_dummy_regs0_BITEND 19

#define FRC_TOP__KME_IPME__reg_ipme_dummy_regs1_ADDR 0x00002C24
#define FRC_TOP__KME_IPME__reg_ipme_dummy_regs1_BITSTART 20
#define FRC_TOP__KME_IPME__reg_ipme_dummy_regs1_BITEND 27

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_diffcount_y0_ADDR 0x00002C28
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_diffcount_y0_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_diffcount_y0_BITEND 4

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_diffcount_y1_ADDR 0x00002C28
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_diffcount_y1_BITSTART 5
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_diffcount_y1_BITEND 9

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_diffcount_y2_ADDR 0x00002C28
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_diffcount_y2_BITSTART 10
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_diffcount_y2_BITEND 14

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_diffcount_y3_ADDR 0x00002C28
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_diffcount_y3_BITSTART 15
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_diffcount_y3_BITEND 19

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_diffcount_y4_ADDR 0x00002C28
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_diffcount_y4_BITSTART 20
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_diffcount_y4_BITEND 24

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_diff_opt_ADDR 0x00002C2C
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_diff_opt_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_diff_opt_BITEND 1

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_pxl_coring_ADDR 0x00002C2C
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_pxl_coring_BITSTART 2
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_pxl_coring_BITEND 9

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_film_th_ADDR 0x00002C2C
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_film_th_BITSTART 10
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_film_th_BITEND 17

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_avg_mot_cnt_ADDR 0x00002C2C
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_avg_mot_cnt_BITSTART 18
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_avg_mot_cnt_BITEND 19

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_weight_all_ADDR 0x00002C30
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_weight_all_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_weight_all_BITEND 3

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_weight_region_ADDR 0x00002C30
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_weight_region_BITSTART 4
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_weight_region_BITEND 7

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_mot_min_ADDR 0x00002C30
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_mot_min_BITSTART 8
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_mot_min_BITEND 15

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_glb_big_weight_ADDR 0x00002C30
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_glb_big_weight_BITSTART 16
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_glb_big_weight_BITEND 19

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_glb_sml_weight_ADDR 0x00002C30
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_glb_sml_weight_BITSTART 20
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_glb_sml_weight_BITEND 23

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_region0_big_weight_ADDR 0x00002C34
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_region0_big_weight_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_region0_big_weight_BITEND 3

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_region0_sml_weight_ADDR 0x00002C34
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_region0_sml_weight_BITSTART 4
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_region0_sml_weight_BITEND 7

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_region1_big_weight_ADDR 0x00002C34
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_region1_big_weight_BITSTART 8
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_region1_big_weight_BITEND 11

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_region1_sml_weight_ADDR 0x00002C34
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_region1_sml_weight_BITSTART 12
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_region1_sml_weight_BITEND 15

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_region2_big_weight_ADDR 0x00002C38
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_region2_big_weight_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_region2_big_weight_BITEND 3

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_region2_sml_weight_ADDR 0x00002C38
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_region2_sml_weight_BITSTART 4
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_region2_sml_weight_BITEND 7

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_region3_big_weight_ADDR 0x00002C38
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_region3_big_weight_BITSTART 8
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_region3_big_weight_BITEND 11

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_region3_sml_weight_ADDR 0x00002C38
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_region3_sml_weight_BITSTART 12
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_region3_sml_weight_BITEND 15

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_region4_big_weight_ADDR 0x00002C3C
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_region4_big_weight_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_region4_big_weight_BITEND 3

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_region4_sml_weight_ADDR 0x00002C3C
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_region4_sml_weight_BITSTART 4
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_region4_sml_weight_BITEND 7

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_enter_film32_cnt_th_ADDR 0x00002C3C
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_enter_film32_cnt_th_BITSTART 8
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_enter_film32_cnt_th_BITEND 11

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_enter_film22_cnt_th_ADDR 0x00002C3C
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_enter_film22_cnt_th_BITSTART 12
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_enter_film22_cnt_th_BITEND 15

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_quit_th_ADDR 0x00002C3C
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_quit_th_BITSTART 16
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_quit_th_BITEND 19

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_quit_prd_th_ADDR 0x00002C3C
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_quit_prd_th_BITSTART 20
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_quit_prd_th_BITEND 23

#define FRC_TOP__KME_IPME__reg_ipme_fdet_5region0_en_ADDR 0x00002C3C
#define FRC_TOP__KME_IPME__reg_ipme_fdet_5region0_en_BITSTART 24
#define FRC_TOP__KME_IPME__reg_ipme_fdet_5region0_en_BITEND 24

#define FRC_TOP__KME_IPME__reg_ipme_fdet_5region1_en_ADDR 0x00002C3C
#define FRC_TOP__KME_IPME__reg_ipme_fdet_5region1_en_BITSTART 25
#define FRC_TOP__KME_IPME__reg_ipme_fdet_5region1_en_BITEND 25

#define FRC_TOP__KME_IPME__reg_ipme_fdet_5region2_en_ADDR 0x00002C3C
#define FRC_TOP__KME_IPME__reg_ipme_fdet_5region2_en_BITSTART 26
#define FRC_TOP__KME_IPME__reg_ipme_fdet_5region2_en_BITEND 26

#define FRC_TOP__KME_IPME__reg_ipme_fdet_5region3_en_ADDR 0x00002C3C
#define FRC_TOP__KME_IPME__reg_ipme_fdet_5region3_en_BITSTART 27
#define FRC_TOP__KME_IPME__reg_ipme_fdet_5region3_en_BITEND 27

#define FRC_TOP__KME_IPME__reg_ipme_fdet_5region4_en_ADDR 0x00002C3C
#define FRC_TOP__KME_IPME__reg_ipme_fdet_5region4_en_BITSTART 28
#define FRC_TOP__KME_IPME__reg_ipme_fdet_5region4_en_BITEND 28

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region1_v0_ADDR 0x00002C40
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region1_v0_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region1_v0_BITEND 9

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region1_v1_ADDR 0x00002C40
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region1_v1_BITSTART 10
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region1_v1_BITEND 19

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region2_v0_ADDR 0x00002C44
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region2_v0_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region2_v0_BITEND 9

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region2_v1_ADDR 0x00002C44
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region2_v1_BITSTART 10
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region2_v1_BITEND 19

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region3_h0_ADDR 0x00002C48
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region3_h0_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region3_h0_BITEND 9

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region3_h1_ADDR 0x00002C48
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region3_h1_BITSTART 10
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region3_h1_BITEND 19

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region4_h0_ADDR 0x00002C4C
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region4_h0_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region4_h0_BITEND 9

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region4_h1_ADDR 0x00002C4C
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region4_h1_BITSTART 10
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region4_h1_BITEND 19

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region5_h0_ADDR 0x00002C50
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region5_h0_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region5_h0_BITEND 9

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region5_h1_ADDR 0x00002C50
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region5_h1_BITSTART 10
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region5_h1_BITEND 19

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region5_v0_ADDR 0x00002C54
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region5_v0_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region5_v0_BITEND 9

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region5_v1_ADDR 0x00002C54
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region5_v1_BITSTART 10
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_5region5_v1_BITEND 19

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_12region_h0_ADDR 0x00002C58
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_12region_h0_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_12region_h0_BITEND 9

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_12region_h1_ADDR 0x00002C58
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_12region_h1_BITSTART 10
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_12region_h1_BITEND 19

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_12region_h2_ADDR 0x00002C5C
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_12region_h2_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_12region_h2_BITEND 9

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_12region_h3_ADDR 0x00002C5C
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_12region_h3_BITSTART 10
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_12region_h3_BITEND 19

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_12region_h4_ADDR 0x00002C60
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_12region_h4_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_12region_h4_BITEND 9

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_12region_v0_ADDR 0x00002C60
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_12region_v0_BITSTART 10
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_12region_v0_BITEND 19

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_12region_v1_ADDR 0x00002C64
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_12region_v1_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_12region_v1_BITEND 9

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_12region_v2_ADDR 0x00002C64
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_12region_v2_BITSTART 10
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_12region_v2_BITEND 19

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_12region_v3_ADDR 0x00002C68
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_12region_v3_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_12region_v3_BITEND 9

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region1_enable_ADDR 0x00002C6C
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region1_enable_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region1_enable_BITEND 0

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region1_h0_ADDR 0x00002C6C
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region1_h0_BITSTART 1
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region1_h0_BITEND 10

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region1_h1_ADDR 0x00002C6C
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region1_h1_BITSTART 11
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region1_h1_BITEND 20

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region1_v0_ADDR 0x00002C70
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region1_v0_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region1_v0_BITEND 9

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region1_v1_ADDR 0x00002C70
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region1_v1_BITSTART 10
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region1_v1_BITEND 19

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region2_enable_ADDR 0x00002C74
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region2_enable_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region2_enable_BITEND 0

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region2_h0_ADDR 0x00002C74
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region2_h0_BITSTART 1
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region2_h0_BITEND 10

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region2_h1_ADDR 0x00002C74
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region2_h1_BITSTART 11
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region2_h1_BITEND 20

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region2_v0_ADDR 0x00002C78
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region2_v0_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region2_v0_BITEND 9

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region2_v1_ADDR 0x00002C78
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region2_v1_BITSTART 10
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region2_v1_BITEND 19

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region3_enable_ADDR 0x00002C7C
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region3_enable_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region3_enable_BITEND 0

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region3_h0_ADDR 0x00002C7C
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region3_h0_BITSTART 1
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region3_h0_BITEND 10

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region3_h1_ADDR 0x00002C7C
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region3_h1_BITSTART 11
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region3_h1_BITEND 20

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region3_v0_ADDR 0x00002C80
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region3_v0_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region3_v0_BITEND 9

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region3_v1_ADDR 0x00002C80
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region3_v1_BITSTART 10
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region3_v1_BITEND 19

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region4_enable_ADDR 0x00002C84
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region4_enable_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region4_enable_BITEND 0

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region4_h0_ADDR 0x00002C84
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region4_h0_BITSTART 1
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region4_h0_BITEND 10

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region4_h1_ADDR 0x00002C84
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region4_h1_BITSTART 11
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region4_h1_BITEND 20

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region4_v0_ADDR 0x00002C88
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region4_v0_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region4_v0_BITEND 9

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region4_v1_ADDR 0x00002C88
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region4_v1_BITSTART 10
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_4region4_v1_BITEND 19

#define FRC_TOP__KME_IPME__reg_kme_ipme_top_3dfs_lr_ADDR 0x00002C88
#define FRC_TOP__KME_IPME__reg_kme_ipme_top_3dfs_lr_BITSTART 20
#define FRC_TOP__KME_IPME__reg_kme_ipme_top_3dfs_lr_BITEND 20

#define FRC_TOP__KME_IPME__reg_ipme_h_flp_alp0_ADDR 0x00002C8C
#define FRC_TOP__KME_IPME__reg_ipme_h_flp_alp0_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_h_flp_alp0_BITEND 8

#define FRC_TOP__KME_IPME__reg_ipme_h_flp_alp1_ADDR 0x00002C8C
#define FRC_TOP__KME_IPME__reg_ipme_h_flp_alp1_BITSTART 9
#define FRC_TOP__KME_IPME__reg_ipme_h_flp_alp1_BITEND 17

#define FRC_TOP__KME_IPME__reg_ipme_h_flp_alp2_ADDR 0x00002C8C
#define FRC_TOP__KME_IPME__reg_ipme_h_flp_alp2_BITSTART 18
#define FRC_TOP__KME_IPME__reg_ipme_h_flp_alp2_BITEND 26

#define FRC_TOP__KME_IPME__reg_ipme_h_flp_alp3_ADDR 0x00002C90
#define FRC_TOP__KME_IPME__reg_ipme_h_flp_alp3_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_h_flp_alp3_BITEND 8

#define FRC_TOP__KME_IPME__reg_ipme_h_flp_alp4_ADDR 0x00002C90
#define FRC_TOP__KME_IPME__reg_ipme_h_flp_alp4_BITSTART 9
#define FRC_TOP__KME_IPME__reg_ipme_h_flp_alp4_BITEND 17

#define FRC_TOP__KME_IPME__reg_ipme_h_flp_alp5_ADDR 0x00002C90
#define FRC_TOP__KME_IPME__reg_ipme_h_flp_alp5_BITSTART 18
#define FRC_TOP__KME_IPME__reg_ipme_h_flp_alp5_BITEND 26

#define FRC_TOP__KME_IPME__reg_ipme_h_flp_alp6_ADDR 0x00002C94
#define FRC_TOP__KME_IPME__reg_ipme_h_flp_alp6_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_h_flp_alp6_BITEND 8

#define FRC_TOP__KME_IPME__reg_ipme_v_flp_alp0_ADDR 0x00002C94
#define FRC_TOP__KME_IPME__reg_ipme_v_flp_alp0_BITSTART 9
#define FRC_TOP__KME_IPME__reg_ipme_v_flp_alp0_BITEND 17

#define FRC_TOP__KME_IPME__reg_ipme_v_flp_alp1_ADDR 0x00002C94
#define FRC_TOP__KME_IPME__reg_ipme_v_flp_alp1_BITSTART 18
#define FRC_TOP__KME_IPME__reg_ipme_v_flp_alp1_BITEND 26

#define FRC_TOP__KME_IPME__reg_ipme_v_flp_alp2_ADDR 0x00002C98
#define FRC_TOP__KME_IPME__reg_ipme_v_flp_alp2_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_v_flp_alp2_BITEND 8

#define FRC_TOP__KME_IPME__reg_ipme_v_flp_alp3_ADDR 0x00002C98
#define FRC_TOP__KME_IPME__reg_ipme_v_flp_alp3_BITSTART 9
#define FRC_TOP__KME_IPME__reg_ipme_v_flp_alp3_BITEND 17

#define FRC_TOP__KME_IPME__reg_ipme_v_flp_alp4_ADDR 0x00002C98
#define FRC_TOP__KME_IPME__reg_ipme_v_flp_alp4_BITSTART 18
#define FRC_TOP__KME_IPME__reg_ipme_v_flp_alp4_BITEND 26

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_rim_h0_ADDR 0x00002C9C
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_rim_h0_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_rim_h0_BITEND 9

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_rim_h1_ADDR 0x00002C9C
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_rim_h1_BITSTART 10
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_rim_h1_BITEND 19

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_rim_v0_ADDR 0x00002CA0
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_rim_v0_BITSTART 0
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_rim_v0_BITEND 9

#define FRC_TOP__KME_IPME__reg_ipme_fmdet_rim_v1_ADDR 0x00002CA0
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_rim_v1_BITSTART 10
#define FRC_TOP__KME_IPME__reg_ipme_fmdet_rim_v1_BITEND 19

#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_h0_rim_ADDR 0x00002CA4
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_h0_rim_BITSTART 0
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_h0_rim_BITEND 26

#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_all_ADDR 0x00002CA8
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_all_BITSTART 0
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_all_BITEND 26

#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_h1_rim_ADDR 0x00002CAC
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_h1_rim_BITSTART 0
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_h1_rim_BITEND 26

#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_5region1_ADDR 0x00002CB0
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_5region1_BITSTART 0
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_5region1_BITEND 26

#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_5region2_ADDR 0x00002CB4
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_5region2_BITSTART 0
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_5region2_BITEND 26

#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_5region3_ADDR 0x00002CB8
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_5region3_BITSTART 0
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_5region3_BITEND 26

#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_5region4_ADDR 0x00002CBC
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_5region4_BITSTART 0
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_5region4_BITEND 26

#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_5region5_ADDR 0x00002CC0
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_5region5_BITSTART 0
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_5region5_BITEND 26

#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region1_ADDR 0x00002CC4
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region1_BITSTART 0
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region1_BITEND 26

#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region2_ADDR 0x00002CC8
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region2_BITSTART 0
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region2_BITEND 26

#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region3_ADDR 0x00002CCC
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region3_BITSTART 0
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region3_BITEND 26

#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region4_ADDR 0x00002CD0
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region4_BITSTART 0
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region4_BITEND 26

#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region5_ADDR 0x00002CD4
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region5_BITSTART 0
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region5_BITEND 26

#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region6_ADDR 0x00002CD8
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region6_BITSTART 0
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region6_BITEND 26

#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region7_ADDR 0x00002CDC
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region7_BITSTART 0
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region7_BITEND 26

#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region8_ADDR 0x00002CE0
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region8_BITSTART 0
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region8_BITEND 26

#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region9_ADDR 0x00002CE4
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region9_BITSTART 0
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region9_BITEND 26

#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region10_ADDR 0x00002CE8
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region10_BITSTART 0
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region10_BITEND 26

#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region11_ADDR 0x00002CEC
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region11_BITSTART 0
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region11_BITEND 26

#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region12_ADDR 0x00002CF0
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region12_BITSTART 0
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_12region12_BITEND 26

#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_phase_id_ADDR 0x00002CF4
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_phase_id_BITSTART 0
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_phase_id_BITEND 2

#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_film_mode_ADDR 0x00002CF4
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_film_mode_BITSTART 3
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_film_mode_BITEND 5

#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_v0_rim_ADDR 0x00002CF8
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_v0_rim_BITSTART 0
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_v0_rim_BITEND 26

#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_v1_rim_ADDR 0x00002CFC
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_v1_rim_BITSTART 0
#define FRC_TOP__KME_IPME__rdbk_ipme_fdet_mot_v1_rim_BITEND 26

#define FRC_TOP__KME_IPME1__reg_ipme_fmdet_h_active_ADDR 0x00002D00
#define FRC_TOP__KME_IPME1__reg_ipme_fmdet_h_active_BITSTART 0
#define FRC_TOP__KME_IPME1__reg_ipme_fmdet_h_active_BITEND 9

#define FRC_TOP__KME_IPME1__reg_ipme_fmdet_v_active_ADDR 0x00002D00
#define FRC_TOP__KME_IPME1__reg_ipme_fmdet_v_active_BITSTART 10
#define FRC_TOP__KME_IPME1__reg_ipme_fmdet_v_active_BITEND 19

#define FRC_TOP__KME_IPME1__reg_ipme_film_det_rb_sel_ADDR 0x00002D00
#define FRC_TOP__KME_IPME1__reg_ipme_film_det_rb_sel_BITSTART 20
#define FRC_TOP__KME_IPME1__reg_ipme_film_det_rb_sel_BITEND 23

#define FRC_TOP__KME_IPME1__reg_ipme_film_det_rb_start_p_ADDR 0x00002D00
#define FRC_TOP__KME_IPME1__reg_ipme_film_det_rb_start_p_BITSTART 24
#define FRC_TOP__KME_IPME1__reg_ipme_film_det_rb_start_p_BITEND 24

#define FRC_TOP__KME_IPME1__reg_kme_ipme_sram_ls_en_ADDR 0x00002D00
#define FRC_TOP__KME_IPME1__reg_kme_ipme_sram_ls_en_BITSTART 25
#define FRC_TOP__KME_IPME1__reg_kme_ipme_sram_ls_en_BITEND 25

#define FRC_TOP__KME_IPME1__reg_kme_ipme_sram_ls_value_ADDR 0x00002D00
#define FRC_TOP__KME_IPME1__reg_kme_ipme_sram_ls_value_BITSTART 26
#define FRC_TOP__KME_IPME1__reg_kme_ipme_sram_ls_value_BITEND 26

#define FRC_TOP__KME_IPME1__reg_ipme_cprs_mdiff_shift_ADDR 0x00002D04
#define FRC_TOP__KME_IPME1__reg_ipme_cprs_mdiff_shift_BITSTART 0
#define FRC_TOP__KME_IPME1__reg_ipme_cprs_mdiff_shift_BITEND 3

#define FRC_TOP__KME_IPME1__reg_ipme_cprs_mdiff_sub_x_num_ADDR 0x00002D04
#define FRC_TOP__KME_IPME1__reg_ipme_cprs_mdiff_sub_x_num_BITSTART 4
#define FRC_TOP__KME_IPME1__reg_ipme_cprs_mdiff_sub_x_num_BITEND 7

#define FRC_TOP__KME_IPME1__reg_ipme_cprs_mdiff_sub_y_num_ADDR 0x00002D04
#define FRC_TOP__KME_IPME1__reg_ipme_cprs_mdiff_sub_y_num_BITSTART 8
#define FRC_TOP__KME_IPME1__reg_ipme_cprs_mdiff_sub_y_num_BITEND 11

#define FRC_TOP__KME_IPME1__reg_ipme_v_480x270_mode_ADDR 0x00002D04
#define FRC_TOP__KME_IPME1__reg_ipme_v_480x270_mode_BITSTART 12
#define FRC_TOP__KME_IPME1__reg_ipme_v_480x270_mode_BITEND 12

#define FRC_TOP__KME_IPME1__reg_ipme_480x270_patt_en_ADDR 0x00002D04
#define FRC_TOP__KME_IPME1__reg_ipme_480x270_patt_en_BITSTART 13
#define FRC_TOP__KME_IPME1__reg_ipme_480x270_patt_en_BITEND 13

#define FRC_TOP__KME_IPME1__reg_ipme_v_480x270_i_v_center_ADDR 0x00002D04
#define FRC_TOP__KME_IPME1__reg_ipme_v_480x270_i_v_center_BITSTART 14
#define FRC_TOP__KME_IPME1__reg_ipme_v_480x270_i_v_center_BITEND 23

#define FRC_TOP__KME_IPME1__reg_ipme_480x270_ln_last_num_ADDR 0x00002D04
#define FRC_TOP__KME_IPME1__reg_ipme_480x270_ln_last_num_BITSTART 24
#define FRC_TOP__KME_IPME1__reg_ipme_480x270_ln_last_num_BITEND 31

#define FRC_TOP__KME_IPME1__reg_ipme_v_480x270_slp0_ADDR 0x00002D08
#define FRC_TOP__KME_IPME1__reg_ipme_v_480x270_slp0_BITSTART 0
#define FRC_TOP__KME_IPME1__reg_ipme_v_480x270_slp0_BITEND 7

#define FRC_TOP__KME_IPME1__reg_ipme_v_480x270_slp1_ADDR 0x00002D08
#define FRC_TOP__KME_IPME1__reg_ipme_v_480x270_slp1_BITSTART 8
#define FRC_TOP__KME_IPME1__reg_ipme_v_480x270_slp1_BITEND 15

#define FRC_TOP__KME_IPME1__reg_ipme_v_480x270_slp2_ADDR 0x00002D08
#define FRC_TOP__KME_IPME1__reg_ipme_v_480x270_slp2_BITSTART 16
#define FRC_TOP__KME_IPME1__reg_ipme_v_480x270_slp2_BITEND 23

#define FRC_TOP__KME_IPME1__reg_ipme_v_480x270_slp3_ADDR 0x00002D08
#define FRC_TOP__KME_IPME1__reg_ipme_v_480x270_slp3_BITSTART 24
#define FRC_TOP__KME_IPME1__reg_ipme_v_480x270_slp3_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme_480x270_l_vld_cnt_ADDR 0x00002D0C
#define FRC_TOP__KME_IPME1__regr_ipme_480x270_l_vld_cnt_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme_480x270_l_vld_cnt_BITEND 15

#define FRC_TOP__KME_IPME1__regr_ipme_480x270_r_vld_cnt_ADDR 0x00002D0C
#define FRC_TOP__KME_IPME1__regr_ipme_480x270_r_vld_cnt_BITSTART 16
#define FRC_TOP__KME_IPME1__regr_ipme_480x270_r_vld_cnt_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme0_film0_film_det_ADDR 0x00002D10
#define FRC_TOP__KME_IPME1__regr_ipme0_film0_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme0_film0_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme0_film1_film_det_ADDR 0x00002D14
#define FRC_TOP__KME_IPME1__regr_ipme0_film1_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme0_film1_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme0_film2_film_det_ADDR 0x00002D18
#define FRC_TOP__KME_IPME1__regr_ipme0_film2_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme0_film2_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme0_film3_film_det_ADDR 0x00002D1C
#define FRC_TOP__KME_IPME1__regr_ipme0_film3_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme0_film3_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme0_film4_film_det_ADDR 0x00002D20
#define FRC_TOP__KME_IPME1__regr_ipme0_film4_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme0_film4_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme0_film5_film_det_ADDR 0x00002D24
#define FRC_TOP__KME_IPME1__regr_ipme0_film5_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme0_film5_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme0_film6_film_det_ADDR 0x00002D28
#define FRC_TOP__KME_IPME1__regr_ipme0_film6_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme0_film6_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme0_film7_film_det_ADDR 0x00002D2C
#define FRC_TOP__KME_IPME1__regr_ipme0_film7_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme0_film7_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme0_film8_film_det_ADDR 0x00002D30
#define FRC_TOP__KME_IPME1__regr_ipme0_film8_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme0_film8_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme0_film9_film_det_ADDR 0x00002D34
#define FRC_TOP__KME_IPME1__regr_ipme0_film9_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme0_film9_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme0_film10_film_det_ADDR 0x00002D38
#define FRC_TOP__KME_IPME1__regr_ipme0_film10_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme0_film10_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme0_film11_film_det_ADDR 0x00002D3C
#define FRC_TOP__KME_IPME1__regr_ipme0_film11_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme0_film11_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme1_film0_film_det_ADDR 0x00002D40
#define FRC_TOP__KME_IPME1__regr_ipme1_film0_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme1_film0_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme1_film1_film_det_ADDR 0x00002D44
#define FRC_TOP__KME_IPME1__regr_ipme1_film1_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme1_film1_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme1_film2_film_det_ADDR 0x00002D48
#define FRC_TOP__KME_IPME1__regr_ipme1_film2_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme1_film2_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme1_film3_film_det_ADDR 0x00002D4C
#define FRC_TOP__KME_IPME1__regr_ipme1_film3_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme1_film3_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme1_film4_film_det_ADDR 0x00002D50
#define FRC_TOP__KME_IPME1__regr_ipme1_film4_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme1_film4_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme1_film5_film_det_ADDR 0x00002D54
#define FRC_TOP__KME_IPME1__regr_ipme1_film5_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme1_film5_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme1_film6_film_det_ADDR 0x00002D58
#define FRC_TOP__KME_IPME1__regr_ipme1_film6_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme1_film6_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme1_film7_film_det_ADDR 0x00002D5C
#define FRC_TOP__KME_IPME1__regr_ipme1_film7_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme1_film7_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme1_film8_film_det_ADDR 0x00002D60
#define FRC_TOP__KME_IPME1__regr_ipme1_film8_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme1_film8_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme1_film9_film_det_ADDR 0x00002D64
#define FRC_TOP__KME_IPME1__regr_ipme1_film9_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme1_film9_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme1_film10_film_det_ADDR 0x00002D68
#define FRC_TOP__KME_IPME1__regr_ipme1_film10_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme1_film10_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme1_film11_film_det_ADDR 0x00002D6C
#define FRC_TOP__KME_IPME1__regr_ipme1_film11_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme1_film11_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme2_film0_film_det_ADDR 0x00002D70
#define FRC_TOP__KME_IPME1__regr_ipme2_film0_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme2_film0_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme2_film1_film_det_ADDR 0x00002D74
#define FRC_TOP__KME_IPME1__regr_ipme2_film1_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme2_film1_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme2_film2_film_det_ADDR 0x00002D78
#define FRC_TOP__KME_IPME1__regr_ipme2_film2_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme2_film2_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme2_film3_film_det_ADDR 0x00002D7C
#define FRC_TOP__KME_IPME1__regr_ipme2_film3_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme2_film3_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme2_film4_film_det_ADDR 0x00002D80
#define FRC_TOP__KME_IPME1__regr_ipme2_film4_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme2_film4_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme2_film5_film_det_ADDR 0x00002D84
#define FRC_TOP__KME_IPME1__regr_ipme2_film5_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme2_film5_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme2_film6_film_det_ADDR 0x00002D88
#define FRC_TOP__KME_IPME1__regr_ipme2_film6_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme2_film6_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme2_film7_film_det_ADDR 0x00002D8C
#define FRC_TOP__KME_IPME1__regr_ipme2_film7_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme2_film7_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme2_film8_film_det_ADDR 0x00002D90
#define FRC_TOP__KME_IPME1__regr_ipme2_film8_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme2_film8_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme2_film9_film_det_ADDR 0x00002D94
#define FRC_TOP__KME_IPME1__regr_ipme2_film9_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme2_film9_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme2_film10_film_det_ADDR 0x00002D98
#define FRC_TOP__KME_IPME1__regr_ipme2_film10_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme2_film10_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme2_film11_film_det_ADDR 0x00002D9C
#define FRC_TOP__KME_IPME1__regr_ipme2_film11_film_det_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme2_film11_film_det_BITEND 31

#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_1_apl_ADDR 0x00002DA0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_1_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_1_apl_BITEND 7

#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_2_apl_ADDR 0x00002DA0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_2_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_2_apl_BITEND 7

#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_3_apl_ADDR 0x00002DA0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_3_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_3_apl_BITEND 7

#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_4_apl_ADDR 0x00002DA0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_4_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_4_apl_BITEND 7

#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_5_apl_ADDR 0x00002DA4
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_5_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_5_apl_BITEND 7

#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_6_apl_ADDR 0x00002DA4
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_6_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_6_apl_BITEND 7

#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_7_apl_ADDR 0x00002DA4
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_7_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_7_apl_BITEND 7

#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_8_apl_ADDR 0x00002DA4
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_8_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_8_apl_BITEND 7

#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_9_apl_ADDR 0x00002DA8
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_9_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_9_apl_BITEND 7

#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_10_apl_ADDR 0x00002DA8
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_10_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_10_apl_BITEND 7

#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_11_apl_ADDR 0x00002DA8
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_11_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_11_apl_BITEND 7

#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_12_apl_ADDR 0x00002DA8
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_12_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_12_apl_BITEND 7

#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_13_apl_ADDR 0x00002DAC
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_13_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_13_apl_BITEND 7

#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_14_apl_ADDR 0x00002DAC
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_14_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_14_apl_BITEND 7

#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_15_apl_ADDR 0x00002DAC
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_15_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_15_apl_BITEND 7

#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_16_apl_ADDR 0x00002DAC
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_16_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_16_apl_BITEND 7

#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_17_apl_ADDR 0x00002DB0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_17_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_17_apl_BITEND 7

#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_18_apl_ADDR 0x00002DB0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_18_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_18_apl_BITEND 7

#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_19_apl_ADDR 0x00002DB0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_19_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_19_apl_BITEND 7

#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_20_apl_ADDR 0x00002DB0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_20_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_20_apl_BITEND 7

#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_21_apl_ADDR 0x00002DB4
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_21_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_21_apl_BITEND 7

#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_22_apl_ADDR 0x00002DB4
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_22_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_22_apl_BITEND 7

#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_23_apl_ADDR 0x00002DB4
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_23_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_23_apl_BITEND 7

#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_24_apl_ADDR 0x00002DB4
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_24_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_24_apl_BITEND 7

#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_25_apl_ADDR 0x00002DB8
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_25_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_25_apl_BITEND 7

#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_26_apl_ADDR 0x00002DB8
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_26_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_26_apl_BITEND 7

#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_27_apl_ADDR 0x00002DB8
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_27_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_27_apl_BITEND 7

#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_28_apl_ADDR 0x00002DB8
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_28_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_28_apl_BITEND 7

#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_29_apl_ADDR 0x00002DBC
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_29_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_29_apl_BITEND 7

#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_30_apl_ADDR 0x00002DBC
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_30_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_30_apl_BITEND 7

#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_31_apl_ADDR 0x00002DBC
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_31_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_31_apl_BITEND 7

#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_32_apl_ADDR 0x00002DBC
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_32_apl_BITSTART 0
#define FRC_TOP__KME_IPME1__rdbk_ipme_fdet_region32_32_apl_BITEND 7

#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_00_ADDR 0x00002DC0
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_00_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_00_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_01_ADDR 0x00002DC4
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_01_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_01_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_10_ADDR 0x00002DC8
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_10_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_10_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_11_ADDR 0x00002DCC
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_11_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_11_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_20_ADDR 0x00002DD0
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_20_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_20_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_21_ADDR 0x00002DD4
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_21_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_21_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_30_ADDR 0x00002DD8
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_30_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_30_BITEND 31

#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_31_ADDR 0x00002DDC
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_31_BITSTART 0
#define FRC_TOP__KME_IPME1__regr_ipme_cprs_motion_diff_31_BITEND 31

#define FRC_TOP__KME_LOGO0__reg_km_logo_h_fetch_mode_ADDR 0x00002E00
#define FRC_TOP__KME_LOGO0__reg_km_logo_h_fetch_mode_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_h_fetch_mode_BITEND 1

#define FRC_TOP__KME_LOGO0__reg_km_logo_v_fetch_mode_ADDR 0x00002E00
#define FRC_TOP__KME_LOGO0__reg_km_logo_v_fetch_mode_BITSTART 2
#define FRC_TOP__KME_LOGO0__reg_km_logo_v_fetch_mode_BITEND 3

#define FRC_TOP__KME_LOGO0__reg_km_logo_h0_ration_ADDR 0x00002E00
#define FRC_TOP__KME_LOGO0__reg_km_logo_h0_ration_BITSTART 4
#define FRC_TOP__KME_LOGO0__reg_km_logo_h0_ration_BITEND 11

#define FRC_TOP__KME_LOGO0__reg_km_logo_h1_ration_ADDR 0x00002E00
#define FRC_TOP__KME_LOGO0__reg_km_logo_h1_ration_BITSTART 12
#define FRC_TOP__KME_LOGO0__reg_km_logo_h1_ration_BITEND 19

#define FRC_TOP__KME_LOGO0__reg_km_logo_pscaler_v_active_ADDR 0x00002E00
#define FRC_TOP__KME_LOGO0__reg_km_logo_pscaler_v_active_BITSTART 20
#define FRC_TOP__KME_LOGO0__reg_km_logo_pscaler_v_active_BITEND 31

#define FRC_TOP__KME_LOGO0__reg_km_logo_h2_ration_ADDR 0x00002E04
#define FRC_TOP__KME_LOGO0__reg_km_logo_h2_ration_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_h2_ration_BITEND 7

#define FRC_TOP__KME_LOGO0__reg_km_logo_h3_ration_ADDR 0x00002E04
#define FRC_TOP__KME_LOGO0__reg_km_logo_h3_ration_BITSTART 8
#define FRC_TOP__KME_LOGO0__reg_km_logo_h3_ration_BITEND 15

#define FRC_TOP__KME_LOGO0__reg_km_logo_v0_ration_ADDR 0x00002E08
#define FRC_TOP__KME_LOGO0__reg_km_logo_v0_ration_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_v0_ration_BITEND 7

#define FRC_TOP__KME_LOGO0__reg_km_logo_v1_ration_ADDR 0x00002E08
#define FRC_TOP__KME_LOGO0__reg_km_logo_v1_ration_BITSTART 8
#define FRC_TOP__KME_LOGO0__reg_km_logo_v1_ration_BITEND 15

#define FRC_TOP__KME_LOGO0__reg_km_logo_v2_ration_ADDR 0x00002E0C
#define FRC_TOP__KME_LOGO0__reg_km_logo_v2_ration_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_v2_ration_BITEND 7

#define FRC_TOP__KME_LOGO0__reg_km_logo_v3_ration_ADDR 0x00002E0C
#define FRC_TOP__KME_LOGO0__reg_km_logo_v3_ration_BITSTART 8
#define FRC_TOP__KME_LOGO0__reg_km_logo_v3_ration_BITEND 15

#define FRC_TOP__KME_LOGO0__reg_km_logo_iir_alpha_ADDR 0x00002E10
#define FRC_TOP__KME_LOGO0__reg_km_logo_iir_alpha_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_iir_alpha_BITEND 4

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region0_en_ADDR 0x00002E14
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region0_en_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region0_en_BITEND 3

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region1_en_ADDR 0x00002E14
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region1_en_BITSTART 4
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region1_en_BITEND 7

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region2_en_ADDR 0x00002E14
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region2_en_BITSTART 8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region2_en_BITEND 11

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region3_en_ADDR 0x00002E14
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region3_en_BITSTART 12
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region3_en_BITEND 15

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region4_en_ADDR 0x00002E14
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region4_en_BITSTART 16
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region4_en_BITEND 19

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region5_en_ADDR 0x00002E14
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region5_en_BITSTART 20
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region5_en_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region6_en_ADDR 0x00002E14
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region6_en_BITSTART 24
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region6_en_BITEND 27

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region7_en_ADDR 0x00002E14
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region7_en_BITSTART 28
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region7_en_BITEND 31

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region8_en_ADDR 0x00002E18
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region8_en_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region8_en_BITEND 3

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region9_en_ADDR 0x00002E18
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region9_en_BITSTART 4
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region9_en_BITEND 7

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region10_en_ADDR 0x00002E18
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region10_en_BITSTART 8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region10_en_BITEND 11

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region11_en_ADDR 0x00002E18
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region11_en_BITSTART 12
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region11_en_BITEND 15

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region12_en_ADDR 0x00002E18
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region12_en_BITSTART 16
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region12_en_BITEND 19

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region13_en_ADDR 0x00002E18
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region13_en_BITSTART 20
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region13_en_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region14_en_ADDR 0x00002E18
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region14_en_BITSTART 24
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region14_en_BITEND 27

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region15_en_ADDR 0x00002E18
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region15_en_BITSTART 28
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region15_en_BITEND 31

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region16_en_ADDR 0x00002E1C
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region16_en_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region16_en_BITEND 3

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region17_en_ADDR 0x00002E1C
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region17_en_BITSTART 4
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region17_en_BITEND 7

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region18_en_ADDR 0x00002E1C
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region18_en_BITSTART 8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region18_en_BITEND 11

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region19_en_ADDR 0x00002E1C
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region19_en_BITSTART 12
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region19_en_BITEND 15

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region20_en_ADDR 0x00002E1C
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region20_en_BITSTART 16
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region20_en_BITEND 19

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region21_en_ADDR 0x00002E1C
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region21_en_BITSTART 20
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region21_en_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region22_en_ADDR 0x00002E1C
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region22_en_BITSTART 24
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region22_en_BITEND 27

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region23_en_ADDR 0x00002E1C
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region23_en_BITSTART 28
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region23_en_BITEND 31

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region24_en_ADDR 0x00002E20
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region24_en_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region24_en_BITEND 3

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region25_en_ADDR 0x00002E20
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region25_en_BITSTART 4
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region25_en_BITEND 7

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region26_en_ADDR 0x00002E20
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region26_en_BITSTART 8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region26_en_BITEND 11

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region27_en_ADDR 0x00002E20
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region27_en_BITSTART 12
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region27_en_BITEND 15

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region28_en_ADDR 0x00002E20
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region28_en_BITSTART 16
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region28_en_BITEND 19

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region29_en_ADDR 0x00002E20
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region29_en_BITSTART 20
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region29_en_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region30_en_ADDR 0x00002E20
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region30_en_BITSTART 24
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region30_en_BITEND 27

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region31_en_ADDR 0x00002E20
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region31_en_BITSTART 28
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region31_en_BITEND 31

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region0_gain_ADDR 0x00002E24
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region0_gain_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region0_gain_BITEND 11

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region1_gain_ADDR 0x00002E24
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region1_gain_BITSTART 12
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region1_gain_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region2_gain_ADDR 0x00002E28
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region2_gain_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region2_gain_BITEND 11

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region3_gain_ADDR 0x00002E28
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region3_gain_BITSTART 12
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region3_gain_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region4_gain_ADDR 0x00002E2C
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region4_gain_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region4_gain_BITEND 11

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region5_gain_ADDR 0x00002E2C
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region5_gain_BITSTART 12
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region5_gain_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region6_gain_ADDR 0x00002E30
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region6_gain_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region6_gain_BITEND 11

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region7_gain_ADDR 0x00002E30
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region7_gain_BITSTART 12
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region7_gain_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region8_gain_ADDR 0x00002E34
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region8_gain_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region8_gain_BITEND 11

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region9_gain_ADDR 0x00002E34
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region9_gain_BITSTART 12
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region9_gain_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region10_gain_ADDR 0x00002E38
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region10_gain_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region10_gain_BITEND 11

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region11_gain_ADDR 0x00002E38
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region11_gain_BITSTART 12
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region11_gain_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region12_gain_ADDR 0x00002E3C
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region12_gain_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region12_gain_BITEND 11

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region13_gain_ADDR 0x00002E3C
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region13_gain_BITSTART 12
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region13_gain_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region14_gain_ADDR 0x00002E40
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region14_gain_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region14_gain_BITEND 11

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region15_gain_ADDR 0x00002E40
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region15_gain_BITSTART 12
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region15_gain_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region16_gain_ADDR 0x00002E44
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region16_gain_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region16_gain_BITEND 11

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region17_gain_ADDR 0x00002E44
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region17_gain_BITSTART 12
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region17_gain_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region18_gain_ADDR 0x00002E48
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region18_gain_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region18_gain_BITEND 11

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region19_gain_ADDR 0x00002E48
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region19_gain_BITSTART 12
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region19_gain_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region20_gain_ADDR 0x00002E4C
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region20_gain_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region20_gain_BITEND 11

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region21_gain_ADDR 0x00002E4C
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region21_gain_BITSTART 12
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region21_gain_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region22_gain_ADDR 0x00002E50
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region22_gain_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region22_gain_BITEND 11

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region23_gain_ADDR 0x00002E50
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region23_gain_BITSTART 12
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region23_gain_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region24_gain_ADDR 0x00002E54
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region24_gain_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region24_gain_BITEND 11

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region25_gain_ADDR 0x00002E54
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region25_gain_BITSTART 12
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region25_gain_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region26_gain_ADDR 0x00002E58
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region26_gain_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region26_gain_BITEND 11

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region27_gain_ADDR 0x00002E58
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region27_gain_BITSTART 12
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region27_gain_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region28_gain_ADDR 0x00002E5C
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region28_gain_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region28_gain_BITEND 11

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region29_gain_ADDR 0x00002E5C
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region29_gain_BITSTART 12
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region29_gain_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region30_gain_ADDR 0x00002E60
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region30_gain_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region30_gain_BITEND 11

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region31_gain_ADDR 0x00002E60
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region31_gain_BITSTART 12
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_region31_gain_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blkgrdhor_th_ADDR 0x00002E64
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkgrdhor_th_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkgrdhor_th_BITEND 7

#define FRC_TOP__KME_LOGO0__reg_km_logo_blkgrdp45_th_ADDR 0x00002E64
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkgrdp45_th_BITSTART 8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkgrdp45_th_BITEND 15

#define FRC_TOP__KME_LOGO0__reg_km_logo_blkgrdver_th_ADDR 0x00002E64
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkgrdver_th_BITSTART 16
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkgrdver_th_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blkgrdn45_th_ADDR 0x00002E64
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkgrdn45_th_BITSTART 24
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkgrdn45_th_BITEND 31

#define FRC_TOP__KME_LOGO0__reg_km_logo_blkgrdsum2_th_ADDR 0x00002E68
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkgrdsum2_th_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkgrdsum2_th_BITEND 10

#define FRC_TOP__KME_LOGO0__reg_km_logo_blkgrdsum_pth_ADDR 0x00002E68
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkgrdsum_pth_BITSTART 11
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkgrdsum_pth_BITEND 20

#define FRC_TOP__KME_LOGO0__reg_km_logo_blkgrdsum_cth_ADDR 0x00002E6C
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkgrdsum_cth_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkgrdsum_cth_BITEND 9

#define FRC_TOP__KME_LOGO0__reg_km_logo_blkgrdsum_diffth_ADDR 0x00002E6C
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkgrdsum_diffth_BITSTART 10
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkgrdsum_diffth_BITEND 19

#define FRC_TOP__KME_LOGO0__reg_km_logo_grddiffrs_bit_ADDR 0x00002E6C
#define FRC_TOP__KME_LOGO0__reg_km_logo_grddiffrs_bit_BITSTART 20
#define FRC_TOP__KME_LOGO0__reg_km_logo_grddiffrs_bit_BITEND 21

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s0_ADDR 0x00002E70
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s0_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s0_BITEND 5

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s1_ADDR 0x00002E70
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s1_BITSTART 6
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s1_BITEND 11

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s2_ADDR 0x00002E70
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s2_BITSTART 12
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s2_BITEND 17

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s3_ADDR 0x00002E70
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s3_BITSTART 18
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s3_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s4_ADDR 0x00002E70
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s4_BITSTART 24
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s4_BITEND 29

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s5_ADDR 0x00002E74
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s5_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s5_BITEND 5

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s6_ADDR 0x00002E74
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s6_BITSTART 6
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s6_BITEND 11

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s7_ADDR 0x00002E74
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s7_BITSTART 12
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s7_BITEND 17

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s8_ADDR 0x00002E74
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s8_BITSTART 18
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s8_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s9_ADDR 0x00002E74
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s9_BITSTART 24
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s9_BITEND 29

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s10_ADDR 0x00002E78
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s10_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s10_BITEND 5

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s11_ADDR 0x00002E78
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s11_BITSTART 6
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s11_BITEND 11

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s12_ADDR 0x00002E78
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s12_BITSTART 12
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s12_BITEND 17

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s13_ADDR 0x00002E78
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s13_BITSTART 18
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s13_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s14_ADDR 0x00002E78
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s14_BITSTART 24
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s14_BITEND 29

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s15_ADDR 0x00002E7C
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s15_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_s15_BITEND 5

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t0_ADDR 0x00002E7C
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t0_BITSTART 6
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t0_BITEND 10

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t1_ADDR 0x00002E7C
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t1_BITSTART 11
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t1_BITEND 15

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t2_ADDR 0x00002E7C
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t2_BITSTART 16
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t2_BITEND 20

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t3_ADDR 0x00002E7C
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t3_BITSTART 21
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t3_BITEND 25

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t4_ADDR 0x00002E7C
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t4_BITSTART 26
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t4_BITEND 30

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t5_ADDR 0x00002E80
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t5_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t5_BITEND 4

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t6_ADDR 0x00002E80
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t6_BITSTART 5
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t6_BITEND 9

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t7_ADDR 0x00002E80
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t7_BITSTART 10
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t7_BITEND 14

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t8_ADDR 0x00002E80
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t8_BITSTART 15
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t8_BITEND 19

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t9_ADDR 0x00002E80
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t9_BITSTART 20
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t9_BITEND 24

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t10_ADDR 0x00002E80
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t10_BITSTART 25
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t10_BITEND 29

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t11_ADDR 0x00002E84
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t11_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t11_BITEND 4

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t12_ADDR 0x00002E84
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t12_BITSTART 5
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t12_BITEND 9

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t13_ADDR 0x00002E84
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t13_BITSTART 10
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t13_BITEND 14

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t14_ADDR 0x00002E84
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t14_BITSTART 15
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t14_BITEND 19

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t15_ADDR 0x00002E84
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t15_BITSTART 20
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hstylut_t15_BITEND 24

#define FRC_TOP__KME_LOGO0__reg_km_logo_adpblksameth_en_ADDR 0x00002E84
#define FRC_TOP__KME_LOGO0__reg_km_logo_adpblksameth_en_BITSTART 25
#define FRC_TOP__KME_LOGO0__reg_km_logo_adpblksameth_en_BITEND 25

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_m_ADDR 0x00002E88
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_m_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_m_BITEND 7

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hsty_tbase_ADDR 0x00002E88
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hsty_tbase_BITSTART 8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hsty_tbase_BITEND 15

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hsty_sbase_ADDR 0x00002E88
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hsty_sbase_BITSTART 16
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_hsty_sbase_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_posw_x0_ADDR 0x00002E8C
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_posw_x0_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_posw_x0_BITEND 8

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_posw_x1_ADDR 0x00002E8C
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_posw_x1_BITSTART 9
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_posw_x1_BITEND 17

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_posw_x2_ADDR 0x00002E8C
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_posw_x2_BITSTART 18
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_posw_x2_BITEND 26

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_posw_y0_ADDR 0x00002E90
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_posw_y0_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_posw_y0_BITEND 7

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_posw_y1_ADDR 0x00002E90
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_posw_y1_BITSTART 8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_posw_y1_BITEND 15

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_posw_y2_ADDR 0x00002E90
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_posw_y2_BITSTART 16
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_posw_y2_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_posw_slp0_ADDR 0x00002E94
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_posw_slp0_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_posw_slp0_BITEND 4

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_posw_slp1_ADDR 0x00002E94
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_posw_slp1_BITSTART 5
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_posw_slp1_BITEND 9

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_negw_x0_ADDR 0x00002E98
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_negw_x0_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_negw_x0_BITEND 8

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_negw_x1_ADDR 0x00002E98
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_negw_x1_BITSTART 9
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_negw_x1_BITEND 17

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_negw_x2_ADDR 0x00002E98
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_negw_x2_BITSTART 18
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_negw_x2_BITEND 26

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_negw_y0_ADDR 0x00002E9C
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_negw_y0_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_negw_y0_BITEND 7

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_negw_y1_ADDR 0x00002E9C
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_negw_y1_BITSTART 8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_negw_y1_BITEND 15

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_negw_y2_ADDR 0x00002E9C
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_negw_y2_BITSTART 16
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_negw_y2_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_negw_slp0_ADDR 0x00002EA0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_negw_slp0_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_negw_slp0_BITEND 4

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_negw_slp1_ADDR 0x00002EA0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_negw_slp1_BITSTART 5
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_negw_slp1_BITEND 9

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx0_ADDR 0x00002EA4
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx0_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx0_BITEND 7

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx1_ADDR 0x00002EA4
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx1_BITSTART 8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx1_BITEND 15

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx2_ADDR 0x00002EA4
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx2_BITSTART 16
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx2_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx3_ADDR 0x00002EA4
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx3_BITSTART 24
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx3_BITEND 31

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx4_ADDR 0x00002EA8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx4_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx4_BITEND 7

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx5_ADDR 0x00002EA8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx5_BITSTART 8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx5_BITEND 15

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx6_ADDR 0x00002EA8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx6_BITSTART 16
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx6_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx7_ADDR 0x00002EA8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx7_BITSTART 24
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx7_BITEND 31

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx8_ADDR 0x00002EAC
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx8_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx8_BITEND 7

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx9_ADDR 0x00002EAC
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx9_BITSTART 8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx9_BITEND 15

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx10_ADDR 0x00002EAC
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx10_BITSTART 16
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx10_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx11_ADDR 0x00002EAC
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx11_BITSTART 24
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx11_BITEND 31

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx12_ADDR 0x00002EB0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx12_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx12_BITEND 7

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx13_ADDR 0x00002EB0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx13_BITSTART 8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx13_BITEND 15

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx14_ADDR 0x00002EB0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx14_BITSTART 16
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_l_bidx14_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx0_ADDR 0x00002EB4
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx0_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx0_BITEND 7

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx1_ADDR 0x00002EB4
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx1_BITSTART 8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx1_BITEND 15

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx2_ADDR 0x00002EB4
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx2_BITSTART 16
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx2_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx3_ADDR 0x00002EB4
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx3_BITSTART 24
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx3_BITEND 31

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx4_ADDR 0x00002EB8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx4_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx4_BITEND 7

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx5_ADDR 0x00002EB8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx5_BITSTART 8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx5_BITEND 15

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx6_ADDR 0x00002EB8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx6_BITSTART 16
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx6_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx7_ADDR 0x00002EB8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx7_BITSTART 24
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx7_BITEND 31

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx8_ADDR 0x00002EBC
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx8_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx8_BITEND 7

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx9_ADDR 0x00002EBC
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx9_BITSTART 8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx9_BITEND 15

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx10_ADDR 0x00002EBC
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx10_BITSTART 16
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx10_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx11_ADDR 0x00002EBC
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx11_BITSTART 24
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx11_BITEND 31

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx12_ADDR 0x00002EC0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx12_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx12_BITEND 7

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx13_ADDR 0x00002EC0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx13_BITSTART 8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx13_BITEND 15

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx14_ADDR 0x00002EC0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx14_BITSTART 16
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_h_bidx14_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx0_ADDR 0x00002EC4
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx0_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx0_BITEND 7

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx1_ADDR 0x00002EC4
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx1_BITSTART 8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx1_BITEND 15

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx2_ADDR 0x00002EC4
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx2_BITSTART 16
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx2_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx3_ADDR 0x00002EC4
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx3_BITSTART 24
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx3_BITEND 31

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx4_ADDR 0x00002EC8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx4_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx4_BITEND 7

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx5_ADDR 0x00002EC8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx5_BITSTART 8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx5_BITEND 15

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx6_ADDR 0x00002EC8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx6_BITSTART 16
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx6_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx7_ADDR 0x00002EC8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx7_BITSTART 24
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx7_BITEND 31

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx8_ADDR 0x00002ECC
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx8_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx8_BITEND 7

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx9_ADDR 0x00002ECC
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx9_BITSTART 8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx9_BITEND 15

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx10_ADDR 0x00002ECC
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx10_BITSTART 16
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx10_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx11_ADDR 0x00002ECC
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx11_BITSTART 24
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx11_BITEND 31

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx12_ADDR 0x00002ED0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx12_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx12_BITEND 7

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx13_ADDR 0x00002ED0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx13_BITSTART 8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx13_BITEND 15

#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx14_ADDR 0x00002ED0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx14_BITSTART 16
#define FRC_TOP__KME_LOGO0__reg_km_logo_blksameth_a_bidx14_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_nstep_x0_ADDR 0x00002ED4
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_nstep_x0_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_nstep_x0_BITEND 7

#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_nstep_x1_ADDR 0x00002ED4
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_nstep_x1_BITSTART 8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_nstep_x1_BITEND 15

#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_nstep_x2_ADDR 0x00002ED4
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_nstep_x2_BITSTART 16
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_nstep_x2_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_nstep_y0_ADDR 0x00002ED8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_nstep_y0_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_nstep_y0_BITEND 3

#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_nstep_y1_ADDR 0x00002ED8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_nstep_y1_BITSTART 4
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_nstep_y1_BITEND 7

#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_nstep_y2_ADDR 0x00002ED8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_nstep_y2_BITSTART 8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_nstep_y2_BITEND 11

#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_nstep_slp0_ADDR 0x00002EDC
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_nstep_slp0_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_nstep_slp0_BITEND 5

#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_nstep_slp1_ADDR 0x00002EDC
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_nstep_slp1_BITSTART 6
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_nstep_slp1_BITEND 11

#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_pstep_x0_ADDR 0x00002EE0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_pstep_x0_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_pstep_x0_BITEND 7

#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_pstep_x1_ADDR 0x00002EE0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_pstep_x1_BITSTART 8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_pstep_x1_BITEND 15

#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_pstep_x2_ADDR 0x00002EE0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_pstep_x2_BITSTART 16
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_pstep_x2_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_pstep_y0_ADDR 0x00002EE4
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_pstep_y0_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_pstep_y0_BITEND 3

#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_pstep_y1_ADDR 0x00002EE4
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_pstep_y1_BITSTART 4
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_pstep_y1_BITEND 7

#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_pstep_y2_ADDR 0x00002EE4
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_pstep_y2_BITSTART 8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_pstep_y2_BITEND 11

#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_pstep_slp0_ADDR 0x00002EE8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_pstep_slp0_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_pstep_slp0_BITEND 5

#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_pstep_slp1_ADDR 0x00002EE8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_pstep_slp1_BITSTART 6
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_pstep_slp1_BITEND 11

#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_nstep_ADDR 0x00002EEC
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_nstep_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_nstep_BITEND 3

#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_pstep_ADDR 0x00002EEC
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_pstep_BITSTART 4
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_pstep_BITEND 7

#define FRC_TOP__KME_LOGO0__reg_km_logo_blkadphstystep_en_ADDR 0x00002EEC
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkadphstystep_en_BITSTART 8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkadphstystep_en_BITEND 8

#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_upmet_ADDR 0x00002EEC
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_upmet_BITSTART 9
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_upmet_BITEND 9

#define FRC_TOP__KME_LOGO0__reg_km_logo_blklogodlthsty_th_ADDR 0x00002EEC
#define FRC_TOP__KME_LOGO0__reg_km_logo_blklogodlthsty_th_BITSTART 10
#define FRC_TOP__KME_LOGO0__reg_km_logo_blklogodlthsty_th_BITEND 13

#define FRC_TOP__KME_LOGO0__reg_km_logo_blklogodltcur_th_ADDR 0x00002EEC
#define FRC_TOP__KME_LOGO0__reg_km_logo_blklogodltcur_th_BITSTART 14
#define FRC_TOP__KME_LOGO0__reg_km_logo_blklogodltcur_th_BITEND 17

#define FRC_TOP__KME_LOGO0__reg_km_logo_blklogohstydlt_en_ADDR 0x00002EEC
#define FRC_TOP__KME_LOGO0__reg_km_logo_blklogohstydlt_en_BITSTART 18
#define FRC_TOP__KME_LOGO0__reg_km_logo_blklogohstydlt_en_BITEND 18

#define FRC_TOP__KME_LOGO0__reg_km_logo_blklogocurdlt_en_ADDR 0x00002EEC
#define FRC_TOP__KME_LOGO0__reg_km_logo_blklogocurdlt_en_BITSTART 19
#define FRC_TOP__KME_LOGO0__reg_km_logo_blklogocurdlt_en_BITEND 19

#define FRC_TOP__KME_LOGO0__reg_km_logo_blklogohstydlt_eroen_ADDR 0x00002EEC
#define FRC_TOP__KME_LOGO0__reg_km_logo_blklogohstydlt_eroen_BITSTART 20
#define FRC_TOP__KME_LOGO0__reg_km_logo_blklogohstydlt_eroen_BITEND 20

#define FRC_TOP__KME_LOGO0__reg_km_logo_blklogocurdlt_eroen_ADDR 0x00002EEC
#define FRC_TOP__KME_LOGO0__reg_km_logo_blklogocurdlt_eroen_BITSTART 21
#define FRC_TOP__KME_LOGO0__reg_km_logo_blklogocurdlt_eroen_BITEND 21

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_h_active_ADDR 0x00002EF0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_h_active_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_h_active_BITEND 7

#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_v_active_ADDR 0x00002EF0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_v_active_BITSTART 8
#define FRC_TOP__KME_LOGO0__reg_km_logo_blk_v_active_BITEND 15

#define FRC_TOP__KME_LOGO0__reg_km_logo_vflip_en_ADDR 0x00002EF0
#define FRC_TOP__KME_LOGO0__reg_km_logo_vflip_en_BITSTART 16
#define FRC_TOP__KME_LOGO0__reg_km_logo_vflip_en_BITEND 16

#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_force_en_ADDR 0x00002EF0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_force_en_BITSTART 17
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_force_en_BITEND 17

#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_force_ADDR 0x00002EF0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_force_BITSTART 18
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_force_BITEND 21

#define FRC_TOP__KME_LOGO0__reg_km_logo_pxlhsty_force_en_ADDR 0x00002EF0
#define FRC_TOP__KME_LOGO0__reg_km_logo_pxlhsty_force_en_BITSTART 22
#define FRC_TOP__KME_LOGO0__reg_km_logo_pxlhsty_force_en_BITEND 22

#define FRC_TOP__KME_LOGO0__reg_km_logo_pxlhsty_force_ADDR 0x00002EF0
#define FRC_TOP__KME_LOGO0__reg_km_logo_pxlhsty_force_BITSTART 23
#define FRC_TOP__KME_LOGO0__reg_km_logo_pxlhsty_force_BITEND 26

#define FRC_TOP__KME_LOGO0__reg_km_logo_dummy_regs0_ADDR 0x00002EF4
#define FRC_TOP__KME_LOGO0__reg_km_logo_dummy_regs0_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_dummy_regs0_BITEND 6

#define FRC_TOP__KME_LOGO0__reg_km_logo_dummy_regs1_ADDR 0x00002EF4
#define FRC_TOP__KME_LOGO0__reg_km_logo_dummy_regs1_BITSTART 7
#define FRC_TOP__KME_LOGO0__reg_km_logo_dummy_regs1_BITEND 13

#define FRC_TOP__KME_LOGO0__reg_km_logo_dummy_regs2_ADDR 0x00002EF4
#define FRC_TOP__KME_LOGO0__reg_km_logo_dummy_regs2_BITSTART 14
#define FRC_TOP__KME_LOGO0__reg_km_logo_dummy_regs2_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_dummy_regs3_ADDR 0x00002EF4
#define FRC_TOP__KME_LOGO0__reg_km_logo_dummy_regs3_BITSTART 24
#define FRC_TOP__KME_LOGO0__reg_km_logo_dummy_regs3_BITEND 31

#define FRC_TOP__KME_LOGO0__reg_blk_logo_position0_ADDR 0x00002EF8
#define FRC_TOP__KME_LOGO0__reg_blk_logo_position0_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_blk_logo_position0_BITEND 7

#define FRC_TOP__KME_LOGO0__reg_blk_logo_position1_ADDR 0x00002EF8
#define FRC_TOP__KME_LOGO0__reg_blk_logo_position1_BITSTART 8
#define FRC_TOP__KME_LOGO0__reg_blk_logo_position1_BITEND 15

#define FRC_TOP__KME_LOGO0__reg_blk_logo_position2_ADDR 0x00002EF8
#define FRC_TOP__KME_LOGO0__reg_blk_logo_position2_BITSTART 16
#define FRC_TOP__KME_LOGO0__reg_blk_logo_position2_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_blk_logo_debug0_en_ADDR 0x00002EF8
#define FRC_TOP__KME_LOGO0__reg_blk_logo_debug0_en_BITSTART 24
#define FRC_TOP__KME_LOGO0__reg_blk_logo_debug0_en_BITEND 24

#define FRC_TOP__KME_LOGO0__reg_blk_logo_debug1_en_ADDR 0x00002EF8
#define FRC_TOP__KME_LOGO0__reg_blk_logo_debug1_en_BITSTART 25
#define FRC_TOP__KME_LOGO0__reg_blk_logo_debug1_en_BITEND 25

#define FRC_TOP__KME_LOGO0__reg_blk_logo_debug2_en_ADDR 0x00002EF8
#define FRC_TOP__KME_LOGO0__reg_blk_logo_debug2_en_BITSTART 26
#define FRC_TOP__KME_LOGO0__reg_blk_logo_debug2_en_BITEND 26

#define FRC_TOP__KME_LOGO0__reg_km_logo_blklogopostdlt_en_ADDR 0x00002EFC
#define FRC_TOP__KME_LOGO0__reg_km_logo_blklogopostdlt_en_BITSTART 0
#define FRC_TOP__KME_LOGO0__reg_km_logo_blklogopostdlt_en_BITEND 0

#define FRC_TOP__KME_LOGO0__reg_km_logo_pxlogopostdlt_en_ADDR 0x00002EFC
#define FRC_TOP__KME_LOGO0__reg_km_logo_pxlogopostdlt_en_BITSTART 1
#define FRC_TOP__KME_LOGO0__reg_km_logo_pxlogopostdlt_en_BITEND 1

#define FRC_TOP__KME_LOGO0__reg_pxl_logo_debug0_en_ADDR 0x00002EFC
#define FRC_TOP__KME_LOGO0__reg_pxl_logo_debug0_en_BITSTART 2
#define FRC_TOP__KME_LOGO0__reg_pxl_logo_debug0_en_BITEND 2

#define FRC_TOP__KME_LOGO0__reg_pxl_logo_position0_ADDR 0x00002EFC
#define FRC_TOP__KME_LOGO0__reg_pxl_logo_position0_BITSTART 3
#define FRC_TOP__KME_LOGO0__reg_pxl_logo_position0_BITEND 12

#define FRC_TOP__KME_LOGO0__reg_pxl_logo_debug1_en_ADDR 0x00002EFC
#define FRC_TOP__KME_LOGO0__reg_pxl_logo_debug1_en_BITSTART 13
#define FRC_TOP__KME_LOGO0__reg_pxl_logo_debug1_en_BITEND 13

#define FRC_TOP__KME_LOGO0__reg_pxl_logo_position1_ADDR 0x00002EFC
#define FRC_TOP__KME_LOGO0__reg_pxl_logo_position1_BITSTART 14
#define FRC_TOP__KME_LOGO0__reg_pxl_logo_position1_BITEND 23

#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_cmp_en_ADDR 0x00002EFC
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_cmp_en_BITSTART 24
#define FRC_TOP__KME_LOGO0__reg_km_logo_blkhsty_cmp_en_BITEND 24

#define FRC_TOP__KME_LOGO0__reg_km_logo_pxlhsty_cmp_en_ADDR 0x00002EFC
#define FRC_TOP__KME_LOGO0__reg_km_logo_pxlhsty_cmp_en_BITSTART 25
#define FRC_TOP__KME_LOGO0__reg_km_logo_pxlhsty_cmp_en_BITEND 25

#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogodlt_madth_ADDR 0x00002F00
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogodlt_madth_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogodlt_madth_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogodlt_curvarth_ADDR 0x00002F00
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogodlt_curvarth_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogodlt_curvarth_BITEND 15

#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogodlt_prevarth_ADDR 0x00002F00
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogodlt_prevarth_BITSTART 16
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogodlt_prevarth_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_blk_rim_h0_ADDR 0x00002F04
#define FRC_TOP__KME_LOGO1__reg_km_logo_blk_rim_h0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_blk_rim_h0_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_blk_rim_h1_ADDR 0x00002F04
#define FRC_TOP__KME_LOGO1__reg_km_logo_blk_rim_h1_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_blk_rim_h1_BITEND 15

#define FRC_TOP__KME_LOGO1__reg_km_logo_blk_rim_v0_ADDR 0x00002F04
#define FRC_TOP__KME_LOGO1__reg_km_logo_blk_rim_v0_BITSTART 16
#define FRC_TOP__KME_LOGO1__reg_km_logo_blk_rim_v0_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_blk_rim_v1_ADDR 0x00002F04
#define FRC_TOP__KME_LOGO1__reg_km_logo_blk_rim_v1_BITSTART 24
#define FRC_TOP__KME_LOGO1__reg_km_logo_blk_rim_v1_BITEND 31

#define FRC_TOP__KME_LOGO1__reg_km_logo_region_blk_x0_ADDR 0x00002F08
#define FRC_TOP__KME_LOGO1__reg_km_logo_region_blk_x0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_region_blk_x0_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_region_blk_x1_ADDR 0x00002F08
#define FRC_TOP__KME_LOGO1__reg_km_logo_region_blk_x1_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_region_blk_x1_BITEND 15

#define FRC_TOP__KME_LOGO1__reg_km_logo_region_blk_x2_ADDR 0x00002F08
#define FRC_TOP__KME_LOGO1__reg_km_logo_region_blk_x2_BITSTART 16
#define FRC_TOP__KME_LOGO1__reg_km_logo_region_blk_x2_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_region_blk_x3_ADDR 0x00002F08
#define FRC_TOP__KME_LOGO1__reg_km_logo_region_blk_x3_BITSTART 24
#define FRC_TOP__KME_LOGO1__reg_km_logo_region_blk_x3_BITEND 31

#define FRC_TOP__KME_LOGO1__reg_km_logo_region_blk_y0_ADDR 0x00002F0C
#define FRC_TOP__KME_LOGO1__reg_km_logo_region_blk_y0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_region_blk_y0_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_region_blk_y1_ADDR 0x00002F0C
#define FRC_TOP__KME_LOGO1__reg_km_logo_region_blk_y1_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_region_blk_y1_BITEND 15

#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx0_ADDR 0x00002F10
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx0_BITEND 3

#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx1_ADDR 0x00002F10
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx1_BITSTART 4
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx1_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx2_ADDR 0x00002F10
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx2_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx2_BITEND 11

#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx3_ADDR 0x00002F10
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx3_BITSTART 12
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx3_BITEND 15

#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx4_ADDR 0x00002F10
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx4_BITSTART 16
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx4_BITEND 19

#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx5_ADDR 0x00002F10
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx5_BITSTART 20
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx5_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx6_ADDR 0x00002F10
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx6_BITSTART 24
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx6_BITEND 27

#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx7_ADDR 0x00002F10
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx7_BITSTART 28
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx7_BITEND 31

#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx8_ADDR 0x00002F14
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx8_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx8_BITEND 3

#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx9_ADDR 0x00002F14
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx9_BITSTART 4
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx9_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx10_ADDR 0x00002F14
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx10_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx10_BITEND 11

#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx11_ADDR 0x00002F14
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx11_BITSTART 12
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx11_BITEND 15

#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx12_ADDR 0x00002F14
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx12_BITSTART 16
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx12_BITEND 19

#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx13_ADDR 0x00002F14
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx13_BITSTART 20
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx13_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx14_ADDR 0x00002F14
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx14_BITSTART 24
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_pth_bidx14_BITEND 27

#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx0_ADDR 0x00002F18
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx0_BITEND 3

#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx1_ADDR 0x00002F18
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx1_BITSTART 4
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx1_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx2_ADDR 0x00002F18
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx2_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx2_BITEND 11

#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx3_ADDR 0x00002F18
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx3_BITSTART 12
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx3_BITEND 15

#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx4_ADDR 0x00002F18
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx4_BITSTART 16
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx4_BITEND 19

#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx5_ADDR 0x00002F18
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx5_BITSTART 20
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx5_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx6_ADDR 0x00002F18
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx6_BITSTART 24
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx6_BITEND 27

#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx7_ADDR 0x00002F18
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx7_BITSTART 28
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx7_BITEND 31

#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx8_ADDR 0x00002F1C
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx8_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx8_BITEND 3

#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx9_ADDR 0x00002F1C
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx9_BITSTART 4
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx9_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx10_ADDR 0x00002F1C
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx10_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx10_BITEND 11

#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx11_ADDR 0x00002F1C
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx11_BITSTART 12
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx11_BITEND 15

#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx12_ADDR 0x00002F1C
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx12_BITSTART 16
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx12_BITEND 19

#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx13_ADDR 0x00002F1C
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx13_BITSTART 20
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx13_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx14_ADDR 0x00002F1C
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx14_BITSTART 24
#define FRC_TOP__KME_LOGO1__reg_km_logo_blkhsty_nth_bidx14_BITEND 27

#define FRC_TOP__KME_LOGO1__reg_km_logo_blk_hsty_th_dlt_ADDR 0x00002F1C
#define FRC_TOP__KME_LOGO1__reg_km_logo_blk_hsty_th_dlt_BITSTART 28
#define FRC_TOP__KME_LOGO1__reg_km_logo_blk_hsty_th_dlt_BITEND 31

#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx0_ADDR 0x00002F20
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx0_BITEND 0

#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx1_ADDR 0x00002F20
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx1_BITSTART 1
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx1_BITEND 1

#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx2_ADDR 0x00002F20
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx2_BITSTART 2
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx2_BITEND 2

#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx3_ADDR 0x00002F20
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx3_BITSTART 3
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx3_BITEND 3

#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx4_ADDR 0x00002F20
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx4_BITSTART 4
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx4_BITEND 4

#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx5_ADDR 0x00002F20
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx5_BITSTART 5
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx5_BITEND 5

#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx6_ADDR 0x00002F20
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx6_BITSTART 6
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx6_BITEND 6

#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx7_ADDR 0x00002F20
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx7_BITSTART 7
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx7_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx8_ADDR 0x00002F20
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx8_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx8_BITEND 8

#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx9_ADDR 0x00002F20
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx9_BITSTART 9
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx9_BITEND 9

#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx10_ADDR 0x00002F20
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx10_BITSTART 10
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx10_BITEND 10

#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx11_ADDR 0x00002F20
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx11_BITSTART 11
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx11_BITEND 11

#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx12_ADDR 0x00002F20
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx12_BITSTART 12
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx12_BITEND 12

#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx13_ADDR 0x00002F20
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx13_BITSTART 13
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx13_BITEND 13

#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx14_ADDR 0x00002F20
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx14_BITSTART 14
#define FRC_TOP__KME_LOGO1__reg_km_logo_blklogo_outmet_bidx14_BITEND 14

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_base_ADDR 0x00002F2C
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_base_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_base_BITEND 8

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_lgcnt_x0_ADDR 0x00002F2C
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_lgcnt_x0_BITSTART 9
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_lgcnt_x0_BITEND 13

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_lgcnt_x1_ADDR 0x00002F2C
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_lgcnt_x1_BITSTART 14
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_lgcnt_x1_BITEND 18

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_lgcnt_x2_ADDR 0x00002F2C
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_lgcnt_x2_BITSTART 19
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_lgcnt_x2_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_lgcnt_y0_ADDR 0x00002F30
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_lgcnt_y0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_lgcnt_y0_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_lgcnt_y1_ADDR 0x00002F30
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_lgcnt_y1_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_lgcnt_y1_BITEND 15

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_lgcnt_y2_ADDR 0x00002F30
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_lgcnt_y2_BITSTART 16
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_lgcnt_y2_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_lgcnt_slop0_ADDR 0x00002F34
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_lgcnt_slop0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_lgcnt_slop0_BITEND 4

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_lgcnt_slop1_ADDR 0x00002F34
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_lgcnt_slop1_BITSTART 5
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_lgcnt_slop1_BITEND 9

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_pos_x0_ADDR 0x00002F38
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_pos_x0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_pos_x0_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_pos_x1_ADDR 0x00002F38
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_pos_x1_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_pos_x1_BITEND 15

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_pos_x2_ADDR 0x00002F38
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_pos_x2_BITSTART 16
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_pos_x2_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_pos_y0_ADDR 0x00002F3C
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_pos_y0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_pos_y0_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_pos_y1_ADDR 0x00002F3C
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_pos_y1_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_pos_y1_BITEND 15

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_pos_y2_ADDR 0x00002F3C
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_pos_y2_BITSTART 16
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_pos_y2_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_pos_slop0_ADDR 0x00002F40
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_pos_slop0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_pos_slop0_BITEND 5

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_pos_slop1_ADDR 0x00002F40
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_pos_slop1_BITSTART 6
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_pos_slop1_BITEND 11

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_neg_x0_ADDR 0x00002F44
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_neg_x0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_neg_x0_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_neg_x1_ADDR 0x00002F44
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_neg_x1_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_neg_x1_BITEND 15

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_neg_x2_ADDR 0x00002F44
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_neg_x2_BITSTART 16
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_neg_x2_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_neg_y0_ADDR 0x00002F48
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_neg_y0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_neg_y0_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_neg_y1_ADDR 0x00002F48
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_neg_y1_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_neg_y1_BITEND 15

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_neg_y2_ADDR 0x00002F48
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_neg_y2_BITSTART 16
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_neg_y2_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_neg_slop0_ADDR 0x00002F4C
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_neg_slop0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_neg_slop0_BITEND 5

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_neg_slop1_ADDR 0x00002F4C
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_neg_slop1_BITSTART 6
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hsty_neg_slop1_BITEND 11

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_pos_x0_ADDR 0x00002F50
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_pos_x0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_pos_x0_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_pos_x1_ADDR 0x00002F50
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_pos_x1_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_pos_x1_BITEND 15

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_pos_x2_ADDR 0x00002F50
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_pos_x2_BITSTART 16
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_pos_x2_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_pos_y0_ADDR 0x00002F54
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_pos_y0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_pos_y0_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_pos_y1_ADDR 0x00002F54
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_pos_y1_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_pos_y1_BITEND 15

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_pos_y2_ADDR 0x00002F54
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_pos_y2_BITSTART 16
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_pos_y2_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_pos_slop0_ADDR 0x00002F58
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_pos_slop0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_pos_slop0_BITEND 5

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_pos_slop1_ADDR 0x00002F58
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_pos_slop1_BITSTART 6
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_pos_slop1_BITEND 11

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_neg_x0_ADDR 0x00002F5C
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_neg_x0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_neg_x0_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_neg_x1_ADDR 0x00002F5C
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_neg_x1_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_neg_x1_BITEND 15

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_neg_x2_ADDR 0x00002F5C
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_neg_x2_BITSTART 16
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_neg_x2_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_neg_y0_ADDR 0x00002F60
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_neg_y0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_neg_y0_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_neg_y1_ADDR 0x00002F60
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_neg_y1_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_neg_y1_BITEND 15

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_neg_y2_ADDR 0x00002F60
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_neg_y2_BITSTART 16
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_neg_y2_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_neg_slop0_ADDR 0x00002F64
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_neg_slop0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_neg_slop0_BITEND 5

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_neg_slop1_ADDR 0x00002F64
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_neg_slop1_BITSTART 6
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_blksame_neg_slop1_BITEND 11

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_pxl_x0_ADDR 0x00002F68
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_pxl_x0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_pxl_x0_BITEND 9

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_pxl_x1_ADDR 0x00002F68
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_pxl_x1_BITSTART 10
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_pxl_x1_BITEND 19

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_pxl_x2_ADDR 0x00002F6C
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_pxl_x2_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_pxl_x2_BITEND 9

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_pxl_x3_ADDR 0x00002F6C
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_pxl_x3_BITSTART 10
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_pxl_x3_BITEND 19

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_pxl_y0_ADDR 0x00002F70
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_pxl_y0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_pxl_y0_BITEND 9

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_pxl_y1_ADDR 0x00002F70
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_pxl_y1_BITSTART 10
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_pxl_y1_BITEND 19

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx0_ADDR 0x00002F74
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx0_BITEND 3

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx1_ADDR 0x00002F74
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx1_BITSTART 4
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx1_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx2_ADDR 0x00002F74
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx2_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx2_BITEND 11

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx3_ADDR 0x00002F74
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx3_BITSTART 12
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx3_BITEND 15

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx4_ADDR 0x00002F74
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx4_BITSTART 16
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx4_BITEND 19

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx5_ADDR 0x00002F74
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx5_BITSTART 20
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx5_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx6_ADDR 0x00002F74
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx6_BITSTART 24
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx6_BITEND 27

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx7_ADDR 0x00002F74
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx7_BITSTART 28
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx7_BITEND 31

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx8_ADDR 0x00002F78
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx8_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx8_BITEND 3

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx9_ADDR 0x00002F78
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx9_BITSTART 4
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx9_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx10_ADDR 0x00002F78
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx10_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx10_BITEND 11

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx11_ADDR 0x00002F78
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx11_BITSTART 12
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx11_BITEND 15

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx12_ADDR 0x00002F78
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx12_BITSTART 16
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx12_BITEND 19

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx13_ADDR 0x00002F78
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx13_BITSTART 20
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx13_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx14_ADDR 0x00002F78
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx14_BITSTART 24
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pth_pidx14_BITEND 27

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx0_ADDR 0x00002F7C
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx0_BITEND 3

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx1_ADDR 0x00002F7C
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx1_BITSTART 4
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx1_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx2_ADDR 0x00002F7C
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx2_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx2_BITEND 11

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx3_ADDR 0x00002F7C
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx3_BITSTART 12
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx3_BITEND 15

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx4_ADDR 0x00002F7C
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx4_BITSTART 16
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx4_BITEND 19

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx5_ADDR 0x00002F7C
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx5_BITSTART 20
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx5_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx6_ADDR 0x00002F7C
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx6_BITSTART 24
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx6_BITEND 27

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx7_ADDR 0x00002F7C
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx7_BITSTART 28
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx7_BITEND 31

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx8_ADDR 0x00002F80
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx8_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx8_BITEND 3

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx9_ADDR 0x00002F80
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx9_BITSTART 4
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx9_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx10_ADDR 0x00002F80
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx10_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx10_BITEND 11

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx11_ADDR 0x00002F80
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx11_BITSTART 12
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx11_BITEND 15

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx12_ADDR 0x00002F80
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx12_BITSTART 16
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx12_BITEND 19

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx13_ADDR 0x00002F80
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx13_BITSTART 20
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx13_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx14_ADDR 0x00002F80
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx14_BITSTART 24
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nth_pidx14_BITEND 27

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx0_ADDR 0x00002F84
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx0_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx1_ADDR 0x00002F84
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx1_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx1_BITEND 15

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx2_ADDR 0x00002F84
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx2_BITSTART 16
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx2_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx3_ADDR 0x00002F84
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx3_BITSTART 24
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx3_BITEND 31

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx4_ADDR 0x00002F88
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx4_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx4_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx5_ADDR 0x00002F88
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx5_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx5_BITEND 15

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx6_ADDR 0x00002F88
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx6_BITSTART 16
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx6_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx7_ADDR 0x00002F88
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx7_BITSTART 24
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx7_BITEND 31

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx8_ADDR 0x00002F8C
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx8_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx8_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx9_ADDR 0x00002F8C
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx9_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx9_BITEND 15

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx10_ADDR 0x00002F8C
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx10_BITSTART 16
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx10_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx11_ADDR 0x00002F8C
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx11_BITSTART 24
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx11_BITEND 31

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx12_ADDR 0x00002F90
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx12_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx12_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx13_ADDR 0x00002F90
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx13_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx13_BITEND 15

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx14_ADDR 0x00002F90
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx14_BITSTART 16
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_a_pidx14_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_m_ADDR 0x00002F94
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_m_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_th_m_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_adppxldfth_en_ADDR 0x00002F94
#define FRC_TOP__KME_LOGO1__reg_km_logo_adppxldfth_en_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_adppxldfth_en_BITEND 8

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_met_ADDR 0x00002F98
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_met_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldf_met_BITEND 1

#define FRC_TOP__KME_LOGO1__reg_km_logo_blksame_plus_ADDR 0x00002F98
#define FRC_TOP__KME_LOGO1__reg_km_logo_blksame_plus_BITSTART 2
#define FRC_TOP__KME_LOGO1__reg_km_logo_blksame_plus_BITEND 9

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxladphstystep_en_ADDR 0x00002F98
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxladphstystep_en_BITSTART 10
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxladphstystep_en_BITEND 10

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxl_hsty_upmet_ADDR 0x00002F98
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxl_hsty_upmet_BITSTART 11
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxl_hsty_upmet_BITEND 11

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_nstep_x0_ADDR 0x00002F9C
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_nstep_x0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_nstep_x0_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_nstep_x1_ADDR 0x00002F9C
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_nstep_x1_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_nstep_x1_BITEND 15

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_nstep_x2_ADDR 0x00002F9C
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_nstep_x2_BITSTART 16
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_nstep_x2_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_nstep_y0_ADDR 0x00002FA0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_nstep_y0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_nstep_y0_BITEND 3

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_nstep_y1_ADDR 0x00002FA0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_nstep_y1_BITSTART 4
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_nstep_y1_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_nstep_y2_ADDR 0x00002FA0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_nstep_y2_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_nstep_y2_BITEND 11

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_nstep_slp0_ADDR 0x00002FA0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_nstep_slp0_BITSTART 12
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_nstep_slp0_BITEND 17

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_nstep_slp1_ADDR 0x00002FA0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_nstep_slp1_BITSTART 18
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_nstep_slp1_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_pstep_x0_ADDR 0x00002FA4
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_pstep_x0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_pstep_x0_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_pstep_x1_ADDR 0x00002FA4
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_pstep_x1_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_pstep_x1_BITEND 15

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_pstep_x2_ADDR 0x00002FA4
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_pstep_x2_BITSTART 16
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_pstep_x2_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_pstep_y0_ADDR 0x00002FA8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_pstep_y0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_pstep_y0_BITEND 3

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_pstep_y1_ADDR 0x00002FA8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_pstep_y1_BITSTART 4
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_pstep_y1_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_pstep_y2_ADDR 0x00002FA8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_pstep_y2_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_pstep_y2_BITEND 11

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_pstep_slp0_ADDR 0x00002FA8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_pstep_slp0_BITSTART 12
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_pstep_slp0_BITEND 17

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_pstep_slp1_ADDR 0x00002FA8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_pstep_slp1_BITSTART 18
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pxldf_pstep_slp1_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_nstep_x0_ADDR 0x00002FAC
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_nstep_x0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_nstep_x0_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_nstep_x1_ADDR 0x00002FAC
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_nstep_x1_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_nstep_x1_BITEND 15

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_nstep_x2_ADDR 0x00002FAC
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_nstep_x2_BITSTART 16
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_nstep_x2_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_nstep_y0_ADDR 0x00002FB0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_nstep_y0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_nstep_y0_BITEND 3

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_nstep_y1_ADDR 0x00002FB0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_nstep_y1_BITSTART 4
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_nstep_y1_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_nstep_y2_ADDR 0x00002FB0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_nstep_y2_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_nstep_y2_BITEND 11

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_nstep_slp0_ADDR 0x00002FB0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_nstep_slp0_BITSTART 12
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_nstep_slp0_BITEND 17

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_nstep_slp1_ADDR 0x00002FB0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_nstep_slp1_BITSTART 18
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_nstep_slp1_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_pstep_x0_ADDR 0x00002FB4
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_pstep_x0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_pstep_x0_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_pstep_x1_ADDR 0x00002FB4
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_pstep_x1_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_pstep_x1_BITEND 15

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_pstep_x2_ADDR 0x00002FB4
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_pstep_x2_BITSTART 16
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_pstep_x2_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_pstep_y0_ADDR 0x00002FB8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_pstep_y0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_pstep_y0_BITEND 3

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_pstep_y1_ADDR 0x00002FB8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_pstep_y1_BITSTART 4
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_pstep_y1_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_pstep_y2_ADDR 0x00002FB8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_pstep_y2_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_pstep_y2_BITEND 11

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_pstep_slp0_ADDR 0x00002FB8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_pstep_slp0_BITSTART 12
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_pstep_slp0_BITEND 17

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_pstep_slp1_ADDR 0x00002FB8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_pstep_slp1_BITSTART 18
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_blksame_pstep_slp1_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pstep_ADDR 0x00002FBC
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pstep_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_pstep_BITEND 3

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nstep_ADDR 0x00002FBC
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nstep_BITSTART 4
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_nstep_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxl_blgsel_0_14_ADDR 0x00002FC0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxl_blgsel_0_14_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxl_blgsel_0_14_BITEND 29

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxllogo_cur_sel_0_14_ADDR 0x00002FC4
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxllogo_cur_sel_0_14_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxllogo_cur_sel_0_14_BITEND 29

#define FRC_TOP__KME_LOGO1__reg_km_logo_page1_dummy0_ADDR 0x00002FC8
#define FRC_TOP__KME_LOGO1__reg_km_logo_page1_dummy0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_page1_dummy0_BITEND 14

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxl_afhsty_blgsel_0_14_ADDR 0x00002FCC
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxl_afhsty_blgsel_0_14_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxl_afhsty_blgsel_0_14_BITEND 29

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxllogo_outmet_0_14_ADDR 0x00002FD0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxllogo_outmet_0_14_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxllogo_outmet_0_14_BITEND 29

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlogo_final_sel_0_14_ADDR 0x00002FD4
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlogo_final_sel_0_14_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlogo_final_sel_0_14_BITEND 29

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlrim_h0_ADDR 0x00002FD8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlrim_h0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlrim_h0_BITEND 9

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlrim_h1_ADDR 0x00002FD8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlrim_h1_BITSTART 10
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlrim_h1_BITEND 19

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlrim_v0_ADDR 0x00002FDC
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlrim_v0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlrim_v0_BITEND 9

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlrim_v1_ADDR 0x00002FDC
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlrim_v1_BITSTART 10
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlrim_v1_BITEND 19

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxl_h_active_ADDR 0x00002FE0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxl_h_active_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxl_h_active_BITEND 9

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxl_v_active_ADDR 0x00002FE0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxl_v_active_BITSTART 10
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxl_v_active_BITEND 19

#define FRC_TOP__KME_LOGO1__reg_cadnewfrm_iir_en_sel_ADDR 0x00002FE0
#define FRC_TOP__KME_LOGO1__reg_cadnewfrm_iir_en_sel_BITSTART 20
#define FRC_TOP__KME_LOGO1__reg_cadnewfrm_iir_en_sel_BITEND 20

#define FRC_TOP__KME_LOGO1__reg_cadnewfrm_iir_en_ADDR 0x00002FE0
#define FRC_TOP__KME_LOGO1__reg_cadnewfrm_iir_en_BITSTART 21
#define FRC_TOP__KME_LOGO1__reg_cadnewfrm_iir_en_BITEND 21

#define FRC_TOP__KME_LOGO1__reg_cadnewfrm_blkhsty_en_sel_ADDR 0x00002FE0
#define FRC_TOP__KME_LOGO1__reg_cadnewfrm_blkhsty_en_sel_BITSTART 22
#define FRC_TOP__KME_LOGO1__reg_cadnewfrm_blkhsty_en_sel_BITEND 22

#define FRC_TOP__KME_LOGO1__reg_cadnewfrm_blkhsty_en_ADDR 0x00002FE0
#define FRC_TOP__KME_LOGO1__reg_cadnewfrm_blkhsty_en_BITSTART 23
#define FRC_TOP__KME_LOGO1__reg_cadnewfrm_blkhsty_en_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_cadnewfrm_blklogo_en_sel_ADDR 0x00002FE0
#define FRC_TOP__KME_LOGO1__reg_cadnewfrm_blklogo_en_sel_BITSTART 24
#define FRC_TOP__KME_LOGO1__reg_cadnewfrm_blklogo_en_sel_BITEND 24

#define FRC_TOP__KME_LOGO1__reg_cadnewfrm_blklogo_en_ADDR 0x00002FE0
#define FRC_TOP__KME_LOGO1__reg_cadnewfrm_blklogo_en_BITSTART 25
#define FRC_TOP__KME_LOGO1__reg_cadnewfrm_blklogo_en_BITEND 25

#define FRC_TOP__KME_LOGO1__reg_cadnewfrm_pxlhsty_en_sel_ADDR 0x00002FE0
#define FRC_TOP__KME_LOGO1__reg_cadnewfrm_pxlhsty_en_sel_BITSTART 26
#define FRC_TOP__KME_LOGO1__reg_cadnewfrm_pxlhsty_en_sel_BITEND 26

#define FRC_TOP__KME_LOGO1__reg_cadnewfrm_pxlhsty_en_ADDR 0x00002FE0
#define FRC_TOP__KME_LOGO1__reg_cadnewfrm_pxlhsty_en_BITSTART 27
#define FRC_TOP__KME_LOGO1__reg_cadnewfrm_pxlhsty_en_BITEND 27

#define FRC_TOP__KME_LOGO1__reg_cadnewfrm_pxllogo_en_sel_ADDR 0x00002FE0
#define FRC_TOP__KME_LOGO1__reg_cadnewfrm_pxllogo_en_sel_BITSTART 28
#define FRC_TOP__KME_LOGO1__reg_cadnewfrm_pxllogo_en_sel_BITEND 28

#define FRC_TOP__KME_LOGO1__reg_cadnewfrm_pxllogo_en_ADDR 0x00002FE0
#define FRC_TOP__KME_LOGO1__reg_cadnewfrm_pxllogo_en_BITSTART 29
#define FRC_TOP__KME_LOGO1__reg_cadnewfrm_pxllogo_en_BITEND 29

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlrgclr_hw_en_ADDR 0x00002FE0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlrgclr_hw_en_BITSTART 30
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlrgclr_hw_en_BITEND 30

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlrgclr_en_ADDR 0x00002FE4
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlrgclr_en_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlrgclr_en_BITEND 31

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlrgclrpxlhsty_en_ADDR 0x00002FE8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlrgclrpxlhsty_en_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlrgclrpxlhsty_en_BITEND 31

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlrgclrblkhsty_en_ADDR 0x00002FEC
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlrgclrblkhsty_en_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlrgclrblkhsty_en_BITEND 31

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut0_ADDR 0x00002FF0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut0_BITEND 3

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut1_ADDR 0x00002FF0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut1_BITSTART 4
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut1_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut2_ADDR 0x00002FF0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut2_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut2_BITEND 11

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut3_ADDR 0x00002FF0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut3_BITSTART 12
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut3_BITEND 15

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut4_ADDR 0x00002FF0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut4_BITSTART 16
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut4_BITEND 19

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut5_ADDR 0x00002FF0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut5_BITSTART 20
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut5_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut6_ADDR 0x00002FF0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut6_BITSTART 24
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut6_BITEND 27

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut7_ADDR 0x00002FF0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut7_BITSTART 28
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut7_BITEND 31

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut8_ADDR 0x00002FF4
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut8_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut8_BITEND 3

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut9_ADDR 0x00002FF4
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut9_BITSTART 4
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut9_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut10_ADDR 0x00002FF4
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut10_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut10_BITEND 11

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut11_ADDR 0x00002FF4
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut11_BITSTART 12
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut11_BITEND 15

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut12_ADDR 0x00002FF4
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut12_BITSTART 16
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut12_BITEND 19

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut13_ADDR 0x00002FF4
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut13_BITSTART 20
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut13_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut14_ADDR 0x00002FF4
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut14_BITSTART 24
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut14_BITEND 27

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut15_ADDR 0x00002FF4
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut15_BITSTART 28
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxldfth_hstylut15_BITEND 31

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx0_ADDR 0x00002FF8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx0_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx0_BITEND 3

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx1_ADDR 0x00002FF8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx1_BITSTART 4
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx1_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx2_ADDR 0x00002FF8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx2_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx2_BITEND 11

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx3_ADDR 0x00002FF8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx3_BITSTART 12
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx3_BITEND 15

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx4_ADDR 0x00002FF8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx4_BITSTART 16
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx4_BITEND 19

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx5_ADDR 0x00002FF8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx5_BITSTART 20
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx5_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx6_ADDR 0x00002FF8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx6_BITSTART 24
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx6_BITEND 27

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx7_ADDR 0x00002FF8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx7_BITSTART 28
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx7_BITEND 31

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx8_ADDR 0x00002FFC
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx8_BITSTART 0
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx8_BITEND 3

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx9_ADDR 0x00002FFC
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx9_BITSTART 4
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx9_BITEND 7

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx10_ADDR 0x00002FFC
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx10_BITSTART 8
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx10_BITEND 11

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx11_ADDR 0x00002FFC
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx11_BITSTART 12
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx11_BITEND 15

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx12_ADDR 0x00002FFC
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx12_BITSTART 16
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx12_BITEND 19

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx13_ADDR 0x00002FFC
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx13_BITSTART 20
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx13_BITEND 23

#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx14_ADDR 0x00002FFC
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx14_BITSTART 24
#define FRC_TOP__KME_LOGO1__reg_km_logo_pxlhsty_mth_pidx14_BITEND 27

#define FRC_TOP__KME_DM_TOP0__reg_kme_00_start_address0_ADDR 0x00003000
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_start_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_start_address0_BITEND 31

#define FRC_TOP__KME_DM_TOP0__reg_kme_00_start_address1_ADDR 0x00003004
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_start_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_start_address1_BITEND 31

#define FRC_TOP__KME_DM_TOP0__reg_kme_00_start_address2_ADDR 0x00003008
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_start_address2_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_start_address2_BITEND 31

#define FRC_TOP__KME_DM_TOP0__reg_kme_00_start_address3_ADDR 0x0000300C
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_start_address3_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_start_address3_BITEND 31

#define FRC_TOP__KME_DM_TOP0__reg_kme_00_start_address4_ADDR 0x00003010
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_start_address4_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_start_address4_BITEND 31

#define FRC_TOP__KME_DM_TOP0__reg_kme_00_start_address5_ADDR 0x00003014
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_start_address5_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_start_address5_BITEND 31

#define FRC_TOP__KME_DM_TOP0__reg_kme_00_end_address0_ADDR 0x00003018
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_end_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_end_address0_BITEND 31

#define FRC_TOP__KME_DM_TOP0__reg_kme_00_end_address1_ADDR 0x0000301C
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_end_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_end_address1_BITEND 31

#define FRC_TOP__KME_DM_TOP0__reg_kme_00_end_address2_ADDR 0x00003020
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_end_address2_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_end_address2_BITEND 31

#define FRC_TOP__KME_DM_TOP0__reg_kme_00_end_address3_ADDR 0x00003024
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_end_address3_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_end_address3_BITEND 31

#define FRC_TOP__KME_DM_TOP0__reg_kme_00_end_address4_ADDR 0x00003028
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_end_address4_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_end_address4_BITEND 31

#define FRC_TOP__KME_DM_TOP0__reg_kme_00_end_address5_ADDR 0x0000302C
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_end_address5_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_end_address5_BITEND 31

#define FRC_TOP__KME_DM_TOP0__reg_kme_00_lr_offset_addr_ADDR 0x00003030
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_lr_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_lr_offset_addr_BITEND 31

#define FRC_TOP__KME_DM_TOP0__reg_kme_00_line_offset_addr_ADDR 0x00003034
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_line_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_line_offset_addr_BITEND 31

#define FRC_TOP__KME_DM_TOP0__reg_kme_00_alen_ADDR 0x00003038
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_alen_BITEND 7

#define FRC_TOP__KME_DM_TOP0__reg_kme_00_qos_ADDR 0x00003038
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP0__reg_kme_00_cmdlen_ADDR 0x00003038
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP0__reg_kme_00_write_enable_ADDR 0x00003038
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_write_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_write_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP0__reg_kme_00_mode_ADDR 0x00003038
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_mode_BITSTART 21
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_mode_BITEND 21

#define FRC_TOP__KME_DM_TOP0__reg_kme_00_threshold_m_ADDR 0x0000303C
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_threshold_m_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_threshold_m_BITEND 8

#define FRC_TOP__KME_DM_TOP0__reg_kme_00_threshold_n_ADDR 0x0000303C
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_threshold_n_BITSTART 9
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_threshold_n_BITEND 17

#define FRC_TOP__KME_DM_TOP0__reg_kme_01_alen_ADDR 0x00003040
#define FRC_TOP__KME_DM_TOP0__reg_kme_01_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_01_alen_BITEND 7

#define FRC_TOP__KME_DM_TOP0__reg_kme_01_qos_ADDR 0x00003040
#define FRC_TOP__KME_DM_TOP0__reg_kme_01_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__reg_kme_01_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP0__reg_kme_01_cmdlen_ADDR 0x00003040
#define FRC_TOP__KME_DM_TOP0__reg_kme_01_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP0__reg_kme_01_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP0__reg_kme_01_read_enable_ADDR 0x00003040
#define FRC_TOP__KME_DM_TOP0__reg_kme_01_read_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP0__reg_kme_01_read_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP0__reg_kme_01_threshold_m_ADDR 0x00003044
#define FRC_TOP__KME_DM_TOP0__reg_kme_01_threshold_m_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_01_threshold_m_BITEND 8

#define FRC_TOP__KME_DM_TOP0__reg_kme_01_threshold_n_ADDR 0x00003044
#define FRC_TOP__KME_DM_TOP0__reg_kme_01_threshold_n_BITSTART 9
#define FRC_TOP__KME_DM_TOP0__reg_kme_01_threshold_n_BITEND 17

#define FRC_TOP__KME_DM_TOP0__reg_kme_02_alen_ADDR 0x00003048
#define FRC_TOP__KME_DM_TOP0__reg_kme_02_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_02_alen_BITEND 7

#define FRC_TOP__KME_DM_TOP0__reg_kme_02_qos_ADDR 0x00003048
#define FRC_TOP__KME_DM_TOP0__reg_kme_02_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__reg_kme_02_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP0__reg_kme_02_cmdlen_ADDR 0x00003048
#define FRC_TOP__KME_DM_TOP0__reg_kme_02_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP0__reg_kme_02_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP0__reg_kme_02_read_enable_ADDR 0x00003048
#define FRC_TOP__KME_DM_TOP0__reg_kme_02_read_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP0__reg_kme_02_read_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP0__reg_kme_02_threshold_m_ADDR 0x0000304C
#define FRC_TOP__KME_DM_TOP0__reg_kme_02_threshold_m_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_02_threshold_m_BITEND 8

#define FRC_TOP__KME_DM_TOP0__reg_kme_02_threshold_n_ADDR 0x0000304C
#define FRC_TOP__KME_DM_TOP0__reg_kme_02_threshold_n_BITSTART 9
#define FRC_TOP__KME_DM_TOP0__reg_kme_02_threshold_n_BITEND 17

#define FRC_TOP__KME_DM_TOP0__reg_kme_03_alen_ADDR 0x00003050
#define FRC_TOP__KME_DM_TOP0__reg_kme_03_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_03_alen_BITEND 7

#define FRC_TOP__KME_DM_TOP0__reg_kme_03_qos_ADDR 0x00003050
#define FRC_TOP__KME_DM_TOP0__reg_kme_03_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__reg_kme_03_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP0__reg_kme_03_cmdlen_ADDR 0x00003050
#define FRC_TOP__KME_DM_TOP0__reg_kme_03_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP0__reg_kme_03_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP0__reg_kme_03_read_enable_ADDR 0x00003050
#define FRC_TOP__KME_DM_TOP0__reg_kme_03_read_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP0__reg_kme_03_read_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP0__reg_kme_03_threshold_m_ADDR 0x00003054
#define FRC_TOP__KME_DM_TOP0__reg_kme_03_threshold_m_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_03_threshold_m_BITEND 8

#define FRC_TOP__KME_DM_TOP0__reg_kme_03_threshold_n_ADDR 0x00003054
#define FRC_TOP__KME_DM_TOP0__reg_kme_03_threshold_n_BITSTART 9
#define FRC_TOP__KME_DM_TOP0__reg_kme_03_threshold_n_BITEND 17

#define FRC_TOP__KME_DM_TOP0__reg_kme_04_start_address0_ADDR 0x00003058
#define FRC_TOP__KME_DM_TOP0__reg_kme_04_start_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_04_start_address0_BITEND 31

#define FRC_TOP__KME_DM_TOP0__reg_kme_04_start_address1_ADDR 0x0000305C
#define FRC_TOP__KME_DM_TOP0__reg_kme_04_start_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_04_start_address1_BITEND 31

#define FRC_TOP__KME_DM_TOP0__reg_kme_04_end_address0_ADDR 0x00003060
#define FRC_TOP__KME_DM_TOP0__reg_kme_04_end_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_04_end_address0_BITEND 31

#define FRC_TOP__KME_DM_TOP0__reg_kme_04_end_address1_ADDR 0x00003064
#define FRC_TOP__KME_DM_TOP0__reg_kme_04_end_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_04_end_address1_BITEND 31

#define FRC_TOP__KME_DM_TOP0__reg_kme_04_lr_offset_addr_ADDR 0x00003068
#define FRC_TOP__KME_DM_TOP0__reg_kme_04_lr_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_04_lr_offset_addr_BITEND 31

#define FRC_TOP__KME_DM_TOP0__reg_kme_04_line_offset_addr_ADDR 0x0000306C
#define FRC_TOP__KME_DM_TOP0__reg_kme_04_line_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_04_line_offset_addr_BITEND 31

#define FRC_TOP__KME_DM_TOP0__reg_kme_04_alen_ADDR 0x00003070
#define FRC_TOP__KME_DM_TOP0__reg_kme_04_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_04_alen_BITEND 7

#define FRC_TOP__KME_DM_TOP0__reg_kme_04_qos_ADDR 0x00003070
#define FRC_TOP__KME_DM_TOP0__reg_kme_04_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__reg_kme_04_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP0__reg_kme_04_cmdlen_ADDR 0x00003070
#define FRC_TOP__KME_DM_TOP0__reg_kme_04_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP0__reg_kme_04_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP0__reg_kme_04_write_enable_ADDR 0x00003070
#define FRC_TOP__KME_DM_TOP0__reg_kme_04_write_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP0__reg_kme_04_write_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP0__reg_kme_04_mode_ADDR 0x00003070
#define FRC_TOP__KME_DM_TOP0__reg_kme_04_mode_BITSTART 21
#define FRC_TOP__KME_DM_TOP0__reg_kme_04_mode_BITEND 21

#define FRC_TOP__KME_DM_TOP0__reg_kme_04_threshold_m_ADDR 0x00003074
#define FRC_TOP__KME_DM_TOP0__reg_kme_04_threshold_m_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_04_threshold_m_BITEND 8

#define FRC_TOP__KME_DM_TOP0__reg_kme_04_threshold_n_ADDR 0x00003074
#define FRC_TOP__KME_DM_TOP0__reg_kme_04_threshold_n_BITSTART 9
#define FRC_TOP__KME_DM_TOP0__reg_kme_04_threshold_n_BITEND 17

#define FRC_TOP__KME_DM_TOP0__reg_kme_05_start_address0_ADDR 0x00003078
#define FRC_TOP__KME_DM_TOP0__reg_kme_05_start_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_05_start_address0_BITEND 31

#define FRC_TOP__KME_DM_TOP0__reg_kme_05_start_address1_ADDR 0x0000307C
#define FRC_TOP__KME_DM_TOP0__reg_kme_05_start_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_05_start_address1_BITEND 31

#define FRC_TOP__KME_DM_TOP0__reg_kme_05_end_address0_ADDR 0x00003080
#define FRC_TOP__KME_DM_TOP0__reg_kme_05_end_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_05_end_address0_BITEND 31

#define FRC_TOP__KME_DM_TOP0__reg_kme_05_end_address1_ADDR 0x00003084
#define FRC_TOP__KME_DM_TOP0__reg_kme_05_end_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_05_end_address1_BITEND 31

#define FRC_TOP__KME_DM_TOP0__reg_kme_05_lr_offset_addr_ADDR 0x00003088
#define FRC_TOP__KME_DM_TOP0__reg_kme_05_lr_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_05_lr_offset_addr_BITEND 31

#define FRC_TOP__KME_DM_TOP0__reg_kme_05_line_offset_addr_ADDR 0x0000308C
#define FRC_TOP__KME_DM_TOP0__reg_kme_05_line_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_05_line_offset_addr_BITEND 31

#define FRC_TOP__KME_DM_TOP0__reg_kme_05_alen_ADDR 0x00003090
#define FRC_TOP__KME_DM_TOP0__reg_kme_05_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_05_alen_BITEND 7

#define FRC_TOP__KME_DM_TOP0__reg_kme_05_qos_ADDR 0x00003090
#define FRC_TOP__KME_DM_TOP0__reg_kme_05_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__reg_kme_05_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP0__reg_kme_05_cmdlen_ADDR 0x00003090
#define FRC_TOP__KME_DM_TOP0__reg_kme_05_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP0__reg_kme_05_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP0__reg_kme_05_write_enable_ADDR 0x00003090
#define FRC_TOP__KME_DM_TOP0__reg_kme_05_write_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP0__reg_kme_05_write_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP0__reg_kme_05_mode_ADDR 0x00003090
#define FRC_TOP__KME_DM_TOP0__reg_kme_05_mode_BITSTART 21
#define FRC_TOP__KME_DM_TOP0__reg_kme_05_mode_BITEND 21

#define FRC_TOP__KME_DM_TOP0__reg_kme_05_threshold_m_ADDR 0x00003094
#define FRC_TOP__KME_DM_TOP0__reg_kme_05_threshold_m_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_05_threshold_m_BITEND 8

#define FRC_TOP__KME_DM_TOP0__reg_kme_05_threshold_n_ADDR 0x00003094
#define FRC_TOP__KME_DM_TOP0__reg_kme_05_threshold_n_BITSTART 9
#define FRC_TOP__KME_DM_TOP0__reg_kme_05_threshold_n_BITEND 17

#define FRC_TOP__KME_DM_TOP0__reg_kme_06_alen_ADDR 0x00003098
#define FRC_TOP__KME_DM_TOP0__reg_kme_06_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_06_alen_BITEND 7

#define FRC_TOP__KME_DM_TOP0__reg_kme_06_qos_ADDR 0x00003098
#define FRC_TOP__KME_DM_TOP0__reg_kme_06_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__reg_kme_06_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP0__reg_kme_06_cmdlen_ADDR 0x00003098
#define FRC_TOP__KME_DM_TOP0__reg_kme_06_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP0__reg_kme_06_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP0__reg_kme_06_read_enable_ADDR 0x00003098
#define FRC_TOP__KME_DM_TOP0__reg_kme_06_read_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP0__reg_kme_06_read_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP0__reg_kme_06_threshold_m_ADDR 0x0000309C
#define FRC_TOP__KME_DM_TOP0__reg_kme_06_threshold_m_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_06_threshold_m_BITEND 8

#define FRC_TOP__KME_DM_TOP0__reg_kme_06_threshold_n_ADDR 0x0000309C
#define FRC_TOP__KME_DM_TOP0__reg_kme_06_threshold_n_BITSTART 9
#define FRC_TOP__KME_DM_TOP0__reg_kme_06_threshold_n_BITEND 17

#define FRC_TOP__KME_DM_TOP0__reg_kme_07_alen_ADDR 0x000030A0
#define FRC_TOP__KME_DM_TOP0__reg_kme_07_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_07_alen_BITEND 7

#define FRC_TOP__KME_DM_TOP0__reg_kme_07_qos_ADDR 0x000030A0
#define FRC_TOP__KME_DM_TOP0__reg_kme_07_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__reg_kme_07_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP0__reg_kme_07_cmdlen_ADDR 0x000030A0
#define FRC_TOP__KME_DM_TOP0__reg_kme_07_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP0__reg_kme_07_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP0__reg_kme_07_read_enable_ADDR 0x000030A0
#define FRC_TOP__KME_DM_TOP0__reg_kme_07_read_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP0__reg_kme_07_read_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP0__reg_kme_4k_proc_enable_ADDR 0x000030A0
#define FRC_TOP__KME_DM_TOP0__reg_kme_4k_proc_enable_BITSTART 21
#define FRC_TOP__KME_DM_TOP0__reg_kme_4k_proc_enable_BITEND 21

#define FRC_TOP__KME_DM_TOP0__reg_kme_cmdlength_enable_ADDR 0x000030A0
#define FRC_TOP__KME_DM_TOP0__reg_kme_cmdlength_enable_BITSTART 22
#define FRC_TOP__KME_DM_TOP0__reg_kme_cmdlength_enable_BITEND 22

#define FRC_TOP__KME_DM_TOP0__reg_kme_07_threshold_m_ADDR 0x000030A4
#define FRC_TOP__KME_DM_TOP0__reg_kme_07_threshold_m_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_07_threshold_m_BITEND 8

#define FRC_TOP__KME_DM_TOP0__reg_kme_07_threshold_n_ADDR 0x000030A4
#define FRC_TOP__KME_DM_TOP0__reg_kme_07_threshold_n_BITSTART 9
#define FRC_TOP__KME_DM_TOP0__reg_kme_07_threshold_n_BITEND 17

#define FRC_TOP__KME_DM_TOP0__reg_kme_me_hactive_ADDR 0x000030A8
#define FRC_TOP__KME_DM_TOP0__reg_kme_me_hactive_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_me_hactive_BITEND 11

#define FRC_TOP__KME_DM_TOP0__reg_kme_me_vactive_ADDR 0x000030A8
#define FRC_TOP__KME_DM_TOP0__reg_kme_me_vactive_BITSTART 12
#define FRC_TOP__KME_DM_TOP0__reg_kme_me_vactive_BITEND 23

#define FRC_TOP__KME_DM_TOP0__reg_kme_mv_hactive_ADDR 0x000030AC
#define FRC_TOP__KME_DM_TOP0__reg_kme_mv_hactive_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_mv_hactive_BITEND 11

#define FRC_TOP__KME_DM_TOP0__reg_kme_mv_vactive_ADDR 0x000030AC
#define FRC_TOP__KME_DM_TOP0__reg_kme_mv_vactive_BITSTART 12
#define FRC_TOP__KME_DM_TOP0__reg_kme_mv_vactive_BITEND 23

#define FRC_TOP__KME_DM_TOP0__reg_kme_input_3d_enable_ADDR 0x000030B0
#define FRC_TOP__KME_DM_TOP0__reg_kme_input_3d_enable_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_input_3d_enable_BITEND 0

#define FRC_TOP__KME_DM_TOP0__reg_kme_input_3d_mode_ADDR 0x000030B0
#define FRC_TOP__KME_DM_TOP0__reg_kme_input_3d_mode_BITSTART 1
#define FRC_TOP__KME_DM_TOP0__reg_kme_input_3d_mode_BITEND 4

#define FRC_TOP__KME_DM_TOP0__reg_kme_output_3d_enable_ADDR 0x000030B0
#define FRC_TOP__KME_DM_TOP0__reg_kme_output_3d_enable_BITSTART 5
#define FRC_TOP__KME_DM_TOP0__reg_kme_output_3d_enable_BITEND 5

#define FRC_TOP__KME_DM_TOP0__reg_kme_output_3d_mode_ADDR 0x000030B0
#define FRC_TOP__KME_DM_TOP0__reg_kme_output_3d_mode_BITSTART 6
#define FRC_TOP__KME_DM_TOP0__reg_kme_output_3d_mode_BITEND 7

#define FRC_TOP__KME_DM_TOP0__reg_kme_vflip_enable_ADDR 0x000030B0
#define FRC_TOP__KME_DM_TOP0__reg_kme_vflip_enable_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__reg_kme_vflip_enable_BITEND 8

#define FRC_TOP__KME_DM_TOP0__reg_kme_pr_mode_ADDR 0x000030B0
#define FRC_TOP__KME_DM_TOP0__reg_kme_pr_mode_BITSTART 9
#define FRC_TOP__KME_DM_TOP0__reg_kme_pr_mode_BITEND 9

#define FRC_TOP__KME_DM_TOP0__reg_kme_sram_ls_en_ADDR 0x000030B0
#define FRC_TOP__KME_DM_TOP0__reg_kme_sram_ls_en_BITSTART 10
#define FRC_TOP__KME_DM_TOP0__reg_kme_sram_ls_en_BITEND 10

#define FRC_TOP__KME_DM_TOP0__reg_kme_sram_ls_value_ADDR 0x000030B0
#define FRC_TOP__KME_DM_TOP0__reg_kme_sram_ls_value_BITSTART 11
#define FRC_TOP__KME_DM_TOP0__reg_kme_sram_ls_value_BITEND 11

#define FRC_TOP__KME_DM_TOP0__reg_kme_axibus_protect_en_ADDR 0x000030B0
#define FRC_TOP__KME_DM_TOP0__reg_kme_axibus_protect_en_BITSTART 12
#define FRC_TOP__KME_DM_TOP0__reg_kme_axibus_protect_en_BITEND 12

#define FRC_TOP__KME_DM_TOP0__reg_kme_me_hnum_ADDR 0x000030B4
#define FRC_TOP__KME_DM_TOP0__reg_kme_me_hnum_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_me_hnum_BITEND 7

#define FRC_TOP__KME_DM_TOP0__reg_kme_mv_hnum_ADDR 0x000030B4
#define FRC_TOP__KME_DM_TOP0__reg_kme_mv_hnum_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__reg_kme_mv_hnum_BITEND 15

#define FRC_TOP__KME_DM_TOP0__reg_kme_ppi_hnum_ADDR 0x000030B4
#define FRC_TOP__KME_DM_TOP0__reg_kme_ppi_hnum_BITSTART 16
#define FRC_TOP__KME_DM_TOP0__reg_kme_ppi_hnum_BITEND 23

#define FRC_TOP__KME_DM_TOP0__reg_kme_00_w_time_enable_ADDR 0x000030B8
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_w_time_enable_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_w_time_enable_BITEND 0

#define FRC_TOP__KME_DM_TOP0__reg_kme_01_r_time_enable_ADDR 0x000030B8
#define FRC_TOP__KME_DM_TOP0__reg_kme_01_r_time_enable_BITSTART 1
#define FRC_TOP__KME_DM_TOP0__reg_kme_01_r_time_enable_BITEND 1

#define FRC_TOP__KME_DM_TOP0__reg_kme_02_r_time_enable_ADDR 0x000030B8
#define FRC_TOP__KME_DM_TOP0__reg_kme_02_r_time_enable_BITSTART 2
#define FRC_TOP__KME_DM_TOP0__reg_kme_02_r_time_enable_BITEND 2

#define FRC_TOP__KME_DM_TOP0__reg_kme_03_r_time_enable_ADDR 0x000030B8
#define FRC_TOP__KME_DM_TOP0__reg_kme_03_r_time_enable_BITSTART 3
#define FRC_TOP__KME_DM_TOP0__reg_kme_03_r_time_enable_BITEND 3

#define FRC_TOP__KME_DM_TOP0__reg_kme_04_w_time_enable_ADDR 0x000030B8
#define FRC_TOP__KME_DM_TOP0__reg_kme_04_w_time_enable_BITSTART 4
#define FRC_TOP__KME_DM_TOP0__reg_kme_04_w_time_enable_BITEND 4

#define FRC_TOP__KME_DM_TOP0__reg_kme_05_w_time_enable_ADDR 0x000030B8
#define FRC_TOP__KME_DM_TOP0__reg_kme_05_w_time_enable_BITSTART 5
#define FRC_TOP__KME_DM_TOP0__reg_kme_05_w_time_enable_BITEND 5

#define FRC_TOP__KME_DM_TOP0__reg_kme_06_r_time_enable_ADDR 0x000030B8
#define FRC_TOP__KME_DM_TOP0__reg_kme_06_r_time_enable_BITSTART 6
#define FRC_TOP__KME_DM_TOP0__reg_kme_06_r_time_enable_BITEND 6

#define FRC_TOP__KME_DM_TOP0__reg_kme_07_r_time_enable_ADDR 0x000030B8
#define FRC_TOP__KME_DM_TOP0__reg_kme_07_r_time_enable_BITSTART 7
#define FRC_TOP__KME_DM_TOP0__reg_kme_07_r_time_enable_BITEND 7

#define FRC_TOP__KME_DM_TOP0__reg_kme_08_w_time_enable_ADDR 0x000030B8
#define FRC_TOP__KME_DM_TOP0__reg_kme_08_w_time_enable_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__reg_kme_08_w_time_enable_BITEND 8

#define FRC_TOP__KME_DM_TOP0__reg_kme_09_r_time_enable_ADDR 0x000030B8
#define FRC_TOP__KME_DM_TOP0__reg_kme_09_r_time_enable_BITSTART 9
#define FRC_TOP__KME_DM_TOP0__reg_kme_09_r_time_enable_BITEND 9

#define FRC_TOP__KME_DM_TOP0__reg_kme_10_w_time_enable_ADDR 0x000030B8
#define FRC_TOP__KME_DM_TOP0__reg_kme_10_w_time_enable_BITSTART 10
#define FRC_TOP__KME_DM_TOP0__reg_kme_10_w_time_enable_BITEND 10

#define FRC_TOP__KME_DM_TOP0__reg_kme_11_r_time_enable_ADDR 0x000030B8
#define FRC_TOP__KME_DM_TOP0__reg_kme_11_r_time_enable_BITSTART 11
#define FRC_TOP__KME_DM_TOP0__reg_kme_11_r_time_enable_BITEND 11

#define FRC_TOP__KME_DM_TOP0__reg_kme_12_w_time_enable_ADDR 0x000030B8
#define FRC_TOP__KME_DM_TOP0__reg_kme_12_w_time_enable_BITSTART 12
#define FRC_TOP__KME_DM_TOP0__reg_kme_12_w_time_enable_BITEND 12

#define FRC_TOP__KME_DM_TOP0__reg_kme_13_r_time_enable_ADDR 0x000030B8
#define FRC_TOP__KME_DM_TOP0__reg_kme_13_r_time_enable_BITSTART 13
#define FRC_TOP__KME_DM_TOP0__reg_kme_13_r_time_enable_BITEND 13

#define FRC_TOP__KME_DM_TOP0__reg_kme_14_w_time_enable_ADDR 0x000030B8
#define FRC_TOP__KME_DM_TOP0__reg_kme_14_w_time_enable_BITSTART 14
#define FRC_TOP__KME_DM_TOP0__reg_kme_14_w_time_enable_BITEND 14

#define FRC_TOP__KME_DM_TOP0__reg_kme_15_r_time_enable_ADDR 0x000030B8
#define FRC_TOP__KME_DM_TOP0__reg_kme_15_r_time_enable_BITSTART 15
#define FRC_TOP__KME_DM_TOP0__reg_kme_15_r_time_enable_BITEND 15

#define FRC_TOP__KME_DM_TOP0__reg_kme_00_hold_time_ADDR 0x000030BC
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_hold_time_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_00_hold_time_BITEND 7

#define FRC_TOP__KME_DM_TOP0__reg_kme_01_hold_time_ADDR 0x000030BC
#define FRC_TOP__KME_DM_TOP0__reg_kme_01_hold_time_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__reg_kme_01_hold_time_BITEND 15

#define FRC_TOP__KME_DM_TOP0__reg_kme_02_hold_time_ADDR 0x000030BC
#define FRC_TOP__KME_DM_TOP0__reg_kme_02_hold_time_BITSTART 16
#define FRC_TOP__KME_DM_TOP0__reg_kme_02_hold_time_BITEND 23

#define FRC_TOP__KME_DM_TOP0__reg_kme_03_hold_time_ADDR 0x000030BC
#define FRC_TOP__KME_DM_TOP0__reg_kme_03_hold_time_BITSTART 24
#define FRC_TOP__KME_DM_TOP0__reg_kme_03_hold_time_BITEND 31

#define FRC_TOP__KME_DM_TOP0__reg_kme_04_hold_time_ADDR 0x000030C0
#define FRC_TOP__KME_DM_TOP0__reg_kme_04_hold_time_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_04_hold_time_BITEND 7

#define FRC_TOP__KME_DM_TOP0__reg_kme_05_hold_time_ADDR 0x000030C0
#define FRC_TOP__KME_DM_TOP0__reg_kme_05_hold_time_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__reg_kme_05_hold_time_BITEND 15

#define FRC_TOP__KME_DM_TOP0__reg_kme_06_hold_time_ADDR 0x000030C0
#define FRC_TOP__KME_DM_TOP0__reg_kme_06_hold_time_BITSTART 16
#define FRC_TOP__KME_DM_TOP0__reg_kme_06_hold_time_BITEND 23

#define FRC_TOP__KME_DM_TOP0__reg_kme_07_hold_time_ADDR 0x000030C0
#define FRC_TOP__KME_DM_TOP0__reg_kme_07_hold_time_BITSTART 24
#define FRC_TOP__KME_DM_TOP0__reg_kme_07_hold_time_BITEND 31

#define FRC_TOP__KME_DM_TOP0__reg_kme_08_hold_time_ADDR 0x000030C4
#define FRC_TOP__KME_DM_TOP0__reg_kme_08_hold_time_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_08_hold_time_BITEND 7

#define FRC_TOP__KME_DM_TOP0__reg_kme_09_hold_time_ADDR 0x000030C4
#define FRC_TOP__KME_DM_TOP0__reg_kme_09_hold_time_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__reg_kme_09_hold_time_BITEND 15

#define FRC_TOP__KME_DM_TOP0__reg_kme_10_hold_time_ADDR 0x000030C4
#define FRC_TOP__KME_DM_TOP0__reg_kme_10_hold_time_BITSTART 16
#define FRC_TOP__KME_DM_TOP0__reg_kme_10_hold_time_BITEND 23

#define FRC_TOP__KME_DM_TOP0__reg_kme_11_hold_time_ADDR 0x000030C4
#define FRC_TOP__KME_DM_TOP0__reg_kme_11_hold_time_BITSTART 24
#define FRC_TOP__KME_DM_TOP0__reg_kme_11_hold_time_BITEND 31

#define FRC_TOP__KME_DM_TOP0__reg_kme_12_hold_time_ADDR 0x000030C8
#define FRC_TOP__KME_DM_TOP0__reg_kme_12_hold_time_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_12_hold_time_BITEND 7

#define FRC_TOP__KME_DM_TOP0__reg_kme_13_hold_time_ADDR 0x000030C8
#define FRC_TOP__KME_DM_TOP0__reg_kme_13_hold_time_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__reg_kme_13_hold_time_BITEND 15

#define FRC_TOP__KME_DM_TOP0__reg_kme_14_hold_time_ADDR 0x000030C8
#define FRC_TOP__KME_DM_TOP0__reg_kme_14_hold_time_BITSTART 16
#define FRC_TOP__KME_DM_TOP0__reg_kme_14_hold_time_BITEND 23

#define FRC_TOP__KME_DM_TOP0__reg_kme_15_hold_time_ADDR 0x000030C8
#define FRC_TOP__KME_DM_TOP0__reg_kme_15_hold_time_BITSTART 24
#define FRC_TOP__KME_DM_TOP0__reg_kme_15_hold_time_BITEND 31

#define FRC_TOP__KME_DM_TOP0__reg_kme_01_wait_time_ADDR 0x000030CC
#define FRC_TOP__KME_DM_TOP0__reg_kme_01_wait_time_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_01_wait_time_BITEND 7

#define FRC_TOP__KME_DM_TOP0__reg_kme_02_wait_time_ADDR 0x000030CC
#define FRC_TOP__KME_DM_TOP0__reg_kme_02_wait_time_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__reg_kme_02_wait_time_BITEND 15

#define FRC_TOP__KME_DM_TOP0__reg_kme_03_wait_time_ADDR 0x000030CC
#define FRC_TOP__KME_DM_TOP0__reg_kme_03_wait_time_BITSTART 16
#define FRC_TOP__KME_DM_TOP0__reg_kme_03_wait_time_BITEND 23

#define FRC_TOP__KME_DM_TOP0__reg_kme_06_wait_time_ADDR 0x000030CC
#define FRC_TOP__KME_DM_TOP0__reg_kme_06_wait_time_BITSTART 24
#define FRC_TOP__KME_DM_TOP0__reg_kme_06_wait_time_BITEND 31

#define FRC_TOP__KME_DM_TOP0__reg_kme_07_wait_time_ADDR 0x000030D0
#define FRC_TOP__KME_DM_TOP0__reg_kme_07_wait_time_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_07_wait_time_BITEND 7

#define FRC_TOP__KME_DM_TOP0__reg_kme_09_wait_time_ADDR 0x000030D0
#define FRC_TOP__KME_DM_TOP0__reg_kme_09_wait_time_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__reg_kme_09_wait_time_BITEND 15

#define FRC_TOP__KME_DM_TOP0__reg_kme_11_wait_time_ADDR 0x000030D0
#define FRC_TOP__KME_DM_TOP0__reg_kme_11_wait_time_BITSTART 16
#define FRC_TOP__KME_DM_TOP0__reg_kme_11_wait_time_BITEND 23

#define FRC_TOP__KME_DM_TOP0__reg_kme_13_wait_time_ADDR 0x000030D0
#define FRC_TOP__KME_DM_TOP0__reg_kme_13_wait_time_BITSTART 24
#define FRC_TOP__KME_DM_TOP0__reg_kme_13_wait_time_BITEND 31

#define FRC_TOP__KME_DM_TOP0__reg_kme_15_wait_time_ADDR 0x000030D4
#define FRC_TOP__KME_DM_TOP0__reg_kme_15_wait_time_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_kme_15_wait_time_BITEND 7

#define FRC_TOP__KME_DM_TOP0__reg_kme_grant_mode_ADDR 0x000030D4
#define FRC_TOP__KME_DM_TOP0__reg_kme_grant_mode_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__reg_kme_grant_mode_BITEND 10

#define FRC_TOP__KME_DM_TOP0__reg_mv04_start_address2_ADDR 0x000030D8
#define FRC_TOP__KME_DM_TOP0__reg_mv04_start_address2_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_mv04_start_address2_BITEND 31

#define FRC_TOP__KME_DM_TOP0__reg_mv04_end_address2_ADDR 0x000030DC
#define FRC_TOP__KME_DM_TOP0__reg_mv04_end_address2_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__reg_mv04_end_address2_BITEND 31

#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_ADDR 0x000030E0
#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_BITEND 31

#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_max_ADDR 0x000030E4
#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_max_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_max_BITEND 31

#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_min_ADDR 0x000030E8
#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_min_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_min_BITEND 31

#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_hcnt_ADDR 0x000030EC
#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_hcnt_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_hcnt_BITEND 11

#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_max_hcnt_ADDR 0x000030EC
#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_max_hcnt_BITSTART 12
#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_max_hcnt_BITEND 23

#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_min_hcnt_ADDR 0x000030F0
#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_min_hcnt_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__regr_kme_me_h_latency_min_hcnt_BITEND 11

#define FRC_TOP__KME_DM_TOP0__regr_kme_logo_h_latency_ADDR 0x000030F4
#define FRC_TOP__KME_DM_TOP0__regr_kme_logo_h_latency_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__regr_kme_logo_h_latency_BITEND 31

#define FRC_TOP__KME_DM_TOP0__regr_kme_01_wait_error_ADDR 0x000030F8
#define FRC_TOP__KME_DM_TOP0__regr_kme_01_wait_error_BITSTART 0
#define FRC_TOP__KME_DM_TOP0__regr_kme_01_wait_error_BITEND 0

#define FRC_TOP__KME_DM_TOP0__regr_kme_02_wait_error_ADDR 0x000030F8
#define FRC_TOP__KME_DM_TOP0__regr_kme_02_wait_error_BITSTART 1
#define FRC_TOP__KME_DM_TOP0__regr_kme_02_wait_error_BITEND 1

#define FRC_TOP__KME_DM_TOP0__regr_kme_03_wait_error_ADDR 0x000030F8
#define FRC_TOP__KME_DM_TOP0__regr_kme_03_wait_error_BITSTART 2
#define FRC_TOP__KME_DM_TOP0__regr_kme_03_wait_error_BITEND 2

#define FRC_TOP__KME_DM_TOP0__regr_kme_06_wait_error_ADDR 0x000030F8
#define FRC_TOP__KME_DM_TOP0__regr_kme_06_wait_error_BITSTART 3
#define FRC_TOP__KME_DM_TOP0__regr_kme_06_wait_error_BITEND 3

#define FRC_TOP__KME_DM_TOP0__regr_kme_07_wait_error_ADDR 0x000030F8
#define FRC_TOP__KME_DM_TOP0__regr_kme_07_wait_error_BITSTART 4
#define FRC_TOP__KME_DM_TOP0__regr_kme_07_wait_error_BITEND 4

#define FRC_TOP__KME_DM_TOP0__regr_kme_09_wait_error_ADDR 0x000030F8
#define FRC_TOP__KME_DM_TOP0__regr_kme_09_wait_error_BITSTART 5
#define FRC_TOP__KME_DM_TOP0__regr_kme_09_wait_error_BITEND 5

#define FRC_TOP__KME_DM_TOP0__regr_kme_11_wait_error_ADDR 0x000030F8
#define FRC_TOP__KME_DM_TOP0__regr_kme_11_wait_error_BITSTART 6
#define FRC_TOP__KME_DM_TOP0__regr_kme_11_wait_error_BITEND 6

#define FRC_TOP__KME_DM_TOP0__regr_kme_13_wait_error_ADDR 0x000030F8
#define FRC_TOP__KME_DM_TOP0__regr_kme_13_wait_error_BITSTART 7
#define FRC_TOP__KME_DM_TOP0__regr_kme_13_wait_error_BITEND 7

#define FRC_TOP__KME_DM_TOP0__regr_kme_15_wait_error_ADDR 0x000030F8
#define FRC_TOP__KME_DM_TOP0__regr_kme_15_wait_error_BITSTART 8
#define FRC_TOP__KME_DM_TOP0__regr_kme_15_wait_error_BITEND 8

#define FRC_TOP__KME_DM_TOP0__regr_kme_00_last_error_ADDR 0x000030F8
#define FRC_TOP__KME_DM_TOP0__regr_kme_00_last_error_BITSTART 9
#define FRC_TOP__KME_DM_TOP0__regr_kme_00_last_error_BITEND 9

#define FRC_TOP__KME_DM_TOP0__regr_kme_01_last_error_ADDR 0x000030F8
#define FRC_TOP__KME_DM_TOP0__regr_kme_01_last_error_BITSTART 10
#define FRC_TOP__KME_DM_TOP0__regr_kme_01_last_error_BITEND 10

#define FRC_TOP__KME_DM_TOP0__regr_kme_02_last_error_ADDR 0x000030F8
#define FRC_TOP__KME_DM_TOP0__regr_kme_02_last_error_BITSTART 11
#define FRC_TOP__KME_DM_TOP0__regr_kme_02_last_error_BITEND 11

#define FRC_TOP__KME_DM_TOP0__regr_kme_03_last_error_ADDR 0x000030F8
#define FRC_TOP__KME_DM_TOP0__regr_kme_03_last_error_BITSTART 12
#define FRC_TOP__KME_DM_TOP0__regr_kme_03_last_error_BITEND 12

#define FRC_TOP__KME_DM_TOP0__regr_kme_04_last_error_ADDR 0x000030F8
#define FRC_TOP__KME_DM_TOP0__regr_kme_04_last_error_BITSTART 13
#define FRC_TOP__KME_DM_TOP0__regr_kme_04_last_error_BITEND 13

#define FRC_TOP__KME_DM_TOP0__regr_kme_05_last_error_ADDR 0x000030F8
#define FRC_TOP__KME_DM_TOP0__regr_kme_05_last_error_BITSTART 14
#define FRC_TOP__KME_DM_TOP0__regr_kme_05_last_error_BITEND 14

#define FRC_TOP__KME_DM_TOP0__regr_kme_06_last_error_ADDR 0x000030F8
#define FRC_TOP__KME_DM_TOP0__regr_kme_06_last_error_BITSTART 15
#define FRC_TOP__KME_DM_TOP0__regr_kme_06_last_error_BITEND 15

#define FRC_TOP__KME_DM_TOP0__regr_kme_07_last_error_ADDR 0x000030F8
#define FRC_TOP__KME_DM_TOP0__regr_kme_07_last_error_BITSTART 16
#define FRC_TOP__KME_DM_TOP0__regr_kme_07_last_error_BITEND 16

#define FRC_TOP__KME_DM_TOP0__regr_kme_08_last_error_ADDR 0x000030F8
#define FRC_TOP__KME_DM_TOP0__regr_kme_08_last_error_BITSTART 17
#define FRC_TOP__KME_DM_TOP0__regr_kme_08_last_error_BITEND 17

#define FRC_TOP__KME_DM_TOP0__regr_kme_09_last_error_ADDR 0x000030F8
#define FRC_TOP__KME_DM_TOP0__regr_kme_09_last_error_BITSTART 18
#define FRC_TOP__KME_DM_TOP0__regr_kme_09_last_error_BITEND 18

#define FRC_TOP__KME_DM_TOP0__regr_kme_10_last_error_ADDR 0x000030F8
#define FRC_TOP__KME_DM_TOP0__regr_kme_10_last_error_BITSTART 19
#define FRC_TOP__KME_DM_TOP0__regr_kme_10_last_error_BITEND 19

#define FRC_TOP__KME_DM_TOP0__regr_kme_11_last_error_ADDR 0x000030F8
#define FRC_TOP__KME_DM_TOP0__regr_kme_11_last_error_BITSTART 20
#define FRC_TOP__KME_DM_TOP0__regr_kme_11_last_error_BITEND 20

#define FRC_TOP__KME_DM_TOP0__regr_kme_12_last_error_ADDR 0x000030F8
#define FRC_TOP__KME_DM_TOP0__regr_kme_12_last_error_BITSTART 21
#define FRC_TOP__KME_DM_TOP0__regr_kme_12_last_error_BITEND 21

#define FRC_TOP__KME_DM_TOP0__regr_kme_13_last_error_ADDR 0x000030F8
#define FRC_TOP__KME_DM_TOP0__regr_kme_13_last_error_BITSTART 22
#define FRC_TOP__KME_DM_TOP0__regr_kme_13_last_error_BITEND 22

#define FRC_TOP__KME_DM_TOP0__regr_kme_14_last_error_ADDR 0x000030F8
#define FRC_TOP__KME_DM_TOP0__regr_kme_14_last_error_BITSTART 23
#define FRC_TOP__KME_DM_TOP0__regr_kme_14_last_error_BITEND 23

#define FRC_TOP__KME_DM_TOP0__regr_kme_15_last_error_ADDR 0x000030F8
#define FRC_TOP__KME_DM_TOP0__regr_kme_15_last_error_BITSTART 24
#define FRC_TOP__KME_DM_TOP0__regr_kme_15_last_error_BITEND 24

#define FRC_TOP__KME_DM_TOP0__regr_kme_00_overflow_error_ADDR 0x000030F8
#define FRC_TOP__KME_DM_TOP0__regr_kme_00_overflow_error_BITSTART 25
#define FRC_TOP__KME_DM_TOP0__regr_kme_00_overflow_error_BITEND 25

#define FRC_TOP__KME_DM_TOP0__regr_kme_04_overflow_error_ADDR 0x000030F8
#define FRC_TOP__KME_DM_TOP0__regr_kme_04_overflow_error_BITSTART 26
#define FRC_TOP__KME_DM_TOP0__regr_kme_04_overflow_error_BITEND 26

#define FRC_TOP__KME_DM_TOP0__regr_kme_05_overflow_error_ADDR 0x000030F8
#define FRC_TOP__KME_DM_TOP0__regr_kme_05_overflow_error_BITSTART 27
#define FRC_TOP__KME_DM_TOP0__regr_kme_05_overflow_error_BITEND 27

#define FRC_TOP__KME_DM_TOP0__regr_kme_08_overflow_error_ADDR 0x000030F8
#define FRC_TOP__KME_DM_TOP0__regr_kme_08_overflow_error_BITSTART 28
#define FRC_TOP__KME_DM_TOP0__regr_kme_08_overflow_error_BITEND 28

#define FRC_TOP__KME_DM_TOP0__regr_kme_10_overflow_error_ADDR 0x000030F8
#define FRC_TOP__KME_DM_TOP0__regr_kme_10_overflow_error_BITSTART 29
#define FRC_TOP__KME_DM_TOP0__regr_kme_10_overflow_error_BITEND 29

#define FRC_TOP__KME_DM_TOP0__regr_kme_12_overflow_error_ADDR 0x000030F8
#define FRC_TOP__KME_DM_TOP0__regr_kme_12_overflow_error_BITSTART 30
#define FRC_TOP__KME_DM_TOP0__regr_kme_12_overflow_error_BITEND 30

#define FRC_TOP__KME_DM_TOP0__regr_kme_14_overflow_error_ADDR 0x000030F8
#define FRC_TOP__KME_DM_TOP0__regr_kme_14_overflow_error_BITSTART 31
#define FRC_TOP__KME_DM_TOP0__regr_kme_14_overflow_error_BITEND 31

#define FRC_TOP__KME_DM_TOP1__reg_kme_08_start_address0_ADDR 0x00003100
#define FRC_TOP__KME_DM_TOP1__reg_kme_08_start_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_08_start_address0_BITEND 31

#define FRC_TOP__KME_DM_TOP1__reg_kme_08_start_address1_ADDR 0x00003104
#define FRC_TOP__KME_DM_TOP1__reg_kme_08_start_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_08_start_address1_BITEND 31

#define FRC_TOP__KME_DM_TOP1__reg_kme_08_end_address0_ADDR 0x00003108
#define FRC_TOP__KME_DM_TOP1__reg_kme_08_end_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_08_end_address0_BITEND 31

#define FRC_TOP__KME_DM_TOP1__reg_kme_08_end_address1_ADDR 0x0000310C
#define FRC_TOP__KME_DM_TOP1__reg_kme_08_end_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_08_end_address1_BITEND 31

#define FRC_TOP__KME_DM_TOP1__reg_kme_08_line_offset_addr_ADDR 0x00003110
#define FRC_TOP__KME_DM_TOP1__reg_kme_08_line_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_08_line_offset_addr_BITEND 31

#define FRC_TOP__KME_DM_TOP1__reg_kme_08_alen_ADDR 0x00003114
#define FRC_TOP__KME_DM_TOP1__reg_kme_08_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_08_alen_BITEND 7

#define FRC_TOP__KME_DM_TOP1__reg_kme_08_qos_ADDR 0x00003114
#define FRC_TOP__KME_DM_TOP1__reg_kme_08_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP1__reg_kme_08_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP1__reg_kme_08_cmdlen_ADDR 0x00003114
#define FRC_TOP__KME_DM_TOP1__reg_kme_08_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP1__reg_kme_08_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP1__reg_kme_08_write_enable_ADDR 0x00003114
#define FRC_TOP__KME_DM_TOP1__reg_kme_08_write_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP1__reg_kme_08_write_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP1__reg_kme_08_mode_ADDR 0x00003114
#define FRC_TOP__KME_DM_TOP1__reg_kme_08_mode_BITSTART 21
#define FRC_TOP__KME_DM_TOP1__reg_kme_08_mode_BITEND 21

#define FRC_TOP__KME_DM_TOP1__reg_kme_08_threshold_m_ADDR 0x00003118
#define FRC_TOP__KME_DM_TOP1__reg_kme_08_threshold_m_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_08_threshold_m_BITEND 8

#define FRC_TOP__KME_DM_TOP1__reg_kme_08_threshold_n_ADDR 0x00003118
#define FRC_TOP__KME_DM_TOP1__reg_kme_08_threshold_n_BITSTART 9
#define FRC_TOP__KME_DM_TOP1__reg_kme_08_threshold_n_BITEND 17

#define FRC_TOP__KME_DM_TOP1__reg_kme_09_alen_ADDR 0x0000311C
#define FRC_TOP__KME_DM_TOP1__reg_kme_09_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_09_alen_BITEND 7

#define FRC_TOP__KME_DM_TOP1__reg_kme_09_qos_ADDR 0x0000311C
#define FRC_TOP__KME_DM_TOP1__reg_kme_09_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP1__reg_kme_09_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP1__reg_kme_09_cmdlen_ADDR 0x0000311C
#define FRC_TOP__KME_DM_TOP1__reg_kme_09_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP1__reg_kme_09_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP1__reg_kme_09_read_enable_ADDR 0x0000311C
#define FRC_TOP__KME_DM_TOP1__reg_kme_09_read_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP1__reg_kme_09_read_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP1__reg_kme_09_threshold_m_ADDR 0x00003120
#define FRC_TOP__KME_DM_TOP1__reg_kme_09_threshold_m_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_09_threshold_m_BITEND 8

#define FRC_TOP__KME_DM_TOP1__reg_kme_09_threshold_n_ADDR 0x00003120
#define FRC_TOP__KME_DM_TOP1__reg_kme_09_threshold_n_BITSTART 9
#define FRC_TOP__KME_DM_TOP1__reg_kme_09_threshold_n_BITEND 17

#define FRC_TOP__KME_DM_TOP1__reg_kme_10_start_address0_ADDR 0x00003124
#define FRC_TOP__KME_DM_TOP1__reg_kme_10_start_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_10_start_address0_BITEND 31

#define FRC_TOP__KME_DM_TOP1__reg_kme_10_start_address1_ADDR 0x00003128
#define FRC_TOP__KME_DM_TOP1__reg_kme_10_start_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_10_start_address1_BITEND 31

#define FRC_TOP__KME_DM_TOP1__reg_kme_10_end_address0_ADDR 0x0000312C
#define FRC_TOP__KME_DM_TOP1__reg_kme_10_end_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_10_end_address0_BITEND 31

#define FRC_TOP__KME_DM_TOP1__reg_kme_10_end_address1_ADDR 0x00003130
#define FRC_TOP__KME_DM_TOP1__reg_kme_10_end_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_10_end_address1_BITEND 31

#define FRC_TOP__KME_DM_TOP1__reg_kme_10_line_offset_addr_ADDR 0x00003134
#define FRC_TOP__KME_DM_TOP1__reg_kme_10_line_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_10_line_offset_addr_BITEND 31

#define FRC_TOP__KME_DM_TOP1__reg_kme_10_alen_ADDR 0x00003138
#define FRC_TOP__KME_DM_TOP1__reg_kme_10_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_10_alen_BITEND 7

#define FRC_TOP__KME_DM_TOP1__reg_kme_10_qos_ADDR 0x00003138
#define FRC_TOP__KME_DM_TOP1__reg_kme_10_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP1__reg_kme_10_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP1__reg_kme_10_cmdlen_ADDR 0x00003138
#define FRC_TOP__KME_DM_TOP1__reg_kme_10_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP1__reg_kme_10_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP1__reg_kme_10_write_enable_ADDR 0x00003138
#define FRC_TOP__KME_DM_TOP1__reg_kme_10_write_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP1__reg_kme_10_write_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP1__reg_kme_10_mode_ADDR 0x00003138
#define FRC_TOP__KME_DM_TOP1__reg_kme_10_mode_BITSTART 21
#define FRC_TOP__KME_DM_TOP1__reg_kme_10_mode_BITEND 21

#define FRC_TOP__KME_DM_TOP1__reg_kme_10_threshold_m_ADDR 0x0000313C
#define FRC_TOP__KME_DM_TOP1__reg_kme_10_threshold_m_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_10_threshold_m_BITEND 8

#define FRC_TOP__KME_DM_TOP1__reg_kme_10_threshold_n_ADDR 0x0000313C
#define FRC_TOP__KME_DM_TOP1__reg_kme_10_threshold_n_BITSTART 9
#define FRC_TOP__KME_DM_TOP1__reg_kme_10_threshold_n_BITEND 17

#define FRC_TOP__KME_DM_TOP1__reg_kme_11_alen_ADDR 0x00003140
#define FRC_TOP__KME_DM_TOP1__reg_kme_11_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_11_alen_BITEND 7

#define FRC_TOP__KME_DM_TOP1__reg_kme_11_qos_ADDR 0x00003140
#define FRC_TOP__KME_DM_TOP1__reg_kme_11_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP1__reg_kme_11_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP1__reg_kme_11_cmdlen_ADDR 0x00003140
#define FRC_TOP__KME_DM_TOP1__reg_kme_11_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP1__reg_kme_11_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP1__reg_kme_11_read_enable_ADDR 0x00003140
#define FRC_TOP__KME_DM_TOP1__reg_kme_11_read_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP1__reg_kme_11_read_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP1__reg_kme_11_threshold_m_ADDR 0x00003144
#define FRC_TOP__KME_DM_TOP1__reg_kme_11_threshold_m_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_11_threshold_m_BITEND 8

#define FRC_TOP__KME_DM_TOP1__reg_kme_11_threshold_n_ADDR 0x00003144
#define FRC_TOP__KME_DM_TOP1__reg_kme_11_threshold_n_BITSTART 9
#define FRC_TOP__KME_DM_TOP1__reg_kme_11_threshold_n_BITEND 17

#define FRC_TOP__KME_DM_TOP1__reg_kme_12_start_address0_ADDR 0x00003148
#define FRC_TOP__KME_DM_TOP1__reg_kme_12_start_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_12_start_address0_BITEND 31

#define FRC_TOP__KME_DM_TOP1__reg_kme_12_start_address1_ADDR 0x0000314C
#define FRC_TOP__KME_DM_TOP1__reg_kme_12_start_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_12_start_address1_BITEND 31

#define FRC_TOP__KME_DM_TOP1__reg_kme_12_end_address0_ADDR 0x00003150
#define FRC_TOP__KME_DM_TOP1__reg_kme_12_end_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_12_end_address0_BITEND 31

#define FRC_TOP__KME_DM_TOP1__reg_kme_12_end_address1_ADDR 0x00003154
#define FRC_TOP__KME_DM_TOP1__reg_kme_12_end_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_12_end_address1_BITEND 31

#define FRC_TOP__KME_DM_TOP1__reg_kme_12_line_offset_addr_ADDR 0x00003158
#define FRC_TOP__KME_DM_TOP1__reg_kme_12_line_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_12_line_offset_addr_BITEND 31

#define FRC_TOP__KME_DM_TOP1__reg_kme_12_alen_ADDR 0x0000315C
#define FRC_TOP__KME_DM_TOP1__reg_kme_12_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_12_alen_BITEND 7

#define FRC_TOP__KME_DM_TOP1__reg_kme_12_qos_ADDR 0x0000315C
#define FRC_TOP__KME_DM_TOP1__reg_kme_12_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP1__reg_kme_12_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP1__reg_kme_12_cmdlen_ADDR 0x0000315C
#define FRC_TOP__KME_DM_TOP1__reg_kme_12_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP1__reg_kme_12_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP1__reg_kme_12_write_enable_ADDR 0x0000315C
#define FRC_TOP__KME_DM_TOP1__reg_kme_12_write_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP1__reg_kme_12_write_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP1__reg_kme_12_mode_ADDR 0x0000315C
#define FRC_TOP__KME_DM_TOP1__reg_kme_12_mode_BITSTART 21
#define FRC_TOP__KME_DM_TOP1__reg_kme_12_mode_BITEND 21

#define FRC_TOP__KME_DM_TOP1__reg_kme_12_threshold_m_ADDR 0x00003160
#define FRC_TOP__KME_DM_TOP1__reg_kme_12_threshold_m_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_12_threshold_m_BITEND 8

#define FRC_TOP__KME_DM_TOP1__reg_kme_12_threshold_n_ADDR 0x00003160
#define FRC_TOP__KME_DM_TOP1__reg_kme_12_threshold_n_BITSTART 9
#define FRC_TOP__KME_DM_TOP1__reg_kme_12_threshold_n_BITEND 17

#define FRC_TOP__KME_DM_TOP1__reg_kme_13_alen_ADDR 0x00003164
#define FRC_TOP__KME_DM_TOP1__reg_kme_13_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_13_alen_BITEND 7

#define FRC_TOP__KME_DM_TOP1__reg_kme_13_qos_ADDR 0x00003164
#define FRC_TOP__KME_DM_TOP1__reg_kme_13_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP1__reg_kme_13_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP1__reg_kme_13_cmdlen_ADDR 0x00003164
#define FRC_TOP__KME_DM_TOP1__reg_kme_13_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP1__reg_kme_13_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP1__reg_kme_13_read_enable_ADDR 0x00003164
#define FRC_TOP__KME_DM_TOP1__reg_kme_13_read_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP1__reg_kme_13_read_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP1__reg_kme_13_threshold_m_ADDR 0x00003168
#define FRC_TOP__KME_DM_TOP1__reg_kme_13_threshold_m_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_13_threshold_m_BITEND 8

#define FRC_TOP__KME_DM_TOP1__reg_kme_13_threshold_n_ADDR 0x00003168
#define FRC_TOP__KME_DM_TOP1__reg_kme_13_threshold_n_BITSTART 9
#define FRC_TOP__KME_DM_TOP1__reg_kme_13_threshold_n_BITEND 17

#define FRC_TOP__KME_DM_TOP1__reg_kme_14_start_address0_ADDR 0x0000316C
#define FRC_TOP__KME_DM_TOP1__reg_kme_14_start_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_14_start_address0_BITEND 31

#define FRC_TOP__KME_DM_TOP1__reg_kme_14_start_address1_ADDR 0x00003170
#define FRC_TOP__KME_DM_TOP1__reg_kme_14_start_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_14_start_address1_BITEND 31

#define FRC_TOP__KME_DM_TOP1__reg_kme_14_end_address0_ADDR 0x00003174
#define FRC_TOP__KME_DM_TOP1__reg_kme_14_end_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_14_end_address0_BITEND 31

#define FRC_TOP__KME_DM_TOP1__reg_kme_14_end_address1_ADDR 0x00003178
#define FRC_TOP__KME_DM_TOP1__reg_kme_14_end_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_14_end_address1_BITEND 31

#define FRC_TOP__KME_DM_TOP1__reg_kme_14_line_offset_addr_ADDR 0x0000317C
#define FRC_TOP__KME_DM_TOP1__reg_kme_14_line_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_14_line_offset_addr_BITEND 31

#define FRC_TOP__KME_DM_TOP1__reg_kme_14_alen_ADDR 0x00003180
#define FRC_TOP__KME_DM_TOP1__reg_kme_14_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_14_alen_BITEND 7

#define FRC_TOP__KME_DM_TOP1__reg_kme_14_qos_ADDR 0x00003180
#define FRC_TOP__KME_DM_TOP1__reg_kme_14_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP1__reg_kme_14_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP1__reg_kme_14_cmdlen_ADDR 0x00003180
#define FRC_TOP__KME_DM_TOP1__reg_kme_14_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP1__reg_kme_14_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP1__reg_kme_14_write_enable_ADDR 0x00003180
#define FRC_TOP__KME_DM_TOP1__reg_kme_14_write_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP1__reg_kme_14_write_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP1__reg_kme_14_mode_ADDR 0x00003180
#define FRC_TOP__KME_DM_TOP1__reg_kme_14_mode_BITSTART 21
#define FRC_TOP__KME_DM_TOP1__reg_kme_14_mode_BITEND 21

#define FRC_TOP__KME_DM_TOP1__reg_kme_14_threshold_m_ADDR 0x00003184
#define FRC_TOP__KME_DM_TOP1__reg_kme_14_threshold_m_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_14_threshold_m_BITEND 8

#define FRC_TOP__KME_DM_TOP1__reg_kme_14_threshold_n_ADDR 0x00003184
#define FRC_TOP__KME_DM_TOP1__reg_kme_14_threshold_n_BITSTART 9
#define FRC_TOP__KME_DM_TOP1__reg_kme_14_threshold_n_BITEND 17

#define FRC_TOP__KME_DM_TOP1__reg_kme_15_alen_ADDR 0x00003188
#define FRC_TOP__KME_DM_TOP1__reg_kme_15_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_15_alen_BITEND 7

#define FRC_TOP__KME_DM_TOP1__reg_kme_15_qos_ADDR 0x00003188
#define FRC_TOP__KME_DM_TOP1__reg_kme_15_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP1__reg_kme_15_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP1__reg_kme_15_cmdlen_ADDR 0x00003188
#define FRC_TOP__KME_DM_TOP1__reg_kme_15_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP1__reg_kme_15_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP1__reg_kme_15_read_enable_ADDR 0x00003188
#define FRC_TOP__KME_DM_TOP1__reg_kme_15_read_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP1__reg_kme_15_read_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP1__reg_kme_15_threshold_m_ADDR 0x0000318C
#define FRC_TOP__KME_DM_TOP1__reg_kme_15_threshold_m_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_15_threshold_m_BITEND 8

#define FRC_TOP__KME_DM_TOP1__reg_kme_15_threshold_n_ADDR 0x0000318C
#define FRC_TOP__KME_DM_TOP1__reg_kme_15_threshold_n_BITSTART 9
#define FRC_TOP__KME_DM_TOP1__reg_kme_15_threshold_n_BITEND 17

#define FRC_TOP__KME_DM_TOP1__reg_kme_iplogo_hactive_ADDR 0x00003190
#define FRC_TOP__KME_DM_TOP1__reg_kme_iplogo_hactive_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_iplogo_hactive_BITEND 11

#define FRC_TOP__KME_DM_TOP1__reg_kme_iplogo_vactive_ADDR 0x00003190
#define FRC_TOP__KME_DM_TOP1__reg_kme_iplogo_vactive_BITSTART 12
#define FRC_TOP__KME_DM_TOP1__reg_kme_iplogo_vactive_BITEND 23

#define FRC_TOP__KME_DM_TOP1__reg_kme_mlogo_hactive_ADDR 0x00003194
#define FRC_TOP__KME_DM_TOP1__reg_kme_mlogo_hactive_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_mlogo_hactive_BITEND 11

#define FRC_TOP__KME_DM_TOP1__reg_kme_mlogo_vactive_ADDR 0x00003194
#define FRC_TOP__KME_DM_TOP1__reg_kme_mlogo_vactive_BITSTART 12
#define FRC_TOP__KME_DM_TOP1__reg_kme_mlogo_vactive_BITEND 23

#define FRC_TOP__KME_DM_TOP1__reg_kme_plogo_hactive_ADDR 0x00003198
#define FRC_TOP__KME_DM_TOP1__reg_kme_plogo_hactive_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_plogo_hactive_BITEND 11

#define FRC_TOP__KME_DM_TOP1__reg_kme_plogo_vactive_ADDR 0x00003198
#define FRC_TOP__KME_DM_TOP1__reg_kme_plogo_vactive_BITSTART 12
#define FRC_TOP__KME_DM_TOP1__reg_kme_plogo_vactive_BITEND 23

#define FRC_TOP__KME_DM_TOP1__reg_kme_hlogo_hactive_ADDR 0x0000319C
#define FRC_TOP__KME_DM_TOP1__reg_kme_hlogo_hactive_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_hlogo_hactive_BITEND 11

#define FRC_TOP__KME_DM_TOP1__reg_kme_hlogo_vactive_ADDR 0x0000319C
#define FRC_TOP__KME_DM_TOP1__reg_kme_hlogo_vactive_BITSTART 12
#define FRC_TOP__KME_DM_TOP1__reg_kme_hlogo_vactive_BITEND 23

#define FRC_TOP__KME_DM_TOP1__reg_kme_iplogo_hnum_ADDR 0x000031A0
#define FRC_TOP__KME_DM_TOP1__reg_kme_iplogo_hnum_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_iplogo_hnum_BITEND 7

#define FRC_TOP__KME_DM_TOP1__reg_kme_masklogo_hnum_ADDR 0x000031A0
#define FRC_TOP__KME_DM_TOP1__reg_kme_masklogo_hnum_BITSTART 8
#define FRC_TOP__KME_DM_TOP1__reg_kme_masklogo_hnum_BITEND 15

#define FRC_TOP__KME_DM_TOP1__reg_kme_plogo_hnum_ADDR 0x000031A0
#define FRC_TOP__KME_DM_TOP1__reg_kme_plogo_hnum_BITSTART 16
#define FRC_TOP__KME_DM_TOP1__reg_kme_plogo_hnum_BITEND 23

#define FRC_TOP__KME_DM_TOP1__reg_kme_hlogo_hnum_ADDR 0x000031A0
#define FRC_TOP__KME_DM_TOP1__reg_kme_hlogo_hnum_BITSTART 24
#define FRC_TOP__KME_DM_TOP1__reg_kme_hlogo_hnum_BITEND 31

#define FRC_TOP__KME_DM_TOP1__reg_clr_ADDR 0x000031A4
#define FRC_TOP__KME_DM_TOP1__reg_clr_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_clr_BITEND 0

#define FRC_TOP__KME_DM_TOP1__reg_mtr_data_clr_ADDR 0x000031A4
#define FRC_TOP__KME_DM_TOP1__reg_mtr_data_clr_BITSTART 1
#define FRC_TOP__KME_DM_TOP1__reg_mtr_data_clr_BITEND 1

#define FRC_TOP__KME_DM_TOP1__reg_latency_clr_ADDR 0x000031A4
#define FRC_TOP__KME_DM_TOP1__reg_latency_clr_BITSTART 2
#define FRC_TOP__KME_DM_TOP1__reg_latency_clr_BITEND 2

#define FRC_TOP__KME_DM_TOP1__reg_hs_force_hnum_en_ADDR 0x000031A4
#define FRC_TOP__KME_DM_TOP1__reg_hs_force_hnum_en_BITSTART 3
#define FRC_TOP__KME_DM_TOP1__reg_hs_force_hnum_en_BITEND 3

#define FRC_TOP__KME_DM_TOP1__reg_hs_force_hnum_ADDR 0x000031A4
#define FRC_TOP__KME_DM_TOP1__reg_hs_force_hnum_BITSTART 4
#define FRC_TOP__KME_DM_TOP1__reg_hs_force_hnum_BITEND 15

#define FRC_TOP__KME_DM_TOP1__reg_arb_num_ADDR 0x000031A4
#define FRC_TOP__KME_DM_TOP1__reg_arb_num_BITSTART 16
#define FRC_TOP__KME_DM_TOP1__reg_arb_num_BITEND 16

#define FRC_TOP__KME_DM_TOP1__reg_frame_num_ADDR 0x000031A4
#define FRC_TOP__KME_DM_TOP1__reg_frame_num_BITSTART 17
#define FRC_TOP__KME_DM_TOP1__reg_frame_num_BITEND 26

#define FRC_TOP__KME_DM_TOP1__reg_h_number_ADDR 0x000031A8
#define FRC_TOP__KME_DM_TOP1__reg_h_number_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_h_number_BITEND 11

#define FRC_TOP__KME_DM_TOP1__reg_threshold0_ADDR 0x000031A8
#define FRC_TOP__KME_DM_TOP1__reg_threshold0_BITSTART 12
#define FRC_TOP__KME_DM_TOP1__reg_threshold0_BITEND 23

#define FRC_TOP__KME_DM_TOP1__reg_me_agent_num_ADDR 0x000031A8
#define FRC_TOP__KME_DM_TOP1__reg_me_agent_num_BITSTART 24
#define FRC_TOP__KME_DM_TOP1__reg_me_agent_num_BITEND 27

#define FRC_TOP__KME_DM_TOP1__reg_logo_agent_num_ADDR 0x000031A8
#define FRC_TOP__KME_DM_TOP1__reg_logo_agent_num_BITSTART 28
#define FRC_TOP__KME_DM_TOP1__reg_logo_agent_num_BITEND 30

#define FRC_TOP__KME_DM_TOP1__reg_threshold1_ADDR 0x000031AC
#define FRC_TOP__KME_DM_TOP1__reg_threshold1_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_threshold1_BITEND 11

#define FRC_TOP__KME_DM_TOP1__reg_threshold2_ADDR 0x000031AC
#define FRC_TOP__KME_DM_TOP1__reg_threshold2_BITSTART 12
#define FRC_TOP__KME_DM_TOP1__reg_threshold2_BITEND 23

#define FRC_TOP__KME_DM_TOP1__reg_threshold3_ADDR 0x000031B0
#define FRC_TOP__KME_DM_TOP1__reg_threshold3_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_threshold3_BITEND 11

#define FRC_TOP__KME_DM_TOP1__reg_threshold4_ADDR 0x000031B0
#define FRC_TOP__KME_DM_TOP1__reg_threshold4_BITSTART 12
#define FRC_TOP__KME_DM_TOP1__reg_threshold4_BITEND 23

#define FRC_TOP__KME_DM_TOP1__reg_threshold5_ADDR 0x000031B4
#define FRC_TOP__KME_DM_TOP1__reg_threshold5_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_threshold5_BITEND 11

#define FRC_TOP__KME_DM_TOP1__reg_kme_me_cnt_v_num_ADDR 0x000031B4
#define FRC_TOP__KME_DM_TOP1__reg_kme_me_cnt_v_num_BITSTART 12
#define FRC_TOP__KME_DM_TOP1__reg_kme_me_cnt_v_num_BITEND 23

#define FRC_TOP__KME_DM_TOP1__reg_kme_logo_cnt_v_num_ADDR 0x000031B8
#define FRC_TOP__KME_DM_TOP1__reg_kme_logo_cnt_v_num_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_kme_logo_cnt_v_num_BITEND 11

#define FRC_TOP__KME_DM_TOP1__reg_mtr_timer_ADDR 0x000031BC
#define FRC_TOP__KME_DM_TOP1__reg_mtr_timer_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__reg_mtr_timer_BITEND 31

#define FRC_TOP__KME_DM_TOP1__regr_total_number_ADDR 0x000031C0
#define FRC_TOP__KME_DM_TOP1__regr_total_number_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__regr_total_number_BITEND 31

#define FRC_TOP__KME_DM_TOP1__regr_cnt0_ADDR 0x000031C4
#define FRC_TOP__KME_DM_TOP1__regr_cnt0_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__regr_cnt0_BITEND 9

#define FRC_TOP__KME_DM_TOP1__regr_cnt1_ADDR 0x000031C4
#define FRC_TOP__KME_DM_TOP1__regr_cnt1_BITSTART 10
#define FRC_TOP__KME_DM_TOP1__regr_cnt1_BITEND 19

#define FRC_TOP__KME_DM_TOP1__regr_cnt2_ADDR 0x000031C4
#define FRC_TOP__KME_DM_TOP1__regr_cnt2_BITSTART 20
#define FRC_TOP__KME_DM_TOP1__regr_cnt2_BITEND 29

#define FRC_TOP__KME_DM_TOP1__regr_cnt3_ADDR 0x000031C8
#define FRC_TOP__KME_DM_TOP1__regr_cnt3_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__regr_cnt3_BITEND 9

#define FRC_TOP__KME_DM_TOP1__regr_cnt4_ADDR 0x000031C8
#define FRC_TOP__KME_DM_TOP1__regr_cnt4_BITSTART 10
#define FRC_TOP__KME_DM_TOP1__regr_cnt4_BITEND 19

#define FRC_TOP__KME_DM_TOP1__regr_cnt5_ADDR 0x000031C8
#define FRC_TOP__KME_DM_TOP1__regr_cnt5_BITSTART 20
#define FRC_TOP__KME_DM_TOP1__regr_cnt5_BITEND 29

#define FRC_TOP__KME_DM_TOP1__regr_cnt6_ADDR 0x000031CC
#define FRC_TOP__KME_DM_TOP1__regr_cnt6_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__regr_cnt6_BITEND 9

#define FRC_TOP__KME_DM_TOP1__regr_hs_v_num_ADDR 0x000031CC
#define FRC_TOP__KME_DM_TOP1__regr_hs_v_num_BITSTART 10
#define FRC_TOP__KME_DM_TOP1__regr_hs_v_num_BITEND 21

#define FRC_TOP__KME_DM_TOP1__regr_kme_me_total_data_cnt_ADDR 0x000031D0
#define FRC_TOP__KME_DM_TOP1__regr_kme_me_total_data_cnt_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__regr_kme_me_total_data_cnt_BITEND 21

#define FRC_TOP__KME_DM_TOP1__regr_kme_me_total_v_cnt_ADDR 0x000031D4
#define FRC_TOP__KME_DM_TOP1__regr_kme_me_total_v_cnt_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__regr_kme_me_total_v_cnt_BITEND 11

#define FRC_TOP__KME_DM_TOP1__regr_kme_me_h_data_cnt_ADDR 0x000031D4
#define FRC_TOP__KME_DM_TOP1__regr_kme_me_h_data_cnt_BITSTART 12
#define FRC_TOP__KME_DM_TOP1__regr_kme_me_h_data_cnt_BITEND 23

#define FRC_TOP__KME_DM_TOP1__regr_kme_me_hs_data_cnt_ADDR 0x000031D8
#define FRC_TOP__KME_DM_TOP1__regr_kme_me_hs_data_cnt_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__regr_kme_me_hs_data_cnt_BITEND 11

#define FRC_TOP__KME_DM_TOP1__regr_kme_me_hs_data_cnt_max_ADDR 0x000031D8
#define FRC_TOP__KME_DM_TOP1__regr_kme_me_hs_data_cnt_max_BITSTART 12
#define FRC_TOP__KME_DM_TOP1__regr_kme_me_hs_data_cnt_max_BITEND 23

#define FRC_TOP__KME_DM_TOP1__regr_kme_me_mtr_timer_data_cnt_ADDR 0x000031DC
#define FRC_TOP__KME_DM_TOP1__regr_kme_me_mtr_timer_data_cnt_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__regr_kme_me_mtr_timer_data_cnt_BITEND 15

#define FRC_TOP__KME_DM_TOP1__regr_kme_me_mtr_timer_data_cnt_max_ADDR 0x000031DC
#define FRC_TOP__KME_DM_TOP1__regr_kme_me_mtr_timer_data_cnt_max_BITSTART 16
#define FRC_TOP__KME_DM_TOP1__regr_kme_me_mtr_timer_data_cnt_max_BITEND 31

#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_total_data_cnt_ADDR 0x000031E0
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_total_data_cnt_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_total_data_cnt_BITEND 21

#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_total_v_cnt_ADDR 0x000031E4
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_total_v_cnt_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_total_v_cnt_BITEND 11

#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_data_cnt_ADDR 0x000031E4
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_data_cnt_BITSTART 12
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_data_cnt_BITEND 23

#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_hs_data_cnt_ADDR 0x000031E8
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_hs_data_cnt_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_hs_data_cnt_BITEND 11

#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_hs_data_cnt_max_ADDR 0x000031E8
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_hs_data_cnt_max_BITSTART 12
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_hs_data_cnt_max_BITEND 23

#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_mtr_timer_data_cnt_ADDR 0x000031EC
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_mtr_timer_data_cnt_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_mtr_timer_data_cnt_BITEND 15

#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_mtr_timer_data_cnt_max_ADDR 0x000031EC
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_mtr_timer_data_cnt_max_BITSTART 16
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_mtr_timer_data_cnt_max_BITEND 31

#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_latency_max_ADDR 0x000031F0
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_latency_max_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_latency_max_BITEND 31

#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_latency_min_ADDR 0x000031F4
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_latency_min_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_latency_min_BITEND 31

#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_latency_hcnt_ADDR 0x000031F8
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_latency_hcnt_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_latency_hcnt_BITEND 11

#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_latency_max_hcnt_ADDR 0x000031F8
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_latency_max_hcnt_BITSTART 12
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_latency_max_hcnt_BITEND 23

#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_latency_min_hcnt_ADDR 0x000031FC
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_latency_min_hcnt_BITSTART 0
#define FRC_TOP__KME_DM_TOP1__regr_kme_logo_h_latency_min_hcnt_BITEND 11

#define FRC_TOP__KME_DM_TOP2__reg_mv01_start_address0_ADDR 0x00003200
#define FRC_TOP__KME_DM_TOP2__reg_mv01_start_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv01_start_address0_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv01_end_address0_ADDR 0x00003204
#define FRC_TOP__KME_DM_TOP2__reg_mv01_end_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv01_end_address0_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv01_line_offset_addr_ADDR 0x00003208
#define FRC_TOP__KME_DM_TOP2__reg_mv01_line_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv01_line_offset_addr_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv01_lr_offset_addr_ADDR 0x0000320C
#define FRC_TOP__KME_DM_TOP2__reg_mv01_lr_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv01_lr_offset_addr_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv01_alen_ADDR 0x00003210
#define FRC_TOP__KME_DM_TOP2__reg_mv01_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv01_alen_BITEND 7

#define FRC_TOP__KME_DM_TOP2__reg_mv01_qos_ADDR 0x00003210
#define FRC_TOP__KME_DM_TOP2__reg_mv01_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__reg_mv01_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP2__reg_mv01_cmdlen_ADDR 0x00003210
#define FRC_TOP__KME_DM_TOP2__reg_mv01_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__reg_mv01_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP2__reg_mv01_write_enable_ADDR 0x00003210
#define FRC_TOP__KME_DM_TOP2__reg_mv01_write_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP2__reg_mv01_write_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP2__reg_mv01_mode_ADDR 0x00003210
#define FRC_TOP__KME_DM_TOP2__reg_mv01_mode_BITSTART 21
#define FRC_TOP__KME_DM_TOP2__reg_mv01_mode_BITEND 21

#define FRC_TOP__KME_DM_TOP2__reg_mv01_hnum_ADDR 0x00003210
#define FRC_TOP__KME_DM_TOP2__reg_mv01_hnum_BITSTART 22
#define FRC_TOP__KME_DM_TOP2__reg_mv01_hnum_BITEND 29

#define FRC_TOP__KME_DM_TOP2__reg_mv02_start_address0_ADDR 0x00003214
#define FRC_TOP__KME_DM_TOP2__reg_mv02_start_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv02_start_address0_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv02_end_address0_ADDR 0x00003218
#define FRC_TOP__KME_DM_TOP2__reg_mv02_end_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv02_end_address0_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv02_line_offset_addr_ADDR 0x0000321C
#define FRC_TOP__KME_DM_TOP2__reg_mv02_line_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv02_line_offset_addr_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv02_lr_offset_addr_ADDR 0x00003220
#define FRC_TOP__KME_DM_TOP2__reg_mv02_lr_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv02_lr_offset_addr_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv02_alen_ADDR 0x00003224
#define FRC_TOP__KME_DM_TOP2__reg_mv02_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv02_alen_BITEND 7

#define FRC_TOP__KME_DM_TOP2__reg_mv02_qos_ADDR 0x00003224
#define FRC_TOP__KME_DM_TOP2__reg_mv02_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__reg_mv02_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP2__reg_mv02_cmdlen_ADDR 0x00003224
#define FRC_TOP__KME_DM_TOP2__reg_mv02_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__reg_mv02_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP2__reg_mv02_write_enable_ADDR 0x00003224
#define FRC_TOP__KME_DM_TOP2__reg_mv02_write_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP2__reg_mv02_write_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP2__reg_mv02_mode_ADDR 0x00003224
#define FRC_TOP__KME_DM_TOP2__reg_mv02_mode_BITSTART 21
#define FRC_TOP__KME_DM_TOP2__reg_mv02_mode_BITEND 21

#define FRC_TOP__KME_DM_TOP2__reg_mv02_hnum_ADDR 0x00003224
#define FRC_TOP__KME_DM_TOP2__reg_mv02_hnum_BITSTART 22
#define FRC_TOP__KME_DM_TOP2__reg_mv02_hnum_BITEND 29

#define FRC_TOP__KME_DM_TOP2__reg_mv03_alen_ADDR 0x00003228
#define FRC_TOP__KME_DM_TOP2__reg_mv03_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv03_alen_BITEND 7

#define FRC_TOP__KME_DM_TOP2__reg_mv03_qos_ADDR 0x00003228
#define FRC_TOP__KME_DM_TOP2__reg_mv03_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__reg_mv03_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP2__reg_mv03_cmdlen_ADDR 0x00003228
#define FRC_TOP__KME_DM_TOP2__reg_mv03_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__reg_mv03_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP2__reg_mv03_read_enable_ADDR 0x00003228
#define FRC_TOP__KME_DM_TOP2__reg_mv03_read_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP2__reg_mv03_read_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP2__reg_mv04_start_address0_ADDR 0x0000322C
#define FRC_TOP__KME_DM_TOP2__reg_mv04_start_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv04_start_address0_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv04_start_address1_ADDR 0x00003230
#define FRC_TOP__KME_DM_TOP2__reg_mv04_start_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv04_start_address1_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv04_end_address0_ADDR 0x00003234
#define FRC_TOP__KME_DM_TOP2__reg_mv04_end_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv04_end_address0_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv04_end_address1_ADDR 0x00003238
#define FRC_TOP__KME_DM_TOP2__reg_mv04_end_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv04_end_address1_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv04_line_offset_addr_ADDR 0x0000323C
#define FRC_TOP__KME_DM_TOP2__reg_mv04_line_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv04_line_offset_addr_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv04_lr_offset_addr_ADDR 0x00003240
#define FRC_TOP__KME_DM_TOP2__reg_mv04_lr_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv04_lr_offset_addr_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv04_alen_ADDR 0x00003244
#define FRC_TOP__KME_DM_TOP2__reg_mv04_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv04_alen_BITEND 7

#define FRC_TOP__KME_DM_TOP2__reg_mv04_qos_ADDR 0x00003244
#define FRC_TOP__KME_DM_TOP2__reg_mv04_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__reg_mv04_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP2__reg_mv04_cmdlen_ADDR 0x00003244
#define FRC_TOP__KME_DM_TOP2__reg_mv04_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__reg_mv04_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP2__reg_mv04_write_enable_ADDR 0x00003244
#define FRC_TOP__KME_DM_TOP2__reg_mv04_write_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP2__reg_mv04_write_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP2__reg_mv04_mode_ADDR 0x00003244
#define FRC_TOP__KME_DM_TOP2__reg_mv04_mode_BITSTART 21
#define FRC_TOP__KME_DM_TOP2__reg_mv04_mode_BITEND 21

#define FRC_TOP__KME_DM_TOP2__reg_mv04_hnum_ADDR 0x00003244
#define FRC_TOP__KME_DM_TOP2__reg_mv04_hnum_BITSTART 22
#define FRC_TOP__KME_DM_TOP2__reg_mv04_hnum_BITEND 29

#define FRC_TOP__KME_DM_TOP2__reg_mv05_start_address0_ADDR 0x00003248
#define FRC_TOP__KME_DM_TOP2__reg_mv05_start_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv05_start_address0_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv05_start_address1_ADDR 0x0000324C
#define FRC_TOP__KME_DM_TOP2__reg_mv05_start_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv05_start_address1_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv05_end_address0_ADDR 0x00003250
#define FRC_TOP__KME_DM_TOP2__reg_mv05_end_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv05_end_address0_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv05_end_address1_ADDR 0x00003254
#define FRC_TOP__KME_DM_TOP2__reg_mv05_end_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv05_end_address1_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv05_line_offset_addr_ADDR 0x00003258
#define FRC_TOP__KME_DM_TOP2__reg_mv05_line_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv05_line_offset_addr_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv05_lr_offset_addr_ADDR 0x0000325C
#define FRC_TOP__KME_DM_TOP2__reg_mv05_lr_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv05_lr_offset_addr_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv05_alen_ADDR 0x00003260
#define FRC_TOP__KME_DM_TOP2__reg_mv05_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv05_alen_BITEND 7

#define FRC_TOP__KME_DM_TOP2__reg_mv05_qos_ADDR 0x00003260
#define FRC_TOP__KME_DM_TOP2__reg_mv05_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__reg_mv05_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP2__reg_mv05_cmdlen_ADDR 0x00003260
#define FRC_TOP__KME_DM_TOP2__reg_mv05_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__reg_mv05_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP2__reg_mv05_write_enable_ADDR 0x00003260
#define FRC_TOP__KME_DM_TOP2__reg_mv05_write_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP2__reg_mv05_write_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP2__reg_mv05_mode_ADDR 0x00003260
#define FRC_TOP__KME_DM_TOP2__reg_mv05_mode_BITSTART 21
#define FRC_TOP__KME_DM_TOP2__reg_mv05_mode_BITEND 21

#define FRC_TOP__KME_DM_TOP2__reg_mv05_hnum_ADDR 0x00003260
#define FRC_TOP__KME_DM_TOP2__reg_mv05_hnum_BITSTART 22
#define FRC_TOP__KME_DM_TOP2__reg_mv05_hnum_BITEND 29

#define FRC_TOP__KME_DM_TOP2__reg_mv06_alen_ADDR 0x00003264
#define FRC_TOP__KME_DM_TOP2__reg_mv06_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv06_alen_BITEND 7

#define FRC_TOP__KME_DM_TOP2__reg_mv06_qos_ADDR 0x00003264
#define FRC_TOP__KME_DM_TOP2__reg_mv06_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__reg_mv06_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP2__reg_mv06_cmdlen_ADDR 0x00003264
#define FRC_TOP__KME_DM_TOP2__reg_mv06_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__reg_mv06_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP2__reg_mv06_read_enable_ADDR 0x00003264
#define FRC_TOP__KME_DM_TOP2__reg_mv06_read_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP2__reg_mv06_read_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP2__reg_mv07_alen_ADDR 0x00003268
#define FRC_TOP__KME_DM_TOP2__reg_mv07_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv07_alen_BITEND 7

#define FRC_TOP__KME_DM_TOP2__reg_mv07_qos_ADDR 0x00003268
#define FRC_TOP__KME_DM_TOP2__reg_mv07_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__reg_mv07_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP2__reg_mv07_cmdlen_ADDR 0x00003268
#define FRC_TOP__KME_DM_TOP2__reg_mv07_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__reg_mv07_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP2__reg_mv07_read_enable_ADDR 0x00003268
#define FRC_TOP__KME_DM_TOP2__reg_mv07_read_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP2__reg_mv07_read_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP2__reg_mv08_alen_ADDR 0x0000326C
#define FRC_TOP__KME_DM_TOP2__reg_mv08_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv08_alen_BITEND 7

#define FRC_TOP__KME_DM_TOP2__reg_mv08_qos_ADDR 0x0000326C
#define FRC_TOP__KME_DM_TOP2__reg_mv08_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__reg_mv08_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP2__reg_mv08_cmdlen_ADDR 0x0000326C
#define FRC_TOP__KME_DM_TOP2__reg_mv08_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__reg_mv08_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP2__reg_mv08_read_enable_ADDR 0x0000326C
#define FRC_TOP__KME_DM_TOP2__reg_mv08_read_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP2__reg_mv08_read_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP2__reg_mv09_alen_ADDR 0x00003270
#define FRC_TOP__KME_DM_TOP2__reg_mv09_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv09_alen_BITEND 7

#define FRC_TOP__KME_DM_TOP2__reg_mv09_qos_ADDR 0x00003270
#define FRC_TOP__KME_DM_TOP2__reg_mv09_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__reg_mv09_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP2__reg_mv09_cmdlen_ADDR 0x00003270
#define FRC_TOP__KME_DM_TOP2__reg_mv09_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__reg_mv09_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP2__reg_mv09_read_enable_ADDR 0x00003270
#define FRC_TOP__KME_DM_TOP2__reg_mv09_read_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP2__reg_mv09_read_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP2__reg_mv10_alen_ADDR 0x00003274
#define FRC_TOP__KME_DM_TOP2__reg_mv10_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv10_alen_BITEND 7

#define FRC_TOP__KME_DM_TOP2__reg_mv10_qos_ADDR 0x00003274
#define FRC_TOP__KME_DM_TOP2__reg_mv10_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__reg_mv10_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP2__reg_mv10_cmdlen_ADDR 0x00003274
#define FRC_TOP__KME_DM_TOP2__reg_mv10_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__reg_mv10_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP2__reg_mv10_read_enable_ADDR 0x00003274
#define FRC_TOP__KME_DM_TOP2__reg_mv10_read_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP2__reg_mv10_read_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP2__reg_mv11_alen_ADDR 0x00003278
#define FRC_TOP__KME_DM_TOP2__reg_mv11_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv11_alen_BITEND 7

#define FRC_TOP__KME_DM_TOP2__reg_mv11_qos_ADDR 0x00003278
#define FRC_TOP__KME_DM_TOP2__reg_mv11_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__reg_mv11_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP2__reg_mv11_cmdlen_ADDR 0x00003278
#define FRC_TOP__KME_DM_TOP2__reg_mv11_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__reg_mv11_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP2__reg_mv11_read_enable_ADDR 0x00003278
#define FRC_TOP__KME_DM_TOP2__reg_mv11_read_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP2__reg_mv11_read_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP2__reg_mv12_start_address0_ADDR 0x0000327C
#define FRC_TOP__KME_DM_TOP2__reg_mv12_start_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv12_start_address0_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv12_start_address1_ADDR 0x00003280
#define FRC_TOP__KME_DM_TOP2__reg_mv12_start_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv12_start_address1_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv12_start_address2_ADDR 0x00003284
#define FRC_TOP__KME_DM_TOP2__reg_mv12_start_address2_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv12_start_address2_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv12_start_address3_ADDR 0x00003288
#define FRC_TOP__KME_DM_TOP2__reg_mv12_start_address3_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv12_start_address3_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv12_start_address4_ADDR 0x0000328C
#define FRC_TOP__KME_DM_TOP2__reg_mv12_start_address4_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv12_start_address4_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv12_start_address5_ADDR 0x00003290
#define FRC_TOP__KME_DM_TOP2__reg_mv12_start_address5_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv12_start_address5_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv12_end_address0_ADDR 0x00003294
#define FRC_TOP__KME_DM_TOP2__reg_mv12_end_address0_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv12_end_address0_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv12_end_address1_ADDR 0x00003298
#define FRC_TOP__KME_DM_TOP2__reg_mv12_end_address1_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv12_end_address1_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv12_end_address2_ADDR 0x0000329C
#define FRC_TOP__KME_DM_TOP2__reg_mv12_end_address2_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv12_end_address2_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv12_end_address3_ADDR 0x000032A0
#define FRC_TOP__KME_DM_TOP2__reg_mv12_end_address3_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv12_end_address3_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv12_end_address4_ADDR 0x000032A4
#define FRC_TOP__KME_DM_TOP2__reg_mv12_end_address4_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv12_end_address4_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv12_end_address5_ADDR 0x000032A8
#define FRC_TOP__KME_DM_TOP2__reg_mv12_end_address5_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv12_end_address5_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv12_line_offset_addr_ADDR 0x000032AC
#define FRC_TOP__KME_DM_TOP2__reg_mv12_line_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv12_line_offset_addr_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv12_lr_offset_addr_ADDR 0x000032B0
#define FRC_TOP__KME_DM_TOP2__reg_mv12_lr_offset_addr_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv12_lr_offset_addr_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv12_alen_ADDR 0x000032B4
#define FRC_TOP__KME_DM_TOP2__reg_mv12_alen_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv12_alen_BITEND 7

#define FRC_TOP__KME_DM_TOP2__reg_mv12_qos_ADDR 0x000032B4
#define FRC_TOP__KME_DM_TOP2__reg_mv12_qos_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__reg_mv12_qos_BITEND 15

#define FRC_TOP__KME_DM_TOP2__reg_mv12_cmdlen_ADDR 0x000032B4
#define FRC_TOP__KME_DM_TOP2__reg_mv12_cmdlen_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__reg_mv12_cmdlen_BITEND 19

#define FRC_TOP__KME_DM_TOP2__reg_mv12_write_enable_ADDR 0x000032B4
#define FRC_TOP__KME_DM_TOP2__reg_mv12_write_enable_BITSTART 20
#define FRC_TOP__KME_DM_TOP2__reg_mv12_write_enable_BITEND 20

#define FRC_TOP__KME_DM_TOP2__reg_mv12_mode_ADDR 0x000032B4
#define FRC_TOP__KME_DM_TOP2__reg_mv12_mode_BITSTART 21
#define FRC_TOP__KME_DM_TOP2__reg_mv12_mode_BITEND 21

#define FRC_TOP__KME_DM_TOP2__reg_mv12_hnum_ADDR 0x000032B4
#define FRC_TOP__KME_DM_TOP2__reg_mv12_hnum_BITSTART 22
#define FRC_TOP__KME_DM_TOP2__reg_mv12_hnum_BITEND 29

#define FRC_TOP__KME_DM_TOP2__reg_mv_input_3d_enable_ADDR 0x000032B8
#define FRC_TOP__KME_DM_TOP2__reg_mv_input_3d_enable_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv_input_3d_enable_BITEND 0

#define FRC_TOP__KME_DM_TOP2__reg_mv_output_3d_enable_ADDR 0x000032B8
#define FRC_TOP__KME_DM_TOP2__reg_mv_output_3d_enable_BITSTART 1
#define FRC_TOP__KME_DM_TOP2__reg_mv_output_3d_enable_BITEND 1

#define FRC_TOP__KME_DM_TOP2__reg_mv03_output_3d_mode_ADDR 0x000032B8
#define FRC_TOP__KME_DM_TOP2__reg_mv03_output_3d_mode_BITSTART 2
#define FRC_TOP__KME_DM_TOP2__reg_mv03_output_3d_mode_BITEND 3

#define FRC_TOP__KME_DM_TOP2__reg_mv06_output_3d_mode_ADDR 0x000032B8
#define FRC_TOP__KME_DM_TOP2__reg_mv06_output_3d_mode_BITSTART 4
#define FRC_TOP__KME_DM_TOP2__reg_mv06_output_3d_mode_BITEND 5

#define FRC_TOP__KME_DM_TOP2__reg_mv07_output_3d_mode_ADDR 0x000032B8
#define FRC_TOP__KME_DM_TOP2__reg_mv07_output_3d_mode_BITSTART 6
#define FRC_TOP__KME_DM_TOP2__reg_mv07_output_3d_mode_BITEND 7

#define FRC_TOP__KME_DM_TOP2__reg_mv08_output_3d_mode_ADDR 0x000032B8
#define FRC_TOP__KME_DM_TOP2__reg_mv08_output_3d_mode_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__reg_mv08_output_3d_mode_BITEND 9

#define FRC_TOP__KME_DM_TOP2__reg_mv09_output_3d_mode_ADDR 0x000032B8
#define FRC_TOP__KME_DM_TOP2__reg_mv09_output_3d_mode_BITSTART 10
#define FRC_TOP__KME_DM_TOP2__reg_mv09_output_3d_mode_BITEND 11

#define FRC_TOP__KME_DM_TOP2__reg_mv10_output_3d_mode_ADDR 0x000032B8
#define FRC_TOP__KME_DM_TOP2__reg_mv10_output_3d_mode_BITSTART 12
#define FRC_TOP__KME_DM_TOP2__reg_mv10_output_3d_mode_BITEND 13

#define FRC_TOP__KME_DM_TOP2__reg_mv11_output_3d_mode_ADDR 0x000032B8
#define FRC_TOP__KME_DM_TOP2__reg_mv11_output_3d_mode_BITSTART 14
#define FRC_TOP__KME_DM_TOP2__reg_mv11_output_3d_mode_BITEND 15

#define FRC_TOP__KME_DM_TOP2__reg_mv01_hactive_ADDR 0x000032BC
#define FRC_TOP__KME_DM_TOP2__reg_mv01_hactive_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv01_hactive_BITEND 11

#define FRC_TOP__KME_DM_TOP2__reg_mv01_vactive_ADDR 0x000032BC
#define FRC_TOP__KME_DM_TOP2__reg_mv01_vactive_BITSTART 12
#define FRC_TOP__KME_DM_TOP2__reg_mv01_vactive_BITEND 23

#define FRC_TOP__KME_DM_TOP2__reg_mv02_hactive_ADDR 0x000032C0
#define FRC_TOP__KME_DM_TOP2__reg_mv02_hactive_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv02_hactive_BITEND 11

#define FRC_TOP__KME_DM_TOP2__reg_mv02_vactive_ADDR 0x000032C0
#define FRC_TOP__KME_DM_TOP2__reg_mv02_vactive_BITSTART 12
#define FRC_TOP__KME_DM_TOP2__reg_mv02_vactive_BITEND 23

#define FRC_TOP__KME_DM_TOP2__reg_mv04_hactive_ADDR 0x000032C4
#define FRC_TOP__KME_DM_TOP2__reg_mv04_hactive_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv04_hactive_BITEND 11

#define FRC_TOP__KME_DM_TOP2__reg_mv04_vactive_ADDR 0x000032C4
#define FRC_TOP__KME_DM_TOP2__reg_mv04_vactive_BITSTART 12
#define FRC_TOP__KME_DM_TOP2__reg_mv04_vactive_BITEND 23

#define FRC_TOP__KME_DM_TOP2__reg_mv05_hactive_ADDR 0x000032C8
#define FRC_TOP__KME_DM_TOP2__reg_mv05_hactive_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv05_hactive_BITEND 11

#define FRC_TOP__KME_DM_TOP2__reg_mv05_vactive_ADDR 0x000032C8
#define FRC_TOP__KME_DM_TOP2__reg_mv05_vactive_BITSTART 12
#define FRC_TOP__KME_DM_TOP2__reg_mv05_vactive_BITEND 23

#define FRC_TOP__KME_DM_TOP2__reg_mv12_hactive_ADDR 0x000032CC
#define FRC_TOP__KME_DM_TOP2__reg_mv12_hactive_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv12_hactive_BITEND 11

#define FRC_TOP__KME_DM_TOP2__reg_mv12_vactive_ADDR 0x000032CC
#define FRC_TOP__KME_DM_TOP2__reg_mv12_vactive_BITSTART 12
#define FRC_TOP__KME_DM_TOP2__reg_mv12_vactive_BITEND 23

#define FRC_TOP__KME_DM_TOP2__reg_mv01_w_time_enable_ADDR 0x000032D0
#define FRC_TOP__KME_DM_TOP2__reg_mv01_w_time_enable_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv01_w_time_enable_BITEND 0

#define FRC_TOP__KME_DM_TOP2__reg_mv02_w_time_enable_ADDR 0x000032D0
#define FRC_TOP__KME_DM_TOP2__reg_mv02_w_time_enable_BITSTART 1
#define FRC_TOP__KME_DM_TOP2__reg_mv02_w_time_enable_BITEND 1

#define FRC_TOP__KME_DM_TOP2__reg_mv03_r_time_enable_ADDR 0x000032D0
#define FRC_TOP__KME_DM_TOP2__reg_mv03_r_time_enable_BITSTART 2
#define FRC_TOP__KME_DM_TOP2__reg_mv03_r_time_enable_BITEND 2

#define FRC_TOP__KME_DM_TOP2__reg_mv04_w_time_enable_ADDR 0x000032D0
#define FRC_TOP__KME_DM_TOP2__reg_mv04_w_time_enable_BITSTART 3
#define FRC_TOP__KME_DM_TOP2__reg_mv04_w_time_enable_BITEND 3

#define FRC_TOP__KME_DM_TOP2__reg_mv05_w_time_enable_ADDR 0x000032D0
#define FRC_TOP__KME_DM_TOP2__reg_mv05_w_time_enable_BITSTART 4
#define FRC_TOP__KME_DM_TOP2__reg_mv05_w_time_enable_BITEND 4

#define FRC_TOP__KME_DM_TOP2__reg_mv06_r_time_enable_ADDR 0x000032D0
#define FRC_TOP__KME_DM_TOP2__reg_mv06_r_time_enable_BITSTART 5
#define FRC_TOP__KME_DM_TOP2__reg_mv06_r_time_enable_BITEND 5

#define FRC_TOP__KME_DM_TOP2__reg_mv07_r_time_enable_ADDR 0x000032D0
#define FRC_TOP__KME_DM_TOP2__reg_mv07_r_time_enable_BITSTART 6
#define FRC_TOP__KME_DM_TOP2__reg_mv07_r_time_enable_BITEND 6

#define FRC_TOP__KME_DM_TOP2__reg_mv08_r_time_enable_ADDR 0x000032D0
#define FRC_TOP__KME_DM_TOP2__reg_mv08_r_time_enable_BITSTART 7
#define FRC_TOP__KME_DM_TOP2__reg_mv08_r_time_enable_BITEND 7

#define FRC_TOP__KME_DM_TOP2__reg_mv09_r_time_enable_ADDR 0x000032D0
#define FRC_TOP__KME_DM_TOP2__reg_mv09_r_time_enable_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__reg_mv09_r_time_enable_BITEND 8

#define FRC_TOP__KME_DM_TOP2__reg_mv10_r_time_enable_ADDR 0x000032D0
#define FRC_TOP__KME_DM_TOP2__reg_mv10_r_time_enable_BITSTART 9
#define FRC_TOP__KME_DM_TOP2__reg_mv10_r_time_enable_BITEND 9

#define FRC_TOP__KME_DM_TOP2__reg_mv11_r_time_enable_ADDR 0x000032D0
#define FRC_TOP__KME_DM_TOP2__reg_mv11_r_time_enable_BITSTART 10
#define FRC_TOP__KME_DM_TOP2__reg_mv11_r_time_enable_BITEND 10

#define FRC_TOP__KME_DM_TOP2__reg_mv12_w_time_enable_ADDR 0x000032D0
#define FRC_TOP__KME_DM_TOP2__reg_mv12_w_time_enable_BITSTART 11
#define FRC_TOP__KME_DM_TOP2__reg_mv12_w_time_enable_BITEND 11

#define FRC_TOP__KME_DM_TOP2__reg_mv01_hold_time_ADDR 0x000032D4
#define FRC_TOP__KME_DM_TOP2__reg_mv01_hold_time_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv01_hold_time_BITEND 7

#define FRC_TOP__KME_DM_TOP2__reg_mv02_hold_time_ADDR 0x000032D4
#define FRC_TOP__KME_DM_TOP2__reg_mv02_hold_time_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__reg_mv02_hold_time_BITEND 15

#define FRC_TOP__KME_DM_TOP2__reg_mv03_hold_time_ADDR 0x000032D4
#define FRC_TOP__KME_DM_TOP2__reg_mv03_hold_time_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__reg_mv03_hold_time_BITEND 23

#define FRC_TOP__KME_DM_TOP2__reg_mv04_hold_time_ADDR 0x000032D4
#define FRC_TOP__KME_DM_TOP2__reg_mv04_hold_time_BITSTART 24
#define FRC_TOP__KME_DM_TOP2__reg_mv04_hold_time_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv05_hold_time_ADDR 0x000032D8
#define FRC_TOP__KME_DM_TOP2__reg_mv05_hold_time_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv05_hold_time_BITEND 7

#define FRC_TOP__KME_DM_TOP2__reg_mv06_hold_time_ADDR 0x000032D8
#define FRC_TOP__KME_DM_TOP2__reg_mv06_hold_time_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__reg_mv06_hold_time_BITEND 15

#define FRC_TOP__KME_DM_TOP2__reg_mv07_hold_time_ADDR 0x000032D8
#define FRC_TOP__KME_DM_TOP2__reg_mv07_hold_time_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__reg_mv07_hold_time_BITEND 23

#define FRC_TOP__KME_DM_TOP2__reg_mv08_hold_time_ADDR 0x000032D8
#define FRC_TOP__KME_DM_TOP2__reg_mv08_hold_time_BITSTART 24
#define FRC_TOP__KME_DM_TOP2__reg_mv08_hold_time_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv09_hold_time_ADDR 0x000032DC
#define FRC_TOP__KME_DM_TOP2__reg_mv09_hold_time_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv09_hold_time_BITEND 7

#define FRC_TOP__KME_DM_TOP2__reg_mv10_hold_time_ADDR 0x000032DC
#define FRC_TOP__KME_DM_TOP2__reg_mv10_hold_time_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__reg_mv10_hold_time_BITEND 15

#define FRC_TOP__KME_DM_TOP2__reg_mv11_hold_time_ADDR 0x000032DC
#define FRC_TOP__KME_DM_TOP2__reg_mv11_hold_time_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__reg_mv11_hold_time_BITEND 23

#define FRC_TOP__KME_DM_TOP2__reg_mv12_hold_time_ADDR 0x000032DC
#define FRC_TOP__KME_DM_TOP2__reg_mv12_hold_time_BITSTART 24
#define FRC_TOP__KME_DM_TOP2__reg_mv12_hold_time_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv03_wait_time_ADDR 0x000032E0
#define FRC_TOP__KME_DM_TOP2__reg_mv03_wait_time_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv03_wait_time_BITEND 7

#define FRC_TOP__KME_DM_TOP2__reg_mv06_wait_time_ADDR 0x000032E0
#define FRC_TOP__KME_DM_TOP2__reg_mv06_wait_time_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__reg_mv06_wait_time_BITEND 15

#define FRC_TOP__KME_DM_TOP2__reg_mv07_wait_time_ADDR 0x000032E0
#define FRC_TOP__KME_DM_TOP2__reg_mv07_wait_time_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__reg_mv07_wait_time_BITEND 23

#define FRC_TOP__KME_DM_TOP2__reg_mv08_wait_time_ADDR 0x000032E0
#define FRC_TOP__KME_DM_TOP2__reg_mv08_wait_time_BITSTART 24
#define FRC_TOP__KME_DM_TOP2__reg_mv08_wait_time_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv09_wait_time_ADDR 0x000032E4
#define FRC_TOP__KME_DM_TOP2__reg_mv09_wait_time_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv09_wait_time_BITEND 7

#define FRC_TOP__KME_DM_TOP2__reg_mv10_wait_time_ADDR 0x000032E4
#define FRC_TOP__KME_DM_TOP2__reg_mv10_wait_time_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__reg_mv10_wait_time_BITEND 15

#define FRC_TOP__KME_DM_TOP2__reg_mv11_wait_time_ADDR 0x000032E4
#define FRC_TOP__KME_DM_TOP2__reg_mv11_wait_time_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__reg_mv11_wait_time_BITEND 23

#define FRC_TOP__KME_DM_TOP2__reg_mv12_start_address6_ADDR 0x000032E8
#define FRC_TOP__KME_DM_TOP2__reg_mv12_start_address6_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv12_start_address6_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv12_start_address7_ADDR 0x000032EC
#define FRC_TOP__KME_DM_TOP2__reg_mv12_start_address7_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv12_start_address7_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv12_end_address6_ADDR 0x000032F0
#define FRC_TOP__KME_DM_TOP2__reg_mv12_end_address6_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv12_end_address6_BITEND 31

#define FRC_TOP__KME_DM_TOP2__reg_mv12_end_address7_ADDR 0x000032F4
#define FRC_TOP__KME_DM_TOP2__reg_mv12_end_address7_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__reg_mv12_end_address7_BITEND 31

#define FRC_TOP__KME_DM_TOP2__regr_mv03_wait_error_ADDR 0x000032F8
#define FRC_TOP__KME_DM_TOP2__regr_mv03_wait_error_BITSTART 0
#define FRC_TOP__KME_DM_TOP2__regr_mv03_wait_error_BITEND 0

#define FRC_TOP__KME_DM_TOP2__regr_mv06_wait_error_ADDR 0x000032F8
#define FRC_TOP__KME_DM_TOP2__regr_mv06_wait_error_BITSTART 1
#define FRC_TOP__KME_DM_TOP2__regr_mv06_wait_error_BITEND 1

#define FRC_TOP__KME_DM_TOP2__regr_mv07_wait_error_ADDR 0x000032F8
#define FRC_TOP__KME_DM_TOP2__regr_mv07_wait_error_BITSTART 2
#define FRC_TOP__KME_DM_TOP2__regr_mv07_wait_error_BITEND 2

#define FRC_TOP__KME_DM_TOP2__regr_mv08_wait_error_ADDR 0x000032F8
#define FRC_TOP__KME_DM_TOP2__regr_mv08_wait_error_BITSTART 3
#define FRC_TOP__KME_DM_TOP2__regr_mv08_wait_error_BITEND 3

#define FRC_TOP__KME_DM_TOP2__regr_mv09_wait_error_ADDR 0x000032F8
#define FRC_TOP__KME_DM_TOP2__regr_mv09_wait_error_BITSTART 4
#define FRC_TOP__KME_DM_TOP2__regr_mv09_wait_error_BITEND 4

#define FRC_TOP__KME_DM_TOP2__regr_mv10_wait_error_ADDR 0x000032F8
#define FRC_TOP__KME_DM_TOP2__regr_mv10_wait_error_BITSTART 5
#define FRC_TOP__KME_DM_TOP2__regr_mv10_wait_error_BITEND 5

#define FRC_TOP__KME_DM_TOP2__regr_mv11_wait_error_ADDR 0x000032F8
#define FRC_TOP__KME_DM_TOP2__regr_mv11_wait_error_BITSTART 6
#define FRC_TOP__KME_DM_TOP2__regr_mv11_wait_error_BITEND 6

#define FRC_TOP__KME_DM_TOP2__regr_mv01_last_error_ADDR 0x000032F8
#define FRC_TOP__KME_DM_TOP2__regr_mv01_last_error_BITSTART 7
#define FRC_TOP__KME_DM_TOP2__regr_mv01_last_error_BITEND 7

#define FRC_TOP__KME_DM_TOP2__regr_mv02_last_error_ADDR 0x000032F8
#define FRC_TOP__KME_DM_TOP2__regr_mv02_last_error_BITSTART 8
#define FRC_TOP__KME_DM_TOP2__regr_mv02_last_error_BITEND 8

#define FRC_TOP__KME_DM_TOP2__regr_mv03_last_error_ADDR 0x000032F8
#define FRC_TOP__KME_DM_TOP2__regr_mv03_last_error_BITSTART 9
#define FRC_TOP__KME_DM_TOP2__regr_mv03_last_error_BITEND 9

#define FRC_TOP__KME_DM_TOP2__regr_mv04_last_error_ADDR 0x000032F8
#define FRC_TOP__KME_DM_TOP2__regr_mv04_last_error_BITSTART 10
#define FRC_TOP__KME_DM_TOP2__regr_mv04_last_error_BITEND 10

#define FRC_TOP__KME_DM_TOP2__regr_mv05_last_error_ADDR 0x000032F8
#define FRC_TOP__KME_DM_TOP2__regr_mv05_last_error_BITSTART 11
#define FRC_TOP__KME_DM_TOP2__regr_mv05_last_error_BITEND 11

#define FRC_TOP__KME_DM_TOP2__regr_mv06_last_error_ADDR 0x000032F8
#define FRC_TOP__KME_DM_TOP2__regr_mv06_last_error_BITSTART 12
#define FRC_TOP__KME_DM_TOP2__regr_mv06_last_error_BITEND 12

#define FRC_TOP__KME_DM_TOP2__regr_mv07_last_error_ADDR 0x000032F8
#define FRC_TOP__KME_DM_TOP2__regr_mv07_last_error_BITSTART 13
#define FRC_TOP__KME_DM_TOP2__regr_mv07_last_error_BITEND 13

#define FRC_TOP__KME_DM_TOP2__regr_mv08_last_error_ADDR 0x000032F8
#define FRC_TOP__KME_DM_TOP2__regr_mv08_last_error_BITSTART 14
#define FRC_TOP__KME_DM_TOP2__regr_mv08_last_error_BITEND 14

#define FRC_TOP__KME_DM_TOP2__regr_mv09_last_error_ADDR 0x000032F8
#define FRC_TOP__KME_DM_TOP2__regr_mv09_last_error_BITSTART 15
#define FRC_TOP__KME_DM_TOP2__regr_mv09_last_error_BITEND 15

#define FRC_TOP__KME_DM_TOP2__regr_mv10_last_error_ADDR 0x000032F8
#define FRC_TOP__KME_DM_TOP2__regr_mv10_last_error_BITSTART 16
#define FRC_TOP__KME_DM_TOP2__regr_mv10_last_error_BITEND 16

#define FRC_TOP__KME_DM_TOP2__regr_mv11_last_error_ADDR 0x000032F8
#define FRC_TOP__KME_DM_TOP2__regr_mv11_last_error_BITSTART 17
#define FRC_TOP__KME_DM_TOP2__regr_mv11_last_error_BITEND 17

#define FRC_TOP__KME_DM_TOP2__regr_mv12_last_error_ADDR 0x000032F8
#define FRC_TOP__KME_DM_TOP2__regr_mv12_last_error_BITSTART 18
#define FRC_TOP__KME_DM_TOP2__regr_mv12_last_error_BITEND 18

#define FRC_TOP__KME_DM_TOP2__regr_mv01_overflow_error_ADDR 0x000032F8
#define FRC_TOP__KME_DM_TOP2__regr_mv01_overflow_error_BITSTART 19
#define FRC_TOP__KME_DM_TOP2__regr_mv01_overflow_error_BITEND 19

#define FRC_TOP__KME_DM_TOP2__regr_mv02_overflow_error_ADDR 0x000032F8
#define FRC_TOP__KME_DM_TOP2__regr_mv02_overflow_error_BITSTART 20
#define FRC_TOP__KME_DM_TOP2__regr_mv02_overflow_error_BITEND 20

#define FRC_TOP__KME_DM_TOP2__regr_mv04_overflow_error_ADDR 0x000032F8
#define FRC_TOP__KME_DM_TOP2__regr_mv04_overflow_error_BITSTART 21
#define FRC_TOP__KME_DM_TOP2__regr_mv04_overflow_error_BITEND 21

#define FRC_TOP__KME_DM_TOP2__regr_mv05_overflow_error_ADDR 0x000032F8
#define FRC_TOP__KME_DM_TOP2__regr_mv05_overflow_error_BITSTART 22
#define FRC_TOP__KME_DM_TOP2__regr_mv05_overflow_error_BITEND 22

#define FRC_TOP__KME_DM_TOP2__regr_mv12_overflow_error_ADDR 0x000032F8
#define FRC_TOP__KME_DM_TOP2__regr_mv12_overflow_error_BITSTART 17
#define FRC_TOP__KME_DM_TOP2__regr_mv12_overflow_error_BITEND 17

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_dc_norm_mode_ADDR 0x00003400
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_dc_norm_mode_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_dc_norm_mode_BITEND 1

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_ac_norm_mode_ADDR 0x00003400
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_ac_norm_mode_BITSTART 2
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_ac_norm_mode_BITEND 3

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_ac_flt_sel_ADDR 0x00003400
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_ac_flt_sel_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_ac_flt_sel_BITEND 8

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_ac_flt_mode_ADDR 0x00003400
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_ac_flt_mode_BITSTART 9
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_ac_flt_mode_BITEND 10

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_ac_flt_shft_ADDR 0x00003400
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_ac_flt_shft_BITSTART 11
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_ac_flt_shft_BITEND 13

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_dc_pix_cor_thd_ADDR 0x00003400
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_dc_pix_cor_thd_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_dc_pix_cor_thd_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_dc_pix_ad_data_ADDR 0x00003400
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_dc_pix_ad_data_BITSTART 24
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_dc_pix_ad_data_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_dc_pix_sad_limt_ADDR 0x00003404
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_dc_pix_sad_limt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_dc_pix_sad_limt_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_ac_pix_cor_thd_ADDR 0x00003404
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_ac_pix_cor_thd_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_ac_pix_cor_thd_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_ac_pix_ad_data_ADDR 0x00003404
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_ac_pix_ad_data_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_ac_pix_ad_data_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_ac_pix_sad_limt_ADDR 0x00003404
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_ac_pix_sad_limt_BITSTART 24
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_ac_pix_sad_limt_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_psad_alp_mode_ADDR 0x00003408
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_psad_alp_mode_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_psad_alp_mode_BITEND 3

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_mvd_alp_mode_ADDR 0x00003408
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_mvd_alp_mode_BITSTART 4
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_mvd_alp_mode_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_mvd_dgain_mode_ADDR 0x00003408
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_mvd_dgain_mode_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_mvd_dgain_mode_BITEND 11

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_mvd_pgain_mode_ADDR 0x00003408
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_mvd_pgain_mode_BITSTART 12
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_mvd_pgain_mode_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_mvd_cost_limt_ADDR 0x00003408
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_mvd_cost_limt_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_mvd_cost_limt_BITEND 28

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_gmvd_cost_limt_ADDR 0x0000340C
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_gmvd_cost_limt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_gmvd_cost_limt_BITEND 12

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_adpt_cor_gain0_ADDR 0x00003410
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_adpt_cor_gain0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_adpt_cor_gain0_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_adpt_cor_gain1_ADDR 0x00003410
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_adpt_cor_gain1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_adpt_cor_gain1_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_adpt_cor_gain2_ADDR 0x00003410
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_adpt_cor_gain2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_adpt_cor_gain2_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_adpt_cor_mode_ADDR 0x00003414
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_adpt_cor_mode_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_adpt_cor_mode_BITEND 3

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_adpt_cor_limt_ADDR 0x00003414
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_adpt_cor_limt_BITSTART 4
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_adpt_cor_limt_BITEND 13

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_adptpnt_zmv_en_ADDR 0x00003418
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_adptpnt_zmv_en_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_adptpnt_zmv_en_BITEND 0

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_adptpnt_gmv_en_ADDR 0x00003418
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_adptpnt_gmv_en_BITSTART 1
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_adptpnt_gmv_en_BITEND 1

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_adptpnt_rnd_en_ADDR 0x00003418
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_adptpnt_rnd_en_BITSTART 2
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_adptpnt_rnd_en_BITEND 2

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_adptpnt_logo_en_ADDR 0x00003418
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_adptpnt_logo_en_BITSTART 3
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_adptpnt_logo_en_BITEND 3

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_adptpnt_rnd_mode_ADDR 0x00003418
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_adptpnt_rnd_mode_BITSTART 4
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_adptpnt_rnd_mode_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_adptpnt_zmv_gain_ADDR 0x00003418
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_adptpnt_zmv_gain_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_adptpnt_zmv_gain_BITEND 17

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_st0_ADDR 0x0000341C
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_st0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_st0_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_st1_ADDR 0x0000341C
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_st1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_st1_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_st2_ADDR 0x0000341C
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_st2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_st2_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_st3_ADDR 0x0000341C
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_st3_BITSTART 24
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_st3_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_st4_ADDR 0x00003420
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_st4_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_st4_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_st5_ADDR 0x00003420
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_st5_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_st5_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_st6_ADDR 0x00003420
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_st6_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_st6_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_st7_ADDR 0x00003420
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_st7_BITSTART 24
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_st7_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_st8_ADDR 0x00003424
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_st8_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_st8_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_st9_ADDR 0x00003424
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_st9_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_st9_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_rnd0_ADDR 0x00003424
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_rnd0_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_rnd0_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_rnd1_ADDR 0x00003424
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_rnd1_BITSTART 24
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_rnd1_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_rnd2_ADDR 0x00003428
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_rnd2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_rnd2_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_rnd3_ADDR 0x00003428
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_rnd3_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_rnd3_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_zmv_ADDR 0x00003428
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_zmv_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_zmv_BITEND 28

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_gmv_ADDR 0x0000342C
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_gmv_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_gmv_BITEND 12

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_ppi_ADDR 0x0000342C
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_ppi_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_cddpnt_ppi_BITEND 28

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_dummy0_ADDR 0x00003430
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_dummy0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_dummy0_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_mm_en_ADDR 0x00003434
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_mm_en_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_mm_en_BITEND 0

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_mm_sadth_base_ADDR 0x00003434
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_mm_sadth_base_BITSTART 1
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_mm_sadth_base_BITEND 13

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_mm_sadth_slope_ADDR 0x00003434
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_mm_sadth_slope_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_mm_sadth_slope_BITEND 21

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_mm_mvd_thd_ADDR 0x00003434
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_mm_mvd_thd_BITSTART 22
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_mm_mvd_thd_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_mm_invalid_sel_ADDR 0x00003438
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_mm_invalid_sel_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_mm_invalid_sel_BITEND 0

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_mm_psad_norm_en_ADDR 0x00003438
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_mm_psad_norm_en_BITSTART 1
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_mm_psad_norm_en_BITEND 1

#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_mm_psad_norm_thd_ADDR 0x00003438
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_mm_psad_norm_thd_BITSTART 2
#define FRC_TOP__KME_ME1_TOP0__reg_me1_ip_mm_psad_norm_thd_BITEND 14

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_dc_norm_mode_ADDR 0x00003440
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_dc_norm_mode_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_dc_norm_mode_BITEND 1

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_ac_norm_mode_ADDR 0x00003440
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_ac_norm_mode_BITSTART 2
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_ac_norm_mode_BITEND 3

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_ac_flt_sel_ADDR 0x00003440
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_ac_flt_sel_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_ac_flt_sel_BITEND 8

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_ac_flt_mode_ADDR 0x00003440
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_ac_flt_mode_BITSTART 9
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_ac_flt_mode_BITEND 10

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_ac_flt_shft_ADDR 0x00003440
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_ac_flt_shft_BITSTART 11
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_ac_flt_shft_BITEND 13

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_dc_pix_cor_thd_ADDR 0x00003440
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_dc_pix_cor_thd_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_dc_pix_cor_thd_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_dc_pix_ad_data_ADDR 0x00003440
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_dc_pix_ad_data_BITSTART 24
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_dc_pix_ad_data_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_dc_pix_sad_limt_ADDR 0x00003444
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_dc_pix_sad_limt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_dc_pix_sad_limt_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_ac_pix_cor_thd_ADDR 0x00003444
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_ac_pix_cor_thd_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_ac_pix_cor_thd_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_ac_pix_ad_data_ADDR 0x00003444
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_ac_pix_ad_data_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_ac_pix_ad_data_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_ac_pix_sad_limt_ADDR 0x00003444
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_ac_pix_sad_limt_BITSTART 24
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_ac_pix_sad_limt_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_psad_alp_mode_ADDR 0x00003448
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_psad_alp_mode_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_psad_alp_mode_BITEND 3

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_mvd_alp_mode_ADDR 0x00003448
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_mvd_alp_mode_BITSTART 4
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_mvd_alp_mode_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_mvd_dgain_mode_ADDR 0x00003448
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_mvd_dgain_mode_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_mvd_dgain_mode_BITEND 11

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_mvd_pgain_mode_ADDR 0x00003448
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_mvd_pgain_mode_BITSTART 12
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_mvd_pgain_mode_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_mvd_cost_limt_ADDR 0x00003448
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_mvd_cost_limt_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_mvd_cost_limt_BITEND 28

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_gmvd_cost_limt_ADDR 0x0000344C
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_gmvd_cost_limt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_gmvd_cost_limt_BITEND 12

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_adpt_cor_gain0_ADDR 0x00003450
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_adpt_cor_gain0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_adpt_cor_gain0_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_adpt_cor_gain1_ADDR 0x00003450
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_adpt_cor_gain1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_adpt_cor_gain1_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_adpt_cor_gain2_ADDR 0x00003450
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_adpt_cor_gain2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_adpt_cor_gain2_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_adpt_cor_mode_ADDR 0x00003454
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_adpt_cor_mode_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_adpt_cor_mode_BITEND 3

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_adpt_cor_limt_ADDR 0x00003454
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_adpt_cor_limt_BITSTART 4
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_adpt_cor_limt_BITEND 13

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_adptpnt_zmv_en_ADDR 0x00003458
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_adptpnt_zmv_en_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_adptpnt_zmv_en_BITEND 0

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_adptpnt_gmv_en_ADDR 0x00003458
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_adptpnt_gmv_en_BITSTART 1
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_adptpnt_gmv_en_BITEND 1

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_adptpnt_rnd_en_ADDR 0x00003458
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_adptpnt_rnd_en_BITSTART 2
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_adptpnt_rnd_en_BITEND 2

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_adptpnt_logo_en_ADDR 0x00003458
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_adptpnt_logo_en_BITSTART 3
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_adptpnt_logo_en_BITEND 3

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_adptpnt_rnd_mode_ADDR 0x00003458
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_adptpnt_rnd_mode_BITSTART 4
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_adptpnt_rnd_mode_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_adptpnt_zmv_gain_ADDR 0x00003458
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_adptpnt_zmv_gain_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_adptpnt_zmv_gain_BITEND 17

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_st0_ADDR 0x0000345C
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_st0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_st0_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_st1_ADDR 0x0000345C
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_st1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_st1_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_st2_ADDR 0x0000345C
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_st2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_st2_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_st3_ADDR 0x0000345C
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_st3_BITSTART 24
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_st3_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_st4_ADDR 0x00003460
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_st4_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_st4_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_st5_ADDR 0x00003460
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_st5_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_st5_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_st6_ADDR 0x00003460
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_st6_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_st6_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_st7_ADDR 0x00003460
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_st7_BITSTART 24
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_st7_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_st8_ADDR 0x00003464
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_st8_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_st8_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_st9_ADDR 0x00003464
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_st9_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_st9_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_rnd0_ADDR 0x00003464
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_rnd0_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_rnd0_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_rnd1_ADDR 0x00003464
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_rnd1_BITSTART 24
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_rnd1_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_rnd2_ADDR 0x00003468
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_rnd2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_rnd2_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_rnd3_ADDR 0x00003468
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_rnd3_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_rnd3_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_zmv_ADDR 0x00003468
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_zmv_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_zmv_BITEND 28

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_gmv_ADDR 0x0000346C
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_gmv_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_cddpnt_gmv_BITEND 12

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_dummy0_ADDR 0x00003470
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_dummy0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_dummy0_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_mm_en_ADDR 0x00003474
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_mm_en_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_mm_en_BITEND 0

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_mm_sadth_base_ADDR 0x00003474
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_mm_sadth_base_BITSTART 1
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_mm_sadth_base_BITEND 13

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_mm_sadth_slope_ADDR 0x00003474
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_mm_sadth_slope_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_mm_sadth_slope_BITEND 21

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_mm_mvd_thd_ADDR 0x00003474
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_mm_mvd_thd_BITSTART 22
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_mm_mvd_thd_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_mm_invalid_sel_ADDR 0x00003478
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_mm_invalid_sel_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_mm_invalid_sel_BITEND 0

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_mm_psad_norm_en_ADDR 0x00003478
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_mm_psad_norm_en_BITSTART 1
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_mm_psad_norm_en_BITEND 1

#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_mm_psad_norm_thd_ADDR 0x00003478
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_mm_psad_norm_thd_BITSTART 2
#define FRC_TOP__KME_ME1_TOP0__reg_me1_pi_mm_psad_norm_thd_BITEND 14

#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_adptpnt_ppi_sadpnt_ADDR 0x0000347C
#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_adptpnt_ppi_sadpnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_adptpnt_ppi_sadpnt_BITEND 12

#define FRC_TOP__KME_ME1_TOP0__reg_me1_dtl_hf_mode_ADDR 0x00003480
#define FRC_TOP__KME_ME1_TOP0__reg_me1_dtl_hf_mode_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_dtl_hf_mode_BITEND 0

#define FRC_TOP__KME_ME1_TOP0__reg_me1_dtl_hf_shft_ADDR 0x00003480
#define FRC_TOP__KME_ME1_TOP0__reg_me1_dtl_hf_shft_BITSTART 4
#define FRC_TOP__KME_ME1_TOP0__reg_me1_dtl_hf_shft_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__reg_me1_dtl_hf_cor_ADDR 0x00003480
#define FRC_TOP__KME_ME1_TOP0__reg_me1_dtl_hf_cor_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__reg_me1_dtl_hf_cor_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__reg_me1_dtl_hf_limt_ADDR 0x00003480
#define FRC_TOP__KME_ME1_TOP0__reg_me1_dtl_hf_limt_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__reg_me1_dtl_hf_limt_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__reg_me1_dtl_dr_mode_ADDR 0x00003484
#define FRC_TOP__KME_ME1_TOP0__reg_me1_dtl_dr_mode_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_dtl_dr_mode_BITEND 0

#define FRC_TOP__KME_ME1_TOP0__reg_me1_dtl_dr_shft_ADDR 0x00003484
#define FRC_TOP__KME_ME1_TOP0__reg_me1_dtl_dr_shft_BITSTART 4
#define FRC_TOP__KME_ME1_TOP0__reg_me1_dtl_dr_shft_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__reg_me1_dtl_dr_cor_ADDR 0x00003484
#define FRC_TOP__KME_ME1_TOP0__reg_me1_dtl_dr_cor_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__reg_me1_dtl_dr_cor_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__reg_me1_dtl_dr_limt_ADDR 0x00003484
#define FRC_TOP__KME_ME1_TOP0__reg_me1_dtl_dr_limt_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__reg_me1_dtl_dr_limt_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__reg_me1_mm_psad_norm_shft_ADDR 0x00003488
#define FRC_TOP__KME_ME1_TOP0__reg_me1_mm_psad_norm_shft_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_mm_psad_norm_shft_BITEND 3

#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_pfv_mode_ADDR 0x00003488
#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_pfv_mode_BITSTART 4
#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_pfv_mode_BITEND 5

#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_pfv_en_ADDR 0x00003488
#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_pfv_en_BITSTART 6
#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_pfv_en_BITEND 6

#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_sad_mode_ADDR 0x00003488
#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_sad_mode_BITSTART 7
#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_sad_mode_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_cddpnt_ppi_ADDR 0x00003488
#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_cddpnt_ppi_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_cddpnt_ppi_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_flagpnt_ppi_ADDR 0x00003488
#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_flagpnt_ppi_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_flagpnt_ppi_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_flagpnt_ip_ADDR 0x00003488
#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_flagpnt_ip_BITSTART 24
#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_flagpnt_ip_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_mvd_thd_ADDR 0x0000348C
#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_mvd_thd_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_mvd_thd_BITEND 12

#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_eva_mode_ADDR 0x0000348C
#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_eva_mode_BITSTART 13
#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_eva_mode_BITEND 13

#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_adptpnt_ppi_en_ADDR 0x0000348C
#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_adptpnt_ppi_en_BITSTART 15
#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_adptpnt_ppi_en_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_adptpnt_ppi_pnt_min_ADDR 0x0000348C
#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_adptpnt_ppi_pnt_min_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_adptpnt_ppi_pnt_min_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_adptpnt_ppi_sad_shft_ADDR 0x0000348C
#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_adptpnt_ppi_sad_shft_BITSTART 24
#define FRC_TOP__KME_ME1_TOP0__reg_me1_post_adptpnt_ppi_sad_shft_BITEND 27

#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_ip_mvd_cost_limt_ADDR 0x00003490
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_ip_mvd_cost_limt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_ip_mvd_cost_limt_BITEND 12

#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_ip_gmvd_cost_limt_ADDR 0x00003490
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_ip_gmvd_cost_limt_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_ip_gmvd_cost_limt_BITEND 28

#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_ip_adpt_cor_limt_ADDR 0x00003494
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_ip_adpt_cor_limt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_ip_adpt_cor_limt_BITEND 9

#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_ip_adptpnt_zmv_en_ADDR 0x00003494
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_ip_adptpnt_zmv_en_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_ip_adptpnt_zmv_en_BITEND 16

#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_ip_adptpnt_gmv_en_ADDR 0x00003494
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_ip_adptpnt_gmv_en_BITSTART 17
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_ip_adptpnt_gmv_en_BITEND 17

#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_ip_adptpnt_rnd_en_ADDR 0x00003494
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_ip_adptpnt_rnd_en_BITSTART 18
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_ip_adptpnt_rnd_en_BITEND 18

#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_ip_mm_sadth_base_ADDR 0x00003498
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_ip_mm_sadth_base_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_ip_mm_sadth_base_BITEND 12

#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_ip_mm_sadth_slope_ADDR 0x00003498
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_ip_mm_sadth_slope_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_ip_mm_sadth_slope_BITEND 21

#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_ip_mm_mvd_thd_ADDR 0x00003498
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_ip_mm_mvd_thd_BITSTART 22
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_ip_mm_mvd_thd_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_pi_mvd_cost_limt_ADDR 0x0000349C
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_pi_mvd_cost_limt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_pi_mvd_cost_limt_BITEND 12

#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_pi_gmvd_cost_limt_ADDR 0x0000349C
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_pi_gmvd_cost_limt_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_pi_gmvd_cost_limt_BITEND 28

#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_pi_adpt_cor_limt_ADDR 0x000034A0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_pi_adpt_cor_limt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_pi_adpt_cor_limt_BITEND 9

#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_pi_adptpnt_zmv_en_ADDR 0x000034A0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_pi_adptpnt_zmv_en_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_pi_adptpnt_zmv_en_BITEND 16

#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_pi_adptpnt_gmv_en_ADDR 0x000034A0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_pi_adptpnt_gmv_en_BITSTART 17
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_pi_adptpnt_gmv_en_BITEND 17

#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_pi_adptpnt_rnd_en_ADDR 0x000034A0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_pi_adptpnt_rnd_en_BITSTART 18
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_pi_adptpnt_rnd_en_BITEND 18

#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_pi_mm_sadth_base_ADDR 0x000034A4
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_pi_mm_sadth_base_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_pi_mm_sadth_base_BITEND 12

#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_pi_mm_sadth_slope_ADDR 0x000034A4
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_pi_mm_sadth_slope_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_pi_mm_sadth_slope_BITEND 21

#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_pi_mm_mvd_thd_ADDR 0x000034A4
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_pi_mm_mvd_thd_BITSTART 22
#define FRC_TOP__KME_ME1_TOP0__reg_me1_sc_pi_mm_mvd_thd_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_ip_cddpnt_st0_ADDR 0x000034B0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_ip_cddpnt_st0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_ip_cddpnt_st0_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_ip_cddpnt_st1_ADDR 0x000034B0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_ip_cddpnt_st1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_ip_cddpnt_st1_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_ip_cddpnt_st2_ADDR 0x000034B0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_ip_cddpnt_st2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_ip_cddpnt_st2_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_ip_cddpnt_st3_ADDR 0x000034B0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_ip_cddpnt_st3_BITSTART 24
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_ip_cddpnt_st3_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_ip_cddpnt_st4_ADDR 0x000034B4
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_ip_cddpnt_st4_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_ip_cddpnt_st4_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_ip_cddpnt_st5_ADDR 0x000034B4
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_ip_cddpnt_st5_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_ip_cddpnt_st5_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_ip_cddpnt_st6_ADDR 0x000034B4
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_ip_cddpnt_st6_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_ip_cddpnt_st6_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_ip_cddpnt_st7_ADDR 0x000034B4
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_ip_cddpnt_st7_BITSTART 24
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_ip_cddpnt_st7_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_ip_cddpnt_st8_ADDR 0x000034B8
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_ip_cddpnt_st8_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_ip_cddpnt_st8_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_ip_cddpnt_st9_ADDR 0x000034B8
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_ip_cddpnt_st9_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_ip_cddpnt_st9_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_pi_cddpnt_st0_ADDR 0x000034BC
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_pi_cddpnt_st0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_pi_cddpnt_st0_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_pi_cddpnt_st1_ADDR 0x000034BC
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_pi_cddpnt_st1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_pi_cddpnt_st1_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_pi_cddpnt_st2_ADDR 0x000034BC
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_pi_cddpnt_st2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_pi_cddpnt_st2_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_pi_cddpnt_st3_ADDR 0x000034BC
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_pi_cddpnt_st3_BITSTART 24
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_pi_cddpnt_st3_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_pi_cddpnt_st4_ADDR 0x000034C0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_pi_cddpnt_st4_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_pi_cddpnt_st4_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_pi_cddpnt_st5_ADDR 0x000034C0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_pi_cddpnt_st5_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_pi_cddpnt_st5_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_pi_cddpnt_st6_ADDR 0x000034C0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_pi_cddpnt_st6_BITSTART 16
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_pi_cddpnt_st6_BITEND 23

#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_pi_cddpnt_st7_ADDR 0x000034C0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_pi_cddpnt_st7_BITSTART 24
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_pi_cddpnt_st7_BITEND 31

#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_pi_cddpnt_st8_ADDR 0x000034C4
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_pi_cddpnt_st8_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_pi_cddpnt_st8_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_pi_cddpnt_st9_ADDR 0x000034C4
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_pi_cddpnt_st9_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__reg_me1_meander_pi_cddpnt_st9_BITEND 15

#define FRC_TOP__KME_ME1_TOP0__reg_me1_dbg_frm_hold_ADDR 0x000034EC
#define FRC_TOP__KME_ME1_TOP0__reg_me1_dbg_frm_hold_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_dbg_frm_hold_BITEND 1

#define FRC_TOP__KME_ME1_TOP0__reg_me1_dbg_mon_en_ADDR 0x000034F0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_dbg_mon_en_BITSTART 0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_dbg_mon_en_BITEND 0

#define FRC_TOP__KME_ME1_TOP0__reg_me1_dbg_mon_loop_ADDR 0x000034F0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_dbg_mon_loop_BITSTART 1
#define FRC_TOP__KME_ME1_TOP0__reg_me1_dbg_mon_loop_BITEND 2

#define FRC_TOP__KME_ME1_TOP0__reg_me1_dbg_mon_indx_ADDR 0x000034F0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_dbg_mon_indx_BITSTART 4
#define FRC_TOP__KME_ME1_TOP0__reg_me1_dbg_mon_indx_BITEND 7

#define FRC_TOP__KME_ME1_TOP0__reg_me1_dbg_mon_mode_ADDR 0x000034F0
#define FRC_TOP__KME_ME1_TOP0__reg_me1_dbg_mon_mode_BITSTART 8
#define FRC_TOP__KME_ME1_TOP0__reg_me1_dbg_mon_mode_BITEND 15

#define FRC_TOP__KME_ME1_TOP1__reg_me1_psad_alp_x1_ADDR 0x00003500
#define FRC_TOP__KME_ME1_TOP1__reg_me1_psad_alp_x1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_psad_alp_x1_BITEND 7

#define FRC_TOP__KME_ME1_TOP1__reg_me1_psad_alp_x2_ADDR 0x00003500
#define FRC_TOP__KME_ME1_TOP1__reg_me1_psad_alp_x2_BITSTART 8
#define FRC_TOP__KME_ME1_TOP1__reg_me1_psad_alp_x2_BITEND 15

#define FRC_TOP__KME_ME1_TOP1__reg_me1_psad_alp_x3_ADDR 0x00003500
#define FRC_TOP__KME_ME1_TOP1__reg_me1_psad_alp_x3_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__reg_me1_psad_alp_x3_BITEND 23

#define FRC_TOP__KME_ME1_TOP1__reg_me1_psad_alp_y1_ADDR 0x00003500
#define FRC_TOP__KME_ME1_TOP1__reg_me1_psad_alp_y1_BITSTART 24
#define FRC_TOP__KME_ME1_TOP1__reg_me1_psad_alp_y1_BITEND 29

#define FRC_TOP__KME_ME1_TOP1__reg_me1_psad_alp_y2_ADDR 0x00003504
#define FRC_TOP__KME_ME1_TOP1__reg_me1_psad_alp_y2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_psad_alp_y2_BITEND 5

#define FRC_TOP__KME_ME1_TOP1__reg_me1_psad_alp_y3_ADDR 0x00003504
#define FRC_TOP__KME_ME1_TOP1__reg_me1_psad_alp_y3_BITSTART 6
#define FRC_TOP__KME_ME1_TOP1__reg_me1_psad_alp_y3_BITEND 11

#define FRC_TOP__KME_ME1_TOP1__reg_me1_psad_alp_slope1_ADDR 0x00003504
#define FRC_TOP__KME_ME1_TOP1__reg_me1_psad_alp_slope1_BITSTART 12
#define FRC_TOP__KME_ME1_TOP1__reg_me1_psad_alp_slope1_BITEND 20

#define FRC_TOP__KME_ME1_TOP1__reg_me1_psad_alp_slope2_ADDR 0x00003504
#define FRC_TOP__KME_ME1_TOP1__reg_me1_psad_alp_slope2_BITSTART 21
#define FRC_TOP__KME_ME1_TOP1__reg_me1_psad_alp_slope2_BITEND 29

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_x1_ADDR 0x00003508
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_x1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_x1_BITEND 7

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_x2_ADDR 0x00003508
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_x2_BITSTART 8
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_x2_BITEND 15

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_x3_ADDR 0x00003508
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_x3_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_x3_BITEND 23

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_x4_ADDR 0x00003508
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_x4_BITSTART 24
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_x4_BITEND 31

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_x5_ADDR 0x0000350C
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_x5_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_x5_BITEND 7

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_y1_ADDR 0x0000350C
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_y1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_y1_BITEND 13

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_y2_ADDR 0x0000350C
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_y2_BITSTART 14
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_y2_BITEND 19

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_y3_ADDR 0x0000350C
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_y3_BITSTART 20
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_y3_BITEND 25

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_y4_ADDR 0x0000350C
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_y4_BITSTART 26
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_y4_BITEND 31

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_y5_ADDR 0x00003510
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_y5_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_y5_BITEND 5

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_slope1_ADDR 0x00003510
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_slope1_BITSTART 6
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_slope1_BITEND 14

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_slope2_ADDR 0x00003510
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_slope2_BITSTART 15
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_slope2_BITEND 23

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_slope3_ADDR 0x00003514
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_slope3_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_slope3_BITEND 8

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_slope4_ADDR 0x00003514
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_slope4_BITSTART 9
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_alp_slope4_BITEND 17

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_cuv_x1_ADDR 0x00003518
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_cuv_x1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_cuv_x1_BITEND 9

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_cuv_x2_ADDR 0x00003518
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_cuv_x2_BITSTART 10
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_cuv_x2_BITEND 19

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_cuv_x3_ADDR 0x00003518
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_cuv_x3_BITSTART 20
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_cuv_x3_BITEND 29

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_cuv_y1_ADDR 0x0000351C
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_cuv_y1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_cuv_y1_BITEND 9

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_cuv_y2_ADDR 0x0000351C
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_cuv_y2_BITSTART 10
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_cuv_y2_BITEND 19

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_cuv_y3_ADDR 0x0000351C
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_cuv_y3_BITSTART 20
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_cuv_y3_BITEND 29

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_cuv_slope1_ADDR 0x00003520
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_cuv_slope1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_cuv_slope1_BITEND 12

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_cuv_slope2_ADDR 0x00003520
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_cuv_slope2_BITSTART 13
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_cuv_slope2_BITEND 25

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_x1_ADDR 0x00003524
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_x1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_x1_BITEND 7

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_x2_ADDR 0x00003524
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_x2_BITSTART 8
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_x2_BITEND 15

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_x3_ADDR 0x00003524
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_x3_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_x3_BITEND 23

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_x4_ADDR 0x00003524
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_x4_BITSTART 24
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_x4_BITEND 31

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_x5_ADDR 0x00003528
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_x5_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_x5_BITEND 7

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_y1_ADDR 0x00003528
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_y1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_y1_BITEND 17

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_y2_ADDR 0x00003528
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_y2_BITSTART 18
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_y2_BITEND 27

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_y3_ADDR 0x0000352C
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_y3_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_y3_BITEND 9

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_y4_ADDR 0x0000352C
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_y4_BITSTART 10
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_y4_BITEND 19

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_y5_ADDR 0x0000352C
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_y5_BITSTART 20
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_y5_BITEND 29

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_slope1_ADDR 0x00003530
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_slope1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_slope1_BITEND 15

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_slope2_ADDR 0x00003530
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_slope2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_slope2_BITEND 31

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_slope3_ADDR 0x00003534
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_slope3_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_slope3_BITEND 15

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_slope4_ADDR 0x00003534
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_slope4_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_dgain_slope4_BITEND 31

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_pgain_x1_ADDR 0x00003538
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_pgain_x1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_pgain_x1_BITEND 9

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_pgain_x2_ADDR 0x00003538
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_pgain_x2_BITSTART 10
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_pgain_x2_BITEND 19

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_pgain_x3_ADDR 0x00003538
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_pgain_x3_BITSTART 20
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_pgain_x3_BITEND 29

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_pgain_y1_ADDR 0x0000353C
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_pgain_y1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_pgain_y1_BITEND 5

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_pgain_y2_ADDR 0x0000353C
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_pgain_y2_BITSTART 6
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_pgain_y2_BITEND 11

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_pgain_y3_ADDR 0x0000353C
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_pgain_y3_BITSTART 12
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_pgain_y3_BITEND 17

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_pgain_slope1_ADDR 0x0000353C
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_pgain_slope1_BITSTART 18
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_pgain_slope1_BITEND 26

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_pgain_slope2_ADDR 0x00003540
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_pgain_slope2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mvd_pgain_slope2_BITEND 8

#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_ucf_x1_ADDR 0x00003540
#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_ucf_x1_BITSTART 12
#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_ucf_x1_BITEND 21

#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_ucf_x2_ADDR 0x00003540
#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_ucf_x2_BITSTART 22
#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_ucf_x2_BITEND 31

#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_ucf_x3_ADDR 0x00003544
#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_ucf_x3_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_ucf_x3_BITEND 9

#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_ucf_y1_ADDR 0x00003544
#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_ucf_y1_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_ucf_y1_BITEND 23

#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_ucf_y2_ADDR 0x00003544
#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_ucf_y2_BITSTART 24
#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_ucf_y2_BITEND 31

#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_ucf_y3_ADDR 0x00003548
#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_ucf_y3_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_ucf_y3_BITEND 7

#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_ucf_slope1_ADDR 0x00003548
#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_ucf_slope1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_ucf_slope1_BITEND 18

#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_ucf_slope2_ADDR 0x00003548
#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_ucf_slope2_BITSTART 20
#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_ucf_slope2_BITEND 30

#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_cnt_x1_ADDR 0x0000354C
#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_cnt_x1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_cnt_x1_BITEND 11

#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_cnt_x2_ADDR 0x0000354C
#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_cnt_x2_BITSTART 12
#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_cnt_x2_BITEND 23

#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_cnt_x3_ADDR 0x00003550
#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_cnt_x3_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_cnt_x3_BITEND 11

#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_cnt_y1_ADDR 0x00003550
#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_cnt_y1_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_cnt_y1_BITEND 23

#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_cnt_y2_ADDR 0x00003550
#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_cnt_y2_BITSTART 24
#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_cnt_y2_BITEND 31

#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_cnt_y3_ADDR 0x00003554
#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_cnt_y3_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_cnt_y3_BITEND 7

#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_cnt_slope1_ADDR 0x00003554
#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_cnt_slope1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_cnt_slope1_BITEND 18

#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_cnt_slope2_ADDR 0x00003554
#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_cnt_slope2_BITSTART 20
#define FRC_TOP__KME_ME1_TOP1__reg_me1_gmvd_cnt_slope2_BITEND 30

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_rnd_x1_ADDR 0x00003558
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_rnd_x1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_rnd_x1_BITEND 7

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_rnd_x2_ADDR 0x00003558
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_rnd_x2_BITSTART 8
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_rnd_x2_BITEND 15

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_rnd_x3_ADDR 0x00003558
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_rnd_x3_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_rnd_x3_BITEND 23

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_rnd_x4_ADDR 0x00003558
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_rnd_x4_BITSTART 24
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_rnd_x4_BITEND 31

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_rnd_y1_ADDR 0x0000355C
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_rnd_y1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_rnd_y1_BITEND 5

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_rnd_y2_ADDR 0x0000355C
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_rnd_y2_BITSTART 6
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_rnd_y2_BITEND 11

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_rnd_y3_ADDR 0x0000355C
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_rnd_y3_BITSTART 12
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_rnd_y3_BITEND 17

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_rnd_y4_ADDR 0x0000355C
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_rnd_y4_BITSTART 18
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_rnd_y4_BITEND 23

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_rnd_slope1_ADDR 0x00003560
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_rnd_slope1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_rnd_slope1_BITEND 8

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_rnd_slope2_ADDR 0x00003560
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_rnd_slope2_BITSTART 9
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_rnd_slope2_BITEND 17

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_rnd_slope3_ADDR 0x00003560
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_rnd_slope3_BITSTART 18
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_rnd_slope3_BITEND 26

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_cnt_x1_ADDR 0x00003564
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_cnt_x1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_cnt_x1_BITEND 11

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_cnt_x2_ADDR 0x00003564
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_cnt_x2_BITSTART 12
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_cnt_x2_BITEND 23

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_cnt_y1_ADDR 0x00003564
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_cnt_y1_BITSTART 24
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_cnt_y1_BITEND 29

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_cnt_y2_ADDR 0x00003568
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_cnt_y2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_cnt_y2_BITEND 5

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_cnt_slope1_ADDR 0x00003568
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_cnt_slope1_BITSTART 6
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_cnt_slope1_BITEND 16

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_ucf_x1_ADDR 0x00003568
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_ucf_x1_BITSTART 22
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_ucf_x1_BITEND 31

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_ucf_x2_ADDR 0x0000356C
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_ucf_x2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_ucf_x2_BITEND 9

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_ucf_y1_ADDR 0x0000356C
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_ucf_y1_BITSTART 10
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_ucf_y1_BITEND 15

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_ucf_y2_ADDR 0x0000356C
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_ucf_y2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_ucf_y2_BITEND 21

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_ucf_slope1_ADDR 0x00003570
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_ucf_slope1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_ucf_slope1_BITEND 10

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mm_psad_norm_x1_ADDR 0x00003570
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mm_psad_norm_x1_BITSTART 12
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mm_psad_norm_x1_BITEND 21

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mm_psad_norm_x2_ADDR 0x00003570
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mm_psad_norm_x2_BITSTART 22
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mm_psad_norm_x2_BITEND 31

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mm_psad_norm_x3_ADDR 0x00003574
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mm_psad_norm_x3_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mm_psad_norm_x3_BITEND 9

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mm_psad_norm_x4_ADDR 0x00003574
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mm_psad_norm_x4_BITSTART 10
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mm_psad_norm_x4_BITEND 19

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mm_psad_norm_y1_ADDR 0x00003574
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mm_psad_norm_y1_BITSTART 20
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mm_psad_norm_y1_BITEND 29

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mm_psad_norm_y2_ADDR 0x00003578
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mm_psad_norm_y2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mm_psad_norm_y2_BITEND 9

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mm_psad_norm_y3_ADDR 0x00003578
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mm_psad_norm_y3_BITSTART 10
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mm_psad_norm_y3_BITEND 19

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mm_psad_norm_y4_ADDR 0x00003578
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mm_psad_norm_y4_BITSTART 20
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mm_psad_norm_y4_BITEND 29

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mm_psad_norm_slope1_ADDR 0x0000357C
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mm_psad_norm_slope1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mm_psad_norm_slope1_BITEND 14

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mm_psad_norm_slope2_ADDR 0x0000357C
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mm_psad_norm_slope2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mm_psad_norm_slope2_BITEND 30

#define FRC_TOP__KME_ME1_TOP1__reg_me1_mm_psad_norm_slope3_ADDR 0x00003580
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mm_psad_norm_slope3_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_mm_psad_norm_slope3_BITEND 14

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_sad_x1_ADDR 0x00003584
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_sad_x1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_sad_x1_BITEND 12

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_sad_x2_ADDR 0x00003584
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_sad_x2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_sad_x2_BITEND 28

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_sad_x3_ADDR 0x00003588
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_sad_x3_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_sad_x3_BITEND 12

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_sad_y1_ADDR 0x00003588
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_sad_y1_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_sad_y1_BITEND 28

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_sad_y2_ADDR 0x0000358C
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_sad_y2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_sad_y2_BITEND 12

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_sad_y3_ADDR 0x0000358C
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_sad_y3_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_sad_y3_BITEND 28

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_sad_slope1_ADDR 0x00003590
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_sad_slope1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_sad_slope1_BITEND 15

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_sad_slope2_ADDR 0x00003590
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_sad_slope2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_gmv_sad_slope2_BITEND 31

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_zmv_sad_x1_ADDR 0x00003594
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_zmv_sad_x1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_zmv_sad_x1_BITEND 12

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_zmv_sad_x2_ADDR 0x00003594
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_zmv_sad_x2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_zmv_sad_x2_BITEND 28

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_zmv_sad_x3_ADDR 0x00003598
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_zmv_sad_x3_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_zmv_sad_x3_BITEND 12

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_zmv_sad_y1_ADDR 0x00003598
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_zmv_sad_y1_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_zmv_sad_y1_BITEND 28

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_zmv_sad_y2_ADDR 0x0000359C
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_zmv_sad_y2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_zmv_sad_y2_BITEND 12

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_zmv_sad_y3_ADDR 0x0000359C
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_zmv_sad_y3_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_zmv_sad_y3_BITEND 28

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_zmv_sad_slope1_ADDR 0x000035A0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_zmv_sad_slope1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_zmv_sad_slope1_BITEND 15

#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_zmv_sad_slope2_ADDR 0x000035A0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_zmv_sad_slope2_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__reg_me1_adptpnt_zmv_sad_slope2_BITEND 31

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_sw_ctrl_en_ADDR 0x000035C0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_sw_ctrl_en_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_sw_ctrl_en_BITEND 0

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_sad_en_ADDR 0x000035C0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_sad_en_BITSTART 1
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_sad_en_BITEND 1

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_saddiff_en_ADDR 0x000035C0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_saddiff_en_BITSTART 2
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_saddiff_en_BITEND 2

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_dtl_en_ADDR 0x000035C0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_dtl_en_BITSTART 3
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_dtl_en_BITEND 3

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_film_switch_en_ADDR 0x000035C0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_film_switch_en_BITSTART 4
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_film_switch_en_BITEND 4

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_zgmv_en_ADDR 0x000035C0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_zgmv_en_BITSTART 5
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_zgmv_en_BITEND 5

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_tempo_css_en_ADDR 0x000035C0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_tempo_css_en_BITSTART 6
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_tempo_css_en_BITEND 6

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_spati_css_en_ADDR 0x000035C0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_spati_css_en_BITSTART 7
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_spati_css_en_BITEND 7

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_mot_en_ADDR 0x000035C0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_mot_en_BITSTART 8
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_mot_en_BITEND 8

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_me1_en_ADDR 0x000035C0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_me1_en_BITSTART 9
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_me1_en_BITEND 9

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_me2_en_ADDR 0x000035C0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_me2_en_BITSTART 10
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_me2_en_BITEND 10

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_mc_en_ADDR 0x000035C0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_mc_en_BITSTART 11
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_mc_en_BITEND 11

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_dh_en_ADDR 0x000035C0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_dh_en_BITSTART 12
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_dh_en_BITEND 12

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_logo_en_ADDR 0x000035C0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_logo_en_BITSTART 13
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_logo_en_BITEND 13

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_hold_mask_en_ADDR 0x000035C0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_hold_mask_en_BITSTART 14
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_hold_mask_en_BITEND 14

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_me1_pre_cnt_ADDR 0x000035C4
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_me1_pre_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_me1_pre_cnt_BITEND 4

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_me2_pre_cnt_ADDR 0x000035C4
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_me2_pre_cnt_BITSTART 5
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_me2_pre_cnt_BITEND 9

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_mc_pre_cnt_ADDR 0x000035C4
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_mc_pre_cnt_BITSTART 10
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_mc_pre_cnt_BITEND 14

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_dh_pre_cnt_ADDR 0x000035C4
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_dh_pre_cnt_BITSTART 15
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_dh_pre_cnt_BITEND 19

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_logo_pre_cnt_ADDR 0x000035C4
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_logo_pre_cnt_BITSTART 20
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_logo_pre_cnt_BITEND 24

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_me1_hold_cnt_ADDR 0x000035C8
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_me1_hold_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_me1_hold_cnt_BITEND 7

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_me2_hold_cnt_ADDR 0x000035C8
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_me2_hold_cnt_BITSTART 8
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_me2_hold_cnt_BITEND 15

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_mc_hold_cnt_ADDR 0x000035C8
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_mc_hold_cnt_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_mc_hold_cnt_BITEND 23

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_dh_hold_cnt_ADDR 0x000035C8
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_dh_hold_cnt_BITSTART 24
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_dh_hold_cnt_BITEND 31

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_logo_hold_cnt_ADDR 0x000035CC
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_logo_hold_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_logo_hold_cnt_BITEND 7

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_post_cnt_ADDR 0x000035CC
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_post_cnt_BITSTART 8
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_post_cnt_BITEND 15

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_status_frm_ADDR 0x000035CC
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_status_frm_BITSTART 22
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_status_frm_BITEND 25

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_static_keep_th_ADDR 0x000035CC
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_static_keep_th_BITSTART 26
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_static_keep_th_BITEND 31

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_static_dtl_th_ADDR 0x000035D0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_static_dtl_th_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_static_dtl_th_BITEND 30

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_dtl_th_ADDR 0x000035D4
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_dtl_th_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_dtl_th_BITEND 30

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_sad_th_ADDR 0x000035D8
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_sad_th_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_sad_th_BITEND 30

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_saddiff_th_ADDR 0x000035DC
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_saddiff_th_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_saddiff_th_BITEND 30

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_tempo_css_th_ADDR 0x000035E0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_tempo_css_th_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_tempo_css_th_BITEND 30

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_spati_css_th_ADDR 0x000035E4
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_spati_css_th_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_spati_css_th_BITEND 30

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_mot_th_ADDR 0x000035E8
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_mot_th_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_mot_th_BITEND 30

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_zgmv_cnt_th_ADDR 0x000035EC
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_zgmv_cnt_th_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_zgmv_cnt_th_BITEND 7

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_post_bvx_ADDR 0x000035F0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_post_bvx_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_post_bvx_BITEND 10

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_post_bvy_ADDR 0x000035F0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_post_bvy_BITSTART 11
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_post_bvy_BITEND 20

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_post_dir_ADDR 0x000035F0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_post_dir_BITSTART 21
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_post_dir_BITEND 22

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_mon_en_ADDR 0x000035F4
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_mon_en_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_mon_en_BITEND 0

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_mon_mode_ADDR 0x000035F4
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_mon_mode_BITSTART 4
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_mon_mode_BITEND 7

#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_mon_cond_ADDR 0x000035F4
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_mon_cond_BITSTART 16
#define FRC_TOP__KME_ME1_TOP1__reg_me1_sc_mon_cond_BITEND 31

#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_mon_data_ADDR 0x000035F8
#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_mon_data_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_mon_data_BITEND 31

#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_me1_ADDR 0x000035FC
#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_me1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_me1_BITEND 0

#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_me2_ADDR 0x000035FC
#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_me2_BITSTART 1
#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_me2_BITEND 1

#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_mc_ADDR 0x000035FC
#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_mc_BITSTART 2
#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_mc_BITEND 2

#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_dh_ADDR 0x000035FC
#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_dh_BITSTART 3
#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_dh_BITEND 3

#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_logo_ADDR 0x000035FC
#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_logo_BITSTART 4
#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_logo_BITEND 4

#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_updt_ADDR 0x000035FC
#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_updt_BITSTART 5
#define FRC_TOP__KME_ME1_TOP1__regr_me1_sc_sync_updt_BITEND 5

#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_rim_x_start_ADDR 0x00003600
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_rim_x_start_BITSTART 0
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_rim_x_start_BITEND 9

#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_rim_x_end_ADDR 0x00003600
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_rim_x_end_BITSTART 10
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_rim_x_end_BITEND 19

#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_sram_ls_en_ADDR 0x00003600
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_sram_ls_en_BITSTART 20
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_sram_ls_en_BITEND 20

#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_sram_ls_value_ADDR 0x00003600
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_sram_ls_value_BITSTART 21
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_sram_ls_value_BITEND 21

#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_rim_y_start_ADDR 0x00003604
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_rim_y_start_BITSTART 0
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_rim_y_start_BITEND 9

#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_rim_y_end_ADDR 0x00003604
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_rim_y_end_BITSTART 10
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_rim_y_end_BITEND 19

#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_blk_x_ADDR 0x00003608
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_blk_x_BITSTART 0
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_blk_x_BITEND 3

#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_blk_y_ADDR 0x00003608
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_blk_y_BITSTART 4
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_blk_y_BITEND 6

#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_ip_sel_ADDR 0x00003608
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_ip_sel_BITSTART 7
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_ip_sel_BITEND 7

#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_de_cnt_ADDR 0x00003608
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_de_cnt_BITSTART 8
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_de_cnt_BITEND 9

#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_patt_en_ADDR 0x00003608
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_patt_en_BITSTART 10
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_patt_en_BITEND 10

#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_patt_mode_ADDR 0x00003608
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_patt_mode_BITSTART 11
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_patt_mode_BITEND 12

#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_patt_data_ADDR 0x00003608
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_patt_data_BITSTART 13
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_patt_data_BITEND 20

#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_boundary_en_ADDR 0x00003608
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_boundary_en_BITSTART 21
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_boundary_en_BITEND 21

#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_rdbk_posxy_en_ADDR 0x00003608
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_rdbk_posxy_en_BITSTART 22
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_rdbk_posxy_en_BITEND 22

#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_force_linebuf_addr_zero_ADDR 0x00003608
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_force_linebuf_addr_zero_BITSTART 23
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_force_linebuf_addr_zero_BITEND 23

#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_boundary_color_ADDR 0x00003608
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_boundary_color_BITSTART 24
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_boundary_color_BITEND 31

#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_i_x_offset_ADDR 0x0000360C
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_i_x_offset_BITSTART 0
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_i_x_offset_BITEND 7

#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_i_y_offset_ADDR 0x0000360C
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_i_y_offset_BITSTART 8
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_i_y_offset_BITEND 15

#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_p_x_offset_ADDR 0x0000360C
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_p_x_offset_BITSTART 16
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_p_x_offset_BITEND 23

#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_p_y_offset_ADDR 0x0000360C
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_p_y_offset_BITSTART 24
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_p_y_offset_BITEND 31

#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_x_pos_ADDR 0x00003610
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_x_pos_BITSTART 0
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_x_pos_BITEND 9

#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_y_pos_ADDR 0x00003610
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_y_pos_BITSTART 10
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_y_pos_BITEND 19

#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_hact_ADDR 0x00003610
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_hact_BITSTART 20
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_debug_hact_BITEND 27

#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_total_line_num_ADDR 0x00003614
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_total_line_num_BITSTART 0
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_total_line_num_BITEND 9

#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_total_pixel_num_ADDR 0x00003614
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_total_pixel_num_BITSTART 10
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_total_pixel_num_BITEND 19

#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_total_linebuf_num_ADDR 0x00003618
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_total_linebuf_num_BITSTART 0
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_total_linebuf_num_BITEND 7

#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_prefetch_linebuf_num_ADDR 0x00003618
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_prefetch_linebuf_num_BITSTART 8
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_prefetch_linebuf_num_BITEND 15

#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_blk_num_perline_ADDR 0x00003618
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_blk_num_perline_BITSTART 16
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_blk_num_perline_BITEND 23

#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_line_num_perlinebuf_ADDR 0x00003618
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_line_num_perlinebuf_BITSTART 24
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_line_num_perlinebuf_BITEND 31

#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_show_ADDR 0x00003624
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_show_BITSTART 0
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_show_BITEND 0

#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_mitr_option_ADDR 0x00003624
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_mitr_option_BITSTART 1
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_mitr_option_BITEND 2

#define FRC_TOP__KME_ME2_LBME_TOP__reg_lbme_debug_datato13_en_ADDR 0x00003624
#define FRC_TOP__KME_ME2_LBME_TOP__reg_lbme_debug_datato13_en_BITSTART 3
#define FRC_TOP__KME_ME2_LBME_TOP__reg_lbme_debug_datato13_en_BITEND 3

#define FRC_TOP__KME_ME2_LBME_TOP__reg_lbme_debug_patt_in_ADDR 0x00003624
#define FRC_TOP__KME_ME2_LBME_TOP__reg_lbme_debug_patt_in_BITSTART 4
#define FRC_TOP__KME_ME2_LBME_TOP__reg_lbme_debug_patt_in_BITEND 4

#define FRC_TOP__KME_ME2_LBME_TOP__reg_kme_me2_lbme_debug_x_pos_ADDR 0x00003624
#define FRC_TOP__KME_ME2_LBME_TOP__reg_kme_me2_lbme_debug_x_pos_BITSTART 5
#define FRC_TOP__KME_ME2_LBME_TOP__reg_kme_me2_lbme_debug_x_pos_BITEND 8

#define FRC_TOP__KME_ME2_LBME_TOP__reg_kme_me2_lbme_debug_y_pos_ADDR 0x00003624
#define FRC_TOP__KME_ME2_LBME_TOP__reg_kme_me2_lbme_debug_y_pos_BITSTART 9
#define FRC_TOP__KME_ME2_LBME_TOP__reg_kme_me2_lbme_debug_y_pos_BITEND 12

#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_3d_en_ADDR 0x00003624
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_3d_en_BITSTART 13
#define FRC_TOP__KME_ME2_LBME_TOP__reg_me2_lbme_3d_en_BITEND 13

#define FRC_TOP__KME_ME2_LBME_TOP__regr_me2_lbme_rdbk_i_pos_x_cnt_ADDR 0x00003668
#define FRC_TOP__KME_ME2_LBME_TOP__regr_me2_lbme_rdbk_i_pos_x_cnt_BITSTART 0
#define FRC_TOP__KME_ME2_LBME_TOP__regr_me2_lbme_rdbk_i_pos_x_cnt_BITEND 15

#define FRC_TOP__KME_ME2_LBME_TOP__regr_me2_lbme_rdbk_i_pos_y_cnt_ADDR 0x00003668
#define FRC_TOP__KME_ME2_LBME_TOP__regr_me2_lbme_rdbk_i_pos_y_cnt_BITSTART 16
#define FRC_TOP__KME_ME2_LBME_TOP__regr_me2_lbme_rdbk_i_pos_y_cnt_BITEND 31

#define FRC_TOP__KME_ME2_LBME_TOP__regr_me2_lbme_rdbk_p_pos_x_cnt_ADDR 0x0000366C
#define FRC_TOP__KME_ME2_LBME_TOP__regr_me2_lbme_rdbk_p_pos_x_cnt_BITSTART 0
#define FRC_TOP__KME_ME2_LBME_TOP__regr_me2_lbme_rdbk_p_pos_x_cnt_BITEND 15

#define FRC_TOP__KME_ME2_LBME_TOP__regr_me2_lbme_rdbk_p_pos_y_cnt_ADDR 0x0000366C
#define FRC_TOP__KME_ME2_LBME_TOP__regr_me2_lbme_rdbk_p_pos_y_cnt_BITSTART 16
#define FRC_TOP__KME_ME2_LBME_TOP__regr_me2_lbme_rdbk_p_pos_y_cnt_BITEND 31

#define FRC_TOP__KME_ME2_LBME_TOP__regr_me2_lbme_if_req_cnt_latch_ADDR 0x00003670
#define FRC_TOP__KME_ME2_LBME_TOP__regr_me2_lbme_if_req_cnt_latch_BITSTART 0
#define FRC_TOP__KME_ME2_LBME_TOP__regr_me2_lbme_if_req_cnt_latch_BITEND 15

#define FRC_TOP__KME_ME2_LBME_TOP__regr_me2_lbme_frame_req_error_ADDR 0x00003670
#define FRC_TOP__KME_ME2_LBME_TOP__regr_me2_lbme_frame_req_error_BITSTART 16
#define FRC_TOP__KME_ME2_LBME_TOP__regr_me2_lbme_frame_req_error_BITEND 23

#define FRC_TOP__KME_ME2_LBME_TOP__regr_vs_cnt_ADDR 0x00003674
#define FRC_TOP__KME_ME2_LBME_TOP__regr_vs_cnt_BITSTART 0
#define FRC_TOP__KME_ME2_LBME_TOP__regr_vs_cnt_BITEND 10

#define FRC_TOP__KME_ME2_LBME_TOP__regr_hs_cnt_ADDR 0x00003674
#define FRC_TOP__KME_ME2_LBME_TOP__regr_hs_cnt_BITSTART 11
#define FRC_TOP__KME_ME2_LBME_TOP__regr_hs_cnt_BITEND 20

#define FRC_TOP__KME_ME2_LBME_TOP__regr_data_cnt_ADDR 0x00003678
#define FRC_TOP__KME_ME2_LBME_TOP__regr_data_cnt_BITSTART 0
#define FRC_TOP__KME_ME2_LBME_TOP__regr_data_cnt_BITEND 10

#define FRC_TOP__KME_ME2_LBME_TOP__regr_de_cnt_ADDR 0x00003678
#define FRC_TOP__KME_ME2_LBME_TOP__regr_de_cnt_BITSTART 11
#define FRC_TOP__KME_ME2_LBME_TOP__regr_de_cnt_BITEND 20

#define FRC_TOP__KME_ME2_LBME_TOP__regr_data_in_valid_ADDR 0x00003678
#define FRC_TOP__KME_ME2_LBME_TOP__regr_data_in_valid_BITSTART 21
#define FRC_TOP__KME_ME2_LBME_TOP__regr_data_in_valid_BITEND 21

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_mv_offset_nums_ADDR 0x00003700
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_mv_offset_nums_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_mv_offset_nums_BITEND 2

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_blksize_hact_ADDR 0x00003700
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_blksize_hact_BITSTART 3
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_blksize_hact_BITEND 10

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_blksize_vact_ADDR 0x00003700
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_blksize_vact_BITSTART 11
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_blksize_vact_BITEND 18

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_pfv_v_ratio_ADDR 0x00003700
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_pfv_v_ratio_BITSTART 19
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_pfv_v_ratio_BITEND 19

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_3dpr_en_ADDR 0x00003700
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_3dpr_en_BITSTART 20
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_3dpr_en_BITEND 20

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pfv_blksize_hact_ADDR 0x00003704
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pfv_blksize_hact_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pfv_blksize_hact_BITEND 8

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pfv_blksize_vact_ADDR 0x00003704
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pfv_blksize_vact_BITSTART 9
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pfv_blksize_vact_BITEND 17

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_candi_nums_ADDR 0x00003708
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_candi_nums_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_candi_nums_BITEND 4

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pfv_candi_nums_ADDR 0x00003708
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pfv_candi_nums_BITSTART 5
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pfv_candi_nums_BITEND 9

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ppfv_candi_nums_ADDR 0x00003708
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ppfv_candi_nums_BITSTART 10
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ppfv_candi_nums_BITEND 14

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_bv_wddr_noclr_en_ADDR 0x00003708
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_bv_wddr_noclr_en_BITSTART 15
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_bv_wddr_noclr_en_BITEND 15

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_loop_bv_patt_en_ADDR 0x00003708
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_loop_bv_patt_en_BITSTART 16
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_loop_bv_patt_en_BITEND 16

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_sram_ls_en_ADDR 0x00003708
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_sram_ls_en_BITSTART 17
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_sram_ls_en_BITEND 17

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_sram_ls_value_ADDR 0x00003708
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_sram_ls_value_BITSTART 18
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_sram_ls_value_BITEND 18

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_bv_patt_self_gen_en_ADDR 0x00003708
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_bv_patt_self_gen_en_BITSTART 19
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_bv_patt_self_gen_en_BITEND 19

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_lbme_dm_num_1row_ADDR 0x00003708
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_lbme_dm_num_1row_BITSTART 20
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_lbme_dm_num_1row_BITEND 27

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_center_mv_debug_en_ADDR 0x00003708
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_center_mv_debug_en_BITSTART 28
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_center_mv_debug_en_BITEND 28

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_self_upd_interval_ADDR 0x0000370C
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_self_upd_interval_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_self_upd_interval_BITEND 7

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_en_ADDR 0x0000370C
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_en_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_en_BITEND 8

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_mode_sel_ADDR 0x0000370C
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_mode_sel_BITSTART 9
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_mode_sel_BITEND 9

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_pfv_dm_debug_pattern_en_ADDR 0x0000370C
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_pfv_dm_debug_pattern_en_BITSTART 10
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_pfv_dm_debug_pattern_en_BITEND 10

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_pfv_mvy_range_ADDR 0x0000370C
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_pfv_mvy_range_BITSTART 11
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_pfv_mvy_range_BITEND 17

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_dm_pfv_req_intr_interval_ADDR 0x0000370C
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_dm_pfv_req_intr_interval_BITSTART 18
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_dm_pfv_req_intr_interval_BITEND 25

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_dm_pfv_monitor_cnt_ADDR 0x00003710
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_dm_pfv_monitor_cnt_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_dm_pfv_monitor_cnt_BITEND 17

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_dm_pfv_req_interval_ADDR 0x00003710
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_dm_pfv_req_interval_BITSTART 18
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_dm_pfv_req_interval_BITEND 25

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pfv_mv_prefetch_ln_num_ADDR 0x00003710
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pfv_mv_prefetch_ln_num_BITSTART 26
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pfv_mv_prefetch_ln_num_BITEND 29

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pfv_mv_fetch_ln_1_row_ADDR 0x00003710
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pfv_mv_fetch_ln_1_row_BITSTART 30
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pfv_mv_fetch_ln_1_row_BITEND 31

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_ppfv_dm_debug_pattern_en_ADDR 0x00003714
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_ppfv_dm_debug_pattern_en_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_ppfv_dm_debug_pattern_en_BITEND 0

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_ppfv_mvy_range_ADDR 0x00003714
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_ppfv_mvy_range_BITSTART 1
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_ppfv_mvy_range_BITEND 7

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_dm_ppfv_monitor_cnt_ADDR 0x00003714
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_dm_ppfv_monitor_cnt_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_dm_ppfv_monitor_cnt_BITEND 25

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_dm_ppfv_req_interval_ADDR 0x00003718
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_dm_ppfv_req_interval_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_dm_ppfv_req_interval_BITEND 7

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ppfv_mv_prefetch_ln_num_ADDR 0x00003718
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ppfv_mv_prefetch_ln_num_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ppfv_mv_prefetch_ln_num_BITEND 11

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_ph_dm_debug_pattern_en_ADDR 0x00003718
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_ph_dm_debug_pattern_en_BITSTART 12
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_ph_dm_debug_pattern_en_BITEND 12

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_ph_mvy_range_ADDR 0x00003718
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_ph_mvy_range_BITSTART 13
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_ph_mvy_range_BITEND 19

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_dm_ppfv_req_intr_interval_ADDR 0x00003718
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_dm_ppfv_req_intr_interval_BITSTART 20
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_dm_ppfv_req_intr_interval_BITEND 27

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ppfv_mv_fetch_ln_1_row_ADDR 0x00003718
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ppfv_mv_fetch_ln_1_row_BITSTART 28
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ppfv_mv_fetch_ln_1_row_BITEND 29

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_dm_ph_monitor_cnt_ADDR 0x0000371C
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_dm_ph_monitor_cnt_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_dm_ph_monitor_cnt_BITEND 15

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_dm_ph_req_interval_ADDR 0x0000371C
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_dm_ph_req_interval_BITSTART 16
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_dm_ph_req_interval_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_mv_prefetch_ln_num_ADDR 0x0000371C
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_mv_prefetch_ln_num_BITSTART 24
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_mv_prefetch_ln_num_BITEND 27

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_0_x_offset_ADDR 0x00003720
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_0_x_offset_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_0_x_offset_BITEND 2

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_0_y_offset_ADDR 0x00003720
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_0_y_offset_BITSTART 3
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_0_y_offset_BITEND 5

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_1_x_offset_ADDR 0x00003720
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_1_x_offset_BITSTART 6
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_1_x_offset_BITEND 8

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_1_y_offset_ADDR 0x00003720
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_1_y_offset_BITSTART 9
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_1_y_offset_BITEND 11

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_2_x_offset_ADDR 0x00003720
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_2_x_offset_BITSTART 12
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_2_x_offset_BITEND 14

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_2_y_offset_ADDR 0x00003720
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_2_y_offset_BITSTART 15
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_2_y_offset_BITEND 17

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_3_x_offset_ADDR 0x00003720
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_3_x_offset_BITSTART 18
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_3_x_offset_BITEND 20

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_3_y_offset_ADDR 0x00003720
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_3_y_offset_BITSTART 21
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_3_y_offset_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_4_x_offset_ADDR 0x00003720
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_4_x_offset_BITSTART 24
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_4_x_offset_BITEND 26

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_4_y_offset_ADDR 0x00003720
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_4_y_offset_BITSTART 27
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_4_y_offset_BITEND 29

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_5_x_offset_ADDR 0x00003724
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_5_x_offset_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_5_x_offset_BITEND 2

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_5_y_offset_ADDR 0x00003724
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_5_y_offset_BITSTART 3
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_5_y_offset_BITEND 5

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_6_x_offset_ADDR 0x00003724
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_6_x_offset_BITSTART 6
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_6_x_offset_BITEND 8

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_6_y_offset_ADDR 0x00003724
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_6_y_offset_BITSTART 9
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_6_y_offset_BITEND 11

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_7_x_offset_ADDR 0x00003724
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_7_x_offset_BITSTART 12
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_7_x_offset_BITEND 14

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_7_y_offset_ADDR 0x00003724
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_7_y_offset_BITSTART 15
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_7_y_offset_BITEND 17

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_8_x_offset_ADDR 0x00003724
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_8_x_offset_BITSTART 18
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_8_x_offset_BITEND 20

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_8_y_offset_ADDR 0x00003724
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_8_y_offset_BITSTART 21
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_8_y_offset_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_9_x_offset_ADDR 0x00003724
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_9_x_offset_BITSTART 24
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_9_x_offset_BITEND 26

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_9_y_offset_ADDR 0x00003724
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_9_y_offset_BITSTART 27
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_9_y_offset_BITEND 29

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_10_x_offset_ADDR 0x00003728
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_10_x_offset_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_10_x_offset_BITEND 2

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_10_y_offset_ADDR 0x00003728
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_10_y_offset_BITSTART 3
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_10_y_offset_BITEND 5

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_11_x_offset_ADDR 0x00003728
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_11_x_offset_BITSTART 6
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_11_x_offset_BITEND 8

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_11_y_offset_ADDR 0x00003728
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_11_y_offset_BITSTART 9
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_11_y_offset_BITEND 11

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_12_x_offset_ADDR 0x00003728
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_12_x_offset_BITSTART 12
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_12_x_offset_BITEND 14

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_12_y_offset_ADDR 0x00003728
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_12_y_offset_BITSTART 15
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_12_y_offset_BITEND 17

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_13_x_offset_ADDR 0x00003728
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_13_x_offset_BITSTART 18
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_13_x_offset_BITEND 20

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_13_y_offset_ADDR 0x00003728
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_13_y_offset_BITSTART 21
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_13_y_offset_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_14_x_offset_ADDR 0x00003728
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_14_x_offset_BITSTART 24
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_14_x_offset_BITEND 26

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_14_y_offset_ADDR 0x00003728
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_14_y_offset_BITSTART 27
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_14_y_offset_BITEND 29

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_15_x_offset_ADDR 0x0000372C
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_15_x_offset_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_15_x_offset_BITEND 2

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_15_y_offset_ADDR 0x0000372C
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_15_y_offset_BITSTART 3
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_candi_15_y_offset_BITEND 5

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_lbme_posi_debug_gen_ADDR 0x00003730
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_lbme_posi_debug_gen_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_lbme_posi_debug_gen_BITEND 0

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_phase_offset0_ADDR 0x00003730
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_phase_offset0_BITSTART 1
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_phase_offset0_BITEND 7

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_phase_offset1_ADDR 0x00003730
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_phase_offset1_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_phase_offset1_BITEND 14

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_phase_offset2_ADDR 0x00003730
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_phase_offset2_BITSTART 15
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_phase_offset2_BITEND 21

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_phase_offset3_ADDR 0x00003730
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_phase_offset3_BITSTART 22
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_phase_offset3_BITEND 28

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_phase_gain0_ADDR 0x00003734
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_phase_gain0_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_phase_gain0_BITEND 5

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_phase_gain1_ADDR 0x00003734
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_phase_gain1_BITSTART 6
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_phase_gain1_BITEND 11

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_phase_gain2_ADDR 0x00003734
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_phase_gain2_BITSTART 12
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_phase_gain2_BITEND 17

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_phase_gain3_ADDR 0x00003734
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_phase_gain3_BITSTART 18
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_phase_gain3_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_phase_gain4_ADDR 0x00003734
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_phase_gain4_BITSTART 24
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_phase_gain4_BITEND 29

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_phase_offset4_ADDR 0x00003738
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_phase_offset4_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_phase_offset4_BITEND 6

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pfv_blk_rim_left_ADDR 0x00003738
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pfv_blk_rim_left_BITSTART 7
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pfv_blk_rim_left_BITEND 15

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pfv_blk_rim_right_ADDR 0x00003738
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pfv_blk_rim_right_BITSTART 16
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pfv_blk_rim_right_BITEND 24

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pfv_blk_rim_top_ADDR 0x0000373C
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pfv_blk_rim_top_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pfv_blk_rim_top_BITEND 8

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pfv_blk_rim_bot_ADDR 0x0000373C
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pfv_blk_rim_bot_BITSTART 9
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pfv_blk_rim_bot_BITEND 17

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_blk_rim_left_ADDR 0x00003740
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_blk_rim_left_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_blk_rim_left_BITEND 7

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_blk_rim_right_ADDR 0x00003740
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_blk_rim_right_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_blk_rim_right_BITEND 15

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_blk_rim_top_ADDR 0x00003740
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_blk_rim_top_BITSTART 16
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_blk_rim_top_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_blk_rim_bot_ADDR 0x00003740
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_blk_rim_bot_BITSTART 24
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ph_blk_rim_bot_BITEND 31

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_show_mv_patt_en_ADDR 0x00003744
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_show_mv_patt_en_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_show_mv_patt_en_BITEND 0

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_show_mv_patt_mode_ADDR 0x00003744
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_show_mv_patt_mode_BITSTART 1
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_show_mv_patt_mode_BITEND 2

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_show_mv_x_pat_ADDR 0x00003744
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_show_mv_x_pat_BITSTART 3
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_show_mv_x_pat_BITEND 13

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_show_mv_y_pat_ADDR 0x00003744
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_show_mv_y_pat_BITSTART 14
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_show_mv_y_pat_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pix_rim_left_ADDR 0x00003748
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pix_rim_left_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pix_rim_left_BITEND 8

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pix_rim_right_ADDR 0x00003748
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pix_rim_right_BITSTART 9
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pix_rim_right_BITEND 17

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pix_rim_top_ADDR 0x00003748
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pix_rim_top_BITSTART 18
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pix_rim_top_BITEND 26

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pix_rim_bot_ADDR 0x0000374C
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pix_rim_bot_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pix_rim_bot_BITEND 8

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pi_obme_mode_ADDR 0x0000374C
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pi_obme_mode_BITSTART 9
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pi_obme_mode_BITEND 10

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pfv_obme_mode_ADDR 0x0000374C
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pfv_obme_mode_BITSTART 11
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_pfv_obme_mode_BITEND 12

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_bypass_tag_ADDR 0x0000374C
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_bypass_tag_BITSTART 13
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_bypass_tag_BITEND 13

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_orr_cnt_th_ADDR 0x0000374C
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_orr_cnt_th_BITSTART 14
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_orr_cnt_th_BITEND 16

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_fsm_read_start_ADDR 0x0000374C
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_fsm_read_start_BITSTART 17
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_fsm_read_start_BITEND 17

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_candi_valid_num_error_clr_ADDR 0x0000374C
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_candi_valid_num_error_clr_BITSTART 18
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_candi_valid_num_error_clr_BITEND 18

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ret_force_pfv_mv_en_ADDR 0x0000374C
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ret_force_pfv_mv_en_BITSTART 19
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ret_force_pfv_mv_en_BITEND 19

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ret_force_ppfv_mv_en_ADDR 0x0000374C
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ret_force_ppfv_mv_en_BITSTART 20
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ret_force_ppfv_mv_en_BITEND 20

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ret_mv_y_force_ADDR 0x0000374C
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ret_mv_y_force_BITSTART 21
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ret_mv_y_force_BITEND 30

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ret_mv_x_force_ADDR 0x00003750
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ret_mv_x_force_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ret_mv_x_force_BITEND 10

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ret_sad_force_ADDR 0x00003750
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ret_sad_force_BITSTART 11
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_kme_me2_vbuf_ret_sad_force_BITEND 22

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_me2_vbuf_pfv_3dpr_dm_l_force_en_ADDR 0x00003754
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_me2_vbuf_pfv_3dpr_dm_l_force_en_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_me2_vbuf_pfv_3dpr_dm_l_force_en_BITEND 0

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_me2_vbuf_pfv_3dpr_dm_l_force_data_x_ADDR 0x00003754
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_me2_vbuf_pfv_3dpr_dm_l_force_data_x_BITSTART 1
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_me2_vbuf_pfv_3dpr_dm_l_force_data_x_BITEND 11

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_me2_vbuf_pfv_3dpr_dm_l_force_data_y_ADDR 0x00003754
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_me2_vbuf_pfv_3dpr_dm_l_force_data_y_BITSTART 12
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_me2_vbuf_pfv_3dpr_dm_l_force_data_y_BITEND 21

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_me2_vbuf_pfv_3dpr_dm_r_force_en_ADDR 0x00003758
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_me2_vbuf_pfv_3dpr_dm_r_force_en_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_me2_vbuf_pfv_3dpr_dm_r_force_en_BITEND 0

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_me2_vbuf_pfv_3dpr_dm_r_force_data_x_ADDR 0x00003758
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_me2_vbuf_pfv_3dpr_dm_r_force_data_x_BITSTART 1
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_me2_vbuf_pfv_3dpr_dm_r_force_data_x_BITEND 11

#define FRC_TOP__KME_ME2_VBUF_TOP__reg_me2_vbuf_pfv_3dpr_dm_r_force_data_y_ADDR 0x00003758
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_me2_vbuf_pfv_3dpr_dm_r_force_data_y_BITSTART 12
#define FRC_TOP__KME_ME2_VBUF_TOP__reg_me2_vbuf_pfv_3dpr_dm_r_force_data_y_BITEND 21

#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_pfv_err_cnt_ADDR 0x000037B0
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_pfv_err_cnt_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_pfv_err_cnt_BITEND 7

#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_pfv_fetch_cnt_ADDR 0x000037B0
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_pfv_fetch_cnt_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_pfv_fetch_cnt_BITEND 25

#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_ppfv_err_cnt_ADDR 0x000037B4
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_ppfv_err_cnt_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_ppfv_err_cnt_BITEND 7

#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_ppfv_fetch_cnt_ADDR 0x000037B4
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_ppfv_fetch_cnt_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_ppfv_fetch_cnt_BITEND 25

#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_ph_err_cnt_ADDR 0x000037B8
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_ph_err_cnt_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_ph_err_cnt_BITEND 7

#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_ph_fetch_cnt_ADDR 0x000037B8
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_ph_fetch_cnt_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_dm_ph_fetch_cnt_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_row_trig_cnt_ADDR 0x000037BC
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_row_trig_cnt_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_row_trig_cnt_BITEND 7

#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_vbuf_loop_cnt_ADDR 0x000037BC
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_vbuf_loop_cnt_BITSTART 8
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_vbuf_loop_cnt_BITEND 23

#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_loop_nums_ADDR 0x000037C0
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_loop_nums_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_loop_nums_BITEND 9

#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm0_ADDR 0x000037C4
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm0_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm0_BITEND 4

#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm1_ADDR 0x000037C4
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm1_BITSTART 5
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm1_BITEND 9

#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm2_ADDR 0x000037C4
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm2_BITSTART 10
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm2_BITEND 14

#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm3_ADDR 0x000037C4
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm3_BITSTART 15
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm3_BITEND 19

#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm4_ADDR 0x000037C4
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm4_BITSTART 20
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm4_BITEND 24

#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm5_ADDR 0x000037C4
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm5_BITSTART 25
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm5_BITEND 29

#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm6_ADDR 0x000037C8
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm6_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm6_BITEND 4

#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm7_ADDR 0x000037C8
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm7_BITSTART 5
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm7_BITEND 9

#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm8_ADDR 0x000037C8
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm8_BITSTART 10
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm8_BITEND 14

#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm9_ADDR 0x000037C8
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm9_BITSTART 15
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm9_BITEND 19

#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm10_ADDR 0x000037C8
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm10_BITSTART 20
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm10_BITEND 24

#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm11_ADDR 0x000037C8
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm11_BITSTART 25
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_fsm11_BITEND 29

#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_candi_num_1row_ADDR 0x000037CC
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_candi_num_1row_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_candi_num_1row_BITEND 21

#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_candi_num_error_cnt_ADDR 0x000037CC
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_candi_num_error_cnt_BITSTART 22
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_candi_num_error_cnt_BITEND 29

#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_1st_rd_num_ADDR 0x000037D0
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_1st_rd_num_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_1st_rd_num_BITEND 21

#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_2nd_rd_num_ADDR 0x000037D4
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_2nd_rd_num_BITSTART 0
#define FRC_TOP__KME_ME2_VBUF_TOP__regr_kme_me2_vbuf_2nd_rd_num_BITEND 17

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_dtl_hf_mode_ADDR 0x00003800
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_dtl_hf_mode_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_dtl_hf_mode_BITEND 0

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_dtl_hf_shft_ADDR 0x00003800
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_dtl_hf_shft_BITSTART 1
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_dtl_hf_shft_BITEND 4

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_dtl_hf_cor_ADDR 0x00003800
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_dtl_hf_cor_BITSTART 5
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_dtl_hf_cor_BITEND 12

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_dtl_hf_limt_ADDR 0x00003800
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_dtl_hf_limt_BITSTART 13
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_dtl_hf_limt_BITEND 20

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_bv_sel_ADDR 0x00003800
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_bv_sel_BITSTART 21
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_bv_sel_BITEND 21

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_norm_mode_ADDR 0x00003800
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_norm_mode_BITSTART 22
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_norm_mode_BITEND 23

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_calc_mon_mode_ADDR 0x00003800
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_calc_mon_mode_BITSTART 24
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_calc_mon_mode_BITEND 29

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_dtl_dr_mode_ADDR 0x00003804
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_dtl_dr_mode_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_dtl_dr_mode_BITEND 0

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_dtl_dr_shft_ADDR 0x00003804
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_dtl_dr_shft_BITSTART 1
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_dtl_dr_shft_BITEND 4

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_dtl_dr_cor_ADDR 0x00003804
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_dtl_dr_cor_BITSTART 5
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_dtl_dr_cor_BITEND 12

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_dtl_dr_limt_ADDR 0x00003804
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_dtl_dr_limt_BITSTART 13
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_dtl_dr_limt_BITEND 20

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_x1_ADDR 0x00003804
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_x1_BITSTART 21
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_x1_BITEND 28

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_x2_ADDR 0x00003808
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_x2_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_x2_BITEND 7

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_x3_ADDR 0x00003808
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_x3_BITSTART 8
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_x3_BITEND 15

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_x4_ADDR 0x00003808
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_x4_BITSTART 16
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_x4_BITEND 23

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_x5_ADDR 0x00003808
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_x5_BITSTART 24
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_x5_BITEND 31

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_y1_ADDR 0x0000380C
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_y1_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_y1_BITEND 5

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_y2_ADDR 0x0000380C
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_y2_BITSTART 6
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_y2_BITEND 11

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_y3_ADDR 0x0000380C
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_y3_BITSTART 12
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_y3_BITEND 17

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_y4_ADDR 0x0000380C
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_y4_BITSTART 18
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_y4_BITEND 23

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_y5_ADDR 0x0000380C
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_y5_BITSTART 24
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_y5_BITEND 29

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_slope1_ADDR 0x00003810
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_slope1_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_slope1_BITEND 8

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_slope2_ADDR 0x00003810
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_slope2_BITSTART 9
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_slope2_BITEND 17

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_slope3_ADDR 0x00003810
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_slope3_BITSTART 18
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_slope3_BITEND 26

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_slope4_ADDR 0x00003814
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_slope4_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_alp_slope4_BITEND 8

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_cuv_x1_ADDR 0x00003814
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_cuv_x1_BITSTART 9
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_cuv_x1_BITEND 18

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_cuv_x2_ADDR 0x00003814
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_cuv_x2_BITSTART 19
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_cuv_x2_BITEND 28

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_cuv_x3_ADDR 0x00003818
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_cuv_x3_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_cuv_x3_BITEND 9

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_cuv_y1_ADDR 0x00003818
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_cuv_y1_BITSTART 10
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_cuv_y1_BITEND 19

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_cuv_y2_ADDR 0x00003818
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_cuv_y2_BITSTART 20
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_cuv_y2_BITEND 29

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_cuv_y3_ADDR 0x0000381C
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_cuv_y3_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_cuv_y3_BITEND 9

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_cuv_slope1_ADDR 0x0000381C
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_cuv_slope1_BITSTART 10
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_cuv_slope1_BITEND 22

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_cuv_slope2_ADDR 0x00003820
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_cuv_slope2_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_cuv_slope2_BITEND 12

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_mvd_dgain_mode_ADDR 0x00003820
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_mvd_dgain_mode_BITSTART 13
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_mvd_dgain_mode_BITEND 16

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_x1_ADDR 0x00003824
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_x1_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_x1_BITEND 7

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_x2_ADDR 0x00003824
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_x2_BITSTART 8
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_x2_BITEND 15

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_x3_ADDR 0x00003824
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_x3_BITSTART 16
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_x3_BITEND 23

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_x4_ADDR 0x00003824
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_x4_BITSTART 24
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_x4_BITEND 31

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_x5_ADDR 0x00003828
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_x5_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_x5_BITEND 7

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_y1_ADDR 0x00003828
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_y1_BITSTART 8
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_y1_BITEND 17

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_y2_ADDR 0x00003828
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_y2_BITSTART 18
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_y2_BITEND 27

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_y3_ADDR 0x0000382C
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_y3_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_y3_BITEND 9

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_y4_ADDR 0x0000382C
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_y4_BITSTART 10
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_y4_BITEND 19

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_y5_ADDR 0x0000382C
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_y5_BITSTART 20
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_y5_BITEND 29

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_slope1_ADDR 0x00003830
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_slope1_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_slope1_BITEND 15

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_slope2_ADDR 0x00003830
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_slope2_BITSTART 16
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_slope2_BITEND 31

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_slope3_ADDR 0x00003834
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_slope3_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_slope3_BITEND 15

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_slope4_ADDR 0x00003834
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_slope4_BITSTART 16
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_dgain_slope4_BITEND 31

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_pgain_x1_ADDR 0x00003838
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_pgain_x1_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_pgain_x1_BITEND 9

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_pgain_x2_ADDR 0x00003838
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_pgain_x2_BITSTART 10
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_pgain_x2_BITEND 19

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_pgain_x3_ADDR 0x00003838
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_pgain_x3_BITSTART 20
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_pgain_x3_BITEND 29

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_pgain_y1_ADDR 0x0000383C
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_pgain_y1_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_pgain_y1_BITEND 5

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_pgain_y2_ADDR 0x0000383C
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_pgain_y2_BITSTART 6
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_pgain_y2_BITEND 11

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_pgain_y3_ADDR 0x0000383C
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_pgain_y3_BITSTART 12
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_pgain_y3_BITEND 17

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_pgain_slope1_ADDR 0x0000383C
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_pgain_slope1_BITSTART 18
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_pgain_slope1_BITEND 26

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_pgain_slope2_ADDR 0x00003840
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_pgain_slope2_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mvd_pgain_slope2_BITEND 8

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_cnt_x1_ADDR 0x00003840
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_cnt_x1_BITSTART 9
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_cnt_x1_BITEND 20

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_cnt_x2_ADDR 0x00003844
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_cnt_x2_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_cnt_x2_BITEND 11

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_cnt_x3_ADDR 0x00003844
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_cnt_x3_BITSTART 12
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_cnt_x3_BITEND 23

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_cnt_y1_ADDR 0x00003848
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_cnt_y1_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_cnt_y1_BITEND 7

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_cnt_y2_ADDR 0x00003848
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_cnt_y2_BITSTART 8
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_cnt_y2_BITEND 15

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_cnt_y3_ADDR 0x00003848
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_cnt_y3_BITSTART 16
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_cnt_y3_BITEND 23

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_cnt_slope1_ADDR 0x0000384C
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_cnt_slope1_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_cnt_slope1_BITEND 10

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_cnt_slope2_ADDR 0x0000384C
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_cnt_slope2_BITSTART 11
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_cnt_slope2_BITEND 21

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_0_ADDR 0x00003850
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_0_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_0_BITEND 7

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_1_ADDR 0x00003850
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_1_BITSTART 8
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_1_BITEND 15

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_2_ADDR 0x00003850
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_2_BITSTART 16
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_2_BITEND 23

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_3_ADDR 0x00003850
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_3_BITSTART 24
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_3_BITEND 31

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_4_ADDR 0x00003854
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_4_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_4_BITEND 7

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_5_ADDR 0x00003854
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_5_BITSTART 8
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_5_BITEND 15

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_6_ADDR 0x00003854
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_6_BITSTART 16
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_6_BITEND 23

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_7_ADDR 0x00003854
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_7_BITSTART 24
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_7_BITEND 31

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_8_ADDR 0x00003858
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_8_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_8_BITEND 7

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_9_ADDR 0x00003858
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_9_BITSTART 8
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_9_BITEND 15

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_10_ADDR 0x00003858
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_10_BITSTART 16
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_10_BITEND 23

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_11_ADDR 0x00003858
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_11_BITSTART 24
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_11_BITEND 31

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_12_ADDR 0x0000385C
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_12_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_12_BITEND 7

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_13_ADDR 0x0000385C
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_13_BITSTART 8
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_13_BITEND 15

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_14_ADDR 0x0000385C
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_14_BITSTART 16
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_14_BITEND 23

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_15_ADDR 0x0000385C
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_15_BITSTART 24
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pnt_15_BITEND 31

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_dbg_cdd_option_ADDR 0x00003860
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_dbg_cdd_option_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_dbg_cdd_option_BITEND 3

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_dbg_offset_option_ADDR 0x00003860
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_dbg_offset_option_BITSTART 4
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_dbg_offset_option_BITEND 6

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mv_out_patt_en_ADDR 0x00003864
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mv_out_patt_en_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_mv_out_patt_en_BITEND 0

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_calc_mv_full_mux_ADDR 0x00003864
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_calc_mv_full_mux_BITSTART 1
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_calc_mv_full_mux_BITEND 2

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_calc_mv_option_ADDR 0x00003864
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_calc_mv_option_BITSTART 3
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_calc_mv_option_BITEND 5

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_calc_mv_boundary_mux_ADDR 0x00003864
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_calc_mv_boundary_mux_BITSTART 6
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_calc_mv_boundary_mux_BITEND 6

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_calc_boundary_color_ADDR 0x00003864
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_calc_boundary_color_BITSTART 7
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_calc_boundary_color_BITEND 27

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_ucf_x1_ADDR 0x00003868
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_ucf_x1_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_ucf_x1_BITEND 9

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_ucf_x2_ADDR 0x00003868
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_ucf_x2_BITSTART 10
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_ucf_x2_BITEND 19

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_ucf_x3_ADDR 0x00003868
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_ucf_x3_BITSTART 20
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_ucf_x3_BITEND 29

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_ucf_y1_ADDR 0x0000386C
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_ucf_y1_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_ucf_y1_BITEND 7

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_ucf_y2_ADDR 0x0000386C
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_ucf_y2_BITSTART 8
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_ucf_y2_BITEND 15

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_ucf_y3_ADDR 0x0000386C
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_ucf_y3_BITSTART 16
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_ucf_y3_BITEND 23

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_ucf_slope1_ADDR 0x00003870
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_ucf_slope1_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_ucf_slope1_BITEND 10

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_ucf_slope2_ADDR 0x00003870
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_ucf_slope2_BITSTART 11
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_gmvd_ucf_slope2_BITEND 21

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_mvd_cost_limt_ADDR 0x00003874
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_mvd_cost_limt_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_mvd_cost_limt_BITEND 12

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_rmv_hact_ADDR 0x00003874
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_rmv_hact_BITSTART 13
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_rmv_hact_BITEND 21

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_rmv_vact_ADDR 0x00003874
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_rmv_vact_BITSTART 22
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_rmv_vact_BITEND 30

#define FRC_TOP__KME_ME2_TOP_REG__reg_ph_bv2_ofst_sel_ADDR 0x00003878
#define FRC_TOP__KME_ME2_TOP_REG__reg_ph_bv2_ofst_sel_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_ph_bv2_ofst_sel_BITEND 2

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_dc_pix_ad_data_ADDR 0x00003878
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_dc_pix_ad_data_BITSTART 3
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_dc_pix_ad_data_BITEND 10

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_mvd_alp_mode_ADDR 0x00003878
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_mvd_alp_mode_BITSTART 11
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_mvd_alp_mode_BITEND 14

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_gmvd_cost_limt_ADDR 0x00003878
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_gmvd_cost_limt_BITSTART 15
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_gmvd_cost_limt_BITEND 27

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_adpt_cor_mode_ADDR 0x0000387C
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_adpt_cor_mode_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_adpt_cor_mode_BITEND 3

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_adpt_cor_gain0_ADDR 0x0000387C
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_adpt_cor_gain0_BITSTART 4
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_adpt_cor_gain0_BITEND 11

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_adpt_cor_gain1_ADDR 0x0000387C
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_adpt_cor_gain1_BITSTART 12
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_adpt_cor_gain1_BITEND 19

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_adpt_cor_gain2_ADDR 0x0000387C
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_adpt_cor_gain2_BITSTART 20
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_adpt_cor_gain2_BITEND 27

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_adpt_cor_gain3_ADDR 0x00003880
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_adpt_cor_gain3_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_adpt_cor_gain3_BITEND 7

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_adpt_cor_limt_ADDR 0x00003880
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_adpt_cor_limt_BITSTART 8
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_adpt_cor_limt_BITEND 17

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_dc_pix_cor_thd_ADDR 0x00003880
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_dc_pix_cor_thd_BITSTART 18
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_dc_pix_cor_thd_BITEND 25

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_dc_pix_sad_limt_ADDR 0x00003884
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_dc_pix_sad_limt_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_dc_pix_sad_limt_BITEND 7

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pfvgain_curve_x1_ADDR 0x00003884
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pfvgain_curve_x1_BITSTART 8
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pfvgain_curve_x1_BITEND 17

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pfvgain_curve_x2_ADDR 0x00003884
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pfvgain_curve_x2_BITSTART 18
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pfvgain_curve_x2_BITEND 27

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pfvgain_curve_x3_ADDR 0x00003888
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pfvgain_curve_x3_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pfvgain_curve_x3_BITEND 9

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pfvgain_curve_y1_ADDR 0x00003888
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pfvgain_curve_y1_BITSTART 10
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pfvgain_curve_y1_BITEND 19

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pfvgain_curve_y2_ADDR 0x00003888
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pfvgain_curve_y2_BITSTART 20
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pfvgain_curve_y2_BITEND 29

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pfvgain_curve_y3_ADDR 0x0000388C
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pfvgain_curve_y3_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pfvgain_curve_y3_BITEND 9

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pfvgain_slope1_ADDR 0x0000388C
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pfvgain_slope1_BITSTART 10
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pfvgain_slope1_BITEND 20

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pfvgain_slope2_ADDR 0x0000388C
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pfvgain_slope2_BITSTART 21
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_pfvgain_slope2_BITEND 31

#define FRC_TOP__KME_ME2_TOP_REG__reg_phme_pfvdiff_limit_ADDR 0x00003890
#define FRC_TOP__KME_ME2_TOP_REG__reg_phme_pfvdiff_limit_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_phme_pfvdiff_limit_BITEND 12

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ofst_pfvdiff_gain_ADDR 0x00003890
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ofst_pfvdiff_gain_BITSTART 13
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ofst_pfvdiff_gain_BITEND 20

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_invalid_sel_ADDR 0x00003890
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_invalid_sel_BITSTART 21
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ph_invalid_sel_BITEND 22

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ofst_pfv_diff_cost_limit_ADDR 0x00003894
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ofst_pfv_diff_cost_limit_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ofst_pfv_diff_cost_limit_BITEND 12

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ofst_cost_pnt0_ADDR 0x00003894
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ofst_cost_pnt0_BITSTART 13
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ofst_cost_pnt0_BITEND 20

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ofst_cost_pnt1_ADDR 0x00003894
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ofst_cost_pnt1_BITSTART 21
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ofst_cost_pnt1_BITEND 28

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ofst_cost_pnt2_ADDR 0x00003898
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ofst_cost_pnt2_BITSTART 0
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ofst_cost_pnt2_BITEND 7

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ofst_cost_pnt3_ADDR 0x00003898
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ofst_cost_pnt3_BITSTART 8
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ofst_cost_pnt3_BITEND 15

#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ofst_cost_pnt4_ADDR 0x00003898
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ofst_cost_pnt4_BITSTART 16
#define FRC_TOP__KME_ME2_TOP_REG__reg_me2_ofst_cost_pnt4_BITEND 23

#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_hact_ADDR 0x00003900
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_hact_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_hact_BITEND 8

#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_vact_ADDR 0x00003900
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_vact_BITSTART 9
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_vact_BITEND 17

#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_dtl_mode_ADDR 0x00003904
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_dtl_mode_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_dtl_mode_BITEND 1

#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_dtl_loop_ADDR 0x00003904
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_dtl_loop_BITSTART 8
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_dtl_loop_BITEND 9

#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_sad_loop_ADDR 0x00003904
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_sad_loop_BITSTART 10
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_sad_loop_BITEND 11

#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_scss_loop_ADDR 0x00003904
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_scss_loop_BITSTART 12
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_scss_loop_BITEND 13

#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_zmv_loop_ADDR 0x00003904
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_zmv_loop_BITSTART 14
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_zmv_loop_BITEND 15

#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_pan_loop_ADDR 0x00003904
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_pan_loop_BITSTART 16
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_pan_loop_BITEND 17

#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_bv_cnt_loop_ADDR 0x00003904
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_bv_cnt_loop_BITSTART 18
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_bv_cnt_loop_BITEND 19

#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_bv_act_loop_ADDR 0x00003904
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_bv_act_loop_BITSTART 20
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_bv_act_loop_BITEND 21

#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_zmv_dtl_th_ADDR 0x00003908
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_zmv_dtl_th_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_zmv_dtl_th_BITEND 7

#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_mvy_th1_ADDR 0x00003908
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_mvy_th1_BITSTART 8
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_mvy_th1_BITEND 17

#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_mvy_th2_ADDR 0x00003908
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_mvy_th2_BITSTART 18
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_mvy_th2_BITEND 27

#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_mvy_th3_ADDR 0x0000390C
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_mvy_th3_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_mvy_th3_BITEND 9

#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_mvy_th4_ADDR 0x0000390C
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_mvy_th4_BITSTART 10
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_mvy_th4_BITEND 19

#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_dtl_th_ADDR 0x0000390C
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_dtl_th_BITSTART 20
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_dtl_th_BITEND 27

#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_hpan_th_ADDR 0x00003910
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_hpan_th_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_hpan_th_BITEND 10

#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_vpan_th_ADDR 0x00003910
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_vpan_th_BITSTART 11
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_vpan_th_BITEND 21

#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_hv_ratio_ADDR 0x00003910
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_hv_ratio_BITSTART 22
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_hv_ratio_BITEND 26

#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_vh_ratio_ADDR 0x00003910
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_vh_ratio_BITSTART 27
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_vh_ratio_BITEND 31

#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_zrmv_cnt_th_ADDR 0x00003914
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_zrmv_cnt_th_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_zrmv_cnt_th_BITEND 11

#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_zrmv_ucf_th_ADDR 0x00003914
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_zrmv_ucf_th_BITSTART 12
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_zrmv_ucf_th_BITEND 23

#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_bv_act_xcoef_ADDR 0x00003918
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_bv_act_xcoef_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_bv_act_xcoef_BITEND 7

#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_bv_act_ycoef_ADDR 0x00003918
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_bv_act_ycoef_BITSTART 8
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_bv_act_ycoef_BITEND 15

#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_bv_act_th_ADDR 0x00003918
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_bv_act_th_BITSTART 16
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_bv_act_th_BITEND 31

#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_zmv_sad_dc_pnt_ADDR 0x0000391C
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_zmv_sad_dc_pnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_zmv_sad_dc_pnt_BITEND 13

#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_zmv_sad_ac_pnt_ADDR 0x0000391C
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_zmv_sad_ac_pnt_BITSTART 16
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_zmv_sad_ac_pnt_BITEND 29

#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_tcss_th1_ADDR 0x00003920
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_tcss_th1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_tcss_th1_BITEND 9

#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_tcss_th2_ADDR 0x00003920
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_tcss_th2_BITSTART 10
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_tcss_th2_BITEND 19

#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_tcss_th3_ADDR 0x00003920
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_tcss_th3_BITSTART 20
#define FRC_TOP__KME_ME1_TOP6__reg_me1_statis_tcss_th3_BITEND 29

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_cnt_ADDR 0x00003940
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_cnt_BITEND 19

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_dtl_ADDR 0x00003944
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_dtl_BITEND 19

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_pcnt0_ADDR 0x00003948
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_pcnt0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_pcnt0_BITEND 19

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_pcnt1_ADDR 0x0000394C
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_pcnt1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_pcnt1_BITEND 19

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_pcnt2_ADDR 0x00003950
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_pcnt2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_pcnt2_BITEND 19

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_pcnt3_ADDR 0x00003954
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_pcnt3_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_pcnt3_BITEND 19

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_ncnt0_ADDR 0x00003958
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_ncnt0_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_ncnt0_BITEND 19

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_ncnt1_ADDR 0x0000395C
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_ncnt1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_ncnt1_BITEND 19

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_ncnt2_ADDR 0x00003960
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_ncnt2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_ncnt2_BITEND 19

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_ncnt3_ADDR 0x00003964
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_ncnt3_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bvy_ncnt3_BITEND 19

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_dtl_th_sum_ADDR 0x00003968
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_dtl_th_sum_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_dtl_th_sum_BITEND 27

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_dtl_th_cnt_ADDR 0x0000396C
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_dtl_th_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_dtl_th_cnt_BITEND 19

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_hpan_cnt_ADDR 0x00003970
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_hpan_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_hpan_cnt_BITEND 19

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_vpan_cnt_ADDR 0x00003974
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_vpan_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_vpan_cnt_BITEND 19

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zgmv_cnt_ADDR 0x00003978
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zgmv_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zgmv_cnt_BITEND 5

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bv_act_cnt_ADDR 0x0000397C
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bv_act_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_bv_act_cnt_BITEND 19

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_sad_dc_cnt_ADDR 0x00003980
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_sad_dc_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_sad_dc_cnt_BITEND 19

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_sad_ac_cnt_ADDR 0x00003984
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_sad_ac_cnt_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_sad_ac_cnt_BITEND 19

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_sad_dc_sum_ADDR 0x00003988
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_sad_dc_sum_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_sad_dc_sum_BITEND 30

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_sad_ac_sum_ADDR 0x0000398C
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_sad_ac_sum_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_zmv_sad_ac_sum_BITEND 30

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_cnt1_ADDR 0x00003990
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_cnt1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_cnt1_BITEND 19

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_cnt2_ADDR 0x00003994
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_cnt2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_cnt2_BITEND 19

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_cnt3_ADDR 0x00003998
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_cnt3_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_cnt3_BITEND 19

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_sum1_ADDR 0x0000399C
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_sum1_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_sum1_BITEND 30

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_sum2_ADDR 0x000039A0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_sum2_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_sum2_BITEND 30

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_sum3_ADDR 0x000039A4
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_sum3_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_tcss_th_sum3_BITEND 30

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_mot_ADDR 0x000039D0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_mot_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_mot_BITEND 30

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_sad_ADDR 0x000039D4
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_sad_BITEND 30

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_dtl_ADDR 0x000039D8
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_dtl_BITEND 25

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_scss_ADDR 0x000039DC
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_scss_BITEND 27

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_tcss_ADDR 0x000039E0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_tcss_BITEND 27

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_apli_ADDR 0x000039E4
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_apli_BITEND 25

#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_aplp_ADDR 0x000039E8
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP6__regr_me1_statis_glb_aplp_BITEND 25

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn00_sad_ADDR 0x00003A00
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn00_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn00_sad_BITEND 24

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn01_sad_ADDR 0x00003A04
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn01_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn01_sad_BITEND 24

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn02_sad_ADDR 0x00003A08
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn02_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn02_sad_BITEND 24

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn03_sad_ADDR 0x00003A0C
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn03_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn03_sad_BITEND 24

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn04_sad_ADDR 0x00003A10
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn04_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn04_sad_BITEND 24

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn05_sad_ADDR 0x00003A14
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn05_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn05_sad_BITEND 24

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn06_sad_ADDR 0x00003A18
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn06_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn06_sad_BITEND 24

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn07_sad_ADDR 0x00003A1C
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn07_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn07_sad_BITEND 24

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn08_sad_ADDR 0x00003A20
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn08_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn08_sad_BITEND 24

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn09_sad_ADDR 0x00003A24
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn09_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn09_sad_BITEND 24

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn10_sad_ADDR 0x00003A28
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn10_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn10_sad_BITEND 24

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn11_sad_ADDR 0x00003A2C
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn11_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn11_sad_BITEND 24

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn12_sad_ADDR 0x00003A30
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn12_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn12_sad_BITEND 24

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn13_sad_ADDR 0x00003A34
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn13_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn13_sad_BITEND 24

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn14_sad_ADDR 0x00003A38
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn14_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn14_sad_BITEND 24

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn15_sad_ADDR 0x00003A3C
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn15_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn15_sad_BITEND 24

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn16_sad_ADDR 0x00003A40
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn16_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn16_sad_BITEND 24

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn17_sad_ADDR 0x00003A44
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn17_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn17_sad_BITEND 24

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn18_sad_ADDR 0x00003A48
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn18_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn18_sad_BITEND 24

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn19_sad_ADDR 0x00003A4C
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn19_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn19_sad_BITEND 24

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn20_sad_ADDR 0x00003A50
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn20_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn20_sad_BITEND 24

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn21_sad_ADDR 0x00003A54
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn21_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn21_sad_BITEND 24

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn22_sad_ADDR 0x00003A58
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn22_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn22_sad_BITEND 24

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn23_sad_ADDR 0x00003A5C
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn23_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn23_sad_BITEND 24

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn24_sad_ADDR 0x00003A60
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn24_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn24_sad_BITEND 24

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn25_sad_ADDR 0x00003A64
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn25_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn25_sad_BITEND 24

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn26_sad_ADDR 0x00003A68
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn26_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn26_sad_BITEND 24

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn27_sad_ADDR 0x00003A6C
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn27_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn27_sad_BITEND 24

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn28_sad_ADDR 0x00003A70
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn28_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn28_sad_BITEND 24

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn29_sad_ADDR 0x00003A74
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn29_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn29_sad_BITEND 24

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn30_sad_ADDR 0x00003A78
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn30_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn30_sad_BITEND 24

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn31_sad_ADDR 0x00003A7C
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn31_sad_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn31_sad_BITEND 24

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn00_dtl_ADDR 0x00003A80
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn00_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn00_dtl_BITEND 19

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn01_dtl_ADDR 0x00003A84
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn01_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn01_dtl_BITEND 19

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn02_dtl_ADDR 0x00003A88
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn02_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn02_dtl_BITEND 19

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn03_dtl_ADDR 0x00003A8C
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn03_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn03_dtl_BITEND 19

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn04_dtl_ADDR 0x00003A90
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn04_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn04_dtl_BITEND 19

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn05_dtl_ADDR 0x00003A94
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn05_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn05_dtl_BITEND 19

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn06_dtl_ADDR 0x00003A98
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn06_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn06_dtl_BITEND 19

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn07_dtl_ADDR 0x00003A9C
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn07_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn07_dtl_BITEND 19

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn08_dtl_ADDR 0x00003AA0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn08_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn08_dtl_BITEND 19

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn09_dtl_ADDR 0x00003AA4
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn09_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn09_dtl_BITEND 19

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn10_dtl_ADDR 0x00003AA8
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn10_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn10_dtl_BITEND 19

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn11_dtl_ADDR 0x00003AAC
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn11_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn11_dtl_BITEND 19

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn12_dtl_ADDR 0x00003AB0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn12_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn12_dtl_BITEND 19

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn13_dtl_ADDR 0x00003AB4
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn13_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn13_dtl_BITEND 19

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn14_dtl_ADDR 0x00003AB8
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn14_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn14_dtl_BITEND 19

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn15_dtl_ADDR 0x00003ABC
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn15_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn15_dtl_BITEND 19

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn16_dtl_ADDR 0x00003AC0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn16_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn16_dtl_BITEND 19

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn17_dtl_ADDR 0x00003AC4
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn17_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn17_dtl_BITEND 19

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn18_dtl_ADDR 0x00003AC8
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn18_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn18_dtl_BITEND 19

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn19_dtl_ADDR 0x00003ACC
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn19_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn19_dtl_BITEND 19

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn20_dtl_ADDR 0x00003AD0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn20_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn20_dtl_BITEND 19

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn21_dtl_ADDR 0x00003AD4
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn21_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn21_dtl_BITEND 19

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn22_dtl_ADDR 0x00003AD8
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn22_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn22_dtl_BITEND 19

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn23_dtl_ADDR 0x00003ADC
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn23_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn23_dtl_BITEND 19

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn24_dtl_ADDR 0x00003AE0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn24_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn24_dtl_BITEND 19

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn25_dtl_ADDR 0x00003AE4
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn25_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn25_dtl_BITEND 19

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn26_dtl_ADDR 0x00003AE8
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn26_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn26_dtl_BITEND 19

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn27_dtl_ADDR 0x00003AEC
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn27_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn27_dtl_BITEND 19

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn28_dtl_ADDR 0x00003AF0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn28_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn28_dtl_BITEND 19

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn29_dtl_ADDR 0x00003AF4
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn29_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn29_dtl_BITEND 19

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn30_dtl_ADDR 0x00003AF8
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn30_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn30_dtl_BITEND 19

#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn31_dtl_ADDR 0x00003AFC
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn31_dtl_BITSTART 0
#define FRC_TOP__KME_ME1_TOP7__regr_me1_statis_rgn31_dtl_BITEND 19

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn00_scss_ADDR 0x00003B00
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn00_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn00_scss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn01_scss_ADDR 0x00003B04
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn01_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn01_scss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn02_scss_ADDR 0x00003B08
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn02_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn02_scss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn03_scss_ADDR 0x00003B0C
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn03_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn03_scss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn04_scss_ADDR 0x00003B10
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn04_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn04_scss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn05_scss_ADDR 0x00003B14
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn05_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn05_scss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn06_scss_ADDR 0x00003B18
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn06_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn06_scss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn07_scss_ADDR 0x00003B1C
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn07_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn07_scss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn08_scss_ADDR 0x00003B20
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn08_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn08_scss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn09_scss_ADDR 0x00003B24
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn09_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn09_scss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn10_scss_ADDR 0x00003B28
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn10_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn10_scss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn11_scss_ADDR 0x00003B2C
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn11_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn11_scss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn12_scss_ADDR 0x00003B30
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn12_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn12_scss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn13_scss_ADDR 0x00003B34
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn13_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn13_scss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn14_scss_ADDR 0x00003B38
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn14_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn14_scss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn15_scss_ADDR 0x00003B3C
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn15_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn15_scss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn16_scss_ADDR 0x00003B40
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn16_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn16_scss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn17_scss_ADDR 0x00003B44
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn17_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn17_scss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn18_scss_ADDR 0x00003B48
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn18_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn18_scss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn19_scss_ADDR 0x00003B4C
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn19_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn19_scss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn20_scss_ADDR 0x00003B50
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn20_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn20_scss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn21_scss_ADDR 0x00003B54
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn21_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn21_scss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn22_scss_ADDR 0x00003B58
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn22_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn22_scss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn23_scss_ADDR 0x00003B5C
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn23_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn23_scss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn24_scss_ADDR 0x00003B60
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn24_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn24_scss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn25_scss_ADDR 0x00003B64
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn25_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn25_scss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn26_scss_ADDR 0x00003B68
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn26_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn26_scss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn27_scss_ADDR 0x00003B6C
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn27_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn27_scss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn28_scss_ADDR 0x00003B70
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn28_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn28_scss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn29_scss_ADDR 0x00003B74
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn29_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn29_scss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn30_scss_ADDR 0x00003B78
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn30_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn30_scss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn31_scss_ADDR 0x00003B7C
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn31_scss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn31_scss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn00_tcss_ADDR 0x00003B80
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn00_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn00_tcss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn01_tcss_ADDR 0x00003B84
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn01_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn01_tcss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn02_tcss_ADDR 0x00003B88
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn02_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn02_tcss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn03_tcss_ADDR 0x00003B8C
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn03_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn03_tcss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn04_tcss_ADDR 0x00003B90
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn04_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn04_tcss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn05_tcss_ADDR 0x00003B94
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn05_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn05_tcss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn06_tcss_ADDR 0x00003B98
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn06_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn06_tcss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn07_tcss_ADDR 0x00003B9C
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn07_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn07_tcss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn08_tcss_ADDR 0x00003BA0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn08_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn08_tcss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn09_tcss_ADDR 0x00003BA4
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn09_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn09_tcss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn10_tcss_ADDR 0x00003BA8
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn10_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn10_tcss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn11_tcss_ADDR 0x00003BAC
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn11_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn11_tcss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn12_tcss_ADDR 0x00003BB0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn12_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn12_tcss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn13_tcss_ADDR 0x00003BB4
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn13_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn13_tcss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn14_tcss_ADDR 0x00003BB8
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn14_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn14_tcss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn15_tcss_ADDR 0x00003BBC
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn15_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn15_tcss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn16_tcss_ADDR 0x00003BC0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn16_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn16_tcss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn17_tcss_ADDR 0x00003BC4
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn17_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn17_tcss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn18_tcss_ADDR 0x00003BC8
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn18_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn18_tcss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn19_tcss_ADDR 0x00003BCC
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn19_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn19_tcss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn20_tcss_ADDR 0x00003BD0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn20_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn20_tcss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn21_tcss_ADDR 0x00003BD4
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn21_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn21_tcss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn22_tcss_ADDR 0x00003BD8
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn22_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn22_tcss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn23_tcss_ADDR 0x00003BDC
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn23_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn23_tcss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn24_tcss_ADDR 0x00003BE0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn24_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn24_tcss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn25_tcss_ADDR 0x00003BE4
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn25_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn25_tcss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn26_tcss_ADDR 0x00003BE8
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn26_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn26_tcss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn27_tcss_ADDR 0x00003BEC
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn27_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn27_tcss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn28_tcss_ADDR 0x00003BF0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn28_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn28_tcss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn29_tcss_ADDR 0x00003BF4
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn29_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn29_tcss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn30_tcss_ADDR 0x00003BF8
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn30_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn30_tcss_BITEND 21

#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn31_tcss_ADDR 0x00003BFC
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn31_tcss_BITSTART 0
#define FRC_TOP__KME_ME1_TOP8__regr_me1_statis_rgn31_tcss_BITEND 21

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn00_apli_ADDR 0x00003C00
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn00_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn00_apli_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn01_apli_ADDR 0x00003C04
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn01_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn01_apli_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn02_apli_ADDR 0x00003C08
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn02_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn02_apli_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn03_apli_ADDR 0x00003C0C
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn03_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn03_apli_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn04_apli_ADDR 0x00003C10
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn04_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn04_apli_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn05_apli_ADDR 0x00003C14
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn05_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn05_apli_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn06_apli_ADDR 0x00003C18
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn06_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn06_apli_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn07_apli_ADDR 0x00003C1C
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn07_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn07_apli_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn08_apli_ADDR 0x00003C20
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn08_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn08_apli_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn09_apli_ADDR 0x00003C24
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn09_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn09_apli_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn10_apli_ADDR 0x00003C28
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn10_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn10_apli_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn11_apli_ADDR 0x00003C2C
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn11_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn11_apli_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn12_apli_ADDR 0x00003C30
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn12_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn12_apli_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn13_apli_ADDR 0x00003C34
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn13_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn13_apli_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn14_apli_ADDR 0x00003C38
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn14_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn14_apli_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn15_apli_ADDR 0x00003C3C
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn15_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn15_apli_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn16_apli_ADDR 0x00003C40
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn16_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn16_apli_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn17_apli_ADDR 0x00003C44
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn17_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn17_apli_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn18_apli_ADDR 0x00003C48
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn18_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn18_apli_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn19_apli_ADDR 0x00003C4C
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn19_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn19_apli_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn20_apli_ADDR 0x00003C50
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn20_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn20_apli_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn21_apli_ADDR 0x00003C54
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn21_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn21_apli_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn22_apli_ADDR 0x00003C58
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn22_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn22_apli_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn23_apli_ADDR 0x00003C5C
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn23_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn23_apli_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn24_apli_ADDR 0x00003C60
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn24_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn24_apli_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn25_apli_ADDR 0x00003C64
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn25_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn25_apli_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn26_apli_ADDR 0x00003C68
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn26_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn26_apli_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn27_apli_ADDR 0x00003C6C
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn27_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn27_apli_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn28_apli_ADDR 0x00003C70
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn28_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn28_apli_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn29_apli_ADDR 0x00003C74
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn29_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn29_apli_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn30_apli_ADDR 0x00003C78
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn30_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn30_apli_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn31_apli_ADDR 0x00003C7C
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn31_apli_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn31_apli_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn00_aplp_ADDR 0x00003C80
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn00_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn00_aplp_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn01_aplp_ADDR 0x00003C84
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn01_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn01_aplp_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn02_aplp_ADDR 0x00003C88
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn02_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn02_aplp_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn03_aplp_ADDR 0x00003C8C
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn03_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn03_aplp_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn04_aplp_ADDR 0x00003C90
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn04_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn04_aplp_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn05_aplp_ADDR 0x00003C94
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn05_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn05_aplp_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn06_aplp_ADDR 0x00003C98
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn06_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn06_aplp_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn07_aplp_ADDR 0x00003C9C
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn07_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn07_aplp_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn08_aplp_ADDR 0x00003CA0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn08_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn08_aplp_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn09_aplp_ADDR 0x00003CA4
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn09_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn09_aplp_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn10_aplp_ADDR 0x00003CA8
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn10_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn10_aplp_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn11_aplp_ADDR 0x00003CAC
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn11_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn11_aplp_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn12_aplp_ADDR 0x00003CB0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn12_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn12_aplp_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn13_aplp_ADDR 0x00003CB4
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn13_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn13_aplp_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn14_aplp_ADDR 0x00003CB8
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn14_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn14_aplp_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn15_aplp_ADDR 0x00003CBC
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn15_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn15_aplp_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn16_aplp_ADDR 0x00003CC0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn16_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn16_aplp_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn17_aplp_ADDR 0x00003CC4
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn17_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn17_aplp_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn18_aplp_ADDR 0x00003CC8
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn18_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn18_aplp_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn19_aplp_ADDR 0x00003CCC
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn19_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn19_aplp_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn20_aplp_ADDR 0x00003CD0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn20_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn20_aplp_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn21_aplp_ADDR 0x00003CD4
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn21_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn21_aplp_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn22_aplp_ADDR 0x00003CD8
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn22_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn22_aplp_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn23_aplp_ADDR 0x00003CDC
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn23_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn23_aplp_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn24_aplp_ADDR 0x00003CE0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn24_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn24_aplp_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn25_aplp_ADDR 0x00003CE4
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn25_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn25_aplp_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn26_aplp_ADDR 0x00003CE8
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn26_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn26_aplp_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn27_aplp_ADDR 0x00003CEC
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn27_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn27_aplp_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn28_aplp_ADDR 0x00003CF0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn28_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn28_aplp_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn29_aplp_ADDR 0x00003CF4
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn29_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn29_aplp_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn30_aplp_ADDR 0x00003CF8
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn30_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn30_aplp_BITEND 19

#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn31_aplp_ADDR 0x00003CFC
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn31_aplp_BITSTART 0
#define FRC_TOP__KME_ME1_TOP9__regr_me1_statis_rgn31_aplp_BITEND 19

#define FRC_TOP__KME_DEHALO__reg_dh_en_ADDR 0x00003D00
#define FRC_TOP__KME_DEHALO__reg_dh_en_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_en_BITEND 0

#define FRC_TOP__KME_DEHALO__reg_dh_sw_reset_ADDR 0x00003D00
#define FRC_TOP__KME_DEHALO__reg_dh_sw_reset_BITSTART 1
#define FRC_TOP__KME_DEHALO__reg_dh_sw_reset_BITEND 1

#define FRC_TOP__KME_DEHALO__reg_dh_mv_row_size_ADDR 0x00003D00
#define FRC_TOP__KME_DEHALO__reg_dh_mv_row_size_BITSTART 2
#define FRC_TOP__KME_DEHALO__reg_dh_mv_row_size_BITEND 3

#define FRC_TOP__KME_DEHALO__reg_dh_mv_blk_size_ADDR 0x00003D00
#define FRC_TOP__KME_DEHALO__reg_dh_mv_blk_size_BITSTART 4
#define FRC_TOP__KME_DEHALO__reg_dh_mv_blk_size_BITEND 4

#define FRC_TOP__KME_DEHALO__reg_dh_logo_row_size_ADDR 0x00003D00
#define FRC_TOP__KME_DEHALO__reg_dh_logo_row_size_BITSTART 5
#define FRC_TOP__KME_DEHALO__reg_dh_logo_row_size_BITEND 6

#define FRC_TOP__KME_DEHALO__reg_dh_logo_blk_size_ADDR 0x00003D00
#define FRC_TOP__KME_DEHALO__reg_dh_logo_blk_size_BITSTART 7
#define FRC_TOP__KME_DEHALO__reg_dh_logo_blk_size_BITEND 7

#define FRC_TOP__KME_DEHALO__reg_dh_work_mode_ADDR 0x00003D00
#define FRC_TOP__KME_DEHALO__reg_dh_work_mode_BITSTART 8
#define FRC_TOP__KME_DEHALO__reg_dh_work_mode_BITEND 8

#define FRC_TOP__KME_DEHALO__reg_dh_rdbk_en_ADDR 0x00003D00
#define FRC_TOP__KME_DEHALO__reg_dh_rdbk_en_BITSTART 9
#define FRC_TOP__KME_DEHALO__reg_dh_rdbk_en_BITEND 9

#define FRC_TOP__KME_DEHALO__reg_dh_scene_change_mode_ADDR 0x00003D00
#define FRC_TOP__KME_DEHALO__reg_dh_scene_change_mode_BITSTART 10
#define FRC_TOP__KME_DEHALO__reg_dh_scene_change_mode_BITEND 10

#define FRC_TOP__KME_DEHALO__reg_dh_scene_change_on_ADDR 0x00003D00
#define FRC_TOP__KME_DEHALO__reg_dh_scene_change_on_BITSTART 11
#define FRC_TOP__KME_DEHALO__reg_dh_scene_change_on_BITEND 11

#define FRC_TOP__KME_DEHALO__reg_dh_dummy_ctrl1_ADDR 0x00003D00
#define FRC_TOP__KME_DEHALO__reg_dh_dummy_ctrl1_BITSTART 12
#define FRC_TOP__KME_DEHALO__reg_dh_dummy_ctrl1_BITEND 13

#define FRC_TOP__KME_DEHALO__reg_dh_mv_blk_num_ADDR 0x00003D00
#define FRC_TOP__KME_DEHALO__reg_dh_mv_blk_num_BITSTART 14
#define FRC_TOP__KME_DEHALO__reg_dh_mv_blk_num_BITEND 22

#define FRC_TOP__KME_DEHALO__reg_dh_mv_row_num_ADDR 0x00003D00
#define FRC_TOP__KME_DEHALO__reg_dh_mv_row_num_BITSTART 23
#define FRC_TOP__KME_DEHALO__reg_dh_mv_row_num_BITEND 31

#define FRC_TOP__KME_DEHALO__reg_dh_logo_blk_num_ADDR 0x00003D04
#define FRC_TOP__KME_DEHALO__reg_dh_logo_blk_num_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_logo_blk_num_BITEND 8

#define FRC_TOP__KME_DEHALO__reg_dh_logo_row_num_ADDR 0x00003D04
#define FRC_TOP__KME_DEHALO__reg_dh_logo_row_num_BITSTART 9
#define FRC_TOP__KME_DEHALO__reg_dh_logo_row_num_BITEND 17

#define FRC_TOP__KME_DEHALO__reg_dh_rt1_sr_ADDR 0x00003D04
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_sr_BITSTART 18
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_sr_BITEND 22

#define FRC_TOP__KME_DEHALO__reg_dh_debug_show_me1_me2_ADDR 0x00003D04
#define FRC_TOP__KME_DEHALO__reg_dh_debug_show_me1_me2_BITSTART 23
#define FRC_TOP__KME_DEHALO__reg_dh_debug_show_me1_me2_BITEND 23

#define FRC_TOP__KME_DEHALO__reg_dh_mv_rd_intval_ADDR 0x00003D04
#define FRC_TOP__KME_DEHALO__reg_dh_mv_rd_intval_BITSTART 24
#define FRC_TOP__KME_DEHALO__reg_dh_mv_rd_intval_BITEND 24

#define FRC_TOP__KME_DEHALO__reg_dh_rt1_ip_show_sel_ADDR 0x00003D04
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_ip_show_sel_BITSTART 25
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_ip_show_sel_BITEND 25

#define FRC_TOP__KME_DEHALO__reg_dh_rt2_ip_show_sel_ADDR 0x00003D04
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_ip_show_sel_BITSTART 26
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_ip_show_sel_BITEND 26

#define FRC_TOP__KME_DEHALO__reg_dh_dummy_ctrl3_ADDR 0x00003D04
#define FRC_TOP__KME_DEHALO__reg_dh_dummy_ctrl3_BITSTART 27
#define FRC_TOP__KME_DEHALO__reg_dh_dummy_ctrl3_BITEND 31

#define FRC_TOP__KME_DEHALO__reg_dh_left_ofst_ADDR 0x00003D08
#define FRC_TOP__KME_DEHALO__reg_dh_left_ofst_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_left_ofst_BITEND 8

#define FRC_TOP__KME_DEHALO__reg_dh_right_ofst_ADDR 0x00003D08
#define FRC_TOP__KME_DEHALO__reg_dh_right_ofst_BITSTART 9
#define FRC_TOP__KME_DEHALO__reg_dh_right_ofst_BITEND 17

#define FRC_TOP__KME_DEHALO__reg_dh_yx_ratio_ADDR 0x00003D08
#define FRC_TOP__KME_DEHALO__reg_dh_yx_ratio_BITSTART 18
#define FRC_TOP__KME_DEHALO__reg_dh_yx_ratio_BITEND 19

#define FRC_TOP__KME_DEHALO__reg_dh_rt2_sr_ADDR 0x00003D08
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_sr_BITSTART 20
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_sr_BITEND 24

#define FRC_TOP__KME_DEHALO__reg_dh_sram_ls_ADDR 0x00003D08
#define FRC_TOP__KME_DEHALO__reg_dh_sram_ls_BITSTART 25
#define FRC_TOP__KME_DEHALO__reg_dh_sram_ls_BITEND 25

#define FRC_TOP__KME_DEHALO__reg_dh_top_ofst_ADDR 0x00003D0C
#define FRC_TOP__KME_DEHALO__reg_dh_top_ofst_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_top_ofst_BITEND 8

#define FRC_TOP__KME_DEHALO__reg_dh_bot_ofst_ADDR 0x00003D0C
#define FRC_TOP__KME_DEHALO__reg_dh_bot_ofst_BITSTART 9
#define FRC_TOP__KME_DEHALO__reg_dh_bot_ofst_BITEND 17

#define FRC_TOP__KME_DEHALO__reg_dh_force_phase_en_ADDR 0x00003D10
#define FRC_TOP__KME_DEHALO__reg_dh_force_phase_en_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_force_phase_en_BITEND 0

#define FRC_TOP__KME_DEHALO__reg_dh_force_phase_ADDR 0x00003D10
#define FRC_TOP__KME_DEHALO__reg_dh_force_phase_BITSTART 1
#define FRC_TOP__KME_DEHALO__reg_dh_force_phase_BITEND 7

#define FRC_TOP__KME_DEHALO__reg_dh_rt1_force_mv_en_ADDR 0x00003D10
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_force_mv_en_BITSTART 8
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_force_mv_en_BITEND 8

#define FRC_TOP__KME_DEHALO__reg_dh_rt1_force_mv_x_ADDR 0x00003D10
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_force_mv_x_BITSTART 9
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_force_mv_x_BITEND 19

#define FRC_TOP__KME_DEHALO__reg_dh_rt1_force_mv_y_ADDR 0x00003D10
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_force_mv_y_BITSTART 20
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_force_mv_y_BITEND 29

#define FRC_TOP__KME_DEHALO__reg_dh_rt2_force_mv_en_ADDR 0x00003D10
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_force_mv_en_BITSTART 30
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_force_mv_en_BITEND 30

#define FRC_TOP__KME_DEHALO__reg_dh_rt1_xfst_shft_ADDR 0x00003D14
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_xfst_shft_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_xfst_shft_BITEND 2

#define FRC_TOP__KME_DEHALO__reg_dh_rt1_xsec_shft_ADDR 0x00003D14
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_xsec_shft_BITSTART 3
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_xsec_shft_BITEND 5

#define FRC_TOP__KME_DEHALO__reg_dh_rt1_xthr_shft_ADDR 0x00003D14
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_xthr_shft_BITSTART 6
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_xthr_shft_BITEND 8

#define FRC_TOP__KME_DEHALO__reg_dh_rt1_yfst_shft_ADDR 0x00003D14
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_yfst_shft_BITSTART 9
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_yfst_shft_BITEND 11

#define FRC_TOP__KME_DEHALO__reg_dh_rt1_ysec_shft_ADDR 0x00003D14
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_ysec_shft_BITSTART 12
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_ysec_shft_BITEND 14

#define FRC_TOP__KME_DEHALO__reg_dh_rt1_ythr_shft_ADDR 0x00003D14
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_ythr_shft_BITSTART 15
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_ythr_shft_BITEND 17

#define FRC_TOP__KME_DEHALO__reg_dh_rt2_force_mv_x_ADDR 0x00003D14
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_force_mv_x_BITSTART 18
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_force_mv_x_BITEND 31

#define FRC_TOP__KME_DEHALO__reg_dh_rt2_xfst_shft_ADDR 0x00003D18
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_xfst_shft_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_xfst_shft_BITEND 2

#define FRC_TOP__KME_DEHALO__reg_dh_rt2_xsec_shft_ADDR 0x00003D18
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_xsec_shft_BITSTART 3
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_xsec_shft_BITEND 5

#define FRC_TOP__KME_DEHALO__reg_dh_rt2_xthr_shft_ADDR 0x00003D18
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_xthr_shft_BITSTART 6
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_xthr_shft_BITEND 8

#define FRC_TOP__KME_DEHALO__reg_dh_rt2_yfst_shft_ADDR 0x00003D18
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_yfst_shft_BITSTART 9
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_yfst_shft_BITEND 11

#define FRC_TOP__KME_DEHALO__reg_dh_rt2_ysec_shft_ADDR 0x00003D18
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_ysec_shft_BITSTART 12
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_ysec_shft_BITEND 14

#define FRC_TOP__KME_DEHALO__reg_dh_rt2_ythr_shft_ADDR 0x00003D18
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_ythr_shft_BITSTART 15
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_ythr_shft_BITEND 17

#define FRC_TOP__KME_DEHALO__reg_dh_rt2_force_mv_y_ADDR 0x00003D18
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_force_mv_y_BITSTART 18
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_force_mv_y_BITEND 31

#define FRC_TOP__KME_DEHALO__reg_dh_rt1_xrounding0_ADDR 0x00003D1C
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_xrounding0_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_xrounding0_BITEND 8

#define FRC_TOP__KME_DEHALO__reg_dh_rt1_yrounding0_ADDR 0x00003D1C
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_yrounding0_BITSTART 16
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_yrounding0_BITEND 24

#define FRC_TOP__KME_DEHALO__reg_dh_rt1_xrounding1_ADDR 0x00003D20
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_xrounding1_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_xrounding1_BITEND 8

#define FRC_TOP__KME_DEHALO__reg_dh_rt1_yrounding1_ADDR 0x00003D20
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_yrounding1_BITSTART 16
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_yrounding1_BITEND 24

#define FRC_TOP__KME_DEHALO__reg_dh_apl_dif_gain_ADDR 0x00003D20
#define FRC_TOP__KME_DEHALO__reg_dh_apl_dif_gain_BITSTART 25
#define FRC_TOP__KME_DEHALO__reg_dh_apl_dif_gain_BITEND 30

#define FRC_TOP__KME_DEHALO__reg_dh_rt2_xrounding0_ADDR 0x00003D24
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_xrounding0_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_xrounding0_BITEND 8

#define FRC_TOP__KME_DEHALO__reg_dh_rt2_yrounding0_ADDR 0x00003D24
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_yrounding0_BITSTART 16
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_yrounding0_BITEND 24

#define FRC_TOP__KME_DEHALO__reg_dh_pfv_gen_conf_thr_ADDR 0x00003D24
#define FRC_TOP__KME_DEHALO__reg_dh_pfv_gen_conf_thr_BITSTART 25
#define FRC_TOP__KME_DEHALO__reg_dh_pfv_gen_conf_thr_BITEND 30

#define FRC_TOP__KME_DEHALO__reg_dh_rt2_xrounding1_ADDR 0x00003D28
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_xrounding1_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_xrounding1_BITEND 8

#define FRC_TOP__KME_DEHALO__reg_dh_rt2_yrounding1_ADDR 0x00003D28
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_yrounding1_BITSTART 16
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_yrounding1_BITEND 24

#define FRC_TOP__KME_DEHALO__reg_dh_occl_type_thr_ADDR 0x00003D28
#define FRC_TOP__KME_DEHALO__reg_dh_occl_type_thr_BITSTART 25
#define FRC_TOP__KME_DEHALO__reg_dh_occl_type_thr_BITEND 30

#define FRC_TOP__KME_DEHALO__reg_dh_pfv_gen_flt_en_ADDR 0x00003D28
#define FRC_TOP__KME_DEHALO__reg_dh_pfv_gen_flt_en_BITSTART 31
#define FRC_TOP__KME_DEHALO__reg_dh_pfv_gen_flt_en_BITEND 31

#define FRC_TOP__KME_DEHALO__reg_dh_pfv_gen_diff_thr0_ADDR 0x00003D2C
#define FRC_TOP__KME_DEHALO__reg_dh_pfv_gen_diff_thr0_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_pfv_gen_diff_thr0_BITEND 7

#define FRC_TOP__KME_DEHALO__reg_dh_pfv_gen_diff_slp0_ADDR 0x00003D2C
#define FRC_TOP__KME_DEHALO__reg_dh_pfv_gen_diff_slp0_BITSTART 8
#define FRC_TOP__KME_DEHALO__reg_dh_pfv_gen_diff_slp0_BITEND 11

#define FRC_TOP__KME_DEHALO__reg_dh_pfv_gen_ped_limit_ADDR 0x00003D2C
#define FRC_TOP__KME_DEHALO__reg_dh_pfv_gen_ped_limit_BITSTART 12
#define FRC_TOP__KME_DEHALO__reg_dh_pfv_gen_ped_limit_BITEND 19

#define FRC_TOP__KME_DEHALO__reg_dh_post_flt_mv_cost_shf_ADDR 0x00003D2C
#define FRC_TOP__KME_DEHALO__reg_dh_post_flt_mv_cost_shf_BITSTART 20
#define FRC_TOP__KME_DEHALO__reg_dh_post_flt_mv_cost_shf_BITEND 23

#define FRC_TOP__KME_DEHALO__reg_dh_post_flt_occ_cost_shf_ADDR 0x00003D2C
#define FRC_TOP__KME_DEHALO__reg_dh_post_flt_occ_cost_shf_BITSTART 24
#define FRC_TOP__KME_DEHALO__reg_dh_post_flt_occ_cost_shf_BITEND 27

#define FRC_TOP__KME_DEHALO__dummy_ctrl4_ADDR 0x00003D30
#define FRC_TOP__KME_DEHALO__dummy_ctrl4_BITSTART 0
#define FRC_TOP__KME_DEHALO__dummy_ctrl4_BITEND 1

#define FRC_TOP__KME_DEHALO__reg_dh_occl_gen_sim_slp_ADDR 0x00003D30
#define FRC_TOP__KME_DEHALO__reg_dh_occl_gen_sim_slp_BITSTART 2
#define FRC_TOP__KME_DEHALO__reg_dh_occl_gen_sim_slp_BITEND 13

#define FRC_TOP__KME_DEHALO__reg_dh_occl_gen_sim_thr_ADDR 0x00003D30
#define FRC_TOP__KME_DEHALO__reg_dh_occl_gen_sim_thr_BITSTART 14
#define FRC_TOP__KME_DEHALO__reg_dh_occl_gen_sim_thr_BITEND 21

#define FRC_TOP__KME_DEHALO__reg_dh_occl_gen_sim_trans_ADDR 0x00003D30
#define FRC_TOP__KME_DEHALO__reg_dh_occl_gen_sim_trans_BITSTART 22
#define FRC_TOP__KME_DEHALO__reg_dh_occl_gen_sim_trans_BITEND 24

#define FRC_TOP__KME_DEHALO__reg_dh_bv0_bv1_switch_ADDR 0x00003D30
#define FRC_TOP__KME_DEHALO__reg_dh_bv0_bv1_switch_BITSTART 25
#define FRC_TOP__KME_DEHALO__reg_dh_bv0_bv1_switch_BITEND 25

#define FRC_TOP__KME_DEHALO__reg_dh_post_flt_apl_dif_gain_ADDR 0x00003D30
#define FRC_TOP__KME_DEHALO__reg_dh_post_flt_apl_dif_gain_BITSTART 26
#define FRC_TOP__KME_DEHALO__reg_dh_post_flt_apl_dif_gain_BITEND 31

#define FRC_TOP__KME_DEHALO__dummy_ctrl5_ADDR 0x00003D34
#define FRC_TOP__KME_DEHALO__dummy_ctrl5_BITSTART 0
#define FRC_TOP__KME_DEHALO__dummy_ctrl5_BITEND 5

#define FRC_TOP__KME_DEHALO__reg_dh_pfv_gen_force_dehalo_level_ADDR 0x00003D34
#define FRC_TOP__KME_DEHALO__reg_dh_pfv_gen_force_dehalo_level_BITSTART 6
#define FRC_TOP__KME_DEHALO__reg_dh_pfv_gen_force_dehalo_level_BITEND 11

#define FRC_TOP__KME_DEHALO__reg_dh_pfv_gen_glb_dehalo_gain2_ADDR 0x00003D34
#define FRC_TOP__KME_DEHALO__reg_dh_pfv_gen_glb_dehalo_gain2_BITSTART 12
#define FRC_TOP__KME_DEHALO__reg_dh_pfv_gen_glb_dehalo_gain2_BITEND 17

#define FRC_TOP__KME_DEHALO__reg_dh_pfv_gen_force_dehalo_level2_ADDR 0x00003D34
#define FRC_TOP__KME_DEHALO__reg_dh_pfv_gen_force_dehalo_level2_BITSTART 18
#define FRC_TOP__KME_DEHALO__reg_dh_pfv_gen_force_dehalo_level2_BITEND 23

#define FRC_TOP__KME_DEHALO__reg_dh_pfv_gen_glb_dehalo_gain_ADDR 0x00003D34
#define FRC_TOP__KME_DEHALO__reg_dh_pfv_gen_glb_dehalo_gain_BITSTART 24
#define FRC_TOP__KME_DEHALO__reg_dh_pfv_gen_glb_dehalo_gain_BITEND 30

#define FRC_TOP__KME_DEHALO__reg_dh_occl_gen_dif_slp_ADDR 0x00003D38
#define FRC_TOP__KME_DEHALO__reg_dh_occl_gen_dif_slp_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_occl_gen_dif_slp_BITEND 11

#define FRC_TOP__KME_DEHALO__reg_dh_occl_gen_dif_thr_ADDR 0x00003D38
#define FRC_TOP__KME_DEHALO__reg_dh_occl_gen_dif_thr_BITSTART 12
#define FRC_TOP__KME_DEHALO__reg_dh_occl_gen_dif_thr_BITEND 19

#define FRC_TOP__KME_DEHALO__reg_dh_occl_gen_dif_trans_ADDR 0x00003D38
#define FRC_TOP__KME_DEHALO__reg_dh_occl_gen_dif_trans_BITSTART 20
#define FRC_TOP__KME_DEHALO__reg_dh_occl_gen_dif_trans_BITEND 22

#define FRC_TOP__KME_DEHALO__reg_dh_pfv_chk_pedal_shf_ADDR 0x00003D38
#define FRC_TOP__KME_DEHALO__reg_dh_pfv_chk_pedal_shf_BITSTART 23
#define FRC_TOP__KME_DEHALO__reg_dh_pfv_chk_pedal_shf_BITEND 25

#define FRC_TOP__KME_DEHALO__reg_dh_oob_penalty_gain_ADDR 0x00003D38
#define FRC_TOP__KME_DEHALO__reg_dh_oob_penalty_gain_BITSTART 26
#define FRC_TOP__KME_DEHALO__reg_dh_oob_penalty_gain_BITEND 29

#define FRC_TOP__KME_DEHALO__reg_dh_post_flt_en_ADDR 0x00003D38
#define FRC_TOP__KME_DEHALO__reg_dh_post_flt_en_BITSTART 30
#define FRC_TOP__KME_DEHALO__reg_dh_post_flt_en_BITEND 31

#define FRC_TOP__KME_DEHALO__reg_dh_debug_en_ADDR 0x00003D3C
#define FRC_TOP__KME_DEHALO__reg_dh_debug_en_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_debug_en_BITEND 0

#define FRC_TOP__KME_DEHALO__reg_dh_debug_sel_ADDR 0x00003D3C
#define FRC_TOP__KME_DEHALO__reg_dh_debug_sel_BITSTART 1
#define FRC_TOP__KME_DEHALO__reg_dh_debug_sel_BITEND 5

#define FRC_TOP__KME_DEHALO__reg_dh_phase_blend_mod_ADDR 0x00003D3C
#define FRC_TOP__KME_DEHALO__reg_dh_phase_blend_mod_BITSTART 6
#define FRC_TOP__KME_DEHALO__reg_dh_phase_blend_mod_BITEND 6

#define FRC_TOP__KME_DEHALO__reg_dh_phase_blend_reg0_ADDR 0x00003D3C
#define FRC_TOP__KME_DEHALO__reg_dh_phase_blend_reg0_BITSTART 7
#define FRC_TOP__KME_DEHALO__reg_dh_phase_blend_reg0_BITEND 12

#define FRC_TOP__KME_DEHALO__reg_dh_phase_blend_reg1_ADDR 0x00003D3C
#define FRC_TOP__KME_DEHALO__reg_dh_phase_blend_reg1_BITSTART 13
#define FRC_TOP__KME_DEHALO__reg_dh_phase_blend_reg1_BITEND 18

#define FRC_TOP__KME_DEHALO__reg_dh_rt1_penalty0_ADDR 0x00003D40
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_penalty0_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_penalty0_BITEND 9

#define FRC_TOP__KME_DEHALO__reg_dh_rt1_penalty1_ADDR 0x00003D40
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_penalty1_BITSTART 10
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_penalty1_BITEND 19

#define FRC_TOP__KME_DEHALO__reg_dh_rt1_penalty2_ADDR 0x00003D40
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_penalty2_BITSTART 20
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_penalty2_BITEND 29

#define FRC_TOP__KME_DEHALO__reg_dh_rt1_oobx_shft_ADDR 0x00003D44
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_oobx_shft_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_oobx_shft_BITEND 2

#define FRC_TOP__KME_DEHALO__reg_dh_rt1_ooby_shft_ADDR 0x00003D44
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_ooby_shft_BITSTART 3
#define FRC_TOP__KME_DEHALO__reg_dh_rt1_ooby_shft_BITEND 5

#define FRC_TOP__KME_DEHALO__reg_dh_phase_prec_ADDR 0x00003D44
#define FRC_TOP__KME_DEHALO__reg_dh_phase_prec_BITSTART 6
#define FRC_TOP__KME_DEHALO__reg_dh_phase_prec_BITEND 13

#define FRC_TOP__KME_DEHALO__reg_dh_pfvgen_ph_prec_ADDR 0x00003D44
#define FRC_TOP__KME_DEHALO__reg_dh_pfvgen_ph_prec_BITSTART 14
#define FRC_TOP__KME_DEHALO__reg_dh_pfvgen_ph_prec_BITEND 16

#define FRC_TOP__KME_DEHALO__reg_dh_rt2_oobx_shft_ADDR 0x00003D48
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_oobx_shft_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_oobx_shft_BITEND 2

#define FRC_TOP__KME_DEHALO__reg_dh_rt2_ooby_shft_ADDR 0x00003D48
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_ooby_shft_BITSTART 3
#define FRC_TOP__KME_DEHALO__reg_dh_rt2_ooby_shft_BITEND 5

#define FRC_TOP__KME_DEHALO__reg_dh_phase_offset0_ADDR 0x00003D4C
#define FRC_TOP__KME_DEHALO__reg_dh_phase_offset0_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_phase_offset0_BITEND 6

#define FRC_TOP__KME_DEHALO__reg_dh_phase_offset1_ADDR 0x00003D4C
#define FRC_TOP__KME_DEHALO__reg_dh_phase_offset1_BITSTART 7
#define FRC_TOP__KME_DEHALO__reg_dh_phase_offset1_BITEND 13

#define FRC_TOP__KME_DEHALO__reg_dh_phase_offset2_ADDR 0x00003D4C
#define FRC_TOP__KME_DEHALO__reg_dh_phase_offset2_BITSTART 14
#define FRC_TOP__KME_DEHALO__reg_dh_phase_offset2_BITEND 20

#define FRC_TOP__KME_DEHALO__reg_dh_phase_offset3_ADDR 0x00003D50
#define FRC_TOP__KME_DEHALO__reg_dh_phase_offset3_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_phase_offset3_BITEND 6

#define FRC_TOP__KME_DEHALO__reg_dh_phase_offset4_ADDR 0x00003D50
#define FRC_TOP__KME_DEHALO__reg_dh_phase_offset4_BITSTART 7
#define FRC_TOP__KME_DEHALO__reg_dh_phase_offset4_BITEND 13

#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_timing_en_ADDR 0x00003D54
#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_timing_en_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_timing_en_BITEND 0

#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_patt_mode_ADDR 0x00003D54
#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_patt_mode_BITSTART 1
#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_patt_mode_BITEND 2

#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_ph_offst_num_ADDR 0x00003D54
#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_ph_offst_num_BITSTART 3
#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_ph_offst_num_BITEND 11

#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_candi_num_ADDR 0x00003D54
#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_candi_num_BITSTART 12
#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_candi_num_BITEND 20

#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_candi_intv_ADDR 0x00003D54
#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_candi_intv_BITSTART 21
#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_candi_intv_BITEND 29

#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_blk_num_ADDR 0x00003D58
#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_blk_num_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_blk_num_BITEND 8

#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_row_num_ADDR 0x00003D58
#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_row_num_BITSTART 9
#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_row_num_BITEND 17

#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_rt1_dat_en_ADDR 0x00003D5C
#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_rt1_dat_en_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_rt1_dat_en_BITEND 0

#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_mvpatt_mode_ADDR 0x00003D5C
#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_mvpatt_mode_BITSTART 1
#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_mvpatt_mode_BITEND 2

#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_blk_dur_ADDR 0x00003D5C
#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_blk_dur_BITSTART 3
#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_blk_dur_BITEND 11

#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_blkmv_gen_ADDR 0x00003D5C
#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_blkmv_gen_BITSTART 12
#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_blkmv_gen_BITEND 20

#define FRC_TOP__KME_DEHALO__reg_dh_row_size_ADDR 0x00003D5C
#define FRC_TOP__KME_DEHALO__reg_dh_row_size_BITSTART 21
#define FRC_TOP__KME_DEHALO__reg_dh_row_size_BITEND 21

#define FRC_TOP__KME_DEHALO__reg_dh_show_en_ADDR 0x00003D60
#define FRC_TOP__KME_DEHALO__reg_dh_show_en_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_show_en_BITEND 0

#define FRC_TOP__KME_DEHALO__reg_dh_show_sel_ADDR 0x00003D60
#define FRC_TOP__KME_DEHALO__reg_dh_show_sel_BITSTART 1
#define FRC_TOP__KME_DEHALO__reg_dh_show_sel_BITEND 5

#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_candi_nums_ADDR 0x00003D60
#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_candi_nums_BITSTART 6
#define FRC_TOP__KME_DEHALO__reg_dh_vbuf_candi_nums_BITEND 10

#define FRC_TOP__KME_DEHALO__reg_dh_mv_rt2_patt_en_ADDR 0x00003D60
#define FRC_TOP__KME_DEHALO__reg_dh_mv_rt2_patt_en_BITSTART 11
#define FRC_TOP__KME_DEHALO__reg_dh_mv_rt2_patt_en_BITEND 11

#define FRC_TOP__KME_DEHALO__reg_dh_mv_pat_mv_x_ADDR 0x00003D64
#define FRC_TOP__KME_DEHALO__reg_dh_mv_pat_mv_x_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_mv_pat_mv_x_BITEND 10

#define FRC_TOP__KME_DEHALO__reg_dh_mv_pat_mv_y_ADDR 0x00003D64
#define FRC_TOP__KME_DEHALO__reg_dh_mv_pat_mv_y_BITSTART 11
#define FRC_TOP__KME_DEHALO__reg_dh_mv_pat_mv_y_BITEND 20

#define FRC_TOP__KME_DEHALO__reg_dh_mv_pat_self_cycle_ADDR 0x00003D64
#define FRC_TOP__KME_DEHALO__reg_dh_mv_pat_self_cycle_BITSTART 21
#define FRC_TOP__KME_DEHALO__reg_dh_mv_pat_self_cycle_BITEND 26

#define FRC_TOP__KME_DEHALO__reg_dh_mv_pat_self_en_ADDR 0x00003D64
#define FRC_TOP__KME_DEHALO__reg_dh_mv_pat_self_en_BITSTART 27
#define FRC_TOP__KME_DEHALO__reg_dh_mv_pat_self_en_BITEND 27

#define FRC_TOP__KME_DEHALO__reg_dh_mv_pat_mode_ADDR 0x00003D64
#define FRC_TOP__KME_DEHALO__reg_dh_mv_pat_mode_BITSTART 28
#define FRC_TOP__KME_DEHALO__reg_dh_mv_pat_mode_BITEND 29

#define FRC_TOP__KME_DEHALO__reg_dh_mv_pat_en_ADDR 0x00003D64
#define FRC_TOP__KME_DEHALO__reg_dh_mv_pat_en_BITSTART 30
#define FRC_TOP__KME_DEHALO__reg_dh_mv_pat_en_BITEND 31

#define FRC_TOP__KME_DEHALO__reg_dh_dummy_ctrl2_ADDR 0x00003D68
#define FRC_TOP__KME_DEHALO__reg_dh_dummy_ctrl2_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_dummy_ctrl2_BITEND 0

#define FRC_TOP__KME_DEHALO__reg_dh_half_v_timing_ADDR 0x00003D68
#define FRC_TOP__KME_DEHALO__reg_dh_half_v_timing_BITSTART 1
#define FRC_TOP__KME_DEHALO__reg_dh_half_v_timing_BITEND 1

#define FRC_TOP__KME_DEHALO__reg_dh_mv_pat_h0_ADDR 0x00003D6C
#define FRC_TOP__KME_DEHALO__reg_dh_mv_pat_h0_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_mv_pat_h0_BITEND 8

#define FRC_TOP__KME_DEHALO__reg_dh_mv_pat_h1_ADDR 0x00003D6C
#define FRC_TOP__KME_DEHALO__reg_dh_mv_pat_h1_BITSTART 16
#define FRC_TOP__KME_DEHALO__reg_dh_mv_pat_h1_BITEND 24

#define FRC_TOP__KME_DEHALO__reg_dh_mv_pat_v0_ADDR 0x00003D70
#define FRC_TOP__KME_DEHALO__reg_dh_mv_pat_v0_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_mv_pat_v0_BITEND 8

#define FRC_TOP__KME_DEHALO__reg_dh_mv_pat_v1_ADDR 0x00003D70
#define FRC_TOP__KME_DEHALO__reg_dh_mv_pat_v1_BITSTART 16
#define FRC_TOP__KME_DEHALO__reg_dh_mv_pat_v1_BITEND 24

#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_x_diff_th_ADDR 0x00003D74
#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_x_diff_th_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_x_diff_th_BITEND 5

#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_x_ratio_ADDR 0x00003D74
#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_x_ratio_BITSTART 6
#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_x_ratio_BITEND 9

#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_x_th_ADDR 0x00003D74
#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_x_th_BITSTART 10
#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_x_th_BITEND 15

#define FRC_TOP__KME_DEHALO__reg_dh_logo_sad_x_th_ADDR 0x00003D74
#define FRC_TOP__KME_DEHALO__reg_dh_logo_sad_x_th_BITSTART 16
#define FRC_TOP__KME_DEHALO__reg_dh_logo_sad_x_th_BITEND 25

#define FRC_TOP__KME_DEHALO__reg_dh_logo_shift_ADDR 0x00003D74
#define FRC_TOP__KME_DEHALO__reg_dh_logo_shift_BITSTART 26
#define FRC_TOP__KME_DEHALO__reg_dh_logo_shift_BITEND 29

#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_x_num_th_ADDR 0x00003D78
#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_x_num_th_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_x_num_th_BITEND 8

#define FRC_TOP__KME_DEHALO__reg_dh_logo_logo_x_th_ADDR 0x00003D78
#define FRC_TOP__KME_DEHALO__reg_dh_logo_logo_x_th_BITSTART 9
#define FRC_TOP__KME_DEHALO__reg_dh_logo_logo_x_th_BITEND 17

#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_y_diff_th_ADDR 0x00003D7C
#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_y_diff_th_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_y_diff_th_BITEND 5

#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_y_ratio_ADDR 0x00003D7C
#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_y_ratio_BITSTART 6
#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_y_ratio_BITEND 9

#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_y_th_ADDR 0x00003D7C
#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_y_th_BITSTART 10
#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_y_th_BITEND 15

#define FRC_TOP__KME_DEHALO__reg_dh_logo_sad_y_th_ADDR 0x00003D7C
#define FRC_TOP__KME_DEHALO__reg_dh_logo_sad_y_th_BITSTART 16
#define FRC_TOP__KME_DEHALO__reg_dh_logo_sad_y_th_BITEND 25

#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_y_num_th_ADDR 0x00003D80
#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_y_num_th_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_y_num_th_BITEND 8

#define FRC_TOP__KME_DEHALO__reg_dh_logo_logo_y_th_ADDR 0x00003D80
#define FRC_TOP__KME_DEHALO__reg_dh_logo_logo_y_th_BITSTART 9
#define FRC_TOP__KME_DEHALO__reg_dh_logo_logo_y_th_BITEND 17

#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_d_diff_th_rg0_ADDR 0x00003D84
#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_d_diff_th_rg0_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_d_diff_th_rg0_BITEND 5

#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_d_th_rg0_ADDR 0x00003D84
#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_d_th_rg0_BITSTART 6
#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_d_th_rg0_BITEND 11

#define FRC_TOP__KME_DEHALO__reg_dh_logo_sad_d_th_rg0_ADDR 0x00003D84
#define FRC_TOP__KME_DEHALO__reg_dh_logo_sad_d_th_rg0_BITSTART 12
#define FRC_TOP__KME_DEHALO__reg_dh_logo_sad_d_th_rg0_BITEND 21

#define FRC_TOP__KME_DEHALO__reg_dh_logo_smv_mv_y_th_ADDR 0x00003D88
#define FRC_TOP__KME_DEHALO__reg_dh_logo_smv_mv_y_th_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_logo_smv_mv_y_th_BITEND 5

#define FRC_TOP__KME_DEHALO__reg_dh_logo_smv_mv_x_th_ADDR 0x00003D88
#define FRC_TOP__KME_DEHALO__reg_dh_logo_smv_mv_x_th_BITSTART 6
#define FRC_TOP__KME_DEHALO__reg_dh_logo_smv_mv_x_th_BITEND 11

#define FRC_TOP__KME_DEHALO__reg_dh_logo_smv_sad_th_ADDR 0x00003D88
#define FRC_TOP__KME_DEHALO__reg_dh_logo_smv_sad_th_BITSTART 12
#define FRC_TOP__KME_DEHALO__reg_dh_logo_smv_sad_th_BITEND 21

#define FRC_TOP__KME_DEHALO__reg_dh_logo_smv_num_ADDR 0x00003D8C
#define FRC_TOP__KME_DEHALO__reg_dh_logo_smv_num_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_logo_smv_num_BITEND 17

#define FRC_TOP__KME_DEHALO__reg_dh_logo_hor_bypass_rg0_ADDR 0x00003D90
#define FRC_TOP__KME_DEHALO__reg_dh_logo_hor_bypass_rg0_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_logo_hor_bypass_rg0_BITEND 2

#define FRC_TOP__KME_DEHALO__reg_dh_logo_ver_bypass_rg0_ADDR 0x00003D90
#define FRC_TOP__KME_DEHALO__reg_dh_logo_ver_bypass_rg0_BITSTART 4
#define FRC_TOP__KME_DEHALO__reg_dh_logo_ver_bypass_rg0_BITEND 6

#define FRC_TOP__KME_DEHALO__reg_dh_logo_mvd_bypass_rg0_ADDR 0x00003D90
#define FRC_TOP__KME_DEHALO__reg_dh_logo_mvd_bypass_rg0_BITSTART 8
#define FRC_TOP__KME_DEHALO__reg_dh_logo_mvd_bypass_rg0_BITEND 10

#define FRC_TOP__KME_DEHALO__reg_dh_logo_smv_bypass_rg0_ADDR 0x00003D90
#define FRC_TOP__KME_DEHALO__reg_dh_logo_smv_bypass_rg0_BITSTART 12
#define FRC_TOP__KME_DEHALO__reg_dh_logo_smv_bypass_rg0_BITEND 14

#define FRC_TOP__KME_DEHALO__reg_dh_logo_tmv_bypass_rg0_ADDR 0x00003D90
#define FRC_TOP__KME_DEHALO__reg_dh_logo_tmv_bypass_rg0_BITSTART 15
#define FRC_TOP__KME_DEHALO__reg_dh_logo_tmv_bypass_rg0_BITEND 15

#define FRC_TOP__KME_DEHALO__reg_dh_logo_pat_en_ADDR 0x00003D90
#define FRC_TOP__KME_DEHALO__reg_dh_logo_pat_en_BITSTART 16
#define FRC_TOP__KME_DEHALO__reg_dh_logo_pat_en_BITEND 19

#define FRC_TOP__KME_DEHALO__reg_dh_dlogo_repeat_mod_ADDR 0x00003D90
#define FRC_TOP__KME_DEHALO__reg_dh_dlogo_repeat_mod_BITSTART 20
#define FRC_TOP__KME_DEHALO__reg_dh_dlogo_repeat_mod_BITEND 20

#define FRC_TOP__KME_DEHALO__reg_dh_logo_rgn_v0_ADDR 0x00003D94
#define FRC_TOP__KME_DEHALO__reg_dh_logo_rgn_v0_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_logo_rgn_v0_BITEND 7

#define FRC_TOP__KME_DEHALO__reg_dh_logo_rgn_v1_ADDR 0x00003D94
#define FRC_TOP__KME_DEHALO__reg_dh_logo_rgn_v1_BITSTART 8
#define FRC_TOP__KME_DEHALO__reg_dh_logo_rgn_v1_BITEND 15

#define FRC_TOP__KME_DEHALO__reg_dh_logo_rgn_v2_ADDR 0x00003D94
#define FRC_TOP__KME_DEHALO__reg_dh_logo_rgn_v2_BITSTART 16
#define FRC_TOP__KME_DEHALO__reg_dh_logo_rgn_v2_BITEND 23

#define FRC_TOP__KME_DEHALO__reg_dh_logo_rgn_v3_ADDR 0x00003D94
#define FRC_TOP__KME_DEHALO__reg_dh_logo_rgn_v3_BITSTART 24
#define FRC_TOP__KME_DEHALO__reg_dh_logo_rgn_v3_BITEND 31

#define FRC_TOP__KME_DEHALO__reg_dh_logo_rgn_h0_ADDR 0x00003D98
#define FRC_TOP__KME_DEHALO__reg_dh_logo_rgn_h0_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_logo_rgn_h0_BITEND 7

#define FRC_TOP__KME_DEHALO__reg_dh_logo_rgn_h1_ADDR 0x00003D98
#define FRC_TOP__KME_DEHALO__reg_dh_logo_rgn_h1_BITSTART 8
#define FRC_TOP__KME_DEHALO__reg_dh_logo_rgn_h1_BITEND 15

#define FRC_TOP__KME_DEHALO__reg_dh_logo_rgn_h2_ADDR 0x00003D98
#define FRC_TOP__KME_DEHALO__reg_dh_logo_rgn_h2_BITSTART 16
#define FRC_TOP__KME_DEHALO__reg_dh_logo_rgn_h2_BITEND 23

#define FRC_TOP__KME_DEHALO__reg_dh_logo_rgn_h3_ADDR 0x00003D98
#define FRC_TOP__KME_DEHALO__reg_dh_logo_rgn_h3_BITSTART 24
#define FRC_TOP__KME_DEHALO__reg_dh_logo_rgn_h3_BITEND 31

#define FRC_TOP__KME_DEHALO__reg_dh_logo_rgn_h4_ADDR 0x00003D9C
#define FRC_TOP__KME_DEHALO__reg_dh_logo_rgn_h4_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_logo_rgn_h4_BITEND 7

#define FRC_TOP__KME_DEHALO__reg_dh_logo_rgn_h5_ADDR 0x00003D9C
#define FRC_TOP__KME_DEHALO__reg_dh_logo_rgn_h5_BITSTART 8
#define FRC_TOP__KME_DEHALO__reg_dh_logo_rgn_h5_BITEND 15

#define FRC_TOP__KME_DEHALO__reg_dh_logo_rdbk_en_ADDR 0x00003D9C
#define FRC_TOP__KME_DEHALO__reg_dh_logo_rdbk_en_BITSTART 16
#define FRC_TOP__KME_DEHALO__reg_dh_logo_rdbk_en_BITEND 16

#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_t_th_rg0_ADDR 0x00003DA0
#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_t_th_rg0_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_t_th_rg0_BITEND 7

#define FRC_TOP__KME_DEHALO__reg_dh_logo_tmv_num_rg0_ADDR 0x00003DA0
#define FRC_TOP__KME_DEHALO__reg_dh_logo_tmv_num_rg0_BITSTART 8
#define FRC_TOP__KME_DEHALO__reg_dh_logo_tmv_num_rg0_BITEND 15

#define FRC_TOP__KME_DEHALO__reg_dh_logo_sad_t_th_rg0_ADDR 0x00003DA0
#define FRC_TOP__KME_DEHALO__reg_dh_logo_sad_t_th_rg0_BITSTART 16
#define FRC_TOP__KME_DEHALO__reg_dh_logo_sad_t_th_rg0_BITEND 25

#define FRC_TOP__KME_DEHALO__reg_dh_logo_tmv_mode_rg0_ADDR 0x00003DA0
#define FRC_TOP__KME_DEHALO__reg_dh_logo_tmv_mode_rg0_BITSTART 26
#define FRC_TOP__KME_DEHALO__reg_dh_logo_tmv_mode_rg0_BITEND 27

#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_t_th_rg1_ADDR 0x00003DA4
#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_t_th_rg1_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_t_th_rg1_BITEND 7

#define FRC_TOP__KME_DEHALO__reg_dh_logo_tmv_num_rg1_ADDR 0x00003DA4
#define FRC_TOP__KME_DEHALO__reg_dh_logo_tmv_num_rg1_BITSTART 8
#define FRC_TOP__KME_DEHALO__reg_dh_logo_tmv_num_rg1_BITEND 15

#define FRC_TOP__KME_DEHALO__reg_dh_logo_sad_t_th_rg1_ADDR 0x00003DA4
#define FRC_TOP__KME_DEHALO__reg_dh_logo_sad_t_th_rg1_BITSTART 16
#define FRC_TOP__KME_DEHALO__reg_dh_logo_sad_t_th_rg1_BITEND 25

#define FRC_TOP__KME_DEHALO__reg_dh_logo_tmv_mode_rg1_ADDR 0x00003DA4
#define FRC_TOP__KME_DEHALO__reg_dh_logo_tmv_mode_rg1_BITSTART 26
#define FRC_TOP__KME_DEHALO__reg_dh_logo_tmv_mode_rg1_BITEND 27

#define FRC_TOP__KME_DEHALO__reg_dh_logo_tmv_bypass_rg1_ADDR 0x00003DA8
#define FRC_TOP__KME_DEHALO__reg_dh_logo_tmv_bypass_rg1_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_logo_tmv_bypass_rg1_BITEND 0

#define FRC_TOP__KME_DEHALO__reg_dh_logo_hor_bypass_rg1_ADDR 0x00003DA8
#define FRC_TOP__KME_DEHALO__reg_dh_logo_hor_bypass_rg1_BITSTART 1
#define FRC_TOP__KME_DEHALO__reg_dh_logo_hor_bypass_rg1_BITEND 3

#define FRC_TOP__KME_DEHALO__reg_dh_logo_ver_bypass_rg1_ADDR 0x00003DA8
#define FRC_TOP__KME_DEHALO__reg_dh_logo_ver_bypass_rg1_BITSTART 4
#define FRC_TOP__KME_DEHALO__reg_dh_logo_ver_bypass_rg1_BITEND 6

#define FRC_TOP__KME_DEHALO__reg_dh_logo_mvd_bypass_rg1_ADDR 0x00003DA8
#define FRC_TOP__KME_DEHALO__reg_dh_logo_mvd_bypass_rg1_BITSTART 7
#define FRC_TOP__KME_DEHALO__reg_dh_logo_mvd_bypass_rg1_BITEND 9

#define FRC_TOP__KME_DEHALO__reg_dh_logo_smv_bypass_rg1_ADDR 0x00003DA8
#define FRC_TOP__KME_DEHALO__reg_dh_logo_smv_bypass_rg1_BITSTART 10
#define FRC_TOP__KME_DEHALO__reg_dh_logo_smv_bypass_rg1_BITEND 12

#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_d_diff_th_rg1_ADDR 0x00003DAC
#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_d_diff_th_rg1_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_d_diff_th_rg1_BITEND 5

#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_d_th_rg1_ADDR 0x00003DAC
#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_d_th_rg1_BITSTART 6
#define FRC_TOP__KME_DEHALO__reg_dh_logo_mv_d_th_rg1_BITEND 11

#define FRC_TOP__KME_DEHALO__reg_dh_logo_sad_d_th_rg1_ADDR 0x00003DAC
#define FRC_TOP__KME_DEHALO__reg_dh_logo_sad_d_th_rg1_BITSTART 12
#define FRC_TOP__KME_DEHALO__reg_dh_logo_sad_d_th_rg1_BITEND 21

#define FRC_TOP__KME_DEHALO__reg_dh_phase_gain0_ADDR 0x00003DB0
#define FRC_TOP__KME_DEHALO__reg_dh_phase_gain0_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_phase_gain0_BITEND 5

#define FRC_TOP__KME_DEHALO__reg_dh_phase_gain1_ADDR 0x00003DB0
#define FRC_TOP__KME_DEHALO__reg_dh_phase_gain1_BITSTART 6
#define FRC_TOP__KME_DEHALO__reg_dh_phase_gain1_BITEND 11

#define FRC_TOP__KME_DEHALO__reg_dh_phase_gain2_ADDR 0x00003DB0
#define FRC_TOP__KME_DEHALO__reg_dh_phase_gain2_BITSTART 12
#define FRC_TOP__KME_DEHALO__reg_dh_phase_gain2_BITEND 17

#define FRC_TOP__KME_DEHALO__reg_dh_phase_gain3_ADDR 0x00003DB4
#define FRC_TOP__KME_DEHALO__reg_dh_phase_gain3_BITSTART 0
#define FRC_TOP__KME_DEHALO__reg_dh_phase_gain3_BITEND 5

#define FRC_TOP__KME_DEHALO__reg_dh_phase_gain4_ADDR 0x00003DB4
#define FRC_TOP__KME_DEHALO__reg_dh_phase_gain4_BITSTART 6
#define FRC_TOP__KME_DEHALO__reg_dh_phase_gain4_BITEND 11

#define FRC_TOP__KME_DEHALO__regr_dh_cover_cnt_ADDR 0x00003DC8
#define FRC_TOP__KME_DEHALO__regr_dh_cover_cnt_BITSTART 0
#define FRC_TOP__KME_DEHALO__regr_dh_cover_cnt_BITEND 15

#define FRC_TOP__KME_DEHALO__regr_dh_uncover_cnt_ADDR 0x00003DC8
#define FRC_TOP__KME_DEHALO__regr_dh_uncover_cnt_BITSTART 16
#define FRC_TOP__KME_DEHALO__regr_dh_uncover_cnt_BITEND 31

#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_00_ADDR 0x00003DD0
#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_00_BITSTART 0
#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_00_BITEND 15

#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_01_ADDR 0x00003DD0
#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_01_BITSTART 16
#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_01_BITEND 31

#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_02_ADDR 0x00003DD4
#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_02_BITSTART 0
#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_02_BITEND 15

#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_03_ADDR 0x00003DD4
#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_03_BITSTART 16
#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_03_BITEND 31

#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_04_ADDR 0x00003DD8
#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_04_BITSTART 0
#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_04_BITEND 15

#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_10_ADDR 0x00003DD8
#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_10_BITSTART 16
#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_10_BITEND 31

#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_11_ADDR 0x00003DDC
#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_11_BITSTART 0
#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_11_BITEND 15

#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_12_ADDR 0x00003DDC
#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_12_BITSTART 16
#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_12_BITEND 31

#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_13_ADDR 0x00003DE0
#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_13_BITSTART 0
#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_13_BITEND 15

#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_14_ADDR 0x00003DE0
#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_14_BITSTART 16
#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_14_BITEND 31

#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_20_ADDR 0x00003DE4
#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_20_BITSTART 0
#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_20_BITEND 15

#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_21_ADDR 0x00003DE4
#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_21_BITSTART 16
#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_21_BITEND 31

#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_22_ADDR 0x00003DE8
#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_22_BITSTART 0
#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_22_BITEND 15

#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_23_ADDR 0x00003DE8
#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_23_BITSTART 16
#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_23_BITEND 31

#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_24_ADDR 0x00003DEC
#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_24_BITSTART 0
#define FRC_TOP__KME_DEHALO__regr_dh_logo_rdbk_24_BITEND 15

#define FRC_TOP__KME_DEHALO__regr_dh_dummy_ec_ADDR 0x00003DEC
#define FRC_TOP__KME_DEHALO__regr_dh_dummy_ec_BITSTART 16
#define FRC_TOP__KME_DEHALO__regr_dh_dummy_ec_BITEND 31

#define FRC_TOP__KME_DEHALO__regr_ph_mv_conflict_ADDR 0x00003DF0
#define FRC_TOP__KME_DEHALO__regr_ph_mv_conflict_BITSTART 0
#define FRC_TOP__KME_DEHALO__regr_ph_mv_conflict_BITEND 0

#define FRC_TOP__KME_DEHALO__regr_ph_mv_afifo_ov_ADDR 0x00003DF0
#define FRC_TOP__KME_DEHALO__regr_ph_mv_afifo_ov_BITSTART 1
#define FRC_TOP__KME_DEHALO__regr_ph_mv_afifo_ov_BITEND 1

#define FRC_TOP__KME_DEHALO__regr_me_row_cnt_ADDR 0x00003DF4
#define FRC_TOP__KME_DEHALO__regr_me_row_cnt_BITSTART 0
#define FRC_TOP__KME_DEHALO__regr_me_row_cnt_BITEND 7

#define FRC_TOP__KME_DEHALO__regr_me_blk_cnt_ADDR 0x00003DF4
#define FRC_TOP__KME_DEHALO__regr_me_blk_cnt_BITSTART 8
#define FRC_TOP__KME_DEHALO__regr_me_blk_cnt_BITEND 15

#define FRC_TOP__KME_DEHALO__regr_dh_row_cnt_ADDR 0x00003DF4
#define FRC_TOP__KME_DEHALO__regr_dh_row_cnt_BITSTART 16
#define FRC_TOP__KME_DEHALO__regr_dh_row_cnt_BITEND 23

#define FRC_TOP__KME_DEHALO__regr_dh_blk_cnt_ADDR 0x00003DF4
#define FRC_TOP__KME_DEHALO__regr_dh_blk_cnt_BITSTART 24
#define FRC_TOP__KME_DEHALO__regr_dh_blk_cnt_BITEND 31

#define FRC_TOP__KME_DEHALO__regr_ph_mv_wr_idx_ADDR 0x00003DF8
#define FRC_TOP__KME_DEHALO__regr_ph_mv_wr_idx_BITSTART 0
#define FRC_TOP__KME_DEHALO__regr_ph_mv_wr_idx_BITEND 2

#define FRC_TOP__KME_DEHALO__regr_ph_mv_rd_idx_ADDR 0x00003DF8
#define FRC_TOP__KME_DEHALO__regr_ph_mv_rd_idx_BITSTART 3
#define FRC_TOP__KME_DEHALO__regr_ph_mv_rd_idx_BITEND 5

#define FRC_TOP__KME_DEHALO__regr_dh_dummy_f8_ADDR 0x00003DF8
#define FRC_TOP__KME_DEHALO__regr_dh_dummy_f8_BITSTART 6
#define FRC_TOP__KME_DEHALO__regr_dh_dummy_f8_BITEND 31

#define FRC_TOP__KME_DEHALO__regr_blk_num_rdbk_ADDR 0x00003DFC
#define FRC_TOP__KME_DEHALO__regr_blk_num_rdbk_BITSTART 0
#define FRC_TOP__KME_DEHALO__regr_blk_num_rdbk_BITEND 8

#define FRC_TOP__KME_DEHALO__regr_row_num_rdbk_ADDR 0x00003DFC
#define FRC_TOP__KME_DEHALO__regr_row_num_rdbk_BITSTART 9
#define FRC_TOP__KME_DEHALO__regr_row_num_rdbk_BITEND 17

#define FRC_TOP__KME_DEHALO2__reg_dh_prepatt_info_en_ADDR 0x00003E00
#define FRC_TOP__KME_DEHALO2__reg_dh_prepatt_info_en_BITSTART 0
#define FRC_TOP__KME_DEHALO2__reg_dh_prepatt_info_en_BITEND 0

#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_con_gen_debug_en_ADDR 0x00003E00
#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_con_gen_debug_en_BITSTART 1
#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_con_gen_debug_en_BITEND 1

#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_con_gen_debug_sel_ADDR 0x00003E00
#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_con_gen_debug_sel_BITSTART 2
#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_con_gen_debug_sel_BITEND 5

#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_gen_new_debug_en_ADDR 0x00003E00
#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_gen_new_debug_en_BITSTART 6
#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_gen_new_debug_en_BITEND 6

#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_gen_new_debug_sel_ADDR 0x00003E00
#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_gen_new_debug_sel_BITSTART 7
#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_gen_new_debug_sel_BITEND 9

#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_check_debug_en_ADDR 0x00003E00
#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_check_debug_en_BITSTART 10
#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_check_debug_en_BITEND 10

#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_check_debug_sel_ADDR 0x00003E00
#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_check_debug_sel_BITSTART 11
#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_check_debug_sel_BITEND 14

#define FRC_TOP__KME_DEHALO2__reg_dh_occl_gen_debug_en_ADDR 0x00003E00
#define FRC_TOP__KME_DEHALO2__reg_dh_occl_gen_debug_en_BITSTART 15
#define FRC_TOP__KME_DEHALO2__reg_dh_occl_gen_debug_en_BITEND 15

#define FRC_TOP__KME_DEHALO2__reg_dh_occl_gen_debug_sel_ADDR 0x00003E00
#define FRC_TOP__KME_DEHALO2__reg_dh_occl_gen_debug_sel_BITSTART 16
#define FRC_TOP__KME_DEHALO2__reg_dh_occl_gen_debug_sel_BITEND 19

#define FRC_TOP__KME_DEHALO2__reg_dh_ph_mv_show_info_ADDR 0x00003E00
#define FRC_TOP__KME_DEHALO2__reg_dh_ph_mv_show_info_BITSTART 20
#define FRC_TOP__KME_DEHALO2__reg_dh_ph_mv_show_info_BITEND 20

#define FRC_TOP__KME_DEHALO2__reg_dh_det_row_posi_ADDR 0x00003E00
#define FRC_TOP__KME_DEHALO2__reg_dh_det_row_posi_BITSTART 21
#define FRC_TOP__KME_DEHALO2__reg_dh_det_row_posi_BITEND 28

#define FRC_TOP__KME_DEHALO2__reg_dh_out_tim_mux_ADDR 0x00003E00
#define FRC_TOP__KME_DEHALO2__reg_dh_out_tim_mux_BITSTART 29
#define FRC_TOP__KME_DEHALO2__reg_dh_out_tim_mux_BITEND 30

#define FRC_TOP__KME_DEHALO2__reg_dh_ero_mod_ADDR 0x00003E00
#define FRC_TOP__KME_DEHALO2__reg_dh_ero_mod_BITSTART 31
#define FRC_TOP__KME_DEHALO2__reg_dh_ero_mod_BITEND 31

#define FRC_TOP__KME_DEHALO2__reg_dh_rt2_hidx_ofst_ADDR 0x00003E08
#define FRC_TOP__KME_DEHALO2__reg_dh_rt2_hidx_ofst_BITSTART 0
#define FRC_TOP__KME_DEHALO2__reg_dh_rt2_hidx_ofst_BITEND 8

#define FRC_TOP__KME_DEHALO2__reg_dh_rt2_vidx_ofst_ADDR 0x00003E08
#define FRC_TOP__KME_DEHALO2__reg_dh_rt2_vidx_ofst_BITSTART 9
#define FRC_TOP__KME_DEHALO2__reg_dh_rt2_vidx_ofst_BITEND 17

#define FRC_TOP__KME_DEHALO2__reg_dh_post_flt_new_mode_ADDR 0x00003E08
#define FRC_TOP__KME_DEHALO2__reg_dh_post_flt_new_mode_BITSTART 18
#define FRC_TOP__KME_DEHALO2__reg_dh_post_flt_new_mode_BITEND 18

#define FRC_TOP__KME_DEHALO2__reg_dh_post_flt_occ_ext_thr_ADDR 0x00003E08
#define FRC_TOP__KME_DEHALO2__reg_dh_post_flt_occ_ext_thr_BITSTART 19
#define FRC_TOP__KME_DEHALO2__reg_dh_post_flt_occ_ext_thr_BITEND 23

#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_check_dif_mode_ADDR 0x00003E0C
#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_check_dif_mode_BITSTART 0
#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_check_dif_mode_BITEND 0

#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_check_dif_gain_i_ADDR 0x00003E0C
#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_check_dif_gain_i_BITSTART 1
#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_check_dif_gain_i_BITEND 7

#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_check_dif_gain_p_ADDR 0x00003E0C
#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_check_dif_gain_p_BITSTART 8
#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_check_dif_gain_p_BITEND 14

#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_check_dif_limit_ADDR 0x00003E0C
#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_check_dif_limit_BITSTART 15
#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_check_dif_limit_BITEND 24

#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_chk_diff_win_mode_ADDR 0x00003E0C
#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_chk_diff_win_mode_BITSTART 25
#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_chk_diff_win_mode_BITEND 25

#define FRC_TOP__KME_DEHALO2__reg_dh_post_flt_win_mode_ADDR 0x00003E0C
#define FRC_TOP__KME_DEHALO2__reg_dh_post_flt_win_mode_BITSTART 26
#define FRC_TOP__KME_DEHALO2__reg_dh_post_flt_win_mode_BITEND 26

#define FRC_TOP__KME_DEHALO2__reg_dh_rt1_oobgain_force_0_ADDR 0x00003E0C
#define FRC_TOP__KME_DEHALO2__reg_dh_rt1_oobgain_force_0_BITSTART 27
#define FRC_TOP__KME_DEHALO2__reg_dh_rt1_oobgain_force_0_BITEND 27

#define FRC_TOP__KME_DEHALO2__reg_dh_rt2_oobgain_force_0_ADDR 0x00003E0C
#define FRC_TOP__KME_DEHALO2__reg_dh_rt2_oobgain_force_0_BITSTART 28
#define FRC_TOP__KME_DEHALO2__reg_dh_rt2_oobgain_force_0_BITEND 28

#define FRC_TOP__KME_DEHALO2__reg_dh_post_flt_debug_en_ADDR 0x00003E10
#define FRC_TOP__KME_DEHALO2__reg_dh_post_flt_debug_en_BITSTART 0
#define FRC_TOP__KME_DEHALO2__reg_dh_post_flt_debug_en_BITEND 0

#define FRC_TOP__KME_DEHALO2__reg_dh_post_flt_debug_sel_ADDR 0x00003E10
#define FRC_TOP__KME_DEHALO2__reg_dh_post_flt_debug_sel_BITSTART 1
#define FRC_TOP__KME_DEHALO2__reg_dh_post_flt_debug_sel_BITEND 3

#define FRC_TOP__KME_DEHALO2__reg_dh_rt1_patt_en_ADDR 0x00003E10
#define FRC_TOP__KME_DEHALO2__reg_dh_rt1_patt_en_BITSTART 4
#define FRC_TOP__KME_DEHALO2__reg_dh_rt1_patt_en_BITEND 4

#define FRC_TOP__KME_DEHALO2__reg_dh_rt1_data_show_en_ADDR 0x00003E10
#define FRC_TOP__KME_DEHALO2__reg_dh_rt1_data_show_en_BITSTART 5
#define FRC_TOP__KME_DEHALO2__reg_dh_rt1_data_show_en_BITEND 5

#define FRC_TOP__KME_DEHALO2__reg_dh_rt2_patt_en_ADDR 0x00003E10
#define FRC_TOP__KME_DEHALO2__reg_dh_rt2_patt_en_BITSTART 6
#define FRC_TOP__KME_DEHALO2__reg_dh_rt2_patt_en_BITEND 6

#define FRC_TOP__KME_DEHALO2__reg_dh_rt2_data_show_en_ADDR 0x00003E10
#define FRC_TOP__KME_DEHALO2__reg_dh_rt2_data_show_en_BITSTART 7
#define FRC_TOP__KME_DEHALO2__reg_dh_rt2_data_show_en_BITEND 7

#define FRC_TOP__KME_DEHALO2__reg_dh_dummy_l_ADDR 0x00003E10
#define FRC_TOP__KME_DEHALO2__reg_dh_dummy_l_BITSTART 8
#define FRC_TOP__KME_DEHALO2__reg_dh_dummy_l_BITEND 31

#define FRC_TOP__KME_DEHALO2__reg_dh_pre_patt_blk_size_ADDR 0x00003E14
#define FRC_TOP__KME_DEHALO2__reg_dh_pre_patt_blk_size_BITSTART 0
#define FRC_TOP__KME_DEHALO2__reg_dh_pre_patt_blk_size_BITEND 0

#define FRC_TOP__KME_DEHALO2__reg_dh_pre_patt_row_size_ADDR 0x00003E14
#define FRC_TOP__KME_DEHALO2__reg_dh_pre_patt_row_size_BITSTART 1
#define FRC_TOP__KME_DEHALO2__reg_dh_pre_patt_row_size_BITEND 1

#define FRC_TOP__KME_DEHALO2__reg_dh_pst_patt_blk_size_ADDR 0x00003E14
#define FRC_TOP__KME_DEHALO2__reg_dh_pst_patt_blk_size_BITSTART 2
#define FRC_TOP__KME_DEHALO2__reg_dh_pst_patt_blk_size_BITEND 2

#define FRC_TOP__KME_DEHALO2__reg_dh_pst_patt_row_size_ADDR 0x00003E14
#define FRC_TOP__KME_DEHALO2__reg_dh_pst_patt_row_size_BITSTART 3
#define FRC_TOP__KME_DEHALO2__reg_dh_pst_patt_row_size_BITEND 3

#define FRC_TOP__KME_DEHALO2__reg_dh_uhd_or_fhd_show_ADDR 0x00003E14
#define FRC_TOP__KME_DEHALO2__reg_dh_uhd_or_fhd_show_BITSTART 4
#define FRC_TOP__KME_DEHALO2__reg_dh_uhd_or_fhd_show_BITEND 4

#define FRC_TOP__KME_DEHALO2__reg_dh_phmv_pat_en_ADDR 0x00003E14
#define FRC_TOP__KME_DEHALO2__reg_dh_phmv_pat_en_BITSTART 5
#define FRC_TOP__KME_DEHALO2__reg_dh_phmv_pat_en_BITEND 5

#define FRC_TOP__KME_DEHALO2__reg_dh_pfvconf_statis_en_ADDR 0x00003E14
#define FRC_TOP__KME_DEHALO2__reg_dh_pfvconf_statis_en_BITSTART 6
#define FRC_TOP__KME_DEHALO2__reg_dh_pfvconf_statis_en_BITEND 6

#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_conf_gen_flg_force_en_ADDR 0x00003E14
#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_conf_gen_flg_force_en_BITSTART 7
#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_conf_gen_flg_force_en_BITEND 7

#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_conf_gen_flg_force_cov_ADDR 0x00003E14
#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_conf_gen_flg_force_cov_BITSTART 8
#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_conf_gen_flg_force_cov_BITEND 8

#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_conf_gen_flg_force_uov_ADDR 0x00003E14
#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_conf_gen_flg_force_uov_BITSTART 9
#define FRC_TOP__KME_DEHALO2__reg_dh_pfv_conf_gen_flg_force_uov_BITEND 9

#define FRC_TOP__KME_DEHALO2__reg_dh_patt_row_num_ADDR 0x00003E14
#define FRC_TOP__KME_DEHALO2__reg_dh_patt_row_num_BITSTART 10
#define FRC_TOP__KME_DEHALO2__reg_dh_patt_row_num_BITEND 19

#define FRC_TOP__KME_DEHALO2__reg_dh_patt_blk_num_ADDR 0x00003E14
#define FRC_TOP__KME_DEHALO2__reg_dh_patt_blk_num_BITSTART 20
#define FRC_TOP__KME_DEHALO2__reg_dh_patt_blk_num_BITEND 29

#define FRC_TOP__KME_DEHALO2__reg_dh_rt1_left_ofst_ADDR 0x00003E18
#define FRC_TOP__KME_DEHALO2__reg_dh_rt1_left_ofst_BITSTART 0
#define FRC_TOP__KME_DEHALO2__reg_dh_rt1_left_ofst_BITEND 8

#define FRC_TOP__KME_DEHALO2__reg_dh_rt1_right_ofst_ADDR 0x00003E18
#define FRC_TOP__KME_DEHALO2__reg_dh_rt1_right_ofst_BITSTART 9
#define FRC_TOP__KME_DEHALO2__reg_dh_rt1_right_ofst_BITEND 17

#define FRC_TOP__KME_DEHALO2__reg_dh_rt1_top_ofst_ADDR 0x00003E18
#define FRC_TOP__KME_DEHALO2__reg_dh_rt1_top_ofst_BITSTART 18
#define FRC_TOP__KME_DEHALO2__reg_dh_rt1_top_ofst_BITEND 26

#define FRC_TOP__KME_DEHALO2__reg_dh_rt1_bot_ofst_ADDR 0x00003E1C
#define FRC_TOP__KME_DEHALO2__reg_dh_rt1_bot_ofst_BITSTART 0
#define FRC_TOP__KME_DEHALO2__reg_dh_rt1_bot_ofst_BITEND 8

#define FRC_TOP__KME_DEHALO2__reg_dh_rt2_left_ofst_ADDR 0x00003E20
#define FRC_TOP__KME_DEHALO2__reg_dh_rt2_left_ofst_BITSTART 0
#define FRC_TOP__KME_DEHALO2__reg_dh_rt2_left_ofst_BITEND 8

#define FRC_TOP__KME_DEHALO2__reg_dh_rt2_right_ofst_ADDR 0x00003E20
#define FRC_TOP__KME_DEHALO2__reg_dh_rt2_right_ofst_BITSTART 9
#define FRC_TOP__KME_DEHALO2__reg_dh_rt2_right_ofst_BITEND 17

#define FRC_TOP__KME_DEHALO2__reg_dh_rt2_top_ofst_ADDR 0x00003E20
#define FRC_TOP__KME_DEHALO2__reg_dh_rt2_top_ofst_BITSTART 18
#define FRC_TOP__KME_DEHALO2__reg_dh_rt2_top_ofst_BITEND 26

#define FRC_TOP__KME_DEHALO2__reg_dh_rt2_bot_ofst_ADDR 0x00003E24
#define FRC_TOP__KME_DEHALO2__reg_dh_rt2_bot_ofst_BITSTART 0
#define FRC_TOP__KME_DEHALO2__reg_dh_rt2_bot_ofst_BITEND 8

#define FRC_TOP__KME_DEHALO2__reg_dh_ptlogo_penalty_ADDR 0x00003E24
#define FRC_TOP__KME_DEHALO2__reg_dh_ptlogo_penalty_BITSTART 9
#define FRC_TOP__KME_DEHALO2__reg_dh_ptlogo_penalty_BITEND 18

#define FRC_TOP__KME_DEHALO2__reg_dh_post_flt_mv_new_mode_ADDR 0x00003E24
#define FRC_TOP__KME_DEHALO2__reg_dh_post_flt_mv_new_mode_BITSTART 19
#define FRC_TOP__KME_DEHALO2__reg_dh_post_flt_mv_new_mode_BITEND 19

#define FRC_TOP__KME_DEHALO2__reg_dh_post_flt_mv_ext_thr_ADDR 0x00003E24
#define FRC_TOP__KME_DEHALO2__reg_dh_post_flt_mv_ext_thr_BITSTART 20
#define FRC_TOP__KME_DEHALO2__reg_dh_post_flt_mv_ext_thr_BITEND 28

#define FRC_TOP__KME_DEHALO2__reg_dh_pr_read_ADDR 0x00003E28
#define FRC_TOP__KME_DEHALO2__reg_dh_pr_read_BITSTART 0
#define FRC_TOP__KME_DEHALO2__reg_dh_pr_read_BITEND 0

#define FRC_TOP__KME_DEHALO2__reg_dh_pr_lr_invert_ADDR 0x00003E28
#define FRC_TOP__KME_DEHALO2__reg_dh_pr_lr_invert_BITSTART 1
#define FRC_TOP__KME_DEHALO2__reg_dh_pr_lr_invert_BITEND 1

#define FRC_TOP__KME_DEHALO2__reg_dh_rd_v_lr_invert_ADDR 0x00003E28
#define FRC_TOP__KME_DEHALO2__reg_dh_rd_v_lr_invert_BITSTART 2
#define FRC_TOP__KME_DEHALO2__reg_dh_rd_v_lr_invert_BITEND 2

#define FRC_TOP__KME_DEHALO2__reg_dh_pr_rd_mode_ADDR 0x00003E28
#define FRC_TOP__KME_DEHALO2__reg_dh_pr_rd_mode_BITSTART 3
#define FRC_TOP__KME_DEHALO2__reg_dh_pr_rd_mode_BITEND 5

#define FRC_TOP__KME_DEHALO2__reg_dh_mv_patt_pr_ADDR 0x00003E28
#define FRC_TOP__KME_DEHALO2__reg_dh_mv_patt_pr_BITSTART 6
#define FRC_TOP__KME_DEHALO2__reg_dh_mv_patt_pr_BITEND 6

#define FRC_TOP__KME_DEHALO2__reg_dh_mv_pat_mv_x1_ADDR 0x00003E28
#define FRC_TOP__KME_DEHALO2__reg_dh_mv_pat_mv_x1_BITSTART 7
#define FRC_TOP__KME_DEHALO2__reg_dh_mv_pat_mv_x1_BITEND 17

#define FRC_TOP__KME_DEHALO2__reg_dh_mv_pat_mv_y1_ADDR 0x00003E28
#define FRC_TOP__KME_DEHALO2__reg_dh_mv_pat_mv_y1_BITSTART 18
#define FRC_TOP__KME_DEHALO2__reg_dh_mv_pat_mv_y1_BITEND 27

#define FRC_TOP__KME_DEHALO2__reg_dh_rd_lr_flow_wrlatch_ADDR 0x00003E28
#define FRC_TOP__KME_DEHALO2__reg_dh_rd_lr_flow_wrlatch_BITSTART 28
#define FRC_TOP__KME_DEHALO2__reg_dh_rd_lr_flow_wrlatch_BITEND 28

#define FRC_TOP__KME_DEHALO2__reg_dh_preflt_vdumy_mod_ADDR 0x00003E2C
#define FRC_TOP__KME_DEHALO2__reg_dh_preflt_vdumy_mod_BITSTART 0
#define FRC_TOP__KME_DEHALO2__reg_dh_preflt_vdumy_mod_BITEND 0

#define FRC_TOP__KME_DEHALO2__reg_dh_pstflt_vdumy_mod_ADDR 0x00003E2C
#define FRC_TOP__KME_DEHALO2__reg_dh_pstflt_vdumy_mod_BITSTART 1
#define FRC_TOP__KME_DEHALO2__reg_dh_pstflt_vdumy_mod_BITEND 1

#define FRC_TOP__KME_DEHALO2__reg_dh_preflt_vdumy_base_ADDR 0x00003E2C
#define FRC_TOP__KME_DEHALO2__reg_dh_preflt_vdumy_base_BITSTART 2
#define FRC_TOP__KME_DEHALO2__reg_dh_preflt_vdumy_base_BITEND 7

#define FRC_TOP__KME_DEHALO2__reg_dh_preflt_vdumy_int_ADDR 0x00003E2C
#define FRC_TOP__KME_DEHALO2__reg_dh_preflt_vdumy_int_BITSTART 8
#define FRC_TOP__KME_DEHALO2__reg_dh_preflt_vdumy_int_BITEND 13

#define FRC_TOP__KME_DEHALO2__reg_dh_pstflt_vdumy_base_ADDR 0x00003E2C
#define FRC_TOP__KME_DEHALO2__reg_dh_pstflt_vdumy_base_BITSTART 14
#define FRC_TOP__KME_DEHALO2__reg_dh_pstflt_vdumy_base_BITEND 19

#define FRC_TOP__KME_DEHALO2__reg_dh_pstflt_vdumy_int_ADDR 0x00003E2C
#define FRC_TOP__KME_DEHALO2__reg_dh_pstflt_vdumy_int_BITSTART 20
#define FRC_TOP__KME_DEHALO2__reg_dh_pstflt_vdumy_int_BITEND 25

#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_00_ADDR 0x00003E40
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_00_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_00_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_01_ADDR 0x00003E44
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_01_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_01_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_02_ADDR 0x00003E48
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_02_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_02_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_03_ADDR 0x00003E4C
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_03_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_03_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_04_ADDR 0x00003E50
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_04_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_04_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_05_ADDR 0x00003E54
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_05_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_05_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_06_ADDR 0x00003E58
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_06_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_06_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_07_ADDR 0x00003E5C
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_07_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_07_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_10_ADDR 0x00003E60
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_10_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_10_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_11_ADDR 0x00003E64
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_11_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_11_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_12_ADDR 0x00003E68
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_12_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_12_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_13_ADDR 0x00003E6C
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_13_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_13_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_14_ADDR 0x00003E70
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_14_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_14_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_15_ADDR 0x00003E74
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_15_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_15_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_16_ADDR 0x00003E78
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_16_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_16_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_17_ADDR 0x00003E7C
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_17_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_17_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_20_ADDR 0x00003E80
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_20_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_20_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_21_ADDR 0x00003E84
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_21_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_21_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_22_ADDR 0x00003E88
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_22_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_22_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_23_ADDR 0x00003E8C
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_23_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_23_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_24_ADDR 0x00003E90
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_24_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_24_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_25_ADDR 0x00003E94
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_25_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_25_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_26_ADDR 0x00003E98
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_26_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_26_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_27_ADDR 0x00003E9C
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_27_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_27_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_30_ADDR 0x00003EA0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_30_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_30_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_31_ADDR 0x00003EA4
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_31_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_31_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_32_ADDR 0x00003EA8
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_32_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_32_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_33_ADDR 0x00003EAC
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_33_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_33_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_34_ADDR 0x00003EB0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_34_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_34_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_35_ADDR 0x00003EB4
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_35_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_35_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_36_ADDR 0x00003EB8
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_36_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_36_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_37_ADDR 0x00003EBC
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_37_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pfvconf_37_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_prepatt_info_row_cnt_ADDR 0x00003EC0
#define FRC_TOP__KME_DEHALO2__regr_prepatt_info_row_cnt_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_prepatt_info_row_cnt_BITEND 8

#define FRC_TOP__KME_DEHALO2__regr_prepatt_info_blk_cnt_ADDR 0x00003EC0
#define FRC_TOP__KME_DEHALO2__regr_prepatt_info_blk_cnt_BITSTART 9
#define FRC_TOP__KME_DEHALO2__regr_prepatt_info_blk_cnt_BITEND 17

#define FRC_TOP__KME_DEHALO2__regr_dh_pcp_in_row_cnt_ADDR 0x00003EC4
#define FRC_TOP__KME_DEHALO2__regr_dh_pcp_in_row_cnt_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pcp_in_row_cnt_BITEND 9

#define FRC_TOP__KME_DEHALO2__regr_dh_pcp_in_blk_cnt_ADDR 0x00003EC4
#define FRC_TOP__KME_DEHALO2__regr_dh_pcp_in_blk_cnt_BITSTART 10
#define FRC_TOP__KME_DEHALO2__regr_dh_pcp_in_blk_cnt_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pcp_out_row_cnt_ADDR 0x00003EC8
#define FRC_TOP__KME_DEHALO2__regr_dh_pcp_out_row_cnt_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pcp_out_row_cnt_BITEND 9

#define FRC_TOP__KME_DEHALO2__regr_dh_pcp_out_blk_cnt_ADDR 0x00003EC8
#define FRC_TOP__KME_DEHALO2__regr_dh_pcp_out_blk_cnt_BITSTART 10
#define FRC_TOP__KME_DEHALO2__regr_dh_pcp_out_blk_cnt_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_rt2_in_row_cnt_ADDR 0x00003ECC
#define FRC_TOP__KME_DEHALO2__regr_dh_rt2_in_row_cnt_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_rt2_in_row_cnt_BITEND 9

#define FRC_TOP__KME_DEHALO2__regr_dh_rt2_in_blk_cnt_ADDR 0x00003ECC
#define FRC_TOP__KME_DEHALO2__regr_dh_rt2_in_blk_cnt_BITSTART 10
#define FRC_TOP__KME_DEHALO2__regr_dh_rt2_in_blk_cnt_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pstflt_in_row_cnt_ADDR 0x00003ED0
#define FRC_TOP__KME_DEHALO2__regr_dh_pstflt_in_row_cnt_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pstflt_in_row_cnt_BITEND 9

#define FRC_TOP__KME_DEHALO2__regr_dh_pstflt_in_blk_cnt_ADDR 0x00003ED0
#define FRC_TOP__KME_DEHALO2__regr_dh_pstflt_in_blk_cnt_BITSTART 10
#define FRC_TOP__KME_DEHALO2__regr_dh_pstflt_in_blk_cnt_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_pstflt_out_row_cnt_ADDR 0x00003ED4
#define FRC_TOP__KME_DEHALO2__regr_dh_pstflt_out_row_cnt_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_pstflt_out_row_cnt_BITEND 9

#define FRC_TOP__KME_DEHALO2__regr_dh_pstflt_out_blk_cnt_ADDR 0x00003ED4
#define FRC_TOP__KME_DEHALO2__regr_dh_pstflt_out_blk_cnt_BITSTART 10
#define FRC_TOP__KME_DEHALO2__regr_dh_pstflt_out_blk_cnt_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_out_in_row_cnt_ADDR 0x00003ED8
#define FRC_TOP__KME_DEHALO2__regr_dh_out_in_row_cnt_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_out_in_row_cnt_BITEND 9

#define FRC_TOP__KME_DEHALO2__regr_dh_out_in_blk_cnt_ADDR 0x00003ED8
#define FRC_TOP__KME_DEHALO2__regr_dh_out_in_blk_cnt_BITSTART 10
#define FRC_TOP__KME_DEHALO2__regr_dh_out_in_blk_cnt_BITEND 19

#define FRC_TOP__KME_DEHALO2__regr_dh_out_out_row_cnt_ADDR 0x00003EDC
#define FRC_TOP__KME_DEHALO2__regr_dh_out_out_row_cnt_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_dh_out_out_row_cnt_BITEND 15

#define FRC_TOP__KME_DEHALO2__regr_dh_out_out_blk_cnt_ADDR 0x00003EDC
#define FRC_TOP__KME_DEHALO2__regr_dh_out_out_blk_cnt_BITSTART 16
#define FRC_TOP__KME_DEHALO2__regr_dh_out_out_blk_cnt_BITEND 31

#define FRC_TOP__KME_DEHALO2__regr_logo_o_row_cnt_ADDR 0x00003EE0
#define FRC_TOP__KME_DEHALO2__regr_logo_o_row_cnt_BITSTART 0
#define FRC_TOP__KME_DEHALO2__regr_logo_o_row_cnt_BITEND 9

#define FRC_TOP__KME_DEHALO2__regr_logo_o_blk_cnt_ADDR 0x00003EE0
#define FRC_TOP__KME_DEHALO2__regr_logo_o_blk_cnt_BITSTART 16
#define FRC_TOP__KME_DEHALO2__regr_logo_o_blk_cnt_BITEND 25

#define FRC_TOP__KPOST_TOP__reg_post_cursor_h_ADDR 0x00004000
#define FRC_TOP__KPOST_TOP__reg_post_cursor_h_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_post_cursor_h_BITEND 12

#define FRC_TOP__KPOST_TOP__reg_post_cursor_show_ADDR 0x00004000
#define FRC_TOP__KPOST_TOP__reg_post_cursor_show_BITSTART 13
#define FRC_TOP__KPOST_TOP__reg_post_cursor_show_BITEND 13

#define FRC_TOP__KPOST_TOP__reg_post_cursor_3d_flag_ADDR 0x00004000
#define FRC_TOP__KPOST_TOP__reg_post_cursor_3d_flag_BITSTART 14
#define FRC_TOP__KPOST_TOP__reg_post_cursor_3d_flag_BITEND 14

#define FRC_TOP__KPOST_TOP__reg_post_cursor_en_ADDR 0x00004000
#define FRC_TOP__KPOST_TOP__reg_post_cursor_en_BITSTART 15
#define FRC_TOP__KPOST_TOP__reg_post_cursor_en_BITEND 15

#define FRC_TOP__KPOST_TOP__reg_post_cursor_v_ADDR 0x00004000
#define FRC_TOP__KPOST_TOP__reg_post_cursor_v_BITSTART 16
#define FRC_TOP__KPOST_TOP__reg_post_cursor_v_BITEND 28

#define FRC_TOP__KPOST_TOP__reg_post_cursor_color_ADDR 0x00004000
#define FRC_TOP__KPOST_TOP__reg_post_cursor_color_BITSTART 29
#define FRC_TOP__KPOST_TOP__reg_post_cursor_color_BITEND 31

#define FRC_TOP__KPOST_TOP__reg_post_dummy_00_ADDR 0x00004004
#define FRC_TOP__KPOST_TOP__reg_post_dummy_00_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_post_dummy_00_BITEND 12

#define FRC_TOP__KPOST_TOP__reg_post_out_int_sel_ADDR 0x00004004
#define FRC_TOP__KPOST_TOP__reg_post_out_int_sel_BITSTART 13
#define FRC_TOP__KPOST_TOP__reg_post_out_int_sel_BITEND 15

#define FRC_TOP__KPOST_TOP__reg_post_out_measure_sel_ADDR 0x00004004
#define FRC_TOP__KPOST_TOP__reg_post_out_measure_sel_BITSTART 16
#define FRC_TOP__KPOST_TOP__reg_post_out_measure_sel_BITEND 18

#define FRC_TOP__KPOST_TOP__reg_post_out_measure_en_ADDR 0x00004004
#define FRC_TOP__KPOST_TOP__reg_post_out_measure_en_BITSTART 19
#define FRC_TOP__KPOST_TOP__reg_post_out_measure_en_BITEND 19

#define FRC_TOP__KPOST_TOP__reg_post_out_vtotal_int_ADDR 0x00004004
#define FRC_TOP__KPOST_TOP__reg_post_out_vtotal_int_BITSTART 20
#define FRC_TOP__KPOST_TOP__reg_post_out_vtotal_int_BITEND 31

#define FRC_TOP__KPOST_TOP__reg_post_int_source_sel_ADDR 0x00004008
#define FRC_TOP__KPOST_TOP__reg_post_int_source_sel_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_post_int_source_sel_BITEND 0

#define FRC_TOP__KPOST_TOP__reg_post_int_wclr_ADDR 0x00004008
#define FRC_TOP__KPOST_TOP__reg_post_int_wclr_BITSTART 1
#define FRC_TOP__KPOST_TOP__reg_post_int_wclr_BITEND 4

#define FRC_TOP__KPOST_TOP__reg_post_int_en_ADDR 0x00004008
#define FRC_TOP__KPOST_TOP__reg_post_int_en_BITSTART 5
#define FRC_TOP__KPOST_TOP__reg_post_int_en_BITEND 8

#define FRC_TOP__KPOST_TOP__reg_post_cursor_src_3d_en_ADDR 0x00004008
#define FRC_TOP__KPOST_TOP__reg_post_cursor_src_3d_en_BITSTART 9
#define FRC_TOP__KPOST_TOP__reg_post_cursor_src_3d_en_BITEND 9

#define FRC_TOP__KPOST_TOP__reg_blackinsert_line_en_ADDR 0x00004008
#define FRC_TOP__KPOST_TOP__reg_blackinsert_line_en_BITSTART 10
#define FRC_TOP__KPOST_TOP__reg_blackinsert_line_en_BITEND 10

#define FRC_TOP__KPOST_TOP__reg_blackinsert_line_type_ADDR 0x00004008
#define FRC_TOP__KPOST_TOP__reg_blackinsert_line_type_BITSTART 11
#define FRC_TOP__KPOST_TOP__reg_blackinsert_line_type_BITEND 14

#define FRC_TOP__KPOST_TOP__reg_blackinsert_line_patt_l_ADDR 0x00004008
#define FRC_TOP__KPOST_TOP__reg_blackinsert_line_patt_l_BITSTART 15
#define FRC_TOP__KPOST_TOP__reg_blackinsert_line_patt_l_BITEND 30

#define FRC_TOP__KPOST_TOP__reg_blackinsert_frame_en_ADDR 0x00004008
#define FRC_TOP__KPOST_TOP__reg_blackinsert_frame_en_BITSTART 31
#define FRC_TOP__KPOST_TOP__reg_blackinsert_frame_en_BITEND 31

#define FRC_TOP__KPOST_TOP__reg_blackinsert_half_v_center_ADDR 0x0000400C
#define FRC_TOP__KPOST_TOP__reg_blackinsert_half_v_center_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_blackinsert_half_v_center_BITEND 12

#define FRC_TOP__KPOST_TOP__reg_blackinsert_half_v_mode_ADDR 0x0000400C
#define FRC_TOP__KPOST_TOP__reg_blackinsert_half_v_mode_BITSTART 13
#define FRC_TOP__KPOST_TOP__reg_blackinsert_half_v_mode_BITEND 13

#define FRC_TOP__KPOST_TOP__reg_blackinsert_half_v_en_ADDR 0x0000400C
#define FRC_TOP__KPOST_TOP__reg_blackinsert_half_v_en_BITSTART 14
#define FRC_TOP__KPOST_TOP__reg_blackinsert_half_v_en_BITEND 14

#define FRC_TOP__KPOST_TOP__reg_blackinsert_line_patt_r_ADDR 0x0000400C
#define FRC_TOP__KPOST_TOP__reg_blackinsert_line_patt_r_BITSTART 15
#define FRC_TOP__KPOST_TOP__reg_blackinsert_line_patt_r_BITEND 30

#define FRC_TOP__KPOST_TOP__reg_post_patt_htotal_ADDR 0x00004010
#define FRC_TOP__KPOST_TOP__reg_post_patt_htotal_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_post_patt_htotal_BITEND 15

#define FRC_TOP__KPOST_TOP__reg_post_patt_vtotal_ADDR 0x00004010
#define FRC_TOP__KPOST_TOP__reg_post_patt_vtotal_BITSTART 16
#define FRC_TOP__KPOST_TOP__reg_post_patt_vtotal_BITEND 31

#define FRC_TOP__KPOST_TOP__reg_post_patt_hact_ADDR 0x00004014
#define FRC_TOP__KPOST_TOP__reg_post_patt_hact_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_post_patt_hact_BITEND 15

#define FRC_TOP__KPOST_TOP__reg_post_patt_vact_ADDR 0x00004014
#define FRC_TOP__KPOST_TOP__reg_post_patt_vact_BITSTART 16
#define FRC_TOP__KPOST_TOP__reg_post_patt_vact_BITEND 31

#define FRC_TOP__KPOST_TOP__reg_post_patt_hs_width_ADDR 0x00004018
#define FRC_TOP__KPOST_TOP__reg_post_patt_hs_width_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_post_patt_hs_width_BITEND 7

#define FRC_TOP__KPOST_TOP__reg_post_patt_vs_width_ADDR 0x00004018
#define FRC_TOP__KPOST_TOP__reg_post_patt_vs_width_BITSTART 8
#define FRC_TOP__KPOST_TOP__reg_post_patt_vs_width_BITEND 15

#define FRC_TOP__KPOST_TOP__reg_post_patt_hs_bporch_ADDR 0x00004018
#define FRC_TOP__KPOST_TOP__reg_post_patt_hs_bporch_BITSTART 16
#define FRC_TOP__KPOST_TOP__reg_post_patt_hs_bporch_BITEND 23

#define FRC_TOP__KPOST_TOP__reg_post_patt_vs_bporch_ADDR 0x00004018
#define FRC_TOP__KPOST_TOP__reg_post_patt_vs_bporch_BITSTART 24
#define FRC_TOP__KPOST_TOP__reg_post_patt_vs_bporch_BITEND 31

#define FRC_TOP__KPOST_TOP__reg_post_patt_enable_ADDR 0x0000401C
#define FRC_TOP__KPOST_TOP__reg_post_patt_enable_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_post_patt_enable_BITEND 0

#define FRC_TOP__KPOST_TOP__reg_post_patt_slf_gen_ADDR 0x0000401C
#define FRC_TOP__KPOST_TOP__reg_post_patt_slf_gen_BITSTART 1
#define FRC_TOP__KPOST_TOP__reg_post_patt_slf_gen_BITEND 1

#define FRC_TOP__KPOST_TOP__reg_post_hv_measure_ADDR 0x0000401C
#define FRC_TOP__KPOST_TOP__reg_post_hv_measure_BITSTART 2
#define FRC_TOP__KPOST_TOP__reg_post_hv_measure_BITEND 2

#define FRC_TOP__KPOST_TOP__reg_post_patt_mode_ADDR 0x0000401C
#define FRC_TOP__KPOST_TOP__reg_post_patt_mode_BITSTART 3
#define FRC_TOP__KPOST_TOP__reg_post_patt_mode_BITEND 6

#define FRC_TOP__KPOST_TOP__reg_post_patt_0e_grid_ADDR 0x0000401C
#define FRC_TOP__KPOST_TOP__reg_post_patt_0e_grid_BITSTART 7
#define FRC_TOP__KPOST_TOP__reg_post_patt_0e_grid_BITEND 14

#define FRC_TOP__KPOST_TOP__reg_post_patt_0f_region_ADDR 0x0000401C
#define FRC_TOP__KPOST_TOP__reg_post_patt_0f_region_BITSTART 15
#define FRC_TOP__KPOST_TOP__reg_post_patt_0f_region_BITEND 26

#define FRC_TOP__KPOST_TOP__reg_post_mon_sel_ADDR 0x0000401C
#define FRC_TOP__KPOST_TOP__reg_post_mon_sel_BITSTART 27
#define FRC_TOP__KPOST_TOP__reg_post_mon_sel_BITEND 31

#define FRC_TOP__KPOST_TOP__reg_post_patt_4p_rgb_ADDR 0x00004020
#define FRC_TOP__KPOST_TOP__reg_post_patt_4p_rgb_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_post_patt_4p_rgb_BITEND 11

#define FRC_TOP__KPOST_TOP__reg_post_patt_R_mask_ADDR 0x00004020
#define FRC_TOP__KPOST_TOP__reg_post_patt_R_mask_BITSTART 12
#define FRC_TOP__KPOST_TOP__reg_post_patt_R_mask_BITEND 27

#define FRC_TOP__KPOST_TOP__reg_post_cursor_h_width_ADDR 0x00004020
#define FRC_TOP__KPOST_TOP__reg_post_cursor_h_width_BITSTART 28
#define FRC_TOP__KPOST_TOP__reg_post_cursor_h_width_BITEND 31

#define FRC_TOP__KPOST_TOP__reg_post_patt_G_mask_ADDR 0x00004024
#define FRC_TOP__KPOST_TOP__reg_post_patt_G_mask_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_post_patt_G_mask_BITEND 15

#define FRC_TOP__KPOST_TOP__reg_post_patt_B_mask_ADDR 0x00004024
#define FRC_TOP__KPOST_TOP__reg_post_patt_B_mask_BITSTART 16
#define FRC_TOP__KPOST_TOP__reg_post_patt_B_mask_BITEND 31

#define FRC_TOP__KPOST_TOP__reg_pr_mode_en_ADDR 0x00004028
#define FRC_TOP__KPOST_TOP__reg_pr_mode_en_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_pr_mode_en_BITEND 0

#define FRC_TOP__KPOST_TOP__reg_hde_center_value_ADDR 0x00004028
#define FRC_TOP__KPOST_TOP__reg_hde_center_value_BITSTART 1
#define FRC_TOP__KPOST_TOP__reg_hde_center_value_BITEND 12

#define FRC_TOP__KPOST_TOP__reg_4port_hde_center_value_ADDR 0x00004028
#define FRC_TOP__KPOST_TOP__reg_4port_hde_center_value_BITSTART 13
#define FRC_TOP__KPOST_TOP__reg_4port_hde_center_value_BITEND 23

#define FRC_TOP__KPOST_TOP__reg_kpost_sram_ls_en_ADDR 0x00004028
#define FRC_TOP__KPOST_TOP__reg_kpost_sram_ls_en_BITSTART 24
#define FRC_TOP__KPOST_TOP__reg_kpost_sram_ls_en_BITEND 24

#define FRC_TOP__KPOST_TOP__reg_kpost_sram_ls_value_ADDR 0x00004028
#define FRC_TOP__KPOST_TOP__reg_kpost_sram_ls_value_BITSTART 25
#define FRC_TOP__KPOST_TOP__reg_kpost_sram_ls_value_BITEND 25

#define FRC_TOP__KPOST_TOP__reg_post_vsc_bypass_ADDR 0x00004030
#define FRC_TOP__KPOST_TOP__reg_post_vsc_bypass_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_post_vsc_bypass_BITEND 0

#define FRC_TOP__KPOST_TOP__reg_post_vsc_mode_ADDR 0x00004030
#define FRC_TOP__KPOST_TOP__reg_post_vsc_mode_BITSTART 1
#define FRC_TOP__KPOST_TOP__reg_post_vsc_mode_BITEND 2

#define FRC_TOP__KPOST_TOP__reg_post_v_act_ADDR 0x00004030
#define FRC_TOP__KPOST_TOP__reg_post_v_act_BITSTART 3
#define FRC_TOP__KPOST_TOP__reg_post_v_act_BITEND 14

#define FRC_TOP__KPOST_TOP__reg_post_hsc_bypass_ADDR 0x00004030
#define FRC_TOP__KPOST_TOP__reg_post_hsc_bypass_BITSTART 15
#define FRC_TOP__KPOST_TOP__reg_post_hsc_bypass_BITEND 15

#define FRC_TOP__KPOST_TOP__reg_post_hsc_mode_y_ADDR 0x00004030
#define FRC_TOP__KPOST_TOP__reg_post_hsc_mode_y_BITSTART 16
#define FRC_TOP__KPOST_TOP__reg_post_hsc_mode_y_BITEND 17

#define FRC_TOP__KPOST_TOP__reg_post_hsc_ofst_y_ADDR 0x00004030
#define FRC_TOP__KPOST_TOP__reg_post_hsc_ofst_y_BITSTART 18
#define FRC_TOP__KPOST_TOP__reg_post_hsc_ofst_y_BITEND 18

#define FRC_TOP__KPOST_TOP__reg_post_hsc_mode_c_ADDR 0x00004030
#define FRC_TOP__KPOST_TOP__reg_post_hsc_mode_c_BITSTART 19
#define FRC_TOP__KPOST_TOP__reg_post_hsc_mode_c_BITEND 22

#define FRC_TOP__KPOST_TOP__reg_post_hsc_ofst_c_ADDR 0x00004030
#define FRC_TOP__KPOST_TOP__reg_post_hsc_ofst_c_BITSTART 23
#define FRC_TOP__KPOST_TOP__reg_post_hsc_ofst_c_BITEND 23

#define FRC_TOP__KPOST_TOP__reg_post_hsc_coef_y_ADDR 0x00004034
#define FRC_TOP__KPOST_TOP__reg_post_hsc_coef_y_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_post_hsc_coef_y_BITEND 31

#define FRC_TOP__KPOST_TOP__reg_post_hsc_coef_y1_ADDR 0x00004038
#define FRC_TOP__KPOST_TOP__reg_post_hsc_coef_y1_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_post_hsc_coef_y1_BITEND 31

#define FRC_TOP__KPOST_TOP__reg_post_hsc_coef_y2_ADDR 0x0000403C
#define FRC_TOP__KPOST_TOP__reg_post_hsc_coef_y2_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_post_hsc_coef_y2_BITEND 31

#define FRC_TOP__KPOST_TOP__reg_post_hsc_coef_y3_ADDR 0x00004040
#define FRC_TOP__KPOST_TOP__reg_post_hsc_coef_y3_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_post_hsc_coef_y3_BITEND 3

#define FRC_TOP__KPOST_TOP__reg_post_hsc_coef_c_ADDR 0x00004044
#define FRC_TOP__KPOST_TOP__reg_post_hsc_coef_c_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_post_hsc_coef_c_BITEND 31

#define FRC_TOP__KPOST_TOP__reg_post_hsc_coef_c1_ADDR 0x00004048
#define FRC_TOP__KPOST_TOP__reg_post_hsc_coef_c1_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_post_hsc_coef_c1_BITEND 31

#define FRC_TOP__KPOST_TOP__reg_post_hsc_coef_c2_ADDR 0x0000404C
#define FRC_TOP__KPOST_TOP__reg_post_hsc_coef_c2_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_post_hsc_coef_c2_BITEND 31

#define FRC_TOP__KPOST_TOP__reg_post_hsc_coef_c3_ADDR 0x00004050
#define FRC_TOP__KPOST_TOP__reg_post_hsc_coef_c3_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_post_hsc_coef_c3_BITEND 3

#define FRC_TOP__KPOST_TOP__reg_bluescreen_rgb_ADDR 0x00004060
#define FRC_TOP__KPOST_TOP__reg_bluescreen_rgb_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_bluescreen_rgb_BITEND 29

#define FRC_TOP__KPOST_TOP__reg_bluescreen_ADDR 0x00004060
#define FRC_TOP__KPOST_TOP__reg_bluescreen_BITSTART 30
#define FRC_TOP__KPOST_TOP__reg_bluescreen_BITEND 30

#define FRC_TOP__KPOST_TOP__post_second_run_en_ADDR 0x00004060
#define FRC_TOP__KPOST_TOP__post_second_run_en_BITSTART 31
#define FRC_TOP__KPOST_TOP__post_second_run_en_BITEND 31

#define FRC_TOP__KPOST_TOP__post_ls_ADDR 0x00004064
#define FRC_TOP__KPOST_TOP__post_ls_BITSTART 0
#define FRC_TOP__KPOST_TOP__post_ls_BITEND 2

#define FRC_TOP__KPOST_TOP__post_rme_ADDR 0x00004068
#define FRC_TOP__KPOST_TOP__post_rme_BITSTART 0
#define FRC_TOP__KPOST_TOP__post_rme_BITEND 2

#define FRC_TOP__KPOST_TOP__post_rm_ADDR 0x0000406C
#define FRC_TOP__KPOST_TOP__post_rm_BITSTART 0
#define FRC_TOP__KPOST_TOP__post_rm_BITEND 11

#define FRC_TOP__KPOST_TOP__reg_post_usr_coef00_ADDR 0x00004080
#define FRC_TOP__KPOST_TOP__reg_post_usr_coef00_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_post_usr_coef00_BITEND 14

#define FRC_TOP__KPOST_TOP__reg_post_usr_coef01_ADDR 0x00004080
#define FRC_TOP__KPOST_TOP__reg_post_usr_coef01_BITSTART 15
#define FRC_TOP__KPOST_TOP__reg_post_usr_coef01_BITEND 29

#define FRC_TOP__KPOST_TOP__reg_post_usr_coef02_ADDR 0x00004084
#define FRC_TOP__KPOST_TOP__reg_post_usr_coef02_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_post_usr_coef02_BITEND 14

#define FRC_TOP__KPOST_TOP__reg_post_usr_coef10_ADDR 0x00004084
#define FRC_TOP__KPOST_TOP__reg_post_usr_coef10_BITSTART 15
#define FRC_TOP__KPOST_TOP__reg_post_usr_coef10_BITEND 29

#define FRC_TOP__KPOST_TOP__reg_post_usr_coef11_ADDR 0x00004088
#define FRC_TOP__KPOST_TOP__reg_post_usr_coef11_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_post_usr_coef11_BITEND 14

#define FRC_TOP__KPOST_TOP__reg_post_usr_coef12_ADDR 0x00004088
#define FRC_TOP__KPOST_TOP__reg_post_usr_coef12_BITSTART 15
#define FRC_TOP__KPOST_TOP__reg_post_usr_coef12_BITEND 29

#define FRC_TOP__KPOST_TOP__reg_post_usr_coef20_ADDR 0x0000408C
#define FRC_TOP__KPOST_TOP__reg_post_usr_coef20_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_post_usr_coef20_BITEND 14

#define FRC_TOP__KPOST_TOP__reg_post_usr_coef21_ADDR 0x0000408C
#define FRC_TOP__KPOST_TOP__reg_post_usr_coef21_BITSTART 15
#define FRC_TOP__KPOST_TOP__reg_post_usr_coef21_BITEND 29

#define FRC_TOP__KPOST_TOP__reg_post_usr_coef22_ADDR 0x00004090
#define FRC_TOP__KPOST_TOP__reg_post_usr_coef22_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_post_usr_coef22_BITEND 14

#define FRC_TOP__KPOST_TOP__reg_post_usr_const0_ADDR 0x00004090
#define FRC_TOP__KPOST_TOP__reg_post_usr_const0_BITSTART 15
#define FRC_TOP__KPOST_TOP__reg_post_usr_const0_BITEND 26

#define FRC_TOP__KPOST_TOP__reg_post_usr_const1_ADDR 0x00004094
#define FRC_TOP__KPOST_TOP__reg_post_usr_const1_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_post_usr_const1_BITEND 11

#define FRC_TOP__KPOST_TOP__reg_post_usr_const2_ADDR 0x00004094
#define FRC_TOP__KPOST_TOP__reg_post_usr_const2_BITSTART 12
#define FRC_TOP__KPOST_TOP__reg_post_usr_const2_BITEND 23

#define FRC_TOP__KPOST_TOP__reg_post_convert_on_ADDR 0x00004094
#define FRC_TOP__KPOST_TOP__reg_post_convert_on_BITSTART 24
#define FRC_TOP__KPOST_TOP__reg_post_convert_on_BITEND 24

#define FRC_TOP__KPOST_TOP__reg_post_convert_mode_ADDR 0x00004094
#define FRC_TOP__KPOST_TOP__reg_post_convert_mode_BITSTART 25
#define FRC_TOP__KPOST_TOP__reg_post_convert_mode_BITEND 28

#define FRC_TOP__KPOST_TOP__reg_post_convert_map_ADDR 0x00004094
#define FRC_TOP__KPOST_TOP__reg_post_convert_map_BITSTART 29
#define FRC_TOP__KPOST_TOP__reg_post_convert_map_BITEND 31

#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_data_0_ADDR 0x000040A0
#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_data_0_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_data_0_BITEND 15

#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_data_1_ADDR 0x000040A0
#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_data_1_BITSTART 16
#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_data_1_BITEND 31

#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_data_2_ADDR 0x000040A4
#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_data_2_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_data_2_BITEND 15

#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_data_3_ADDR 0x000040A4
#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_data_3_BITSTART 16
#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_data_3_BITEND 31

#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_data_color_0_ADDR 0x000040A8
#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_data_color_0_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_data_color_0_BITEND 11

#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_data_color_1_ADDR 0x000040A8
#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_data_color_1_BITSTART 12
#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_data_color_1_BITEND 23

#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_enable_0_ADDR 0x000040A8
#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_enable_0_BITSTART 24
#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_enable_0_BITEND 24

#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_enable_1_ADDR 0x000040A8
#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_enable_1_BITSTART 25
#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_enable_1_BITEND 25

#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_enable_2_ADDR 0x000040A8
#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_enable_2_BITSTART 26
#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_enable_2_BITEND 26

#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_enable_3_ADDR 0x000040A8
#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_enable_3_BITSTART 27
#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_enable_3_BITEND 27

#define FRC_TOP__KPOST_TOP__reg_post_seg_place_x_0_ADDR 0x000040AC
#define FRC_TOP__KPOST_TOP__reg_post_seg_place_x_0_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_post_seg_place_x_0_BITEND 11

#define FRC_TOP__KPOST_TOP__reg_post_seg_place_y_0_ADDR 0x000040AC
#define FRC_TOP__KPOST_TOP__reg_post_seg_place_y_0_BITSTART 12
#define FRC_TOP__KPOST_TOP__reg_post_seg_place_y_0_BITEND 23

#define FRC_TOP__KPOST_TOP__reg_post_seg_length_ADDR 0x000040AC
#define FRC_TOP__KPOST_TOP__reg_post_seg_length_BITSTART 24
#define FRC_TOP__KPOST_TOP__reg_post_seg_length_BITEND 31

#define FRC_TOP__KPOST_TOP__reg_post_seg_place_x_1_ADDR 0x000040B0
#define FRC_TOP__KPOST_TOP__reg_post_seg_place_x_1_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_post_seg_place_x_1_BITEND 11

#define FRC_TOP__KPOST_TOP__reg_post_seg_place_y_1_ADDR 0x000040B0
#define FRC_TOP__KPOST_TOP__reg_post_seg_place_y_1_BITSTART 12
#define FRC_TOP__KPOST_TOP__reg_post_seg_place_y_1_BITEND 23

#define FRC_TOP__KPOST_TOP__reg_post_seg_width_ADDR 0x000040B0
#define FRC_TOP__KPOST_TOP__reg_post_seg_width_BITSTART 24
#define FRC_TOP__KPOST_TOP__reg_post_seg_width_BITEND 31

#define FRC_TOP__KPOST_TOP__reg_post_seg_place_x_2_ADDR 0x000040B4
#define FRC_TOP__KPOST_TOP__reg_post_seg_place_x_2_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_post_seg_place_x_2_BITEND 11

#define FRC_TOP__KPOST_TOP__reg_post_seg_place_y_2_ADDR 0x000040B4
#define FRC_TOP__KPOST_TOP__reg_post_seg_place_y_2_BITSTART 12
#define FRC_TOP__KPOST_TOP__reg_post_seg_place_y_2_BITEND 23

#define FRC_TOP__KPOST_TOP__reg_post_seg_distance_ADDR 0x000040B4
#define FRC_TOP__KPOST_TOP__reg_post_seg_distance_BITSTART 24
#define FRC_TOP__KPOST_TOP__reg_post_seg_distance_BITEND 31

#define FRC_TOP__KPOST_TOP__reg_post_seg_place_x_3_ADDR 0x000040B8
#define FRC_TOP__KPOST_TOP__reg_post_seg_place_x_3_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_post_seg_place_x_3_BITEND 11

#define FRC_TOP__KPOST_TOP__reg_post_seg_place_y_3_ADDR 0x000040B8
#define FRC_TOP__KPOST_TOP__reg_post_seg_place_y_3_BITSTART 12
#define FRC_TOP__KPOST_TOP__reg_post_seg_place_y_3_BITEND 23

#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_data_color_2_ADDR 0x000040BC
#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_data_color_2_BITSTART 0
#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_data_color_2_BITEND 11

#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_data_color_3_ADDR 0x000040BC
#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_data_color_3_BITSTART 12
#define FRC_TOP__KPOST_TOP__reg_post_seg_disp_data_color_3_BITEND 23

#define FRC_TOP__KPOST_TOP__post_bist_done_ADDR 0x000040E0
#define FRC_TOP__KPOST_TOP__post_bist_done_BITSTART 0
#define FRC_TOP__KPOST_TOP__post_bist_done_BITEND 9

#define FRC_TOP__KPOST_TOP__regr_ln2to4p_v_outbeforein_ADDR 0x000040E4
#define FRC_TOP__KPOST_TOP__regr_ln2to4p_v_outbeforein_BITSTART 0
#define FRC_TOP__KPOST_TOP__regr_ln2to4p_v_outbeforein_BITEND 11

#define FRC_TOP__KPOST_TOP__regr_ln2to4p_v_outafterin_ADDR 0x000040E4
#define FRC_TOP__KPOST_TOP__regr_ln2to4p_v_outafterin_BITSTART 12
#define FRC_TOP__KPOST_TOP__regr_ln2to4p_v_outafterin_BITEND 23

#define FRC_TOP__KPOST_TOP__regr_ln2to4p_err_status_ADDR 0x000040E4
#define FRC_TOP__KPOST_TOP__regr_ln2to4p_err_status_BITSTART 24
#define FRC_TOP__KPOST_TOP__regr_ln2to4p_err_status_BITEND 25

#define FRC_TOP__KPOST_TOP__post_bisr_repaired_ADDR 0x000040E4
#define FRC_TOP__KPOST_TOP__post_bisr_repaired_BITSTART 26
#define FRC_TOP__KPOST_TOP__post_bisr_repaired_BITEND 26

#define FRC_TOP__KPOST_TOP__regr_ln2to4p_1stln_in2out_dly_ADDR 0x000040E8
#define FRC_TOP__KPOST_TOP__regr_ln2to4p_1stln_in2out_dly_BITSTART 0
#define FRC_TOP__KPOST_TOP__regr_ln2to4p_1stln_in2out_dly_BITEND 11

#define FRC_TOP__KPOST_TOP__post_bist_fail_ADDR 0x000040E8
#define FRC_TOP__KPOST_TOP__post_bist_fail_BITSTART 12
#define FRC_TOP__KPOST_TOP__post_bist_fail_BITEND 21

#define FRC_TOP__KPOST_TOP__regr_post_out_hact_measure_ADDR 0x000040EC
#define FRC_TOP__KPOST_TOP__regr_post_out_hact_measure_BITSTART 0
#define FRC_TOP__KPOST_TOP__regr_post_out_hact_measure_BITEND 11

#define FRC_TOP__KPOST_TOP__regr_post_out_vact_measure_ADDR 0x000040EC
#define FRC_TOP__KPOST_TOP__regr_post_out_vact_measure_BITSTART 12
#define FRC_TOP__KPOST_TOP__regr_post_out_vact_measure_BITEND 23

#define FRC_TOP__KPOST_TOP__post_bisr_fail_ADDR 0x000040EC
#define FRC_TOP__KPOST_TOP__post_bisr_fail_BITSTART 24
#define FRC_TOP__KPOST_TOP__post_bisr_fail_BITEND 24

#define FRC_TOP__KPOST_TOP__regr_post_out_htot_measure_ADDR 0x000040F0
#define FRC_TOP__KPOST_TOP__regr_post_out_htot_measure_BITSTART 0
#define FRC_TOP__KPOST_TOP__regr_post_out_htot_measure_BITEND 11

#define FRC_TOP__KPOST_TOP__regr_post_out_vtot_measure_ADDR 0x000040F0
#define FRC_TOP__KPOST_TOP__regr_post_out_vtot_measure_BITSTART 12
#define FRC_TOP__KPOST_TOP__regr_post_out_vtot_measure_BITEND 23

#define FRC_TOP__KPOST_TOP__regr_post_int_pending_ADDR 0x000040F0
#define FRC_TOP__KPOST_TOP__regr_post_int_pending_BITSTART 24
#define FRC_TOP__KPOST_TOP__regr_post_int_pending_BITEND 27

#define FRC_TOP__KPOST_TOP__regr_post_hact_ADDR 0x000040F4
#define FRC_TOP__KPOST_TOP__regr_post_hact_BITSTART 0
#define FRC_TOP__KPOST_TOP__regr_post_hact_BITEND 12

#define FRC_TOP__KPOST_TOP__regr_post_vact_ADDR 0x000040F4
#define FRC_TOP__KPOST_TOP__regr_post_vact_BITSTART 13
#define FRC_TOP__KPOST_TOP__regr_post_vact_BITEND 25

#define FRC_TOP__KPOST_TOP__regr_post_cursor_fd_r_ADDR 0x000040F8
#define FRC_TOP__KPOST_TOP__regr_post_cursor_fd_r_BITSTART 0
#define FRC_TOP__KPOST_TOP__regr_post_cursor_fd_r_BITEND 9

#define FRC_TOP__KPOST_TOP__regr_post_cursor_fd_g_ADDR 0x000040F8
#define FRC_TOP__KPOST_TOP__regr_post_cursor_fd_g_BITSTART 10
#define FRC_TOP__KPOST_TOP__regr_post_cursor_fd_g_BITEND 19

#define FRC_TOP__KPOST_TOP__regr_post_cursor_fd_b_ADDR 0x000040F8
#define FRC_TOP__KPOST_TOP__regr_post_cursor_fd_b_BITSTART 20
#define FRC_TOP__KPOST_TOP__regr_post_cursor_fd_b_BITEND 29

#define FRC_TOP__KPOST_TOP__regr_post_cursor_bd_r_ADDR 0x000040FC
#define FRC_TOP__KPOST_TOP__regr_post_cursor_bd_r_BITSTART 0
#define FRC_TOP__KPOST_TOP__regr_post_cursor_bd_r_BITEND 9

#define FRC_TOP__KPOST_TOP__regr_post_cursor_bd_g_ADDR 0x000040FC
#define FRC_TOP__KPOST_TOP__regr_post_cursor_bd_g_BITSTART 10
#define FRC_TOP__KPOST_TOP__regr_post_cursor_bd_g_BITEND 19

#define FRC_TOP__KPOST_TOP__regr_post_cursor_bd_b_ADDR 0x000040FC
#define FRC_TOP__KPOST_TOP__regr_post_cursor_bd_b_BITSTART 20
#define FRC_TOP__KPOST_TOP__regr_post_cursor_bd_b_BITEND 29

#define FRC_TOP__CRTC1__reg_crtc1_out_htotal_ADDR 0x00004100
#define FRC_TOP__CRTC1__reg_crtc1_out_htotal_BITSTART 0
#define FRC_TOP__CRTC1__reg_crtc1_out_htotal_BITEND 11

#define FRC_TOP__CRTC1__reg_crtc1_out_vtotal_ADDR 0x00004100
#define FRC_TOP__CRTC1__reg_crtc1_out_vtotal_BITSTART 12
#define FRC_TOP__CRTC1__reg_crtc1_out_vtotal_BITEND 24

#define FRC_TOP__CRTC1__reg_crtc1_out_hs_width_ADDR 0x00004100
#define FRC_TOP__CRTC1__reg_crtc1_out_hs_width_BITSTART 25
#define FRC_TOP__CRTC1__reg_crtc1_out_hs_width_BITEND 31

#define FRC_TOP__CRTC1__reg_crtc1_out_hact_ADDR 0x00004104
#define FRC_TOP__CRTC1__reg_crtc1_out_hact_BITSTART 0
#define FRC_TOP__CRTC1__reg_crtc1_out_hact_BITEND 11

#define FRC_TOP__CRTC1__reg_crtc1_out_vact_ADDR 0x00004104
#define FRC_TOP__CRTC1__reg_crtc1_out_vact_BITSTART 12
#define FRC_TOP__CRTC1__reg_crtc1_out_vact_BITEND 24

#define FRC_TOP__CRTC1__reg_crtc1_out_vs_width_ADDR 0x00004104
#define FRC_TOP__CRTC1__reg_crtc1_out_vs_width_BITSTART 25
#define FRC_TOP__CRTC1__reg_crtc1_out_vs_width_BITEND 31

#define FRC_TOP__CRTC1__reg_crtc1_out_hs_bporch_ADDR 0x00004108
#define FRC_TOP__CRTC1__reg_crtc1_out_hs_bporch_BITSTART 0
#define FRC_TOP__CRTC1__reg_crtc1_out_hs_bporch_BITEND 11

#define FRC_TOP__CRTC1__reg_crtc1_out_vs_bporch_ADDR 0x00004108
#define FRC_TOP__CRTC1__reg_crtc1_out_vs_bporch_BITSTART 12
#define FRC_TOP__CRTC1__reg_crtc1_out_vs_bporch_BITEND 23

#define FRC_TOP__CRTC1__reg_crtc1_vspll_timing_update_en_ADDR 0x00004108
#define FRC_TOP__CRTC1__reg_crtc1_vspll_timing_update_en_BITSTART 24
#define FRC_TOP__CRTC1__reg_crtc1_vspll_timing_update_en_BITEND 24

#define FRC_TOP__CRTC1__reg_crtc1_vtrig_timing_update_en_ADDR 0x00004108
#define FRC_TOP__CRTC1__reg_crtc1_vtrig_timing_update_en_BITSTART 25
#define FRC_TOP__CRTC1__reg_crtc1_vtrig_timing_update_en_BITEND 25

#define FRC_TOP__CRTC1__reg_crtc1_out_timing_update_en_ADDR 0x00004108
#define FRC_TOP__CRTC1__reg_crtc1_out_timing_update_en_BITSTART 26
#define FRC_TOP__CRTC1__reg_crtc1_out_timing_update_en_BITEND 26

#define FRC_TOP__CRTC1__reg_crtc1_frc_timing_update_en_ADDR 0x00004108
#define FRC_TOP__CRTC1__reg_crtc1_frc_timing_update_en_BITSTART 27
#define FRC_TOP__CRTC1__reg_crtc1_frc_timing_update_en_BITEND 27

#define FRC_TOP__CRTC1__reg_crtc1_osd_timing_update_en_ADDR 0x00004108
#define FRC_TOP__CRTC1__reg_crtc1_osd_timing_update_en_BITSTART 28
#define FRC_TOP__CRTC1__reg_crtc1_osd_timing_update_en_BITEND 28

#define FRC_TOP__CRTC1__reg_crtc1_htotal_timing_update_en_ADDR 0x00004108
#define FRC_TOP__CRTC1__reg_crtc1_htotal_timing_update_en_BITSTART 29
#define FRC_TOP__CRTC1__reg_crtc1_htotal_timing_update_en_BITEND 29

#define FRC_TOP__CRTC1__reg_crtc1_lbmc_index_update_en_ADDR 0x00004108
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_index_update_en_BITSTART 30
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_index_update_en_BITEND 30

#define FRC_TOP__CRTC1__reg_crtc1_dummy_00_ADDR 0x00004108
#define FRC_TOP__CRTC1__reg_crtc1_dummy_00_BITSTART 31
#define FRC_TOP__CRTC1__reg_crtc1_dummy_00_BITEND 31

#define FRC_TOP__CRTC1__reg_crtc1_osd_hact_ADDR 0x0000410C
#define FRC_TOP__CRTC1__reg_crtc1_osd_hact_BITSTART 0
#define FRC_TOP__CRTC1__reg_crtc1_osd_hact_BITEND 11

#define FRC_TOP__CRTC1__reg_crtc1_osd_vact_ADDR 0x0000410C
#define FRC_TOP__CRTC1__reg_crtc1_osd_vact_BITSTART 12
#define FRC_TOP__CRTC1__reg_crtc1_osd_vact_BITEND 24

#define FRC_TOP__CRTC1__reg_crtc1_dummy_01_ADDR 0x0000410C
#define FRC_TOP__CRTC1__reg_crtc1_dummy_01_BITSTART 25
#define FRC_TOP__CRTC1__reg_crtc1_dummy_01_BITEND 31

#define FRC_TOP__CRTC1__reg_crtc1_osd_hs_bporch_ADDR 0x00004110
#define FRC_TOP__CRTC1__reg_crtc1_osd_hs_bporch_BITSTART 0
#define FRC_TOP__CRTC1__reg_crtc1_osd_hs_bporch_BITEND 11

#define FRC_TOP__CRTC1__reg_crtc1_osd_vs_bporch_ADDR 0x00004110
#define FRC_TOP__CRTC1__reg_crtc1_osd_vs_bporch_BITSTART 12
#define FRC_TOP__CRTC1__reg_crtc1_osd_vs_bporch_BITEND 23

#define FRC_TOP__CRTC1__reg_crtc1_dummy_02_ADDR 0x00004110
#define FRC_TOP__CRTC1__reg_crtc1_dummy_02_BITSTART 24
#define FRC_TOP__CRTC1__reg_crtc1_dummy_02_BITEND 31

#define FRC_TOP__CRTC1__reg_crtc1_frc_hact_ADDR 0x00004114
#define FRC_TOP__CRTC1__reg_crtc1_frc_hact_BITSTART 0
#define FRC_TOP__CRTC1__reg_crtc1_frc_hact_BITEND 11

#define FRC_TOP__CRTC1__reg_crtc1_frc_vact_ADDR 0x00004114
#define FRC_TOP__CRTC1__reg_crtc1_frc_vact_BITSTART 12
#define FRC_TOP__CRTC1__reg_crtc1_frc_vact_BITEND 24

#define FRC_TOP__CRTC1__reg_crtc1_frc_prede_pnum_ADDR 0x00004114
#define FRC_TOP__CRTC1__reg_crtc1_frc_prede_pnum_BITSTART 25
#define FRC_TOP__CRTC1__reg_crtc1_frc_prede_pnum_BITEND 29

#define FRC_TOP__CRTC1__reg_crtc1_frc_prede_lnum_ADDR 0x00004114
#define FRC_TOP__CRTC1__reg_crtc1_frc_prede_lnum_BITSTART 30
#define FRC_TOP__CRTC1__reg_crtc1_frc_prede_lnum_BITEND 31

#define FRC_TOP__CRTC1__reg_crtc1_frc_hs_bporch_ADDR 0x00004118
#define FRC_TOP__CRTC1__reg_crtc1_frc_hs_bporch_BITSTART 0
#define FRC_TOP__CRTC1__reg_crtc1_frc_hs_bporch_BITEND 11

#define FRC_TOP__CRTC1__reg_crtc1_frc_vs_bporch_ADDR 0x00004118
#define FRC_TOP__CRTC1__reg_crtc1_frc_vs_bporch_BITSTART 12
#define FRC_TOP__CRTC1__reg_crtc1_frc_vs_bporch_BITEND 23

#define FRC_TOP__CRTC1__reg_crtc1_dummy_03_ADDR 0x00004118
#define FRC_TOP__CRTC1__reg_crtc1_dummy_03_BITSTART 24
#define FRC_TOP__CRTC1__reg_crtc1_dummy_03_BITEND 31

#define FRC_TOP__CRTC1__reg_crtc1_ip_vtrig_dly_ADDR 0x0000411C
#define FRC_TOP__CRTC1__reg_crtc1_ip_vtrig_dly_BITSTART 0
#define FRC_TOP__CRTC1__reg_crtc1_ip_vtrig_dly_BITEND 12

#define FRC_TOP__CRTC1__reg_crtc1_me2_org_vtrig_dly_ADDR 0x0000411C
#define FRC_TOP__CRTC1__reg_crtc1_me2_org_vtrig_dly_BITSTART 13
#define FRC_TOP__CRTC1__reg_crtc1_me2_org_vtrig_dly_BITEND 25

#define FRC_TOP__CRTC1__reg_crtc1_vspll_me_work_mode_ADDR 0x0000411C
#define FRC_TOP__CRTC1__reg_crtc1_vspll_me_work_mode_BITSTART 26
#define FRC_TOP__CRTC1__reg_crtc1_vspll_me_work_mode_BITEND 27

#define FRC_TOP__CRTC1__reg_crtc1_out_vtrig_dly_ADDR 0x00004120
#define FRC_TOP__CRTC1__reg_crtc1_out_vtrig_dly_BITSTART 0
#define FRC_TOP__CRTC1__reg_crtc1_out_vtrig_dly_BITEND 9

#define FRC_TOP__CRTC1__reg_crtc1_osd_vtrig_dly_ADDR 0x00004120
#define FRC_TOP__CRTC1__reg_crtc1_osd_vtrig_dly_BITSTART 10
#define FRC_TOP__CRTC1__reg_crtc1_osd_vtrig_dly_BITEND 19

#define FRC_TOP__CRTC1__reg_crtc1_frc_vtrig_dly_ADDR 0x00004120
#define FRC_TOP__CRTC1__reg_crtc1_frc_vtrig_dly_BITSTART 20
#define FRC_TOP__CRTC1__reg_crtc1_frc_vtrig_dly_BITEND 29

#define FRC_TOP__CRTC1__reg_crtc1_debug_mux_ADDR 0x00004120
#define FRC_TOP__CRTC1__reg_crtc1_debug_mux_BITSTART 30
#define FRC_TOP__CRTC1__reg_crtc1_debug_mux_BITEND 31

#define FRC_TOP__CRTC1__reg_crtc1_me2_vtrig_dly_ADDR 0x00004124
#define FRC_TOP__CRTC1__reg_crtc1_me2_vtrig_dly_BITSTART 0
#define FRC_TOP__CRTC1__reg_crtc1_me2_vtrig_dly_BITEND 5

#define FRC_TOP__CRTC1__reg_crtc1_dec_vtrig_dly_ADDR 0x00004124
#define FRC_TOP__CRTC1__reg_crtc1_dec_vtrig_dly_BITSTART 6
#define FRC_TOP__CRTC1__reg_crtc1_dec_vtrig_dly_BITEND 18

#define FRC_TOP__CRTC1__reg_crtc1_lbme2_vtrig_dly_ADDR 0x00004124
#define FRC_TOP__CRTC1__reg_crtc1_lbme2_vtrig_dly_BITSTART 19
#define FRC_TOP__CRTC1__reg_crtc1_lbme2_vtrig_dly_BITEND 31

#define FRC_TOP__CRTC1__reg_crtc1_dehalo_vtrig_dly_ADDR 0x00004128
#define FRC_TOP__CRTC1__reg_crtc1_dehalo_vtrig_dly_BITSTART 0
#define FRC_TOP__CRTC1__reg_crtc1_dehalo_vtrig_dly_BITEND 7

#define FRC_TOP__CRTC1__reg_crtc1_mc_vtrig_dly_ADDR 0x00004128
#define FRC_TOP__CRTC1__reg_crtc1_mc_vtrig_dly_BITSTART 8
#define FRC_TOP__CRTC1__reg_crtc1_mc_vtrig_dly_BITEND 15

#define FRC_TOP__CRTC1__reg_crtc1_lbmc_vtrig_dly_ADDR 0x00004128
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_vtrig_dly_BITSTART 16
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_vtrig_dly_BITEND 28

#define FRC_TOP__CRTC1__reg_crtc1_slave_mode_on_ADDR 0x00004128
#define FRC_TOP__CRTC1__reg_crtc1_slave_mode_on_BITSTART 29
#define FRC_TOP__CRTC1__reg_crtc1_slave_mode_on_BITEND 29

#define FRC_TOP__CRTC1__reg_crtc1_force_inside_fhd_timing_ADDR 0x00004128
#define FRC_TOP__CRTC1__reg_crtc1_force_inside_fhd_timing_BITSTART 30
#define FRC_TOP__CRTC1__reg_crtc1_force_inside_fhd_timing_BITEND 30

#define FRC_TOP__CRTC1__reg_crtc1_vspll_reset_ADDR 0x00004128
#define FRC_TOP__CRTC1__reg_crtc1_vspll_reset_BITSTART 31
#define FRC_TOP__CRTC1__reg_crtc1_vspll_reset_BITEND 31

#define FRC_TOP__CRTC1__reg_crtc1_lbmc_lfidx0_dly_ADDR 0x0000412C
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_lfidx0_dly_BITSTART 0
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_lfidx0_dly_BITEND 7

#define FRC_TOP__CRTC1__reg_crtc1_lbmc_lfidx1_dly_ADDR 0x0000412C
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_lfidx1_dly_BITSTART 8
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_lfidx1_dly_BITEND 15

#define FRC_TOP__CRTC1__reg_crtc1_lbmc_lfidx2_dly_ADDR 0x0000412C
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_lfidx2_dly_BITSTART 16
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_lfidx2_dly_BITEND 23

#define FRC_TOP__CRTC1__reg_crtc1_lbmc_lfidx3_dly_ADDR 0x0000412C
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_lfidx3_dly_BITSTART 24
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_lfidx3_dly_BITEND 31

#define FRC_TOP__CRTC1__reg_crtc1_lbmc_lfidx4_dly_ADDR 0x00004130
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_lfidx4_dly_BITSTART 0
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_lfidx4_dly_BITEND 7

#define FRC_TOP__CRTC1__reg_crtc1_lbmc_lfidx5_dly_ADDR 0x00004130
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_lfidx5_dly_BITSTART 8
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_lfidx5_dly_BITEND 15

#define FRC_TOP__CRTC1__reg_crtc1_lbmc_lfidx6_dly_ADDR 0x00004130
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_lfidx6_dly_BITSTART 16
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_lfidx6_dly_BITEND 23

#define FRC_TOP__CRTC1__reg_crtc1_lbmc_lfidx7_dly_ADDR 0x00004130
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_lfidx7_dly_BITSTART 24
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_lfidx7_dly_BITEND 31

#define FRC_TOP__CRTC1__reg_crtc1_lbmc_lfidx8_dly_ADDR 0x00004134
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_lfidx8_dly_BITSTART 0
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_lfidx8_dly_BITEND 7

#define FRC_TOP__CRTC1__reg_crtc1_lbmc_hfyidx0_dly_ADDR 0x00004134
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_hfyidx0_dly_BITSTART 8
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_hfyidx0_dly_BITEND 15

#define FRC_TOP__CRTC1__reg_crtc1_lbmc_hfyidx1_dly_ADDR 0x00004134
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_hfyidx1_dly_BITSTART 16
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_hfyidx1_dly_BITEND 23

#define FRC_TOP__CRTC1__reg_crtc1_lbmc_hfyidx2_dly_ADDR 0x00004134
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_hfyidx2_dly_BITSTART 24
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_hfyidx2_dly_BITEND 31

#define FRC_TOP__CRTC1__reg_crtc1_lbmc_hfcidx0_dly_ADDR 0x00004138
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_hfcidx0_dly_BITSTART 0
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_hfcidx0_dly_BITEND 7

#define FRC_TOP__CRTC1__reg_crtc1_out_hdly_ADDR 0x00004138
#define FRC_TOP__CRTC1__reg_crtc1_out_hdly_BITSTART 8
#define FRC_TOP__CRTC1__reg_crtc1_out_hdly_BITEND 19

#define FRC_TOP__CRTC1__reg_crtc1_frc_hdly_ADDR 0x00004138
#define FRC_TOP__CRTC1__reg_crtc1_frc_hdly_BITSTART 20
#define FRC_TOP__CRTC1__reg_crtc1_frc_hdly_BITEND 31

#define FRC_TOP__CRTC1__reg_crtc1_osd_hdly_ADDR 0x0000413C
#define FRC_TOP__CRTC1__reg_crtc1_osd_hdly_BITSTART 0
#define FRC_TOP__CRTC1__reg_crtc1_osd_hdly_BITEND 11

#define FRC_TOP__CRTC1__reg_crtc1_mc_hdly_ADDR 0x0000413C
#define FRC_TOP__CRTC1__reg_crtc1_mc_hdly_BITSTART 12
#define FRC_TOP__CRTC1__reg_crtc1_mc_hdly_BITEND 23

#define FRC_TOP__CRTC1__reg_crtc1_me2_hdly_ADDR 0x0000413C
#define FRC_TOP__CRTC1__reg_crtc1_me2_hdly_BITSTART 24
#define FRC_TOP__CRTC1__reg_crtc1_me2_hdly_BITEND 31

#define FRC_TOP__CRTC1__reg_crtc1_me2_vact_ADDR 0x00004140
#define FRC_TOP__CRTC1__reg_crtc1_me2_vact_BITSTART 0
#define FRC_TOP__CRTC1__reg_crtc1_me2_vact_BITEND 12

#define FRC_TOP__CRTC1__reg_crtc1_dehalo_vact_ADDR 0x00004140
#define FRC_TOP__CRTC1__reg_crtc1_dehalo_vact_BITSTART 13
#define FRC_TOP__CRTC1__reg_crtc1_dehalo_vact_BITEND 25

#define FRC_TOP__CRTC1__reg_crtc1_me2_row_type_ADDR 0x00004140
#define FRC_TOP__CRTC1__reg_crtc1_me2_row_type_BITSTART 26
#define FRC_TOP__CRTC1__reg_crtc1_me2_row_type_BITEND 27

#define FRC_TOP__CRTC1__reg_crtc1_dehalo_row_type_ADDR 0x00004140
#define FRC_TOP__CRTC1__reg_crtc1_dehalo_row_type_BITSTART 28
#define FRC_TOP__CRTC1__reg_crtc1_dehalo_row_type_BITEND 29

#define FRC_TOP__CRTC1__reg_crtc1_mc_row_type_ADDR 0x00004140
#define FRC_TOP__CRTC1__reg_crtc1_mc_row_type_BITSTART 30
#define FRC_TOP__CRTC1__reg_crtc1_mc_row_type_BITEND 31

#define FRC_TOP__CRTC1__reg_crtc1_mc_vact_ADDR 0x00004144
#define FRC_TOP__CRTC1__reg_crtc1_mc_vact_BITSTART 0
#define FRC_TOP__CRTC1__reg_crtc1_mc_vact_BITEND 12

#define FRC_TOP__CRTC1__reg_crtc1_dehalo_hdly_ADDR 0x00004144
#define FRC_TOP__CRTC1__reg_crtc1_dehalo_hdly_BITSTART 13
#define FRC_TOP__CRTC1__reg_crtc1_dehalo_hdly_BITEND 24

#define FRC_TOP__CRTC1__reg_crtc1_plogo_row_num_ADDR 0x00004148
#define FRC_TOP__CRTC1__reg_crtc1_plogo_row_num_BITSTART 0
#define FRC_TOP__CRTC1__reg_crtc1_plogo_row_num_BITEND 9

#define FRC_TOP__CRTC1__reg_crtc1_plogo_fetch_row_num_ADDR 0x00004148
#define FRC_TOP__CRTC1__reg_crtc1_plogo_fetch_row_num_BITSTART 10
#define FRC_TOP__CRTC1__reg_crtc1_plogo_fetch_row_num_BITEND 15

#define FRC_TOP__CRTC1__reg_crtc1_plogo_row_type_ADDR 0x00004148
#define FRC_TOP__CRTC1__reg_crtc1_plogo_row_type_BITSTART 16
#define FRC_TOP__CRTC1__reg_crtc1_plogo_row_type_BITEND 17

#define FRC_TOP__CRTC1__reg_crtc1_plogo_fetch_row_type_ADDR 0x00004148
#define FRC_TOP__CRTC1__reg_crtc1_plogo_fetch_row_type_BITSTART 18
#define FRC_TOP__CRTC1__reg_crtc1_plogo_fetch_row_type_BITEND 19

#define FRC_TOP__CRTC1__reg_crtc1_plogo_func_enable_ADDR 0x00004148
#define FRC_TOP__CRTC1__reg_crtc1_plogo_func_enable_BITSTART 20
#define FRC_TOP__CRTC1__reg_crtc1_plogo_func_enable_BITEND 20

#define FRC_TOP__CRTC1__reg_crtc1_n2m_mode_ADDR 0x00004160
#define FRC_TOP__CRTC1__reg_crtc1_n2m_mode_BITSTART 0
#define FRC_TOP__CRTC1__reg_crtc1_n2m_mode_BITEND 1

#define FRC_TOP__CRTC1__reg_crtc1_vspll_period_det_mode_ADDR 0x00004160
#define FRC_TOP__CRTC1__reg_crtc1_vspll_period_det_mode_BITSTART 2
#define FRC_TOP__CRTC1__reg_crtc1_vspll_period_det_mode_BITEND 2

#define FRC_TOP__CRTC1__reg_crtc1_vspll_init_v_total_en_ADDR 0x00004160
#define FRC_TOP__CRTC1__reg_crtc1_vspll_init_v_total_en_BITSTART 3
#define FRC_TOP__CRTC1__reg_crtc1_vspll_init_v_total_en_BITEND 3

#define FRC_TOP__CRTC1__reg_crtc1_vspll_period_det_iir_ratio_ADDR 0x00004160
#define FRC_TOP__CRTC1__reg_crtc1_vspll_period_det_iir_ratio_BITSTART 4
#define FRC_TOP__CRTC1__reg_crtc1_vspll_period_det_iir_ratio_BITEND 7

#define FRC_TOP__CRTC1__reg_crtc1_n_ADDR 0x00004160
#define FRC_TOP__CRTC1__reg_crtc1_n_BITSTART 8
#define FRC_TOP__CRTC1__reg_crtc1_n_BITEND 15

#define FRC_TOP__CRTC1__reg_crtc1_m_ADDR 0x00004160
#define FRC_TOP__CRTC1__reg_crtc1_m_BITSTART 16
#define FRC_TOP__CRTC1__reg_crtc1_m_BITEND 23

#define FRC_TOP__CRTC1__reg_crtc1_vspll_hw_debug_ADDR 0x00004160
#define FRC_TOP__CRTC1__reg_crtc1_vspll_hw_debug_BITSTART 24
#define FRC_TOP__CRTC1__reg_crtc1_vspll_hw_debug_BITEND 31

#define FRC_TOP__CRTC1__reg_crtc1_vspll_max_v_total_ADDR 0x00004164
#define FRC_TOP__CRTC1__reg_crtc1_vspll_max_v_total_BITSTART 0
#define FRC_TOP__CRTC1__reg_crtc1_vspll_max_v_total_BITEND 12

#define FRC_TOP__CRTC1__reg_crtc1_vspll_min_v_total_ADDR 0x00004164
#define FRC_TOP__CRTC1__reg_crtc1_vspll_min_v_total_BITSTART 13
#define FRC_TOP__CRTC1__reg_crtc1_vspll_min_v_total_BITEND 25

#define FRC_TOP__CRTC1__reg_crtc1_vspll_v_total_ofst_pos_ADDR 0x00004168
#define FRC_TOP__CRTC1__reg_crtc1_vspll_v_total_ofst_pos_BITSTART 0
#define FRC_TOP__CRTC1__reg_crtc1_vspll_v_total_ofst_pos_BITEND 12

#define FRC_TOP__CRTC1__reg_crtc1_vspll_v_total_ofst_neg_ADDR 0x00004168
#define FRC_TOP__CRTC1__reg_crtc1_vspll_v_total_ofst_neg_BITSTART 13
#define FRC_TOP__CRTC1__reg_crtc1_vspll_v_total_ofst_neg_BITEND 25

#define FRC_TOP__CRTC1__reg_crtc1_vspll_fine_tune_th_ADDR 0x0000416C
#define FRC_TOP__CRTC1__reg_crtc1_vspll_fine_tune_th_BITSTART 0
#define FRC_TOP__CRTC1__reg_crtc1_vspll_fine_tune_th_BITEND 7

#define FRC_TOP__CRTC1__reg_crtc1_vspll_rough_period_gain_ADDR 0x0000416C
#define FRC_TOP__CRTC1__reg_crtc1_vspll_rough_period_gain_BITSTART 8
#define FRC_TOP__CRTC1__reg_crtc1_vspll_rough_period_gain_BITEND 15

#define FRC_TOP__CRTC1__reg_crtc1_vspll_finer_period_gain_ADDR 0x0000416C
#define FRC_TOP__CRTC1__reg_crtc1_vspll_finer_period_gain_BITSTART 16
#define FRC_TOP__CRTC1__reg_crtc1_vspll_finer_period_gain_BITEND 23

#define FRC_TOP__CRTC1__reg_crtc1_vspll_phase_diff_gain_ADDR 0x0000416C
#define FRC_TOP__CRTC1__reg_crtc1_vspll_phase_diff_gain_BITSTART 24
#define FRC_TOP__CRTC1__reg_crtc1_vspll_phase_diff_gain_BITEND 31

#define FRC_TOP__CRTC1__reg_crtc1_vspll_max_rough_step_ADDR 0x00004170
#define FRC_TOP__CRTC1__reg_crtc1_vspll_max_rough_step_BITSTART 0
#define FRC_TOP__CRTC1__reg_crtc1_vspll_max_rough_step_BITEND 7

#define FRC_TOP__CRTC1__reg_crtc1_vspll_max_finer_step_ADDR 0x00004170
#define FRC_TOP__CRTC1__reg_crtc1_vspll_max_finer_step_BITSTART 8
#define FRC_TOP__CRTC1__reg_crtc1_vspll_max_finer_step_BITEND 15

#define FRC_TOP__CRTC1__reg_crtc1_vspll_period_lock_th_ADDR 0x00004170
#define FRC_TOP__CRTC1__reg_crtc1_vspll_period_lock_th_BITSTART 16
#define FRC_TOP__CRTC1__reg_crtc1_vspll_period_lock_th_BITEND 23

#define FRC_TOP__CRTC1__reg_crtc1_vspll_phase_lock_th_ADDR 0x00004170
#define FRC_TOP__CRTC1__reg_crtc1_vspll_phase_lock_th_BITSTART 24
#define FRC_TOP__CRTC1__reg_crtc1_vspll_phase_lock_th_BITEND 31

#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_lfidx0_dly_ADDR 0x00004174
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_lfidx0_dly_BITSTART 0
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_lfidx0_dly_BITEND 7

#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_lfidx1_dly_ADDR 0x00004174
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_lfidx1_dly_BITSTART 8
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_lfidx1_dly_BITEND 15

#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_lfidx2_dly_ADDR 0x00004174
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_lfidx2_dly_BITSTART 16
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_lfidx2_dly_BITEND 23

#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_lfidx3_dly_ADDR 0x00004174
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_lfidx3_dly_BITSTART 24
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_lfidx3_dly_BITEND 31

#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_lfidx4_dly_ADDR 0x00004178
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_lfidx4_dly_BITSTART 0
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_lfidx4_dly_BITEND 7

#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_lfidx5_dly_ADDR 0x00004178
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_lfidx5_dly_BITSTART 8
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_lfidx5_dly_BITEND 15

#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_lfidx6_dly_ADDR 0x00004178
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_lfidx6_dly_BITSTART 16
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_lfidx6_dly_BITEND 23

#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_lfidx7_dly_ADDR 0x00004178
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_lfidx7_dly_BITSTART 24
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_lfidx7_dly_BITEND 31

#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_lfidx8_dly_ADDR 0x0000417C
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_lfidx8_dly_BITSTART 0
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_lfidx8_dly_BITEND 7

#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_lfidx9_dly_ADDR 0x0000417C
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_lfidx9_dly_BITSTART 8
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_lfidx9_dly_BITEND 15

#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_hfyidx0_dly_ADDR 0x0000417C
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_hfyidx0_dly_BITSTART 16
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_hfyidx0_dly_BITEND 23

#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_hfyidx1_dly_ADDR 0x0000417C
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_hfyidx1_dly_BITSTART 24
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_hfyidx1_dly_BITEND 31

#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_hfyidx2_dly_ADDR 0x00004180
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_hfyidx2_dly_BITSTART 0
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_hfyidx2_dly_BITEND 7

#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_hfyidx3_dly_ADDR 0x00004180
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_hfyidx3_dly_BITSTART 8
#define FRC_TOP__CRTC1__reg_crtc1_lbmc_s_hfyidx3_dly_BITEND 15

#define FRC_TOP__CRTC1__reg_crtc1_medh_vtrig_dly_ADDR 0x00004180
#define FRC_TOP__CRTC1__reg_crtc1_medh_vtrig_dly_BITSTART 16
#define FRC_TOP__CRTC1__reg_crtc1_medh_vtrig_dly_BITEND 27

#define FRC_TOP__CRTC1__reg_crtc1_mrtt_ofst_ADDR 0x00004184
#define FRC_TOP__CRTC1__reg_crtc1_mrtt_ofst_BITSTART 0
#define FRC_TOP__CRTC1__reg_crtc1_mrtt_ofst_BITEND 12

#define FRC_TOP__CRTC1__reg_crtc1_me1_org_vtrig_dly_ADDR 0x00004188
#define FRC_TOP__CRTC1__reg_crtc1_me1_org_vtrig_dly_BITSTART 0
#define FRC_TOP__CRTC1__reg_crtc1_me1_org_vtrig_dly_BITEND 12

#define FRC_TOP__CRTC1__reg_crtc1_me1_vtrig_dly_ADDR 0x00004188
#define FRC_TOP__CRTC1__reg_crtc1_me1_vtrig_dly_BITSTART 13
#define FRC_TOP__CRTC1__reg_crtc1_me1_vtrig_dly_BITEND 18

#define FRC_TOP__CRTC1__reg_crtc1_lbme1_vtrig_dly_ADDR 0x00004188
#define FRC_TOP__CRTC1__reg_crtc1_lbme1_vtrig_dly_BITSTART 19
#define FRC_TOP__CRTC1__reg_crtc1_lbme1_vtrig_dly_BITEND 31

#define FRC_TOP__CRTC1__reg_crtc1_me1_vact_ADDR 0x0000418C
#define FRC_TOP__CRTC1__reg_crtc1_me1_vact_BITSTART 0
#define FRC_TOP__CRTC1__reg_crtc1_me1_vact_BITEND 12

#define FRC_TOP__CRTC1__reg_crtc1_me1_row_type_ADDR 0x0000418C
#define FRC_TOP__CRTC1__reg_crtc1_me1_row_type_BITSTART 13
#define FRC_TOP__CRTC1__reg_crtc1_me1_row_type_BITEND 14

#define FRC_TOP__CRTC1__reg_crtc1_me1_hdly_ADDR 0x0000418C
#define FRC_TOP__CRTC1__reg_crtc1_me1_hdly_BITSTART 15
#define FRC_TOP__CRTC1__reg_crtc1_me1_hdly_BITEND 22

#define FRC_TOP__CRTC1__reg_crtc1_lr_p_patt_ADDR 0x00004190
#define FRC_TOP__CRTC1__reg_crtc1_lr_p_patt_BITSTART 0
#define FRC_TOP__CRTC1__reg_crtc1_lr_p_patt_BITEND 7

#define FRC_TOP__CRTC1__reg_crtc1_black_p_patt_ADDR 0x00004190
#define FRC_TOP__CRTC1__reg_crtc1_black_p_patt_BITSTART 8
#define FRC_TOP__CRTC1__reg_crtc1_black_p_patt_BITEND 15

#define FRC_TOP__CRTC1__reg_crtc1_lr_reset_inphase_match_ADDR 0x00004190
#define FRC_TOP__CRTC1__reg_crtc1_lr_reset_inphase_match_BITSTART 16
#define FRC_TOP__CRTC1__reg_crtc1_lr_reset_inphase_match_BITEND 19

#define FRC_TOP__CRTC1__reg_crtc1_lr_reset_outphase_match_ADDR 0x00004190
#define FRC_TOP__CRTC1__reg_crtc1_lr_reset_outphase_match_BITSTART 20
#define FRC_TOP__CRTC1__reg_crtc1_lr_reset_outphase_match_BITEND 25

#define FRC_TOP__CRTC1__reg_crtc1_lr_p_cycle_ADDR 0x00004190
#define FRC_TOP__CRTC1__reg_crtc1_lr_p_cycle_BITSTART 26
#define FRC_TOP__CRTC1__reg_crtc1_lr_p_cycle_BITEND 28

#define FRC_TOP__CRTC1__reg_crtc1_3d_lr_enable_ADDR 0x00004190
#define FRC_TOP__CRTC1__reg_crtc1_3d_lr_enable_BITSTART 29
#define FRC_TOP__CRTC1__reg_crtc1_3d_lr_enable_BITEND 29

#define FRC_TOP__CRTC1__reg_crtc1_lr_reset_mode_ADDR 0x00004190
#define FRC_TOP__CRTC1__reg_crtc1_lr_reset_mode_BITSTART 30
#define FRC_TOP__CRTC1__reg_crtc1_lr_reset_mode_BITEND 31

#define FRC_TOP__CRTC1__reg_crtc1_me2dh_preflt_vtrig_dly_ADDR 0x00004194
#define FRC_TOP__CRTC1__reg_crtc1_me2dh_preflt_vtrig_dly_BITSTART 0
#define FRC_TOP__CRTC1__reg_crtc1_me2dh_preflt_vtrig_dly_BITEND 7

#define FRC_TOP__CRTC1__reg_crtc1_me2dh_pstflt_vtrig_dly_ADDR 0x00004194
#define FRC_TOP__CRTC1__reg_crtc1_me2dh_pstflt_vtrig_dly_BITSTART 8
#define FRC_TOP__CRTC1__reg_crtc1_me2dh_pstflt_vtrig_dly_BITEND 15

#define FRC_TOP__CRTC1__regr_crtc1_vspll_period_lock_ADDR 0x000041F0
#define FRC_TOP__CRTC1__regr_crtc1_vspll_period_lock_BITSTART 0
#define FRC_TOP__CRTC1__regr_crtc1_vspll_period_lock_BITEND 0

#define FRC_TOP__CRTC1__regr_crtc1_vspll_phase_lock_ADDR 0x000041F0
#define FRC_TOP__CRTC1__regr_crtc1_vspll_phase_lock_BITSTART 1
#define FRC_TOP__CRTC1__regr_crtc1_vspll_phase_lock_BITEND 1

#define FRC_TOP__CRTC1__regr_crtc1_vspll_fine_tune_ADDR 0x000041F0
#define FRC_TOP__CRTC1__regr_crtc1_vspll_fine_tune_BITSTART 2
#define FRC_TOP__CRTC1__regr_crtc1_vspll_fine_tune_BITEND 2

#define FRC_TOP__CRTC1__regr_crtc1_vspll_ip_period_ADDR 0x000041F0
#define FRC_TOP__CRTC1__regr_crtc1_vspll_ip_period_BITSTART 3
#define FRC_TOP__CRTC1__regr_crtc1_vspll_ip_period_BITEND 15

#define FRC_TOP__CRTC1__regr_crtc1_vspll_phase_diff_ADDR 0x000041F0
#define FRC_TOP__CRTC1__regr_crtc1_vspll_phase_diff_BITSTART 16
#define FRC_TOP__CRTC1__regr_crtc1_vspll_phase_diff_BITEND 29

#define FRC_TOP__CRTC1__regr_crtc1_vspll_period_diff_ADDR 0x000041F4
#define FRC_TOP__CRTC1__regr_crtc1_vspll_period_diff_BITSTART 0
#define FRC_TOP__CRTC1__regr_crtc1_vspll_period_diff_BITEND 13

#define FRC_TOP__CRTC1__regr_crtc1_vspll_rough_v_total_ADDR 0x000041F4
#define FRC_TOP__CRTC1__regr_crtc1_vspll_rough_v_total_BITSTART 14
#define FRC_TOP__CRTC1__regr_crtc1_vspll_rough_v_total_BITEND 26

#define FRC_TOP__CRTC1__regr_crtc1_vspll_finer_v_total_ADDR 0x000041F8
#define FRC_TOP__CRTC1__regr_crtc1_vspll_finer_v_total_BITSTART 0
#define FRC_TOP__CRTC1__regr_crtc1_vspll_finer_v_total_BITEND 12

#define FRC_TOP__kphase__reg_kphase_force_mc_cts_i_index_ADDR 0x00004400
#define FRC_TOP__kphase__reg_kphase_force_mc_cts_i_index_BITSTART 0
#define FRC_TOP__kphase__reg_kphase_force_mc_cts_i_index_BITEND 2

#define FRC_TOP__kphase__reg_kphase_force_mc_cts_index_en_ADDR 0x00004400
#define FRC_TOP__kphase__reg_kphase_force_mc_cts_index_en_BITSTART 3
#define FRC_TOP__kphase__reg_kphase_force_mc_cts_index_en_BITEND 3

#define FRC_TOP__kphase__reg_kphase_force_mc_cts_p_index_ADDR 0x00004400
#define FRC_TOP__kphase__reg_kphase_force_mc_cts_p_index_BITSTART 4
#define FRC_TOP__kphase__reg_kphase_force_mc_cts_p_index_BITEND 6

#define FRC_TOP__kphase__reg_kphase_in_3d_fs_enable_ADDR 0x00004400
#define FRC_TOP__kphase__reg_kphase_in_3d_fs_enable_BITSTART 7
#define FRC_TOP__kphase__reg_kphase_in_3d_fs_enable_BITEND 7

#define FRC_TOP__kphase__reg_kphase_force_mc_phase_ADDR 0x00004400
#define FRC_TOP__kphase__reg_kphase_force_mc_phase_BITSTART 8
#define FRC_TOP__kphase__reg_kphase_force_mc_phase_BITEND 14

#define FRC_TOP__kphase__reg_kphase_force_mc_phase_en_ADDR 0x00004400
#define FRC_TOP__kphase__reg_kphase_force_mc_phase_en_BITSTART 15
#define FRC_TOP__kphase__reg_kphase_force_mc_phase_en_BITEND 15

#define FRC_TOP__kphase__reg_kphase_force_mc_mode_ADDR 0x00004400
#define FRC_TOP__kphase__reg_kphase_force_mc_mode_BITSTART 16
#define FRC_TOP__kphase__reg_kphase_force_mc_mode_BITEND 18

#define FRC_TOP__kphase__reg_kphase_force_mc_mode_en_ADDR 0x00004400
#define FRC_TOP__kphase__reg_kphase_force_mc_mode_en_BITSTART 19
#define FRC_TOP__kphase__reg_kphase_force_mc_mode_en_BITEND 19

#define FRC_TOP__kphase__reg_kphase_force_mc_lf_index_ADDR 0x00004400
#define FRC_TOP__kphase__reg_kphase_force_mc_lf_index_BITSTART 20
#define FRC_TOP__kphase__reg_kphase_force_mc_lf_index_BITEND 23

#define FRC_TOP__kphase__reg_kphase_force_mc_lf_index_en_ADDR 0x00004400
#define FRC_TOP__kphase__reg_kphase_force_mc_lf_index_en_BITSTART 24
#define FRC_TOP__kphase__reg_kphase_force_mc_lf_index_en_BITEND 24

#define FRC_TOP__kphase__reg_kphase_force_mc_hf_index_ADDR 0x00004400
#define FRC_TOP__kphase__reg_kphase_force_mc_hf_index_BITSTART 25
#define FRC_TOP__kphase__reg_kphase_force_mc_hf_index_BITEND 26

#define FRC_TOP__kphase__reg_kphase_force_mc_hf_index_en_ADDR 0x00004400
#define FRC_TOP__kphase__reg_kphase_force_mc_hf_index_en_BITSTART 27
#define FRC_TOP__kphase__reg_kphase_force_mc_hf_index_en_BITEND 27

#define FRC_TOP__kphase__reg_kphase_force_crtc_mc_lf_index_ADDR 0x00004400
#define FRC_TOP__kphase__reg_kphase_force_crtc_mc_lf_index_BITSTART 28
#define FRC_TOP__kphase__reg_kphase_force_crtc_mc_lf_index_BITEND 31

#define FRC_TOP__kphase__reg_kphase_force_crtc_mc_lf_index_en_ADDR 0x00004404
#define FRC_TOP__kphase__reg_kphase_force_crtc_mc_lf_index_en_BITSTART 0
#define FRC_TOP__kphase__reg_kphase_force_crtc_mc_lf_index_en_BITEND 0

#define FRC_TOP__kphase__reg_kphase_force_crtc_mc_hf_index_ADDR 0x00004404
#define FRC_TOP__kphase__reg_kphase_force_crtc_mc_hf_index_BITSTART 1
#define FRC_TOP__kphase__reg_kphase_force_crtc_mc_hf_index_BITEND 2

#define FRC_TOP__kphase__reg_kphase_force_crtc_mc_hf_index_en_ADDR 0x00004404
#define FRC_TOP__kphase__reg_kphase_force_crtc_mc_hf_index_en_BITSTART 3
#define FRC_TOP__kphase__reg_kphase_force_crtc_mc_hf_index_en_BITEND 3

#define FRC_TOP__kphase__reg_kphase_force_in_me_index_ADDR 0x00004404
#define FRC_TOP__kphase__reg_kphase_force_in_me_index_BITSTART 4
#define FRC_TOP__kphase__reg_kphase_force_in_me_index_BITEND 6

#define FRC_TOP__kphase__reg_kphase_force_in_me_index_en_ADDR 0x00004404
#define FRC_TOP__kphase__reg_kphase_force_in_me_index_en_BITSTART 7
#define FRC_TOP__kphase__reg_kphase_force_in_me_index_en_BITEND 7

#define FRC_TOP__kphase__reg_kphase_force_in_mc_index_ADDR 0x00004404
#define FRC_TOP__kphase__reg_kphase_force_in_mc_index_BITSTART 8
#define FRC_TOP__kphase__reg_kphase_force_in_mc_index_BITEND 10

#define FRC_TOP__kphase__reg_kphase_force_in_mc_index_en_ADDR 0x00004404
#define FRC_TOP__kphase__reg_kphase_force_in_mc_index_en_BITSTART 11
#define FRC_TOP__kphase__reg_kphase_force_in_mc_index_en_BITEND 11

#define FRC_TOP__kphase__reg_kphase_force_me_dts_i_index_ADDR 0x00004404
#define FRC_TOP__kphase__reg_kphase_force_me_dts_i_index_BITSTART 12
#define FRC_TOP__kphase__reg_kphase_force_me_dts_i_index_BITEND 14

#define FRC_TOP__kphase__reg_kphase_force_me_dts_index_en_ADDR 0x00004404
#define FRC_TOP__kphase__reg_kphase_force_me_dts_index_en_BITSTART 15
#define FRC_TOP__kphase__reg_kphase_force_me_dts_index_en_BITEND 15

#define FRC_TOP__kphase__reg_kphase_force_me_dts_p_index_ADDR 0x00004404
#define FRC_TOP__kphase__reg_kphase_force_me_dts_p_index_BITSTART 16
#define FRC_TOP__kphase__reg_kphase_force_me_dts_p_index_BITEND 18

#define FRC_TOP__kphase__reg_kphase_in_lr_inv_ADDR 0x00004404
#define FRC_TOP__kphase__reg_kphase_in_lr_inv_BITSTART 19
#define FRC_TOP__kphase__reg_kphase_in_lr_inv_BITEND 19

#define FRC_TOP__kphase__reg_kphase_force_me2_phase_ADDR 0x00004404
#define FRC_TOP__kphase__reg_kphase_force_me2_phase_BITSTART 20
#define FRC_TOP__kphase__reg_kphase_force_me2_phase_BITEND 25

#define FRC_TOP__kphase__reg_kphase_force_me2_phase_en_ADDR 0x00004404
#define FRC_TOP__kphase__reg_kphase_force_me2_phase_en_BITSTART 26
#define FRC_TOP__kphase__reg_kphase_force_me2_phase_en_BITEND 26

#define FRC_TOP__kphase__reg_kphase_force_me2_first_phase_ADDR 0x00004404
#define FRC_TOP__kphase__reg_kphase_force_me2_first_phase_BITSTART 27
#define FRC_TOP__kphase__reg_kphase_force_me2_first_phase_BITEND 27

#define FRC_TOP__kphase__reg_kphase_force_me_last_phase_ADDR 0x00004404
#define FRC_TOP__kphase__reg_kphase_force_me_last_phase_BITSTART 28
#define FRC_TOP__kphase__reg_kphase_force_me_last_phase_BITEND 28

#define FRC_TOP__kphase__reg_kphase_force_me_last_phase_en_ADDR 0x00004404
#define FRC_TOP__kphase__reg_kphase_force_me_last_phase_en_BITSTART 29
#define FRC_TOP__kphase__reg_kphase_force_me_last_phase_en_BITEND 29

#define FRC_TOP__kphase__reg_kphase_force_in_final_phase_ADDR 0x00004404
#define FRC_TOP__kphase__reg_kphase_force_in_final_phase_BITSTART 30
#define FRC_TOP__kphase__reg_kphase_force_in_final_phase_BITEND 30

#define FRC_TOP__kphase__reg_kphase_force_in_final_phase_en_ADDR 0x00004404
#define FRC_TOP__kphase__reg_kphase_force_in_final_phase_en_BITSTART 31
#define FRC_TOP__kphase__reg_kphase_force_in_final_phase_en_BITEND 31

#define FRC_TOP__kphase__reg_kphase_force_mc_lr_en_ADDR 0x00004408
#define FRC_TOP__kphase__reg_kphase_force_mc_lr_en_BITSTART 0
#define FRC_TOP__kphase__reg_kphase_force_mc_lr_en_BITEND 0

#define FRC_TOP__kphase__reg_kphase_force_mc_lr_ADDR 0x00004408
#define FRC_TOP__kphase__reg_kphase_force_mc_lr_BITSTART 1
#define FRC_TOP__kphase__reg_kphase_force_mc_lr_BITEND 1

#define FRC_TOP__kphase__reg_kphase_force_out_lr_en_ADDR 0x00004408
#define FRC_TOP__kphase__reg_kphase_force_out_lr_en_BITSTART 2
#define FRC_TOP__kphase__reg_kphase_force_out_lr_en_BITEND 2

#define FRC_TOP__kphase__reg_kphase_force_out_lr_ADDR 0x00004408
#define FRC_TOP__kphase__reg_kphase_force_out_lr_BITSTART 3
#define FRC_TOP__kphase__reg_kphase_force_out_lr_BITEND 3

#define FRC_TOP__kphase__reg_kphase_force_osd_lr_en_ADDR 0x00004408
#define FRC_TOP__kphase__reg_kphase_force_osd_lr_en_BITSTART 4
#define FRC_TOP__kphase__reg_kphase_force_osd_lr_en_BITEND 4

#define FRC_TOP__kphase__reg_kphase_force_osd_lr_ADDR 0x00004408
#define FRC_TOP__kphase__reg_kphase_force_osd_lr_BITSTART 5
#define FRC_TOP__kphase__reg_kphase_force_osd_lr_BITEND 5

#define FRC_TOP__kphase__reg_kphase_force_me_lr_en_ADDR 0x00004408
#define FRC_TOP__kphase__reg_kphase_force_me_lr_en_BITSTART 6
#define FRC_TOP__kphase__reg_kphase_force_me_lr_en_BITEND 6

#define FRC_TOP__kphase__reg_kphase_force_me_lr_ADDR 0x00004408
#define FRC_TOP__kphase__reg_kphase_force_me_lr_BITSTART 7
#define FRC_TOP__kphase__reg_kphase_force_me_lr_BITEND 7

#define FRC_TOP__kphase__reg_kphase_force_in_me_offset_en_ADDR 0x00004408
#define FRC_TOP__kphase__reg_kphase_force_in_me_offset_en_BITSTART 8
#define FRC_TOP__kphase__reg_kphase_force_in_me_offset_en_BITEND 8

#define FRC_TOP__kphase__reg_kphase_force_in_me_offset_ADDR 0x00004408
#define FRC_TOP__kphase__reg_kphase_force_in_me_offset_BITSTART 9
#define FRC_TOP__kphase__reg_kphase_force_in_me_offset_BITEND 11

#define FRC_TOP__kphase__reg_kphase_force_in_mc_offset_en_ADDR 0x00004408
#define FRC_TOP__kphase__reg_kphase_force_in_mc_offset_en_BITSTART 12
#define FRC_TOP__kphase__reg_kphase_force_in_mc_offset_en_BITEND 12

#define FRC_TOP__kphase__reg_kphase_force_in_mc_offset_ADDR 0x00004408
#define FRC_TOP__kphase__reg_kphase_force_in_mc_offset_BITSTART 13
#define FRC_TOP__kphase__reg_kphase_force_in_mc_offset_BITEND 15

#define FRC_TOP__kphase__reg_kphase_out_phase_ini_ADDR 0x00004408
#define FRC_TOP__kphase__reg_kphase_out_phase_ini_BITSTART 16
#define FRC_TOP__kphase__reg_kphase_out_phase_ini_BITEND 19

#define FRC_TOP__kphase__reg_kphase_out_phase_slf_gen_ADDR 0x00004408
#define FRC_TOP__kphase__reg_kphase_out_phase_slf_gen_BITSTART 20
#define FRC_TOP__kphase__reg_kphase_out_phase_slf_gen_BITEND 21

#define FRC_TOP__kphase__reg_kphase_frame_hold_enable_ADDR 0x00004408
#define FRC_TOP__kphase__reg_kphase_frame_hold_enable_BITSTART 22
#define FRC_TOP__kphase__reg_kphase_frame_hold_enable_BITEND 22

#define FRC_TOP__kphase__reg_kphase_mc_frame_hold_ADDR 0x00004408
#define FRC_TOP__kphase__reg_kphase_mc_frame_hold_BITSTART 23
#define FRC_TOP__kphase__reg_kphase_mc_frame_hold_BITEND 23

#define FRC_TOP__kphase__reg_kphase_me_frame_hold_ADDR 0x00004408
#define FRC_TOP__kphase__reg_kphase_me_frame_hold_BITSTART 24
#define FRC_TOP__kphase__reg_kphase_me_frame_hold_BITEND 24

#define FRC_TOP__kphase__reg_kphase_out_phase_type_ADDR 0x00004408
#define FRC_TOP__kphase__reg_kphase_out_phase_type_BITSTART 25
#define FRC_TOP__kphase__reg_kphase_out_phase_type_BITEND 30

#define FRC_TOP__kphase__reg_kphase_force_me2_first_phase_en_ADDR 0x00004408
#define FRC_TOP__kphase__reg_kphase_force_me2_first_phase_en_BITSTART 31
#define FRC_TOP__kphase__reg_kphase_force_me2_first_phase_en_BITEND 31

#define FRC_TOP__kphase__reg_kphase_sw_film_phase_ADDR 0x0000440C
#define FRC_TOP__kphase__reg_kphase_sw_film_phase_BITSTART 0
#define FRC_TOP__kphase__reg_kphase_sw_film_phase_BITEND 5

#define FRC_TOP__kphase__reg_kphase_in_film_phase_offset_ADDR 0x0000440C
#define FRC_TOP__kphase__reg_kphase_in_film_phase_offset_BITSTART 6
#define FRC_TOP__kphase__reg_kphase_in_film_phase_offset_BITEND 11

#define FRC_TOP__kphase__reg_kphase_out_film_phase_offset_ADDR 0x0000440C
#define FRC_TOP__kphase__reg_kphase_out_film_phase_offset_BITSTART 12
#define FRC_TOP__kphase__reg_kphase_out_film_phase_offset_BITEND 17

#define FRC_TOP__kphase__reg_kphase_film_phase_type_ADDR 0x0000440C
#define FRC_TOP__kphase__reg_kphase_film_phase_type_BITSTART 18
#define FRC_TOP__kphase__reg_kphase_film_phase_type_BITEND 23

#define FRC_TOP__kphase__reg_kphase_sw_film_en_ADDR 0x0000440C
#define FRC_TOP__kphase__reg_kphase_sw_film_en_BITSTART 24
#define FRC_TOP__kphase__reg_kphase_sw_film_en_BITEND 24

#define FRC_TOP__kphase__reg_kphase_auto_film_phase_en_ADDR 0x0000440C
#define FRC_TOP__kphase__reg_kphase_auto_film_phase_en_BITSTART 25
#define FRC_TOP__kphase__reg_kphase_auto_film_phase_en_BITEND 25

#define FRC_TOP__kphase__reg_kphase_auto_film_phase_reset_ADDR 0x0000440C
#define FRC_TOP__kphase__reg_kphase_auto_film_phase_reset_BITSTART 26
#define FRC_TOP__kphase__reg_kphase_auto_film_phase_reset_BITEND 26

#define FRC_TOP__kphase__reg_kphase_in_reset_source_sel_ADDR 0x0000440C
#define FRC_TOP__kphase__reg_kphase_in_reset_source_sel_BITSTART 27
#define FRC_TOP__kphase__reg_kphase_in_reset_source_sel_BITEND 27

#define FRC_TOP__kphase__reg_kphase_film_mode_ADDR 0x0000440C
#define FRC_TOP__kphase__reg_kphase_film_mode_BITSTART 28
#define FRC_TOP__kphase__reg_kphase_film_mode_BITEND 30

#define FRC_TOP__kphase__reg_kphase_out_3d_enable_ADDR 0x0000440C
#define FRC_TOP__kphase__reg_kphase_out_3d_enable_BITSTART 31
#define FRC_TOP__kphase__reg_kphase_out_3d_enable_BITEND 31

#define FRC_TOP__kphase__reg_kphase_in_me_index_initial_ADDR 0x00004410
#define FRC_TOP__kphase__reg_kphase_in_me_index_initial_BITSTART 0
#define FRC_TOP__kphase__reg_kphase_in_me_index_initial_BITEND 2

#define FRC_TOP__kphase__reg_kphase_in_me_index_reset_ADDR 0x00004410
#define FRC_TOP__kphase__reg_kphase_in_me_index_reset_BITSTART 3
#define FRC_TOP__kphase__reg_kphase_in_me_index_reset_BITEND 3

#define FRC_TOP__kphase__reg_kphase_in_mc_index_initial_ADDR 0x00004410
#define FRC_TOP__kphase__reg_kphase_in_mc_index_initial_BITSTART 4
#define FRC_TOP__kphase__reg_kphase_in_mc_index_initial_BITEND 6

#define FRC_TOP__kphase__reg_kphase_in_mc_index_reset_ADDR 0x00004410
#define FRC_TOP__kphase__reg_kphase_in_mc_index_reset_BITSTART 7
#define FRC_TOP__kphase__reg_kphase_in_mc_index_reset_BITEND 7

#define FRC_TOP__kphase__reg_kphase_in_me_index_bsize_ADDR 0x00004410
#define FRC_TOP__kphase__reg_kphase_in_me_index_bsize_BITSTART 8
#define FRC_TOP__kphase__reg_kphase_in_me_index_bsize_BITEND 10

#define FRC_TOP__kphase__reg_kphase_in_mc_index_bsize_ADDR 0x00004410
#define FRC_TOP__kphase__reg_kphase_in_mc_index_bsize_BITSTART 11
#define FRC_TOP__kphase__reg_kphase_in_mc_index_bsize_BITEND 14

#define FRC_TOP__kphase__reg_kphase_dec_data_vs_clr_en_ADDR 0x00004410
#define FRC_TOP__kphase__reg_kphase_dec_data_vs_clr_en_BITSTART 15
#define FRC_TOP__kphase__reg_kphase_dec_data_vs_clr_en_BITEND 15

#define FRC_TOP__kphase__reg_kphase_lut_sel_ADDR 0x00004410
#define FRC_TOP__kphase__reg_kphase_lut_sel_BITSTART 16
#define FRC_TOP__kphase__reg_kphase_lut_sel_BITEND 16

#define FRC_TOP__kphase__reg_kphase_dec_length_ADDR 0x00004410
#define FRC_TOP__kphase__reg_kphase_dec_length_BITSTART 17
#define FRC_TOP__kphase__reg_kphase_dec_length_BITEND 24

#define FRC_TOP__kphase__reg_kphase_logo_frame_hold_ADDR 0x00004410
#define FRC_TOP__kphase__reg_kphase_logo_frame_hold_BITSTART 25
#define FRC_TOP__kphase__reg_kphase_logo_frame_hold_BITEND 25

#define FRC_TOP__kphase__reg_kphase_in_lr_ctl_for_index_ADDR 0x00004410
#define FRC_TOP__kphase__reg_kphase_in_lr_ctl_for_index_BITSTART 26
#define FRC_TOP__kphase__reg_kphase_in_lr_ctl_for_index_BITEND 26

#define FRC_TOP__kphase__reg_kphase_meter_enable_ADDR 0x00004410
#define FRC_TOP__kphase__reg_kphase_meter_enable_BITSTART 27
#define FRC_TOP__kphase__reg_kphase_meter_enable_BITEND 27

#define FRC_TOP__kphase__reg_kphase_in_memc_index_reset_ADDR 0x00004410
#define FRC_TOP__kphase__reg_kphase_in_memc_index_reset_BITSTART 28
#define FRC_TOP__kphase__reg_kphase_in_memc_index_reset_BITEND 28

#define FRC_TOP__kphase__reg_kphase_mc_mode_lf_update_en_ADDR 0x00004410
#define FRC_TOP__kphase__reg_kphase_mc_mode_lf_update_en_BITSTART 29
#define FRC_TOP__kphase__reg_kphase_mc_mode_lf_update_en_BITEND 29

#define FRC_TOP__kphase__reg_kphase_mc_mode_hf_update_en_ADDR 0x00004410
#define FRC_TOP__kphase__reg_kphase_mc_mode_hf_update_en_BITSTART 30
#define FRC_TOP__kphase__reg_kphase_mc_mode_hf_update_en_BITEND 30

#define FRC_TOP__kphase__reg_kphase_me2_frame_hold_ADDR 0x00004410
#define FRC_TOP__kphase__reg_kphase_me2_frame_hold_BITSTART 31
#define FRC_TOP__kphase__reg_kphase_me2_frame_hold_BITEND 31

#define FRC_TOP__kphase__reg_kphase_in_p00_ADDR 0x00004414
#define FRC_TOP__kphase__reg_kphase_in_p00_BITSTART 0
#define FRC_TOP__kphase__reg_kphase_in_p00_BITEND 7

#define FRC_TOP__kphase__reg_kphase_in_p01_ADDR 0x00004414
#define FRC_TOP__kphase__reg_kphase_in_p01_BITSTART 8
#define FRC_TOP__kphase__reg_kphase_in_p01_BITEND 15

#define FRC_TOP__kphase__reg_kphase_in_p02_ADDR 0x00004414
#define FRC_TOP__kphase__reg_kphase_in_p02_BITSTART 16
#define FRC_TOP__kphase__reg_kphase_in_p02_BITEND 23

#define FRC_TOP__kphase__reg_kphase_in_p03_ADDR 0x00004414
#define FRC_TOP__kphase__reg_kphase_in_p03_BITSTART 24
#define FRC_TOP__kphase__reg_kphase_in_p03_BITEND 31

#define FRC_TOP__kphase__reg_kphase_in_p04_ADDR 0x00004418
#define FRC_TOP__kphase__reg_kphase_in_p04_BITSTART 0
#define FRC_TOP__kphase__reg_kphase_in_p04_BITEND 7

#define FRC_TOP__kphase__reg_kphase_in_p05_ADDR 0x00004418
#define FRC_TOP__kphase__reg_kphase_in_p05_BITSTART 8
#define FRC_TOP__kphase__reg_kphase_in_p05_BITEND 15

#define FRC_TOP__kphase__reg_kphase_in_p06_ADDR 0x00004418
#define FRC_TOP__kphase__reg_kphase_in_p06_BITSTART 16
#define FRC_TOP__kphase__reg_kphase_in_p06_BITEND 23

#define FRC_TOP__kphase__reg_kphase_in_p07_ADDR 0x00004418
#define FRC_TOP__kphase__reg_kphase_in_p07_BITSTART 24
#define FRC_TOP__kphase__reg_kphase_in_p07_BITEND 31

#define FRC_TOP__kphase__reg_kphase_in_p08_ADDR 0x0000441C
#define FRC_TOP__kphase__reg_kphase_in_p08_BITSTART 0
#define FRC_TOP__kphase__reg_kphase_in_p08_BITEND 7

#define FRC_TOP__kphase__reg_kphase_in_p09_ADDR 0x0000441C
#define FRC_TOP__kphase__reg_kphase_in_p09_BITSTART 8
#define FRC_TOP__kphase__reg_kphase_in_p09_BITEND 15

#define FRC_TOP__kphase__reg_kphase_in_p10_ADDR 0x0000441C
#define FRC_TOP__kphase__reg_kphase_in_p10_BITSTART 16
#define FRC_TOP__kphase__reg_kphase_in_p10_BITEND 23

#define FRC_TOP__kphase__reg_kphase_in_p11_ADDR 0x0000441C
#define FRC_TOP__kphase__reg_kphase_in_p11_BITSTART 24
#define FRC_TOP__kphase__reg_kphase_in_p11_BITEND 31

#define FRC_TOP__kphase__reg_kphase_in_p12_ADDR 0x00004420
#define FRC_TOP__kphase__reg_kphase_in_p12_BITSTART 0
#define FRC_TOP__kphase__reg_kphase_in_p12_BITEND 7

#define FRC_TOP__kphase__reg_kphase_in_p13_ADDR 0x00004420
#define FRC_TOP__kphase__reg_kphase_in_p13_BITSTART 8
#define FRC_TOP__kphase__reg_kphase_in_p13_BITEND 15

#define FRC_TOP__kphase__reg_kphase_in_p14_ADDR 0x00004420
#define FRC_TOP__kphase__reg_kphase_in_p14_BITSTART 16
#define FRC_TOP__kphase__reg_kphase_in_p14_BITEND 23

#define FRC_TOP__kphase__reg_kphase_in_p15_ADDR 0x00004420
#define FRC_TOP__kphase__reg_kphase_in_p15_BITSTART 24
#define FRC_TOP__kphase__reg_kphase_in_p15_BITEND 31

#define FRC_TOP__kphase__reg_kphase_in_p16_ADDR 0x00004424
#define FRC_TOP__kphase__reg_kphase_in_p16_BITSTART 0
#define FRC_TOP__kphase__reg_kphase_in_p16_BITEND 7

#define FRC_TOP__kphase__reg_kphase_in_p17_ADDR 0x00004424
#define FRC_TOP__kphase__reg_kphase_in_p17_BITSTART 8
#define FRC_TOP__kphase__reg_kphase_in_p17_BITEND 15

#define FRC_TOP__kphase__reg_kphase_in_p18_ADDR 0x00004424
#define FRC_TOP__kphase__reg_kphase_in_p18_BITSTART 16
#define FRC_TOP__kphase__reg_kphase_in_p18_BITEND 23

#define FRC_TOP__kphase__reg_kphase_in_p19_ADDR 0x00004424
#define FRC_TOP__kphase__reg_kphase_in_p19_BITSTART 24
#define FRC_TOP__kphase__reg_kphase_in_p19_BITEND 31

#define FRC_TOP__kphase__reg_kphase_in_p20_ADDR 0x00004428
#define FRC_TOP__kphase__reg_kphase_in_p20_BITSTART 0
#define FRC_TOP__kphase__reg_kphase_in_p20_BITEND 7

#define FRC_TOP__kphase__reg_kphase_in_p21_ADDR 0x00004428
#define FRC_TOP__kphase__reg_kphase_in_p21_BITSTART 8
#define FRC_TOP__kphase__reg_kphase_in_p21_BITEND 15

#define FRC_TOP__kphase__reg_kphase_in_p22_ADDR 0x00004428
#define FRC_TOP__kphase__reg_kphase_in_p22_BITSTART 16
#define FRC_TOP__kphase__reg_kphase_in_p22_BITEND 23

#define FRC_TOP__kphase__reg_kphase_in_p23_ADDR 0x00004428
#define FRC_TOP__kphase__reg_kphase_in_p23_BITSTART 24
#define FRC_TOP__kphase__reg_kphase_in_p23_BITEND 31

#define FRC_TOP__kphase__reg_kphase_in_p24_ADDR 0x0000442C
#define FRC_TOP__kphase__reg_kphase_in_p24_BITSTART 0
#define FRC_TOP__kphase__reg_kphase_in_p24_BITEND 7

#define FRC_TOP__kphase__reg_kphase_in_p25_ADDR 0x0000442C
#define FRC_TOP__kphase__reg_kphase_in_p25_BITSTART 8
#define FRC_TOP__kphase__reg_kphase_in_p25_BITEND 15

#define FRC_TOP__kphase__reg_kphase_in_p26_ADDR 0x0000442C
#define FRC_TOP__kphase__reg_kphase_in_p26_BITSTART 16
#define FRC_TOP__kphase__reg_kphase_in_p26_BITEND 23

#define FRC_TOP__kphase__reg_kphase_in_p27_ADDR 0x0000442C
#define FRC_TOP__kphase__reg_kphase_in_p27_BITSTART 24
#define FRC_TOP__kphase__reg_kphase_in_p27_BITEND 31

#define FRC_TOP__kphase__reg_kphase_in_p28_ADDR 0x00004430
#define FRC_TOP__kphase__reg_kphase_in_p28_BITSTART 0
#define FRC_TOP__kphase__reg_kphase_in_p28_BITEND 7

#define FRC_TOP__kphase__reg_kphase_in_p29_ADDR 0x00004430
#define FRC_TOP__kphase__reg_kphase_in_p29_BITSTART 8
#define FRC_TOP__kphase__reg_kphase_in_p29_BITEND 15

#define FRC_TOP__kphase__reg_kphase_in_p30_ADDR 0x00004430
#define FRC_TOP__kphase__reg_kphase_in_p30_BITSTART 16
#define FRC_TOP__kphase__reg_kphase_in_p30_BITEND 23

#define FRC_TOP__kphase__reg_kphase_in_p31_ADDR 0x00004430
#define FRC_TOP__kphase__reg_kphase_in_p31_BITSTART 24
#define FRC_TOP__kphase__reg_kphase_in_p31_BITEND 31

#define FRC_TOP__kphase__reg_kphase_in_p32_ADDR 0x00004434
#define FRC_TOP__kphase__reg_kphase_in_p32_BITSTART 0
#define FRC_TOP__kphase__reg_kphase_in_p32_BITEND 7

#define FRC_TOP__kphase__reg_kphase_in_p33_ADDR 0x00004434
#define FRC_TOP__kphase__reg_kphase_in_p33_BITSTART 8
#define FRC_TOP__kphase__reg_kphase_in_p33_BITEND 15

#define FRC_TOP__kphase__reg_kphase_in_p34_ADDR 0x00004434
#define FRC_TOP__kphase__reg_kphase_in_p34_BITSTART 16
#define FRC_TOP__kphase__reg_kphase_in_p34_BITEND 23

#define FRC_TOP__kphase__reg_kphase_in_p35_ADDR 0x00004434
#define FRC_TOP__kphase__reg_kphase_in_p35_BITSTART 24
#define FRC_TOP__kphase__reg_kphase_in_p35_BITEND 31

#define FRC_TOP__kphase__reg_kphase_in_p36_ADDR 0x00004438
#define FRC_TOP__kphase__reg_kphase_in_p36_BITSTART 0
#define FRC_TOP__kphase__reg_kphase_in_p36_BITEND 7

#define FRC_TOP__kphase__reg_kphase_in_p37_ADDR 0x00004438
#define FRC_TOP__kphase__reg_kphase_in_p37_BITSTART 8
#define FRC_TOP__kphase__reg_kphase_in_p37_BITEND 15

#define FRC_TOP__kphase__reg_kphase_in_p38_ADDR 0x00004438
#define FRC_TOP__kphase__reg_kphase_in_p38_BITSTART 16
#define FRC_TOP__kphase__reg_kphase_in_p38_BITEND 23

#define FRC_TOP__kphase__reg_kphase_in_p39_ADDR 0x00004438
#define FRC_TOP__kphase__reg_kphase_in_p39_BITSTART 24
#define FRC_TOP__kphase__reg_kphase_in_p39_BITEND 31

#define FRC_TOP__kphase__reg_kphase_in_p40_ADDR 0x0000443C
#define FRC_TOP__kphase__reg_kphase_in_p40_BITSTART 0
#define FRC_TOP__kphase__reg_kphase_in_p40_BITEND 7

#define FRC_TOP__kphase__reg_kphase_in_p41_ADDR 0x0000443C
#define FRC_TOP__kphase__reg_kphase_in_p41_BITSTART 8
#define FRC_TOP__kphase__reg_kphase_in_p41_BITEND 15

#define FRC_TOP__kphase__reg_kphase_in_p42_ADDR 0x0000443C
#define FRC_TOP__kphase__reg_kphase_in_p42_BITSTART 16
#define FRC_TOP__kphase__reg_kphase_in_p42_BITEND 23

#define FRC_TOP__kphase__reg_kphase_in_p43_ADDR 0x0000443C
#define FRC_TOP__kphase__reg_kphase_in_p43_BITSTART 24
#define FRC_TOP__kphase__reg_kphase_in_p43_BITEND 31

#define FRC_TOP__kphase__reg_kphase_in_p44_ADDR 0x00004440
#define FRC_TOP__kphase__reg_kphase_in_p44_BITSTART 0
#define FRC_TOP__kphase__reg_kphase_in_p44_BITEND 7

#define FRC_TOP__kphase__reg_kphase_in_p45_ADDR 0x00004440
#define FRC_TOP__kphase__reg_kphase_in_p45_BITSTART 8
#define FRC_TOP__kphase__reg_kphase_in_p45_BITEND 15

#define FRC_TOP__kphase__reg_kphase_in_p46_ADDR 0x00004440
#define FRC_TOP__kphase__reg_kphase_in_p46_BITSTART 16
#define FRC_TOP__kphase__reg_kphase_in_p46_BITEND 23

#define FRC_TOP__kphase__reg_kphase_in_p47_ADDR 0x00004440
#define FRC_TOP__kphase__reg_kphase_in_p47_BITSTART 24
#define FRC_TOP__kphase__reg_kphase_in_p47_BITEND 31

#define FRC_TOP__kphase__reg_kphase_in_p48_ADDR 0x00004444
#define FRC_TOP__kphase__reg_kphase_in_p48_BITSTART 0
#define FRC_TOP__kphase__reg_kphase_in_p48_BITEND 7

#define FRC_TOP__kphase__reg_kphase_in_p49_ADDR 0x00004444
#define FRC_TOP__kphase__reg_kphase_in_p49_BITSTART 8
#define FRC_TOP__kphase__reg_kphase_in_p49_BITEND 15

#define FRC_TOP__kphase__reg_kphase_in_p50_ADDR 0x00004444
#define FRC_TOP__kphase__reg_kphase_in_p50_BITSTART 16
#define FRC_TOP__kphase__reg_kphase_in_p50_BITEND 23

#define FRC_TOP__kphase__reg_kphase_in_p51_ADDR 0x00004444
#define FRC_TOP__kphase__reg_kphase_in_p51_BITSTART 24
#define FRC_TOP__kphase__reg_kphase_in_p51_BITEND 31

#define FRC_TOP__kphase__reg_kphase_in_p52_ADDR 0x00004448
#define FRC_TOP__kphase__reg_kphase_in_p52_BITSTART 0
#define FRC_TOP__kphase__reg_kphase_in_p52_BITEND 7

#define FRC_TOP__kphase__reg_kphase_in_p53_ADDR 0x00004448
#define FRC_TOP__kphase__reg_kphase_in_p53_BITSTART 8
#define FRC_TOP__kphase__reg_kphase_in_p53_BITEND 15

#define FRC_TOP__kphase__reg_kphase_in_p54_ADDR 0x00004448
#define FRC_TOP__kphase__reg_kphase_in_p54_BITSTART 16
#define FRC_TOP__kphase__reg_kphase_in_p54_BITEND 23

#define FRC_TOP__kphase__reg_kphase_in_p55_ADDR 0x00004448
#define FRC_TOP__kphase__reg_kphase_in_p55_BITSTART 24
#define FRC_TOP__kphase__reg_kphase_in_p55_BITEND 31

#define FRC_TOP__kphase__reg_kphase_in_p56_ADDR 0x0000444C
#define FRC_TOP__kphase__reg_kphase_in_p56_BITSTART 0
#define FRC_TOP__kphase__reg_kphase_in_p56_BITEND 7

#define FRC_TOP__kphase__reg_kphase_in_p57_ADDR 0x0000444C
#define FRC_TOP__kphase__reg_kphase_in_p57_BITSTART 8
#define FRC_TOP__kphase__reg_kphase_in_p57_BITEND 15

#define FRC_TOP__kphase__reg_kphase_in_p58_ADDR 0x0000444C
#define FRC_TOP__kphase__reg_kphase_in_p58_BITSTART 16
#define FRC_TOP__kphase__reg_kphase_in_p58_BITEND 23

#define FRC_TOP__kphase__reg_kphase_in_p59_ADDR 0x0000444C
#define FRC_TOP__kphase__reg_kphase_in_p59_BITSTART 24
#define FRC_TOP__kphase__reg_kphase_in_p59_BITEND 31

#define FRC_TOP__kphase__reg_kphase_in_p60_ADDR 0x00004450
#define FRC_TOP__kphase__reg_kphase_in_p60_BITSTART 0
#define FRC_TOP__kphase__reg_kphase_in_p60_BITEND 7

#define FRC_TOP__kphase__reg_kphase_in_p61_ADDR 0x00004450
#define FRC_TOP__kphase__reg_kphase_in_p61_BITSTART 8
#define FRC_TOP__kphase__reg_kphase_in_p61_BITEND 15

#define FRC_TOP__kphase__reg_kphase_in_p62_ADDR 0x00004450
#define FRC_TOP__kphase__reg_kphase_in_p62_BITSTART 16
#define FRC_TOP__kphase__reg_kphase_in_p62_BITEND 23

#define FRC_TOP__kphase__reg_kphase_in_p63_ADDR 0x00004450
#define FRC_TOP__kphase__reg_kphase_in_p63_BITSTART 24
#define FRC_TOP__kphase__reg_kphase_in_p63_BITEND 31

#define FRC_TOP__kphase__reg_kphase_dec_mtpt_start_ADDR 0x00004454
#define FRC_TOP__kphase__reg_kphase_dec_mtpt_start_BITSTART 0
#define FRC_TOP__kphase__reg_kphase_dec_mtpt_start_BITEND 7

#define FRC_TOP__kphase__reg_kphase_dec_mtpt_end_ADDR 0x00004454
#define FRC_TOP__kphase__reg_kphase_dec_mtpt_end_BITSTART 8
#define FRC_TOP__kphase__reg_kphase_dec_mtpt_end_BITEND 15

#define FRC_TOP__kphase__reg_kphase_force_mc_mode_hf_ADDR 0x00004454
#define FRC_TOP__kphase__reg_kphase_force_mc_mode_hf_BITSTART 16
#define FRC_TOP__kphase__reg_kphase_force_mc_mode_hf_BITEND 18

#define FRC_TOP__kphase__reg_kphase_sram_ls_en_ADDR 0x00004454
#define FRC_TOP__kphase__reg_kphase_sram_ls_en_BITSTART 19
#define FRC_TOP__kphase__reg_kphase_sram_ls_en_BITEND 19

#define FRC_TOP__kphase__reg_kphase_sram_ls_value_ADDR 0x00004454
#define FRC_TOP__kphase__reg_kphase_sram_ls_value_BITSTART 20
#define FRC_TOP__kphase__reg_kphase_sram_ls_value_BITEND 20

#define FRC_TOP__kphase__reg_kphase_force_me2_lr_en_ADDR 0x00004454
#define FRC_TOP__kphase__reg_kphase_force_me2_lr_en_BITSTART 21
#define FRC_TOP__kphase__reg_kphase_force_me2_lr_en_BITEND 21

#define FRC_TOP__kphase__reg_kphase_force_me2_lr_ADDR 0x00004454
#define FRC_TOP__kphase__reg_kphase_force_me2_lr_BITSTART 22
#define FRC_TOP__kphase__reg_kphase_force_me2_lr_BITEND 22

#define FRC_TOP__kphase__reg_kphase_film_mode_proc_enter_film32_id_ADDR 0x00004454
#define FRC_TOP__kphase__reg_kphase_film_mode_proc_enter_film32_id_BITSTART 23
#define FRC_TOP__kphase__reg_kphase_film_mode_proc_enter_film32_id_BITEND 25

#define FRC_TOP__kphase__reg_kphase_film_mode_proc_enter_film22_id_ADDR 0x00004454
#define FRC_TOP__kphase__reg_kphase_film_mode_proc_enter_film22_id_BITSTART 26
#define FRC_TOP__kphase__reg_kphase_film_mode_proc_enter_film22_id_BITEND 26

#define FRC_TOP__kphase__reg_kphase_film_mode_proc_quit_film32_id_ADDR 0x00004454
#define FRC_TOP__kphase__reg_kphase_film_mode_proc_quit_film32_id_BITSTART 27
#define FRC_TOP__kphase__reg_kphase_film_mode_proc_quit_film32_id_BITEND 29

#define FRC_TOP__kphase__reg_kphase_film_mode_proc_quit_film22_id_ADDR 0x00004454
#define FRC_TOP__kphase__reg_kphase_film_mode_proc_quit_film22_id_BITSTART 30
#define FRC_TOP__kphase__reg_kphase_film_mode_proc_quit_film22_id_BITEND 30

#define FRC_TOP__kphase__reg_kphase_film_mode_proc_func_en_ADDR 0x00004454
#define FRC_TOP__kphase__reg_kphase_film_mode_proc_func_en_BITSTART 31
#define FRC_TOP__kphase__reg_kphase_film_mode_proc_func_en_BITEND 31

#define FRC_TOP__kphase__reg_kphase_in_me2_p00_ADDR 0x00004458
#define FRC_TOP__kphase__reg_kphase_in_me2_p00_BITSTART 0
#define FRC_TOP__kphase__reg_kphase_in_me2_p00_BITEND 3

#define FRC_TOP__kphase__reg_kphase_in_me2_p01_ADDR 0x00004458
#define FRC_TOP__kphase__reg_kphase_in_me2_p01_BITSTART 4
#define FRC_TOP__kphase__reg_kphase_in_me2_p01_BITEND 7

#define FRC_TOP__kphase__reg_kphase_in_me2_p02_ADDR 0x00004458
#define FRC_TOP__kphase__reg_kphase_in_me2_p02_BITSTART 8
#define FRC_TOP__kphase__reg_kphase_in_me2_p02_BITEND 11

#define FRC_TOP__kphase__reg_kphase_in_me2_p03_ADDR 0x00004458
#define FRC_TOP__kphase__reg_kphase_in_me2_p03_BITSTART 12
#define FRC_TOP__kphase__reg_kphase_in_me2_p03_BITEND 15

#define FRC_TOP__kphase__reg_kphase_in_me2_p04_ADDR 0x00004458
#define FRC_TOP__kphase__reg_kphase_in_me2_p04_BITSTART 16
#define FRC_TOP__kphase__reg_kphase_in_me2_p04_BITEND 19

#define FRC_TOP__kphase__reg_kphase_in_me2_p05_ADDR 0x00004458
#define FRC_TOP__kphase__reg_kphase_in_me2_p05_BITSTART 20
#define FRC_TOP__kphase__reg_kphase_in_me2_p05_BITEND 23

#define FRC_TOP__kphase__reg_kphase_in_me2_p06_ADDR 0x00004458
#define FRC_TOP__kphase__reg_kphase_in_me2_p06_BITSTART 24
#define FRC_TOP__kphase__reg_kphase_in_me2_p06_BITEND 27

#define FRC_TOP__kphase__reg_kphase_in_me2_p07_ADDR 0x00004458
#define FRC_TOP__kphase__reg_kphase_in_me2_p07_BITSTART 28
#define FRC_TOP__kphase__reg_kphase_in_me2_p07_BITEND 31

#define FRC_TOP__kphase__reg_kphase_in_me2_p08_ADDR 0x0000445C
#define FRC_TOP__kphase__reg_kphase_in_me2_p08_BITSTART 0
#define FRC_TOP__kphase__reg_kphase_in_me2_p08_BITEND 3

#define FRC_TOP__kphase__reg_kphase_in_me2_p09_ADDR 0x0000445C
#define FRC_TOP__kphase__reg_kphase_in_me2_p09_BITSTART 4
#define FRC_TOP__kphase__reg_kphase_in_me2_p09_BITEND 7

#define FRC_TOP__kphase__reg_kphase_in_me2_p10_ADDR 0x0000445C
#define FRC_TOP__kphase__reg_kphase_in_me2_p10_BITSTART 8
#define FRC_TOP__kphase__reg_kphase_in_me2_p10_BITEND 11

#define FRC_TOP__kphase__reg_kphase_in_me2_p11_ADDR 0x0000445C
#define FRC_TOP__kphase__reg_kphase_in_me2_p11_BITSTART 12
#define FRC_TOP__kphase__reg_kphase_in_me2_p11_BITEND 15

#define FRC_TOP__kphase__reg_kphase_in_me2_p12_ADDR 0x0000445C
#define FRC_TOP__kphase__reg_kphase_in_me2_p12_BITSTART 16
#define FRC_TOP__kphase__reg_kphase_in_me2_p12_BITEND 19

#define FRC_TOP__kphase__reg_kphase_in_me2_p13_ADDR 0x0000445C
#define FRC_TOP__kphase__reg_kphase_in_me2_p13_BITSTART 20
#define FRC_TOP__kphase__reg_kphase_in_me2_p13_BITEND 23

#define FRC_TOP__kphase__reg_kphase_in_me2_p14_ADDR 0x0000445C
#define FRC_TOP__kphase__reg_kphase_in_me2_p14_BITSTART 24
#define FRC_TOP__kphase__reg_kphase_in_me2_p14_BITEND 27

#define FRC_TOP__kphase__reg_kphase_in_me2_p15_ADDR 0x0000445C
#define FRC_TOP__kphase__reg_kphase_in_me2_p15_BITSTART 28
#define FRC_TOP__kphase__reg_kphase_in_me2_p15_BITEND 31

#define FRC_TOP__kphase__reg_kphase_in_me2_p16_ADDR 0x00004460
#define FRC_TOP__kphase__reg_kphase_in_me2_p16_BITSTART 0
#define FRC_TOP__kphase__reg_kphase_in_me2_p16_BITEND 3

#define FRC_TOP__kphase__reg_kphase_in_me2_p17_ADDR 0x00004460
#define FRC_TOP__kphase__reg_kphase_in_me2_p17_BITSTART 4
#define FRC_TOP__kphase__reg_kphase_in_me2_p17_BITEND 7

#define FRC_TOP__kphase__reg_kphase_in_me2_p18_ADDR 0x00004460
#define FRC_TOP__kphase__reg_kphase_in_me2_p18_BITSTART 8
#define FRC_TOP__kphase__reg_kphase_in_me2_p18_BITEND 11

#define FRC_TOP__kphase__reg_kphase_in_me2_p19_ADDR 0x00004460
#define FRC_TOP__kphase__reg_kphase_in_me2_p19_BITSTART 12
#define FRC_TOP__kphase__reg_kphase_in_me2_p19_BITEND 15

#define FRC_TOP__kphase__reg_kphase_in_me2_p20_ADDR 0x00004460
#define FRC_TOP__kphase__reg_kphase_in_me2_p20_BITSTART 16
#define FRC_TOP__kphase__reg_kphase_in_me2_p20_BITEND 19

#define FRC_TOP__kphase__reg_kphase_in_me2_p21_ADDR 0x00004460
#define FRC_TOP__kphase__reg_kphase_in_me2_p21_BITSTART 20
#define FRC_TOP__kphase__reg_kphase_in_me2_p21_BITEND 23

#define FRC_TOP__kphase__reg_kphase_in_me2_p22_ADDR 0x00004460
#define FRC_TOP__kphase__reg_kphase_in_me2_p22_BITSTART 24
#define FRC_TOP__kphase__reg_kphase_in_me2_p22_BITEND 27

#define FRC_TOP__kphase__reg_kphase_in_me2_p23_ADDR 0x00004460
#define FRC_TOP__kphase__reg_kphase_in_me2_p23_BITSTART 28
#define FRC_TOP__kphase__reg_kphase_in_me2_p23_BITEND 31

#define FRC_TOP__kphase__reg_kphase_in_me2_p24_ADDR 0x00004464
#define FRC_TOP__kphase__reg_kphase_in_me2_p24_BITSTART 0
#define FRC_TOP__kphase__reg_kphase_in_me2_p24_BITEND 3

#define FRC_TOP__kphase__reg_kphase_in_me2_p25_ADDR 0x00004464
#define FRC_TOP__kphase__reg_kphase_in_me2_p25_BITSTART 4
#define FRC_TOP__kphase__reg_kphase_in_me2_p25_BITEND 7

#define FRC_TOP__kphase__reg_kphase_in_me2_p26_ADDR 0x00004464
#define FRC_TOP__kphase__reg_kphase_in_me2_p26_BITSTART 8
#define FRC_TOP__kphase__reg_kphase_in_me2_p26_BITEND 11

#define FRC_TOP__kphase__reg_kphase_in_me2_p27_ADDR 0x00004464
#define FRC_TOP__kphase__reg_kphase_in_me2_p27_BITSTART 12
#define FRC_TOP__kphase__reg_kphase_in_me2_p27_BITEND 15

#define FRC_TOP__kphase__reg_kphase_in_me2_p28_ADDR 0x00004464
#define FRC_TOP__kphase__reg_kphase_in_me2_p28_BITSTART 16
#define FRC_TOP__kphase__reg_kphase_in_me2_p28_BITEND 19

#define FRC_TOP__kphase__reg_kphase_in_me2_p29_ADDR 0x00004464
#define FRC_TOP__kphase__reg_kphase_in_me2_p29_BITSTART 20
#define FRC_TOP__kphase__reg_kphase_in_me2_p29_BITEND 23

#define FRC_TOP__kphase__reg_kphase_in_me2_p30_ADDR 0x00004464
#define FRC_TOP__kphase__reg_kphase_in_me2_p30_BITSTART 24
#define FRC_TOP__kphase__reg_kphase_in_me2_p30_BITEND 27

#define FRC_TOP__kphase__reg_kphase_in_me2_p31_ADDR 0x00004464
#define FRC_TOP__kphase__reg_kphase_in_me2_p31_BITSTART 28
#define FRC_TOP__kphase__reg_kphase_in_me2_p31_BITEND 31

#define FRC_TOP__kphase__reg_kphase_in_me2_p32_ADDR 0x00004468
#define FRC_TOP__kphase__reg_kphase_in_me2_p32_BITSTART 0
#define FRC_TOP__kphase__reg_kphase_in_me2_p32_BITEND 3

#define FRC_TOP__kphase__reg_kphase_in_me2_p33_ADDR 0x00004468
#define FRC_TOP__kphase__reg_kphase_in_me2_p33_BITSTART 4
#define FRC_TOP__kphase__reg_kphase_in_me2_p33_BITEND 7

#define FRC_TOP__kphase__reg_kphase_in_me2_p34_ADDR 0x00004468
#define FRC_TOP__kphase__reg_kphase_in_me2_p34_BITSTART 8
#define FRC_TOP__kphase__reg_kphase_in_me2_p34_BITEND 11

#define FRC_TOP__kphase__reg_kphase_in_me2_p35_ADDR 0x00004468
#define FRC_TOP__kphase__reg_kphase_in_me2_p35_BITSTART 12
#define FRC_TOP__kphase__reg_kphase_in_me2_p35_BITEND 15

#define FRC_TOP__kphase__reg_kphase_in_me2_p36_ADDR 0x00004468
#define FRC_TOP__kphase__reg_kphase_in_me2_p36_BITSTART 16
#define FRC_TOP__kphase__reg_kphase_in_me2_p36_BITEND 19

#define FRC_TOP__kphase__reg_kphase_in_me2_p37_ADDR 0x00004468
#define FRC_TOP__kphase__reg_kphase_in_me2_p37_BITSTART 20
#define FRC_TOP__kphase__reg_kphase_in_me2_p37_BITEND 23

#define FRC_TOP__kphase__reg_kphase_in_me2_p38_ADDR 0x00004468
#define FRC_TOP__kphase__reg_kphase_in_me2_p38_BITSTART 24
#define FRC_TOP__kphase__reg_kphase_in_me2_p38_BITEND 27

#define FRC_TOP__kphase__reg_kphase_in_me2_p39_ADDR 0x00004468
#define FRC_TOP__kphase__reg_kphase_in_me2_p39_BITSTART 28
#define FRC_TOP__kphase__reg_kphase_in_me2_p39_BITEND 31

#define FRC_TOP__kphase__reg_kphase_in_me2_p40_ADDR 0x0000446C
#define FRC_TOP__kphase__reg_kphase_in_me2_p40_BITSTART 0
#define FRC_TOP__kphase__reg_kphase_in_me2_p40_BITEND 3

#define FRC_TOP__kphase__reg_kphase_in_me2_p41_ADDR 0x0000446C
#define FRC_TOP__kphase__reg_kphase_in_me2_p41_BITSTART 4
#define FRC_TOP__kphase__reg_kphase_in_me2_p41_BITEND 7

#define FRC_TOP__kphase__reg_kphase_in_me2_p42_ADDR 0x0000446C
#define FRC_TOP__kphase__reg_kphase_in_me2_p42_BITSTART 8
#define FRC_TOP__kphase__reg_kphase_in_me2_p42_BITEND 11

#define FRC_TOP__kphase__reg_kphase_in_me2_p43_ADDR 0x0000446C
#define FRC_TOP__kphase__reg_kphase_in_me2_p43_BITSTART 12
#define FRC_TOP__kphase__reg_kphase_in_me2_p43_BITEND 15

#define FRC_TOP__kphase__reg_kphase_in_me2_p44_ADDR 0x0000446C
#define FRC_TOP__kphase__reg_kphase_in_me2_p44_BITSTART 16
#define FRC_TOP__kphase__reg_kphase_in_me2_p44_BITEND 19

#define FRC_TOP__kphase__reg_kphase_in_me2_p45_ADDR 0x0000446C
#define FRC_TOP__kphase__reg_kphase_in_me2_p45_BITSTART 20
#define FRC_TOP__kphase__reg_kphase_in_me2_p45_BITEND 23

#define FRC_TOP__kphase__reg_kphase_in_me2_p46_ADDR 0x0000446C
#define FRC_TOP__kphase__reg_kphase_in_me2_p46_BITSTART 24
#define FRC_TOP__kphase__reg_kphase_in_me2_p46_BITEND 27

#define FRC_TOP__kphase__reg_kphase_in_me2_p47_ADDR 0x0000446C
#define FRC_TOP__kphase__reg_kphase_in_me2_p47_BITSTART 28
#define FRC_TOP__kphase__reg_kphase_in_me2_p47_BITEND 31

#define FRC_TOP__kphase__reg_kphase_in_me2_p48_ADDR 0x00004470
#define FRC_TOP__kphase__reg_kphase_in_me2_p48_BITSTART 0
#define FRC_TOP__kphase__reg_kphase_in_me2_p48_BITEND 3

#define FRC_TOP__kphase__reg_kphase_in_me2_p49_ADDR 0x00004470
#define FRC_TOP__kphase__reg_kphase_in_me2_p49_BITSTART 4
#define FRC_TOP__kphase__reg_kphase_in_me2_p49_BITEND 7

#define FRC_TOP__kphase__reg_kphase_in_me2_p50_ADDR 0x00004470
#define FRC_TOP__kphase__reg_kphase_in_me2_p50_BITSTART 8
#define FRC_TOP__kphase__reg_kphase_in_me2_p50_BITEND 11

#define FRC_TOP__kphase__reg_kphase_in_me2_p51_ADDR 0x00004470
#define FRC_TOP__kphase__reg_kphase_in_me2_p51_BITSTART 12
#define FRC_TOP__kphase__reg_kphase_in_me2_p51_BITEND 15

#define FRC_TOP__kphase__reg_kphase_in_me2_p52_ADDR 0x00004470
#define FRC_TOP__kphase__reg_kphase_in_me2_p52_BITSTART 16
#define FRC_TOP__kphase__reg_kphase_in_me2_p52_BITEND 19

#define FRC_TOP__kphase__reg_kphase_in_me2_p53_ADDR 0x00004470
#define FRC_TOP__kphase__reg_kphase_in_me2_p53_BITSTART 20
#define FRC_TOP__kphase__reg_kphase_in_me2_p53_BITEND 23

#define FRC_TOP__kphase__reg_kphase_in_me2_p54_ADDR 0x00004470
#define FRC_TOP__kphase__reg_kphase_in_me2_p54_BITSTART 24
#define FRC_TOP__kphase__reg_kphase_in_me2_p54_BITEND 27

#define FRC_TOP__kphase__reg_kphase_in_me2_p55_ADDR 0x00004470
#define FRC_TOP__kphase__reg_kphase_in_me2_p55_BITSTART 28
#define FRC_TOP__kphase__reg_kphase_in_me2_p55_BITEND 31

#define FRC_TOP__kphase__reg_kphase_in_me2_p56_ADDR 0x00004474
#define FRC_TOP__kphase__reg_kphase_in_me2_p56_BITSTART 0
#define FRC_TOP__kphase__reg_kphase_in_me2_p56_BITEND 3

#define FRC_TOP__kphase__reg_kphase_in_me2_p57_ADDR 0x00004474
#define FRC_TOP__kphase__reg_kphase_in_me2_p57_BITSTART 4
#define FRC_TOP__kphase__reg_kphase_in_me2_p57_BITEND 7

#define FRC_TOP__kphase__reg_kphase_in_me2_p58_ADDR 0x00004474
#define FRC_TOP__kphase__reg_kphase_in_me2_p58_BITSTART 8
#define FRC_TOP__kphase__reg_kphase_in_me2_p58_BITEND 11

#define FRC_TOP__kphase__reg_kphase_in_me2_p59_ADDR 0x00004474
#define FRC_TOP__kphase__reg_kphase_in_me2_p59_BITSTART 12
#define FRC_TOP__kphase__reg_kphase_in_me2_p59_BITEND 15

#define FRC_TOP__kphase__reg_kphase_in_me2_p60_ADDR 0x00004474
#define FRC_TOP__kphase__reg_kphase_in_me2_p60_BITSTART 16
#define FRC_TOP__kphase__reg_kphase_in_me2_p60_BITEND 19

#define FRC_TOP__kphase__reg_kphase_in_me2_p61_ADDR 0x00004474
#define FRC_TOP__kphase__reg_kphase_in_me2_p61_BITSTART 20
#define FRC_TOP__kphase__reg_kphase_in_me2_p61_BITEND 23

#define FRC_TOP__kphase__reg_kphase_in_me2_p62_ADDR 0x00004474
#define FRC_TOP__kphase__reg_kphase_in_me2_p62_BITSTART 24
#define FRC_TOP__kphase__reg_kphase_in_me2_p62_BITEND 27

#define FRC_TOP__kphase__reg_kphase_in_me2_p63_ADDR 0x00004474
#define FRC_TOP__kphase__reg_kphase_in_me2_p63_BITSTART 28
#define FRC_TOP__kphase__reg_kphase_in_me2_p63_BITEND 31

#define FRC_TOP__kphase__reg_kphase_force_in_me2_offset_en_ADDR 0x00004478
#define FRC_TOP__kphase__reg_kphase_force_in_me2_offset_en_BITSTART 0
#define FRC_TOP__kphase__reg_kphase_force_in_me2_offset_en_BITEND 0

#define FRC_TOP__kphase__reg_kphase_force_in_me2_offset_ADDR 0x00004478
#define FRC_TOP__kphase__reg_kphase_force_in_me2_offset_BITSTART 1
#define FRC_TOP__kphase__reg_kphase_force_in_me2_offset_BITEND 3

#define FRC_TOP__kphase__reg_kphase_force_in_me2_index_en_ADDR 0x00004478
#define FRC_TOP__kphase__reg_kphase_force_in_me2_index_en_BITSTART 4
#define FRC_TOP__kphase__reg_kphase_force_in_me2_index_en_BITEND 4

#define FRC_TOP__kphase__reg_kphase_force_in_me2_index_ADDR 0x00004478
#define FRC_TOP__kphase__reg_kphase_force_in_me2_index_BITSTART 5
#define FRC_TOP__kphase__reg_kphase_force_in_me2_index_BITEND 7

#define FRC_TOP__kphase__reg_kphase_in_me2_index_initial_ADDR 0x00004478
#define FRC_TOP__kphase__reg_kphase_in_me2_index_initial_BITSTART 8
#define FRC_TOP__kphase__reg_kphase_in_me2_index_initial_BITEND 10

#define FRC_TOP__kphase__reg_kphase_in_me2_index_bsize_ADDR 0x00004478
#define FRC_TOP__kphase__reg_kphase_in_me2_index_bsize_BITSTART 11
#define FRC_TOP__kphase__reg_kphase_in_me2_index_bsize_BITEND 14

#define FRC_TOP__kphase__reg_kphase_force_me2_lbme_index_en_ADDR 0x00004478
#define FRC_TOP__kphase__reg_kphase_force_me2_lbme_index_en_BITSTART 15
#define FRC_TOP__kphase__reg_kphase_force_me2_lbme_index_en_BITEND 15

#define FRC_TOP__kphase__reg_kphase_force_me2_lbme_i_index_ADDR 0x00004478
#define FRC_TOP__kphase__reg_kphase_force_me2_lbme_i_index_BITSTART 16
#define FRC_TOP__kphase__reg_kphase_force_me2_lbme_i_index_BITEND 18

#define FRC_TOP__kphase__reg_kphase_force_me2_lbme_p_index_ADDR 0x00004478
#define FRC_TOP__kphase__reg_kphase_force_me2_lbme_p_index_BITSTART 19
#define FRC_TOP__kphase__reg_kphase_force_me2_lbme_p_index_BITEND 21

#define FRC_TOP__kphase__reg_kphase_force_me2_ppfv_buf_idx_en_ADDR 0x00004478
#define FRC_TOP__kphase__reg_kphase_force_me2_ppfv_buf_idx_en_BITSTART 22
#define FRC_TOP__kphase__reg_kphase_force_me2_ppfv_buf_idx_en_BITEND 22

#define FRC_TOP__kphase__reg_kphase_force_me2_ppfv_buf_idx_ADDR 0x00004478
#define FRC_TOP__kphase__reg_kphase_force_me2_ppfv_buf_idx_BITSTART 23
#define FRC_TOP__kphase__reg_kphase_force_me2_ppfv_buf_idx_BITEND 24

#define FRC_TOP__kphase__reg_kphase_in_frame_hold_func_en_ADDR 0x00004478
#define FRC_TOP__kphase__reg_kphase_in_frame_hold_func_en_BITSTART 25
#define FRC_TOP__kphase__reg_kphase_in_frame_hold_func_en_BITEND 28

#define FRC_TOP__kphase__reg_kphase_lut_sel_latch_sel_ADDR 0x00004478
#define FRC_TOP__kphase__reg_kphase_lut_sel_latch_sel_BITSTART 29
#define FRC_TOP__kphase__reg_kphase_lut_sel_latch_sel_BITEND 29

#define FRC_TOP__kphase__regr_kphase_g0_in_phase_ADDR 0x00004494
#define FRC_TOP__kphase__regr_kphase_g0_in_phase_BITSTART 0
#define FRC_TOP__kphase__regr_kphase_g0_in_phase_BITEND 3

#define FRC_TOP__kphase__regr_kphase_g1_in_phase_ADDR 0x00004494
#define FRC_TOP__kphase__regr_kphase_g1_in_phase_BITSTART 4
#define FRC_TOP__kphase__regr_kphase_g1_in_phase_BITEND 7

#define FRC_TOP__kphase__regr_kphase_g2_in_phase_ADDR 0x00004494
#define FRC_TOP__kphase__regr_kphase_g2_in_phase_BITSTART 8
#define FRC_TOP__kphase__regr_kphase_g2_in_phase_BITEND 11

#define FRC_TOP__kphase__regr_kphase_g3_in_phase_ADDR 0x00004494
#define FRC_TOP__kphase__regr_kphase_g3_in_phase_BITSTART 12
#define FRC_TOP__kphase__regr_kphase_g3_in_phase_BITEND 15

#define FRC_TOP__kphase__regr_kphase_g4_in_phase_ADDR 0x00004494
#define FRC_TOP__kphase__regr_kphase_g4_in_phase_BITSTART 16
#define FRC_TOP__kphase__regr_kphase_g4_in_phase_BITEND 19

#define FRC_TOP__kphase__regr_kphase_g5_in_phase_ADDR 0x00004494
#define FRC_TOP__kphase__regr_kphase_g5_in_phase_BITSTART 20
#define FRC_TOP__kphase__regr_kphase_g5_in_phase_BITEND 23

#define FRC_TOP__kphase__regr_kphase_g6_in_phase_ADDR 0x00004494
#define FRC_TOP__kphase__regr_kphase_g6_in_phase_BITSTART 24
#define FRC_TOP__kphase__regr_kphase_g6_in_phase_BITEND 27

#define FRC_TOP__kphase__regr_kphase_g7_in_phase_ADDR 0x00004494
#define FRC_TOP__kphase__regr_kphase_g7_in_phase_BITSTART 28
#define FRC_TOP__kphase__regr_kphase_g7_in_phase_BITEND 31

#define FRC_TOP__kphase__regr_kphase_g8_in_phase_ADDR 0x00004498
#define FRC_TOP__kphase__regr_kphase_g8_in_phase_BITSTART 0
#define FRC_TOP__kphase__regr_kphase_g8_in_phase_BITEND 3

#define FRC_TOP__kphase__regr_kphase_g9_in_phase_ADDR 0x00004498
#define FRC_TOP__kphase__regr_kphase_g9_in_phase_BITSTART 4
#define FRC_TOP__kphase__regr_kphase_g9_in_phase_BITEND 7

#define FRC_TOP__kphase__regr_kphase_g10_in_phase_ADDR 0x00004498
#define FRC_TOP__kphase__regr_kphase_g10_in_phase_BITSTART 8
#define FRC_TOP__kphase__regr_kphase_g10_in_phase_BITEND 11

#define FRC_TOP__kphase__regr_kphase_g11_in_phase_ADDR 0x00004498
#define FRC_TOP__kphase__regr_kphase_g11_in_phase_BITSTART 12
#define FRC_TOP__kphase__regr_kphase_g11_in_phase_BITEND 15

#define FRC_TOP__kphase__regr_kphase_out_phase_ADDR 0x0000449C
#define FRC_TOP__kphase__regr_kphase_out_phase_BITSTART 0
#define FRC_TOP__kphase__regr_kphase_out_phase_BITEND 5

#define FRC_TOP__kphase__regr_kphase_out_film_phase_ADDR 0x0000449C
#define FRC_TOP__kphase__regr_kphase_out_film_phase_BITSTART 6
#define FRC_TOP__kphase__regr_kphase_out_film_phase_BITEND 11

#define FRC_TOP__kphase__regr_kphase_in_phase_ADDR 0x0000449C
#define FRC_TOP__kphase__regr_kphase_in_phase_BITSTART 12
#define FRC_TOP__kphase__regr_kphase_in_phase_BITEND 15

#define FRC_TOP__kphase__regr_kphase_in_film_phase_ADDR 0x0000449C
#define FRC_TOP__kphase__regr_kphase_in_film_phase_BITSTART 16
#define FRC_TOP__kphase__regr_kphase_in_film_phase_BITEND 21

#define FRC_TOP__kphase__regr_kphase_dec_no_match_ADDR 0x0000449C
#define FRC_TOP__kphase__regr_kphase_dec_no_match_BITSTART 22
#define FRC_TOP__kphase__regr_kphase_dec_no_match_BITEND 22

#define FRC_TOP__kphase__regr_kphase_in_lr_ADDR 0x0000449C
#define FRC_TOP__kphase__regr_kphase_in_lr_BITSTART 23
#define FRC_TOP__kphase__regr_kphase_in_lr_BITEND 23

#define FRC_TOP__kphase__regr_kphase_g0_out_phase_ADDR 0x000044A0
#define FRC_TOP__kphase__regr_kphase_g0_out_phase_BITSTART 0
#define FRC_TOP__kphase__regr_kphase_g0_out_phase_BITEND 5

#define FRC_TOP__kphase__regr_kphase_g0_out_film_phase_ADDR 0x000044A0
#define FRC_TOP__kphase__regr_kphase_g0_out_film_phase_BITSTART 6
#define FRC_TOP__kphase__regr_kphase_g0_out_film_phase_BITEND 11

#define FRC_TOP__kphase__regr_kphase_g0_in_me_index_ADDR 0x000044A0
#define FRC_TOP__kphase__regr_kphase_g0_in_me_index_BITSTART 12
#define FRC_TOP__kphase__regr_kphase_g0_in_me_index_BITEND 14

#define FRC_TOP__kphase__regr_kphase_g0_in_mc_index_ADDR 0x000044A0
#define FRC_TOP__kphase__regr_kphase_g0_in_mc_index_BITSTART 15
#define FRC_TOP__kphase__regr_kphase_g0_in_mc_index_BITEND 17

#define FRC_TOP__kphase__regr_kphase_g0_in_final_phase_ADDR 0x000044A0
#define FRC_TOP__kphase__regr_kphase_g0_in_final_phase_BITSTART 18
#define FRC_TOP__kphase__regr_kphase_g0_in_final_phase_BITEND 18

#define FRC_TOP__kphase__regr_kphase_g0_me_dts_i_index_ADDR 0x000044A0
#define FRC_TOP__kphase__regr_kphase_g0_me_dts_i_index_BITSTART 19
#define FRC_TOP__kphase__regr_kphase_g0_me_dts_i_index_BITEND 21

#define FRC_TOP__kphase__regr_kphase_g0_me_dts_p_index_ADDR 0x000044A0
#define FRC_TOP__kphase__regr_kphase_g0_me_dts_p_index_BITSTART 22
#define FRC_TOP__kphase__regr_kphase_g0_me_dts_p_index_BITEND 24

#define FRC_TOP__kphase__regr_kphase_g0_me2_phase_ADDR 0x000044A0
#define FRC_TOP__kphase__regr_kphase_g0_me2_phase_BITSTART 25
#define FRC_TOP__kphase__regr_kphase_g0_me2_phase_BITEND 30

#define FRC_TOP__kphase__regr_kphase_g0_me2_first_phase_ADDR 0x000044A0
#define FRC_TOP__kphase__regr_kphase_g0_me2_first_phase_BITSTART 31
#define FRC_TOP__kphase__regr_kphase_g0_me2_first_phase_BITEND 31

#define FRC_TOP__kphase__regr_kphase_g0_mc_cts_i_index_ADDR 0x000044A4
#define FRC_TOP__kphase__regr_kphase_g0_mc_cts_i_index_BITSTART 0
#define FRC_TOP__kphase__regr_kphase_g0_mc_cts_i_index_BITEND 2

#define FRC_TOP__kphase__regr_kphase_g0_mc_cts_p_index_ADDR 0x000044A4
#define FRC_TOP__kphase__regr_kphase_g0_mc_cts_p_index_BITSTART 3
#define FRC_TOP__kphase__regr_kphase_g0_mc_cts_p_index_BITEND 5

#define FRC_TOP__kphase__regr_kphase_g0_mc_phase_ADDR 0x000044A4
#define FRC_TOP__kphase__regr_kphase_g0_mc_phase_BITSTART 6
#define FRC_TOP__kphase__regr_kphase_g0_mc_phase_BITEND 12

#define FRC_TOP__kphase__regr_kphase_g0_in_me2_index_ADDR 0x000044A4
#define FRC_TOP__kphase__regr_kphase_g0_in_me2_index_BITSTART 13
#define FRC_TOP__kphase__regr_kphase_g0_in_me2_index_BITEND 15

#define FRC_TOP__kphase__regr_kphase_g0_me2_ppfv_buf_idx_ADDR 0x000044A4
#define FRC_TOP__kphase__regr_kphase_g0_me2_ppfv_buf_idx_BITSTART 17
#define FRC_TOP__kphase__regr_kphase_g0_me2_ppfv_buf_idx_BITEND 18

#define FRC_TOP__kphase__regr_kphase_g0_me2_lbme_p_index_ADDR 0x000044A4
#define FRC_TOP__kphase__regr_kphase_g0_me2_lbme_p_index_BITSTART 19
#define FRC_TOP__kphase__regr_kphase_g0_me2_lbme_p_index_BITEND 21

#define FRC_TOP__kphase__regr_kphase_g0_mc_lr_ADDR 0x000044A4
#define FRC_TOP__kphase__regr_kphase_g0_mc_lr_BITSTART 22
#define FRC_TOP__kphase__regr_kphase_g0_mc_lr_BITEND 22

#define FRC_TOP__kphase__regr_kphase_g0_me_lr_ADDR 0x000044A4
#define FRC_TOP__kphase__regr_kphase_g0_me_lr_BITSTART 23
#define FRC_TOP__kphase__regr_kphase_g0_me_lr_BITEND 23

#define FRC_TOP__kphase__regr_kphase_g0_out_lr_ADDR 0x000044A4
#define FRC_TOP__kphase__regr_kphase_g0_out_lr_BITSTART 24
#define FRC_TOP__kphase__regr_kphase_g0_out_lr_BITEND 24

#define FRC_TOP__kphase__regr_kphase_g0_osd_lr_ADDR 0x000044A4
#define FRC_TOP__kphase__regr_kphase_g0_osd_lr_BITSTART 25
#define FRC_TOP__kphase__regr_kphase_g0_osd_lr_BITEND 25

#define FRC_TOP__kphase__regr_kphase_g0_me2_lbme_i_index_ADDR 0x000044A4
#define FRC_TOP__kphase__regr_kphase_g0_me2_lbme_i_index_BITSTART 26
#define FRC_TOP__kphase__regr_kphase_g0_me2_lbme_i_index_BITEND 28

#define FRC_TOP__kphase__regr_kphase_g0_me_last_phase_ADDR 0x000044A4
#define FRC_TOP__kphase__regr_kphase_g0_me_last_phase_BITSTART 29
#define FRC_TOP__kphase__regr_kphase_g0_me_last_phase_BITEND 29

#define FRC_TOP__kphase__regr_kphase_g0_in_lr_ADDR 0x000044A4
#define FRC_TOP__kphase__regr_kphase_g0_in_lr_BITSTART 30
#define FRC_TOP__kphase__regr_kphase_g0_in_lr_BITEND 30

#define FRC_TOP__kphase__regr_kphase_g1_out_phase_ADDR 0x000044A8
#define FRC_TOP__kphase__regr_kphase_g1_out_phase_BITSTART 0
#define FRC_TOP__kphase__regr_kphase_g1_out_phase_BITEND 5

#define FRC_TOP__kphase__regr_kphase_g1_out_film_phase_ADDR 0x000044A8
#define FRC_TOP__kphase__regr_kphase_g1_out_film_phase_BITSTART 6
#define FRC_TOP__kphase__regr_kphase_g1_out_film_phase_BITEND 11

#define FRC_TOP__kphase__regr_kphase_g1_in_me_index_ADDR 0x000044A8
#define FRC_TOP__kphase__regr_kphase_g1_in_me_index_BITSTART 12
#define FRC_TOP__kphase__regr_kphase_g1_in_me_index_BITEND 14

#define FRC_TOP__kphase__regr_kphase_g1_in_mc_index_ADDR 0x000044A8
#define FRC_TOP__kphase__regr_kphase_g1_in_mc_index_BITSTART 15
#define FRC_TOP__kphase__regr_kphase_g1_in_mc_index_BITEND 17

#define FRC_TOP__kphase__regr_kphase_g1_in_final_phase_ADDR 0x000044A8
#define FRC_TOP__kphase__regr_kphase_g1_in_final_phase_BITSTART 18
#define FRC_TOP__kphase__regr_kphase_g1_in_final_phase_BITEND 18

#define FRC_TOP__kphase__regr_kphase_g1_me_dts_i_index_ADDR 0x000044A8
#define FRC_TOP__kphase__regr_kphase_g1_me_dts_i_index_BITSTART 19
#define FRC_TOP__kphase__regr_kphase_g1_me_dts_i_index_BITEND 21

#define FRC_TOP__kphase__regr_kphase_g1_me_dts_p_index_ADDR 0x000044A8
#define FRC_TOP__kphase__regr_kphase_g1_me_dts_p_index_BITSTART 22
#define FRC_TOP__kphase__regr_kphase_g1_me_dts_p_index_BITEND 24

#define FRC_TOP__kphase__regr_kphase_g1_me2_phase_ADDR 0x000044A8
#define FRC_TOP__kphase__regr_kphase_g1_me2_phase_BITSTART 25
#define FRC_TOP__kphase__regr_kphase_g1_me2_phase_BITEND 30

#define FRC_TOP__kphase__regr_kphase_g1_me2_first_phase_ADDR 0x000044A8
#define FRC_TOP__kphase__regr_kphase_g1_me2_first_phase_BITSTART 31
#define FRC_TOP__kphase__regr_kphase_g1_me2_first_phase_BITEND 31

#define FRC_TOP__kphase__regr_kphase_g1_mc_cts_i_index_ADDR 0x000044AC
#define FRC_TOP__kphase__regr_kphase_g1_mc_cts_i_index_BITSTART 0
#define FRC_TOP__kphase__regr_kphase_g1_mc_cts_i_index_BITEND 2

#define FRC_TOP__kphase__regr_kphase_g1_mc_cts_p_index_ADDR 0x000044AC
#define FRC_TOP__kphase__regr_kphase_g1_mc_cts_p_index_BITSTART 3
#define FRC_TOP__kphase__regr_kphase_g1_mc_cts_p_index_BITEND 5

#define FRC_TOP__kphase__regr_kphase_g1_mc_phase_ADDR 0x000044AC
#define FRC_TOP__kphase__regr_kphase_g1_mc_phase_BITSTART 6
#define FRC_TOP__kphase__regr_kphase_g1_mc_phase_BITEND 12

#define FRC_TOP__kphase__regr_kphase_g1_in_me2_index_ADDR 0x000044AC
#define FRC_TOP__kphase__regr_kphase_g1_in_me2_index_BITSTART 13
#define FRC_TOP__kphase__regr_kphase_g1_in_me2_index_BITEND 15

#define FRC_TOP__kphase__regr_kphase_g1_me2_ppfv_buf_idx_ADDR 0x000044AC
#define FRC_TOP__kphase__regr_kphase_g1_me2_ppfv_buf_idx_BITSTART 17
#define FRC_TOP__kphase__regr_kphase_g1_me2_ppfv_buf_idx_BITEND 18

#define FRC_TOP__kphase__regr_kphase_g1_me2_lbme_p_index_ADDR 0x000044AC
#define FRC_TOP__kphase__regr_kphase_g1_me2_lbme_p_index_BITSTART 19
#define FRC_TOP__kphase__regr_kphase_g1_me2_lbme_p_index_BITEND 21

#define FRC_TOP__kphase__regr_kphase_g1_mc_lr_ADDR 0x000044AC
#define FRC_TOP__kphase__regr_kphase_g1_mc_lr_BITSTART 22
#define FRC_TOP__kphase__regr_kphase_g1_mc_lr_BITEND 22

#define FRC_TOP__kphase__regr_kphase_g1_me_lr_ADDR 0x000044AC
#define FRC_TOP__kphase__regr_kphase_g1_me_lr_BITSTART 23
#define FRC_TOP__kphase__regr_kphase_g1_me_lr_BITEND 23

#define FRC_TOP__kphase__regr_kphase_g1_out_lr_ADDR 0x000044AC
#define FRC_TOP__kphase__regr_kphase_g1_out_lr_BITSTART 24
#define FRC_TOP__kphase__regr_kphase_g1_out_lr_BITEND 24

#define FRC_TOP__kphase__regr_kphase_g1_osd_lr_ADDR 0x000044AC
#define FRC_TOP__kphase__regr_kphase_g1_osd_lr_BITSTART 25
#define FRC_TOP__kphase__regr_kphase_g1_osd_lr_BITEND 25

#define FRC_TOP__kphase__regr_kphase_g1_me2_lbme_i_index_ADDR 0x000044AC
#define FRC_TOP__kphase__regr_kphase_g1_me2_lbme_i_index_BITSTART 26
#define FRC_TOP__kphase__regr_kphase_g1_me2_lbme_i_index_BITEND 28

#define FRC_TOP__kphase__regr_kphase_g1_me_last_phase_ADDR 0x000044AC
#define FRC_TOP__kphase__regr_kphase_g1_me_last_phase_BITSTART 29
#define FRC_TOP__kphase__regr_kphase_g1_me_last_phase_BITEND 29

#define FRC_TOP__kphase__regr_kphase_g1_in_lr_ADDR 0x000044AC
#define FRC_TOP__kphase__regr_kphase_g1_in_lr_BITSTART 30
#define FRC_TOP__kphase__regr_kphase_g1_in_lr_BITEND 30

#define FRC_TOP__kphase__regr_kphase_g2_out_phase_ADDR 0x000044B0
#define FRC_TOP__kphase__regr_kphase_g2_out_phase_BITSTART 0
#define FRC_TOP__kphase__regr_kphase_g2_out_phase_BITEND 5

#define FRC_TOP__kphase__regr_kphase_g2_out_film_phase_ADDR 0x000044B0
#define FRC_TOP__kphase__regr_kphase_g2_out_film_phase_BITSTART 6
#define FRC_TOP__kphase__regr_kphase_g2_out_film_phase_BITEND 11

#define FRC_TOP__kphase__regr_kphase_g2_in_me_index_ADDR 0x000044B0
#define FRC_TOP__kphase__regr_kphase_g2_in_me_index_BITSTART 12
#define FRC_TOP__kphase__regr_kphase_g2_in_me_index_BITEND 14

#define FRC_TOP__kphase__regr_kphase_g2_in_mc_index_ADDR 0x000044B0
#define FRC_TOP__kphase__regr_kphase_g2_in_mc_index_BITSTART 15
#define FRC_TOP__kphase__regr_kphase_g2_in_mc_index_BITEND 17

#define FRC_TOP__kphase__regr_kphase_g2_in_final_phase_ADDR 0x000044B0
#define FRC_TOP__kphase__regr_kphase_g2_in_final_phase_BITSTART 18
#define FRC_TOP__kphase__regr_kphase_g2_in_final_phase_BITEND 18

#define FRC_TOP__kphase__regr_kphase_g2_me_dts_i_index_ADDR 0x000044B0
#define FRC_TOP__kphase__regr_kphase_g2_me_dts_i_index_BITSTART 19
#define FRC_TOP__kphase__regr_kphase_g2_me_dts_i_index_BITEND 21

#define FRC_TOP__kphase__regr_kphase_g2_me_dts_p_index_ADDR 0x000044B0
#define FRC_TOP__kphase__regr_kphase_g2_me_dts_p_index_BITSTART 22
#define FRC_TOP__kphase__regr_kphase_g2_me_dts_p_index_BITEND 24

#define FRC_TOP__kphase__regr_kphase_g2_me2_phase_ADDR 0x000044B0
#define FRC_TOP__kphase__regr_kphase_g2_me2_phase_BITSTART 25
#define FRC_TOP__kphase__regr_kphase_g2_me2_phase_BITEND 30

#define FRC_TOP__kphase__regr_kphase_g2_me2_first_phase_ADDR 0x000044B0
#define FRC_TOP__kphase__regr_kphase_g2_me2_first_phase_BITSTART 31
#define FRC_TOP__kphase__regr_kphase_g2_me2_first_phase_BITEND 31

#define FRC_TOP__kphase__regr_kphase_g2_mc_cts_i_index_ADDR 0x000044B4
#define FRC_TOP__kphase__regr_kphase_g2_mc_cts_i_index_BITSTART 0
#define FRC_TOP__kphase__regr_kphase_g2_mc_cts_i_index_BITEND 2

#define FRC_TOP__kphase__regr_kphase_g2_mc_cts_p_index_ADDR 0x000044B4
#define FRC_TOP__kphase__regr_kphase_g2_mc_cts_p_index_BITSTART 3
#define FRC_TOP__kphase__regr_kphase_g2_mc_cts_p_index_BITEND 5

#define FRC_TOP__kphase__regr_kphase_g2_mc_phase_ADDR 0x000044B4
#define FRC_TOP__kphase__regr_kphase_g2_mc_phase_BITSTART 6
#define FRC_TOP__kphase__regr_kphase_g2_mc_phase_BITEND 12

#define FRC_TOP__kphase__regr_kphase_g2_in_me2_index_ADDR 0x000044B4
#define FRC_TOP__kphase__regr_kphase_g2_in_me2_index_BITSTART 13
#define FRC_TOP__kphase__regr_kphase_g2_in_me2_index_BITEND 15

#define FRC_TOP__kphase__regr_kphase_g2_me2_ppfv_buf_idx_ADDR 0x000044B4
#define FRC_TOP__kphase__regr_kphase_g2_me2_ppfv_buf_idx_BITSTART 17
#define FRC_TOP__kphase__regr_kphase_g2_me2_ppfv_buf_idx_BITEND 18

#define FRC_TOP__kphase__regr_kphase_g2_me2_lbme_p_index_ADDR 0x000044B4
#define FRC_TOP__kphase__regr_kphase_g2_me2_lbme_p_index_BITSTART 19
#define FRC_TOP__kphase__regr_kphase_g2_me2_lbme_p_index_BITEND 21

#define FRC_TOP__kphase__regr_kphase_g2_mc_lr_ADDR 0x000044B4
#define FRC_TOP__kphase__regr_kphase_g2_mc_lr_BITSTART 22
#define FRC_TOP__kphase__regr_kphase_g2_mc_lr_BITEND 22

#define FRC_TOP__kphase__regr_kphase_g2_me_lr_ADDR 0x000044B4
#define FRC_TOP__kphase__regr_kphase_g2_me_lr_BITSTART 23
#define FRC_TOP__kphase__regr_kphase_g2_me_lr_BITEND 23

#define FRC_TOP__kphase__regr_kphase_g2_out_lr_ADDR 0x000044B4
#define FRC_TOP__kphase__regr_kphase_g2_out_lr_BITSTART 24
#define FRC_TOP__kphase__regr_kphase_g2_out_lr_BITEND 24

#define FRC_TOP__kphase__regr_kphase_g2_osd_lr_ADDR 0x000044B4
#define FRC_TOP__kphase__regr_kphase_g2_osd_lr_BITSTART 25
#define FRC_TOP__kphase__regr_kphase_g2_osd_lr_BITEND 25

#define FRC_TOP__kphase__regr_kphase_g2_me2_lbme_i_index_ADDR 0x000044B4
#define FRC_TOP__kphase__regr_kphase_g2_me2_lbme_i_index_BITSTART 26
#define FRC_TOP__kphase__regr_kphase_g2_me2_lbme_i_index_BITEND 28

#define FRC_TOP__kphase__regr_kphase_g2_me_last_phase_ADDR 0x000044B4
#define FRC_TOP__kphase__regr_kphase_g2_me_last_phase_BITSTART 29
#define FRC_TOP__kphase__regr_kphase_g2_me_last_phase_BITEND 29

#define FRC_TOP__kphase__regr_kphase_g2_in_lr_ADDR 0x000044B4
#define FRC_TOP__kphase__regr_kphase_g2_in_lr_BITSTART 30
#define FRC_TOP__kphase__regr_kphase_g2_in_lr_BITEND 30

#define FRC_TOP__kphase__regr_kphase_g3_out_phase_ADDR 0x000044B8
#define FRC_TOP__kphase__regr_kphase_g3_out_phase_BITSTART 0
#define FRC_TOP__kphase__regr_kphase_g3_out_phase_BITEND 5

#define FRC_TOP__kphase__regr_kphase_g3_out_film_phase_ADDR 0x000044B8
#define FRC_TOP__kphase__regr_kphase_g3_out_film_phase_BITSTART 6
#define FRC_TOP__kphase__regr_kphase_g3_out_film_phase_BITEND 11

#define FRC_TOP__kphase__regr_kphase_g3_in_me_index_ADDR 0x000044B8
#define FRC_TOP__kphase__regr_kphase_g3_in_me_index_BITSTART 12
#define FRC_TOP__kphase__regr_kphase_g3_in_me_index_BITEND 14

#define FRC_TOP__kphase__regr_kphase_g3_in_mc_index_ADDR 0x000044B8
#define FRC_TOP__kphase__regr_kphase_g3_in_mc_index_BITSTART 15
#define FRC_TOP__kphase__regr_kphase_g3_in_mc_index_BITEND 17

#define FRC_TOP__kphase__regr_kphase_g3_in_final_phase_ADDR 0x000044B8
#define FRC_TOP__kphase__regr_kphase_g3_in_final_phase_BITSTART 18
#define FRC_TOP__kphase__regr_kphase_g3_in_final_phase_BITEND 18

#define FRC_TOP__kphase__regr_kphase_g3_me_dts_i_index_ADDR 0x000044B8
#define FRC_TOP__kphase__regr_kphase_g3_me_dts_i_index_BITSTART 19
#define FRC_TOP__kphase__regr_kphase_g3_me_dts_i_index_BITEND 21

#define FRC_TOP__kphase__regr_kphase_g3_me_dts_p_index_ADDR 0x000044B8
#define FRC_TOP__kphase__regr_kphase_g3_me_dts_p_index_BITSTART 22
#define FRC_TOP__kphase__regr_kphase_g3_me_dts_p_index_BITEND 24

#define FRC_TOP__kphase__regr_kphase_g3_me2_phase_ADDR 0x000044B8
#define FRC_TOP__kphase__regr_kphase_g3_me2_phase_BITSTART 25
#define FRC_TOP__kphase__regr_kphase_g3_me2_phase_BITEND 30

#define FRC_TOP__kphase__regr_kphase_g3_me2_first_phase_ADDR 0x000044B8
#define FRC_TOP__kphase__regr_kphase_g3_me2_first_phase_BITSTART 31
#define FRC_TOP__kphase__regr_kphase_g3_me2_first_phase_BITEND 31

#define FRC_TOP__kphase__regr_kphase_g3_mc_cts_i_index_ADDR 0x000044BC
#define FRC_TOP__kphase__regr_kphase_g3_mc_cts_i_index_BITSTART 0
#define FRC_TOP__kphase__regr_kphase_g3_mc_cts_i_index_BITEND 2

#define FRC_TOP__kphase__regr_kphase_g3_mc_cts_p_index_ADDR 0x000044BC
#define FRC_TOP__kphase__regr_kphase_g3_mc_cts_p_index_BITSTART 3
#define FRC_TOP__kphase__regr_kphase_g3_mc_cts_p_index_BITEND 5

#define FRC_TOP__kphase__regr_kphase_g3_mc_phase_ADDR 0x000044BC
#define FRC_TOP__kphase__regr_kphase_g3_mc_phase_BITSTART 6
#define FRC_TOP__kphase__regr_kphase_g3_mc_phase_BITEND 12

#define FRC_TOP__kphase__regr_kphase_g3_in_me2_index_ADDR 0x000044BC
#define FRC_TOP__kphase__regr_kphase_g3_in_me2_index_BITSTART 13
#define FRC_TOP__kphase__regr_kphase_g3_in_me2_index_BITEND 15

#define FRC_TOP__kphase__regr_kphase_g3_me2_ppfv_buf_idx_ADDR 0x000044BC
#define FRC_TOP__kphase__regr_kphase_g3_me2_ppfv_buf_idx_BITSTART 17
#define FRC_TOP__kphase__regr_kphase_g3_me2_ppfv_buf_idx_BITEND 18

#define FRC_TOP__kphase__regr_kphase_g3_me2_lbme_p_index_ADDR 0x000044BC
#define FRC_TOP__kphase__regr_kphase_g3_me2_lbme_p_index_BITSTART 19
#define FRC_TOP__kphase__regr_kphase_g3_me2_lbme_p_index_BITEND 21

#define FRC_TOP__kphase__regr_kphase_g3_mc_lr_ADDR 0x000044BC
#define FRC_TOP__kphase__regr_kphase_g3_mc_lr_BITSTART 22
#define FRC_TOP__kphase__regr_kphase_g3_mc_lr_BITEND 22

#define FRC_TOP__kphase__regr_kphase_g3_me_lr_ADDR 0x000044BC
#define FRC_TOP__kphase__regr_kphase_g3_me_lr_BITSTART 23
#define FRC_TOP__kphase__regr_kphase_g3_me_lr_BITEND 23

#define FRC_TOP__kphase__regr_kphase_g3_out_lr_ADDR 0x000044BC
#define FRC_TOP__kphase__regr_kphase_g3_out_lr_BITSTART 24
#define FRC_TOP__kphase__regr_kphase_g3_out_lr_BITEND 24

#define FRC_TOP__kphase__regr_kphase_g3_osd_lr_ADDR 0x000044BC
#define FRC_TOP__kphase__regr_kphase_g3_osd_lr_BITSTART 25
#define FRC_TOP__kphase__regr_kphase_g3_osd_lr_BITEND 25

#define FRC_TOP__kphase__regr_kphase_g3_me2_lbme_i_index_ADDR 0x000044BC
#define FRC_TOP__kphase__regr_kphase_g3_me2_lbme_i_index_BITSTART 26
#define FRC_TOP__kphase__regr_kphase_g3_me2_lbme_i_index_BITEND 28

#define FRC_TOP__kphase__regr_kphase_g3_me_last_phase_ADDR 0x000044BC
#define FRC_TOP__kphase__regr_kphase_g3_me_last_phase_BITSTART 29
#define FRC_TOP__kphase__regr_kphase_g3_me_last_phase_BITEND 29

#define FRC_TOP__kphase__regr_kphase_g3_in_lr_ADDR 0x000044BC
#define FRC_TOP__kphase__regr_kphase_g3_in_lr_BITSTART 30
#define FRC_TOP__kphase__regr_kphase_g3_in_lr_BITEND 30

#define FRC_TOP__kphase__regr_kphase_g4_out_phase_ADDR 0x000044C0
#define FRC_TOP__kphase__regr_kphase_g4_out_phase_BITSTART 0
#define FRC_TOP__kphase__regr_kphase_g4_out_phase_BITEND 5

#define FRC_TOP__kphase__regr_kphase_g4_out_film_phase_ADDR 0x000044C0
#define FRC_TOP__kphase__regr_kphase_g4_out_film_phase_BITSTART 6
#define FRC_TOP__kphase__regr_kphase_g4_out_film_phase_BITEND 11

#define FRC_TOP__kphase__regr_kphase_g4_in_me_index_ADDR 0x000044C0
#define FRC_TOP__kphase__regr_kphase_g4_in_me_index_BITSTART 12
#define FRC_TOP__kphase__regr_kphase_g4_in_me_index_BITEND 14

#define FRC_TOP__kphase__regr_kphase_g4_in_mc_index_ADDR 0x000044C0
#define FRC_TOP__kphase__regr_kphase_g4_in_mc_index_BITSTART 15
#define FRC_TOP__kphase__regr_kphase_g4_in_mc_index_BITEND 17

#define FRC_TOP__kphase__regr_kphase_g4_in_final_phase_ADDR 0x000044C0
#define FRC_TOP__kphase__regr_kphase_g4_in_final_phase_BITSTART 18
#define FRC_TOP__kphase__regr_kphase_g4_in_final_phase_BITEND 18

#define FRC_TOP__kphase__regr_kphase_g4_me_dts_i_index_ADDR 0x000044C0
#define FRC_TOP__kphase__regr_kphase_g4_me_dts_i_index_BITSTART 19
#define FRC_TOP__kphase__regr_kphase_g4_me_dts_i_index_BITEND 21

#define FRC_TOP__kphase__regr_kphase_g4_me_dts_p_index_ADDR 0x000044C0
#define FRC_TOP__kphase__regr_kphase_g4_me_dts_p_index_BITSTART 22
#define FRC_TOP__kphase__regr_kphase_g4_me_dts_p_index_BITEND 24

#define FRC_TOP__kphase__regr_kphase_g4_me2_phase_ADDR 0x000044C0
#define FRC_TOP__kphase__regr_kphase_g4_me2_phase_BITSTART 25
#define FRC_TOP__kphase__regr_kphase_g4_me2_phase_BITEND 30

#define FRC_TOP__kphase__regr_kphase_g4_me2_first_phase_ADDR 0x000044C0
#define FRC_TOP__kphase__regr_kphase_g4_me2_first_phase_BITSTART 31
#define FRC_TOP__kphase__regr_kphase_g4_me2_first_phase_BITEND 31

#define FRC_TOP__kphase__regr_kphase_g4_mc_cts_i_index_ADDR 0x000044C4
#define FRC_TOP__kphase__regr_kphase_g4_mc_cts_i_index_BITSTART 0
#define FRC_TOP__kphase__regr_kphase_g4_mc_cts_i_index_BITEND 2

#define FRC_TOP__kphase__regr_kphase_g4_mc_cts_p_index_ADDR 0x000044C4
#define FRC_TOP__kphase__regr_kphase_g4_mc_cts_p_index_BITSTART 3
#define FRC_TOP__kphase__regr_kphase_g4_mc_cts_p_index_BITEND 5

#define FRC_TOP__kphase__regr_kphase_g4_mc_phase_ADDR 0x000044C4
#define FRC_TOP__kphase__regr_kphase_g4_mc_phase_BITSTART 6
#define FRC_TOP__kphase__regr_kphase_g4_mc_phase_BITEND 12

#define FRC_TOP__kphase__regr_kphase_g4_in_me2_index_ADDR 0x000044C4
#define FRC_TOP__kphase__regr_kphase_g4_in_me2_index_BITSTART 13
#define FRC_TOP__kphase__regr_kphase_g4_in_me2_index_BITEND 15

#define FRC_TOP__kphase__regr_kphase_g4_me2_ppfv_buf_idx_ADDR 0x000044C4
#define FRC_TOP__kphase__regr_kphase_g4_me2_ppfv_buf_idx_BITSTART 17
#define FRC_TOP__kphase__regr_kphase_g4_me2_ppfv_buf_idx_BITEND 18

#define FRC_TOP__kphase__regr_kphase_g4_me2_lbme_p_index_ADDR 0x000044C4
#define FRC_TOP__kphase__regr_kphase_g4_me2_lbme_p_index_BITSTART 19
#define FRC_TOP__kphase__regr_kphase_g4_me2_lbme_p_index_BITEND 21

#define FRC_TOP__kphase__regr_kphase_g4_mc_lr_ADDR 0x000044C4
#define FRC_TOP__kphase__regr_kphase_g4_mc_lr_BITSTART 22
#define FRC_TOP__kphase__regr_kphase_g4_mc_lr_BITEND 22

#define FRC_TOP__kphase__regr_kphase_g4_me_lr_ADDR 0x000044C4
#define FRC_TOP__kphase__regr_kphase_g4_me_lr_BITSTART 23
#define FRC_TOP__kphase__regr_kphase_g4_me_lr_BITEND 23

#define FRC_TOP__kphase__regr_kphase_g4_out_lr_ADDR 0x000044C4
#define FRC_TOP__kphase__regr_kphase_g4_out_lr_BITSTART 24
#define FRC_TOP__kphase__regr_kphase_g4_out_lr_BITEND 24

#define FRC_TOP__kphase__regr_kphase_g4_osd_lr_ADDR 0x000044C4
#define FRC_TOP__kphase__regr_kphase_g4_osd_lr_BITSTART 25
#define FRC_TOP__kphase__regr_kphase_g4_osd_lr_BITEND 25

#define FRC_TOP__kphase__regr_kphase_g4_me2_lbme_i_index_ADDR 0x000044C4
#define FRC_TOP__kphase__regr_kphase_g4_me2_lbme_i_index_BITSTART 26
#define FRC_TOP__kphase__regr_kphase_g4_me2_lbme_i_index_BITEND 28

#define FRC_TOP__kphase__regr_kphase_g4_me_last_phase_ADDR 0x000044C4
#define FRC_TOP__kphase__regr_kphase_g4_me_last_phase_BITSTART 29
#define FRC_TOP__kphase__regr_kphase_g4_me_last_phase_BITEND 29

#define FRC_TOP__kphase__regr_kphase_g4_in_lr_ADDR 0x000044C4
#define FRC_TOP__kphase__regr_kphase_g4_in_lr_BITSTART 30
#define FRC_TOP__kphase__regr_kphase_g4_in_lr_BITEND 30

#define FRC_TOP__kphase__regr_kphase_g5_out_phase_ADDR 0x000044C8
#define FRC_TOP__kphase__regr_kphase_g5_out_phase_BITSTART 0
#define FRC_TOP__kphase__regr_kphase_g5_out_phase_BITEND 5

#define FRC_TOP__kphase__regr_kphase_g5_out_film_phase_ADDR 0x000044C8
#define FRC_TOP__kphase__regr_kphase_g5_out_film_phase_BITSTART 6
#define FRC_TOP__kphase__regr_kphase_g5_out_film_phase_BITEND 11

#define FRC_TOP__kphase__regr_kphase_g5_in_me_index_ADDR 0x000044C8
#define FRC_TOP__kphase__regr_kphase_g5_in_me_index_BITSTART 12
#define FRC_TOP__kphase__regr_kphase_g5_in_me_index_BITEND 14

#define FRC_TOP__kphase__regr_kphase_g5_in_mc_index_ADDR 0x000044C8
#define FRC_TOP__kphase__regr_kphase_g5_in_mc_index_BITSTART 15
#define FRC_TOP__kphase__regr_kphase_g5_in_mc_index_BITEND 17

#define FRC_TOP__kphase__regr_kphase_g5_in_final_phase_ADDR 0x000044C8
#define FRC_TOP__kphase__regr_kphase_g5_in_final_phase_BITSTART 18
#define FRC_TOP__kphase__regr_kphase_g5_in_final_phase_BITEND 18

#define FRC_TOP__kphase__regr_kphase_g5_me_dts_i_index_ADDR 0x000044C8
#define FRC_TOP__kphase__regr_kphase_g5_me_dts_i_index_BITSTART 19
#define FRC_TOP__kphase__regr_kphase_g5_me_dts_i_index_BITEND 21

#define FRC_TOP__kphase__regr_kphase_g5_me_dts_p_index_ADDR 0x000044C8
#define FRC_TOP__kphase__regr_kphase_g5_me_dts_p_index_BITSTART 22
#define FRC_TOP__kphase__regr_kphase_g5_me_dts_p_index_BITEND 24

#define FRC_TOP__kphase__regr_kphase_g5_me2_phase_ADDR 0x000044C8
#define FRC_TOP__kphase__regr_kphase_g5_me2_phase_BITSTART 25
#define FRC_TOP__kphase__regr_kphase_g5_me2_phase_BITEND 30

#define FRC_TOP__kphase__regr_kphase_g5_me2_first_phase_ADDR 0x000044C8
#define FRC_TOP__kphase__regr_kphase_g5_me2_first_phase_BITSTART 31
#define FRC_TOP__kphase__regr_kphase_g5_me2_first_phase_BITEND 31

#define FRC_TOP__kphase__regr_kphase_g5_mc_cts_i_index_ADDR 0x000044CC
#define FRC_TOP__kphase__regr_kphase_g5_mc_cts_i_index_BITSTART 0
#define FRC_TOP__kphase__regr_kphase_g5_mc_cts_i_index_BITEND 2

#define FRC_TOP__kphase__regr_kphase_g5_mc_cts_p_index_ADDR 0x000044CC
#define FRC_TOP__kphase__regr_kphase_g5_mc_cts_p_index_BITSTART 3
#define FRC_TOP__kphase__regr_kphase_g5_mc_cts_p_index_BITEND 5

#define FRC_TOP__kphase__regr_kphase_g5_mc_phase_ADDR 0x000044CC
#define FRC_TOP__kphase__regr_kphase_g5_mc_phase_BITSTART 6
#define FRC_TOP__kphase__regr_kphase_g5_mc_phase_BITEND 12

#define FRC_TOP__kphase__regr_kphase_g5_in_me2_index_ADDR 0x000044CC
#define FRC_TOP__kphase__regr_kphase_g5_in_me2_index_BITSTART 13
#define FRC_TOP__kphase__regr_kphase_g5_in_me2_index_BITEND 15

#define FRC_TOP__kphase__regr_kphase_g5_me2_ppfv_buf_idx_ADDR 0x000044CC
#define FRC_TOP__kphase__regr_kphase_g5_me2_ppfv_buf_idx_BITSTART 17
#define FRC_TOP__kphase__regr_kphase_g5_me2_ppfv_buf_idx_BITEND 18

#define FRC_TOP__kphase__regr_kphase_g5_me2_lbme_p_index_ADDR 0x000044CC
#define FRC_TOP__kphase__regr_kphase_g5_me2_lbme_p_index_BITSTART 19
#define FRC_TOP__kphase__regr_kphase_g5_me2_lbme_p_index_BITEND 21

#define FRC_TOP__kphase__regr_kphase_g5_mc_lr_ADDR 0x000044CC
#define FRC_TOP__kphase__regr_kphase_g5_mc_lr_BITSTART 22
#define FRC_TOP__kphase__regr_kphase_g5_mc_lr_BITEND 22

#define FRC_TOP__kphase__regr_kphase_g5_me_lr_ADDR 0x000044CC
#define FRC_TOP__kphase__regr_kphase_g5_me_lr_BITSTART 23
#define FRC_TOP__kphase__regr_kphase_g5_me_lr_BITEND 23

#define FRC_TOP__kphase__regr_kphase_g5_out_lr_ADDR 0x000044CC
#define FRC_TOP__kphase__regr_kphase_g5_out_lr_BITSTART 24
#define FRC_TOP__kphase__regr_kphase_g5_out_lr_BITEND 24

#define FRC_TOP__kphase__regr_kphase_g5_osd_lr_ADDR 0x000044CC
#define FRC_TOP__kphase__regr_kphase_g5_osd_lr_BITSTART 25
#define FRC_TOP__kphase__regr_kphase_g5_osd_lr_BITEND 25

#define FRC_TOP__kphase__regr_kphase_g5_me2_lbme_i_index_ADDR 0x000044CC
#define FRC_TOP__kphase__regr_kphase_g5_me2_lbme_i_index_BITSTART 26
#define FRC_TOP__kphase__regr_kphase_g5_me2_lbme_i_index_BITEND 28

#define FRC_TOP__kphase__regr_kphase_g5_me_last_phase_ADDR 0x000044CC
#define FRC_TOP__kphase__regr_kphase_g5_me_last_phase_BITSTART 29
#define FRC_TOP__kphase__regr_kphase_g5_me_last_phase_BITEND 29

#define FRC_TOP__kphase__regr_kphase_g5_in_lr_ADDR 0x000044CC
#define FRC_TOP__kphase__regr_kphase_g5_in_lr_BITSTART 30
#define FRC_TOP__kphase__regr_kphase_g5_in_lr_BITEND 30

#define FRC_TOP__kphase__regr_kphase_g6_out_phase_ADDR 0x000044D0
#define FRC_TOP__kphase__regr_kphase_g6_out_phase_BITSTART 0
#define FRC_TOP__kphase__regr_kphase_g6_out_phase_BITEND 5

#define FRC_TOP__kphase__regr_kphase_g6_out_film_phase_ADDR 0x000044D0
#define FRC_TOP__kphase__regr_kphase_g6_out_film_phase_BITSTART 6
#define FRC_TOP__kphase__regr_kphase_g6_out_film_phase_BITEND 11

#define FRC_TOP__kphase__regr_kphase_g6_in_me_index_ADDR 0x000044D0
#define FRC_TOP__kphase__regr_kphase_g6_in_me_index_BITSTART 12
#define FRC_TOP__kphase__regr_kphase_g6_in_me_index_BITEND 14

#define FRC_TOP__kphase__regr_kphase_g6_in_mc_index_ADDR 0x000044D0
#define FRC_TOP__kphase__regr_kphase_g6_in_mc_index_BITSTART 15
#define FRC_TOP__kphase__regr_kphase_g6_in_mc_index_BITEND 17

#define FRC_TOP__kphase__regr_kphase_g6_in_final_phase_ADDR 0x000044D0
#define FRC_TOP__kphase__regr_kphase_g6_in_final_phase_BITSTART 18
#define FRC_TOP__kphase__regr_kphase_g6_in_final_phase_BITEND 18

#define FRC_TOP__kphase__regr_kphase_g6_me_dts_i_index_ADDR 0x000044D0
#define FRC_TOP__kphase__regr_kphase_g6_me_dts_i_index_BITSTART 19
#define FRC_TOP__kphase__regr_kphase_g6_me_dts_i_index_BITEND 21

#define FRC_TOP__kphase__regr_kphase_g6_me_dts_p_index_ADDR 0x000044D0
#define FRC_TOP__kphase__regr_kphase_g6_me_dts_p_index_BITSTART 22
#define FRC_TOP__kphase__regr_kphase_g6_me_dts_p_index_BITEND 24

#define FRC_TOP__kphase__regr_kphase_g6_me2_phase_ADDR 0x000044D0
#define FRC_TOP__kphase__regr_kphase_g6_me2_phase_BITSTART 25
#define FRC_TOP__kphase__regr_kphase_g6_me2_phase_BITEND 30

#define FRC_TOP__kphase__regr_kphase_g6_me2_first_phase_ADDR 0x000044D0
#define FRC_TOP__kphase__regr_kphase_g6_me2_first_phase_BITSTART 31
#define FRC_TOP__kphase__regr_kphase_g6_me2_first_phase_BITEND 31

#define FRC_TOP__kphase__regr_kphase_g6_mc_cts_i_index_ADDR 0x000044D4
#define FRC_TOP__kphase__regr_kphase_g6_mc_cts_i_index_BITSTART 0
#define FRC_TOP__kphase__regr_kphase_g6_mc_cts_i_index_BITEND 2

#define FRC_TOP__kphase__regr_kphase_g6_mc_cts_p_index_ADDR 0x000044D4
#define FRC_TOP__kphase__regr_kphase_g6_mc_cts_p_index_BITSTART 3
#define FRC_TOP__kphase__regr_kphase_g6_mc_cts_p_index_BITEND 5

#define FRC_TOP__kphase__regr_kphase_g6_mc_phase_ADDR 0x000044D4
#define FRC_TOP__kphase__regr_kphase_g6_mc_phase_BITSTART 6
#define FRC_TOP__kphase__regr_kphase_g6_mc_phase_BITEND 12

#define FRC_TOP__kphase__regr_kphase_g6_in_me2_index_ADDR 0x000044D4
#define FRC_TOP__kphase__regr_kphase_g6_in_me2_index_BITSTART 13
#define FRC_TOP__kphase__regr_kphase_g6_in_me2_index_BITEND 15

#define FRC_TOP__kphase__regr_kphase_g6_me2_ppfv_buf_idx_ADDR 0x000044D4
#define FRC_TOP__kphase__regr_kphase_g6_me2_ppfv_buf_idx_BITSTART 17
#define FRC_TOP__kphase__regr_kphase_g6_me2_ppfv_buf_idx_BITEND 18

#define FRC_TOP__kphase__regr_kphase_g6_me2_lbme_p_index_ADDR 0x000044D4
#define FRC_TOP__kphase__regr_kphase_g6_me2_lbme_p_index_BITSTART 19
#define FRC_TOP__kphase__regr_kphase_g6_me2_lbme_p_index_BITEND 21

#define FRC_TOP__kphase__regr_kphase_g6_mc_lr_ADDR 0x000044D4
#define FRC_TOP__kphase__regr_kphase_g6_mc_lr_BITSTART 22
#define FRC_TOP__kphase__regr_kphase_g6_mc_lr_BITEND 22

#define FRC_TOP__kphase__regr_kphase_g6_me_lr_ADDR 0x000044D4
#define FRC_TOP__kphase__regr_kphase_g6_me_lr_BITSTART 23
#define FRC_TOP__kphase__regr_kphase_g6_me_lr_BITEND 23

#define FRC_TOP__kphase__regr_kphase_g6_out_lr_ADDR 0x000044D4
#define FRC_TOP__kphase__regr_kphase_g6_out_lr_BITSTART 24
#define FRC_TOP__kphase__regr_kphase_g6_out_lr_BITEND 24

#define FRC_TOP__kphase__regr_kphase_g6_osd_lr_ADDR 0x000044D4
#define FRC_TOP__kphase__regr_kphase_g6_osd_lr_BITSTART 25
#define FRC_TOP__kphase__regr_kphase_g6_osd_lr_BITEND 25

#define FRC_TOP__kphase__regr_kphase_g6_me2_lbme_i_index_ADDR 0x000044D4
#define FRC_TOP__kphase__regr_kphase_g6_me2_lbme_i_index_BITSTART 26
#define FRC_TOP__kphase__regr_kphase_g6_me2_lbme_i_index_BITEND 28

#define FRC_TOP__kphase__regr_kphase_g6_me_last_phase_ADDR 0x000044D4
#define FRC_TOP__kphase__regr_kphase_g6_me_last_phase_BITSTART 29
#define FRC_TOP__kphase__regr_kphase_g6_me_last_phase_BITEND 29

#define FRC_TOP__kphase__regr_kphase_g6_in_lr_ADDR 0x000044D4
#define FRC_TOP__kphase__regr_kphase_g6_in_lr_BITSTART 30
#define FRC_TOP__kphase__regr_kphase_g6_in_lr_BITEND 30

#define FRC_TOP__kphase__regr_kphase_g7_out_phase_ADDR 0x000044D8
#define FRC_TOP__kphase__regr_kphase_g7_out_phase_BITSTART 0
#define FRC_TOP__kphase__regr_kphase_g7_out_phase_BITEND 5

#define FRC_TOP__kphase__regr_kphase_g7_out_film_phase_ADDR 0x000044D8
#define FRC_TOP__kphase__regr_kphase_g7_out_film_phase_BITSTART 6
#define FRC_TOP__kphase__regr_kphase_g7_out_film_phase_BITEND 11

#define FRC_TOP__kphase__regr_kphase_g7_in_me_index_ADDR 0x000044D8
#define FRC_TOP__kphase__regr_kphase_g7_in_me_index_BITSTART 12
#define FRC_TOP__kphase__regr_kphase_g7_in_me_index_BITEND 14

#define FRC_TOP__kphase__regr_kphase_g7_in_mc_index_ADDR 0x000044D8
#define FRC_TOP__kphase__regr_kphase_g7_in_mc_index_BITSTART 15
#define FRC_TOP__kphase__regr_kphase_g7_in_mc_index_BITEND 17

#define FRC_TOP__kphase__regr_kphase_g7_in_final_phase_ADDR 0x000044D8
#define FRC_TOP__kphase__regr_kphase_g7_in_final_phase_BITSTART 18
#define FRC_TOP__kphase__regr_kphase_g7_in_final_phase_BITEND 18

#define FRC_TOP__kphase__regr_kphase_g7_me_dts_i_index_ADDR 0x000044D8
#define FRC_TOP__kphase__regr_kphase_g7_me_dts_i_index_BITSTART 19
#define FRC_TOP__kphase__regr_kphase_g7_me_dts_i_index_BITEND 21

#define FRC_TOP__kphase__regr_kphase_g7_me_dts_p_index_ADDR 0x000044D8
#define FRC_TOP__kphase__regr_kphase_g7_me_dts_p_index_BITSTART 22
#define FRC_TOP__kphase__regr_kphase_g7_me_dts_p_index_BITEND 24

#define FRC_TOP__kphase__regr_kphase_g7_me2_phase_ADDR 0x000044D8
#define FRC_TOP__kphase__regr_kphase_g7_me2_phase_BITSTART 25
#define FRC_TOP__kphase__regr_kphase_g7_me2_phase_BITEND 30

#define FRC_TOP__kphase__regr_kphase_g7_me2_first_phase_ADDR 0x000044D8
#define FRC_TOP__kphase__regr_kphase_g7_me2_first_phase_BITSTART 31
#define FRC_TOP__kphase__regr_kphase_g7_me2_first_phase_BITEND 31

#define FRC_TOP__kphase__regr_kphase_g7_mc_cts_i_index_ADDR 0x000044DC
#define FRC_TOP__kphase__regr_kphase_g7_mc_cts_i_index_BITSTART 0
#define FRC_TOP__kphase__regr_kphase_g7_mc_cts_i_index_BITEND 2

#define FRC_TOP__kphase__regr_kphase_g7_mc_cts_p_index_ADDR 0x000044DC
#define FRC_TOP__kphase__regr_kphase_g7_mc_cts_p_index_BITSTART 3
#define FRC_TOP__kphase__regr_kphase_g7_mc_cts_p_index_BITEND 5

#define FRC_TOP__kphase__regr_kphase_g7_mc_phase_ADDR 0x000044DC
#define FRC_TOP__kphase__regr_kphase_g7_mc_phase_BITSTART 6
#define FRC_TOP__kphase__regr_kphase_g7_mc_phase_BITEND 12

#define FRC_TOP__kphase__regr_kphase_g7_in_me2_index_ADDR 0x000044DC
#define FRC_TOP__kphase__regr_kphase_g7_in_me2_index_BITSTART 13
#define FRC_TOP__kphase__regr_kphase_g7_in_me2_index_BITEND 15

#define FRC_TOP__kphase__regr_kphase_g7_me2_ppfv_buf_idx_ADDR 0x000044DC
#define FRC_TOP__kphase__regr_kphase_g7_me2_ppfv_buf_idx_BITSTART 17
#define FRC_TOP__kphase__regr_kphase_g7_me2_ppfv_buf_idx_BITEND 18

#define FRC_TOP__kphase__regr_kphase_g7_me2_lbme_p_index_ADDR 0x000044DC
#define FRC_TOP__kphase__regr_kphase_g7_me2_lbme_p_index_BITSTART 19
#define FRC_TOP__kphase__regr_kphase_g7_me2_lbme_p_index_BITEND 21

#define FRC_TOP__kphase__regr_kphase_g7_mc_lr_ADDR 0x000044DC
#define FRC_TOP__kphase__regr_kphase_g7_mc_lr_BITSTART 22
#define FRC_TOP__kphase__regr_kphase_g7_mc_lr_BITEND 22

#define FRC_TOP__kphase__regr_kphase_g7_me_lr_ADDR 0x000044DC
#define FRC_TOP__kphase__regr_kphase_g7_me_lr_BITSTART 23
#define FRC_TOP__kphase__regr_kphase_g7_me_lr_BITEND 23

#define FRC_TOP__kphase__regr_kphase_g7_out_lr_ADDR 0x000044DC
#define FRC_TOP__kphase__regr_kphase_g7_out_lr_BITSTART 24
#define FRC_TOP__kphase__regr_kphase_g7_out_lr_BITEND 24

#define FRC_TOP__kphase__regr_kphase_g7_osd_lr_ADDR 0x000044DC
#define FRC_TOP__kphase__regr_kphase_g7_osd_lr_BITSTART 25
#define FRC_TOP__kphase__regr_kphase_g7_osd_lr_BITEND 25

#define FRC_TOP__kphase__regr_kphase_g7_me2_lbme_i_index_ADDR 0x000044DC
#define FRC_TOP__kphase__regr_kphase_g7_me2_lbme_i_index_BITSTART 26
#define FRC_TOP__kphase__regr_kphase_g7_me2_lbme_i_index_BITEND 28

#define FRC_TOP__kphase__regr_kphase_g7_me_last_phase_ADDR 0x000044DC
#define FRC_TOP__kphase__regr_kphase_g7_me_last_phase_BITSTART 29
#define FRC_TOP__kphase__regr_kphase_g7_me_last_phase_BITEND 29

#define FRC_TOP__kphase__regr_kphase_g7_in_lr_ADDR 0x000044DC
#define FRC_TOP__kphase__regr_kphase_g7_in_lr_BITSTART 30
#define FRC_TOP__kphase__regr_kphase_g7_in_lr_BITEND 30

#define FRC_TOP__kphase__regr_kphase_g8_out_phase_ADDR 0x000044E0
#define FRC_TOP__kphase__regr_kphase_g8_out_phase_BITSTART 0
#define FRC_TOP__kphase__regr_kphase_g8_out_phase_BITEND 5

#define FRC_TOP__kphase__regr_kphase_g8_out_film_phase_ADDR 0x000044E0
#define FRC_TOP__kphase__regr_kphase_g8_out_film_phase_BITSTART 6
#define FRC_TOP__kphase__regr_kphase_g8_out_film_phase_BITEND 11

#define FRC_TOP__kphase__regr_kphase_g8_in_me_index_ADDR 0x000044E0
#define FRC_TOP__kphase__regr_kphase_g8_in_me_index_BITSTART 12
#define FRC_TOP__kphase__regr_kphase_g8_in_me_index_BITEND 14

#define FRC_TOP__kphase__regr_kphase_g8_in_mc_index_ADDR 0x000044E0
#define FRC_TOP__kphase__regr_kphase_g8_in_mc_index_BITSTART 15
#define FRC_TOP__kphase__regr_kphase_g8_in_mc_index_BITEND 17

#define FRC_TOP__kphase__regr_kphase_g8_in_final_phase_ADDR 0x000044E0
#define FRC_TOP__kphase__regr_kphase_g8_in_final_phase_BITSTART 18
#define FRC_TOP__kphase__regr_kphase_g8_in_final_phase_BITEND 18

#define FRC_TOP__kphase__regr_kphase_g8_me_dts_i_index_ADDR 0x000044E0
#define FRC_TOP__kphase__regr_kphase_g8_me_dts_i_index_BITSTART 19
#define FRC_TOP__kphase__regr_kphase_g8_me_dts_i_index_BITEND 21

#define FRC_TOP__kphase__regr_kphase_g8_me_dts_p_index_ADDR 0x000044E0
#define FRC_TOP__kphase__regr_kphase_g8_me_dts_p_index_BITSTART 22
#define FRC_TOP__kphase__regr_kphase_g8_me_dts_p_index_BITEND 24

#define FRC_TOP__kphase__regr_kphase_g8_me2_phase_ADDR 0x000044E0
#define FRC_TOP__kphase__regr_kphase_g8_me2_phase_BITSTART 25
#define FRC_TOP__kphase__regr_kphase_g8_me2_phase_BITEND 30

#define FRC_TOP__kphase__regr_kphase_g8_me2_first_phase_ADDR 0x000044E0
#define FRC_TOP__kphase__regr_kphase_g8_me2_first_phase_BITSTART 31
#define FRC_TOP__kphase__regr_kphase_g8_me2_first_phase_BITEND 31

#define FRC_TOP__kphase__regr_kphase_g8_mc_cts_i_index_ADDR 0x000044E4
#define FRC_TOP__kphase__regr_kphase_g8_mc_cts_i_index_BITSTART 0
#define FRC_TOP__kphase__regr_kphase_g8_mc_cts_i_index_BITEND 2

#define FRC_TOP__kphase__regr_kphase_g8_mc_cts_p_index_ADDR 0x000044E4
#define FRC_TOP__kphase__regr_kphase_g8_mc_cts_p_index_BITSTART 3
#define FRC_TOP__kphase__regr_kphase_g8_mc_cts_p_index_BITEND 5

#define FRC_TOP__kphase__regr_kphase_g8_mc_phase_ADDR 0x000044E4
#define FRC_TOP__kphase__regr_kphase_g8_mc_phase_BITSTART 6
#define FRC_TOP__kphase__regr_kphase_g8_mc_phase_BITEND 12

#define FRC_TOP__kphase__regr_kphase_g8_in_me2_index_ADDR 0x000044E4
#define FRC_TOP__kphase__regr_kphase_g8_in_me2_index_BITSTART 13
#define FRC_TOP__kphase__regr_kphase_g8_in_me2_index_BITEND 15

#define FRC_TOP__kphase__regr_kphase_g8_me2_ppfv_buf_idx_ADDR 0x000044E4
#define FRC_TOP__kphase__regr_kphase_g8_me2_ppfv_buf_idx_BITSTART 17
#define FRC_TOP__kphase__regr_kphase_g8_me2_ppfv_buf_idx_BITEND 18

#define FRC_TOP__kphase__regr_kphase_g8_me2_lbme_p_index_ADDR 0x000044E4
#define FRC_TOP__kphase__regr_kphase_g8_me2_lbme_p_index_BITSTART 19
#define FRC_TOP__kphase__regr_kphase_g8_me2_lbme_p_index_BITEND 21

#define FRC_TOP__kphase__regr_kphase_g8_mc_lr_ADDR 0x000044E4
#define FRC_TOP__kphase__regr_kphase_g8_mc_lr_BITSTART 22
#define FRC_TOP__kphase__regr_kphase_g8_mc_lr_BITEND 22

#define FRC_TOP__kphase__regr_kphase_g8_me_lr_ADDR 0x000044E4
#define FRC_TOP__kphase__regr_kphase_g8_me_lr_BITSTART 23
#define FRC_TOP__kphase__regr_kphase_g8_me_lr_BITEND 23

#define FRC_TOP__kphase__regr_kphase_g8_out_lr_ADDR 0x000044E4
#define FRC_TOP__kphase__regr_kphase_g8_out_lr_BITSTART 24
#define FRC_TOP__kphase__regr_kphase_g8_out_lr_BITEND 24

#define FRC_TOP__kphase__regr_kphase_g8_osd_lr_ADDR 0x000044E4
#define FRC_TOP__kphase__regr_kphase_g8_osd_lr_BITSTART 25
#define FRC_TOP__kphase__regr_kphase_g8_osd_lr_BITEND 25

#define FRC_TOP__kphase__regr_kphase_g8_me2_lbme_i_index_ADDR 0x000044E4
#define FRC_TOP__kphase__regr_kphase_g8_me2_lbme_i_index_BITSTART 26
#define FRC_TOP__kphase__regr_kphase_g8_me2_lbme_i_index_BITEND 28

#define FRC_TOP__kphase__regr_kphase_g8_me_last_phase_ADDR 0x000044E4
#define FRC_TOP__kphase__regr_kphase_g8_me_last_phase_BITSTART 29
#define FRC_TOP__kphase__regr_kphase_g8_me_last_phase_BITEND 29

#define FRC_TOP__kphase__regr_kphase_g8_in_lr_ADDR 0x000044E4
#define FRC_TOP__kphase__regr_kphase_g8_in_lr_BITSTART 30
#define FRC_TOP__kphase__regr_kphase_g8_in_lr_BITEND 30

#define FRC_TOP__kphase__regr_kphase_g9_out_phase_ADDR 0x000044E8
#define FRC_TOP__kphase__regr_kphase_g9_out_phase_BITSTART 0
#define FRC_TOP__kphase__regr_kphase_g9_out_phase_BITEND 5

#define FRC_TOP__kphase__regr_kphase_g9_out_film_phase_ADDR 0x000044E8
#define FRC_TOP__kphase__regr_kphase_g9_out_film_phase_BITSTART 6
#define FRC_TOP__kphase__regr_kphase_g9_out_film_phase_BITEND 11

#define FRC_TOP__kphase__regr_kphase_g9_in_me_index_ADDR 0x000044E8
#define FRC_TOP__kphase__regr_kphase_g9_in_me_index_BITSTART 12
#define FRC_TOP__kphase__regr_kphase_g9_in_me_index_BITEND 14

#define FRC_TOP__kphase__regr_kphase_g9_in_mc_index_ADDR 0x000044E8
#define FRC_TOP__kphase__regr_kphase_g9_in_mc_index_BITSTART 15
#define FRC_TOP__kphase__regr_kphase_g9_in_mc_index_BITEND 17

#define FRC_TOP__kphase__regr_kphase_g9_in_final_phase_ADDR 0x000044E8
#define FRC_TOP__kphase__regr_kphase_g9_in_final_phase_BITSTART 18
#define FRC_TOP__kphase__regr_kphase_g9_in_final_phase_BITEND 18

#define FRC_TOP__kphase__regr_kphase_g9_me_dts_i_index_ADDR 0x000044E8
#define FRC_TOP__kphase__regr_kphase_g9_me_dts_i_index_BITSTART 19
#define FRC_TOP__kphase__regr_kphase_g9_me_dts_i_index_BITEND 21

#define FRC_TOP__kphase__regr_kphase_g9_me_dts_p_index_ADDR 0x000044E8
#define FRC_TOP__kphase__regr_kphase_g9_me_dts_p_index_BITSTART 22
#define FRC_TOP__kphase__regr_kphase_g9_me_dts_p_index_BITEND 24

#define FRC_TOP__kphase__regr_kphase_g9_me2_phase_ADDR 0x000044E8
#define FRC_TOP__kphase__regr_kphase_g9_me2_phase_BITSTART 25
#define FRC_TOP__kphase__regr_kphase_g9_me2_phase_BITEND 30

#define FRC_TOP__kphase__regr_kphase_g9_me2_first_phase_ADDR 0x000044E8
#define FRC_TOP__kphase__regr_kphase_g9_me2_first_phase_BITSTART 31
#define FRC_TOP__kphase__regr_kphase_g9_me2_first_phase_BITEND 31

#define FRC_TOP__kphase__regr_kphase_g9_mc_cts_i_index_ADDR 0x000044EC
#define FRC_TOP__kphase__regr_kphase_g9_mc_cts_i_index_BITSTART 0
#define FRC_TOP__kphase__regr_kphase_g9_mc_cts_i_index_BITEND 2

#define FRC_TOP__kphase__regr_kphase_g9_mc_cts_p_index_ADDR 0x000044EC
#define FRC_TOP__kphase__regr_kphase_g9_mc_cts_p_index_BITSTART 3
#define FRC_TOP__kphase__regr_kphase_g9_mc_cts_p_index_BITEND 5

#define FRC_TOP__kphase__regr_kphase_g9_mc_phase_ADDR 0x000044EC
#define FRC_TOP__kphase__regr_kphase_g9_mc_phase_BITSTART 6
#define FRC_TOP__kphase__regr_kphase_g9_mc_phase_BITEND 12

#define FRC_TOP__kphase__regr_kphase_g9_in_me2_index_ADDR 0x000044EC
#define FRC_TOP__kphase__regr_kphase_g9_in_me2_index_BITSTART 13
#define FRC_TOP__kphase__regr_kphase_g9_in_me2_index_BITEND 15

#define FRC_TOP__kphase__regr_kphase_g9_me2_ppfv_buf_idx_ADDR 0x000044EC
#define FRC_TOP__kphase__regr_kphase_g9_me2_ppfv_buf_idx_BITSTART 17
#define FRC_TOP__kphase__regr_kphase_g9_me2_ppfv_buf_idx_BITEND 18

#define FRC_TOP__kphase__regr_kphase_g9_me2_lbme_p_index_ADDR 0x000044EC
#define FRC_TOP__kphase__regr_kphase_g9_me2_lbme_p_index_BITSTART 19
#define FRC_TOP__kphase__regr_kphase_g9_me2_lbme_p_index_BITEND 21

#define FRC_TOP__kphase__regr_kphase_g9_mc_lr_ADDR 0x000044EC
#define FRC_TOP__kphase__regr_kphase_g9_mc_lr_BITSTART 22
#define FRC_TOP__kphase__regr_kphase_g9_mc_lr_BITEND 22

#define FRC_TOP__kphase__regr_kphase_g9_me_lr_ADDR 0x000044EC
#define FRC_TOP__kphase__regr_kphase_g9_me_lr_BITSTART 23
#define FRC_TOP__kphase__regr_kphase_g9_me_lr_BITEND 23

#define FRC_TOP__kphase__regr_kphase_g9_out_lr_ADDR 0x000044EC
#define FRC_TOP__kphase__regr_kphase_g9_out_lr_BITSTART 24
#define FRC_TOP__kphase__regr_kphase_g9_out_lr_BITEND 24

#define FRC_TOP__kphase__regr_kphase_g9_osd_lr_ADDR 0x000044EC
#define FRC_TOP__kphase__regr_kphase_g9_osd_lr_BITSTART 25
#define FRC_TOP__kphase__regr_kphase_g9_osd_lr_BITEND 25

#define FRC_TOP__kphase__regr_kphase_g9_me2_lbme_i_index_ADDR 0x000044EC
#define FRC_TOP__kphase__regr_kphase_g9_me2_lbme_i_index_BITSTART 26
#define FRC_TOP__kphase__regr_kphase_g9_me2_lbme_i_index_BITEND 28

#define FRC_TOP__kphase__regr_kphase_g9_me_last_phase_ADDR 0x000044EC
#define FRC_TOP__kphase__regr_kphase_g9_me_last_phase_BITSTART 29
#define FRC_TOP__kphase__regr_kphase_g9_me_last_phase_BITEND 29

#define FRC_TOP__kphase__regr_kphase_g9_in_lr_ADDR 0x000044EC
#define FRC_TOP__kphase__regr_kphase_g9_in_lr_BITSTART 30
#define FRC_TOP__kphase__regr_kphase_g9_in_lr_BITEND 30

#define FRC_TOP__kphase__regr_kphase_g10_out_phase_ADDR 0x000044F0
#define FRC_TOP__kphase__regr_kphase_g10_out_phase_BITSTART 0
#define FRC_TOP__kphase__regr_kphase_g10_out_phase_BITEND 5

#define FRC_TOP__kphase__regr_kphase_g10_out_film_phase_ADDR 0x000044F0
#define FRC_TOP__kphase__regr_kphase_g10_out_film_phase_BITSTART 6
#define FRC_TOP__kphase__regr_kphase_g10_out_film_phase_BITEND 11

#define FRC_TOP__kphase__regr_kphase_g10_in_me_index_ADDR 0x000044F0
#define FRC_TOP__kphase__regr_kphase_g10_in_me_index_BITSTART 12
#define FRC_TOP__kphase__regr_kphase_g10_in_me_index_BITEND 14

#define FRC_TOP__kphase__regr_kphase_g10_in_mc_index_ADDR 0x000044F0
#define FRC_TOP__kphase__regr_kphase_g10_in_mc_index_BITSTART 15
#define FRC_TOP__kphase__regr_kphase_g10_in_mc_index_BITEND 17

#define FRC_TOP__kphase__regr_kphase_g10_in_final_phase_ADDR 0x000044F0
#define FRC_TOP__kphase__regr_kphase_g10_in_final_phase_BITSTART 18
#define FRC_TOP__kphase__regr_kphase_g10_in_final_phase_BITEND 18

#define FRC_TOP__kphase__regr_kphase_g10_me_dts_i_index_ADDR 0x000044F0
#define FRC_TOP__kphase__regr_kphase_g10_me_dts_i_index_BITSTART 19
#define FRC_TOP__kphase__regr_kphase_g10_me_dts_i_index_BITEND 21

#define FRC_TOP__kphase__regr_kphase_g10_me_dts_p_index_ADDR 0x000044F0
#define FRC_TOP__kphase__regr_kphase_g10_me_dts_p_index_BITSTART 22
#define FRC_TOP__kphase__regr_kphase_g10_me_dts_p_index_BITEND 24

#define FRC_TOP__kphase__regr_kphase_g10_me2_phase_ADDR 0x000044F0
#define FRC_TOP__kphase__regr_kphase_g10_me2_phase_BITSTART 25
#define FRC_TOP__kphase__regr_kphase_g10_me2_phase_BITEND 30

#define FRC_TOP__kphase__regr_kphase_g10_me2_first_phase_ADDR 0x000044F0
#define FRC_TOP__kphase__regr_kphase_g10_me2_first_phase_BITSTART 31
#define FRC_TOP__kphase__regr_kphase_g10_me2_first_phase_BITEND 31

#define FRC_TOP__kphase__regr_kphase_g10_mc_cts_i_index_ADDR 0x000044F4
#define FRC_TOP__kphase__regr_kphase_g10_mc_cts_i_index_BITSTART 0
#define FRC_TOP__kphase__regr_kphase_g10_mc_cts_i_index_BITEND 2

#define FRC_TOP__kphase__regr_kphase_g10_mc_cts_p_index_ADDR 0x000044F4
#define FRC_TOP__kphase__regr_kphase_g10_mc_cts_p_index_BITSTART 3
#define FRC_TOP__kphase__regr_kphase_g10_mc_cts_p_index_BITEND 5

#define FRC_TOP__kphase__regr_kphase_g10_mc_phase_ADDR 0x000044F4
#define FRC_TOP__kphase__regr_kphase_g10_mc_phase_BITSTART 6
#define FRC_TOP__kphase__regr_kphase_g10_mc_phase_BITEND 12

#define FRC_TOP__kphase__regr_kphase_g10_in_me2_index_ADDR 0x000044F4
#define FRC_TOP__kphase__regr_kphase_g10_in_me2_index_BITSTART 13
#define FRC_TOP__kphase__regr_kphase_g10_in_me2_index_BITEND 15

#define FRC_TOP__kphase__regr_kphase_g10_me2_ppfv_buf_idx_ADDR 0x000044F4
#define FRC_TOP__kphase__regr_kphase_g10_me2_ppfv_buf_idx_BITSTART 17
#define FRC_TOP__kphase__regr_kphase_g10_me2_ppfv_buf_idx_BITEND 18

#define FRC_TOP__kphase__regr_kphase_g10_me2_lbme_p_index_ADDR 0x000044F4
#define FRC_TOP__kphase__regr_kphase_g10_me2_lbme_p_index_BITSTART 19
#define FRC_TOP__kphase__regr_kphase_g10_me2_lbme_p_index_BITEND 21

#define FRC_TOP__kphase__regr_kphase_g10_mc_lr_ADDR 0x000044F4
#define FRC_TOP__kphase__regr_kphase_g10_mc_lr_BITSTART 22
#define FRC_TOP__kphase__regr_kphase_g10_mc_lr_BITEND 22

#define FRC_TOP__kphase__regr_kphase_g10_me_lr_ADDR 0x000044F4
#define FRC_TOP__kphase__regr_kphase_g10_me_lr_BITSTART 23
#define FRC_TOP__kphase__regr_kphase_g10_me_lr_BITEND 23

#define FRC_TOP__kphase__regr_kphase_g10_out_lr_ADDR 0x000044F4
#define FRC_TOP__kphase__regr_kphase_g10_out_lr_BITSTART 24
#define FRC_TOP__kphase__regr_kphase_g10_out_lr_BITEND 24

#define FRC_TOP__kphase__regr_kphase_g10_osd_lr_ADDR 0x000044F4
#define FRC_TOP__kphase__regr_kphase_g10_osd_lr_BITSTART 25
#define FRC_TOP__kphase__regr_kphase_g10_osd_lr_BITEND 25

#define FRC_TOP__kphase__regr_kphase_g10_me2_lbme_i_index_ADDR 0x000044F4
#define FRC_TOP__kphase__regr_kphase_g10_me2_lbme_i_index_BITSTART 26
#define FRC_TOP__kphase__regr_kphase_g10_me2_lbme_i_index_BITEND 28

#define FRC_TOP__kphase__regr_kphase_g10_me_last_phase_ADDR 0x000044F4
#define FRC_TOP__kphase__regr_kphase_g10_me_last_phase_BITSTART 29
#define FRC_TOP__kphase__regr_kphase_g10_me_last_phase_BITEND 29

#define FRC_TOP__kphase__regr_kphase_g10_in_lr_ADDR 0x000044F4
#define FRC_TOP__kphase__regr_kphase_g10_in_lr_BITSTART 30
#define FRC_TOP__kphase__regr_kphase_g10_in_lr_BITEND 30

#define FRC_TOP__kphase__regr_kphase_g11_out_phase_ADDR 0x000044F8
#define FRC_TOP__kphase__regr_kphase_g11_out_phase_BITSTART 0
#define FRC_TOP__kphase__regr_kphase_g11_out_phase_BITEND 5

#define FRC_TOP__kphase__regr_kphase_g11_out_film_phase_ADDR 0x000044F8
#define FRC_TOP__kphase__regr_kphase_g11_out_film_phase_BITSTART 6
#define FRC_TOP__kphase__regr_kphase_g11_out_film_phase_BITEND 11

#define FRC_TOP__kphase__regr_kphase_g11_in_me_index_ADDR 0x000044F8
#define FRC_TOP__kphase__regr_kphase_g11_in_me_index_BITSTART 12
#define FRC_TOP__kphase__regr_kphase_g11_in_me_index_BITEND 14

#define FRC_TOP__kphase__regr_kphase_g11_in_mc_index_ADDR 0x000044F8
#define FRC_TOP__kphase__regr_kphase_g11_in_mc_index_BITSTART 15
#define FRC_TOP__kphase__regr_kphase_g11_in_mc_index_BITEND 17

#define FRC_TOP__kphase__regr_kphase_g11_in_final_phase_ADDR 0x000044F8
#define FRC_TOP__kphase__regr_kphase_g11_in_final_phase_BITSTART 18
#define FRC_TOP__kphase__regr_kphase_g11_in_final_phase_BITEND 18

#define FRC_TOP__kphase__regr_kphase_g11_me_dts_i_index_ADDR 0x000044F8
#define FRC_TOP__kphase__regr_kphase_g11_me_dts_i_index_BITSTART 19
#define FRC_TOP__kphase__regr_kphase_g11_me_dts_i_index_BITEND 21

#define FRC_TOP__kphase__regr_kphase_g11_me_dts_p_index_ADDR 0x000044F8
#define FRC_TOP__kphase__regr_kphase_g11_me_dts_p_index_BITSTART 22
#define FRC_TOP__kphase__regr_kphase_g11_me_dts_p_index_BITEND 24

#define FRC_TOP__kphase__regr_kphase_g11_me2_phase_ADDR 0x000044F8
#define FRC_TOP__kphase__regr_kphase_g11_me2_phase_BITSTART 25
#define FRC_TOP__kphase__regr_kphase_g11_me2_phase_BITEND 30

#define FRC_TOP__kphase__regr_kphase_g11_me2_first_phase_ADDR 0x000044F8
#define FRC_TOP__kphase__regr_kphase_g11_me2_first_phase_BITSTART 31
#define FRC_TOP__kphase__regr_kphase_g11_me2_first_phase_BITEND 31

#define FRC_TOP__kphase__regr_kphase_g11_mc_cts_i_index_ADDR 0x000044FC
#define FRC_TOP__kphase__regr_kphase_g11_mc_cts_i_index_BITSTART 0
#define FRC_TOP__kphase__regr_kphase_g11_mc_cts_i_index_BITEND 2

#define FRC_TOP__kphase__regr_kphase_g11_mc_cts_p_index_ADDR 0x000044FC
#define FRC_TOP__kphase__regr_kphase_g11_mc_cts_p_index_BITSTART 3
#define FRC_TOP__kphase__regr_kphase_g11_mc_cts_p_index_BITEND 5

#define FRC_TOP__kphase__regr_kphase_g11_mc_phase_ADDR 0x000044FC
#define FRC_TOP__kphase__regr_kphase_g11_mc_phase_BITSTART 6
#define FRC_TOP__kphase__regr_kphase_g11_mc_phase_BITEND 12

#define FRC_TOP__kphase__regr_kphase_g11_in_me2_index_ADDR 0x000044FC
#define FRC_TOP__kphase__regr_kphase_g11_in_me2_index_BITSTART 13
#define FRC_TOP__kphase__regr_kphase_g11_in_me2_index_BITEND 15

#define FRC_TOP__kphase__regr_kphase_g11_me2_ppfv_buf_idx_ADDR 0x000044FC
#define FRC_TOP__kphase__regr_kphase_g11_me2_ppfv_buf_idx_BITSTART 17
#define FRC_TOP__kphase__regr_kphase_g11_me2_ppfv_buf_idx_BITEND 18

#define FRC_TOP__kphase__regr_kphase_g11_me2_lbme_p_index_ADDR 0x000044FC
#define FRC_TOP__kphase__regr_kphase_g11_me2_lbme_p_index_BITSTART 19
#define FRC_TOP__kphase__regr_kphase_g11_me2_lbme_p_index_BITEND 21

#define FRC_TOP__kphase__regr_kphase_g11_mc_lr_ADDR 0x000044FC
#define FRC_TOP__kphase__regr_kphase_g11_mc_lr_BITSTART 22
#define FRC_TOP__kphase__regr_kphase_g11_mc_lr_BITEND 22

#define FRC_TOP__kphase__regr_kphase_g11_me_lr_ADDR 0x000044FC
#define FRC_TOP__kphase__regr_kphase_g11_me_lr_BITSTART 23
#define FRC_TOP__kphase__regr_kphase_g11_me_lr_BITEND 23

#define FRC_TOP__kphase__regr_kphase_g11_out_lr_ADDR 0x000044FC
#define FRC_TOP__kphase__regr_kphase_g11_out_lr_BITSTART 24
#define FRC_TOP__kphase__regr_kphase_g11_out_lr_BITEND 24

#define FRC_TOP__kphase__regr_kphase_g11_osd_lr_ADDR 0x000044FC
#define FRC_TOP__kphase__regr_kphase_g11_osd_lr_BITSTART 25
#define FRC_TOP__kphase__regr_kphase_g11_osd_lr_BITEND 25

#define FRC_TOP__kphase__regr_kphase_g11_me2_lbme_i_index_ADDR 0x000044FC
#define FRC_TOP__kphase__regr_kphase_g11_me2_lbme_i_index_BITSTART 26
#define FRC_TOP__kphase__regr_kphase_g11_me2_lbme_i_index_BITEND 28

#define FRC_TOP__kphase__regr_kphase_g11_me_last_phase_ADDR 0x000044FC
#define FRC_TOP__kphase__regr_kphase_g11_me_last_phase_BITSTART 29
#define FRC_TOP__kphase__regr_kphase_g11_me_last_phase_BITEND 29

#define FRC_TOP__kphase__regr_kphase_g11_in_lr_ADDR 0x000044FC
#define FRC_TOP__kphase__regr_kphase_g11_in_lr_BITSTART 30
#define FRC_TOP__kphase__regr_kphase_g11_in_lr_BITEND 30

#define FRC_TOP__PQL_0__pql_rim_ctrl_en_ADDR 0x00004500
#define FRC_TOP__PQL_0__pql_rim_ctrl_en_BITSTART 0
#define FRC_TOP__PQL_0__pql_rim_ctrl_en_BITEND 0

#define FRC_TOP__PQL_0__pql_rim_diffth_ADDR 0x00004500
#define FRC_TOP__PQL_0__pql_rim_diffth_BITSTART 1
#define FRC_TOP__PQL_0__pql_rim_diffth_BITEND 12

#define FRC_TOP__PQL_0__pql_rim_bigger_th_ADDR 0x00004500
#define FRC_TOP__PQL_0__pql_rim_bigger_th_BITSTART 13
#define FRC_TOP__PQL_0__pql_rim_bigger_th_BITEND 17

#define FRC_TOP__PQL_0__pql_rim_smaller_th_ADDR 0x00004500
#define FRC_TOP__PQL_0__pql_rim_smaller_th_BITSTART 18
#define FRC_TOP__PQL_0__pql_rim_smaller_th_BITEND 23

#define FRC_TOP__PQL_0__pql_rim_iiralpha_ADDR 0x00004500
#define FRC_TOP__PQL_0__pql_rim_iiralpha_BITSTART 24
#define FRC_TOP__PQL_0__pql_rim_iiralpha_BITEND 31

#define FRC_TOP__PQL_0__pql_rim_mc_ptrim_shrink_ADDR 0x00004504
#define FRC_TOP__PQL_0__pql_rim_mc_ptrim_shrink_BITSTART 0
#define FRC_TOP__PQL_0__pql_rim_mc_ptrim_shrink_BITEND 7

#define FRC_TOP__PQL_0__pql_rim_me_pixrim_shrink_ADDR 0x00004504
#define FRC_TOP__PQL_0__pql_rim_me_pixrim_shrink_BITSTART 8
#define FRC_TOP__PQL_0__pql_rim_me_pixrim_shrink_BITEND 15

#define FRC_TOP__PQL_0__pql_rim_logoblkrim_hoffset_ADDR 0x00004504
#define FRC_TOP__PQL_0__pql_rim_logoblkrim_hoffset_BITSTART 16
#define FRC_TOP__PQL_0__pql_rim_logoblkrim_hoffset_BITEND 23

#define FRC_TOP__PQL_0__pql_rim_logoblkrim_voffset_ADDR 0x00004504
#define FRC_TOP__PQL_0__pql_rim_logoblkrim_voffset_BITSTART 24
#define FRC_TOP__PQL_0__pql_rim_logoblkrim_voffset_BITEND 31

#define FRC_TOP__PQL_0__pql_rim_logopixrim_hoffset_ADDR 0x00004508
#define FRC_TOP__PQL_0__pql_rim_logopixrim_hoffset_BITSTART 0
#define FRC_TOP__PQL_0__pql_rim_logopixrim_hoffset_BITEND 7

#define FRC_TOP__PQL_0__pql_rim_logopixrim_voffset_ADDR 0x00004508
#define FRC_TOP__PQL_0__pql_rim_logopixrim_voffset_BITSTART 8
#define FRC_TOP__PQL_0__pql_rim_logopixrim_voffset_BITEND 15

#define FRC_TOP__PQL_0__pql_rim_me1_pixrim_offset_ADDR 0x00004508
#define FRC_TOP__PQL_0__pql_rim_me1_pixrim_offset_BITSTART 16
#define FRC_TOP__PQL_0__pql_rim_me1_pixrim_offset_BITEND 23

#define FRC_TOP__PQL_0__pql_rim_me1_blkrim_offset_ADDR 0x00004508
#define FRC_TOP__PQL_0__pql_rim_me1_blkrim_offset_BITSTART 24
#define FRC_TOP__PQL_0__pql_rim_me1_blkrim_offset_BITEND 31

#define FRC_TOP__PQL_0__pql_lbmc_switch_bypass_ADDR 0x0000450C
#define FRC_TOP__PQL_0__pql_lbmc_switch_bypass_BITSTART 0
#define FRC_TOP__PQL_0__pql_lbmc_switch_bypass_BITEND 7

#define FRC_TOP__PQL_0__pql_lbmc_lf_ovlap_s2n_cntTh_ADDR 0x0000450C
#define FRC_TOP__PQL_0__pql_lbmc_lf_ovlap_s2n_cntTh_BITSTART 8
#define FRC_TOP__PQL_0__pql_lbmc_lf_ovlap_s2n_cntTh_BITEND 15

#define FRC_TOP__PQL_0__pql_lbmc_lf_Lmv_s2n_cntTh_ADDR 0x0000450C
#define FRC_TOP__PQL_0__pql_lbmc_lf_Lmv_s2n_cntTh_BITSTART 16
#define FRC_TOP__PQL_0__pql_lbmc_lf_Lmv_s2n_cntTh_BITEND 23

#define FRC_TOP__PQL_0__pql_lbmc_lf_ovlap_n2s_cntTh_ADDR 0x0000450C
#define FRC_TOP__PQL_0__pql_lbmc_lf_ovlap_n2s_cntTh_BITSTART 24
#define FRC_TOP__PQL_0__pql_lbmc_lf_ovlap_n2s_cntTh_BITEND 31

#define FRC_TOP__PQL_0__pql_lbmc_lf_Lmv_n2s_cntTh_ADDR 0x00004510
#define FRC_TOP__PQL_0__pql_lbmc_lf_Lmv_n2s_cntTh_BITSTART 0
#define FRC_TOP__PQL_0__pql_lbmc_lf_Lmv_n2s_cntTh_BITEND 7

#define FRC_TOP__PQL_0__pql_lbmc_hf_ovlap_s2n_cntTh_ADDR 0x00004510
#define FRC_TOP__PQL_0__pql_lbmc_hf_ovlap_s2n_cntTh_BITSTART 8
#define FRC_TOP__PQL_0__pql_lbmc_hf_ovlap_s2n_cntTh_BITEND 15

#define FRC_TOP__PQL_0__pql_lbmc_hf_Lmv_s2n_cntTh_ADDR 0x00004510
#define FRC_TOP__PQL_0__pql_lbmc_hf_Lmv_s2n_cntTh_BITSTART 16
#define FRC_TOP__PQL_0__pql_lbmc_hf_Lmv_s2n_cntTh_BITEND 23

#define FRC_TOP__PQL_0__pql_lbmc_hf_ovlap_n2s_cntTh_ADDR 0x00004510
#define FRC_TOP__PQL_0__pql_lbmc_hf_ovlap_n2s_cntTh_BITSTART 24
#define FRC_TOP__PQL_0__pql_lbmc_hf_ovlap_n2s_cntTh_BITEND 31

#define FRC_TOP__PQL_0__pql_lbmc_hf_Lmv_n2s_cntTh_ADDR 0x00004514
#define FRC_TOP__PQL_0__pql_lbmc_hf_Lmv_n2s_cntTh_BITSTART 0
#define FRC_TOP__PQL_0__pql_lbmc_hf_Lmv_n2s_cntTh_BITEND 7

#define FRC_TOP__PQL_0__pql_lbmc_print_en_ADDR 0x00004514
#define FRC_TOP__PQL_0__pql_lbmc_print_en_BITSTART 8
#define FRC_TOP__PQL_0__pql_lbmc_print_en_BITEND 8

#define FRC_TOP__PQL_0__pql_lbmc_dummy_14_ADDR 0x00004514
#define FRC_TOP__PQL_0__pql_lbmc_dummy_14_BITSTART 9
#define FRC_TOP__PQL_0__pql_lbmc_dummy_14_BITEND 31

#define FRC_TOP__PQL_0__pql_dh_close_bypass_ADDR 0x00004518
#define FRC_TOP__PQL_0__pql_dh_close_bypass_BITSTART 0
#define FRC_TOP__PQL_0__pql_dh_close_bypass_BITEND 1

#define FRC_TOP__PQL_0__pql_dh_dbg_print_en_ADDR 0x00004518
#define FRC_TOP__PQL_0__pql_dh_dbg_print_en_BITSTART 2
#define FRC_TOP__PQL_0__pql_dh_dbg_print_en_BITEND 2

#define FRC_TOP__PQL_0__pql_dh_fblvl_en_ADDR 0x00004518
#define FRC_TOP__PQL_0__pql_dh_fblvl_en_BITSTART 3
#define FRC_TOP__PQL_0__pql_dh_fblvl_en_BITEND 3

#define FRC_TOP__PQL_0__pql_dh_meAllDtl_en_ADDR 0x00004518
#define FRC_TOP__PQL_0__pql_dh_meAllDtl_en_BITSTART 4
#define FRC_TOP__PQL_0__pql_dh_meAllDtl_en_BITEND 4

#define FRC_TOP__PQL_0__pql_dh_dummy_18_ADDR 0x00004518
#define FRC_TOP__PQL_0__pql_dh_dummy_18_BITSTART 5
#define FRC_TOP__PQL_0__pql_dh_dummy_18_BITEND 23

#define FRC_TOP__PQL_0__pql_dh_off_holdfrm_ADDR 0x00004518
#define FRC_TOP__PQL_0__pql_dh_off_holdfrm_BITSTART 24
#define FRC_TOP__PQL_0__pql_dh_off_holdfrm_BITEND 31

#define FRC_TOP__PQL_0__pql_dh_fblvl_holdfrm_ADDR 0x0000451C
#define FRC_TOP__PQL_0__pql_dh_fblvl_holdfrm_BITSTART 0
#define FRC_TOP__PQL_0__pql_dh_fblvl_holdfrm_BITEND 7

#define FRC_TOP__PQL_0__pql_dh_fblvl_th0_ADDR 0x0000451C
#define FRC_TOP__PQL_0__pql_dh_fblvl_th0_BITSTART 8
#define FRC_TOP__PQL_0__pql_dh_fblvl_th0_BITEND 15

#define FRC_TOP__PQL_0__pql_dh_fblvl_th1_ADDR 0x0000451C
#define FRC_TOP__PQL_0__pql_dh_fblvl_th1_BITSTART 16
#define FRC_TOP__PQL_0__pql_dh_fblvl_th1_BITEND 23

#define FRC_TOP__PQL_0__pql_dh_dummy_1c_ADDR 0x0000451C
#define FRC_TOP__PQL_0__pql_dh_dummy_1c_BITSTART 24
#define FRC_TOP__PQL_0__pql_dh_dummy_1c_BITEND 31

#define FRC_TOP__PQL_0__pql_dh_meAllDtl_th0_ADDR 0x00004520
#define FRC_TOP__PQL_0__pql_dh_meAllDtl_th0_BITSTART 0
#define FRC_TOP__PQL_0__pql_dh_meAllDtl_th0_BITEND 24

#define FRC_TOP__PQL_0__pql_dh_dummy_20_ADDR 0x00004520
#define FRC_TOP__PQL_0__pql_dh_dummy_20_BITSTART 25
#define FRC_TOP__PQL_0__pql_dh_dummy_20_BITEND 31

#define FRC_TOP__PQL_0__pql_dh_meAllDtl_th1_ADDR 0x00004524
#define FRC_TOP__PQL_0__pql_dh_meAllDtl_th1_BITSTART 0
#define FRC_TOP__PQL_0__pql_dh_meAllDtl_th1_BITEND 24

#define FRC_TOP__PQL_0__pql_dh_dummy_24_ADDR 0x00004524
#define FRC_TOP__PQL_0__pql_dh_dummy_24_BITSTART 25
#define FRC_TOP__PQL_0__pql_dh_dummy_24_BITEND 31

#define FRC_TOP__PQL_0__pql_dh_pfvconf_en_ADDR 0x00004528
#define FRC_TOP__PQL_0__pql_dh_pfvconf_en_BITSTART 0
#define FRC_TOP__PQL_0__pql_dh_pfvconf_en_BITEND 0

#define FRC_TOP__PQL_0__pql_dh_pfvconf_thrL_ADDR 0x00004528
#define FRC_TOP__PQL_0__pql_dh_pfvconf_thrL_BITSTART 1
#define FRC_TOP__PQL_0__pql_dh_pfvconf_thrL_BITEND 20

#define FRC_TOP__PQL_0__pql_dh_pfvconf_cnt_thr_ADDR 0x00004528
#define FRC_TOP__PQL_0__pql_dh_pfvconf_cnt_thr_BITSTART 21
#define FRC_TOP__PQL_0__pql_dh_pfvconf_cnt_thr_BITEND 26

#define FRC_TOP__PQL_0__pql_dh_pfvconf_holdfrm_ADDR 0x00004528
#define FRC_TOP__PQL_0__pql_dh_pfvconf_holdfrm_BITSTART 27
#define FRC_TOP__PQL_0__pql_dh_pfvconf_holdfrm_BITEND 31

#define FRC_TOP__PQL_0__pql_dh_lbmc_switch_en_ADDR 0x0000452C
#define FRC_TOP__PQL_0__pql_dh_lbmc_switch_en_BITSTART 0
#define FRC_TOP__PQL_0__pql_dh_lbmc_switch_en_BITEND 0

#define FRC_TOP__PQL_0__pql_dh_switch_holdfrm_ADDR 0x0000452C
#define FRC_TOP__PQL_0__pql_dh_switch_holdfrm_BITSTART 1
#define FRC_TOP__PQL_0__pql_dh_switch_holdfrm_BITEND 8

#define FRC_TOP__PQL_0__pql_dh_fadeInOut_holdfrm_ADDR 0x0000452C
#define FRC_TOP__PQL_0__pql_dh_fadeInOut_holdfrm_BITSTART 9
#define FRC_TOP__PQL_0__pql_dh_fadeInOut_holdfrm_BITEND 13

#define FRC_TOP__PQL_0__pql_dh_fadeInOut_en_ADDR 0x0000452C
#define FRC_TOP__PQL_0__pql_dh_fadeInOut_en_BITSTART 14
#define FRC_TOP__PQL_0__pql_dh_fadeInOut_en_BITEND 14

#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_en_ADDR 0x0000452C
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_en_BITSTART 15
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_en_BITEND 15

#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_gmv_x_thr_ADDR 0x0000452C
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_gmv_x_thr_BITSTART 16
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_gmv_x_thr_BITEND 23

#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_gmv_y_thr_ADDR 0x0000452C
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_gmv_y_thr_BITSTART 24
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_gmv_y_thr_BITEND 31

#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_goodpfv_diff_thr_ADDR 0x00004530
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_goodpfv_diff_thr_BITSTART 0
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_goodpfv_diff_thr_BITEND 18

#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_apl_thr_ADDR 0x00004530
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_apl_thr_BITSTART 19
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_apl_thr_BITEND 26

#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_badRgn_cnt_thr_ADDR 0x00004530
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_badRgn_cnt_thr_BITSTART 27
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_badRgn_cnt_thr_BITEND 31

#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_goodRgn_cnt_thr_ADDR 0x00004534
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_goodRgn_cnt_thr_BITSTART 0
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_goodRgn_cnt_thr_BITEND 4

#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_goodrgn_sad_thr_ADDR 0x00004534
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_goodrgn_sad_thr_BITSTART 5
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_goodrgn_sad_thr_BITEND 14

#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_holdfrm_ADDR 0x00004534
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_holdfrm_BITSTART 15
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_holdfrm_BITEND 19

#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_gmv_cnt_ADDR 0x00004534
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_gmv_cnt_BITSTART 20
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_gmv_cnt_BITEND 31

#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_gmv_ucof_ADDR 0x00004538
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_gmv_ucof_BITSTART 0
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_gmv_ucof_BITEND 11

#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_badpfv_diff_thr_ADDR 0x00004538
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_badpfv_diff_thr_BITSTART 12
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_badpfv_diff_thr_BITEND 31

#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_badRgn_sad_thr_ADDR 0x0000453C
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_badRgn_sad_thr_BITSTART 0
#define FRC_TOP__PQL_0__pql_dh_sml_rgnActive_badRgn_sad_thr_BITEND 9

#define FRC_TOP__PQL_0__pql_dh_sml_rgnAction_bad_gmv_cnt_thr_ADDR 0x0000453C
#define FRC_TOP__PQL_0__pql_dh_sml_rgnAction_bad_gmv_cnt_thr_BITSTART 10
#define FRC_TOP__PQL_0__pql_dh_sml_rgnAction_bad_gmv_cnt_thr_BITEND 21

#define FRC_TOP__PQL_0__pql_dh_dummy_3c_ADDR 0x0000453C
#define FRC_TOP__PQL_0__pql_dh_dummy_3c_BITSTART 22
#define FRC_TOP__PQL_0__pql_dh_dummy_3c_BITEND 31

#define FRC_TOP__PQL_0__pql_dh_sml_rgnAction_bad_gmv_ucof_thr_ADDR 0x00004540
#define FRC_TOP__PQL_0__pql_dh_sml_rgnAction_bad_gmv_ucof_thr_BITSTART 0
#define FRC_TOP__PQL_0__pql_dh_sml_rgnAction_bad_gmv_ucof_thr_BITEND 11

#define FRC_TOP__PQL_0__pql_dh_panning_en_ADDR 0x00004540
#define FRC_TOP__PQL_0__pql_dh_panning_en_BITSTART 12
#define FRC_TOP__PQL_0__pql_dh_panning_en_BITEND 12

#define FRC_TOP__PQL_0__pql_dh_panning_holdfrm_ADDR 0x00004540
#define FRC_TOP__PQL_0__pql_dh_panning_holdfrm_BITSTART 13
#define FRC_TOP__PQL_0__pql_dh_panning_holdfrm_BITEND 17

#define FRC_TOP__PQL_0__pql_scAls_PanRMV_Cnt_ADDR 0x00004540
#define FRC_TOP__PQL_0__pql_scAls_PanRMV_Cnt_BITSTART 18
#define FRC_TOP__PQL_0__pql_scAls_PanRMV_Cnt_BITEND 29

#define FRC_TOP__PQL_0__pql_dh_dummy_40_ADDR 0x00004540
#define FRC_TOP__PQL_0__pql_dh_dummy_40_BITSTART 30
#define FRC_TOP__PQL_0__pql_dh_dummy_40_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_PanRMV_SmallMV_ADDR 0x00004544
#define FRC_TOP__PQL_0__pql_scAls_PanRMV_SmallMV_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_PanRMV_SmallMV_BITEND 9

#define FRC_TOP__PQL_0__pql_scAls_PanRMV_LargeMV_ADDR 0x00004544
#define FRC_TOP__PQL_0__pql_scAls_PanRMV_LargeMV_BITSTART 10
#define FRC_TOP__PQL_0__pql_scAls_PanRMV_LargeMV_BITEND 19

#define FRC_TOP__PQL_0__pql_scAls_PanRMV_Unconf_ADDR 0x00004544
#define FRC_TOP__PQL_0__pql_scAls_PanRMV_Unconf_BITSTART 20
#define FRC_TOP__PQL_0__pql_scAls_PanRMV_Unconf_BITEND 31

#define FRC_TOP__PQL_0__pql_dh_dummy_48_ADDR 0x00004548
#define FRC_TOP__PQL_0__pql_dh_dummy_48_BITSTART 0
#define FRC_TOP__PQL_0__pql_dh_dummy_48_BITEND 31

#define FRC_TOP__PQL_0__pql_dh_dummy_4c_ADDR 0x0000454C
#define FRC_TOP__PQL_0__pql_dh_dummy_4c_BITSTART 0
#define FRC_TOP__PQL_0__pql_dh_dummy_4c_BITEND 31

#define FRC_TOP__PQL_0__pql_dh_dummy_50_ADDR 0x00004550
#define FRC_TOP__PQL_0__pql_dh_dummy_50_BITSTART 0
#define FRC_TOP__PQL_0__pql_dh_dummy_50_BITEND 31

#define FRC_TOP__PQL_0__pql_dh_dummy_54_ADDR 0x00004554
#define FRC_TOP__PQL_0__pql_dh_dummy_54_BITSTART 0
#define FRC_TOP__PQL_0__pql_dh_dummy_54_BITEND 31

#define FRC_TOP__PQL_0__pql_dh_dummy_58_ADDR 0x00004558
#define FRC_TOP__PQL_0__pql_dh_dummy_58_BITSTART 0
#define FRC_TOP__PQL_0__pql_dh_dummy_58_BITEND 31

#define FRC_TOP__PQL_0__pql_dh_dummy_5c_ADDR 0x0000455C
#define FRC_TOP__PQL_0__pql_dh_dummy_5c_BITSTART 0
#define FRC_TOP__PQL_0__pql_dh_dummy_5c_BITEND 31

#define FRC_TOP__PQL_0__pql_dh_dummy_60_ADDR 0x00004560
#define FRC_TOP__PQL_0__pql_dh_dummy_60_BITSTART 0
#define FRC_TOP__PQL_0__pql_dh_dummy_60_BITEND 31

#define FRC_TOP__PQL_0__pql_dh_dummy_64_ADDR 0x00004564
#define FRC_TOP__PQL_0__pql_dh_dummy_64_BITSTART 0
#define FRC_TOP__PQL_0__pql_dh_dummy_64_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_cnt_thr_low_ADDR 0x00004568
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_cnt_thr_low_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_cnt_thr_low_BITEND 19

#define FRC_TOP__PQL_0__pql_dh_dummy_68_ADDR 0x00004568
#define FRC_TOP__PQL_0__pql_dh_dummy_68_BITSTART 20
#define FRC_TOP__PQL_0__pql_dh_dummy_68_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_cnt_thr_hig_ADDR 0x0000456C
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_cnt_thr_hig_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_cnt_thr_hig_BITEND 19

#define FRC_TOP__PQL_0__pql_scAls_fdIO_apl_diff_frm_cnt_ADDR 0x0000456C
#define FRC_TOP__PQL_0__pql_scAls_fdIO_apl_diff_frm_cnt_BITSTART 20
#define FRC_TOP__PQL_0__pql_scAls_fdIO_apl_diff_frm_cnt_BITEND 23

#define FRC_TOP__PQL_0__pql_dh_dummy_6c_ADDR 0x0000456C
#define FRC_TOP__PQL_0__pql_dh_dummy_6c_BITSTART 24
#define FRC_TOP__PQL_0__pql_dh_dummy_6c_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_fadeInOut_en_ADDR 0x00004570
#define FRC_TOP__PQL_0__pql_scAls_fadeInOut_en_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_fadeInOut_en_BITEND 0

#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_cnt_en_ADDR 0x00004570
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_cnt_en_BITSTART 1
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_cnt_en_BITEND 1

#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_sad_ratio_en_ADDR 0x00004570
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_sad_ratio_en_BITSTART 2
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_sad_ratio_en_BITEND 2

#define FRC_TOP__PQL_0__pql_scAls_fdIO_bv_sad_en_ADDR 0x00004570
#define FRC_TOP__PQL_0__pql_scAls_fdIO_bv_sad_en_BITSTART 3
#define FRC_TOP__PQL_0__pql_scAls_fdIO_bv_sad_en_BITEND 3

#define FRC_TOP__PQL_0__pql_scAls_fdIO_apl_diff_en_ADDR 0x00004570
#define FRC_TOP__PQL_0__pql_scAls_fdIO_apl_diff_en_BITSTART 4
#define FRC_TOP__PQL_0__pql_scAls_fdIO_apl_diff_en_BITEND 4

#define FRC_TOP__PQL_0__pql_scAls_fdIO_conf_iir_en_ADDR 0x00004570
#define FRC_TOP__PQL_0__pql_scAls_fdIO_conf_iir_en_BITSTART 5
#define FRC_TOP__PQL_0__pql_scAls_fdIO_conf_iir_en_BITEND 5

#define FRC_TOP__PQL_0__pql_scAls_fdIO_sc_clear_en_ADDR 0x00004570
#define FRC_TOP__PQL_0__pql_scAls_fdIO_sc_clear_en_BITSTART 6
#define FRC_TOP__PQL_0__pql_scAls_fdIO_sc_clear_en_BITEND 6

#define FRC_TOP__PQL_0__pql_scAls_fdIO_dh_close_thr_ADDR 0x00004570
#define FRC_TOP__PQL_0__pql_scAls_fdIO_dh_close_thr_BITSTART 7
#define FRC_TOP__PQL_0__pql_scAls_fdIO_dh_close_thr_BITEND 11

#define FRC_TOP__PQL_0__pql_scAls_fdIO_apl_diff_thr_low_ADDR 0x00004570
#define FRC_TOP__PQL_0__pql_scAls_fdIO_apl_diff_thr_low_BITSTART 12
#define FRC_TOP__PQL_0__pql_scAls_fdIO_apl_diff_thr_low_BITEND 21

#define FRC_TOP__PQL_0__pql_scAls_fdIO_apl_diff_thr_hig_ADDR 0x00004570
#define FRC_TOP__PQL_0__pql_scAls_fdIO_apl_diff_thr_hig_BITSTART 22
#define FRC_TOP__PQL_0__pql_scAls_fdIO_apl_diff_thr_hig_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_cnt_alpha_low_ADDR 0x00004574
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_cnt_alpha_low_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_cnt_alpha_low_BITEND 7

#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_cnt_alpha_hig_ADDR 0x00004574
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_cnt_alpha_hig_BITSTART 8
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_cnt_alpha_hig_BITEND 15

#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_sad_ratio_low_ADDR 0x00004574
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_sad_ratio_low_BITSTART 16
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_sad_ratio_low_BITEND 23

#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_sad_ratio_hig_ADDR 0x00004574
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_sad_ratio_hig_BITSTART 24
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_sad_ratio_hig_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_dcsad_thr_ADDR 0x00004578
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_dcsad_thr_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_fdIO_acdc_dcsad_thr_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_fdIO_bv_sad_low_ADDR 0x0000457C
#define FRC_TOP__PQL_0__pql_scAls_fdIO_bv_sad_low_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_fdIO_bv_sad_low_BITEND 15

#define FRC_TOP__PQL_0__pql_scAls_fdIO_bv_sad_hig_ADDR 0x0000457C
#define FRC_TOP__PQL_0__pql_scAls_fdIO_bv_sad_hig_BITSTART 16
#define FRC_TOP__PQL_0__pql_scAls_fdIO_bv_sad_hig_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_fdIO_conf_iir_alpha_ADDR 0x00004580
#define FRC_TOP__PQL_0__pql_scAls_fdIO_conf_iir_alpha_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_fdIO_conf_iir_alpha_BITEND 3

#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_holdfrm_ADDR 0x00004580
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_holdfrm_BITSTART 4
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_holdfrm_BITEND 7

#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_com1_ADDR 0x00004580
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_com1_BITSTART 8
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_com1_BITEND 15

#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_com2_ADDR 0x00004580
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_com2_BITSTART 16
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_com2_BITEND 23

#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_com3_ADDR 0x00004580
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_com3_BITSTART 24
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_com3_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_com1_ADDR 0x00004584
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_com1_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_com1_BITEND 7

#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_com2_ADDR 0x00004584
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_com2_BITSTART 8
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_com2_BITEND 15

#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_com3_ADDR 0x00004584
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_com3_BITSTART 16
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_com3_BITEND 23

#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_fdIO1_ADDR 0x00004584
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_fdIO1_BITSTART 24
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_fdIO1_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_fdIO2_ADDR 0x00004588
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_fdIO2_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_fdIO2_BITEND 7

#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_fdIO3_ADDR 0x00004588
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_fdIO3_BITSTART 8
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_x_fdIO3_BITEND 15

#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_fdIO1_ADDR 0x00004588
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_fdIO1_BITSTART 16
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_fdIO1_BITEND 23

#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_fdIO2_ADDR 0x00004588
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_fdIO2_BITSTART 24
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_fdIO2_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_fdIO3_ADDR 0x0000458C
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_fdIO3_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_dynMe_acdc_bld_y_fdIO3_BITEND 7

#define FRC_TOP__PQL_0__pql_scAls_dummy_8c_ADDR 0x0000458C
#define FRC_TOP__PQL_0__pql_scAls_dummy_8c_BITSTART 8
#define FRC_TOP__PQL_0__pql_scAls_dummy_8c_BITEND 31

#define FRC_TOP__PQL_0__pql_dynSR_en_ADDR 0x00004590
#define FRC_TOP__PQL_0__pql_dynSR_en_BITSTART 0
#define FRC_TOP__PQL_0__pql_dynSR_en_BITEND 0

#define FRC_TOP__PQL_0__pql_dynSR_rmv_x_thr0_ADDR 0x00004590
#define FRC_TOP__PQL_0__pql_dynSR_rmv_x_thr0_BITSTART 1
#define FRC_TOP__PQL_0__pql_dynSR_rmv_x_thr0_BITEND 11

#define FRC_TOP__PQL_0__pql_dynSR_rmv_y_thr0_ADDR 0x00004590
#define FRC_TOP__PQL_0__pql_dynSR_rmv_y_thr0_BITSTART 12
#define FRC_TOP__PQL_0__pql_dynSR_rmv_y_thr0_BITEND 21

#define FRC_TOP__PQL_0__pql_dynSR_rmv_y_thr1_ADDR 0x00004590
#define FRC_TOP__PQL_0__pql_dynSR_rmv_y_thr1_BITSTART 22
#define FRC_TOP__PQL_0__pql_dynSR_rmv_y_thr1_BITEND 31

#define FRC_TOP__PQL_0__pql_dynSR_rmv_x_thr1_ADDR 0x00004594
#define FRC_TOP__PQL_0__pql_dynSR_rmv_x_thr1_BITSTART 0
#define FRC_TOP__PQL_0__pql_dynSR_rmv_x_thr1_BITEND 10

#define FRC_TOP__PQL_0__pql_dynSR_rmv_cnt_thr0_ADDR 0x00004594
#define FRC_TOP__PQL_0__pql_dynSR_rmv_cnt_thr0_BITSTART 11
#define FRC_TOP__PQL_0__pql_dynSR_rmv_cnt_thr0_BITEND 22

#define FRC_TOP__PQL_0__pql_dynSR_mvx_range0_ADDR 0x00004594
#define FRC_TOP__PQL_0__pql_dynSR_mvx_range0_BITSTART 23
#define FRC_TOP__PQL_0__pql_dynSR_mvx_range0_BITEND 31

#define FRC_TOP__PQL_0__pql_dynSR_rmv_cnt_thr1_ADDR 0x00004598
#define FRC_TOP__PQL_0__pql_dynSR_rmv_cnt_thr1_BITSTART 0
#define FRC_TOP__PQL_0__pql_dynSR_rmv_cnt_thr1_BITEND 11

#define FRC_TOP__PQL_0__pql_dynSR_rmv_unconf_thr0_ADDR 0x00004598
#define FRC_TOP__PQL_0__pql_dynSR_rmv_unconf_thr0_BITSTART 12
#define FRC_TOP__PQL_0__pql_dynSR_rmv_unconf_thr0_BITEND 23

#define FRC_TOP__PQL_0__pql_dynSR_mvy_range0_ADDR 0x00004598
#define FRC_TOP__PQL_0__pql_dynSR_mvy_range0_BITSTART 24
#define FRC_TOP__PQL_0__pql_dynSR_mvy_range0_BITEND 31

#define FRC_TOP__PQL_0__pql_dynSR_rmv_unconf_thr1_ADDR 0x0000459C
#define FRC_TOP__PQL_0__pql_dynSR_rmv_unconf_thr1_BITSTART 0
#define FRC_TOP__PQL_0__pql_dynSR_rmv_unconf_thr1_BITEND 11

#define FRC_TOP__PQL_0__pql_dynSR_mvx_range1_ADDR 0x0000459C
#define FRC_TOP__PQL_0__pql_dynSR_mvx_range1_BITSTART 12
#define FRC_TOP__PQL_0__pql_dynSR_mvx_range1_BITEND 20

#define FRC_TOP__PQL_0__pql_dynSR_mvy_range1_ADDR 0x0000459C
#define FRC_TOP__PQL_0__pql_dynSR_mvy_range1_BITSTART 21
#define FRC_TOP__PQL_0__pql_dynSR_mvy_range1_BITEND 28

#define FRC_TOP__PQL_0__pql_dynSR_dummy_9c_ADDR 0x0000459C
#define FRC_TOP__PQL_0__pql_dynSR_dummy_9c_BITSTART 29
#define FRC_TOP__PQL_0__pql_dynSR_dummy_9c_BITEND 31

#define FRC_TOP__PQL_0__pql_dynSR_rmv_x_num_thr0_ADDR 0x000045A0
#define FRC_TOP__PQL_0__pql_dynSR_rmv_x_num_thr0_BITSTART 0
#define FRC_TOP__PQL_0__pql_dynSR_rmv_x_num_thr0_BITEND 5

#define FRC_TOP__PQL_0__pql_dynSR_rmv_x_num_thr1_ADDR 0x000045A0
#define FRC_TOP__PQL_0__pql_dynSR_rmv_x_num_thr1_BITSTART 6
#define FRC_TOP__PQL_0__pql_dynSR_rmv_x_num_thr1_BITEND 11

#define FRC_TOP__PQL_0__pql_dynSR_rmv_y_num_thr0_ADDR 0x000045A0
#define FRC_TOP__PQL_0__pql_dynSR_rmv_y_num_thr0_BITSTART 12
#define FRC_TOP__PQL_0__pql_dynSR_rmv_y_num_thr0_BITEND 17

#define FRC_TOP__PQL_0__pql_dynSR_rmv_y_num_thr1_ADDR 0x000045A0
#define FRC_TOP__PQL_0__pql_dynSR_rmv_y_num_thr1_BITSTART 18
#define FRC_TOP__PQL_0__pql_dynSR_rmv_y_num_thr1_BITEND 23

#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_en_ADDR 0x000045A0
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_en_BITSTART 24
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_en_BITEND 24

#define FRC_TOP__PQL_0__pql_pql_scAls_inUnconf_sel_ADDR 0x000045A0
#define FRC_TOP__PQL_0__pql_pql_scAls_inUnconf_sel_BITSTART 30
#define FRC_TOP__PQL_0__pql_pql_scAls_inUnconf_sel_BITEND 30

#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_TC_th_l_ADDR 0x000045A4
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_TC_th_l_BITSTART 0
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_TC_th_l_BITEND 26

#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_dummy_a4_ADDR 0x000045A4
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_dummy_a4_BITSTART 27
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_dummy_a4_BITEND 31

#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_TC_th_h_ADDR 0x000045A8
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_TC_th_h_BITSTART 0
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_TC_th_h_BITEND 26

#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_dummy_a8_ADDR 0x000045A8
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_dummy_a8_BITSTART 27
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_dummy_a8_BITEND 31

#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_sadAll_th_l_ADDR 0x000045AC
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_sadAll_th_l_BITSTART 0
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_sadAll_th_l_BITEND 27

#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_dummy_ac_ADDR 0x000045AC
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_dummy_ac_BITSTART 28
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_dummy_ac_BITEND 31

#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_sadAll_th_h_ADDR 0x000045B0
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_sadAll_th_h_BITSTART 0
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_sadAll_th_h_BITEND 27

#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_dummy_b0_ADDR 0x000045B0
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_dummy_b0_BITSTART 28
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_dummy_b0_BITEND 31

#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_TC_gain_min_ADDR 0x000045B4
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_TC_gain_min_BITSTART 0
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_TC_gain_min_BITEND 7

#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_TC_gain_max_ADDR 0x000045B4
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_TC_gain_max_BITSTART 8
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_TC_gain_max_BITEND 15

#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_sadAll_gain_min_ADDR 0x000045B4
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_sadAll_gain_min_BITSTART 16
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_sadAll_gain_min_BITEND 23

#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_sadAll_gain_max_ADDR 0x000045B4
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_sadAll_gain_max_BITSTART 24
#define FRC_TOP__PQL_0__pql_dyn_SAD_Diff_sadAll_gain_max_BITEND 31

#define FRC_TOP__PQL_0__pql_dynME_acdc_bld_alpha_x1_ADDR 0x000045B8
#define FRC_TOP__PQL_0__pql_dynME_acdc_bld_alpha_x1_BITSTART 0
#define FRC_TOP__PQL_0__pql_dynME_acdc_bld_alpha_x1_BITEND 3

#define FRC_TOP__PQL_0__pql_dynME_acdc_bld_alpha_x2_ADDR 0x000045B8
#define FRC_TOP__PQL_0__pql_dynME_acdc_bld_alpha_x2_BITSTART 4
#define FRC_TOP__PQL_0__pql_dynME_acdc_bld_alpha_x2_BITEND 7

#define FRC_TOP__PQL_0__pql_dynME_ac_pix_sad_limt_com_ADDR 0x000045B8
#define FRC_TOP__PQL_0__pql_dynME_ac_pix_sad_limt_com_BITSTART 8
#define FRC_TOP__PQL_0__pql_dynME_ac_pix_sad_limt_com_BITEND 15

#define FRC_TOP__PQL_0__pql_dynME_ac_pix_sad_limt_fdIO_ADDR 0x000045B8
#define FRC_TOP__PQL_0__pql_dynME_ac_pix_sad_limt_fdIO_BITSTART 16
#define FRC_TOP__PQL_0__pql_dynME_ac_pix_sad_limt_fdIO_BITEND 23

#define FRC_TOP__PQL_0__pql_dynME_dummy_b8_ADDR 0x000045B8
#define FRC_TOP__PQL_0__pql_dynME_dummy_b8_BITSTART 24
#define FRC_TOP__PQL_0__pql_dynME_dummy_b8_BITEND 31

#define FRC_TOP__PQL_0__pql_dynME_ac_dc_bld_apl_holdfrm_ADDR 0x000045BC
#define FRC_TOP__PQL_0__pql_dynME_ac_dc_bld_apl_holdfrm_BITSTART 0
#define FRC_TOP__PQL_0__pql_dynME_ac_dc_bld_apl_holdfrm_BITEND 7

#define FRC_TOP__PQL_0__pql_dynME_acdc_bld_psad_shift_com_ADDR 0x000045BC
#define FRC_TOP__PQL_0__pql_dynME_acdc_bld_psad_shift_com_BITSTART 8
#define FRC_TOP__PQL_0__pql_dynME_acdc_bld_psad_shift_com_BITEND 11

#define FRC_TOP__PQL_0__pql_dynME_acdc_bld_psad_shift_fdIO_ADDR 0x000045BC
#define FRC_TOP__PQL_0__pql_dynME_acdc_bld_psad_shift_fdIO_BITSTART 12
#define FRC_TOP__PQL_0__pql_dynME_acdc_bld_psad_shift_fdIO_BITEND 15

#define FRC_TOP__PQL_0__pql_dynME_acdc_bld_sc_clear_en_ADDR 0x000045BC
#define FRC_TOP__PQL_0__pql_dynME_acdc_bld_sc_clear_en_BITSTART 16
#define FRC_TOP__PQL_0__pql_dynME_acdc_bld_sc_clear_en_BITEND 16

#define FRC_TOP__PQL_0__pql_scAls_PanRMV_FitNumThr_ADDR 0x000045BC
#define FRC_TOP__PQL_0__pql_scAls_PanRMV_FitNumThr_BITSTART 17
#define FRC_TOP__PQL_0__pql_scAls_PanRMV_FitNumThr_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_avgRngTC_Thr_ADDR 0x000045C0
#define FRC_TOP__PQL_0__pql_scAls_avgRngTC_Thr_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_avgRngTC_Thr_BITEND 31

#define FRC_TOP__PQL_0__pal_scAls_avgRngSC_Thr_ADDR 0x000045C4
#define FRC_TOP__PQL_0__pal_scAls_avgRngSC_Thr_BITSTART 0
#define FRC_TOP__PQL_0__pal_scAls_avgRngSC_Thr_BITEND 31

#define FRC_TOP__PQL_0__pql_rim_ME2_blkRimsht_ADDR 0x000045C8
#define FRC_TOP__PQL_0__pql_rim_ME2_blkRimsht_BITSTART 0
#define FRC_TOP__PQL_0__pql_rim_ME2_blkRimsht_BITEND 7

#define FRC_TOP__PQL_0__pql_rim_ME2_ignRim_ADDR 0x000045C8
#define FRC_TOP__PQL_0__pql_rim_ME2_ignRim_BITSTART 8
#define FRC_TOP__PQL_0__pql_rim_ME2_ignRim_BITEND 15

#define FRC_TOP__PQL_0__pql_rim_ME2_RimMode_ADDR 0x000045C8
#define FRC_TOP__PQL_0__pql_rim_ME2_RimMode_BITSTART 16
#define FRC_TOP__PQL_0__pql_rim_ME2_RimMode_BITEND 23

#define FRC_TOP__PQL_0__pql_rim_dummy_c8_ADDR 0x000045C8
#define FRC_TOP__PQL_0__pql_rim_dummy_c8_BITSTART 24
#define FRC_TOP__PQL_0__pql_rim_dummy_c8_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_BdySmall_cnt_thr_ADDR 0x000045CC
#define FRC_TOP__PQL_0__pql_scAls_BdySmall_cnt_thr_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_BdySmall_cnt_thr_BITEND 7

#define FRC_TOP__PQL_0__pql_scAls_BdySmall_mvx_thr_ADDR 0x000045CC
#define FRC_TOP__PQL_0__pql_scAls_BdySmall_mvx_thr_BITSTART 8
#define FRC_TOP__PQL_0__pql_scAls_BdySmall_mvx_thr_BITEND 15

#define FRC_TOP__PQL_0__pql_scAls_BdySmall_mvy_thr_ADDR 0x000045CC
#define FRC_TOP__PQL_0__pql_scAls_BdySmall_mvy_thr_BITSTART 16
#define FRC_TOP__PQL_0__pql_scAls_BdySmall_mvy_thr_BITEND 23

#define FRC_TOP__PQL_0__pql_patch_dummy_cc_ADDR 0x000045CC
#define FRC_TOP__PQL_0__pql_patch_dummy_cc_BITSTART 24
#define FRC_TOP__PQL_0__pql_patch_dummy_cc_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_BdySmall_sad_thr_ADDR 0x000045D0
#define FRC_TOP__PQL_0__pql_scAls_BdySmall_sad_thr_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_BdySmall_sad_thr_BITEND 15

#define FRC_TOP__PQL_0__pql_rim_dyn_pan_oor_cnt_ADDR 0x000045D0
#define FRC_TOP__PQL_0__pql_rim_dyn_pan_oor_cnt_BITSTART 16
#define FRC_TOP__PQL_0__pql_rim_dyn_pan_oor_cnt_BITEND 18

#define FRC_TOP__PQL_0__pql_rim_dyn_scbdy_oor_cnt_ADDR 0x000045D0
#define FRC_TOP__PQL_0__pql_rim_dyn_scbdy_oor_cnt_BITSTART 19
#define FRC_TOP__PQL_0__pql_rim_dyn_scbdy_oor_cnt_BITEND 21

#define FRC_TOP__PQL_0__pql_rim_dyn_smlbdy_oor_cnt_ADDR 0x000045D0
#define FRC_TOP__PQL_0__pql_rim_dyn_smlbdy_oor_cnt_BITSTART 22
#define FRC_TOP__PQL_0__pql_rim_dyn_smlbdy_oor_cnt_BITEND 24

#define FRC_TOP__PQL_0__pql_rim_dyn_general_oor_cnt_ADDR 0x000045D0
#define FRC_TOP__PQL_0__pql_rim_dyn_general_oor_cnt_BITSTART 25
#define FRC_TOP__PQL_0__pql_rim_dyn_general_oor_cnt_BITEND 27

#define FRC_TOP__PQL_0__pql_rim_dynRim_insidePan_en_ADDR 0x000045D0
#define FRC_TOP__PQL_0__pql_rim_dynRim_insidePan_en_BITSTART 28
#define FRC_TOP__PQL_0__pql_rim_dynRim_insidePan_en_BITEND 28

#define FRC_TOP__PQL_0__pql_rim_dynRim_ScBdy_en_ADDR 0x000045D0
#define FRC_TOP__PQL_0__pql_rim_dynRim_ScBdy_en_BITSTART 29
#define FRC_TOP__PQL_0__pql_rim_dynRim_ScBdy_en_BITEND 29

#define FRC_TOP__PQL_0__pql_rim_dynRim_SmlBdy_en_ADDR 0x000045D0
#define FRC_TOP__PQL_0__pql_rim_dynRim_SmlBdy_en_BITSTART 30
#define FRC_TOP__PQL_0__pql_rim_dynRim_SmlBdy_en_BITEND 30

#define FRC_TOP__PQL_0__pql_patch_dummy_d0_ADDR 0x000045D0
#define FRC_TOP__PQL_0__pql_patch_dummy_d0_BITSTART 31
#define FRC_TOP__PQL_0__pql_patch_dummy_d0_BITEND 31

#define FRC_TOP__PQL_0__pql_rim_dyn_pan_gmv_min_ADDR 0x000045D4
#define FRC_TOP__PQL_0__pql_rim_dyn_pan_gmv_min_BITSTART 0
#define FRC_TOP__PQL_0__pql_rim_dyn_pan_gmv_min_BITEND 6

#define FRC_TOP__PQL_0__pql_rim_dyn_pan_gmv_max_ADDR 0x000045D4
#define FRC_TOP__PQL_0__pql_rim_dyn_pan_gmv_max_BITSTART 7
#define FRC_TOP__PQL_0__pql_rim_dyn_pan_gmv_max_BITEND 13

#define FRC_TOP__PQL_0__pql_rim_dyn_pan_me2prim_min_ADDR 0x000045D4
#define FRC_TOP__PQL_0__pql_rim_dyn_pan_me2prim_min_BITSTART 14
#define FRC_TOP__PQL_0__pql_rim_dyn_pan_me2prim_min_BITEND 17

#define FRC_TOP__PQL_0__pql_rim_dyn_pan_me2prim_max_ADDR 0x000045D4
#define FRC_TOP__PQL_0__pql_rim_dyn_pan_me2prim_max_BITSTART 18
#define FRC_TOP__PQL_0__pql_rim_dyn_pan_me2prim_max_BITEND 22

#define FRC_TOP__PQL_0__pql_rim_dyn_pan_mcprim_min_ADDR 0x000045D4
#define FRC_TOP__PQL_0__pql_rim_dyn_pan_mcprim_min_BITSTART 23
#define FRC_TOP__PQL_0__pql_rim_dyn_pan_mcprim_min_BITEND 26

#define FRC_TOP__PQL_0__pql_rim_dyn_pan_mcprim_max_ADDR 0x000045D4
#define FRC_TOP__PQL_0__pql_rim_dyn_pan_mcprim_max_BITSTART 27
#define FRC_TOP__PQL_0__pql_rim_dyn_pan_mcprim_max_BITEND 31

#define FRC_TOP__PQL_0__pql_patch_dummy_d8_ADDR 0x000045D8
#define FRC_TOP__PQL_0__pql_patch_dummy_d8_BITSTART 0
#define FRC_TOP__PQL_0__pql_patch_dummy_d8_BITEND 31

#define FRC_TOP__PQL_0__pql_rim_dyn_scbdy_me2prim_ADDR 0x000045DC
#define FRC_TOP__PQL_0__pql_rim_dyn_scbdy_me2prim_BITSTART 0
#define FRC_TOP__PQL_0__pql_rim_dyn_scbdy_me2prim_BITEND 3

#define FRC_TOP__PQL_0__pql_rim_dyn_scbdy_mcprim_ADDR 0x000045DC
#define FRC_TOP__PQL_0__pql_rim_dyn_scbdy_mcprim_BITSTART 4
#define FRC_TOP__PQL_0__pql_rim_dyn_scbdy_mcprim_BITEND 7

#define FRC_TOP__PQL_0__pql_rim_dyn_smlbdy_me2prim_ADDR 0x000045DC
#define FRC_TOP__PQL_0__pql_rim_dyn_smlbdy_me2prim_BITSTART 8
#define FRC_TOP__PQL_0__pql_rim_dyn_smlbdy_me2prim_BITEND 11

#define FRC_TOP__PQL_0__pql_rim_dyn_smlbdy_mcprim_ADDR 0x000045DC
#define FRC_TOP__PQL_0__pql_rim_dyn_smlbdy_mcprim_BITSTART 12
#define FRC_TOP__PQL_0__pql_rim_dyn_smlbdy_mcprim_BITEND 15

#define FRC_TOP__PQL_0__pql_scAls_dyn_SADGain_thr_ADDR 0x000045DC
#define FRC_TOP__PQL_0__pql_scAls_dyn_SADGain_thr_BITSTART 16
#define FRC_TOP__PQL_0__pql_scAls_dyn_SADGain_thr_BITEND 23

#define FRC_TOP__PQL_0__pql_rim_dyn_sc_holdcnt_ADDR 0x000045DC
#define FRC_TOP__PQL_0__pql_rim_dyn_sc_holdcnt_BITSTART 24
#define FRC_TOP__PQL_0__pql_rim_dyn_sc_holdcnt_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_s2m_goodmv_thr_ADDR 0x000045E0
#define FRC_TOP__PQL_0__pql_scAls_s2m_goodmv_thr_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_s2m_goodmv_thr_BITEND 7

#define FRC_TOP__PQL_0__pql_scAls_s2m_goodmv_unconf_ADDR 0x000045E0
#define FRC_TOP__PQL_0__pql_scAls_s2m_goodmv_unconf_BITSTART 8
#define FRC_TOP__PQL_0__pql_scAls_s2m_goodmv_unconf_BITEND 15

#define FRC_TOP__PQL_0__pql_scAls_s2m_diffmv_thr_ADDR 0x000045E0
#define FRC_TOP__PQL_0__pql_scAls_s2m_diffmv_thr_BITSTART 16
#define FRC_TOP__PQL_0__pql_scAls_s2m_diffmv_thr_BITEND 23

#define FRC_TOP__PQL_0__pql_scAls_s2m_cnt_iir_alpha_ADDR 0x000045E0
#define FRC_TOP__PQL_0__pql_scAls_s2m_cnt_iir_alpha_BITSTART 24
#define FRC_TOP__PQL_0__pql_scAls_s2m_cnt_iir_alpha_BITEND 27

#define FRC_TOP__PQL_0__pql_fb_gmvratio_use_ADDR 0x000045E0
#define FRC_TOP__PQL_0__pql_fb_gmvratio_use_BITSTART 28
#define FRC_TOP__PQL_0__pql_fb_gmvratio_use_BITEND 28

#define FRC_TOP__PQL_0__pql_scAls_s2m_method_sel_ADDR 0x000045E0
#define FRC_TOP__PQL_0__pql_scAls_s2m_method_sel_BITSTART 29
#define FRC_TOP__PQL_0__pql_scAls_s2m_method_sel_BITEND 29

#define FRC_TOP__PQL_0__pql_rim_RimAbNoramlProcEn_ADDR 0x000045E0
#define FRC_TOP__PQL_0__pql_rim_RimAbNoramlProcEn_BITSTART 30
#define FRC_TOP__PQL_0__pql_rim_RimAbNoramlProcEn_BITEND 30

#define FRC_TOP__PQL_0__pql_rim_RimAllBlackProcEn_ADDR 0x000045E0
#define FRC_TOP__PQL_0__pql_rim_RimAllBlackProcEn_BITSTART 31
#define FRC_TOP__PQL_0__pql_rim_RimAllBlackProcEn_BITEND 31

#define FRC_TOP__PQL_0__pql_rim_RimSmallerSCTh_ADDR 0x000045E4
#define FRC_TOP__PQL_0__pql_rim_RimSmallerSCTh_BITSTART 0
#define FRC_TOP__PQL_0__pql_rim_RimSmallerSCTh_BITEND 7

#define FRC_TOP__PQL_0__pql_rim_RimLRSmallShift_ADDR 0x000045E4
#define FRC_TOP__PQL_0__pql_rim_RimLRSmallShift_BITSTART 8
#define FRC_TOP__PQL_0__pql_rim_RimLRSmallShift_BITEND 15

#define FRC_TOP__PQL_0__pql_rim_RimAllBlackThr_ADDR 0x000045E4
#define FRC_TOP__PQL_0__pql_rim_RimAllBlackThr_BITSTART 16
#define FRC_TOP__PQL_0__pql_rim_RimAllBlackThr_BITEND 23

#define FRC_TOP__PQL_0__pql_patch_dummy_e4_ADDR 0x000045E4
#define FRC_TOP__PQL_0__pql_patch_dummy_e4_BITSTART 24
#define FRC_TOP__PQL_0__pql_patch_dummy_e4_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_RgPan_Detect_en_ADDR 0x000045E8
#define FRC_TOP__PQL_0__pql_scAls_RgPan_Detect_en_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_RgPan_Detect_en_BITEND 0

#define FRC_TOP__PQL_0__pql_scAls_RgPan_alp_th_ADDR 0x000045E8
#define FRC_TOP__PQL_0__pql_scAls_RgPan_alp_th_BITSTART 1
#define FRC_TOP__PQL_0__pql_scAls_RgPan_alp_th_BITEND 8

#define FRC_TOP__PQL_0__pql_patch_dummy_e8_ADDR 0x000045E8
#define FRC_TOP__PQL_0__pql_patch_dummy_e8_BITSTART 9
#define FRC_TOP__PQL_0__pql_patch_dummy_e8_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_RgPan_rMV_th_l_ADDR 0x000045EC
#define FRC_TOP__PQL_0__pql_scAls_RgPan_rMV_th_l_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_RgPan_rMV_th_l_BITEND 15

#define FRC_TOP__PQL_0__pql_scAls_RgPan_rMV_th_h_ADDR 0x000045EC
#define FRC_TOP__PQL_0__pql_scAls_RgPan_rMV_th_h_BITSTART 16
#define FRC_TOP__PQL_0__pql_scAls_RgPan_rMV_th_h_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_RgPan_rSC_th_l_ADDR 0x000045F0
#define FRC_TOP__PQL_0__pql_scAls_RgPan_rSC_th_l_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_RgPan_rSC_th_l_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_RgPan_rSC_th_h_ADDR 0x000045F4
#define FRC_TOP__PQL_0__pql_scAls_RgPan_rSC_th_h_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_RgPan_rSC_th_h_BITEND 31

#define FRC_TOP__PQL_0__pql_scAls_RgPan_rTC_th_l_ADDR 0x000045F8
#define FRC_TOP__PQL_0__pql_scAls_RgPan_rTC_th_l_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_RgPan_rTC_th_l_BITEND 27

#define FRC_TOP__PQL_0__pql_scAls_RgPan_rTC_th_h_ADDR 0x000045FC
#define FRC_TOP__PQL_0__pql_scAls_RgPan_rTC_th_h_BITSTART 0
#define FRC_TOP__PQL_0__pql_scAls_RgPan_rTC_th_h_BITEND 27

#define FRC_TOP__PQL_0__pql_pql_onefifth_intp_en_ADDR 0x000045FC
#define FRC_TOP__PQL_0__pql_pql_onefifth_intp_en_BITSTART 29
#define FRC_TOP__PQL_0__pql_pql_onefifth_intp_en_BITEND 29

#define FRC_TOP__PQL_0__pql_pql_input_intp_en_ADDR 0x000045FC
#define FRC_TOP__PQL_0__pql_pql_input_intp_en_BITSTART 30
#define FRC_TOP__PQL_0__pql_pql_input_intp_en_BITEND 30

#define FRC_TOP__PQL_0__pql_pql_output_intp_en_ADDR 0x000045FC
#define FRC_TOP__PQL_0__pql_pql_output_intp_en_BITSTART 31
#define FRC_TOP__PQL_0__pql_pql_output_intp_en_BITEND 31

#define FRC_TOP__PQL_1__pql_film_det_bypass_ADDR 0x00004600
#define FRC_TOP__PQL_1__pql_film_det_bypass_BITSTART 0
#define FRC_TOP__PQL_1__pql_film_det_bypass_BITEND 0

#define FRC_TOP__PQL_1__pql_film_det_cadence_en_ADDR 0x00004600
#define FRC_TOP__PQL_1__pql_film_det_cadence_en_BITSTART 1
#define FRC_TOP__PQL_1__pql_film_det_cadence_en_BITEND 31

#define FRC_TOP__PQL_1__pql_film_mot_rgn_diff_wgt_ADDR 0x00004604
#define FRC_TOP__PQL_1__pql_film_mot_rgn_diff_wgt_BITSTART 0
#define FRC_TOP__PQL_1__pql_film_mot_rgn_diff_wgt_BITEND 3

#define FRC_TOP__PQL_1__pql_film_mot_all_diff_wgt_ADDR 0x00004604
#define FRC_TOP__PQL_1__pql_film_mot_all_diff_wgt_BITSTART 4
#define FRC_TOP__PQL_1__pql_film_mot_all_diff_wgt_BITEND 7

#define FRC_TOP__PQL_1__pql_film_mot_all_min_ADDR 0x00004604
#define FRC_TOP__PQL_1__pql_film_mot_all_min_BITSTART 8
#define FRC_TOP__PQL_1__pql_film_mot_all_min_BITEND 31

#define FRC_TOP__PQL_1__pql_film_enter_22_cnt_gain_ADDR 0x00004608
#define FRC_TOP__PQL_1__pql_film_enter_22_cnt_gain_BITSTART 0
#define FRC_TOP__PQL_1__pql_film_enter_22_cnt_gain_BITEND 3

#define FRC_TOP__PQL_1__pql_film_enter_32_cnt_gain_ADDR 0x00004608
#define FRC_TOP__PQL_1__pql_film_enter_32_cnt_gain_BITSTART 4
#define FRC_TOP__PQL_1__pql_film_enter_32_cnt_gain_BITEND 7

#define FRC_TOP__PQL_1__pql_film_enter_else_cnt_gain_ADDR 0x00004608
#define FRC_TOP__PQL_1__pql_film_enter_else_cnt_gain_BITSTART 8
#define FRC_TOP__PQL_1__pql_film_enter_else_cnt_gain_BITEND 11

#define FRC_TOP__PQL_1__pql_film_quit_big_mot_wgt_ADDR 0x00004608
#define FRC_TOP__PQL_1__pql_film_quit_big_mot_wgt_BITSTART 12
#define FRC_TOP__PQL_1__pql_film_quit_big_mot_wgt_BITEND 15

#define FRC_TOP__PQL_1__pql_film_quit_sml_mot_wgt_ADDR 0x00004608
#define FRC_TOP__PQL_1__pql_film_quit_sml_mot_wgt_BITSTART 16
#define FRC_TOP__PQL_1__pql_film_quit_sml_mot_wgt_BITEND 19

#define FRC_TOP__PQL_1__pql_film_quit_mot_wgt_auto_en_ADDR 0x00004608
#define FRC_TOP__PQL_1__pql_film_quit_mot_wgt_auto_en_BITSTART 20
#define FRC_TOP__PQL_1__pql_film_quit_mot_wgt_auto_en_BITEND 20

#define FRC_TOP__PQL_1__pql_film_dbg_param1_en_ADDR 0x00004608
#define FRC_TOP__PQL_1__pql_film_dbg_param1_en_BITSTART 21
#define FRC_TOP__PQL_1__pql_film_dbg_param1_en_BITEND 25

#define FRC_TOP__PQL_1__pql_film_mix_mode_det_en_ADDR 0x00004608
#define FRC_TOP__PQL_1__pql_film_mix_mode_det_en_BITSTART 26
#define FRC_TOP__PQL_1__pql_film_mix_mode_det_en_BITEND 26

#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn1_en_ADDR 0x00004608
#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn1_en_BITSTART 27
#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn1_en_BITEND 27

#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn2_en_ADDR 0x00004608
#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn2_en_BITSTART 28
#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn2_en_BITEND 28

#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn3_en_ADDR 0x00004608
#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn3_en_BITSTART 29
#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn3_en_BITEND 29

#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn4_en_ADDR 0x00004608
#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn4_en_BITSTART 30
#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn4_en_BITEND 30

#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn5_en_ADDR 0x00004608
#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn5_en_BITSTART 31
#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn5_en_BITEND 31

#define FRC_TOP__PQL_1__pql_film_mix_mode_enter_cnt_th_ADDR 0x0000460C
#define FRC_TOP__PQL_1__pql_film_mix_mode_enter_cnt_th_BITSTART 0
#define FRC_TOP__PQL_1__pql_film_mix_mode_enter_cnt_th_BITEND 7

#define FRC_TOP__PQL_1__pql_film_mix_mode_cnt_max_ADDR 0x0000460C
#define FRC_TOP__PQL_1__pql_film_mix_mode_cnt_max_BITSTART 8
#define FRC_TOP__PQL_1__pql_film_mix_mode_cnt_max_BITEND 15

#define FRC_TOP__PQL_1__pql_film_quit_cnt_th_ADDR 0x0000460C
#define FRC_TOP__PQL_1__pql_film_quit_cnt_th_BITSTART 16
#define FRC_TOP__PQL_1__pql_film_quit_cnt_th_BITEND 23

#define FRC_TOP__PQL_1__pql_film_quit_prd_th_ADDR 0x0000460C
#define FRC_TOP__PQL_1__pql_film_quit_prd_th_BITSTART 24
#define FRC_TOP__PQL_1__pql_film_quit_prd_th_BITEND 31

#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn_move_min_mot_ADDR 0x00004610
#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn_move_min_mot_BITSTART 0
#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn_move_min_mot_BITEND 27

#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn_move_mot_wgt_ADDR 0x00004610
#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn_move_mot_wgt_BITSTART 28
#define FRC_TOP__PQL_1__pql_film_mix_mode_rgn_move_mot_wgt_BITEND 31

#define FRC_TOP__PQL_1__pql_film_dbg_param2_en_ADDR 0x00004614
#define FRC_TOP__PQL_1__pql_film_dbg_param2_en_BITSTART 0
#define FRC_TOP__PQL_1__pql_film_dbg_param2_en_BITEND 31

#define FRC_TOP__PQL_1__pql_film_dbg_cnt_ADDR 0x00004618
#define FRC_TOP__PQL_1__pql_film_dbg_cnt_BITSTART 0
#define FRC_TOP__PQL_1__pql_film_dbg_cnt_BITEND 31

#define FRC_TOP__PQL_1__pql_film_dummy_1c_ADDR 0x0000461C
#define FRC_TOP__PQL_1__pql_film_dummy_1c_BITSTART 0
#define FRC_TOP__PQL_1__pql_film_dummy_1c_BITEND 31

#define FRC_TOP__PQL_1__pql_phT_autoGen_en_ADDR 0x00004620
#define FRC_TOP__PQL_1__pql_phT_autoGen_en_BITSTART 0
#define FRC_TOP__PQL_1__pql_phT_autoGen_en_BITEND 0

#define FRC_TOP__PQL_1__pql_phT_dejudder_lvl_ADDR 0x00004620
#define FRC_TOP__PQL_1__pql_phT_dejudder_lvl_BITSTART 1
#define FRC_TOP__PQL_1__pql_phT_dejudder_lvl_BITEND 5

#define FRC_TOP__PQL_1__pql_phT_deblur_lvl_ADDR 0x00004620
#define FRC_TOP__PQL_1__pql_phT_deblur_lvl_BITSTART 6
#define FRC_TOP__PQL_1__pql_phT_deblur_lvl_BITEND 10

#define FRC_TOP__PQL_1__pql_phT_cadence_id_mode_ADDR 0x00004620
#define FRC_TOP__PQL_1__pql_phT_cadence_id_mode_BITSTART 11
#define FRC_TOP__PQL_1__pql_phT_cadence_id_mode_BITEND 12

#define FRC_TOP__PQL_1__pql_phT_cadence_id_ADDR 0x00004620
#define FRC_TOP__PQL_1__pql_phT_cadence_id_BITSTART 13
#define FRC_TOP__PQL_1__pql_phT_cadence_id_BITEND 16

#define FRC_TOP__PQL_1__pql_phT_in_3d_format_ADDR 0x00004620
#define FRC_TOP__PQL_1__pql_phT_in_3d_format_BITSTART 17
#define FRC_TOP__PQL_1__pql_phT_in_3d_format_BITEND 19

#define FRC_TOP__PQL_1__pql_phT_out_3d_format_ADDR 0x00004620
#define FRC_TOP__PQL_1__pql_phT_out_3d_format_BITSTART 20
#define FRC_TOP__PQL_1__pql_phT_out_3d_format_BITEND 21

#define FRC_TOP__PQL_1__pql_phT_out_mode_ADDR 0x00004620
#define FRC_TOP__PQL_1__pql_phT_out_mode_BITSTART 22
#define FRC_TOP__PQL_1__pql_phT_out_mode_BITEND 23

#define FRC_TOP__PQL_1__pql_phT_out_LRsamePh_ADDR 0x00004620
#define FRC_TOP__PQL_1__pql_phT_out_LRsamePh_BITSTART 24
#define FRC_TOP__PQL_1__pql_phT_out_LRsamePh_BITEND 24

#define FRC_TOP__PQL_1__pql_phT_filmPh_sw_en_ADDR 0x00004620
#define FRC_TOP__PQL_1__pql_phT_filmPh_sw_en_BITSTART 25
#define FRC_TOP__PQL_1__pql_phT_filmPh_sw_en_BITEND 25

#define FRC_TOP__PQL_1__pql_phT_filmPh_pf_en_ADDR 0x00004620
#define FRC_TOP__PQL_1__pql_phT_filmPh_pf_en_BITSTART 26
#define FRC_TOP__PQL_1__pql_phT_filmPh_pf_en_BITEND 26

#define FRC_TOP__PQL_1__pql_phT_dummy_20_ADDR 0x00004620
#define FRC_TOP__PQL_1__pql_phT_dummy_20_BITSTART 27
#define FRC_TOP__PQL_1__pql_phT_dummy_20_BITEND 31

#define FRC_TOP__PQL_1__pql_phT_input_dly_ADDR 0x00004624
#define FRC_TOP__PQL_1__pql_phT_input_dly_BITSTART 0
#define FRC_TOP__PQL_1__pql_phT_input_dly_BITEND 7

#define FRC_TOP__PQL_1__pql_fblvl_iir_up_good_ADDR 0x00004624
#define FRC_TOP__PQL_1__pql_fblvl_iir_up_good_BITSTART 8
#define FRC_TOP__PQL_1__pql_fblvl_iir_up_good_BITEND 19

#define FRC_TOP__PQL_1__pql_phT_dummy_24_ADDR 0x00004624
#define FRC_TOP__PQL_1__pql_phT_dummy_24_BITSTART 20
#define FRC_TOP__PQL_1__pql_phT_dummy_24_BITEND 31

#define FRC_TOP__PQL_1__pql_fb_ctrl_en_ADDR 0x00004628
#define FRC_TOP__PQL_1__pql_fb_ctrl_en_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_ctrl_en_BITEND 0

#define FRC_TOP__PQL_1__pql_fb_badregion_ctrl_en_ADDR 0x00004628
#define FRC_TOP__PQL_1__pql_fb_badregion_ctrl_en_BITSTART 1
#define FRC_TOP__PQL_1__pql_fb_badregion_ctrl_en_BITEND 1

#define FRC_TOP__PQL_1__pql_fb_gmv_ctrl_en_ADDR 0x00004628
#define FRC_TOP__PQL_1__pql_fb_gmv_ctrl_en_BITSTART 2
#define FRC_TOP__PQL_1__pql_fb_gmv_ctrl_en_BITEND 2

#define FRC_TOP__PQL_1__pql_fb_occl_ctrl_en_ADDR 0x00004628
#define FRC_TOP__PQL_1__pql_fb_occl_ctrl_en_BITSTART 3
#define FRC_TOP__PQL_1__pql_fb_occl_ctrl_en_BITEND 3

#define FRC_TOP__PQL_1__pql_fblvl_map_y2_good_ADDR 0x00004628
#define FRC_TOP__PQL_1__pql_fblvl_map_y2_good_BITSTART 4
#define FRC_TOP__PQL_1__pql_fblvl_map_y2_good_BITEND 11

#define FRC_TOP__PQL_1__pql_fb_good_rgn_num_th1_ADDR 0x00004628
#define FRC_TOP__PQL_1__pql_fb_good_rgn_num_th1_BITSTART 12
#define FRC_TOP__PQL_1__pql_fb_good_rgn_num_th1_BITEND 19

#define FRC_TOP__PQL_1__pql_fb_good_rgn_num_th2_ADDR 0x00004628
#define FRC_TOP__PQL_1__pql_fb_good_rgn_num_th2_BITSTART 20
#define FRC_TOP__PQL_1__pql_fb_good_rgn_num_th2_BITEND 27

#define FRC_TOP__PQL_1__pql_fb_good_scene_hold_cnt_ADDR 0x00004628
#define FRC_TOP__PQL_1__pql_fb_good_scene_hold_cnt_BITSTART 28
#define FRC_TOP__PQL_1__pql_fb_good_scene_hold_cnt_BITEND 31

#define FRC_TOP__PQL_1__pql_fb_tc_th_h_ADDR 0x0000462C
#define FRC_TOP__PQL_1__pql_fb_tc_th_h_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_tc_th_h_BITEND 26

#define FRC_TOP__PQL_1__pql_fb_tc_th_l_ADDR 0x00004630
#define FRC_TOP__PQL_1__pql_fb_tc_th_l_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_tc_th_l_BITEND 26

#define FRC_TOP__PQL_1__pql_fb_tc_iir_up_ADDR 0x00004634
#define FRC_TOP__PQL_1__pql_fb_tc_iir_up_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_tc_iir_up_BITEND 7

#define FRC_TOP__PQL_1__pql_fb_tc_iir_down_ADDR 0x00004634
#define FRC_TOP__PQL_1__pql_fb_tc_iir_down_BITSTART 8
#define FRC_TOP__PQL_1__pql_fb_tc_iir_down_BITEND 15

#define FRC_TOP__PQL_1__pql_fb_tc_limit_gain_ADDR 0x00004634
#define FRC_TOP__PQL_1__pql_fb_tc_limit_gain_BITSTART 16
#define FRC_TOP__PQL_1__pql_fb_tc_limit_gain_BITEND 23

#define FRC_TOP__PQL_1__pql_fb_tc_limit_val_ADDR 0x00004638
#define FRC_TOP__PQL_1__pql_fb_tc_limit_val_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_tc_limit_val_BITEND 31

#define FRC_TOP__PQL_1__pql_fb_lvl_iir_up_ADDR 0x0000463C
#define FRC_TOP__PQL_1__pql_fb_lvl_iir_up_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_lvl_iir_up_BITEND 11

#define FRC_TOP__PQL_1__pql_fb_lvl_iir_down_ADDR 0x0000463C
#define FRC_TOP__PQL_1__pql_fb_lvl_iir_down_BITSTART 12
#define FRC_TOP__PQL_1__pql_fb_lvl_iir_down_BITEND 23

#define FRC_TOP__PQL_1__pql_fb_sc_gain_ADDR 0x0000463C
#define FRC_TOP__PQL_1__pql_fb_sc_gain_BITSTART 24
#define FRC_TOP__PQL_1__pql_fb_sc_gain_BITEND 31

#define FRC_TOP__PQL_1__pql_fb_sc_slope_ADDR 0x00004640
#define FRC_TOP__PQL_1__pql_fb_sc_slope_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_sc_slope_BITEND 7

#define FRC_TOP__PQL_1__pql_fb_sc_hold_cnt_ADDR 0x00004640
#define FRC_TOP__PQL_1__pql_fb_sc_hold_cnt_BITSTART 8
#define FRC_TOP__PQL_1__pql_fb_sc_hold_cnt_BITEND 15

#define FRC_TOP__PQL_1__pql_fb_sc_norm_cnt_ADDR 0x00004640
#define FRC_TOP__PQL_1__pql_fb_sc_norm_cnt_BITSTART 16
#define FRC_TOP__PQL_1__pql_fb_sc_norm_cnt_BITEND 23

#define FRC_TOP__PQL_1__pql_fb_badrgn_sad_iirA_up_ADDR 0x00004640
#define FRC_TOP__PQL_1__pql_fb_badrgn_sad_iirA_up_BITSTART 24
#define FRC_TOP__PQL_1__pql_fb_badrgn_sad_iirA_up_BITEND 31

#define FRC_TOP__PQL_1__pql_fb_badrgn_sad_iirA_down_ADDR 0x00004644
#define FRC_TOP__PQL_1__pql_fb_badrgn_sad_iirA_down_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_badrgn_sad_iirA_down_BITEND 7

#define FRC_TOP__PQL_1__pql_fb_badrgn_center_gain_ADDR 0x00004644
#define FRC_TOP__PQL_1__pql_fb_badrgn_center_gain_BITSTART 8
#define FRC_TOP__PQL_1__pql_fb_badrgn_center_gain_BITEND 15

#define FRC_TOP__PQL_1__pql_fb_badrgn_center_oft_ADDR 0x00004644
#define FRC_TOP__PQL_1__pql_fb_badrgn_center_oft_BITSTART 16
#define FRC_TOP__PQL_1__pql_fb_badrgn_center_oft_BITEND 23

#define FRC_TOP__PQL_1__pql_fb_badrgn_gain_iir_ADDR 0x00004644
#define FRC_TOP__PQL_1__pql_fb_badrgn_gain_iir_BITSTART 24
#define FRC_TOP__PQL_1__pql_fb_badrgn_gain_iir_BITEND 31

#define FRC_TOP__PQL_1__pql_fb_badrgn_sad_th_ADDR 0x00004648
#define FRC_TOP__PQL_1__pql_fb_badrgn_sad_th_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_badrgn_sad_th_BITEND 31

#define FRC_TOP__PQL_1__pql_fb_badrgn_sad_th_m_ADDR 0x0000464C
#define FRC_TOP__PQL_1__pql_fb_badrgn_sad_th_m_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_badrgn_sad_th_m_BITEND 31

#define FRC_TOP__PQL_1__pql_fb_badrgn_sad_th_h_ADDR 0x00004650
#define FRC_TOP__PQL_1__pql_fb_badrgn_sad_th_h_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_badrgn_sad_th_h_BITEND 31

#define FRC_TOP__PQL_1__pql_fb_badregion_gain0_ADDR 0x00004654
#define FRC_TOP__PQL_1__pql_fb_badregion_gain0_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_badregion_gain0_BITEND 4

#define FRC_TOP__PQL_1__pql_fb_badregion_gain1_ADDR 0x00004654
#define FRC_TOP__PQL_1__pql_fb_badregion_gain1_BITSTART 5
#define FRC_TOP__PQL_1__pql_fb_badregion_gain1_BITEND 9

#define FRC_TOP__PQL_1__pql_fb_badregion_gain2_ADDR 0x00004654
#define FRC_TOP__PQL_1__pql_fb_badregion_gain2_BITSTART 10
#define FRC_TOP__PQL_1__pql_fb_badregion_gain2_BITEND 14

#define FRC_TOP__PQL_1__pql_fb_badregion_gain3_ADDR 0x00004654
#define FRC_TOP__PQL_1__pql_fb_badregion_gain3_BITSTART 15
#define FRC_TOP__PQL_1__pql_fb_badregion_gain3_BITEND 19

#define FRC_TOP__PQL_1__pql_fb_badregion_gain4_ADDR 0x00004654
#define FRC_TOP__PQL_1__pql_fb_badregion_gain4_BITSTART 20
#define FRC_TOP__PQL_1__pql_fb_badregion_gain4_BITEND 24

#define FRC_TOP__PQL_1__pql_fb_badregion_gain5_ADDR 0x00004654
#define FRC_TOP__PQL_1__pql_fb_badregion_gain5_BITSTART 25
#define FRC_TOP__PQL_1__pql_fb_badregion_gain5_BITEND 29

#define FRC_TOP__PQL_1__pql_fb_badregion_gain6_ADDR 0x00004658
#define FRC_TOP__PQL_1__pql_fb_badregion_gain6_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_badregion_gain6_BITEND 4

#define FRC_TOP__PQL_1__pql_fb_badregion_gain7_ADDR 0x00004658
#define FRC_TOP__PQL_1__pql_fb_badregion_gain7_BITSTART 5
#define FRC_TOP__PQL_1__pql_fb_badregion_gain7_BITEND 9

#define FRC_TOP__PQL_1__pql_fb_badregion_gain8_ADDR 0x00004658
#define FRC_TOP__PQL_1__pql_fb_badregion_gain8_BITSTART 10
#define FRC_TOP__PQL_1__pql_fb_badregion_gain8_BITEND 14

#define FRC_TOP__PQL_1__pql_fb_badregion_gain9_ADDR 0x00004658
#define FRC_TOP__PQL_1__pql_fb_badregion_gain9_BITSTART 15
#define FRC_TOP__PQL_1__pql_fb_badregion_gain9_BITEND 19

#define FRC_TOP__PQL_1__pql_fb_badregion_gain10_ADDR 0x00004658
#define FRC_TOP__PQL_1__pql_fb_badregion_gain10_BITSTART 20
#define FRC_TOP__PQL_1__pql_fb_badregion_gain10_BITEND 24

#define FRC_TOP__PQL_1__pql_fb_badregion_gain11_ADDR 0x00004658
#define FRC_TOP__PQL_1__pql_fb_badregion_gain11_BITSTART 25
#define FRC_TOP__PQL_1__pql_fb_badregion_gain11_BITEND 29

#define FRC_TOP__PQL_1__pql_fb_badregion_gain12_ADDR 0x0000465C
#define FRC_TOP__PQL_1__pql_fb_badregion_gain12_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_badregion_gain12_BITEND 4

#define FRC_TOP__PQL_1__pql_fb_badregion_gain13_ADDR 0x0000465C
#define FRC_TOP__PQL_1__pql_fb_badregion_gain13_BITSTART 5
#define FRC_TOP__PQL_1__pql_fb_badregion_gain13_BITEND 9

#define FRC_TOP__PQL_1__pql_fb_badregion_gain14_ADDR 0x0000465C
#define FRC_TOP__PQL_1__pql_fb_badregion_gain14_BITSTART 10
#define FRC_TOP__PQL_1__pql_fb_badregion_gain14_BITEND 14

#define FRC_TOP__PQL_1__pql_fb_badregion_gain15_ADDR 0x0000465C
#define FRC_TOP__PQL_1__pql_fb_badregion_gain15_BITSTART 15
#define FRC_TOP__PQL_1__pql_fb_badregion_gain15_BITEND 19

#define FRC_TOP__PQL_1__pql_fb_badregion_gain16_ADDR 0x0000465C
#define FRC_TOP__PQL_1__pql_fb_badregion_gain16_BITSTART 20
#define FRC_TOP__PQL_1__pql_fb_badregion_gain16_BITEND 24

#define FRC_TOP__PQL_1__pql_fb_badregion_gain17_ADDR 0x0000465C
#define FRC_TOP__PQL_1__pql_fb_badregion_gain17_BITSTART 25
#define FRC_TOP__PQL_1__pql_fb_badregion_gain17_BITEND 29

#define FRC_TOP__PQL_1__pql_fb_badregion_gain18_ADDR 0x00004660
#define FRC_TOP__PQL_1__pql_fb_badregion_gain18_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_badregion_gain18_BITEND 4

#define FRC_TOP__PQL_1__pql_fb_badregion_gain19_ADDR 0x00004660
#define FRC_TOP__PQL_1__pql_fb_badregion_gain19_BITSTART 5
#define FRC_TOP__PQL_1__pql_fb_badregion_gain19_BITEND 9

#define FRC_TOP__PQL_1__pql_fb_badregion_gain20_ADDR 0x00004660
#define FRC_TOP__PQL_1__pql_fb_badregion_gain20_BITSTART 10
#define FRC_TOP__PQL_1__pql_fb_badregion_gain20_BITEND 14

#define FRC_TOP__PQL_1__pql_fb_badregion_gain21_ADDR 0x00004660
#define FRC_TOP__PQL_1__pql_fb_badregion_gain21_BITSTART 15
#define FRC_TOP__PQL_1__pql_fb_badregion_gain21_BITEND 19

#define FRC_TOP__PQL_1__pql_fb_badregion_gain22_ADDR 0x00004660
#define FRC_TOP__PQL_1__pql_fb_badregion_gain22_BITSTART 20
#define FRC_TOP__PQL_1__pql_fb_badregion_gain22_BITEND 24

#define FRC_TOP__PQL_1__pql_fb_badregion_gain23_ADDR 0x00004660
#define FRC_TOP__PQL_1__pql_fb_badregion_gain23_BITSTART 25
#define FRC_TOP__PQL_1__pql_fb_badregion_gain23_BITEND 29

#define FRC_TOP__PQL_1__pql_fb_badregion_gain24_ADDR 0x00004664
#define FRC_TOP__PQL_1__pql_fb_badregion_gain24_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_badregion_gain24_BITEND 4

#define FRC_TOP__PQL_1__pql_fb_badregion_gain25_ADDR 0x00004664
#define FRC_TOP__PQL_1__pql_fb_badregion_gain25_BITSTART 5
#define FRC_TOP__PQL_1__pql_fb_badregion_gain25_BITEND 9

#define FRC_TOP__PQL_1__pql_fb_badregion_gain26_ADDR 0x00004664
#define FRC_TOP__PQL_1__pql_fb_badregion_gain26_BITSTART 10
#define FRC_TOP__PQL_1__pql_fb_badregion_gain26_BITEND 14

#define FRC_TOP__PQL_1__pql_fb_badregion_gain27_ADDR 0x00004664
#define FRC_TOP__PQL_1__pql_fb_badregion_gain27_BITSTART 15
#define FRC_TOP__PQL_1__pql_fb_badregion_gain27_BITEND 19

#define FRC_TOP__PQL_1__pql_fb_badregion_gain28_ADDR 0x00004664
#define FRC_TOP__PQL_1__pql_fb_badregion_gain28_BITSTART 20
#define FRC_TOP__PQL_1__pql_fb_badregion_gain28_BITEND 24

#define FRC_TOP__PQL_1__pql_fb_badregion_gain29_ADDR 0x00004664
#define FRC_TOP__PQL_1__pql_fb_badregion_gain29_BITSTART 25
#define FRC_TOP__PQL_1__pql_fb_badregion_gain29_BITEND 29

#define FRC_TOP__PQL_1__pql_fb_badregion_gain30_ADDR 0x00004668
#define FRC_TOP__PQL_1__pql_fb_badregion_gain30_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_badregion_gain30_BITEND 4

#define FRC_TOP__PQL_1__pql_fb_badregion_gain31_ADDR 0x00004668
#define FRC_TOP__PQL_1__pql_fb_badregion_gain31_BITSTART 5
#define FRC_TOP__PQL_1__pql_fb_badregion_gain31_BITEND 9

#define FRC_TOP__PQL_1__pql_fb_gmv_ratio_th_h_ADDR 0x00004668
#define FRC_TOP__PQL_1__pql_fb_gmv_ratio_th_h_BITSTART 10
#define FRC_TOP__PQL_1__pql_fb_gmv_ratio_th_h_BITEND 16

#define FRC_TOP__PQL_1__pql_fb_gmv_ratio_th_l_ADDR 0x00004668
#define FRC_TOP__PQL_1__pql_fb_gmv_ratio_th_l_BITSTART 17
#define FRC_TOP__PQL_1__pql_fb_gmv_ratio_th_l_BITEND 23

#define FRC_TOP__PQL_1__pql_fb_gmv_gain_max_ADDR 0x00004668
#define FRC_TOP__PQL_1__pql_fb_gmv_gain_max_BITSTART 24
#define FRC_TOP__PQL_1__pql_fb_gmv_gain_max_BITEND 29

#define FRC_TOP__PQL_1__pql_fb_gmv_gain_min_ADDR 0x0000466C
#define FRC_TOP__PQL_1__pql_fb_gmv_gain_min_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_gmv_gain_min_BITEND 5

#define FRC_TOP__PQL_1__pql_fb_gmv_similar_cnt_ADDR 0x0000466C
#define FRC_TOP__PQL_1__pql_fb_gmv_similar_cnt_BITSTART 6
#define FRC_TOP__PQL_1__pql_fb_gmv_similar_cnt_BITEND 11

#define FRC_TOP__PQL_1__pql_fb_gmv_gain_iir_ADDR 0x0000466C
#define FRC_TOP__PQL_1__pql_fb_gmv_gain_iir_BITSTART 12
#define FRC_TOP__PQL_1__pql_fb_gmv_gain_iir_BITEND 19

#define FRC_TOP__PQL_1__pql_fb_gmv_rng_cnt_th_ADDR 0x0000466C
#define FRC_TOP__PQL_1__pql_fb_gmv_rng_cnt_th_BITSTART 20
#define FRC_TOP__PQL_1__pql_fb_gmv_rng_cnt_th_BITEND 31

#define FRC_TOP__PQL_1__pql_fb_lvl_map_y1_ADDR 0x00004670
#define FRC_TOP__PQL_1__pql_fb_lvl_map_y1_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_lvl_map_y1_BITEND 7

#define FRC_TOP__PQL_1__pql_fb_lvl_map_y2_ADDR 0x00004670
#define FRC_TOP__PQL_1__pql_fb_lvl_map_y2_BITSTART 8
#define FRC_TOP__PQL_1__pql_fb_lvl_map_y2_BITEND 15

#define FRC_TOP__PQL_1__pql_fb_lvl_map_x1_ADDR 0x00004670
#define FRC_TOP__PQL_1__pql_fb_lvl_map_x1_BITSTART 16
#define FRC_TOP__PQL_1__pql_fb_lvl_map_x1_BITEND 23

#define FRC_TOP__PQL_1__pql_fb_lvl_map_x2_ADDR 0x00004670
#define FRC_TOP__PQL_1__pql_fb_lvl_map_x2_BITSTART 24
#define FRC_TOP__PQL_1__pql_fb_lvl_map_x2_BITEND 31

#define FRC_TOP__PQL_1__pql_fb_lvl_dis_iir_en_ADDR 0x00004674
#define FRC_TOP__PQL_1__pql_fb_lvl_dis_iir_en_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_lvl_dis_iir_en_BITEND 0

#define FRC_TOP__PQL_1__pql_fb_lvl_dis_iir_hold_cnt_ADDR 0x00004674
#define FRC_TOP__PQL_1__pql_fb_lvl_dis_iir_hold_cnt_BITSTART 1
#define FRC_TOP__PQL_1__pql_fb_lvl_dis_iir_hold_cnt_BITEND 8

#define FRC_TOP__PQL_1__pql_fb_scAls_en_ADDR 0x00004674
#define FRC_TOP__PQL_1__pql_fb_scAls_en_BITSTART 9
#define FRC_TOP__PQL_1__pql_fb_scAls_en_BITEND 9

#define FRC_TOP__PQL_1__pql_fb_scAls_frm_cnt_th_ADDR 0x00004674
#define FRC_TOP__PQL_1__pql_fb_scAls_frm_cnt_th_BITSTART 10
#define FRC_TOP__PQL_1__pql_fb_scAls_frm_cnt_th_BITEND 13

#define FRC_TOP__PQL_1__pql_fb_scAls_bad_frm_cnt_th_ADDR 0x00004674
#define FRC_TOP__PQL_1__pql_fb_scAls_bad_frm_cnt_th_BITSTART 14
#define FRC_TOP__PQL_1__pql_fb_scAls_bad_frm_cnt_th_BITEND 17

#define FRC_TOP__PQL_1__pql_fb_scAls_st2mo_stPeriodTh_ADDR 0x00004674
#define FRC_TOP__PQL_1__pql_fb_scAls_st2mo_stPeriodTh_BITSTART 18
#define FRC_TOP__PQL_1__pql_fb_scAls_st2mo_stPeriodTh_BITEND 25

#define FRC_TOP__PQL_1__pql_fb_scAls_sad_all_th0_ADDR 0x00004678
#define FRC_TOP__PQL_1__pql_fb_scAls_sad_all_th0_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_scAls_sad_all_th0_BITEND 27

#define FRC_TOP__PQL_1__pql_fb_scAls_sad_all_th1_ADDR 0x0000467C
#define FRC_TOP__PQL_1__pql_fb_scAls_sad_all_th1_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_scAls_sad_all_th1_BITEND 27

#define FRC_TOP__PQL_1__pql_fb_scAls_tc_th0_ADDR 0x00004680
#define FRC_TOP__PQL_1__pql_fb_scAls_tc_th0_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_scAls_tc_th0_BITEND 27

#define FRC_TOP__PQL_1__pql_fb_scAls_tc_th1_ADDR 0x00004684
#define FRC_TOP__PQL_1__pql_fb_scAls_tc_th1_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_scAls_tc_th1_BITEND 27

#define FRC_TOP__PQL_1__pql_fb_scAls_static_motion_th_ADDR 0x00004688
#define FRC_TOP__PQL_1__pql_fb_scAls_static_motion_th_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_scAls_static_motion_th_BITEND 27

#define FRC_TOP__PQL_1__pql_fb_minusDiff_penalth_ADDR 0x0000468C
#define FRC_TOP__PQL_1__pql_fb_minusDiff_penalth_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_minusDiff_penalth_BITEND 15

#define FRC_TOP__PQL_1__pql_fb_sc_bypass_cnt_ADDR 0x0000468C
#define FRC_TOP__PQL_1__pql_fb_sc_bypass_cnt_BITSTART 16
#define FRC_TOP__PQL_1__pql_fb_sc_bypass_cnt_BITEND 23

#define FRC_TOP__PQL_1__pql_fb_static_cnt_th_ADDR 0x0000468C
#define FRC_TOP__PQL_1__pql_fb_static_cnt_th_BITSTART 24
#define FRC_TOP__PQL_1__pql_fb_static_cnt_th_BITEND 31

#define FRC_TOP__PQL_1__pql_fb_static_mot_th_ADDR 0x00004690
#define FRC_TOP__PQL_1__pql_fb_static_mot_th_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_static_mot_th_BITEND 31

#define FRC_TOP__PQL_1__pql_fb_lvl_dSCclr_en_ADDR 0x00004694
#define FRC_TOP__PQL_1__pql_fb_lvl_dSCclr_en_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_lvl_dSCclr_en_BITEND 0

#define FRC_TOP__PQL_1__pql_fb_lvl_dh_tc_th_map_en_ADDR 0x00004694
#define FRC_TOP__PQL_1__pql_fb_lvl_dh_tc_th_map_en_BITSTART 1
#define FRC_TOP__PQL_1__pql_fb_lvl_dh_tc_th_map_en_BITEND 1

#define FRC_TOP__PQL_1__pql_fb_lvl_blur_ctrl_en_ADDR 0x00004694
#define FRC_TOP__PQL_1__pql_fb_lvl_blur_ctrl_en_BITSTART 2
#define FRC_TOP__PQL_1__pql_fb_lvl_blur_ctrl_en_BITEND 2

#define FRC_TOP__PQL_1__pql_fb_lvl_judder_ctrl_en_ADDR 0x00004694
#define FRC_TOP__PQL_1__pql_fb_lvl_judder_ctrl_en_BITSTART 3
#define FRC_TOP__PQL_1__pql_fb_lvl_judder_ctrl_en_BITEND 3

#define FRC_TOP__PQL_1__pql_fb_lvl_dSCclr_d2en_th_ADDR 0x00004694
#define FRC_TOP__PQL_1__pql_fb_lvl_dSCclr_d2en_th_BITSTART 4
#define FRC_TOP__PQL_1__pql_fb_lvl_dSCclr_d2en_th_BITEND 11

#define FRC_TOP__PQL_1__pql_fb_lvl_dSCclr_en2d_th_ADDR 0x00004694
#define FRC_TOP__PQL_1__pql_fb_lvl_dSCclr_en2d_th_BITSTART 12
#define FRC_TOP__PQL_1__pql_fb_lvl_dSCclr_en2d_th_BITEND 19

#define FRC_TOP__PQL_1__pql_fb_lvl_dSCclr_hold_cnt_ADDR 0x00004694
#define FRC_TOP__PQL_1__pql_fb_lvl_dSCclr_hold_cnt_BITSTART 20
#define FRC_TOP__PQL_1__pql_fb_lvl_dSCclr_hold_cnt_BITEND 27

#define FRC_TOP__PQL_1__pql_fb_lvl_dh_tc_thl_gain_ADDR 0x00004698
#define FRC_TOP__PQL_1__pql_fb_lvl_dh_tc_thl_gain_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_lvl_dh_tc_thl_gain_BITEND 7

#define FRC_TOP__PQL_1__pql_fb_lvl_dh_tc_thh_gain_ADDR 0x00004698
#define FRC_TOP__PQL_1__pql_fb_lvl_dh_tc_thh_gain_BITSTART 8
#define FRC_TOP__PQL_1__pql_fb_lvl_dh_tc_thh_gain_BITEND 15

#define FRC_TOP__PQL_1__pql_fb_lvl_dh_iir_ADDR 0x00004698
#define FRC_TOP__PQL_1__pql_fb_lvl_dh_iir_BITSTART 16
#define FRC_TOP__PQL_1__pql_fb_lvl_dh_iir_BITEND 23

#define FRC_TOP__PQL_1__pql_fb_lvl_blur_tc_thl_gain_ADDR 0x00004698
#define FRC_TOP__PQL_1__pql_fb_lvl_blur_tc_thl_gain_BITSTART 24
#define FRC_TOP__PQL_1__pql_fb_lvl_blur_tc_thl_gain_BITEND 31

#define FRC_TOP__PQL_1__pql_fb_lvl_blur_tc_thh_gain_ADDR 0x0000469C
#define FRC_TOP__PQL_1__pql_fb_lvl_blur_tc_thh_gain_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_lvl_blur_tc_thh_gain_BITEND 7

#define FRC_TOP__PQL_1__pql_fb_lvl_blur_iir_ADDR 0x0000469C
#define FRC_TOP__PQL_1__pql_fb_lvl_blur_iir_BITSTART 8
#define FRC_TOP__PQL_1__pql_fb_lvl_blur_iir_BITEND 15

#define FRC_TOP__PQL_1__pql_fb_lvl_blur_gmvUnconf_th0_ADDR 0x0000469C
#define FRC_TOP__PQL_1__pql_fb_lvl_blur_gmvUnconf_th0_BITSTART 16
#define FRC_TOP__PQL_1__pql_fb_lvl_blur_gmvUnconf_th0_BITEND 27

#define FRC_TOP__PQL_1__pql_fb_lvl_blur_gmvUnconf_th1_ADDR 0x000046A0
#define FRC_TOP__PQL_1__pql_fb_lvl_blur_gmvUnconf_th1_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_lvl_blur_gmvUnconf_th1_BITEND 11

#define FRC_TOP__PQL_1__pql_fb_lvl_blur_badscene_dft_lvl_ADDR 0x000046A0
#define FRC_TOP__PQL_1__pql_fb_lvl_blur_badscene_dft_lvl_BITSTART 12
#define FRC_TOP__PQL_1__pql_fb_lvl_blur_badscene_dft_lvl_BITEND 16

#define FRC_TOP__PQL_1__pql_fb_lvl_judder_tc_thl_gain_ADDR 0x000046A0
#define FRC_TOP__PQL_1__pql_fb_lvl_judder_tc_thl_gain_BITSTART 17
#define FRC_TOP__PQL_1__pql_fb_lvl_judder_tc_thl_gain_BITEND 24

#define FRC_TOP__PQL_1__pql_fb_lvl_judder_tc_thh_gain_ADDR 0x000046A4
#define FRC_TOP__PQL_1__pql_fb_lvl_judder_tc_thh_gain_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_lvl_judder_tc_thh_gain_BITEND 7

#define FRC_TOP__PQL_1__pql_fb_lvl_judder_iir_ADDR 0x000046A4
#define FRC_TOP__PQL_1__pql_fb_lvl_judder_iir_BITSTART 8
#define FRC_TOP__PQL_1__pql_fb_lvl_judder_iir_BITEND 15

#define FRC_TOP__PQL_1__pql_fb_gmv_unconf_cnt_th_ADDR 0x000046A4
#define FRC_TOP__PQL_1__pql_fb_gmv_unconf_cnt_th_BITSTART 16
#define FRC_TOP__PQL_1__pql_fb_gmv_unconf_cnt_th_BITEND 27

#define FRC_TOP__PQL_1__pql_fb_dummy_a4_ADDR 0x000046A4
#define FRC_TOP__PQL_1__pql_fb_dummy_a4_BITSTART 28
#define FRC_TOP__PQL_1__pql_fb_dummy_a4_BITEND 31

#define FRC_TOP__PQL_1__pql_fb_good_rng_sad_th_ADDR 0x000046A8
#define FRC_TOP__PQL_1__pql_fb_good_rng_sad_th_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_good_rng_sad_th_BITEND 19

#define FRC_TOP__PQL_1__pql_fb_good_rng_gmv_unconf_th_ADDR 0x000046A8
#define FRC_TOP__PQL_1__pql_fb_good_rng_gmv_unconf_th_BITSTART 20
#define FRC_TOP__PQL_1__pql_fb_good_rng_gmv_unconf_th_BITEND 31

#define FRC_TOP__PQL_1__pql_fb_dummy_ac_ADDR 0x000046AC
#define FRC_TOP__PQL_1__pql_fb_dummy_ac_BITSTART 0
#define FRC_TOP__PQL_1__pql_fb_dummy_ac_BITEND 31

#define FRC_TOP__PQL_1__pql_rb_tc_mode_ADDR 0x000046B0
#define FRC_TOP__PQL_1__pql_rb_tc_mode_BITSTART 0
#define FRC_TOP__PQL_1__pql_rb_tc_mode_BITEND 1

#define FRC_TOP__PQL_1__pql_rb_tc_coef1_ADDR 0x000046B0
#define FRC_TOP__PQL_1__pql_rb_tc_coef1_BITSTART 2
#define FRC_TOP__PQL_1__pql_rb_tc_coef1_BITEND 5

#define FRC_TOP__PQL_1__pql_rb_tc_coef2_ADDR 0x000046B0
#define FRC_TOP__PQL_1__pql_rb_tc_coef2_BITSTART 6
#define FRC_TOP__PQL_1__pql_rb_tc_coef2_BITEND 9

#define FRC_TOP__PQL_1__pql_rb_tc_coef3_ADDR 0x000046B0
#define FRC_TOP__PQL_1__pql_rb_tc_coef3_BITSTART 10
#define FRC_TOP__PQL_1__pql_rb_tc_coef3_BITEND 13

#define FRC_TOP__PQL_1__pql_rb_ctrl_dummy_b0_ADDR 0x000046B0
#define FRC_TOP__PQL_1__pql_rb_ctrl_dummy_b0_BITSTART 14
#define FRC_TOP__PQL_1__pql_rb_ctrl_dummy_b0_BITEND 31

#define FRC_TOP__PQL_1__pql_rb_ctrl_dummy_b4_ADDR 0x000046B4
#define FRC_TOP__PQL_1__pql_rb_ctrl_dummy_b4_BITSTART 0
#define FRC_TOP__PQL_1__pql_rb_ctrl_dummy_b4_BITEND 31

#define FRC_TOP__PQL_1__pql_wr_mc_lbmc_mode_en_ADDR 0x000046B8
#define FRC_TOP__PQL_1__pql_wr_mc_lbmc_mode_en_BITSTART 0
#define FRC_TOP__PQL_1__pql_wr_mc_lbmc_mode_en_BITEND 0

#define FRC_TOP__PQL_1__pql_wr_7seg_show_en_ADDR 0x000046B8
#define FRC_TOP__PQL_1__pql_wr_7seg_show_en_BITSTART 1
#define FRC_TOP__PQL_1__pql_wr_7seg_show_en_BITEND 1

#define FRC_TOP__PQL_1__pql_wr_fb_lvl_wr_en_ADDR 0x000046B8
#define FRC_TOP__PQL_1__pql_wr_fb_lvl_wr_en_BITSTART 2
#define FRC_TOP__PQL_1__pql_wr_fb_lvl_wr_en_BITEND 2

#define FRC_TOP__PQL_1__pql_wr_rim_ctrl_wrt_en_ADDR 0x000046B8
#define FRC_TOP__PQL_1__pql_wr_rim_ctrl_wrt_en_BITSTART 3
#define FRC_TOP__PQL_1__pql_wr_rim_ctrl_wrt_en_BITEND 3

#define FRC_TOP__PQL_1__pql_wr_dhclose_wrt_en_ADDR 0x000046B8
#define FRC_TOP__PQL_1__pql_wr_dhclose_wrt_en_BITSTART 4
#define FRC_TOP__PQL_1__pql_wr_dhclose_wrt_en_BITEND 4

#define FRC_TOP__PQL_1__pql_wr_lgclr_wrt_en_ADDR 0x000046B8
#define FRC_TOP__PQL_1__pql_wr_lgclr_wrt_en_BITSTART 5
#define FRC_TOP__PQL_1__pql_wr_lgclr_wrt_en_BITEND 5

#define FRC_TOP__PQL_1__pql_wr_lgclr_ctrl_wrt_en_ADDR 0x000046B8
#define FRC_TOP__PQL_1__pql_wr_lgclr_ctrl_wrt_en_BITSTART 6
#define FRC_TOP__PQL_1__pql_wr_lgclr_ctrl_wrt_en_BITEND 6

#define FRC_TOP__PQL_1__pql_wr_dyn_me_acdc_bld_wrt_en_ADDR 0x000046B8
#define FRC_TOP__PQL_1__pql_wr_dyn_me_acdc_bld_wrt_en_BITSTART 7
#define FRC_TOP__PQL_1__pql_wr_dyn_me_acdc_bld_wrt_en_BITEND 7

#define FRC_TOP__PQL_1__pql_wr_bigFBlvl_dis_SCdet_en_ADDR 0x000046B8
#define FRC_TOP__PQL_1__pql_wr_bigFBlvl_dis_SCdet_en_BITSTART 8
#define FRC_TOP__PQL_1__pql_wr_bigFBlvl_dis_SCdet_en_BITEND 8

#define FRC_TOP__PQL_1__pql_wr_dummy_b8_ADDR 0x000046B8
#define FRC_TOP__PQL_1__pql_wr_dummy_b8_BITSTART 9
#define FRC_TOP__PQL_1__pql_wr_dummy_b8_BITEND 31

#define FRC_TOP__PQL_1__pql_logo_pql_en_ADDR 0x000046BC
#define FRC_TOP__PQL_1__pql_logo_pql_en_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_pql_en_BITEND 0

#define FRC_TOP__PQL_1__pql_logo_sw_clr_en_ADDR 0x000046BC
#define FRC_TOP__PQL_1__pql_logo_sw_clr_en_BITSTART 1
#define FRC_TOP__PQL_1__pql_logo_sw_clr_en_BITEND 1

#define FRC_TOP__PQL_1__pql_logo_rg_clr_en_ADDR 0x000046BC
#define FRC_TOP__PQL_1__pql_logo_rg_clr_en_BITSTART 2
#define FRC_TOP__PQL_1__pql_logo_rg_clr_en_BITEND 2

#define FRC_TOP__PQL_1__pql_logo_glb_clr_en_ADDR 0x000046BC
#define FRC_TOP__PQL_1__pql_logo_glb_clr_en_BITSTART 3
#define FRC_TOP__PQL_1__pql_logo_glb_clr_en_BITEND 3

#define FRC_TOP__PQL_1__pql_logo_left_half_clr_en_ADDR 0x000046BC
#define FRC_TOP__PQL_1__pql_logo_left_half_clr_en_BITSTART 4
#define FRC_TOP__PQL_1__pql_logo_left_half_clr_en_BITEND 4

#define FRC_TOP__PQL_1__pql_logo_right_half_clr_en_ADDR 0x000046BC
#define FRC_TOP__PQL_1__pql_logo_right_half_clr_en_BITSTART 5
#define FRC_TOP__PQL_1__pql_logo_right_half_clr_en_BITEND 5

#define FRC_TOP__PQL_1__pql_logo_top_half_clr_en_ADDR 0x000046BC
#define FRC_TOP__PQL_1__pql_logo_top_half_clr_en_BITSTART 6
#define FRC_TOP__PQL_1__pql_logo_top_half_clr_en_BITEND 6

#define FRC_TOP__PQL_1__pql_logo_bot_half_clr_en_ADDR 0x000046BC
#define FRC_TOP__PQL_1__pql_logo_bot_half_clr_en_BITSTART 7
#define FRC_TOP__PQL_1__pql_logo_bot_half_clr_en_BITEND 7

#define FRC_TOP__PQL_1__pql_logo_sc_alpha_ctrl_en_ADDR 0x000046BC
#define FRC_TOP__PQL_1__pql_logo_sc_alpha_ctrl_en_BITSTART 8
#define FRC_TOP__PQL_1__pql_logo_sc_alpha_ctrl_en_BITEND 8

#define FRC_TOP__PQL_1__pql_logo_sc_logo_clr_en_ADDR 0x000046BC
#define FRC_TOP__PQL_1__pql_logo_sc_logo_clr_en_BITSTART 9
#define FRC_TOP__PQL_1__pql_logo_sc_logo_clr_en_BITEND 9

#define FRC_TOP__PQL_1__pql_logo_rgclr_holdtime_ADDR 0x000046BC
#define FRC_TOP__PQL_1__pql_logo_rgclr_holdtime_BITSTART 10
#define FRC_TOP__PQL_1__pql_logo_rgclr_holdtime_BITEND 15

#define FRC_TOP__PQL_1__pql_logo_glbclr_holdtime_ADDR 0x000046BC
#define FRC_TOP__PQL_1__pql_logo_glbclr_holdtime_BITSTART 16
#define FRC_TOP__PQL_1__pql_logo_glbclr_holdtime_BITEND 21

#define FRC_TOP__PQL_1__pql_logo_blk_pix_merge_type_ADDR 0x000046BC
#define FRC_TOP__PQL_1__pql_logo_blk_pix_merge_type_BITSTART 22
#define FRC_TOP__PQL_1__pql_logo_blk_pix_merge_type_BITEND 25

#define FRC_TOP__PQL_1__pql_logo_iir_alpha_ADDR 0x000046BC
#define FRC_TOP__PQL_1__pql_logo_iir_alpha_BITSTART 26
#define FRC_TOP__PQL_1__pql_logo_iir_alpha_BITEND 30

#define FRC_TOP__PQL_1__pql_logo_clr_rg_thr_ADDR 0x000046C0
#define FRC_TOP__PQL_1__pql_logo_clr_rg_thr_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_clr_rg_thr_BITEND 7

#define FRC_TOP__PQL_1__pql_logo_clr_glb_thr_ADDR 0x000046C0
#define FRC_TOP__PQL_1__pql_logo_clr_glb_thr_BITSTART 8
#define FRC_TOP__PQL_1__pql_logo_clr_glb_thr_BITEND 15

#define FRC_TOP__PQL_1__pql_logo_clr_half_thr_ADDR 0x000046C0
#define FRC_TOP__PQL_1__pql_logo_clr_half_thr_BITSTART 16
#define FRC_TOP__PQL_1__pql_logo_clr_half_thr_BITEND 23

#define FRC_TOP__PQL_1__pql_logo_dummy_c0_ADDR 0x000046C0
#define FRC_TOP__PQL_1__pql_logo_dummy_c0_BITSTART 24
#define FRC_TOP__PQL_1__pql_logo_dummy_c0_BITEND 31

#define FRC_TOP__PQL_1__pql_logo_dummy_c4_ADDR 0x000046C4
#define FRC_TOP__PQL_1__pql_logo_dummy_c4_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_dummy_c4_BITEND 31

#define FRC_TOP__PQL_1__pql_logo_dummy_c8_ADDR 0x000046C8
#define FRC_TOP__PQL_1__pql_logo_dummy_c8_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_dummy_c8_BITEND 31

#define FRC_TOP__PQL_1__pql_logo_dummy_cc_ADDR 0x000046CC
#define FRC_TOP__PQL_1__pql_logo_dummy_cc_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_dummy_cc_BITEND 31

#define FRC_TOP__PQL_1__pql_logo_dummy_d0_ADDR 0x000046D0
#define FRC_TOP__PQL_1__pql_logo_dummy_d0_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_dummy_d0_BITEND 31

#define FRC_TOP__PQL_1__pql_logo_dummy_d4_ADDR 0x000046D4
#define FRC_TOP__PQL_1__pql_logo_dummy_d4_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_dummy_d4_BITEND 31

#define FRC_TOP__PQL_1__pql_logo_dummy_d8_ADDR 0x000046D8
#define FRC_TOP__PQL_1__pql_logo_dummy_d8_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_dummy_d8_BITEND 31

#define FRC_TOP__PQL_1__pql_logo_dummy_dc_ADDR 0x000046DC
#define FRC_TOP__PQL_1__pql_logo_dummy_dc_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_dummy_dc_BITEND 31

#define FRC_TOP__PQL_1__pql_logo_dummy_e0_ADDR 0x000046E0
#define FRC_TOP__PQL_1__pql_logo_dummy_e0_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_dummy_e0_BITEND 31

#define FRC_TOP__PQL_1__pql_logo_dummy_e4_ADDR 0x000046E4
#define FRC_TOP__PQL_1__pql_logo_dummy_e4_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_dummy_e4_BITEND 31

#define FRC_TOP__PQL_1__pql_logo_dummy_e8_ADDR 0x000046E8
#define FRC_TOP__PQL_1__pql_logo_dummy_e8_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_dummy_e8_BITEND 31

#define FRC_TOP__PQL_1__pql_logo_dummy_ec_ADDR 0x000046EC
#define FRC_TOP__PQL_1__pql_logo_dummy_ec_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_dummy_ec_BITEND 31

#define FRC_TOP__PQL_1__pql_logo_dummy_f0_ADDR 0x000046F0
#define FRC_TOP__PQL_1__pql_logo_dummy_f0_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_dummy_f0_BITEND 31

#define FRC_TOP__PQL_1__pql_logo_dummy_f4_ADDR 0x000046F4
#define FRC_TOP__PQL_1__pql_logo_dummy_f4_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_dummy_f4_BITEND 31

#define FRC_TOP__PQL_1__pql_logo_dummy_f8_ADDR 0x000046F8
#define FRC_TOP__PQL_1__pql_logo_dummy_f8_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_dummy_f8_BITEND 31

#define FRC_TOP__PQL_1__pql_logo_dummy_fc_ADDR 0x000046FC
#define FRC_TOP__PQL_1__pql_logo_dummy_fc_BITSTART 0
#define FRC_TOP__PQL_1__pql_logo_dummy_fc_BITEND 31

#define FRC_TOP__TOP_A__reg_sh13_htotal_ADDR 0x00008000
#define FRC_TOP__TOP_A__reg_sh13_htotal_BITSTART 0
#define FRC_TOP__TOP_A__reg_sh13_htotal_BITEND 11

#define FRC_TOP__TOP_A__reg_sh13_vtotal_ADDR 0x00008000
#define FRC_TOP__TOP_A__reg_sh13_vtotal_BITSTART 12
#define FRC_TOP__TOP_A__reg_sh13_vtotal_BITEND 23

#define FRC_TOP__TOP_A__reg_sh13_hs_bporch_ADDR 0x00008000
#define FRC_TOP__TOP_A__reg_sh13_hs_bporch_BITSTART 24
#define FRC_TOP__TOP_A__reg_sh13_hs_bporch_BITEND 31

#define FRC_TOP__TOP_A__reg_sh13_hact_ADDR 0x00008004
#define FRC_TOP__TOP_A__reg_sh13_hact_BITSTART 0
#define FRC_TOP__TOP_A__reg_sh13_hact_BITEND 11

#define FRC_TOP__TOP_A__reg_sh13_vact_ADDR 0x00008004
#define FRC_TOP__TOP_A__reg_sh13_vact_BITSTART 12
#define FRC_TOP__TOP_A__reg_sh13_vact_BITEND 23

#define FRC_TOP__TOP_A__reg_sh13_vs_bporch_ADDR 0x00008004
#define FRC_TOP__TOP_A__reg_sh13_vs_bporch_BITSTART 24
#define FRC_TOP__TOP_A__reg_sh13_vs_bporch_BITEND 31

#define FRC_TOP__TOP_A__reg_sh13_hs_width_ADDR 0x00008008
#define FRC_TOP__TOP_A__reg_sh13_hs_width_BITSTART 0
#define FRC_TOP__TOP_A__reg_sh13_hs_width_BITEND 7

#define FRC_TOP__TOP_A__reg_sh13_vs_width_ADDR 0x00008008
#define FRC_TOP__TOP_A__reg_sh13_vs_width_BITSTART 8
#define FRC_TOP__TOP_A__reg_sh13_vs_width_BITEND 15

#define FRC_TOP__TOP_A__reg_sh13_2port_enable_ADDR 0x00008008
#define FRC_TOP__TOP_A__reg_sh13_2port_enable_BITSTART 16
#define FRC_TOP__TOP_A__reg_sh13_2port_enable_BITEND 16

#define FRC_TOP__TOP_A__reg_sh13_rch_sel_ADDR 0x00008008
#define FRC_TOP__TOP_A__reg_sh13_rch_sel_BITSTART 17
#define FRC_TOP__TOP_A__reg_sh13_rch_sel_BITEND 18

#define FRC_TOP__TOP_A__reg_sh13_gch_sel_ADDR 0x00008008
#define FRC_TOP__TOP_A__reg_sh13_gch_sel_BITSTART 19
#define FRC_TOP__TOP_A__reg_sh13_gch_sel_BITEND 20

#define FRC_TOP__TOP_A__reg_sh13_bch_sel_ADDR 0x00008008
#define FRC_TOP__TOP_A__reg_sh13_bch_sel_BITSTART 21
#define FRC_TOP__TOP_A__reg_sh13_bch_sel_BITEND 22

#define FRC_TOP__TOP_A__reg_sh13_out_ramp_en_ADDR 0x00008008
#define FRC_TOP__TOP_A__reg_sh13_out_ramp_en_BITSTART 23
#define FRC_TOP__TOP_A__reg_sh13_out_ramp_en_BITEND 23

#define FRC_TOP__TOP_A__reg_sh13_out_r_ramp_ADDR 0x00008008
#define FRC_TOP__TOP_A__reg_sh13_out_r_ramp_BITSTART 24
#define FRC_TOP__TOP_A__reg_sh13_out_r_ramp_BITEND 24

#define FRC_TOP__TOP_A__reg_sh13_out_g_ramp_ADDR 0x00008008
#define FRC_TOP__TOP_A__reg_sh13_out_g_ramp_BITSTART 25
#define FRC_TOP__TOP_A__reg_sh13_out_g_ramp_BITEND 25

#define FRC_TOP__TOP_A__reg_sh13_out_b_ramp_ADDR 0x00008008
#define FRC_TOP__TOP_A__reg_sh13_out_b_ramp_BITSTART 26
#define FRC_TOP__TOP_A__reg_sh13_out_b_ramp_BITEND 26

#define FRC_TOP__TOP_A__reg_sh13_out_hcursor_en_ADDR 0x00008008
#define FRC_TOP__TOP_A__reg_sh13_out_hcursor_en_BITSTART 27
#define FRC_TOP__TOP_A__reg_sh13_out_hcursor_en_BITEND 27

#define FRC_TOP__TOP_A__reg_sh13_in_select_ADDR 0x00008008
#define FRC_TOP__TOP_A__reg_sh13_in_select_BITSTART 28
#define FRC_TOP__TOP_A__reg_sh13_in_select_BITEND 28

#define FRC_TOP__TOP_A__reg_sh13_lbme_port_sel_ADDR 0x00008008
#define FRC_TOP__TOP_A__reg_sh13_lbme_port_sel_BITSTART 29
#define FRC_TOP__TOP_A__reg_sh13_lbme_port_sel_BITEND 31

#define FRC_TOP__TOP_A__reg_sh13_out_r_ADDR 0x0000800C
#define FRC_TOP__TOP_A__reg_sh13_out_r_BITSTART 0
#define FRC_TOP__TOP_A__reg_sh13_out_r_BITEND 9

#define FRC_TOP__TOP_A__reg_sh13_out_b_ADDR 0x0000800C
#define FRC_TOP__TOP_A__reg_sh13_out_b_BITSTART 10
#define FRC_TOP__TOP_A__reg_sh13_out_b_BITEND 19

#define FRC_TOP__TOP_A__reg_sh13_out_g_ADDR 0x0000800C
#define FRC_TOP__TOP_A__reg_sh13_out_g_BITSTART 20
#define FRC_TOP__TOP_A__reg_sh13_out_g_BITEND 29

#define FRC_TOP__TOP_A__reg_sh13_out_patt_en_ADDR 0x0000800C
#define FRC_TOP__TOP_A__reg_sh13_out_patt_en_BITSTART 30
#define FRC_TOP__TOP_A__reg_sh13_out_patt_en_BITEND 30

#define FRC_TOP__TOP_A__reg_sh13_out_patt_slf_tg_ADDR 0x0000800C
#define FRC_TOP__TOP_A__reg_sh13_out_patt_slf_tg_BITSTART 31
#define FRC_TOP__TOP_A__reg_sh13_out_patt_slf_tg_BITEND 31

#define FRC_TOP__TOP_A__reg_sh7_pre_patt_x0_ADDR 0x00008010
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_x0_BITSTART 0
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_x0_BITEND 11

#define FRC_TOP__TOP_A__reg_sh7_pre_patt_y0_ADDR 0x00008010
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_y0_BITSTART 12
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_y0_BITEND 23

#define FRC_TOP__TOP_A__reg_sh7_de_out_dly_ADDR 0x00008010
#define FRC_TOP__TOP_A__reg_sh7_de_out_dly_BITSTART 24
#define FRC_TOP__TOP_A__reg_sh7_de_out_dly_BITEND 31

#define FRC_TOP__TOP_A__reg_sh7_pre_patt_x1_ADDR 0x00008014
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_x1_BITSTART 0
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_x1_BITEND 11

#define FRC_TOP__TOP_A__reg_sh7_pre_patt_y1_ADDR 0x00008014
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_y1_BITSTART 12
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_y1_BITEND 23

#define FRC_TOP__TOP_A__reg_sh7_pre_patt_r_ADDR 0x00008018
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_r_BITSTART 0
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_r_BITEND 9

#define FRC_TOP__TOP_A__reg_sh7_pre_patt_g_ADDR 0x00008018
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_g_BITSTART 10
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_g_BITEND 19

#define FRC_TOP__TOP_A__reg_sh7_pre_patt_b_ADDR 0x00008018
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_b_BITSTART 20
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_b_BITEND 29

#define FRC_TOP__TOP_A__reg_sh7_pre_patt_mode_ADDR 0x00008018
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_mode_BITSTART 30
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_mode_BITEND 30

#define FRC_TOP__TOP_A__reg_sh7_pre_patt_en_ADDR 0x00008018
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_en_BITSTART 31
#define FRC_TOP__TOP_A__reg_sh7_pre_patt_en_BITEND 31

#define FRC_TOP__TOP_A__reg_sh7_post_patt_x0_ADDR 0x0000801C
#define FRC_TOP__TOP_A__reg_sh7_post_patt_x0_BITSTART 0
#define FRC_TOP__TOP_A__reg_sh7_post_patt_x0_BITEND 11

#define FRC_TOP__TOP_A__reg_sh7_post_patt_y0_ADDR 0x0000801C
#define FRC_TOP__TOP_A__reg_sh7_post_patt_y0_BITSTART 12
#define FRC_TOP__TOP_A__reg_sh7_post_patt_y0_BITEND 23

#define FRC_TOP__TOP_A__reg_sh7_post_patt_x1_ADDR 0x00008020
#define FRC_TOP__TOP_A__reg_sh7_post_patt_x1_BITSTART 0
#define FRC_TOP__TOP_A__reg_sh7_post_patt_x1_BITEND 11

#define FRC_TOP__TOP_A__reg_sh7_post_patt_y1_ADDR 0x00008020
#define FRC_TOP__TOP_A__reg_sh7_post_patt_y1_BITSTART 12
#define FRC_TOP__TOP_A__reg_sh7_post_patt_y1_BITEND 23

#define FRC_TOP__TOP_A__reg_sh7_post_patt_r_ADDR 0x00008024
#define FRC_TOP__TOP_A__reg_sh7_post_patt_r_BITSTART 0
#define FRC_TOP__TOP_A__reg_sh7_post_patt_r_BITEND 9

#define FRC_TOP__TOP_A__reg_sh7_post_patt_g_ADDR 0x00008024
#define FRC_TOP__TOP_A__reg_sh7_post_patt_g_BITSTART 10
#define FRC_TOP__TOP_A__reg_sh7_post_patt_g_BITEND 19

#define FRC_TOP__TOP_A__reg_sh7_post_patt_b_ADDR 0x00008024
#define FRC_TOP__TOP_A__reg_sh7_post_patt_b_BITSTART 20
#define FRC_TOP__TOP_A__reg_sh7_post_patt_b_BITEND 29

#define FRC_TOP__TOP_A__reg_sh7_post_patt_mode_ADDR 0x00008024
#define FRC_TOP__TOP_A__reg_sh7_post_patt_mode_BITSTART 30
#define FRC_TOP__TOP_A__reg_sh7_post_patt_mode_BITEND 30

#define FRC_TOP__TOP_A__reg_sh7_post_patt_en_ADDR 0x00008024
#define FRC_TOP__TOP_A__reg_sh7_post_patt_en_BITSTART 31
#define FRC_TOP__TOP_A__reg_sh7_post_patt_en_BITEND 31

#define FRC_TOP__TOP_A__reg_sh7_ipme_hact_ADDR 0x00008028
#define FRC_TOP__TOP_A__reg_sh7_ipme_hact_BITSTART 0
#define FRC_TOP__TOP_A__reg_sh7_ipme_hact_BITEND 11

#define FRC_TOP__TOP_A__reg_sh7_ipme_vact_ADDR 0x00008028
#define FRC_TOP__TOP_A__reg_sh7_ipme_vact_BITSTART 12
#define FRC_TOP__TOP_A__reg_sh7_ipme_vact_BITEND 23

#define FRC_TOP__TOP_A__reg_sh7_ipme_vbporch_ADDR 0x00008028
#define FRC_TOP__TOP_A__reg_sh7_ipme_vbporch_BITSTART 24
#define FRC_TOP__TOP_A__reg_sh7_ipme_vbporch_BITEND 31

#define FRC_TOP__TOP_A__reg_sh7_ipme_htotal_ADDR 0x0000802C
#define FRC_TOP__TOP_A__reg_sh7_ipme_htotal_BITSTART 0
#define FRC_TOP__TOP_A__reg_sh7_ipme_htotal_BITEND 11

#define FRC_TOP__TOP_A__reg_sh7_ipme_vtotal_ADDR 0x0000802C
#define FRC_TOP__TOP_A__reg_sh7_ipme_vtotal_BITSTART 12
#define FRC_TOP__TOP_A__reg_sh7_ipme_vtotal_BITEND 23

#define FRC_TOP__TOP_A__reg_sh7_ipme_hbporch_ADDR 0x0000802C
#define FRC_TOP__TOP_A__reg_sh7_ipme_hbporch_BITSTART 24
#define FRC_TOP__TOP_A__reg_sh7_ipme_hbporch_BITEND 31

#define FRC_TOP__TOP_A__reg_sh7_ipme_hwidth_ADDR 0x00008030
#define FRC_TOP__TOP_A__reg_sh7_ipme_hwidth_BITSTART 0
#define FRC_TOP__TOP_A__reg_sh7_ipme_hwidth_BITEND 3

#define FRC_TOP__TOP_A__reg_sh7_ipme_vwidth_ADDR 0x00008030
#define FRC_TOP__TOP_A__reg_sh7_ipme_vwidth_BITSTART 4
#define FRC_TOP__TOP_A__reg_sh7_ipme_vwidth_BITEND 7

#define FRC_TOP__TOP_A__reg_sh7_ipme_out_dly_ADDR 0x00008030
#define FRC_TOP__TOP_A__reg_sh7_ipme_out_dly_BITSTART 8
#define FRC_TOP__TOP_A__reg_sh7_ipme_out_dly_BITEND 14

#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_slf_gen_ADDR 0x00008030
#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_slf_gen_BITSTART 15
#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_slf_gen_BITEND 15

#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_en_ADDR 0x00008030
#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_en_BITSTART 16
#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_en_BITEND 17

#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_mode_ADDR 0x00008030
#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_mode_BITSTART 18
#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_mode_BITEND 20

#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_value_ADDR 0x00008030
#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_value_BITSTART 21
#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_value_BITEND 28

#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_x0_ADDR 0x00008034
#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_x0_BITSTART 0
#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_x0_BITEND 7

#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_y0_ADDR 0x00008034
#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_y0_BITSTART 8
#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_y0_BITEND 15

#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_x1_ADDR 0x00008034
#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_x1_BITSTART 16
#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_x1_BITEND 23

#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_y1_ADDR 0x00008034
#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_y1_BITSTART 24
#define FRC_TOP__TOP_A__reg_sh7_ipme_patt_y1_BITEND 31

#define FRC_TOP__TOP_A__reg_sh2_cmd_fifo_full_th_ADDR 0x00008038
#define FRC_TOP__TOP_A__reg_sh2_cmd_fifo_full_th_BITSTART 0
#define FRC_TOP__TOP_A__reg_sh2_cmd_fifo_full_th_BITEND 3

#define FRC_TOP__TOP_A__reg_sh2_id_fifo_depth_th_ADDR 0x00008038
#define FRC_TOP__TOP_A__reg_sh2_id_fifo_depth_th_BITSTART 4
#define FRC_TOP__TOP_A__reg_sh2_id_fifo_depth_th_BITEND 7

#define FRC_TOP__TOP_A__reg_sh2_throughput_th_ADDR 0x00008038
#define FRC_TOP__TOP_A__reg_sh2_throughput_th_BITSTART 8
#define FRC_TOP__TOP_A__reg_sh2_throughput_th_BITEND 13

#define FRC_TOP__TOP_A__reg_sh13_osd_display_en_ADDR 0x0000803C
#define FRC_TOP__TOP_A__reg_sh13_osd_display_en_BITSTART 0
#define FRC_TOP__TOP_A__reg_sh13_osd_display_en_BITEND 0

#define FRC_TOP__SH21_TOP__reg_abl_enable_ADDR 0x00008100
#define FRC_TOP__SH21_TOP__reg_abl_enable_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_abl_enable_BITEND 1

#define FRC_TOP__SH21_TOP__reg_abl_cell_length_ADDR 0x00008100
#define FRC_TOP__SH21_TOP__reg_abl_cell_length_BITSTART 2
#define FRC_TOP__SH21_TOP__reg_abl_cell_length_BITEND 8

#define FRC_TOP__SH21_TOP__reg_abl_cell_width_ADDR 0x00008100
#define FRC_TOP__SH21_TOP__reg_abl_cell_width_BITSTART 9
#define FRC_TOP__SH21_TOP__reg_abl_cell_width_BITEND 15

#define FRC_TOP__SH21_TOP__reg_abl_mutpl_ADDR 0x00008100
#define FRC_TOP__SH21_TOP__reg_abl_mutpl_BITSTART 16
#define FRC_TOP__SH21_TOP__reg_abl_mutpl_BITEND 31

#define FRC_TOP__SH21_TOP__reg_abl_shift_ADDR 0x00008104
#define FRC_TOP__SH21_TOP__reg_abl_shift_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_abl_shift_BITEND 4

#define FRC_TOP__SH21_TOP__reg_abl_clm_start_ADDR 0x00008104
#define FRC_TOP__SH21_TOP__reg_abl_clm_start_BITSTART 5
#define FRC_TOP__SH21_TOP__reg_abl_clm_start_BITEND 16

#define FRC_TOP__SH21_TOP__reg_abl_row_start_ADDR 0x00008104
#define FRC_TOP__SH21_TOP__reg_abl_row_start_BITSTART 17
#define FRC_TOP__SH21_TOP__reg_abl_row_start_BITEND 28

#define FRC_TOP__SH21_TOP__reg_abl_length_ADDR 0x00008108
#define FRC_TOP__SH21_TOP__reg_abl_length_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_abl_length_BITEND 11

#define FRC_TOP__SH21_TOP__reg_abl_width_ADDR 0x00008108
#define FRC_TOP__SH21_TOP__reg_abl_width_BITSTART 12
#define FRC_TOP__SH21_TOP__reg_abl_width_BITEND 23

#define FRC_TOP__SH21_TOP__reg_abl_out_mode_ADDR 0x00008108
#define FRC_TOP__SH21_TOP__reg_abl_out_mode_BITSTART 24
#define FRC_TOP__SH21_TOP__reg_abl_out_mode_BITEND 24

#define FRC_TOP__SH21_TOP__reg_abl_frq_ADDR 0x00008108
#define FRC_TOP__SH21_TOP__reg_abl_frq_BITSTART 25
#define FRC_TOP__SH21_TOP__reg_abl_frq_BITEND 28

#define FRC_TOP__SH21_TOP__reg_omet_enable_ADDR 0x0000810C
#define FRC_TOP__SH21_TOP__reg_omet_enable_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_omet_enable_BITEND 1

#define FRC_TOP__SH21_TOP__reg_omet_out_pedestal_ADDR 0x0000810C
#define FRC_TOP__SH21_TOP__reg_omet_out_pedestal_BITSTART 2
#define FRC_TOP__SH21_TOP__reg_omet_out_pedestal_BITEND 8

#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_0_ADDR 0x00008110
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_0_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_0_BITEND 9

#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_1_ADDR 0x00008110
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_1_BITSTART 10
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_1_BITEND 19

#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_2_ADDR 0x00008110
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_2_BITSTART 20
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_2_BITEND 29

#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_3_ADDR 0x00008114
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_3_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_3_BITEND 9

#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_4_ADDR 0x00008114
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_4_BITSTART 10
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_4_BITEND 19

#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_5_ADDR 0x00008114
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_5_BITSTART 20
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_5_BITEND 29

#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_6_ADDR 0x00008118
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_6_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_6_BITEND 9

#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_7_ADDR 0x00008118
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_7_BITSTART 10
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_7_BITEND 19

#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_8_ADDR 0x00008118
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_8_BITSTART 20
#define FRC_TOP__SH21_TOP__reg_omet_gamma_base_lut_8_BITEND 29

#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_0_ADDR 0x0000811C
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_0_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_0_BITEND 9

#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_1_ADDR 0x0000811C
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_1_BITSTART 10
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_1_BITEND 19

#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_2_ADDR 0x0000811C
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_2_BITSTART 20
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_2_BITEND 29

#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_3_ADDR 0x00008120
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_3_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_3_BITEND 9

#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_4_ADDR 0x00008120
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_4_BITSTART 10
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_4_BITEND 19

#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_5_ADDR 0x00008120
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_5_BITSTART 20
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_5_BITEND 29

#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_6_ADDR 0x00008124
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_6_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_6_BITEND 9

#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_7_ADDR 0x00008124
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_7_BITSTART 10
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_7_BITEND 19

#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_8_ADDR 0x00008124
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_8_BITSTART 20
#define FRC_TOP__SH21_TOP__reg_omet_gamma_slope_lut_8_BITEND 29

#define FRC_TOP__SH21_TOP__reg_omet_first_gain_ADDR 0x00008128
#define FRC_TOP__SH21_TOP__reg_omet_first_gain_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_omet_first_gain_BITEND 0

#define FRC_TOP__SH21_TOP__reg_omet_second_gain_ADDR 0x00008128
#define FRC_TOP__SH21_TOP__reg_omet_second_gain_BITSTART 1
#define FRC_TOP__SH21_TOP__reg_omet_second_gain_BITEND 1

#define FRC_TOP__SH21_TOP__reg_omet_dfilt1_ADDR 0x00008128
#define FRC_TOP__SH21_TOP__reg_omet_dfilt1_BITSTART 2
#define FRC_TOP__SH21_TOP__reg_omet_dfilt1_BITEND 11

#define FRC_TOP__SH21_TOP__reg_omet_dfilt2_ADDR 0x00008128
#define FRC_TOP__SH21_TOP__reg_omet_dfilt2_BITSTART 12
#define FRC_TOP__SH21_TOP__reg_omet_dfilt2_BITEND 21

#define FRC_TOP__SH21_TOP__reg_omet_thr0_ADDR 0x0000812C
#define FRC_TOP__SH21_TOP__reg_omet_thr0_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_omet_thr0_BITEND 7

#define FRC_TOP__SH21_TOP__reg_omet_thr1_ADDR 0x0000812C
#define FRC_TOP__SH21_TOP__reg_omet_thr1_BITSTART 8
#define FRC_TOP__SH21_TOP__reg_omet_thr1_BITEND 15

#define FRC_TOP__SH21_TOP__reg_omet_thr2_ADDR 0x0000812C
#define FRC_TOP__SH21_TOP__reg_omet_thr2_BITSTART 16
#define FRC_TOP__SH21_TOP__reg_omet_thr2_BITEND 23

#define FRC_TOP__SH21_TOP__reg_omet_thr3_ADDR 0x0000812C
#define FRC_TOP__SH21_TOP__reg_omet_thr3_BITSTART 24
#define FRC_TOP__SH21_TOP__reg_omet_thr3_BITEND 31

#define FRC_TOP__SH21_TOP__reg_omet_v_start1_ADDR 0x00008130
#define FRC_TOP__SH21_TOP__reg_omet_v_start1_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_omet_v_start1_BITEND 11

#define FRC_TOP__SH21_TOP__reg_omet_v_end1_ADDR 0x00008130
#define FRC_TOP__SH21_TOP__reg_omet_v_end1_BITSTART 12
#define FRC_TOP__SH21_TOP__reg_omet_v_end1_BITEND 23

#define FRC_TOP__SH21_TOP__reg_omet_h_start1_ADDR 0x00008134
#define FRC_TOP__SH21_TOP__reg_omet_h_start1_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_omet_h_start1_BITEND 11

#define FRC_TOP__SH21_TOP__reg_omet_h_end1_ADDR 0x00008134
#define FRC_TOP__SH21_TOP__reg_omet_h_end1_BITSTART 12
#define FRC_TOP__SH21_TOP__reg_omet_h_end1_BITEND 23

#define FRC_TOP__SH21_TOP__reg_omet_v_start2_ADDR 0x00008138
#define FRC_TOP__SH21_TOP__reg_omet_v_start2_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_omet_v_start2_BITEND 11

#define FRC_TOP__SH21_TOP__reg_omet_v_end2_ADDR 0x00008138
#define FRC_TOP__SH21_TOP__reg_omet_v_end2_BITSTART 12
#define FRC_TOP__SH21_TOP__reg_omet_v_end2_BITEND 23

#define FRC_TOP__SH21_TOP__reg_omet_h_start2_ADDR 0x0000813C
#define FRC_TOP__SH21_TOP__reg_omet_h_start2_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_omet_h_start2_BITEND 11

#define FRC_TOP__SH21_TOP__reg_omet_h_end2_ADDR 0x0000813C
#define FRC_TOP__SH21_TOP__reg_omet_h_end2_BITSTART 12
#define FRC_TOP__SH21_TOP__reg_omet_h_end2_BITEND 23

#define FRC_TOP__SH21_TOP__reg_rgbmax_dfilt_ADDR 0x00008140
#define FRC_TOP__SH21_TOP__reg_rgbmax_dfilt_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_rgbmax_dfilt_BITEND 9

#define FRC_TOP__SH21_TOP__reg_rgbmax_start_x_ADDR 0x00008140
#define FRC_TOP__SH21_TOP__reg_rgbmax_start_x_BITSTART 10
#define FRC_TOP__SH21_TOP__reg_rgbmax_start_x_BITEND 21

#define FRC_TOP__SH21_TOP__reg_rgbmax_start_y_ADDR 0x00008144
#define FRC_TOP__SH21_TOP__reg_rgbmax_start_y_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_rgbmax_start_y_BITEND 11

#define FRC_TOP__SH21_TOP__reg_rgbmax_end_x_ADDR 0x00008144
#define FRC_TOP__SH21_TOP__reg_rgbmax_end_x_BITSTART 12
#define FRC_TOP__SH21_TOP__reg_rgbmax_end_x_BITEND 23

#define FRC_TOP__SH21_TOP__reg_rgbmax_end_y_ADDR 0x00008148
#define FRC_TOP__SH21_TOP__reg_rgbmax_end_y_BITSTART 0
#define FRC_TOP__SH21_TOP__reg_rgbmax_end_y_BITEND 11

#define FRC_TOP__SH21_TOP__reg_rgbmax_omet_gain_ADDR 0x00008148
#define FRC_TOP__SH21_TOP__reg_rgbmax_omet_gain_BITSTART 12
#define FRC_TOP__SH21_TOP__reg_rgbmax_omet_gain_BITEND 23

#define FRC_TOP__SH21_TOP__reg_rgbmax_omet_gain_bypass_ADDR 0x00008148
#define FRC_TOP__SH21_TOP__reg_rgbmax_omet_gain_bypass_BITSTART 24
#define FRC_TOP__SH21_TOP__reg_rgbmax_omet_gain_bypass_BITEND 24

#define FRC_TOP__SH21_TOP__regr_omet_red_power_ADDR 0x000081E0
#define FRC_TOP__SH21_TOP__regr_omet_red_power_BITSTART 0
#define FRC_TOP__SH21_TOP__regr_omet_red_power_BITEND 15

#define FRC_TOP__SH21_TOP__regr_omet_green_power_ADDR 0x000081E0
#define FRC_TOP__SH21_TOP__regr_omet_green_power_BITSTART 16
#define FRC_TOP__SH21_TOP__regr_omet_green_power_BITEND 31

#define FRC_TOP__SH21_TOP__regr_omet_blue_power_ADDR 0x000081E4
#define FRC_TOP__SH21_TOP__regr_omet_blue_power_BITSTART 0
#define FRC_TOP__SH21_TOP__regr_omet_blue_power_BITEND 15

#define FRC_TOP__SH21_TOP__regr_omet_pixel_cnt_0_ADDR 0x000081E4
#define FRC_TOP__SH21_TOP__regr_omet_pixel_cnt_0_BITSTART 16
#define FRC_TOP__SH21_TOP__regr_omet_pixel_cnt_0_BITEND 31

#define FRC_TOP__SH21_TOP__regr_omet_pixel_cnt_1_ADDR 0x000081E8
#define FRC_TOP__SH21_TOP__regr_omet_pixel_cnt_1_BITSTART 0
#define FRC_TOP__SH21_TOP__regr_omet_pixel_cnt_1_BITEND 15

#define FRC_TOP__SH21_TOP__regr_omet_pixel_cnt_2_ADDR 0x000081E8
#define FRC_TOP__SH21_TOP__regr_omet_pixel_cnt_2_BITSTART 16
#define FRC_TOP__SH21_TOP__regr_omet_pixel_cnt_2_BITEND 31

#define FRC_TOP__SH21_TOP__regr_omet_pixel_cnt_3_ADDR 0x000081EC
#define FRC_TOP__SH21_TOP__regr_omet_pixel_cnt_3_BITSTART 0
#define FRC_TOP__SH21_TOP__regr_omet_pixel_cnt_3_BITEND 15

#define FRC_TOP__SH21_TOP__regr_abl_now_clm_cnt_ADDR 0x000081F0
#define FRC_TOP__SH21_TOP__regr_abl_now_clm_cnt_BITSTART 0
#define FRC_TOP__SH21_TOP__regr_abl_now_clm_cnt_BITEND 11

#define FRC_TOP__SH21_TOP__regr_abl_latch_length_ADDR 0x000081F0
#define FRC_TOP__SH21_TOP__regr_abl_latch_length_BITSTART 12
#define FRC_TOP__SH21_TOP__regr_abl_latch_length_BITEND 18

#define FRC_TOP__SH21_TOP__regr_abl_debug_cen_cnt_ADDR 0x000081F4
#define FRC_TOP__SH21_TOP__regr_abl_debug_cen_cnt_BITSTART 0
#define FRC_TOP__SH21_TOP__regr_abl_debug_cen_cnt_BITEND 15

#define FRC_TOP__SH21_TOP__regr_abl_debug_wen_cnt_ADDR 0x000081F4
#define FRC_TOP__SH21_TOP__regr_abl_debug_wen_cnt_BITSTART 16
#define FRC_TOP__SH21_TOP__regr_abl_debug_wen_cnt_BITEND 23

#define FRC_TOP__SH21_TOP__regr_abl_debug_syn_sram_cen_cnt_ADDR 0x000081F4
#define FRC_TOP__SH21_TOP__regr_abl_debug_syn_sram_cen_cnt_BITSTART 24
#define FRC_TOP__SH21_TOP__regr_abl_debug_syn_sram_cen_cnt_BITEND 31

#define FRC_TOP__SH21_TOP__regr_abl_lut_rdata_ADDR 0x000081F8
#define FRC_TOP__SH21_TOP__regr_abl_lut_rdata_BITSTART 0
#define FRC_TOP__SH21_TOP__regr_abl_lut_rdata_BITEND 23

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_00_ADDR 0x00008200
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_00_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_00_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_01_ADDR 0x00008204
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_01_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_01_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_02_ADDR 0x00008208
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_02_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_02_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_03_ADDR 0x0000820C
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_03_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_03_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_04_ADDR 0x00008210
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_04_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_04_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_05_ADDR 0x00008214
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_05_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_05_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_06_ADDR 0x00008218
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_06_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_06_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_07_ADDR 0x0000821C
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_07_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_07_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_08_ADDR 0x00008220
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_08_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_08_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_09_ADDR 0x00008224
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_09_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_09_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_10_ADDR 0x00008228
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_10_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_10_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_11_ADDR 0x0000822C
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_11_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_11_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_12_ADDR 0x00008230
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_12_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_12_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_13_ADDR 0x00008234
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_13_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_13_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_14_ADDR 0x00008238
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_14_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_14_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_15_ADDR 0x0000823C
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_15_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_15_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_16_ADDR 0x00008240
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_16_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_16_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_17_ADDR 0x00008244
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_17_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_17_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_18_ADDR 0x00008248
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_18_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_18_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_19_ADDR 0x0000824C
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_19_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_19_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_20_ADDR 0x00008250
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_20_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_20_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_21_ADDR 0x00008254
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_21_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_21_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_22_ADDR 0x00008258
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_22_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_22_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_23_ADDR 0x0000825C
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_23_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_23_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_24_ADDR 0x00008260
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_24_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_24_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_25_ADDR 0x00008264
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_25_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_25_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_26_ADDR 0x00008268
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_26_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_26_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_27_ADDR 0x0000826C
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_27_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_27_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_28_ADDR 0x00008270
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_28_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_28_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_29_ADDR 0x00008274
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_29_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_29_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_30_ADDR 0x00008278
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_30_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_30_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_31_ADDR 0x0000827C
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_31_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_31_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_32_ADDR 0x00008280
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_32_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_32_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_33_ADDR 0x00008284
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_33_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_33_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_34_ADDR 0x00008288
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_34_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_34_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_35_ADDR 0x0000828C
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_35_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_35_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_36_ADDR 0x00008290
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_36_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_36_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_37_ADDR 0x00008294
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_37_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_37_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_38_ADDR 0x00008298
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_38_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_38_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_39_ADDR 0x0000829C
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_39_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_39_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_40_ADDR 0x000082A0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_40_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_40_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_41_ADDR 0x000082A4
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_41_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_41_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_42_ADDR 0x000082A8
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_42_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_42_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_43_ADDR 0x000082AC
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_43_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_43_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_44_ADDR 0x000082B0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_44_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_44_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_45_ADDR 0x000082B4
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_45_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_45_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_46_ADDR 0x000082B8
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_46_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_46_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_47_ADDR 0x000082BC
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_47_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_47_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_48_ADDR 0x000082C0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_48_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_48_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_49_ADDR 0x000082C4
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_49_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_49_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_50_ADDR 0x000082C8
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_50_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_50_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_51_ADDR 0x000082CC
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_51_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_51_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_52_ADDR 0x000082D0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_52_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_52_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_53_ADDR 0x000082D4
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_53_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_53_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_54_ADDR 0x000082D8
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_54_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_54_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_55_ADDR 0x000082DC
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_55_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_55_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_56_ADDR 0x000082E0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_56_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_56_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_57_ADDR 0x000082E4
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_57_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_57_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_58_ADDR 0x000082E8
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_58_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_58_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_59_ADDR 0x000082EC
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_59_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_59_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_60_ADDR 0x000082F0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_60_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_60_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_61_ADDR 0x000082F4
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_61_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_61_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_62_ADDR 0x000082F8
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_62_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_62_BITEND 22

#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_63_ADDR 0x000082FC
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_63_BITSTART 0
#define FRC_TOP__SH21_TOP1__regr_rgbmax_histogram_63_BITEND 22

#define FRC_TOP__TOP_B__reg_mute_htotal_ADDR 0x00009000
#define FRC_TOP__TOP_B__reg_mute_htotal_BITSTART 0
#define FRC_TOP__TOP_B__reg_mute_htotal_BITEND 11

#define FRC_TOP__TOP_B__reg_mute_vtotal_ADDR 0x00009000
#define FRC_TOP__TOP_B__reg_mute_vtotal_BITSTART 12
#define FRC_TOP__TOP_B__reg_mute_vtotal_BITEND 23

#define FRC_TOP__TOP_B__reg_mute_hs_bporch_ADDR 0x00009000
#define FRC_TOP__TOP_B__reg_mute_hs_bporch_BITSTART 24
#define FRC_TOP__TOP_B__reg_mute_hs_bporch_BITEND 31

#define FRC_TOP__TOP_B__reg_mute_hact_ADDR 0x00009004
#define FRC_TOP__TOP_B__reg_mute_hact_BITSTART 0
#define FRC_TOP__TOP_B__reg_mute_hact_BITEND 11

#define FRC_TOP__TOP_B__reg_mute_vact_ADDR 0x00009004
#define FRC_TOP__TOP_B__reg_mute_vact_BITSTART 12
#define FRC_TOP__TOP_B__reg_mute_vact_BITEND 23

#define FRC_TOP__TOP_B__reg_mute_vs_bporch_ADDR 0x00009004
#define FRC_TOP__TOP_B__reg_mute_vs_bporch_BITSTART 24
#define FRC_TOP__TOP_B__reg_mute_vs_bporch_BITEND 31

#define FRC_TOP__TOP_B__reg_mute_hs_width_ADDR 0x00009008
#define FRC_TOP__TOP_B__reg_mute_hs_width_BITSTART 0
#define FRC_TOP__TOP_B__reg_mute_hs_width_BITEND 3

#define FRC_TOP__TOP_B__reg_mute_vs_width_ADDR 0x00009008
#define FRC_TOP__TOP_B__reg_mute_vs_width_BITSTART 4
#define FRC_TOP__TOP_B__reg_mute_vs_width_BITEND 7

#define FRC_TOP__TOP_B__reg_mute_hact_min_ADDR 0x00009008
#define FRC_TOP__TOP_B__reg_mute_hact_min_BITSTART 8
#define FRC_TOP__TOP_B__reg_mute_hact_min_BITEND 19

#define FRC_TOP__TOP_B__reg_mute_hact_max_ADDR 0x00009008
#define FRC_TOP__TOP_B__reg_mute_hact_max_BITSTART 20
#define FRC_TOP__TOP_B__reg_mute_hact_max_BITEND 31

#define FRC_TOP__TOP_B__reg_mute_vact_min_ADDR 0x0000900C
#define FRC_TOP__TOP_B__reg_mute_vact_min_BITSTART 0
#define FRC_TOP__TOP_B__reg_mute_vact_min_BITEND 11

#define FRC_TOP__TOP_B__reg_mute_vact_max_ADDR 0x0000900C
#define FRC_TOP__TOP_B__reg_mute_vact_max_BITSTART 12
#define FRC_TOP__TOP_B__reg_mute_vact_max_BITEND 23

#define FRC_TOP__TOP_B__reg_mute_vblank_max_ADDR 0x0000900C
#define FRC_TOP__TOP_B__reg_mute_vblank_max_BITSTART 24
#define FRC_TOP__TOP_B__reg_mute_vblank_max_BITEND 31

#define FRC_TOP__TOP_B__reg_mute_frm_trig_pos_ADDR 0x00009010
#define FRC_TOP__TOP_B__reg_mute_frm_trig_pos_BITSTART 0
#define FRC_TOP__TOP_B__reg_mute_frm_trig_pos_BITEND 11

#define FRC_TOP__TOP_B__reg_mute_hs_pos_ADDR 0x00009010
#define FRC_TOP__TOP_B__reg_mute_hs_pos_BITSTART 12
#define FRC_TOP__TOP_B__reg_mute_hs_pos_BITEND 19

#define FRC_TOP__TOP_B__reg_mute_vs_pos_ADDR 0x00009010
#define FRC_TOP__TOP_B__reg_mute_vs_pos_BITSTART 20
#define FRC_TOP__TOP_B__reg_mute_vs_pos_BITEND 26

#define FRC_TOP__TOP_B__reg_mute_dummy_de_enable_ADDR 0x00009010
#define FRC_TOP__TOP_B__reg_mute_dummy_de_enable_BITSTART 27
#define FRC_TOP__TOP_B__reg_mute_dummy_de_enable_BITEND 27

#define FRC_TOP__TOP_B__reg_mute_dummy_de_num_ADDR 0x00009010
#define FRC_TOP__TOP_B__reg_mute_dummy_de_num_BITSTART 28
#define FRC_TOP__TOP_B__reg_mute_dummy_de_num_BITEND 30

#define FRC_TOP__TOP_B__reg_mute_lr_slf_gen_ADDR 0x00009010
#define FRC_TOP__TOP_B__reg_mute_lr_slf_gen_BITSTART 31
#define FRC_TOP__TOP_B__reg_mute_lr_slf_gen_BITEND 31

#define FRC_TOP__TOP_B__reg_mute_det_enable_ADDR 0x00009014
#define FRC_TOP__TOP_B__reg_mute_det_enable_BITSTART 0
#define FRC_TOP__TOP_B__reg_mute_det_enable_BITEND 0

#define FRC_TOP__TOP_B__reg_mute_hmin_det_enable_ADDR 0x00009014
#define FRC_TOP__TOP_B__reg_mute_hmin_det_enable_BITSTART 1
#define FRC_TOP__TOP_B__reg_mute_hmin_det_enable_BITEND 1

#define FRC_TOP__TOP_B__reg_mute_hmax_det_enable_ADDR 0x00009014
#define FRC_TOP__TOP_B__reg_mute_hmax_det_enable_BITSTART 2
#define FRC_TOP__TOP_B__reg_mute_hmax_det_enable_BITEND 2

#define FRC_TOP__TOP_B__reg_mute_vmin_det_enable_ADDR 0x00009014
#define FRC_TOP__TOP_B__reg_mute_vmin_det_enable_BITSTART 3
#define FRC_TOP__TOP_B__reg_mute_vmin_det_enable_BITEND 3

#define FRC_TOP__TOP_B__reg_mute_vmax_det_enable_ADDR 0x00009014
#define FRC_TOP__TOP_B__reg_mute_vmax_det_enable_BITSTART 4
#define FRC_TOP__TOP_B__reg_mute_vmax_det_enable_BITEND 4

#define FRC_TOP__TOP_B__reg_mute_httl_det_enable_ADDR 0x00009014
#define FRC_TOP__TOP_B__reg_mute_httl_det_enable_BITSTART 5
#define FRC_TOP__TOP_B__reg_mute_httl_det_enable_BITEND 5

#define FRC_TOP__TOP_B__reg_mute_vblk_det_enable_ADDR 0x00009014
#define FRC_TOP__TOP_B__reg_mute_vblk_det_enable_BITSTART 6
#define FRC_TOP__TOP_B__reg_mute_vblk_det_enable_BITEND 6

#define FRC_TOP__TOP_B__reg_mute_force_freerun_ADDR 0x00009014
#define FRC_TOP__TOP_B__reg_mute_force_freerun_BITSTART 7
#define FRC_TOP__TOP_B__reg_mute_force_freerun_BITEND 7

#define FRC_TOP__TOP_B__reg_mute_state_mode_ADDR 0x00009014
#define FRC_TOP__TOP_B__reg_mute_state_mode_BITSTART 8
#define FRC_TOP__TOP_B__reg_mute_state_mode_BITEND 8

#define FRC_TOP__TOP_B__reg_mute_port_sel_ADDR 0x00009014
#define FRC_TOP__TOP_B__reg_mute_port_sel_BITSTART 9
#define FRC_TOP__TOP_B__reg_mute_port_sel_BITEND 9

#define FRC_TOP__TOP_B__reg_mute_norm_delay_ADDR 0x00009014
#define FRC_TOP__TOP_B__reg_mute_norm_delay_BITSTART 10
#define FRC_TOP__TOP_B__reg_mute_norm_delay_BITEND 15

#define FRC_TOP__TOP_B__reg_mute_noclk2freerun_threshold_ADDR 0x00009014
#define FRC_TOP__TOP_B__reg_mute_noclk2freerun_threshold_BITSTART 16
#define FRC_TOP__TOP_B__reg_mute_noclk2freerun_threshold_BITEND 19

#define FRC_TOP__TOP_B__reg_mute_clk_det_enable_ADDR 0x00009014
#define FRC_TOP__TOP_B__reg_mute_clk_det_enable_BITSTART 20
#define FRC_TOP__TOP_B__reg_mute_clk_det_enable_BITEND 20

#define FRC_TOP__TOP_B__reg_sh19_nr_alpha_ADDR 0x00009014
#define FRC_TOP__TOP_B__reg_sh19_nr_alpha_BITSTART 21
#define FRC_TOP__TOP_B__reg_sh19_nr_alpha_BITEND 27

#define FRC_TOP__TOP_B__reg_inclk_freq_low_th_ADDR 0x00009018
#define FRC_TOP__TOP_B__reg_inclk_freq_low_th_BITSTART 0
#define FRC_TOP__TOP_B__reg_inclk_freq_low_th_BITEND 7

#define FRC_TOP__TOP_B__reg_inclk_freq_high_th_ADDR 0x00009018
#define FRC_TOP__TOP_B__reg_inclk_freq_high_th_BITSTART 8
#define FRC_TOP__TOP_B__reg_inclk_freq_high_th_BITEND 15

#define FRC_TOP__TOP_B__reg_inclk_sel_ADDR 0x00009018
#define FRC_TOP__TOP_B__reg_inclk_sel_BITSTART 16
#define FRC_TOP__TOP_B__reg_inclk_sel_BITEND 16

#define FRC_TOP__TOP_B__reg_inproc_mc_de_hact_ADDR 0x00009018
#define FRC_TOP__TOP_B__reg_inproc_mc_de_hact_BITSTART 17
#define FRC_TOP__TOP_B__reg_inproc_mc_de_hact_BITEND 28

#define FRC_TOP__TOP_B__reg_inproc_mc_de_restruct_en_ADDR 0x00009018
#define FRC_TOP__TOP_B__reg_inproc_mc_de_restruct_en_BITSTART 29
#define FRC_TOP__TOP_B__reg_inproc_mc_de_restruct_en_BITEND 29

#define FRC_TOP__TOP_B__reg_indata_mapping_en_ADDR 0x00009018
#define FRC_TOP__TOP_B__reg_indata_mapping_en_BITSTART 30
#define FRC_TOP__TOP_B__reg_indata_mapping_en_BITEND 30

#define FRC_TOP__TOP_B__reg_sh1_cmd_fifo_full_th_ADDR 0x0000901C
#define FRC_TOP__TOP_B__reg_sh1_cmd_fifo_full_th_BITSTART 0
#define FRC_TOP__TOP_B__reg_sh1_cmd_fifo_full_th_BITEND 3

#define FRC_TOP__TOP_B__reg_sh1_id_fifo_depth_th_ADDR 0x0000901C
#define FRC_TOP__TOP_B__reg_sh1_id_fifo_depth_th_BITSTART 4
#define FRC_TOP__TOP_B__reg_sh1_id_fifo_depth_th_BITEND 7

#define FRC_TOP__TOP_B__reg_sh1_throughput_th_ADDR 0x0000901C
#define FRC_TOP__TOP_B__reg_sh1_throughput_th_BITSTART 8
#define FRC_TOP__TOP_B__reg_sh1_throughput_th_BITEND 13

#define FRC_TOP__TOP_B__reg_sh19_vdn_enable_ADDR 0x0000901C
#define FRC_TOP__TOP_B__reg_sh19_vdn_enable_BITSTART 14
#define FRC_TOP__TOP_B__reg_sh19_vdn_enable_BITEND 14

#define FRC_TOP__TOP_B__reg_sh19_hdn_enable_ADDR 0x0000901C
#define FRC_TOP__TOP_B__reg_sh19_hdn_enable_BITSTART 15
#define FRC_TOP__TOP_B__reg_sh19_hdn_enable_BITEND 15

#define FRC_TOP__TOP_B__reg_sh19_nr_hact_ADDR 0x0000901C
#define FRC_TOP__TOP_B__reg_sh19_nr_hact_BITSTART 16
#define FRC_TOP__TOP_B__reg_sh19_nr_hact_BITEND 27

#define FRC_TOP__TOP_B__reg_sh19_nr_mode_ADDR 0x0000901C
#define FRC_TOP__TOP_B__reg_sh19_nr_mode_BITSTART 28
#define FRC_TOP__TOP_B__reg_sh19_nr_mode_BITEND 29

#define FRC_TOP__TOP_B__regr_mute_htotal_ADDR 0x000090F0
#define FRC_TOP__TOP_B__regr_mute_htotal_BITSTART 0
#define FRC_TOP__TOP_B__regr_mute_htotal_BITEND 11

#define FRC_TOP__TOP_B__regr_mute_hact_ADDR 0x000090F0
#define FRC_TOP__TOP_B__regr_mute_hact_BITSTART 12
#define FRC_TOP__TOP_B__regr_mute_hact_BITEND 23

#define FRC_TOP__TOP_B__regr_mute_state_ADDR 0x000090F0
#define FRC_TOP__TOP_B__regr_mute_state_BITSTART 24
#define FRC_TOP__TOP_B__regr_mute_state_BITEND 31

#define FRC_TOP__TOP_B__regr_mute_vact_ADDR 0x000090F4
#define FRC_TOP__TOP_B__regr_mute_vact_BITSTART 0
#define FRC_TOP__TOP_B__regr_mute_vact_BITEND 11

#define FRC_TOP__TOP_B__regr_mute_result_ADDR 0x000090F4
#define FRC_TOP__TOP_B__regr_mute_result_BITSTART 12
#define FRC_TOP__TOP_B__regr_mute_result_BITEND 19

#define FRC_TOP__TOP_B__regr_inclk_status_ADDR 0x000090F4
#define FRC_TOP__TOP_B__regr_inclk_status_BITSTART 20
#define FRC_TOP__TOP_B__regr_inclk_status_BITEND 27



#endif

