{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 30 19:12:15 2016 " "Info: Processing started: Wed Mar 30 19:12:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MatrixDisp -c MatrixDisp --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MatrixDisp -c MatrixDisp --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "data\[12\] " "Info: Detected ripple clock \"data\[12\]\" as buffer" {  } { { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 77 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "data\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "registr\[15\] " "Info: Detected ripple clock \"registr\[15\]\" as buffer" {  } { { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 63 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "registr\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register data\[1\] register registr\[14\] 242.9 MHz 4.117 ns Internal " "Info: Clock \"clk\" has Internal fmax of 242.9 MHz between source register \"data\[1\]\" and destination register \"registr\[14\]\" (period= 4.117 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.845 ns + Longest register register " "Info: + Longest register to register delay is 3.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data\[1\] 1 REG LCFF_X8_Y8_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y8_N1; Fanout = 3; REG Node = 'data\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.596 ns) 2.095 ns registr\[12\]~5 2 COMB LCCOMB_X7_Y6_N0 1 " "Info: 2: + IC(1.499 ns) + CELL(0.596 ns) = 2.095 ns; Loc. = LCCOMB_X7_Y6_N0; Fanout = 1; COMB Node = 'registr\[12\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.095 ns" { data[1] registr[12]~5 } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.181 ns registr\[12\]~7 3 COMB LCCOMB_X7_Y6_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.181 ns; Loc. = LCCOMB_X7_Y6_N2; Fanout = 1; COMB Node = 'registr\[12\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[12]~5 registr[12]~7 } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.267 ns registr\[12\]~9 4 COMB LCCOMB_X7_Y6_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.267 ns; Loc. = LCCOMB_X7_Y6_N4; Fanout = 1; COMB Node = 'registr\[12\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[12]~7 registr[12]~9 } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.353 ns registr\[12\]~11 5 COMB LCCOMB_X7_Y6_N6 1 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.353 ns; Loc. = LCCOMB_X7_Y6_N6; Fanout = 1; COMB Node = 'registr\[12\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[12]~9 registr[12]~11 } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.439 ns registr\[12\]~13 6 COMB LCCOMB_X7_Y6_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.439 ns; Loc. = LCCOMB_X7_Y6_N8; Fanout = 1; COMB Node = 'registr\[12\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[12]~11 registr[12]~13 } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.525 ns registr\[12\]~15 7 COMB LCCOMB_X7_Y6_N10 1 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.525 ns; Loc. = LCCOMB_X7_Y6_N10; Fanout = 1; COMB Node = 'registr\[12\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[12]~13 registr[12]~15 } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.611 ns registr\[12\]~17 8 COMB LCCOMB_X7_Y6_N12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.611 ns; Loc. = LCCOMB_X7_Y6_N12; Fanout = 1; COMB Node = 'registr\[12\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[12]~15 registr[12]~17 } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.801 ns registr\[12\]~19 9 COMB LCCOMB_X7_Y6_N14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 2.801 ns; Loc. = LCCOMB_X7_Y6_N14; Fanout = 1; COMB Node = 'registr\[12\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { registr[12]~17 registr[12]~19 } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.887 ns registr\[12\]~21 10 COMB LCCOMB_X7_Y6_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.887 ns; Loc. = LCCOMB_X7_Y6_N16; Fanout = 1; COMB Node = 'registr\[12\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[12]~19 registr[12]~21 } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.973 ns registr\[12\]~23 11 COMB LCCOMB_X7_Y6_N18 1 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.973 ns; Loc. = LCCOMB_X7_Y6_N18; Fanout = 1; COMB Node = 'registr\[12\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[12]~21 registr[12]~23 } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.059 ns registr\[12\]~25 12 COMB LCCOMB_X7_Y6_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 3.059 ns; Loc. = LCCOMB_X7_Y6_N20; Fanout = 2; COMB Node = 'registr\[12\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[12]~23 registr[12]~25 } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.145 ns registr\[12\]~27 13 COMB LCCOMB_X7_Y6_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 3.145 ns; Loc. = LCCOMB_X7_Y6_N22; Fanout = 2; COMB Node = 'registr\[12\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[12]~25 registr[12]~27 } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.231 ns registr\[13\]~29 14 COMB LCCOMB_X7_Y6_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 3.231 ns; Loc. = LCCOMB_X7_Y6_N24; Fanout = 2; COMB Node = 'registr\[13\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { registr[12]~27 registr[13]~29 } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.737 ns registr\[14\]~30 15 COMB LCCOMB_X7_Y6_N26 1 " "Info: 15: + IC(0.000 ns) + CELL(0.506 ns) = 3.737 ns; Loc. = LCCOMB_X7_Y6_N26; Fanout = 1; COMB Node = 'registr\[14\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { registr[13]~29 registr[14]~30 } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.845 ns registr\[14\] 16 REG LCFF_X7_Y6_N27 2 " "Info: 16: + IC(0.000 ns) + CELL(0.108 ns) = 3.845 ns; Loc. = LCFF_X7_Y6_N27; Fanout = 2; REG Node = 'registr\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { registr[14]~30 registr[14] } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.346 ns ( 61.01 % ) " "Info: Total cell delay = 2.346 ns ( 61.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.499 ns ( 38.99 % ) " "Info: Total interconnect delay = 1.499 ns ( 38.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.845 ns" { data[1] registr[12]~5 registr[12]~7 registr[12]~9 registr[12]~11 registr[12]~13 registr[12]~15 registr[12]~17 registr[12]~19 registr[12]~21 registr[12]~23 registr[12]~25 registr[12]~27 registr[13]~29 registr[14]~30 registr[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.845 ns" { data[1] {} registr[12]~5 {} registr[12]~7 {} registr[12]~9 {} registr[12]~11 {} registr[12]~13 {} registr[12]~15 {} registr[12]~17 {} registr[12]~19 {} registr[12]~21 {} registr[12]~23 {} registr[12]~25 {} registr[12]~27 {} registr[13]~29 {} registr[14]~30 {} registr[14] {} } { 0.000ns 1.499ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.008 ns - Smallest " "Info: - Smallest clock skew is -0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.724 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.724 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 15 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.666 ns) 2.724 ns registr\[14\] 3 REG LCFF_X7_Y6_N27 2 " "Info: 3: + IC(0.815 ns) + CELL(0.666 ns) = 2.724 ns; Loc. = LCFF_X7_Y6_N27; Fanout = 2; REG Node = 'registr\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { clk~clkctrl registr[14] } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.83 % ) " "Info: Total cell delay = 1.766 ns ( 64.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.958 ns ( 35.17 % ) " "Info: Total interconnect delay = 0.958 ns ( 35.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.724 ns" { clk clk~clkctrl registr[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.724 ns" { clk {} clk~combout {} clk~clkctrl {} registr[14] {} } { 0.000ns 0.000ns 0.143ns 0.815ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.732 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 15 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.666 ns) 2.732 ns data\[1\] 3 REG LCFF_X8_Y8_N1 3 " "Info: 3: + IC(0.823 ns) + CELL(0.666 ns) = 2.732 ns; Loc. = LCFF_X8_Y8_N1; Fanout = 3; REG Node = 'data\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { clk~clkctrl data[1] } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.64 % ) " "Info: Total cell delay = 1.766 ns ( 64.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.966 ns ( 35.36 % ) " "Info: Total interconnect delay = 0.966 ns ( 35.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { clk clk~clkctrl data[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { clk {} clk~combout {} clk~clkctrl {} data[1] {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.724 ns" { clk clk~clkctrl registr[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.724 ns" { clk {} clk~combout {} clk~clkctrl {} registr[14] {} } { 0.000ns 0.000ns 0.143ns 0.815ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { clk clk~clkctrl data[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { clk {} clk~combout {} clk~clkctrl {} data[1] {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 77 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.845 ns" { data[1] registr[12]~5 registr[12]~7 registr[12]~9 registr[12]~11 registr[12]~13 registr[12]~15 registr[12]~17 registr[12]~19 registr[12]~21 registr[12]~23 registr[12]~25 registr[12]~27 registr[13]~29 registr[14]~30 registr[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.845 ns" { data[1] {} registr[12]~5 {} registr[12]~7 {} registr[12]~9 {} registr[12]~11 {} registr[12]~13 {} registr[12]~15 {} registr[12]~17 {} registr[12]~19 {} registr[12]~21 {} registr[12]~23 {} registr[12]~25 {} registr[12]~27 {} registr[13]~29 {} registr[14]~30 {} registr[14] {} } { 0.000ns 1.499ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.724 ns" { clk clk~clkctrl registr[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.724 ns" { clk {} clk~combout {} clk~clkctrl {} registr[14] {} } { 0.000ns 0.000ns 0.143ns 0.815ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { clk clk~clkctrl data[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { clk {} clk~combout {} clk~clkctrl {} data[1] {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "rndreg\[3\] tlac clk 3.501 ns register " "Info: tsu for register \"rndreg\[3\]\" (data pin = \"tlac\", clock pin = \"clk\") is 3.501 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.971 ns + Longest pin register " "Info: + Longest pin to register delay is 9.971 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns tlac 1 PIN PIN_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_3; Fanout = 1; PIN Node = 'tlac'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tlac } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.274 ns) + CELL(0.544 ns) 7.783 ns process_0~0 2 COMB LCCOMB_X19_Y12_N6 6 " "Info: 2: + IC(6.274 ns) + CELL(0.544 ns) = 7.783 ns; Loc. = LCCOMB_X19_Y12_N6; Fanout = 6; COMB Node = 'process_0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.818 ns" { tlac process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.333 ns) + CELL(0.855 ns) 9.971 ns rndreg\[3\] 3 REG LCFF_X17_Y13_N15 6 " "Info: 3: + IC(1.333 ns) + CELL(0.855 ns) = 9.971 ns; Loc. = LCFF_X17_Y13_N15; Fanout = 6; REG Node = 'rndreg\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { process_0~0 rndreg[3] } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.364 ns ( 23.71 % ) " "Info: Total cell delay = 2.364 ns ( 23.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.607 ns ( 76.29 % ) " "Info: Total interconnect delay = 7.607 ns ( 76.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.971 ns" { tlac process_0~0 rndreg[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.971 ns" { tlac {} tlac~combout {} process_0~0 {} rndreg[3] {} } { 0.000ns 0.000ns 6.274ns 1.333ns } { 0.000ns 0.965ns 0.544ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.430 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.970 ns) 3.415 ns registr\[15\] 2 REG LCFF_X7_Y6_N29 2 " "Info: 2: + IC(1.345 ns) + CELL(0.970 ns) = 3.415 ns; Loc. = LCFF_X7_Y6_N29; Fanout = 2; REG Node = 'registr\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { clk registr[15] } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 4.913 ns registr\[15\]~clkctrl 3 COMB CLKCTRL_G3 30 " "Info: 3: + IC(1.498 ns) + CELL(0.000 ns) = 4.913 ns; Loc. = CLKCTRL_G3; Fanout = 30; COMB Node = 'registr\[15\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { registr[15] registr[15]~clkctrl } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.666 ns) 6.430 ns rndreg\[3\] 4 REG LCFF_X17_Y13_N15 6 " "Info: 4: + IC(0.851 ns) + CELL(0.666 ns) = 6.430 ns; Loc. = LCFF_X17_Y13_N15; Fanout = 6; REG Node = 'rndreg\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { registr[15]~clkctrl rndreg[3] } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 42.55 % ) " "Info: Total cell delay = 2.736 ns ( 42.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.694 ns ( 57.45 % ) " "Info: Total interconnect delay = 3.694 ns ( 57.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.430 ns" { clk registr[15] registr[15]~clkctrl rndreg[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.430 ns" { clk {} clk~combout {} registr[15] {} registr[15]~clkctrl {} rndreg[3] {} } { 0.000ns 0.000ns 1.345ns 1.498ns 0.851ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.971 ns" { tlac process_0~0 rndreg[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.971 ns" { tlac {} tlac~combout {} process_0~0 {} rndreg[3] {} } { 0.000ns 0.000ns 6.274ns 1.333ns } { 0.000ns 0.965ns 0.544ns 0.855ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.430 ns" { clk registr[15] registr[15]~clkctrl rndreg[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.430 ns" { clk {} clk~combout {} registr[15] {} registr[15]~clkctrl {} rndreg[3] {} } { 0.000ns 0.000ns 1.345ns 1.498ns 0.851ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk radky\[2\] regs\[0\] 24.842 ns register " "Info: tco from clock \"clk\" to destination pin \"radky\[2\]\" through register \"regs\[0\]\" is 24.842 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.437 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.970 ns) 3.415 ns registr\[15\] 2 REG LCFF_X7_Y6_N29 2 " "Info: 2: + IC(1.345 ns) + CELL(0.970 ns) = 3.415 ns; Loc. = LCFF_X7_Y6_N29; Fanout = 2; REG Node = 'registr\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { clk registr[15] } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 4.913 ns registr\[15\]~clkctrl 3 COMB CLKCTRL_G3 30 " "Info: 3: + IC(1.498 ns) + CELL(0.000 ns) = 4.913 ns; Loc. = CLKCTRL_G3; Fanout = 30; COMB Node = 'registr\[15\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { registr[15] registr[15]~clkctrl } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.666 ns) 6.437 ns regs\[0\] 4 REG LCFF_X21_Y13_N1 13 " "Info: 4: + IC(0.858 ns) + CELL(0.666 ns) = 6.437 ns; Loc. = LCFF_X21_Y13_N1; Fanout = 13; REG Node = 'regs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { registr[15]~clkctrl regs[0] } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 42.50 % ) " "Info: Total cell delay = 2.736 ns ( 42.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.701 ns ( 57.50 % ) " "Info: Total interconnect delay = 3.701 ns ( 57.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.437 ns" { clk registr[15] registr[15]~clkctrl regs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.437 ns" { clk {} clk~combout {} registr[15] {} registr[15]~clkctrl {} regs[0] {} } { 0.000ns 0.000ns 1.345ns 1.498ns 0.858ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.101 ns + Longest register pin " "Info: + Longest register to pin delay is 18.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regs\[0\] 1 REG LCFF_X21_Y13_N1 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y13_N1; Fanout = 13; REG Node = 'regs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regs[0] } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.598 ns) + CELL(0.647 ns) 3.245 ns Mux6~11 2 COMB LCCOMB_X3_Y13_N4 8 " "Info: 2: + IC(2.598 ns) + CELL(0.647 ns) = 3.245 ns; Loc. = LCCOMB_X3_Y13_N4; Fanout = 8; COMB Node = 'Mux6~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.245 ns" { regs[0] Mux6~11 } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.525 ns) + CELL(0.571 ns) 6.341 ns Mux5~20 3 COMB LCCOMB_X20_Y13_N4 1 " "Info: 3: + IC(2.525 ns) + CELL(0.571 ns) = 6.341 ns; Loc. = LCCOMB_X20_Y13_N4; Fanout = 1; COMB Node = 'Mux5~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.096 ns" { Mux6~11 Mux5~20 } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.580 ns) + CELL(0.624 ns) 9.545 ns Mux5~16 4 COMB LCCOMB_X3_Y13_N22 1 " "Info: 4: + IC(2.580 ns) + CELL(0.624 ns) = 9.545 ns; Loc. = LCCOMB_X3_Y13_N22; Fanout = 1; COMB Node = 'Mux5~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.204 ns" { Mux5~20 Mux5~16 } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.377 ns) + CELL(0.366 ns) 12.288 ns Mux5~17 5 COMB LCCOMB_X22_Y13_N10 1 " "Info: 5: + IC(2.377 ns) + CELL(0.366 ns) = 12.288 ns; Loc. = LCCOMB_X22_Y13_N10; Fanout = 1; COMB Node = 'Mux5~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { Mux5~16 Mux5~17 } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.650 ns) 13.332 ns Mux5~18 6 COMB LCCOMB_X22_Y13_N20 1 " "Info: 6: + IC(0.394 ns) + CELL(0.650 ns) = 13.332 ns; Loc. = LCCOMB_X22_Y13_N20; Fanout = 1; COMB Node = 'Mux5~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { Mux5~17 Mux5~18 } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.543 ns) + CELL(3.226 ns) 18.101 ns radky\[2\] 7 PIN PIN_126 0 " "Info: 7: + IC(1.543 ns) + CELL(3.226 ns) = 18.101 ns; Loc. = PIN_126; Fanout = 0; PIN Node = 'radky\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.769 ns" { Mux5~18 radky[2] } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.084 ns ( 33.61 % ) " "Info: Total cell delay = 6.084 ns ( 33.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.017 ns ( 66.39 % ) " "Info: Total interconnect delay = 12.017 ns ( 66.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.101 ns" { regs[0] Mux6~11 Mux5~20 Mux5~16 Mux5~17 Mux5~18 radky[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.101 ns" { regs[0] {} Mux6~11 {} Mux5~20 {} Mux5~16 {} Mux5~17 {} Mux5~18 {} radky[2] {} } { 0.000ns 2.598ns 2.525ns 2.580ns 2.377ns 0.394ns 1.543ns } { 0.000ns 0.647ns 0.571ns 0.624ns 0.366ns 0.650ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.437 ns" { clk registr[15] registr[15]~clkctrl regs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.437 ns" { clk {} clk~combout {} registr[15] {} registr[15]~clkctrl {} regs[0] {} } { 0.000ns 0.000ns 1.345ns 1.498ns 0.858ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.101 ns" { regs[0] Mux6~11 Mux5~20 Mux5~16 Mux5~17 Mux5~18 radky[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.101 ns" { regs[0] {} Mux6~11 {} Mux5~20 {} Mux5~16 {} Mux5~17 {} Mux5~18 {} radky[2] {} } { 0.000ns 2.598ns 2.525ns 2.580ns 2.377ns 0.394ns 1.543ns } { 0.000ns 0.647ns 0.571ns 0.624ns 0.366ns 0.650ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "rndreg\[1\] tlac clk -2.521 ns register " "Info: th for register \"rndreg\[1\]\" (data pin = \"tlac\", clock pin = \"clk\") is -2.521 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.432 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.432 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.970 ns) 3.415 ns registr\[15\] 2 REG LCFF_X7_Y6_N29 2 " "Info: 2: + IC(1.345 ns) + CELL(0.970 ns) = 3.415 ns; Loc. = LCFF_X7_Y6_N29; Fanout = 2; REG Node = 'registr\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { clk registr[15] } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.000 ns) 4.913 ns registr\[15\]~clkctrl 3 COMB CLKCTRL_G3 30 " "Info: 3: + IC(1.498 ns) + CELL(0.000 ns) = 4.913 ns; Loc. = CLKCTRL_G3; Fanout = 30; COMB Node = 'registr\[15\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { registr[15] registr[15]~clkctrl } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.666 ns) 6.432 ns rndreg\[1\] 4 REG LCFF_X19_Y12_N1 6 " "Info: 4: + IC(0.853 ns) + CELL(0.666 ns) = 6.432 ns; Loc. = LCFF_X19_Y12_N1; Fanout = 6; REG Node = 'rndreg\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { registr[15]~clkctrl rndreg[1] } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 42.54 % ) " "Info: Total cell delay = 2.736 ns ( 42.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.696 ns ( 57.46 % ) " "Info: Total interconnect delay = 3.696 ns ( 57.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.432 ns" { clk registr[15] registr[15]~clkctrl rndreg[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.432 ns" { clk {} clk~combout {} registr[15] {} registr[15]~clkctrl {} rndreg[1] {} } { 0.000ns 0.000ns 1.345ns 1.498ns 0.853ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.259 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns tlac 1 PIN PIN_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_3; Fanout = 1; PIN Node = 'tlac'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tlac } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.274 ns) + CELL(0.544 ns) 7.783 ns process_0~0 2 COMB LCCOMB_X19_Y12_N6 6 " "Info: 2: + IC(6.274 ns) + CELL(0.544 ns) = 7.783 ns; Loc. = LCCOMB_X19_Y12_N6; Fanout = 6; COMB Node = 'process_0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.818 ns" { tlac process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.621 ns) + CELL(0.855 ns) 9.259 ns rndreg\[1\] 3 REG LCFF_X19_Y12_N1 6 " "Info: 3: + IC(0.621 ns) + CELL(0.855 ns) = 9.259 ns; Loc. = LCFF_X19_Y12_N1; Fanout = 6; REG Node = 'rndreg\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { process_0~0 rndreg[1] } "NODE_NAME" } } { "MatrixDisp.vhd" "" { Text "D:/xA/Škola/CST/CST - 8x8/MatrixDisp.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.364 ns ( 25.53 % ) " "Info: Total cell delay = 2.364 ns ( 25.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.895 ns ( 74.47 % ) " "Info: Total interconnect delay = 6.895 ns ( 74.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.259 ns" { tlac process_0~0 rndreg[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.259 ns" { tlac {} tlac~combout {} process_0~0 {} rndreg[1] {} } { 0.000ns 0.000ns 6.274ns 0.621ns } { 0.000ns 0.965ns 0.544ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.432 ns" { clk registr[15] registr[15]~clkctrl rndreg[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.432 ns" { clk {} clk~combout {} registr[15] {} registr[15]~clkctrl {} rndreg[1] {} } { 0.000ns 0.000ns 1.345ns 1.498ns 0.853ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.259 ns" { tlac process_0~0 rndreg[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.259 ns" { tlac {} tlac~combout {} process_0~0 {} rndreg[1] {} } { 0.000ns 0.000ns 6.274ns 0.621ns } { 0.000ns 0.965ns 0.544ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 30 19:12:16 2016 " "Info: Processing ended: Wed Mar 30 19:12:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
