/******************************************************************************
*
* Copyright (C) 2009 - 2014 Xilinx, Inc.  All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this software and associated documentation files (the "Software"), to deal
* in the Software without restriction, including without limitation the rights
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
* copies of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* Use of the Software is limited solely to applications:
* (a) running on a Xilinx device, or
* (b) that interact with a Xilinx device through a bus or interconnect.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* XILINX  BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF
* OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*
* Except as contained in this notice, the name of the Xilinx shall not be used
* in advertising or otherwise to promote the sale, use or other dealings in
* this Software without prior written authorization from Xilinx.
*
******************************************************************************/

/*
 * helloworld.c: simple test application
 *
 * This application configures UART 16550 to baud rate 9600.
 * PS7 UART (Zynq) is not initialized by this application, since
 * bootrom/bsp configures it to baud rate 115200
 *
 * ------------------------------------------------
 * | UART TYPE   BAUD RATE                        |
 * ------------------------------------------------
 *   uartns550   9600
 *   uartlite    Configurable only in HW design
 *   ps7_uart    115200 (configured by bootrom/bsp)
 */

#include <stdio.h>
#include "platform.h"
#include "xil_printf.h"


#include "xparameters.h"
#include "xil_cache.h"
#include "xil_printf.h"
#include "xtime_l.h"
#include "shared.h"
#include "xil_io.h"

//#define GLOBAL_TMR_BASEADDR XPAR_PS7_GLOBAL_TIMER_0_S_AXI_BASEADDR           //timer base address
#define GTIMER_COUNTER_LOWER_OFFSET 0x00                                     //timer offset

u32 ts_start, ts_end, tp_start, tp_end; //ts for serial time and
u32 t_serial, t_parallel;

//Serial addition
void vec_add_serial(u32 * restrict c, const u32 * restrict a, const u32 * restrict b, int n)
{
    for (int i = 0; i < n; ++i) {
        c[i] = a[i] + b[i];
    }
}


int main(void)
{
    // Disable caches to avoid coherency issues for this simple exercise.
    Xil_ICacheDisable();
    Xil_DCacheDisable();
    int i;

    //while (Xil_In32(XPAR_AXI_GPIO_2_BASEADDR)==0);//wait for the start on button

    // Data Initialization
    for (i = 0; i < ARRAY_SIZE; ++i) {
    	SHARED->A[i] = i;
        SHARED->B[i] = i * 2;
        SHARED->C[i] = 0;
        }

    // --- Serial Test ---
    //Timer start
    ts_start = Xil_In32(GLOBAL_TMR_BASEADDR + GTIMER_COUNTER_LOWER_OFFSET);

    //Execution
    vec_add_serial((u32*)SHARED->C, (u32*)SHARED->A, (u32*)SHARED->B, ARRAY_SIZE);

    //Timer stop
    ts_end = Xil_In32(GLOBAL_TMR_BASEADDR + GTIMER_COUNTER_LOWER_OFFSET);
    t_serial = ts_end - ts_start;
    xil_printf("Core 0: Serial time = %u cycles\r\n", t_serial);

    // Check correctness
      int errors_s = 0;
      for (i = 0; i < ARRAY_SIZE; ++i) {
          u32 expected = SHARED->A[i] + SHARED->B[i];
          if (SHARED->C[i] != expected) {
              errors_s++;
              if (errors_s < 10) {
                  xil_printf("Mismatch at %d: got %lu, expected %lu\r\n",
                             i,
                             (unsigned long)SHARED->C[i],
                             (unsigned long)expected);
                  int idx = i;
                  xil_printf("Debug at %d: A=%lu, B=%lu, C=%lu, expected=%lu\r\n",
                             idx,
                             (unsigned long)SHARED->A[idx],
                             (unsigned long)SHARED->B[idx],
                             (unsigned long)SHARED->C[idx],
                             (unsigned long)(SHARED->A[idx] + SHARED->B[idx]));
              }
          }
      }



    // --- Parallel Test ---
    xil_printf("Core 0: Parallel vector add demo (fixed shared base)\r\n");

    // Initialize data in shared memory
    for (i = 0; i < ARRAY_SIZE; ++i) {
        //SHARED->A[i] = i;
        //SHARED->B[i] = 2 * i;     //Commented because are already defined in serial section
        SHARED->C[i] = 0;  //Cleaning vector C
    }

    // Init flags
    SHARED->done0 = 0;
    SHARED->done1 = 0;
    SHARED->start = 0;

    while (Xil_In32(XPAR_AXI_GPIO_2_BASEADDR)==0);//wait for the start on button


    xil_printf("Core 0: Data initialized, signaling core 1 to start...\r\n");

    tp_start=Xil_In32(GLOBAL_TMR_BASEADDR + GTIMER_COUNTER_LOWER_OFFSET);

    // Signal core 1 to start
    SHARED->start = 1;





    // Core 0 processes first half
    for (i = 0; i < ARRAY_SIZE /2 ; ++i) {
        SHARED->C[i] = SHARED->A[i] + SHARED->B[i];
    }
    SHARED->done0 = 1;

    // Wait until core 1 finishes
    while (SHARED->done1 == 0) {
        // busy-wait
    }

    tp_end=Xil_In32(GLOBAL_TMR_BASEADDR + GTIMER_COUNTER_LOWER_OFFSET);
    t_parallel = tp_end - tp_start;
    xil_printf("Core 0: Parallel Time = %u cycles\r\n", t_parallel);
    xil_printf("Core 0: Finished first half, waiting for core 1...\r\n");

    // Check correctness
    int errors_p = 0;
    for (i = 0; i < ARRAY_SIZE; ++i) {
        u32 expected = SHARED->A[i] + SHARED->B[i];
        if (SHARED->C[i] != expected) {
            errors_p++;
            if (errors_p < 10) {
                xil_printf("Mismatch at %d: got %lu, expected %lu\r\n",
                           i,
                           (unsigned long)SHARED->C[i],
                           (unsigned long)expected);
                int idx = i;
                xil_printf("Debug at %d: A=%lu, B=%lu, C=%lu, expected=%lu\r\n",
                           idx,
                           (unsigned long)SHARED->A[idx],
                           (unsigned long)SHARED->B[idx],
                           (unsigned long)SHARED->C[idx],
                           (unsigned long)(SHARED->A[idx] + SHARED->B[idx]));
            }
        }
    }


    xil_printf("Core 0: FATTO. Serial Errors = %d, Parallel Errors = %d, Serial time = %u, Parallel time = %u\r\n",
               errors_s, errors_p, t_serial, t_parallel);

    while (1) {
        // Idle loop
    }
    

    return 0;
}
