

================================================================
== Vitis HLS Report for 'RNI'
================================================================
* Date:           Mon Mar 18 18:56:08 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        B_RNI_HLS
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.559 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1             |        ?|        ?|  91 ~ 266821|          -|          -|   inf|        no|
        | + OUTPUT_LAYER_NEURONS_LOOP  |       28|     2068|      7 ~ 517|          -|          -|     4|        no|
        +------------------------------+---------+---------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 15 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 10 
15 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_list_0_039 = alloca i32 1"   --->   Operation 16 'alloca' 'input_list_0_039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_list_1_040 = alloca i32 1"   --->   Operation 17 'alloca' 'input_list_1_040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_list_2_041 = alloca i32 1"   --->   Operation 18 'alloca' 'input_list_2_041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_list_3_042 = alloca i32 1"   --->   Operation 19 'alloca' 'input_list_3_042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_list_0_1_loc = alloca i64 1"   --->   Operation 20 'alloca' 'input_list_0_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_list_1_1_loc = alloca i64 1"   --->   Operation 21 'alloca' 'input_list_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_list_2_1_loc = alloca i64 1"   --->   Operation 22 'alloca' 'input_list_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_list_3_1_loc = alloca i64 1"   --->   Operation 23 'alloca' 'input_list_3_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0" [B_RNI_HLS/apc/src/RNI_2.cpp:12]   --->   Operation 24 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i6 %input_stream_V_dest_V, void @empty_6, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_stream_V_data_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_stream_V_keep_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_stream_V_strb_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %input_stream_V_user_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_last_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %input_stream_V_id_V"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_stream_V_dest_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, void @empty_6, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_stream_V_data_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_stream_V_keep_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_stream_V_strb_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %output_stream_V_user_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_last_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %output_stream_V_id_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %output_stream_V_dest_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln23 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, void @empty_10" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 42 'specaxissidechannel' 'specaxissidechannel_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln23 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i6 %input_stream_V_dest_V, void @empty_1" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 43 'specaxissidechannel' 'specaxissidechannel_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln23 = br void %VITIS_LOOP_29_2" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 44 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.73>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%input_list_0_039_load = load i8 %input_list_0_039"   --->   Operation 45 'load' 'input_list_0_039_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%input_list_1_040_load = load i8 %input_list_1_040"   --->   Operation 46 'load' 'input_list_1_040_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%input_list_2_041_load = load i8 %input_list_2_041"   --->   Operation 47 'load' 'input_list_2_041_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%input_list_3_042_load = load i8 %input_list_3_042"   --->   Operation 48 'load' 'input_list_3_042_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i6 %input_stream_V_dest_V" [B_RNI_HLS/apc/src/RNI_2.cpp:26]   --->   Operation 49 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%input_buffer_data = extractvalue i54 %empty" [B_RNI_HLS/apc/src/RNI_2.cpp:26]   --->   Operation 50 'extractvalue' 'input_buffer_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty_33 = trunc i32 %input_buffer_data" [B_RNI_HLS/apc/src/RNI_2.cpp:26]   --->   Operation 51 'trunc' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (4.73ns)   --->   "%call_ln26 = call void @RNI_Pipeline_VITIS_LOOP_29_2, i8 %input_list_3_042_load, i8 %input_list_2_041_load, i8 %input_list_1_040_load, i8 %input_list_0_039_load, i8 %empty_33, i8 %input_list_3_1_loc, i8 %input_list_2_1_loc, i8 %input_list_1_1_loc, i8 %input_list_0_1_loc" [B_RNI_HLS/apc/src/RNI_2.cpp:26]   --->   Operation 52 'call' 'call_ln26' <Predicate = true> <Delay = 4.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.23>
ST_3 : Operation 53 [1/2] (3.23ns)   --->   "%call_ln26 = call void @RNI_Pipeline_VITIS_LOOP_29_2, i8 %input_list_3_042_load, i8 %input_list_2_041_load, i8 %input_list_1_040_load, i8 %input_list_0_039_load, i8 %empty_33, i8 %input_list_3_1_loc, i8 %input_list_2_1_loc, i8 %input_list_1_1_loc, i8 %input_list_0_1_loc" [B_RNI_HLS/apc/src/RNI_2.cpp:26]   --->   Operation 53 'call' 'call_ln26' <Predicate = true> <Delay = 3.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%input_list_3_1_loc_load = load i8 %input_list_3_1_loc"   --->   Operation 54 'load' 'input_list_3_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty_34 = trunc i8 %input_list_3_1_loc_load"   --->   Operation 55 'trunc' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%input_list_2_1_loc_load = load i8 %input_list_2_1_loc"   --->   Operation 56 'load' 'input_list_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_35 = trunc i8 %input_list_2_1_loc_load"   --->   Operation 57 'trunc' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%input_list_1_1_loc_load = load i8 %input_list_1_1_loc"   --->   Operation 58 'load' 'input_list_1_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%empty_36 = trunc i8 %input_list_1_1_loc_load"   --->   Operation 59 'trunc' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%input_list_0_1_loc_load = load i8 %input_list_0_1_loc"   --->   Operation 60 'load' 'input_list_0_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP, i8 %input_list_0_1_loc_load, i6 %empty_36, i7 %empty_35, i7 %empty_34, i8 %NEURONS_MEMBRANE, i1 %NEURONS_STATE"   --->   Operation 61 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_INPUT_LAYER_NEURONS_LOOP, i8 %input_list_0_1_loc_load, i6 %empty_36, i7 %empty_35, i7 %empty_34, i8 %NEURONS_MEMBRANE, i1 %NEURONS_STATE"   --->   Operation 62 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.30>
ST_6 : Operation 63 [2/2] (3.30ns)   --->   "%call_ln36 = call void @inner_layer, i2 1, i6 %NEURONS_INDEX, i1 %NEURONS_STATE, i8 %WEIGHTS_INDEX, i8 %WEIGHTS, i8 %NEURONS_MEMBRANE" [B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 63 'call' 'call_ln36' <Predicate = true> <Delay = 3.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln36 = call void @inner_layer, i2 1, i6 %NEURONS_INDEX, i1 %NEURONS_STATE, i8 %WEIGHTS_INDEX, i8 %WEIGHTS, i8 %NEURONS_MEMBRANE" [B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 64 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.30>
ST_8 : Operation 65 [2/2] (3.30ns)   --->   "%call_ln37 = call void @inner_layer, i2 2, i6 %NEURONS_INDEX, i1 %NEURONS_STATE, i8 %WEIGHTS_INDEX, i8 %WEIGHTS, i8 %NEURONS_MEMBRANE" [B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 65 'call' 'call_ln37' <Predicate = true> <Delay = 3.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.58>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%loop_begin = specloopbegin i32 @_ssdm_op_SpecLoopBegin"   --->   Operation 66 'specloopbegin' 'loop_begin' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 67 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln37 = call void @inner_layer, i2 2, i6 %NEURONS_INDEX, i1 %NEURONS_STATE, i8 %WEIGHTS_INDEX, i8 %WEIGHTS, i8 %NEURONS_MEMBRANE" [B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 68 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 69 [1/1] (1.58ns)   --->   "%br_ln91 = br void %OUTPUT_LAYER_WEIGHTS_LOOP.i" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 69 'br' 'br_ln91' <Predicate = true> <Delay = 1.58>

State 10 <SV = 9> <Delay = 4.14>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%neuron_index = phi i6 %neuron_index_5, void %for.inc27.i, i6 36, void %VITIS_LOOP_29_2"   --->   Operation 70 'phi' 'neuron_index' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (1.82ns)   --->   "%icmp_ln91 = icmp_eq  i6 %neuron_index, i6 40" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 71 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %OUTPUT_LAYER_WEIGHTS_LOOP.i.split, void %for.body20.preheader" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 72 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i6 %neuron_index" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 73 'zext' 'zext_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (1.82ns)   --->   "%add_ln93 = add i6 %neuron_index, i6 63" [B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 74 'add' 'add_ln93' <Predicate = (!icmp_ln91)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i6 %add_ln93" [B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 75 'zext' 'zext_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr = getelementptr i8 %WEIGHTS_INDEX, i64 0, i64 %zext_ln93" [B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 76 'getelementptr' 'WEIGHTS_INDEX_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 77 [2/2] (2.32ns)   --->   "%WEIGHTS_INDEX_load = load i6 %WEIGHTS_INDEX_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 77 'load' 'WEIGHTS_INDEX_load' <Predicate = (!icmp_ln91)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 40> <ROM>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr_2 = getelementptr i8 %WEIGHTS_INDEX, i64 0, i64 %zext_ln91" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 78 'getelementptr' 'WEIGHTS_INDEX_addr_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 79 [2/2] (2.32ns)   --->   "%WEIGHTS_INDEX_load_1 = load i6 %WEIGHTS_INDEX_addr_2" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 79 'load' 'WEIGHTS_INDEX_load_1' <Predicate = (!icmp_ln91)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 40> <ROM>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%empty_37 = trunc i6 %neuron_index" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 80 'trunc' 'empty_37' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%conv_i6_i = zext i2 %empty_37" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 81 'zext' 'conv_i6_i' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %conv_i6_i" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 82 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i8 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln91" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 83 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 84 [2/2] (2.32ns)   --->   "%NEURONS_STATE_load = load i6 %NEURONS_STATE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 84 'load' 'NEURONS_STATE_load' <Predicate = (!icmp_ln91)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 40> <RAM>
ST_10 : Operation 85 [2/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, i32 0, i4 0, i4 0, i2 0, i1 0, i5 0, i6 0" [B_RNI_HLS/apc/src/RNI_2.cpp:44]   --->   Operation 85 'write' 'write_ln44' <Predicate = (icmp_ln91)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln23 = store i8 %input_list_3_1_loc_load, i8 %input_list_3_042" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 86 'store' 'store_ln23' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln23 = store i8 %input_list_2_1_loc_load, i8 %input_list_2_041" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 87 'store' 'store_ln23' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln23 = store i8 %input_list_1_1_loc_load, i8 %input_list_1_040" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 88 'store' 'store_ln23' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln23 = store i8 %input_list_0_1_loc_load, i8 %input_list_0_039" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 89 'store' 'store_ln23' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.91>
ST_11 : Operation 90 [1/2] (2.32ns)   --->   "%WEIGHTS_INDEX_load = load i6 %WEIGHTS_INDEX_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 90 'load' 'WEIGHTS_INDEX_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 40> <ROM>
ST_11 : Operation 91 [1/2] (2.32ns)   --->   "%WEIGHTS_INDEX_load_1 = load i6 %WEIGHTS_INDEX_addr_2" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 91 'load' 'WEIGHTS_INDEX_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 40> <ROM>
ST_11 : Operation 92 [1/2] (2.32ns)   --->   "%NEURONS_STATE_load = load i6 %NEURONS_STATE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 92 'load' 'NEURONS_STATE_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 40> <RAM>
ST_11 : Operation 93 [2/2] (1.58ns)   --->   "%call_ln93 = call void @RNI_Pipeline_OUTPUT_LAYER_WEIGHTS_LOOP, i8 %WEIGHTS_INDEX_load, i6 %neuron_index, i8 %WEIGHTS_INDEX_load_1, i1 %NEURONS_STATE_load, i8 %WEIGHTS, i8 %NEURONS_MEMBRANE" [B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 93 'call' 'call_ln93' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 94 [1/2] (0.00ns)   --->   "%call_ln93 = call void @RNI_Pipeline_OUTPUT_LAYER_WEIGHTS_LOOP, i8 %WEIGHTS_INDEX_load, i6 %neuron_index, i8 %WEIGHTS_INDEX_load_1, i1 %NEURONS_STATE_load, i8 %WEIGHTS, i8 %NEURONS_MEMBRANE" [B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 94 'call' 'call_ln93' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 95 [2/2] (2.32ns)   --->   "%NEURONS_MEMBRANE_load = load i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:101->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 95 'load' 'NEURONS_MEMBRANE_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>

State 14 <SV = 13> <Delay = 6.55>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%speclooptripcount_ln91 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 96 'speclooptripcount' 'speclooptripcount_ln91' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 97 'specloopname' 'specloopname_ln91' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/2] (2.32ns)   --->   "%NEURONS_MEMBRANE_load = load i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:101->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 98 'load' 'NEURONS_MEMBRANE_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_14 : Operation 99 [1/1] (1.91ns)   --->   "%icmp_ln101 = icmp_sgt  i8 %NEURONS_MEMBRANE_load, i8 25" [B_RNI_HLS/apc/src/RNI_2.cpp:101->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 99 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %for.inc27.i, void %if.then21.i" [B_RNI_HLS/apc/src/RNI_2.cpp:101->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 100 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (2.32ns)   --->   "%store_ln103 = store i8 0, i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:103->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 101 'store' 'store_ln103' <Predicate = (icmp_ln101)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln105 = br void %for.inc27.i" [B_RNI_HLS/apc/src/RNI_2.cpp:105->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 102 'br' 'br_ln105' <Predicate = (icmp_ln101)> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (1.82ns)   --->   "%neuron_index_5 = add i6 %neuron_index, i6 1" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 103 'add' 'neuron_index_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln91 = br void %OUTPUT_LAYER_WEIGHTS_LOOP.i" [B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 104 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>

State 15 <SV = 10> <Delay = 0.00>
ST_15 : Operation 105 [1/2] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, i32 0, i4 0, i4 0, i2 0, i1 0, i5 0, i6 0" [B_RNI_HLS/apc/src/RNI_2.cpp:44]   --->   Operation 105 'write' 'write_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln23 = br void %VITIS_LOOP_29_2" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 106 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 4.738ns
The critical path consists of the following:
	'load' operation ('input_list_0_039_load') on local variable 'input_list_0_039' [50]  (0.000 ns)
	'call' operation ('call_ln26', B_RNI_HLS/apc/src/RNI_2.cpp:26) to 'RNI_Pipeline_VITIS_LOOP_29_2' [59]  (4.738 ns)

 <State 3>: 3.238ns
The critical path consists of the following:
	'call' operation ('call_ln26', B_RNI_HLS/apc/src/RNI_2.cpp:26) to 'RNI_Pipeline_VITIS_LOOP_29_2' [59]  (3.238 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 3.300ns
The critical path consists of the following:
	'call' operation ('call_ln36', B_RNI_HLS/apc/src/RNI_2.cpp:36) to 'inner_layer' [68]  (3.300 ns)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 3.300ns
The critical path consists of the following:
	'call' operation ('call_ln37', B_RNI_HLS/apc/src/RNI_2.cpp:37) to 'inner_layer' [69]  (3.300 ns)

 <State 9>: 1.588ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('neuron_index') with incoming values : ('neuron_index', B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38) [72]  (1.588 ns)

 <State 10>: 4.147ns
The critical path consists of the following:
	'phi' operation ('neuron_index') with incoming values : ('neuron_index', B_RNI_HLS/apc/src/RNI_2.cpp:91->B_RNI_HLS/apc/src/RNI_2.cpp:38) [72]  (0.000 ns)
	'add' operation ('add_ln93', B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38) [79]  (1.825 ns)
	'getelementptr' operation ('WEIGHTS_INDEX_addr', B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38) [81]  (0.000 ns)
	'load' operation ('WEIGHTS_INDEX_load', B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38) on array 'WEIGHTS_INDEX' [82]  (2.322 ns)

 <State 11>: 3.910ns
The critical path consists of the following:
	'load' operation ('WEIGHTS_INDEX_load', B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38) on array 'WEIGHTS_INDEX' [82]  (2.322 ns)
	'call' operation ('call_ln93', B_RNI_HLS/apc/src/RNI_2.cpp:93->B_RNI_HLS/apc/src/RNI_2.cpp:38) to 'RNI_Pipeline_OUTPUT_LAYER_WEIGHTS_LOOP' [90]  (1.588 ns)

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 2.322ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load', B_RNI_HLS/apc/src/RNI_2.cpp:101->B_RNI_HLS/apc/src/RNI_2.cpp:38) on array 'NEURONS_MEMBRANE' [91]  (2.322 ns)

 <State 14>: 6.559ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load', B_RNI_HLS/apc/src/RNI_2.cpp:101->B_RNI_HLS/apc/src/RNI_2.cpp:38) on array 'NEURONS_MEMBRANE' [91]  (2.322 ns)
	'icmp' operation ('icmp_ln101', B_RNI_HLS/apc/src/RNI_2.cpp:101->B_RNI_HLS/apc/src/RNI_2.cpp:38) [92]  (1.915 ns)
	blocking operation 2.322 ns on control path)

 <State 15>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
