<stg><name>aes_mix_columns84142</name>


<trans_list>

<trans id="234" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="5" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="34" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:0  %multiplication_V_off = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %multiplication_V_offset)

]]></Node>
<StgValue><ssdm name="multiplication_V_off"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1  %constant_matrix_V_of = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %constant_matrix_V_offset)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_of"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecInterface(i16* %constant_matrix_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface(i16* %multiplication_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str6, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="31">
<![CDATA[
:4  %zext_ln544 = zext i31 %constant_matrix_V_of to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="31">
<![CDATA[
:5  %zext_ln78 = zext i31 %multiplication_V_off to i64

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.loopexit:0  %column_index_0 = phi i3 [ 0, %0 ], [ %column_index, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="column_index_0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %icmp_ln96 = icmp eq i3 %column_index_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %column_index = add i3 %column_index_0, 1

]]></Node>
<StgValue><ssdm name="column_index"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln96, label %3, label %arrayctor.loop.preheader

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="3">
<![CDATA[
arrayctor.loop.preheader:0  %zext_ln99 = zext i3 %column_index_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln99"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.preheader:2  %state_matrix_V_addr = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln99

]]></Node>
<StgValue><ssdm name="state_matrix_V_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop.preheader:3  %xor_ln180 = xor i3 %column_index_0, -4

]]></Node>
<StgValue><ssdm name="xor_ln180"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="3">
<![CDATA[
arrayctor.loop.preheader:4  %zext_ln180_28 = zext i3 %xor_ln180 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_28"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.preheader:5  %state_matrix_V_addr_5 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln180_28

]]></Node>
<StgValue><ssdm name="state_matrix_V_addr_5"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop.preheader:11  %state_matrix_V_load = load i16* %state_matrix_V_addr, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop.preheader:12  %state_matrix_V_load_1 = load i16* %state_matrix_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln113"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
arrayctor.loop.preheader:6  %tmp = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 1, i3 %column_index_0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.preheader:7  %state_matrix_V_addr_6 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="state_matrix_V_addr_6"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="3">
<![CDATA[
arrayctor.loop.preheader:8  %sext_ln180 = sext i3 %xor_ln180 to i4

]]></Node>
<StgValue><ssdm name="sext_ln180"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop.preheader:9  %zext_ln180_29 = zext i4 %sext_ln180 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_29"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop.preheader:10  %state_matrix_V_addr_7 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln180_29

]]></Node>
<StgValue><ssdm name="state_matrix_V_addr_7"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop.preheader:11  %state_matrix_V_load = load i16* %state_matrix_V_addr, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop.preheader:12  %state_matrix_V_load_1 = load i16* %state_matrix_V_addr_5, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop.preheader:13  %state_matrix_V_load_2 = load i16* %state_matrix_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load_2"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop.preheader:14  %state_matrix_V_load_3 = load i16* %state_matrix_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="3">
<![CDATA[
arrayctor.loop.preheader:1  %zext_ln180 = zext i3 %column_index_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop.preheader:13  %state_matrix_V_load_2 = load i16* %state_matrix_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load_2"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="4">
<![CDATA[
arrayctor.loop.preheader:14  %state_matrix_V_load_3 = load i16* %state_matrix_V_addr_7, align 2

]]></Node>
<StgValue><ssdm name="state_matrix_V_load_3"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="18" op_0_bw="16">
<![CDATA[
arrayctor.loop.preheader:15  %sext_ln544 = sext i16 %state_matrix_V_load to i18

]]></Node>
<StgValue><ssdm name="sext_ln544"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="18" op_0_bw="16">
<![CDATA[
arrayctor.loop.preheader:16  %sext_ln544_7 = sext i16 %state_matrix_V_load_1 to i18

]]></Node>
<StgValue><ssdm name="sext_ln544_7"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="18" op_0_bw="16">
<![CDATA[
arrayctor.loop.preheader:17  %sext_ln544_8 = sext i16 %state_matrix_V_load_2 to i18

]]></Node>
<StgValue><ssdm name="sext_ln544_8"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="18" op_0_bw="16">
<![CDATA[
arrayctor.loop.preheader:18  %sext_ln103 = sext i16 %state_matrix_V_load_3 to i18

]]></Node>
<StgValue><ssdm name="sext_ln103"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.preheader:19  br label %1

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %row_index_0 = phi i3 [ 0, %arrayctor.loop.preheader ], [ %row_index, %2 ]

]]></Node>
<StgValue><ssdm name="row_index_0"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln103 = icmp eq i3 %row_index_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %row_index = add i3 %row_index_0, 1

]]></Node>
<StgValue><ssdm name="row_index"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln103, label %.loopexit.loopexit, label %2

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:0  %tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %row_index_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="5">
<![CDATA[
:1  %zext_ln180_30 = zext i5 %tmp_s to i6

]]></Node>
<StgValue><ssdm name="zext_ln180_30"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %add_ln180 = add i6 %zext_ln180_30, %zext_ln180

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %xor_ln544 = xor i3 %row_index_0, -4

]]></Node>
<StgValue><ssdm name="xor_ln544"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:6  %tmp_33 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %xor_ln544, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="5">
<![CDATA[
:7  %sext_ln544_9 = sext i5 %tmp_33 to i64

]]></Node>
<StgValue><ssdm name="sext_ln544_9"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:8  %tmp_34 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %xor_ln544, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="63" op_0_bw="4">
<![CDATA[
:9  %sext_ln544_10 = sext i4 %tmp_34 to i63

]]></Node>
<StgValue><ssdm name="sext_ln544_10"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="63">
<![CDATA[
:10  %zext_ln544_5 = zext i63 %sext_ln544_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_5"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %add_ln544_5 = add i64 %zext_ln544, %zext_ln544_5

]]></Node>
<StgValue><ssdm name="add_ln544_5"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:12  %constant_matrix_V_ad = getelementptr i16* %constant_matrix_V, i64 %add_ln544_5

]]></Node>
<StgValue><ssdm name="constant_matrix_V_ad"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %or_ln544 = or i64 %sext_ln544_9, 1

]]></Node>
<StgValue><ssdm name="or_ln544"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_31 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %or_ln544, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="63">
<![CDATA[
:15  %zext_ln544_6 = zext i63 %tmp_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_6"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %add_ln544_6 = add i64 %zext_ln544, %zext_ln544_6

]]></Node>
<StgValue><ssdm name="add_ln544_6"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:17  %constant_matrix_V_ad_15 = getelementptr i16* %constant_matrix_V, i64 %add_ln544_6

]]></Node>
<StgValue><ssdm name="constant_matrix_V_ad_15"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %or_ln544_3 = or i64 %sext_ln544_9, 2

]]></Node>
<StgValue><ssdm name="or_ln544_3"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %tmp_32 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %or_ln544_3, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="63">
<![CDATA[
:20  %zext_ln544_7 = zext i63 %tmp_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_7"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %add_ln544 = add i64 %zext_ln544, %zext_ln544_7

]]></Node>
<StgValue><ssdm name="add_ln544"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:22  %constant_matrix_V_ad_16 = getelementptr i16* %constant_matrix_V, i64 %add_ln544

]]></Node>
<StgValue><ssdm name="constant_matrix_V_ad_16"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23  %or_ln544_4 = or i64 %sext_ln544_9, 3

]]></Node>
<StgValue><ssdm name="or_ln544_4"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24  %tmp_35 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %or_ln544_4, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="63">
<![CDATA[
:25  %zext_ln544_8 = zext i63 %tmp_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_8"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %add_ln544_7 = add i64 %zext_ln544, %zext_ln544_8

]]></Node>
<StgValue><ssdm name="add_ln544_7"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:27  %constant_matrix_V_ad_17 = getelementptr i16* %constant_matrix_V, i64 %add_ln544_7

]]></Node>
<StgValue><ssdm name="constant_matrix_V_ad_17"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="104" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:28  %constant_matrix_V_lo = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad, i32 1)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_lo"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="105" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:28  %constant_matrix_V_lo = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad, i32 1)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_lo"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="106" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:28  %constant_matrix_V_lo = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad, i32 1)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_lo"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="107" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:28  %constant_matrix_V_lo = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad, i32 1)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_lo"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="108" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:28  %constant_matrix_V_lo = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad, i32 1)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_lo"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="109" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:28  %constant_matrix_V_lo = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad, i32 1)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_lo"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="110" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:28  %constant_matrix_V_lo = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad, i32 1)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_lo"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="111" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1">
<![CDATA[
:29  %constant_matrix_V_ad_18 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %constant_matrix_V_ad)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_ad_18"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="112" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30  %shl_ln78 = shl i16 %constant_matrix_V_ad_18, 8

]]></Node>
<StgValue><ssdm name="shl_ln78"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="18" op_0_bw="16">
<![CDATA[
:31  %zext_ln78_5 = zext i16 %shl_ln78 to i18

]]></Node>
<StgValue><ssdm name="zext_ln78_5"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:33  %add_ln78 = add i18 %zext_ln78_5, %sext_ln544

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
:34  %tmp_36 = call i17 @_ssdm_op_PartSelect.i17.i18.i32.i32(i18 %add_ln78, i32 1, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="116" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="63" op_0_bw="17">
<![CDATA[
:35  %sext_ln78 = sext i17 %tmp_36 to i63

]]></Node>
<StgValue><ssdm name="sext_ln78"/></StgValue>
</operation>

<operation id="117" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="63">
<![CDATA[
:36  %zext_ln78_4 = zext i63 %sext_ln78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln78_4"/></StgValue>
</operation>

<operation id="118" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:40  %add_ln78_3 = add i64 %zext_ln78, %zext_ln78_4

]]></Node>
<StgValue><ssdm name="add_ln78_3"/></StgValue>
</operation>

<operation id="119" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:41  %multiplication_V_add = getelementptr i16* %multiplication_V, i64 %add_ln78_3

]]></Node>
<StgValue><ssdm name="multiplication_V_add"/></StgValue>
</operation>

<operation id="120" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:46  %constant_matrix_V_lo_7 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_15, i32 1)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_lo_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="121" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:42  %multiplication_V_loa = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add, i32 1)

]]></Node>
<StgValue><ssdm name="multiplication_V_loa"/></StgValue>
</operation>

<operation id="122" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:46  %constant_matrix_V_lo_7 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_15, i32 1)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_lo_7"/></StgValue>
</operation>

<operation id="123" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:65  %constant_matrix_V_lo_8 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_16, i32 1)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_lo_8"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="124" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:42  %multiplication_V_loa = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add, i32 1)

]]></Node>
<StgValue><ssdm name="multiplication_V_loa"/></StgValue>
</operation>

<operation id="125" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:46  %constant_matrix_V_lo_7 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_15, i32 1)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_lo_7"/></StgValue>
</operation>

<operation id="126" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:65  %constant_matrix_V_lo_8 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_16, i32 1)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_lo_8"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="127" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:42  %multiplication_V_loa = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add, i32 1)

]]></Node>
<StgValue><ssdm name="multiplication_V_loa"/></StgValue>
</operation>

<operation id="128" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:46  %constant_matrix_V_lo_7 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_15, i32 1)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_lo_7"/></StgValue>
</operation>

<operation id="129" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:65  %constant_matrix_V_lo_8 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_16, i32 1)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_lo_8"/></StgValue>
</operation>

<operation id="130" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:83  %constant_matrix_V_lo_9 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_17, i32 1)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_lo_9"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="131" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:42  %multiplication_V_loa = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add, i32 1)

]]></Node>
<StgValue><ssdm name="multiplication_V_loa"/></StgValue>
</operation>

<operation id="132" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:46  %constant_matrix_V_lo_7 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_15, i32 1)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_lo_7"/></StgValue>
</operation>

<operation id="133" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:65  %constant_matrix_V_lo_8 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_16, i32 1)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_lo_8"/></StgValue>
</operation>

<operation id="134" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:83  %constant_matrix_V_lo_9 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_17, i32 1)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_lo_9"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="135" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:42  %multiplication_V_loa = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add, i32 1)

]]></Node>
<StgValue><ssdm name="multiplication_V_loa"/></StgValue>
</operation>

<operation id="136" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:46  %constant_matrix_V_lo_7 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_15, i32 1)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_lo_7"/></StgValue>
</operation>

<operation id="137" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:65  %constant_matrix_V_lo_8 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_16, i32 1)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_lo_8"/></StgValue>
</operation>

<operation id="138" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:83  %constant_matrix_V_lo_9 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_17, i32 1)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_lo_9"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="139" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:42  %multiplication_V_loa = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add, i32 1)

]]></Node>
<StgValue><ssdm name="multiplication_V_loa"/></StgValue>
</operation>

<operation id="140" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:46  %constant_matrix_V_lo_7 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_15, i32 1)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_lo_7"/></StgValue>
</operation>

<operation id="141" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:65  %constant_matrix_V_lo_8 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_16, i32 1)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_lo_8"/></StgValue>
</operation>

<operation id="142" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:83  %constant_matrix_V_lo_9 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_17, i32 1)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_lo_9"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="143" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:42  %multiplication_V_loa = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add, i32 1)

]]></Node>
<StgValue><ssdm name="multiplication_V_loa"/></StgValue>
</operation>

<operation id="144" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:65  %constant_matrix_V_lo_8 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_16, i32 1)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_lo_8"/></StgValue>
</operation>

<operation id="145" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:83  %constant_matrix_V_lo_9 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_17, i32 1)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_lo_9"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="146" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1">
<![CDATA[
:43  %multiplication_V_add_15 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %multiplication_V_add)

]]></Node>
<StgValue><ssdm name="multiplication_V_add_15"/></StgValue>
</operation>

<operation id="147" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1" op_3_bw="16">
<![CDATA[
:47  %constant_matrix_V_ad_19 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %constant_matrix_V_ad_15)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_ad_19"/></StgValue>
</operation>

<operation id="148" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:48  %tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %constant_matrix_V_ad_19, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="149" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:83  %constant_matrix_V_lo_9 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_17, i32 1)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_lo_9"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="150" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:49  %tmp_39 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_38, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="151" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="18" op_0_bw="16">
<![CDATA[
:50  %zext_ln719_13 = zext i16 %tmp_39 to i18

]]></Node>
<StgValue><ssdm name="zext_ln719_13"/></StgValue>
</operation>

<operation id="152" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:52  %add_ln719 = add i18 %zext_ln719_13, %sext_ln544_7

]]></Node>
<StgValue><ssdm name="add_ln719"/></StgValue>
</operation>

<operation id="153" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
:53  %tmp_40 = call i17 @_ssdm_op_PartSelect.i17.i18.i32.i32(i18 %add_ln719, i32 1, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="154" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="63" op_0_bw="17">
<![CDATA[
:54  %sext_ln719 = sext i17 %tmp_40 to i63

]]></Node>
<StgValue><ssdm name="sext_ln719"/></StgValue>
</operation>

<operation id="155" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="63">
<![CDATA[
:55  %zext_ln719_8 = zext i63 %sext_ln719 to i64

]]></Node>
<StgValue><ssdm name="zext_ln719_8"/></StgValue>
</operation>

<operation id="156" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:59  %add_ln719_6 = add i64 %zext_ln78, %zext_ln719_8

]]></Node>
<StgValue><ssdm name="add_ln719_6"/></StgValue>
</operation>

<operation id="157" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:60  %multiplication_V_add_16 = getelementptr i16* %multiplication_V, i64 %add_ln719_6

]]></Node>
<StgValue><ssdm name="multiplication_V_add_16"/></StgValue>
</operation>

<operation id="158" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1" op_3_bw="16">
<![CDATA[
:66  %constant_matrix_V_ad_20 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %constant_matrix_V_ad_16)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_ad_20"/></StgValue>
</operation>

<operation id="159" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:83  %constant_matrix_V_lo_9 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_17, i32 1)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_lo_9"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="160" st_id="24" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:61  %multiplication_V_loa_7 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_16, i32 1)

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_7"/></StgValue>
</operation>

<operation id="161" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:67  %shl_ln719 = shl i16 %constant_matrix_V_ad_20, 8

]]></Node>
<StgValue><ssdm name="shl_ln719"/></StgValue>
</operation>

<operation id="162" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="18" op_0_bw="16">
<![CDATA[
:68  %zext_ln719_14 = zext i16 %shl_ln719 to i18

]]></Node>
<StgValue><ssdm name="zext_ln719_14"/></StgValue>
</operation>

<operation id="163" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:70  %add_ln719_7 = add i18 %zext_ln719_14, %sext_ln544_8

]]></Node>
<StgValue><ssdm name="add_ln719_7"/></StgValue>
</operation>

<operation id="164" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
:71  %tmp_42 = call i17 @_ssdm_op_PartSelect.i17.i18.i32.i32(i18 %add_ln719_7, i32 1, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="165" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="63" op_0_bw="17">
<![CDATA[
:72  %sext_ln719_5 = sext i17 %tmp_42 to i63

]]></Node>
<StgValue><ssdm name="sext_ln719_5"/></StgValue>
</operation>

<operation id="166" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="63">
<![CDATA[
:73  %zext_ln719_10 = zext i63 %sext_ln719_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln719_10"/></StgValue>
</operation>

<operation id="167" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:77  %add_ln719_8 = add i64 %zext_ln78, %zext_ln719_10

]]></Node>
<StgValue><ssdm name="add_ln719_8"/></StgValue>
</operation>

<operation id="168" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:78  %multiplication_V_add_18 = getelementptr i16* %multiplication_V, i64 %add_ln719_8

]]></Node>
<StgValue><ssdm name="multiplication_V_add_18"/></StgValue>
</operation>

<operation id="169" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1" op_3_bw="16">
<![CDATA[
:84  %constant_matrix_V_ad_21 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %constant_matrix_V_ad_17)

]]></Node>
<StgValue><ssdm name="constant_matrix_V_ad_21"/></StgValue>
</operation>

<operation id="170" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:85  %tmp_44 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %constant_matrix_V_ad_21, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="171" st_id="25" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:61  %multiplication_V_loa_7 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_16, i32 1)

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_7"/></StgValue>
</operation>

<operation id="172" st_id="25" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:79  %multiplication_V_loa_8 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_18, i32 1)

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_8"/></StgValue>
</operation>

<operation id="173" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
:86  %tmp_45 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_44, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="174" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="18" op_0_bw="16">
<![CDATA[
:87  %zext_ln719_15 = zext i16 %tmp_45 to i18

]]></Node>
<StgValue><ssdm name="zext_ln719_15"/></StgValue>
</operation>

<operation id="175" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:89  %add_ln719_9 = add i18 %zext_ln719_15, %sext_ln103

]]></Node>
<StgValue><ssdm name="add_ln719_9"/></StgValue>
</operation>

<operation id="176" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="17" op_0_bw="17" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
:90  %tmp_46 = call i17 @_ssdm_op_PartSelect.i17.i18.i32.i32(i18 %add_ln719_9, i32 1, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="177" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="63" op_0_bw="17">
<![CDATA[
:91  %sext_ln719_6 = sext i17 %tmp_46 to i63

]]></Node>
<StgValue><ssdm name="sext_ln719_6"/></StgValue>
</operation>

<operation id="178" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="63">
<![CDATA[
:92  %zext_ln719_12 = zext i63 %sext_ln719_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln719_12"/></StgValue>
</operation>

<operation id="179" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:96  %add_ln719_10 = add i64 %zext_ln78, %zext_ln719_12

]]></Node>
<StgValue><ssdm name="add_ln719_10"/></StgValue>
</operation>

<operation id="180" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:97  %multiplication_V_add_20 = getelementptr i16* %multiplication_V, i64 %add_ln719_10

]]></Node>
<StgValue><ssdm name="multiplication_V_add_20"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="181" st_id="26" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:61  %multiplication_V_loa_7 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_16, i32 1)

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_7"/></StgValue>
</operation>

<operation id="182" st_id="26" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:79  %multiplication_V_loa_8 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_18, i32 1)

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_8"/></StgValue>
</operation>

<operation id="183" st_id="26" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:98  %multiplication_V_loa_9 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_20, i32 1)

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_9"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="184" st_id="27" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:61  %multiplication_V_loa_7 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_16, i32 1)

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_7"/></StgValue>
</operation>

<operation id="185" st_id="27" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:79  %multiplication_V_loa_8 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_18, i32 1)

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_8"/></StgValue>
</operation>

<operation id="186" st_id="27" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:98  %multiplication_V_loa_9 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_20, i32 1)

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_9"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="187" st_id="28" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:61  %multiplication_V_loa_7 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_16, i32 1)

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_7"/></StgValue>
</operation>

<operation id="188" st_id="28" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:79  %multiplication_V_loa_8 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_18, i32 1)

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_8"/></StgValue>
</operation>

<operation id="189" st_id="28" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:98  %multiplication_V_loa_9 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_20, i32 1)

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_9"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="190" st_id="29" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:61  %multiplication_V_loa_7 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_16, i32 1)

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_7"/></StgValue>
</operation>

<operation id="191" st_id="29" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:79  %multiplication_V_loa_8 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_18, i32 1)

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_8"/></StgValue>
</operation>

<operation id="192" st_id="29" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:98  %multiplication_V_loa_9 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_20, i32 1)

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_9"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="193" st_id="30" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:61  %multiplication_V_loa_7 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_16, i32 1)

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_7"/></StgValue>
</operation>

<operation id="194" st_id="30" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:79  %multiplication_V_loa_8 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_18, i32 1)

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_8"/></StgValue>
</operation>

<operation id="195" st_id="30" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:98  %multiplication_V_loa_9 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_20, i32 1)

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_9"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="196" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1" op_3_bw="16">
<![CDATA[
:62  %multiplication_V_add_17 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %multiplication_V_add_16)

]]></Node>
<StgValue><ssdm name="multiplication_V_add_17"/></StgValue>
</operation>

<operation id="197" st_id="31" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:79  %multiplication_V_loa_8 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_18, i32 1)

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_8"/></StgValue>
</operation>

<operation id="198" st_id="31" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:98  %multiplication_V_loa_9 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_20, i32 1)

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_9"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="199" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:32  %add_ln78_6 = add i16 %state_matrix_V_load, %shl_ln78

]]></Node>
<StgValue><ssdm name="add_ln78_6"/></StgValue>
</operation>

<operation id="200" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="16">
<![CDATA[
:37  %empty_48 = trunc i16 %add_ln78_6 to i1

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="201" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:38  %tmp_37 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %empty_48, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="202" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="4">
<![CDATA[
:39  %tmp_55 = zext i4 %tmp_37 to i16

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="203" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:44  %lshr_ln78 = lshr i16 %multiplication_V_add_15, %tmp_55

]]></Node>
<StgValue><ssdm name="lshr_ln78"/></StgValue>
</operation>

<operation id="204" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="16">
<![CDATA[
:45  %trunc_ln78 = trunc i16 %lshr_ln78 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln78"/></StgValue>
</operation>

<operation id="205" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:51  %add_ln719_17 = add i16 %state_matrix_V_load_1, %tmp_39

]]></Node>
<StgValue><ssdm name="add_ln719_17"/></StgValue>
</operation>

<operation id="206" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="16">
<![CDATA[
:56  %empty_49 = trunc i16 %add_ln719_17 to i1

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="207" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:57  %tmp_41 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %empty_49, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="208" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="4">
<![CDATA[
:58  %tmp_60 = zext i4 %tmp_41 to i16

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="209" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:63  %lshr_ln719 = lshr i16 %multiplication_V_add_17, %tmp_60

]]></Node>
<StgValue><ssdm name="lshr_ln719"/></StgValue>
</operation>

<operation id="210" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="16">
<![CDATA[
:64  %trunc_ln719 = trunc i16 %lshr_ln719 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln719"/></StgValue>
</operation>

<operation id="211" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1" op_3_bw="16">
<![CDATA[
:80  %multiplication_V_add_19 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %multiplication_V_add_18)

]]></Node>
<StgValue><ssdm name="multiplication_V_add_19"/></StgValue>
</operation>

<operation id="212" st_id="32" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
:98  %multiplication_V_loa_9 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_20, i32 1)

]]></Node>
<StgValue><ssdm name="multiplication_V_loa_9"/></StgValue>
</operation>

<operation id="213" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:102  %xor_ln719 = xor i8 %trunc_ln719, %trunc_ln78

]]></Node>
<StgValue><ssdm name="xor_ln719"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="214" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1" op_3_bw="16">
<![CDATA[
:99  %multiplication_V_add_21 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %multiplication_V_add_20)

]]></Node>
<StgValue><ssdm name="multiplication_V_add_21"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="215" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="6">
<![CDATA[
:3  %zext_ln180_31 = zext i6 %add_ln180 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_31"/></StgValue>
</operation>

<operation id="216" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %state_matrix_V_addr_8 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln180_31

]]></Node>
<StgValue><ssdm name="state_matrix_V_addr_8"/></StgValue>
</operation>

<operation id="217" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:69  %add_ln719_18 = add i16 %state_matrix_V_load_2, %shl_ln719

]]></Node>
<StgValue><ssdm name="add_ln719_18"/></StgValue>
</operation>

<operation id="218" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="16">
<![CDATA[
:74  %empty_50 = trunc i16 %add_ln719_18 to i1

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="219" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:75  %tmp_43 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %empty_50, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="220" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="4">
<![CDATA[
:76  %tmp_65 = zext i4 %tmp_43 to i16

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="221" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:81  %lshr_ln719_3 = lshr i16 %multiplication_V_add_19, %tmp_65

]]></Node>
<StgValue><ssdm name="lshr_ln719_3"/></StgValue>
</operation>

<operation id="222" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="16">
<![CDATA[
:82  %trunc_ln719_5 = trunc i16 %lshr_ln719_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln719_5"/></StgValue>
</operation>

<operation id="223" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:88  %add_ln719_19 = add i16 %state_matrix_V_load_3, %tmp_45

]]></Node>
<StgValue><ssdm name="add_ln719_19"/></StgValue>
</operation>

<operation id="224" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="16">
<![CDATA[
:93  %empty_51 = trunc i16 %add_ln719_19 to i1

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="225" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:94  %tmp_47 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %empty_51, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="226" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="4">
<![CDATA[
:95  %tmp_70 = zext i4 %tmp_47 to i16

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="227" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:100  %lshr_ln719_4 = lshr i16 %multiplication_V_add_21, %tmp_70

]]></Node>
<StgValue><ssdm name="lshr_ln719_4"/></StgValue>
</operation>

<operation id="228" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="16">
<![CDATA[
:101  %trunc_ln719_6 = trunc i16 %lshr_ln719_4 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln719_6"/></StgValue>
</operation>

<operation id="229" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:103  %xor_ln719_1 = xor i8 %trunc_ln719_5, %trunc_ln719_6

]]></Node>
<StgValue><ssdm name="xor_ln719_1"/></StgValue>
</operation>

<operation id="230" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:104  %xor_ln719_2 = xor i8 %xor_ln719_1, %xor_ln719

]]></Node>
<StgValue><ssdm name="xor_ln719_2"/></StgValue>
</operation>

<operation id="231" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="8">
<![CDATA[
:105  %zext_ln719 = zext i8 %xor_ln719_2 to i16

]]></Node>
<StgValue><ssdm name="zext_ln719"/></StgValue>
</operation>

<operation id="232" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:106  store i16 %zext_ln719, i16* %state_matrix_V_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="233" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
:107  br label %1

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
