
bootloader_Boot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002b0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ab34  080002b0  080002b0  000012b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  0800ade4  0800ade4  0000bde4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aedc  0800aedc  0000c090  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800aedc  0800aedc  0000bedc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aee4  0800aee4  0000c090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aee4  0800aee4  0000bee4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800aee8  0800aee8  0000bee8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000090  24000000  0800aeec  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000548  24000090  0800af7c  0000c090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000000  20000000  0000d000  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000c090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e44f  00000000  00000000  0000c0be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003735  00000000  00000000  0002a50d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001268  00000000  00000000  0002dc48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e0b  00000000  00000000  0002eeb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003339a  00000000  00000000  0002fcbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018246  00000000  00000000  00063055  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0013e840  00000000  00000000  0007b29b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001b9adb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000053cc  00000000  00000000  001b9b20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  001beeec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	@ (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	@ (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	@ (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	24000090 	.word	0x24000090
 80002cc:	00000000 	.word	0x00000000
 80002d0:	0800adcc 	.word	0x0800adcc

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	@ (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	@ (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	@ (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	24000094 	.word	0x24000094
 80002ec:	0800adcc 	.word	0x0800adcc

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <MX_EXTMEM_MANAGER_Init>:
/**
  * Init External memory manager
  * @retval None
  */
void MX_EXTMEM_MANAGER_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MX_EXTMEM_Init_PreTreatment */

  /* USER CODE END MX_EXTMEM_Init_PreTreatment */
  HAL_RCCEx_EnableClockProtection(RCC_CLOCKPROTECT_XSPI);
 80006c0:	2001      	movs	r0, #1
 80006c2:	f005 f94f 	bl	8005964 <HAL_RCCEx_EnableClockProtection>

  /* Initialization of the memory parameters */
  memset(extmem_list_config, 0x0, sizeof(extmem_list_config));
 80006c6:	22ac      	movs	r2, #172	@ 0xac
 80006c8:	2100      	movs	r1, #0
 80006ca:	480f      	ldr	r0, [pc, #60]	@ (8000708 <MX_EXTMEM_MANAGER_Init+0x4c>)
 80006cc:	f009 fd59 	bl	800a182 <memset>

  /* EXTMEMORY_1 */
  extmem_list_config[0].MemType = EXTMEM_NOR_SFDP;
 80006d0:	4b0d      	ldr	r3, [pc, #52]	@ (8000708 <MX_EXTMEM_MANAGER_Init+0x4c>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	701a      	strb	r2, [r3, #0]
  extmem_list_config[0].Handle = (void*)&hxspi1;
 80006d6:	4b0c      	ldr	r3, [pc, #48]	@ (8000708 <MX_EXTMEM_MANAGER_Init+0x4c>)
 80006d8:	4a0c      	ldr	r2, [pc, #48]	@ (800070c <MX_EXTMEM_MANAGER_Init+0x50>)
 80006da:	605a      	str	r2, [r3, #4]
  extmem_list_config[0].ConfigType = EXTMEM_LINK_CONFIG_8LINES;
 80006dc:	4b0a      	ldr	r3, [pc, #40]	@ (8000708 <MX_EXTMEM_MANAGER_Init+0x4c>)
 80006de:	2203      	movs	r2, #3
 80006e0:	721a      	strb	r2, [r3, #8]

  EXTMEM_Init(EXTMEMORY_1, HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_XSPI1));
 80006e2:	2002      	movs	r0, #2
 80006e4:	f003 fdfe 	bl	80042e4 <HAL_RCCEx_GetPeriphCLKFreq>
 80006e8:	4603      	mov	r3, r0
 80006ea:	4619      	mov	r1, r3
 80006ec:	2000      	movs	r0, #0
 80006ee:	f007 f84b 	bl	8007788 <EXTMEM_Init>

  /* USER CODE BEGIN MX_EXTMEM_Init_PostTreatment */
  if (EXTMEM_MemoryMappedMode(EXTMEMORY_1, EXTMEM_ENABLE) != EXTMEM_OK)
 80006f2:	2100      	movs	r1, #0
 80006f4:	2000      	movs	r0, #0
 80006f6:	f007 f889 	bl	800780c <EXTMEM_MemoryMappedMode>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d001      	beq.n	8000704 <MX_EXTMEM_MANAGER_Init+0x48>
  {
      Error_Handler();
 8000700:	f000 fa7c 	bl	8000bfc <Error_Handler>
  }
  /* USER CODE END MX_EXTMEM_Init_PostTreatment */
}
 8000704:	bf00      	nop
 8000706:	bd80      	pop	{r7, pc}
 8000708:	24000258 	.word	0x24000258
 800070c:	24000150 	.word	0x24000150

08000710 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000716:	f000 fa09 	bl	8000b2c <MPU_Config>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800071a:	f3bf 8f4f 	dsb	sy
}
 800071e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000720:	f3bf 8f6f 	isb	sy
}
 8000724:	bf00      	nop
__STATIC_FORCEINLINE void SCB_DisableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 8000726:	4b39      	ldr	r3, [pc, #228]	@ (800080c <main+0xfc>)
 8000728:	695b      	ldr	r3, [r3, #20]
 800072a:	4a38      	ldr	r2, [pc, #224]	@ (800080c <main+0xfc>)
 800072c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8000730:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000732:	4b36      	ldr	r3, [pc, #216]	@ (800080c <main+0xfc>)
 8000734:	2200      	movs	r2, #0
 8000736:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800073a:	f3bf 8f4f 	dsb	sy
}
 800073e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000740:	f3bf 8f6f 	isb	sy
}
 8000744:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8000746:	bf00      	nop
  //SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000748:	f000 ff2e 	bl	80015a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800074c:	f000 f894 	bl	8000878 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000750:	f000 f9ba 	bl	8000ac8 <MX_GPIO_Init>
  MX_SBS_Init();
 8000754:	f000 f90c 	bl	8000970 <MX_SBS_Init>
  MX_XSPI1_Init();
 8000758:	f000 f95e 	bl	8000a18 <MX_XSPI1_Init>
  MX_USART1_UART_Init();
 800075c:	f000 f910 	bl	8000980 <MX_USART1_UART_Init>
  MX_EXTMEM_MANAGER_Init();
 8000760:	f7ff ffac 	bl	80006bc <MX_EXTMEM_MANAGER_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000764:	2000      	movs	r0, #0
 8000766:	f000 fc8f 	bl	8001088 <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 800076a:	2001      	movs	r0, #1
 800076c:	f000 fc8c 	bl	8001088 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8000770:	2002      	movs	r0, #2
 8000772:	f000 fc89 	bl	8001088 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000776:	2101      	movs	r1, #1
 8000778:	2000      	movs	r0, #0
 800077a:	f000 fd1b 	bl	80011b4 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 800077e:	4b24      	ldr	r3, [pc, #144]	@ (8000810 <main+0x100>)
 8000780:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000784:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000786:	4b22      	ldr	r3, [pc, #136]	@ (8000810 <main+0x100>)
 8000788:	2200      	movs	r2, #0
 800078a:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 800078c:	4b20      	ldr	r3, [pc, #128]	@ (8000810 <main+0x100>)
 800078e:	2200      	movs	r2, #0
 8000790:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000792:	4b1f      	ldr	r3, [pc, #124]	@ (8000810 <main+0x100>)
 8000794:	2200      	movs	r2, #0
 8000796:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000798:	4b1d      	ldr	r3, [pc, #116]	@ (8000810 <main+0x100>)
 800079a:	2200      	movs	r2, #0
 800079c:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 800079e:	491c      	ldr	r1, [pc, #112]	@ (8000810 <main+0x100>)
 80007a0:	2000      	movs	r0, #0
 80007a2:	f000 fdc7 	bl	8001334 <BSP_COM_Init>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d001      	beq.n	80007b0 <main+0xa0>
  {
    Error_Handler();
 80007ac:	f000 fa26 	bl	8000bfc <Error_Handler>
  }

  /* USER CODE BEGIN BSP */
  /* -- Sample board code to send message over COM1 port ---- */
  printf("Welcome to STM32 world !\n\rBoot project is running...\n\r");
 80007b0:	4818      	ldr	r0, [pc, #96]	@ (8000814 <main+0x104>)
 80007b2:	f009 fc91 	bl	800a0d8 <iprintf>
  /* -- Sample board code to switch on leds ---- */
  BSP_LED_On(LED_GREEN);
 80007b6:	2000      	movs	r0, #0
 80007b8:	f000 fcc8 	bl	800114c <BSP_LED_On>
  BSP_LED_On(LED_YELLOW);
 80007bc:	2001      	movs	r0, #1
 80007be:	f000 fcc5 	bl	800114c <BSP_LED_On>
  BSP_LED_On(LED_RED);
 80007c2:	2002      	movs	r0, #2
 80007c4:	f000 fcc2 	bl	800114c <BSP_LED_On>
  /* USER CODE END BSP */

  if (verify_firmware())
 80007c8:	f000 f828 	bl	800081c <verify_firmware>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d00b      	beq.n	80007ea <main+0xda>
  {
      uint8_t ok = BOOT_OK_BYTE;
 80007d2:	23a5      	movs	r3, #165	@ 0xa5
 80007d4:	71fb      	strb	r3, [r7, #7]
      HAL_UART_Transmit(&huart1, &ok, 1, HAL_MAX_DELAY);
 80007d6:	1df9      	adds	r1, r7, #7
 80007d8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80007dc:	2201      	movs	r2, #1
 80007de:	480e      	ldr	r0, [pc, #56]	@ (8000818 <main+0x108>)
 80007e0:	f005 f970 	bl	8005ac4 <HAL_UART_Transmit>
      jump_to_application();
 80007e4:	f000 f82e 	bl	8000844 <jump_to_application>
 80007e8:	e00a      	b.n	8000800 <main+0xf0>
  }
  else
  {
      uint8_t fail = BOOT_FAIL_BYTE;
 80007ea:	235a      	movs	r3, #90	@ 0x5a
 80007ec:	71bb      	strb	r3, [r7, #6]
      HAL_UART_Transmit(&huart1, &fail, 1, HAL_MAX_DELAY);
 80007ee:	1db9      	adds	r1, r7, #6
 80007f0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80007f4:	2201      	movs	r2, #1
 80007f6:	4808      	ldr	r0, [pc, #32]	@ (8000818 <main+0x108>)
 80007f8:	f005 f964 	bl	8005ac4 <HAL_UART_Transmit>
      while (1); // halt
 80007fc:	bf00      	nop
 80007fe:	e7fd      	b.n	80007fc <main+0xec>
 8000800:	2300      	movs	r3, #0
  }
}
 8000802:	4618      	mov	r0, r3
 8000804:	3708      	adds	r7, #8
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	e000ed00 	.word	0xe000ed00
 8000810:	240000ac 	.word	0x240000ac
 8000814:	0800ade4 	.word	0x0800ade4
 8000818:	240000bc 	.word	0x240000bc

0800081c <verify_firmware>:

int verify_firmware(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0
	volatile uint32_t test;
	test = *(volatile uint32_t *)0x70000000;
 8000822:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	607b      	str	r3, [r7, #4]

	printf("XSPI word = 0x%08lX\r\n", test);
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	4619      	mov	r1, r3
 800082e:	4804      	ldr	r0, [pc, #16]	@ (8000840 <verify_firmware+0x24>)
 8000830:	f009 fc52 	bl	800a0d8 <iprintf>
}
 8000834:	bf00      	nop
 8000836:	4618      	mov	r0, r3
 8000838:	3708      	adds	r7, #8
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	0800ae1c 	.word	0x0800ae1c

08000844 <jump_to_application>:

void jump_to_application(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b084      	sub	sp, #16
 8000848:	af00      	add	r7, sp, #0
    uint32_t app_stack = *(uint32_t *)APP_START_ADDR;
 800084a:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	60fb      	str	r3, [r7, #12]
    uint32_t app_reset = *(uint32_t *)(APP_START_ADDR + 4);
 8000852:	4b08      	ldr	r3, [pc, #32]	@ (8000874 <jump_to_application+0x30>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	60bb      	str	r3, [r7, #8]

    void (*app_reset_handler)(void) = (void *)app_reset;
 8000858:	68bb      	ldr	r3, [r7, #8]
 800085a:	607b      	str	r3, [r7, #4]
 800085c:	68fb      	ldr	r3, [r7, #12]
 800085e:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000860:	683b      	ldr	r3, [r7, #0]
 8000862:	f383 8808 	msr	MSP, r3
}
 8000866:	bf00      	nop

    __set_MSP(app_stack);
    app_reset_handler();
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	4798      	blx	r3
}
 800086c:	bf00      	nop
 800086e:	3710      	adds	r7, #16
 8000870:	46bd      	mov	sp, r7
 8000872:	bd80      	pop	{r7, pc}
 8000874:	70000004 	.word	0x70000004

08000878 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b0b0      	sub	sp, #192	@ 0xc0
 800087c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800087e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000882:	229c      	movs	r2, #156	@ 0x9c
 8000884:	2100      	movs	r1, #0
 8000886:	4618      	mov	r0, r3
 8000888:	f009 fc7b 	bl	800a182 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800088c:	1d3b      	adds	r3, r7, #4
 800088e:	2220      	movs	r2, #32
 8000890:	2100      	movs	r1, #0
 8000892:	4618      	mov	r0, r3
 8000894:	f009 fc75 	bl	800a182 <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE0) != HAL_OK)
 8000898:	2001      	movs	r0, #1
 800089a:	f001 fb6d 	bl	8001f78 <HAL_PWREx_ControlVoltageScaling>
 800089e:	4603      	mov	r3, r0
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d001      	beq.n	80008a8 <SystemClock_Config+0x30>
  {
    Error_Handler();
 80008a4:	f000 f9aa 	bl	8000bfc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008a8:	2302      	movs	r3, #2
 80008aa:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008ac:	2301      	movs	r3, #1
 80008ae:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80008b0:	2300      	movs	r3, #0
 80008b2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008b4:	2340      	movs	r3, #64	@ 0x40
 80008b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL1.PLLState = RCC_PLL_ON;
 80008b8:	2302      	movs	r3, #2
 80008ba:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL1.PLLSource = RCC_PLLSOURCE_HSI;
 80008bc:	2300      	movs	r3, #0
 80008be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL1.PLLM = 32;
 80008c0:	2320      	movs	r3, #32
 80008c2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL1.PLLN = 300;
 80008c4:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 80008c8:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL1.PLLP = 1;
 80008ca:	2301      	movs	r3, #1
 80008cc:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL1.PLLQ = 2;
 80008ce:	2302      	movs	r3, #2
 80008d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL1.PLLR = 2;
 80008d2:	2302      	movs	r3, #2
 80008d4:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL1.PLLS = 2;
 80008d6:	2302      	movs	r3, #2
 80008d8:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL1.PLLT = 2;
 80008da:	2302      	movs	r3, #2
 80008dc:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL1.PLLFractional = 0;
 80008de:	2300      	movs	r3, #0
 80008e0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL2.PLLState = RCC_PLL_ON;
 80008e2:	2302      	movs	r3, #2
 80008e4:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL2.PLLSource = RCC_PLLSOURCE_HSI;
 80008e6:	2300      	movs	r3, #0
 80008e8:	677b      	str	r3, [r7, #116]	@ 0x74
  RCC_OscInitStruct.PLL2.PLLM = 4;
 80008ea:	2304      	movs	r3, #4
 80008ec:	67bb      	str	r3, [r7, #120]	@ 0x78
  RCC_OscInitStruct.PLL2.PLLN = 25;
 80008ee:	2319      	movs	r3, #25
 80008f0:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.PLL2.PLLP = 2;
 80008f2:	2302      	movs	r3, #2
 80008f4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL2.PLLQ = 2;
 80008f8:	2302      	movs	r3, #2
 80008fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  RCC_OscInitStruct.PLL2.PLLR = 2;
 80008fe:	2302      	movs	r3, #2
 8000900:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL2.PLLS = 2;
 8000904:	2302      	movs	r3, #2
 8000906:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL2.PLLT = 2;
 800090a:	2302      	movs	r3, #2
 800090c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL2.PLLFractional = 0;
 8000910:	2300      	movs	r3, #0
 8000912:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  RCC_OscInitStruct.PLL3.PLLState = RCC_PLL_NONE;
 8000916:	2300      	movs	r3, #0
 8000918:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800091c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000920:	4618      	mov	r0, r3
 8000922:	f001 fb61 	bl	8001fe8 <HAL_RCC_OscConfig>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 800092c:	f000 f966 	bl	8000bfc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000930:	233f      	movs	r3, #63	@ 0x3f
 8000932:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK4|RCC_CLOCKTYPE_PCLK5;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000934:	2303      	movs	r3, #3
 8000936:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000938:	2300      	movs	r3, #0
 800093a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800093c:	2308      	movs	r3, #8
 800093e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000940:	2304      	movs	r3, #4
 8000942:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000944:	2340      	movs	r3, #64	@ 0x40
 8000946:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000948:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800094c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB5CLKDivider = RCC_APB5_DIV2;
 800094e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000952:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000954:	1d3b      	adds	r3, r7, #4
 8000956:	2137      	movs	r1, #55	@ 0x37
 8000958:	4618      	mov	r0, r3
 800095a:	f001 fe7f 	bl	800265c <HAL_RCC_ClockConfig>
 800095e:	4603      	mov	r3, r0
 8000960:	2b00      	cmp	r3, #0
 8000962:	d001      	beq.n	8000968 <SystemClock_Config+0xf0>
  {
    Error_Handler();
 8000964:	f000 f94a 	bl	8000bfc <Error_Handler>
  }
}
 8000968:	bf00      	nop
 800096a:	37c0      	adds	r7, #192	@ 0xc0
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}

08000970 <MX_SBS_Init>:
  * @brief SBS Initialization Function
  * @param None
  * @retval None
  */
static void MX_SBS_Init(void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE END SBS_Init 1 */
  /* USER CODE BEGIN SBS_Init 2 */

  /* USER CODE END SBS_Init 2 */

}
 8000974:	bf00      	nop
 8000976:	46bd      	mov	sp, r7
 8000978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097c:	4770      	bx	lr
	...

08000980 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000984:	4b22      	ldr	r3, [pc, #136]	@ (8000a10 <MX_USART1_UART_Init+0x90>)
 8000986:	4a23      	ldr	r2, [pc, #140]	@ (8000a14 <MX_USART1_UART_Init+0x94>)
 8000988:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800098a:	4b21      	ldr	r3, [pc, #132]	@ (8000a10 <MX_USART1_UART_Init+0x90>)
 800098c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000990:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000992:	4b1f      	ldr	r3, [pc, #124]	@ (8000a10 <MX_USART1_UART_Init+0x90>)
 8000994:	2200      	movs	r2, #0
 8000996:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000998:	4b1d      	ldr	r3, [pc, #116]	@ (8000a10 <MX_USART1_UART_Init+0x90>)
 800099a:	2200      	movs	r2, #0
 800099c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800099e:	4b1c      	ldr	r3, [pc, #112]	@ (8000a10 <MX_USART1_UART_Init+0x90>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009a4:	4b1a      	ldr	r3, [pc, #104]	@ (8000a10 <MX_USART1_UART_Init+0x90>)
 80009a6:	220c      	movs	r2, #12
 80009a8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009aa:	4b19      	ldr	r3, [pc, #100]	@ (8000a10 <MX_USART1_UART_Init+0x90>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009b0:	4b17      	ldr	r3, [pc, #92]	@ (8000a10 <MX_USART1_UART_Init+0x90>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009b6:	4b16      	ldr	r3, [pc, #88]	@ (8000a10 <MX_USART1_UART_Init+0x90>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009bc:	4b14      	ldr	r3, [pc, #80]	@ (8000a10 <MX_USART1_UART_Init+0x90>)
 80009be:	2200      	movs	r2, #0
 80009c0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009c2:	4b13      	ldr	r3, [pc, #76]	@ (8000a10 <MX_USART1_UART_Init+0x90>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009c8:	4811      	ldr	r0, [pc, #68]	@ (8000a10 <MX_USART1_UART_Init+0x90>)
 80009ca:	f005 f82b 	bl	8005a24 <HAL_UART_Init>
 80009ce:	4603      	mov	r3, r0
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d001      	beq.n	80009d8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80009d4:	f000 f912 	bl	8000bfc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009d8:	2100      	movs	r1, #0
 80009da:	480d      	ldr	r0, [pc, #52]	@ (8000a10 <MX_USART1_UART_Init+0x90>)
 80009dc:	f005 fefb 	bl	80067d6 <HAL_UARTEx_SetTxFifoThreshold>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d001      	beq.n	80009ea <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80009e6:	f000 f909 	bl	8000bfc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009ea:	2100      	movs	r1, #0
 80009ec:	4808      	ldr	r0, [pc, #32]	@ (8000a10 <MX_USART1_UART_Init+0x90>)
 80009ee:	f005 ff30 	bl	8006852 <HAL_UARTEx_SetRxFifoThreshold>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d001      	beq.n	80009fc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80009f8:	f000 f900 	bl	8000bfc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80009fc:	4804      	ldr	r0, [pc, #16]	@ (8000a10 <MX_USART1_UART_Init+0x90>)
 80009fe:	f005 feb1 	bl	8006764 <HAL_UARTEx_DisableFifoMode>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000a08:	f000 f8f8 	bl	8000bfc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a0c:	bf00      	nop
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	240000bc 	.word	0x240000bc
 8000a14:	42001000 	.word	0x42001000

08000a18 <MX_XSPI1_Init>:
  * @brief XSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_XSPI1_Init(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b084      	sub	sp, #16
 8000a1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN XSPI1_Init 0 */

  /* USER CODE END XSPI1_Init 0 */

  XSPIM_CfgTypeDef sXspiManagerCfg = {0};
 8000a1e:	1d3b      	adds	r3, r7, #4
 8000a20:	2200      	movs	r2, #0
 8000a22:	601a      	str	r2, [r3, #0]
 8000a24:	605a      	str	r2, [r3, #4]
 8000a26:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN XSPI1_Init 1 */

  /* USER CODE END XSPI1_Init 1 */
  /* XSPI1 parameter configuration*/
  hxspi1.Instance = XSPI1;
 8000a28:	4b25      	ldr	r3, [pc, #148]	@ (8000ac0 <MX_XSPI1_Init+0xa8>)
 8000a2a:	4a26      	ldr	r2, [pc, #152]	@ (8000ac4 <MX_XSPI1_Init+0xac>)
 8000a2c:	601a      	str	r2, [r3, #0]
  hxspi1.Init.FifoThresholdByte = 1;
 8000a2e:	4b24      	ldr	r3, [pc, #144]	@ (8000ac0 <MX_XSPI1_Init+0xa8>)
 8000a30:	2201      	movs	r2, #1
 8000a32:	605a      	str	r2, [r3, #4]
  hxspi1.Init.MemoryMode = HAL_XSPI_DUAL_MEM;
 8000a34:	4b22      	ldr	r3, [pc, #136]	@ (8000ac0 <MX_XSPI1_Init+0xa8>)
 8000a36:	2240      	movs	r2, #64	@ 0x40
 8000a38:	609a      	str	r2, [r3, #8]
  hxspi1.Init.MemoryType = HAL_XSPI_MEMTYPE_MACRONIX;
 8000a3a:	4b21      	ldr	r3, [pc, #132]	@ (8000ac0 <MX_XSPI1_Init+0xa8>)
 8000a3c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000a40:	60da      	str	r2, [r3, #12]
  hxspi1.Init.MemorySize = HAL_XSPI_SIZE_16B;
 8000a42:	4b1f      	ldr	r3, [pc, #124]	@ (8000ac0 <MX_XSPI1_Init+0xa8>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	611a      	str	r2, [r3, #16]
  hxspi1.Init.ChipSelectHighTimeCycle = 1;
 8000a48:	4b1d      	ldr	r3, [pc, #116]	@ (8000ac0 <MX_XSPI1_Init+0xa8>)
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	615a      	str	r2, [r3, #20]
  hxspi1.Init.FreeRunningClock = HAL_XSPI_FREERUNCLK_ENABLE;
 8000a4e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ac0 <MX_XSPI1_Init+0xa8>)
 8000a50:	2202      	movs	r2, #2
 8000a52:	619a      	str	r2, [r3, #24]
  hxspi1.Init.ClockMode = HAL_XSPI_CLOCK_MODE_0;
 8000a54:	4b1a      	ldr	r3, [pc, #104]	@ (8000ac0 <MX_XSPI1_Init+0xa8>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	61da      	str	r2, [r3, #28]
  hxspi1.Init.WrapSize = HAL_XSPI_WRAP_NOT_SUPPORTED;
 8000a5a:	4b19      	ldr	r3, [pc, #100]	@ (8000ac0 <MX_XSPI1_Init+0xa8>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	621a      	str	r2, [r3, #32]
  hxspi1.Init.ClockPrescaler = 8;
 8000a60:	4b17      	ldr	r3, [pc, #92]	@ (8000ac0 <MX_XSPI1_Init+0xa8>)
 8000a62:	2208      	movs	r2, #8
 8000a64:	625a      	str	r2, [r3, #36]	@ 0x24
  hxspi1.Init.SampleShifting = HAL_XSPI_SAMPLE_SHIFT_NONE;
 8000a66:	4b16      	ldr	r3, [pc, #88]	@ (8000ac0 <MX_XSPI1_Init+0xa8>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	629a      	str	r2, [r3, #40]	@ 0x28
  hxspi1.Init.ChipSelectBoundary = HAL_XSPI_BONDARYOF_NONE;
 8000a6c:	4b14      	ldr	r3, [pc, #80]	@ (8000ac0 <MX_XSPI1_Init+0xa8>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	631a      	str	r2, [r3, #48]	@ 0x30
  hxspi1.Init.MaxTran = 0;
 8000a72:	4b13      	ldr	r3, [pc, #76]	@ (8000ac0 <MX_XSPI1_Init+0xa8>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	635a      	str	r2, [r3, #52]	@ 0x34
  hxspi1.Init.Refresh = 0;
 8000a78:	4b11      	ldr	r3, [pc, #68]	@ (8000ac0 <MX_XSPI1_Init+0xa8>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	639a      	str	r2, [r3, #56]	@ 0x38
  hxspi1.Init.MemorySelect = HAL_XSPI_CSSEL_NCS1;
 8000a7e:	4b10      	ldr	r3, [pc, #64]	@ (8000ac0 <MX_XSPI1_Init+0xa8>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_XSPI_Init(&hxspi1) != HAL_OK)
 8000a84:	480e      	ldr	r0, [pc, #56]	@ (8000ac0 <MX_XSPI1_Init+0xa8>)
 8000a86:	f005 ff71 	bl	800696c <HAL_XSPI_Init>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <MX_XSPI1_Init+0x7c>
  {
    Error_Handler();
 8000a90:	f000 f8b4 	bl	8000bfc <Error_Handler>
  }
  sXspiManagerCfg.nCSOverride = HAL_XSPI_CSSEL_OVR_DISABLED;
 8000a94:	2300      	movs	r3, #0
 8000a96:	607b      	str	r3, [r7, #4]
  sXspiManagerCfg.IOPort = HAL_XSPIM_IOPORT_1;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	60bb      	str	r3, [r7, #8]
  sXspiManagerCfg.Req2AckTime = 1;
 8000a9c:	2301      	movs	r3, #1
 8000a9e:	60fb      	str	r3, [r7, #12]
  if (HAL_XSPIM_Config(&hxspi1, &sXspiManagerCfg, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000aa0:	1d3b      	adds	r3, r7, #4
 8000aa2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	4805      	ldr	r0, [pc, #20]	@ (8000ac0 <MX_XSPI1_Init+0xa8>)
 8000aaa:	f006 fb59 	bl	8007160 <HAL_XSPIM_Config>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d001      	beq.n	8000ab8 <MX_XSPI1_Init+0xa0>
  {
    Error_Handler();
 8000ab4:	f000 f8a2 	bl	8000bfc <Error_Handler>
  }
  /* USER CODE BEGIN XSPI1_Init 2 */

  /* USER CODE END XSPI1_Init 2 */

}
 8000ab8:	bf00      	nop
 8000aba:	3710      	adds	r7, #16
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	24000150 	.word	0x24000150
 8000ac4:	52005000 	.word	0x52005000

08000ac8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	b085      	sub	sp, #20
 8000acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ace:	4b16      	ldr	r3, [pc, #88]	@ (8000b28 <MX_GPIO_Init+0x60>)
 8000ad0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000ad4:	4a14      	ldr	r2, [pc, #80]	@ (8000b28 <MX_GPIO_Init+0x60>)
 8000ad6:	f043 0301 	orr.w	r3, r3, #1
 8000ada:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000ade:	4b12      	ldr	r3, [pc, #72]	@ (8000b28 <MX_GPIO_Init+0x60>)
 8000ae0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000ae4:	60fb      	str	r3, [r7, #12]
 8000ae6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOP_CLK_ENABLE();
 8000ae8:	4b0f      	ldr	r3, [pc, #60]	@ (8000b28 <MX_GPIO_Init+0x60>)
 8000aea:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000aee:	4a0e      	ldr	r2, [pc, #56]	@ (8000b28 <MX_GPIO_Init+0x60>)
 8000af0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000af4:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000af8:	4b0b      	ldr	r3, [pc, #44]	@ (8000b28 <MX_GPIO_Init+0x60>)
 8000afa:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000afe:	60bb      	str	r3, [r7, #8]
 8000b00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOO_CLK_ENABLE();
 8000b02:	4b09      	ldr	r3, [pc, #36]	@ (8000b28 <MX_GPIO_Init+0x60>)
 8000b04:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000b08:	4a07      	ldr	r2, [pc, #28]	@ (8000b28 <MX_GPIO_Init+0x60>)
 8000b0a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b0e:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000b12:	4b05      	ldr	r3, [pc, #20]	@ (8000b28 <MX_GPIO_Init+0x60>)
 8000b14:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000b18:	607b      	str	r3, [r7, #4]
 8000b1a:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b1c:	bf00      	nop
 8000b1e:	3714      	adds	r7, #20
 8000b20:	46bd      	mov	sp, r7
 8000b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b26:	4770      	bx	lr
 8000b28:	58024400 	.word	0x58024400

08000b2c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

static void MPU_Config(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b086      	sub	sp, #24
 8000b30:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000b32:	1d3b      	adds	r3, r7, #4
 8000b34:	2200      	movs	r2, #0
 8000b36:	601a      	str	r2, [r3, #0]
 8000b38:	605a      	str	r2, [r3, #4]
 8000b3a:	609a      	str	r2, [r3, #8]
 8000b3c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000b3e:	f000 fefd 	bl	800193c <HAL_MPU_Disable>

  /* Disables all MPU regions */
  for(uint8_t i=0; i<__MPU_REGIONCOUNT; i++)
 8000b42:	2300      	movs	r3, #0
 8000b44:	75fb      	strb	r3, [r7, #23]
 8000b46:	e006      	b.n	8000b56 <MPU_Config+0x2a>
  {
    HAL_MPU_DisableRegion(i);
 8000b48:	7dfb      	ldrb	r3, [r7, #23]
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f000 ff14 	bl	8001978 <HAL_MPU_DisableRegion>
  for(uint8_t i=0; i<__MPU_REGIONCOUNT; i++)
 8000b50:	7dfb      	ldrb	r3, [r7, #23]
 8000b52:	3301      	adds	r3, #1
 8000b54:	75fb      	strb	r3, [r7, #23]
 8000b56:	7dfb      	ldrb	r3, [r7, #23]
 8000b58:	2b0f      	cmp	r3, #15
 8000b5a:	d9f5      	bls.n	8000b48 <MPU_Config+0x1c>
  }

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000b5c:	2301      	movs	r3, #1
 8000b5e:	713b      	strb	r3, [r7, #4]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000b60:	2300      	movs	r3, #0
 8000b62:	717b      	strb	r3, [r7, #5]
  MPU_InitStruct.BaseAddress = 0x0;
 8000b64:	2300      	movs	r3, #0
 8000b66:	60bb      	str	r3, [r7, #8]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000b68:	231f      	movs	r3, #31
 8000b6a:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000b6c:	2387      	movs	r3, #135	@ 0x87
 8000b6e:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000b70:	2300      	movs	r3, #0
 8000b72:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000b74:	2300      	movs	r3, #0
 8000b76:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000b78:	2301      	movs	r3, #1
 8000b7a:	743b      	strb	r3, [r7, #16]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	747b      	strb	r3, [r7, #17]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000b80:	2300      	movs	r3, #0
 8000b82:	74bb      	strb	r3, [r7, #18]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000b84:	2300      	movs	r3, #0
 8000b86:	74fb      	strb	r3, [r7, #19]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000b88:	1d3b      	adds	r3, r7, #4
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f000 ff0a 	bl	80019a4 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable           = MPU_REGION_ENABLE;
 8000b90:	2301      	movs	r3, #1
 8000b92:	713b      	strb	r3, [r7, #4]
  MPU_InitStruct.Number           = MPU_REGION_NUMBER2;
 8000b94:	2302      	movs	r3, #2
 8000b96:	717b      	strb	r3, [r7, #5]
  MPU_InitStruct.BaseAddress      = 0x70000000;
 8000b98:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 8000b9c:	60bb      	str	r3, [r7, #8]
  MPU_InitStruct.Size             = MPU_REGION_SIZE_256MB;
 8000b9e:	231b      	movs	r3, #27
 8000ba0:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.TypeExtField     = MPU_TEX_LEVEL0;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000baa:	2303      	movs	r3, #3
 8000bac:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.DisableExec      = MPU_INSTRUCTION_ACCESS_ENABLE;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	743b      	strb	r3, [r7, #16]
  MPU_InitStruct.IsShareable      = MPU_ACCESS_NOT_SHAREABLE;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	747b      	strb	r3, [r7, #17]
  MPU_InitStruct.IsCacheable      = MPU_ACCESS_NOT_CACHEABLE;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	74bb      	strb	r3, [r7, #18]
  MPU_InitStruct.IsBufferable     = MPU_ACCESS_NOT_BUFFERABLE;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	74fb      	strb	r3, [r7, #19]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000bbe:	1d3b      	adds	r3, r7, #4
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	f000 feef 	bl	80019a4 <HAL_MPU_ConfigRegion>

  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000bc6:	2004      	movs	r0, #4
 8000bc8:	f000 fe96 	bl	80018f8 <HAL_MPU_Enable>

}
 8000bcc:	bf00      	nop
 8000bce:	3718      	adds	r7, #24
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}

08000bd4 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pressed button
  * @retval None
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b083      	sub	sp, #12
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	4603      	mov	r3, r0
 8000bdc:	71fb      	strb	r3, [r7, #7]
  if (Button == BUTTON_USER)
 8000bde:	79fb      	ldrb	r3, [r7, #7]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d102      	bne.n	8000bea <BSP_PB_Callback+0x16>
  {
    BspButtonState = BUTTON_PRESSED;
 8000be4:	4b04      	ldr	r3, [pc, #16]	@ (8000bf8 <BSP_PB_Callback+0x24>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	601a      	str	r2, [r3, #0]
  }
}
 8000bea:	bf00      	nop
 8000bec:	370c      	adds	r7, #12
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop
 8000bf8:	24000000 	.word	0x24000000

08000bfc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000c00:	b672      	cpsid	i
}
 8000c02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c04:	bf00      	nop
 8000c06:	e7fd      	b.n	8000c04 <Error_Handler+0x8>

08000c08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b0a8      	sub	sp, #160	@ 0xa0
 8000c0c:	af00      	add	r7, sp, #0
RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c0e:	1d3b      	adds	r3, r7, #4
 8000c10:	229c      	movs	r2, #156	@ 0x9c
 8000c12:	2100      	movs	r1, #0
 8000c14:	4618      	mov	r0, r3
 8000c16:	f009 fab4 	bl	800a182 <memset>

  /* Configure the system Power Supply */

  if (HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY) != HAL_OK)
 8000c1a:	2002      	movs	r0, #2
 8000c1c:	f001 f95a 	bl	8001ed4 <HAL_PWREx_ConfigSupply>
 8000c20:	4603      	mov	r3, r0
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d001      	beq.n	8000c2a <HAL_MspInit+0x22>
  {
    /* Initialization error */
    Error_Handler();
 8000c26:	f7ff ffe9 	bl	8000bfc <Error_Handler>

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SBS_CLK_ENABLE();
 8000c2a:	4b10      	ldr	r3, [pc, #64]	@ (8000c6c <HAL_MspInit+0x64>)
 8000c2c:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000c30:	4a0e      	ldr	r2, [pc, #56]	@ (8000c6c <HAL_MspInit+0x64>)
 8000c32:	f043 0302 	orr.w	r3, r3, #2
 8000c36:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8000c3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000c6c <HAL_MspInit+0x64>)
 8000c3c:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000c40:	603b      	str	r3, [r7, #0]
 8000c42:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Enable the XSPIM_P1 interface */
  HAL_PWREx_EnableXSPIM1();
 8000c44:	f001 f9c0 	bl	8001fc8 <HAL_PWREx_EnableXSPIM1>

  /* The CSI is used by the compensation cells and must be enabled before enabling the
     compensation cells.
     For more details refer to RM0477 [SBS I/O compensation cell management] chapter.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI;
 8000c48:	2310      	movs	r3, #16
 8000c4a:	607b      	str	r3, [r7, #4]
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 8000c4c:	2380      	movs	r3, #128	@ 0x80
 8000c4e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c50:	1d3b      	adds	r3, r7, #4
 8000c52:	4618      	mov	r0, r3
 8000c54:	f001 f9c8 	bl	8001fe8 <HAL_RCC_OscConfig>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d001      	beq.n	8000c62 <HAL_MspInit+0x5a>
  {
    Error_Handler();
 8000c5e:	f7ff ffcd 	bl	8000bfc <Error_Handler>
  /* high speed low voltage config */

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c62:	bf00      	nop
 8000c64:	37a0      	adds	r7, #160	@ 0xa0
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	58024400 	.word	0x58024400

08000c70 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b0aa      	sub	sp, #168	@ 0xa8
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c78:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	601a      	str	r2, [r3, #0]
 8000c80:	605a      	str	r2, [r3, #4]
 8000c82:	609a      	str	r2, [r3, #8]
 8000c84:	60da      	str	r2, [r3, #12]
 8000c86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c88:	f107 0310 	add.w	r3, r7, #16
 8000c8c:	2284      	movs	r2, #132	@ 0x84
 8000c8e:	2100      	movs	r1, #0
 8000c90:	4618      	mov	r0, r3
 8000c92:	f009 fa76 	bl	800a182 <memset>
  if(huart->Instance==USART1)
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	4a23      	ldr	r2, [pc, #140]	@ (8000d28 <HAL_UART_MspInit+0xb8>)
 8000c9c:	4293      	cmp	r3, r2
 8000c9e:	d13e      	bne.n	8000d1e <HAL_UART_MspInit+0xae>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000ca0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ca4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000caa:	f107 0310 	add.w	r3, r7, #16
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f002 fc14 	bl	80034dc <HAL_RCCEx_PeriphCLKConfig>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d001      	beq.n	8000cbe <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000cba:	f7ff ff9f 	bl	8000bfc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000cbe:	4b1b      	ldr	r3, [pc, #108]	@ (8000d2c <HAL_UART_MspInit+0xbc>)
 8000cc0:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8000cc4:	4a19      	ldr	r2, [pc, #100]	@ (8000d2c <HAL_UART_MspInit+0xbc>)
 8000cc6:	f043 0310 	orr.w	r3, r3, #16
 8000cca:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
 8000cce:	4b17      	ldr	r3, [pc, #92]	@ (8000d2c <HAL_UART_MspInit+0xbc>)
 8000cd0:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8000cd4:	60fb      	str	r3, [r7, #12]
 8000cd6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cd8:	4b14      	ldr	r3, [pc, #80]	@ (8000d2c <HAL_UART_MspInit+0xbc>)
 8000cda:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000cde:	4a13      	ldr	r2, [pc, #76]	@ (8000d2c <HAL_UART_MspInit+0xbc>)
 8000ce0:	f043 0301 	orr.w	r3, r3, #1
 8000ce4:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000ce8:	4b10      	ldr	r3, [pc, #64]	@ (8000d2c <HAL_UART_MspInit+0xbc>)
 8000cea:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000cee:	60bb      	str	r3, [r7, #8]
 8000cf0:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000cf2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000cf6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cfa:	2302      	movs	r3, #2
 8000cfc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d00:	2300      	movs	r3, #0
 8000d02:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d06:	2300      	movs	r3, #0
 8000d08:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000d0c:	2307      	movs	r3, #7
 8000d0e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d12:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000d16:	4619      	mov	r1, r3
 8000d18:	4805      	ldr	r0, [pc, #20]	@ (8000d30 <HAL_UART_MspInit+0xc0>)
 8000d1a:	f000 ff63 	bl	8001be4 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000d1e:	bf00      	nop
 8000d20:	37a8      	adds	r7, #168	@ 0xa8
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	42001000 	.word	0x42001000
 8000d2c:	58024400 	.word	0x58024400
 8000d30:	58020000 	.word	0x58020000

08000d34 <HAL_XSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hxspi: XSPI handle pointer
  * @retval None
  */
void HAL_XSPI_MspInit(XSPI_HandleTypeDef* hxspi)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b0ac      	sub	sp, #176	@ 0xb0
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d3c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000d40:	2200      	movs	r2, #0
 8000d42:	601a      	str	r2, [r3, #0]
 8000d44:	605a      	str	r2, [r3, #4]
 8000d46:	609a      	str	r2, [r3, #8]
 8000d48:	60da      	str	r2, [r3, #12]
 8000d4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d4c:	f107 0318 	add.w	r3, r7, #24
 8000d50:	2284      	movs	r2, #132	@ 0x84
 8000d52:	2100      	movs	r1, #0
 8000d54:	4618      	mov	r0, r3
 8000d56:	f009 fa14 	bl	800a182 <memset>
  if(hxspi->Instance==XSPI1)
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	4a39      	ldr	r2, [pc, #228]	@ (8000e44 <HAL_XSPI_MspInit+0x110>)
 8000d60:	4293      	cmp	r3, r2
 8000d62:	d16b      	bne.n	8000e3c <HAL_XSPI_MspInit+0x108>

    /* USER CODE END XSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_XSPI1;
 8000d64:	2302      	movs	r3, #2
 8000d66:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Xspi1ClockSelection = RCC_XSPI1CLKSOURCE_PLL2S;
 8000d68:	2310      	movs	r3, #16
 8000d6a:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d6c:	f107 0318 	add.w	r3, r7, #24
 8000d70:	4618      	mov	r0, r3
 8000d72:	f002 fbb3 	bl	80034dc <HAL_RCCEx_PeriphCLKConfig>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d001      	beq.n	8000d80 <HAL_XSPI_MspInit+0x4c>
    {
      Error_Handler();
 8000d7c:	f7ff ff3e 	bl	8000bfc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_XSPIM_CLK_ENABLE();
 8000d80:	4b31      	ldr	r3, [pc, #196]	@ (8000e48 <HAL_XSPI_MspInit+0x114>)
 8000d82:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8000d86:	4a30      	ldr	r2, [pc, #192]	@ (8000e48 <HAL_XSPI_MspInit+0x114>)
 8000d88:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d8c:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
 8000d90:	4b2d      	ldr	r3, [pc, #180]	@ (8000e48 <HAL_XSPI_MspInit+0x114>)
 8000d92:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8000d96:	617b      	str	r3, [r7, #20]
 8000d98:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_XSPI1_CLK_ENABLE();
 8000d9a:	4b2b      	ldr	r3, [pc, #172]	@ (8000e48 <HAL_XSPI_MspInit+0x114>)
 8000d9c:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8000da0:	4a29      	ldr	r2, [pc, #164]	@ (8000e48 <HAL_XSPI_MspInit+0x114>)
 8000da2:	f043 0320 	orr.w	r3, r3, #32
 8000da6:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
 8000daa:	4b27      	ldr	r3, [pc, #156]	@ (8000e48 <HAL_XSPI_MspInit+0x114>)
 8000dac:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8000db0:	613b      	str	r3, [r7, #16]
 8000db2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOP_CLK_ENABLE();
 8000db4:	4b24      	ldr	r3, [pc, #144]	@ (8000e48 <HAL_XSPI_MspInit+0x114>)
 8000db6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000dba:	4a23      	ldr	r2, [pc, #140]	@ (8000e48 <HAL_XSPI_MspInit+0x114>)
 8000dbc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000dc0:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000dc4:	4b20      	ldr	r3, [pc, #128]	@ (8000e48 <HAL_XSPI_MspInit+0x114>)
 8000dc6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000dca:	60fb      	str	r3, [r7, #12]
 8000dcc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOO_CLK_ENABLE();
 8000dce:	4b1e      	ldr	r3, [pc, #120]	@ (8000e48 <HAL_XSPI_MspInit+0x114>)
 8000dd0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000dd4:	4a1c      	ldr	r2, [pc, #112]	@ (8000e48 <HAL_XSPI_MspInit+0x114>)
 8000dd6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000dda:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000dde:	4b1a      	ldr	r3, [pc, #104]	@ (8000e48 <HAL_XSPI_MspInit+0x114>)
 8000de0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000de4:	60bb      	str	r3, [r7, #8]
 8000de6:	68bb      	ldr	r3, [r7, #8]
    PP1     ------> XSPIM_P1_IO1
    PP4     ------> XSPIM_P1_IO4
    PO4     ------> XSPIM_P1_CLK
    PP6     ------> XSPIM_P1_IO6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_0|GPIO_PIN_7
 8000de8:	23ff      	movs	r3, #255	@ 0xff
 8000dea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
                          |GPIO_PIN_5|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dee:	2302      	movs	r3, #2
 8000df0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df4:	2300      	movs	r3, #0
 8000df6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dfa:	2303      	movs	r3, #3
 8000dfc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF9_XSPIM_P1;
 8000e00:	2309      	movs	r3, #9
 8000e02:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOP, &GPIO_InitStruct);
 8000e06:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	480f      	ldr	r0, [pc, #60]	@ (8000e4c <HAL_XSPI_MspInit+0x118>)
 8000e0e:	f000 fee9 	bl	8001be4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4;
 8000e12:	2314      	movs	r3, #20
 8000e14:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e18:	2302      	movs	r3, #2
 8000e1a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e24:	2303      	movs	r3, #3
 8000e26:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF9_XSPIM_P1;
 8000e2a:	2309      	movs	r3, #9
 8000e2c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOO, &GPIO_InitStruct);
 8000e30:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000e34:	4619      	mov	r1, r3
 8000e36:	4806      	ldr	r0, [pc, #24]	@ (8000e50 <HAL_XSPI_MspInit+0x11c>)
 8000e38:	f000 fed4 	bl	8001be4 <HAL_GPIO_Init>

    /* USER CODE END XSPI1_MspInit 1 */

  }

}
 8000e3c:	bf00      	nop
 8000e3e:	37b0      	adds	r7, #176	@ 0xb0
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	52005000 	.word	0x52005000
 8000e48:	58024400 	.word	0x58024400
 8000e4c:	58023c00 	.word	0x58023c00
 8000e50:	58023800 	.word	0x58023800

08000e54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e58:	bf00      	nop
 8000e5a:	e7fd      	b.n	8000e58 <NMI_Handler+0x4>

08000e5c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e60:	bf00      	nop
 8000e62:	e7fd      	b.n	8000e60 <HardFault_Handler+0x4>

08000e64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e68:	bf00      	nop
 8000e6a:	e7fd      	b.n	8000e68 <MemManage_Handler+0x4>

08000e6c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e70:	bf00      	nop
 8000e72:	e7fd      	b.n	8000e70 <BusFault_Handler+0x4>

08000e74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e78:	bf00      	nop
 8000e7a:	e7fd      	b.n	8000e78 <UsageFault_Handler+0x4>

08000e7c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e80:	bf00      	nop
 8000e82:	46bd      	mov	sp, r7
 8000e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e88:	4770      	bx	lr

08000e8a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e8a:	b480      	push	{r7}
 8000e8c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e8e:	bf00      	nop
 8000e90:	46bd      	mov	sp, r7
 8000e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e96:	4770      	bx	lr

08000e98 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e9c:	bf00      	nop
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr

08000ea6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ea6:	b580      	push	{r7, lr}
 8000ea8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000eaa:	f000 fbd1 	bl	8001650 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000eae:	bf00      	nop
 8000eb0:	bd80      	pop	{r7, pc}

08000eb2 <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 8000eb2:	b580      	push	{r7, lr}
 8000eb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000eb6:	2000      	movs	r0, #0
 8000eb8:	f000 fa2a 	bl	8001310 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 8000ebc:	bf00      	nop
 8000ebe:	bd80      	pop	{r7, pc}

08000ec0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b086      	sub	sp, #24
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	60f8      	str	r0, [r7, #12]
 8000ec8:	60b9      	str	r1, [r7, #8]
 8000eca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ecc:	2300      	movs	r3, #0
 8000ece:	617b      	str	r3, [r7, #20]
 8000ed0:	e00a      	b.n	8000ee8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ed2:	f3af 8000 	nop.w
 8000ed6:	4601      	mov	r1, r0
 8000ed8:	68bb      	ldr	r3, [r7, #8]
 8000eda:	1c5a      	adds	r2, r3, #1
 8000edc:	60ba      	str	r2, [r7, #8]
 8000ede:	b2ca      	uxtb	r2, r1
 8000ee0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ee2:	697b      	ldr	r3, [r7, #20]
 8000ee4:	3301      	adds	r3, #1
 8000ee6:	617b      	str	r3, [r7, #20]
 8000ee8:	697a      	ldr	r2, [r7, #20]
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	429a      	cmp	r2, r3
 8000eee:	dbf0      	blt.n	8000ed2 <_read+0x12>
  }

  return len;
 8000ef0:	687b      	ldr	r3, [r7, #4]
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	3718      	adds	r7, #24
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}

08000efa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000efa:	b580      	push	{r7, lr}
 8000efc:	b086      	sub	sp, #24
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	60f8      	str	r0, [r7, #12]
 8000f02:	60b9      	str	r1, [r7, #8]
 8000f04:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f06:	2300      	movs	r3, #0
 8000f08:	617b      	str	r3, [r7, #20]
 8000f0a:	e009      	b.n	8000f20 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000f0c:	68bb      	ldr	r3, [r7, #8]
 8000f0e:	1c5a      	adds	r2, r3, #1
 8000f10:	60ba      	str	r2, [r7, #8]
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	4618      	mov	r0, r3
 8000f16:	f000 fa5d 	bl	80013d4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f1a:	697b      	ldr	r3, [r7, #20]
 8000f1c:	3301      	adds	r3, #1
 8000f1e:	617b      	str	r3, [r7, #20]
 8000f20:	697a      	ldr	r2, [r7, #20]
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	429a      	cmp	r2, r3
 8000f26:	dbf1      	blt.n	8000f0c <_write+0x12>
  }
  return len;
 8000f28:	687b      	ldr	r3, [r7, #4]
}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	3718      	adds	r7, #24
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}

08000f32 <_close>:

int _close(int file)
{
 8000f32:	b480      	push	{r7}
 8000f34:	b083      	sub	sp, #12
 8000f36:	af00      	add	r7, sp, #0
 8000f38:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f3a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	370c      	adds	r7, #12
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr

08000f4a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f4a:	b480      	push	{r7}
 8000f4c:	b083      	sub	sp, #12
 8000f4e:	af00      	add	r7, sp, #0
 8000f50:	6078      	str	r0, [r7, #4]
 8000f52:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f5a:	605a      	str	r2, [r3, #4]
  return 0;
 8000f5c:	2300      	movs	r3, #0
}
 8000f5e:	4618      	mov	r0, r3
 8000f60:	370c      	adds	r7, #12
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr

08000f6a <_isatty>:

int _isatty(int file)
{
 8000f6a:	b480      	push	{r7}
 8000f6c:	b083      	sub	sp, #12
 8000f6e:	af00      	add	r7, sp, #0
 8000f70:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f72:	2301      	movs	r3, #1
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	370c      	adds	r7, #12
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7e:	4770      	bx	lr

08000f80 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f80:	b480      	push	{r7}
 8000f82:	b085      	sub	sp, #20
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	60f8      	str	r0, [r7, #12]
 8000f88:	60b9      	str	r1, [r7, #8]
 8000f8a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f8c:	2300      	movs	r3, #0
}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	3714      	adds	r7, #20
 8000f92:	46bd      	mov	sp, r7
 8000f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f98:	4770      	bx	lr
	...

08000f9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b086      	sub	sp, #24
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fa4:	4a14      	ldr	r2, [pc, #80]	@ (8000ff8 <_sbrk+0x5c>)
 8000fa6:	4b15      	ldr	r3, [pc, #84]	@ (8000ffc <_sbrk+0x60>)
 8000fa8:	1ad3      	subs	r3, r2, r3
 8000faa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fac:	697b      	ldr	r3, [r7, #20]
 8000fae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fb0:	4b13      	ldr	r3, [pc, #76]	@ (8001000 <_sbrk+0x64>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d102      	bne.n	8000fbe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fb8:	4b11      	ldr	r3, [pc, #68]	@ (8001000 <_sbrk+0x64>)
 8000fba:	4a12      	ldr	r2, [pc, #72]	@ (8001004 <_sbrk+0x68>)
 8000fbc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fbe:	4b10      	ldr	r3, [pc, #64]	@ (8001000 <_sbrk+0x64>)
 8000fc0:	681a      	ldr	r2, [r3, #0]
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4413      	add	r3, r2
 8000fc6:	693a      	ldr	r2, [r7, #16]
 8000fc8:	429a      	cmp	r2, r3
 8000fca:	d207      	bcs.n	8000fdc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fcc:	f009 f928 	bl	800a220 <__errno>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	220c      	movs	r2, #12
 8000fd4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fd6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000fda:	e009      	b.n	8000ff0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fdc:	4b08      	ldr	r3, [pc, #32]	@ (8001000 <_sbrk+0x64>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fe2:	4b07      	ldr	r3, [pc, #28]	@ (8001000 <_sbrk+0x64>)
 8000fe4:	681a      	ldr	r2, [r3, #0]
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	4413      	add	r3, r2
 8000fea:	4a05      	ldr	r2, [pc, #20]	@ (8001000 <_sbrk+0x64>)
 8000fec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fee:	68fb      	ldr	r3, [r7, #12]
}
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	3718      	adds	r7, #24
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	20010000 	.word	0x20010000
 8000ffc:	00000400 	.word	0x00000400
 8001000:	240001b0 	.word	0x240001b0
 8001004:	20000000 	.word	0x20000000

08001008 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
  SCB->VTOR = INTVECT_START;
 800100c:	4b07      	ldr	r3, [pc, #28]	@ (800102c <SystemInit+0x24>)
 800100e:	4a08      	ldr	r2, [pc, #32]	@ (8001030 <SystemInit+0x28>)
 8001010:	609a      	str	r2, [r3, #8]

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001012:	4b06      	ldr	r3, [pc, #24]	@ (800102c <SystemInit+0x24>)
 8001014:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001018:	4a04      	ldr	r2, [pc, #16]	@ (800102c <SystemInit+0x24>)
 800101a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800101e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001022:	bf00      	nop
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr
 800102c:	e000ed00 	.word	0xe000ed00
 8001030:	08000000 	.word	0x08000000

08001034 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001034:	480d      	ldr	r0, [pc, #52]	@ (800106c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001036:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001038:	f7ff ffe6 	bl	8001008 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800103c:	480c      	ldr	r0, [pc, #48]	@ (8001070 <LoopForever+0x6>)
  ldr r1, =_edata
 800103e:	490d      	ldr	r1, [pc, #52]	@ (8001074 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001040:	4a0d      	ldr	r2, [pc, #52]	@ (8001078 <LoopForever+0xe>)
  movs r3, #0
 8001042:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001044:	e002      	b.n	800104c <LoopCopyDataInit>

08001046 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001046:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001048:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800104a:	3304      	adds	r3, #4

0800104c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800104c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800104e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001050:	d3f9      	bcc.n	8001046 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001052:	4a0a      	ldr	r2, [pc, #40]	@ (800107c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001054:	4c0a      	ldr	r4, [pc, #40]	@ (8001080 <LoopForever+0x16>)
  movs r3, #0
 8001056:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001058:	e001      	b.n	800105e <LoopFillZerobss>

0800105a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800105a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800105c:	3204      	adds	r2, #4

0800105e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800105e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001060:	d3fb      	bcc.n	800105a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001062:	f009 f8e3 	bl	800a22c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001066:	f7ff fb53 	bl	8000710 <main>

0800106a <LoopForever>:

LoopForever:
  b LoopForever
 800106a:	e7fe      	b.n	800106a <LoopForever>
  ldr   r0, =_estack
 800106c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001070:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001074:	24000090 	.word	0x24000090
  ldr r2, =_sidata
 8001078:	0800aeec 	.word	0x0800aeec
  ldr r2, =_sbss
 800107c:	24000090 	.word	0x24000090
  ldr r4, =_ebss
 8001080:	240005d8 	.word	0x240005d8

08001084 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001084:	e7fe      	b.n	8001084 <ADC1_2_IRQHandler>
	...

08001088 <BSP_LED_Init>:
  *     @arg  LD2
  *     @arg  LD3
  * @retval BSP error code
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b08c      	sub	sp, #48	@ 0x30
 800108c:	af00      	add	r7, sp, #0
 800108e:	4603      	mov	r3, r0
 8001090:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001092:	2300      	movs	r3, #0
 8001094:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef GPIO_Init = {0};
 8001096:	f107 0318 	add.w	r3, r7, #24
 800109a:	2200      	movs	r2, #0
 800109c:	601a      	str	r2, [r3, #0]
 800109e:	605a      	str	r2, [r3, #4]
 80010a0:	609a      	str	r2, [r3, #8]
 80010a2:	60da      	str	r2, [r3, #12]
 80010a4:	611a      	str	r2, [r3, #16]

  /* Enable the GPIO_LED Clock */
  if (Led == LD1)
 80010a6:	79fb      	ldrb	r3, [r7, #7]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d10d      	bne.n	80010c8 <BSP_LED_Init+0x40>
  {
    LD1_GPIO_CLK_ENABLE();
 80010ac:	4b24      	ldr	r3, [pc, #144]	@ (8001140 <BSP_LED_Init+0xb8>)
 80010ae:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80010b2:	4a23      	ldr	r2, [pc, #140]	@ (8001140 <BSP_LED_Init+0xb8>)
 80010b4:	f043 0308 	orr.w	r3, r3, #8
 80010b8:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80010bc:	4b20      	ldr	r3, [pc, #128]	@ (8001140 <BSP_LED_Init+0xb8>)
 80010be:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80010c2:	617b      	str	r3, [r7, #20]
 80010c4:	697b      	ldr	r3, [r7, #20]
 80010c6:	e01d      	b.n	8001104 <BSP_LED_Init+0x7c>
  }
  else if (Led == LD2)
 80010c8:	79fb      	ldrb	r3, [r7, #7]
 80010ca:	2b01      	cmp	r3, #1
 80010cc:	d10d      	bne.n	80010ea <BSP_LED_Init+0x62>
  {
    LD2_GPIO_CLK_ENABLE();
 80010ce:	4b1c      	ldr	r3, [pc, #112]	@ (8001140 <BSP_LED_Init+0xb8>)
 80010d0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80010d4:	4a1a      	ldr	r2, [pc, #104]	@ (8001140 <BSP_LED_Init+0xb8>)
 80010d6:	f043 0308 	orr.w	r3, r3, #8
 80010da:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80010de:	4b18      	ldr	r3, [pc, #96]	@ (8001140 <BSP_LED_Init+0xb8>)
 80010e0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80010e4:	613b      	str	r3, [r7, #16]
 80010e6:	693b      	ldr	r3, [r7, #16]
 80010e8:	e00c      	b.n	8001104 <BSP_LED_Init+0x7c>
  }
  else /* Led == LD3 */
  {
    LD3_GPIO_CLK_ENABLE();
 80010ea:	4b15      	ldr	r3, [pc, #84]	@ (8001140 <BSP_LED_Init+0xb8>)
 80010ec:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80010f0:	4a13      	ldr	r2, [pc, #76]	@ (8001140 <BSP_LED_Init+0xb8>)
 80010f2:	f043 0302 	orr.w	r3, r3, #2
 80010f6:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80010fa:	4b11      	ldr	r3, [pc, #68]	@ (8001140 <BSP_LED_Init+0xb8>)
 80010fc:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001100:	60fb      	str	r3, [r7, #12]
 8001102:	68fb      	ldr	r3, [r7, #12]
  }

  /* configure the GPIO_LED pin */
  GPIO_Init.Pin   = LED_PIN[Led];
 8001104:	79fb      	ldrb	r3, [r7, #7]
 8001106:	4a0f      	ldr	r2, [pc, #60]	@ (8001144 <BSP_LED_Init+0xbc>)
 8001108:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800110c:	61bb      	str	r3, [r7, #24]
  GPIO_Init.Mode  = GPIO_MODE_OUTPUT_PP;
 800110e:	2301      	movs	r3, #1
 8001110:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Pull  = GPIO_PULLUP;
 8001112:	2301      	movs	r3, #1
 8001114:	623b      	str	r3, [r7, #32]
  GPIO_Init.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001116:	2303      	movs	r3, #3
 8001118:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_Init);
 800111a:	79fb      	ldrb	r3, [r7, #7]
 800111c:	4a0a      	ldr	r2, [pc, #40]	@ (8001148 <BSP_LED_Init+0xc0>)
 800111e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001122:	f107 0218 	add.w	r2, r7, #24
 8001126:	4611      	mov	r1, r2
 8001128:	4618      	mov	r0, r3
 800112a:	f000 fd5b 	bl	8001be4 <HAL_GPIO_Init>

  /* By default, turn off LED */
  (void) BSP_LED_Off(Led);
 800112e:	79fb      	ldrb	r3, [r7, #7]
 8001130:	4618      	mov	r0, r3
 8001132:	f000 f825 	bl	8001180 <BSP_LED_Off>
  return ret;
 8001136:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8001138:	4618      	mov	r0, r3
 800113a:	3730      	adds	r7, #48	@ 0x30
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	58024400 	.word	0x58024400
 8001144:	24000008 	.word	0x24000008
 8001148:	24000010 	.word	0x24000010

0800114c <BSP_LED_On>:
  *     @arg  LD2
  *     @arg  LD3
  * @retval BSP error code
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
 8001152:	4603      	mov	r3, r0
 8001154:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 8001156:	79fb      	ldrb	r3, [r7, #7]
 8001158:	4a07      	ldr	r2, [pc, #28]	@ (8001178 <BSP_LED_On+0x2c>)
 800115a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800115e:	79fb      	ldrb	r3, [r7, #7]
 8001160:	4a06      	ldr	r2, [pc, #24]	@ (800117c <BSP_LED_On+0x30>)
 8001162:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001166:	2201      	movs	r2, #1
 8001168:	4619      	mov	r1, r3
 800116a:	f000 fe9b 	bl	8001ea4 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 800116e:	2300      	movs	r3, #0
}
 8001170:	4618      	mov	r0, r3
 8001172:	3708      	adds	r7, #8
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	24000010 	.word	0x24000010
 800117c:	24000008 	.word	0x24000008

08001180 <BSP_LED_Off>:
  *     @arg  LD2
  *     @arg  LD3
  * @retval BSP error code
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
 8001186:	4603      	mov	r3, r0
 8001188:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 800118a:	79fb      	ldrb	r3, [r7, #7]
 800118c:	4a07      	ldr	r2, [pc, #28]	@ (80011ac <BSP_LED_Off+0x2c>)
 800118e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001192:	79fb      	ldrb	r3, [r7, #7]
 8001194:	4a06      	ldr	r2, [pc, #24]	@ (80011b0 <BSP_LED_Off+0x30>)
 8001196:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800119a:	2200      	movs	r2, #0
 800119c:	4619      	mov	r1, r3
 800119e:	f000 fe81 	bl	8001ea4 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 80011a2:	2300      	movs	r3, #0
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	3708      	adds	r7, #8
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	24000010 	.word	0x24000010
 80011b0:	24000008 	.word	0x24000008

080011b4 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability
  * @retval BSP error code
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b08e      	sub	sp, #56	@ 0x38
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	4603      	mov	r3, r0
 80011bc:	460a      	mov	r2, r1
 80011be:	71fb      	strb	r3, [r7, #7]
 80011c0:	4613      	mov	r3, r2
 80011c2:	71bb      	strb	r3, [r7, #6]
  int32_t               status = BSP_ERROR_NONE;
 80011c4:	2300      	movs	r3, #0
 80011c6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitTypeDef      GPIO_Init = {0};
 80011c8:	f107 0320 	add.w	r3, r7, #32
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	605a      	str	r2, [r3, #4]
 80011d2:	609a      	str	r2, [r3, #8]
 80011d4:	60da      	str	r2, [r3, #12]
 80011d6:	611a      	str	r2, [r3, #16]
  uint32_t              BSP_BUTTON_IT_PRIO[BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
 80011d8:	230f      	movs	r3, #15
 80011da:	61fb      	str	r3, [r7, #28]
  uint32_t              BUTTON_EXTI_LINE[BUTTONn]   = {BUTTON_USER_EXTI_LINE};
 80011dc:	4b45      	ldr	r3, [pc, #276]	@ (80012f4 <BSP_PB_Init+0x140>)
 80011de:	61bb      	str	r3, [r7, #24]
  BSP_EXTI_LineCallback ButtonCallback[BUTTONn]     = {BUTTON_USER_EXTI_Callback};
 80011e0:	4b45      	ldr	r3, [pc, #276]	@ (80012f8 <BSP_PB_Init+0x144>)
 80011e2:	617b      	str	r3, [r7, #20]

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 80011e4:	4b45      	ldr	r3, [pc, #276]	@ (80012fc <BSP_PB_Init+0x148>)
 80011e6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80011ea:	4a44      	ldr	r2, [pc, #272]	@ (80012fc <BSP_PB_Init+0x148>)
 80011ec:	f043 0304 	orr.w	r3, r3, #4
 80011f0:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80011f4:	4b41      	ldr	r3, [pc, #260]	@ (80012fc <BSP_PB_Init+0x148>)
 80011f6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80011fa:	613b      	str	r3, [r7, #16]
 80011fc:	693b      	ldr	r3, [r7, #16]

  GPIO_Init.Pin   = BUTTON_PIN[Button];
 80011fe:	79fb      	ldrb	r3, [r7, #7]
 8001200:	4a3f      	ldr	r2, [pc, #252]	@ (8001300 <BSP_PB_Init+0x14c>)
 8001202:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001206:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull  = GPIO_PULLUP;
 8001208:	2301      	movs	r3, #1
 800120a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Speed = GPIO_SPEED_FREQ_LOW;
 800120c:	2300      	movs	r3, #0
 800120e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (ButtonMode == BUTTON_MODE_GPIO)
 8001210:	79bb      	ldrb	r3, [r7, #6]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d10c      	bne.n	8001230 <BSP_PB_Init+0x7c>
  {
    /* Configure Button pin as input */
    GPIO_Init.Mode = GPIO_MODE_INPUT;
 8001216:	2300      	movs	r3, #0
 8001218:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_Init);
 800121a:	79fb      	ldrb	r3, [r7, #7]
 800121c:	4a39      	ldr	r2, [pc, #228]	@ (8001304 <BSP_PB_Init+0x150>)
 800121e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001222:	f107 0220 	add.w	r2, r7, #32
 8001226:	4611      	mov	r1, r2
 8001228:	4618      	mov	r0, r3
 800122a:	f000 fcdb 	bl	8001be4 <HAL_GPIO_Init>
 800122e:	e058      	b.n	80012e2 <BSP_PB_Init+0x12e>
  }
  else /* ButtonMode == BUTTON_MODE_EXTI */
  {
    /* Enable SBS clock */
    __HAL_RCC_SBS_CLK_ENABLE();
 8001230:	4b32      	ldr	r3, [pc, #200]	@ (80012fc <BSP_PB_Init+0x148>)
 8001232:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8001236:	4a31      	ldr	r2, [pc, #196]	@ (80012fc <BSP_PB_Init+0x148>)
 8001238:	f043 0302 	orr.w	r3, r3, #2
 800123c:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8001240:	4b2e      	ldr	r3, [pc, #184]	@ (80012fc <BSP_PB_Init+0x148>)
 8001242:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8001246:	60fb      	str	r3, [r7, #12]
 8001248:	68fb      	ldr	r3, [r7, #12]

    /* Configure Button pin as input with External interrupt */
    GPIO_Init.Mode = GPIO_MODE_IT_FALLING;
 800124a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800124e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_Init);
 8001250:	79fb      	ldrb	r3, [r7, #7]
 8001252:	4a2c      	ldr	r2, [pc, #176]	@ (8001304 <BSP_PB_Init+0x150>)
 8001254:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001258:	f107 0220 	add.w	r2, r7, #32
 800125c:	4611      	mov	r1, r2
 800125e:	4618      	mov	r0, r3
 8001260:	f000 fcc0 	bl	8001be4 <HAL_GPIO_Init>

    if (HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) == HAL_OK)
 8001264:	79fb      	ldrb	r3, [r7, #7]
 8001266:	00db      	lsls	r3, r3, #3
 8001268:	4a27      	ldr	r2, [pc, #156]	@ (8001308 <BSP_PB_Init+0x154>)
 800126a:	441a      	add	r2, r3
 800126c:	79fb      	ldrb	r3, [r7, #7]
 800126e:	009b      	lsls	r3, r3, #2
 8001270:	3338      	adds	r3, #56	@ 0x38
 8001272:	443b      	add	r3, r7
 8001274:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8001278:	4619      	mov	r1, r3
 800127a:	4610      	mov	r0, r2
 800127c:	f000 fc6e 	bl	8001b5c <HAL_EXTI_GetHandle>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d12a      	bne.n	80012dc <BSP_PB_Init+0x128>
    {
      if (HAL_EXTI_RegisterCallback(&hpb_exti[Button], HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]) == HAL_OK)
 8001286:	79fb      	ldrb	r3, [r7, #7]
 8001288:	00db      	lsls	r3, r3, #3
 800128a:	4a1f      	ldr	r2, [pc, #124]	@ (8001308 <BSP_PB_Init+0x154>)
 800128c:	1898      	adds	r0, r3, r2
 800128e:	79fb      	ldrb	r3, [r7, #7]
 8001290:	009b      	lsls	r3, r3, #2
 8001292:	3338      	adds	r3, #56	@ 0x38
 8001294:	443b      	add	r3, r7
 8001296:	f853 3c24 	ldr.w	r3, [r3, #-36]
 800129a:	461a      	mov	r2, r3
 800129c:	2100      	movs	r1, #0
 800129e:	f000 fc43 	bl	8001b28 <HAL_EXTI_RegisterCallback>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d115      	bne.n	80012d4 <BSP_PB_Init+0x120>
      {
        /* Enable and set Button EXTI Interrupt to the lowest priority */
        HAL_NVIC_SetPriority(BUTTON_IRQn[Button], BSP_BUTTON_IT_PRIO[Button], 0x00);
 80012a8:	79fb      	ldrb	r3, [r7, #7]
 80012aa:	4a18      	ldr	r2, [pc, #96]	@ (800130c <BSP_PB_Init+0x158>)
 80012ac:	f932 0013 	ldrsh.w	r0, [r2, r3, lsl #1]
 80012b0:	79fb      	ldrb	r3, [r7, #7]
 80012b2:	009b      	lsls	r3, r3, #2
 80012b4:	3338      	adds	r3, #56	@ 0x38
 80012b6:	443b      	add	r3, r7
 80012b8:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80012bc:	2200      	movs	r2, #0
 80012be:	4619      	mov	r1, r3
 80012c0:	f000 fae5 	bl	800188e <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(BUTTON_IRQn[Button]);
 80012c4:	79fb      	ldrb	r3, [r7, #7]
 80012c6:	4a11      	ldr	r2, [pc, #68]	@ (800130c <BSP_PB_Init+0x158>)
 80012c8:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80012cc:	4618      	mov	r0, r3
 80012ce:	f000 faf8 	bl	80018c2 <HAL_NVIC_EnableIRQ>
 80012d2:	e006      	b.n	80012e2 <BSP_PB_Init+0x12e>
      }
      else
      {
        status = BSP_ERROR_PERIPH_FAILURE;
 80012d4:	f06f 0303 	mvn.w	r3, #3
 80012d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80012da:	e002      	b.n	80012e2 <BSP_PB_Init+0x12e>
      }
    }
    else
    {
      status = BSP_ERROR_PERIPH_FAILURE;
 80012dc:	f06f 0303 	mvn.w	r3, #3
 80012e0:	637b      	str	r3, [r7, #52]	@ 0x34
    }
  }

  /* Delay to avoid that possible signal rebound is taken as button release */
  HAL_Delay(1);
 80012e2:	2001      	movs	r0, #1
 80012e4:	f000 f9d4 	bl	8001690 <HAL_Delay>

  return status;
 80012e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	3738      	adds	r7, #56	@ 0x38
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	1600000d 	.word	0x1600000d
 80012f8:	0800140d 	.word	0x0800140d
 80012fc:	58024400 	.word	0x58024400
 8001300:	2400001c 	.word	0x2400001c
 8001304:	24000020 	.word	0x24000020
 8001308:	24000248 	.word	0x24000248
 800130c:	24000024 	.word	0x24000024

08001310 <BSP_PB_IRQHandler>:
  *   This parameter should be:
  *     @arg BUTTON_USER
  * @retval None.
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
 8001316:	4603      	mov	r3, r0
 8001318:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 800131a:	79fb      	ldrb	r3, [r7, #7]
 800131c:	00db      	lsls	r3, r3, #3
 800131e:	4a04      	ldr	r2, [pc, #16]	@ (8001330 <BSP_PB_IRQHandler+0x20>)
 8001320:	4413      	add	r3, r2
 8001322:	4618      	mov	r0, r3
 8001324:	f000 fc2e 	bl	8001b84 <HAL_EXTI_IRQHandler>
}
 8001328:	bf00      	nop
 800132a:	3708      	adds	r7, #8
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	24000248 	.word	0x24000248

08001334 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a COM_InitTypeDef structure that contains the
  *                configuration information for the specified COM peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b084      	sub	sp, #16
 8001338:	af00      	add	r7, sp, #0
 800133a:	4603      	mov	r3, r0
 800133c:	6039      	str	r1, [r7, #0]
 800133e:	71fb      	strb	r3, [r7, #7]
  int32_t status = BSP_ERROR_NONE;
 8001340:	2300      	movs	r3, #0
 8001342:	60fb      	str	r3, [r7, #12]

  if (COM_Init == NULL)
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d103      	bne.n	8001352 <BSP_COM_Init+0x1e>
  {
    status = BSP_ERROR_WRONG_PARAM;
 800134a:	f06f 0301 	mvn.w	r3, #1
 800134e:	60fb      	str	r3, [r7, #12]
 8001350:	e037      	b.n	80013c2 <BSP_COM_Init+0x8e>
  }
  else
  {
    /* Initialize COM instance */
    hcom_uart[COM].Instance = COM_UART[COM];
 8001352:	79fa      	ldrb	r2, [r7, #7]
 8001354:	79fb      	ldrb	r3, [r7, #7]
 8001356:	491d      	ldr	r1, [pc, #116]	@ (80013cc <BSP_COM_Init+0x98>)
 8001358:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800135c:	491c      	ldr	r1, [pc, #112]	@ (80013d0 <BSP_COM_Init+0x9c>)
 800135e:	2094      	movs	r0, #148	@ 0x94
 8001360:	fb00 f303 	mul.w	r3, r0, r3
 8001364:	440b      	add	r3, r1
 8001366:	601a      	str	r2, [r3, #0]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    UART_MspInit(&hcom_uart[COM]);
 8001368:	79fb      	ldrb	r3, [r7, #7]
 800136a:	2294      	movs	r2, #148	@ 0x94
 800136c:	fb02 f303 	mul.w	r3, r2, r3
 8001370:	4a17      	ldr	r2, [pc, #92]	@ (80013d0 <BSP_COM_Init+0x9c>)
 8001372:	4413      	add	r3, r2
 8001374:	4618      	mov	r0, r3
 8001376:	f000 f885 	bl	8001484 <UART_MspInit>
    }

    if (status == BSP_ERROR_NONE)
    {
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      if (COM == COM1)
 800137a:	79fb      	ldrb	r3, [r7, #7]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d110      	bne.n	80013a2 <BSP_COM_Init+0x6e>
      {
        if (MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8001380:	79fb      	ldrb	r3, [r7, #7]
 8001382:	2294      	movs	r2, #148	@ 0x94
 8001384:	fb02 f303 	mul.w	r3, r2, r3
 8001388:	4a11      	ldr	r2, [pc, #68]	@ (80013d0 <BSP_COM_Init+0x9c>)
 800138a:	4413      	add	r3, r2
 800138c:	6839      	ldr	r1, [r7, #0]
 800138e:	4618      	mov	r0, r3
 8001390:	f000 f844 	bl	800141c <MX_USART3_Init>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d013      	beq.n	80013c2 <BSP_COM_Init+0x8e>
        {
          status = BSP_ERROR_PERIPH_FAILURE;
 800139a:	f06f 0303 	mvn.w	r3, #3
 800139e:	60fb      	str	r3, [r7, #12]
 80013a0:	e00f      	b.n	80013c2 <BSP_COM_Init+0x8e>
        }
      }
      else /* COM = COM2 */
      {
        if (MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 80013a2:	79fb      	ldrb	r3, [r7, #7]
 80013a4:	2294      	movs	r2, #148	@ 0x94
 80013a6:	fb02 f303 	mul.w	r3, r2, r3
 80013aa:	4a09      	ldr	r2, [pc, #36]	@ (80013d0 <BSP_COM_Init+0x9c>)
 80013ac:	4413      	add	r3, r2
 80013ae:	6839      	ldr	r1, [r7, #0]
 80013b0:	4618      	mov	r0, r3
 80013b2:	f000 f833 	bl	800141c <MX_USART3_Init>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d002      	beq.n	80013c2 <BSP_COM_Init+0x8e>
        {
          status = BSP_ERROR_PERIPH_FAILURE;
 80013bc:	f06f 0303 	mvn.w	r3, #3
 80013c0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    }
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return status;
 80013c2:	68fb      	ldr	r3, [r7, #12]
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	3710      	adds	r7, #16
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	24000028 	.word	0x24000028
 80013d0:	240001b4 	.word	0x240001b4

080013d4 <__io_putchar>:

/**
  * @brief  Redirect console output to COM
  */
PUTCHAR_PROTOTYPE
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 80013dc:	4b09      	ldr	r3, [pc, #36]	@ (8001404 <__io_putchar+0x30>)
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	461a      	mov	r2, r3
 80013e2:	2394      	movs	r3, #148	@ 0x94
 80013e4:	fb02 f303 	mul.w	r3, r2, r3
 80013e8:	4a07      	ldr	r2, [pc, #28]	@ (8001408 <__io_putchar+0x34>)
 80013ea:	1898      	adds	r0, r3, r2
 80013ec:	1d39      	adds	r1, r7, #4
 80013ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013f2:	2201      	movs	r2, #1
 80013f4:	f004 fb66 	bl	8005ac4 <HAL_UART_Transmit>
  return ch;
 80013f8:	687b      	ldr	r3, [r7, #4]
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	3708      	adds	r7, #8
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	24000250 	.word	0x24000250
 8001408:	240001b4 	.word	0x240001b4

0800140c <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  User EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8001410:	2000      	movs	r0, #0
 8001412:	f7ff fbdf 	bl	8000bd4 <BSP_PB_Callback>
}
 8001416:	bf00      	nop
 8001418:	bd80      	pop	{r7, pc}
	...

0800141c <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
 8001424:	6039      	str	r1, [r7, #0]
  /* USART configuration */
  huart->Instance          = COM_UART[COM1];
 8001426:	4b16      	ldr	r3, [pc, #88]	@ (8001480 <MX_USART3_Init+0x64>)
 8001428:	681a      	ldr	r2, [r3, #0]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate     = COM_Init->BaudRate;
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	605a      	str	r2, [r3, #4]
  huart->Init.Mode         = UART_MODE_TX_RX;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	220c      	movs	r2, #12
 800143a:	615a      	str	r2, [r3, #20]
  huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	895b      	ldrh	r3, [r3, #10]
 8001440:	461a      	mov	r2, r3
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	611a      	str	r2, [r3, #16]
  huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	685a      	ldr	r2, [r3, #4]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	891b      	ldrh	r3, [r3, #8]
 8001452:	461a      	mov	r2, r3
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	60da      	str	r2, [r3, #12]
  huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	899b      	ldrh	r3, [r3, #12]
 800145c:	461a      	mov	r2, r3
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001468:	61da      	str	r2, [r3, #28]
  huart->Init.ClockPrescaler     = UART_PRESCALER_DIV1;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	2200      	movs	r2, #0
 800146e:	625a      	str	r2, [r3, #36]	@ 0x24
  return HAL_UART_Init(huart);
 8001470:	6878      	ldr	r0, [r7, #4]
 8001472:	f004 fad7 	bl	8005a24 <HAL_UART_Init>
 8001476:	4603      	mov	r3, r0
}
 8001478:	4618      	mov	r0, r3
 800147a:	3708      	adds	r7, #8
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}
 8001480:	24000028 	.word	0x24000028

08001484 <UART_MspInit>:
  * @brief  Initialize UART MSP.
  * @param  huart UART handle.
  * @retval None.
  */
static void UART_MspInit(const UART_HandleTypeDef *huart)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b092      	sub	sp, #72	@ 0x48
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_Init = {0};
 800148c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001490:	2200      	movs	r2, #0
 8001492:	601a      	str	r2, [r3, #0]
 8001494:	605a      	str	r2, [r3, #4]
 8001496:	609a      	str	r2, [r3, #8]
 8001498:	60da      	str	r2, [r3, #12]
 800149a:	611a      	str	r2, [r3, #16]
  GPIO_TypeDef    *COM_TX_PORT[COMn] = {COM1_TX_GPIO_PORT};
 800149c:	4b3f      	ldr	r3, [pc, #252]	@ (800159c <UART_MspInit+0x118>)
 800149e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_TypeDef    *COM_RX_PORT[COMn] = {COM1_RX_GPIO_PORT};
 80014a0:	4b3e      	ldr	r3, [pc, #248]	@ (800159c <UART_MspInit+0x118>)
 80014a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  const uint16_t   COM_TX_PIN[COMn]  = {COM1_TX_PIN};
 80014a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014a8:	84bb      	strh	r3, [r7, #36]	@ 0x24
  const uint16_t   COM_RX_PIN[COMn]  = {COM1_RX_PIN};
 80014aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80014ae:	843b      	strh	r3, [r7, #32]
  const uint8_t    COM_TX_AF[COMn]   = {COM1_TX_AF};
 80014b0:	2307      	movs	r3, #7
 80014b2:	773b      	strb	r3, [r7, #28]
  const uint8_t    COM_RX_AF[COMn]   = {COM1_RX_AF};
 80014b4:	2307      	movs	r3, #7
 80014b6:	763b      	strb	r3, [r7, #24]
  COM_TypeDef      COM;

  /* Get COM according instance */
  if (huart->Instance == COM1_UART)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a38      	ldr	r2, [pc, #224]	@ (80015a0 <UART_MspInit+0x11c>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d168      	bne.n	8001594 <UART_MspInit+0x110>
  {
    COM = COM1;
 80014c2:	2300      	movs	r3, #0
 80014c4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    /* Enable COM and GPIO clocks */
    COM1_TX_GPIO_CLK_ENABLE();
 80014c8:	4b36      	ldr	r3, [pc, #216]	@ (80015a4 <UART_MspInit+0x120>)
 80014ca:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80014ce:	4a35      	ldr	r2, [pc, #212]	@ (80015a4 <UART_MspInit+0x120>)
 80014d0:	f043 0308 	orr.w	r3, r3, #8
 80014d4:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80014d8:	4b32      	ldr	r3, [pc, #200]	@ (80015a4 <UART_MspInit+0x120>)
 80014da:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80014de:	617b      	str	r3, [r7, #20]
 80014e0:	697b      	ldr	r3, [r7, #20]
    COM1_RX_GPIO_CLK_ENABLE();
 80014e2:	4b30      	ldr	r3, [pc, #192]	@ (80015a4 <UART_MspInit+0x120>)
 80014e4:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80014e8:	4a2e      	ldr	r2, [pc, #184]	@ (80015a4 <UART_MspInit+0x120>)
 80014ea:	f043 0308 	orr.w	r3, r3, #8
 80014ee:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80014f2:	4b2c      	ldr	r3, [pc, #176]	@ (80015a4 <UART_MspInit+0x120>)
 80014f4:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80014f8:	613b      	str	r3, [r7, #16]
 80014fa:	693b      	ldr	r3, [r7, #16]
    COM1_CLK_ENABLE();
 80014fc:	4b29      	ldr	r3, [pc, #164]	@ (80015a4 <UART_MspInit+0x120>)
 80014fe:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8001502:	4a28      	ldr	r2, [pc, #160]	@ (80015a4 <UART_MspInit+0x120>)
 8001504:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001508:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 800150c:	4b25      	ldr	r3, [pc, #148]	@ (80015a4 <UART_MspInit+0x120>)
 800150e:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8001512:	60fb      	str	r3, [r7, #12]
 8001514:	68fb      	ldr	r3, [r7, #12]
  {
    return;
  }

  /* Configure COM Tx as alternate function */
  GPIO_Init.Pin       = COM_TX_PIN[COM];
 8001516:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800151a:	005b      	lsls	r3, r3, #1
 800151c:	3348      	adds	r3, #72	@ 0x48
 800151e:	443b      	add	r3, r7
 8001520:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8001524:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8001526:	2302      	movs	r3, #2
 8001528:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_HIGH;
 800152a:	2302      	movs	r3, #2
 800152c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_Init.Pull      = GPIO_PULLUP;
 800152e:	2301      	movs	r3, #1
 8001530:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_Init.Alternate = COM_TX_AF[COM];
 8001532:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001536:	3348      	adds	r3, #72	@ 0x48
 8001538:	443b      	add	r3, r7
 800153a:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800153e:	643b      	str	r3, [r7, #64]	@ 0x40
  HAL_GPIO_Init(COM_TX_PORT[COM], &GPIO_Init);
 8001540:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001544:	009b      	lsls	r3, r3, #2
 8001546:	3348      	adds	r3, #72	@ 0x48
 8001548:	443b      	add	r3, r7
 800154a:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 800154e:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8001552:	4611      	mov	r1, r2
 8001554:	4618      	mov	r0, r3
 8001556:	f000 fb45 	bl	8001be4 <HAL_GPIO_Init>

  /* Configure COM Rx as alternate function */
  GPIO_Init.Pin       = COM_RX_PIN[COM];
 800155a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800155e:	005b      	lsls	r3, r3, #1
 8001560:	3348      	adds	r3, #72	@ 0x48
 8001562:	443b      	add	r3, r7
 8001564:	f833 3c28 	ldrh.w	r3, [r3, #-40]
 8001568:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_Init.Alternate = COM_RX_AF[COM];
 800156a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800156e:	3348      	adds	r3, #72	@ 0x48
 8001570:	443b      	add	r3, r7
 8001572:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 8001576:	643b      	str	r3, [r7, #64]	@ 0x40
  HAL_GPIO_Init(COM_RX_PORT[COM], &GPIO_Init);
 8001578:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	3348      	adds	r3, #72	@ 0x48
 8001580:	443b      	add	r3, r7
 8001582:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8001586:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800158a:	4611      	mov	r1, r2
 800158c:	4618      	mov	r0, r3
 800158e:	f000 fb29 	bl	8001be4 <HAL_GPIO_Init>
 8001592:	e000      	b.n	8001596 <UART_MspInit+0x112>
    return;
 8001594:	bf00      	nop
}
 8001596:	3748      	adds	r7, #72	@ 0x48
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	58020c00 	.word	0x58020c00
 80015a0:	40004800 	.word	0x40004800
 80015a4:	58024400 	.word	0x58024400

080015a8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80015ae:	2300      	movs	r3, #0
 80015b0:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015b2:	2003      	movs	r0, #3
 80015b4:	f000 f960 	bl	8001878 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80015b8:	200f      	movs	r0, #15
 80015ba:	f000 f80d 	bl	80015d8 <HAL_InitTick>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d002      	beq.n	80015ca <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80015c4:	2301      	movs	r3, #1
 80015c6:	71fb      	strb	r3, [r7, #7]
 80015c8:	e001      	b.n	80015ce <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80015ca:	f7ff fb1d 	bl	8000c08 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80015ce:	79fb      	ldrb	r3, [r7, #7]
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	3708      	adds	r7, #8
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}

080015d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80015e0:	2300      	movs	r3, #0
 80015e2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80015e4:	4b17      	ldr	r3, [pc, #92]	@ (8001644 <HAL_InitTick+0x6c>)
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d023      	beq.n	8001634 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80015ec:	4b16      	ldr	r3, [pc, #88]	@ (8001648 <HAL_InitTick+0x70>)
 80015ee:	681a      	ldr	r2, [r3, #0]
 80015f0:	4b14      	ldr	r3, [pc, #80]	@ (8001644 <HAL_InitTick+0x6c>)
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	4619      	mov	r1, r3
 80015f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80015fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001602:	4618      	mov	r0, r3
 8001604:	f000 f96b 	bl	80018de <HAL_SYSTICK_Config>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d10f      	bne.n	800162e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2b0f      	cmp	r3, #15
 8001612:	d809      	bhi.n	8001628 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001614:	2200      	movs	r2, #0
 8001616:	6879      	ldr	r1, [r7, #4]
 8001618:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800161c:	f000 f937 	bl	800188e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001620:	4a0a      	ldr	r2, [pc, #40]	@ (800164c <HAL_InitTick+0x74>)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	6013      	str	r3, [r2, #0]
 8001626:	e007      	b.n	8001638 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001628:	2301      	movs	r3, #1
 800162a:	73fb      	strb	r3, [r7, #15]
 800162c:	e004      	b.n	8001638 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800162e:	2301      	movs	r3, #1
 8001630:	73fb      	strb	r3, [r7, #15]
 8001632:	e001      	b.n	8001638 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001634:	2301      	movs	r3, #1
 8001636:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001638:	7bfb      	ldrb	r3, [r7, #15]
}
 800163a:	4618      	mov	r0, r3
 800163c:	3710      	adds	r7, #16
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	24000030 	.word	0x24000030
 8001648:	24000004 	.word	0x24000004
 800164c:	2400002c 	.word	0x2400002c

08001650 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001654:	4b06      	ldr	r3, [pc, #24]	@ (8001670 <HAL_IncTick+0x20>)
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	461a      	mov	r2, r3
 800165a:	4b06      	ldr	r3, [pc, #24]	@ (8001674 <HAL_IncTick+0x24>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4413      	add	r3, r2
 8001660:	4a04      	ldr	r2, [pc, #16]	@ (8001674 <HAL_IncTick+0x24>)
 8001662:	6013      	str	r3, [r2, #0]
}
 8001664:	bf00      	nop
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr
 800166e:	bf00      	nop
 8001670:	24000030 	.word	0x24000030
 8001674:	24000254 	.word	0x24000254

08001678 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  return uwTick;
 800167c:	4b03      	ldr	r3, [pc, #12]	@ (800168c <HAL_GetTick+0x14>)
 800167e:	681b      	ldr	r3, [r3, #0]
}
 8001680:	4618      	mov	r0, r3
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	24000254 	.word	0x24000254

08001690 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001698:	f7ff ffee 	bl	8001678 <HAL_GetTick>
 800169c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	60fb      	str	r3, [r7, #12]

  /* Add a period to ensure minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80016a8:	d005      	beq.n	80016b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80016aa:	4b0a      	ldr	r3, [pc, #40]	@ (80016d4 <HAL_Delay+0x44>)
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	461a      	mov	r2, r3
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	4413      	add	r3, r2
 80016b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016b6:	bf00      	nop
 80016b8:	f7ff ffde 	bl	8001678 <HAL_GetTick>
 80016bc:	4602      	mov	r2, r0
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	68fa      	ldr	r2, [r7, #12]
 80016c4:	429a      	cmp	r2, r3
 80016c6:	d8f7      	bhi.n	80016b8 <HAL_Delay+0x28>
  {
  }
}
 80016c8:	bf00      	nop
 80016ca:	bf00      	nop
 80016cc:	3710      	adds	r7, #16
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	24000030 	.word	0x24000030

080016d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016d8:	b480      	push	{r7}
 80016da:	b085      	sub	sp, #20
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	f003 0307 	and.w	r3, r3, #7
 80016e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001718 <__NVIC_SetPriorityGrouping+0x40>)
 80016ea:	68db      	ldr	r3, [r3, #12]
 80016ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016ee:	68ba      	ldr	r2, [r7, #8]
 80016f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80016f4:	4013      	ands	r3, r2
 80016f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001700:	4b06      	ldr	r3, [pc, #24]	@ (800171c <__NVIC_SetPriorityGrouping+0x44>)
 8001702:	4313      	orrs	r3, r2
 8001704:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001706:	4a04      	ldr	r2, [pc, #16]	@ (8001718 <__NVIC_SetPriorityGrouping+0x40>)
 8001708:	68bb      	ldr	r3, [r7, #8]
 800170a:	60d3      	str	r3, [r2, #12]
}
 800170c:	bf00      	nop
 800170e:	3714      	adds	r7, #20
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr
 8001718:	e000ed00 	.word	0xe000ed00
 800171c:	05fa0000 	.word	0x05fa0000

08001720 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001724:	4b04      	ldr	r3, [pc, #16]	@ (8001738 <__NVIC_GetPriorityGrouping+0x18>)
 8001726:	68db      	ldr	r3, [r3, #12]
 8001728:	0a1b      	lsrs	r3, r3, #8
 800172a:	f003 0307 	and.w	r3, r3, #7
}
 800172e:	4618      	mov	r0, r3
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr
 8001738:	e000ed00 	.word	0xe000ed00

0800173c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	4603      	mov	r3, r0
 8001744:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001746:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800174a:	2b00      	cmp	r3, #0
 800174c:	db0b      	blt.n	8001766 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800174e:	88fb      	ldrh	r3, [r7, #6]
 8001750:	f003 021f 	and.w	r2, r3, #31
 8001754:	4907      	ldr	r1, [pc, #28]	@ (8001774 <__NVIC_EnableIRQ+0x38>)
 8001756:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800175a:	095b      	lsrs	r3, r3, #5
 800175c:	2001      	movs	r0, #1
 800175e:	fa00 f202 	lsl.w	r2, r0, r2
 8001762:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001766:	bf00      	nop
 8001768:	370c      	adds	r7, #12
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr
 8001772:	bf00      	nop
 8001774:	e000e100 	.word	0xe000e100

08001778 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001778:	b480      	push	{r7}
 800177a:	b083      	sub	sp, #12
 800177c:	af00      	add	r7, sp, #0
 800177e:	4603      	mov	r3, r0
 8001780:	6039      	str	r1, [r7, #0]
 8001782:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001784:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001788:	2b00      	cmp	r3, #0
 800178a:	db0a      	blt.n	80017a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	b2da      	uxtb	r2, r3
 8001790:	490c      	ldr	r1, [pc, #48]	@ (80017c4 <__NVIC_SetPriority+0x4c>)
 8001792:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001796:	0112      	lsls	r2, r2, #4
 8001798:	b2d2      	uxtb	r2, r2
 800179a:	440b      	add	r3, r1
 800179c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017a0:	e00a      	b.n	80017b8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	b2da      	uxtb	r2, r3
 80017a6:	4908      	ldr	r1, [pc, #32]	@ (80017c8 <__NVIC_SetPriority+0x50>)
 80017a8:	88fb      	ldrh	r3, [r7, #6]
 80017aa:	f003 030f 	and.w	r3, r3, #15
 80017ae:	3b04      	subs	r3, #4
 80017b0:	0112      	lsls	r2, r2, #4
 80017b2:	b2d2      	uxtb	r2, r2
 80017b4:	440b      	add	r3, r1
 80017b6:	761a      	strb	r2, [r3, #24]
}
 80017b8:	bf00      	nop
 80017ba:	370c      	adds	r7, #12
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr
 80017c4:	e000e100 	.word	0xe000e100
 80017c8:	e000ed00 	.word	0xe000ed00

080017cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b089      	sub	sp, #36	@ 0x24
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	60f8      	str	r0, [r7, #12]
 80017d4:	60b9      	str	r1, [r7, #8]
 80017d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	f003 0307 	and.w	r3, r3, #7
 80017de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017e0:	69fb      	ldr	r3, [r7, #28]
 80017e2:	f1c3 0307 	rsb	r3, r3, #7
 80017e6:	2b04      	cmp	r3, #4
 80017e8:	bf28      	it	cs
 80017ea:	2304      	movcs	r3, #4
 80017ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017ee:	69fb      	ldr	r3, [r7, #28]
 80017f0:	3304      	adds	r3, #4
 80017f2:	2b06      	cmp	r3, #6
 80017f4:	d902      	bls.n	80017fc <NVIC_EncodePriority+0x30>
 80017f6:	69fb      	ldr	r3, [r7, #28]
 80017f8:	3b03      	subs	r3, #3
 80017fa:	e000      	b.n	80017fe <NVIC_EncodePriority+0x32>
 80017fc:	2300      	movs	r3, #0
 80017fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001800:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001804:	69bb      	ldr	r3, [r7, #24]
 8001806:	fa02 f303 	lsl.w	r3, r2, r3
 800180a:	43da      	mvns	r2, r3
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	401a      	ands	r2, r3
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001814:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	fa01 f303 	lsl.w	r3, r1, r3
 800181e:	43d9      	mvns	r1, r3
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001824:	4313      	orrs	r3, r2
         );
}
 8001826:	4618      	mov	r0, r3
 8001828:	3724      	adds	r7, #36	@ 0x24
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr
	...

08001834 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	3b01      	subs	r3, #1
 8001840:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001844:	d301      	bcc.n	800184a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001846:	2301      	movs	r3, #1
 8001848:	e00f      	b.n	800186a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800184a:	4a0a      	ldr	r2, [pc, #40]	@ (8001874 <SysTick_Config+0x40>)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	3b01      	subs	r3, #1
 8001850:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001852:	210f      	movs	r1, #15
 8001854:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001858:	f7ff ff8e 	bl	8001778 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800185c:	4b05      	ldr	r3, [pc, #20]	@ (8001874 <SysTick_Config+0x40>)
 800185e:	2200      	movs	r2, #0
 8001860:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001862:	4b04      	ldr	r3, [pc, #16]	@ (8001874 <SysTick_Config+0x40>)
 8001864:	2207      	movs	r2, #7
 8001866:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001868:	2300      	movs	r3, #0
}
 800186a:	4618      	mov	r0, r3
 800186c:	3708      	adds	r7, #8
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	e000e010 	.word	0xe000e010

08001878 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001880:	6878      	ldr	r0, [r7, #4]
 8001882:	f7ff ff29 	bl	80016d8 <__NVIC_SetPriorityGrouping>
}
 8001886:	bf00      	nop
 8001888:	3708      	adds	r7, #8
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}

0800188e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800188e:	b580      	push	{r7, lr}
 8001890:	b086      	sub	sp, #24
 8001892:	af00      	add	r7, sp, #0
 8001894:	4603      	mov	r3, r0
 8001896:	60b9      	str	r1, [r7, #8]
 8001898:	607a      	str	r2, [r7, #4]
 800189a:	81fb      	strh	r3, [r7, #14]
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_PRIO_INTERRUPT(IRQn));
  prioritygroup = NVIC_GetPriorityGrouping();
 800189c:	f7ff ff40 	bl	8001720 <__NVIC_GetPriorityGrouping>
 80018a0:	6178      	str	r0, [r7, #20]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018a2:	687a      	ldr	r2, [r7, #4]
 80018a4:	68b9      	ldr	r1, [r7, #8]
 80018a6:	6978      	ldr	r0, [r7, #20]
 80018a8:	f7ff ff90 	bl	80017cc <NVIC_EncodePriority>
 80018ac:	4602      	mov	r2, r0
 80018ae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80018b2:	4611      	mov	r1, r2
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7ff ff5f 	bl	8001778 <__NVIC_SetPriority>
}
 80018ba:	bf00      	nop
 80018bc:	3718      	adds	r7, #24
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}

080018c2 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *         to the appropriate CMSIS device file (stm32h7rsxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018c2:	b580      	push	{r7, lr}
 80018c4:	b082      	sub	sp, #8
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	4603      	mov	r3, r0
 80018ca:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018d0:	4618      	mov	r0, r3
 80018d2:	f7ff ff33 	bl	800173c <__NVIC_EnableIRQ>
}
 80018d6:	bf00      	nop
 80018d8:	3708      	adds	r7, #8
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}

080018de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018de:	b580      	push	{r7, lr}
 80018e0:	b082      	sub	sp, #8
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	f7ff ffa4 	bl	8001834 <SysTick_Config>
 80018ec:	4603      	mov	r3, r0
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
	...

080018f8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("dmb 0xF":::"memory");
 8001900:	f3bf 8f5f 	dmb	sy
}
 8001904:	bf00      	nop
  /* Force any outstanding transfers to complete before enabling MPU */
  __DMB();

  /* Enable the MPU */
  MPU->CTRL = (MPU_Control | MPU_CTRL_ENABLE_Msk);
 8001906:	4a0b      	ldr	r2, [pc, #44]	@ (8001934 <HAL_MPU_Enable+0x3c>)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	f043 0301 	orr.w	r3, r3, #1
 800190e:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001910:	4b09      	ldr	r3, [pc, #36]	@ (8001938 <HAL_MPU_Enable+0x40>)
 8001912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001914:	4a08      	ldr	r2, [pc, #32]	@ (8001938 <HAL_MPU_Enable+0x40>)
 8001916:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800191a:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800191c:	f3bf 8f4f 	dsb	sy
}
 8001920:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001922:	f3bf 8f6f 	isb	sy
}
 8001926:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001928:	bf00      	nop
 800192a:	370c      	adds	r7, #12
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr
 8001934:	e000ed90 	.word	0xe000ed90
 8001938:	e000ed00 	.word	0xe000ed00

0800193c <HAL_MPU_Disable>:
/**
  * @brief  Disable the MPU.
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8001940:	f3bf 8f5f 	dmb	sy
}
 8001944:	bf00      	nop
  /* Force any outstanding transfers to complete before disabling MPU */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001946:	4b0a      	ldr	r3, [pc, #40]	@ (8001970 <HAL_MPU_Disable+0x34>)
 8001948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800194a:	4a09      	ldr	r2, [pc, #36]	@ (8001970 <HAL_MPU_Disable+0x34>)
 800194c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001950:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register */
  MPU->CTRL = 0U;
 8001952:	4b08      	ldr	r3, [pc, #32]	@ (8001974 <HAL_MPU_Disable+0x38>)
 8001954:	2200      	movs	r2, #0
 8001956:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
 8001958:	f3bf 8f4f 	dsb	sy
}
 800195c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800195e:	f3bf 8f6f 	isb	sy
}
 8001962:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001964:	bf00      	nop
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop
 8001970:	e000ed00 	.word	0xe000ed00
 8001974:	e000ed90 	.word	0xe000ed90

08001978 <HAL_MPU_DisableRegion>:
/**
  * @brief  Disable the MPU Region.
  * @retval None
  */
void HAL_MPU_DisableRegion(uint32_t RegionNumber)
{
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(RegionNumber));

  /* Set the Region number */
  MPU->RNR = RegionNumber;
 8001980:	4a07      	ldr	r2, [pc, #28]	@ (80019a0 <HAL_MPU_DisableRegion+0x28>)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	6093      	str	r3, [r2, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001986:	4b06      	ldr	r3, [pc, #24]	@ (80019a0 <HAL_MPU_DisableRegion+0x28>)
 8001988:	691b      	ldr	r3, [r3, #16]
 800198a:	4a05      	ldr	r2, [pc, #20]	@ (80019a0 <HAL_MPU_DisableRegion+0x28>)
 800198c:	f023 0301 	bic.w	r3, r3, #1
 8001990:	6113      	str	r3, [r2, #16]
}
 8001992:	bf00      	nop
 8001994:	370c      	adds	r7, #12
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop
 80019a0:	e000ed90 	.word	0xe000ed90

080019a4 <HAL_MPU_ConfigRegion>:
  *                  the initialization and configuration information.
  * @note   The region base address must be aligned to the size of the region.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *pMPU_RegionInit)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b083      	sub	sp, #12
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(pMPU_RegionInit->Number));
  assert_param(IS_MPU_REGION_ENABLE(pMPU_RegionInit->Enable));

  /* Set the Region number */
  MPU->RNR = pMPU_RegionInit->Number;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	785a      	ldrb	r2, [r3, #1]
 80019b0:	4b1e      	ldr	r3, [pc, #120]	@ (8001a2c <HAL_MPU_ConfigRegion+0x88>)
 80019b2:	609a      	str	r2, [r3, #8]
  assert_param(IS_MPU_SUB_REGION_DISABLE(pMPU_RegionInit->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(pMPU_RegionInit->Size));
  assert_param(IS_MPU_ADDRESS_MULTIPLE_SIZE(pMPU_RegionInit->BaseAddress, pMPU_RegionInit->Size));

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80019b4:	4b1d      	ldr	r3, [pc, #116]	@ (8001a2c <HAL_MPU_ConfigRegion+0x88>)
 80019b6:	691b      	ldr	r3, [r3, #16]
 80019b8:	4a1c      	ldr	r2, [pc, #112]	@ (8001a2c <HAL_MPU_ConfigRegion+0x88>)
 80019ba:	f023 0301 	bic.w	r3, r3, #1
 80019be:	6113      	str	r3, [r2, #16]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80019c0:	4b1a      	ldr	r3, [pc, #104]	@ (8001a2c <HAL_MPU_ConfigRegion+0x88>)
 80019c2:	691b      	ldr	r3, [r3, #16]
 80019c4:	4a19      	ldr	r2, [pc, #100]	@ (8001a2c <HAL_MPU_ConfigRegion+0x88>)
 80019c6:	f023 0301 	bic.w	r3, r3, #1
 80019ca:	6113      	str	r3, [r2, #16]
  MPU->RBAR = pMPU_RegionInit->BaseAddress;
 80019cc:	4a17      	ldr	r2, [pc, #92]	@ (8001a2c <HAL_MPU_ConfigRegion+0x88>)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	7b1b      	ldrb	r3, [r3, #12]
 80019d8:	071a      	lsls	r2, r3, #28
              ((uint32_t)pMPU_RegionInit->AccessPermission << MPU_RASR_AP_Pos)   |
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	7adb      	ldrb	r3, [r3, #11]
 80019de:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
 80019e0:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->TypeExtField     << MPU_RASR_TEX_Pos)  |
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	7a9b      	ldrb	r3, [r3, #10]
 80019e6:	04db      	lsls	r3, r3, #19
              ((uint32_t)pMPU_RegionInit->AccessPermission << MPU_RASR_AP_Pos)   |
 80019e8:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RASR_S_Pos)    |
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	7b5b      	ldrb	r3, [r3, #13]
 80019ee:	049b      	lsls	r3, r3, #18
              ((uint32_t)pMPU_RegionInit->TypeExtField     << MPU_RASR_TEX_Pos)  |
 80019f0:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->IsCacheable      << MPU_RASR_C_Pos)    |
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	7b9b      	ldrb	r3, [r3, #14]
 80019f6:	045b      	lsls	r3, r3, #17
              ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RASR_S_Pos)    |
 80019f8:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->IsBufferable     << MPU_RASR_B_Pos)    |
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	7bdb      	ldrb	r3, [r3, #15]
 80019fe:	041b      	lsls	r3, r3, #16
              ((uint32_t)pMPU_RegionInit->IsCacheable      << MPU_RASR_C_Pos)    |
 8001a00:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->SubRegionDisable << MPU_RASR_SRD_Pos)  |
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	7a5b      	ldrb	r3, [r3, #9]
 8001a06:	021b      	lsls	r3, r3, #8
              ((uint32_t)pMPU_RegionInit->IsBufferable     << MPU_RASR_B_Pos)    |
 8001a08:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->Size             << MPU_RASR_SIZE_Pos) |
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	7a1b      	ldrb	r3, [r3, #8]
 8001a0e:	005b      	lsls	r3, r3, #1
              ((uint32_t)pMPU_RegionInit->SubRegionDisable << MPU_RASR_SRD_Pos)  |
 8001a10:	4313      	orrs	r3, r2
              ((uint32_t)pMPU_RegionInit->Enable           << MPU_RASR_ENABLE_Pos);
 8001a12:	687a      	ldr	r2, [r7, #4]
 8001a14:	7812      	ldrb	r2, [r2, #0]
 8001a16:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
 8001a18:	4a04      	ldr	r2, [pc, #16]	@ (8001a2c <HAL_MPU_ConfigRegion+0x88>)
              ((uint32_t)pMPU_RegionInit->Size             << MPU_RASR_SIZE_Pos) |
 8001a1a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
 8001a1c:	6113      	str	r3, [r2, #16]
}
 8001a1e:	bf00      	nop
 8001a20:	370c      	adds	r7, #12
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop
 8001a2c:	e000ed90 	.word	0xe000ed90

08001a30 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b084      	sub	sp, #16
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 8001a38:	f7ff fe1e 	bl	8001678 <HAL_GetTick>
 8001a3c:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d101      	bne.n	8001a48 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8001a44:	2301      	movs	r3, #1
 8001a46:	e06b      	b.n	8001b20 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001a4e:	b2db      	uxtb	r3, r3
 8001a50:	2b02      	cmp	r3, #2
 8001a52:	d008      	beq.n	8001a66 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2220      	movs	r2, #32
 8001a58:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 8001a62:	2301      	movs	r3, #1
 8001a64:	e05c      	b.n	8001b20 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	695a      	ldr	r2, [r3, #20]
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f042 0204 	orr.w	r2, r2, #4
 8001a74:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2205      	movs	r2, #5
 8001a7a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8001a7e:	e020      	b.n	8001ac2 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8001a80:	f7ff fdfa 	bl	8001678 <HAL_GetTick>
 8001a84:	4602      	mov	r2, r0
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	1ad3      	subs	r3, r2, r3
 8001a8a:	2b05      	cmp	r3, #5
 8001a8c:	d919      	bls.n	8001ac2 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a92:	f043 0210 	orr.w	r2, r3, #16
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2203      	movs	r2, #3
 8001a9e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001aa6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d003      	beq.n	8001ab6 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	2200      	movs	r2, #0
 8001aba:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e02e      	b.n	8001b20 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	691b      	ldr	r3, [r3, #16]
 8001ac8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d0d7      	beq.n	8001a80 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	695a      	ldr	r2, [r3, #20]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f042 0202 	orr.w	r2, r2, #2
 8001ade:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2204      	movs	r2, #4
 8001ae4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8001af0:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	2201      	movs	r2, #1
 8001af6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001afe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d007      	beq.n	8001b16 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	2200      	movs	r2, #0
 8001b14:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2200      	movs	r2, #0
 8001b1a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8001b1e:	2300      	movs	r3, #0
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	3710      	adds	r7, #16
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}

08001b28 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b087      	sub	sp, #28
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	60f8      	str	r0, [r7, #12]
 8001b30:	460b      	mov	r3, r1
 8001b32:	607a      	str	r2, [r7, #4]
 8001b34:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8001b36:	2300      	movs	r3, #0
 8001b38:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8001b3a:	7afb      	ldrb	r3, [r7, #11]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d103      	bne.n	8001b48 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	687a      	ldr	r2, [r7, #4]
 8001b44:	605a      	str	r2, [r3, #4]
      break;
 8001b46:	e002      	b.n	8001b4e <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	75fb      	strb	r3, [r7, #23]
      break;
 8001b4c:	bf00      	nop
  }

  return status;
 8001b4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	371c      	adds	r7, #28
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr

08001b5c <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
 8001b64:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d101      	bne.n	8001b70 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	e003      	b.n	8001b78 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	683a      	ldr	r2, [r7, #0]
 8001b74:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8001b76:	2300      	movs	r3, #0
  }
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	370c      	adds	r7, #12
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b82:	4770      	bx	lr

08001b84 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b086      	sub	sp, #24
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	0c1b      	lsrs	r3, r3, #16
 8001b92:	f003 0303 	and.w	r3, r3, #3
 8001b96:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f003 031f 	and.w	r3, r3, #31
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba6:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	011a      	lsls	r2, r3, #4
 8001bac:	4b0c      	ldr	r3, [pc, #48]	@ (8001be0 <HAL_EXTI_IRQHandler+0x5c>)
 8001bae:	4413      	add	r3, r2
 8001bb0:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	693a      	ldr	r2, [r7, #16]
 8001bb8:	4013      	ands	r3, r2
 8001bba:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d009      	beq.n	8001bd6 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	693a      	ldr	r2, [r7, #16]
 8001bc6:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d002      	beq.n	8001bd6 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	4798      	blx	r3
    }
  }
}
 8001bd6:	bf00      	nop
 8001bd8:	3718      	adds	r7, #24
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	58000088 	.word	0x58000088

08001be4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b087      	sub	sp, #28
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
 8001bec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001bf2:	e143      	b.n	8001e7c <HAL_GPIO_Init+0x298>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	2101      	movs	r1, #1
 8001bfa:	697b      	ldr	r3, [r7, #20]
 8001bfc:	fa01 f303 	lsl.w	r3, r1, r3
 8001c00:	4013      	ands	r3, r2
 8001c02:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	f000 8135 	beq.w	8001e76 <HAL_GPIO_Init+0x292>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	f003 0303 	and.w	r3, r3, #3
 8001c14:	2b01      	cmp	r3, #1
 8001c16:	d005      	beq.n	8001c24 <HAL_GPIO_Init+0x40>
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	f003 0303 	and.w	r3, r3, #3
 8001c20:	2b02      	cmp	r3, #2
 8001c22:	d130      	bne.n	8001c86 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001c2a:	697b      	ldr	r3, [r7, #20]
 8001c2c:	005b      	lsls	r3, r3, #1
 8001c2e:	2203      	movs	r2, #3
 8001c30:	fa02 f303 	lsl.w	r3, r2, r3
 8001c34:	43db      	mvns	r3, r3
 8001c36:	693a      	ldr	r2, [r7, #16]
 8001c38:	4013      	ands	r3, r2
 8001c3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	68da      	ldr	r2, [r3, #12]
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	005b      	lsls	r3, r3, #1
 8001c44:	fa02 f303 	lsl.w	r3, r2, r3
 8001c48:	693a      	ldr	r2, [r7, #16]
 8001c4a:	4313      	orrs	r3, r2
 8001c4c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	693a      	ldr	r2, [r7, #16]
 8001c52:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	697b      	ldr	r3, [r7, #20]
 8001c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c62:	43db      	mvns	r3, r3
 8001c64:	693a      	ldr	r2, [r7, #16]
 8001c66:	4013      	ands	r3, r2
 8001c68:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	091b      	lsrs	r3, r3, #4
 8001c70:	f003 0201 	and.w	r2, r3, #1
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7a:	693a      	ldr	r2, [r7, #16]
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	693a      	ldr	r2, [r7, #16]
 8001c84:	605a      	str	r2, [r3, #4]
      }

      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	f003 0303 	and.w	r3, r3, #3
 8001c8e:	2b03      	cmp	r3, #3
 8001c90:	d109      	bne.n	8001ca6 <HAL_GPIO_Init+0xc2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
 8001c9a:	2b03      	cmp	r3, #3
 8001c9c:	d11b      	bne.n	8001cd6 <HAL_GPIO_Init+0xf2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	2b01      	cmp	r3, #1
 8001ca4:	d017      	beq.n	8001cd6 <HAL_GPIO_Init+0xf2>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	68db      	ldr	r3, [r3, #12]
 8001caa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001cac:	697b      	ldr	r3, [r7, #20]
 8001cae:	005b      	lsls	r3, r3, #1
 8001cb0:	2203      	movs	r2, #3
 8001cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb6:	43db      	mvns	r3, r3
 8001cb8:	693a      	ldr	r2, [r7, #16]
 8001cba:	4013      	ands	r3, r2
 8001cbc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	689a      	ldr	r2, [r3, #8]
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	005b      	lsls	r3, r3, #1
 8001cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cca:	693a      	ldr	r2, [r7, #16]
 8001ccc:	4313      	orrs	r3, r2
 8001cce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	693a      	ldr	r2, [r7, #16]
 8001cd4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	f003 0303 	and.w	r3, r3, #3
 8001cde:	2b02      	cmp	r3, #2
 8001ce0:	d123      	bne.n	8001d2a <HAL_GPIO_Init+0x146>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	08da      	lsrs	r2, r3, #3
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	3208      	adds	r2, #8
 8001cea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFuL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001cf0:	697b      	ldr	r3, [r7, #20]
 8001cf2:	f003 0307 	and.w	r3, r3, #7
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	220f      	movs	r2, #15
 8001cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfe:	43db      	mvns	r3, r3
 8001d00:	693a      	ldr	r2, [r7, #16]
 8001d02:	4013      	ands	r3, r2
 8001d04:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	691a      	ldr	r2, [r3, #16]
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	f003 0307 	and.w	r3, r3, #7
 8001d10:	009b      	lsls	r3, r3, #2
 8001d12:	fa02 f303 	lsl.w	r3, r2, r3
 8001d16:	693a      	ldr	r2, [r7, #16]
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	08da      	lsrs	r2, r3, #3
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	3208      	adds	r2, #8
 8001d24:	6939      	ldr	r1, [r7, #16]
 8001d26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	005b      	lsls	r3, r3, #1
 8001d34:	2203      	movs	r2, #3
 8001d36:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3a:	43db      	mvns	r3, r3
 8001d3c:	693a      	ldr	r2, [r7, #16]
 8001d3e:	4013      	ands	r3, r2
 8001d40:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	f003 0203 	and.w	r2, r3, #3
 8001d4a:	697b      	ldr	r3, [r7, #20]
 8001d4c:	005b      	lsls	r3, r3, #1
 8001d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d52:	693a      	ldr	r2, [r7, #16]
 8001d54:	4313      	orrs	r3, r2
 8001d56:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	693a      	ldr	r2, [r7, #16]
 8001d5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	f000 8085 	beq.w	8001e76 <HAL_GPIO_Init+0x292>
      {
        temp = SBS->EXTICR[position >> 2U];
 8001d6c:	4a4b      	ldr	r2, [pc, #300]	@ (8001e9c <HAL_GPIO_Init+0x2b8>)
 8001d6e:	697b      	ldr	r3, [r7, #20]
 8001d70:	089b      	lsrs	r3, r3, #2
 8001d72:	334c      	adds	r3, #76	@ 0x4c
 8001d74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d78:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << ((position & 0x03U) * SBS_EXTICR1_PC_EXTI1_Pos));
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	f003 0303 	and.w	r3, r3, #3
 8001d80:	009b      	lsls	r3, r3, #2
 8001d82:	220f      	movs	r2, #15
 8001d84:	fa02 f303 	lsl.w	r3, r2, r3
 8001d88:	43db      	mvns	r3, r3
 8001d8a:	693a      	ldr	r2, [r7, #16]
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * SBS_EXTICR1_PC_EXTI1_Pos));
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	0a9a      	lsrs	r2, r3, #10
 8001d94:	4b42      	ldr	r3, [pc, #264]	@ (8001ea0 <HAL_GPIO_Init+0x2bc>)
 8001d96:	4013      	ands	r3, r2
 8001d98:	697a      	ldr	r2, [r7, #20]
 8001d9a:	f002 0203 	and.w	r2, r2, #3
 8001d9e:	0092      	lsls	r2, r2, #2
 8001da0:	4093      	lsls	r3, r2
 8001da2:	693a      	ldr	r2, [r7, #16]
 8001da4:	4313      	orrs	r3, r2
 8001da6:	613b      	str	r3, [r7, #16]
        SBS->EXTICR[position >> 2U] = temp;
 8001da8:	493c      	ldr	r1, [pc, #240]	@ (8001e9c <HAL_GPIO_Init+0x2b8>)
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	089b      	lsrs	r3, r3, #2
 8001dae:	334c      	adds	r3, #76	@ 0x4c
 8001db0:	693a      	ldr	r2, [r7, #16]
 8001db2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001db6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	43db      	mvns	r3, r3
 8001dc2:	693a      	ldr	r2, [r7, #16]
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d003      	beq.n	8001ddc <HAL_GPIO_Init+0x1f8>
        {
          temp |= iocurrent;
 8001dd4:	693a      	ldr	r2, [r7, #16]
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001ddc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001de0:	693b      	ldr	r3, [r7, #16]
 8001de2:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001de4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	43db      	mvns	r3, r3
 8001df0:	693a      	ldr	r2, [r7, #16]
 8001df2:	4013      	ands	r3, r2
 8001df4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d003      	beq.n	8001e0a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001e02:	693a      	ldr	r2, [r7, #16]
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	4313      	orrs	r3, r2
 8001e08:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001e0a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001e12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e16:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001e1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	43db      	mvns	r3, r3
 8001e20:	693a      	ldr	r2, [r7, #16]
 8001e22:	4013      	ands	r3, r2
 8001e24:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d003      	beq.n	8001e3a <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8001e32:	693a      	ldr	r2, [r7, #16]
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	4313      	orrs	r3, r2
 8001e38:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001e3a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        temp = EXTI->IMR1;
 8001e44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	43db      	mvns	r3, r3
 8001e52:	693a      	ldr	r2, [r7, #16]
 8001e54:	4013      	ands	r3, r2
 8001e56:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d003      	beq.n	8001e6c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001e64:	693a      	ldr	r2, [r7, #16]
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001e6c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e70:	693b      	ldr	r3, [r7, #16]
 8001e72:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8001e76:	697b      	ldr	r3, [r7, #20]
 8001e78:	3301      	adds	r3, #1
 8001e7a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	fa22 f303 	lsr.w	r3, r2, r3
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	f47f aeb4 	bne.w	8001bf4 <HAL_GPIO_Init+0x10>
  }
}
 8001e8c:	bf00      	nop
 8001e8e:	bf00      	nop
 8001e90:	371c      	adds	r7, #28
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr
 8001e9a:	bf00      	nop
 8001e9c:	58000400 	.word	0x58000400
 8001ea0:	0029ff7f 	.word	0x0029ff7f

08001ea4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b083      	sub	sp, #12
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
 8001eac:	460b      	mov	r3, r1
 8001eae:	807b      	strh	r3, [r7, #2]
 8001eb0:	4613      	mov	r3, r2
 8001eb2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001eb4:	787b      	ldrb	r3, [r7, #1]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d003      	beq.n	8001ec2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001eba:	887a      	ldrh	r2, [r7, #2]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ec0:	e002      	b.n	8001ec8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001ec2:	887a      	ldrh	r2, [r7, #2]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001ec8:	bf00      	nop
 8001eca:	370c      	adds	r7, #12
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr

08001ed4 <HAL_PWREx_ConfigSupply>:
  *        PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO and PWR_SMPS_1V8_SUPPLIES_EXT are used
  *        only for lines that supports SMPS regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b084      	sub	sp, #16
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Check if supply source was configured */
  if ((PWR->CSR2 & (PWR_CSR2_SDEN | PWR_CSR2_LDOEN | PWR_CSR2_BYPASS)) != (PWR_CSR2_SDEN | PWR_CSR2_LDOEN))
 8001edc:	4b25      	ldr	r3, [pc, #148]	@ (8001f74 <HAL_PWREx_ConfigSupply+0xa0>)
 8001ede:	68db      	ldr	r3, [r3, #12]
 8001ee0:	f003 0307 	and.w	r3, r3, #7
 8001ee4:	2b06      	cmp	r3, #6
 8001ee6:	d00a      	beq.n	8001efe <HAL_PWREx_ConfigSupply+0x2a>
  {
    /* Check supply configuration */
    if ((PWR->CSR2 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001ee8:	4b22      	ldr	r3, [pc, #136]	@ (8001f74 <HAL_PWREx_ConfigSupply+0xa0>)
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	f003 031f 	and.w	r3, r3, #31
 8001ef0:	687a      	ldr	r2, [r7, #4]
 8001ef2:	429a      	cmp	r2, r3
 8001ef4:	d001      	beq.n	8001efa <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e038      	b.n	8001f6c <HAL_PWREx_ConfigSupply+0x98>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001efa:	2300      	movs	r3, #0
 8001efc:	e036      	b.n	8001f6c <HAL_PWREx_ConfigSupply+0x98>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG(PWR->CSR2, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001efe:	4b1d      	ldr	r3, [pc, #116]	@ (8001f74 <HAL_PWREx_ConfigSupply+0xa0>)
 8001f00:	68db      	ldr	r3, [r3, #12]
 8001f02:	f023 021f 	bic.w	r2, r3, #31
 8001f06:	491b      	ldr	r1, [pc, #108]	@ (8001f74 <HAL_PWREx_ConfigSupply+0xa0>)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001f0e:	f7ff fbb3 	bl	8001678 <HAL_GetTick>
 8001f12:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while ((PWR->SR1 & PWR_SR1_ACTVOSRDY) == 0U)
 8001f14:	e009      	b.n	8001f2a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001f16:	f7ff fbaf 	bl	8001678 <HAL_GetTick>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	1ad3      	subs	r3, r2, r3
 8001f20:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001f24:	d901      	bls.n	8001f2a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001f26:	2301      	movs	r3, #1
 8001f28:	e020      	b.n	8001f6c <HAL_PWREx_ConfigSupply+0x98>
  while ((PWR->SR1 & PWR_SR1_ACTVOSRDY) == 0U)
 8001f2a:	4b12      	ldr	r3, [pc, #72]	@ (8001f74 <HAL_PWREx_ConfigSupply+0xa0>)
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	f003 0302 	and.w	r3, r3, #2
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d0ef      	beq.n	8001f16 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	2b1e      	cmp	r3, #30
 8001f3a:	d002      	beq.n	8001f42 <HAL_PWREx_ConfigSupply+0x6e>
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2b1d      	cmp	r3, #29
 8001f40:	d113      	bne.n	8001f6a <HAL_PWREx_ConfigSupply+0x96>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick();
 8001f42:	f7ff fb99 	bl	8001678 <HAL_GetTick>
 8001f46:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while ((PWR->CSR2 & PWR_CSR2_SDEXTRDY) == 0U)
 8001f48:	e009      	b.n	8001f5e <HAL_PWREx_ConfigSupply+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001f4a:	f7ff fb95 	bl	8001678 <HAL_GetTick>
 8001f4e:	4602      	mov	r2, r0
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	1ad3      	subs	r3, r2, r3
 8001f54:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001f58:	d901      	bls.n	8001f5e <HAL_PWREx_ConfigSupply+0x8a>
      {
        return HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	e006      	b.n	8001f6c <HAL_PWREx_ConfigSupply+0x98>
    while ((PWR->CSR2 & PWR_CSR2_SDEXTRDY) == 0U)
 8001f5e:	4b05      	ldr	r3, [pc, #20]	@ (8001f74 <HAL_PWREx_ConfigSupply+0xa0>)
 8001f60:	68db      	ldr	r3, [r3, #12]
 8001f62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d0ef      	beq.n	8001f4a <HAL_PWREx_ConfigSupply+0x76>
      }
    }
  }
  return HAL_OK;
 8001f6a:	2300      	movs	r3, #0
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	3710      	adds	r7, #16
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	58024800 	.word	0x58024800

08001f78 <HAL_PWREx_ControlVoltageScaling>:
  * @note When exiting from Stop mode or Standby mode, the Run mode voltage
  *       scaling is reset to the default VOS low value.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b084      	sub	sp, #16
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR_VOLTAGE(VoltageScaling));

  /* Set the voltage range */
  MODIFY_REG(PWR->CSR4, PWR_CSR4_VOS, VoltageScaling);
 8001f80:	4b10      	ldr	r3, [pc, #64]	@ (8001fc4 <HAL_PWREx_ControlVoltageScaling+0x4c>)
 8001f82:	695b      	ldr	r3, [r3, #20]
 8001f84:	f023 0201 	bic.w	r2, r3, #1
 8001f88:	490e      	ldr	r1, [pc, #56]	@ (8001fc4 <HAL_PWREx_ControlVoltageScaling+0x4c>)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	614b      	str	r3, [r1, #20]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001f90:	f7ff fb72 	bl	8001678 <HAL_GetTick>
 8001f94:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while ((PWR->CSR4 & PWR_CSR4_VOSRDY) == 0U)
 8001f96:	e009      	b.n	8001fac <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001f98:	f7ff fb6e 	bl	8001678 <HAL_GetTick>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001fa6:	d901      	bls.n	8001fac <HAL_PWREx_ControlVoltageScaling+0x34>
    {
      return HAL_ERROR;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	e006      	b.n	8001fba <HAL_PWREx_ControlVoltageScaling+0x42>
  while ((PWR->CSR4 & PWR_CSR4_VOSRDY) == 0U)
 8001fac:	4b05      	ldr	r3, [pc, #20]	@ (8001fc4 <HAL_PWREx_ControlVoltageScaling+0x4c>)
 8001fae:	695b      	ldr	r3, [r3, #20]
 8001fb0:	f003 0302 	and.w	r3, r3, #2
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d0ef      	beq.n	8001f98 <HAL_PWREx_ControlVoltageScaling+0x20>
    }
  }

  return HAL_OK;
 8001fb8:	2300      	movs	r3, #0
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3710      	adds	r7, #16
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	58024800 	.word	0x58024800

08001fc8 <HAL_PWREx_EnableXSPIM1>:
  * @note   The XSPIM_P1 supply must be stable prior to setting
            this bit.
  * @retval None.
  */
void HAL_PWREx_EnableXSPIM1(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CSR2, PWR_CSR2_EN_XSPIM1);
 8001fcc:	4b05      	ldr	r3, [pc, #20]	@ (8001fe4 <HAL_PWREx_EnableXSPIM1+0x1c>)
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	4a04      	ldr	r2, [pc, #16]	@ (8001fe4 <HAL_PWREx_EnableXSPIM1+0x1c>)
 8001fd2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fd6:	60d3      	str	r3, [r2, #12]
}
 8001fd8:	bf00      	nop
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop
 8001fe4:	58024800 	.word	0x58024800

08001fe8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b088      	sub	sp, #32
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  uint32_t pllsrc;
  uint32_t pllrdy;
  uint32_t tmpreg1;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d101      	bne.n	8001ffa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e328      	b.n	800264c <HAL_RCC_OscConfig+0x664>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ffa:	4b97      	ldr	r3, [pc, #604]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 8001ffc:	691b      	ldr	r3, [r3, #16]
 8001ffe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002002:	61fb      	str	r3, [r7, #28]
  pllsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002004:	4b94      	ldr	r3, [pc, #592]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 8002006:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002008:	f003 0303 	and.w	r3, r3, #3
 800200c:	61bb      	str	r3, [r7, #24]
  pllrdy = RCC->CR & (RCC_CR_PLL1RDY | RCC_CR_PLL2RDY | RCC_CR_PLL3RDY);
 800200e:	4b92      	ldr	r3, [pc, #584]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 5328 	and.w	r3, r3, #704643072	@ 0x2a000000
 8002016:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f003 0301 	and.w	r3, r3, #1
 8002020:	2b00      	cmp	r3, #0
 8002022:	f000 809c 	beq.w	800215e <HAL_RCC_OscConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002026:	69fb      	ldr	r3, [r7, #28]
 8002028:	2b10      	cmp	r3, #16
 800202a:	d005      	beq.n	8002038 <HAL_RCC_OscConfig+0x50>
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d009      	beq.n	8002046 <HAL_RCC_OscConfig+0x5e>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_HSE)))
 8002032:	69bb      	ldr	r3, [r7, #24]
 8002034:	2b02      	cmp	r3, #2
 8002036:	d106      	bne.n	8002046 <HAL_RCC_OscConfig+0x5e>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	2b00      	cmp	r3, #0
 800203e:	f040 808e 	bne.w	800215e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	e302      	b.n	800264c <HAL_RCC_OscConfig+0x664>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800204e:	d106      	bne.n	800205e <HAL_RCC_OscConfig+0x76>
 8002050:	4b81      	ldr	r3, [pc, #516]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a80      	ldr	r2, [pc, #512]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 8002056:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800205a:	6013      	str	r3, [r2, #0]
 800205c:	e058      	b.n	8002110 <HAL_RCC_OscConfig+0x128>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d112      	bne.n	800208c <HAL_RCC_OscConfig+0xa4>
 8002066:	4b7c      	ldr	r3, [pc, #496]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4a7b      	ldr	r2, [pc, #492]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 800206c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002070:	6013      	str	r3, [r2, #0]
 8002072:	4b79      	ldr	r3, [pc, #484]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a78      	ldr	r2, [pc, #480]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 8002078:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800207c:	6013      	str	r3, [r2, #0]
 800207e:	4b76      	ldr	r3, [pc, #472]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a75      	ldr	r2, [pc, #468]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 8002084:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002088:	6013      	str	r3, [r2, #0]
 800208a:	e041      	b.n	8002110 <HAL_RCC_OscConfig+0x128>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002094:	d112      	bne.n	80020bc <HAL_RCC_OscConfig+0xd4>
 8002096:	4b70      	ldr	r3, [pc, #448]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a6f      	ldr	r2, [pc, #444]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 800209c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80020a0:	6013      	str	r3, [r2, #0]
 80020a2:	4b6d      	ldr	r3, [pc, #436]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4a6c      	ldr	r2, [pc, #432]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 80020a8:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80020ac:	6013      	str	r3, [r2, #0]
 80020ae:	4b6a      	ldr	r3, [pc, #424]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4a69      	ldr	r2, [pc, #420]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 80020b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020b8:	6013      	str	r3, [r2, #0]
 80020ba:	e029      	b.n	8002110 <HAL_RCC_OscConfig+0x128>
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	f5b3 2f50 	cmp.w	r3, #851968	@ 0xd0000
 80020c4:	d112      	bne.n	80020ec <HAL_RCC_OscConfig+0x104>
 80020c6:	4b64      	ldr	r3, [pc, #400]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4a63      	ldr	r2, [pc, #396]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 80020cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80020d0:	6013      	str	r3, [r2, #0]
 80020d2:	4b61      	ldr	r3, [pc, #388]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a60      	ldr	r2, [pc, #384]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 80020d8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80020dc:	6013      	str	r3, [r2, #0]
 80020de:	4b5e      	ldr	r3, [pc, #376]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4a5d      	ldr	r2, [pc, #372]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 80020e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020e8:	6013      	str	r3, [r2, #0]
 80020ea:	e011      	b.n	8002110 <HAL_RCC_OscConfig+0x128>
 80020ec:	4b5a      	ldr	r3, [pc, #360]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a59      	ldr	r2, [pc, #356]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 80020f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020f6:	6013      	str	r3, [r2, #0]
 80020f8:	4b57      	ldr	r3, [pc, #348]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a56      	ldr	r2, [pc, #344]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 80020fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002102:	6013      	str	r3, [r2, #0]
 8002104:	4b54      	ldr	r3, [pc, #336]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a53      	ldr	r2, [pc, #332]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 800210a:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800210e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002110:	f7ff fab2 	bl	8001678 <HAL_GetTick>
 8002114:	6138      	str	r0, [r7, #16]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d019      	beq.n	8002152 <HAL_RCC_OscConfig+0x16a>
      {
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800211e:	e008      	b.n	8002132 <HAL_RCC_OscConfig+0x14a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002120:	f7ff faaa 	bl	8001678 <HAL_GetTick>
 8002124:	4602      	mov	r2, r0
 8002126:	693b      	ldr	r3, [r7, #16]
 8002128:	1ad3      	subs	r3, r2, r3
 800212a:	2b64      	cmp	r3, #100	@ 0x64
 800212c:	d901      	bls.n	8002132 <HAL_RCC_OscConfig+0x14a>
          {
            return HAL_TIMEOUT;
 800212e:	2303      	movs	r3, #3
 8002130:	e28c      	b.n	800264c <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002132:	4b49      	ldr	r3, [pc, #292]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800213a:	2b00      	cmp	r3, #0
 800213c:	d0f0      	beq.n	8002120 <HAL_RCC_OscConfig+0x138>
 800213e:	e00e      	b.n	800215e <HAL_RCC_OscConfig+0x176>
      else
      {
        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002140:	f7ff fa9a 	bl	8001678 <HAL_GetTick>
 8002144:	4602      	mov	r2, r0
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	1ad3      	subs	r3, r2, r3
 800214a:	2b64      	cmp	r3, #100	@ 0x64
 800214c:	d901      	bls.n	8002152 <HAL_RCC_OscConfig+0x16a>
          {
            return HAL_TIMEOUT;
 800214e:	2303      	movs	r3, #3
 8002150:	e27c      	b.n	800264c <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002152:	4b41      	ldr	r3, [pc, #260]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800215a:	2b00      	cmp	r3, #0
 800215c:	d1f0      	bne.n	8002140 <HAL_RCC_OscConfig+0x158>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f003 0302 	and.w	r3, r3, #2
 8002166:	2b00      	cmp	r3, #0
 8002168:	f000 809e 	beq.w	80022a8 <HAL_RCC_OscConfig+0x2c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL1 source when PLL1 is selected as system clock */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800216c:	69fb      	ldr	r3, [r7, #28]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d005      	beq.n	800217e <HAL_RCC_OscConfig+0x196>
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d047      	beq.n	8002208 <HAL_RCC_OscConfig+0x220>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_HSI)))
 8002178:	69bb      	ldr	r3, [r7, #24]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d144      	bne.n	8002208 <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	68db      	ldr	r3, [r3, #12]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d101      	bne.n	800218a <HAL_RCC_OscConfig+0x1a2>
      {
        return HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	e260      	b.n	800264c <HAL_RCC_OscConfig+0x664>
      }
      /* Otherwise, calibration is allowed, divider update also unless used for any enabled PLL */
      else
      {
        /* HSI must not be used as reference clock for any enabled PLL clock source */
        tmpreg1 = (RCC->CR & RCC_CR_HSIDIV);
 800218a:	4b33      	ldr	r3, [pc, #204]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 0318 	and.w	r3, r3, #24
 8002192:	60fb      	str	r3, [r7, #12]
        if ((pllsrc == RCC_PLLSOURCE_HSI) && (pllrdy != 0U) && \
 8002194:	69bb      	ldr	r3, [r7, #24]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d109      	bne.n	80021ae <HAL_RCC_OscConfig+0x1c6>
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d006      	beq.n	80021ae <HAL_RCC_OscConfig+0x1c6>
            (tmpreg1 != RCC_OscInitStruct->HSIDiv))
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	691b      	ldr	r3, [r3, #16]
        if ((pllsrc == RCC_PLLSOURCE_HSI) && (pllrdy != 0U) && \
 80021a4:	68fa      	ldr	r2, [r7, #12]
 80021a6:	429a      	cmp	r2, r3
 80021a8:	d001      	beq.n	80021ae <HAL_RCC_OscConfig+0x1c6>
        {
          return HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e24e      	b.n	800264c <HAL_RCC_OscConfig+0x664>
        }

        assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

        /* Set the Internal High Speed oscillator new divider */
        __HAL_RCC_HSI_CONFIG(RCC_HSI_ON | RCC_OscInitStruct->HSIDiv);
 80021ae:	4b2a      	ldr	r3, [pc, #168]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f023 0219 	bic.w	r2, r3, #25
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	691b      	ldr	r3, [r3, #16]
 80021ba:	4313      	orrs	r3, r2
 80021bc:	4a26      	ldr	r2, [pc, #152]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 80021be:	f043 0301 	orr.w	r3, r3, #1
 80021c2:	6013      	str	r3, [r2, #0]

        if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80021c4:	69fb      	ldr	r3, [r7, #28]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d109      	bne.n	80021de <HAL_RCC_OscConfig+0x1f6>
        {
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80021ca:	4b23      	ldr	r3, [pc, #140]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	08db      	lsrs	r3, r3, #3
 80021d0:	f003 0303 	and.w	r3, r3, #3
 80021d4:	4a21      	ldr	r2, [pc, #132]	@ (800225c <HAL_RCC_OscConfig+0x274>)
 80021d6:	fa22 f303 	lsr.w	r3, r2, r3
 80021da:	4a21      	ldr	r2, [pc, #132]	@ (8002260 <HAL_RCC_OscConfig+0x278>)
 80021dc:	6013      	str	r3, [r2, #0]
        }
        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80021de:	4b21      	ldr	r3, [pc, #132]	@ (8002264 <HAL_RCC_OscConfig+0x27c>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4618      	mov	r0, r3
 80021e4:	f7ff f9f8 	bl	80015d8 <HAL_InitTick>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <HAL_RCC_OscConfig+0x20a>
        {
          return HAL_ERROR;
 80021ee:	2301      	movs	r3, #1
 80021f0:	e22c      	b.n	800264c <HAL_RCC_OscConfig+0x664>
        }
      }
      /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
      __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021f2:	4b19      	ldr	r3, [pc, #100]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	695b      	ldr	r3, [r3, #20]
 80021fe:	061b      	lsls	r3, r3, #24
 8002200:	4915      	ldr	r1, [pc, #84]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 8002202:	4313      	orrs	r3, r2
 8002204:	604b      	str	r3, [r1, #4]
 8002206:	e04f      	b.n	80022a8 <HAL_RCC_OscConfig+0x2c0>
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	68db      	ldr	r3, [r3, #12]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d032      	beq.n	8002276 <HAL_RCC_OscConfig+0x28e>
      {
        /* Enable the Internal High Speed oscillator */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState | RCC_OscInitStruct->HSIDiv);
 8002210:	4b11      	ldr	r3, [pc, #68]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f023 0219 	bic.w	r2, r3, #25
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	68d9      	ldr	r1, [r3, #12]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	691b      	ldr	r3, [r3, #16]
 8002220:	430b      	orrs	r3, r1
 8002222:	490d      	ldr	r1, [pc, #52]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 8002224:	4313      	orrs	r3, r2
 8002226:	600b      	str	r3, [r1, #0]

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002228:	4b0b      	ldr	r3, [pc, #44]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	695b      	ldr	r3, [r3, #20]
 8002234:	061b      	lsls	r3, r3, #24
 8002236:	4908      	ldr	r1, [pc, #32]	@ (8002258 <HAL_RCC_OscConfig+0x270>)
 8002238:	4313      	orrs	r3, r2
 800223a:	604b      	str	r3, [r1, #4]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800223c:	f7ff fa1c 	bl	8001678 <HAL_GetTick>
 8002240:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002242:	e011      	b.n	8002268 <HAL_RCC_OscConfig+0x280>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002244:	f7ff fa18 	bl	8001678 <HAL_GetTick>
 8002248:	4602      	mov	r2, r0
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	1ad3      	subs	r3, r2, r3
 800224e:	2b01      	cmp	r3, #1
 8002250:	d90a      	bls.n	8002268 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 8002252:	2303      	movs	r3, #3
 8002254:	e1fa      	b.n	800264c <HAL_RCC_OscConfig+0x664>
 8002256:	bf00      	nop
 8002258:	58024400 	.word	0x58024400
 800225c:	03d09000 	.word	0x03d09000
 8002260:	24000004 	.word	0x24000004
 8002264:	2400002c 	.word	0x2400002c
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002268:	4b95      	ldr	r3, [pc, #596]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f003 0304 	and.w	r3, r3, #4
 8002270:	2b00      	cmp	r3, #0
 8002272:	d0e7      	beq.n	8002244 <HAL_RCC_OscConfig+0x25c>
 8002274:	e018      	b.n	80022a8 <HAL_RCC_OscConfig+0x2c0>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002276:	4b92      	ldr	r3, [pc, #584]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a91      	ldr	r2, [pc, #580]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 800227c:	f023 0301 	bic.w	r3, r3, #1
 8002280:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002282:	f7ff f9f9 	bl	8001678 <HAL_GetTick>
 8002286:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002288:	e008      	b.n	800229c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800228a:	f7ff f9f5 	bl	8001678 <HAL_GetTick>
 800228e:	4602      	mov	r2, r0
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	1ad3      	subs	r3, r2, r3
 8002294:	2b01      	cmp	r3, #1
 8002296:	d901      	bls.n	800229c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002298:	2303      	movs	r3, #3
 800229a:	e1d7      	b.n	800264c <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800229c:	4b88      	ldr	r3, [pc, #544]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f003 0304 	and.w	r3, r3, #4
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d1f0      	bne.n	800228a <HAL_RCC_OscConfig+0x2a2>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 0310 	and.w	r3, r3, #16
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d045      	beq.n	8002340 <HAL_RCC_OscConfig+0x358>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));

    /* When the CSI is used as system clock it will not disabled */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 80022b4:	69fb      	ldr	r3, [r7, #28]
 80022b6:	2b08      	cmp	r3, #8
 80022b8:	d005      	beq.n	80022c6 <HAL_RCC_OscConfig+0x2de>
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d008      	beq.n	80022d2 <HAL_RCC_OscConfig+0x2ea>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_CSI)))
 80022c0:	69bb      	ldr	r3, [r7, #24]
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d105      	bne.n	80022d2 <HAL_RCC_OscConfig+0x2ea>
    {
      /* When CSI is used as system clock it will not disabled */
      if (RCC_OscInitStruct->CSIState == RCC_CSI_OFF)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6a1b      	ldr	r3, [r3, #32]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d138      	bne.n	8002340 <HAL_RCC_OscConfig+0x358>
      {
        return HAL_ERROR;
 80022ce:	2301      	movs	r3, #1
 80022d0:	e1bc      	b.n	800264c <HAL_RCC_OscConfig+0x664>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6a1b      	ldr	r3, [r3, #32]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d019      	beq.n	800230e <HAL_RCC_OscConfig+0x326>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80022da:	4b79      	ldr	r3, [pc, #484]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a78      	ldr	r2, [pc, #480]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 80022e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80022e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022e6:	f7ff f9c7 	bl	8001678 <HAL_GetTick>
 80022ea:	6138      	str	r0, [r7, #16]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80022ec:	e008      	b.n	8002300 <HAL_RCC_OscConfig+0x318>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80022ee:	f7ff f9c3 	bl	8001678 <HAL_GetTick>
 80022f2:	4602      	mov	r2, r0
 80022f4:	693b      	ldr	r3, [r7, #16]
 80022f6:	1ad3      	subs	r3, r2, r3
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d901      	bls.n	8002300 <HAL_RCC_OscConfig+0x318>
          {
            return HAL_TIMEOUT;
 80022fc:	2303      	movs	r3, #3
 80022fe:	e1a5      	b.n	800264c <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002300:	4b6f      	ldr	r3, [pc, #444]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002308:	2b00      	cmp	r3, #0
 800230a:	d0f0      	beq.n	80022ee <HAL_RCC_OscConfig+0x306>
 800230c:	e018      	b.n	8002340 <HAL_RCC_OscConfig+0x358>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800230e:	4b6c      	ldr	r3, [pc, #432]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a6b      	ldr	r2, [pc, #428]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 8002314:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002318:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800231a:	f7ff f9ad 	bl	8001678 <HAL_GetTick>
 800231e:	6138      	str	r0, [r7, #16]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8002320:	e008      	b.n	8002334 <HAL_RCC_OscConfig+0x34c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8002322:	f7ff f9a9 	bl	8001678 <HAL_GetTick>
 8002326:	4602      	mov	r2, r0
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	1ad3      	subs	r3, r2, r3
 800232c:	2b01      	cmp	r3, #1
 800232e:	d901      	bls.n	8002334 <HAL_RCC_OscConfig+0x34c>
          {
            return HAL_TIMEOUT;
 8002330:	2303      	movs	r3, #3
 8002332:	e18b      	b.n	800264c <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8002334:	4b62      	ldr	r3, [pc, #392]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800233c:	2b00      	cmp	r3, #0
 800233e:	d1f0      	bne.n	8002322 <HAL_RCC_OscConfig+0x33a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f003 0308 	and.w	r3, r3, #8
 8002348:	2b00      	cmp	r3, #0
 800234a:	d036      	beq.n	80023ba <HAL_RCC_OscConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	699b      	ldr	r3, [r3, #24]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d019      	beq.n	8002388 <HAL_RCC_OscConfig+0x3a0>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002354:	4b5a      	ldr	r3, [pc, #360]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 8002356:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002358:	4a59      	ldr	r2, [pc, #356]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 800235a:	f043 0301 	orr.w	r3, r3, #1
 800235e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002360:	f7ff f98a 	bl	8001678 <HAL_GetTick>
 8002364:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002366:	e008      	b.n	800237a <HAL_RCC_OscConfig+0x392>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002368:	f7ff f986 	bl	8001678 <HAL_GetTick>
 800236c:	4602      	mov	r2, r0
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	1ad3      	subs	r3, r2, r3
 8002372:	2b01      	cmp	r3, #1
 8002374:	d901      	bls.n	800237a <HAL_RCC_OscConfig+0x392>
        {
          return HAL_TIMEOUT;
 8002376:	2303      	movs	r3, #3
 8002378:	e168      	b.n	800264c <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800237a:	4b51      	ldr	r3, [pc, #324]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 800237c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800237e:	f003 0302 	and.w	r3, r3, #2
 8002382:	2b00      	cmp	r3, #0
 8002384:	d0f0      	beq.n	8002368 <HAL_RCC_OscConfig+0x380>
 8002386:	e018      	b.n	80023ba <HAL_RCC_OscConfig+0x3d2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002388:	4b4d      	ldr	r3, [pc, #308]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 800238a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800238c:	4a4c      	ldr	r2, [pc, #304]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 800238e:	f023 0301 	bic.w	r3, r3, #1
 8002392:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002394:	f7ff f970 	bl	8001678 <HAL_GetTick>
 8002398:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800239a:	e008      	b.n	80023ae <HAL_RCC_OscConfig+0x3c6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800239c:	f7ff f96c 	bl	8001678 <HAL_GetTick>
 80023a0:	4602      	mov	r2, r0
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	2b01      	cmp	r3, #1
 80023a8:	d901      	bls.n	80023ae <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
 80023aa:	2303      	movs	r3, #3
 80023ac:	e14e      	b.n	800264c <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80023ae:	4b44      	ldr	r3, [pc, #272]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 80023b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023b2:	f003 0302 	and.w	r3, r3, #2
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d1f0      	bne.n	800239c <HAL_RCC_OscConfig+0x3b4>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 0320 	and.w	r3, r3, #32
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d036      	beq.n	8002434 <HAL_RCC_OscConfig+0x44c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	69db      	ldr	r3, [r3, #28]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d019      	beq.n	8002402 <HAL_RCC_OscConfig+0x41a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80023ce:	4b3c      	ldr	r3, [pc, #240]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4a3b      	ldr	r2, [pc, #236]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 80023d4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80023d8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80023da:	f7ff f94d 	bl	8001678 <HAL_GetTick>
 80023de:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80023e0:	e008      	b.n	80023f4 <HAL_RCC_OscConfig+0x40c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 80023e2:	f7ff f949 	bl	8001678 <HAL_GetTick>
 80023e6:	4602      	mov	r2, r0
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	1ad3      	subs	r3, r2, r3
 80023ec:	2b01      	cmp	r3, #1
 80023ee:	d901      	bls.n	80023f4 <HAL_RCC_OscConfig+0x40c>
        {
          return HAL_TIMEOUT;
 80023f0:	2303      	movs	r3, #3
 80023f2:	e12b      	b.n	800264c <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80023f4:	4b32      	ldr	r3, [pc, #200]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d0f0      	beq.n	80023e2 <HAL_RCC_OscConfig+0x3fa>
 8002400:	e018      	b.n	8002434 <HAL_RCC_OscConfig+0x44c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002402:	4b2f      	ldr	r3, [pc, #188]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a2e      	ldr	r2, [pc, #184]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 8002408:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800240c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800240e:	f7ff f933 	bl	8001678 <HAL_GetTick>
 8002412:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002414:	e008      	b.n	8002428 <HAL_RCC_OscConfig+0x440>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8002416:	f7ff f92f 	bl	8001678 <HAL_GetTick>
 800241a:	4602      	mov	r2, r0
 800241c:	693b      	ldr	r3, [r7, #16]
 800241e:	1ad3      	subs	r3, r2, r3
 8002420:	2b01      	cmp	r3, #1
 8002422:	d901      	bls.n	8002428 <HAL_RCC_OscConfig+0x440>
        {
          return HAL_TIMEOUT;
 8002424:	2303      	movs	r3, #3
 8002426:	e111      	b.n	800264c <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002428:	4b25      	ldr	r3, [pc, #148]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002430:	2b00      	cmp	r3, #0
 8002432:	d1f0      	bne.n	8002416 <HAL_RCC_OscConfig+0x42e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f003 0304 	and.w	r3, r3, #4
 800243c:	2b00      	cmp	r3, #0
 800243e:	f000 809b 	beq.w	8002578 <HAL_RCC_OscConfig+0x590>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002442:	4b20      	ldr	r3, [pc, #128]	@ (80024c4 <HAL_RCC_OscConfig+0x4dc>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a1f      	ldr	r2, [pc, #124]	@ (80024c4 <HAL_RCC_OscConfig+0x4dc>)
 8002448:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800244c:	6013      	str	r3, [r2, #0]

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	2b01      	cmp	r3, #1
 8002454:	d106      	bne.n	8002464 <HAL_RCC_OscConfig+0x47c>
 8002456:	4b1a      	ldr	r3, [pc, #104]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 8002458:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800245a:	4a19      	ldr	r2, [pc, #100]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 800245c:	f043 0301 	orr.w	r3, r3, #1
 8002460:	6713      	str	r3, [r2, #112]	@ 0x70
 8002462:	e05a      	b.n	800251a <HAL_RCC_OscConfig+0x532>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d112      	bne.n	8002492 <HAL_RCC_OscConfig+0x4aa>
 800246c:	4b14      	ldr	r3, [pc, #80]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 800246e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002470:	4a13      	ldr	r2, [pc, #76]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 8002472:	f023 0301 	bic.w	r3, r3, #1
 8002476:	6713      	str	r3, [r2, #112]	@ 0x70
 8002478:	4b11      	ldr	r3, [pc, #68]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 800247a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800247c:	4a10      	ldr	r2, [pc, #64]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 800247e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002482:	6713      	str	r3, [r2, #112]	@ 0x70
 8002484:	4b0e      	ldr	r3, [pc, #56]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 8002486:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002488:	4a0d      	ldr	r2, [pc, #52]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 800248a:	f023 0304 	bic.w	r3, r3, #4
 800248e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002490:	e043      	b.n	800251a <HAL_RCC_OscConfig+0x532>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	2b05      	cmp	r3, #5
 8002498:	d116      	bne.n	80024c8 <HAL_RCC_OscConfig+0x4e0>
 800249a:	4b09      	ldr	r3, [pc, #36]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 800249c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800249e:	4a08      	ldr	r2, [pc, #32]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 80024a0:	f043 0304 	orr.w	r3, r3, #4
 80024a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80024a6:	4b06      	ldr	r3, [pc, #24]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 80024a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024aa:	4a05      	ldr	r2, [pc, #20]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 80024ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80024b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80024b2:	4b03      	ldr	r3, [pc, #12]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 80024b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024b6:	4a02      	ldr	r2, [pc, #8]	@ (80024c0 <HAL_RCC_OscConfig+0x4d8>)
 80024b8:	f043 0301 	orr.w	r3, r3, #1
 80024bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80024be:	e02c      	b.n	800251a <HAL_RCC_OscConfig+0x532>
 80024c0:	58024400 	.word	0x58024400
 80024c4:	58024800 	.word	0x58024800
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	2b85      	cmp	r3, #133	@ 0x85
 80024ce:	d112      	bne.n	80024f6 <HAL_RCC_OscConfig+0x50e>
 80024d0:	4b60      	ldr	r3, [pc, #384]	@ (8002654 <HAL_RCC_OscConfig+0x66c>)
 80024d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024d4:	4a5f      	ldr	r2, [pc, #380]	@ (8002654 <HAL_RCC_OscConfig+0x66c>)
 80024d6:	f043 0304 	orr.w	r3, r3, #4
 80024da:	6713      	str	r3, [r2, #112]	@ 0x70
 80024dc:	4b5d      	ldr	r3, [pc, #372]	@ (8002654 <HAL_RCC_OscConfig+0x66c>)
 80024de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024e0:	4a5c      	ldr	r2, [pc, #368]	@ (8002654 <HAL_RCC_OscConfig+0x66c>)
 80024e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80024e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80024e8:	4b5a      	ldr	r3, [pc, #360]	@ (8002654 <HAL_RCC_OscConfig+0x66c>)
 80024ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024ec:	4a59      	ldr	r2, [pc, #356]	@ (8002654 <HAL_RCC_OscConfig+0x66c>)
 80024ee:	f043 0301 	orr.w	r3, r3, #1
 80024f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80024f4:	e011      	b.n	800251a <HAL_RCC_OscConfig+0x532>
 80024f6:	4b57      	ldr	r3, [pc, #348]	@ (8002654 <HAL_RCC_OscConfig+0x66c>)
 80024f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024fa:	4a56      	ldr	r2, [pc, #344]	@ (8002654 <HAL_RCC_OscConfig+0x66c>)
 80024fc:	f023 0301 	bic.w	r3, r3, #1
 8002500:	6713      	str	r3, [r2, #112]	@ 0x70
 8002502:	4b54      	ldr	r3, [pc, #336]	@ (8002654 <HAL_RCC_OscConfig+0x66c>)
 8002504:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002506:	4a53      	ldr	r2, [pc, #332]	@ (8002654 <HAL_RCC_OscConfig+0x66c>)
 8002508:	f023 0304 	bic.w	r3, r3, #4
 800250c:	6713      	str	r3, [r2, #112]	@ 0x70
 800250e:	4b51      	ldr	r3, [pc, #324]	@ (8002654 <HAL_RCC_OscConfig+0x66c>)
 8002510:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002512:	4a50      	ldr	r2, [pc, #320]	@ (8002654 <HAL_RCC_OscConfig+0x66c>)
 8002514:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002518:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	689b      	ldr	r3, [r3, #8]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d015      	beq.n	800254e <HAL_RCC_OscConfig+0x566>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002522:	f7ff f8a9 	bl	8001678 <HAL_GetTick>
 8002526:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002528:	e00a      	b.n	8002540 <HAL_RCC_OscConfig+0x558>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800252a:	f7ff f8a5 	bl	8001678 <HAL_GetTick>
 800252e:	4602      	mov	r2, r0
 8002530:	693b      	ldr	r3, [r7, #16]
 8002532:	1ad3      	subs	r3, r2, r3
 8002534:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002538:	4293      	cmp	r3, r2
 800253a:	d901      	bls.n	8002540 <HAL_RCC_OscConfig+0x558>
        {
          return HAL_TIMEOUT;
 800253c:	2303      	movs	r3, #3
 800253e:	e085      	b.n	800264c <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002540:	4b44      	ldr	r3, [pc, #272]	@ (8002654 <HAL_RCC_OscConfig+0x66c>)
 8002542:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002544:	f003 0302 	and.w	r3, r3, #2
 8002548:	2b00      	cmp	r3, #0
 800254a:	d0ee      	beq.n	800252a <HAL_RCC_OscConfig+0x542>
 800254c:	e014      	b.n	8002578 <HAL_RCC_OscConfig+0x590>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800254e:	f7ff f893 	bl	8001678 <HAL_GetTick>
 8002552:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002554:	e00a      	b.n	800256c <HAL_RCC_OscConfig+0x584>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002556:	f7ff f88f 	bl	8001678 <HAL_GetTick>
 800255a:	4602      	mov	r2, r0
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	1ad3      	subs	r3, r2, r3
 8002560:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002564:	4293      	cmp	r3, r2
 8002566:	d901      	bls.n	800256c <HAL_RCC_OscConfig+0x584>
        {
          return HAL_TIMEOUT;
 8002568:	2303      	movs	r3, #3
 800256a:	e06f      	b.n	800264c <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800256c:	4b39      	ldr	r3, [pc, #228]	@ (8002654 <HAL_RCC_OscConfig+0x66c>)
 800256e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002570:	f003 0302 	and.w	r3, r3, #2
 8002574:	2b00      	cmp	r3, #0
 8002576:	d1ee      	bne.n	8002556 <HAL_RCC_OscConfig+0x56e>

  /*-------------------------------- PLL1 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL1.PLLState));

  if (RCC_OscInitStruct->PLL1.PLLState != RCC_PLL_NONE)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800257c:	2b00      	cmp	r3, #0
 800257e:	d042      	beq.n	8002606 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002580:	69fb      	ldr	r3, [r7, #28]
 8002582:	2b18      	cmp	r3, #24
 8002584:	d131      	bne.n	80025ea <HAL_RCC_OscConfig+0x602>
    {
      /* No PLL off possible */
      if (RCC_OscInitStruct->PLL1.PLLState == RCC_PLL_OFF)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800258a:	2b01      	cmp	r3, #1
 800258c:	d101      	bne.n	8002592 <HAL_RCC_OscConfig+0x5aa>
      {
        return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e05c      	b.n	800264c <HAL_RCC_OscConfig+0x664>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        tmpreg1 = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> RCC_PLL1FRACR_FRACN_Pos);
 8002592:	4b30      	ldr	r3, [pc, #192]	@ (8002654 <HAL_RCC_OscConfig+0x66c>)
 8002594:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002596:	08db      	lsrs	r3, r3, #3
 8002598:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800259c:	60fb      	str	r3, [r7, #12]

        if (RCC_OscInitStruct->PLL1.PLLFractional != tmpreg1)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025a2:	68fa      	ldr	r2, [r7, #12]
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d02e      	beq.n	8002606 <HAL_RCC_OscConfig+0x61e>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL1.PLLFractional));

          /* Disable PLL1FRACLE */
          __HAL_RCC_PLL1_FRACN_DISABLE();
 80025a8:	4b2a      	ldr	r3, [pc, #168]	@ (8002654 <HAL_RCC_OscConfig+0x66c>)
 80025aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025ac:	4a29      	ldr	r2, [pc, #164]	@ (8002654 <HAL_RCC_OscConfig+0x66c>)
 80025ae:	f023 0301 	bic.w	r3, r3, #1
 80025b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80025b4:	f7ff f860 	bl	8001678 <HAL_GetTick>
 80025b8:	6138      	str	r0, [r7, #16]

          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 80025ba:	bf00      	nop
 80025bc:	f7ff f85c 	bl	8001678 <HAL_GetTick>
 80025c0:	4602      	mov	r2, r0
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d0f9      	beq.n	80025bc <HAL_RCC_OscConfig+0x5d4>
          {
            /* Do nothing */
          }

          /* Configure PLL1FRACN */
          __HAL_RCC_PLL1_FRACN_CONFIG(RCC_OscInitStruct->PLL1.PLLFractional);
 80025c8:	4b22      	ldr	r3, [pc, #136]	@ (8002654 <HAL_RCC_OscConfig+0x66c>)
 80025ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80025cc:	4b22      	ldr	r3, [pc, #136]	@ (8002658 <HAL_RCC_OscConfig+0x670>)
 80025ce:	4013      	ands	r3, r2
 80025d0:	687a      	ldr	r2, [r7, #4]
 80025d2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80025d4:	00d2      	lsls	r2, r2, #3
 80025d6:	491f      	ldr	r1, [pc, #124]	@ (8002654 <HAL_RCC_OscConfig+0x66c>)
 80025d8:	4313      	orrs	r3, r2
 80025da:	634b      	str	r3, [r1, #52]	@ 0x34

          /* Enable PLL1FRACLE to latch new value . */
          __HAL_RCC_PLL1_FRACN_ENABLE();
 80025dc:	4b1d      	ldr	r3, [pc, #116]	@ (8002654 <HAL_RCC_OscConfig+0x66c>)
 80025de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025e0:	4a1c      	ldr	r2, [pc, #112]	@ (8002654 <HAL_RCC_OscConfig+0x66c>)
 80025e2:	f043 0301 	orr.w	r3, r3, #1
 80025e6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80025e8:	e00d      	b.n	8002606 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Initialize PLL1T to 1 to use common PLL initialization function */
      RCC_OscInitStruct->PLL1.PLLT = 1U;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2201      	movs	r2, #1
 80025ee:	645a      	str	r2, [r3, #68]	@ 0x44
      if (RCC_PLL_Config(RCC_PLL1_CONFIG, &(RCC_OscInitStruct->PLL1)) != HAL_OK)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	3324      	adds	r3, #36	@ 0x24
 80025f4:	4619      	mov	r1, r3
 80025f6:	2000      	movs	r0, #0
 80025f8:	f000 fc88 	bl	8002f0c <RCC_PLL_Config>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d001      	beq.n	8002606 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8002602:	2301      	movs	r3, #1
 8002604:	e022      	b.n	800264c <HAL_RCC_OscConfig+0x664>

  /*-------------------------------- PLL2 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL2.PLLState));

  if (RCC_OscInitStruct->PLL2.PLLState != RCC_PLL_NONE)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800260a:	2b00      	cmp	r3, #0
 800260c:	d00a      	beq.n	8002624 <HAL_RCC_OscConfig+0x63c>
  {
    if (RCC_PLL_Config(RCC_PLL2_CONFIG, &(RCC_OscInitStruct->PLL2)) != HAL_OK)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	334c      	adds	r3, #76	@ 0x4c
 8002612:	4619      	mov	r1, r3
 8002614:	2001      	movs	r0, #1
 8002616:	f000 fc79 	bl	8002f0c <RCC_PLL_Config>
 800261a:	4603      	mov	r3, r0
 800261c:	2b00      	cmp	r3, #0
 800261e:	d001      	beq.n	8002624 <HAL_RCC_OscConfig+0x63c>
    {
      return HAL_ERROR;
 8002620:	2301      	movs	r3, #1
 8002622:	e013      	b.n	800264c <HAL_RCC_OscConfig+0x664>

  /*-------------------------------- PLL3 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL3.PLLState));

  if (RCC_OscInitStruct->PLL3.PLLState != RCC_PLL_NONE)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002628:	2b00      	cmp	r3, #0
 800262a:	d00e      	beq.n	800264a <HAL_RCC_OscConfig+0x662>
  {
    /* Initialize PLL3T to 1 to use common PLL initialization function */
    RCC_OscInitStruct->PLL3.PLLT = 1U;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2201      	movs	r2, #1
 8002630:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    if (RCC_PLL_Config(RCC_PLL3_CONFIG, &(RCC_OscInitStruct->PLL3)) != HAL_OK)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	3374      	adds	r3, #116	@ 0x74
 8002638:	4619      	mov	r1, r3
 800263a:	2002      	movs	r0, #2
 800263c:	f000 fc66 	bl	8002f0c <RCC_PLL_Config>
 8002640:	4603      	mov	r3, r0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d001      	beq.n	800264a <HAL_RCC_OscConfig+0x662>
    {
      return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e000      	b.n	800264c <HAL_RCC_OscConfig+0x664>
    }
  }

  return HAL_OK;
 800264a:	2300      	movs	r3, #0
}
 800264c:	4618      	mov	r0, r3
 800264e:	3720      	adds	r7, #32
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	58024400 	.word	0x58024400
 8002658:	ffff0007 	.word	0xffff0007

0800265c <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b084      	sub	sp, #16
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
 8002664:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d101      	bne.n	8002670 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800266c:	2301      	movs	r3, #1
 800266e:	e182      	b.n	8002976 <HAL_RCC_ClockConfig+0x31a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002670:	4b8a      	ldr	r3, [pc, #552]	@ (800289c <HAL_RCC_ClockConfig+0x240>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002678:	683a      	ldr	r2, [r7, #0]
 800267a:	429a      	cmp	r2, r3
 800267c:	d910      	bls.n	80026a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800267e:	4b87      	ldr	r3, [pc, #540]	@ (800289c <HAL_RCC_ClockConfig+0x240>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8002686:	4985      	ldr	r1, [pc, #532]	@ (800289c <HAL_RCC_ClockConfig+0x240>)
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	4313      	orrs	r3, r2
 800268c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800268e:	4b83      	ldr	r3, [pc, #524]	@ (800289c <HAL_RCC_ClockConfig+0x240>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002696:	683a      	ldr	r2, [r7, #0]
 8002698:	429a      	cmp	r2, r3
 800269a:	d001      	beq.n	80026a0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	e16a      	b.n	8002976 <HAL_RCC_ClockConfig+0x31a>
  }

  /* Increasing the BUS frequency divider ? */

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f003 0304 	and.w	r3, r3, #4
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d010      	beq.n	80026ce <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE1))
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	691a      	ldr	r2, [r3, #16]
 80026b0:	4b7b      	ldr	r3, [pc, #492]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 80026b2:	6a1b      	ldr	r3, [r3, #32]
 80026b4:	f003 0307 	and.w	r3, r3, #7
 80026b8:	429a      	cmp	r2, r3
 80026ba:	d908      	bls.n	80026ce <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80026bc:	4b78      	ldr	r3, [pc, #480]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 80026be:	6a1b      	ldr	r3, [r3, #32]
 80026c0:	f023 0207 	bic.w	r2, r3, #7
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	691b      	ldr	r3, [r3, #16]
 80026c8:	4975      	ldr	r1, [pc, #468]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 80026ca:	4313      	orrs	r3, r2
 80026cc:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f003 0308 	and.w	r3, r3, #8
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d010      	beq.n	80026fc <HAL_RCC_ClockConfig+0xa0>
  {
    assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE2))
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	695a      	ldr	r2, [r3, #20]
 80026de:	4b70      	ldr	r3, [pc, #448]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 80026e0:	6a1b      	ldr	r3, [r3, #32]
 80026e2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d908      	bls.n	80026fc <HAL_RCC_ClockConfig+0xa0>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80026ea:	4b6d      	ldr	r3, [pc, #436]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 80026ec:	6a1b      	ldr	r3, [r3, #32]
 80026ee:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	695b      	ldr	r3, [r3, #20]
 80026f6:	496a      	ldr	r1, [pc, #424]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 80026f8:	4313      	orrs	r3, r2
 80026fa:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f003 0310 	and.w	r3, r3, #16
 8002704:	2b00      	cmp	r3, #0
 8002706:	d010      	beq.n	800272a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_PCLK4(RCC_ClkInitStruct->APB4CLKDivider));
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE4))
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	699a      	ldr	r2, [r3, #24]
 800270c:	4b64      	ldr	r3, [pc, #400]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 800270e:	6a1b      	ldr	r3, [r3, #32]
 8002710:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002714:	429a      	cmp	r2, r3
 8002716:	d908      	bls.n	800272a <HAL_RCC_ClockConfig+0xce>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE4, (RCC_ClkInitStruct->APB4CLKDivider));
 8002718:	4b61      	ldr	r3, [pc, #388]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 800271a:	6a1b      	ldr	r3, [r3, #32]
 800271c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	699b      	ldr	r3, [r3, #24]
 8002724:	495e      	ldr	r1, [pc, #376]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 8002726:	4313      	orrs	r3, r2
 8002728:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f003 0320 	and.w	r3, r3, #32
 8002732:	2b00      	cmp	r3, #0
 8002734:	d010      	beq.n	8002758 <HAL_RCC_ClockConfig+0xfc>
  {
    assert_param(IS_RCC_PCLK5(RCC_ClkInitStruct->APB5CLKDivider));
    if ((RCC_ClkInitStruct->APB5CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE5))
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	69da      	ldr	r2, [r3, #28]
 800273a:	4b59      	ldr	r3, [pc, #356]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 800273c:	6a1b      	ldr	r3, [r3, #32]
 800273e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8002742:	429a      	cmp	r2, r3
 8002744:	d908      	bls.n	8002758 <HAL_RCC_ClockConfig+0xfc>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE5, (RCC_ClkInitStruct->APB5CLKDivider));
 8002746:	4b56      	ldr	r3, [pc, #344]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 8002748:	6a1b      	ldr	r3, [r3, #32]
 800274a:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	69db      	ldr	r3, [r3, #28]
 8002752:	4953      	ldr	r1, [pc, #332]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 8002754:	4313      	orrs	r3, r2
 8002756:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f003 0302 	and.w	r3, r3, #2
 8002760:	2b00      	cmp	r3, #0
 8002762:	d010      	beq.n	8002786 <HAL_RCC_ClockConfig+0x12a>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->BMCFGR & RCC_BMCFGR_BMPRE))
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	68da      	ldr	r2, [r3, #12]
 8002768:	4b4d      	ldr	r3, [pc, #308]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 800276a:	69db      	ldr	r3, [r3, #28]
 800276c:	f003 030f 	and.w	r3, r3, #15
 8002770:	429a      	cmp	r2, r3
 8002772:	d908      	bls.n	8002786 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->BMCFGR, RCC_BMCFGR_BMPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002774:	4b4a      	ldr	r3, [pc, #296]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 8002776:	69db      	ldr	r3, [r3, #28]
 8002778:	f023 020f 	bic.w	r2, r3, #15
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	68db      	ldr	r3, [r3, #12]
 8002780:	4947      	ldr	r1, [pc, #284]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 8002782:	4313      	orrs	r3, r2
 8002784:	61cb      	str	r3, [r1, #28]
    }
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0301 	and.w	r3, r3, #1
 800278e:	2b00      	cmp	r3, #0
 8002790:	d055      	beq.n	800283e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    MODIFY_REG(RCC->CDCFGR, RCC_CDCFGR_CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002792:	4b43      	ldr	r3, [pc, #268]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 8002794:	699b      	ldr	r3, [r3, #24]
 8002796:	f023 020f 	bic.w	r2, r3, #15
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	689b      	ldr	r3, [r3, #8]
 800279e:	4940      	ldr	r1, [pc, #256]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 80027a0:	4313      	orrs	r3, r2
 80027a2:	618b      	str	r3, [r1, #24]

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	2b02      	cmp	r3, #2
 80027aa:	d107      	bne.n	80027bc <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027ac:	4b3c      	ldr	r3, [pc, #240]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d121      	bne.n	80027fc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80027b8:	2301      	movs	r3, #1
 80027ba:	e0dc      	b.n	8002976 <HAL_RCC_ClockConfig+0x31a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	2b03      	cmp	r3, #3
 80027c2:	d107      	bne.n	80027d4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80027c4:	4b36      	ldr	r3, [pc, #216]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d115      	bne.n	80027fc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80027d0:	2301      	movs	r3, #1
 80027d2:	e0d0      	b.n	8002976 <HAL_RCC_ClockConfig+0x31a>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	2b01      	cmp	r3, #1
 80027da:	d107      	bne.n	80027ec <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80027dc:	4b30      	ldr	r3, [pc, #192]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d109      	bne.n	80027fc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80027e8:	2301      	movs	r3, #1
 80027ea:	e0c4      	b.n	8002976 <HAL_RCC_ClockConfig+0x31a>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80027ec:	4b2c      	ldr	r3, [pc, #176]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f003 0304 	and.w	r3, r3, #4
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d101      	bne.n	80027fc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80027f8:	2301      	movs	r3, #1
 80027fa:	e0bc      	b.n	8002976 <HAL_RCC_ClockConfig+0x31a>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80027fc:	4b28      	ldr	r3, [pc, #160]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 80027fe:	691b      	ldr	r3, [r3, #16]
 8002800:	f023 0207 	bic.w	r2, r3, #7
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	4925      	ldr	r1, [pc, #148]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 800280a:	4313      	orrs	r3, r2
 800280c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800280e:	f7fe ff33 	bl	8001678 <HAL_GetTick>
 8002812:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002814:	e00a      	b.n	800282c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002816:	f7fe ff2f 	bl	8001678 <HAL_GetTick>
 800281a:	4602      	mov	r2, r0
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	1ad3      	subs	r3, r2, r3
 8002820:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002824:	4293      	cmp	r3, r2
 8002826:	d901      	bls.n	800282c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002828:	2303      	movs	r3, #3
 800282a:	e0a4      	b.n	8002976 <HAL_RCC_ClockConfig+0x31a>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800282c:	4b1c      	ldr	r3, [pc, #112]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 800282e:	691b      	ldr	r3, [r3, #16]
 8002830:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	00db      	lsls	r3, r3, #3
 800283a:	429a      	cmp	r2, r3
 800283c:	d1eb      	bne.n	8002816 <HAL_RCC_ClockConfig+0x1ba>
  }

  /* Decreasing the BUS frequency divider ? */

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f003 0302 	and.w	r3, r3, #2
 8002846:	2b00      	cmp	r3, #0
 8002848:	d010      	beq.n	800286c <HAL_RCC_ClockConfig+0x210>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->BMCFGR & RCC_BMCFGR_BMPRE))
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	68da      	ldr	r2, [r3, #12]
 800284e:	4b14      	ldr	r3, [pc, #80]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 8002850:	69db      	ldr	r3, [r3, #28]
 8002852:	f003 030f 	and.w	r3, r3, #15
 8002856:	429a      	cmp	r2, r3
 8002858:	d208      	bcs.n	800286c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->BMCFGR, RCC_BMCFGR_BMPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800285a:	4b11      	ldr	r3, [pc, #68]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 800285c:	69db      	ldr	r3, [r3, #28]
 800285e:	f023 020f 	bic.w	r2, r3, #15
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	68db      	ldr	r3, [r3, #12]
 8002866:	490e      	ldr	r1, [pc, #56]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 8002868:	4313      	orrs	r3, r2
 800286a:	61cb      	str	r3, [r1, #28]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800286c:	4b0b      	ldr	r3, [pc, #44]	@ (800289c <HAL_RCC_ClockConfig+0x240>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002874:	683a      	ldr	r2, [r7, #0]
 8002876:	429a      	cmp	r2, r3
 8002878:	d214      	bcs.n	80028a4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800287a:	4b08      	ldr	r3, [pc, #32]	@ (800289c <HAL_RCC_ClockConfig+0x240>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8002882:	4906      	ldr	r1, [pc, #24]	@ (800289c <HAL_RCC_ClockConfig+0x240>)
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	4313      	orrs	r3, r2
 8002888:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800288a:	4b04      	ldr	r3, [pc, #16]	@ (800289c <HAL_RCC_ClockConfig+0x240>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002892:	683a      	ldr	r2, [r7, #0]
 8002894:	429a      	cmp	r2, r3
 8002896:	d005      	beq.n	80028a4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002898:	2301      	movs	r3, #1
 800289a:	e06c      	b.n	8002976 <HAL_RCC_ClockConfig+0x31a>
 800289c:	52002000 	.word	0x52002000
 80028a0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f003 0304 	and.w	r3, r3, #4
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d010      	beq.n	80028d2 <HAL_RCC_ClockConfig+0x276>
  {
    assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE1))
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	691a      	ldr	r2, [r3, #16]
 80028b4:	4b32      	ldr	r3, [pc, #200]	@ (8002980 <HAL_RCC_ClockConfig+0x324>)
 80028b6:	6a1b      	ldr	r3, [r3, #32]
 80028b8:	f003 0307 	and.w	r3, r3, #7
 80028bc:	429a      	cmp	r2, r3
 80028be:	d208      	bcs.n	80028d2 <HAL_RCC_ClockConfig+0x276>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80028c0:	4b2f      	ldr	r3, [pc, #188]	@ (8002980 <HAL_RCC_ClockConfig+0x324>)
 80028c2:	6a1b      	ldr	r3, [r3, #32]
 80028c4:	f023 0207 	bic.w	r2, r3, #7
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	691b      	ldr	r3, [r3, #16]
 80028cc:	492c      	ldr	r1, [pc, #176]	@ (8002980 <HAL_RCC_ClockConfig+0x324>)
 80028ce:	4313      	orrs	r3, r2
 80028d0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 0308 	and.w	r3, r3, #8
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d010      	beq.n	8002900 <HAL_RCC_ClockConfig+0x2a4>
  {
    assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE2))
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	695a      	ldr	r2, [r3, #20]
 80028e2:	4b27      	ldr	r3, [pc, #156]	@ (8002980 <HAL_RCC_ClockConfig+0x324>)
 80028e4:	6a1b      	ldr	r3, [r3, #32]
 80028e6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80028ea:	429a      	cmp	r2, r3
 80028ec:	d208      	bcs.n	8002900 <HAL_RCC_ClockConfig+0x2a4>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80028ee:	4b24      	ldr	r3, [pc, #144]	@ (8002980 <HAL_RCC_ClockConfig+0x324>)
 80028f0:	6a1b      	ldr	r3, [r3, #32]
 80028f2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	695b      	ldr	r3, [r3, #20]
 80028fa:	4921      	ldr	r1, [pc, #132]	@ (8002980 <HAL_RCC_ClockConfig+0x324>)
 80028fc:	4313      	orrs	r3, r2
 80028fe:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 0310 	and.w	r3, r3, #16
 8002908:	2b00      	cmp	r3, #0
 800290a:	d010      	beq.n	800292e <HAL_RCC_ClockConfig+0x2d2>
  {
    assert_param(IS_RCC_PCLK4(RCC_ClkInitStruct->APB4CLKDivider));
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE4))
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	699a      	ldr	r2, [r3, #24]
 8002910:	4b1b      	ldr	r3, [pc, #108]	@ (8002980 <HAL_RCC_ClockConfig+0x324>)
 8002912:	6a1b      	ldr	r3, [r3, #32]
 8002914:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002918:	429a      	cmp	r2, r3
 800291a:	d208      	bcs.n	800292e <HAL_RCC_ClockConfig+0x2d2>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE4, (RCC_ClkInitStruct->APB4CLKDivider));
 800291c:	4b18      	ldr	r3, [pc, #96]	@ (8002980 <HAL_RCC_ClockConfig+0x324>)
 800291e:	6a1b      	ldr	r3, [r3, #32]
 8002920:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	699b      	ldr	r3, [r3, #24]
 8002928:	4915      	ldr	r1, [pc, #84]	@ (8002980 <HAL_RCC_ClockConfig+0x324>)
 800292a:	4313      	orrs	r3, r2
 800292c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f003 0320 	and.w	r3, r3, #32
 8002936:	2b00      	cmp	r3, #0
 8002938:	d010      	beq.n	800295c <HAL_RCC_ClockConfig+0x300>
  {
    assert_param(IS_RCC_PCLK5(RCC_ClkInitStruct->APB5CLKDivider));
    if ((RCC_ClkInitStruct->APB5CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE5))
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	69da      	ldr	r2, [r3, #28]
 800293e:	4b10      	ldr	r3, [pc, #64]	@ (8002980 <HAL_RCC_ClockConfig+0x324>)
 8002940:	6a1b      	ldr	r3, [r3, #32]
 8002942:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8002946:	429a      	cmp	r2, r3
 8002948:	d208      	bcs.n	800295c <HAL_RCC_ClockConfig+0x300>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE5, (RCC_ClkInitStruct->APB5CLKDivider));
 800294a:	4b0d      	ldr	r3, [pc, #52]	@ (8002980 <HAL_RCC_ClockConfig+0x324>)
 800294c:	6a1b      	ldr	r3, [r3, #32]
 800294e:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	69db      	ldr	r3, [r3, #28]
 8002956:	490a      	ldr	r1, [pc, #40]	@ (8002980 <HAL_RCC_ClockConfig+0x324>)
 8002958:	4313      	orrs	r3, r2
 800295a:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable with the System CPU clock */
  SystemCoreClock = HAL_RCC_GetSysClockFreq();
 800295c:	f000 f816 	bl	800298c <HAL_RCC_GetSysClockFreq>
 8002960:	4603      	mov	r3, r0
 8002962:	4a08      	ldr	r2, [pc, #32]	@ (8002984 <HAL_RCC_ClockConfig+0x328>)
 8002964:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002966:	4b08      	ldr	r3, [pc, #32]	@ (8002988 <HAL_RCC_ClockConfig+0x32c>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4618      	mov	r0, r3
 800296c:	f7fe fe34 	bl	80015d8 <HAL_InitTick>
 8002970:	4603      	mov	r3, r0
 8002972:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8002974:	7afb      	ldrb	r3, [r7, #11]
}
 8002976:	4618      	mov	r0, r3
 8002978:	3710      	adds	r7, #16
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop
 8002980:	58024400 	.word	0x58024400
 8002984:	24000004 	.word	0x24000004
 8002988:	2400002c 	.word	0x2400002c

0800298c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800298c:	b480      	push	{r7}
 800298e:	b08b      	sub	sp, #44	@ 0x2c
 8002990:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t prescaler;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002992:	4baa      	ldr	r3, [pc, #680]	@ (8002c3c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8002994:	691b      	ldr	r3, [r3, #16]
 8002996:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800299a:	2b18      	cmp	r3, #24
 800299c:	f200 8136 	bhi.w	8002c0c <HAL_RCC_GetSysClockFreq+0x280>
 80029a0:	a201      	add	r2, pc, #4	@ (adr r2, 80029a8 <HAL_RCC_GetSysClockFreq+0x1c>)
 80029a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029a6:	bf00      	nop
 80029a8:	08002a0d 	.word	0x08002a0d
 80029ac:	08002c0d 	.word	0x08002c0d
 80029b0:	08002c0d 	.word	0x08002c0d
 80029b4:	08002c0d 	.word	0x08002c0d
 80029b8:	08002c0d 	.word	0x08002c0d
 80029bc:	08002c0d 	.word	0x08002c0d
 80029c0:	08002c0d 	.word	0x08002c0d
 80029c4:	08002c0d 	.word	0x08002c0d
 80029c8:	08002a33 	.word	0x08002a33
 80029cc:	08002c0d 	.word	0x08002c0d
 80029d0:	08002c0d 	.word	0x08002c0d
 80029d4:	08002c0d 	.word	0x08002c0d
 80029d8:	08002c0d 	.word	0x08002c0d
 80029dc:	08002c0d 	.word	0x08002c0d
 80029e0:	08002c0d 	.word	0x08002c0d
 80029e4:	08002c0d 	.word	0x08002c0d
 80029e8:	08002a39 	.word	0x08002a39
 80029ec:	08002c0d 	.word	0x08002c0d
 80029f0:	08002c0d 	.word	0x08002c0d
 80029f4:	08002c0d 	.word	0x08002c0d
 80029f8:	08002c0d 	.word	0x08002c0d
 80029fc:	08002c0d 	.word	0x08002c0d
 8002a00:	08002c0d 	.word	0x08002c0d
 8002a04:	08002c0d 	.word	0x08002c0d
 8002a08:	08002a3f 	.word	0x08002a3f
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */

      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8002a0c:	4b8b      	ldr	r3, [pc, #556]	@ (8002c3c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f003 0320 	and.w	r3, r3, #32
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d009      	beq.n	8002a2c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002a18:	4b88      	ldr	r3, [pc, #544]	@ (8002c3c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	08db      	lsrs	r3, r3, #3
 8002a1e:	f003 0303 	and.w	r3, r3, #3
 8002a22:	4a87      	ldr	r2, [pc, #540]	@ (8002c40 <HAL_RCC_GetSysClockFreq+0x2b4>)
 8002a24:	fa22 f303 	lsr.w	r3, r2, r3
 8002a28:	623b      	str	r3, [r7, #32]
      {
        /* Can't retrieve HSIDIV value */
        sysclockfreq = 0U;
      }

      break;
 8002a2a:	e0f2      	b.n	8002c12 <HAL_RCC_GetSysClockFreq+0x286>
        sysclockfreq = 0U;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	623b      	str	r3, [r7, #32]
      break;
 8002a30:	e0ef      	b.n	8002c12 <HAL_RCC_GetSysClockFreq+0x286>

    case RCC_SYSCLKSOURCE_STATUS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002a32:	4b84      	ldr	r3, [pc, #528]	@ (8002c44 <HAL_RCC_GetSysClockFreq+0x2b8>)
 8002a34:	623b      	str	r3, [r7, #32]
      break;
 8002a36:	e0ec      	b.n	8002c12 <HAL_RCC_GetSysClockFreq+0x286>

    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002a38:	4b83      	ldr	r3, [pc, #524]	@ (8002c48 <HAL_RCC_GetSysClockFreq+0x2bc>)
 8002a3a:	623b      	str	r3, [r7, #32]
      break;
 8002a3c:	e0e9      	b.n	8002c12 <HAL_RCC_GetSysClockFreq+0x286>
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002a3e:	4b7f      	ldr	r3, [pc, #508]	@ (8002c3c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8002a40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a42:	f003 0303 	and.w	r3, r3, #3
 8002a46:	61fb      	str	r3, [r7, #28]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos)  ;
 8002a48:	4b7c      	ldr	r3, [pc, #496]	@ (8002c3c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8002a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a4c:	091b      	lsrs	r3, r3, #4
 8002a4e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002a52:	61bb      	str	r3, [r7, #24]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002a54:	4b79      	ldr	r3, [pc, #484]	@ (8002c3c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8002a56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a58:	f003 0301 	and.w	r3, r3, #1
 8002a5c:	617b      	str	r3, [r7, #20]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> 3));
 8002a5e:	4b77      	ldr	r3, [pc, #476]	@ (8002c3c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8002a60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a62:	08db      	lsrs	r3, r3, #3
 8002a64:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002a68:	697a      	ldr	r2, [r7, #20]
 8002a6a:	fb02 f303 	mul.w	r3, r2, r3
 8002a6e:	ee07 3a90 	vmov	s15, r3
 8002a72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a76:	edc7 7a04 	vstr	s15, [r7, #16]

      if (pllm != 0U)
 8002a7a:	69bb      	ldr	r3, [r7, #24]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	f000 80c2 	beq.w	8002c06 <HAL_RCC_GetSysClockFreq+0x27a>
      {
        switch (pllsource)
 8002a82:	69fb      	ldr	r3, [r7, #28]
 8002a84:	2b02      	cmp	r3, #2
 8002a86:	d064      	beq.n	8002b52 <HAL_RCC_GetSysClockFreq+0x1c6>
 8002a88:	69fb      	ldr	r3, [r7, #28]
 8002a8a:	2b02      	cmp	r3, #2
 8002a8c:	f200 8083 	bhi.w	8002b96 <HAL_RCC_GetSysClockFreq+0x20a>
 8002a90:	69fb      	ldr	r3, [r7, #28]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d003      	beq.n	8002a9e <HAL_RCC_GetSysClockFreq+0x112>
 8002a96:	69fb      	ldr	r3, [r7, #28]
 8002a98:	2b01      	cmp	r3, #1
 8002a9a:	d038      	beq.n	8002b0e <HAL_RCC_GetSysClockFreq+0x182>
 8002a9c:	e07b      	b.n	8002b96 <HAL_RCC_GetSysClockFreq+0x20a>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8002a9e:	4b67      	ldr	r3, [pc, #412]	@ (8002c3c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 0320 	and.w	r3, r3, #32
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d02d      	beq.n	8002b06 <HAL_RCC_GetSysClockFreq+0x17a>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002aaa:	4b64      	ldr	r3, [pc, #400]	@ (8002c3c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	08db      	lsrs	r3, r3, #3
 8002ab0:	f003 0303 	and.w	r3, r3, #3
 8002ab4:	4a62      	ldr	r2, [pc, #392]	@ (8002c40 <HAL_RCC_GetSysClockFreq+0x2b4>)
 8002ab6:	fa22 f303 	lsr.w	r3, r2, r3
 8002aba:	60fb      	str	r3, [r7, #12]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	ee07 3a90 	vmov	s15, r3
 8002ac2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002ac6:	69bb      	ldr	r3, [r7, #24]
 8002ac8:	ee07 3a90 	vmov	s15, r3
 8002acc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ad0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ad4:	4b59      	ldr	r3, [pc, #356]	@ (8002c3c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8002ad6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ad8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002adc:	ee07 3a90 	vmov	s15, r3
 8002ae0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002ae4:	ed97 6a04 	vldr	s12, [r7, #16]
 8002ae8:	eddf 5a58 	vldr	s11, [pc, #352]	@ 8002c4c <HAL_RCC_GetSysClockFreq+0x2c0>
 8002aec:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002af0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002af4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002af8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002afc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b00:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            else
            {
              /* Can't retrieve HSIDIV value */
              pllvco = (float_t)0;
            }
            break;
 8002b04:	e069      	b.n	8002bda <HAL_RCC_GetSysClockFreq+0x24e>
              pllvco = (float_t)0;
 8002b06:	f04f 0300 	mov.w	r3, #0
 8002b0a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002b0c:	e065      	b.n	8002bda <HAL_RCC_GetSysClockFreq+0x24e>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002b0e:	69bb      	ldr	r3, [r7, #24]
 8002b10:	ee07 3a90 	vmov	s15, r3
 8002b14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b18:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 8002c50 <HAL_RCC_GetSysClockFreq+0x2c4>
 8002b1c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b20:	4b46      	ldr	r3, [pc, #280]	@ (8002c3c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8002b22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b28:	ee07 3a90 	vmov	s15, r3
 8002b2c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b30:	ed97 6a04 	vldr	s12, [r7, #16]
 8002b34:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8002c4c <HAL_RCC_GetSysClockFreq+0x2c0>
 8002b38:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002b3c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002b40:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002b44:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002b48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b4c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
 8002b50:	e043      	b.n	8002bda <HAL_RCC_GetSysClockFreq+0x24e>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002b52:	69bb      	ldr	r3, [r7, #24]
 8002b54:	ee07 3a90 	vmov	s15, r3
 8002b58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b5c:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8002c54 <HAL_RCC_GetSysClockFreq+0x2c8>
 8002b60:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b64:	4b35      	ldr	r3, [pc, #212]	@ (8002c3c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8002b66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b6c:	ee07 3a90 	vmov	s15, r3
 8002b70:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b74:	ed97 6a04 	vldr	s12, [r7, #16]
 8002b78:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8002c4c <HAL_RCC_GetSysClockFreq+0x2c0>
 8002b7c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002b80:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002b84:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002b88:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002b8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b90:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
 8002b94:	e021      	b.n	8002bda <HAL_RCC_GetSysClockFreq+0x24e>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002b96:	69bb      	ldr	r3, [r7, #24]
 8002b98:	ee07 3a90 	vmov	s15, r3
 8002b9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ba0:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 8002c50 <HAL_RCC_GetSysClockFreq+0x2c4>
 8002ba4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ba8:	4b24      	ldr	r3, [pc, #144]	@ (8002c3c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8002baa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bb0:	ee07 3a90 	vmov	s15, r3
 8002bb4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002bb8:	ed97 6a04 	vldr	s12, [r7, #16]
 8002bbc:	eddf 5a23 	vldr	s11, [pc, #140]	@ 8002c4c <HAL_RCC_GetSysClockFreq+0x2c0>
 8002bc0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002bc4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002bc8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002bcc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002bd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bd4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
 8002bd8:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVP) >> RCC_PLL1DIVR1_DIVP_Pos) + 1U) ;
 8002bda:	4b18      	ldr	r3, [pc, #96]	@ (8002c3c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8002bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bde:	0a5b      	lsrs	r3, r3, #9
 8002be0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002be4:	3301      	adds	r3, #1
 8002be6:	60bb      	str	r3, [r7, #8]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	ee07 3a90 	vmov	s15, r3
 8002bee:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002bf2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8002bf6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002bfa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002bfe:	ee17 3a90 	vmov	r3, s15
 8002c02:	623b      	str	r3, [r7, #32]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002c04:	e005      	b.n	8002c12 <HAL_RCC_GetSysClockFreq+0x286>
        sysclockfreq = 0U;
 8002c06:	2300      	movs	r3, #0
 8002c08:	623b      	str	r3, [r7, #32]
      break;
 8002c0a:	e002      	b.n	8002c12 <HAL_RCC_GetSysClockFreq+0x286>

    default:
      sysclockfreq = CSI_VALUE;
 8002c0c:	4b0d      	ldr	r3, [pc, #52]	@ (8002c44 <HAL_RCC_GetSysClockFreq+0x2b8>)
 8002c0e:	623b      	str	r3, [r7, #32]
      break;
 8002c10:	bf00      	nop
  }

  prescaler = RCC->CDCFGR & RCC_CDCFGR_CPRE;
 8002c12:	4b0a      	ldr	r3, [pc, #40]	@ (8002c3c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8002c14:	699b      	ldr	r3, [r3, #24]
 8002c16:	f003 030f 	and.w	r3, r3, #15
 8002c1a:	607b      	str	r3, [r7, #4]
  if (prescaler >= 8U)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2b07      	cmp	r3, #7
 8002c20:	d905      	bls.n	8002c2e <HAL_RCC_GetSysClockFreq+0x2a2>
  {
    sysclockfreq = sysclockfreq >> (prescaler - RCC_CDCFGR_CPRE_3 + 1U);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	3b07      	subs	r3, #7
 8002c26:	6a3a      	ldr	r2, [r7, #32]
 8002c28:	fa22 f303 	lsr.w	r3, r2, r3
 8002c2c:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8002c2e:	6a3b      	ldr	r3, [r7, #32]
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	372c      	adds	r7, #44	@ 0x2c
 8002c34:	46bd      	mov	sp, r7
 8002c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3a:	4770      	bx	lr
 8002c3c:	58024400 	.word	0x58024400
 8002c40:	03d09000 	.word	0x03d09000
 8002c44:	003d0900 	.word	0x003d0900
 8002c48:	016e3600 	.word	0x016e3600
 8002c4c:	46000000 	.word	0x46000000
 8002c50:	4a742400 	.word	0x4a742400
 8002c54:	4bb71b00 	.word	0x4bb71b00

08002c58 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b084      	sub	sp, #16
 8002c5c:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  const uint8_t AHBPrescTable[8] = {1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U};
 8002c5e:	4a10      	ldr	r2, [pc, #64]	@ (8002ca0 <HAL_RCC_GetHCLKFreq+0x48>)
 8002c60:	463b      	mov	r3, r7
 8002c62:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002c66:	e883 0003 	stmia.w	r3, {r0, r1}

  /* SysClk */
  clock = HAL_RCC_GetSysClockFreq();
 8002c6a:	f7ff fe8f 	bl	800298c <HAL_RCC_GetSysClockFreq>
 8002c6e:	60f8      	str	r0, [r7, #12]
  /* Bus matrix divider */
  prescaler = (RCC->BMCFGR & RCC_BMCFGR_BMPRE) >> RCC_BMCFGR_BMPRE_Pos;
 8002c70:	4b0c      	ldr	r3, [pc, #48]	@ (8002ca4 <HAL_RCC_GetHCLKFreq+0x4c>)
 8002c72:	69db      	ldr	r3, [r3, #28]
 8002c74:	f003 030f 	and.w	r3, r3, #15
 8002c78:	60bb      	str	r3, [r7, #8]
  if (prescaler >= 8U)
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	2b07      	cmp	r3, #7
 8002c7e:	d909      	bls.n	8002c94 <HAL_RCC_GetHCLKFreq+0x3c>
  {
    clock = clock >> AHBPrescTable[prescaler - 8U];
 8002c80:	68bb      	ldr	r3, [r7, #8]
 8002c82:	3b08      	subs	r3, #8
 8002c84:	3310      	adds	r3, #16
 8002c86:	443b      	add	r3, r7
 8002c88:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002c8c:	461a      	mov	r2, r3
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	40d3      	lsrs	r3, r2
 8002c92:	60fb      	str	r3, [r7, #12]
  }
  return (clock);
 8002c94:	68fb      	ldr	r3, [r7, #12]
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	3710      	adds	r7, #16
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	bf00      	nop
 8002ca0:	0800ae34 	.word	0x0800ae34
 8002ca4:	58024400 	.word	0x58024400

08002ca8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  /* Get HCLK source and compute PCLK1 frequency ---------------------------*/
  clock = HAL_RCC_GetHCLKFreq();
 8002cae:	f7ff ffd3 	bl	8002c58 <HAL_RCC_GetHCLKFreq>
 8002cb2:	6078      	str	r0, [r7, #4]
  /* APB1 prescaler */
  prescaler = (RCC->APBCFGR & RCC_APBCFGR_PPRE1) >> RCC_APBCFGR_PPRE1_Pos;
 8002cb4:	4b09      	ldr	r3, [pc, #36]	@ (8002cdc <HAL_RCC_GetPCLK1Freq+0x34>)
 8002cb6:	6a1b      	ldr	r3, [r3, #32]
 8002cb8:	f003 0307 	and.w	r3, r3, #7
 8002cbc:	603b      	str	r3, [r7, #0]
  if (prescaler >= 4U)
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	2b03      	cmp	r3, #3
 8002cc2:	d905      	bls.n	8002cd0 <HAL_RCC_GetPCLK1Freq+0x28>
  {
    clock = clock >> (prescaler - 3U);
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	3b03      	subs	r3, #3
 8002cc8:	687a      	ldr	r2, [r7, #4]
 8002cca:	fa22 f303 	lsr.w	r3, r2, r3
 8002cce:	607b      	str	r3, [r7, #4]
  }
  return (clock);
 8002cd0:	687b      	ldr	r3, [r7, #4]
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	3708      	adds	r7, #8
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop
 8002cdc:	58024400 	.word	0x58024400

08002ce0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b082      	sub	sp, #8
 8002ce4:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  /* Get HCLK source and compute PCLK2 frequency ---------------------------*/
  clock = HAL_RCC_GetHCLKFreq();
 8002ce6:	f7ff ffb7 	bl	8002c58 <HAL_RCC_GetHCLKFreq>
 8002cea:	6078      	str	r0, [r7, #4]
  /* APB2 prescaler */
  prescaler = (RCC->APBCFGR & RCC_APBCFGR_PPRE2) >> RCC_APBCFGR_PPRE2_Pos;
 8002cec:	4b09      	ldr	r3, [pc, #36]	@ (8002d14 <HAL_RCC_GetPCLK2Freq+0x34>)
 8002cee:	6a1b      	ldr	r3, [r3, #32]
 8002cf0:	091b      	lsrs	r3, r3, #4
 8002cf2:	f003 0307 	and.w	r3, r3, #7
 8002cf6:	603b      	str	r3, [r7, #0]
  if (prescaler >= 4U)
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	2b03      	cmp	r3, #3
 8002cfc:	d905      	bls.n	8002d0a <HAL_RCC_GetPCLK2Freq+0x2a>
  {
    clock = clock >> (prescaler - 3U);
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	3b03      	subs	r3, #3
 8002d02:	687a      	ldr	r2, [r7, #4]
 8002d04:	fa22 f303 	lsr.w	r3, r2, r3
 8002d08:	607b      	str	r3, [r7, #4]
  }
  return (clock);
 8002d0a:	687b      	ldr	r3, [r7, #4]
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3708      	adds	r7, #8
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}
 8002d14:	58024400 	.word	0x58024400

08002d18 <HAL_RCC_GetPCLK4Freq>:
  * @note   Each time PCLK4 changes, this function must be called to update the
  *         right PCLK4 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK4 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK4Freq(void)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b082      	sub	sp, #8
 8002d1c:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  /* Get HCLK source and compute PCLK4 frequency ---------------------------*/
  clock = HAL_RCC_GetHCLKFreq();
 8002d1e:	f7ff ff9b 	bl	8002c58 <HAL_RCC_GetHCLKFreq>
 8002d22:	6078      	str	r0, [r7, #4]
  /* APB4 prescaler */
  prescaler = (RCC->APBCFGR & RCC_APBCFGR_PPRE4) >> RCC_APBCFGR_PPRE4_Pos;
 8002d24:	4b09      	ldr	r3, [pc, #36]	@ (8002d4c <HAL_RCC_GetPCLK4Freq+0x34>)
 8002d26:	6a1b      	ldr	r3, [r3, #32]
 8002d28:	0a1b      	lsrs	r3, r3, #8
 8002d2a:	f003 0307 	and.w	r3, r3, #7
 8002d2e:	603b      	str	r3, [r7, #0]
  if (prescaler >= 4U)
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	2b03      	cmp	r3, #3
 8002d34:	d905      	bls.n	8002d42 <HAL_RCC_GetPCLK4Freq+0x2a>
  {
    clock = clock >> (prescaler - 3U);
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	3b03      	subs	r3, #3
 8002d3a:	687a      	ldr	r2, [r7, #4]
 8002d3c:	fa22 f303 	lsr.w	r3, r2, r3
 8002d40:	607b      	str	r3, [r7, #4]
  }
  return (clock);
 8002d42:	687b      	ldr	r3, [r7, #4]
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3708      	adds	r7, #8
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}
 8002d4c:	58024400 	.word	0x58024400

08002d50 <HAL_RCC_GetPLL1QFreq>:
/**
  * @brief  Return the PLL1Q frequency.
  * @retval PLL1Q frequency in Hz
  */
uint32_t HAL_RCC_GetPLL1QFreq(void)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b082      	sub	sp, #8
 8002d54:	af00      	add	r7, sp, #0
  uint32_t pllq;

  /* PLL1Q divider */
  pllq = ((RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVQ) >> RCC_PLL1DIVR1_DIVQ_Pos) + 1U;
 8002d56:	4b08      	ldr	r3, [pc, #32]	@ (8002d78 <HAL_RCC_GetPLL1QFreq+0x28>)
 8002d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d5a:	0c1b      	lsrs	r3, r3, #16
 8002d5c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002d60:	3301      	adds	r3, #1
 8002d62:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL1Q one */
  return ((uint32_t)RCC_PLL1_GetVCOOutputFreq() / pllq);
 8002d64:	f000 fa28 	bl	80031b8 <RCC_PLL1_GetVCOOutputFreq>
 8002d68:	4602      	mov	r2, r0
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	3708      	adds	r7, #8
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}
 8002d78:	58024400 	.word	0x58024400

08002d7c <HAL_RCC_GetPLL2PFreq>:
/**
  * @brief  Return the PLL2P frequency.
  * @retval PLL2P frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2PFreq(void)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b082      	sub	sp, #8
 8002d80:	af00      	add	r7, sp, #0
  uint32_t pllp;

  /* PLL2P divider */
  pllp = ((RCC->PLL2DIVR1 & RCC_PLL2DIVR1_DIVP) >> RCC_PLL2DIVR1_DIVP_Pos) + 1U;
 8002d82:	4b08      	ldr	r3, [pc, #32]	@ (8002da4 <HAL_RCC_GetPLL2PFreq+0x28>)
 8002d84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d86:	0a5b      	lsrs	r3, r3, #9
 8002d88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002d8c:	3301      	adds	r3, #1
 8002d8e:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2P one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / pllp);
 8002d90:	f000 fa98 	bl	80032c4 <RCC_PLL2_GetVCOOutputFreq>
 8002d94:	4602      	mov	r2, r0
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	3708      	adds	r7, #8
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bd80      	pop	{r7, pc}
 8002da4:	58024400 	.word	0x58024400

08002da8 <HAL_RCC_GetPLL2QFreq>:
/**
  * @brief  Return the PLL2Q frequency.
  * @retval PLL2Q frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2QFreq(void)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b082      	sub	sp, #8
 8002dac:	af00      	add	r7, sp, #0
  uint32_t pllq;

  /* PLL2Q divider */
  pllq = ((RCC->PLL2DIVR1 & RCC_PLL2DIVR1_DIVQ) >> RCC_PLL2DIVR1_DIVQ_Pos) + 1U;
 8002dae:	4b08      	ldr	r3, [pc, #32]	@ (8002dd0 <HAL_RCC_GetPLL2QFreq+0x28>)
 8002db0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002db2:	0c1b      	lsrs	r3, r3, #16
 8002db4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002db8:	3301      	adds	r3, #1
 8002dba:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2Q one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / pllq);
 8002dbc:	f000 fa82 	bl	80032c4 <RCC_PLL2_GetVCOOutputFreq>
 8002dc0:	4602      	mov	r2, r0
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3708      	adds	r7, #8
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	58024400 	.word	0x58024400

08002dd4 <HAL_RCC_GetPLL2RFreq>:
/**
  * @brief  Return the PLL2R frequency.
  * @retval PLL2R frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2RFreq(void)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b082      	sub	sp, #8
 8002dd8:	af00      	add	r7, sp, #0
  uint32_t pllr;

  /* PLL2R divider */
  pllr = ((RCC->PLL2DIVR1 & RCC_PLL2DIVR1_DIVR) >> RCC_PLL2DIVR1_DIVR_Pos) + 1U;
 8002dda:	4b08      	ldr	r3, [pc, #32]	@ (8002dfc <HAL_RCC_GetPLL2RFreq+0x28>)
 8002ddc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dde:	0e1b      	lsrs	r3, r3, #24
 8002de0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002de4:	3301      	adds	r3, #1
 8002de6:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2R one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / pllr);
 8002de8:	f000 fa6c 	bl	80032c4 <RCC_PLL2_GetVCOOutputFreq>
 8002dec:	4602      	mov	r2, r0
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	3708      	adds	r7, #8
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd80      	pop	{r7, pc}
 8002dfc:	58024400 	.word	0x58024400

08002e00 <HAL_RCC_GetPLL2SFreq>:
/**
  * @brief  Return the PLL2S frequency.
  * @retval PLL2S frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2SFreq(void)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b082      	sub	sp, #8
 8002e04:	af00      	add	r7, sp, #0
  uint32_t plls;

  /* PLL2S divider */
  plls = ((RCC->PLL2DIVR2 & RCC_PLL2DIVR2_DIVS) >> RCC_PLL2DIVR2_DIVS_Pos) + 1U;
 8002e06:	4b08      	ldr	r3, [pc, #32]	@ (8002e28 <HAL_RCC_GetPLL2SFreq+0x28>)
 8002e08:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8002e0c:	f003 0307 	and.w	r3, r3, #7
 8002e10:	3301      	adds	r3, #1
 8002e12:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2R one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / plls);
 8002e14:	f000 fa56 	bl	80032c4 <RCC_PLL2_GetVCOOutputFreq>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	3708      	adds	r7, #8
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}
 8002e28:	58024400 	.word	0x58024400

08002e2c <HAL_RCC_GetPLL2TFreq>:
/**
  * @brief  Return the PLL2T frequency.
  * @retval PLL2T frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2TFreq(void)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b082      	sub	sp, #8
 8002e30:	af00      	add	r7, sp, #0
  uint32_t pllt;

  /* PLL2T divider */
  pllt = ((RCC->PLL2DIVR2 & RCC_PLL2DIVR2_DIVT) >> RCC_PLL2DIVR2_DIVT_Pos) + 1U;
 8002e32:	4b09      	ldr	r3, [pc, #36]	@ (8002e58 <HAL_RCC_GetPLL2TFreq+0x2c>)
 8002e34:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8002e38:	0a1b      	lsrs	r3, r3, #8
 8002e3a:	f003 0307 	and.w	r3, r3, #7
 8002e3e:	3301      	adds	r3, #1
 8002e40:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2T one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / pllt);
 8002e42:	f000 fa3f 	bl	80032c4 <RCC_PLL2_GetVCOOutputFreq>
 8002e46:	4602      	mov	r2, r0
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8002e4e:	4618      	mov	r0, r3
 8002e50:	3708      	adds	r7, #8
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	bf00      	nop
 8002e58:	58024400 	.word	0x58024400

08002e5c <HAL_RCC_GetPLL3PFreq>:
/**
  * @brief  Return the PLL3P frequency.
  * @retval PLL3P frequency in Hz
  */
uint32_t HAL_RCC_GetPLL3PFreq(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b082      	sub	sp, #8
 8002e60:	af00      	add	r7, sp, #0
  uint32_t pllp;

  /* PLL3P divider */
  pllp = ((RCC->PLL3DIVR1 & RCC_PLL3DIVR1_DIVP) >> RCC_PLL3DIVR1_DIVP_Pos) + 1U;
 8002e62:	4b08      	ldr	r3, [pc, #32]	@ (8002e84 <HAL_RCC_GetPLL3PFreq+0x28>)
 8002e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e66:	0a5b      	lsrs	r3, r3, #9
 8002e68:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002e6c:	3301      	adds	r3, #1
 8002e6e:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL3P one */
  return ((uint32_t)RCC_PLL3_GetVCOOutputFreq() / pllp);
 8002e70:	f000 faae 	bl	80033d0 <RCC_PLL3_GetVCOOutputFreq>
 8002e74:	4602      	mov	r2, r0
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	3708      	adds	r7, #8
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}
 8002e84:	58024400 	.word	0x58024400

08002e88 <HAL_RCC_GetPLL3QFreq>:
/**
  * @brief  Return the PLL3Q frequency.
  * @retval PLL3Q frequency in Hz
  */
uint32_t HAL_RCC_GetPLL3QFreq(void)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b082      	sub	sp, #8
 8002e8c:	af00      	add	r7, sp, #0
  uint32_t pllq;

  /* PLL3Q divider */
  pllq = ((RCC->PLL3DIVR1 & RCC_PLL3DIVR1_DIVQ) >> RCC_PLL3DIVR1_DIVQ_Pos) + 1U;
 8002e8e:	4b08      	ldr	r3, [pc, #32]	@ (8002eb0 <HAL_RCC_GetPLL3QFreq+0x28>)
 8002e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e92:	0c1b      	lsrs	r3, r3, #16
 8002e94:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002e98:	3301      	adds	r3, #1
 8002e9a:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL3Q one */
  return ((uint32_t)RCC_PLL3_GetVCOOutputFreq() / pllq);
 8002e9c:	f000 fa98 	bl	80033d0 <RCC_PLL3_GetVCOOutputFreq>
 8002ea0:	4602      	mov	r2, r0
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	3708      	adds	r7, #8
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}
 8002eb0:	58024400 	.word	0x58024400

08002eb4 <HAL_RCC_GetPLL3RFreq>:
/**
  * @brief  Return the PLL3R frequency.
  * @retval PLL3R frequency in Hz
  */
uint32_t HAL_RCC_GetPLL3RFreq(void)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b082      	sub	sp, #8
 8002eb8:	af00      	add	r7, sp, #0
  uint32_t pllr;

  /* PLL3R divider */
  pllr = ((RCC->PLL3DIVR1 & RCC_PLL3DIVR1_DIVR) >> RCC_PLL3DIVR1_DIVR_Pos) + 1U;
 8002eba:	4b08      	ldr	r3, [pc, #32]	@ (8002edc <HAL_RCC_GetPLL3RFreq+0x28>)
 8002ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ebe:	0e1b      	lsrs	r3, r3, #24
 8002ec0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002ec4:	3301      	adds	r3, #1
 8002ec6:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL3R one */
  return ((uint32_t)RCC_PLL3_GetVCOOutputFreq() / pllr);
 8002ec8:	f000 fa82 	bl	80033d0 <RCC_PLL3_GetVCOOutputFreq>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	3708      	adds	r7, #8
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}
 8002edc:	58024400 	.word	0x58024400

08002ee0 <HAL_RCC_GetPLL3SFreq>:
/**
  * @brief  Return the PLL3S frequency.
  * @retval PLL3S frequency in Hz
  */
uint32_t HAL_RCC_GetPLL3SFreq(void)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b082      	sub	sp, #8
 8002ee4:	af00      	add	r7, sp, #0
  uint32_t plls;

  /* PLL3S divider */
  plls = ((RCC->PLL3DIVR2 & RCC_PLL3DIVR2_DIVS) >> RCC_PLL3DIVR2_DIVS_Pos) + 1U;
 8002ee6:	4b08      	ldr	r3, [pc, #32]	@ (8002f08 <HAL_RCC_GetPLL3SFreq+0x28>)
 8002ee8:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8002eec:	f003 0307 	and.w	r3, r3, #7
 8002ef0:	3301      	adds	r3, #1
 8002ef2:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL3S one */
  return ((uint32_t)RCC_PLL3_GetVCOOutputFreq() / plls);
 8002ef4:	f000 fa6c 	bl	80033d0 <RCC_PLL3_GetVCOOutputFreq>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	3708      	adds	r7, #8
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	58024400 	.word	0x58024400

08002f0c <RCC_PLL_Config>:
  * @note   PLL is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_PLL_Config(uint32_t PLLnumber, const RCC_PLLInitTypeDef *pPLLInit)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b08a      	sub	sp, #40	@ 0x28
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
 8002f14:	6039      	str	r1, [r7, #0]
  __IO uint32_t *p_rcc_pll_divr1_reg;
  __IO uint32_t *p_rcc_pll_divr2_reg;
  __IO uint32_t *p_rcc_pll_fracr_reg;
  HAL_StatusTypeDef ret = HAL_OK;
 8002f16:	2300      	movs	r3, #0
 8002f18:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t tickstart;
  uint32_t pllsrc;
  uint32_t pllvco;

  p_rcc_pll_divr1_reg = &(RCC->PLL1DIVR1) + (((uint32_t)0x02) * PLLnumber);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	00da      	lsls	r2, r3, #3
 8002f20:	4b9a      	ldr	r3, [pc, #616]	@ (800318c <RCC_PLL_Config+0x280>)
 8002f22:	4413      	add	r3, r2
 8002f24:	61fb      	str	r3, [r7, #28]
  p_rcc_pll_divr2_reg = &(RCC->PLL1DIVR2) + (((uint32_t)0x01) * PLLnumber);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	009a      	lsls	r2, r3, #2
 8002f2a:	4b99      	ldr	r3, [pc, #612]	@ (8003190 <RCC_PLL_Config+0x284>)
 8002f2c:	4413      	add	r3, r2
 8002f2e:	61bb      	str	r3, [r7, #24]

  /* Disable the post-dividers */
  CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLL1PEN | RCC_PLLCFGR_PLL1QEN | RCC_PLLCFGR_PLL1REN | RCC_PLLCFGR_PLL1SEN |
 8002f30:	4b98      	ldr	r3, [pc, #608]	@ (8003194 <RCC_PLL_Config+0x288>)
 8002f32:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002f34:	687a      	ldr	r2, [r7, #4]
 8002f36:	4613      	mov	r3, r2
 8002f38:	009b      	lsls	r3, r3, #2
 8002f3a:	4413      	add	r3, r2
 8002f3c:	005b      	lsls	r3, r3, #1
 8002f3e:	4413      	add	r3, r2
 8002f40:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 8002f44:	fa02 f303 	lsl.w	r3, r2, r3
 8002f48:	43db      	mvns	r3, r3
 8002f4a:	4a92      	ldr	r2, [pc, #584]	@ (8003194 <RCC_PLL_Config+0x288>)
 8002f4c:	400b      	ands	r3, r1
 8002f4e:	62d3      	str	r3, [r2, #44]	@ 0x2c
                           0x00000200U) /* Hardcoded because no definition in CMSIS */
            << ((RCC_PLLCFGR_PLL2PEN_Pos - RCC_PLLCFGR_PLL1PEN_Pos)*PLLnumber));

  /* Ensure PLLx is disabled */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON << ((RCC_CR_PLL2ON_Pos - RCC_CR_PLL1ON_Pos)*PLLnumber));
 8002f50:	4b90      	ldr	r3, [pc, #576]	@ (8003194 <RCC_PLL_Config+0x288>)
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	005b      	lsls	r3, r3, #1
 8002f58:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8002f5c:	fa01 f303 	lsl.w	r3, r1, r3
 8002f60:	43db      	mvns	r3, r3
 8002f62:	498c      	ldr	r1, [pc, #560]	@ (8003194 <RCC_PLL_Config+0x288>)
 8002f64:	4013      	ands	r3, r2
 8002f66:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002f68:	f7fe fb86 	bl	8001678 <HAL_GetTick>
 8002f6c:	6178      	str	r0, [r7, #20]

  /* Wait till PLLx is disabled */
  while (READ_BIT(RCC->CR, (RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber))) != 0U)
 8002f6e:	e008      	b.n	8002f82 <RCC_PLL_Config+0x76>
  {
    if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8002f70:	f7fe fb82 	bl	8001678 <HAL_GetTick>
 8002f74:	4602      	mov	r2, r0
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	1ad3      	subs	r3, r2, r3
 8002f7a:	2b32      	cmp	r3, #50	@ 0x32
 8002f7c:	d901      	bls.n	8002f82 <RCC_PLL_Config+0x76>
    {
      return HAL_TIMEOUT;
 8002f7e:	2303      	movs	r3, #3
 8002f80:	e0ff      	b.n	8003182 <RCC_PLL_Config+0x276>
  while (READ_BIT(RCC->CR, (RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber))) != 0U)
 8002f82:	4b84      	ldr	r3, [pc, #528]	@ (8003194 <RCC_PLL_Config+0x288>)
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	005b      	lsls	r3, r3, #1
 8002f8a:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002f8e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f92:	4013      	ands	r3, r2
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d1eb      	bne.n	8002f70 <RCC_PLL_Config+0x64>
    }
  }

  if (pPLLInit->PLLState == RCC_PLL_ON)
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	2b02      	cmp	r3, #2
 8002f9e:	f040 80dd 	bne.w	800315c <RCC_PLL_Config+0x250>
    assert_param(IS_RCC_PLLQ_VALUE(pPLLInit->PLLQ));
    assert_param(IS_RCC_PLLR_VALUE(pPLLInit->PLLR));
    assert_param(IS_RCC_PLLS_VALUE(pPLLInit->PLLS));
    assert_param(IS_RCC_PLLT_VALUE(pPLLInit->PLLT));

    pllsrc = pPLLInit->PLLSource;
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	613b      	str	r3, [r7, #16]

    /* Compute VCO input frequency and define range accordingly. First check clock source frequency */
    if (pllsrc == RCC_PLLSOURCE_HSI)
 8002fa8:	693b      	ldr	r3, [r7, #16]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d109      	bne.n	8002fc2 <RCC_PLL_Config+0xb6>
    {
      /* Clock source is HSI or HSI/HSIDIV */
      pllvco = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
 8002fae:	4b79      	ldr	r3, [pc, #484]	@ (8003194 <RCC_PLL_Config+0x288>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	08db      	lsrs	r3, r3, #3
 8002fb4:	f003 0303 	and.w	r3, r3, #3
 8002fb8:	4a77      	ldr	r2, [pc, #476]	@ (8003198 <RCC_PLL_Config+0x28c>)
 8002fba:	fa22 f303 	lsr.w	r3, r2, r3
 8002fbe:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fc0:	e007      	b.n	8002fd2 <RCC_PLL_Config+0xc6>
    }
    else if (pllsrc == RCC_PLLSOURCE_HSE)
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	2b02      	cmp	r3, #2
 8002fc6:	d102      	bne.n	8002fce <RCC_PLL_Config+0xc2>
    {
      /* Clock source is HSE */
      pllvco = HSE_VALUE;
 8002fc8:	4b74      	ldr	r3, [pc, #464]	@ (800319c <RCC_PLL_Config+0x290>)
 8002fca:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fcc:	e001      	b.n	8002fd2 <RCC_PLL_Config+0xc6>
    }
    else
    {
      /* Clock source is CSI */
      pllvco = CSI_VALUE;
 8002fce:	4b74      	ldr	r3, [pc, #464]	@ (80031a0 <RCC_PLL_Config+0x294>)
 8002fd0:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Compute VCO input frequency depending on M divider */
    pllvco = (pllvco / pPLLInit->PLLM);
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	689b      	ldr	r3, [r3, #8]
 8002fd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fdc:	627b      	str	r3, [r7, #36]	@ 0x24
    assert_param(IS_RCC_PLL_VCOINPUTFREQ(pllvco));

    if (pllvco >= RCC_PLL_INPUTRANGE2_FREQMAX)
 8002fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fe0:	4a70      	ldr	r2, [pc, #448]	@ (80031a4 <RCC_PLL_Config+0x298>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d302      	bcc.n	8002fec <RCC_PLL_Config+0xe0>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE3 | RCC_PLL_VCO_HIGH;
 8002fe6:	2318      	movs	r3, #24
 8002fe8:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fea:	e00f      	b.n	800300c <RCC_PLL_Config+0x100>
    }
    else if (pllvco >= RCC_PLL_INPUTRANGE1_FREQMAX)
 8002fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fee:	4a6e      	ldr	r2, [pc, #440]	@ (80031a8 <RCC_PLL_Config+0x29c>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d902      	bls.n	8002ffa <RCC_PLL_Config+0xee>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE2 | RCC_PLL_VCO_HIGH;
 8002ff4:	2310      	movs	r3, #16
 8002ff6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ff8:	e008      	b.n	800300c <RCC_PLL_Config+0x100>
    }
    else if (pllvco >= RCC_PLL_INPUTRANGE0_FREQMAX)
 8002ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ffc:	4a6b      	ldr	r2, [pc, #428]	@ (80031ac <RCC_PLL_Config+0x2a0>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d902      	bls.n	8003008 <RCC_PLL_Config+0xfc>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE1 | RCC_PLL_VCO_HIGH;
 8003002:	2308      	movs	r3, #8
 8003004:	627b      	str	r3, [r7, #36]	@ 0x24
 8003006:	e001      	b.n	800300c <RCC_PLL_Config+0x100>
    }
    else
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE0 | RCC_PLL_VCO_LOW;
 8003008:	2302      	movs	r3, #2
 800300a:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    pllvco = (pllvco << ((RCC_PLLCFGR_PLL2RGE_Pos - RCC_PLLCFGR_PLL1RGE_Pos) * PLLnumber));
 800300c:	687a      	ldr	r2, [r7, #4]
 800300e:	4613      	mov	r3, r2
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	4413      	add	r3, r2
 8003014:	005b      	lsls	r3, r3, #1
 8003016:	4413      	add	r3, r2
 8003018:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800301a:	fa02 f303 	lsl.w	r3, r2, r3
 800301e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Configure PLL source and PLLM divider */
    MODIFY_REG(RCC->PLLCKSELR, (RCC_PLLCKSELR_PLLSRC | (RCC_PLLCKSELR_DIVM1 << ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber))), \
 8003020:	4b5c      	ldr	r3, [pc, #368]	@ (8003194 <RCC_PLL_Config+0x288>)
 8003022:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	00db      	lsls	r3, r3, #3
 8003028:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
 800302c:	fa01 f303 	lsl.w	r3, r1, r3
 8003030:	f043 0303 	orr.w	r3, r3, #3
 8003034:	43db      	mvns	r3, r3
 8003036:	401a      	ands	r2, r3
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	6899      	ldr	r1, [r3, #8]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	00db      	lsls	r3, r3, #3
 8003040:	3304      	adds	r3, #4
 8003042:	4099      	lsls	r1, r3
 8003044:	693b      	ldr	r3, [r7, #16]
 8003046:	430b      	orrs	r3, r1
 8003048:	4952      	ldr	r1, [pc, #328]	@ (8003194 <RCC_PLL_Config+0x288>)
 800304a:	4313      	orrs	r3, r2
 800304c:	628b      	str	r3, [r1, #40]	@ 0x28
               pllsrc | (pPLLInit->PLLM << (RCC_PLLCKSELR_DIVM1_Pos + ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber))));

    if ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) != pllsrc)
 800304e:	4b51      	ldr	r3, [pc, #324]	@ (8003194 <RCC_PLL_Config+0x288>)
 8003050:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003052:	f003 0303 	and.w	r3, r3, #3
 8003056:	693a      	ldr	r2, [r7, #16]
 8003058:	429a      	cmp	r2, r3
 800305a:	d001      	beq.n	8003060 <RCC_PLL_Config+0x154>
    {
      /* There is another PLL activated with another source */
      return HAL_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	e090      	b.n	8003182 <RCC_PLL_Config+0x276>
    }

    /* Configure VCO input range, VCO selection and clear FRACEN */
    MODIFY_REG(RCC->PLLCFGR, (RCC_PLLCFGR_PLL1RGE | RCC_PLLCFGR_PLL1VCOSEL | RCC_PLLCFGR_PLL1FRACEN) << (((RCC_PLLCFGR_PLL2RGE_Pos - RCC_PLLCFGR_PLL1RGE_Pos)*PLLnumber)), \
 8003060:	4b4c      	ldr	r3, [pc, #304]	@ (8003194 <RCC_PLL_Config+0x288>)
 8003062:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003064:	687a      	ldr	r2, [r7, #4]
 8003066:	4613      	mov	r3, r2
 8003068:	009b      	lsls	r3, r3, #2
 800306a:	4413      	add	r3, r2
 800306c:	005b      	lsls	r3, r3, #1
 800306e:	4413      	add	r3, r2
 8003070:	221b      	movs	r2, #27
 8003072:	fa02 f303 	lsl.w	r3, r2, r3
 8003076:	43db      	mvns	r3, r3
 8003078:	ea01 0203 	and.w	r2, r1, r3
 800307c:	4945      	ldr	r1, [pc, #276]	@ (8003194 <RCC_PLL_Config+0x288>)
 800307e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003080:	4313      	orrs	r3, r2
 8003082:	62cb      	str	r3, [r1, #44]	@ 0x2c
               pllvco);

    /* Configure PLLN, PLLP, PLLQ, PLLR, PLLS and PLLT dividers */
    WRITE_REG(*p_rcc_pll_divr1_reg, ((pPLLInit->PLLN - 1U) |
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	68db      	ldr	r3, [r3, #12]
 8003088:	1e5a      	subs	r2, r3, #1
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	691b      	ldr	r3, [r3, #16]
 800308e:	3b01      	subs	r3, #1
 8003090:	025b      	lsls	r3, r3, #9
 8003092:	431a      	orrs	r2, r3
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	695b      	ldr	r3, [r3, #20]
 8003098:	3b01      	subs	r3, #1
 800309a:	041b      	lsls	r3, r3, #16
 800309c:	431a      	orrs	r2, r3
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	699b      	ldr	r3, [r3, #24]
 80030a2:	3b01      	subs	r3, #1
 80030a4:	061b      	lsls	r3, r3, #24
 80030a6:	431a      	orrs	r2, r3
 80030a8:	69fb      	ldr	r3, [r7, #28]
 80030aa:	601a      	str	r2, [r3, #0]
                                     ((pPLLInit->PLLP - 1U) << RCC_PLL1DIVR1_DIVP_Pos) |
                                     ((pPLLInit->PLLQ - 1U) << RCC_PLL1DIVR1_DIVQ_Pos) |
                                     ((pPLLInit->PLLR - 1U) << RCC_PLL1DIVR1_DIVR_Pos)));
    WRITE_REG(*p_rcc_pll_divr2_reg, ((pPLLInit->PLLS - 1U) |
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	69db      	ldr	r3, [r3, #28]
 80030b0:	1e5a      	subs	r2, r3, #1
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	6a1b      	ldr	r3, [r3, #32]
 80030b6:	3b01      	subs	r3, #1
 80030b8:	021b      	lsls	r3, r3, #8
 80030ba:	431a      	orrs	r2, r3
 80030bc:	69bb      	ldr	r3, [r7, #24]
 80030be:	601a      	str	r2, [r3, #0]
                                     ((pPLLInit->PLLT - 1U) << RCC_PLL2DIVR2_DIVT_Pos)));

    if (PLLnumber == RCC_PLL1_CONFIG)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d105      	bne.n	80030d2 <RCC_PLL_Config+0x1c6>
    {
      SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1PEN);
 80030c6:	4b33      	ldr	r3, [pc, #204]	@ (8003194 <RCC_PLL_Config+0x288>)
 80030c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030ca:	4a32      	ldr	r2, [pc, #200]	@ (8003194 <RCC_PLL_Config+0x288>)
 80030cc:	f043 0320 	orr.w	r3, r3, #32
 80030d0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    if (pPLLInit->PLLFractional != 0U)
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d01c      	beq.n	8003114 <RCC_PLL_Config+0x208>
    {
      assert_param(IS_RCC_PLLFRACN_VALUE(pPLLInit->PLLFractional));

      p_rcc_pll_fracr_reg = &(RCC->PLL1FRACR) + (((uint32_t)0x02) * PLLnumber);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	00da      	lsls	r2, r3, #3
 80030de:	4b34      	ldr	r3, [pc, #208]	@ (80031b0 <RCC_PLL_Config+0x2a4>)
 80030e0:	4413      	add	r3, r2
 80030e2:	60fb      	str	r3, [r7, #12]

      /* Configure PLLFRACN */
      MODIFY_REG(*p_rcc_pll_fracr_reg, RCC_PLL1FRACR_FRACN, pPLLInit->PLLFractional << RCC_PLL1FRACR_FRACN_Pos);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	4b32      	ldr	r3, [pc, #200]	@ (80031b4 <RCC_PLL_Config+0x2a8>)
 80030ea:	4013      	ands	r3, r2
 80030ec:	683a      	ldr	r2, [r7, #0]
 80030ee:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80030f0:	00d2      	lsls	r2, r2, #3
 80030f2:	431a      	orrs	r2, r3
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	601a      	str	r2, [r3, #0]

      /* Enable PLLFRACLE */
      SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN << ((RCC_PLLCFGR_PLL2FRACEN_Pos - RCC_PLLCFGR_PLL1FRACEN_Pos)*PLLnumber));
 80030f8:	4b26      	ldr	r3, [pc, #152]	@ (8003194 <RCC_PLL_Config+0x288>)
 80030fa:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80030fc:	687a      	ldr	r2, [r7, #4]
 80030fe:	4613      	mov	r3, r2
 8003100:	009b      	lsls	r3, r3, #2
 8003102:	4413      	add	r3, r2
 8003104:	005b      	lsls	r3, r3, #1
 8003106:	4413      	add	r3, r2
 8003108:	2201      	movs	r2, #1
 800310a:	fa02 f303 	lsl.w	r3, r2, r3
 800310e:	4a21      	ldr	r2, [pc, #132]	@ (8003194 <RCC_PLL_Config+0x288>)
 8003110:	430b      	orrs	r3, r1
 8003112:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable the PLLx */
    SET_BIT(RCC->CR, RCC_CR_PLL1ON << ((RCC_CR_PLL2ON_Pos - RCC_CR_PLL1ON_Pos)*PLLnumber));
 8003114:	4b1f      	ldr	r3, [pc, #124]	@ (8003194 <RCC_PLL_Config+0x288>)
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	005b      	lsls	r3, r3, #1
 800311c:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8003120:	fa01 f303 	lsl.w	r3, r1, r3
 8003124:	491b      	ldr	r1, [pc, #108]	@ (8003194 <RCC_PLL_Config+0x288>)
 8003126:	4313      	orrs	r3, r2
 8003128:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800312a:	f7fe faa5 	bl	8001678 <HAL_GetTick>
 800312e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLx is ready */
    while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber)) == 0U)
 8003130:	e008      	b.n	8003144 <RCC_PLL_Config+0x238>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8003132:	f7fe faa1 	bl	8001678 <HAL_GetTick>
 8003136:	4602      	mov	r2, r0
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	1ad3      	subs	r3, r2, r3
 800313c:	2b32      	cmp	r3, #50	@ 0x32
 800313e:	d901      	bls.n	8003144 <RCC_PLL_Config+0x238>
      {
        return HAL_TIMEOUT;
 8003140:	2303      	movs	r3, #3
 8003142:	e01e      	b.n	8003182 <RCC_PLL_Config+0x276>
    while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber)) == 0U)
 8003144:	4b13      	ldr	r3, [pc, #76]	@ (8003194 <RCC_PLL_Config+0x288>)
 8003146:	681a      	ldr	r2, [r3, #0]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	005b      	lsls	r3, r3, #1
 800314c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003150:	fa01 f303 	lsl.w	r3, r1, r3
 8003154:	4013      	ands	r3, r2
 8003156:	2b00      	cmp	r3, #0
 8003158:	d0eb      	beq.n	8003132 <RCC_PLL_Config+0x226>
 800315a:	e010      	b.n	800317e <RCC_PLL_Config+0x272>
    }
  }
  else
  {
    /* Disable outputs to save power when PLLx is off */
    MODIFY_REG(RCC->PLLCKSELR, ((RCC_PLLCKSELR_DIVM1 << (RCC_PLLCKSELR_DIVM1_Pos + ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber)))
 800315c:	4b0d      	ldr	r3, [pc, #52]	@ (8003194 <RCC_PLL_Config+0x288>)
 800315e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	00db      	lsls	r3, r3, #3
 8003164:	3304      	adds	r3, #4
 8003166:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
 800316a:	fa01 f303 	lsl.w	r3, r1, r3
 800316e:	f043 0303 	orr.w	r3, r3, #3
 8003172:	43db      	mvns	r3, r3
 8003174:	4013      	ands	r3, r2
 8003176:	4a07      	ldr	r2, [pc, #28]	@ (8003194 <RCC_PLL_Config+0x288>)
 8003178:	f043 0303 	orr.w	r3, r3, #3
 800317c:	6293      	str	r3, [r2, #40]	@ 0x28
                                | RCC_PLLCKSELR_PLLSRC), RCC_PLLSOURCE_NONE);
  }

  return ret;
 800317e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8003182:	4618      	mov	r0, r3
 8003184:	3728      	adds	r7, #40	@ 0x28
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}
 800318a:	bf00      	nop
 800318c:	58024430 	.word	0x58024430
 8003190:	580244c0 	.word	0x580244c0
 8003194:	58024400 	.word	0x58024400
 8003198:	03d09000 	.word	0x03d09000
 800319c:	016e3600 	.word	0x016e3600
 80031a0:	003d0900 	.word	0x003d0900
 80031a4:	007a1200 	.word	0x007a1200
 80031a8:	003d08ff 	.word	0x003d08ff
 80031ac:	001e847f 	.word	0x001e847f
 80031b0:	58024434 	.word	0x58024434
 80031b4:	ffff0007 	.word	0xffff0007

080031b8 <RCC_PLL1_GetVCOOutputFreq>:
/**
  * @brief  Compute PLL1 VCO output frequency
  * @retval Value of PLL1 VCO output frequency
  */
static uint32_t RCC_PLL1_GetVCOOutputFreq(void)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b089      	sub	sp, #36	@ 0x24
 80031bc:	af00      	add	r7, sp, #0
  uint32_t plln;
  uint32_t pllfracn;
  float_t frequency;

  /* Get PLL1 CKSELR and DIVR register values */
  tmpreg1 = RCC->PLLCKSELR;
 80031be:	4b3c      	ldr	r3, [pc, #240]	@ (80032b0 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
 80031c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031c2:	617b      	str	r3, [r7, #20]
  tmpreg2 = RCC->PLL1DIVR1;
 80031c4:	4b3a      	ldr	r3, [pc, #232]	@ (80032b0 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
 80031c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031c8:	613b      	str	r3, [r7, #16]

  /* Retrieve PLL1 multiplication factor and divider */
  pllm = (tmpreg1 & RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos;
 80031ca:	697b      	ldr	r3, [r7, #20]
 80031cc:	091b      	lsrs	r3, r3, #4
 80031ce:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80031d2:	60fb      	str	r3, [r7, #12]
  plln = (tmpreg2 & RCC_PLL1DIVR1_DIVN) + 1U;
 80031d4:	693b      	ldr	r3, [r7, #16]
 80031d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031da:	3301      	adds	r3, #1
 80031dc:	60bb      	str	r3, [r7, #8]

  if (pllm == 0U)
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d101      	bne.n	80031e8 <RCC_PLL1_GetVCOOutputFreq+0x30>
  {
    /* Prescaler disabled */
    return 0U;
 80031e4:	2300      	movs	r3, #0
 80031e6:	e05c      	b.n	80032a2 <RCC_PLL1_GetVCOOutputFreq+0xea>
  }

  /* Check if fractional part is enable */
  if ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) != 0U)
 80031e8:	4b31      	ldr	r3, [pc, #196]	@ (80032b0 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
 80031ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031ec:	f003 0301 	and.w	r3, r3, #1
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d006      	beq.n	8003202 <RCC_PLL1_GetVCOOutputFreq+0x4a>
  {
    pllfracn = (RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> RCC_PLL1FRACR_FRACN_Pos;
 80031f4:	4b2e      	ldr	r3, [pc, #184]	@ (80032b0 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
 80031f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031f8:	08db      	lsrs	r3, r3, #3
 80031fa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80031fe:	61bb      	str	r3, [r7, #24]
 8003200:	e001      	b.n	8003206 <RCC_PLL1_GetVCOOutputFreq+0x4e>
  }
  else
  {
    pllfracn = 0U;
 8003202:	2300      	movs	r3, #0
 8003204:	61bb      	str	r3, [r7, #24]
  }

  /* determine PLL source */
  switch (tmpreg1 & RCC_PLLCKSELR_PLLSRC)
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	f003 0303 	and.w	r3, r3, #3
 800320c:	2b02      	cmp	r3, #2
 800320e:	d019      	beq.n	8003244 <RCC_PLL1_GetVCOOutputFreq+0x8c>
 8003210:	2b02      	cmp	r3, #2
 8003212:	d81d      	bhi.n	8003250 <RCC_PLL1_GetVCOOutputFreq+0x98>
 8003214:	2b00      	cmp	r3, #0
 8003216:	d002      	beq.n	800321e <RCC_PLL1_GetVCOOutputFreq+0x66>
 8003218:	2b01      	cmp	r3, #1
 800321a:	d016      	beq.n	800324a <RCC_PLL1_GetVCOOutputFreq+0x92>
 800321c:	e018      	b.n	8003250 <RCC_PLL1_GetVCOOutputFreq+0x98>
  {
    /* HSI used as PLL1 clock source */
    case RCC_PLLSOURCE_HSI:
      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 800321e:	4b24      	ldr	r3, [pc, #144]	@ (80032b0 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f003 0320 	and.w	r3, r3, #32
 8003226:	2b00      	cmp	r3, #0
 8003228:	d009      	beq.n	800323e <RCC_PLL1_GetVCOOutputFreq+0x86>
      {
        pllsrc = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
 800322a:	4b21      	ldr	r3, [pc, #132]	@ (80032b0 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	08db      	lsrs	r3, r3, #3
 8003230:	f003 0303 	and.w	r3, r3, #3
 8003234:	4a1f      	ldr	r2, [pc, #124]	@ (80032b4 <RCC_PLL1_GetVCOOutputFreq+0xfc>)
 8003236:	fa22 f303 	lsr.w	r3, r2, r3
 800323a:	61fb      	str	r3, [r7, #28]
      else
      {
        /* Can't retrieve HSIDIV value */
        pllsrc = 0U;
      }
      break;
 800323c:	e00b      	b.n	8003256 <RCC_PLL1_GetVCOOutputFreq+0x9e>
        pllsrc = 0U;
 800323e:	2300      	movs	r3, #0
 8003240:	61fb      	str	r3, [r7, #28]
      break;
 8003242:	e008      	b.n	8003256 <RCC_PLL1_GetVCOOutputFreq+0x9e>

    /* HSE used as PLL1 clock source */
    case RCC_PLLSOURCE_HSE:
      pllsrc = HSE_VALUE;
 8003244:	4b1c      	ldr	r3, [pc, #112]	@ (80032b8 <RCC_PLL1_GetVCOOutputFreq+0x100>)
 8003246:	61fb      	str	r3, [r7, #28]
      break;
 8003248:	e005      	b.n	8003256 <RCC_PLL1_GetVCOOutputFreq+0x9e>

    /* CSI used as PLL1 clock source */
    case RCC_PLLSOURCE_CSI:
      pllsrc = CSI_VALUE;
 800324a:	4b1c      	ldr	r3, [pc, #112]	@ (80032bc <RCC_PLL1_GetVCOOutputFreq+0x104>)
 800324c:	61fb      	str	r3, [r7, #28]
      break;
 800324e:	e002      	b.n	8003256 <RCC_PLL1_GetVCOOutputFreq+0x9e>

    default:
      pllsrc = 0U;
 8003250:	2300      	movs	r3, #0
 8003252:	61fb      	str	r3, [r7, #28]
      break;
 8003254:	bf00      	nop
  }
  
  /* Compute VCO output frequency */
  frequency = ((float_t)pllsrc / (float_t)pllm) * ((float_t)plln + ((float_t)pllfracn / (float_t)0x2000U));
 8003256:	69fb      	ldr	r3, [r7, #28]
 8003258:	ee07 3a90 	vmov	s15, r3
 800325c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	ee07 3a90 	vmov	s15, r3
 8003266:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800326a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	ee07 3a90 	vmov	s15, r3
 8003274:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003278:	69bb      	ldr	r3, [r7, #24]
 800327a:	ee07 3a90 	vmov	s15, r3
 800327e:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 8003282:	eddf 5a0f 	vldr	s11, [pc, #60]	@ 80032c0 <RCC_PLL1_GetVCOOutputFreq+0x108>
 8003286:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800328a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800328e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003292:	edc7 7a01 	vstr	s15, [r7, #4]
  
  return (uint32_t)frequency;
 8003296:	edd7 7a01 	vldr	s15, [r7, #4]
 800329a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800329e:	ee17 3a90 	vmov	r3, s15
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	3724      	adds	r7, #36	@ 0x24
 80032a6:	46bd      	mov	sp, r7
 80032a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ac:	4770      	bx	lr
 80032ae:	bf00      	nop
 80032b0:	58024400 	.word	0x58024400
 80032b4:	03d09000 	.word	0x03d09000
 80032b8:	016e3600 	.word	0x016e3600
 80032bc:	003d0900 	.word	0x003d0900
 80032c0:	46000000 	.word	0x46000000

080032c4 <RCC_PLL2_GetVCOOutputFreq>:
/**
  * @brief  Compute PLL2 VCO output frequency
  * @retval Value of PLL2 VCO output frequency
  */
static uint32_t RCC_PLL2_GetVCOOutputFreq(void)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b089      	sub	sp, #36	@ 0x24
 80032c8:	af00      	add	r7, sp, #0
  uint32_t plln;
  uint32_t pllfracn;
  float_t frequency;

  /* Get PLL2 CKSELR and DIVR register values */
  tmpreg1 = RCC->PLLCKSELR;
 80032ca:	4b3c      	ldr	r3, [pc, #240]	@ (80033bc <RCC_PLL2_GetVCOOutputFreq+0xf8>)
 80032cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032ce:	617b      	str	r3, [r7, #20]
  tmpreg2 = RCC->PLL2DIVR1;
 80032d0:	4b3a      	ldr	r3, [pc, #232]	@ (80033bc <RCC_PLL2_GetVCOOutputFreq+0xf8>)
 80032d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032d4:	613b      	str	r3, [r7, #16]

  /* Retrieve PLL2 multiplication factor and divider */
  pllm = (tmpreg1 & RCC_PLLCKSELR_DIVM2) >> RCC_PLLCKSELR_DIVM2_Pos;
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	0b1b      	lsrs	r3, r3, #12
 80032da:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80032de:	60fb      	str	r3, [r7, #12]
  plln = (tmpreg2 & RCC_PLL2DIVR1_DIVN) + 1U;
 80032e0:	693b      	ldr	r3, [r7, #16]
 80032e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032e6:	3301      	adds	r3, #1
 80032e8:	60bb      	str	r3, [r7, #8]

  if (pllm == 0U)
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d101      	bne.n	80032f4 <RCC_PLL2_GetVCOOutputFreq+0x30>
  {
    /* Prescaler disabled */
    return 0U;
 80032f0:	2300      	movs	r3, #0
 80032f2:	e05c      	b.n	80033ae <RCC_PLL2_GetVCOOutputFreq+0xea>
  }

  /* Check if fractional part is enable */
  if ((RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) != 0U)
 80032f4:	4b31      	ldr	r3, [pc, #196]	@ (80033bc <RCC_PLL2_GetVCOOutputFreq+0xf8>)
 80032f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d006      	beq.n	800330e <RCC_PLL2_GetVCOOutputFreq+0x4a>
  {
    pllfracn = (RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN) >> RCC_PLL2FRACR_FRACN_Pos;
 8003300:	4b2e      	ldr	r3, [pc, #184]	@ (80033bc <RCC_PLL2_GetVCOOutputFreq+0xf8>)
 8003302:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003304:	08db      	lsrs	r3, r3, #3
 8003306:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800330a:	61bb      	str	r3, [r7, #24]
 800330c:	e001      	b.n	8003312 <RCC_PLL2_GetVCOOutputFreq+0x4e>
  }
  else
  {
    pllfracn = 0U;
 800330e:	2300      	movs	r3, #0
 8003310:	61bb      	str	r3, [r7, #24]
  }

  /* determine PLL source */
  switch (tmpreg1 & RCC_PLLCKSELR_PLLSRC)
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	f003 0303 	and.w	r3, r3, #3
 8003318:	2b02      	cmp	r3, #2
 800331a:	d019      	beq.n	8003350 <RCC_PLL2_GetVCOOutputFreq+0x8c>
 800331c:	2b02      	cmp	r3, #2
 800331e:	d81d      	bhi.n	800335c <RCC_PLL2_GetVCOOutputFreq+0x98>
 8003320:	2b00      	cmp	r3, #0
 8003322:	d002      	beq.n	800332a <RCC_PLL2_GetVCOOutputFreq+0x66>
 8003324:	2b01      	cmp	r3, #1
 8003326:	d016      	beq.n	8003356 <RCC_PLL2_GetVCOOutputFreq+0x92>
 8003328:	e018      	b.n	800335c <RCC_PLL2_GetVCOOutputFreq+0x98>
  {
    /* HSI used as PLL2 clock source */
    case RCC_PLLSOURCE_HSI:
      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 800332a:	4b24      	ldr	r3, [pc, #144]	@ (80033bc <RCC_PLL2_GetVCOOutputFreq+0xf8>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f003 0320 	and.w	r3, r3, #32
 8003332:	2b00      	cmp	r3, #0
 8003334:	d009      	beq.n	800334a <RCC_PLL2_GetVCOOutputFreq+0x86>
      {
        pllsrc = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
 8003336:	4b21      	ldr	r3, [pc, #132]	@ (80033bc <RCC_PLL2_GetVCOOutputFreq+0xf8>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	08db      	lsrs	r3, r3, #3
 800333c:	f003 0303 	and.w	r3, r3, #3
 8003340:	4a1f      	ldr	r2, [pc, #124]	@ (80033c0 <RCC_PLL2_GetVCOOutputFreq+0xfc>)
 8003342:	fa22 f303 	lsr.w	r3, r2, r3
 8003346:	61fb      	str	r3, [r7, #28]
      else
      {
        /* Can't retrieve HSIDIV value */
        pllsrc = 0U;
      }
      break;
 8003348:	e00b      	b.n	8003362 <RCC_PLL2_GetVCOOutputFreq+0x9e>
        pllsrc = 0U;
 800334a:	2300      	movs	r3, #0
 800334c:	61fb      	str	r3, [r7, #28]
      break;
 800334e:	e008      	b.n	8003362 <RCC_PLL2_GetVCOOutputFreq+0x9e>

    /* HSE used as PLL2 clock source */
    case RCC_PLLSOURCE_HSE:
      pllsrc = HSE_VALUE;
 8003350:	4b1c      	ldr	r3, [pc, #112]	@ (80033c4 <RCC_PLL2_GetVCOOutputFreq+0x100>)
 8003352:	61fb      	str	r3, [r7, #28]
      break;
 8003354:	e005      	b.n	8003362 <RCC_PLL2_GetVCOOutputFreq+0x9e>

    /* CSI used as PLL2 clock source */
    case RCC_PLLSOURCE_CSI:
      pllsrc = CSI_VALUE;
 8003356:	4b1c      	ldr	r3, [pc, #112]	@ (80033c8 <RCC_PLL2_GetVCOOutputFreq+0x104>)
 8003358:	61fb      	str	r3, [r7, #28]
      break;
 800335a:	e002      	b.n	8003362 <RCC_PLL2_GetVCOOutputFreq+0x9e>

    default:
      pllsrc = 0U;
 800335c:	2300      	movs	r3, #0
 800335e:	61fb      	str	r3, [r7, #28]
      break;
 8003360:	bf00      	nop
  }

  /* Compute VCO output frequency */
  frequency = ((float_t)pllsrc / (float_t)pllm) * ((float_t)plln + ((float_t)pllfracn / (float_t)0x2000U));
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	ee07 3a90 	vmov	s15, r3
 8003368:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	ee07 3a90 	vmov	s15, r3
 8003372:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003376:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800337a:	68bb      	ldr	r3, [r7, #8]
 800337c:	ee07 3a90 	vmov	s15, r3
 8003380:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003384:	69bb      	ldr	r3, [r7, #24]
 8003386:	ee07 3a90 	vmov	s15, r3
 800338a:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 800338e:	eddf 5a0f 	vldr	s11, [pc, #60]	@ 80033cc <RCC_PLL2_GetVCOOutputFreq+0x108>
 8003392:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003396:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800339a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800339e:	edc7 7a01 	vstr	s15, [r7, #4]
  
  return (uint32_t)frequency;
 80033a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80033a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80033aa:	ee17 3a90 	vmov	r3, s15
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	3724      	adds	r7, #36	@ 0x24
 80033b2:	46bd      	mov	sp, r7
 80033b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b8:	4770      	bx	lr
 80033ba:	bf00      	nop
 80033bc:	58024400 	.word	0x58024400
 80033c0:	03d09000 	.word	0x03d09000
 80033c4:	016e3600 	.word	0x016e3600
 80033c8:	003d0900 	.word	0x003d0900
 80033cc:	46000000 	.word	0x46000000

080033d0 <RCC_PLL3_GetVCOOutputFreq>:
/**
  * @brief  Compute PLL3 VCO output frequency
  * @retval Value of PLL3 VCO output frequency
  */
static uint32_t RCC_PLL3_GetVCOOutputFreq(void)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b089      	sub	sp, #36	@ 0x24
 80033d4:	af00      	add	r7, sp, #0
  uint32_t plln;
  uint32_t pllfracn;
  float_t frequency;

  /* Get PLL3 CKSELR and DIVR register values */
  tmpreg1 = RCC->PLLCKSELR;
 80033d6:	4b3c      	ldr	r3, [pc, #240]	@ (80034c8 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
 80033d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033da:	617b      	str	r3, [r7, #20]
  tmpreg2 = RCC->PLL3DIVR1;
 80033dc:	4b3a      	ldr	r3, [pc, #232]	@ (80034c8 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
 80033de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033e0:	613b      	str	r3, [r7, #16]

  /* Retrieve PLL3 multiplication factor and divider */
  pllm = (tmpreg1 & RCC_PLLCKSELR_DIVM3) >> RCC_PLLCKSELR_DIVM3_Pos;
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	0d1b      	lsrs	r3, r3, #20
 80033e6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80033ea:	60fb      	str	r3, [r7, #12]
  plln = (tmpreg2 & RCC_PLL3DIVR1_DIVN) + 1U;
 80033ec:	693b      	ldr	r3, [r7, #16]
 80033ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033f2:	3301      	adds	r3, #1
 80033f4:	60bb      	str	r3, [r7, #8]

  if (pllm == 0U)
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d101      	bne.n	8003400 <RCC_PLL3_GetVCOOutputFreq+0x30>
  {
    /* Prescaler disabled */
    return 0U;
 80033fc:	2300      	movs	r3, #0
 80033fe:	e05c      	b.n	80034ba <RCC_PLL3_GetVCOOutputFreq+0xea>
  }

  /* Check if fractional part is enable */
  if ((RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) != 0U)
 8003400:	4b31      	ldr	r3, [pc, #196]	@ (80034c8 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
 8003402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003404:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003408:	2b00      	cmp	r3, #0
 800340a:	d006      	beq.n	800341a <RCC_PLL3_GetVCOOutputFreq+0x4a>
  {
    pllfracn = (RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN) >> RCC_PLL3FRACR_FRACN_Pos;
 800340c:	4b2e      	ldr	r3, [pc, #184]	@ (80034c8 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
 800340e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003410:	08db      	lsrs	r3, r3, #3
 8003412:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003416:	61bb      	str	r3, [r7, #24]
 8003418:	e001      	b.n	800341e <RCC_PLL3_GetVCOOutputFreq+0x4e>
  }
  else
  {
    pllfracn = 0U;
 800341a:	2300      	movs	r3, #0
 800341c:	61bb      	str	r3, [r7, #24]
  }

  /* determine PLL source */
  switch (tmpreg1 & RCC_PLLCKSELR_PLLSRC)
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	f003 0303 	and.w	r3, r3, #3
 8003424:	2b02      	cmp	r3, #2
 8003426:	d019      	beq.n	800345c <RCC_PLL3_GetVCOOutputFreq+0x8c>
 8003428:	2b02      	cmp	r3, #2
 800342a:	d81d      	bhi.n	8003468 <RCC_PLL3_GetVCOOutputFreq+0x98>
 800342c:	2b00      	cmp	r3, #0
 800342e:	d002      	beq.n	8003436 <RCC_PLL3_GetVCOOutputFreq+0x66>
 8003430:	2b01      	cmp	r3, #1
 8003432:	d016      	beq.n	8003462 <RCC_PLL3_GetVCOOutputFreq+0x92>
 8003434:	e018      	b.n	8003468 <RCC_PLL3_GetVCOOutputFreq+0x98>
  {
    /* HSI used as PLL3 clock source */
    case RCC_PLLSOURCE_HSI:
      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8003436:	4b24      	ldr	r3, [pc, #144]	@ (80034c8 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 0320 	and.w	r3, r3, #32
 800343e:	2b00      	cmp	r3, #0
 8003440:	d009      	beq.n	8003456 <RCC_PLL3_GetVCOOutputFreq+0x86>
      {
        pllsrc = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
 8003442:	4b21      	ldr	r3, [pc, #132]	@ (80034c8 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	08db      	lsrs	r3, r3, #3
 8003448:	f003 0303 	and.w	r3, r3, #3
 800344c:	4a1f      	ldr	r2, [pc, #124]	@ (80034cc <RCC_PLL3_GetVCOOutputFreq+0xfc>)
 800344e:	fa22 f303 	lsr.w	r3, r2, r3
 8003452:	61fb      	str	r3, [r7, #28]
      else
      {
        /* Can't retrieve HSIDIV value */
        pllsrc = 0U;
      }
      break;
 8003454:	e00b      	b.n	800346e <RCC_PLL3_GetVCOOutputFreq+0x9e>
        pllsrc = 0U;
 8003456:	2300      	movs	r3, #0
 8003458:	61fb      	str	r3, [r7, #28]
      break;
 800345a:	e008      	b.n	800346e <RCC_PLL3_GetVCOOutputFreq+0x9e>

    /* HSE used as PLL3 clock source */
    case RCC_PLLSOURCE_HSE:
      pllsrc = HSE_VALUE;
 800345c:	4b1c      	ldr	r3, [pc, #112]	@ (80034d0 <RCC_PLL3_GetVCOOutputFreq+0x100>)
 800345e:	61fb      	str	r3, [r7, #28]
      break;
 8003460:	e005      	b.n	800346e <RCC_PLL3_GetVCOOutputFreq+0x9e>

    /* CSI used as PLL3 clock source */
    case RCC_PLLSOURCE_CSI:
      pllsrc = CSI_VALUE;
 8003462:	4b1c      	ldr	r3, [pc, #112]	@ (80034d4 <RCC_PLL3_GetVCOOutputFreq+0x104>)
 8003464:	61fb      	str	r3, [r7, #28]
      break;
 8003466:	e002      	b.n	800346e <RCC_PLL3_GetVCOOutputFreq+0x9e>

    default:
      pllsrc = 0U;
 8003468:	2300      	movs	r3, #0
 800346a:	61fb      	str	r3, [r7, #28]
      break;
 800346c:	bf00      	nop
  }

  /* Compute VCO output frequency */
  frequency = ((float_t)pllsrc / (float_t)pllm) * ((float_t)plln + ((float_t)pllfracn / (float_t)0x2000U));
 800346e:	69fb      	ldr	r3, [r7, #28]
 8003470:	ee07 3a90 	vmov	s15, r3
 8003474:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	ee07 3a90 	vmov	s15, r3
 800347e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003482:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	ee07 3a90 	vmov	s15, r3
 800348c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003490:	69bb      	ldr	r3, [r7, #24]
 8003492:	ee07 3a90 	vmov	s15, r3
 8003496:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 800349a:	eddf 5a0f 	vldr	s11, [pc, #60]	@ 80034d8 <RCC_PLL3_GetVCOOutputFreq+0x108>
 800349e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80034a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80034a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034aa:	edc7 7a01 	vstr	s15, [r7, #4]
  
  return (uint32_t)frequency;
 80034ae:	edd7 7a01 	vldr	s15, [r7, #4]
 80034b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80034b6:	ee17 3a90 	vmov	r3, s15
}
 80034ba:	4618      	mov	r0, r3
 80034bc:	3724      	adds	r7, #36	@ 0x24
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr
 80034c6:	bf00      	nop
 80034c8:	58024400 	.word	0x58024400
 80034cc:	03d09000 	.word	0x03d09000
 80034d0:	016e3600 	.word	0x016e3600
 80034d4:	003d0900 	.word	0x003d0900
 80034d8:	46000000 	.word	0x46000000

080034dc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b086      	sub	sp, #24
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80034e4:	2300      	movs	r3, #0
 80034e6:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80034e8:	2300      	movs	r3, #0
 80034ea:	75bb      	strb	r3, [r7, #22]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- RTC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	f000 8081 	beq.w	80035fc <HAL_RCCEx_PeriphCLKConfig+0x120>
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As the RTC clock source selection can be changed only if the Backup Domain is reset */
    /* reset the Backup domain only if the RTC Clock source selection is modified from default reset value */
    tmpreg = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80034fa:	4b8c      	ldr	r3, [pc, #560]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80034fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003502:	613b      	str	r3, [r7, #16]

    if ((tmpreg != RCC_RTCCLKSOURCE_DISABLE) && (tmpreg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d029      	beq.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x82>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800350e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003512:	693a      	ldr	r2, [r7, #16]
 8003514:	429a      	cmp	r2, r3
 8003516:	d022      	beq.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003518:	4b85      	ldr	r3, [pc, #532]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a84      	ldr	r2, [pc, #528]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800351e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003522:	6013      	str	r3, [r2, #0]

      /* Read back to check Backup domain enabled */
      if (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003524:	4b82      	ldr	r3, [pc, #520]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800352c:	2b00      	cmp	r3, #0
 800352e:	d102      	bne.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0x5a>
      {
        ret = HAL_ERROR;
 8003530:	2301      	movs	r3, #1
 8003532:	75fb      	strb	r3, [r7, #23]
 8003534:	e013      	b.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x82>
      }
      else
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        /* excepted the RTC clock source selection that will be changed */
        tmpreg = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003536:	4b7d      	ldr	r3, [pc, #500]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8003538:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800353a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800353e:	613b      	str	r3, [r7, #16]
        __HAL_RCC_BACKUPRESET_FORCE();
 8003540:	4b7a      	ldr	r3, [pc, #488]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8003542:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003544:	4a79      	ldr	r2, [pc, #484]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8003546:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800354a:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800354c:	4b77      	ldr	r3, [pc, #476]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800354e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003550:	4a76      	ldr	r2, [pc, #472]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8003552:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003556:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the content of BDCR register */
        WRITE_REG(RCC->BDCR, tmpreg);
 8003558:	4a74      	ldr	r2, [pc, #464]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	6713      	str	r3, [r2, #112]	@ 0x70
      }
    }

    if (ret == HAL_OK)
 800355e:	7dfb      	ldrb	r3, [r7, #23]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d149      	bne.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003568:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800356c:	d115      	bne.n	800359a <HAL_RCCEx_PeriphCLKConfig+0xbe>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800356e:	f7fe f883 	bl	8001678 <HAL_GetTick>
 8003572:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003574:	e00b      	b.n	800358e <HAL_RCCEx_PeriphCLKConfig+0xb2>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003576:	f7fe f87f 	bl	8001678 <HAL_GetTick>
 800357a:	4602      	mov	r2, r0
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	1ad3      	subs	r3, r2, r3
 8003580:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003584:	4293      	cmp	r3, r2
 8003586:	d902      	bls.n	800358e <HAL_RCCEx_PeriphCLKConfig+0xb2>
          {
            ret = HAL_TIMEOUT;
 8003588:	2303      	movs	r3, #3
 800358a:	75fb      	strb	r3, [r7, #23]
            break;
 800358c:	e005      	b.n	800359a <HAL_RCCEx_PeriphCLKConfig+0xbe>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800358e:	4b67      	ldr	r3, [pc, #412]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8003590:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003592:	f003 0302 	and.w	r3, r3, #2
 8003596:	2b00      	cmp	r3, #0
 8003598:	d0ed      	beq.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0x9a>
          }
        }
      }

      if (ret == HAL_OK)
 800359a:	7dfb      	ldrb	r3, [r7, #23]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d128      	bne.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80035a4:	f403 337c 	and.w	r3, r3, #258048	@ 0x3f000
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d00c      	beq.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0xea>
 80035ac:	4b5f      	ldr	r3, [pc, #380]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80035ae:	691b      	ldr	r3, [r3, #16]
 80035b0:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80035b8:	0919      	lsrs	r1, r3, #4
 80035ba:	4b5e      	ldr	r3, [pc, #376]	@ (8003734 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80035bc:	400b      	ands	r3, r1
 80035be:	495b      	ldr	r1, [pc, #364]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80035c0:	4313      	orrs	r3, r2
 80035c2:	610b      	str	r3, [r1, #16]
 80035c4:	e005      	b.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0xf6>
 80035c6:	4b59      	ldr	r3, [pc, #356]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80035c8:	691b      	ldr	r3, [r3, #16]
 80035ca:	4a58      	ldr	r2, [pc, #352]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80035cc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80035d0:	6113      	str	r3, [r2, #16]
 80035d2:	4b56      	ldr	r3, [pc, #344]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80035d4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80035da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035de:	4953      	ldr	r1, [pc, #332]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80035e0:	4313      	orrs	r3, r2
 80035e2:	670b      	str	r3, [r1, #112]	@ 0x70
        __HAL_RCC_RTC_ENABLE();
 80035e4:	4b51      	ldr	r3, [pc, #324]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80035e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035e8:	4a50      	ldr	r2, [pc, #320]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80035ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80035ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80035f0:	e004      	b.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x120>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80035f2:	7dfb      	ldrb	r3, [r7, #23]
 80035f4:	75bb      	strb	r3, [r7, #22]
 80035f6:	e001      	b.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x120>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035f8:	7dfb      	ldrb	r3, [r7, #23]
 80035fa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- FMC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f003 0301 	and.w	r3, r3, #1
 8003604:	2b00      	cmp	r3, #0
 8003606:	d030      	beq.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMCCLKSOURCE(PeriphClkInit->FmcClockSelection));

    switch (PeriphClkInit->FmcClockSelection)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	2b03      	cmp	r3, #3
 800360e:	d819      	bhi.n	8003644 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8003610:	a201      	add	r2, pc, #4	@ (adr r2, 8003618 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003612:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003616:	bf00      	nop
 8003618:	0800364b 	.word	0x0800364b
 800361c:	08003629 	.word	0x08003629
 8003620:	08003637 	.word	0x08003637
 8003624:	0800364b 	.word	0x0800364b
      case RCC_FMCCLKSOURCE_HCLK:   /* HCLK  clock selected as FMC kernel peripheral clock */
        break;

      case RCC_FMCCLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for FMC kernel */
        /* Enable FMC kernel clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 8003628:	4b40      	ldr	r3, [pc, #256]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800362a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800362c:	4a3f      	ldr	r2, [pc, #252]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800362e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003632:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FMC kernel clock source configuration done later after clock selection check */
        break;
 8003634:	e00a      	b.n	800364c <HAL_RCCEx_PeriphCLKConfig+0x170>

      case RCC_FMCCLKSOURCE_PLL2R:  /* PLL2_R is used as clock source for FMC kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_RCLK);
 8003636:	4b3d      	ldr	r3, [pc, #244]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8003638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800363a:	4a3c      	ldr	r2, [pc, #240]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800363c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003640:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FMC kernel clock source configuration done later after clock selection check */
        break;
 8003642:	e003      	b.n	800364c <HAL_RCCEx_PeriphCLKConfig+0x170>
      case RCC_FMCCLKSOURCE_HSI:   /* HSI oscillator is used as clock source for FMC kernel */
        /* FMC kernel clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	75fb      	strb	r3, [r7, #23]
        break;
 8003648:	e000      	b.n	800364c <HAL_RCCEx_PeriphCLKConfig+0x170>
        break;
 800364a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800364c:	7dfb      	ldrb	r3, [r7, #23]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d109      	bne.n	8003666 <HAL_RCCEx_PeriphCLKConfig+0x18a>
    {
      /* Set the source of FMC kernel clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003652:	4b36      	ldr	r3, [pc, #216]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8003654:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003656:	f023 0203 	bic.w	r2, r3, #3
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	4933      	ldr	r1, [pc, #204]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8003660:	4313      	orrs	r3, r2
 8003662:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8003664:	e001      	b.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x18e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003666:	7dfb      	ldrb	r3, [r7, #23]
 8003668:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- XSPI1 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI1) == RCC_PERIPHCLK_XSPI1)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f003 0302 	and.w	r3, r3, #2
 8003672:	2b00      	cmp	r3, #0
 8003674:	d02a      	beq.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI1CLKSOURCE(PeriphClkInit->Xspi1ClockSelection));

    switch (PeriphClkInit->Xspi1ClockSelection)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	689b      	ldr	r3, [r3, #8]
 800367a:	2b20      	cmp	r3, #32
 800367c:	d00c      	beq.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
 800367e:	2b20      	cmp	r3, #32
 8003680:	d811      	bhi.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
 8003682:	2b00      	cmp	r3, #0
 8003684:	d012      	beq.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 8003686:	2b10      	cmp	r3, #16
 8003688:	d10d      	bne.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
      case RCC_XSPI1CLKSOURCE_HCLK:   /* HCLK is used as clock source for Xspi1 */
        /* Nothing to do */
        break;

      case RCC_XSPI1CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for Xspi1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
 800368a:	4b28      	ldr	r3, [pc, #160]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800368c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800368e:	4a27      	ldr	r2, [pc, #156]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8003690:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003694:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI1 clock source configuration done later after clock selection check */
        break;
 8003696:	e00a      	b.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x1d2>

      case RCC_XSPI1CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for Xspi1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
 8003698:	4b24      	ldr	r3, [pc, #144]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800369a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800369c:	4a23      	ldr	r2, [pc, #140]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800369e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80036a2:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI1 clock source configuration done later after clock selection check */
        break;
 80036a4:	e003      	b.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x1d2>

      default:
        ret = HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	75fb      	strb	r3, [r7, #23]
        break;
 80036aa:	e000      	b.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x1d2>
        break;
 80036ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036ae:	7dfb      	ldrb	r3, [r7, #23]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d109      	bne.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    {
      /* Configure the XSPI1 clock source */
      __HAL_RCC_XSPI1_CONFIG(PeriphClkInit->Xspi1ClockSelection);
 80036b4:	4b1d      	ldr	r3, [pc, #116]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80036b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036b8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	491a      	ldr	r1, [pc, #104]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80036c2:	4313      	orrs	r3, r2
 80036c4:	64cb      	str	r3, [r1, #76]	@ 0x4c
 80036c6:	e001      	b.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036c8:	7dfb      	ldrb	r3, [r7, #23]
 80036ca:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- XSPI2 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI2) == RCC_PERIPHCLK_XSPI2)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f003 0304 	and.w	r3, r3, #4
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d031      	beq.n	800373c <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI2CLKSOURCE(PeriphClkInit->Xspi2ClockSelection));

    switch (PeriphClkInit->Xspi2ClockSelection)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	68db      	ldr	r3, [r3, #12]
 80036dc:	2b80      	cmp	r3, #128	@ 0x80
 80036de:	d00c      	beq.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80036e0:	2b80      	cmp	r3, #128	@ 0x80
 80036e2:	d811      	bhi.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x22c>
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d012      	beq.n	800370e <HAL_RCCEx_PeriphCLKConfig+0x232>
 80036e8:	2b40      	cmp	r3, #64	@ 0x40
 80036ea:	d10d      	bne.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x22c>
      case RCC_XSPI2CLKSOURCE_HCLK:   /* HCLK is used as clock source for Xspi2 */
        /* Nothing to do */
        break;

      case RCC_XSPI2CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for Xspi2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
 80036ec:	4b0f      	ldr	r3, [pc, #60]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80036ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036f0:	4a0e      	ldr	r2, [pc, #56]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80036f2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80036f6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI2 clock source configuration done later after clock selection check */
        break;
 80036f8:	e00a      	b.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x234>

      case RCC_XSPI2CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for Xspi2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
 80036fa:	4b0c      	ldr	r3, [pc, #48]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80036fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036fe:	4a0b      	ldr	r2, [pc, #44]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8003700:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003704:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI2 clock source configuration done later after clock selection check */
        break;
 8003706:	e003      	b.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x234>

      default:
        ret = HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	75fb      	strb	r3, [r7, #23]
        break;
 800370c:	e000      	b.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x234>
        break;
 800370e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003710:	7dfb      	ldrb	r3, [r7, #23]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d110      	bne.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      /* Configure the XSPI2 clock source */
      __HAL_RCC_XSPI2_CONFIG(PeriphClkInit->Xspi2ClockSelection);
 8003716:	4b05      	ldr	r3, [pc, #20]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8003718:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800371a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	68db      	ldr	r3, [r3, #12]
 8003722:	4902      	ldr	r1, [pc, #8]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8003724:	4313      	orrs	r3, r2
 8003726:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8003728:	e008      	b.n	800373c <HAL_RCCEx_PeriphCLKConfig+0x260>
 800372a:	bf00      	nop
 800372c:	58024400 	.word	0x58024400
 8003730:	58024800 	.word	0x58024800
 8003734:	0fffffcf 	.word	0x0fffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003738:	7dfb      	ldrb	r3, [r7, #23]
 800373a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 0308 	and.w	r3, r3, #8
 8003744:	2b00      	cmp	r3, #0
 8003746:	d008      	beq.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CKPERCLKSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003748:	4b93      	ldr	r3, [pc, #588]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 800374a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800374c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	691b      	ldr	r3, [r3, #16]
 8003754:	4990      	ldr	r1, [pc, #576]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8003756:	4313      	orrs	r3, r2
 8003758:	64cb      	str	r3, [r1, #76]	@ 0x4c
  }

  /*------------------------------------- SDMMC12 Configuration ------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SDMMC12) == RCC_PERIPHCLK_SDMMC12)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003762:	2b00      	cmp	r3, #0
 8003764:	d026      	beq.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC12CLKSOURCE(PeriphClkInit->Sdmmc12ClockSelection));

    switch (PeriphClkInit->Sdmmc12ClockSelection)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800376a:	2b00      	cmp	r3, #0
 800376c:	d002      	beq.n	8003774 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800376e:	2b04      	cmp	r3, #4
 8003770:	d007      	beq.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8003772:	e00d      	b.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      case RCC_SDMMC12CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for SDMMC12 kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
 8003774:	4b88      	ldr	r3, [pc, #544]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8003776:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003778:	4a87      	ldr	r2, [pc, #540]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 800377a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800377e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SDMMC12 kernel clock source configuration done later after clock selection check */
        break;
 8003780:	e009      	b.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x2ba>

      case RCC_SDMMC12CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for SDMMC12 kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
 8003782:	4b85      	ldr	r3, [pc, #532]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8003784:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003786:	4a84      	ldr	r2, [pc, #528]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8003788:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800378c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SDMMC12 kernel clock source configuration done later after clock selection check */
        break;
 800378e:	e002      	b.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x2ba>

      default:
        ret = HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	75fb      	strb	r3, [r7, #23]
        break;
 8003794:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003796:	7dfb      	ldrb	r3, [r7, #23]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d109      	bne.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
    {
      /* Set the source of SDMMC12 clock*/
      __HAL_RCC_SDMMC12_CONFIG(PeriphClkInit->Sdmmc12ClockSelection);
 800379c:	4b7e      	ldr	r3, [pc, #504]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 800379e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037a0:	f023 0204 	bic.w	r2, r3, #4
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037a8:	497b      	ldr	r1, [pc, #492]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 80037aa:	4313      	orrs	r3, r2
 80037ac:	64cb      	str	r3, [r1, #76]	@ 0x4c
 80037ae:	e001      	b.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037b0:	7dfb      	ldrb	r3, [r7, #23]
 80037b2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- ADC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f003 0310 	and.w	r3, r3, #16
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d02e      	beq.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    switch (PeriphClkInit->AdcClockSelection)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	695b      	ldr	r3, [r3, #20]
 80037c4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80037c8:	d019      	beq.n	80037fe <HAL_RCCEx_PeriphCLKConfig+0x322>
 80037ca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80037ce:	d813      	bhi.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d003      	beq.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x300>
 80037d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80037d8:	d007      	beq.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x30e>
 80037da:	e00d      	b.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0x31c>
    {

      case RCC_ADCCLKSOURCE_PLL2P: /* PLL2_P is used as clock source for ADC */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 80037dc:	4b6e      	ldr	r3, [pc, #440]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 80037de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037e0:	4a6d      	ldr	r2, [pc, #436]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 80037e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037e6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADC clock source configuration done later after clock selection check */
        break;
 80037e8:	e00a      	b.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x324>

      case RCC_ADCCLKSOURCE_PLL3R: /* PLL3_R is used as clock source for ADC */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 80037ea:	4b6b      	ldr	r3, [pc, #428]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 80037ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037ee:	4a6a      	ldr	r2, [pc, #424]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 80037f0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80037f4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADC clock source configuration done later after clock selection check */
        break;
 80037f6:	e003      	b.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x324>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037f8:	2301      	movs	r3, #1
 80037fa:	75fb      	strb	r3, [r7, #23]
        break;
 80037fc:	e000      	b.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x324>
        break;
 80037fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003800:	7dfb      	ldrb	r3, [r7, #23]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d109      	bne.n	800381a <HAL_RCCEx_PeriphCLKConfig+0x33e>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003806:	4b64      	ldr	r3, [pc, #400]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8003808:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800380a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	695b      	ldr	r3, [r3, #20]
 8003812:	4961      	ldr	r1, [pc, #388]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8003814:	4313      	orrs	r3, r2
 8003816:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8003818:	e001      	b.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x342>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800381a:	7dfb      	ldrb	r3, [r7, #23]
 800381c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- ADF1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 0320 	and.w	r3, r3, #32
 8003826:	2b00      	cmp	r3, #0
 8003828:	d03f      	beq.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(PeriphClkInit->Adf1ClockSelection));

    switch (PeriphClkInit->Adf1ClockSelection)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	699b      	ldr	r3, [r3, #24]
 800382e:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8003832:	d02a      	beq.n	800388a <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8003834:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8003838:	d824      	bhi.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 800383a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800383e:	d024      	beq.n	800388a <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8003840:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003844:	d81e      	bhi.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 8003846:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800384a:	d01e      	beq.n	800388a <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 800384c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003850:	d818      	bhi.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 8003852:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003856:	d00e      	beq.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x39a>
 8003858:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800385c:	d812      	bhi.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 800385e:	2b00      	cmp	r3, #0
 8003860:	d013      	beq.n	800388a <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8003862:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003866:	d10d      	bne.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
    {
      case RCC_ADF1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for ADF1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 8003868:	4b4b      	ldr	r3, [pc, #300]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 800386a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800386c:	4a4a      	ldr	r2, [pc, #296]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 800386e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003872:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADF1 clock source configuration done later after clock selection check */
        break;
 8003874:	e00a      	b.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x3b0>

      case RCC_ADF1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for ADF1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
 8003876:	4b48      	ldr	r3, [pc, #288]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8003878:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800387a:	4a47      	ldr	r2, [pc, #284]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 800387c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003880:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADF1 clock source configuration done later after clock selection check */
        break;
 8003882:	e003      	b.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
      case RCC_ADF1CLKSOURCE_HSI:    /* HSI is used as clock source for ADF1 */
        /* ADF1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	75fb      	strb	r3, [r7, #23]
        break;
 8003888:	e000      	b.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
        break;
 800388a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800388c:	7dfb      	ldrb	r3, [r7, #23]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d109      	bne.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
    {
      /* Set the source of ADF1 clock*/
      __HAL_RCC_ADF1_CONFIG(PeriphClkInit->Adf1ClockSelection);
 8003892:	4b41      	ldr	r3, [pc, #260]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8003894:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003896:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	699b      	ldr	r3, [r3, #24]
 800389e:	493e      	ldr	r1, [pc, #248]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 80038a0:	4313      	orrs	r3, r2
 80038a2:	64cb      	str	r3, [r1, #76]	@ 0x4c
 80038a4:	e001      	b.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038a6:	7dfb      	ldrb	r3, [r7, #23]
 80038a8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------- CEC configuration ---------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d008      	beq.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80038b6:	4b38      	ldr	r3, [pc, #224]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 80038b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038ba:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	69db      	ldr	r3, [r3, #28]
 80038c2:	4935      	ldr	r1, [pc, #212]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 80038c4:	4313      	orrs	r3, r2
 80038c6:	650b      	str	r3, [r1, #80]	@ 0x50
  }

  /*---------------------- ETH1 REF configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1REF) == RCC_PERIPHCLK_ETH1REF)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d008      	beq.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1REFCLKSOURCE(PeriphClkInit->Eth1RefClockSelection));

    /* Configure the ETH1 REF clock source */
    __HAL_RCC_ETH1REF_CONFIG(PeriphClkInit->Eth1RefClockSelection);
 80038d4:	4b30      	ldr	r3, [pc, #192]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 80038d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038d8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6a1b      	ldr	r3, [r3, #32]
 80038e0:	492d      	ldr	r1, [pc, #180]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 80038e2:	4313      	orrs	r3, r2
 80038e4:	64cb      	str	r3, [r1, #76]	@ 0x4c
  }

  /*---------------------- ETH1PHY configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1PHY) == RCC_PERIPHCLK_ETH1PHY)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d020      	beq.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1PHYCLKSOURCE(PeriphClkInit->Eth1PhyClockSelection));

    switch (PeriphClkInit->Eth1PhyClockSelection)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d00c      	beq.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x438>
 80038fa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80038fe:	d106      	bne.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_ETH1PHYCLKSOURCE_HSE:    /* HSE is used as clock source for ETH PHY */
        /* ETH PHY clock source configuration done later after clock selection check */
        break;

      case RCC_ETH1PHYCLKSOURCE_PLL3S:  /* PLL3_S is used as clock source for ETH PHY */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_SCLK);
 8003900:	4b25      	ldr	r3, [pc, #148]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8003902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003904:	4a24      	ldr	r2, [pc, #144]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8003906:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800390a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ETH PHY clock source configuration done later after clock selection check */
        break;
 800390c:	e003      	b.n	8003916 <HAL_RCCEx_PeriphCLKConfig+0x43a>

      default:
        ret = HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	75fb      	strb	r3, [r7, #23]
        break;
 8003912:	e000      	b.n	8003916 <HAL_RCCEx_PeriphCLKConfig+0x43a>
        break;
 8003914:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003916:	7dfb      	ldrb	r3, [r7, #23]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d109      	bne.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of ETH PHY clock*/
      __HAL_RCC_ETH1PHY_CONFIG(PeriphClkInit->Eth1PhyClockSelection);
 800391c:	4b1e      	ldr	r3, [pc, #120]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 800391e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003920:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003928:	491b      	ldr	r1, [pc, #108]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 800392a:	4313      	orrs	r3, r2
 800392c:	64cb      	str	r3, [r1, #76]	@ 0x4c
 800392e:	e001      	b.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003930:	7dfb      	ldrb	r3, [r7, #23]
 8003932:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------- FDCAN configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800393c:	2b00      	cmp	r3, #0
 800393e:	d02f      	beq.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    switch (PeriphClkInit->FdcanClockSelection)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003944:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003948:	d00e      	beq.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800394a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800394e:	d812      	bhi.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0x49a>
 8003950:	2b00      	cmp	r3, #0
 8003952:	d013      	beq.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8003954:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003958:	d10d      	bne.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0x49a>
    {
      case RCC_FDCANCLKSOURCE_PLL1Q: /* PLL1_Q is used as clock source for FDCAN kernel */
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 800395a:	4b0f      	ldr	r3, [pc, #60]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 800395c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800395e:	4a0e      	ldr	r2, [pc, #56]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8003960:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003964:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003966:	e00a      	b.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x4a2>

      case RCC_FDCANCLKSOURCE_PLL2P: /* PLL2_P is used as clock source for FDCAN kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 8003968:	4b0b      	ldr	r3, [pc, #44]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 800396a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800396c:	4a0a      	ldr	r2, [pc, #40]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 800396e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003972:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003974:	e003      	b.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x4a2>
      case RCC_FDCANCLKSOURCE_HSE:   /* HSE is used as clock source for FDCAN kernel */
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	75fb      	strb	r3, [r7, #23]
        break;
 800397a:	e000      	b.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x4a2>
        break;
 800397c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800397e:	7dfb      	ldrb	r3, [r7, #23]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d10b      	bne.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x4c0>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003984:	4b04      	ldr	r3, [pc, #16]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8003986:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003988:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003990:	4901      	ldr	r1, [pc, #4]	@ (8003998 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8003992:	4313      	orrs	r3, r2
 8003994:	650b      	str	r3, [r1, #80]	@ 0x50
 8003996:	e003      	b.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
 8003998:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800399c:	7dfb      	ldrb	r3, [r7, #23]
 800399e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/I3C1 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C1_I3C1) == RCC_PERIPHCLK_I2C1_I3C1)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d02c      	beq.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0x52a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1_I3C1CLKSOURCE(PeriphClkInit->I2c1_I3c1ClockSelection));

    switch (PeriphClkInit->I2c1_I3c1ClockSelection)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039b0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80039b4:	d017      	beq.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 80039b6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80039ba:	d811      	bhi.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80039bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80039c0:	d011      	beq.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 80039c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80039c6:	d80b      	bhi.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d00c      	beq.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 80039cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80039d0:	d106      	bne.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      case RCC_I2C1_I3C1CLKSOURCE_PLL3R:   /* PLL3_R is used as clock source for I2C1/I3C1*/
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 80039d2:	4b97      	ldr	r3, [pc, #604]	@ (8003c30 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80039d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039d6:	4a96      	ldr	r2, [pc, #600]	@ (8003c30 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80039d8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80039dc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* I2C1/I3C1 clock source configuration done later after clock selection check */
        break;
 80039de:	e003      	b.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_I2C1_I3C1CLKSOURCE_CSI:     /* CSI is used as clock source for I2C1/I3C1*/
        /* I2C1/I3C1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	75fb      	strb	r3, [r7, #23]
        break;
 80039e4:	e000      	b.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80039e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039e8:	7dfb      	ldrb	r3, [r7, #23]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d109      	bne.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0x526>
    {
      /* Set the source of I2C1/I3C1 clock*/
      __HAL_RCC_I2C1_I3C1_CONFIG(PeriphClkInit->I2c1_I3c1ClockSelection);
 80039ee:	4b90      	ldr	r3, [pc, #576]	@ (8003c30 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80039f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039f2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039fa:	498d      	ldr	r1, [pc, #564]	@ (8003c30 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80039fc:	4313      	orrs	r3, r2
 80039fe:	650b      	str	r3, [r1, #80]	@ 0x50
 8003a00:	e001      	b.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a02:	7dfb      	ldrb	r3, [r7, #23]
 8003a04:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C2/I2C3 Configuration -------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C23) == RCC_PERIPHCLK_I2C23)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d02c      	beq.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x590>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C23CLKSOURCE(PeriphClkInit->I2c23ClockSelection));

    switch (PeriphClkInit->I2c23ClockSelection)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a1a:	d017      	beq.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x570>
 8003a1c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a20:	d811      	bhi.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x56a>
 8003a22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a26:	d011      	beq.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x570>
 8003a28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a2c:	d80b      	bhi.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x56a>
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d00c      	beq.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x570>
 8003a32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a36:	d106      	bne.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x56a>
    {
      case RCC_I2C23CLKSOURCE_PLL3R:   /* PLL3_R is used as clock source for I2C2/I2C3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 8003a38:	4b7d      	ldr	r3, [pc, #500]	@ (8003c30 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8003a3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a3c:	4a7c      	ldr	r2, [pc, #496]	@ (8003c30 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8003a3e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003a42:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* I2C2/I2C3 clock source configuration done later after clock selection check */
        break;
 8003a44:	e003      	b.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0x572>
      case RCC_I2C23CLKSOURCE_CSI:     /* CSI is used as clock source for I2C2/I2C3 */
        /* I2C2/I2C3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	75fb      	strb	r3, [r7, #23]
        break;
 8003a4a:	e000      	b.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0x572>
        break;
 8003a4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a4e:	7dfb      	ldrb	r3, [r7, #23]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d109      	bne.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Set the source of I2C2/I2C3 clock*/
      __HAL_RCC_I2C23_CONFIG(PeriphClkInit->I2c23ClockSelection);
 8003a54:	4b76      	ldr	r3, [pc, #472]	@ (8003c30 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8003a56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a58:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a60:	4973      	ldr	r1, [pc, #460]	@ (8003c30 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8003a62:	4313      	orrs	r3, r2
 8003a64:	650b      	str	r3, [r1, #80]	@ 0x50
 8003a66:	e001      	b.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x590>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a68:	7dfb      	ldrb	r3, [r7, #23]
 8003a6a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d045      	beq.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    switch (PeriphClkInit->Lptim1ClockSelection)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a7c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a80:	d02a      	beq.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
 8003a82:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a86:	d824      	bhi.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
 8003a88:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003a8c:	d026      	beq.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0x600>
 8003a8e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003a92:	d81e      	bhi.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
 8003a94:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003a98:	d022      	beq.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8003a9a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003a9e:	d818      	bhi.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
 8003aa0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003aa4:	d00e      	beq.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
 8003aa6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003aaa:	d812      	bhi.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d019      	beq.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8003ab0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ab4:	d10d      	bne.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
      case RCC_LPTIM1CLKSOURCE_PCLK1: /* PCLK1 as clock source for LPTIM1 */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P: /* PLL2_P is used as clock source for LPTIM1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 8003ab6:	4b5e      	ldr	r3, [pc, #376]	@ (8003c30 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8003ab8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aba:	4a5d      	ldr	r2, [pc, #372]	@ (8003c30 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8003abc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ac0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003ac2:	e010      	b.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x60a>

      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for LPTIM1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 8003ac4:	4b5a      	ldr	r3, [pc, #360]	@ (8003c30 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8003ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ac8:	4a59      	ldr	r2, [pc, #356]	@ (8003c30 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8003aca:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003ace:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003ad0:	e009      	b.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        /* HSI, HSE, or CSI oscillator is used as clock source for LPTIM1 */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	75fb      	strb	r3, [r7, #23]
        break;
 8003ad6:	e006      	b.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
 8003ad8:	bf00      	nop
 8003ada:	e004      	b.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
 8003adc:	bf00      	nop
 8003ade:	e002      	b.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
 8003ae0:	bf00      	nop
 8003ae2:	e000      	b.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
 8003ae4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ae6:	7dfb      	ldrb	r3, [r7, #23]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d109      	bne.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x624>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003aec:	4b50      	ldr	r3, [pc, #320]	@ (8003c30 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8003aee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003af0:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003af8:	494d      	ldr	r1, [pc, #308]	@ (8003c30 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8003afa:	4313      	orrs	r3, r2
 8003afc:	650b      	str	r3, [r1, #80]	@ 0x50
 8003afe:	e001      	b.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x628>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b00:	7dfb      	ldrb	r3, [r7, #23]
 8003b02:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2/LPTIM3 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM23) == RCC_PERIPHCLK_LPTIM23)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d045      	beq.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x6c0>
  {
    switch (PeriphClkInit->Lptim23ClockSelection)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b14:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003b18:	d02a      	beq.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x694>
 8003b1a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003b1e:	d824      	bhi.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8003b20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b24:	d026      	beq.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x698>
 8003b26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b2a:	d81e      	bhi.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8003b2c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b30:	d022      	beq.n	8003b78 <HAL_RCCEx_PeriphCLKConfig+0x69c>
 8003b32:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b36:	d818      	bhi.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8003b38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b3c:	d00e      	beq.n	8003b5c <HAL_RCCEx_PeriphCLKConfig+0x680>
 8003b3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b42:	d812      	bhi.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d019      	beq.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
 8003b48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b4c:	d10d      	bne.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_LPTIM23CLKSOURCE_PCLK4: /* PCLK4 as clock source for LPTIM2/LPTIM3 */
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM23CLKSOURCE_PLL2P: /* PLL2_P is used as clock source for LPTIM2/LPTIM3 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 8003b4e:	4b38      	ldr	r3, [pc, #224]	@ (8003c30 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8003b50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b52:	4a37      	ldr	r2, [pc, #220]	@ (8003c30 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8003b54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b58:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;
 8003b5a:	e010      	b.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x6a2>

      case RCC_LPTIM23CLKSOURCE_PLL3R: /* PLL3_R is used as clock source for LPTIM2/LPTIM3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 8003b5c:	4b34      	ldr	r3, [pc, #208]	@ (8003c30 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8003b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b60:	4a33      	ldr	r2, [pc, #204]	@ (8003c30 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8003b62:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003b66:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;
 8003b68:	e009      	b.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	75fb      	strb	r3, [r7, #23]
        break;
 8003b6e:	e006      	b.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
 8003b70:	bf00      	nop
 8003b72:	e004      	b.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
 8003b74:	bf00      	nop
 8003b76:	e002      	b.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
 8003b78:	bf00      	nop
 8003b7a:	e000      	b.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
 8003b7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b7e:	7dfb      	ldrb	r3, [r7, #23]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d109      	bne.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
    {
      /* Set the source of LPTIM2/LPTIM3 clock*/
      __HAL_RCC_LPTIM23_CONFIG(PeriphClkInit->Lptim23ClockSelection);
 8003b84:	4b2a      	ldr	r3, [pc, #168]	@ (8003c30 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8003b86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b88:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b90:	4927      	ldr	r1, [pc, #156]	@ (8003c30 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8003b92:	4313      	orrs	r3, r2
 8003b94:	658b      	str	r3, [r1, #88]	@ 0x58
 8003b96:	e001      	b.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x6c0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b98:	7dfb      	ldrb	r3, [r7, #23]
 8003b9a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM4/LPTIM5 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM45) == RCC_PERIPHCLK_LPTIM45)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d047      	beq.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x75c>
  {
    switch (PeriphClkInit->Lptim45ClockSelection)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bac:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003bb0:	d02a      	beq.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8003bb2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003bb6:	d824      	bhi.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0x726>
 8003bb8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003bbc:	d026      	beq.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x730>
 8003bbe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003bc2:	d81e      	bhi.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0x726>
 8003bc4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003bc8:	d022      	beq.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x734>
 8003bca:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003bce:	d818      	bhi.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0x726>
 8003bd0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003bd4:	d00e      	beq.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x718>
 8003bd6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003bda:	d812      	bhi.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0x726>
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d019      	beq.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x738>
 8003be0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003be4:	d10d      	bne.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0x726>
      case RCC_LPTIM45CLKSOURCE_PCLK4:  /* PCLK4 as clock source for LPTIM4/LPTIM5 */
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM45CLKSOURCE_PLL2P: /* PLL2 is used as clock source for LPTIM4/LPTIM5 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 8003be6:	4b12      	ldr	r3, [pc, #72]	@ (8003c30 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8003be8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bea:	4a11      	ldr	r2, [pc, #68]	@ (8003c30 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8003bec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bf0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;
 8003bf2:	e010      	b.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x73a>

      case RCC_LPTIM45CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4/LPTIM5 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 8003bf4:	4b0e      	ldr	r3, [pc, #56]	@ (8003c30 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8003bf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bf8:	4a0d      	ldr	r2, [pc, #52]	@ (8003c30 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8003bfa:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003bfe:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;
 8003c00:	e009      	b.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM4/LPTIM5 clock */
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	75fb      	strb	r3, [r7, #23]
        break;
 8003c06:	e006      	b.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
 8003c08:	bf00      	nop
 8003c0a:	e004      	b.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
 8003c0c:	bf00      	nop
 8003c0e:	e002      	b.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
 8003c10:	bf00      	nop
 8003c12:	e000      	b.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
 8003c14:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c16:	7dfb      	ldrb	r3, [r7, #23]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d10b      	bne.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x758>
    {
      /* Set the source of LPTIM4/LPTIM5 clock */
      __HAL_RCC_LPTIM45_CONFIG(PeriphClkInit->Lptim45ClockSelection);
 8003c1c:	4b04      	ldr	r3, [pc, #16]	@ (8003c30 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8003c1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c20:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c28:	4901      	ldr	r1, [pc, #4]	@ (8003c30 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	658b      	str	r3, [r1, #88]	@ 0x58
 8003c2e:	e003      	b.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x75c>
 8003c30:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c34:	7dfb      	ldrb	r3, [r7, #23]
 8003c36:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d034      	beq.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0x7d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c48:	2b05      	cmp	r3, #5
 8003c4a:	d81d      	bhi.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
 8003c4c:	a201      	add	r2, pc, #4	@ (adr r2, 8003c54 <HAL_RCCEx_PeriphCLKConfig+0x778>)
 8003c4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c52:	bf00      	nop
 8003c54:	08003c8f 	.word	0x08003c8f
 8003c58:	08003c6d 	.word	0x08003c6d
 8003c5c:	08003c7b 	.word	0x08003c7b
 8003c60:	08003c8f 	.word	0x08003c8f
 8003c64:	08003c8f 	.word	0x08003c8f
 8003c68:	08003c8f 	.word	0x08003c8f
      case RCC_LPUART1CLKSOURCE_PCLK4: /* PCLK4 selected as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for LPUART1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
 8003c6c:	4b91      	ldr	r3, [pc, #580]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003c6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c70:	4a90      	ldr	r2, [pc, #576]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003c72:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c76:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003c78:	e00a      	b.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x7b4>

      case RCC_LPUART1CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for LPUART1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 8003c7a:	4b8e      	ldr	r3, [pc, #568]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003c7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c7e:	4a8d      	ldr	r2, [pc, #564]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003c80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c84:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003c86:	e003      	b.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	75fb      	strb	r3, [r7, #23]
        break;
 8003c8c:	e000      	b.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
        break;
 8003c8e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c90:	7dfb      	ldrb	r3, [r7, #23]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d109      	bne.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003c96:	4b87      	ldr	r3, [pc, #540]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003c98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c9a:	f023 0207 	bic.w	r2, r3, #7
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ca2:	4984      	ldr	r1, [pc, #528]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	658b      	str	r3, [r1, #88]	@ 0x58
 8003ca8:	e001      	b.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003caa:	7dfb      	ldrb	r3, [r7, #23]
 8003cac:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LTDC Configuration ----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d005      	beq.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x7ea>
  {
    /* LTDC internally connected to PLL3_R output clock */
    __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 8003cba:	4b7e      	ldr	r3, [pc, #504]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003cbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cbe:	4a7d      	ldr	r2, [pc, #500]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003cc0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003cc4:	62d3      	str	r3, [r2, #44]	@ 0x2c
  }

  /*---------------------------- PSSI configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PSSI) == RCC_PERIPHCLK_PSSI)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d021      	beq.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x83a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_PSSICLKSOURCE(PeriphClkInit->PssiClockSelection));

    switch (PeriphClkInit->PssiClockSelection)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d003      	beq.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x806>
 8003cda:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003cde:	d00a      	beq.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8003ce0:	e006      	b.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      case RCC_PSSICLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for PSSI */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 8003ce2:	4b74      	ldr	r3, [pc, #464]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003ce4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ce6:	4a73      	ldr	r2, [pc, #460]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003ce8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003cec:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* PSSI clock source configuration done later after clock selection check */
        break;
 8003cee:	e003      	b.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        /* HSI, HSE, or CSI oscillator is used as source of PSSI clock */
        /* PSSI clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	75fb      	strb	r3, [r7, #23]
        break;
 8003cf4:	e000      	b.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
 8003cf6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cf8:	7dfb      	ldrb	r3, [r7, #23]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d109      	bne.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x836>
    {
      /* Set the source of PSSI clock*/
      __HAL_RCC_PSSI_CONFIG(PeriphClkInit->PssiClockSelection);
 8003cfe:	4b6d      	ldr	r3, [pc, #436]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003d00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d02:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d0a:	496a      	ldr	r1, [pc, #424]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8003d10:	e001      	b.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x83a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d12:	7dfb      	ldrb	r3, [r7, #23]
 8003d14:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d043      	beq.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x8ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d26:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003d2a:	d02c      	beq.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
 8003d2c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003d30:	d826      	bhi.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
 8003d32:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003d36:	d028      	beq.n	8003d8a <HAL_RCCEx_PeriphCLKConfig+0x8ae>
 8003d38:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003d3c:	d820      	bhi.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
 8003d3e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003d42:	d016      	beq.n	8003d72 <HAL_RCCEx_PeriphCLKConfig+0x896>
 8003d44:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003d48:	d81a      	bhi.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d003      	beq.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x87a>
 8003d4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d52:	d007      	beq.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x888>
 8003d54:	e014      	b.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SAI1 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 8003d56:	4b57      	ldr	r3, [pc, #348]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003d58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d5a:	4a56      	ldr	r2, [pc, #344]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003d5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d60:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003d62:	e013      	b.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x8b0>

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SAI1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 8003d64:	4b53      	ldr	r3, [pc, #332]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d68:	4a52      	ldr	r2, [pc, #328]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003d6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d6e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003d70:	e00c      	b.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x8b0>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SAI1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
 8003d72:	4b50      	ldr	r3, [pc, #320]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003d74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d76:	4a4f      	ldr	r2, [pc, #316]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003d78:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003d7c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003d7e:	e005      	b.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d80:	2301      	movs	r3, #1
 8003d82:	75fb      	strb	r3, [r7, #23]
        break;
 8003d84:	e002      	b.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        break;
 8003d86:	bf00      	nop
 8003d88:	e000      	b.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        break;
 8003d8a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d8c:	7dfb      	ldrb	r3, [r7, #23]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d109      	bne.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003d92:	4b48      	ldr	r3, [pc, #288]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003d94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d96:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d9e:	4945      	ldr	r1, [pc, #276]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003da0:	4313      	orrs	r3, r2
 8003da2:	654b      	str	r3, [r1, #84]	@ 0x54
 8003da4:	e001      	b.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x8ce>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003da6:	7dfb      	ldrb	r3, [r7, #23]
 8003da8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI2 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d04b      	beq.n	8003e4e <HAL_RCCEx_PeriphCLKConfig+0x972>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003dba:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8003dbe:	d032      	beq.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0x94a>
 8003dc0:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8003dc4:	d82c      	bhi.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x944>
 8003dc6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003dca:	d02e      	beq.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x94e>
 8003dcc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003dd0:	d826      	bhi.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x944>
 8003dd2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003dd6:	d02a      	beq.n	8003e2e <HAL_RCCEx_PeriphCLKConfig+0x952>
 8003dd8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003ddc:	d820      	bhi.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x944>
 8003dde:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003de2:	d016      	beq.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x936>
 8003de4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003de8:	d81a      	bhi.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x944>
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d003      	beq.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x91a>
 8003dee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003df2:	d007      	beq.n	8003e04 <HAL_RCCEx_PeriphCLKConfig+0x928>
 8003df4:	e014      	b.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x944>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SAI2 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 8003df6:	4b2f      	ldr	r3, [pc, #188]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003df8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dfa:	4a2e      	ldr	r2, [pc, #184]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003dfc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e00:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003e02:	e015      	b.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x954>

      case RCC_SAI2CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SAI2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 8003e04:	4b2b      	ldr	r3, [pc, #172]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003e06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e08:	4a2a      	ldr	r2, [pc, #168]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003e0a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e0e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003e10:	e00e      	b.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x954>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SAI2 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
 8003e12:	4b28      	ldr	r3, [pc, #160]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003e14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e16:	4a27      	ldr	r2, [pc, #156]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003e18:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003e1c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003e1e:	e007      	b.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x954>
      case RCC_SAI2CLKSOURCE_SPDIF: /* SPDIF clock is used as source of SAI2 clock */
        /* SAI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e20:	2301      	movs	r3, #1
 8003e22:	75fb      	strb	r3, [r7, #23]
        break;
 8003e24:	e004      	b.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
 8003e26:	bf00      	nop
 8003e28:	e002      	b.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
 8003e2a:	bf00      	nop
 8003e2c:	e000      	b.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
 8003e2e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e30:	7dfb      	ldrb	r3, [r7, #23]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d109      	bne.n	8003e4a <HAL_RCCEx_PeriphCLKConfig+0x96e>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003e36:	4b1f      	ldr	r3, [pc, #124]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003e38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e3a:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e42:	491c      	ldr	r1, [pc, #112]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003e44:	4313      	orrs	r3, r2
 8003e46:	654b      	str	r3, [r1, #84]	@ 0x54
 8003e48:	e001      	b.n	8003e4e <HAL_RCCEx_PeriphCLKConfig+0x972>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e4a:	7dfb      	ldrb	r3, [r7, #23]
 8003e4c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPDIFRX configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d03e      	beq.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifrxClockSelection));

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003e5e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003e62:	d029      	beq.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x9dc>
 8003e64:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003e68:	d820      	bhi.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8003e6a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003e6e:	d016      	beq.n	8003e9e <HAL_RCCEx_PeriphCLKConfig+0x9c2>
 8003e70:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003e74:	d81a      	bhi.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d003      	beq.n	8003e82 <HAL_RCCEx_PeriphCLKConfig+0x9a6>
 8003e7a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e7e:	d007      	beq.n	8003e90 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
 8003e80:	e014      	b.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x9d0>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL1Q: /* PLL1_Q is used as clock source for SPDIFRX */
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 8003e82:	4b0c      	ldr	r3, [pc, #48]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e86:	4a0b      	ldr	r2, [pc, #44]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003e88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e8c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003e8e:	e014      	b.n	8003eba <HAL_RCCEx_PeriphCLKConfig+0x9de>

      case RCC_SPDIFRXCLKSOURCE_PLL2R: /* PLL2_R is used as clock source for SPDIFRX */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_RCLK);
 8003e90:	4b08      	ldr	r3, [pc, #32]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003e92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e94:	4a07      	ldr	r2, [pc, #28]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003e96:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e9a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003e9c:	e00d      	b.n	8003eba <HAL_RCCEx_PeriphCLKConfig+0x9de>

      case RCC_SPDIFRXCLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for SPDIFRX */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 8003e9e:	4b05      	ldr	r3, [pc, #20]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003ea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ea2:	4a04      	ldr	r2, [pc, #16]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8003ea4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003ea8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003eaa:	e006      	b.n	8003eba <HAL_RCCEx_PeriphCLKConfig+0x9de>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	75fb      	strb	r3, [r7, #23]
        break;
 8003eb0:	e003      	b.n	8003eba <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8003eb2:	bf00      	nop
 8003eb4:	58024400 	.word	0x58024400
        break;
 8003eb8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003eba:	7dfb      	ldrb	r3, [r7, #23]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d109      	bne.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x9f8>
    {
      /* Set the source of SPDIFRX clock */
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003ec0:	4b8e      	ldr	r3, [pc, #568]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003ec2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ec4:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003ecc:	498b      	ldr	r1, [pc, #556]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	650b      	str	r3, [r1, #80]	@ 0x50
 8003ed2:	e001      	b.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ed4:	7dfb      	ldrb	r3, [r7, #23]
 8003ed6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d043      	beq.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0xa90>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(PeriphClkInit->Spi1ClockSelection));

    switch (PeriphClkInit->Spi1ClockSelection)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ee8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003eec:	d02c      	beq.n	8003f48 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
 8003eee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ef2:	d826      	bhi.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0xa66>
 8003ef4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003ef8:	d028      	beq.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8003efa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003efe:	d820      	bhi.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0xa66>
 8003f00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f04:	d016      	beq.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0xa58>
 8003f06:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f0a:	d81a      	bhi.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0xa66>
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d003      	beq.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0xa3c>
 8003f10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f14:	d007      	beq.n	8003f26 <HAL_RCCEx_PeriphCLKConfig+0xa4a>
 8003f16:	e014      	b.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0xa66>
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SPI1 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 8003f18:	4b78      	ldr	r3, [pc, #480]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003f1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f1c:	4a77      	ldr	r2, [pc, #476]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003f1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003f22:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003f24:	e013      	b.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0xa72>

      case RCC_SPI1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SPI1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 8003f26:	4b75      	ldr	r3, [pc, #468]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003f28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f2a:	4a74      	ldr	r2, [pc, #464]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003f2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f30:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003f32:	e00c      	b.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0xa72>

      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SPI1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
 8003f34:	4b71      	ldr	r3, [pc, #452]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003f36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f38:	4a70      	ldr	r2, [pc, #448]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003f3a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003f3e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003f40:	e005      	b.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0xa72>
      case RCC_SPI1CLKSOURCE_CLKP:  /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f42:	2301      	movs	r3, #1
 8003f44:	75fb      	strb	r3, [r7, #23]
        break;
 8003f46:	e002      	b.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0xa72>
        break;
 8003f48:	bf00      	nop
 8003f4a:	e000      	b.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0xa72>
        break;
 8003f4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f4e:	7dfb      	ldrb	r3, [r7, #23]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d109      	bne.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0xa8c>
    {
      /* Set the source of SPI1 clock*/
      __HAL_RCC_SPI1_CONFIG(PeriphClkInit->Spi1ClockSelection);
 8003f54:	4b69      	ldr	r3, [pc, #420]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003f56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f58:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f60:	4966      	ldr	r1, [pc, #408]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003f62:	4313      	orrs	r3, r2
 8003f64:	654b      	str	r3, [r1, #84]	@ 0x54
 8003f66:	e001      	b.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0xa90>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f68:	7dfb      	ldrb	r3, [r7, #23]
 8003f6a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI2/SPI3 configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI23) == RCC_PERIPHCLK_SPI23)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d03c      	beq.n	8003ff2 <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI23CLKSOURCE(PeriphClkInit->Spi23ClockSelection));

    switch (PeriphClkInit->Spi23ClockSelection)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f7c:	2b40      	cmp	r3, #64	@ 0x40
 8003f7e:	d026      	beq.n	8003fce <HAL_RCCEx_PeriphCLKConfig+0xaf2>
 8003f80:	2b40      	cmp	r3, #64	@ 0x40
 8003f82:	d821      	bhi.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 8003f84:	2b30      	cmp	r3, #48	@ 0x30
 8003f86:	d024      	beq.n	8003fd2 <HAL_RCCEx_PeriphCLKConfig+0xaf6>
 8003f88:	2b30      	cmp	r3, #48	@ 0x30
 8003f8a:	d81d      	bhi.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 8003f8c:	2b20      	cmp	r3, #32
 8003f8e:	d014      	beq.n	8003fba <HAL_RCCEx_PeriphCLKConfig+0xade>
 8003f90:	2b20      	cmp	r3, #32
 8003f92:	d819      	bhi.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d002      	beq.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0xac2>
 8003f98:	2b10      	cmp	r3, #16
 8003f9a:	d007      	beq.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0xad0>
 8003f9c:	e014      	b.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0xaec>
    {
      case RCC_SPI23CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SPI2/SPI3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 8003f9e:	4b57      	ldr	r3, [pc, #348]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003fa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fa2:	4a56      	ldr	r2, [pc, #344]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003fa4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003fa8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
 8003faa:	e013      	b.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>

      case RCC_SPI23CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SPI2/SPI3 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 8003fac:	4b53      	ldr	r3, [pc, #332]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003fae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fb0:	4a52      	ldr	r2, [pc, #328]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003fb2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fb6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
 8003fb8:	e00c      	b.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>

      case RCC_SPI23CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SPI2/SPI3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
 8003fba:	4b50      	ldr	r3, [pc, #320]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003fbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fbe:	4a4f      	ldr	r2, [pc, #316]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003fc0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003fc4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
 8003fc6:	e005      	b.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
      case RCC_SPI23CLKSOURCE_CLKP:  /* HSI, HSE, or CSI oscillator is used as source of SPI2/SPI3 clock */
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	75fb      	strb	r3, [r7, #23]
        break;
 8003fcc:	e002      	b.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 8003fce:	bf00      	nop
 8003fd0:	e000      	b.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 8003fd2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fd4:	7dfb      	ldrb	r3, [r7, #23]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d109      	bne.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0xb12>
    {
      /* Set the source of SPI2/SPI3 clock*/
      __HAL_RCC_SPI23_CONFIG(PeriphClkInit->Spi23ClockSelection);
 8003fda:	4b48      	ldr	r3, [pc, #288]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003fdc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fde:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fe6:	4945      	ldr	r1, [pc, #276]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	650b      	str	r3, [r1, #80]	@ 0x50
 8003fec:	e001      	b.n	8003ff2 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fee:	7dfb      	ldrb	r3, [r7, #23]
 8003ff0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d03c      	beq.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI45CLKSOURCE(PeriphClkInit->Spi45ClockSelection));

    switch (PeriphClkInit->Spi45ClockSelection)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004002:	2b50      	cmp	r3, #80	@ 0x50
 8004004:	d022      	beq.n	800404c <HAL_RCCEx_PeriphCLKConfig+0xb70>
 8004006:	2b50      	cmp	r3, #80	@ 0x50
 8004008:	d81d      	bhi.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
 800400a:	2b40      	cmp	r3, #64	@ 0x40
 800400c:	d020      	beq.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800400e:	2b40      	cmp	r3, #64	@ 0x40
 8004010:	d819      	bhi.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
 8004012:	2b30      	cmp	r3, #48	@ 0x30
 8004014:	d01e      	beq.n	8004054 <HAL_RCCEx_PeriphCLKConfig+0xb78>
 8004016:	2b30      	cmp	r3, #48	@ 0x30
 8004018:	d815      	bhi.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
 800401a:	2b20      	cmp	r3, #32
 800401c:	d00c      	beq.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
 800401e:	2b20      	cmp	r3, #32
 8004020:	d811      	bhi.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
 8004022:	2b00      	cmp	r3, #0
 8004024:	d018      	beq.n	8004058 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8004026:	2b10      	cmp	r3, #16
 8004028:	d10d      	bne.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
      case RCC_SPI45CLKSOURCE_PCLK2:  /* PCLK2 as clock source for SPI4/SPI5 */
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2Q:  /* PLL2_Q is used as clock source for SPI4/SPI5 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
 800402a:	4b34      	ldr	r3, [pc, #208]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800402c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800402e:	4a33      	ldr	r2, [pc, #204]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8004030:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004034:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;
 8004036:	e010      	b.n	800405a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_SPI45CLKSOURCE_PLL3Q:  /* PLL3_Q is used as clock source for SPI4/SPI5 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 8004038:	4b30      	ldr	r3, [pc, #192]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800403a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800403c:	4a2f      	ldr	r2, [pc, #188]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800403e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004042:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;
 8004044:	e009      	b.n	800405a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
      case RCC_SPI45CLKSOURCE_HSE: /* HSE oscillator clock is used as source of SPI4/SPI5 */
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	75fb      	strb	r3, [r7, #23]
        break;
 800404a:	e006      	b.n	800405a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800404c:	bf00      	nop
 800404e:	e004      	b.n	800405a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004050:	bf00      	nop
 8004052:	e002      	b.n	800405a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004054:	bf00      	nop
 8004056:	e000      	b.n	800405a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004058:	bf00      	nop
    }

    if (ret == HAL_OK)
 800405a:	7dfb      	ldrb	r3, [r7, #23]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d109      	bne.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0xb98>
    {
      /* Set the source of SPI4/SPI5 clock */
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004060:	4b26      	ldr	r3, [pc, #152]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8004062:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004064:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800406c:	4923      	ldr	r1, [pc, #140]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800406e:	4313      	orrs	r3, r2
 8004070:	654b      	str	r3, [r1, #84]	@ 0x54
 8004072:	e001      	b.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004074:	7dfb      	ldrb	r3, [r7, #23]
 8004076:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004080:	2b00      	cmp	r3, #0
 8004082:	d03f      	beq.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0xc28>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(PeriphClkInit->Spi6ClockSelection));

    switch (PeriphClkInit->Spi6ClockSelection)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004088:	2b50      	cmp	r3, #80	@ 0x50
 800408a:	d022      	beq.n	80040d2 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 800408c:	2b50      	cmp	r3, #80	@ 0x50
 800408e:	d81d      	bhi.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0xbf0>
 8004090:	2b40      	cmp	r3, #64	@ 0x40
 8004092:	d020      	beq.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
 8004094:	2b40      	cmp	r3, #64	@ 0x40
 8004096:	d819      	bhi.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0xbf0>
 8004098:	2b30      	cmp	r3, #48	@ 0x30
 800409a:	d01e      	beq.n	80040da <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 800409c:	2b30      	cmp	r3, #48	@ 0x30
 800409e:	d815      	bhi.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0xbf0>
 80040a0:	2b20      	cmp	r3, #32
 80040a2:	d00c      	beq.n	80040be <HAL_RCCEx_PeriphCLKConfig+0xbe2>
 80040a4:	2b20      	cmp	r3, #32
 80040a6:	d811      	bhi.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0xbf0>
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d018      	beq.n	80040de <HAL_RCCEx_PeriphCLKConfig+0xc02>
 80040ac:	2b10      	cmp	r3, #16
 80040ae:	d10d      	bne.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0xbf0>
      case RCC_SPI6CLKSOURCE_PCLK4: /* PCLK4 as clock source for SPI6 */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q:  /* PLL2_Q is used as clock source for SPI6 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
 80040b0:	4b12      	ldr	r3, [pc, #72]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80040b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040b4:	4a11      	ldr	r2, [pc, #68]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80040b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040ba:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80040bc:	e010      	b.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0xc04>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3_Q is used as clock source for SPI6 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 80040be:	4b0f      	ldr	r3, [pc, #60]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80040c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040c2:	4a0e      	ldr	r2, [pc, #56]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80040c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040c8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80040ca:	e009      	b.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0xc04>
      case RCC_SPI6CLKSOURCE_HSE: /* HSE oscillator is used as source for SPI6 */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	75fb      	strb	r3, [r7, #23]
        break;
 80040d0:	e006      	b.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
 80040d2:	bf00      	nop
 80040d4:	e004      	b.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
 80040d6:	bf00      	nop
 80040d8:	e002      	b.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
 80040da:	bf00      	nop
 80040dc:	e000      	b.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
 80040de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040e0:	7dfb      	ldrb	r3, [r7, #23]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d10c      	bne.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0xc24>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80040e6:	4b05      	ldr	r3, [pc, #20]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80040e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040ea:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80040f2:	4902      	ldr	r1, [pc, #8]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80040f4:	4313      	orrs	r3, r2
 80040f6:	658b      	str	r3, [r1, #88]	@ 0x58
 80040f8:	e004      	b.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 80040fa:	bf00      	nop
 80040fc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004100:	7dfb      	ldrb	r3, [r7, #23]
 8004102:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800410c:	2b00      	cmp	r3, #0
 800410e:	d034      	beq.n	800417a <HAL_RCCEx_PeriphCLKConfig+0xc9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    switch (PeriphClkInit->Usart1ClockSelection)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004114:	2b05      	cmp	r3, #5
 8004116:	d81d      	bhi.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8004118:	a201      	add	r2, pc, #4	@ (adr r2, 8004120 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800411a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800411e:	bf00      	nop
 8004120:	0800415b 	.word	0x0800415b
 8004124:	08004139 	.word	0x08004139
 8004128:	08004147 	.word	0x08004147
 800412c:	0800415b 	.word	0x0800415b
 8004130:	0800415b 	.word	0x0800415b
 8004134:	0800415b 	.word	0x0800415b
      case RCC_USART1CLKSOURCE_PCLK2: /* PCLK2 as clock source for USART1 */
        /* USART1 clock source configuration done later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for USART1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
 8004138:	4b69      	ldr	r3, [pc, #420]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 800413a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800413c:	4a68      	ldr	r2, [pc, #416]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 800413e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004142:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART1 clock source configuration done later after clock selection check */
        break;
 8004144:	e00a      	b.n	800415c <HAL_RCCEx_PeriphCLKConfig+0xc80>

      case RCC_USART1CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USART1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 8004146:	4b66      	ldr	r3, [pc, #408]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8004148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800414a:	4a65      	ldr	r2, [pc, #404]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 800414c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004150:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART1 clock source configuration done later after clock selection check */
        break;
 8004152:	e003      	b.n	800415c <HAL_RCCEx_PeriphCLKConfig+0xc80>
      case RCC_USART1CLKSOURCE_LSE: /* LSE oscillator is used as source for USART1 */
        /* USART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004154:	2301      	movs	r3, #1
 8004156:	75fb      	strb	r3, [r7, #23]
        break;
 8004158:	e000      	b.n	800415c <HAL_RCCEx_PeriphCLKConfig+0xc80>
        break;
 800415a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800415c:	7dfb      	ldrb	r3, [r7, #23]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d109      	bne.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
    {
      /* Set the source of USART1 clock */
      __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004162:	4b5f      	ldr	r3, [pc, #380]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8004164:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004166:	f023 0207 	bic.w	r2, r3, #7
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800416e:	495c      	ldr	r1, [pc, #368]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8004170:	4313      	orrs	r3, r2
 8004172:	654b      	str	r3, [r1, #84]	@ 0x54
 8004174:	e001      	b.n	800417a <HAL_RCCEx_PeriphCLKConfig+0xc9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004176:	7dfb      	ldrb	r3, [r7, #23]
 8004178:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------- USART2/USART3/UART4/UART5/UART7/UART8 Configuration --------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004182:	2b00      	cmp	r3, #0
 8004184:	d033      	beq.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0xd12>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART234578CLKSOURCE(PeriphClkInit->Usart234578ClockSelection));

    switch (PeriphClkInit->Usart234578ClockSelection)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800418a:	2b05      	cmp	r3, #5
 800418c:	d81c      	bhi.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0xcec>
 800418e:	a201      	add	r2, pc, #4	@ (adr r2, 8004194 <HAL_RCCEx_PeriphCLKConfig+0xcb8>)
 8004190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004194:	080041cf 	.word	0x080041cf
 8004198:	080041ad 	.word	0x080041ad
 800419c:	080041bb 	.word	0x080041bb
 80041a0:	080041cf 	.word	0x080041cf
 80041a4:	080041cf 	.word	0x080041cf
 80041a8:	080041cf 	.word	0x080041cf
      case RCC_USART234578CLKSOURCE_PCLK1: /* PCLK1 as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
 80041ac:	4b4c      	ldr	r3, [pc, #304]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 80041ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041b0:	4a4b      	ldr	r2, [pc, #300]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 80041b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80041b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;
 80041b8:	e00a      	b.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0xcf4>

      case RCC_USART234578CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 80041ba:	4b49      	ldr	r3, [pc, #292]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 80041bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041be:	4a48      	ldr	r2, [pc, #288]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 80041c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041c4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;
 80041c6:	e003      	b.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0xcf4>
        /* LSE,  oscillator is used as source of USART2/USART3/UART4/UART5/UART7/UART8 clock */
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041c8:	2301      	movs	r3, #1
 80041ca:	75fb      	strb	r3, [r7, #23]
        break;
 80041cc:	e000      	b.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0xcf4>
        break;
 80041ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041d0:	7dfb      	ldrb	r3, [r7, #23]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d109      	bne.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
      /* Set the source of USART2/USART3/UART4/UART5/UART7/UART8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80041d6:	4b42      	ldr	r3, [pc, #264]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 80041d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041da:	f023 0207 	bic.w	r2, r3, #7
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041e2:	493f      	ldr	r1, [pc, #252]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 80041e4:	4313      	orrs	r3, r2
 80041e6:	650b      	str	r3, [r1, #80]	@ 0x50
 80041e8:	e001      	b.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0xd12>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041ea:	7dfb      	ldrb	r3, [r7, #23]
 80041ec:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USBPHYC Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBPHYC) == RCC_PERIPHCLK_USBPHYC)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d027      	beq.n	800424a <HAL_RCCEx_PeriphCLKConfig+0xd6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPHYCCLKSOURCE(PeriphClkInit->UsbPhycClockSelection));

    switch (PeriphClkInit->UsbPhycClockSelection)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004202:	d008      	beq.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8004204:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004208:	d80c      	bhi.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0xd48>
 800420a:	2b00      	cmp	r3, #0
 800420c:	d00d      	beq.n	800422a <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 800420e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004212:	d00a      	beq.n	800422a <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 8004214:	e006      	b.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0xd48>
    {
      case RCC_USBPHYCCLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USBPHYC */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 8004216:	4b32      	ldr	r3, [pc, #200]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8004218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800421a:	4a31      	ldr	r2, [pc, #196]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 800421c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004220:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USBPHYC clock source configuration done later after clock selection check */
        break;
 8004222:	e003      	b.n	800422c <HAL_RCCEx_PeriphCLKConfig+0xd50>
      case RCC_USBPHYCCLKSOURCE_HSE_DIV2: /* HSE divided by 2 is used as clock source for USBPHYC */
        /* USBPHYC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004224:	2301      	movs	r3, #1
 8004226:	75fb      	strb	r3, [r7, #23]
        break;
 8004228:	e000      	b.n	800422c <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800422a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800422c:	7dfb      	ldrb	r3, [r7, #23]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d109      	bne.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0xd6a>
    {
      /* Set the source of USBPHYC clock*/
      __HAL_RCC_USBPHYC_CONFIG(PeriphClkInit->UsbPhycClockSelection);
 8004232:	4b2b      	ldr	r3, [pc, #172]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8004234:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004236:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800423e:	4928      	ldr	r1, [pc, #160]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8004240:	4313      	orrs	r3, r2
 8004242:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8004244:	e001      	b.n	800424a <HAL_RCCEx_PeriphCLKConfig+0xd6e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004246:	7dfb      	ldrb	r3, [r7, #23]
 8004248:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USBOTGFS Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBOTGFS) == RCC_PERIPHCLK_USBOTGFS)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	2b00      	cmp	r3, #0
 8004250:	da2c      	bge.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0xdd0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBOTGFSCLKSOURCE(PeriphClkInit->UsbOtgFsClockSelection));

    switch (PeriphClkInit->UsbOtgFsClockSelection)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004256:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800425a:	d017      	beq.n	800428c <HAL_RCCEx_PeriphCLKConfig+0xdb0>
 800425c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004260:	d811      	bhi.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
 8004262:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004266:	d011      	beq.n	800428c <HAL_RCCEx_PeriphCLKConfig+0xdb0>
 8004268:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800426c:	d80b      	bhi.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
 800426e:	2b00      	cmp	r3, #0
 8004270:	d00c      	beq.n	800428c <HAL_RCCEx_PeriphCLKConfig+0xdb0>
 8004272:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004276:	d106      	bne.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    {
      case RCC_USBOTGFSCLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USB OTG FS */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 8004278:	4b19      	ldr	r3, [pc, #100]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 800427a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800427c:	4a18      	ldr	r2, [pc, #96]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 800427e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004282:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USB OTG FS clock source configuration done later after clock selection check */
        break;
 8004284:	e003      	b.n	800428e <HAL_RCCEx_PeriphCLKConfig+0xdb2>
      case RCC_USBOTGFSCLKSOURCE_CLK48: /* USBPHYC CLK48 is used as clock source for USB OTG FS */
        /* USB OTG FS clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	75fb      	strb	r3, [r7, #23]
        break;
 800428a:	e000      	b.n	800428e <HAL_RCCEx_PeriphCLKConfig+0xdb2>
        break;
 800428c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800428e:	7dfb      	ldrb	r3, [r7, #23]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d109      	bne.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0xdcc>
    {
      /* Set the source of USBPHYC clock*/
      __HAL_RCC_USBOTGFS_CONFIG(PeriphClkInit->UsbOtgFsClockSelection);
 8004294:	4b12      	ldr	r3, [pc, #72]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8004296:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004298:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80042a0:	490f      	ldr	r1, [pc, #60]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 80042a2:	4313      	orrs	r3, r2
 80042a4:	64cb      	str	r3, [r1, #76]	@ 0x4c
 80042a6:	e001      	b.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0xdd0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042a8:	7dfb      	ldrb	r3, [r7, #23]
 80042aa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d009      	beq.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0xdf0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER_CONFIG(PeriphClkInit->TIMPresSelection);
 80042b8:	4b09      	ldr	r3, [pc, #36]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 80042ba:	691b      	ldr	r3, [r3, #16]
 80042bc:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042c6:	4906      	ldr	r1, [pc, #24]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 80042c8:	4313      	orrs	r3, r2
 80042ca:	610b      	str	r3, [r1, #16]
  }

  if (status == HAL_OK)
 80042cc:	7dbb      	ldrb	r3, [r7, #22]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d101      	bne.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0xdfa>
  {
    return HAL_OK;
 80042d2:	2300      	movs	r3, #0
 80042d4:	e000      	b.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0xdfc>
  }
  return HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
}
 80042d8:	4618      	mov	r0, r3
 80042da:	3718      	adds	r7, #24
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}
 80042e0:	58024400 	.word	0x58024400

080042e4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_USART234578 : USART2/3/5/7/8 peripheral clock
  *            @arg RCC_PERIPHCLK_USBOTGFS    : USBOTGFS peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b086      	sub	sp, #24
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0; /* Set to 0 for returned value if no source clock */
 80042ec:	2300      	movs	r3, #0
 80042ee:	617b      	str	r3, [r7, #20]
  uint32_t clocksource;
  uint32_t ethclocksource;
  uint32_t prescaler;

  switch (PeriphClk)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80042f6:	f001 82db 	beq.w	80058b0 <HAL_RCCEx_GetPeriphCLKFreq+0x15cc>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004300:	f201 8326 	bhi.w	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800430a:	f001 8298 	beq.w	800583e <HAL_RCCEx_GetPeriphCLKFreq+0x155a>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004314:	f201 831c 	bhi.w	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800431e:	f001 822a 	beq.w	8005776 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004328:	f201 8312 	bhi.w	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004332:	f001 81bb 	beq.w	80056ac <HAL_RCCEx_GetPeriphCLKFreq+0x13c8>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800433c:	f201 8308 	bhi.w	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004346:	f001 8139 	beq.w	80055bc <HAL_RCCEx_GetPeriphCLKFreq+0x12d8>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004350:	f201 82fe 	bhi.w	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800435a:	f001 80bf 	beq.w	80054dc <HAL_RCCEx_GetPeriphCLKFreq+0x11f8>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004364:	f201 82f4 	bhi.w	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800436e:	f001 8069 	beq.w	8005444 <HAL_RCCEx_GetPeriphCLKFreq+0x1160>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004378:	f201 82ea 	bhi.w	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004382:	f001 8007 	beq.w	8005394 <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800438c:	f201 82e0 	bhi.w	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004396:	f000 87a2 	beq.w	80052de <HAL_RCCEx_GetPeriphCLKFreq+0xffa>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80043a0:	f201 82d6 	bhi.w	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80043aa:	f000 877a 	beq.w	80052a2 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80043b4:	f201 82cc 	bhi.w	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80043be:	f000 8713 	beq.w	80051e8 <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80043c8:	f201 82c2 	bhi.w	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80043d2:	f000 86ad 	beq.w	8005130 <HAL_RCCEx_GetPeriphCLKFreq+0xe4c>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80043dc:	f201 82b8 	bhi.w	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80043e6:	f000 8644 	beq.w	8005072 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80043f0:	f201 82ae 	bhi.w	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80043fa:	f000 861c 	beq.w	8005036 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004404:	f201 82a4 	bhi.w	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800440e:	f000 8606 	beq.w	800501e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004418:	f201 829a 	bhi.w	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004422:	f000 8592 	beq.w	8004f4a <HAL_RCCEx_GetPeriphCLKFreq+0xc66>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800442c:	f201 8290 	bhi.w	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004436:	f000 8519 	beq.w	8004e6c <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004440:	f201 8286 	bhi.w	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800444a:	f000 84a3 	beq.w	8004d94 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004454:	f201 827c 	bhi.w	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800445e:	f000 842d 	beq.w	8004cbc <HAL_RCCEx_GetPeriphCLKFreq+0x9d8>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004468:	f201 8272 	bhi.w	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004472:	f000 83c5 	beq.w	8004c00 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800447c:	f201 8268 	bhi.w	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004486:	f000 8365 	beq.w	8004b54 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004490:	f201 825e 	bhi.w	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800449a:	f000 831d 	beq.w	8004ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044a4:	f201 8254 	bhi.w	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044ae:	f000 82ed 	beq.w	8004a8c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044b8:	f201 824a 	bhi.w	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2b80      	cmp	r3, #128	@ 0x80
 80044c0:	f000 8291 	beq.w	80049e6 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2b80      	cmp	r3, #128	@ 0x80
 80044c8:	f201 8242 	bhi.w	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2b20      	cmp	r3, #32
 80044d0:	d84c      	bhi.n	800456c <HAL_RCCEx_GetPeriphCLKFreq+0x288>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	f001 823b 	beq.w	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	3b01      	subs	r3, #1
 80044de:	2b1f      	cmp	r3, #31
 80044e0:	f201 8236 	bhi.w	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 80044e4:	a201      	add	r2, pc, #4	@ (adr r2, 80044ec <HAL_RCCEx_GetPeriphCLKFreq+0x208>)
 80044e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044ea:	bf00      	nop
 80044ec:	08004579 	.word	0x08004579
 80044f0:	08004647 	.word	0x08004647
 80044f4:	08005951 	.word	0x08005951
 80044f8:	080046d7 	.word	0x080046d7
 80044fc:	08005951 	.word	0x08005951
 8004500:	08005951 	.word	0x08005951
 8004504:	08005951 	.word	0x08005951
 8004508:	0800476f 	.word	0x0800476f
 800450c:	08005951 	.word	0x08005951
 8004510:	08005951 	.word	0x08005951
 8004514:	08005951 	.word	0x08005951
 8004518:	08005951 	.word	0x08005951
 800451c:	08005951 	.word	0x08005951
 8004520:	08005951 	.word	0x08005951
 8004524:	08005951 	.word	0x08005951
 8004528:	08004811 	.word	0x08004811
 800452c:	08005951 	.word	0x08005951
 8004530:	08005951 	.word	0x08005951
 8004534:	08005951 	.word	0x08005951
 8004538:	08005951 	.word	0x08005951
 800453c:	08005951 	.word	0x08005951
 8004540:	08005951 	.word	0x08005951
 8004544:	08005951 	.word	0x08005951
 8004548:	08005951 	.word	0x08005951
 800454c:	08005951 	.word	0x08005951
 8004550:	08005951 	.word	0x08005951
 8004554:	08005951 	.word	0x08005951
 8004558:	08005951 	.word	0x08005951
 800455c:	08005951 	.word	0x08005951
 8004560:	08005951 	.word	0x08005951
 8004564:	08005951 	.word	0x08005951
 8004568:	0800487d 	.word	0x0800487d
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2b40      	cmp	r3, #64	@ 0x40
 8004570:	f000 81fb 	beq.w	800496a <HAL_RCCEx_GetPeriphCLKFreq+0x686>
      }
      break;

    default:
      /* Nothing to do, frequency is by default set to 0 */
      break;
 8004574:	f001 b9ec 	b.w	8005950 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
      clocksource = __HAL_RCC_GET_FMC_SOURCE();
 8004578:	4ba1      	ldr	r3, [pc, #644]	@ (8004800 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 800457a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800457e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8004582:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004586:	d004      	beq.n	8004592 <HAL_RCCEx_GetPeriphCLKFreq+0x2ae>
 8004588:	4b9d      	ldr	r3, [pc, #628]	@ (8004800 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 800458a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800458c:	f003 0303 	and.w	r3, r3, #3
 8004590:	e001      	b.n	8004596 <HAL_RCCEx_GetPeriphCLKFreq+0x2b2>
 8004592:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8004596:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8004598:	693b      	ldr	r3, [r7, #16]
 800459a:	2b03      	cmp	r3, #3
 800459c:	d80e      	bhi.n	80045bc <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	2b03      	cmp	r3, #3
 80045a2:	d844      	bhi.n	800462e <HAL_RCCEx_GetPeriphCLKFreq+0x34a>
 80045a4:	a201      	add	r2, pc, #4	@ (adr r2, 80045ac <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 80045a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045aa:	bf00      	nop
 80045ac:	080045c7 	.word	0x080045c7
 80045b0:	080045cf 	.word	0x080045cf
 80045b4:	080045e3 	.word	0x080045e3
 80045b8:	080045f7 	.word	0x080045f7
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80045c2:	d02e      	beq.n	8004622 <HAL_RCCEx_GetPeriphCLKFreq+0x33e>
          break;
 80045c4:	e033      	b.n	800462e <HAL_RCCEx_GetPeriphCLKFreq+0x34a>
          frequency = HAL_RCC_GetHCLKFreq();
 80045c6:	f7fe fb47 	bl	8002c58 <HAL_RCC_GetHCLKFreq>
 80045ca:	6178      	str	r0, [r7, #20]
          break;
 80045cc:	e039      	b.n	8004642 <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 80045ce:	4b8c      	ldr	r3, [pc, #560]	@ (8004800 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 80045d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d02c      	beq.n	8004634 <HAL_RCCEx_GetPeriphCLKFreq+0x350>
            frequency = HAL_RCC_GetPLL1QFreq();
 80045da:	f7fe fbb9 	bl	8002d50 <HAL_RCC_GetPLL1QFreq>
 80045de:	6178      	str	r0, [r7, #20]
          break;
 80045e0:	e028      	b.n	8004634 <HAL_RCCEx_GetPeriphCLKFreq+0x350>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 80045e2:	4b87      	ldr	r3, [pc, #540]	@ (8004800 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 80045e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d025      	beq.n	800463a <HAL_RCCEx_GetPeriphCLKFreq+0x356>
            frequency = HAL_RCC_GetPLL2RFreq();
 80045ee:	f7fe fbf1 	bl	8002dd4 <HAL_RCC_GetPLL2RFreq>
 80045f2:	6178      	str	r0, [r7, #20]
          break;
 80045f4:	e021      	b.n	800463a <HAL_RCCEx_GetPeriphCLKFreq+0x356>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80045f6:	4b82      	ldr	r3, [pc, #520]	@ (8004800 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f003 0304 	and.w	r3, r3, #4
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d01e      	beq.n	8004640 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8004602:	4b7f      	ldr	r3, [pc, #508]	@ (8004800 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f003 0320 	and.w	r3, r3, #32
 800460a:	2b00      	cmp	r3, #0
 800460c:	d018      	beq.n	8004640 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800460e:	4b7c      	ldr	r3, [pc, #496]	@ (8004800 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	08db      	lsrs	r3, r3, #3
 8004614:	f003 0303 	and.w	r3, r3, #3
 8004618:	4a7a      	ldr	r2, [pc, #488]	@ (8004804 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 800461a:	fa22 f303 	lsr.w	r3, r2, r3
 800461e:	617b      	str	r3, [r7, #20]
          break;
 8004620:	e00e      	b.n	8004640 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          frequency = (HAL_RCC_GetHCLKFreq() / 4U);
 8004622:	f7fe fb19 	bl	8002c58 <HAL_RCC_GetHCLKFreq>
 8004626:	4603      	mov	r3, r0
 8004628:	089b      	lsrs	r3, r3, #2
 800462a:	617b      	str	r3, [r7, #20]
          break;
 800462c:	e009      	b.n	8004642 <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
          break;
 800462e:	bf00      	nop
 8004630:	f001 b993 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004634:	bf00      	nop
 8004636:	f001 b990 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800463a:	bf00      	nop
 800463c:	f001 b98d 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004640:	bf00      	nop
      break;
 8004642:	f001 b98a 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_XSPI1_SOURCE();
 8004646:	4b6e      	ldr	r3, [pc, #440]	@ (8004800 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8004648:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800464c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004650:	2b40      	cmp	r3, #64	@ 0x40
 8004652:	d004      	beq.n	800465e <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 8004654:	4b6a      	ldr	r3, [pc, #424]	@ (8004800 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8004656:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004658:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800465c:	e000      	b.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 800465e:	2340      	movs	r3, #64	@ 0x40
 8004660:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8004662:	693b      	ldr	r3, [r7, #16]
 8004664:	2b40      	cmp	r3, #64	@ 0x40
 8004666:	d027      	beq.n	80046b8 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
 8004668:	693b      	ldr	r3, [r7, #16]
 800466a:	2b40      	cmp	r3, #64	@ 0x40
 800466c:	d82a      	bhi.n	80046c4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	2b20      	cmp	r3, #32
 8004672:	d017      	beq.n	80046a4 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 8004674:	693b      	ldr	r3, [r7, #16]
 8004676:	2b20      	cmp	r3, #32
 8004678:	d824      	bhi.n	80046c4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d003      	beq.n	8004688 <HAL_RCCEx_GetPeriphCLKFreq+0x3a4>
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	2b10      	cmp	r3, #16
 8004684:	d004      	beq.n	8004690 <HAL_RCCEx_GetPeriphCLKFreq+0x3ac>
          break;
 8004686:	e01d      	b.n	80046c4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
          frequency = HAL_RCC_GetHCLKFreq();
 8004688:	f7fe fae6 	bl	8002c58 <HAL_RCC_GetHCLKFreq>
 800468c:	6178      	str	r0, [r7, #20]
          break;
 800468e:	e020      	b.n	80046d2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
 8004690:	4b5b      	ldr	r3, [pc, #364]	@ (8004800 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8004692:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004694:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004698:	2b00      	cmp	r3, #0
 800469a:	d016      	beq.n	80046ca <HAL_RCCEx_GetPeriphCLKFreq+0x3e6>
            frequency = HAL_RCC_GetPLL2SFreq();
 800469c:	f7fe fbb0 	bl	8002e00 <HAL_RCC_GetPLL2SFreq>
 80046a0:	6178      	str	r0, [r7, #20]
          break;
 80046a2:	e012      	b.n	80046ca <HAL_RCCEx_GetPeriphCLKFreq+0x3e6>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_TCLK) != 0U)
 80046a4:	4b56      	ldr	r3, [pc, #344]	@ (8004800 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 80046a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046a8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d00f      	beq.n	80046d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>
            frequency = HAL_RCC_GetPLL2TFreq();
 80046b0:	f7fe fbbc 	bl	8002e2c <HAL_RCC_GetPLL2TFreq>
 80046b4:	6178      	str	r0, [r7, #20]
          break;
 80046b6:	e00b      	b.n	80046d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>
          frequency = (HAL_RCC_GetHCLKFreq() / 4U);
 80046b8:	f7fe face 	bl	8002c58 <HAL_RCC_GetHCLKFreq>
 80046bc:	4603      	mov	r3, r0
 80046be:	089b      	lsrs	r3, r3, #2
 80046c0:	617b      	str	r3, [r7, #20]
          break;
 80046c2:	e006      	b.n	80046d2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
          break;
 80046c4:	bf00      	nop
 80046c6:	f001 b948 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80046ca:	bf00      	nop
 80046cc:	f001 b945 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80046d0:	bf00      	nop
      break;
 80046d2:	f001 b942 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_XSPI2_SOURCE();
 80046d6:	4b4a      	ldr	r3, [pc, #296]	@ (8004800 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 80046d8:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80046dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80046e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046e4:	d004      	beq.n	80046f0 <HAL_RCCEx_GetPeriphCLKFreq+0x40c>
 80046e6:	4b46      	ldr	r3, [pc, #280]	@ (8004800 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 80046e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046ea:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80046ee:	e001      	b.n	80046f4 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 80046f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80046f4:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 80046f6:	693b      	ldr	r3, [r7, #16]
 80046f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046fc:	d028      	beq.n	8004750 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
 80046fe:	693b      	ldr	r3, [r7, #16]
 8004700:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004704:	d82a      	bhi.n	800475c <HAL_RCCEx_GetPeriphCLKFreq+0x478>
 8004706:	693b      	ldr	r3, [r7, #16]
 8004708:	2b80      	cmp	r3, #128	@ 0x80
 800470a:	d017      	beq.n	800473c <HAL_RCCEx_GetPeriphCLKFreq+0x458>
 800470c:	693b      	ldr	r3, [r7, #16]
 800470e:	2b80      	cmp	r3, #128	@ 0x80
 8004710:	d824      	bhi.n	800475c <HAL_RCCEx_GetPeriphCLKFreq+0x478>
 8004712:	693b      	ldr	r3, [r7, #16]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d003      	beq.n	8004720 <HAL_RCCEx_GetPeriphCLKFreq+0x43c>
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	2b40      	cmp	r3, #64	@ 0x40
 800471c:	d004      	beq.n	8004728 <HAL_RCCEx_GetPeriphCLKFreq+0x444>
          break;
 800471e:	e01d      	b.n	800475c <HAL_RCCEx_GetPeriphCLKFreq+0x478>
          frequency = HAL_RCC_GetHCLKFreq();
 8004720:	f7fe fa9a 	bl	8002c58 <HAL_RCC_GetHCLKFreq>
 8004724:	6178      	str	r0, [r7, #20]
          break;
 8004726:	e020      	b.n	800476a <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
 8004728:	4b35      	ldr	r3, [pc, #212]	@ (8004800 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 800472a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800472c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004730:	2b00      	cmp	r3, #0
 8004732:	d016      	beq.n	8004762 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = HAL_RCC_GetPLL2SFreq();
 8004734:	f7fe fb64 	bl	8002e00 <HAL_RCC_GetPLL2SFreq>
 8004738:	6178      	str	r0, [r7, #20]
          break;
 800473a:	e012      	b.n	8004762 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_TCLK) != 0U)
 800473c:	4b30      	ldr	r3, [pc, #192]	@ (8004800 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 800473e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004740:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004744:	2b00      	cmp	r3, #0
 8004746:	d00f      	beq.n	8004768 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
            frequency = HAL_RCC_GetPLL2TFreq();
 8004748:	f7fe fb70 	bl	8002e2c <HAL_RCC_GetPLL2TFreq>
 800474c:	6178      	str	r0, [r7, #20]
          break;
 800474e:	e00b      	b.n	8004768 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
          frequency = (HAL_RCC_GetHCLKFreq() / 4U);
 8004750:	f7fe fa82 	bl	8002c58 <HAL_RCC_GetHCLKFreq>
 8004754:	4603      	mov	r3, r0
 8004756:	089b      	lsrs	r3, r3, #2
 8004758:	617b      	str	r3, [r7, #20]
          break;
 800475a:	e006      	b.n	800476a <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          break;
 800475c:	bf00      	nop
 800475e:	f001 b8fc 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004762:	bf00      	nop
 8004764:	f001 b8f9 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004768:	bf00      	nop
      break;
 800476a:	f001 b8f6 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800476e:	4b24      	ldr	r3, [pc, #144]	@ (8004800 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8004770:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004772:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004776:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800477e:	d02a      	beq.n	80047d6 <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004786:	d82f      	bhi.n	80047e8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 8004788:	693b      	ldr	r3, [r7, #16]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d004      	beq.n	8004798 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004794:	d016      	beq.n	80047c4 <HAL_RCCEx_GetPeriphCLKFreq+0x4e0>
          break;
 8004796:	e027      	b.n	80047e8 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004798:	4b19      	ldr	r3, [pc, #100]	@ (8004800 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f003 0304 	and.w	r3, r3, #4
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d024      	beq.n	80047ee <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 80047a4:	4b16      	ldr	r3, [pc, #88]	@ (8004800 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f003 0320 	and.w	r3, r3, #32
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d01e      	beq.n	80047ee <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80047b0:	4b13      	ldr	r3, [pc, #76]	@ (8004800 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	08db      	lsrs	r3, r3, #3
 80047b6:	f003 0303 	and.w	r3, r3, #3
 80047ba:	4a12      	ldr	r2, [pc, #72]	@ (8004804 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 80047bc:	fa22 f303 	lsr.w	r3, r2, r3
 80047c0:	617b      	str	r3, [r7, #20]
          break;
 80047c2:	e014      	b.n	80047ee <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80047c4:	4b0e      	ldr	r3, [pc, #56]	@ (8004800 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d011      	beq.n	80047f4 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
            frequency = CSI_VALUE;
 80047d0:	4b0d      	ldr	r3, [pc, #52]	@ (8004808 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80047d2:	617b      	str	r3, [r7, #20]
          break;
 80047d4:	e00e      	b.n	80047f4 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80047d6:	4b0a      	ldr	r3, [pc, #40]	@ (8004800 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d00b      	beq.n	80047fa <HAL_RCCEx_GetPeriphCLKFreq+0x516>
            frequency = HSE_VALUE;
 80047e2:	4b0a      	ldr	r3, [pc, #40]	@ (800480c <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 80047e4:	617b      	str	r3, [r7, #20]
          break;
 80047e6:	e008      	b.n	80047fa <HAL_RCCEx_GetPeriphCLKFreq+0x516>
          break;
 80047e8:	bf00      	nop
 80047ea:	f001 b8b6 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80047ee:	bf00      	nop
 80047f0:	f001 b8b3 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80047f4:	bf00      	nop
 80047f6:	f001 b8b0 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80047fa:	bf00      	nop
      break;
 80047fc:	f001 b8ad 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
 8004800:	58024400 	.word	0x58024400
 8004804:	03d09000 	.word	0x03d09000
 8004808:	003d0900 	.word	0x003d0900
 800480c:	016e3600 	.word	0x016e3600
      clocksource = __HAL_RCC_GET_ADC_SOURCE();
 8004810:	4b9a      	ldr	r3, [pc, #616]	@ (8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8004812:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004814:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8004818:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004820:	d01f      	beq.n	8004862 <HAL_RCCEx_GetPeriphCLKFreq+0x57e>
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004828:	d81f      	bhi.n	800486a <HAL_RCCEx_GetPeriphCLKFreq+0x586>
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d004      	beq.n	800483a <HAL_RCCEx_GetPeriphCLKFreq+0x556>
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004836:	d00a      	beq.n	800484e <HAL_RCCEx_GetPeriphCLKFreq+0x56a>
          break;
 8004838:	e017      	b.n	800486a <HAL_RCCEx_GetPeriphCLKFreq+0x586>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 800483a:	4b90      	ldr	r3, [pc, #576]	@ (8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800483c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800483e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004842:	2b00      	cmp	r3, #0
 8004844:	d014      	beq.n	8004870 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>
            frequency = HAL_RCC_GetPLL2PFreq();
 8004846:	f7fe fa99 	bl	8002d7c <HAL_RCC_GetPLL2PFreq>
 800484a:	6178      	str	r0, [r7, #20]
          break;
 800484c:	e010      	b.n	8004870 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 800484e:	4b8b      	ldr	r3, [pc, #556]	@ (8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8004850:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004852:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004856:	2b00      	cmp	r3, #0
 8004858:	d00d      	beq.n	8004876 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HAL_RCC_GetPLL3RFreq();
 800485a:	f7fe fb2b 	bl	8002eb4 <HAL_RCC_GetPLL3RFreq>
 800485e:	6178      	str	r0, [r7, #20]
          break;
 8004860:	e009      	b.n	8004876 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          frequency = RCC_GetCLKPFreq();
 8004862:	f001 f893 	bl	800598c <RCC_GetCLKPFreq>
 8004866:	6178      	str	r0, [r7, #20]
          break;
 8004868:	e006      	b.n	8004878 <HAL_RCCEx_GetPeriphCLKFreq+0x594>
          break;
 800486a:	bf00      	nop
 800486c:	f001 b875 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004870:	bf00      	nop
 8004872:	f001 b872 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004876:	bf00      	nop
      break;
 8004878:	f001 b86f 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_ADF1_SOURCE();
 800487c:	4b7f      	ldr	r3, [pc, #508]	@ (8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800487e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004880:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 8004884:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800488c:	d048      	beq.n	8004920 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8004894:	d85a      	bhi.n	800494c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 8004896:	693b      	ldr	r3, [r7, #16]
 8004898:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800489c:	d037      	beq.n	800490e <HAL_RCCEx_GetPeriphCLKFreq+0x62a>
 800489e:	693b      	ldr	r3, [r7, #16]
 80048a0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80048a4:	d852      	bhi.n	800494c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80048ac:	d02b      	beq.n	8004906 <HAL_RCCEx_GetPeriphCLKFreq+0x622>
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80048b4:	d84a      	bhi.n	800494c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80048bc:	d019      	beq.n	80048f2 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80048c4:	d842      	bhi.n	800494c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d004      	beq.n	80048d6 <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80048d2:	d004      	beq.n	80048de <HAL_RCCEx_GetPeriphCLKFreq+0x5fa>
          break;
 80048d4:	e03a      	b.n	800494c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
          frequency = HAL_RCC_GetHCLKFreq();
 80048d6:	f7fe f9bf 	bl	8002c58 <HAL_RCC_GetHCLKFreq>
 80048da:	6178      	str	r0, [r7, #20]
          break;
 80048dc:	e043      	b.n	8004966 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 80048de:	4b67      	ldr	r3, [pc, #412]	@ (8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 80048e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d033      	beq.n	8004952 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            frequency = HAL_RCC_GetPLL2PFreq();
 80048ea:	f7fe fa47 	bl	8002d7c <HAL_RCC_GetPLL2PFreq>
 80048ee:	6178      	str	r0, [r7, #20]
          break;
 80048f0:	e02f      	b.n	8004952 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 80048f2:	4b62      	ldr	r3, [pc, #392]	@ (8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 80048f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048f6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d02c      	beq.n	8004958 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            frequency = HAL_RCC_GetPLL3PFreq();
 80048fe:	f7fe faad 	bl	8002e5c <HAL_RCC_GetPLL3PFreq>
 8004902:	6178      	str	r0, [r7, #20]
          break;
 8004904:	e028      	b.n	8004958 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          frequency = EXTERNAL_CLOCK_VALUE;
 8004906:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800490a:	617b      	str	r3, [r7, #20]
          break;
 800490c:	e02b      	b.n	8004966 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 800490e:	4b5b      	ldr	r3, [pc, #364]	@ (8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004916:	2b00      	cmp	r3, #0
 8004918:	d021      	beq.n	800495e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
            frequency = CSI_VALUE;
 800491a:	4b59      	ldr	r3, [pc, #356]	@ (8004a80 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
 800491c:	617b      	str	r3, [r7, #20]
          break;
 800491e:	e01e      	b.n	800495e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004920:	4b56      	ldr	r3, [pc, #344]	@ (8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f003 0304 	and.w	r3, r3, #4
 8004928:	2b00      	cmp	r3, #0
 800492a:	d01b      	beq.n	8004964 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 800492c:	4b53      	ldr	r3, [pc, #332]	@ (8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f003 0320 	and.w	r3, r3, #32
 8004934:	2b00      	cmp	r3, #0
 8004936:	d015      	beq.n	8004964 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004938:	4b50      	ldr	r3, [pc, #320]	@ (8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	08db      	lsrs	r3, r3, #3
 800493e:	f003 0303 	and.w	r3, r3, #3
 8004942:	4a50      	ldr	r2, [pc, #320]	@ (8004a84 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>)
 8004944:	fa22 f303 	lsr.w	r3, r2, r3
 8004948:	617b      	str	r3, [r7, #20]
          break;
 800494a:	e00b      	b.n	8004964 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
          break;
 800494c:	bf00      	nop
 800494e:	f001 b804 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004952:	bf00      	nop
 8004954:	f001 b801 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004958:	bf00      	nop
 800495a:	f000 bffe 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800495e:	bf00      	nop
 8004960:	f000 bffb 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004964:	bf00      	nop
      break;
 8004966:	f000 bff8 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_CEC_SOURCE();
 800496a:	4b44      	ldr	r3, [pc, #272]	@ (8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800496c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800496e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004972:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800497a:	d01f      	beq.n	80049bc <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004982:	d824      	bhi.n	80049ce <HAL_RCCEx_GetPeriphCLKFreq+0x6ea>
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d004      	beq.n	8004994 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004990:	d00a      	beq.n	80049a8 <HAL_RCCEx_GetPeriphCLKFreq+0x6c4>
          break;
 8004992:	e01c      	b.n	80049ce <HAL_RCCEx_GetPeriphCLKFreq+0x6ea>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004994:	4b39      	ldr	r3, [pc, #228]	@ (8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8004996:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004998:	f003 0302 	and.w	r3, r3, #2
 800499c:	2b00      	cmp	r3, #0
 800499e:	d019      	beq.n	80049d4 <HAL_RCCEx_GetPeriphCLKFreq+0x6f0>
            frequency = LSE_VALUE;
 80049a0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80049a4:	617b      	str	r3, [r7, #20]
          break;
 80049a6:	e015      	b.n	80049d4 <HAL_RCCEx_GetPeriphCLKFreq+0x6f0>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80049a8:	4b34      	ldr	r3, [pc, #208]	@ (8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 80049aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049ac:	f003 0302 	and.w	r3, r3, #2
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d012      	beq.n	80049da <HAL_RCCEx_GetPeriphCLKFreq+0x6f6>
            frequency = LSI_VALUE;
 80049b4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80049b8:	617b      	str	r3, [r7, #20]
          break;
 80049ba:	e00e      	b.n	80049da <HAL_RCCEx_GetPeriphCLKFreq+0x6f6>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80049bc:	4b2f      	ldr	r3, [pc, #188]	@ (8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d00b      	beq.n	80049e0 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
            frequency = CSI_VALUE;
 80049c8:	4b2d      	ldr	r3, [pc, #180]	@ (8004a80 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
 80049ca:	617b      	str	r3, [r7, #20]
          break;
 80049cc:	e008      	b.n	80049e0 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
          break;
 80049ce:	bf00      	nop
 80049d0:	f000 bfc3 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80049d4:	bf00      	nop
 80049d6:	f000 bfc0 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80049da:	bf00      	nop
 80049dc:	f000 bfbd 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80049e0:	bf00      	nop
      break;
 80049e2:	f000 bfba 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_ETH1REF_SOURCE();
 80049e6:	4b25      	ldr	r3, [pc, #148]	@ (8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 80049e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049ea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80049ee:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 80049f0:	693b      	ldr	r3, [r7, #16]
 80049f2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80049f6:	d014      	beq.n	8004a22 <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80049fe:	d834      	bhi.n	8004a6a <HAL_RCCEx_GetPeriphCLKFreq+0x786>
 8004a00:	693b      	ldr	r3, [r7, #16]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d034      	beq.n	8004a70 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
 8004a06:	693b      	ldr	r3, [r7, #16]
 8004a08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a0c:	d000      	beq.n	8004a10 <HAL_RCCEx_GetPeriphCLKFreq+0x72c>
          break;
 8004a0e:	e02c      	b.n	8004a6a <HAL_RCCEx_GetPeriphCLKFreq+0x786>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004a10:	4b1a      	ldr	r3, [pc, #104]	@ (8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d02c      	beq.n	8004a76 <HAL_RCCEx_GetPeriphCLKFreq+0x792>
            frequency = HSE_VALUE;
 8004a1c:	4b1a      	ldr	r3, [pc, #104]	@ (8004a88 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 8004a1e:	617b      	str	r3, [r7, #20]
          break;
 8004a20:	e029      	b.n	8004a76 <HAL_RCCEx_GetPeriphCLKFreq+0x792>
          ethclocksource = __HAL_RCC_GET_ETH1PHY_SOURCE();
 8004a22:	4b16      	ldr	r3, [pc, #88]	@ (8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8004a24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a26:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004a2a:	60bb      	str	r3, [r7, #8]
          switch (ethclocksource)
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d004      	beq.n	8004a3c <HAL_RCCEx_GetPeriphCLKFreq+0x758>
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004a38:	d009      	beq.n	8004a4e <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
              break;
 8004a3a:	e015      	b.n	8004a68 <HAL_RCCEx_GetPeriphCLKFreq+0x784>
              if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004a3c:	4b0f      	ldr	r3, [pc, #60]	@ (8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d00c      	beq.n	8004a62 <HAL_RCCEx_GetPeriphCLKFreq+0x77e>
                frequency = HSE_VALUE;
 8004a48:	4b0f      	ldr	r3, [pc, #60]	@ (8004a88 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 8004a4a:	617b      	str	r3, [r7, #20]
              break;
 8004a4c:	e009      	b.n	8004a62 <HAL_RCCEx_GetPeriphCLKFreq+0x77e>
              if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
 8004a4e:	4b0b      	ldr	r3, [pc, #44]	@ (8004a7c <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8004a50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a52:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d005      	beq.n	8004a66 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
                frequency = HAL_RCC_GetPLL3SFreq();
 8004a5a:	f7fe fa41 	bl	8002ee0 <HAL_RCC_GetPLL3SFreq>
 8004a5e:	6178      	str	r0, [r7, #20]
              break;
 8004a60:	e001      	b.n	8004a66 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
              break;
 8004a62:	bf00      	nop
 8004a64:	e008      	b.n	8004a78 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
              break;
 8004a66:	bf00      	nop
          break;
 8004a68:	e006      	b.n	8004a78 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
          break;
 8004a6a:	bf00      	nop
 8004a6c:	f000 bf75 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004a70:	bf00      	nop
 8004a72:	f000 bf72 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004a76:	bf00      	nop
      break;
 8004a78:	f000 bf6f 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
 8004a7c:	58024400 	.word	0x58024400
 8004a80:	003d0900 	.word	0x003d0900
 8004a84:	03d09000 	.word	0x03d09000
 8004a88:	016e3600 	.word	0x016e3600
      clocksource = __HAL_RCC_GET_ETH1PHY_SOURCE();
 8004a8c:	4b87      	ldr	r3, [pc, #540]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8004a8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a90:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004a94:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8004a96:	693b      	ldr	r3, [r7, #16]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d004      	beq.n	8004aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x7c2>
 8004a9c:	693b      	ldr	r3, [r7, #16]
 8004a9e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004aa2:	d009      	beq.n	8004ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
          break;
 8004aa4:	e016      	b.n	8004ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004aa6:	4b81      	ldr	r3, [pc, #516]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d00c      	beq.n	8004acc <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
            frequency = HSE_VALUE;
 8004ab2:	4b7f      	ldr	r3, [pc, #508]	@ (8004cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x9cc>)
 8004ab4:	617b      	str	r3, [r7, #20]
          break;
 8004ab6:	e009      	b.n	8004acc <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
 8004ab8:	4b7c      	ldr	r3, [pc, #496]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8004aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004abc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d006      	beq.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
            frequency = HAL_RCC_GetPLL3SFreq();
 8004ac4:	f7fe fa0c 	bl	8002ee0 <HAL_RCC_GetPLL3SFreq>
 8004ac8:	6178      	str	r0, [r7, #20]
          break;
 8004aca:	e002      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
 8004acc:	bf00      	nop
 8004ace:	f000 bf44 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004ad2:	bf00      	nop
      break;
 8004ad4:	f000 bf41 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_FDCAN_SOURCE();
 8004ad8:	4b74      	ldr	r3, [pc, #464]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8004ada:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004adc:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8004ae0:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004ae8:	d01e      	beq.n	8004b28 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004af0:	d824      	bhi.n	8004b3c <HAL_RCCEx_GetPeriphCLKFreq+0x858>
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d004      	beq.n	8004b02 <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004afe:	d009      	beq.n	8004b14 <HAL_RCCEx_GetPeriphCLKFreq+0x830>
          break;
 8004b00:	e01c      	b.n	8004b3c <HAL_RCCEx_GetPeriphCLKFreq+0x858>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004b02:	4b6a      	ldr	r3, [pc, #424]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d019      	beq.n	8004b42 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
            frequency = HSE_VALUE;
 8004b0e:	4b68      	ldr	r3, [pc, #416]	@ (8004cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x9cc>)
 8004b10:	617b      	str	r3, [r7, #20]
          break;
 8004b12:	e016      	b.n	8004b42 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8004b14:	4b65      	ldr	r3, [pc, #404]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8004b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d013      	beq.n	8004b48 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
            frequency = HAL_RCC_GetPLL1QFreq();
 8004b20:	f7fe f916 	bl	8002d50 <HAL_RCC_GetPLL1QFreq>
 8004b24:	6178      	str	r0, [r7, #20]
          break;
 8004b26:	e00f      	b.n	8004b48 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 8004b28:	4b60      	ldr	r3, [pc, #384]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8004b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d00c      	beq.n	8004b4e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
            frequency = HAL_RCC_GetPLL2PFreq();
 8004b34:	f7fe f922 	bl	8002d7c <HAL_RCC_GetPLL2PFreq>
 8004b38:	6178      	str	r0, [r7, #20]
          break;
 8004b3a:	e008      	b.n	8004b4e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
          break;
 8004b3c:	bf00      	nop
 8004b3e:	f000 bf0c 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004b42:	bf00      	nop
 8004b44:	f000 bf09 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004b48:	bf00      	nop
 8004b4a:	f000 bf06 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004b4e:	bf00      	nop
      break;
 8004b50:	f000 bf03 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_I2C23_SOURCE();
 8004b54:	4b55      	ldr	r3, [pc, #340]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8004b56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b58:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b5c:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8004b5e:	693b      	ldr	r3, [r7, #16]
 8004b60:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004b64:	d037      	beq.n	8004bd6 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 8004b66:	693b      	ldr	r3, [r7, #16]
 8004b68:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004b6c:	d83c      	bhi.n	8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0x904>
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b74:	d019      	beq.n	8004baa <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8004b76:	693b      	ldr	r3, [r7, #16]
 8004b78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b7c:	d834      	bhi.n	8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0x904>
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d004      	beq.n	8004b8e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8004b84:	693b      	ldr	r3, [r7, #16]
 8004b86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b8a:	d004      	beq.n	8004b96 <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
          break;
 8004b8c:	e02c      	b.n	8004be8 <HAL_RCCEx_GetPeriphCLKFreq+0x904>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004b8e:	f7fe f88b 	bl	8002ca8 <HAL_RCC_GetPCLK1Freq>
 8004b92:	6178      	str	r0, [r7, #20]
          break;
 8004b94:	e032      	b.n	8004bfc <HAL_RCCEx_GetPeriphCLKFreq+0x918>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 8004b96:	4b45      	ldr	r3, [pc, #276]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8004b98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b9a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d025      	beq.n	8004bee <HAL_RCCEx_GetPeriphCLKFreq+0x90a>
            frequency = HAL_RCC_GetPLL3RFreq();
 8004ba2:	f7fe f987 	bl	8002eb4 <HAL_RCC_GetPLL3RFreq>
 8004ba6:	6178      	str	r0, [r7, #20]
          break;
 8004ba8:	e021      	b.n	8004bee <HAL_RCCEx_GetPeriphCLKFreq+0x90a>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004baa:	4b40      	ldr	r3, [pc, #256]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f003 0304 	and.w	r3, r3, #4
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d01e      	beq.n	8004bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x910>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8004bb6:	4b3d      	ldr	r3, [pc, #244]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f003 0320 	and.w	r3, r3, #32
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d018      	beq.n	8004bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x910>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004bc2:	4b3a      	ldr	r3, [pc, #232]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	08db      	lsrs	r3, r3, #3
 8004bc8:	f003 0303 	and.w	r3, r3, #3
 8004bcc:	4a39      	ldr	r2, [pc, #228]	@ (8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>)
 8004bce:	fa22 f303 	lsr.w	r3, r2, r3
 8004bd2:	617b      	str	r3, [r7, #20]
          break;
 8004bd4:	e00e      	b.n	8004bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x910>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8004bd6:	4b35      	ldr	r3, [pc, #212]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d00b      	beq.n	8004bfa <HAL_RCCEx_GetPeriphCLKFreq+0x916>
            frequency = CSI_VALUE;
 8004be2:	4b35      	ldr	r3, [pc, #212]	@ (8004cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>)
 8004be4:	617b      	str	r3, [r7, #20]
          break;
 8004be6:	e008      	b.n	8004bfa <HAL_RCCEx_GetPeriphCLKFreq+0x916>
          break;
 8004be8:	bf00      	nop
 8004bea:	f000 beb6 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004bee:	bf00      	nop
 8004bf0:	f000 beb3 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004bf4:	bf00      	nop
 8004bf6:	f000 beb0 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004bfa:	bf00      	nop
      break;
 8004bfc:	f000 bead 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_I2C1_I3C1_SOURCE();
 8004c00:	4b2a      	ldr	r3, [pc, #168]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8004c02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c04:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004c08:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004c10:	d037      	beq.n	8004c82 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 8004c12:	693b      	ldr	r3, [r7, #16]
 8004c14:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004c18:	d83c      	bhi.n	8004c94 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c20:	d019      	beq.n	8004c56 <HAL_RCCEx_GetPeriphCLKFreq+0x972>
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c28:	d834      	bhi.n	8004c94 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
 8004c2a:	693b      	ldr	r3, [r7, #16]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d004      	beq.n	8004c3a <HAL_RCCEx_GetPeriphCLKFreq+0x956>
 8004c30:	693b      	ldr	r3, [r7, #16]
 8004c32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c36:	d004      	beq.n	8004c42 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          break;
 8004c38:	e02c      	b.n	8004c94 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004c3a:	f7fe f835 	bl	8002ca8 <HAL_RCC_GetPCLK1Freq>
 8004c3e:	6178      	str	r0, [r7, #20]
          break;
 8004c40:	e032      	b.n	8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 8004c42:	4b1a      	ldr	r3, [pc, #104]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8004c44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c46:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d025      	beq.n	8004c9a <HAL_RCCEx_GetPeriphCLKFreq+0x9b6>
            frequency = HAL_RCC_GetPLL3RFreq();
 8004c4e:	f7fe f931 	bl	8002eb4 <HAL_RCC_GetPLL3RFreq>
 8004c52:	6178      	str	r0, [r7, #20]
          break;
 8004c54:	e021      	b.n	8004c9a <HAL_RCCEx_GetPeriphCLKFreq+0x9b6>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004c56:	4b15      	ldr	r3, [pc, #84]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f003 0304 	and.w	r3, r3, #4
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d01e      	beq.n	8004ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8004c62:	4b12      	ldr	r3, [pc, #72]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f003 0320 	and.w	r3, r3, #32
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d018      	beq.n	8004ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004c6e:	4b0f      	ldr	r3, [pc, #60]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	08db      	lsrs	r3, r3, #3
 8004c74:	f003 0303 	and.w	r3, r3, #3
 8004c78:	4a0e      	ldr	r2, [pc, #56]	@ (8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>)
 8004c7a:	fa22 f303 	lsr.w	r3, r2, r3
 8004c7e:	617b      	str	r3, [r7, #20]
          break;
 8004c80:	e00e      	b.n	8004ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8004c82:	4b0a      	ldr	r3, [pc, #40]	@ (8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d00b      	beq.n	8004ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x9c2>
            frequency = CSI_VALUE;
 8004c8e:	4b0a      	ldr	r3, [pc, #40]	@ (8004cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>)
 8004c90:	617b      	str	r3, [r7, #20]
          break;
 8004c92:	e008      	b.n	8004ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x9c2>
          break;
 8004c94:	bf00      	nop
 8004c96:	f000 be60 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004c9a:	bf00      	nop
 8004c9c:	f000 be5d 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004ca0:	bf00      	nop
 8004ca2:	f000 be5a 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004ca6:	bf00      	nop
      break;
 8004ca8:	f000 be57 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
 8004cac:	58024400 	.word	0x58024400
 8004cb0:	016e3600 	.word	0x016e3600
 8004cb4:	03d09000 	.word	0x03d09000
 8004cb8:	003d0900 	.word	0x003d0900
      clocksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 8004cbc:	4ba0      	ldr	r3, [pc, #640]	@ (8004f40 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8004cbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cc0:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8004cc4:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8004cc6:	693b      	ldr	r3, [r7, #16]
 8004cc8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004ccc:	d04f      	beq.n	8004d6e <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004cd4:	d84f      	bhi.n	8004d76 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
 8004cd6:	693b      	ldr	r3, [r7, #16]
 8004cd8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004cdc:	d03d      	beq.n	8004d5a <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 8004cde:	693b      	ldr	r3, [r7, #16]
 8004ce0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004ce4:	d847      	bhi.n	8004d76 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
 8004ce6:	693b      	ldr	r3, [r7, #16]
 8004ce8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004cec:	d02b      	beq.n	8004d46 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8004cee:	693b      	ldr	r3, [r7, #16]
 8004cf0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004cf4:	d83f      	bhi.n	8004d76 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004cfc:	d019      	beq.n	8004d32 <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004d04:	d837      	bhi.n	8004d76 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
 8004d06:	693b      	ldr	r3, [r7, #16]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d004      	beq.n	8004d16 <HAL_RCCEx_GetPeriphCLKFreq+0xa32>
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d12:	d004      	beq.n	8004d1e <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
          break;
 8004d14:	e02f      	b.n	8004d76 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004d16:	f7fd ffc7 	bl	8002ca8 <HAL_RCC_GetPCLK1Freq>
 8004d1a:	6178      	str	r0, [r7, #20]
          break;
 8004d1c:	e038      	b.n	8004d90 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 8004d1e:	4b88      	ldr	r3, [pc, #544]	@ (8004f40 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8004d20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d028      	beq.n	8004d7c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>
            frequency = HAL_RCC_GetPLL2PFreq();
 8004d2a:	f7fe f827 	bl	8002d7c <HAL_RCC_GetPLL2PFreq>
 8004d2e:	6178      	str	r0, [r7, #20]
          break;
 8004d30:	e024      	b.n	8004d7c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 8004d32:	4b83      	ldr	r3, [pc, #524]	@ (8004f40 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8004d34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d36:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d021      	beq.n	8004d82 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
            frequency = HAL_RCC_GetPLL3RFreq();
 8004d3e:	f7fe f8b9 	bl	8002eb4 <HAL_RCC_GetPLL3RFreq>
 8004d42:	6178      	str	r0, [r7, #20]
          break;
 8004d44:	e01d      	b.n	8004d82 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004d46:	4b7e      	ldr	r3, [pc, #504]	@ (8004f40 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8004d48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d4a:	f003 0302 	and.w	r3, r3, #2
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d01a      	beq.n	8004d88 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
            frequency = LSE_VALUE;
 8004d52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d56:	617b      	str	r3, [r7, #20]
          break;
 8004d58:	e016      	b.n	8004d88 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004d5a:	4b79      	ldr	r3, [pc, #484]	@ (8004f40 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8004d5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d5e:	f003 0302 	and.w	r3, r3, #2
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d013      	beq.n	8004d8e <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
            frequency = LSI_VALUE;
 8004d66:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004d6a:	617b      	str	r3, [r7, #20]
          break;
 8004d6c:	e00f      	b.n	8004d8e <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
          frequency = RCC_GetCLKPFreq();
 8004d6e:	f000 fe0d 	bl	800598c <RCC_GetCLKPFreq>
 8004d72:	6178      	str	r0, [r7, #20]
          break;
 8004d74:	e00c      	b.n	8004d90 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          break;
 8004d76:	bf00      	nop
 8004d78:	f000 bdef 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004d7c:	bf00      	nop
 8004d7e:	f000 bdec 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004d82:	bf00      	nop
 8004d84:	f000 bde9 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004d88:	bf00      	nop
 8004d8a:	f000 bde6 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004d8e:	bf00      	nop
      break;
 8004d90:	f000 bde3 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_LPTIM23_SOURCE();
 8004d94:	4b6a      	ldr	r3, [pc, #424]	@ (8004f40 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8004d96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d98:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004d9c:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8004d9e:	693b      	ldr	r3, [r7, #16]
 8004da0:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8004da4:	d04f      	beq.n	8004e46 <HAL_RCCEx_GetPeriphCLKFreq+0xb62>
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8004dac:	d84f      	bhi.n	8004e4e <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004db4:	d03d      	beq.n	8004e32 <HAL_RCCEx_GetPeriphCLKFreq+0xb4e>
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dbc:	d847      	bhi.n	8004e4e <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004dc4:	d02b      	beq.n	8004e1e <HAL_RCCEx_GetPeriphCLKFreq+0xb3a>
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004dcc:	d83f      	bhi.n	8004e4e <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004dd4:	d019      	beq.n	8004e0a <HAL_RCCEx_GetPeriphCLKFreq+0xb26>
 8004dd6:	693b      	ldr	r3, [r7, #16]
 8004dd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ddc:	d837      	bhi.n	8004e4e <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
 8004dde:	693b      	ldr	r3, [r7, #16]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d004      	beq.n	8004dee <HAL_RCCEx_GetPeriphCLKFreq+0xb0a>
 8004de4:	693b      	ldr	r3, [r7, #16]
 8004de6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004dea:	d004      	beq.n	8004df6 <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          break;
 8004dec:	e02f      	b.n	8004e4e <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          frequency = HAL_RCC_GetPCLK4Freq();
 8004dee:	f7fd ff93 	bl	8002d18 <HAL_RCC_GetPCLK4Freq>
 8004df2:	6178      	str	r0, [r7, #20]
          break;
 8004df4:	e038      	b.n	8004e68 <HAL_RCCEx_GetPeriphCLKFreq+0xb84>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 8004df6:	4b52      	ldr	r3, [pc, #328]	@ (8004f40 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8004df8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dfa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d028      	beq.n	8004e54 <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
            frequency = HAL_RCC_GetPLL2PFreq();
 8004e02:	f7fd ffbb 	bl	8002d7c <HAL_RCC_GetPLL2PFreq>
 8004e06:	6178      	str	r0, [r7, #20]
          break;
 8004e08:	e024      	b.n	8004e54 <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 8004e0a:	4b4d      	ldr	r3, [pc, #308]	@ (8004f40 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8004e0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e0e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d021      	beq.n	8004e5a <HAL_RCCEx_GetPeriphCLKFreq+0xb76>
            frequency = HAL_RCC_GetPLL3RFreq();
 8004e16:	f7fe f84d 	bl	8002eb4 <HAL_RCC_GetPLL3RFreq>
 8004e1a:	6178      	str	r0, [r7, #20]
          break;
 8004e1c:	e01d      	b.n	8004e5a <HAL_RCCEx_GetPeriphCLKFreq+0xb76>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004e1e:	4b48      	ldr	r3, [pc, #288]	@ (8004f40 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8004e20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e22:	f003 0302 	and.w	r3, r3, #2
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d01a      	beq.n	8004e60 <HAL_RCCEx_GetPeriphCLKFreq+0xb7c>
            frequency = LSE_VALUE;
 8004e2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e2e:	617b      	str	r3, [r7, #20]
          break;
 8004e30:	e016      	b.n	8004e60 <HAL_RCCEx_GetPeriphCLKFreq+0xb7c>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004e32:	4b43      	ldr	r3, [pc, #268]	@ (8004f40 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8004e34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e36:	f003 0302 	and.w	r3, r3, #2
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d013      	beq.n	8004e66 <HAL_RCCEx_GetPeriphCLKFreq+0xb82>
            frequency = LSI_VALUE;
 8004e3e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004e42:	617b      	str	r3, [r7, #20]
          break;
 8004e44:	e00f      	b.n	8004e66 <HAL_RCCEx_GetPeriphCLKFreq+0xb82>
          frequency = RCC_GetCLKPFreq();
 8004e46:	f000 fda1 	bl	800598c <RCC_GetCLKPFreq>
 8004e4a:	6178      	str	r0, [r7, #20]
          break;
 8004e4c:	e00c      	b.n	8004e68 <HAL_RCCEx_GetPeriphCLKFreq+0xb84>
          break;
 8004e4e:	bf00      	nop
 8004e50:	f000 bd83 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004e54:	bf00      	nop
 8004e56:	f000 bd80 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004e5a:	bf00      	nop
 8004e5c:	f000 bd7d 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004e60:	bf00      	nop
 8004e62:	f000 bd7a 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004e66:	bf00      	nop
      break;
 8004e68:	f000 bd77 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_LPTIM45_SOURCE();
 8004e6c:	4b34      	ldr	r3, [pc, #208]	@ (8004f40 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8004e6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e70:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8004e74:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8004e76:	693b      	ldr	r3, [r7, #16]
 8004e78:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004e7c:	d04f      	beq.n	8004f1e <HAL_RCCEx_GetPeriphCLKFreq+0xc3a>
 8004e7e:	693b      	ldr	r3, [r7, #16]
 8004e80:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004e84:	d84f      	bhi.n	8004f26 <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
 8004e86:	693b      	ldr	r3, [r7, #16]
 8004e88:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004e8c:	d03d      	beq.n	8004f0a <HAL_RCCEx_GetPeriphCLKFreq+0xc26>
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004e94:	d847      	bhi.n	8004f26 <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004e9c:	d02b      	beq.n	8004ef6 <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
 8004e9e:	693b      	ldr	r3, [r7, #16]
 8004ea0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004ea4:	d83f      	bhi.n	8004f26 <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
 8004ea6:	693b      	ldr	r3, [r7, #16]
 8004ea8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004eac:	d019      	beq.n	8004ee2 <HAL_RCCEx_GetPeriphCLKFreq+0xbfe>
 8004eae:	693b      	ldr	r3, [r7, #16]
 8004eb0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004eb4:	d837      	bhi.n	8004f26 <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d004      	beq.n	8004ec6 <HAL_RCCEx_GetPeriphCLKFreq+0xbe2>
 8004ebc:	693b      	ldr	r3, [r7, #16]
 8004ebe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ec2:	d004      	beq.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xbea>
          break;
 8004ec4:	e02f      	b.n	8004f26 <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
          frequency = HAL_RCC_GetPCLK4Freq();
 8004ec6:	f7fd ff27 	bl	8002d18 <HAL_RCC_GetPCLK4Freq>
 8004eca:	6178      	str	r0, [r7, #20]
          break;
 8004ecc:	e03b      	b.n	8004f46 <HAL_RCCEx_GetPeriphCLKFreq+0xc62>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 8004ece:	4b1c      	ldr	r3, [pc, #112]	@ (8004f40 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8004ed0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ed2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d028      	beq.n	8004f2c <HAL_RCCEx_GetPeriphCLKFreq+0xc48>
            frequency = HAL_RCC_GetPLL2PFreq();
 8004eda:	f7fd ff4f 	bl	8002d7c <HAL_RCC_GetPLL2PFreq>
 8004ede:	6178      	str	r0, [r7, #20]
          break;
 8004ee0:	e024      	b.n	8004f2c <HAL_RCCEx_GetPeriphCLKFreq+0xc48>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 8004ee2:	4b17      	ldr	r3, [pc, #92]	@ (8004f40 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8004ee4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ee6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d021      	beq.n	8004f32 <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
            frequency = HAL_RCC_GetPLL3RFreq();
 8004eee:	f7fd ffe1 	bl	8002eb4 <HAL_RCC_GetPLL3RFreq>
 8004ef2:	6178      	str	r0, [r7, #20]
          break;
 8004ef4:	e01d      	b.n	8004f32 <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004ef6:	4b12      	ldr	r3, [pc, #72]	@ (8004f40 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8004ef8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004efa:	f003 0302 	and.w	r3, r3, #2
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d01a      	beq.n	8004f38 <HAL_RCCEx_GetPeriphCLKFreq+0xc54>
            frequency = LSE_VALUE;
 8004f02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f06:	617b      	str	r3, [r7, #20]
          break;
 8004f08:	e016      	b.n	8004f38 <HAL_RCCEx_GetPeriphCLKFreq+0xc54>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004f0a:	4b0d      	ldr	r3, [pc, #52]	@ (8004f40 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8004f0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f0e:	f003 0302 	and.w	r3, r3, #2
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d016      	beq.n	8004f44 <HAL_RCCEx_GetPeriphCLKFreq+0xc60>
            frequency = LSI_VALUE;
 8004f16:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004f1a:	617b      	str	r3, [r7, #20]
          break;
 8004f1c:	e012      	b.n	8004f44 <HAL_RCCEx_GetPeriphCLKFreq+0xc60>
          frequency = RCC_GetCLKPFreq();
 8004f1e:	f000 fd35 	bl	800598c <RCC_GetCLKPFreq>
 8004f22:	6178      	str	r0, [r7, #20]
          break;
 8004f24:	e00f      	b.n	8004f46 <HAL_RCCEx_GetPeriphCLKFreq+0xc62>
          break;
 8004f26:	bf00      	nop
 8004f28:	f000 bd17 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004f2c:	bf00      	nop
 8004f2e:	f000 bd14 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004f32:	bf00      	nop
 8004f34:	f000 bd11 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8004f38:	bf00      	nop
 8004f3a:	f000 bd0e 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
 8004f3e:	bf00      	nop
 8004f40:	58024400 	.word	0x58024400
          break;
 8004f44:	bf00      	nop
      break;
 8004f46:	f000 bd08 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_LPUART1_SOURCE();
 8004f4a:	4ba3      	ldr	r3, [pc, #652]	@ (80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8004f4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f4e:	f003 0307 	and.w	r3, r3, #7
 8004f52:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8004f54:	693b      	ldr	r3, [r7, #16]
 8004f56:	2b05      	cmp	r3, #5
 8004f58:	d84f      	bhi.n	8004ffa <HAL_RCCEx_GetPeriphCLKFreq+0xd16>
 8004f5a:	a201      	add	r2, pc, #4	@ (adr r2, 8004f60 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>)
 8004f5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f60:	08004f79 	.word	0x08004f79
 8004f64:	08004f81 	.word	0x08004f81
 8004f68:	08004f95 	.word	0x08004f95
 8004f6c:	08004fa9 	.word	0x08004fa9
 8004f70:	08004fd5 	.word	0x08004fd5
 8004f74:	08004fe7 	.word	0x08004fe7
          frequency = HAL_RCC_GetPCLK4Freq();
 8004f78:	f7fd fece 	bl	8002d18 <HAL_RCC_GetPCLK4Freq>
 8004f7c:	6178      	str	r0, [r7, #20]
          break;
 8004f7e:	e04c      	b.n	800501a <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8004f80:	4b95      	ldr	r3, [pc, #596]	@ (80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8004f82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d039      	beq.n	8005000 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
            frequency = HAL_RCC_GetPLL2QFreq();
 8004f8c:	f7fd ff0c 	bl	8002da8 <HAL_RCC_GetPLL2QFreq>
 8004f90:	6178      	str	r0, [r7, #20]
          break;
 8004f92:	e035      	b.n	8005000 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8004f94:	4b90      	ldr	r3, [pc, #576]	@ (80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8004f96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d032      	beq.n	8005006 <HAL_RCCEx_GetPeriphCLKFreq+0xd22>
            frequency = HAL_RCC_GetPLL3QFreq();
 8004fa0:	f7fd ff72 	bl	8002e88 <HAL_RCC_GetPLL3QFreq>
 8004fa4:	6178      	str	r0, [r7, #20]
          break;
 8004fa6:	e02e      	b.n	8005006 <HAL_RCCEx_GetPeriphCLKFreq+0xd22>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004fa8:	4b8b      	ldr	r3, [pc, #556]	@ (80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f003 0304 	and.w	r3, r3, #4
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d02b      	beq.n	800500c <HAL_RCCEx_GetPeriphCLKFreq+0xd28>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8004fb4:	4b88      	ldr	r3, [pc, #544]	@ (80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f003 0320 	and.w	r3, r3, #32
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d025      	beq.n	800500c <HAL_RCCEx_GetPeriphCLKFreq+0xd28>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004fc0:	4b85      	ldr	r3, [pc, #532]	@ (80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	08db      	lsrs	r3, r3, #3
 8004fc6:	f003 0303 	and.w	r3, r3, #3
 8004fca:	4a84      	ldr	r2, [pc, #528]	@ (80051dc <HAL_RCCEx_GetPeriphCLKFreq+0xef8>)
 8004fcc:	fa22 f303 	lsr.w	r3, r2, r3
 8004fd0:	617b      	str	r3, [r7, #20]
          break;
 8004fd2:	e01b      	b.n	800500c <HAL_RCCEx_GetPeriphCLKFreq+0xd28>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8004fd4:	4b80      	ldr	r3, [pc, #512]	@ (80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d018      	beq.n	8005012 <HAL_RCCEx_GetPeriphCLKFreq+0xd2e>
            frequency = CSI_VALUE;
 8004fe0:	4b7f      	ldr	r3, [pc, #508]	@ (80051e0 <HAL_RCCEx_GetPeriphCLKFreq+0xefc>)
 8004fe2:	617b      	str	r3, [r7, #20]
          break;
 8004fe4:	e015      	b.n	8005012 <HAL_RCCEx_GetPeriphCLKFreq+0xd2e>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004fe6:	4b7c      	ldr	r3, [pc, #496]	@ (80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8004fe8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fea:	f003 0302 	and.w	r3, r3, #2
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d012      	beq.n	8005018 <HAL_RCCEx_GetPeriphCLKFreq+0xd34>
            frequency = LSE_VALUE;
 8004ff2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ff6:	617b      	str	r3, [r7, #20]
          break;
 8004ff8:	e00e      	b.n	8005018 <HAL_RCCEx_GetPeriphCLKFreq+0xd34>
          break;
 8004ffa:	bf00      	nop
 8004ffc:	f000 bcad 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005000:	bf00      	nop
 8005002:	f000 bcaa 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005006:	bf00      	nop
 8005008:	f000 bca7 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800500c:	bf00      	nop
 800500e:	f000 bca4 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005012:	bf00      	nop
 8005014:	f000 bca1 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005018:	bf00      	nop
      break;
 800501a:	f000 bc9e 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 800501e:	4b6e      	ldr	r3, [pc, #440]	@ (80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8005020:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005022:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005026:	2b00      	cmp	r3, #0
 8005028:	f000 8494 	beq.w	8005954 <HAL_RCCEx_GetPeriphCLKFreq+0x1670>
        frequency = HAL_RCC_GetPLL3RFreq();
 800502c:	f7fd ff42 	bl	8002eb4 <HAL_RCC_GetPLL3RFreq>
 8005030:	6178      	str	r0, [r7, #20]
      break;
 8005032:	f000 bc8f 	b.w	8005954 <HAL_RCCEx_GetPeriphCLKFreq+0x1670>
      clocksource = __HAL_RCC_GET_PSSI_SOURCE();
 8005036:	4b68      	ldr	r3, [pc, #416]	@ (80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8005038:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800503a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800503e:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d004      	beq.n	8005050 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800504c:	d00a      	beq.n	8005064 <HAL_RCCEx_GetPeriphCLKFreq+0xd80>
          break;
 800504e:	e00e      	b.n	800506e <HAL_RCCEx_GetPeriphCLKFreq+0xd8a>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 8005050:	4b61      	ldr	r3, [pc, #388]	@ (80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8005052:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005054:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005058:	2b00      	cmp	r3, #0
 800505a:	d007      	beq.n	800506c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>
            frequency = HAL_RCC_GetPLL3RFreq();
 800505c:	f7fd ff2a 	bl	8002eb4 <HAL_RCC_GetPLL3RFreq>
 8005060:	6178      	str	r0, [r7, #20]
          break;
 8005062:	e003      	b.n	800506c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>
          frequency = RCC_GetCLKPFreq();
 8005064:	f000 fc92 	bl	800598c <RCC_GetCLKPFreq>
 8005068:	6178      	str	r0, [r7, #20]
          break;
 800506a:	e000      	b.n	800506e <HAL_RCCEx_GetPeriphCLKFreq+0xd8a>
          break;
 800506c:	bf00      	nop
      break;
 800506e:	f000 bc74 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_RTC_SOURCE();
 8005072:	4b59      	ldr	r3, [pc, #356]	@ (80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8005074:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005076:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800507a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800507e:	d107      	bne.n	8005090 <HAL_RCCEx_GetPeriphCLKFreq+0xdac>
 8005080:	4b55      	ldr	r3, [pc, #340]	@ (80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8005082:	691b      	ldr	r3, [r3, #16]
 8005084:	011b      	lsls	r3, r3, #4
 8005086:	f403 337c 	and.w	r3, r3, #258048	@ 0x3f000
 800508a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800508e:	e003      	b.n	8005098 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 8005090:	4b51      	ldr	r3, [pc, #324]	@ (80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8005092:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005094:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005098:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050a0:	d014      	beq.n	80050cc <HAL_RCCEx_GetPeriphCLKFreq+0xde8>
 80050a2:	693b      	ldr	r3, [r7, #16]
 80050a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050a8:	d81a      	bhi.n	80050e0 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 80050aa:	693b      	ldr	r3, [r7, #16]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d033      	beq.n	8005118 <HAL_RCCEx_GetPeriphCLKFreq+0xe34>
 80050b0:	693b      	ldr	r3, [r7, #16]
 80050b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050b6:	d113      	bne.n	80050e0 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80050b8:	4b47      	ldr	r3, [pc, #284]	@ (80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 80050ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050bc:	f003 0302 	and.w	r3, r3, #2
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d02c      	beq.n	800511e <HAL_RCCEx_GetPeriphCLKFreq+0xe3a>
            frequency = LSE_VALUE;
 80050c4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050c8:	617b      	str	r3, [r7, #20]
          break;
 80050ca:	e028      	b.n	800511e <HAL_RCCEx_GetPeriphCLKFreq+0xe3a>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80050cc:	4b42      	ldr	r3, [pc, #264]	@ (80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 80050ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050d0:	f003 0302 	and.w	r3, r3, #2
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d025      	beq.n	8005124 <HAL_RCCEx_GetPeriphCLKFreq+0xe40>
            frequency = LSI_VALUE;
 80050d8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80050dc:	617b      	str	r3, [r7, #20]
          break;
 80050de:	e021      	b.n	8005124 <HAL_RCCEx_GetPeriphCLKFreq+0xe40>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL) == RCC_BDCR_RTCSEL) /*!< HSE is the clock source for RTC */
 80050e0:	4b3d      	ldr	r3, [pc, #244]	@ (80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 80050e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050e4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050ec:	d11d      	bne.n	800512a <HAL_RCCEx_GetPeriphCLKFreq+0xe46>
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80050ee:	4b3a      	ldr	r3, [pc, #232]	@ (80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d017      	beq.n	800512a <HAL_RCCEx_GetPeriphCLKFreq+0xe46>
              prescaler = READ_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) >> RCC_CFGR_RTCPRE_Pos;
 80050fa:	4b37      	ldr	r3, [pc, #220]	@ (80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 80050fc:	691b      	ldr	r3, [r3, #16]
 80050fe:	0a1b      	lsrs	r3, r3, #8
 8005100:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005104:	60fb      	str	r3, [r7, #12]
              if (prescaler > 1U)
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	2b01      	cmp	r3, #1
 800510a:	d90e      	bls.n	800512a <HAL_RCCEx_GetPeriphCLKFreq+0xe46>
                frequency = HSE_VALUE / prescaler;
 800510c:	4a35      	ldr	r2, [pc, #212]	@ (80051e4 <HAL_RCCEx_GetPeriphCLKFreq+0xf00>)
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	fbb2 f3f3 	udiv	r3, r2, r3
 8005114:	617b      	str	r3, [r7, #20]
          break;
 8005116:	e008      	b.n	800512a <HAL_RCCEx_GetPeriphCLKFreq+0xe46>
          break;
 8005118:	bf00      	nop
 800511a:	f000 bc1e 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800511e:	bf00      	nop
 8005120:	f000 bc1b 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005124:	bf00      	nop
 8005126:	f000 bc18 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800512a:	bf00      	nop
      break;
 800512c:	f000 bc15 	b.w	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8005130:	4b29      	ldr	r3, [pc, #164]	@ (80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8005132:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005134:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8005138:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005140:	d039      	beq.n	80051b6 <HAL_RCCEx_GetPeriphCLKFreq+0xed2>
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005148:	d83d      	bhi.n	80051c6 <HAL_RCCEx_GetPeriphCLKFreq+0xee2>
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005150:	d035      	beq.n	80051be <HAL_RCCEx_GetPeriphCLKFreq+0xeda>
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005158:	d835      	bhi.n	80051c6 <HAL_RCCEx_GetPeriphCLKFreq+0xee2>
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005160:	d01f      	beq.n	80051a2 <HAL_RCCEx_GetPeriphCLKFreq+0xebe>
 8005162:	693b      	ldr	r3, [r7, #16]
 8005164:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005168:	d82d      	bhi.n	80051c6 <HAL_RCCEx_GetPeriphCLKFreq+0xee2>
 800516a:	693b      	ldr	r3, [r7, #16]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d004      	beq.n	800517a <HAL_RCCEx_GetPeriphCLKFreq+0xe96>
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005176:	d00a      	beq.n	800518e <HAL_RCCEx_GetPeriphCLKFreq+0xeaa>
          break;
 8005178:	e025      	b.n	80051c6 <HAL_RCCEx_GetPeriphCLKFreq+0xee2>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 800517a:	4b17      	ldr	r3, [pc, #92]	@ (80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 800517c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800517e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005182:	2b00      	cmp	r3, #0
 8005184:	d021      	beq.n	80051ca <HAL_RCCEx_GetPeriphCLKFreq+0xee6>
            frequency = HAL_RCC_GetPLL1QFreq();
 8005186:	f7fd fde3 	bl	8002d50 <HAL_RCC_GetPLL1QFreq>
 800518a:	6178      	str	r0, [r7, #20]
          break;
 800518c:	e01d      	b.n	80051ca <HAL_RCCEx_GetPeriphCLKFreq+0xee6>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 800518e:	4b12      	ldr	r3, [pc, #72]	@ (80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8005190:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005192:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005196:	2b00      	cmp	r3, #0
 8005198:	d019      	beq.n	80051ce <HAL_RCCEx_GetPeriphCLKFreq+0xeea>
            frequency = HAL_RCC_GetPLL2PFreq();
 800519a:	f7fd fdef 	bl	8002d7c <HAL_RCC_GetPLL2PFreq>
 800519e:	6178      	str	r0, [r7, #20]
          break;
 80051a0:	e015      	b.n	80051ce <HAL_RCCEx_GetPeriphCLKFreq+0xeea>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 80051a2:	4b0d      	ldr	r3, [pc, #52]	@ (80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 80051a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d011      	beq.n	80051d2 <HAL_RCCEx_GetPeriphCLKFreq+0xeee>
            frequency = HAL_RCC_GetPLL3PFreq();
 80051ae:	f7fd fe55 	bl	8002e5c <HAL_RCC_GetPLL3PFreq>
 80051b2:	6178      	str	r0, [r7, #20]
          break;
 80051b4:	e00d      	b.n	80051d2 <HAL_RCCEx_GetPeriphCLKFreq+0xeee>
          frequency = RCC_GetCLKPFreq();
 80051b6:	f000 fbe9 	bl	800598c <RCC_GetCLKPFreq>
 80051ba:	6178      	str	r0, [r7, #20]
          break;
 80051bc:	e00a      	b.n	80051d4 <HAL_RCCEx_GetPeriphCLKFreq+0xef0>
          frequency = EXTERNAL_CLOCK_VALUE;
 80051be:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80051c2:	617b      	str	r3, [r7, #20]
          break;
 80051c4:	e006      	b.n	80051d4 <HAL_RCCEx_GetPeriphCLKFreq+0xef0>
          break;
 80051c6:	bf00      	nop
 80051c8:	e3c7      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80051ca:	bf00      	nop
 80051cc:	e3c5      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80051ce:	bf00      	nop
 80051d0:	e3c3      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80051d2:	bf00      	nop
      break;
 80051d4:	e3c1      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
 80051d6:	bf00      	nop
 80051d8:	58024400 	.word	0x58024400
 80051dc:	03d09000 	.word	0x03d09000
 80051e0:	003d0900 	.word	0x003d0900
 80051e4:	016e3600 	.word	0x016e3600
      clocksource = __HAL_RCC_GET_SAI2_SOURCE();
 80051e8:	4b94      	ldr	r3, [pc, #592]	@ (800543c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 80051ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051ec:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 80051f0:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 80051f2:	693b      	ldr	r3, [r7, #16]
 80051f4:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80051f8:	d049      	beq.n	800528e <HAL_RCCEx_GetPeriphCLKFreq+0xfaa>
 80051fa:	693b      	ldr	r3, [r7, #16]
 80051fc:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8005200:	d847      	bhi.n	8005292 <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
 8005202:	693b      	ldr	r3, [r7, #16]
 8005204:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005208:	d039      	beq.n	800527e <HAL_RCCEx_GetPeriphCLKFreq+0xf9a>
 800520a:	693b      	ldr	r3, [r7, #16]
 800520c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005210:	d83f      	bhi.n	8005292 <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
 8005212:	693b      	ldr	r3, [r7, #16]
 8005214:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005218:	d035      	beq.n	8005286 <HAL_RCCEx_GetPeriphCLKFreq+0xfa2>
 800521a:	693b      	ldr	r3, [r7, #16]
 800521c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005220:	d837      	bhi.n	8005292 <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005228:	d01f      	beq.n	800526a <HAL_RCCEx_GetPeriphCLKFreq+0xf86>
 800522a:	693b      	ldr	r3, [r7, #16]
 800522c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005230:	d82f      	bhi.n	8005292 <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
 8005232:	693b      	ldr	r3, [r7, #16]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d004      	beq.n	8005242 <HAL_RCCEx_GetPeriphCLKFreq+0xf5e>
 8005238:	693b      	ldr	r3, [r7, #16]
 800523a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800523e:	d00a      	beq.n	8005256 <HAL_RCCEx_GetPeriphCLKFreq+0xf72>
          break;
 8005240:	e027      	b.n	8005292 <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8005242:	4b7e      	ldr	r3, [pc, #504]	@ (800543c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 8005244:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005246:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800524a:	2b00      	cmp	r3, #0
 800524c:	d023      	beq.n	8005296 <HAL_RCCEx_GetPeriphCLKFreq+0xfb2>
            frequency = HAL_RCC_GetPLL1QFreq();
 800524e:	f7fd fd7f 	bl	8002d50 <HAL_RCC_GetPLL1QFreq>
 8005252:	6178      	str	r0, [r7, #20]
          break;
 8005254:	e01f      	b.n	8005296 <HAL_RCCEx_GetPeriphCLKFreq+0xfb2>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 8005256:	4b79      	ldr	r3, [pc, #484]	@ (800543c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 8005258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800525a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800525e:	2b00      	cmp	r3, #0
 8005260:	d01b      	beq.n	800529a <HAL_RCCEx_GetPeriphCLKFreq+0xfb6>
            frequency = HAL_RCC_GetPLL2PFreq();
 8005262:	f7fd fd8b 	bl	8002d7c <HAL_RCC_GetPLL2PFreq>
 8005266:	6178      	str	r0, [r7, #20]
          break;
 8005268:	e017      	b.n	800529a <HAL_RCCEx_GetPeriphCLKFreq+0xfb6>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 800526a:	4b74      	ldr	r3, [pc, #464]	@ (800543c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 800526c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800526e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005272:	2b00      	cmp	r3, #0
 8005274:	d013      	beq.n	800529e <HAL_RCCEx_GetPeriphCLKFreq+0xfba>
            frequency = HAL_RCC_GetPLL3PFreq();
 8005276:	f7fd fdf1 	bl	8002e5c <HAL_RCC_GetPLL3PFreq>
 800527a:	6178      	str	r0, [r7, #20]
          break;
 800527c:	e00f      	b.n	800529e <HAL_RCCEx_GetPeriphCLKFreq+0xfba>
          frequency = RCC_GetCLKPFreq();
 800527e:	f000 fb85 	bl	800598c <RCC_GetCLKPFreq>
 8005282:	6178      	str	r0, [r7, #20]
          break;
 8005284:	e00c      	b.n	80052a0 <HAL_RCCEx_GetPeriphCLKFreq+0xfbc>
          frequency = EXTERNAL_CLOCK_VALUE;
 8005286:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800528a:	617b      	str	r3, [r7, #20]
          break;
 800528c:	e008      	b.n	80052a0 <HAL_RCCEx_GetPeriphCLKFreq+0xfbc>
          break;
 800528e:	bf00      	nop
 8005290:	e363      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005292:	bf00      	nop
 8005294:	e361      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005296:	bf00      	nop
 8005298:	e35f      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800529a:	bf00      	nop
 800529c:	e35d      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800529e:	bf00      	nop
      break;
 80052a0:	e35b      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SDMMC12_SOURCE();
 80052a2:	4b66      	ldr	r3, [pc, #408]	@ (800543c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 80052a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052a6:	f003 0304 	and.w	r3, r3, #4
 80052aa:	613b      	str	r3, [r7, #16]
      if (clocksource ==
 80052ac:	693b      	ldr	r3, [r7, #16]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d10a      	bne.n	80052c8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>
        if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
 80052b2:	4b62      	ldr	r3, [pc, #392]	@ (800543c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 80052b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052b6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	f000 834c 	beq.w	8005958 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
          frequency = HAL_RCC_GetPLL2SFreq();
 80052c0:	f7fd fd9e 	bl	8002e00 <HAL_RCC_GetPLL2SFreq>
 80052c4:	6178      	str	r0, [r7, #20]
      break;
 80052c6:	e347      	b.n	8005958 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
        if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_TCLK) != 0U)
 80052c8:	4b5c      	ldr	r3, [pc, #368]	@ (800543c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 80052ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	f000 8341 	beq.w	8005958 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
          frequency = HAL_RCC_GetPLL2TFreq();
 80052d6:	f7fd fda9 	bl	8002e2c <HAL_RCC_GetPLL2TFreq>
 80052da:	6178      	str	r0, [r7, #20]
      break;
 80052dc:	e33c      	b.n	8005958 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
      clocksource = __HAL_RCC_GET_SPDIFRX_SOURCE();
 80052de:	4b57      	ldr	r3, [pc, #348]	@ (800543c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 80052e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052e2:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80052e6:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 80052e8:	693b      	ldr	r3, [r7, #16]
 80052ea:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80052ee:	d031      	beq.n	8005354 <HAL_RCCEx_GetPeriphCLKFreq+0x1070>
 80052f0:	693b      	ldr	r3, [r7, #16]
 80052f2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80052f6:	d843      	bhi.n	8005380 <HAL_RCCEx_GetPeriphCLKFreq+0x109c>
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80052fe:	d01f      	beq.n	8005340 <HAL_RCCEx_GetPeriphCLKFreq+0x105c>
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005306:	d83b      	bhi.n	8005380 <HAL_RCCEx_GetPeriphCLKFreq+0x109c>
 8005308:	693b      	ldr	r3, [r7, #16]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d004      	beq.n	8005318 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
 800530e:	693b      	ldr	r3, [r7, #16]
 8005310:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005314:	d00a      	beq.n	800532c <HAL_RCCEx_GetPeriphCLKFreq+0x1048>
          break;
 8005316:	e033      	b.n	8005380 <HAL_RCCEx_GetPeriphCLKFreq+0x109c>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8005318:	4b48      	ldr	r3, [pc, #288]	@ (800543c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 800531a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800531c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005320:	2b00      	cmp	r3, #0
 8005322:	d02f      	beq.n	8005384 <HAL_RCCEx_GetPeriphCLKFreq+0x10a0>
            frequency = HAL_RCC_GetPLL1QFreq();
 8005324:	f7fd fd14 	bl	8002d50 <HAL_RCC_GetPLL1QFreq>
 8005328:	6178      	str	r0, [r7, #20]
          break;
 800532a:	e02b      	b.n	8005384 <HAL_RCCEx_GetPeriphCLKFreq+0x10a0>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 800532c:	4b43      	ldr	r3, [pc, #268]	@ (800543c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 800532e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005330:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005334:	2b00      	cmp	r3, #0
 8005336:	d027      	beq.n	8005388 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
            frequency = HAL_RCC_GetPLL2RFreq();
 8005338:	f7fd fd4c 	bl	8002dd4 <HAL_RCC_GetPLL2RFreq>
 800533c:	6178      	str	r0, [r7, #20]
          break;
 800533e:	e023      	b.n	8005388 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 8005340:	4b3e      	ldr	r3, [pc, #248]	@ (800543c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 8005342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005344:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005348:	2b00      	cmp	r3, #0
 800534a:	d01f      	beq.n	800538c <HAL_RCCEx_GetPeriphCLKFreq+0x10a8>
            frequency = HAL_RCC_GetPLL3RFreq();
 800534c:	f7fd fdb2 	bl	8002eb4 <HAL_RCC_GetPLL3RFreq>
 8005350:	6178      	str	r0, [r7, #20]
          break;
 8005352:	e01b      	b.n	800538c <HAL_RCCEx_GetPeriphCLKFreq+0x10a8>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005354:	4b39      	ldr	r3, [pc, #228]	@ (800543c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f003 0304 	and.w	r3, r3, #4
 800535c:	2b00      	cmp	r3, #0
 800535e:	d017      	beq.n	8005390 <HAL_RCCEx_GetPeriphCLKFreq+0x10ac>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8005360:	4b36      	ldr	r3, [pc, #216]	@ (800543c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f003 0320 	and.w	r3, r3, #32
 8005368:	2b00      	cmp	r3, #0
 800536a:	d011      	beq.n	8005390 <HAL_RCCEx_GetPeriphCLKFreq+0x10ac>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800536c:	4b33      	ldr	r3, [pc, #204]	@ (800543c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	08db      	lsrs	r3, r3, #3
 8005372:	f003 0303 	and.w	r3, r3, #3
 8005376:	4a32      	ldr	r2, [pc, #200]	@ (8005440 <HAL_RCCEx_GetPeriphCLKFreq+0x115c>)
 8005378:	fa22 f303 	lsr.w	r3, r2, r3
 800537c:	617b      	str	r3, [r7, #20]
          break;
 800537e:	e007      	b.n	8005390 <HAL_RCCEx_GetPeriphCLKFreq+0x10ac>
          break;
 8005380:	bf00      	nop
 8005382:	e2ea      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005384:	bf00      	nop
 8005386:	e2e8      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005388:	bf00      	nop
 800538a:	e2e6      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800538c:	bf00      	nop
 800538e:	e2e4      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005390:	bf00      	nop
      break;
 8005392:	e2e2      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SPI1_SOURCE();
 8005394:	4b29      	ldr	r3, [pc, #164]	@ (800543c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 8005396:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005398:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800539c:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 800539e:	693b      	ldr	r3, [r7, #16]
 80053a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053a4:	d039      	beq.n	800541a <HAL_RCCEx_GetPeriphCLKFreq+0x1136>
 80053a6:	693b      	ldr	r3, [r7, #16]
 80053a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053ac:	d83d      	bhi.n	800542a <HAL_RCCEx_GetPeriphCLKFreq+0x1146>
 80053ae:	693b      	ldr	r3, [r7, #16]
 80053b0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80053b4:	d035      	beq.n	8005422 <HAL_RCCEx_GetPeriphCLKFreq+0x113e>
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80053bc:	d835      	bhi.n	800542a <HAL_RCCEx_GetPeriphCLKFreq+0x1146>
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053c4:	d01f      	beq.n	8005406 <HAL_RCCEx_GetPeriphCLKFreq+0x1122>
 80053c6:	693b      	ldr	r3, [r7, #16]
 80053c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80053cc:	d82d      	bhi.n	800542a <HAL_RCCEx_GetPeriphCLKFreq+0x1146>
 80053ce:	693b      	ldr	r3, [r7, #16]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d004      	beq.n	80053de <HAL_RCCEx_GetPeriphCLKFreq+0x10fa>
 80053d4:	693b      	ldr	r3, [r7, #16]
 80053d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80053da:	d00a      	beq.n	80053f2 <HAL_RCCEx_GetPeriphCLKFreq+0x110e>
          break;
 80053dc:	e025      	b.n	800542a <HAL_RCCEx_GetPeriphCLKFreq+0x1146>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 80053de:	4b17      	ldr	r3, [pc, #92]	@ (800543c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 80053e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d021      	beq.n	800542e <HAL_RCCEx_GetPeriphCLKFreq+0x114a>
            frequency = HAL_RCC_GetPLL1QFreq();
 80053ea:	f7fd fcb1 	bl	8002d50 <HAL_RCC_GetPLL1QFreq>
 80053ee:	6178      	str	r0, [r7, #20]
          break;
 80053f0:	e01d      	b.n	800542e <HAL_RCCEx_GetPeriphCLKFreq+0x114a>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 80053f2:	4b12      	ldr	r3, [pc, #72]	@ (800543c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 80053f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d019      	beq.n	8005432 <HAL_RCCEx_GetPeriphCLKFreq+0x114e>
            frequency = HAL_RCC_GetPLL2PFreq();
 80053fe:	f7fd fcbd 	bl	8002d7c <HAL_RCC_GetPLL2PFreq>
 8005402:	6178      	str	r0, [r7, #20]
          break;
 8005404:	e015      	b.n	8005432 <HAL_RCCEx_GetPeriphCLKFreq+0x114e>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 8005406:	4b0d      	ldr	r3, [pc, #52]	@ (800543c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 8005408:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800540a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800540e:	2b00      	cmp	r3, #0
 8005410:	d011      	beq.n	8005436 <HAL_RCCEx_GetPeriphCLKFreq+0x1152>
            frequency = HAL_RCC_GetPLL3PFreq();
 8005412:	f7fd fd23 	bl	8002e5c <HAL_RCC_GetPLL3PFreq>
 8005416:	6178      	str	r0, [r7, #20]
          break;
 8005418:	e00d      	b.n	8005436 <HAL_RCCEx_GetPeriphCLKFreq+0x1152>
          frequency = RCC_GetCLKPFreq();
 800541a:	f000 fab7 	bl	800598c <RCC_GetCLKPFreq>
 800541e:	6178      	str	r0, [r7, #20]
          break;
 8005420:	e00a      	b.n	8005438 <HAL_RCCEx_GetPeriphCLKFreq+0x1154>
          frequency = EXTERNAL_CLOCK_VALUE;
 8005422:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8005426:	617b      	str	r3, [r7, #20]
          break;
 8005428:	e006      	b.n	8005438 <HAL_RCCEx_GetPeriphCLKFreq+0x1154>
          break;
 800542a:	bf00      	nop
 800542c:	e295      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800542e:	bf00      	nop
 8005430:	e293      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005432:	bf00      	nop
 8005434:	e291      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005436:	bf00      	nop
      break;
 8005438:	e28f      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
 800543a:	bf00      	nop
 800543c:	58024400 	.word	0x58024400
 8005440:	03d09000 	.word	0x03d09000
      clocksource = __HAL_RCC_GET_SPI23_SOURCE();
 8005444:	4b92      	ldr	r3, [pc, #584]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8005446:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005448:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800544c:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	2b40      	cmp	r3, #64	@ 0x40
 8005452:	d033      	beq.n	80054bc <HAL_RCCEx_GetPeriphCLKFreq+0x11d8>
 8005454:	693b      	ldr	r3, [r7, #16]
 8005456:	2b40      	cmp	r3, #64	@ 0x40
 8005458:	d838      	bhi.n	80054cc <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
 800545a:	693b      	ldr	r3, [r7, #16]
 800545c:	2b30      	cmp	r3, #48	@ 0x30
 800545e:	d031      	beq.n	80054c4 <HAL_RCCEx_GetPeriphCLKFreq+0x11e0>
 8005460:	693b      	ldr	r3, [r7, #16]
 8005462:	2b30      	cmp	r3, #48	@ 0x30
 8005464:	d832      	bhi.n	80054cc <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
 8005466:	693b      	ldr	r3, [r7, #16]
 8005468:	2b20      	cmp	r3, #32
 800546a:	d01d      	beq.n	80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x11c4>
 800546c:	693b      	ldr	r3, [r7, #16]
 800546e:	2b20      	cmp	r3, #32
 8005470:	d82c      	bhi.n	80054cc <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
 8005472:	693b      	ldr	r3, [r7, #16]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d003      	beq.n	8005480 <HAL_RCCEx_GetPeriphCLKFreq+0x119c>
 8005478:	693b      	ldr	r3, [r7, #16]
 800547a:	2b10      	cmp	r3, #16
 800547c:	d00a      	beq.n	8005494 <HAL_RCCEx_GetPeriphCLKFreq+0x11b0>
          break;
 800547e:	e025      	b.n	80054cc <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8005480:	4b83      	ldr	r3, [pc, #524]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8005482:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005484:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005488:	2b00      	cmp	r3, #0
 800548a:	d021      	beq.n	80054d0 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
            frequency = HAL_RCC_GetPLL1QFreq();
 800548c:	f7fd fc60 	bl	8002d50 <HAL_RCC_GetPLL1QFreq>
 8005490:	6178      	str	r0, [r7, #20]
          break;
 8005492:	e01d      	b.n	80054d0 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 8005494:	4b7e      	ldr	r3, [pc, #504]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8005496:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005498:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800549c:	2b00      	cmp	r3, #0
 800549e:	d019      	beq.n	80054d4 <HAL_RCCEx_GetPeriphCLKFreq+0x11f0>
            frequency = HAL_RCC_GetPLL2PFreq();
 80054a0:	f7fd fc6c 	bl	8002d7c <HAL_RCC_GetPLL2PFreq>
 80054a4:	6178      	str	r0, [r7, #20]
          break;
 80054a6:	e015      	b.n	80054d4 <HAL_RCCEx_GetPeriphCLKFreq+0x11f0>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 80054a8:	4b79      	ldr	r3, [pc, #484]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 80054aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d011      	beq.n	80054d8 <HAL_RCCEx_GetPeriphCLKFreq+0x11f4>
            frequency = HAL_RCC_GetPLL3PFreq();
 80054b4:	f7fd fcd2 	bl	8002e5c <HAL_RCC_GetPLL3PFreq>
 80054b8:	6178      	str	r0, [r7, #20]
          break;
 80054ba:	e00d      	b.n	80054d8 <HAL_RCCEx_GetPeriphCLKFreq+0x11f4>
          frequency = RCC_GetCLKPFreq();
 80054bc:	f000 fa66 	bl	800598c <RCC_GetCLKPFreq>
 80054c0:	6178      	str	r0, [r7, #20]
          break;
 80054c2:	e00a      	b.n	80054da <HAL_RCCEx_GetPeriphCLKFreq+0x11f6>
          frequency = EXTERNAL_CLOCK_VALUE;
 80054c4:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80054c8:	617b      	str	r3, [r7, #20]
          break;
 80054ca:	e006      	b.n	80054da <HAL_RCCEx_GetPeriphCLKFreq+0x11f6>
          break;
 80054cc:	bf00      	nop
 80054ce:	e244      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80054d0:	bf00      	nop
 80054d2:	e242      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80054d4:	bf00      	nop
 80054d6:	e240      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80054d8:	bf00      	nop
      break;
 80054da:	e23e      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SPI45_SOURCE();
 80054dc:	4b6c      	ldr	r3, [pc, #432]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 80054de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054e0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80054e4:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 80054e6:	693b      	ldr	r3, [r7, #16]
 80054e8:	2b50      	cmp	r3, #80	@ 0x50
 80054ea:	d052      	beq.n	8005592 <HAL_RCCEx_GetPeriphCLKFreq+0x12ae>
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	2b50      	cmp	r3, #80	@ 0x50
 80054f0:	d858      	bhi.n	80055a4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
 80054f2:	693b      	ldr	r3, [r7, #16]
 80054f4:	2b40      	cmp	r3, #64	@ 0x40
 80054f6:	d043      	beq.n	8005580 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	2b40      	cmp	r3, #64	@ 0x40
 80054fc:	d852      	bhi.n	80055a4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	2b30      	cmp	r3, #48	@ 0x30
 8005502:	d027      	beq.n	8005554 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>
 8005504:	693b      	ldr	r3, [r7, #16]
 8005506:	2b30      	cmp	r3, #48	@ 0x30
 8005508:	d84c      	bhi.n	80055a4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
 800550a:	693b      	ldr	r3, [r7, #16]
 800550c:	2b20      	cmp	r3, #32
 800550e:	d017      	beq.n	8005540 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>
 8005510:	693b      	ldr	r3, [r7, #16]
 8005512:	2b20      	cmp	r3, #32
 8005514:	d846      	bhi.n	80055a4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
 8005516:	693b      	ldr	r3, [r7, #16]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d003      	beq.n	8005524 <HAL_RCCEx_GetPeriphCLKFreq+0x1240>
 800551c:	693b      	ldr	r3, [r7, #16]
 800551e:	2b10      	cmp	r3, #16
 8005520:	d004      	beq.n	800552c <HAL_RCCEx_GetPeriphCLKFreq+0x1248>
          break;
 8005522:	e03f      	b.n	80055a4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
          frequency = HAL_RCC_GetPCLK2Freq();
 8005524:	f7fd fbdc 	bl	8002ce0 <HAL_RCC_GetPCLK2Freq>
 8005528:	6178      	str	r0, [r7, #20]
          break;
 800552a:	e046      	b.n	80055ba <HAL_RCCEx_GetPeriphCLKFreq+0x12d6>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 800552c:	4b58      	ldr	r3, [pc, #352]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 800552e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005530:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005534:	2b00      	cmp	r3, #0
 8005536:	d037      	beq.n	80055a8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c4>
            frequency = HAL_RCC_GetPLL2QFreq();
 8005538:	f7fd fc36 	bl	8002da8 <HAL_RCC_GetPLL2QFreq>
 800553c:	6178      	str	r0, [r7, #20]
          break;
 800553e:	e033      	b.n	80055a8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8005540:	4b53      	ldr	r3, [pc, #332]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8005542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005544:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005548:	2b00      	cmp	r3, #0
 800554a:	d02f      	beq.n	80055ac <HAL_RCCEx_GetPeriphCLKFreq+0x12c8>
            frequency = HAL_RCC_GetPLL3QFreq();
 800554c:	f7fd fc9c 	bl	8002e88 <HAL_RCC_GetPLL3QFreq>
 8005550:	6178      	str	r0, [r7, #20]
          break;
 8005552:	e02b      	b.n	80055ac <HAL_RCCEx_GetPeriphCLKFreq+0x12c8>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005554:	4b4e      	ldr	r3, [pc, #312]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f003 0304 	and.w	r3, r3, #4
 800555c:	2b00      	cmp	r3, #0
 800555e:	d027      	beq.n	80055b0 <HAL_RCCEx_GetPeriphCLKFreq+0x12cc>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8005560:	4b4b      	ldr	r3, [pc, #300]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f003 0320 	and.w	r3, r3, #32
 8005568:	2b00      	cmp	r3, #0
 800556a:	d021      	beq.n	80055b0 <HAL_RCCEx_GetPeriphCLKFreq+0x12cc>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800556c:	4b48      	ldr	r3, [pc, #288]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	08db      	lsrs	r3, r3, #3
 8005572:	f003 0303 	and.w	r3, r3, #3
 8005576:	4a47      	ldr	r2, [pc, #284]	@ (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>)
 8005578:	fa22 f303 	lsr.w	r3, r2, r3
 800557c:	617b      	str	r3, [r7, #20]
          break;
 800557e:	e017      	b.n	80055b0 <HAL_RCCEx_GetPeriphCLKFreq+0x12cc>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8005580:	4b43      	ldr	r3, [pc, #268]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005588:	2b00      	cmp	r3, #0
 800558a:	d013      	beq.n	80055b4 <HAL_RCCEx_GetPeriphCLKFreq+0x12d0>
            frequency = CSI_VALUE;
 800558c:	4b42      	ldr	r3, [pc, #264]	@ (8005698 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 800558e:	617b      	str	r3, [r7, #20]
          break;
 8005590:	e010      	b.n	80055b4 <HAL_RCCEx_GetPeriphCLKFreq+0x12d0>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005592:	4b3f      	ldr	r3, [pc, #252]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800559a:	2b00      	cmp	r3, #0
 800559c:	d00c      	beq.n	80055b8 <HAL_RCCEx_GetPeriphCLKFreq+0x12d4>
            frequency = HSE_VALUE;
 800559e:	4b3f      	ldr	r3, [pc, #252]	@ (800569c <HAL_RCCEx_GetPeriphCLKFreq+0x13b8>)
 80055a0:	617b      	str	r3, [r7, #20]
          break;
 80055a2:	e009      	b.n	80055b8 <HAL_RCCEx_GetPeriphCLKFreq+0x12d4>
          break;
 80055a4:	bf00      	nop
 80055a6:	e1d8      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80055a8:	bf00      	nop
 80055aa:	e1d6      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80055ac:	bf00      	nop
 80055ae:	e1d4      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80055b0:	bf00      	nop
 80055b2:	e1d2      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80055b4:	bf00      	nop
 80055b6:	e1d0      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80055b8:	bf00      	nop
      break;
 80055ba:	e1ce      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SPI6_SOURCE();
 80055bc:	4b34      	ldr	r3, [pc, #208]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 80055be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055c0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80055c4:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 80055c6:	693b      	ldr	r3, [r7, #16]
 80055c8:	2b50      	cmp	r3, #80	@ 0x50
 80055ca:	d052      	beq.n	8005672 <HAL_RCCEx_GetPeriphCLKFreq+0x138e>
 80055cc:	693b      	ldr	r3, [r7, #16]
 80055ce:	2b50      	cmp	r3, #80	@ 0x50
 80055d0:	d858      	bhi.n	8005684 <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
 80055d2:	693b      	ldr	r3, [r7, #16]
 80055d4:	2b40      	cmp	r3, #64	@ 0x40
 80055d6:	d043      	beq.n	8005660 <HAL_RCCEx_GetPeriphCLKFreq+0x137c>
 80055d8:	693b      	ldr	r3, [r7, #16]
 80055da:	2b40      	cmp	r3, #64	@ 0x40
 80055dc:	d852      	bhi.n	8005684 <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
 80055de:	693b      	ldr	r3, [r7, #16]
 80055e0:	2b30      	cmp	r3, #48	@ 0x30
 80055e2:	d027      	beq.n	8005634 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 80055e4:	693b      	ldr	r3, [r7, #16]
 80055e6:	2b30      	cmp	r3, #48	@ 0x30
 80055e8:	d84c      	bhi.n	8005684 <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	2b20      	cmp	r3, #32
 80055ee:	d017      	beq.n	8005620 <HAL_RCCEx_GetPeriphCLKFreq+0x133c>
 80055f0:	693b      	ldr	r3, [r7, #16]
 80055f2:	2b20      	cmp	r3, #32
 80055f4:	d846      	bhi.n	8005684 <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d003      	beq.n	8005604 <HAL_RCCEx_GetPeriphCLKFreq+0x1320>
 80055fc:	693b      	ldr	r3, [r7, #16]
 80055fe:	2b10      	cmp	r3, #16
 8005600:	d004      	beq.n	800560c <HAL_RCCEx_GetPeriphCLKFreq+0x1328>
          break;
 8005602:	e03f      	b.n	8005684 <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
          frequency = HAL_RCC_GetPCLK4Freq();
 8005604:	f7fd fb88 	bl	8002d18 <HAL_RCC_GetPCLK4Freq>
 8005608:	6178      	str	r0, [r7, #20]
          break;
 800560a:	e04e      	b.n	80056aa <HAL_RCCEx_GetPeriphCLKFreq+0x13c6>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 800560c:	4b20      	ldr	r3, [pc, #128]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 800560e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005610:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005614:	2b00      	cmp	r3, #0
 8005616:	d037      	beq.n	8005688 <HAL_RCCEx_GetPeriphCLKFreq+0x13a4>
            frequency = HAL_RCC_GetPLL2QFreq();
 8005618:	f7fd fbc6 	bl	8002da8 <HAL_RCC_GetPLL2QFreq>
 800561c:	6178      	str	r0, [r7, #20]
          break;
 800561e:	e033      	b.n	8005688 <HAL_RCCEx_GetPeriphCLKFreq+0x13a4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8005620:	4b1b      	ldr	r3, [pc, #108]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8005622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005624:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005628:	2b00      	cmp	r3, #0
 800562a:	d02f      	beq.n	800568c <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
            frequency = HAL_RCC_GetPLL3QFreq();
 800562c:	f7fd fc2c 	bl	8002e88 <HAL_RCC_GetPLL3QFreq>
 8005630:	6178      	str	r0, [r7, #20]
          break;
 8005632:	e02b      	b.n	800568c <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005634:	4b16      	ldr	r3, [pc, #88]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f003 0304 	and.w	r3, r3, #4
 800563c:	2b00      	cmp	r3, #0
 800563e:	d02f      	beq.n	80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8005640:	4b13      	ldr	r3, [pc, #76]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f003 0320 	and.w	r3, r3, #32
 8005648:	2b00      	cmp	r3, #0
 800564a:	d029      	beq.n	80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800564c:	4b10      	ldr	r3, [pc, #64]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	08db      	lsrs	r3, r3, #3
 8005652:	f003 0303 	and.w	r3, r3, #3
 8005656:	4a0f      	ldr	r2, [pc, #60]	@ (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>)
 8005658:	fa22 f303 	lsr.w	r3, r2, r3
 800565c:	617b      	str	r3, [r7, #20]
          break;
 800565e:	e01f      	b.n	80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8005660:	4b0b      	ldr	r3, [pc, #44]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005668:	2b00      	cmp	r3, #0
 800566a:	d01b      	beq.n	80056a4 <HAL_RCCEx_GetPeriphCLKFreq+0x13c0>
            frequency = CSI_VALUE;
 800566c:	4b0a      	ldr	r3, [pc, #40]	@ (8005698 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 800566e:	617b      	str	r3, [r7, #20]
          break;
 8005670:	e018      	b.n	80056a4 <HAL_RCCEx_GetPeriphCLKFreq+0x13c0>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005672:	4b07      	ldr	r3, [pc, #28]	@ (8005690 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800567a:	2b00      	cmp	r3, #0
 800567c:	d014      	beq.n	80056a8 <HAL_RCCEx_GetPeriphCLKFreq+0x13c4>
            frequency = HSE_VALUE;
 800567e:	4b07      	ldr	r3, [pc, #28]	@ (800569c <HAL_RCCEx_GetPeriphCLKFreq+0x13b8>)
 8005680:	617b      	str	r3, [r7, #20]
          break;
 8005682:	e011      	b.n	80056a8 <HAL_RCCEx_GetPeriphCLKFreq+0x13c4>
          break;
 8005684:	bf00      	nop
 8005686:	e168      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005688:	bf00      	nop
 800568a:	e166      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800568c:	bf00      	nop
 800568e:	e164      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
 8005690:	58024400 	.word	0x58024400
 8005694:	03d09000 	.word	0x03d09000
 8005698:	003d0900 	.word	0x003d0900
 800569c:	016e3600 	.word	0x016e3600
          break;
 80056a0:	bf00      	nop
 80056a2:	e15a      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80056a4:	bf00      	nop
 80056a6:	e158      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80056a8:	bf00      	nop
      break;
 80056aa:	e156      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_USART1_SOURCE();
 80056ac:	4b9e      	ldr	r3, [pc, #632]	@ (8005928 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 80056ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056b0:	f003 0307 	and.w	r3, r3, #7
 80056b4:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	2b05      	cmp	r3, #5
 80056ba:	d850      	bhi.n	800575e <HAL_RCCEx_GetPeriphCLKFreq+0x147a>
 80056bc:	a201      	add	r2, pc, #4	@ (adr r2, 80056c4 <HAL_RCCEx_GetPeriphCLKFreq+0x13e0>)
 80056be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056c2:	bf00      	nop
 80056c4:	080056dd 	.word	0x080056dd
 80056c8:	080056e5 	.word	0x080056e5
 80056cc:	080056f9 	.word	0x080056f9
 80056d0:	0800570d 	.word	0x0800570d
 80056d4:	08005739 	.word	0x08005739
 80056d8:	0800574b 	.word	0x0800574b
          frequency = HAL_RCC_GetPCLK2Freq();
 80056dc:	f7fd fb00 	bl	8002ce0 <HAL_RCC_GetPCLK2Freq>
 80056e0:	6178      	str	r0, [r7, #20]
          break;
 80056e2:	e047      	b.n	8005774 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 80056e4:	4b90      	ldr	r3, [pc, #576]	@ (8005928 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 80056e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d038      	beq.n	8005762 <HAL_RCCEx_GetPeriphCLKFreq+0x147e>
            frequency = HAL_RCC_GetPLL2QFreq();
 80056f0:	f7fd fb5a 	bl	8002da8 <HAL_RCC_GetPLL2QFreq>
 80056f4:	6178      	str	r0, [r7, #20]
          break;
 80056f6:	e034      	b.n	8005762 <HAL_RCCEx_GetPeriphCLKFreq+0x147e>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 80056f8:	4b8b      	ldr	r3, [pc, #556]	@ (8005928 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 80056fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005700:	2b00      	cmp	r3, #0
 8005702:	d030      	beq.n	8005766 <HAL_RCCEx_GetPeriphCLKFreq+0x1482>
            frequency = HAL_RCC_GetPLL3QFreq();
 8005704:	f7fd fbc0 	bl	8002e88 <HAL_RCC_GetPLL3QFreq>
 8005708:	6178      	str	r0, [r7, #20]
          break;
 800570a:	e02c      	b.n	8005766 <HAL_RCCEx_GetPeriphCLKFreq+0x1482>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800570c:	4b86      	ldr	r3, [pc, #536]	@ (8005928 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f003 0304 	and.w	r3, r3, #4
 8005714:	2b00      	cmp	r3, #0
 8005716:	d028      	beq.n	800576a <HAL_RCCEx_GetPeriphCLKFreq+0x1486>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8005718:	4b83      	ldr	r3, [pc, #524]	@ (8005928 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f003 0320 	and.w	r3, r3, #32
 8005720:	2b00      	cmp	r3, #0
 8005722:	d022      	beq.n	800576a <HAL_RCCEx_GetPeriphCLKFreq+0x1486>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005724:	4b80      	ldr	r3, [pc, #512]	@ (8005928 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	08db      	lsrs	r3, r3, #3
 800572a:	f003 0303 	and.w	r3, r3, #3
 800572e:	4a7f      	ldr	r2, [pc, #508]	@ (800592c <HAL_RCCEx_GetPeriphCLKFreq+0x1648>)
 8005730:	fa22 f303 	lsr.w	r3, r2, r3
 8005734:	617b      	str	r3, [r7, #20]
          break;
 8005736:	e018      	b.n	800576a <HAL_RCCEx_GetPeriphCLKFreq+0x1486>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8005738:	4b7b      	ldr	r3, [pc, #492]	@ (8005928 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005740:	2b00      	cmp	r3, #0
 8005742:	d014      	beq.n	800576e <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
            frequency = CSI_VALUE;
 8005744:	4b7a      	ldr	r3, [pc, #488]	@ (8005930 <HAL_RCCEx_GetPeriphCLKFreq+0x164c>)
 8005746:	617b      	str	r3, [r7, #20]
          break;
 8005748:	e011      	b.n	800576e <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800574a:	4b77      	ldr	r3, [pc, #476]	@ (8005928 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 800574c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800574e:	f003 0302 	and.w	r3, r3, #2
 8005752:	2b00      	cmp	r3, #0
 8005754:	d00d      	beq.n	8005772 <HAL_RCCEx_GetPeriphCLKFreq+0x148e>
            frequency = LSE_VALUE;
 8005756:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800575a:	617b      	str	r3, [r7, #20]
          break;
 800575c:	e009      	b.n	8005772 <HAL_RCCEx_GetPeriphCLKFreq+0x148e>
          break;
 800575e:	bf00      	nop
 8005760:	e0fb      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005762:	bf00      	nop
 8005764:	e0f9      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005766:	bf00      	nop
 8005768:	e0f7      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800576a:	bf00      	nop
 800576c:	e0f5      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800576e:	bf00      	nop
 8005770:	e0f3      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005772:	bf00      	nop
      break;
 8005774:	e0f1      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_USART234578_SOURCE();
 8005776:	4b6c      	ldr	r3, [pc, #432]	@ (8005928 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8005778:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800577a:	f003 0307 	and.w	r3, r3, #7
 800577e:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8005780:	693b      	ldr	r3, [r7, #16]
 8005782:	2b05      	cmp	r3, #5
 8005784:	d84f      	bhi.n	8005826 <HAL_RCCEx_GetPeriphCLKFreq+0x1542>
 8005786:	a201      	add	r2, pc, #4	@ (adr r2, 800578c <HAL_RCCEx_GetPeriphCLKFreq+0x14a8>)
 8005788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800578c:	080057a5 	.word	0x080057a5
 8005790:	080057ad 	.word	0x080057ad
 8005794:	080057c1 	.word	0x080057c1
 8005798:	080057d5 	.word	0x080057d5
 800579c:	08005801 	.word	0x08005801
 80057a0:	08005813 	.word	0x08005813
          frequency = HAL_RCC_GetPCLK1Freq();
 80057a4:	f7fd fa80 	bl	8002ca8 <HAL_RCC_GetPCLK1Freq>
 80057a8:	6178      	str	r0, [r7, #20]
          break;
 80057aa:	e047      	b.n	800583c <HAL_RCCEx_GetPeriphCLKFreq+0x1558>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 80057ac:	4b5e      	ldr	r3, [pc, #376]	@ (8005928 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 80057ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d038      	beq.n	800582a <HAL_RCCEx_GetPeriphCLKFreq+0x1546>
            frequency = HAL_RCC_GetPLL2QFreq();
 80057b8:	f7fd faf6 	bl	8002da8 <HAL_RCC_GetPLL2QFreq>
 80057bc:	6178      	str	r0, [r7, #20]
          break;
 80057be:	e034      	b.n	800582a <HAL_RCCEx_GetPeriphCLKFreq+0x1546>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 80057c0:	4b59      	ldr	r3, [pc, #356]	@ (8005928 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 80057c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d030      	beq.n	800582e <HAL_RCCEx_GetPeriphCLKFreq+0x154a>
            frequency = HAL_RCC_GetPLL3QFreq();
 80057cc:	f7fd fb5c 	bl	8002e88 <HAL_RCC_GetPLL3QFreq>
 80057d0:	6178      	str	r0, [r7, #20]
          break;
 80057d2:	e02c      	b.n	800582e <HAL_RCCEx_GetPeriphCLKFreq+0x154a>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80057d4:	4b54      	ldr	r3, [pc, #336]	@ (8005928 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f003 0304 	and.w	r3, r3, #4
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d028      	beq.n	8005832 <HAL_RCCEx_GetPeriphCLKFreq+0x154e>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 80057e0:	4b51      	ldr	r3, [pc, #324]	@ (8005928 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f003 0320 	and.w	r3, r3, #32
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d022      	beq.n	8005832 <HAL_RCCEx_GetPeriphCLKFreq+0x154e>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80057ec:	4b4e      	ldr	r3, [pc, #312]	@ (8005928 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	08db      	lsrs	r3, r3, #3
 80057f2:	f003 0303 	and.w	r3, r3, #3
 80057f6:	4a4d      	ldr	r2, [pc, #308]	@ (800592c <HAL_RCCEx_GetPeriphCLKFreq+0x1648>)
 80057f8:	fa22 f303 	lsr.w	r3, r2, r3
 80057fc:	617b      	str	r3, [r7, #20]
          break;
 80057fe:	e018      	b.n	8005832 <HAL_RCCEx_GetPeriphCLKFreq+0x154e>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8005800:	4b49      	ldr	r3, [pc, #292]	@ (8005928 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005808:	2b00      	cmp	r3, #0
 800580a:	d014      	beq.n	8005836 <HAL_RCCEx_GetPeriphCLKFreq+0x1552>
            frequency = CSI_VALUE;
 800580c:	4b48      	ldr	r3, [pc, #288]	@ (8005930 <HAL_RCCEx_GetPeriphCLKFreq+0x164c>)
 800580e:	617b      	str	r3, [r7, #20]
          break;
 8005810:	e011      	b.n	8005836 <HAL_RCCEx_GetPeriphCLKFreq+0x1552>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005812:	4b45      	ldr	r3, [pc, #276]	@ (8005928 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8005814:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005816:	f003 0302 	and.w	r3, r3, #2
 800581a:	2b00      	cmp	r3, #0
 800581c:	d00d      	beq.n	800583a <HAL_RCCEx_GetPeriphCLKFreq+0x1556>
            frequency = LSE_VALUE;
 800581e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005822:	617b      	str	r3, [r7, #20]
          break;
 8005824:	e009      	b.n	800583a <HAL_RCCEx_GetPeriphCLKFreq+0x1556>
          break;
 8005826:	bf00      	nop
 8005828:	e097      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800582a:	bf00      	nop
 800582c:	e095      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800582e:	bf00      	nop
 8005830:	e093      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005832:	bf00      	nop
 8005834:	e091      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005836:	bf00      	nop
 8005838:	e08f      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800583a:	bf00      	nop
      break;
 800583c:	e08d      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_USBPHYC_SOURCE();
 800583e:	4b3a      	ldr	r3, [pc, #232]	@ (8005928 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8005840:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005842:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8005846:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8005848:	693b      	ldr	r3, [r7, #16]
 800584a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800584e:	d01d      	beq.n	800588c <HAL_RCCEx_GetPeriphCLKFreq+0x15a8>
 8005850:	693b      	ldr	r3, [r7, #16]
 8005852:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005856:	d823      	bhi.n	80058a0 <HAL_RCCEx_GetPeriphCLKFreq+0x15bc>
 8005858:	693b      	ldr	r3, [r7, #16]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d004      	beq.n	8005868 <HAL_RCCEx_GetPeriphCLKFreq+0x1584>
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005864:	d009      	beq.n	800587a <HAL_RCCEx_GetPeriphCLKFreq+0x1596>
          break;
 8005866:	e01b      	b.n	80058a0 <HAL_RCCEx_GetPeriphCLKFreq+0x15bc>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005868:	4b2f      	ldr	r3, [pc, #188]	@ (8005928 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005870:	2b00      	cmp	r3, #0
 8005872:	d017      	beq.n	80058a4 <HAL_RCCEx_GetPeriphCLKFreq+0x15c0>
            frequency = HSE_VALUE;
 8005874:	4b2f      	ldr	r3, [pc, #188]	@ (8005934 <HAL_RCCEx_GetPeriphCLKFreq+0x1650>)
 8005876:	617b      	str	r3, [r7, #20]
          break;
 8005878:	e014      	b.n	80058a4 <HAL_RCCEx_GetPeriphCLKFreq+0x15c0>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800587a:	4b2b      	ldr	r3, [pc, #172]	@ (8005928 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005882:	2b00      	cmp	r3, #0
 8005884:	d010      	beq.n	80058a8 <HAL_RCCEx_GetPeriphCLKFreq+0x15c4>
            frequency = (HSE_VALUE >> 1UL);
 8005886:	4b2c      	ldr	r3, [pc, #176]	@ (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x1654>)
 8005888:	617b      	str	r3, [r7, #20]
          break;
 800588a:	e00d      	b.n	80058a8 <HAL_RCCEx_GetPeriphCLKFreq+0x15c4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 800588c:	4b26      	ldr	r3, [pc, #152]	@ (8005928 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 800588e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005890:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005894:	2b00      	cmp	r3, #0
 8005896:	d009      	beq.n	80058ac <HAL_RCCEx_GetPeriphCLKFreq+0x15c8>
            frequency = HAL_RCC_GetPLL3QFreq();
 8005898:	f7fd faf6 	bl	8002e88 <HAL_RCC_GetPLL3QFreq>
 800589c:	6178      	str	r0, [r7, #20]
          break;
 800589e:	e005      	b.n	80058ac <HAL_RCCEx_GetPeriphCLKFreq+0x15c8>
          break;
 80058a0:	bf00      	nop
 80058a2:	e05a      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80058a4:	bf00      	nop
 80058a6:	e058      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80058a8:	bf00      	nop
 80058aa:	e056      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80058ac:	bf00      	nop
      break;
 80058ae:	e054      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_USBOTGFS_SOURCE();
 80058b0:	4b1d      	ldr	r3, [pc, #116]	@ (8005928 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 80058b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80058b4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80058b8:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80058c0:	d02f      	beq.n	8005922 <HAL_RCCEx_GetPeriphCLKFreq+0x163e>
 80058c2:	693b      	ldr	r3, [r7, #16]
 80058c4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80058c8:	d83a      	bhi.n	8005940 <HAL_RCCEx_GetPeriphCLKFreq+0x165c>
 80058ca:	693b      	ldr	r3, [r7, #16]
 80058cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80058d0:	d01e      	beq.n	8005910 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
 80058d2:	693b      	ldr	r3, [r7, #16]
 80058d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80058d8:	d832      	bhi.n	8005940 <HAL_RCCEx_GetPeriphCLKFreq+0x165c>
 80058da:	693b      	ldr	r3, [r7, #16]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d004      	beq.n	80058ea <HAL_RCCEx_GetPeriphCLKFreq+0x1606>
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80058e6:	d009      	beq.n	80058fc <HAL_RCCEx_GetPeriphCLKFreq+0x1618>
          break;
 80058e8:	e02a      	b.n	8005940 <HAL_RCCEx_GetPeriphCLKFreq+0x165c>
          if (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80058ea:	4b0f      	ldr	r3, [pc, #60]	@ (8005928 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d026      	beq.n	8005944 <HAL_RCCEx_GetPeriphCLKFreq+0x1660>
            frequency = HSI48_VALUE;
 80058f6:	4b11      	ldr	r3, [pc, #68]	@ (800593c <HAL_RCCEx_GetPeriphCLKFreq+0x1658>)
 80058f8:	617b      	str	r3, [r7, #20]
          break;
 80058fa:	e023      	b.n	8005944 <HAL_RCCEx_GetPeriphCLKFreq+0x1660>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 80058fc:	4b0a      	ldr	r3, [pc, #40]	@ (8005928 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 80058fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005900:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005904:	2b00      	cmp	r3, #0
 8005906:	d01f      	beq.n	8005948 <HAL_RCCEx_GetPeriphCLKFreq+0x1664>
            frequency = HAL_RCC_GetPLL3QFreq();
 8005908:	f7fd fabe 	bl	8002e88 <HAL_RCC_GetPLL3QFreq>
 800590c:	6178      	str	r0, [r7, #20]
          break;
 800590e:	e01b      	b.n	8005948 <HAL_RCCEx_GetPeriphCLKFreq+0x1664>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005910:	4b05      	ldr	r3, [pc, #20]	@ (8005928 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005918:	2b00      	cmp	r3, #0
 800591a:	d017      	beq.n	800594c <HAL_RCCEx_GetPeriphCLKFreq+0x1668>
            frequency = HSE_VALUE;
 800591c:	4b05      	ldr	r3, [pc, #20]	@ (8005934 <HAL_RCCEx_GetPeriphCLKFreq+0x1650>)
 800591e:	617b      	str	r3, [r7, #20]
          break;
 8005920:	e014      	b.n	800594c <HAL_RCCEx_GetPeriphCLKFreq+0x1668>
          break;
 8005922:	bf00      	nop
 8005924:	e019      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
 8005926:	bf00      	nop
 8005928:	58024400 	.word	0x58024400
 800592c:	03d09000 	.word	0x03d09000
 8005930:	003d0900 	.word	0x003d0900
 8005934:	016e3600 	.word	0x016e3600
 8005938:	00b71b00 	.word	0x00b71b00
 800593c:	02dc6c00 	.word	0x02dc6c00
          break;
 8005940:	bf00      	nop
 8005942:	e00a      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005944:	bf00      	nop
 8005946:	e008      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005948:	bf00      	nop
 800594a:	e006      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800594c:	bf00      	nop
      break;
 800594e:	e004      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      break;
 8005950:	bf00      	nop
 8005952:	e002      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      break;
 8005954:	bf00      	nop
 8005956:	e000      	b.n	800595a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      break;
 8005958:	bf00      	nop
  }

  return frequency;
 800595a:	697b      	ldr	r3, [r7, #20]
}
 800595c:	4618      	mov	r0, r3
 800595e:	3718      	adds	r7, #24
 8005960:	46bd      	mov	sp, r7
 8005962:	bd80      	pop	{r7, pc}

08005964 <HAL_RCCEx_EnableClockProtection>:
  *            @arg RCC_CLOCKPROTECT_FMC     FMC clock protection
  *            @arg RCC_CLOCKPROTECT_XSPI    XSPIs clock protection
  * @retval None
  */
void HAL_RCCEx_EnableClockProtection(uint32_t ProtectClk)
{
 8005964:	b480      	push	{r7}
 8005966:	b083      	sub	sp, #12
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_RCC_CLOCKPROTECTION(ProtectClk));

  SET_BIT(RCC->CKPROTR, ProtectClk);
 800596c:	4b06      	ldr	r3, [pc, #24]	@ (8005988 <HAL_RCCEx_EnableClockProtection+0x24>)
 800596e:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 8005972:	4905      	ldr	r1, [pc, #20]	@ (8005988 <HAL_RCCEx_EnableClockProtection+0x24>)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	4313      	orrs	r3, r2
 8005978:	f8c1 3100 	str.w	r3, [r1, #256]	@ 0x100
}
 800597c:	bf00      	nop
 800597e:	370c      	adds	r7, #12
 8005980:	46bd      	mov	sp, r7
 8005982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005986:	4770      	bx	lr
 8005988:	58024400 	.word	0x58024400

0800598c <RCC_GetCLKPFreq>:
/**
  * @brief  Compute PLL2 VCO output frequency
  * @retval Value of PLL2 VCO output frequency
  */
static uint32_t RCC_GetCLKPFreq(void)
{
 800598c:	b480      	push	{r7}
 800598e:	b083      	sub	sp, #12
 8005990:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8005992:	2300      	movs	r3, #0
 8005994:	607b      	str	r3, [r7, #4]
  uint32_t ckpclocksource;

  ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005996:	4b1f      	ldr	r3, [pc, #124]	@ (8005a14 <RCC_GetCLKPFreq+0x88>)
 8005998:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800599a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800599e:	603b      	str	r3, [r7, #0]

  if (ckpclocksource == RCC_CLKPSOURCE_HSI)
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d115      	bne.n	80059d2 <RCC_GetCLKPFreq+0x46>
  {
    if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80059a6:	4b1b      	ldr	r3, [pc, #108]	@ (8005a14 <RCC_GetCLKPFreq+0x88>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f003 0304 	and.w	r3, r3, #4
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d028      	beq.n	8005a04 <RCC_GetCLKPFreq+0x78>
    {
      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 80059b2:	4b18      	ldr	r3, [pc, #96]	@ (8005a14 <RCC_GetCLKPFreq+0x88>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f003 0320 	and.w	r3, r3, #32
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d022      	beq.n	8005a04 <RCC_GetCLKPFreq+0x78>
      {
        frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80059be:	4b15      	ldr	r3, [pc, #84]	@ (8005a14 <RCC_GetCLKPFreq+0x88>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	08db      	lsrs	r3, r3, #3
 80059c4:	f003 0303 	and.w	r3, r3, #3
 80059c8:	4a13      	ldr	r2, [pc, #76]	@ (8005a18 <RCC_GetCLKPFreq+0x8c>)
 80059ca:	fa22 f303 	lsr.w	r3, r2, r3
 80059ce:	607b      	str	r3, [r7, #4]
 80059d0:	e018      	b.n	8005a04 <RCC_GetCLKPFreq+0x78>
      {
        /* Can't retrieve HSIDIV value */
      }
    }
  }
  else if (ckpclocksource == RCC_CLKPSOURCE_CSI)
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80059d8:	d108      	bne.n	80059ec <RCC_GetCLKPFreq+0x60>
  {
    if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80059da:	4b0e      	ldr	r3, [pc, #56]	@ (8005a14 <RCC_GetCLKPFreq+0x88>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d00e      	beq.n	8005a04 <RCC_GetCLKPFreq+0x78>
    {
      frequency = CSI_VALUE;
 80059e6:	4b0d      	ldr	r3, [pc, #52]	@ (8005a1c <RCC_GetCLKPFreq+0x90>)
 80059e8:	607b      	str	r3, [r7, #4]
 80059ea:	e00b      	b.n	8005a04 <RCC_GetCLKPFreq+0x78>
    }
  }
  else if (ckpclocksource == RCC_CLKPSOURCE_HSE)
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80059f2:	d107      	bne.n	8005a04 <RCC_GetCLKPFreq+0x78>
  {
    if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80059f4:	4b07      	ldr	r3, [pc, #28]	@ (8005a14 <RCC_GetCLKPFreq+0x88>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d001      	beq.n	8005a04 <RCC_GetCLKPFreq+0x78>
    {
      frequency = HSE_VALUE;
 8005a00:	4b07      	ldr	r3, [pc, #28]	@ (8005a20 <RCC_GetCLKPFreq+0x94>)
 8005a02:	607b      	str	r3, [r7, #4]
  {
    /* Nothing to do, case the CKPER is disabled */
    /* frequency is by default set to 0          */
  }

  return frequency;
 8005a04:	687b      	ldr	r3, [r7, #4]
}
 8005a06:	4618      	mov	r0, r3
 8005a08:	370c      	adds	r7, #12
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a10:	4770      	bx	lr
 8005a12:	bf00      	nop
 8005a14:	58024400 	.word	0x58024400
 8005a18:	03d09000 	.word	0x03d09000
 8005a1c:	003d0900 	.word	0x003d0900
 8005a20:	016e3600 	.word	0x016e3600

08005a24 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b082      	sub	sp, #8
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d101      	bne.n	8005a36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a32:	2301      	movs	r3, #1
 8005a34:	e042      	b.n	8005abc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d106      	bne.n	8005a4e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2200      	movs	r2, #0
 8005a44:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a48:	6878      	ldr	r0, [r7, #4]
 8005a4a:	f7fb f911 	bl	8000c70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2224      	movs	r2, #36	@ 0x24
 8005a52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	681a      	ldr	r2, [r3, #0]
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f022 0201 	bic.w	r2, r2, #1
 8005a64:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d002      	beq.n	8005a74 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005a6e:	6878      	ldr	r0, [r7, #4]
 8005a70:	f000 fc58 	bl	8006324 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005a74:	6878      	ldr	r0, [r7, #4]
 8005a76:	f000 f8bf 	bl	8005bf8 <UART_SetConfig>
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	2b01      	cmp	r3, #1
 8005a7e:	d101      	bne.n	8005a84 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005a80:	2301      	movs	r3, #1
 8005a82:	e01b      	b.n	8005abc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	685a      	ldr	r2, [r3, #4]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005a92:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	689a      	ldr	r2, [r3, #8]
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005aa2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	681a      	ldr	r2, [r3, #0]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f042 0201 	orr.w	r2, r2, #1
 8005ab2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005ab4:	6878      	ldr	r0, [r7, #4]
 8005ab6:	f000 fcd7 	bl	8006468 <UART_CheckIdleState>
 8005aba:	4603      	mov	r3, r0
}
 8005abc:	4618      	mov	r0, r3
 8005abe:	3708      	adds	r7, #8
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bd80      	pop	{r7, pc}

08005ac4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b08a      	sub	sp, #40	@ 0x28
 8005ac8:	af02      	add	r7, sp, #8
 8005aca:	60f8      	str	r0, [r7, #12]
 8005acc:	60b9      	str	r1, [r7, #8]
 8005ace:	603b      	str	r3, [r7, #0]
 8005ad0:	4613      	mov	r3, r2
 8005ad2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ada:	2b20      	cmp	r3, #32
 8005adc:	f040 8086 	bne.w	8005bec <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d002      	beq.n	8005aec <HAL_UART_Transmit+0x28>
 8005ae6:	88fb      	ldrh	r3, [r7, #6]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d101      	bne.n	8005af0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005aec:	2301      	movs	r3, #1
 8005aee:	e07e      	b.n	8005bee <HAL_UART_Transmit+0x12a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	2200      	movs	r2, #0
 8005af4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	2221      	movs	r2, #33	@ 0x21
 8005afc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005b00:	f7fb fdba 	bl	8001678 <HAL_GetTick>
 8005b04:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	88fa      	ldrh	r2, [r7, #6]
 8005b0a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	88fa      	ldrh	r2, [r7, #6]
 8005b12:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	689b      	ldr	r3, [r3, #8]
 8005b1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b1e:	d108      	bne.n	8005b32 <HAL_UART_Transmit+0x6e>
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	691b      	ldr	r3, [r3, #16]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d104      	bne.n	8005b32 <HAL_UART_Transmit+0x6e>
    {
      pdata8bits  = NULL;
 8005b28:	2300      	movs	r3, #0
 8005b2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	61bb      	str	r3, [r7, #24]
 8005b30:	e003      	b.n	8005b3a <HAL_UART_Transmit+0x76>
    }
    else
    {
      pdata8bits  = pData;
 8005b32:	68bb      	ldr	r3, [r7, #8]
 8005b34:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005b36:	2300      	movs	r3, #0
 8005b38:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005b3a:	e03a      	b.n	8005bb2 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	9300      	str	r3, [sp, #0]
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	2200      	movs	r2, #0
 8005b44:	2180      	movs	r1, #128	@ 0x80
 8005b46:	68f8      	ldr	r0, [r7, #12]
 8005b48:	f000 fd38 	bl	80065bc <UART_WaitOnFlagUntilTimeout>
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d005      	beq.n	8005b5e <HAL_UART_Transmit+0x9a>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	2220      	movs	r2, #32
 8005b56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005b5a:	2303      	movs	r3, #3
 8005b5c:	e047      	b.n	8005bee <HAL_UART_Transmit+0x12a>
      }
      if (pdata8bits == NULL)
 8005b5e:	69fb      	ldr	r3, [r7, #28]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d10b      	bne.n	8005b7c <HAL_UART_Transmit+0xb8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005b64:	69bb      	ldr	r3, [r7, #24]
 8005b66:	881b      	ldrh	r3, [r3, #0]
 8005b68:	461a      	mov	r2, r3
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b72:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005b74:	69bb      	ldr	r3, [r7, #24]
 8005b76:	3302      	adds	r3, #2
 8005b78:	61bb      	str	r3, [r7, #24]
 8005b7a:	e007      	b.n	8005b8c <HAL_UART_Transmit+0xc8>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005b7c:	69fb      	ldr	r3, [r7, #28]
 8005b7e:	781a      	ldrb	r2, [r3, #0]
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005b86:	69fb      	ldr	r3, [r7, #28]
 8005b88:	3301      	adds	r3, #1
 8005b8a:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b92:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8005b96:	2b21      	cmp	r3, #33	@ 0x21
 8005b98:	d109      	bne.n	8005bae <HAL_UART_Transmit+0xea>
      {
        huart->TxXferCount--;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005ba0:	b29b      	uxth	r3, r3
 8005ba2:	3b01      	subs	r3, #1
 8005ba4:	b29a      	uxth	r2, r3
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8005bac:	e001      	b.n	8005bb2 <HAL_UART_Transmit+0xee>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 8005bae:	2301      	movs	r3, #1
 8005bb0:	e01d      	b.n	8005bee <HAL_UART_Transmit+0x12a>
    while (huart->TxXferCount > 0U)
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005bb8:	b29b      	uxth	r3, r3
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d1be      	bne.n	8005b3c <HAL_UART_Transmit+0x78>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	9300      	str	r3, [sp, #0]
 8005bc2:	697b      	ldr	r3, [r7, #20]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	2140      	movs	r1, #64	@ 0x40
 8005bc8:	68f8      	ldr	r0, [r7, #12]
 8005bca:	f000 fcf7 	bl	80065bc <UART_WaitOnFlagUntilTimeout>
 8005bce:	4603      	mov	r3, r0
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d005      	beq.n	8005be0 <HAL_UART_Transmit+0x11c>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	2220      	movs	r2, #32
 8005bd8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005bdc:	2303      	movs	r3, #3
 8005bde:	e006      	b.n	8005bee <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	2220      	movs	r2, #32
 8005be4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005be8:	2300      	movs	r3, #0
 8005bea:	e000      	b.n	8005bee <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8005bec:	2302      	movs	r3, #2
  }
}
 8005bee:	4618      	mov	r0, r3
 8005bf0:	3720      	adds	r7, #32
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	bd80      	pop	{r7, pc}
	...

08005bf8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005bf8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005bfc:	b08c      	sub	sp, #48	@ 0x30
 8005bfe:	af00      	add	r7, sp, #0
 8005c00:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005c02:	2300      	movs	r3, #0
 8005c04:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005c08:	697b      	ldr	r3, [r7, #20]
 8005c0a:	689a      	ldr	r2, [r3, #8]
 8005c0c:	697b      	ldr	r3, [r7, #20]
 8005c0e:	691b      	ldr	r3, [r3, #16]
 8005c10:	431a      	orrs	r2, r3
 8005c12:	697b      	ldr	r3, [r7, #20]
 8005c14:	695b      	ldr	r3, [r3, #20]
 8005c16:	431a      	orrs	r2, r3
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	69db      	ldr	r3, [r3, #28]
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005c20:	697b      	ldr	r3, [r7, #20]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	681a      	ldr	r2, [r3, #0]
 8005c26:	4bb3      	ldr	r3, [pc, #716]	@ (8005ef4 <UART_SetConfig+0x2fc>)
 8005c28:	4013      	ands	r3, r2
 8005c2a:	697a      	ldr	r2, [r7, #20]
 8005c2c:	6812      	ldr	r2, [r2, #0]
 8005c2e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005c30:	430b      	orrs	r3, r1
 8005c32:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c34:	697b      	ldr	r3, [r7, #20]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	685b      	ldr	r3, [r3, #4]
 8005c3a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	68da      	ldr	r2, [r3, #12]
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	430a      	orrs	r2, r1
 8005c48:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005c4a:	697b      	ldr	r3, [r7, #20]
 8005c4c:	699b      	ldr	r3, [r3, #24]
 8005c4e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005c50:	697b      	ldr	r3, [r7, #20]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	4aa8      	ldr	r2, [pc, #672]	@ (8005ef8 <UART_SetConfig+0x300>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d004      	beq.n	8005c64 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005c5a:	697b      	ldr	r3, [r7, #20]
 8005c5c:	6a1b      	ldr	r3, [r3, #32]
 8005c5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c60:	4313      	orrs	r3, r2
 8005c62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005c64:	697b      	ldr	r3, [r7, #20]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	689a      	ldr	r2, [r3, #8]
 8005c6a:	4ba4      	ldr	r3, [pc, #656]	@ (8005efc <UART_SetConfig+0x304>)
 8005c6c:	4013      	ands	r3, r2
 8005c6e:	697a      	ldr	r2, [r7, #20]
 8005c70:	6812      	ldr	r2, [r2, #0]
 8005c72:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005c74:	430b      	orrs	r3, r1
 8005c76:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005c78:	697b      	ldr	r3, [r7, #20]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c7e:	f023 010f 	bic.w	r1, r3, #15
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005c86:	697b      	ldr	r3, [r7, #20]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	430a      	orrs	r2, r1
 8005c8c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005c8e:	697b      	ldr	r3, [r7, #20]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4a9b      	ldr	r2, [pc, #620]	@ (8005f00 <UART_SetConfig+0x308>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d131      	bne.n	8005cfc <UART_SetConfig+0x104>
 8005c98:	4b9a      	ldr	r3, [pc, #616]	@ (8005f04 <UART_SetConfig+0x30c>)
 8005c9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c9c:	f003 0307 	and.w	r3, r3, #7
 8005ca0:	2b05      	cmp	r3, #5
 8005ca2:	d827      	bhi.n	8005cf4 <UART_SetConfig+0xfc>
 8005ca4:	a201      	add	r2, pc, #4	@ (adr r2, 8005cac <UART_SetConfig+0xb4>)
 8005ca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005caa:	bf00      	nop
 8005cac:	08005cc5 	.word	0x08005cc5
 8005cb0:	08005ccd 	.word	0x08005ccd
 8005cb4:	08005cd5 	.word	0x08005cd5
 8005cb8:	08005cdd 	.word	0x08005cdd
 8005cbc:	08005ce5 	.word	0x08005ce5
 8005cc0:	08005ced 	.word	0x08005ced
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cca:	e0a0      	b.n	8005e0e <UART_SetConfig+0x216>
 8005ccc:	2304      	movs	r3, #4
 8005cce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cd2:	e09c      	b.n	8005e0e <UART_SetConfig+0x216>
 8005cd4:	2308      	movs	r3, #8
 8005cd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cda:	e098      	b.n	8005e0e <UART_SetConfig+0x216>
 8005cdc:	2310      	movs	r3, #16
 8005cde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ce2:	e094      	b.n	8005e0e <UART_SetConfig+0x216>
 8005ce4:	2320      	movs	r3, #32
 8005ce6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cea:	e090      	b.n	8005e0e <UART_SetConfig+0x216>
 8005cec:	2340      	movs	r3, #64	@ 0x40
 8005cee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cf2:	e08c      	b.n	8005e0e <UART_SetConfig+0x216>
 8005cf4:	2380      	movs	r3, #128	@ 0x80
 8005cf6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cfa:	e088      	b.n	8005e0e <UART_SetConfig+0x216>
 8005cfc:	697b      	ldr	r3, [r7, #20]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	4a81      	ldr	r2, [pc, #516]	@ (8005f08 <UART_SetConfig+0x310>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d018      	beq.n	8005d38 <UART_SetConfig+0x140>
 8005d06:	697b      	ldr	r3, [r7, #20]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4a80      	ldr	r2, [pc, #512]	@ (8005f0c <UART_SetConfig+0x314>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d013      	beq.n	8005d38 <UART_SetConfig+0x140>
 8005d10:	697b      	ldr	r3, [r7, #20]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	4a7e      	ldr	r2, [pc, #504]	@ (8005f10 <UART_SetConfig+0x318>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d00e      	beq.n	8005d38 <UART_SetConfig+0x140>
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4a7d      	ldr	r2, [pc, #500]	@ (8005f14 <UART_SetConfig+0x31c>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d009      	beq.n	8005d38 <UART_SetConfig+0x140>
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4a7b      	ldr	r2, [pc, #492]	@ (8005f18 <UART_SetConfig+0x320>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d004      	beq.n	8005d38 <UART_SetConfig+0x140>
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	4a7a      	ldr	r2, [pc, #488]	@ (8005f1c <UART_SetConfig+0x324>)
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d131      	bne.n	8005d9c <UART_SetConfig+0x1a4>
 8005d38:	4b72      	ldr	r3, [pc, #456]	@ (8005f04 <UART_SetConfig+0x30c>)
 8005d3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d3c:	f003 0307 	and.w	r3, r3, #7
 8005d40:	2b05      	cmp	r3, #5
 8005d42:	d827      	bhi.n	8005d94 <UART_SetConfig+0x19c>
 8005d44:	a201      	add	r2, pc, #4	@ (adr r2, 8005d4c <UART_SetConfig+0x154>)
 8005d46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d4a:	bf00      	nop
 8005d4c:	08005d65 	.word	0x08005d65
 8005d50:	08005d6d 	.word	0x08005d6d
 8005d54:	08005d75 	.word	0x08005d75
 8005d58:	08005d7d 	.word	0x08005d7d
 8005d5c:	08005d85 	.word	0x08005d85
 8005d60:	08005d8d 	.word	0x08005d8d
 8005d64:	2300      	movs	r3, #0
 8005d66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d6a:	e016      	b.n	8005d9a <UART_SetConfig+0x1a2>
 8005d6c:	2304      	movs	r3, #4
 8005d6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d72:	e012      	b.n	8005d9a <UART_SetConfig+0x1a2>
 8005d74:	2308      	movs	r3, #8
 8005d76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d7a:	e00e      	b.n	8005d9a <UART_SetConfig+0x1a2>
 8005d7c:	2310      	movs	r3, #16
 8005d7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d82:	e00a      	b.n	8005d9a <UART_SetConfig+0x1a2>
 8005d84:	2320      	movs	r3, #32
 8005d86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d8a:	e006      	b.n	8005d9a <UART_SetConfig+0x1a2>
 8005d8c:	2340      	movs	r3, #64	@ 0x40
 8005d8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d92:	e002      	b.n	8005d9a <UART_SetConfig+0x1a2>
 8005d94:	2380      	movs	r3, #128	@ 0x80
 8005d96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d9a:	e038      	b.n	8005e0e <UART_SetConfig+0x216>
 8005d9c:	697b      	ldr	r3, [r7, #20]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a55      	ldr	r2, [pc, #340]	@ (8005ef8 <UART_SetConfig+0x300>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d130      	bne.n	8005e08 <UART_SetConfig+0x210>
 8005da6:	4b57      	ldr	r3, [pc, #348]	@ (8005f04 <UART_SetConfig+0x30c>)
 8005da8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005daa:	f003 0307 	and.w	r3, r3, #7
 8005dae:	2b05      	cmp	r3, #5
 8005db0:	d826      	bhi.n	8005e00 <UART_SetConfig+0x208>
 8005db2:	a201      	add	r2, pc, #4	@ (adr r2, 8005db8 <UART_SetConfig+0x1c0>)
 8005db4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005db8:	08005dd1 	.word	0x08005dd1
 8005dbc:	08005dd9 	.word	0x08005dd9
 8005dc0:	08005de1 	.word	0x08005de1
 8005dc4:	08005de9 	.word	0x08005de9
 8005dc8:	08005df1 	.word	0x08005df1
 8005dcc:	08005df9 	.word	0x08005df9
 8005dd0:	2302      	movs	r3, #2
 8005dd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005dd6:	e01a      	b.n	8005e0e <UART_SetConfig+0x216>
 8005dd8:	2304      	movs	r3, #4
 8005dda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005dde:	e016      	b.n	8005e0e <UART_SetConfig+0x216>
 8005de0:	2308      	movs	r3, #8
 8005de2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005de6:	e012      	b.n	8005e0e <UART_SetConfig+0x216>
 8005de8:	2310      	movs	r3, #16
 8005dea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005dee:	e00e      	b.n	8005e0e <UART_SetConfig+0x216>
 8005df0:	2320      	movs	r3, #32
 8005df2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005df6:	e00a      	b.n	8005e0e <UART_SetConfig+0x216>
 8005df8:	2340      	movs	r3, #64	@ 0x40
 8005dfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005dfe:	e006      	b.n	8005e0e <UART_SetConfig+0x216>
 8005e00:	2380      	movs	r3, #128	@ 0x80
 8005e02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e06:	e002      	b.n	8005e0e <UART_SetConfig+0x216>
 8005e08:	2380      	movs	r3, #128	@ 0x80
 8005e0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4a39      	ldr	r2, [pc, #228]	@ (8005ef8 <UART_SetConfig+0x300>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	f040 80fe 	bne.w	8006016 <UART_SetConfig+0x41e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005e1a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005e1e:	2b20      	cmp	r3, #32
 8005e20:	dc48      	bgt.n	8005eb4 <UART_SetConfig+0x2bc>
 8005e22:	2b02      	cmp	r3, #2
 8005e24:	f2c0 8088 	blt.w	8005f38 <UART_SetConfig+0x340>
 8005e28:	3b02      	subs	r3, #2
 8005e2a:	2b1e      	cmp	r3, #30
 8005e2c:	f200 8084 	bhi.w	8005f38 <UART_SetConfig+0x340>
 8005e30:	a201      	add	r2, pc, #4	@ (adr r2, 8005e38 <UART_SetConfig+0x240>)
 8005e32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e36:	bf00      	nop
 8005e38:	08005ecb 	.word	0x08005ecb
 8005e3c:	08005f39 	.word	0x08005f39
 8005e40:	08005ebb 	.word	0x08005ebb
 8005e44:	08005f39 	.word	0x08005f39
 8005e48:	08005f39 	.word	0x08005f39
 8005e4c:	08005f39 	.word	0x08005f39
 8005e50:	08005ec3 	.word	0x08005ec3
 8005e54:	08005f39 	.word	0x08005f39
 8005e58:	08005f39 	.word	0x08005f39
 8005e5c:	08005f39 	.word	0x08005f39
 8005e60:	08005f39 	.word	0x08005f39
 8005e64:	08005f39 	.word	0x08005f39
 8005e68:	08005f39 	.word	0x08005f39
 8005e6c:	08005f39 	.word	0x08005f39
 8005e70:	08005ed3 	.word	0x08005ed3
 8005e74:	08005f39 	.word	0x08005f39
 8005e78:	08005f39 	.word	0x08005f39
 8005e7c:	08005f39 	.word	0x08005f39
 8005e80:	08005f39 	.word	0x08005f39
 8005e84:	08005f39 	.word	0x08005f39
 8005e88:	08005f39 	.word	0x08005f39
 8005e8c:	08005f39 	.word	0x08005f39
 8005e90:	08005f39 	.word	0x08005f39
 8005e94:	08005f39 	.word	0x08005f39
 8005e98:	08005f39 	.word	0x08005f39
 8005e9c:	08005f39 	.word	0x08005f39
 8005ea0:	08005f39 	.word	0x08005f39
 8005ea4:	08005f39 	.word	0x08005f39
 8005ea8:	08005f39 	.word	0x08005f39
 8005eac:	08005f39 	.word	0x08005f39
 8005eb0:	08005f2b 	.word	0x08005f2b
 8005eb4:	2b40      	cmp	r3, #64	@ 0x40
 8005eb6:	d03b      	beq.n	8005f30 <UART_SetConfig+0x338>
 8005eb8:	e03e      	b.n	8005f38 <UART_SetConfig+0x340>
    {
      case UART_CLOCKSOURCE_PLL2Q:
        pclk = HAL_RCC_GetPLL2QFreq();
 8005eba:	f7fc ff75 	bl	8002da8 <HAL_RCC_GetPLL2QFreq>
 8005ebe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005ec0:	e040      	b.n	8005f44 <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_PLL3Q:
        pclk = HAL_RCC_GetPLL3QFreq();
 8005ec2:	f7fc ffe1 	bl	8002e88 <HAL_RCC_GetPLL3QFreq>
 8005ec6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005ec8:	e03c      	b.n	8005f44 <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_PCLK4:
        pclk = HAL_RCC_GetPCLK4Freq();
 8005eca:	f7fc ff25 	bl	8002d18 <HAL_RCC_GetPCLK4Freq>
 8005ece:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005ed0:	e038      	b.n	8005f44 <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005ed2:	4b0c      	ldr	r3, [pc, #48]	@ (8005f04 <UART_SetConfig+0x30c>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f003 0320 	and.w	r3, r3, #32
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d022      	beq.n	8005f24 <UART_SetConfig+0x32c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005ede:	4b09      	ldr	r3, [pc, #36]	@ (8005f04 <UART_SetConfig+0x30c>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	08db      	lsrs	r3, r3, #3
 8005ee4:	f003 0303 	and.w	r3, r3, #3
 8005ee8:	4a0d      	ldr	r2, [pc, #52]	@ (8005f20 <UART_SetConfig+0x328>)
 8005eea:	fa22 f303 	lsr.w	r3, r2, r3
 8005eee:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005ef0:	e028      	b.n	8005f44 <UART_SetConfig+0x34c>
 8005ef2:	bf00      	nop
 8005ef4:	cfff69f3 	.word	0xcfff69f3
 8005ef8:	58000c00 	.word	0x58000c00
 8005efc:	11fff4ff 	.word	0x11fff4ff
 8005f00:	42001000 	.word	0x42001000
 8005f04:	58024400 	.word	0x58024400
 8005f08:	40004400 	.word	0x40004400
 8005f0c:	40004800 	.word	0x40004800
 8005f10:	40004c00 	.word	0x40004c00
 8005f14:	40005000 	.word	0x40005000
 8005f18:	40007800 	.word	0x40007800
 8005f1c:	40007c00 	.word	0x40007c00
 8005f20:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8005f24:	4b99      	ldr	r3, [pc, #612]	@ (800618c <UART_SetConfig+0x594>)
 8005f26:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005f28:	e00c      	b.n	8005f44 <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005f2a:	4b99      	ldr	r3, [pc, #612]	@ (8006190 <UART_SetConfig+0x598>)
 8005f2c:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005f2e:	e009      	b.n	8005f44 <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f30:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f34:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005f36:	e005      	b.n	8005f44 <UART_SetConfig+0x34c>
      default:
        pclk = 0U;
 8005f38:	2300      	movs	r3, #0
 8005f3a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005f42:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	f000 81ce 	beq.w	80062e8 <UART_SetConfig+0x6f0>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005f4c:	697b      	ldr	r3, [r7, #20]
 8005f4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f50:	4a90      	ldr	r2, [pc, #576]	@ (8006194 <UART_SetConfig+0x59c>)
 8005f52:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f56:	461a      	mov	r2, r3
 8005f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f5a:	fbb3 f3f2 	udiv	r3, r3, r2
 8005f5e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005f60:	697b      	ldr	r3, [r7, #20]
 8005f62:	685a      	ldr	r2, [r3, #4]
 8005f64:	4613      	mov	r3, r2
 8005f66:	005b      	lsls	r3, r3, #1
 8005f68:	4413      	add	r3, r2
 8005f6a:	69ba      	ldr	r2, [r7, #24]
 8005f6c:	429a      	cmp	r2, r3
 8005f6e:	d305      	bcc.n	8005f7c <UART_SetConfig+0x384>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005f70:	697b      	ldr	r3, [r7, #20]
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005f76:	69ba      	ldr	r2, [r7, #24]
 8005f78:	429a      	cmp	r2, r3
 8005f7a:	d903      	bls.n	8005f84 <UART_SetConfig+0x38c>
      {
        ret = HAL_ERROR;
 8005f7c:	2301      	movs	r3, #1
 8005f7e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005f82:	e1b1      	b.n	80062e8 <UART_SetConfig+0x6f0>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f86:	2200      	movs	r2, #0
 8005f88:	60bb      	str	r3, [r7, #8]
 8005f8a:	60fa      	str	r2, [r7, #12]
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f90:	4a80      	ldr	r2, [pc, #512]	@ (8006194 <UART_SetConfig+0x59c>)
 8005f92:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f96:	b29b      	uxth	r3, r3
 8005f98:	2200      	movs	r2, #0
 8005f9a:	603b      	str	r3, [r7, #0]
 8005f9c:	607a      	str	r2, [r7, #4]
 8005f9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005fa2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005fa6:	f7fa f9f3 	bl	8000390 <__aeabi_uldivmod>
 8005faa:	4602      	mov	r2, r0
 8005fac:	460b      	mov	r3, r1
 8005fae:	4610      	mov	r0, r2
 8005fb0:	4619      	mov	r1, r3
 8005fb2:	f04f 0200 	mov.w	r2, #0
 8005fb6:	f04f 0300 	mov.w	r3, #0
 8005fba:	020b      	lsls	r3, r1, #8
 8005fbc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005fc0:	0202      	lsls	r2, r0, #8
 8005fc2:	6979      	ldr	r1, [r7, #20]
 8005fc4:	6849      	ldr	r1, [r1, #4]
 8005fc6:	0849      	lsrs	r1, r1, #1
 8005fc8:	2000      	movs	r0, #0
 8005fca:	460c      	mov	r4, r1
 8005fcc:	4605      	mov	r5, r0
 8005fce:	eb12 0804 	adds.w	r8, r2, r4
 8005fd2:	eb43 0905 	adc.w	r9, r3, r5
 8005fd6:	697b      	ldr	r3, [r7, #20]
 8005fd8:	685b      	ldr	r3, [r3, #4]
 8005fda:	2200      	movs	r2, #0
 8005fdc:	469a      	mov	sl, r3
 8005fde:	4693      	mov	fp, r2
 8005fe0:	4652      	mov	r2, sl
 8005fe2:	465b      	mov	r3, fp
 8005fe4:	4640      	mov	r0, r8
 8005fe6:	4649      	mov	r1, r9
 8005fe8:	f7fa f9d2 	bl	8000390 <__aeabi_uldivmod>
 8005fec:	4602      	mov	r2, r0
 8005fee:	460b      	mov	r3, r1
 8005ff0:	4613      	mov	r3, r2
 8005ff2:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005ff4:	6a3b      	ldr	r3, [r7, #32]
 8005ff6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ffa:	d308      	bcc.n	800600e <UART_SetConfig+0x416>
 8005ffc:	6a3b      	ldr	r3, [r7, #32]
 8005ffe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006002:	d204      	bcs.n	800600e <UART_SetConfig+0x416>
        {
          huart->Instance->BRR = usartdiv;
 8006004:	697b      	ldr	r3, [r7, #20]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	6a3a      	ldr	r2, [r7, #32]
 800600a:	60da      	str	r2, [r3, #12]
 800600c:	e16c      	b.n	80062e8 <UART_SetConfig+0x6f0>
        }
        else
        {
          ret = HAL_ERROR;
 800600e:	2301      	movs	r3, #1
 8006010:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006014:	e168      	b.n	80062e8 <UART_SetConfig+0x6f0>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006016:	697b      	ldr	r3, [r7, #20]
 8006018:	69db      	ldr	r3, [r3, #28]
 800601a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800601e:	f040 80bd 	bne.w	800619c <UART_SetConfig+0x5a4>
  {
    switch (clocksource)
 8006022:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006026:	2b20      	cmp	r3, #32
 8006028:	dc48      	bgt.n	80060bc <UART_SetConfig+0x4c4>
 800602a:	2b00      	cmp	r3, #0
 800602c:	db73      	blt.n	8006116 <UART_SetConfig+0x51e>
 800602e:	2b20      	cmp	r3, #32
 8006030:	d871      	bhi.n	8006116 <UART_SetConfig+0x51e>
 8006032:	a201      	add	r2, pc, #4	@ (adr r2, 8006038 <UART_SetConfig+0x440>)
 8006034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006038:	080060c3 	.word	0x080060c3
 800603c:	080060cb 	.word	0x080060cb
 8006040:	08006117 	.word	0x08006117
 8006044:	08006117 	.word	0x08006117
 8006048:	080060d3 	.word	0x080060d3
 800604c:	08006117 	.word	0x08006117
 8006050:	08006117 	.word	0x08006117
 8006054:	08006117 	.word	0x08006117
 8006058:	080060db 	.word	0x080060db
 800605c:	08006117 	.word	0x08006117
 8006060:	08006117 	.word	0x08006117
 8006064:	08006117 	.word	0x08006117
 8006068:	08006117 	.word	0x08006117
 800606c:	08006117 	.word	0x08006117
 8006070:	08006117 	.word	0x08006117
 8006074:	08006117 	.word	0x08006117
 8006078:	080060e3 	.word	0x080060e3
 800607c:	08006117 	.word	0x08006117
 8006080:	08006117 	.word	0x08006117
 8006084:	08006117 	.word	0x08006117
 8006088:	08006117 	.word	0x08006117
 800608c:	08006117 	.word	0x08006117
 8006090:	08006117 	.word	0x08006117
 8006094:	08006117 	.word	0x08006117
 8006098:	08006117 	.word	0x08006117
 800609c:	08006117 	.word	0x08006117
 80060a0:	08006117 	.word	0x08006117
 80060a4:	08006117 	.word	0x08006117
 80060a8:	08006117 	.word	0x08006117
 80060ac:	08006117 	.word	0x08006117
 80060b0:	08006117 	.word	0x08006117
 80060b4:	08006117 	.word	0x08006117
 80060b8:	08006109 	.word	0x08006109
 80060bc:	2b40      	cmp	r3, #64	@ 0x40
 80060be:	d026      	beq.n	800610e <UART_SetConfig+0x516>
 80060c0:	e029      	b.n	8006116 <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80060c2:	f7fc fdf1 	bl	8002ca8 <HAL_RCC_GetPCLK1Freq>
 80060c6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80060c8:	e02b      	b.n	8006122 <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80060ca:	f7fc fe09 	bl	8002ce0 <HAL_RCC_GetPCLK2Freq>
 80060ce:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80060d0:	e027      	b.n	8006122 <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_PLL2Q:
        pclk = HAL_RCC_GetPLL2QFreq();
 80060d2:	f7fc fe69 	bl	8002da8 <HAL_RCC_GetPLL2QFreq>
 80060d6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80060d8:	e023      	b.n	8006122 <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_PLL3Q:
        pclk = HAL_RCC_GetPLL3QFreq();
 80060da:	f7fc fed5 	bl	8002e88 <HAL_RCC_GetPLL3QFreq>
 80060de:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80060e0:	e01f      	b.n	8006122 <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80060e2:	4b2d      	ldr	r3, [pc, #180]	@ (8006198 <UART_SetConfig+0x5a0>)
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f003 0320 	and.w	r3, r3, #32
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d009      	beq.n	8006102 <UART_SetConfig+0x50a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80060ee:	4b2a      	ldr	r3, [pc, #168]	@ (8006198 <UART_SetConfig+0x5a0>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	08db      	lsrs	r3, r3, #3
 80060f4:	f003 0303 	and.w	r3, r3, #3
 80060f8:	4a24      	ldr	r2, [pc, #144]	@ (800618c <UART_SetConfig+0x594>)
 80060fa:	fa22 f303 	lsr.w	r3, r2, r3
 80060fe:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006100:	e00f      	b.n	8006122 <UART_SetConfig+0x52a>
          pclk = (uint32_t) HSI_VALUE;
 8006102:	4b22      	ldr	r3, [pc, #136]	@ (800618c <UART_SetConfig+0x594>)
 8006104:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006106:	e00c      	b.n	8006122 <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006108:	4b21      	ldr	r3, [pc, #132]	@ (8006190 <UART_SetConfig+0x598>)
 800610a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800610c:	e009      	b.n	8006122 <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800610e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006112:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006114:	e005      	b.n	8006122 <UART_SetConfig+0x52a>
      default:
        pclk = 0U;
 8006116:	2300      	movs	r3, #0
 8006118:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800611a:	2301      	movs	r3, #1
 800611c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006120:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006124:	2b00      	cmp	r3, #0
 8006126:	f000 80df 	beq.w	80062e8 <UART_SetConfig+0x6f0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800612a:	697b      	ldr	r3, [r7, #20]
 800612c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800612e:	4a19      	ldr	r2, [pc, #100]	@ (8006194 <UART_SetConfig+0x59c>)
 8006130:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006134:	461a      	mov	r2, r3
 8006136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006138:	fbb3 f3f2 	udiv	r3, r3, r2
 800613c:	005a      	lsls	r2, r3, #1
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	685b      	ldr	r3, [r3, #4]
 8006142:	085b      	lsrs	r3, r3, #1
 8006144:	441a      	add	r2, r3
 8006146:	697b      	ldr	r3, [r7, #20]
 8006148:	685b      	ldr	r3, [r3, #4]
 800614a:	fbb2 f3f3 	udiv	r3, r2, r3
 800614e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006150:	6a3b      	ldr	r3, [r7, #32]
 8006152:	2b0f      	cmp	r3, #15
 8006154:	d916      	bls.n	8006184 <UART_SetConfig+0x58c>
 8006156:	6a3b      	ldr	r3, [r7, #32]
 8006158:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800615c:	d212      	bcs.n	8006184 <UART_SetConfig+0x58c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800615e:	6a3b      	ldr	r3, [r7, #32]
 8006160:	b29b      	uxth	r3, r3
 8006162:	f023 030f 	bic.w	r3, r3, #15
 8006166:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006168:	6a3b      	ldr	r3, [r7, #32]
 800616a:	085b      	lsrs	r3, r3, #1
 800616c:	b29b      	uxth	r3, r3
 800616e:	f003 0307 	and.w	r3, r3, #7
 8006172:	b29a      	uxth	r2, r3
 8006174:	8bfb      	ldrh	r3, [r7, #30]
 8006176:	4313      	orrs	r3, r2
 8006178:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800617a:	697b      	ldr	r3, [r7, #20]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	8bfa      	ldrh	r2, [r7, #30]
 8006180:	60da      	str	r2, [r3, #12]
 8006182:	e0b1      	b.n	80062e8 <UART_SetConfig+0x6f0>
      }
      else
      {
        ret = HAL_ERROR;
 8006184:	2301      	movs	r3, #1
 8006186:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800618a:	e0ad      	b.n	80062e8 <UART_SetConfig+0x6f0>
 800618c:	03d09000 	.word	0x03d09000
 8006190:	003d0900 	.word	0x003d0900
 8006194:	0800ae68 	.word	0x0800ae68
 8006198:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800619c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80061a0:	2b20      	cmp	r3, #32
 80061a2:	dc49      	bgt.n	8006238 <UART_SetConfig+0x640>
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	db74      	blt.n	8006292 <UART_SetConfig+0x69a>
 80061a8:	2b20      	cmp	r3, #32
 80061aa:	d872      	bhi.n	8006292 <UART_SetConfig+0x69a>
 80061ac:	a201      	add	r2, pc, #4	@ (adr r2, 80061b4 <UART_SetConfig+0x5bc>)
 80061ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061b2:	bf00      	nop
 80061b4:	0800623f 	.word	0x0800623f
 80061b8:	08006247 	.word	0x08006247
 80061bc:	08006293 	.word	0x08006293
 80061c0:	08006293 	.word	0x08006293
 80061c4:	0800624f 	.word	0x0800624f
 80061c8:	08006293 	.word	0x08006293
 80061cc:	08006293 	.word	0x08006293
 80061d0:	08006293 	.word	0x08006293
 80061d4:	08006257 	.word	0x08006257
 80061d8:	08006293 	.word	0x08006293
 80061dc:	08006293 	.word	0x08006293
 80061e0:	08006293 	.word	0x08006293
 80061e4:	08006293 	.word	0x08006293
 80061e8:	08006293 	.word	0x08006293
 80061ec:	08006293 	.word	0x08006293
 80061f0:	08006293 	.word	0x08006293
 80061f4:	0800625f 	.word	0x0800625f
 80061f8:	08006293 	.word	0x08006293
 80061fc:	08006293 	.word	0x08006293
 8006200:	08006293 	.word	0x08006293
 8006204:	08006293 	.word	0x08006293
 8006208:	08006293 	.word	0x08006293
 800620c:	08006293 	.word	0x08006293
 8006210:	08006293 	.word	0x08006293
 8006214:	08006293 	.word	0x08006293
 8006218:	08006293 	.word	0x08006293
 800621c:	08006293 	.word	0x08006293
 8006220:	08006293 	.word	0x08006293
 8006224:	08006293 	.word	0x08006293
 8006228:	08006293 	.word	0x08006293
 800622c:	08006293 	.word	0x08006293
 8006230:	08006293 	.word	0x08006293
 8006234:	08006285 	.word	0x08006285
 8006238:	2b40      	cmp	r3, #64	@ 0x40
 800623a:	d026      	beq.n	800628a <UART_SetConfig+0x692>
 800623c:	e029      	b.n	8006292 <UART_SetConfig+0x69a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800623e:	f7fc fd33 	bl	8002ca8 <HAL_RCC_GetPCLK1Freq>
 8006242:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006244:	e02b      	b.n	800629e <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006246:	f7fc fd4b 	bl	8002ce0 <HAL_RCC_GetPCLK2Freq>
 800624a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800624c:	e027      	b.n	800629e <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_PLL2Q:
        pclk = HAL_RCC_GetPLL2QFreq();
 800624e:	f7fc fdab 	bl	8002da8 <HAL_RCC_GetPLL2QFreq>
 8006252:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006254:	e023      	b.n	800629e <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_PLL3Q:
        pclk = HAL_RCC_GetPLL3QFreq();
 8006256:	f7fc fe17 	bl	8002e88 <HAL_RCC_GetPLL3QFreq>
 800625a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800625c:	e01f      	b.n	800629e <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800625e:	4b2d      	ldr	r3, [pc, #180]	@ (8006314 <UART_SetConfig+0x71c>)
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f003 0320 	and.w	r3, r3, #32
 8006266:	2b00      	cmp	r3, #0
 8006268:	d009      	beq.n	800627e <UART_SetConfig+0x686>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800626a:	4b2a      	ldr	r3, [pc, #168]	@ (8006314 <UART_SetConfig+0x71c>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	08db      	lsrs	r3, r3, #3
 8006270:	f003 0303 	and.w	r3, r3, #3
 8006274:	4a28      	ldr	r2, [pc, #160]	@ (8006318 <UART_SetConfig+0x720>)
 8006276:	fa22 f303 	lsr.w	r3, r2, r3
 800627a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800627c:	e00f      	b.n	800629e <UART_SetConfig+0x6a6>
          pclk = (uint32_t) HSI_VALUE;
 800627e:	4b26      	ldr	r3, [pc, #152]	@ (8006318 <UART_SetConfig+0x720>)
 8006280:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006282:	e00c      	b.n	800629e <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006284:	4b25      	ldr	r3, [pc, #148]	@ (800631c <UART_SetConfig+0x724>)
 8006286:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006288:	e009      	b.n	800629e <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800628a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800628e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006290:	e005      	b.n	800629e <UART_SetConfig+0x6a6>
      default:
        pclk = 0U;
 8006292:	2300      	movs	r3, #0
 8006294:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006296:	2301      	movs	r3, #1
 8006298:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800629c:	bf00      	nop
    }

    if (pclk != 0U)
 800629e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d021      	beq.n	80062e8 <UART_SetConfig+0x6f0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80062a4:	697b      	ldr	r3, [r7, #20]
 80062a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062a8:	4a1d      	ldr	r2, [pc, #116]	@ (8006320 <UART_SetConfig+0x728>)
 80062aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80062ae:	461a      	mov	r2, r3
 80062b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062b2:	fbb3 f2f2 	udiv	r2, r3, r2
 80062b6:	697b      	ldr	r3, [r7, #20]
 80062b8:	685b      	ldr	r3, [r3, #4]
 80062ba:	085b      	lsrs	r3, r3, #1
 80062bc:	441a      	add	r2, r3
 80062be:	697b      	ldr	r3, [r7, #20]
 80062c0:	685b      	ldr	r3, [r3, #4]
 80062c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80062c6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80062c8:	6a3b      	ldr	r3, [r7, #32]
 80062ca:	2b0f      	cmp	r3, #15
 80062cc:	d909      	bls.n	80062e2 <UART_SetConfig+0x6ea>
 80062ce:	6a3b      	ldr	r3, [r7, #32]
 80062d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062d4:	d205      	bcs.n	80062e2 <UART_SetConfig+0x6ea>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80062d6:	6a3b      	ldr	r3, [r7, #32]
 80062d8:	b29a      	uxth	r2, r3
 80062da:	697b      	ldr	r3, [r7, #20]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	60da      	str	r2, [r3, #12]
 80062e0:	e002      	b.n	80062e8 <UART_SetConfig+0x6f0>
      }
      else
      {
        ret = HAL_ERROR;
 80062e2:	2301      	movs	r3, #1
 80062e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80062e8:	697b      	ldr	r3, [r7, #20]
 80062ea:	2201      	movs	r2, #1
 80062ec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80062f0:	697b      	ldr	r3, [r7, #20]
 80062f2:	2201      	movs	r2, #1
 80062f4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	2200      	movs	r2, #0
 80062fc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80062fe:	697b      	ldr	r3, [r7, #20]
 8006300:	2200      	movs	r2, #0
 8006302:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006304:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006308:	4618      	mov	r0, r3
 800630a:	3730      	adds	r7, #48	@ 0x30
 800630c:	46bd      	mov	sp, r7
 800630e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006312:	bf00      	nop
 8006314:	58024400 	.word	0x58024400
 8006318:	03d09000 	.word	0x03d09000
 800631c:	003d0900 	.word	0x003d0900
 8006320:	0800ae68 	.word	0x0800ae68

08006324 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006324:	b480      	push	{r7}
 8006326:	b083      	sub	sp, #12
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006330:	f003 0308 	and.w	r3, r3, #8
 8006334:	2b00      	cmp	r3, #0
 8006336:	d00a      	beq.n	800634e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	685b      	ldr	r3, [r3, #4]
 800633e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	430a      	orrs	r2, r1
 800634c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006352:	f003 0301 	and.w	r3, r3, #1
 8006356:	2b00      	cmp	r3, #0
 8006358:	d00a      	beq.n	8006370 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	685b      	ldr	r3, [r3, #4]
 8006360:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	430a      	orrs	r2, r1
 800636e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006374:	f003 0302 	and.w	r3, r3, #2
 8006378:	2b00      	cmp	r3, #0
 800637a:	d00a      	beq.n	8006392 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	685b      	ldr	r3, [r3, #4]
 8006382:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	430a      	orrs	r2, r1
 8006390:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006396:	f003 0304 	and.w	r3, r3, #4
 800639a:	2b00      	cmp	r3, #0
 800639c:	d00a      	beq.n	80063b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	685b      	ldr	r3, [r3, #4]
 80063a4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	430a      	orrs	r2, r1
 80063b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063b8:	f003 0310 	and.w	r3, r3, #16
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d00a      	beq.n	80063d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	689b      	ldr	r3, [r3, #8]
 80063c6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	430a      	orrs	r2, r1
 80063d4:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063da:	f003 0320 	and.w	r3, r3, #32
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d00a      	beq.n	80063f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	689b      	ldr	r3, [r3, #8]
 80063e8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	430a      	orrs	r2, r1
 80063f6:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006400:	2b00      	cmp	r3, #0
 8006402:	d01a      	beq.n	800643a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	685b      	ldr	r3, [r3, #4]
 800640a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	430a      	orrs	r2, r1
 8006418:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800641e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006422:	d10a      	bne.n	800643a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	685b      	ldr	r3, [r3, #4]
 800642a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	430a      	orrs	r2, r1
 8006438:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800643e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006442:	2b00      	cmp	r3, #0
 8006444:	d00a      	beq.n	800645c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	430a      	orrs	r2, r1
 800645a:	605a      	str	r2, [r3, #4]
  }
}
 800645c:	bf00      	nop
 800645e:	370c      	adds	r7, #12
 8006460:	46bd      	mov	sp, r7
 8006462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006466:	4770      	bx	lr

08006468 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b098      	sub	sp, #96	@ 0x60
 800646c:	af02      	add	r7, sp, #8
 800646e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2200      	movs	r2, #0
 8006474:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006478:	f7fb f8fe 	bl	8001678 <HAL_GetTick>
 800647c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f003 0308 	and.w	r3, r3, #8
 8006488:	2b08      	cmp	r3, #8
 800648a:	d12f      	bne.n	80064ec <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800648c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006490:	9300      	str	r3, [sp, #0]
 8006492:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006494:	2200      	movs	r2, #0
 8006496:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800649a:	6878      	ldr	r0, [r7, #4]
 800649c:	f000 f88e 	bl	80065bc <UART_WaitOnFlagUntilTimeout>
 80064a0:	4603      	mov	r3, r0
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d022      	beq.n	80064ec <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064ae:	e853 3f00 	ldrex	r3, [r3]
 80064b2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80064b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80064ba:	653b      	str	r3, [r7, #80]	@ 0x50
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	461a      	mov	r2, r3
 80064c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80064c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80064c6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064c8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80064ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80064cc:	e841 2300 	strex	r3, r2, [r1]
 80064d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80064d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d1e6      	bne.n	80064a6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2220      	movs	r2, #32
 80064dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2200      	movs	r2, #0
 80064e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80064e8:	2303      	movs	r3, #3
 80064ea:	e063      	b.n	80065b4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f003 0304 	and.w	r3, r3, #4
 80064f6:	2b04      	cmp	r3, #4
 80064f8:	d149      	bne.n	800658e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80064fa:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80064fe:	9300      	str	r3, [sp, #0]
 8006500:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006502:	2200      	movs	r2, #0
 8006504:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006508:	6878      	ldr	r0, [r7, #4]
 800650a:	f000 f857 	bl	80065bc <UART_WaitOnFlagUntilTimeout>
 800650e:	4603      	mov	r3, r0
 8006510:	2b00      	cmp	r3, #0
 8006512:	d03c      	beq.n	800658e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800651a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800651c:	e853 3f00 	ldrex	r3, [r3]
 8006520:	623b      	str	r3, [r7, #32]
   return(result);
 8006522:	6a3b      	ldr	r3, [r7, #32]
 8006524:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006528:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	461a      	mov	r2, r3
 8006530:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006532:	633b      	str	r3, [r7, #48]	@ 0x30
 8006534:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006536:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006538:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800653a:	e841 2300 	strex	r3, r2, [r1]
 800653e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006540:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006542:	2b00      	cmp	r3, #0
 8006544:	d1e6      	bne.n	8006514 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	3308      	adds	r3, #8
 800654c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800654e:	693b      	ldr	r3, [r7, #16]
 8006550:	e853 3f00 	ldrex	r3, [r3]
 8006554:	60fb      	str	r3, [r7, #12]
   return(result);
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	f023 0301 	bic.w	r3, r3, #1
 800655c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	3308      	adds	r3, #8
 8006564:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006566:	61fa      	str	r2, [r7, #28]
 8006568:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800656a:	69b9      	ldr	r1, [r7, #24]
 800656c:	69fa      	ldr	r2, [r7, #28]
 800656e:	e841 2300 	strex	r3, r2, [r1]
 8006572:	617b      	str	r3, [r7, #20]
   return(result);
 8006574:	697b      	ldr	r3, [r7, #20]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d1e5      	bne.n	8006546 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2220      	movs	r2, #32
 800657e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2200      	movs	r2, #0
 8006586:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800658a:	2303      	movs	r3, #3
 800658c:	e012      	b.n	80065b4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2220      	movs	r2, #32
 8006592:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2220      	movs	r2, #32
 800659a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2200      	movs	r2, #0
 80065a2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2200      	movs	r2, #0
 80065a8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2200      	movs	r2, #0
 80065ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80065b2:	2300      	movs	r3, #0
}
 80065b4:	4618      	mov	r0, r3
 80065b6:	3758      	adds	r7, #88	@ 0x58
 80065b8:	46bd      	mov	sp, r7
 80065ba:	bd80      	pop	{r7, pc}

080065bc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80065bc:	b580      	push	{r7, lr}
 80065be:	b084      	sub	sp, #16
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	60f8      	str	r0, [r7, #12]
 80065c4:	60b9      	str	r1, [r7, #8]
 80065c6:	603b      	str	r3, [r7, #0]
 80065c8:	4613      	mov	r3, r2
 80065ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065cc:	e04f      	b.n	800666e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065ce:	69bb      	ldr	r3, [r7, #24]
 80065d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80065d4:	d04b      	beq.n	800666e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065d6:	f7fb f84f 	bl	8001678 <HAL_GetTick>
 80065da:	4602      	mov	r2, r0
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	1ad3      	subs	r3, r2, r3
 80065e0:	69ba      	ldr	r2, [r7, #24]
 80065e2:	429a      	cmp	r2, r3
 80065e4:	d302      	bcc.n	80065ec <UART_WaitOnFlagUntilTimeout+0x30>
 80065e6:	69bb      	ldr	r3, [r7, #24]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d101      	bne.n	80065f0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80065ec:	2303      	movs	r3, #3
 80065ee:	e04e      	b.n	800668e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f003 0304 	and.w	r3, r3, #4
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d037      	beq.n	800666e <UART_WaitOnFlagUntilTimeout+0xb2>
 80065fe:	68bb      	ldr	r3, [r7, #8]
 8006600:	2b80      	cmp	r3, #128	@ 0x80
 8006602:	d034      	beq.n	800666e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	2b40      	cmp	r3, #64	@ 0x40
 8006608:	d031      	beq.n	800666e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	69db      	ldr	r3, [r3, #28]
 8006610:	f003 0308 	and.w	r3, r3, #8
 8006614:	2b08      	cmp	r3, #8
 8006616:	d110      	bne.n	800663a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	2208      	movs	r2, #8
 800661e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006620:	68f8      	ldr	r0, [r7, #12]
 8006622:	f000 f839 	bl	8006698 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	2208      	movs	r2, #8
 800662a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	2200      	movs	r2, #0
 8006632:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006636:	2301      	movs	r3, #1
 8006638:	e029      	b.n	800668e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	69db      	ldr	r3, [r3, #28]
 8006640:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006644:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006648:	d111      	bne.n	800666e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006652:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006654:	68f8      	ldr	r0, [r7, #12]
 8006656:	f000 f81f 	bl	8006698 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	2220      	movs	r2, #32
 800665e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	2200      	movs	r2, #0
 8006666:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800666a:	2303      	movs	r3, #3
 800666c:	e00f      	b.n	800668e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	69da      	ldr	r2, [r3, #28]
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	4013      	ands	r3, r2
 8006678:	68ba      	ldr	r2, [r7, #8]
 800667a:	429a      	cmp	r2, r3
 800667c:	bf0c      	ite	eq
 800667e:	2301      	moveq	r3, #1
 8006680:	2300      	movne	r3, #0
 8006682:	b2db      	uxtb	r3, r3
 8006684:	461a      	mov	r2, r3
 8006686:	79fb      	ldrb	r3, [r7, #7]
 8006688:	429a      	cmp	r2, r3
 800668a:	d0a0      	beq.n	80065ce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800668c:	2300      	movs	r3, #0
}
 800668e:	4618      	mov	r0, r3
 8006690:	3710      	adds	r7, #16
 8006692:	46bd      	mov	sp, r7
 8006694:	bd80      	pop	{r7, pc}
	...

08006698 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006698:	b480      	push	{r7}
 800669a:	b095      	sub	sp, #84	@ 0x54
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066a8:	e853 3f00 	ldrex	r3, [r3]
 80066ac:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80066ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80066b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	461a      	mov	r2, r3
 80066bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066be:	643b      	str	r3, [r7, #64]	@ 0x40
 80066c0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066c2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80066c4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80066c6:	e841 2300 	strex	r3, r2, [r1]
 80066ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80066cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d1e6      	bne.n	80066a0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	3308      	adds	r3, #8
 80066d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066da:	6a3b      	ldr	r3, [r7, #32]
 80066dc:	e853 3f00 	ldrex	r3, [r3]
 80066e0:	61fb      	str	r3, [r7, #28]
   return(result);
 80066e2:	69fa      	ldr	r2, [r7, #28]
 80066e4:	4b1e      	ldr	r3, [pc, #120]	@ (8006760 <UART_EndRxTransfer+0xc8>)
 80066e6:	4013      	ands	r3, r2
 80066e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	3308      	adds	r3, #8
 80066f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80066f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80066f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80066f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80066fa:	e841 2300 	strex	r3, r2, [r1]
 80066fe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006702:	2b00      	cmp	r3, #0
 8006704:	d1e5      	bne.n	80066d2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800670a:	2b01      	cmp	r3, #1
 800670c:	d118      	bne.n	8006740 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	e853 3f00 	ldrex	r3, [r3]
 800671a:	60bb      	str	r3, [r7, #8]
   return(result);
 800671c:	68bb      	ldr	r3, [r7, #8]
 800671e:	f023 0310 	bic.w	r3, r3, #16
 8006722:	647b      	str	r3, [r7, #68]	@ 0x44
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	461a      	mov	r2, r3
 800672a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800672c:	61bb      	str	r3, [r7, #24]
 800672e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006730:	6979      	ldr	r1, [r7, #20]
 8006732:	69ba      	ldr	r2, [r7, #24]
 8006734:	e841 2300 	strex	r3, r2, [r1]
 8006738:	613b      	str	r3, [r7, #16]
   return(result);
 800673a:	693b      	ldr	r3, [r7, #16]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d1e6      	bne.n	800670e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2220      	movs	r2, #32
 8006744:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2200      	movs	r2, #0
 800674c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2200      	movs	r2, #0
 8006752:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006754:	bf00      	nop
 8006756:	3754      	adds	r7, #84	@ 0x54
 8006758:	46bd      	mov	sp, r7
 800675a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675e:	4770      	bx	lr
 8006760:	effffffe 	.word	0xeffffffe

08006764 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006764:	b480      	push	{r7}
 8006766:	b085      	sub	sp, #20
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006772:	2b01      	cmp	r3, #1
 8006774:	d101      	bne.n	800677a <HAL_UARTEx_DisableFifoMode+0x16>
 8006776:	2302      	movs	r3, #2
 8006778:	e027      	b.n	80067ca <HAL_UARTEx_DisableFifoMode+0x66>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2201      	movs	r2, #1
 800677e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	2224      	movs	r2, #36	@ 0x24
 8006786:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	681a      	ldr	r2, [r3, #0]
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f022 0201 	bic.w	r2, r2, #1
 80067a0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80067a8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2200      	movs	r2, #0
 80067ae:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	68fa      	ldr	r2, [r7, #12]
 80067b6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2220      	movs	r2, #32
 80067bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2200      	movs	r2, #0
 80067c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80067c8:	2300      	movs	r3, #0
}
 80067ca:	4618      	mov	r0, r3
 80067cc:	3714      	adds	r7, #20
 80067ce:	46bd      	mov	sp, r7
 80067d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d4:	4770      	bx	lr

080067d6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80067d6:	b580      	push	{r7, lr}
 80067d8:	b084      	sub	sp, #16
 80067da:	af00      	add	r7, sp, #0
 80067dc:	6078      	str	r0, [r7, #4]
 80067de:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80067e6:	2b01      	cmp	r3, #1
 80067e8:	d101      	bne.n	80067ee <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80067ea:	2302      	movs	r3, #2
 80067ec:	e02d      	b.n	800684a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2201      	movs	r2, #1
 80067f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2224      	movs	r2, #36	@ 0x24
 80067fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	681a      	ldr	r2, [r3, #0]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f022 0201 	bic.w	r2, r2, #1
 8006814:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	689b      	ldr	r3, [r3, #8]
 800681c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	683a      	ldr	r2, [r7, #0]
 8006826:	430a      	orrs	r2, r1
 8006828:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800682a:	6878      	ldr	r0, [r7, #4]
 800682c:	f000 f850 	bl	80068d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	68fa      	ldr	r2, [r7, #12]
 8006836:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2220      	movs	r2, #32
 800683c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2200      	movs	r2, #0
 8006844:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006848:	2300      	movs	r3, #0
}
 800684a:	4618      	mov	r0, r3
 800684c:	3710      	adds	r7, #16
 800684e:	46bd      	mov	sp, r7
 8006850:	bd80      	pop	{r7, pc}

08006852 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006852:	b580      	push	{r7, lr}
 8006854:	b084      	sub	sp, #16
 8006856:	af00      	add	r7, sp, #0
 8006858:	6078      	str	r0, [r7, #4]
 800685a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006862:	2b01      	cmp	r3, #1
 8006864:	d101      	bne.n	800686a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006866:	2302      	movs	r3, #2
 8006868:	e02d      	b.n	80068c6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2201      	movs	r2, #1
 800686e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2224      	movs	r2, #36	@ 0x24
 8006876:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	681a      	ldr	r2, [r3, #0]
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f022 0201 	bic.w	r2, r2, #1
 8006890:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	689b      	ldr	r3, [r3, #8]
 8006898:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	683a      	ldr	r2, [r7, #0]
 80068a2:	430a      	orrs	r2, r1
 80068a4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80068a6:	6878      	ldr	r0, [r7, #4]
 80068a8:	f000 f812 	bl	80068d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	68fa      	ldr	r2, [r7, #12]
 80068b2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2220      	movs	r2, #32
 80068b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2200      	movs	r2, #0
 80068c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80068c4:	2300      	movs	r3, #0
}
 80068c6:	4618      	mov	r0, r3
 80068c8:	3710      	adds	r7, #16
 80068ca:	46bd      	mov	sp, r7
 80068cc:	bd80      	pop	{r7, pc}
	...

080068d0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80068d0:	b480      	push	{r7}
 80068d2:	b085      	sub	sp, #20
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d108      	bne.n	80068f2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2201      	movs	r2, #1
 80068e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2201      	movs	r2, #1
 80068ec:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80068f0:	e031      	b.n	8006956 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80068f2:	2310      	movs	r3, #16
 80068f4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80068f6:	2310      	movs	r3, #16
 80068f8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	689b      	ldr	r3, [r3, #8]
 8006900:	0e5b      	lsrs	r3, r3, #25
 8006902:	b2db      	uxtb	r3, r3
 8006904:	f003 0307 	and.w	r3, r3, #7
 8006908:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	689b      	ldr	r3, [r3, #8]
 8006910:	0f5b      	lsrs	r3, r3, #29
 8006912:	b2db      	uxtb	r3, r3
 8006914:	f003 0307 	and.w	r3, r3, #7
 8006918:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800691a:	7bbb      	ldrb	r3, [r7, #14]
 800691c:	7b3a      	ldrb	r2, [r7, #12]
 800691e:	4911      	ldr	r1, [pc, #68]	@ (8006964 <UARTEx_SetNbDataToProcess+0x94>)
 8006920:	5c8a      	ldrb	r2, [r1, r2]
 8006922:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006926:	7b3a      	ldrb	r2, [r7, #12]
 8006928:	490f      	ldr	r1, [pc, #60]	@ (8006968 <UARTEx_SetNbDataToProcess+0x98>)
 800692a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800692c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006930:	b29a      	uxth	r2, r3
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006938:	7bfb      	ldrb	r3, [r7, #15]
 800693a:	7b7a      	ldrb	r2, [r7, #13]
 800693c:	4909      	ldr	r1, [pc, #36]	@ (8006964 <UARTEx_SetNbDataToProcess+0x94>)
 800693e:	5c8a      	ldrb	r2, [r1, r2]
 8006940:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006944:	7b7a      	ldrb	r2, [r7, #13]
 8006946:	4908      	ldr	r1, [pc, #32]	@ (8006968 <UARTEx_SetNbDataToProcess+0x98>)
 8006948:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800694a:	fb93 f3f2 	sdiv	r3, r3, r2
 800694e:	b29a      	uxth	r2, r3
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006956:	bf00      	nop
 8006958:	3714      	adds	r7, #20
 800695a:	46bd      	mov	sp, r7
 800695c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006960:	4770      	bx	lr
 8006962:	bf00      	nop
 8006964:	0800ae80 	.word	0x0800ae80
 8006968:	0800ae88 	.word	0x0800ae88

0800696c <HAL_XSPI_Init>:
  *         in the XSPI_InitTypeDef and initialize the associated handle.
  * @param  hxspi : XSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Init(XSPI_HandleTypeDef *hxspi)
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b086      	sub	sp, #24
 8006970:	af02      	add	r7, sp, #8
 8006972:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006974:	2300      	movs	r3, #0
 8006976:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8006978:	f7fa fe7e 	bl	8001678 <HAL_GetTick>
 800697c:	60b8      	str	r0, [r7, #8]

  /* Check the XSPI handle allocation */
  if (hxspi == NULL)
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d102      	bne.n	800698a <HAL_XSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8006984:	2301      	movs	r3, #1
 8006986:	73fb      	strb	r3, [r7, #15]
 8006988:	e0c8      	b.n	8006b1c <HAL_XSPI_Init+0x1b0>
    assert_param(IS_XSPI_CS_BOUND(hxspi->Init.ChipSelectBoundary));
    assert_param(IS_XSPI_FIFO_THRESHOLD_BYTE(hxspi->Init.FifoThresholdByte));
    assert_param(IS_XSPI_MAXTRAN(hxspi->Init.MaxTran));
    assert_param(IS_XSPI_CSSEL(hxspi->Init.MemorySelect));
    /* Initialize error code */
    hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2200      	movs	r2, #0
 800698e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Check if the state is the reset state */
    if (hxspi->State == HAL_XSPI_STATE_RESET)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006994:	2b00      	cmp	r3, #0
 8006996:	f040 80c1 	bne.w	8006b1c <HAL_XSPI_Init+0x1b0>

      /* Init the low level hardware */
      hxspi->MspInitCallback(hxspi);
#else
      /* Initialization of the low level hardware */
      HAL_XSPI_MspInit(hxspi);
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	f7fa f9ca 	bl	8000d34 <HAL_XSPI_MspInit>
#endif /* defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the XSPI memory access */
      (void)HAL_XSPI_SetTimeout(hxspi, HAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 80069a0:	f241 3188 	movw	r1, #5000	@ 0x1388
 80069a4:	6878      	ldr	r0, [r7, #4]
 80069a6:	f000 fbcc 	bl	8007142 <HAL_XSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, free running clock, clock mode */
      MODIFY_REG(hxspi->Instance->DCR1,
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	689a      	ldr	r2, [r3, #8]
 80069b0:	4b5d      	ldr	r3, [pc, #372]	@ (8006b28 <HAL_XSPI_Init+0x1bc>)
 80069b2:	4013      	ands	r3, r2
 80069b4:	687a      	ldr	r2, [r7, #4]
 80069b6:	68d1      	ldr	r1, [r2, #12]
 80069b8:	687a      	ldr	r2, [r7, #4]
 80069ba:	6912      	ldr	r2, [r2, #16]
 80069bc:	0412      	lsls	r2, r2, #16
 80069be:	4311      	orrs	r1, r2
 80069c0:	687a      	ldr	r2, [r7, #4]
 80069c2:	6952      	ldr	r2, [r2, #20]
 80069c4:	3a01      	subs	r2, #1
 80069c6:	0212      	lsls	r2, r2, #8
 80069c8:	4311      	orrs	r1, r2
 80069ca:	687a      	ldr	r2, [r7, #4]
 80069cc:	69d2      	ldr	r2, [r2, #28]
 80069ce:	4311      	orrs	r1, r2
 80069d0:	687a      	ldr	r2, [r7, #4]
 80069d2:	6812      	ldr	r2, [r2, #0]
 80069d4:	430b      	orrs	r3, r1
 80069d6:	6093      	str	r3, [r2, #8]
                 (XSPI_DCR1_MTYP | XSPI_DCR1_DEVSIZE | XSPI_DCR1_CSHT | XSPI_DCR1_FRCK | XSPI_DCR1_CKMODE),
                 (hxspi->Init.MemoryType | ((hxspi->Init.MemorySize) << XSPI_DCR1_DEVSIZE_Pos) |
                  ((hxspi->Init.ChipSelectHighTimeCycle - 1U) << XSPI_DCR1_CSHT_Pos) | hxspi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_WRAPSIZE, hxspi->Init.WrapSize);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	68db      	ldr	r3, [r3, #12]
 80069de:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6a1a      	ldr	r2, [r3, #32]
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	430a      	orrs	r2, r1
 80069ec:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary */
      MODIFY_REG(hxspi->Instance->DCR3, XSPI_DCR3_CSBOUND, (hxspi->Init.ChipSelectBoundary << XSPI_DCR3_CSBOUND_Pos));
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	691b      	ldr	r3, [r3, #16]
 80069f4:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069fc:	041a      	lsls	r2, r3, #16
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	430a      	orrs	r2, r1
 8006a04:	611a      	str	r2, [r3, #16]

      /* Configure maximum transfer */
      MODIFY_REG(hxspi->Instance->DCR3, XSPI_DCR3_MAXTRAN, \
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	691b      	ldr	r3, [r3, #16]
 8006a0c:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	430a      	orrs	r2, r1
 8006a1a:	611a      	str	r2, [r3, #16]
                 (hxspi->Init.MaxTran << XSPI_DCR3_MAXTRAN_Pos));

      /* Configure refresh */
      hxspi->Instance->DCR4 = hxspi->Init.Refresh;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	687a      	ldr	r2, [r7, #4]
 8006a22:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006a24:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FTHRES, ((hxspi->Init.FifoThresholdByte - 1U) << XSPI_CR_FTHRES_Pos));
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	685b      	ldr	r3, [r3, #4]
 8006a34:	3b01      	subs	r3, #1
 8006a36:	021a      	lsls	r2, r3, #8
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	430a      	orrs	r2, r1
 8006a3e:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a44:	9300      	str	r3, [sp, #0]
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	2120      	movs	r1, #32
 8006a4c:	6878      	ldr	r0, [r7, #4]
 8006a4e:	f000 fc77 	bl	8007340 <XSPI_WaitFlagStateUntilTimeout>
 8006a52:	4603      	mov	r3, r0
 8006a54:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8006a56:	7bfb      	ldrb	r3, [r7, #15]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d15f      	bne.n	8006b1c <HAL_XSPI_Init+0x1b0>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_PRESCALER,
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	68db      	ldr	r3, [r3, #12]
 8006a62:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	430a      	orrs	r2, r1
 8006a70:	60da      	str	r2, [r3, #12]
                   ((hxspi->Init.ClockPrescaler) << XSPI_DCR2_PRESCALER_Pos));

        if (IS_XSPI_ALL_INSTANCE(hxspi->Instance))
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	4a2d      	ldr	r2, [pc, #180]	@ (8006b2c <HAL_XSPI_Init+0x1c0>)
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	d004      	beq.n	8006a86 <HAL_XSPI_Init+0x11a>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	4a2b      	ldr	r2, [pc, #172]	@ (8006b30 <HAL_XSPI_Init+0x1c4>)
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d10f      	bne.n	8006aa6 <HAL_XSPI_Init+0x13a>
        {
          /* The configuration of clock prescaler trigger automatically a calibration process.
          So it is necessary to wait the calibration is complete */
          status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a8a:	9300      	str	r3, [sp, #0]
 8006a8c:	68bb      	ldr	r3, [r7, #8]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	2120      	movs	r1, #32
 8006a92:	6878      	ldr	r0, [r7, #4]
 8006a94:	f000 fc54 	bl	8007340 <XSPI_WaitFlagStateUntilTimeout>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	73fb      	strb	r3, [r7, #15]
          if (status != HAL_OK)
 8006a9c:	7bfb      	ldrb	r3, [r7, #15]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d001      	beq.n	8006aa6 <HAL_XSPI_Init+0x13a>
          {
            return status;
 8006aa2:	7bfb      	ldrb	r3, [r7, #15]
 8006aa4:	e03b      	b.n	8006b1e <HAL_XSPI_Init+0x1b2>
          }
        }
        /* Configure Dual Memory mode and CS Selection */
        MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_DMM | XSPI_CR_CSSEL),
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	681a      	ldr	r2, [r3, #0]
 8006aac:	4b21      	ldr	r3, [pc, #132]	@ (8006b34 <HAL_XSPI_Init+0x1c8>)
 8006aae:	4013      	ands	r3, r2
 8006ab0:	687a      	ldr	r2, [r7, #4]
 8006ab2:	6891      	ldr	r1, [r2, #8]
 8006ab4:	687a      	ldr	r2, [r7, #4]
 8006ab6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006ab8:	4311      	orrs	r1, r2
 8006aba:	687a      	ldr	r2, [r7, #4]
 8006abc:	6812      	ldr	r2, [r2, #0]
 8006abe:	430b      	orrs	r3, r1
 8006ac0:	6013      	str	r3, [r2, #0]
                   (hxspi->Init.MemoryMode | hxspi->Init.MemorySelect));

        /* Configure sample shifting */
        MODIFY_REG(hxspi->Instance->TCR, (XSPI_TCR_SSHIFT), hxspi->Init.SampleShifting);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006aca:	f023 4180 	bic.w	r1, r3, #1073741824	@ 0x40000000
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	430a      	orrs	r2, r1
 8006ad8:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108

        /* Enable XSPI */
        HAL_XSPI_ENABLE(hxspi);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	681a      	ldr	r2, [r3, #0]
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f042 0201 	orr.w	r2, r2, #1
 8006aea:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after XSPI enable */
        if (hxspi->Init.FreeRunningClock == HAL_XSPI_FREERUNCLK_ENABLE)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	699b      	ldr	r3, [r3, #24]
 8006af0:	2b02      	cmp	r3, #2
 8006af2:	d107      	bne.n	8006b04 <HAL_XSPI_Init+0x198>
        {
          SET_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	689a      	ldr	r2, [r3, #8]
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f042 0202 	orr.w	r2, r2, #2
 8006b02:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the XSPI state */
        if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	68db      	ldr	r3, [r3, #12]
 8006b08:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006b0c:	d103      	bne.n	8006b16 <HAL_XSPI_Init+0x1aa>
        {
          hxspi->State = HAL_XSPI_STATE_HYPERBUS_INIT;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2201      	movs	r2, #1
 8006b12:	655a      	str	r2, [r3, #84]	@ 0x54
 8006b14:	e002      	b.n	8006b1c <HAL_XSPI_Init+0x1b0>
        }
        else
        {
          hxspi->State = HAL_XSPI_STATE_READY;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2202      	movs	r2, #2
 8006b1a:	655a      	str	r2, [r3, #84]	@ 0x54
        }
      }
    }
  }
  return status;
 8006b1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b1e:	4618      	mov	r0, r3
 8006b20:	3710      	adds	r7, #16
 8006b22:	46bd      	mov	sp, r7
 8006b24:	bd80      	pop	{r7, pc}
 8006b26:	bf00      	nop
 8006b28:	f8e0c0fc 	.word	0xf8e0c0fc
 8006b2c:	52005000 	.word	0x52005000
 8006b30:	5200a000 	.word	0x5200a000
 8006b34:	feffffbf 	.word	0xfeffffbf

08006b38 <HAL_XSPI_Command>:
  * @param  pCmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Command(XSPI_HandleTypeDef *hxspi, const XSPI_RegularCmdTypeDef *pCmd, uint32_t Timeout)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b08a      	sub	sp, #40	@ 0x28
 8006b3c:	af02      	add	r7, sp, #8
 8006b3e:	60f8      	str	r0, [r7, #12]
 8006b40:	60b9      	str	r1, [r7, #8]
 8006b42:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 8006b44:	f7fa fd98 	bl	8001678 <HAL_GetTick>
 8006b48:	61b8      	str	r0, [r7, #24]
    assert_param(IS_XSPI_ALT_BYTES_DTR_MODE(pCmd->AlternateBytesDTRMode));
  }

  assert_param(IS_XSPI_DATA_MODE(hxspi->Init.MemoryType, pCmd->DataMode));

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8006b4a:	68bb      	ldr	r3, [r7, #8]
 8006b4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b4e:	2b00      	cmp	r3, #0
  }

  assert_param(IS_XSPI_DQS_MODE(pCmd->DQSMode));

  /* Check the state of the driver */
  state = hxspi->State;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b54:	617b      	str	r3, [r7, #20]
  if (((state == HAL_XSPI_STATE_READY)         && (hxspi->Init.MemoryType != HAL_XSPI_MEMTYPE_HYPERBUS)) ||
 8006b56:	697b      	ldr	r3, [r7, #20]
 8006b58:	2b02      	cmp	r3, #2
 8006b5a:	d104      	bne.n	8006b66 <HAL_XSPI_Command+0x2e>
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	68db      	ldr	r3, [r3, #12]
 8006b60:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006b64:	d115      	bne.n	8006b92 <HAL_XSPI_Command+0x5a>
 8006b66:	697b      	ldr	r3, [r7, #20]
 8006b68:	2b14      	cmp	r3, #20
 8006b6a:	d107      	bne.n	8006b7c <HAL_XSPI_Command+0x44>
      ((state == HAL_XSPI_STATE_READ_CMD_CFG)  && ((pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG) ||
 8006b6c:	68bb      	ldr	r3, [r7, #8]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	2b02      	cmp	r3, #2
 8006b72:	d00e      	beq.n	8006b92 <HAL_XSPI_Command+0x5a>
                                                   (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))) ||
 8006b74:	68bb      	ldr	r3, [r7, #8]
 8006b76:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_XSPI_STATE_READ_CMD_CFG)  && ((pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG) ||
 8006b78:	2b03      	cmp	r3, #3
 8006b7a:	d00a      	beq.n	8006b92 <HAL_XSPI_Command+0x5a>
                                                   (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))) ||
 8006b7c:	697b      	ldr	r3, [r7, #20]
 8006b7e:	2b24      	cmp	r3, #36	@ 0x24
 8006b80:	d15e      	bne.n	8006c40 <HAL_XSPI_Command+0x108>
      ((state == HAL_XSPI_STATE_WRITE_CMD_CFG) &&
       ((pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)  ||
 8006b82:	68bb      	ldr	r3, [r7, #8]
 8006b84:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_XSPI_STATE_WRITE_CMD_CFG) &&
 8006b86:	2b01      	cmp	r3, #1
 8006b88:	d003      	beq.n	8006b92 <HAL_XSPI_Command+0x5a>
        (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))))
 8006b8a:	68bb      	ldr	r3, [r7, #8]
 8006b8c:	681b      	ldr	r3, [r3, #0]
       ((pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)  ||
 8006b8e:	2b03      	cmp	r3, #3
 8006b90:	d156      	bne.n	8006c40 <HAL_XSPI_Command+0x108>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	9300      	str	r3, [sp, #0]
 8006b96:	69bb      	ldr	r3, [r7, #24]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	2120      	movs	r1, #32
 8006b9c:	68f8      	ldr	r0, [r7, #12]
 8006b9e:	f000 fbcf 	bl	8007340 <XSPI_WaitFlagStateUntilTimeout>
 8006ba2:	4603      	mov	r3, r0
 8006ba4:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8006ba6:	7ffb      	ldrb	r3, [r7, #31]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d146      	bne.n	8006c3a <HAL_XSPI_Command+0x102>
    {
      /* Initialize error code */
      hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	2200      	movs	r2, #0
 8006bb0:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Configure the registers */
      status = XSPI_ConfigCmd(hxspi, pCmd);
 8006bb2:	68b9      	ldr	r1, [r7, #8]
 8006bb4:	68f8      	ldr	r0, [r7, #12]
 8006bb6:	f000 fbf9 	bl	80073ac <XSPI_ConfigCmd>
 8006bba:	4603      	mov	r3, r0
 8006bbc:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8006bbe:	7ffb      	ldrb	r3, [r7, #31]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d143      	bne.n	8006c4c <HAL_XSPI_Command+0x114>
      {
        if (pCmd->DataMode == HAL_XSPI_DATA_NONE)
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d10e      	bne.n	8006bea <HAL_XSPI_Command+0xb2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until BUSY flag is reset to go back in idle state. */
          status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	9300      	str	r3, [sp, #0]
 8006bd0:	69bb      	ldr	r3, [r7, #24]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	2120      	movs	r1, #32
 8006bd6:	68f8      	ldr	r0, [r7, #12]
 8006bd8:	f000 fbb2 	bl	8007340 <XSPI_WaitFlagStateUntilTimeout>
 8006bdc:	4603      	mov	r3, r0
 8006bde:	77fb      	strb	r3, [r7, #31]

          /* Clear TC flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	2202      	movs	r2, #2
 8006be6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 8006be8:	e030      	b.n	8006c4c <HAL_XSPI_Command+0x114>
        }
        else
        {
          /* Update the state */
          if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
 8006bea:	68bb      	ldr	r3, [r7, #8]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d103      	bne.n	8006bfa <HAL_XSPI_Command+0xc2>
          {
            hxspi->State = HAL_XSPI_STATE_CMD_CFG;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	2204      	movs	r2, #4
 8006bf6:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
 8006bf8:	e028      	b.n	8006c4c <HAL_XSPI_Command+0x114>
          }
          else if (pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)
 8006bfa:	68bb      	ldr	r3, [r7, #8]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	2b01      	cmp	r3, #1
 8006c00:	d10b      	bne.n	8006c1a <HAL_XSPI_Command+0xe2>
          {
            if (hxspi->State == HAL_XSPI_STATE_WRITE_CMD_CFG)
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c06:	2b24      	cmp	r3, #36	@ 0x24
 8006c08:	d103      	bne.n	8006c12 <HAL_XSPI_Command+0xda>
            {
              hxspi->State = HAL_XSPI_STATE_CMD_CFG;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	2204      	movs	r2, #4
 8006c0e:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
 8006c10:	e01c      	b.n	8006c4c <HAL_XSPI_Command+0x114>
            }
            else
            {
              hxspi->State = HAL_XSPI_STATE_READ_CMD_CFG;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	2214      	movs	r2, #20
 8006c16:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
 8006c18:	e018      	b.n	8006c4c <HAL_XSPI_Command+0x114>
            }
          }
          else if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
 8006c1a:	68bb      	ldr	r3, [r7, #8]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	2b02      	cmp	r3, #2
 8006c20:	d114      	bne.n	8006c4c <HAL_XSPI_Command+0x114>
          {
            if (hxspi->State == HAL_XSPI_STATE_READ_CMD_CFG)
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c26:	2b14      	cmp	r3, #20
 8006c28:	d103      	bne.n	8006c32 <HAL_XSPI_Command+0xfa>
            {
              hxspi->State = HAL_XSPI_STATE_CMD_CFG;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	2204      	movs	r2, #4
 8006c2e:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
 8006c30:	e00c      	b.n	8006c4c <HAL_XSPI_Command+0x114>
            }
            else
            {
              hxspi->State = HAL_XSPI_STATE_WRITE_CMD_CFG;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	2224      	movs	r2, #36	@ 0x24
 8006c36:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
 8006c38:	e008      	b.n	8006c4c <HAL_XSPI_Command+0x114>
        }
      }
    }
    else
    {
      status = HAL_BUSY;
 8006c3a:	2302      	movs	r3, #2
 8006c3c:	77fb      	strb	r3, [r7, #31]
    if (status == HAL_OK)
 8006c3e:	e005      	b.n	8006c4c <HAL_XSPI_Command+0x114>
    }
  }
  else
  {
    status = HAL_ERROR;
 8006c40:	2301      	movs	r3, #1
 8006c42:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	2210      	movs	r2, #16
 8006c48:	659a      	str	r2, [r3, #88]	@ 0x58
 8006c4a:	e000      	b.n	8006c4e <HAL_XSPI_Command+0x116>
    if (status == HAL_OK)
 8006c4c:	bf00      	nop
  }

  return status;
 8006c4e:	7ffb      	ldrb	r3, [r7, #31]
}
 8006c50:	4618      	mov	r0, r3
 8006c52:	3720      	adds	r7, #32
 8006c54:	46bd      	mov	sp, r7
 8006c56:	bd80      	pop	{r7, pc}

08006c58 <HAL_XSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Transmit(XSPI_HandleTypeDef *hxspi, const uint8_t *pData, uint32_t Timeout)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b08a      	sub	sp, #40	@ 0x28
 8006c5c:	af02      	add	r7, sp, #8
 8006c5e:	60f8      	str	r0, [r7, #12]
 8006c60:	60b9      	str	r1, [r7, #8]
 8006c62:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8006c64:	f7fa fd08 	bl	8001678 <HAL_GetTick>
 8006c68:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hxspi->Instance->DR;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	3350      	adds	r3, #80	@ 0x50
 8006c70:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 8006c72:	68bb      	ldr	r3, [r7, #8]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d105      	bne.n	8006c84 <HAL_XSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 8006c78:	2301      	movs	r3, #1
 8006c7a:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	2208      	movs	r2, #8
 8006c80:	659a      	str	r2, [r3, #88]	@ 0x58
 8006c82:	e057      	b.n	8006d34 <HAL_XSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c88:	2b04      	cmp	r3, #4
 8006c8a:	d14e      	bne.n	8006d2a <HAL_XSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c92:	1c5a      	adds	r2, r3, #1
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	649a      	str	r2, [r3, #72]	@ 0x48
      hxspi->XferSize  = hxspi->XferCount;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	645a      	str	r2, [r3, #68]	@ 0x44
      hxspi->pBuffPtr  = (uint8_t *)pData;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	68ba      	ldr	r2, [r7, #8]
 8006ca4:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	681a      	ldr	r2, [r3, #0]
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006cb4:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_FT, SET, tickstart, Timeout);
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	9300      	str	r3, [sp, #0]
 8006cba:	69bb      	ldr	r3, [r7, #24]
 8006cbc:	2201      	movs	r2, #1
 8006cbe:	2104      	movs	r1, #4
 8006cc0:	68f8      	ldr	r0, [r7, #12]
 8006cc2:	f000 fb3d 	bl	8007340 <XSPI_WaitFlagStateUntilTimeout>
 8006cc6:	4603      	mov	r3, r0
 8006cc8:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8006cca:	7ffb      	ldrb	r3, [r7, #31]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d113      	bne.n	8006cf8 <HAL_XSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hxspi->pBuffPtr;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cd4:	781a      	ldrb	r2, [r3, #0]
 8006cd6:	697b      	ldr	r3, [r7, #20]
 8006cd8:	701a      	strb	r2, [r3, #0]
        hxspi->pBuffPtr++;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cde:	1c5a      	adds	r2, r3, #1
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	641a      	str	r2, [r3, #64]	@ 0x40
        hxspi->XferCount--;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ce8:	1e5a      	subs	r2, r3, #1
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	649a      	str	r2, [r3, #72]	@ 0x48
      } while (hxspi->XferCount > 0U);
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d1df      	bne.n	8006cb6 <HAL_XSPI_Transmit+0x5e>
 8006cf6:	e000      	b.n	8006cfa <HAL_XSPI_Transmit+0xa2>
          break;
 8006cf8:	bf00      	nop

      if (status == HAL_OK)
 8006cfa:	7ffb      	ldrb	r3, [r7, #31]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d119      	bne.n	8006d34 <HAL_XSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	9300      	str	r3, [sp, #0]
 8006d04:	69bb      	ldr	r3, [r7, #24]
 8006d06:	2201      	movs	r2, #1
 8006d08:	2102      	movs	r1, #2
 8006d0a:	68f8      	ldr	r0, [r7, #12]
 8006d0c:	f000 fb18 	bl	8007340 <XSPI_WaitFlagStateUntilTimeout>
 8006d10:	4603      	mov	r3, r0
 8006d12:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8006d14:	7ffb      	ldrb	r3, [r7, #31]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d10c      	bne.n	8006d34 <HAL_XSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	2202      	movs	r2, #2
 8006d20:	625a      	str	r2, [r3, #36]	@ 0x24

          hxspi->State = HAL_XSPI_STATE_READY;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	2202      	movs	r2, #2
 8006d26:	655a      	str	r2, [r3, #84]	@ 0x54
 8006d28:	e004      	b.n	8006d34 <HAL_XSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	77fb      	strb	r3, [r7, #31]
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	2210      	movs	r2, #16
 8006d32:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  return status;
 8006d34:	7ffb      	ldrb	r3, [r7, #31]
}
 8006d36:	4618      	mov	r0, r3
 8006d38:	3720      	adds	r7, #32
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	bd80      	pop	{r7, pc}

08006d3e <HAL_XSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Receive(XSPI_HandleTypeDef *hxspi, uint8_t *pData, uint32_t Timeout)
{
 8006d3e:	b580      	push	{r7, lr}
 8006d40:	b08c      	sub	sp, #48	@ 0x30
 8006d42:	af02      	add	r7, sp, #8
 8006d44:	60f8      	str	r0, [r7, #12]
 8006d46:	60b9      	str	r1, [r7, #8]
 8006d48:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8006d4a:	f7fa fc95 	bl	8001678 <HAL_GetTick>
 8006d4e:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hxspi->Instance->DR;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	3350      	adds	r3, #80	@ 0x50
 8006d56:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hxspi->Instance->AR;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d5e:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hxspi->Instance->IR;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8006d68:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 8006d6a:	68bb      	ldr	r3, [r7, #8]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d106      	bne.n	8006d7e <HAL_XSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 8006d70:	2301      	movs	r3, #1
 8006d72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	2208      	movs	r2, #8
 8006d7a:	659a      	str	r2, [r3, #88]	@ 0x58
 8006d7c:	e07c      	b.n	8006e78 <HAL_XSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d82:	2b04      	cmp	r3, #4
 8006d84:	d172      	bne.n	8006e6c <HAL_XSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d8c:	1c5a      	adds	r2, r3, #1
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	649a      	str	r2, [r3, #72]	@ 0x48
      hxspi->XferSize  = hxspi->XferCount;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	645a      	str	r2, [r3, #68]	@ 0x44
      hxspi->pBuffPtr  = pData;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	68ba      	ldr	r2, [r7, #8]
 8006d9e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8006db2:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	68db      	ldr	r3, [r3, #12]
 8006db8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006dbc:	d104      	bne.n	8006dc8 <HAL_XSPI_Receive+0x8a>
      {
        WRITE_REG(hxspi->Instance->AR, addr_reg);
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	69ba      	ldr	r2, [r7, #24]
 8006dc4:	649a      	str	r2, [r3, #72]	@ 0x48
 8006dc6:	e011      	b.n	8006dec <HAL_XSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hxspi->Instance->CCR, XSPI_CCR_ADMODE) != HAL_XSPI_ADDRESS_NONE)
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8006dd0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d004      	beq.n	8006de2 <HAL_XSPI_Receive+0xa4>
        {
          WRITE_REG(hxspi->Instance->AR, addr_reg);
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	69ba      	ldr	r2, [r7, #24]
 8006dde:	649a      	str	r2, [r3, #72]	@ 0x48
 8006de0:	e004      	b.n	8006dec <HAL_XSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hxspi->Instance->IR, ir_reg);
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	697a      	ldr	r2, [r7, #20]
 8006de8:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, (HAL_XSPI_FLAG_FT | HAL_XSPI_FLAG_TC), SET, tickstart, Timeout);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	9300      	str	r3, [sp, #0]
 8006df0:	6a3b      	ldr	r3, [r7, #32]
 8006df2:	2201      	movs	r2, #1
 8006df4:	2106      	movs	r1, #6
 8006df6:	68f8      	ldr	r0, [r7, #12]
 8006df8:	f000 faa2 	bl	8007340 <XSPI_WaitFlagStateUntilTimeout>
 8006dfc:	4603      	mov	r3, r0
 8006dfe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
 8006e02:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d114      	bne.n	8006e34 <HAL_XSPI_Receive+0xf6>
        {
          break;
        }

        *hxspi->pBuffPtr = *((__IO uint8_t *)data_reg);
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e0e:	69fa      	ldr	r2, [r7, #28]
 8006e10:	7812      	ldrb	r2, [r2, #0]
 8006e12:	b2d2      	uxtb	r2, r2
 8006e14:	701a      	strb	r2, [r3, #0]
        hxspi->pBuffPtr++;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e1a:	1c5a      	adds	r2, r3, #1
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	641a      	str	r2, [r3, #64]	@ 0x40
        hxspi->XferCount--;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e24:	1e5a      	subs	r2, r3, #1
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	649a      	str	r2, [r3, #72]	@ 0x48
      } while (hxspi->XferCount > 0U);
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d1dc      	bne.n	8006dec <HAL_XSPI_Receive+0xae>
 8006e32:	e000      	b.n	8006e36 <HAL_XSPI_Receive+0xf8>
          break;
 8006e34:	bf00      	nop

      if (status == HAL_OK)
 8006e36:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d11c      	bne.n	8006e78 <HAL_XSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	9300      	str	r3, [sp, #0]
 8006e42:	6a3b      	ldr	r3, [r7, #32]
 8006e44:	2201      	movs	r2, #1
 8006e46:	2102      	movs	r1, #2
 8006e48:	68f8      	ldr	r0, [r7, #12]
 8006e4a:	f000 fa79 	bl	8007340 <XSPI_WaitFlagStateUntilTimeout>
 8006e4e:	4603      	mov	r3, r0
 8006e50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
 8006e54:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d10d      	bne.n	8006e78 <HAL_XSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	2202      	movs	r2, #2
 8006e62:	625a      	str	r2, [r3, #36]	@ 0x24

          hxspi->State = HAL_XSPI_STATE_READY;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	2202      	movs	r2, #2
 8006e68:	655a      	str	r2, [r3, #84]	@ 0x54
 8006e6a:	e005      	b.n	8006e78 <HAL_XSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 8006e6c:	2301      	movs	r3, #1
 8006e6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	2210      	movs	r2, #16
 8006e76:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  return status;
 8006e78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	3728      	adds	r7, #40	@ 0x28
 8006e80:	46bd      	mov	sp, r7
 8006e82:	bd80      	pop	{r7, pc}

08006e84 <HAL_XSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_AutoPolling(XSPI_HandleTypeDef *hxspi, const XSPI_AutoPollingTypeDef *pCfg,
                                       uint32_t Timeout)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b08a      	sub	sp, #40	@ 0x28
 8006e88:	af02      	add	r7, sp, #8
 8006e8a:	60f8      	str	r0, [r7, #12]
 8006e8c:	60b9      	str	r1, [r7, #8]
 8006e8e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8006e90:	f7fa fbf2 	bl	8001678 <HAL_GetTick>
 8006e94:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hxspi->Instance->AR;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e9c:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hxspi->Instance->IR;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8006ea6:	613b      	str	r3, [r7, #16]
  assert_param(IS_XSPI_AUTOMATIC_STOP(pCfg->AutomaticStop));
  assert_param(IS_XSPI_INTERVAL(pCfg->IntervalTime));
  assert_param(IS_XSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hxspi->State == HAL_XSPI_STATE_CMD_CFG) && (pCfg->AutomaticStop == HAL_XSPI_AUTOMATIC_STOP_ENABLE))
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006eac:	2b04      	cmp	r3, #4
 8006eae:	d167      	bne.n	8006f80 <HAL_XSPI_AutoPolling+0xfc>
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	68db      	ldr	r3, [r3, #12]
 8006eb4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006eb8:	d162      	bne.n	8006f80 <HAL_XSPI_AutoPolling+0xfc>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	9300      	str	r3, [sp, #0]
 8006ebe:	69bb      	ldr	r3, [r7, #24]
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	2120      	movs	r1, #32
 8006ec4:	68f8      	ldr	r0, [r7, #12]
 8006ec6:	f000 fa3b 	bl	8007340 <XSPI_WaitFlagStateUntilTimeout>
 8006eca:	4603      	mov	r3, r0
 8006ecc:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8006ece:	7ffb      	ldrb	r3, [r7, #31]
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d152      	bne.n	8006f7a <HAL_XSPI_AutoPolling+0xf6>
    {
      /* Configure registers */
      WRITE_REG(hxspi->Instance->PSMAR, pCfg->MatchValue);
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	68ba      	ldr	r2, [r7, #8]
 8006eda:	6812      	ldr	r2, [r2, #0]
 8006edc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hxspi->Instance->PSMKR, pCfg->MatchMask);
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	68ba      	ldr	r2, [r7, #8]
 8006ee6:	6852      	ldr	r2, [r2, #4]
 8006ee8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hxspi->Instance->PIR,   pCfg->IntervalTime);
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	68ba      	ldr	r2, [r7, #8]
 8006ef2:	6912      	ldr	r2, [r2, #16]
 8006ef4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_PMM | XSPI_CR_APMS | XSPI_CR_FMODE),
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
 8006f02:	68bb      	ldr	r3, [r7, #8]
 8006f04:	6899      	ldr	r1, [r3, #8]
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	68db      	ldr	r3, [r3, #12]
 8006f0a:	430b      	orrs	r3, r1
 8006f0c:	431a      	orrs	r2, r3
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8006f16:	601a      	str	r2, [r3, #0]
                 (pCfg->MatchMode | pCfg->AutomaticStop | XSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	68db      	ldr	r3, [r3, #12]
 8006f1c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006f20:	d104      	bne.n	8006f2c <HAL_XSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hxspi->Instance->AR, addr_reg);
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	697a      	ldr	r2, [r7, #20]
 8006f28:	649a      	str	r2, [r3, #72]	@ 0x48
 8006f2a:	e011      	b.n	8006f50 <HAL_XSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hxspi->Instance->CCR, XSPI_CCR_ADMODE) != HAL_XSPI_ADDRESS_NONE)
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8006f34:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d004      	beq.n	8006f46 <HAL_XSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hxspi->Instance->AR, addr_reg);
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	697a      	ldr	r2, [r7, #20]
 8006f42:	649a      	str	r2, [r3, #72]	@ 0x48
 8006f44:	e004      	b.n	8006f50 <HAL_XSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hxspi->Instance->IR, ir_reg);
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	693a      	ldr	r2, [r7, #16]
 8006f4c:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_SM, SET, tickstart, Timeout);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	9300      	str	r3, [sp, #0]
 8006f54:	69bb      	ldr	r3, [r7, #24]
 8006f56:	2201      	movs	r2, #1
 8006f58:	2108      	movs	r1, #8
 8006f5a:	68f8      	ldr	r0, [r7, #12]
 8006f5c:	f000 f9f0 	bl	8007340 <XSPI_WaitFlagStateUntilTimeout>
 8006f60:	4603      	mov	r3, r0
 8006f62:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8006f64:	7ffb      	ldrb	r3, [r7, #31]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d110      	bne.n	8006f8c <HAL_XSPI_AutoPolling+0x108>
      {
        /* Clear status match flag */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_SM);
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	2208      	movs	r2, #8
 8006f70:	625a      	str	r2, [r3, #36]	@ 0x24

        hxspi->State = HAL_XSPI_STATE_READY;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	2202      	movs	r2, #2
 8006f76:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
 8006f78:	e008      	b.n	8006f8c <HAL_XSPI_AutoPolling+0x108>
      }
    }
    else
    {
      status = HAL_BUSY;
 8006f7a:	2302      	movs	r3, #2
 8006f7c:	77fb      	strb	r3, [r7, #31]
    if (status == HAL_OK)
 8006f7e:	e005      	b.n	8006f8c <HAL_XSPI_AutoPolling+0x108>
    }
  }
  else
  {
    status = HAL_ERROR;
 8006f80:	2301      	movs	r3, #1
 8006f82:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	2210      	movs	r2, #16
 8006f88:	659a      	str	r2, [r3, #88]	@ 0x58
 8006f8a:	e000      	b.n	8006f8e <HAL_XSPI_AutoPolling+0x10a>
    if (status == HAL_OK)
 8006f8c:	bf00      	nop
  }

  return status;
 8006f8e:	7ffb      	ldrb	r3, [r7, #31]
}
 8006f90:	4618      	mov	r0, r3
 8006f92:	3720      	adds	r7, #32
 8006f94:	46bd      	mov	sp, r7
 8006f96:	bd80      	pop	{r7, pc}

08006f98 <HAL_XSPI_MemoryMapped>:
  * @param  pCfg   : Pointer to structure that contains the memory mapped configuration information.
  * @note   This function is used only in Memory mapped Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_MemoryMapped(XSPI_HandleTypeDef *hxspi, const XSPI_MemoryMappedTypeDef *pCfg)
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b086      	sub	sp, #24
 8006f9c:	af02      	add	r7, sp, #8
 8006f9e:	6078      	str	r0, [r7, #4]
 8006fa0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8006fa2:	f7fa fb69 	bl	8001678 <HAL_GetTick>
 8006fa6:	60b8      	str	r0, [r7, #8]

  /* Check the parameters of the memory-mapped configuration structure */
  assert_param(IS_XSPI_TIMEOUT_ACTIVATION(pCfg->TimeOutActivation));

  /* Check the state */
  if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fac:	2b04      	cmp	r3, #4
 8006fae:	d134      	bne.n	800701a <HAL_XSPI_MemoryMapped+0x82>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006fb4:	9300      	str	r3, [sp, #0]
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	2120      	movs	r1, #32
 8006fbc:	6878      	ldr	r0, [r7, #4]
 8006fbe:	f000 f9bf 	bl	8007340 <XSPI_WaitFlagStateUntilTimeout>
 8006fc2:	4603      	mov	r3, r0
 8006fc4:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8006fc6:	7bfb      	ldrb	r3, [r7, #15]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d12b      	bne.n	8007024 <HAL_XSPI_MemoryMapped+0x8c>
    {
      hxspi->State = HAL_XSPI_STATE_BUSY_MEM_MAPPED;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2288      	movs	r2, #136	@ 0x88
 8006fd0:	655a      	str	r2, [r3, #84]	@ 0x54

      if (pCfg->TimeOutActivation == HAL_XSPI_TIMEOUT_COUNTER_ENABLE)
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	2b08      	cmp	r3, #8
 8006fd8:	d111      	bne.n	8006ffe <HAL_XSPI_MemoryMapped+0x66>
      {
        assert_param(IS_XSPI_TIMEOUT_PERIOD(pCfg->TimeoutPeriodClock));

        /* Configure register */
        WRITE_REG(hxspi->Instance->LPTR, pCfg->TimeoutPeriodClock);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	683a      	ldr	r2, [r7, #0]
 8006fe0:	6852      	ldr	r2, [r2, #4]
 8006fe2:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130

        /* Clear flags related to interrupt */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TO);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	2210      	movs	r2, #16
 8006fec:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Enable the timeout interrupt */
        HAL_XSPI_ENABLE_IT(hxspi, HAL_XSPI_IT_TO);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	681a      	ldr	r2, [r3, #0]
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8006ffc:	601a      	str	r2, [r3, #0]
      }

      /* Configure CR register with functional mode as memory-mapped */
      MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_TCEN | XSPI_CR_FMODE),
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	681a      	ldr	r2, [r3, #0]
 8007004:	4b0a      	ldr	r3, [pc, #40]	@ (8007030 <HAL_XSPI_MemoryMapped+0x98>)
 8007006:	4013      	ands	r3, r2
 8007008:	683a      	ldr	r2, [r7, #0]
 800700a:	6812      	ldr	r2, [r2, #0]
 800700c:	431a      	orrs	r2, r3
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f042 5240 	orr.w	r2, r2, #805306368	@ 0x30000000
 8007016:	601a      	str	r2, [r3, #0]
 8007018:	e004      	b.n	8007024 <HAL_XSPI_MemoryMapped+0x8c>
                 (pCfg->TimeOutActivation | XSPI_FUNCTIONAL_MODE_MEMORY_MAPPED));
    }
  }
  else
  {
    status = HAL_ERROR;
 800701a:	2301      	movs	r3, #1
 800701c:	73fb      	strb	r3, [r7, #15]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2210      	movs	r2, #16
 8007022:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return status;
 8007024:	7bfb      	ldrb	r3, [r7, #15]
}
 8007026:	4618      	mov	r0, r3
 8007028:	3710      	adds	r7, #16
 800702a:	46bd      	mov	sp, r7
 800702c:	bd80      	pop	{r7, pc}
 800702e:	bf00      	nop
 8007030:	cffffff7 	.word	0xcffffff7

08007034 <HAL_XSPI_Abort>:
  * @brief  Abort the current operation, return to the indirect mode.
  * @param  hxspi : XSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Abort(XSPI_HandleTypeDef *hxspi)
{
 8007034:	b580      	push	{r7, lr}
 8007036:	b086      	sub	sp, #24
 8007038:	af02      	add	r7, sp, #8
 800703a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800703c:	2300      	movs	r3, #0
 800703e:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8007040:	f7fa fb1a 	bl	8001678 <HAL_GetTick>
 8007044:	60b8      	str	r0, [r7, #8]

  /* Check if the state is not in reset state */
  if (hxspi->State != HAL_XSPI_STATE_RESET)
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800704a:	2b00      	cmp	r3, #0
 800704c:	d06f      	beq.n	800712e <HAL_XSPI_Abort+0xfa>
  {
    /* Check if the DMA is enabled */
    if ((hxspi->Instance->CR & XSPI_CR_DMAEN) != 0U)
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f003 0304 	and.w	r3, r3, #4
 8007058:	2b00      	cmp	r3, #0
 800705a:	d021      	beq.n	80070a0 <HAL_XSPI_Abort+0x6c>
    {
      /* Disable the DMA transfer on the XSPI side */
      CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_DMAEN);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	681a      	ldr	r2, [r3, #0]
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f022 0204 	bic.w	r2, r2, #4
 800706a:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transmit on the DMA side */
      status = HAL_DMA_Abort(hxspi->hdmatx);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007070:	4618      	mov	r0, r3
 8007072:	f7fa fcdd 	bl	8001a30 <HAL_DMA_Abort>
 8007076:	4603      	mov	r3, r0
 8007078:	73fb      	strb	r3, [r7, #15]
      if (status != HAL_OK)
 800707a:	7bfb      	ldrb	r3, [r7, #15]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d002      	beq.n	8007086 <HAL_XSPI_Abort+0x52>
      {
        hxspi->ErrorCode = HAL_XSPI_ERROR_DMA;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2204      	movs	r2, #4
 8007084:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Disable the DMA receive on the DMA side */
      status = HAL_DMA_Abort(hxspi->hdmarx);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800708a:	4618      	mov	r0, r3
 800708c:	f7fa fcd0 	bl	8001a30 <HAL_DMA_Abort>
 8007090:	4603      	mov	r3, r0
 8007092:	73fb      	strb	r3, [r7, #15]
      if (status != HAL_OK)
 8007094:	7bfb      	ldrb	r3, [r7, #15]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d002      	beq.n	80070a0 <HAL_XSPI_Abort+0x6c>
      {
        hxspi->ErrorCode = HAL_XSPI_ERROR_DMA;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2204      	movs	r2, #4
 800709e:	659a      	str	r2, [r3, #88]	@ 0x58
      }
    }

    if (HAL_XSPI_GET_FLAG(hxspi, HAL_XSPI_FLAG_BUSY) != RESET)
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	6a1b      	ldr	r3, [r3, #32]
 80070a6:	f003 0320 	and.w	r3, r3, #32
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d033      	beq.n	8007116 <HAL_XSPI_Abort+0xe2>
    {
      /* Perform an abort of the XSPI */
      SET_BIT(hxspi->Instance->CR, XSPI_CR_ABORT);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	681a      	ldr	r2, [r3, #0]
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f042 0202 	orr.w	r2, r2, #2
 80070bc:	601a      	str	r2, [r3, #0]

      /* Wait until the transfer complete flag is set to go back in idle state */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, hxspi->Timeout);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070c2:	9300      	str	r3, [sp, #0]
 80070c4:	68bb      	ldr	r3, [r7, #8]
 80070c6:	2201      	movs	r2, #1
 80070c8:	2102      	movs	r1, #2
 80070ca:	6878      	ldr	r0, [r7, #4]
 80070cc:	f000 f938 	bl	8007340 <XSPI_WaitFlagStateUntilTimeout>
 80070d0:	4603      	mov	r3, r0
 80070d2:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80070d4:	7bfb      	ldrb	r3, [r7, #15]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d12e      	bne.n	8007138 <HAL_XSPI_Abort+0x104>
      {
        /* Clear transfer complete flag */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	2202      	movs	r2, #2
 80070e0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Wait until the busy flag is reset to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070e6:	9300      	str	r3, [sp, #0]
 80070e8:	68bb      	ldr	r3, [r7, #8]
 80070ea:	2200      	movs	r2, #0
 80070ec:	2120      	movs	r1, #32
 80070ee:	6878      	ldr	r0, [r7, #4]
 80070f0:	f000 f926 	bl	8007340 <XSPI_WaitFlagStateUntilTimeout>
 80070f4:	4603      	mov	r3, r0
 80070f6:	73fb      	strb	r3, [r7, #15]

        if (status == HAL_OK)
 80070f8:	7bfb      	ldrb	r3, [r7, #15]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d11c      	bne.n	8007138 <HAL_XSPI_Abort+0x104>
        {
          /* Return to indirect mode */
          CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_FMODE);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	681a      	ldr	r2, [r3, #0]
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800710c:	601a      	str	r2, [r3, #0]

          hxspi->State = HAL_XSPI_STATE_READY;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	2202      	movs	r2, #2
 8007112:	655a      	str	r2, [r3, #84]	@ 0x54
 8007114:	e010      	b.n	8007138 <HAL_XSPI_Abort+0x104>
      }
    }
    else
    {
      /* Return to indirect mode */
      CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_FMODE);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	681a      	ldr	r2, [r3, #0]
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8007124:	601a      	str	r2, [r3, #0]

      hxspi->State = HAL_XSPI_STATE_READY;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2202      	movs	r2, #2
 800712a:	655a      	str	r2, [r3, #84]	@ 0x54
 800712c:	e004      	b.n	8007138 <HAL_XSPI_Abort+0x104>
    }
  }
  else
  {
    status = HAL_ERROR;
 800712e:	2301      	movs	r3, #1
 8007130:	73fb      	strb	r3, [r7, #15]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2210      	movs	r2, #16
 8007136:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return status;
 8007138:	7bfb      	ldrb	r3, [r7, #15]
}
 800713a:	4618      	mov	r0, r3
 800713c:	3710      	adds	r7, #16
 800713e:	46bd      	mov	sp, r7
 8007140:	bd80      	pop	{r7, pc}

08007142 <HAL_XSPI_SetTimeout>:
  * @param  hxspi   : XSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval HAL state
  */
HAL_StatusTypeDef HAL_XSPI_SetTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Timeout)
{
 8007142:	b480      	push	{r7}
 8007144:	b083      	sub	sp, #12
 8007146:	af00      	add	r7, sp, #0
 8007148:	6078      	str	r0, [r7, #4]
 800714a:	6039      	str	r1, [r7, #0]
  hxspi->Timeout = Timeout;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	683a      	ldr	r2, [r7, #0]
 8007150:	65da      	str	r2, [r3, #92]	@ 0x5c
  return HAL_OK;
 8007152:	2300      	movs	r3, #0
}
 8007154:	4618      	mov	r0, r3
 8007156:	370c      	adds	r7, #12
 8007158:	46bd      	mov	sp, r7
 800715a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715e:	4770      	bx	lr

08007160 <HAL_XSPIM_Config>:
  * @param  pCfg     : Pointer to Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPIM_Config(XSPI_HandleTypeDef *hxspi, const XSPIM_CfgTypeDef *pCfg, uint32_t Timeout)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	b08c      	sub	sp, #48	@ 0x30
 8007164:	af00      	add	r7, sp, #0
 8007166:	60f8      	str	r0, [r7, #12]
 8007168:	60b9      	str	r1, [r7, #8]
 800716a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800716c:	2300      	movs	r3, #0
 800716e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  uint8_t index;
  uint8_t xspi_enabled = 0U;
 8007172:	2300      	movs	r3, #0
 8007174:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

  XSPIM_CfgTypeDef IOM_cfg[XSPI_NB_INSTANCE] = {0};
 8007178:	f107 0314 	add.w	r3, r7, #20
 800717c:	2200      	movs	r2, #0
 800717e:	601a      	str	r2, [r3, #0]
 8007180:	605a      	str	r2, [r3, #4]
 8007182:	609a      	str	r2, [r3, #8]
 8007184:	60da      	str	r2, [r3, #12]
 8007186:	611a      	str	r2, [r3, #16]
 8007188:	615a      	str	r2, [r3, #20]
  assert_param(IS_XSPIM_NCS_OVR(pCfg->nCSOverride));
  assert_param(IS_XSPIM_IO_PORT(pCfg->IOPort));
  assert_param(IS_XSPIM_REQ2ACKTIME(pCfg->Req2AckTime));

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < XSPI_NB_INSTANCE; index++)
 800718a:	2300      	movs	r3, #0
 800718c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8007190:	e014      	b.n	80071bc <HAL_XSPIM_Config+0x5c>
  {
    XSPIM_GetConfig(index + 1U, &(IOM_cfg[index]));
 8007192:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007196:	3301      	adds	r3, #1
 8007198:	b2d8      	uxtb	r0, r3
 800719a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800719e:	f107 0114 	add.w	r1, r7, #20
 80071a2:	4613      	mov	r3, r2
 80071a4:	005b      	lsls	r3, r3, #1
 80071a6:	4413      	add	r3, r2
 80071a8:	009b      	lsls	r3, r3, #2
 80071aa:	440b      	add	r3, r1
 80071ac:	4619      	mov	r1, r3
 80071ae:	f000 fa87 	bl	80076c0 <XSPIM_GetConfig>
  for (index = 0U; index < XSPI_NB_INSTANCE; index++)
 80071b2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80071b6:	3301      	adds	r3, #1
 80071b8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80071bc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80071c0:	2b01      	cmp	r3, #1
 80071c2:	d9e6      	bls.n	8007192 <HAL_XSPIM_Config+0x32>
  }

  /********** Disable both XSPI to configure XSPI IO Manager **********/
  if ((XSPI1->CR & XSPI_CR_EN) != 0U)
 80071c4:	4b5b      	ldr	r3, [pc, #364]	@ (8007334 <HAL_XSPIM_Config+0x1d4>)
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f003 0301 	and.w	r3, r3, #1
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d00b      	beq.n	80071e8 <HAL_XSPIM_Config+0x88>
  {
    CLEAR_BIT(XSPI1->CR, XSPI_CR_EN);
 80071d0:	4b58      	ldr	r3, [pc, #352]	@ (8007334 <HAL_XSPIM_Config+0x1d4>)
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	4a57      	ldr	r2, [pc, #348]	@ (8007334 <HAL_XSPIM_Config+0x1d4>)
 80071d6:	f023 0301 	bic.w	r3, r3, #1
 80071da:	6013      	str	r3, [r2, #0]
    xspi_enabled |= 0x1U;
 80071dc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80071e0:	f043 0301 	orr.w	r3, r3, #1
 80071e4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  }
  if ((XSPI2->CR & XSPI_CR_EN) != 0U)
 80071e8:	4b53      	ldr	r3, [pc, #332]	@ (8007338 <HAL_XSPIM_Config+0x1d8>)
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f003 0301 	and.w	r3, r3, #1
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d00b      	beq.n	800720c <HAL_XSPIM_Config+0xac>
  {
    CLEAR_BIT(XSPI2->CR, XSPI_CR_EN);
 80071f4:	4b50      	ldr	r3, [pc, #320]	@ (8007338 <HAL_XSPIM_Config+0x1d8>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	4a4f      	ldr	r2, [pc, #316]	@ (8007338 <HAL_XSPIM_Config+0x1d8>)
 80071fa:	f023 0301 	bic.w	r3, r3, #1
 80071fe:	6013      	str	r3, [r2, #0]
    xspi_enabled |= 0x2U;
 8007200:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007204:	f043 0302 	orr.w	r3, r3, #2
 8007208:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  }

  /***************** Deactivation of previous configuration *****************/
  CLEAR_REG(XSPIM->CR);
 800720c:	4b4b      	ldr	r3, [pc, #300]	@ (800733c <HAL_XSPIM_Config+0x1dc>)
 800720e:	2200      	movs	r2, #0
 8007210:	601a      	str	r2, [r3, #0]

  /******************** Activation of new configuration *********************/
  MODIFY_REG(XSPIM->CR, XSPIM_CR_REQ2ACK_TIME, ((pCfg->Req2AckTime - 1U) << XSPIM_CR_REQ2ACK_TIME_Pos));
 8007212:	4b4a      	ldr	r3, [pc, #296]	@ (800733c <HAL_XSPIM_Config+0x1dc>)
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
 800721a:	68bb      	ldr	r3, [r7, #8]
 800721c:	689b      	ldr	r3, [r3, #8]
 800721e:	3b01      	subs	r3, #1
 8007220:	041b      	lsls	r3, r3, #16
 8007222:	4946      	ldr	r1, [pc, #280]	@ (800733c <HAL_XSPIM_Config+0x1dc>)
 8007224:	4313      	orrs	r3, r2
 8007226:	600b      	str	r3, [r1, #0]

  if (hxspi->Instance == XSPI1)
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	4a41      	ldr	r2, [pc, #260]	@ (8007334 <HAL_XSPIM_Config+0x1d4>)
 800722e:	4293      	cmp	r3, r2
 8007230:	d110      	bne.n	8007254 <HAL_XSPIM_Config+0xf4>
  {
    IOM_cfg[0].IOPort = pCfg->IOPort ;
 8007232:	68bb      	ldr	r3, [r7, #8]
 8007234:	685b      	ldr	r3, [r3, #4]
 8007236:	61bb      	str	r3, [r7, #24]
    if (pCfg->nCSOverride != HAL_XSPI_CSSEL_OVR_DISABLED)
 8007238:	68bb      	ldr	r3, [r7, #8]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d027      	beq.n	8007290 <HAL_XSPIM_Config+0x130>
    {
      MODIFY_REG(XSPIM->CR, (XSPIM_CR_CSSEL_OVR_O1 | XSPIM_CR_CSSEL_OVR_EN), (pCfg->nCSOverride));
 8007240:	4b3e      	ldr	r3, [pc, #248]	@ (800733c <HAL_XSPIM_Config+0x1dc>)
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007248:	68bb      	ldr	r3, [r7, #8]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	493b      	ldr	r1, [pc, #236]	@ (800733c <HAL_XSPIM_Config+0x1dc>)
 800724e:	4313      	orrs	r3, r2
 8007250:	600b      	str	r3, [r1, #0]
 8007252:	e01d      	b.n	8007290 <HAL_XSPIM_Config+0x130>
    else
    {
      /* Nothing to do */
    }
  }
  else if (hxspi->Instance == XSPI2)
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4a37      	ldr	r2, [pc, #220]	@ (8007338 <HAL_XSPIM_Config+0x1d8>)
 800725a:	4293      	cmp	r3, r2
 800725c:	d110      	bne.n	8007280 <HAL_XSPIM_Config+0x120>
  {
    IOM_cfg[1].IOPort = pCfg->IOPort ;
 800725e:	68bb      	ldr	r3, [r7, #8]
 8007260:	685b      	ldr	r3, [r3, #4]
 8007262:	627b      	str	r3, [r7, #36]	@ 0x24
    if (pCfg->nCSOverride != HAL_XSPI_CSSEL_OVR_DISABLED)
 8007264:	68bb      	ldr	r3, [r7, #8]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d011      	beq.n	8007290 <HAL_XSPIM_Config+0x130>
    {
      MODIFY_REG(XSPIM->CR, (XSPIM_CR_CSSEL_OVR_O2 | XSPIM_CR_CSSEL_OVR_EN), (pCfg->nCSOverride));
 800726c:	4b33      	ldr	r3, [pc, #204]	@ (800733c <HAL_XSPIM_Config+0x1dc>)
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f023 0250 	bic.w	r2, r3, #80	@ 0x50
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	4930      	ldr	r1, [pc, #192]	@ (800733c <HAL_XSPIM_Config+0x1dc>)
 800727a:	4313      	orrs	r3, r2
 800727c:	600b      	str	r3, [r1, #0]
 800727e:	e007      	b.n	8007290 <HAL_XSPIM_Config+0x130>
      /* Nothing to do */
    }
  }
  else
  {
    hxspi->ErrorCode |= HAL_XSPI_ERROR_INVALID_PARAM;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007284:	f043 0208 	orr.w	r2, r3, #8
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	659a      	str	r2, [r3, #88]	@ 0x58
    return HAL_ERROR;
 800728c:	2301      	movs	r3, #1
 800728e:	e04c      	b.n	800732a <HAL_XSPIM_Config+0x1ca>
  }

  for (index = 0U; index < (XSPI_NB_INSTANCE - 1U); index++)
 8007290:	2300      	movs	r3, #0
 8007292:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8007296:	e02a      	b.n	80072ee <HAL_XSPIM_Config+0x18e>
  {
    if (IOM_cfg[index].IOPort == IOM_cfg[index + 1U].IOPort)
 8007298:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800729c:	4613      	mov	r3, r2
 800729e:	005b      	lsls	r3, r3, #1
 80072a0:	4413      	add	r3, r2
 80072a2:	009b      	lsls	r3, r3, #2
 80072a4:	3330      	adds	r3, #48	@ 0x30
 80072a6:	443b      	add	r3, r7
 80072a8:	3b18      	subs	r3, #24
 80072aa:	6819      	ldr	r1, [r3, #0]
 80072ac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80072b0:	1c5a      	adds	r2, r3, #1
 80072b2:	4613      	mov	r3, r2
 80072b4:	005b      	lsls	r3, r3, #1
 80072b6:	4413      	add	r3, r2
 80072b8:	009b      	lsls	r3, r3, #2
 80072ba:	3330      	adds	r3, #48	@ 0x30
 80072bc:	443b      	add	r3, r7
 80072be:	3b18      	subs	r3, #24
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	4299      	cmp	r1, r3
 80072c4:	d105      	bne.n	80072d2 <HAL_XSPIM_Config+0x172>
    {
      /*Mux*/
      SET_BIT(XSPIM->CR, XSPIM_CR_MUXEN);
 80072c6:	4b1d      	ldr	r3, [pc, #116]	@ (800733c <HAL_XSPIM_Config+0x1dc>)
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	4a1c      	ldr	r2, [pc, #112]	@ (800733c <HAL_XSPIM_Config+0x1dc>)
 80072cc:	f043 0301 	orr.w	r3, r3, #1
 80072d0:	6013      	str	r3, [r2, #0]
    }
    else
    {
      /* Nothing to do */
    }
    if (IOM_cfg[0].IOPort == HAL_XSPIM_IOPORT_2)
 80072d2:	69bb      	ldr	r3, [r7, #24]
 80072d4:	2b01      	cmp	r3, #1
 80072d6:	d105      	bne.n	80072e4 <HAL_XSPIM_Config+0x184>
    {
      /*Mode*/
      SET_BIT(XSPIM->CR, XSPIM_CR_MODE);
 80072d8:	4b18      	ldr	r3, [pc, #96]	@ (800733c <HAL_XSPIM_Config+0x1dc>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	4a17      	ldr	r2, [pc, #92]	@ (800733c <HAL_XSPIM_Config+0x1dc>)
 80072de:	f043 0302 	orr.w	r3, r3, #2
 80072e2:	6013      	str	r3, [r2, #0]
  for (index = 0U; index < (XSPI_NB_INSTANCE - 1U); index++)
 80072e4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80072e8:	3301      	adds	r3, #1
 80072ea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80072ee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d0d0      	beq.n	8007298 <HAL_XSPIM_Config+0x138>
      /* Nothing to do */
    }
  }

  /******* Re-enable both XSPI after configure XSPI IO Manager ********/
  if ((xspi_enabled & 0x1U) != 0U)
 80072f6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80072fa:	f003 0301 	and.w	r3, r3, #1
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d005      	beq.n	800730e <HAL_XSPIM_Config+0x1ae>
  {
    SET_BIT(XSPI1->CR, XSPI_CR_EN);
 8007302:	4b0c      	ldr	r3, [pc, #48]	@ (8007334 <HAL_XSPIM_Config+0x1d4>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	4a0b      	ldr	r2, [pc, #44]	@ (8007334 <HAL_XSPIM_Config+0x1d4>)
 8007308:	f043 0301 	orr.w	r3, r3, #1
 800730c:	6013      	str	r3, [r2, #0]
  }
  if ((xspi_enabled & 0x2U) != 0U)
 800730e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007312:	f003 0302 	and.w	r3, r3, #2
 8007316:	2b00      	cmp	r3, #0
 8007318:	d005      	beq.n	8007326 <HAL_XSPIM_Config+0x1c6>
  {
    SET_BIT(XSPI2->CR, XSPI_CR_EN);
 800731a:	4b07      	ldr	r3, [pc, #28]	@ (8007338 <HAL_XSPIM_Config+0x1d8>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	4a06      	ldr	r2, [pc, #24]	@ (8007338 <HAL_XSPIM_Config+0x1d8>)
 8007320:	f043 0301 	orr.w	r3, r3, #1
 8007324:	6013      	str	r3, [r2, #0]
  }

  return status;
 8007326:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
}
 800732a:	4618      	mov	r0, r3
 800732c:	3730      	adds	r7, #48	@ 0x30
 800732e:	46bd      	mov	sp, r7
 8007330:	bd80      	pop	{r7, pc}
 8007332:	bf00      	nop
 8007334:	52005000 	.word	0x52005000
 8007338:	5200a000 	.word	0x5200a000
 800733c:	5200b400 	.word	0x5200b400

08007340 <XSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef XSPI_WaitFlagStateUntilTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8007340:	b580      	push	{r7, lr}
 8007342:	b084      	sub	sp, #16
 8007344:	af00      	add	r7, sp, #0
 8007346:	60f8      	str	r0, [r7, #12]
 8007348:	60b9      	str	r1, [r7, #8]
 800734a:	603b      	str	r3, [r7, #0]
 800734c:	4613      	mov	r3, r2
 800734e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
 8007350:	e019      	b.n	8007386 <XSPI_WaitFlagStateUntilTimeout+0x46>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007352:	69bb      	ldr	r3, [r7, #24]
 8007354:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007358:	d015      	beq.n	8007386 <XSPI_WaitFlagStateUntilTimeout+0x46>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800735a:	f7fa f98d 	bl	8001678 <HAL_GetTick>
 800735e:	4602      	mov	r2, r0
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	1ad3      	subs	r3, r2, r3
 8007364:	69ba      	ldr	r2, [r7, #24]
 8007366:	429a      	cmp	r2, r3
 8007368:	d302      	bcc.n	8007370 <XSPI_WaitFlagStateUntilTimeout+0x30>
 800736a:	69bb      	ldr	r3, [r7, #24]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d10a      	bne.n	8007386 <XSPI_WaitFlagStateUntilTimeout+0x46>
      {
        hxspi->State     = HAL_XSPI_STATE_READY;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	2202      	movs	r2, #2
 8007374:	655a      	str	r2, [r3, #84]	@ 0x54
        hxspi->ErrorCode |= HAL_XSPI_ERROR_TIMEOUT;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800737a:	f043 0201 	orr.w	r2, r3, #1
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	659a      	str	r2, [r3, #88]	@ 0x58

        return HAL_TIMEOUT;
 8007382:	2303      	movs	r3, #3
 8007384:	e00e      	b.n	80073a4 <XSPI_WaitFlagStateUntilTimeout+0x64>
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	6a1a      	ldr	r2, [r3, #32]
 800738c:	68bb      	ldr	r3, [r7, #8]
 800738e:	4013      	ands	r3, r2
 8007390:	2b00      	cmp	r3, #0
 8007392:	bf14      	ite	ne
 8007394:	2301      	movne	r3, #1
 8007396:	2300      	moveq	r3, #0
 8007398:	b2db      	uxtb	r3, r3
 800739a:	461a      	mov	r2, r3
 800739c:	79fb      	ldrb	r3, [r7, #7]
 800739e:	429a      	cmp	r2, r3
 80073a0:	d1d7      	bne.n	8007352 <XSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80073a2:	2300      	movs	r3, #0
}
 80073a4:	4618      	mov	r0, r3
 80073a6:	3710      	adds	r7, #16
 80073a8:	46bd      	mov	sp, r7
 80073aa:	bd80      	pop	{r7, pc}

080073ac <XSPI_ConfigCmd>:
  * @param  hxspi : XSPI handle
  * @param  pCmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef XSPI_ConfigCmd(XSPI_HandleTypeDef *hxspi, const XSPI_RegularCmdTypeDef *pCmd)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b089      	sub	sp, #36	@ 0x24
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
 80073b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80073b6:	2300      	movs	r3, #0
 80073b8:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, 0U);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	681a      	ldr	r2, [r3, #0]
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80073c8:	601a      	str	r2, [r3, #0]

  if (hxspi->Init.MemoryMode == HAL_XSPI_SINGLE_MEM)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	689b      	ldr	r3, [r3, #8]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d10a      	bne.n	80073e8 <XSPI_ConfigCmd+0x3c>
  {
    assert_param(IS_XSPI_IO_SELECT(pCmd->IOSelect));
    MODIFY_REG(hxspi->Instance->CR, XSPI_CR_MSEL, pCmd->IOSelect);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	685a      	ldr	r2, [r3, #4]
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	430a      	orrs	r2, r1
 80073e6:	601a      	str	r2, [r3, #0]
  }

  if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	2b02      	cmp	r3, #2
 80073ee:	d114      	bne.n	800741a <XSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hxspi->Instance->WCCR);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80073f8:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->WTCR);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8007402:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->WIR);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 800740c:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->WABR);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 8007416:	60fb      	str	r3, [r7, #12]
 8007418:	e02c      	b.n	8007474 <XSPI_ConfigCmd+0xc8>
  }
  else if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG)
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	2b03      	cmp	r3, #3
 8007420:	d114      	bne.n	800744c <XSPI_ConfigCmd+0xa0>
  {
    ccr_reg = &(hxspi->Instance->WPCCR);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 800742a:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->WPTCR);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8007434:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->WPIR);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800743e:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->WPABR);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8007448:	60fb      	str	r3, [r7, #12]
 800744a:	e013      	b.n	8007474 <XSPI_ConfigCmd+0xc8>
  }
  else
  {
    ccr_reg = &(hxspi->Instance->CCR);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8007454:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->TCR);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 800745e:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->IR);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8007468:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->ABR);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8007472:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS mode */
  *ccr_reg = pCmd->DQSMode;
 8007474:	683b      	ldr	r3, [r7, #0]
 8007476:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007478:	69bb      	ldr	r3, [r7, #24]
 800747a:	601a      	str	r2, [r3, #0]

  if (pCmd->AlternateBytesMode != HAL_XSPI_ALT_BYTES_NONE)
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007480:	2b00      	cmp	r3, #0
 8007482:	d012      	beq.n	80074aa <XSPI_ConfigCmd+0xfe>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = pCmd->AlternateBytes;
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (XSPI_CCR_ABMODE | XSPI_CCR_ABDTR | XSPI_CCR_ABSIZE),
 800748c:	69bb      	ldr	r3, [r7, #24]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800749c:	4319      	orrs	r1, r3
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074a2:	430b      	orrs	r3, r1
 80074a4:	431a      	orrs	r2, r3
 80074a6:	69bb      	ldr	r3, [r7, #24]
 80074a8:	601a      	str	r2, [r3, #0]
               (pCmd->AlternateBytesMode | pCmd->AlternateBytesDTRMode | pCmd->AlternateBytesWidth));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), XSPI_TCR_DCYC, pCmd->DummyCycles);
 80074aa:	697b      	ldr	r3, [r7, #20]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f023 021f 	bic.w	r2, r3, #31
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074b6:	431a      	orrs	r2, r3
 80074b8:	697b      	ldr	r3, [r7, #20]
 80074ba:	601a      	str	r2, [r3, #0]

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d009      	beq.n	80074d8 <XSPI_ConfigCmd+0x12c>
  {
    if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
 80074c4:	683b      	ldr	r3, [r7, #0]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d105      	bne.n	80074d8 <XSPI_ConfigCmd+0x12c>
    {
      /* Configure the DLR register with the number of data */
      hxspi->Instance->DLR = (pCmd->DataLength - 1U);
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	3a01      	subs	r2, #1
 80074d6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Configure SSHIFT register to handle SDR/DTR data transfer */
  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d01e      	beq.n	800751e <XSPI_ConfigCmd+0x172>
  {
    if (pCmd->DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE)
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80074e8:	d10a      	bne.n	8007500 <XSPI_ConfigCmd+0x154>
    {
      /* Deactivate sample shifting when receiving data in DTR mode (DDTR=1) */
      CLEAR_BIT(hxspi->Instance->TCR, XSPI_TCR_SSHIFT);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
 80074fa:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
 80074fe:	e00e      	b.n	800751e <XSPI_ConfigCmd+0x172>
    }
    else if (hxspi->Init.SampleShifting == HAL_XSPI_SAMPLE_SHIFT_HALFCYCLE)
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007504:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007508:	d109      	bne.n	800751e <XSPI_ConfigCmd+0x172>
    {
      /* Configure sample shifting */
      SET_BIT(hxspi->Instance->TCR, XSPI_TCR_SSHIFT);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800751a:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
    {
      /* Do nothing */
    }
  }

  if (pCmd->InstructionMode != HAL_XSPI_INSTRUCTION_NONE)
 800751e:	683b      	ldr	r3, [r7, #0]
 8007520:	68db      	ldr	r3, [r3, #12]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d076      	beq.n	8007614 <XSPI_ConfigCmd+0x268>
  {
    if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	69db      	ldr	r3, [r3, #28]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d044      	beq.n	80075b8 <XSPI_ConfigCmd+0x20c>
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007532:	2b00      	cmp	r3, #0
 8007534:	d01e      	beq.n	8007574 <XSPI_ConfigCmd+0x1c8>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
 8007536:	69bb      	ldr	r3, [r7, #24]
 8007538:	681a      	ldr	r2, [r3, #0]
 800753a:	4b5d      	ldr	r3, [pc, #372]	@ (80076b0 <XSPI_ConfigCmd+0x304>)
 800753c:	4013      	ands	r3, r2
 800753e:	683a      	ldr	r2, [r7, #0]
 8007540:	68d1      	ldr	r1, [r2, #12]
 8007542:	683a      	ldr	r2, [r7, #0]
 8007544:	6952      	ldr	r2, [r2, #20]
 8007546:	4311      	orrs	r1, r2
 8007548:	683a      	ldr	r2, [r7, #0]
 800754a:	6912      	ldr	r2, [r2, #16]
 800754c:	4311      	orrs	r1, r2
 800754e:	683a      	ldr	r2, [r7, #0]
 8007550:	69d2      	ldr	r2, [r2, #28]
 8007552:	4311      	orrs	r1, r2
 8007554:	683a      	ldr	r2, [r7, #0]
 8007556:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007558:	4311      	orrs	r1, r2
 800755a:	683a      	ldr	r2, [r7, #0]
 800755c:	6a12      	ldr	r2, [r2, #32]
 800755e:	4311      	orrs	r1, r2
 8007560:	683a      	ldr	r2, [r7, #0]
 8007562:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007564:	4311      	orrs	r1, r2
 8007566:	683a      	ldr	r2, [r7, #0]
 8007568:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800756a:	430a      	orrs	r2, r1
 800756c:	431a      	orrs	r2, r3
 800756e:	69bb      	ldr	r3, [r7, #24]
 8007570:	601a      	str	r2, [r3, #0]
 8007572:	e017      	b.n	80075a4 <XSPI_ConfigCmd+0x1f8>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
 8007574:	69bb      	ldr	r3, [r7, #24]
 8007576:	681a      	ldr	r2, [r3, #0]
 8007578:	4b4e      	ldr	r3, [pc, #312]	@ (80076b4 <XSPI_ConfigCmd+0x308>)
 800757a:	4013      	ands	r3, r2
 800757c:	683a      	ldr	r2, [r7, #0]
 800757e:	68d1      	ldr	r1, [r2, #12]
 8007580:	683a      	ldr	r2, [r7, #0]
 8007582:	6952      	ldr	r2, [r2, #20]
 8007584:	4311      	orrs	r1, r2
 8007586:	683a      	ldr	r2, [r7, #0]
 8007588:	6912      	ldr	r2, [r2, #16]
 800758a:	4311      	orrs	r1, r2
 800758c:	683a      	ldr	r2, [r7, #0]
 800758e:	69d2      	ldr	r2, [r2, #28]
 8007590:	4311      	orrs	r1, r2
 8007592:	683a      	ldr	r2, [r7, #0]
 8007594:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007596:	4311      	orrs	r1, r2
 8007598:	683a      	ldr	r2, [r7, #0]
 800759a:	6a12      	ldr	r2, [r2, #32]
 800759c:	430a      	orrs	r2, r1
 800759e:	431a      	orrs	r2, r3
 80075a0:	69bb      	ldr	r3, [r7, #24]
 80075a2:	601a      	str	r2, [r3, #0]
                                XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE),
                   (pCmd->InstructionMode | pCmd->InstructionDTRMode | pCmd->InstructionWidth |
                    pCmd->AddressMode     | pCmd->AddressDTRMode     | pCmd->AddressWidth));
      }
      /* Configure the IR register with the instruction value */
      *ir_reg = pCmd->Instruction;
 80075a4:	683b      	ldr	r3, [r7, #0]
 80075a6:	689a      	ldr	r2, [r3, #8]
 80075a8:	693b      	ldr	r3, [r7, #16]
 80075aa:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hxspi->Instance->AR = pCmd->Address;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	683a      	ldr	r2, [r7, #0]
 80075b2:	6992      	ldr	r2, [r2, #24]
 80075b4:	649a      	str	r2, [r3, #72]	@ 0x48
 80075b6:	e065      	b.n	8007684 <XSPI_ConfigCmd+0x2d8>
        assert_param(IS_XSPI_PROG_ADDR(hxspi->Instance->AR, pCmd->Address));
      }
    }
    else
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d015      	beq.n	80075ec <XSPI_ConfigCmd+0x240>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE |
 80075c0:	69bb      	ldr	r3, [r7, #24]
 80075c2:	681a      	ldr	r2, [r3, #0]
 80075c4:	4b3c      	ldr	r3, [pc, #240]	@ (80076b8 <XSPI_ConfigCmd+0x30c>)
 80075c6:	4013      	ands	r3, r2
 80075c8:	683a      	ldr	r2, [r7, #0]
 80075ca:	68d1      	ldr	r1, [r2, #12]
 80075cc:	683a      	ldr	r2, [r7, #0]
 80075ce:	6952      	ldr	r2, [r2, #20]
 80075d0:	4311      	orrs	r1, r2
 80075d2:	683a      	ldr	r2, [r7, #0]
 80075d4:	6912      	ldr	r2, [r2, #16]
 80075d6:	4311      	orrs	r1, r2
 80075d8:	683a      	ldr	r2, [r7, #0]
 80075da:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80075dc:	4311      	orrs	r1, r2
 80075de:	683a      	ldr	r2, [r7, #0]
 80075e0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80075e2:	430a      	orrs	r2, r1
 80075e4:	431a      	orrs	r2, r3
 80075e6:	69bb      	ldr	r3, [r7, #24]
 80075e8:	601a      	str	r2, [r3, #0]
 80075ea:	e00e      	b.n	800760a <XSPI_ConfigCmd+0x25e>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE),
 80075ec:	69bb      	ldr	r3, [r7, #24]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80075f4:	683b      	ldr	r3, [r7, #0]
 80075f6:	68d9      	ldr	r1, [r3, #12]
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	695b      	ldr	r3, [r3, #20]
 80075fc:	4319      	orrs	r1, r3
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	691b      	ldr	r3, [r3, #16]
 8007602:	430b      	orrs	r3, r1
 8007604:	431a      	orrs	r2, r3
 8007606:	69bb      	ldr	r3, [r7, #24]
 8007608:	601a      	str	r2, [r3, #0]
                   (pCmd->InstructionMode | pCmd->InstructionDTRMode | pCmd->InstructionWidth));
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = pCmd->Instruction;
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	689a      	ldr	r2, [r3, #8]
 800760e:	693b      	ldr	r3, [r7, #16]
 8007610:	601a      	str	r2, [r3, #0]
 8007612:	e037      	b.n	8007684 <XSPI_ConfigCmd+0x2d8>

    }
  }
  else
  {
    if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	69db      	ldr	r3, [r3, #28]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d02e      	beq.n	800767a <XSPI_ConfigCmd+0x2ce>
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007620:	2b00      	cmp	r3, #0
 8007622:	d015      	beq.n	8007650 <XSPI_ConfigCmd+0x2a4>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE |
 8007624:	69bb      	ldr	r3, [r7, #24]
 8007626:	681a      	ldr	r2, [r3, #0]
 8007628:	4b24      	ldr	r3, [pc, #144]	@ (80076bc <XSPI_ConfigCmd+0x310>)
 800762a:	4013      	ands	r3, r2
 800762c:	683a      	ldr	r2, [r7, #0]
 800762e:	69d1      	ldr	r1, [r2, #28]
 8007630:	683a      	ldr	r2, [r7, #0]
 8007632:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007634:	4311      	orrs	r1, r2
 8007636:	683a      	ldr	r2, [r7, #0]
 8007638:	6a12      	ldr	r2, [r2, #32]
 800763a:	4311      	orrs	r1, r2
 800763c:	683a      	ldr	r2, [r7, #0]
 800763e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007640:	4311      	orrs	r1, r2
 8007642:	683a      	ldr	r2, [r7, #0]
 8007644:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8007646:	430a      	orrs	r2, r1
 8007648:	431a      	orrs	r2, r3
 800764a:	69bb      	ldr	r3, [r7, #24]
 800764c:	601a      	str	r2, [r3, #0]
 800764e:	e00e      	b.n	800766e <XSPI_ConfigCmd+0x2c2>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE),
 8007650:	69bb      	ldr	r3, [r7, #24]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	69d9      	ldr	r1, [r3, #28]
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007660:	4319      	orrs	r1, r3
 8007662:	683b      	ldr	r3, [r7, #0]
 8007664:	6a1b      	ldr	r3, [r3, #32]
 8007666:	430b      	orrs	r3, r1
 8007668:	431a      	orrs	r2, r3
 800766a:	69bb      	ldr	r3, [r7, #24]
 800766c:	601a      	str	r2, [r3, #0]
                   (pCmd->AddressMode | pCmd->AddressDTRMode | pCmd->AddressWidth));
      }

      /* Configure the AR register with the instruction value */
      hxspi->Instance->AR = pCmd->Address;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	683a      	ldr	r2, [r7, #0]
 8007674:	6992      	ldr	r2, [r2, #24]
 8007676:	649a      	str	r2, [r3, #72]	@ 0x48
 8007678:	e004      	b.n	8007684 <XSPI_ConfigCmd+0x2d8>
      }
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 800767a:	2301      	movs	r3, #1
 800767c:	77fb      	strb	r3, [r7, #31]
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	2208      	movs	r2, #8
 8007682:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8007684:	683b      	ldr	r3, [r7, #0]
 8007686:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007688:	2b00      	cmp	r3, #0
 800768a:	d009      	beq.n	80076a0 <XSPI_ConfigCmd+0x2f4>
  {
    if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
 800768c:	683b      	ldr	r3, [r7, #0]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d105      	bne.n	80076a0 <XSPI_ConfigCmd+0x2f4>
    {
      /* Configure the DLR register with the number of data */
      hxspi->Instance->DLR = (pCmd->DataLength - 1U);
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	3a01      	subs	r2, #1
 800769e:	641a      	str	r2, [r3, #64]	@ 0x40
      /* Verify if programmed data fit with requirement of Reference Manual 28.5 chapter */
      assert_param(IS_XSPI_PROG_DATA(hxspi->Instance->DLR, (pCmd->DataLength - 1U)));
    }
  }

  return status;
 80076a0:	7ffb      	ldrb	r3, [r7, #31]
}
 80076a2:	4618      	mov	r0, r3
 80076a4:	3724      	adds	r7, #36	@ 0x24
 80076a6:	46bd      	mov	sp, r7
 80076a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ac:	4770      	bx	lr
 80076ae:	bf00      	nop
 80076b0:	f0ffc0c0 	.word	0xf0ffc0c0
 80076b4:	ffffc0c0 	.word	0xffffc0c0
 80076b8:	f0ffffc0 	.word	0xf0ffffc0
 80076bc:	f0ffc0ff 	.word	0xf0ffc0ff

080076c0 <XSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  pCfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static void XSPIM_GetConfig(uint8_t instance_nb, XSPIM_CfgTypeDef *pCfg)
{
 80076c0:	b480      	push	{r7}
 80076c2:	b085      	sub	sp, #20
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	4603      	mov	r3, r0
 80076c8:	6039      	str	r1, [r7, #0]
 80076ca:	71fb      	strb	r3, [r7, #7]
  uint32_t mux;
  uint32_t mode;

  if (instance_nb == 1U)
 80076cc:	79fb      	ldrb	r3, [r7, #7]
 80076ce:	2b01      	cmp	r3, #1
 80076d0:	d124      	bne.n	800771c <XSPIM_GetConfig+0x5c>
  {
    if ((XSPIM->CR & XSPIM_CR_MODE) == 0U)
 80076d2:	4b2c      	ldr	r3, [pc, #176]	@ (8007784 <XSPIM_GetConfig+0xc4>)
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	f003 0302 	and.w	r3, r3, #2
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d103      	bne.n	80076e6 <XSPIM_GetConfig+0x26>
    {
      pCfg->IOPort = HAL_XSPIM_IOPORT_1;
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	2200      	movs	r2, #0
 80076e2:	605a      	str	r2, [r3, #4]
 80076e4:	e002      	b.n	80076ec <XSPIM_GetConfig+0x2c>
    }
    else
    {
      pCfg->IOPort = HAL_XSPIM_IOPORT_2;
 80076e6:	683b      	ldr	r3, [r7, #0]
 80076e8:	2201      	movs	r2, #1
 80076ea:	605a      	str	r2, [r3, #4]
    }

    if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_EN) != XSPIM_CR_CSSEL_OVR_EN)
 80076ec:	4b25      	ldr	r3, [pc, #148]	@ (8007784 <XSPIM_GetConfig+0xc4>)
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f003 0310 	and.w	r3, r3, #16
 80076f4:	2b10      	cmp	r3, #16
 80076f6:	d003      	beq.n	8007700 <XSPIM_GetConfig+0x40>
    {
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_DISABLED;
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	2200      	movs	r2, #0
 80076fc:	601a      	str	r2, [r3, #0]
    else
    {
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
    }
  }
}
 80076fe:	e03a      	b.n	8007776 <XSPIM_GetConfig+0xb6>
    else if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_O1) == XSPIM_CR_CSSEL_OVR_O1)
 8007700:	4b20      	ldr	r3, [pc, #128]	@ (8007784 <XSPIM_GetConfig+0xc4>)
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	f003 0320 	and.w	r3, r3, #32
 8007708:	2b20      	cmp	r3, #32
 800770a:	d103      	bne.n	8007714 <XSPIM_GetConfig+0x54>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS2;
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	2270      	movs	r2, #112	@ 0x70
 8007710:	601a      	str	r2, [r3, #0]
}
 8007712:	e030      	b.n	8007776 <XSPIM_GetConfig+0xb6>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	2210      	movs	r2, #16
 8007718:	601a      	str	r2, [r3, #0]
}
 800771a:	e02c      	b.n	8007776 <XSPIM_GetConfig+0xb6>
    mux = (XSPIM->CR & XSPIM_CR_MUXEN);
 800771c:	4b19      	ldr	r3, [pc, #100]	@ (8007784 <XSPIM_GetConfig+0xc4>)
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f003 0301 	and.w	r3, r3, #1
 8007724:	60fb      	str	r3, [r7, #12]
    mode = ((XSPIM->CR & XSPIM_CR_MODE) >> XSPIM_CR_MODE_Pos);
 8007726:	4b17      	ldr	r3, [pc, #92]	@ (8007784 <XSPIM_GetConfig+0xc4>)
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	085b      	lsrs	r3, r3, #1
 800772c:	f003 0301 	and.w	r3, r3, #1
 8007730:	60bb      	str	r3, [r7, #8]
    if (mux != mode)
 8007732:	68fa      	ldr	r2, [r7, #12]
 8007734:	68bb      	ldr	r3, [r7, #8]
 8007736:	429a      	cmp	r2, r3
 8007738:	d003      	beq.n	8007742 <XSPIM_GetConfig+0x82>
      pCfg->IOPort = HAL_XSPIM_IOPORT_1;
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	2200      	movs	r2, #0
 800773e:	605a      	str	r2, [r3, #4]
 8007740:	e002      	b.n	8007748 <XSPIM_GetConfig+0x88>
      pCfg->IOPort = HAL_XSPIM_IOPORT_2;
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	2201      	movs	r2, #1
 8007746:	605a      	str	r2, [r3, #4]
    if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_EN) != XSPIM_CR_CSSEL_OVR_EN)
 8007748:	4b0e      	ldr	r3, [pc, #56]	@ (8007784 <XSPIM_GetConfig+0xc4>)
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	f003 0310 	and.w	r3, r3, #16
 8007750:	2b10      	cmp	r3, #16
 8007752:	d003      	beq.n	800775c <XSPIM_GetConfig+0x9c>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_DISABLED;
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	2200      	movs	r2, #0
 8007758:	601a      	str	r2, [r3, #0]
}
 800775a:	e00c      	b.n	8007776 <XSPIM_GetConfig+0xb6>
    else if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_O2) == XSPIM_CR_CSSEL_OVR_O2)
 800775c:	4b09      	ldr	r3, [pc, #36]	@ (8007784 <XSPIM_GetConfig+0xc4>)
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007764:	2b40      	cmp	r3, #64	@ 0x40
 8007766:	d103      	bne.n	8007770 <XSPIM_GetConfig+0xb0>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS2;
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	2270      	movs	r2, #112	@ 0x70
 800776c:	601a      	str	r2, [r3, #0]
}
 800776e:	e002      	b.n	8007776 <XSPIM_GetConfig+0xb6>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	2210      	movs	r2, #16
 8007774:	601a      	str	r2, [r3, #0]
}
 8007776:	bf00      	nop
 8007778:	3714      	adds	r7, #20
 800777a:	46bd      	mov	sp, r7
 800777c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007780:	4770      	bx	lr
 8007782:	bf00      	nop
 8007784:	5200b400 	.word	0x5200b400

08007788 <EXTMEM_Init>:
  * @param MemId Memory identifier.
  * @param ClockInput Clock input value for the memory.
  * @retval EXTMEM_StatusTypeDef Status of the operation.
  */
EXTMEM_StatusTypeDef EXTMEM_Init(uint32_t MemId, uint32_t ClockInput)
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b084      	sub	sp, #16
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
 8007790:	6039      	str	r1, [r7, #0]
  EXTMEM_StatusTypeDef retr = EXTMEM_ERROR_INVALID_ID;
 8007792:	23fb      	movs	r3, #251	@ 0xfb
 8007794:	73fb      	strb	r3, [r7, #15]
  EXTMEM_FUNC_CALL();

  /* Check the memory ID */
  if (MemId < (sizeof(extmem_list_config) / sizeof(EXTMEM_DefinitionTypeDef)))
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2b00      	cmp	r3, #0
 800779a:	d12f      	bne.n	80077fc <EXTMEM_Init+0x74>
  {
    retr = EXTMEM_OK;
 800779c:	2300      	movs	r3, #0
 800779e:	73fb      	strb	r3, [r7, #15]

    /* Check type of EXTMEM driver used to access memory */
    switch (extmem_list_config[MemId].MemType)
 80077a0:	4a19      	ldr	r2, [pc, #100]	@ (8007808 <EXTMEM_Init+0x80>)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	21ac      	movs	r1, #172	@ 0xac
 80077a6:	fb01 f303 	mul.w	r3, r1, r3
 80077aa:	4413      	add	r3, r2
 80077ac:	781b      	ldrb	r3, [r3, #0]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d120      	bne.n	80077f4 <EXTMEM_Init+0x6c>
    {
#if EXTMEM_DRIVER_NOR_SFDP == 1
      case EXTMEM_NOR_SFDP:
      {
        /* Initialize the memory using NOR SFDP driver */
        if (EXTMEM_DRIVER_NOR_SFDP_OK != EXTMEM_DRIVER_NOR_SFDP_Init(extmem_list_config[MemId].Handle,
 80077b2:	4a15      	ldr	r2, [pc, #84]	@ (8007808 <EXTMEM_Init+0x80>)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	21ac      	movs	r1, #172	@ 0xac
 80077b8:	fb01 f303 	mul.w	r3, r1, r3
 80077bc:	4413      	add	r3, r2
 80077be:	3304      	adds	r3, #4
 80077c0:	6818      	ldr	r0, [r3, #0]
 80077c2:	4a11      	ldr	r2, [pc, #68]	@ (8007808 <EXTMEM_Init+0x80>)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	21ac      	movs	r1, #172	@ 0xac
 80077c8:	fb01 f303 	mul.w	r3, r1, r3
 80077cc:	4413      	add	r3, r2
 80077ce:	3308      	adds	r3, #8
 80077d0:	7819      	ldrb	r1, [r3, #0]
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	22ac      	movs	r2, #172	@ 0xac
 80077d6:	fb02 f303 	mul.w	r3, r2, r3
 80077da:	3308      	adds	r3, #8
 80077dc:	4a0a      	ldr	r2, [pc, #40]	@ (8007808 <EXTMEM_Init+0x80>)
 80077de:	4413      	add	r3, r2
 80077e0:	3304      	adds	r3, #4
 80077e2:	683a      	ldr	r2, [r7, #0]
 80077e4:	f002 faca 	bl	8009d7c <EXTMEM_DRIVER_NOR_SFDP_Init>
 80077e8:	4603      	mov	r3, r0
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d005      	beq.n	80077fa <EXTMEM_Init+0x72>
                                                                     extmem_list_config[MemId].ConfigType,
                                                                     ClockInput,
                                                                     &extmem_list_config[MemId].NorSfdpObject))
        {
          retr = EXTMEM_ERROR_DRIVER;
 80077ee:	23fd      	movs	r3, #253	@ 0xfd
 80077f0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80077f2:	e002      	b.n	80077fa <EXTMEM_Init+0x72>
#endif /* EXTMEM_DRIVER_USER == 1 */
      /* Unknown type of EXTMEM driver */
      default:
      {
        EXTMEM_DEBUG("\terror : unknown memory type\n");
        retr = EXTMEM_ERROR_UNKNOWNMEMORY;
 80077f4:	23fe      	movs	r3, #254	@ 0xfe
 80077f6:	73fb      	strb	r3, [r7, #15]
        break;
 80077f8:	e000      	b.n	80077fc <EXTMEM_Init+0x74>
        break;
 80077fa:	bf00      	nop
      }
    }
  }
  return retr;
 80077fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007800:	4618      	mov	r0, r3
 8007802:	3710      	adds	r7, #16
 8007804:	46bd      	mov	sp, r7
 8007806:	bd80      	pop	{r7, pc}
 8007808:	24000258 	.word	0x24000258

0800780c <EXTMEM_MemoryMappedMode>:
  * @param MemId Memory identifier.
  * @param State Enable or disable state (@ref EXTMEM_StateTypeDef).
  * @retval EXTMEM_StatusTypeDef Status of the operation.
  */
EXTMEM_StatusTypeDef EXTMEM_MemoryMappedMode(uint32_t MemId, EXTMEM_StateTypeDef State)
{
 800780c:	b580      	push	{r7, lr}
 800780e:	b084      	sub	sp, #16
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
 8007814:	460b      	mov	r3, r1
 8007816:	70fb      	strb	r3, [r7, #3]
  EXTMEM_StatusTypeDef retr = EXTMEM_ERROR_INVALID_ID;
 8007818:	23fb      	movs	r3, #251	@ 0xfb
 800781a:	73fb      	strb	r3, [r7, #15]
  EXTMEM_FUNC_CALL();

  /* Check the memory ID */
  if (MemId < (sizeof(extmem_list_config) / sizeof(EXTMEM_DefinitionTypeDef)))
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d133      	bne.n	800788a <EXTMEM_MemoryMappedMode+0x7e>
  {
    retr = EXTMEM_OK;
 8007822:	2300      	movs	r3, #0
 8007824:	73fb      	strb	r3, [r7, #15]

    /* Check type of EXTMEM driver used to access memory */
    switch (extmem_list_config[MemId].MemType)
 8007826:	4a1c      	ldr	r2, [pc, #112]	@ (8007898 <EXTMEM_MemoryMappedMode+0x8c>)
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	21ac      	movs	r1, #172	@ 0xac
 800782c:	fb01 f303 	mul.w	r3, r1, r3
 8007830:	4413      	add	r3, r2
 8007832:	781b      	ldrb	r3, [r3, #0]
 8007834:	2b00      	cmp	r3, #0
 8007836:	d124      	bne.n	8007882 <EXTMEM_MemoryMappedMode+0x76>
    {
#if EXTMEM_DRIVER_NOR_SFDP == 1
      case EXTMEM_NOR_SFDP:
      {
        /* Perform the memory Map operation using the NOR SFDP driver */
        if (EXTMEM_ENABLE == State)
 8007838:	78fb      	ldrb	r3, [r7, #3]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d110      	bne.n	8007860 <EXTMEM_MemoryMappedMode+0x54>
        {
          /* Start the memory mapped mode */
          if (EXTMEM_DRIVER_NOR_SFDP_OK !=
              EXTMEM_DRIVER_NOR_SFDP_Enable_MemoryMappedMode(&extmem_list_config[MemId].NorSfdpObject))
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	22ac      	movs	r2, #172	@ 0xac
 8007842:	fb02 f303 	mul.w	r3, r2, r3
 8007846:	3308      	adds	r3, #8
 8007848:	4a13      	ldr	r2, [pc, #76]	@ (8007898 <EXTMEM_MemoryMappedMode+0x8c>)
 800784a:	4413      	add	r3, r2
 800784c:	3304      	adds	r3, #4
 800784e:	4618      	mov	r0, r3
 8007850:	f002 fb48 	bl	8009ee4 <EXTMEM_DRIVER_NOR_SFDP_Enable_MemoryMappedMode>
 8007854:	4603      	mov	r3, r0
          if (EXTMEM_DRIVER_NOR_SFDP_OK !=
 8007856:	2b00      	cmp	r3, #0
 8007858:	d016      	beq.n	8007888 <EXTMEM_MemoryMappedMode+0x7c>
          {
            return EXTMEM_ERROR_DRIVER;
 800785a:	f06f 0302 	mvn.w	r3, #2
 800785e:	e016      	b.n	800788e <EXTMEM_MemoryMappedMode+0x82>
        }
        else
        {
          /* Stop the memory mapped mode */
          if (EXTMEM_DRIVER_NOR_SFDP_OK !=
              EXTMEM_DRIVER_NOR_SFDP_Disable_MemoryMappedMode(&extmem_list_config[MemId].NorSfdpObject))
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	22ac      	movs	r2, #172	@ 0xac
 8007864:	fb02 f303 	mul.w	r3, r2, r3
 8007868:	3308      	adds	r3, #8
 800786a:	4a0b      	ldr	r2, [pc, #44]	@ (8007898 <EXTMEM_MemoryMappedMode+0x8c>)
 800786c:	4413      	add	r3, r2
 800786e:	3304      	adds	r3, #4
 8007870:	4618      	mov	r0, r3
 8007872:	f002 fb58 	bl	8009f26 <EXTMEM_DRIVER_NOR_SFDP_Disable_MemoryMappedMode>
 8007876:	4603      	mov	r3, r0
          if (EXTMEM_DRIVER_NOR_SFDP_OK !=
 8007878:	2b00      	cmp	r3, #0
 800787a:	d005      	beq.n	8007888 <EXTMEM_MemoryMappedMode+0x7c>
          {
            return EXTMEM_ERROR_DRIVER;
 800787c:	f06f 0302 	mvn.w	r3, #2
 8007880:	e005      	b.n	800788e <EXTMEM_MemoryMappedMode+0x82>
#endif /* EXTMEM_DRIVER_SDCARD == 1 */
      /* Unknown type of EXTMEM driver */
      default:
      {
        EXTMEM_DEBUG("\terror : unknown memory type\n");
        retr = EXTMEM_ERROR_UNKNOWNMEMORY;
 8007882:	23fe      	movs	r3, #254	@ 0xfe
 8007884:	73fb      	strb	r3, [r7, #15]
        break;
 8007886:	e000      	b.n	800788a <EXTMEM_MemoryMappedMode+0x7e>
        break;
 8007888:	bf00      	nop
      }
    }
  }
  return retr;
 800788a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800788e:	4618      	mov	r0, r3
 8007890:	3710      	adds	r7, #16
 8007892:	46bd      	mov	sp, r7
 8007894:	bd80      	pop	{r7, pc}
 8007896:	bf00      	nop
 8007898:	24000258 	.word	0x24000258

0800789c <SAL_XSPI_SetClock>:
  * @param ClockReal Pointer on the value of the real clock used
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_SetClock(SAL_XSPI_ObjectTypeDef *SalXspi, uint32_t ClockIn, uint32_t ClockRequested,
                                    uint32_t *ClockReal)
{
 800789c:	b480      	push	{r7}
 800789e:	b087      	sub	sp, #28
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	60f8      	str	r0, [r7, #12]
 80078a4:	60b9      	str	r1, [r7, #8]
 80078a6:	607a      	str	r2, [r7, #4]
 80078a8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef retr = HAL_OK;
 80078aa:	2300      	movs	r3, #0
 80078ac:	75fb      	strb	r3, [r7, #23]
  uint32_t divider;

  if (ClockRequested == 0u)
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d102      	bne.n	80078ba <SAL_XSPI_SetClock+0x1e>
  {
    retr = HAL_ERROR;
 80078b4:	2301      	movs	r3, #1
 80078b6:	75fb      	strb	r3, [r7, #23]
 80078b8:	e028      	b.n	800790c <SAL_XSPI_SetClock+0x70>
  }
  else
  {
    divider = (ClockIn / ClockRequested);
 80078ba:	68ba      	ldr	r2, [r7, #8]
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	fbb2 f3f3 	udiv	r3, r2, r3
 80078c2:	613b      	str	r3, [r7, #16]
    if (divider >= 1u)
 80078c4:	693b      	ldr	r3, [r7, #16]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d00d      	beq.n	80078e6 <SAL_XSPI_SetClock+0x4a>
    {
      *ClockReal = ClockIn / divider;
 80078ca:	68ba      	ldr	r2, [r7, #8]
 80078cc:	693b      	ldr	r3, [r7, #16]
 80078ce:	fbb2 f2f3 	udiv	r2, r2, r3
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	601a      	str	r2, [r3, #0]
      if (*ClockReal <= ClockRequested)
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	687a      	ldr	r2, [r7, #4]
 80078dc:	429a      	cmp	r2, r3
 80078de:	d302      	bcc.n	80078e6 <SAL_XSPI_SetClock+0x4a>
      {
        divider--;
 80078e0:	693b      	ldr	r3, [r7, #16]
 80078e2:	3b01      	subs	r3, #1
 80078e4:	613b      	str	r3, [r7, #16]
      }
    }

    /* Real clock calculation */
    *ClockReal = ClockIn / (divider + 1u);
 80078e6:	693b      	ldr	r3, [r7, #16]
 80078e8:	3301      	adds	r3, #1
 80078ea:	68ba      	ldr	r2, [r7, #8]
 80078ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80078f0:	683b      	ldr	r3, [r7, #0]
 80078f2:	601a      	str	r2, [r3, #0]
    DEBUG_PARAM_END();
    DEBUG_PARAM_BEGIN();
    DEBUG_PARAM_DATA("::CLKFREQ::");
    DEBUG_PARAM_INTD(*ClockReal);
    DEBUG_PARAM_END();
    MODIFY_REG(SalXspi->hxspi->Instance->DCR2, XSPI_DCR2_PRESCALER, (uint32_t)divider << XSPI_DCR2_PRESCALER_Pos);
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	68db      	ldr	r3, [r3, #12]
 80078fc:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	693a      	ldr	r2, [r7, #16]
 8007908:	430a      	orrs	r2, r1
 800790a:	60da      	str	r2, [r3, #12]
  }

  return retr;
 800790c:	7dfb      	ldrb	r3, [r7, #23]
}
 800790e:	4618      	mov	r0, r3
 8007910:	371c      	adds	r7, #28
 8007912:	46bd      	mov	sp, r7
 8007914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007918:	4770      	bx	lr

0800791a <SAL_XSPI_Init>:
  * @param SalXspi SAL XSPI handle
  * @param HALHandle HAl XSPI handle used for memory access
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_Init(SAL_XSPI_ObjectTypeDef *SalXspi, void *HALHandle)
{
 800791a:	b580      	push	{r7, lr}
 800791c:	b096      	sub	sp, #88	@ 0x58
 800791e:	af00      	add	r7, sp, #0
 8007920:	6078      	str	r0, [r7, #4]
 8007922:	6039      	str	r1, [r7, #0]
  XSPI_RegularCmdTypeDef s_commandbase =
 8007924:	f107 030c 	add.w	r3, r7, #12
 8007928:	224c      	movs	r2, #76	@ 0x4c
 800792a:	2100      	movs	r1, #0
 800792c:	4618      	mov	r0, r3
 800792e:	f002 fc28 	bl	800a182 <memset>
 8007932:	235a      	movs	r3, #90	@ 0x5a
 8007934:	617b      	str	r3, [r7, #20]
 8007936:	2301      	movs	r3, #1
 8007938:	61bb      	str	r3, [r7, #24]
 800793a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800793e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007940:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007944:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007946:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800794a:	647b      	str	r3, [r7, #68]	@ 0x44
 800794c:	2308      	movs	r3, #8
 800794e:	653b      	str	r3, [r7, #80]	@ 0x50
#if defined(XSPI_CCR_SIOO)
    .SIOOMode = HAL_XSPI_SIOO_INST_EVERY_CMD,
#endif /* XSPI_CCR_SIOO */
  };

  SalXspi->hxspi = (XSPI_HandleTypeDef *)HALHandle;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	683a      	ldr	r2, [r7, #0]
 8007954:	601a      	str	r2, [r3, #0]
  SalXspi->Commandbase = s_commandbase;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	3304      	adds	r3, #4
 800795a:	f107 010c 	add.w	r1, r7, #12
 800795e:	224c      	movs	r2, #76	@ 0x4c
 8007960:	4618      	mov	r0, r3
 8007962:	f002 fc8a 	bl	800a27a <memcpy>
  SalXspi->CommandExtension = 0;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2200      	movs	r2, #0
 800796a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  SalXspi->PhyLink = PHY_LINK_1S1S1S;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2200      	movs	r2, #0
 8007972:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
  HAL_XSPI_RegisterCallback(SalXspi->hxspi, HAL_XSPI_TX_CPLT_CB_ID, SAL_XSPI_CompleteCallback);
  /* Set the error callback */
  HAL_XSPI_RegisterCallback(SalXspi->hxspi, HAL_XSPI_ERROR_CB_ID, SAL_XSPI_ErrorCallback);
#endif /* USE_HAL_XSPI_REGISTER_CALLBACKS */

  return HAL_OK;
 8007976:	2300      	movs	r3, #0
}
 8007978:	4618      	mov	r0, r3
 800797a:	3758      	adds	r7, #88	@ 0x58
 800797c:	46bd      	mov	sp, r7
 800797e:	bd80      	pop	{r7, pc}

08007980 <SAL_XSPI_MemoryConfig>:
  * @param ParamVal Pointer on the parameter value
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_MemoryConfig(SAL_XSPI_ObjectTypeDef *SalXspi, SAL_XSPI_MemParamTypeTypeDef ParametersType,
                                        void *ParamVal)
{
 8007980:	b580      	push	{r7, lr}
 8007982:	b098      	sub	sp, #96	@ 0x60
 8007984:	af00      	add	r7, sp, #0
 8007986:	60f8      	str	r0, [r7, #12]
 8007988:	460b      	mov	r3, r1
 800798a:	607a      	str	r2, [r7, #4]
 800798c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef retr = HAL_OK;
 800798e:	2300      	movs	r3, #0
 8007990:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  XSPI_RegularCmdTypeDef s_commandbase = SalXspi->Commandbase;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	f107 0010 	add.w	r0, r7, #16
 800799a:	3304      	adds	r3, #4
 800799c:	224c      	movs	r2, #76	@ 0x4c
 800799e:	4619      	mov	r1, r3
 80079a0:	f002 fc6b 	bl	800a27a <memcpy>

  switch (ParametersType)
 80079a4:	7afb      	ldrb	r3, [r7, #11]
 80079a6:	2b04      	cmp	r3, #4
 80079a8:	f200 812a 	bhi.w	8007c00 <SAL_XSPI_MemoryConfig+0x280>
 80079ac:	a201      	add	r2, pc, #4	@ (adr r2, 80079b4 <SAL_XSPI_MemoryConfig+0x34>)
 80079ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079b2:	bf00      	nop
 80079b4:	080079c9 	.word	0x080079c9
 80079b8:	08007bf1 	.word	0x08007bf1
 80079bc:	08007bc3 	.word	0x08007bc3
 80079c0:	08007c01 	.word	0x08007c01
 80079c4:	08007bcb 	.word	0x08007bcb
  {
    case PARAM_PHY_LINK:
    {
      SalXspi->PhyLink = *((SAL_XSPI_PhysicalLinkTypeDef *)ParamVal);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	781a      	ldrb	r2, [r3, #0]
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
      DEBUG_PARAM_BEGIN();
      DEBUG_PARAM_DATA("::PARAM_PHY_LINK::");
      DEBUG_PARAM_DATA(STR_PHY_LINK(SalXspi->PhyLink));
      switch (SalXspi->PhyLink)
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 80079d8:	2b0b      	cmp	r3, #11
 80079da:	f200 80ed 	bhi.w	8007bb8 <SAL_XSPI_MemoryConfig+0x238>
 80079de:	a201      	add	r2, pc, #4	@ (adr r2, 80079e4 <SAL_XSPI_MemoryConfig+0x64>)
 80079e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079e4:	08007a15 	.word	0x08007a15
 80079e8:	08007a15 	.word	0x08007a15
 80079ec:	08007a15 	.word	0x08007a15
 80079f0:	08007a15 	.word	0x08007a15
 80079f4:	08007a45 	.word	0x08007a45
 80079f8:	08007a45 	.word	0x08007a45
 80079fc:	08007a75 	.word	0x08007a75
 8007a00:	08007aa9 	.word	0x08007aa9
 8007a04:	08007ad9 	.word	0x08007ad9
 8007a08:	08007b0f 	.word	0x08007b0f
 8007a0c:	08007b45 	.word	0x08007b45
 8007a10:	08007b7f 	.word	0x08007b7f
        case PHY_LINK_1S1D1D:
        case PHY_LINK_1S2S2S:
        case PHY_LINK_1S1S2S:
        case PHY_LINK_1S1S1S:
        {
          s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_1_LINE;
 8007a14:	2301      	movs	r3, #1
 8007a16:	61fb      	str	r3, [r7, #28]
          s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
 8007a18:	2300      	movs	r3, #0
 8007a1a:	623b      	str	r3, [r7, #32]
          s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	627b      	str	r3, [r7, #36]	@ 0x24
          s_commandbase.AddressMode = HAL_XSPI_ADDRESS_1_LINE;
 8007a20:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007a24:	62fb      	str	r3, [r7, #44]	@ 0x2c
          s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_24_BITS;
 8007a26:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007a2a:	633b      	str	r3, [r7, #48]	@ 0x30
          s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_DISABLE;
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	637b      	str	r3, [r7, #52]	@ 0x34
          s_commandbase.DataMode = HAL_XSPI_DATA_1_LINE;
 8007a30:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007a34:	64bb      	str	r3, [r7, #72]	@ 0x48
          s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_DISABLE;
 8007a36:	2300      	movs	r3, #0
 8007a38:	653b      	str	r3, [r7, #80]	@ 0x50
          s_commandbase.DummyCycles = 8;
 8007a3a:	2308      	movs	r3, #8
 8007a3c:	657b      	str	r3, [r7, #84]	@ 0x54
          s_commandbase.DQSMode = HAL_XSPI_DQS_DISABLE;
 8007a3e:	2300      	movs	r3, #0
 8007a40:	65bb      	str	r3, [r7, #88]	@ 0x58
          break;
 8007a42:	e0bd      	b.n	8007bc0 <SAL_XSPI_MemoryConfig+0x240>
        }

        case PHY_LINK_4S4D4D:
        case PHY_LINK_4S4S4S:
        {
          s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_4_LINES;
 8007a44:	2303      	movs	r3, #3
 8007a46:	61fb      	str	r3, [r7, #28]
          s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
 8007a48:	2300      	movs	r3, #0
 8007a4a:	623b      	str	r3, [r7, #32]
          s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	627b      	str	r3, [r7, #36]	@ 0x24
          s_commandbase.AddressMode = HAL_XSPI_ADDRESS_4_LINES;
 8007a50:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8007a54:	62fb      	str	r3, [r7, #44]	@ 0x2c
          s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_DISABLE;
 8007a56:	2300      	movs	r3, #0
 8007a58:	637b      	str	r3, [r7, #52]	@ 0x34
          s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_24_BITS;
 8007a5a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007a5e:	633b      	str	r3, [r7, #48]	@ 0x30
          s_commandbase.DataMode = HAL_XSPI_DATA_4_LINES;
 8007a60:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8007a64:	64bb      	str	r3, [r7, #72]	@ 0x48
          s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_DISABLE;
 8007a66:	2300      	movs	r3, #0
 8007a68:	653b      	str	r3, [r7, #80]	@ 0x50
          s_commandbase.DummyCycles = 6;
 8007a6a:	2306      	movs	r3, #6
 8007a6c:	657b      	str	r3, [r7, #84]	@ 0x54
          s_commandbase.DQSMode = HAL_XSPI_DQS_DISABLE;
 8007a6e:	2300      	movs	r3, #0
 8007a70:	65bb      	str	r3, [r7, #88]	@ 0x58
          break;
 8007a72:	e0a5      	b.n	8007bc0 <SAL_XSPI_MemoryConfig+0x240>
        }
        case PHY_LINK_4D4D4D:
        {
          s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_4_LINES;
 8007a74:	2303      	movs	r3, #3
 8007a76:	61fb      	str	r3, [r7, #28]
          s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
 8007a78:	2300      	movs	r3, #0
 8007a7a:	623b      	str	r3, [r7, #32]
          s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_ENABLE;
 8007a7c:	2308      	movs	r3, #8
 8007a7e:	627b      	str	r3, [r7, #36]	@ 0x24
          s_commandbase.AddressMode = HAL_XSPI_ADDRESS_4_LINES;
 8007a80:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8007a84:	62fb      	str	r3, [r7, #44]	@ 0x2c
          s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_24_BITS;
 8007a86:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007a8a:	633b      	str	r3, [r7, #48]	@ 0x30
          s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_ENABLE;
 8007a8c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007a90:	637b      	str	r3, [r7, #52]	@ 0x34
          s_commandbase.DataMode = HAL_XSPI_DATA_4_LINES;
 8007a92:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8007a96:	64bb      	str	r3, [r7, #72]	@ 0x48
          s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_ENABLE;
 8007a98:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007a9c:	653b      	str	r3, [r7, #80]	@ 0x50
          s_commandbase.DummyCycles = 6;
 8007a9e:	2306      	movs	r3, #6
 8007aa0:	657b      	str	r3, [r7, #84]	@ 0x54
          s_commandbase.DQSMode = HAL_XSPI_DQS_DISABLE;
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	65bb      	str	r3, [r7, #88]	@ 0x58
          break;
 8007aa6:	e08b      	b.n	8007bc0 <SAL_XSPI_MemoryConfig+0x240>
        }
        case PHY_LINK_1S8S8S:
        {
          s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_1_LINE;
 8007aa8:	2301      	movs	r3, #1
 8007aaa:	61fb      	str	r3, [r7, #28]
          s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
 8007aac:	2300      	movs	r3, #0
 8007aae:	623b      	str	r3, [r7, #32]
          s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	627b      	str	r3, [r7, #36]	@ 0x24
          s_commandbase.AddressMode = HAL_XSPI_ADDRESS_8_LINES;
 8007ab4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007ab8:	62fb      	str	r3, [r7, #44]	@ 0x2c
          s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_32_BITS;
 8007aba:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8007abe:	633b      	str	r3, [r7, #48]	@ 0x30
          s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_DISABLE;
 8007ac0:	2300      	movs	r3, #0
 8007ac2:	637b      	str	r3, [r7, #52]	@ 0x34
          s_commandbase.DataMode = HAL_XSPI_DATA_8_LINES;
 8007ac4:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8007ac8:	64bb      	str	r3, [r7, #72]	@ 0x48
          s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_DISABLE;
 8007aca:	2300      	movs	r3, #0
 8007acc:	653b      	str	r3, [r7, #80]	@ 0x50
          s_commandbase.DummyCycles = 8;
 8007ace:	2308      	movs	r3, #8
 8007ad0:	657b      	str	r3, [r7, #84]	@ 0x54
          s_commandbase.DQSMode = HAL_XSPI_DQS_DISABLE;
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	65bb      	str	r3, [r7, #88]	@ 0x58
          break;
 8007ad6:	e073      	b.n	8007bc0 <SAL_XSPI_MemoryConfig+0x240>
        }
        case PHY_LINK_8S8D8D:
        {
          s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_8_LINES;
 8007ad8:	2304      	movs	r3, #4
 8007ada:	61fb      	str	r3, [r7, #28]
          s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_8_BITS;
 8007adc:	2300      	movs	r3, #0
 8007ade:	623b      	str	r3, [r7, #32]
          s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8007ae0:	2300      	movs	r3, #0
 8007ae2:	627b      	str	r3, [r7, #36]	@ 0x24
          s_commandbase.AddressMode = HAL_XSPI_ADDRESS_8_LINES;
 8007ae4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007ae8:	62fb      	str	r3, [r7, #44]	@ 0x2c
          s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_32_BITS;
 8007aea:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8007aee:	633b      	str	r3, [r7, #48]	@ 0x30
          s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_ENABLE;
 8007af0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007af4:	637b      	str	r3, [r7, #52]	@ 0x34
          s_commandbase.DataMode = HAL_XSPI_DATA_8_LINES;
 8007af6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8007afa:	64bb      	str	r3, [r7, #72]	@ 0x48
          s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_ENABLE;
 8007afc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007b00:	653b      	str	r3, [r7, #80]	@ 0x50
          s_commandbase.DummyCycles = 8;
 8007b02:	2308      	movs	r3, #8
 8007b04:	657b      	str	r3, [r7, #84]	@ 0x54
          s_commandbase.DQSMode = HAL_XSPI_DQS_ENABLE;
 8007b06:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8007b0a:	65bb      	str	r3, [r7, #88]	@ 0x58
          break;
 8007b0c:	e058      	b.n	8007bc0 <SAL_XSPI_MemoryConfig+0x240>
        }

        case PHY_LINK_8D8D8D:
        {
          s_commandbase.InstructionMode = HAL_XSPI_INSTRUCTION_8_LINES;
 8007b0e:	2304      	movs	r3, #4
 8007b10:	61fb      	str	r3, [r7, #28]
          s_commandbase.InstructionWidth = HAL_XSPI_INSTRUCTION_16_BITS;
 8007b12:	2310      	movs	r3, #16
 8007b14:	623b      	str	r3, [r7, #32]
          s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_ENABLE;
 8007b16:	2308      	movs	r3, #8
 8007b18:	627b      	str	r3, [r7, #36]	@ 0x24
          s_commandbase.AddressMode = HAL_XSPI_ADDRESS_8_LINES;
 8007b1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007b1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
          s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_32_BITS;
 8007b20:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8007b24:	633b      	str	r3, [r7, #48]	@ 0x30
          s_commandbase.AddressDTRMode = HAL_XSPI_ADDRESS_DTR_ENABLE;
 8007b26:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007b2a:	637b      	str	r3, [r7, #52]	@ 0x34
          s_commandbase.DataMode = HAL_XSPI_DATA_8_LINES;
 8007b2c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8007b30:	64bb      	str	r3, [r7, #72]	@ 0x48
          s_commandbase.DataDTRMode = HAL_XSPI_DATA_DTR_ENABLE;
 8007b32:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007b36:	653b      	str	r3, [r7, #80]	@ 0x50
          s_commandbase.DummyCycles = 20;
 8007b38:	2314      	movs	r3, #20
 8007b3a:	657b      	str	r3, [r7, #84]	@ 0x54
          s_commandbase.DQSMode = HAL_XSPI_DQS_ENABLE;
 8007b3c:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8007b40:	65bb      	str	r3, [r7, #88]	@ 0x58
          break;
 8007b42:	e03d      	b.n	8007bc0 <SAL_XSPI_MemoryConfig+0x240>
        }
        case PHY_LINK_RAM8:
        {
          s_commandbase.InstructionMode    = HAL_XSPI_INSTRUCTION_8_LINES;
 8007b44:	2304      	movs	r3, #4
 8007b46:	61fb      	str	r3, [r7, #28]
          s_commandbase.InstructionWidth   = HAL_XSPI_INSTRUCTION_8_BITS;
 8007b48:	2300      	movs	r3, #0
 8007b4a:	623b      	str	r3, [r7, #32]
          s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	627b      	str	r3, [r7, #36]	@ 0x24
          s_commandbase.AddressMode        = HAL_XSPI_ADDRESS_8_LINES;
 8007b50:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007b54:	62fb      	str	r3, [r7, #44]	@ 0x2c
          s_commandbase.AddressWidth       = HAL_XSPI_ADDRESS_32_BITS;
 8007b56:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8007b5a:	633b      	str	r3, [r7, #48]	@ 0x30
          s_commandbase.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_ENABLE;
 8007b5c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007b60:	637b      	str	r3, [r7, #52]	@ 0x34
          s_commandbase.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8007b62:	2300      	movs	r3, #0
 8007b64:	63fb      	str	r3, [r7, #60]	@ 0x3c
          s_commandbase.DataMode           = HAL_XSPI_DATA_8_LINES;
 8007b66:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8007b6a:	64bb      	str	r3, [r7, #72]	@ 0x48
          s_commandbase.DataDTRMode        = HAL_XSPI_DATA_DTR_ENABLE;
 8007b6c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007b70:	653b      	str	r3, [r7, #80]	@ 0x50
          s_commandbase.DummyCycles        = 10;
 8007b72:	230a      	movs	r3, #10
 8007b74:	657b      	str	r3, [r7, #84]	@ 0x54
          s_commandbase.DQSMode            = HAL_XSPI_DQS_ENABLE;
 8007b76:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8007b7a:	65bb      	str	r3, [r7, #88]	@ 0x58
          break;
 8007b7c:	e020      	b.n	8007bc0 <SAL_XSPI_MemoryConfig+0x240>
        }
#if defined(HAL_XSPI_DATA_16_LINES)
        case PHY_LINK_RAM16 :
        {
          s_commandbase.InstructionMode    = HAL_XSPI_INSTRUCTION_8_LINES;
 8007b7e:	2304      	movs	r3, #4
 8007b80:	61fb      	str	r3, [r7, #28]
          s_commandbase.InstructionWidth   = HAL_XSPI_INSTRUCTION_8_BITS;
 8007b82:	2300      	movs	r3, #0
 8007b84:	623b      	str	r3, [r7, #32]
          s_commandbase.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8007b86:	2300      	movs	r3, #0
 8007b88:	627b      	str	r3, [r7, #36]	@ 0x24
          s_commandbase.AddressMode        = HAL_XSPI_ADDRESS_8_LINES;
 8007b8a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007b8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
          s_commandbase.AddressWidth       = HAL_XSPI_ADDRESS_32_BITS;
 8007b90:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8007b94:	633b      	str	r3, [r7, #48]	@ 0x30
          s_commandbase.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_ENABLE;
 8007b96:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007b9a:	637b      	str	r3, [r7, #52]	@ 0x34
          s_commandbase.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
          s_commandbase.DataMode           = HAL_XSPI_DATA_16_LINES;
 8007ba0:	f04f 63a0 	mov.w	r3, #83886080	@ 0x5000000
 8007ba4:	64bb      	str	r3, [r7, #72]	@ 0x48
          s_commandbase.DataDTRMode        = HAL_XSPI_DATA_DTR_ENABLE;
 8007ba6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007baa:	653b      	str	r3, [r7, #80]	@ 0x50
          s_commandbase.DummyCycles        = 10;
 8007bac:	230a      	movs	r3, #10
 8007bae:	657b      	str	r3, [r7, #84]	@ 0x54
          s_commandbase.DQSMode            = HAL_XSPI_DQS_ENABLE;
 8007bb0:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8007bb4:	65bb      	str	r3, [r7, #88]	@ 0x58
          break;
 8007bb6:	e003      	b.n	8007bc0 <SAL_XSPI_MemoryConfig+0x240>
        }
#endif /* HAL_XSPI_DATA_16_LINES */
        default:
          retr = HAL_ERROR;
 8007bb8:	2301      	movs	r3, #1
 8007bba:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
          break;
 8007bbe:	bf00      	nop
      }
      DEBUG_PARAM_END();
      break;
 8007bc0:	e022      	b.n	8007c08 <SAL_XSPI_MemoryConfig+0x288>
    case PARAM_ADDRESS_4BYTES:
    {
      DEBUG_PARAM_BEGIN();
      DEBUG_PARAM_DATA("::PARAM_ADDRESS_4BYTES");
      DEBUG_PARAM_END();
      s_commandbase.AddressWidth = HAL_XSPI_ADDRESS_32_BITS;
 8007bc2:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8007bc6:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8007bc8:	e01e      	b.n	8007c08 <SAL_XSPI_MemoryConfig+0x288>
    }
    case PARAM_FLASHSIZE:
    {
      uint8_t valParam = *((uint8_t *)ParamVal);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	781b      	ldrb	r3, [r3, #0]
 8007bce:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
      DEBUG_PARAM_BEGIN();
      DEBUG_PARAM_DATA("::PARAM_FLASHSIZE::");
      DEBUG_PARAM_INT(valParam);
      DEBUG_PARAM_END();
      MODIFY_REG(SalXspi->hxspi->Instance->DCR1, XSPI_DCR1_DEVSIZE, ((uint32_t)valParam) << XSPI_DCR1_DEVSIZE_Pos);
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	689b      	ldr	r3, [r3, #8]
 8007bda:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8007bde:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8007be2:	041a      	lsls	r2, r3, #16
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	430a      	orrs	r2, r1
 8007bec:	609a      	str	r2, [r3, #8]
      break;
 8007bee:	e00b      	b.n	8007c08 <SAL_XSPI_MemoryConfig+0x288>
    }
    case PARAM_DUMMY_CYCLES:
    {
      uint8_t valParam = *((uint8_t *)ParamVal);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	781b      	ldrb	r3, [r3, #0]
 8007bf4:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
      DEBUG_PARAM_BEGIN();
      DEBUG_PARAM_DATA("::PARAM_DUMMY_CYCLES::");
      DEBUG_PARAM_INT(valParam);
      DEBUG_PARAM_END();
      s_commandbase.DummyCycles = valParam;
 8007bf8:	f897 305d 	ldrb.w	r3, [r7, #93]	@ 0x5d
 8007bfc:	657b      	str	r3, [r7, #84]	@ 0x54
      break;
 8007bfe:	e003      	b.n	8007c08 <SAL_XSPI_MemoryConfig+0x288>
    }
    default:
      DEBUG_PARAM_BEGIN();
      DEBUG_PARAM_DATA("::SAL_XSPI_MemoryConfig::ERROR");
      DEBUG_PARAM_END();
      retr = HAL_ERROR;
 8007c00:	2301      	movs	r3, #1
 8007c02:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      break;
 8007c06:	bf00      	nop
  }
  SalXspi->Commandbase = s_commandbase;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	3304      	adds	r3, #4
 8007c0c:	f107 0110 	add.w	r1, r7, #16
 8007c10:	224c      	movs	r2, #76	@ 0x4c
 8007c12:	4618      	mov	r0, r3
 8007c14:	f002 fb31 	bl	800a27a <memcpy>
  return retr;
 8007c18:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	3760      	adds	r7, #96	@ 0x60
 8007c20:	46bd      	mov	sp, r7
 8007c22:	bd80      	pop	{r7, pc}

08007c24 <SAL_XSPI_GetSFDP>:
  * @param Data Data pointer
  * @param DataSize Size of the data to read
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_GetSFDP(SAL_XSPI_ObjectTypeDef *SalXspi, uint32_t Address, uint8_t *Data, uint32_t DataSize)
{
 8007c24:	b580      	push	{r7, lr}
 8007c26:	b098      	sub	sp, #96	@ 0x60
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	60f8      	str	r0, [r7, #12]
 8007c2c:	60b9      	str	r1, [r7, #8]
 8007c2e:	607a      	str	r2, [r7, #4]
 8007c30:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef retr;
  XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	f107 0010 	add.w	r0, r7, #16
 8007c38:	3304      	adds	r3, #4
 8007c3a:	224c      	movs	r2, #76	@ 0x4c
 8007c3c:	4619      	mov	r1, r3
 8007c3e:	f002 fb1c 	bl	800a27a <memcpy>

  /* Initialize the read ID command */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth,
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007c48:	6a39      	ldr	r1, [r7, #32]
 8007c4a:	225a      	movs	r2, #90	@ 0x5a
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	f000 fb66 	bl	800831e <XSPI_FormatCommand>
 8007c52:	4603      	mov	r3, r0
 8007c54:	61bb      	str	r3, [r7, #24]
                                             EXTMEM_READ_SFDP_COMMAND);

  s_command.Address     = Address;
 8007c56:	68bb      	ldr	r3, [r7, #8]
 8007c58:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.DataLength  = DataSize;
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DummyCycles = SalXspi->SFDPDummyCycle;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007c64:	657b      	str	r3, [r7, #84]	@ 0x54

  if ((s_command.AddressMode == HAL_XSPI_ADDRESS_1_LINE) || (s_command.AddressMode == HAL_XSPI_ADDRESS_4_LINES))
 8007c66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c6c:	d003      	beq.n	8007c76 <SAL_XSPI_GetSFDP+0x52>
 8007c6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c70:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007c74:	d102      	bne.n	8007c7c <SAL_XSPI_GetSFDP+0x58>
  {
    s_command.AddressWidth = HAL_XSPI_ADDRESS_24_BITS;
 8007c76:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007c7a:	633b      	str	r3, [r7, #48]	@ 0x30
  }

  if (s_command.DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE)
 8007c7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007c7e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007c82:	d103      	bne.n	8007c8c <SAL_XSPI_GetSFDP+0x68>
  {
    s_command.DQSMode = HAL_XSPI_DQS_ENABLE;
 8007c84:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8007c88:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007c8a:	e001      	b.n	8007c90 <SAL_XSPI_GetSFDP+0x6c>
  }
  else
  {
    s_command.DQSMode = HAL_XSPI_DQS_DISABLE;
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	65bb      	str	r3, [r7, #88]	@ 0x58
  }

  /* Configure the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	f107 0110 	add.w	r1, r7, #16
 8007c98:	2264      	movs	r2, #100	@ 0x64
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	f7fe ff4c 	bl	8006b38 <HAL_XSPI_Command>
 8007ca0:	4603      	mov	r3, r0
 8007ca2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (retr  != HAL_OK)
 8007ca6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d10a      	bne.n	8007cc4 <SAL_XSPI_GetSFDP+0xa0>
  {
    goto error;
  }

  /* Reception of the data */
  retr = HAL_XSPI_Receive(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	2264      	movs	r2, #100	@ 0x64
 8007cb4:	6879      	ldr	r1, [r7, #4]
 8007cb6:	4618      	mov	r0, r3
 8007cb8:	f7ff f841 	bl	8006d3e <HAL_XSPI_Receive>
 8007cbc:	4603      	mov	r3, r0
 8007cbe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8007cc2:	e000      	b.n	8007cc6 <SAL_XSPI_GetSFDP+0xa2>
    goto error;
 8007cc4:	bf00      	nop

error:
  if (retr != HAL_OK)
 8007cc6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d004      	beq.n	8007cd8 <SAL_XSPI_GetSFDP+0xb4>
  {
    /* Abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	f7ff f9ae 	bl	8007034 <HAL_XSPI_Abort>
  }
  return retr;
 8007cd8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8007cdc:	4618      	mov	r0, r3
 8007cde:	3760      	adds	r7, #96	@ 0x60
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	bd80      	pop	{r7, pc}

08007ce4 <SAL_XSPI_GetId>:
  * @param Data Data pointer where read ID should be stored
  * @param DataSize Number of data to read
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_GetId(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t *Data, uint32_t DataSize)
{
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b098      	sub	sp, #96	@ 0x60
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	60f8      	str	r0, [r7, #12]
 8007cec:	60b9      	str	r1, [r7, #8]
 8007cee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef retr;
  XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	f107 0010 	add.w	r0, r7, #16
 8007cf6:	3304      	adds	r3, #4
 8007cf8:	224c      	movs	r2, #76	@ 0x4c
 8007cfa:	4619      	mov	r1, r3
 8007cfc:	f002 fabd 	bl	800a27a <memcpy>

  /* Initialize the Read ID command */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth,
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007d06:	6a39      	ldr	r1, [r7, #32]
 8007d08:	229f      	movs	r2, #159	@ 0x9f
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	f000 fb07 	bl	800831e <XSPI_FormatCommand>
 8007d10:	4603      	mov	r3, r0
 8007d12:	61bb      	str	r3, [r7, #24]
                                             EXTMEM_READ_JEDEC_ID_SPI_COMMAND);

  s_command.DataLength  = DataSize;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (s_command.InstructionMode == HAL_XSPI_INSTRUCTION_1_LINE)
 8007d18:	69fb      	ldr	r3, [r7, #28]
 8007d1a:	2b01      	cmp	r3, #1
 8007d1c:	d107      	bne.n	8007d2e <SAL_XSPI_GetId+0x4a>
  {
    s_command.AddressMode       = HAL_XSPI_ADDRESS_NONE;
 8007d1e:	2300      	movs	r3, #0
 8007d20:	62fb      	str	r3, [r7, #44]	@ 0x2c
    s_command.DummyCycles       = 0;
 8007d22:	2300      	movs	r3, #0
 8007d24:	657b      	str	r3, [r7, #84]	@ 0x54
    /* This behavior is linked with micron memory to read ID in 1S8S8S */
    s_command.DataMode = HAL_XSPI_DATA_1_LINE;
 8007d26:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007d2a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007d2c:	e030      	b.n	8007d90 <SAL_XSPI_GetId+0xac>
  }
  else if (s_command.InstructionMode == HAL_XSPI_INSTRUCTION_4_LINES)
 8007d2e:	69fb      	ldr	r3, [r7, #28]
 8007d30:	2b03      	cmp	r3, #3
 8007d32:	d107      	bne.n	8007d44 <SAL_XSPI_GetId+0x60>
  {
    s_command.AddressMode       = HAL_XSPI_ADDRESS_NONE;
 8007d34:	2300      	movs	r3, #0
 8007d36:	62fb      	str	r3, [r7, #44]	@ 0x2c
    s_command.DummyCycles       = 0;
 8007d38:	2300      	movs	r3, #0
 8007d3a:	657b      	str	r3, [r7, #84]	@ 0x54
    /* This behavior is linked with ISSI memory to read ID in 4S4S4S */
    s_command.DataMode          = HAL_XSPI_DATA_4_LINES;
 8007d3c:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8007d40:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007d42:	e025      	b.n	8007d90 <SAL_XSPI_GetId+0xac>
  }
  else if (s_command.InstructionMode == HAL_XSPI_INSTRUCTION_8_LINES)
 8007d44:	69fb      	ldr	r3, [r7, #28]
 8007d46:	2b04      	cmp	r3, #4
 8007d48:	d11e      	bne.n	8007d88 <SAL_XSPI_GetId+0xa4>
  {
    s_command.Address = 0;
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Specific case for Macronix memories : RDID is not Data DTR  */
    if ((Data[0] == 0xC2) && (s_command.DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE))
 8007d4e:	68bb      	ldr	r3, [r7, #8]
 8007d50:	781b      	ldrb	r3, [r3, #0]
 8007d52:	2bc2      	cmp	r3, #194	@ 0xc2
 8007d54:	d108      	bne.n	8007d68 <SAL_XSPI_GetId+0x84>
 8007d56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007d58:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007d5c:	d104      	bne.n	8007d68 <SAL_XSPI_GetId+0x84>
    {
      s_command.DummyCycles       = 4;
 8007d5e:	2304      	movs	r3, #4
 8007d60:	657b      	str	r3, [r7, #84]	@ 0x54
      s_command.DataDTRMode       = HAL_XSPI_DATA_DTR_DISABLE;
 8007d62:	2300      	movs	r3, #0
 8007d64:	653b      	str	r3, [r7, #80]	@ 0x50
 8007d66:	e013      	b.n	8007d90 <SAL_XSPI_GetId+0xac>
    }
    /* Specific case for GigaDevice memories : RDID has no address even in Octal mode  */
    else if ((Data[0] == 0xC8) && (s_command.DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE))
 8007d68:	68bb      	ldr	r3, [r7, #8]
 8007d6a:	781b      	ldrb	r3, [r3, #0]
 8007d6c:	2bc8      	cmp	r3, #200	@ 0xc8
 8007d6e:	d108      	bne.n	8007d82 <SAL_XSPI_GetId+0x9e>
 8007d70:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007d72:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007d76:	d104      	bne.n	8007d82 <SAL_XSPI_GetId+0x9e>
    {
      s_command.DummyCycles       = 8;
 8007d78:	2308      	movs	r3, #8
 8007d7a:	657b      	str	r3, [r7, #84]	@ 0x54
      s_command.AddressMode       = HAL_XSPI_ADDRESS_NONE;
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007d80:	e006      	b.n	8007d90 <SAL_XSPI_GetId+0xac>
    }
    else
    {
      s_command.DummyCycles = 8;
 8007d82:	2308      	movs	r3, #8
 8007d84:	657b      	str	r3, [r7, #84]	@ 0x54
 8007d86:	e003      	b.n	8007d90 <SAL_XSPI_GetId+0xac>
    }
    /* Required behavior to be confirmed on the other memories */
  }
  else
  {
    s_command.Address = 0;
 8007d88:	2300      	movs	r3, #0
 8007d8a:	62bb      	str	r3, [r7, #40]	@ 0x28
    s_command.DummyCycles = 8;
 8007d8c:	2308      	movs	r3, #8
 8007d8e:	657b      	str	r3, [r7, #84]	@ 0x54
  }

  /* Configure the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f107 0110 	add.w	r1, r7, #16
 8007d98:	2264      	movs	r2, #100	@ 0x64
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	f7fe fecc 	bl	8006b38 <HAL_XSPI_Command>
 8007da0:	4603      	mov	r3, r0
 8007da2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (retr  != HAL_OK)
 8007da6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d10a      	bne.n	8007dc4 <SAL_XSPI_GetId+0xe0>
  {
    goto error;
  }

  /* Reception of the data */
  retr = HAL_XSPI_Receive(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	2264      	movs	r2, #100	@ 0x64
 8007db4:	68b9      	ldr	r1, [r7, #8]
 8007db6:	4618      	mov	r0, r3
 8007db8:	f7fe ffc1 	bl	8006d3e <HAL_XSPI_Receive>
 8007dbc:	4603      	mov	r3, r0
 8007dbe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8007dc2:	e000      	b.n	8007dc6 <SAL_XSPI_GetId+0xe2>
    goto error;
 8007dc4:	bf00      	nop

error:
  if (retr != HAL_OK)
 8007dc6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d004      	beq.n	8007dd8 <SAL_XSPI_GetId+0xf4>
  {
    /* Abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	f7ff f92e 	bl	8007034 <HAL_XSPI_Abort>
  }
  return retr;
 8007dd8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8007ddc:	4618      	mov	r0, r3
 8007dde:	3760      	adds	r7, #96	@ 0x60
 8007de0:	46bd      	mov	sp, r7
 8007de2:	bd80      	pop	{r7, pc}

08007de4 <SAL_XSPI_Write>:
  * @param DataSize Size of the data to write
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_Write(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command, uint32_t Address,
                                 const uint8_t *Data, uint32_t DataSize)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b098      	sub	sp, #96	@ 0x60
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	60f8      	str	r0, [r7, #12]
 8007dec:	607a      	str	r2, [r7, #4]
 8007dee:	603b      	str	r3, [r7, #0]
 8007df0:	460b      	mov	r3, r1
 8007df2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef retr;
  XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	f107 0010 	add.w	r0, r7, #16
 8007dfa:	3304      	adds	r3, #4
 8007dfc:	224c      	movs	r2, #76	@ 0x4c
 8007dfe:	4619      	mov	r1, r3
 8007e00:	f002 fa3b 	bl	800a27a <memcpy>

  /* Initialize the read ID command */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, Command);
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007e0a:	6a39      	ldr	r1, [r7, #32]
 8007e0c:	7afa      	ldrb	r2, [r7, #11]
 8007e0e:	4618      	mov	r0, r3
 8007e10:	f000 fa85 	bl	800831e <XSPI_FormatCommand>
 8007e14:	4603      	mov	r3, r0
 8007e16:	61bb      	str	r3, [r7, #24]

  s_command.Address           = Address;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.DataLength        = DataSize;
 8007e1c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007e1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DummyCycles       = 0u;
 8007e20:	2300      	movs	r3, #0
 8007e22:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DQSMode           = HAL_XSPI_DQS_DISABLE;
 8007e24:	2300      	movs	r3, #0
 8007e26:	65bb      	str	r3, [r7, #88]	@ 0x58

  /* Configure the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f107 0110 	add.w	r1, r7, #16
 8007e30:	2264      	movs	r2, #100	@ 0x64
 8007e32:	4618      	mov	r0, r3
 8007e34:	f7fe fe80 	bl	8006b38 <HAL_XSPI_Command>
 8007e38:	4603      	mov	r3, r0
 8007e3a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (HAL_OK != retr)
 8007e3e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d107      	bne.n	8007e56 <SAL_XSPI_Write+0x72>
  {
    goto error;
  }

  /* Transmit data */
  retr = XSPI_Transmit(SalXspi, Data);
 8007e46:	6839      	ldr	r1, [r7, #0]
 8007e48:	68f8      	ldr	r0, [r7, #12]
 8007e4a:	f000 fa91 	bl	8008370 <XSPI_Transmit>
 8007e4e:	4603      	mov	r3, r0
 8007e50:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8007e54:	e000      	b.n	8007e58 <SAL_XSPI_Write+0x74>
    goto error;
 8007e56:	bf00      	nop

error:
  if (retr != HAL_OK)
 8007e58:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d004      	beq.n	8007e6a <SAL_XSPI_Write+0x86>
  {
    /* Abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	4618      	mov	r0, r3
 8007e66:	f7ff f8e5 	bl	8007034 <HAL_XSPI_Abort>
  }
  return retr;
 8007e6a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8007e6e:	4618      	mov	r0, r3
 8007e70:	3760      	adds	r7, #96	@ 0x60
 8007e72:	46bd      	mov	sp, r7
 8007e74:	bd80      	pop	{r7, pc}

08007e76 <SAL_XSPI_CommandSendData>:
  * @param DataSize Size of the data to write
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_CommandSendData(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command,
                                           uint8_t *Data, uint16_t DataSize)
{
 8007e76:	b580      	push	{r7, lr}
 8007e78:	b098      	sub	sp, #96	@ 0x60
 8007e7a:	af00      	add	r7, sp, #0
 8007e7c:	60f8      	str	r0, [r7, #12]
 8007e7e:	607a      	str	r2, [r7, #4]
 8007e80:	461a      	mov	r2, r3
 8007e82:	460b      	mov	r3, r1
 8007e84:	72fb      	strb	r3, [r7, #11]
 8007e86:	4613      	mov	r3, r2
 8007e88:	813b      	strh	r3, [r7, #8]
  XSPI_RegularCmdTypeDef   s_command = SalXspi->Commandbase;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	f107 0010 	add.w	r0, r7, #16
 8007e90:	3304      	adds	r3, #4
 8007e92:	224c      	movs	r2, #76	@ 0x4c
 8007e94:	4619      	mov	r1, r3
 8007e96:	f002 f9f0 	bl	800a27a <memcpy>
  HAL_StatusTypeDef retr;

  /* Initialize the writing of status register */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, Command);
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007ea0:	6a39      	ldr	r1, [r7, #32]
 8007ea2:	7afa      	ldrb	r2, [r7, #11]
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	f000 fa3a 	bl	800831e <XSPI_FormatCommand>
 8007eaa:	4603      	mov	r3, r0
 8007eac:	61bb      	str	r3, [r7, #24]

  s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
 8007eae:	2300      	movs	r3, #0
 8007eb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.DummyCycles        = 0U;
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DataLength         = DataSize;
 8007eb6:	893b      	ldrh	r3, [r7, #8]
 8007eb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
 8007eba:	2300      	movs	r3, #0
 8007ebc:	65bb      	str	r3, [r7, #88]	@ 0x58

  if (DataSize == 0u)
 8007ebe:	893b      	ldrh	r3, [r7, #8]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d101      	bne.n	8007ec8 <SAL_XSPI_CommandSendData+0x52>
  {
    s_command.DataMode         = HAL_XSPI_DATA_NONE;
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	64bb      	str	r3, [r7, #72]	@ 0x48
  }

  /* Send the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	f107 0110 	add.w	r1, r7, #16
 8007ed0:	2264      	movs	r2, #100	@ 0x64
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	f7fe fe30 	bl	8006b38 <HAL_XSPI_Command>
 8007ed8:	4603      	mov	r3, r0
 8007eda:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

  if ((retr == HAL_OK) && (DataSize != 0u))
 8007ede:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d10c      	bne.n	8007f00 <SAL_XSPI_CommandSendData+0x8a>
 8007ee6:	893b      	ldrh	r3, [r7, #8]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d009      	beq.n	8007f00 <SAL_XSPI_CommandSendData+0x8a>
  {
    retr = HAL_XSPI_Transmit(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	2264      	movs	r2, #100	@ 0x64
 8007ef2:	6879      	ldr	r1, [r7, #4]
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	f7fe feaf 	bl	8006c58 <HAL_XSPI_Transmit>
 8007efa:	4603      	mov	r3, r0
 8007efc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  }

  if (retr != HAL_OK)
 8007f00:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d004      	beq.n	8007f12 <SAL_XSPI_CommandSendData+0x9c>
  {
    /* Abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	f7ff f891 	bl	8007034 <HAL_XSPI_Abort>
  }
  return retr;
 8007f12:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8007f16:	4618      	mov	r0, r3
 8007f18:	3760      	adds	r7, #96	@ 0x60
 8007f1a:	46bd      	mov	sp, r7
 8007f1c:	bd80      	pop	{r7, pc}

08007f1e <SAL_XSPI_SendReadCommand>:
  * @param DataSize Size of the data to receive
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_SendReadCommand(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command,
                                           uint8_t *Data, uint16_t DataSize)
{
 8007f1e:	b580      	push	{r7, lr}
 8007f20:	b098      	sub	sp, #96	@ 0x60
 8007f22:	af00      	add	r7, sp, #0
 8007f24:	60f8      	str	r0, [r7, #12]
 8007f26:	607a      	str	r2, [r7, #4]
 8007f28:	461a      	mov	r2, r3
 8007f2a:	460b      	mov	r3, r1
 8007f2c:	72fb      	strb	r3, [r7, #11]
 8007f2e:	4613      	mov	r3, r2
 8007f30:	813b      	strh	r3, [r7, #8]
  XSPI_RegularCmdTypeDef   s_command = SalXspi->Commandbase;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	f107 0010 	add.w	r0, r7, #16
 8007f38:	3304      	adds	r3, #4
 8007f3a:	224c      	movs	r2, #76	@ 0x4c
 8007f3c:	4619      	mov	r1, r3
 8007f3e:	f002 f99c 	bl	800a27a <memcpy>
  HAL_StatusTypeDef retr;

  /* Initialize the reading of status register */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, Command);
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007f48:	6a39      	ldr	r1, [r7, #32]
 8007f4a:	7afa      	ldrb	r2, [r7, #11]
 8007f4c:	4618      	mov	r0, r3
 8007f4e:	f000 f9e6 	bl	800831e <XSPI_FormatCommand>
 8007f52:	4603      	mov	r3, r0
 8007f54:	61bb      	str	r3, [r7, #24]

  s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
 8007f56:	2300      	movs	r3, #0
 8007f58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.DummyCycles        = 0u;
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DataLength         = DataSize;
 8007f5e:	893b      	ldrh	r3, [r7, #8]
 8007f60:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
 8007f62:	2300      	movs	r3, #0
 8007f64:	65bb      	str	r3, [r7, #88]	@ 0x58

  if (DataSize == 0u)
 8007f66:	893b      	ldrh	r3, [r7, #8]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d101      	bne.n	8007f70 <SAL_XSPI_SendReadCommand+0x52>
  {
    s_command.DataMode         = HAL_XSPI_DATA_NONE;
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	64bb      	str	r3, [r7, #72]	@ 0x48
  }

  /* Send the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	f107 0110 	add.w	r1, r7, #16
 8007f78:	2264      	movs	r2, #100	@ 0x64
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	f7fe fddc 	bl	8006b38 <HAL_XSPI_Command>
 8007f80:	4603      	mov	r3, r0
 8007f82:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

  if ((retr == HAL_OK) && (DataSize != 0u))
 8007f86:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d10c      	bne.n	8007fa8 <SAL_XSPI_SendReadCommand+0x8a>
 8007f8e:	893b      	ldrh	r3, [r7, #8]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d009      	beq.n	8007fa8 <SAL_XSPI_SendReadCommand+0x8a>
  {
    /* Receive data */
    retr = HAL_XSPI_Receive(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	2264      	movs	r2, #100	@ 0x64
 8007f9a:	6879      	ldr	r1, [r7, #4]
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	f7fe fece 	bl	8006d3e <HAL_XSPI_Receive>
 8007fa2:	4603      	mov	r3, r0
 8007fa4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  }

  if (retr != HAL_OK)
 8007fa8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d004      	beq.n	8007fba <SAL_XSPI_SendReadCommand+0x9c>
  {
    /* Abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	f7ff f83d 	bl	8007034 <HAL_XSPI_Abort>
  }
  return retr;
 8007fba:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8007fbe:	4618      	mov	r0, r3
 8007fc0:	3760      	adds	r7, #96	@ 0x60
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	bd80      	pop	{r7, pc}

08007fc6 <SAL_XSPI_CommandSendReadAddress>:
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_CommandSendReadAddress(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command,
                                                  uint32_t Address, uint8_t *Data, uint16_t DataSize,
                                                  uint8_t ManuId)
{
 8007fc6:	b580      	push	{r7, lr}
 8007fc8:	b098      	sub	sp, #96	@ 0x60
 8007fca:	af00      	add	r7, sp, #0
 8007fcc:	60f8      	str	r0, [r7, #12]
 8007fce:	607a      	str	r2, [r7, #4]
 8007fd0:	603b      	str	r3, [r7, #0]
 8007fd2:	460b      	mov	r3, r1
 8007fd4:	72fb      	strb	r3, [r7, #11]
  XSPI_RegularCmdTypeDef   s_command = SalXspi->Commandbase;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	f107 0010 	add.w	r0, r7, #16
 8007fdc:	3304      	adds	r3, #4
 8007fde:	224c      	movs	r2, #76	@ 0x4c
 8007fe0:	4619      	mov	r1, r3
 8007fe2:	f002 f94a 	bl	800a27a <memcpy>
  HAL_StatusTypeDef retr;

  /* Initialize the reading of status register */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, Command);
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007fec:	6a39      	ldr	r1, [r7, #32]
 8007fee:	7afa      	ldrb	r2, [r7, #11]
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	f000 f994 	bl	800831e <XSPI_FormatCommand>
 8007ff6:	4603      	mov	r3, r0
 8007ff8:	61bb      	str	r3, [r7, #24]

  s_command.Address            = Address;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.DummyCycles        = SalXspi->SFDPDummyCycle;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008004:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DataLength         = DataSize;
 8008006:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800800a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  /* Specific case for Macronix memories : RDID and RDCR are not Data DTR  */
  if ((ManuId == EXTMEM_MANUFACTURER_MACRONIX) && (s_command.DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE))
 800800c:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 8008010:	2bc2      	cmp	r3, #194	@ 0xc2
 8008012:	d106      	bne.n	8008022 <SAL_XSPI_CommandSendReadAddress+0x5c>
 8008014:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008016:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800801a:	d102      	bne.n	8008022 <SAL_XSPI_CommandSendReadAddress+0x5c>
  {
    s_command.DataDTRMode      = HAL_XSPI_DATA_DTR_DISABLE;
 800801c:	2300      	movs	r3, #0
 800801e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008020:	e00e      	b.n	8008040 <SAL_XSPI_CommandSendReadAddress+0x7a>
  }
  /* Specific case for GigaDevice memories : Read Configuration Register are not Data DTR  */
  else if ((ManuId == 0xC8) && (s_command.DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE))
 8008022:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 8008026:	2bc8      	cmp	r3, #200	@ 0xc8
 8008028:	d108      	bne.n	800803c <SAL_XSPI_CommandSendReadAddress+0x76>
 800802a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800802c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008030:	d104      	bne.n	800803c <SAL_XSPI_CommandSendReadAddress+0x76>
  {
    s_command.DataDTRMode      = HAL_XSPI_DATA_DTR_DISABLE;
 8008032:	2300      	movs	r3, #0
 8008034:	653b      	str	r3, [r7, #80]	@ 0x50
    s_command.DQSMode          = HAL_XSPI_DQS_DISABLE;
 8008036:	2300      	movs	r3, #0
 8008038:	65bb      	str	r3, [r7, #88]	@ 0x58
 800803a:	e001      	b.n	8008040 <SAL_XSPI_CommandSendReadAddress+0x7a>
  }
  else
  {
    s_command.DQSMode          = HAL_XSPI_DQS_DISABLE;
 800803c:	2300      	movs	r3, #0
 800803e:	65bb      	str	r3, [r7, #88]	@ 0x58
  }

  /* Send the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f107 0110 	add.w	r1, r7, #16
 8008048:	2264      	movs	r2, #100	@ 0x64
 800804a:	4618      	mov	r0, r3
 800804c:	f7fe fd74 	bl	8006b38 <HAL_XSPI_Command>
 8008050:	4603      	mov	r3, r0
 8008052:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

  if (retr == HAL_OK)
 8008056:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800805a:	2b00      	cmp	r3, #0
 800805c:	d109      	bne.n	8008072 <SAL_XSPI_CommandSendReadAddress+0xac>
  {
    /* Retrieve data */
    retr = HAL_XSPI_Receive(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	2264      	movs	r2, #100	@ 0x64
 8008064:	6839      	ldr	r1, [r7, #0]
 8008066:	4618      	mov	r0, r3
 8008068:	f7fe fe69 	bl	8006d3e <HAL_XSPI_Receive>
 800806c:	4603      	mov	r3, r0
 800806e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  }

  if (retr != HAL_OK)
 8008072:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008076:	2b00      	cmp	r3, #0
 8008078:	d004      	beq.n	8008084 <SAL_XSPI_CommandSendReadAddress+0xbe>
  {
    /* Abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	4618      	mov	r0, r3
 8008080:	f7fe ffd8 	bl	8007034 <HAL_XSPI_Abort>
  }
  return retr;
 8008084:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8008088:	4618      	mov	r0, r3
 800808a:	3760      	adds	r7, #96	@ 0x60
 800808c:	46bd      	mov	sp, r7
 800808e:	bd80      	pop	{r7, pc}

08008090 <SAL_XSPI_CheckStatusRegister>:
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_CheckStatusRegister(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t Command, uint32_t Address,
                                               uint8_t MatchValue, uint8_t MatchMask, uint8_t ManuId,
                                               uint32_t Timeout)
{
 8008090:	b580      	push	{r7, lr}
 8008092:	b09e      	sub	sp, #120	@ 0x78
 8008094:	af00      	add	r7, sp, #0
 8008096:	60f8      	str	r0, [r7, #12]
 8008098:	607a      	str	r2, [r7, #4]
 800809a:	461a      	mov	r2, r3
 800809c:	460b      	mov	r3, r1
 800809e:	72fb      	strb	r3, [r7, #11]
 80080a0:	4613      	mov	r3, r2
 80080a2:	72bb      	strb	r3, [r7, #10]
  XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 80080aa:	3304      	adds	r3, #4
 80080ac:	224c      	movs	r2, #76	@ 0x4c
 80080ae:	4619      	mov	r1, r3
 80080b0:	f002 f8e3 	bl	800a27a <memcpy>
  XSPI_AutoPollingTypeDef  s_config =
 80080b4:	7abb      	ldrb	r3, [r7, #10]
 80080b6:	617b      	str	r3, [r7, #20]
 80080b8:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 80080bc:	61bb      	str	r3, [r7, #24]
 80080be:	2300      	movs	r3, #0
 80080c0:	61fb      	str	r3, [r7, #28]
 80080c2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80080c6:	623b      	str	r3, [r7, #32]
 80080c8:	2310      	movs	r3, #16
 80080ca:	627b      	str	r3, [r7, #36]	@ 0x24
    .IntervalTime  = 0x10
  };
  HAL_StatusTypeDef retr;

  /* Initialize the reading of status register */
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, Command);
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80080d2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80080d4:	7afa      	ldrb	r2, [r7, #11]
 80080d6:	4618      	mov	r0, r3
 80080d8:	f000 f921 	bl	800831e <XSPI_FormatCommand>
 80080dc:	4603      	mov	r3, r0
 80080de:	633b      	str	r3, [r7, #48]	@ 0x30

  s_command.DataLength     = 1u;
 80080e0:	2301      	movs	r3, #1
 80080e2:	667b      	str	r3, [r7, #100]	@ 0x64
  s_command.DQSMode        = HAL_XSPI_DQS_DISABLE;
 80080e4:	2300      	movs	r3, #0
 80080e6:	673b      	str	r3, [r7, #112]	@ 0x70

  if (s_command.InstructionMode == HAL_XSPI_INSTRUCTION_1_LINE)
 80080e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080ea:	2b01      	cmp	r3, #1
 80080ec:	d106      	bne.n	80080fc <SAL_XSPI_CheckStatusRegister+0x6c>
  {
    /* Specific behavior for Cypress to force 1 line on status read */
    s_command.DataMode    = HAL_XSPI_DATA_1_LINE;
 80080ee:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80080f2:	663b      	str	r3, [r7, #96]	@ 0x60
    s_command.AddressMode = HAL_XSPI_DATA_NONE;
 80080f4:	2300      	movs	r3, #0
 80080f6:	647b      	str	r3, [r7, #68]	@ 0x44
    s_command.DummyCycles = 0u;
 80080f8:	2300      	movs	r3, #0
 80080fa:	66fb      	str	r3, [r7, #108]	@ 0x6c
  }

  /* Address is used only in 8 LINES format */
  if (s_command.DataMode == HAL_XSPI_DATA_8_LINES)
 80080fc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80080fe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008102:	d114      	bne.n	800812e <SAL_XSPI_CheckStatusRegister+0x9e>
  {
    /* Specific case for Macronix memories : RDID and RDCR are not Data DTR  */
    if ((ManuId == EXTMEM_MANUFACTURER_MACRONIX) && (s_command.DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE))
 8008104:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 8008108:	2bc2      	cmp	r3, #194	@ 0xc2
 800810a:	d108      	bne.n	800811e <SAL_XSPI_CheckStatusRegister+0x8e>
 800810c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800810e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008112:	d104      	bne.n	800811e <SAL_XSPI_CheckStatusRegister+0x8e>
    {
      s_command.DQSMode        = HAL_XSPI_DQS_ENABLE;
 8008114:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8008118:	673b      	str	r3, [r7, #112]	@ 0x70
      s_command.DataDTRMode    = HAL_XSPI_DATA_DTR_DISABLE;
 800811a:	2300      	movs	r3, #0
 800811c:	66bb      	str	r3, [r7, #104]	@ 0x68
    }
    s_command.AddressMode    = HAL_XSPI_ADDRESS_8_LINES;
 800811e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008122:	647b      	str	r3, [r7, #68]	@ 0x44
    s_command.AddressWidth   = HAL_XSPI_ADDRESS_32_BITS;
 8008124:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8008128:	64bb      	str	r3, [r7, #72]	@ 0x48
    s_command.Address        = Address;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	643b      	str	r3, [r7, #64]	@ 0x40
  }

  /* Send the command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8008136:	2264      	movs	r2, #100	@ 0x64
 8008138:	4618      	mov	r0, r3
 800813a:	f7fe fcfd 	bl	8006b38 <HAL_XSPI_Command>
 800813e:	4603      	mov	r3, r0
 8008140:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
  if (retr == HAL_OK)
 8008144:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8008148:	2b00      	cmp	r3, #0
 800814a:	d10b      	bne.n	8008164 <SAL_XSPI_CheckStatusRegister+0xd4>
  {
    retr = HAL_XSPI_AutoPolling(SalXspi->hxspi, &s_config, Timeout);
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f107 0114 	add.w	r1, r7, #20
 8008154:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8008158:	4618      	mov	r0, r3
 800815a:	f7fe fe93 	bl	8006e84 <HAL_XSPI_AutoPolling>
 800815e:	4603      	mov	r3, r0
 8008160:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    DEBUG_AUTOPOLLING(SalXspi->hxspi->Instance->DR, s_config.MatchValue, s_config.MatchMask)
  }

  if (retr != HAL_OK)
 8008164:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8008168:	2b00      	cmp	r3, #0
 800816a:	d004      	beq.n	8008176 <SAL_XSPI_CheckStatusRegister+0xe6>
  {
    /* Abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	4618      	mov	r0, r3
 8008172:	f7fe ff5f 	bl	8007034 <HAL_XSPI_Abort>
  }
  return retr;
 8008176:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 800817a:	4618      	mov	r0, r3
 800817c:	3778      	adds	r7, #120	@ 0x78
 800817e:	46bd      	mov	sp, r7
 8008180:	bd80      	pop	{r7, pc}

08008182 <SAL_XSPI_EnableMapMode>:
  * @param DummyWrite number of dummy cycle for the read operation
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_EnableMapMode(SAL_XSPI_ObjectTypeDef *SalXspi, uint8_t CommandRead, uint8_t DummyRead,
                                         uint8_t CommandWrite, uint8_t DummyWrite)
{
 8008182:	b580      	push	{r7, lr}
 8008184:	b098      	sub	sp, #96	@ 0x60
 8008186:	af00      	add	r7, sp, #0
 8008188:	6078      	str	r0, [r7, #4]
 800818a:	4608      	mov	r0, r1
 800818c:	4611      	mov	r1, r2
 800818e:	461a      	mov	r2, r3
 8008190:	4603      	mov	r3, r0
 8008192:	70fb      	strb	r3, [r7, #3]
 8008194:	460b      	mov	r3, r1
 8008196:	70bb      	strb	r3, [r7, #2]
 8008198:	4613      	mov	r3, r2
 800819a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef retr;
  XSPI_RegularCmdTypeDef s_command = SalXspi->Commandbase;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	f107 0010 	add.w	r0, r7, #16
 80081a2:	3304      	adds	r3, #4
 80081a4:	224c      	movs	r2, #76	@ 0x4c
 80081a6:	4619      	mov	r1, r3
 80081a8:	f002 f867 	bl	800a27a <memcpy>
  XSPI_MemoryMappedTypeDef sMemMappedCfg = {0};
 80081ac:	f107 0308 	add.w	r3, r7, #8
 80081b0:	2200      	movs	r2, #0
 80081b2:	601a      	str	r2, [r3, #0]
 80081b4:	605a      	str	r2, [r3, #4]

  /* Initialize the read ID command */
  s_command.OperationType = HAL_XSPI_OPTYPE_READ_CFG;
 80081b6:	2301      	movs	r3, #1
 80081b8:	613b      	str	r3, [r7, #16]
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, CommandRead);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80081c0:	6a39      	ldr	r1, [r7, #32]
 80081c2:	78fa      	ldrb	r2, [r7, #3]
 80081c4:	4618      	mov	r0, r3
 80081c6:	f000 f8aa 	bl	800831e <XSPI_FormatCommand>
 80081ca:	4603      	mov	r3, r0
 80081cc:	61bb      	str	r3, [r7, #24]
  s_command.DummyCycles = DummyRead;
 80081ce:	78bb      	ldrb	r3, [r7, #2]
 80081d0:	657b      	str	r3, [r7, #84]	@ 0x54
  /* Configure the read command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	f107 0110 	add.w	r1, r7, #16
 80081da:	2264      	movs	r2, #100	@ 0x64
 80081dc:	4618      	mov	r0, r3
 80081de:	f7fe fcab 	bl	8006b38 <HAL_XSPI_Command>
 80081e2:	4603      	mov	r3, r0
 80081e4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (retr  != HAL_OK)
 80081e8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d12d      	bne.n	800824c <SAL_XSPI_EnableMapMode+0xca>
  {
    goto error;
  }

  /* Initialize the read ID command */
  s_command.OperationType     = HAL_XSPI_OPTYPE_WRITE_CFG;
 80081f0:	2302      	movs	r3, #2
 80081f2:	613b      	str	r3, [r7, #16]
  s_command.Instruction = XSPI_FormatCommand(SalXspi->CommandExtension, s_command.InstructionWidth, CommandWrite);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80081fa:	6a39      	ldr	r1, [r7, #32]
 80081fc:	787a      	ldrb	r2, [r7, #1]
 80081fe:	4618      	mov	r0, r3
 8008200:	f000 f88d 	bl	800831e <XSPI_FormatCommand>
 8008204:	4603      	mov	r3, r0
 8008206:	61bb      	str	r3, [r7, #24]
  s_command.DummyCycles = DummyWrite;
 8008208:	f897 3068 	ldrb.w	r3, [r7, #104]	@ 0x68
 800820c:	657b      	str	r3, [r7, #84]	@ 0x54
  /* Configure the read command */
  retr = HAL_XSPI_Command(SalXspi->hxspi, &s_command, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	f107 0110 	add.w	r1, r7, #16
 8008216:	2264      	movs	r2, #100	@ 0x64
 8008218:	4618      	mov	r0, r3
 800821a:	f7fe fc8d 	bl	8006b38 <HAL_XSPI_Command>
 800821e:	4603      	mov	r3, r0
 8008220:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (retr  != HAL_OK)
 8008224:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008228:	2b00      	cmp	r3, #0
 800822a:	d111      	bne.n	8008250 <SAL_XSPI_EnableMapMode+0xce>
  {
    goto error;
  }

  /* Activation of memory-mapped mode */
  sMemMappedCfg.TimeOutActivation  = HAL_XSPI_TIMEOUT_COUNTER_DISABLE;
 800822c:	2300      	movs	r3, #0
 800822e:	60bb      	str	r3, [r7, #8]
  sMemMappedCfg.TimeoutPeriodClock = 0x50;
 8008230:	2350      	movs	r3, #80	@ 0x50
 8008232:	60fb      	str	r3, [r7, #12]
  retr = HAL_XSPI_MemoryMapped(SalXspi->hxspi, &sMemMappedCfg);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f107 0208 	add.w	r2, r7, #8
 800823c:	4611      	mov	r1, r2
 800823e:	4618      	mov	r0, r3
 8008240:	f7fe feaa 	bl	8006f98 <HAL_XSPI_MemoryMapped>
 8008244:	4603      	mov	r3, r0
 8008246:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800824a:	e002      	b.n	8008252 <SAL_XSPI_EnableMapMode+0xd0>
    goto error;
 800824c:	bf00      	nop
 800824e:	e000      	b.n	8008252 <SAL_XSPI_EnableMapMode+0xd0>
    goto error;
 8008250:	bf00      	nop

error:
  if (retr != HAL_OK)
 8008252:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008256:	2b00      	cmp	r3, #0
 8008258:	d004      	beq.n	8008264 <SAL_XSPI_EnableMapMode+0xe2>
  {
    /* Abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(SalXspi->hxspi);
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	4618      	mov	r0, r3
 8008260:	f7fe fee8 	bl	8007034 <HAL_XSPI_Abort>
  }
  return retr;
 8008264:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8008268:	4618      	mov	r0, r3
 800826a:	3760      	adds	r7, #96	@ 0x60
 800826c:	46bd      	mov	sp, r7
 800826e:	bd80      	pop	{r7, pc}

08008270 <SAL_XSPI_DisableMapMode>:
  * @brief This function disables the memory mapped mode
  * @param SalXspi SAL XSPI handle
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_DisableMapMode(SAL_XSPI_ObjectTypeDef *SalXspi)
{
 8008270:	b580      	push	{r7, lr}
 8008272:	b082      	sub	sp, #8
 8008274:	af00      	add	r7, sp, #0
 8008276:	6078      	str	r0, [r7, #4]
  __ASM volatile ("dsb 0xF":::"memory");
 8008278:	f3bf 8f4f 	dsb	sy
}
 800827c:	bf00      	nop
  __DSB();
  return HAL_XSPI_Abort(SalXspi->hxspi);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	4618      	mov	r0, r3
 8008284:	f7fe fed6 	bl	8007034 <HAL_XSPI_Abort>
 8008288:	4603      	mov	r3, r0
}
 800828a:	4618      	mov	r0, r3
 800828c:	3708      	adds	r7, #8
 800828e:	46bd      	mov	sp, r7
 8008290:	bd80      	pop	{r7, pc}

08008292 <SAL_XSPI_UpdateMemoryType>:
  * @param SalXspi SAL XSPI handle
  * @param DataOrder Selected data order
  * @return @ref HAL_StatusTypeDef
  **/
HAL_StatusTypeDef SAL_XSPI_UpdateMemoryType(SAL_XSPI_ObjectTypeDef *SalXspi, SAL_XSPI_DataOrderTypeDef DataOrder)
{
 8008292:	b480      	push	{r7}
 8008294:	b085      	sub	sp, #20
 8008296:	af00      	add	r7, sp, #0
 8008298:	6078      	str	r0, [r7, #4]
 800829a:	460b      	mov	r3, r1
 800829c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef retr = HAL_OK;
 800829e:	2300      	movs	r3, #0
 80082a0:	73fb      	strb	r3, [r7, #15]

  /* Read the memory type value */
  uint32_t memorytype = READ_REG(SalXspi->hxspi->Instance->DCR1) & XSPI_DCR1_MTYP;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	689b      	ldr	r3, [r3, #8]
 80082aa:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80082ae:	60bb      	str	r3, [r7, #8]

  switch (DataOrder)
 80082b0:	78fb      	ldrb	r3, [r7, #3]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d11e      	bne.n	80082f4 <SAL_XSPI_UpdateMemoryType+0x62>
  {
    case SAL_XSPI_ORDERINVERTED :
      if (memorytype == HAL_XSPI_MEMTYPE_MICRON)
 80082b6:	68bb      	ldr	r3, [r7, #8]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d103      	bne.n	80082c4 <SAL_XSPI_UpdateMemoryType+0x32>
      {
        memorytype = HAL_XSPI_MEMTYPE_MACRONIX;
 80082bc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80082c0:	60bb      	str	r3, [r7, #8]
 80082c2:	e008      	b.n	80082d6 <SAL_XSPI_UpdateMemoryType+0x44>
      }
      else if (memorytype == HAL_XSPI_MEMTYPE_MACRONIX)
 80082c4:	68bb      	ldr	r3, [r7, #8]
 80082c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80082ca:	d102      	bne.n	80082d2 <SAL_XSPI_UpdateMemoryType+0x40>
      {
        memorytype = HAL_XSPI_MEMTYPE_MICRON;
 80082cc:	2300      	movs	r3, #0
 80082ce:	60bb      	str	r3, [r7, #8]
 80082d0:	e001      	b.n	80082d6 <SAL_XSPI_UpdateMemoryType+0x44>
      }
      else
      {
        retr = HAL_ERROR;
 80082d2:	2301      	movs	r3, #1
 80082d4:	73fb      	strb	r3, [r7, #15]
      }
      MODIFY_REG(SalXspi->hxspi->Instance->DCR1, XSPI_DCR1_MTYP, memorytype);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	689b      	ldr	r3, [r3, #8]
 80082de:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	68ba      	ldr	r2, [r7, #8]
 80082ea:	430a      	orrs	r2, r1
 80082ec:	609a      	str	r2, [r3, #8]
      break;
 80082ee:	bf00      	nop

  DEBUG_PARAM_BEGIN();
  DEBUG_PARAM_DATA("::SAL_XSPI_UpdateMemoryType::");
  DEBUG_PARAM_INT(memorytype);
  DEBUG_PARAM_END();
  return retr;
 80082f0:	7bfb      	ldrb	r3, [r7, #15]
 80082f2:	e000      	b.n	80082f6 <SAL_XSPI_UpdateMemoryType+0x64>
      return HAL_ERROR;
 80082f4:	2301      	movs	r3, #1
}
 80082f6:	4618      	mov	r0, r3
 80082f8:	3714      	adds	r7, #20
 80082fa:	46bd      	mov	sp, r7
 80082fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008300:	4770      	bx	lr

08008302 <SAL_XSPI_Abort>:

HAL_StatusTypeDef SAL_XSPI_Abort(SAL_XSPI_ObjectTypeDef *SalXspi)
{
 8008302:	b580      	push	{r7, lr}
 8008304:	b082      	sub	sp, #8
 8008306:	af00      	add	r7, sp, #0
 8008308:	6078      	str	r0, [r7, #4]
  return HAL_XSPI_Abort(SalXspi->hxspi);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	4618      	mov	r0, r3
 8008310:	f7fe fe90 	bl	8007034 <HAL_XSPI_Abort>
 8008314:	4603      	mov	r3, r0
}
 8008316:	4618      	mov	r0, r3
 8008318:	3708      	adds	r7, #8
 800831a:	46bd      	mov	sp, r7
 800831c:	bd80      	pop	{r7, pc}

0800831e <XSPI_FormatCommand>:
  * @param InstructionWidth Instruction width
  * @param Command Command
  * @return Formatted command
  */
uint16_t XSPI_FormatCommand(uint8_t CommandExtension, uint32_t InstructionWidth, uint8_t Command)
{
 800831e:	b480      	push	{r7}
 8008320:	b085      	sub	sp, #20
 8008322:	af00      	add	r7, sp, #0
 8008324:	4603      	mov	r3, r0
 8008326:	6039      	str	r1, [r7, #0]
 8008328:	71fb      	strb	r3, [r7, #7]
 800832a:	4613      	mov	r3, r2
 800832c:	71bb      	strb	r3, [r7, #6]
  uint16_t retr;
  if (InstructionWidth == HAL_XSPI_INSTRUCTION_16_BITS)
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	2b10      	cmp	r3, #16
 8008332:	d114      	bne.n	800835e <XSPI_FormatCommand+0x40>
    /* 0b00 Command Extension is the same as the Command.
            (Command / Command Extension has the same value for the whole clock period. */
    /* 0b01 Command Extension is the inverse of the Command.
            Command Extension acts as a confirmation of the Command */
    /* 0b11 Command and Command Extension forms a 16 bit command word :: Not yet handled */
    retr = ((uint16_t)Command << 8u);
 8008334:	79bb      	ldrb	r3, [r7, #6]
 8008336:	b29b      	uxth	r3, r3
 8008338:	021b      	lsls	r3, r3, #8
 800833a:	81fb      	strh	r3, [r7, #14]
    if (CommandExtension == 1u)
 800833c:	79fb      	ldrb	r3, [r7, #7]
 800833e:	2b01      	cmp	r3, #1
 8008340:	d107      	bne.n	8008352 <XSPI_FormatCommand+0x34>
    {
      retr |= (uint8_t)(~Command & 0xFFu);
 8008342:	79bb      	ldrb	r3, [r7, #6]
 8008344:	43db      	mvns	r3, r3
 8008346:	b2db      	uxtb	r3, r3
 8008348:	461a      	mov	r2, r3
 800834a:	89fb      	ldrh	r3, [r7, #14]
 800834c:	4313      	orrs	r3, r2
 800834e:	81fb      	strh	r3, [r7, #14]
 8008350:	e007      	b.n	8008362 <XSPI_FormatCommand+0x44>
    }
    else
    {
      retr |= (uint8_t)(Command & 0xFFu);
 8008352:	79bb      	ldrb	r3, [r7, #6]
 8008354:	b29a      	uxth	r2, r3
 8008356:	89fb      	ldrh	r3, [r7, #14]
 8008358:	4313      	orrs	r3, r2
 800835a:	81fb      	strh	r3, [r7, #14]
 800835c:	e001      	b.n	8008362 <XSPI_FormatCommand+0x44>
    }
  }
  else
  {
    retr = Command;
 800835e:	79bb      	ldrb	r3, [r7, #6]
 8008360:	81fb      	strh	r3, [r7, #14]
  }

  return retr;
 8008362:	89fb      	ldrh	r3, [r7, #14]
}
 8008364:	4618      	mov	r0, r3
 8008366:	3714      	adds	r7, #20
 8008368:	46bd      	mov	sp, r7
 800836a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836e:	4770      	bx	lr

08008370 <XSPI_Transmit>:
  * @param SalXspi SAL XSPI Handle
  * @param Data Data pointer
  * @return Status of the command execution
  */
HAL_StatusTypeDef XSPI_Transmit(SAL_XSPI_ObjectTypeDef *SalXspi, const uint8_t *Data)
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b084      	sub	sp, #16
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
 8008378:	6039      	str	r1, [r7, #0]
#if defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U)
  if (SalXspi->hxspi->hdmatx == NULL)
#endif /* USE_HAL_XSPI_REGISTER_CALLBACKS */
  {
    /* Transmit data */
    retr = HAL_XSPI_Transmit(SalXspi->hxspi, Data, SAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	2264      	movs	r2, #100	@ 0x64
 8008380:	6839      	ldr	r1, [r7, #0]
 8008382:	4618      	mov	r0, r3
 8008384:	f7fe fc68 	bl	8006c58 <HAL_XSPI_Transmit>
 8008388:	4603      	mov	r3, r0
 800838a:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#endif /* USE_HAL_XSPI_REGISTER_CALLBACKS */

  return retr;
 800838c:	7bfb      	ldrb	r3, [r7, #15]
}
 800838e:	4618      	mov	r0, r3
 8008390:	3710      	adds	r7, #16
 8008392:	46bd      	mov	sp, r7
 8008394:	bd80      	pop	{r7, pc}

08008396 <SFDP_ReadHeader>:
  * @param Object Pointer to the NOR SFDP memory instance object descriptor.
  * @param sfdp_header Pointer to the SFDP header structure to be filled.
  * @retval SFDP_StatusTypeDef Status of the operation: EXTMEM_SFDP_OK if successful, error code otherwise.
  */
SFDP_StatusTypeDef SFDP_ReadHeader(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, SFDP_HeaderTypeDef *sfdp_header)
{
 8008396:	b580      	push	{r7, lr}
 8008398:	b084      	sub	sp, #16
 800839a:	af00      	add	r7, sp, #0
 800839c:	6078      	str	r0, [r7, #4]
 800839e:	6039      	str	r1, [r7, #0]
  SFDP_StatusTypeDef retr;
  uint8_t retry_counter = 0;
 80083a0:	2300      	movs	r3, #0
 80083a2:	73bb      	strb	r3, [r7, #14]
  SFDP_DEBUG_STR(__func__);

  do
  {
    /* Reset the signature value */
    sfdp_header->Signature = 0;
 80083a4:	683b      	ldr	r3, [r7, #0]
 80083a6:	2200      	movs	r2, #0
 80083a8:	601a      	str	r2, [r3, #0]

    /* send the SFDP command to read the header */
    if (HAL_OK != SAL_XSPI_GetSFDP(&Object->sfdp_private.SALObject, 0, (uint8_t *)sfdp_header, SFDP_HEADER_SIZE))
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	f103 0008 	add.w	r0, r3, #8
 80083b0:	2308      	movs	r3, #8
 80083b2:	683a      	ldr	r2, [r7, #0]
 80083b4:	2100      	movs	r1, #0
 80083b6:	f7ff fc35 	bl	8007c24 <SAL_XSPI_GetSFDP>
 80083ba:	4603      	mov	r3, r0
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d002      	beq.n	80083c6 <SFDP_ReadHeader+0x30>
    {
      retr = EXTMEM_SFDP_ERROR_SFDPREAD;
 80083c0:	2303      	movs	r3, #3
 80083c2:	73fb      	strb	r3, [r7, #15]
      goto error;
 80083c4:	e01f      	b.n	8008406 <SFDP_ReadHeader+0x70>
    }

    /* view the header signature value  */
    SFDP_DEBUG_INT("SFDP signature::", sfdp_header->Signature);

    switch (CheckSFDP_Signature(Object, sfdp_header->Signature))
 80083c6:	683b      	ldr	r3, [r7, #0]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	4619      	mov	r1, r3
 80083cc:	6878      	ldr	r0, [r7, #4]
 80083ce:	f001 fcab 	bl	8009d28 <CheckSFDP_Signature>
 80083d2:	4603      	mov	r3, r0
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d002      	beq.n	80083de <SFDP_ReadHeader+0x48>
 80083d8:	2b05      	cmp	r3, #5
 80083da:	d005      	beq.n	80083e8 <SFDP_ReadHeader+0x52>
 80083dc:	e00a      	b.n	80083f4 <SFDP_ReadHeader+0x5e>
    {
      case EXTMEM_SFDP_OK:
        SFDP_DEBUG_INT("param_number=", sfdp_header->param_number);
        SFDP_DEBUG_INT("AccessProtocol=", sfdp_header->AccessProtocol);
        retr = EXTMEM_SFDP_OK;
 80083de:	2300      	movs	r3, #0
 80083e0:	73fb      	strb	r3, [r7, #15]
        retry_counter = 2u;
 80083e2:	2302      	movs	r3, #2
 80083e4:	73bb      	strb	r3, [r7, #14]
        break;
 80083e6:	e00a      	b.n	80083fe <SFDP_ReadHeader+0x68>
      case EXTMEM_SFDP_ERROR_SIGNATUREMTYPE:
        retr = EXTMEM_SFDP_ERROR_SIGNATURE;
 80083e8:	2304      	movs	r3, #4
 80083ea:	73fb      	strb	r3, [r7, #15]
        retry_counter++;
 80083ec:	7bbb      	ldrb	r3, [r7, #14]
 80083ee:	3301      	adds	r3, #1
 80083f0:	73bb      	strb	r3, [r7, #14]
        break;
 80083f2:	e004      	b.n	80083fe <SFDP_ReadHeader+0x68>
      /* case EXTMEM_SFDP_ERROR_SIGNATURE :*/
      default :
        retr = EXTMEM_SFDP_ERROR_SIGNATURE;
 80083f4:	2304      	movs	r3, #4
 80083f6:	73fb      	strb	r3, [r7, #15]
        retry_counter = 2u;
 80083f8:	2302      	movs	r3, #2
 80083fa:	73bb      	strb	r3, [r7, #14]
        break;
 80083fc:	bf00      	nop
    }
  } while (retry_counter < 2u);
 80083fe:	7bbb      	ldrb	r3, [r7, #14]
 8008400:	2b01      	cmp	r3, #1
 8008402:	d9cf      	bls.n	80083a4 <SFDP_ReadHeader+0xe>

error:
 8008404:	bf00      	nop
  return retr;
 8008406:	7bfb      	ldrb	r3, [r7, #15]
}
 8008408:	4618      	mov	r0, r3
 800840a:	3710      	adds	r7, #16
 800840c:	46bd      	mov	sp, r7
 800840e:	bd80      	pop	{r7, pc}

08008410 <SFDP_GetHeader>:
  * @param Object Pointer to the NOR SFDP memory instance object descriptor.
  * @param sfdp_header Pointer to the SFDP header structure to be filled.
  * @retval SFDP_StatusTypeDef Status of the operation: EXTMEM_SFDP_OK if successful, error code otherwise.
  */
SFDP_StatusTypeDef SFDP_GetHeader(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, SFDP_HeaderTypeDef *sfdp_header)
{
 8008410:	b590      	push	{r4, r7, lr}
 8008412:	b089      	sub	sp, #36	@ 0x24
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
 8008418:	6039      	str	r1, [r7, #0]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_ERROR_SIGNATURE;
 800841a:	2304      	movs	r3, #4
 800841c:	77fb      	strb	r3, [r7, #31]
  SFDP_DEBUG_STR(__func__);
  const TableConfig_t table_config[] =
 800841e:	4b2a      	ldr	r3, [pc, #168]	@ (80084c8 <SFDP_GetHeader+0xb8>)
 8008420:	f107 040c 	add.w	r4, r7, #12
 8008424:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008426:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    {PHY_LINK_8D8D8D, 10u},
    {PHY_LINK_8D8D8D, 16u}
  };

  /* Loop to find the link configuration of the memory */
  for (uint8_t index = 0u;
 800842a:	2300      	movs	r3, #0
 800842c:	77bb      	strb	r3, [r7, #30]
 800842e:	e040      	b.n	80084b2 <SFDP_GetHeader+0xa2>
  {
    /* Set the command mode */
    SFDP_DEBUG_STR("try a command configuration");

    /* Configure the link */
    Object->sfdp_private.DriverInfo.SpiPhyLink  = table_config[index].PhyLink;
 8008430:	7fbb      	ldrb	r3, [r7, #30]
 8008432:	005b      	lsls	r3, r3, #1
 8008434:	3320      	adds	r3, #32
 8008436:	443b      	add	r3, r7
 8008438:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK,
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	f103 0008 	add.w	r0, r3, #8
                                &Object->sfdp_private.DriverInfo.SpiPhyLink);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	3364      	adds	r3, #100	@ 0x64
    (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK,
 800844c:	461a      	mov	r2, r3
 800844e:	2100      	movs	r1, #0
 8008450:	f7ff fa96 	bl	8007980 <SAL_XSPI_MemoryConfig>
    SAL_XSPI_SET_SFDPDUMMYCYLE(Object->sfdp_private.SALObject, table_config[index].DummyCycle);
 8008454:	7fbb      	ldrb	r3, [r7, #30]
 8008456:	005b      	lsls	r3, r3, #1
 8008458:	3320      	adds	r3, #32
 800845a:	443b      	add	r3, r7
 800845c:	f813 2c13 	ldrb.w	r2, [r3, #-19]
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

    /* Loop on the instruction extension */
    for (uint8_t IExt = 0u;
 8008466:	2300      	movs	r3, #0
 8008468:	777b      	strb	r3, [r7, #29]
 800846a:	e017      	b.n	800849c <SFDP_GetHeader+0x8c>
         (IExt < 2u) && (retr == EXTMEM_SFDP_ERROR_SIGNATURE); IExt++)
    {
      SAL_XSPI_SET_COMMANDEXTENSION(Object->sfdp_private.SALObject, IExt);
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	7f7a      	ldrb	r2, [r7, #29]
 8008470:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Read the sfdp header */
      if (EXTMEM_SFDP_OK == SFDP_ReadHeader(Object, sfdp_header))
 8008474:	6839      	ldr	r1, [r7, #0]
 8008476:	6878      	ldr	r0, [r7, #4]
 8008478:	f7ff ff8d 	bl	8008396 <SFDP_ReadHeader>
 800847c:	4603      	mov	r3, r0
 800847e:	2b00      	cmp	r3, #0
 8008480:	d101      	bne.n	8008486 <SFDP_GetHeader+0x76>
      {
        retr = EXTMEM_SFDP_OK;
 8008482:	2300      	movs	r3, #0
 8008484:	77fb      	strb	r3, [r7, #31]
      }

      if (table_config[index].PhyLink < PHY_LINK_4S4S4S)
 8008486:	7fbb      	ldrb	r3, [r7, #30]
 8008488:	005b      	lsls	r3, r3, #1
 800848a:	3320      	adds	r3, #32
 800848c:	443b      	add	r3, r7
 800848e:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8008492:	2b03      	cmp	r3, #3
 8008494:	d909      	bls.n	80084aa <SFDP_GetHeader+0x9a>
         (IExt < 2u) && (retr == EXTMEM_SFDP_ERROR_SIGNATURE); IExt++)
 8008496:	7f7b      	ldrb	r3, [r7, #29]
 8008498:	3301      	adds	r3, #1
 800849a:	777b      	strb	r3, [r7, #29]
 800849c:	7f7b      	ldrb	r3, [r7, #29]
 800849e:	2b01      	cmp	r3, #1
 80084a0:	d804      	bhi.n	80084ac <SFDP_GetHeader+0x9c>
 80084a2:	7ffb      	ldrb	r3, [r7, #31]
 80084a4:	2b04      	cmp	r3, #4
 80084a6:	d0e1      	beq.n	800846c <SFDP_GetHeader+0x5c>
 80084a8:	e000      	b.n	80084ac <SFDP_GetHeader+0x9c>
      {
        /* Config 1 is invalid so exit the loop */
        break;
 80084aa:	bf00      	nop
       ; index++)
 80084ac:	7fbb      	ldrb	r3, [r7, #30]
 80084ae:	3301      	adds	r3, #1
 80084b0:	77bb      	strb	r3, [r7, #30]
       (index < (sizeof(table_config) / sizeof(TableConfig_t))) &&
 80084b2:	7fbb      	ldrb	r3, [r7, #30]
 80084b4:	2b07      	cmp	r3, #7
 80084b6:	d802      	bhi.n	80084be <SFDP_GetHeader+0xae>
 80084b8:	7ffb      	ldrb	r3, [r7, #31]
 80084ba:	2b04      	cmp	r3, #4
 80084bc:	d0b8      	beq.n	8008430 <SFDP_GetHeader+0x20>
      }
    }
  }
  return retr;
 80084be:	7ffb      	ldrb	r3, [r7, #31]
}
 80084c0:	4618      	mov	r0, r3
 80084c2:	3724      	adds	r7, #36	@ 0x24
 80084c4:	46bd      	mov	sp, r7
 80084c6:	bd90      	pop	{r4, r7, pc}
 80084c8:	0800ae3c 	.word	0x0800ae3c

080084cc <SFDP_CollectData>:
  * @brief Collects all SFDP parameter table information and builds driver data.
  * @param Object Pointer to the NOR SFDP memory instance object descriptor.
  * @retval SFDP_StatusTypeDef Status of the operation: EXTMEM_SFDP_OK if successful, error code otherwise.
  */
SFDP_StatusTypeDef SFDP_CollectData(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object)
{
 80084cc:	b580      	push	{r7, lr}
 80084ce:	b088      	sub	sp, #32
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	6078      	str	r0, [r7, #4]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
 80084d4:	2300      	movs	r3, #0
 80084d6:	77fb      	strb	r3, [r7, #31]
  uint32_t sfdp_address = SFDP_HEADER_SIZE;
 80084d8:	2308      	movs	r3, #8
 80084da:	61bb      	str	r3, [r7, #24]
  SFDP_DEBUG_STR(__func__);

  /* Reset the table mask */
  Object->sfdp_private.Sfdp_table_mask = 0;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	2200      	movs	r2, #0
 80084e0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Reset the param info */
  (void)memset(sfdp_param_info, 0x0, sizeof(sfdp_param_info));
 80084e4:	2278      	movs	r2, #120	@ 0x78
 80084e6:	2100      	movs	r1, #0
 80084e8:	485f      	ldr	r0, [pc, #380]	@ (8008668 <SFDP_CollectData+0x19c>)
 80084ea:	f001 fe4a 	bl	800a182 <memset>

  /* Get the table param info */
  for (uint8_t index = 0u; index < (Object->sfdp_private.Sfdp_param_number + 1u); index++)
 80084ee:	2300      	movs	r3, #0
 80084f0:	75fb      	strb	r3, [r7, #23]
 80084f2:	e027      	b.n	8008544 <SFDP_CollectData+0x78>
  {
    CHECK_FUNCTION_CALL(sfdp_get_paraminfo(Object, sfdp_address, &sfdp_param_info[index]))
 80084f4:	7dfa      	ldrb	r2, [r7, #23]
 80084f6:	4613      	mov	r3, r2
 80084f8:	005b      	lsls	r3, r3, #1
 80084fa:	4413      	add	r3, r2
 80084fc:	009b      	lsls	r3, r3, #2
 80084fe:	4a5a      	ldr	r2, [pc, #360]	@ (8008668 <SFDP_CollectData+0x19c>)
 8008500:	4413      	add	r3, r2
 8008502:	461a      	mov	r2, r3
 8008504:	69b9      	ldr	r1, [r7, #24]
 8008506:	6878      	ldr	r0, [r7, #4]
 8008508:	f001 f84e 	bl	80095a8 <sfdp_get_paraminfo>
 800850c:	4603      	mov	r3, r0
 800850e:	77fb      	strb	r3, [r7, #31]
 8008510:	7ffb      	ldrb	r3, [r7, #31]
 8008512:	2b00      	cmp	r3, #0
 8008514:	f040 80a2 	bne.w	800865c <SFDP_CollectData+0x190>
    Object->sfdp_private.Sfdp_table_mask |= (uint32_t)sfdp_param_info[index].type;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 800851e:	7dfa      	ldrb	r2, [r7, #23]
 8008520:	4851      	ldr	r0, [pc, #324]	@ (8008668 <SFDP_CollectData+0x19c>)
 8008522:	4613      	mov	r3, r2
 8008524:	005b      	lsls	r3, r3, #1
 8008526:	4413      	add	r3, r2
 8008528:	009b      	lsls	r3, r3, #2
 800852a:	4403      	add	r3, r0
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	ea41 0203 	orr.w	r2, r1, r3
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    sfdp_address += SFDP_PARAM_HEADER_SIZE;
 8008538:	69bb      	ldr	r3, [r7, #24]
 800853a:	3308      	adds	r3, #8
 800853c:	61bb      	str	r3, [r7, #24]
  for (uint8_t index = 0u; index < (Object->sfdp_private.Sfdp_param_number + 1u); index++)
 800853e:	7dfb      	ldrb	r3, [r7, #23]
 8008540:	3301      	adds	r3, #1
 8008542:	75fb      	strb	r3, [r7, #23]
 8008544:	7dfa      	ldrb	r2, [r7, #23]
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 800854c:	3301      	adds	r3, #1
 800854e:	429a      	cmp	r2, r3
 8008550:	d3d0      	bcc.n	80084f4 <SFDP_CollectData+0x28>
  }

  /* Read each table param to extract the information to build the driver */
  for (uint8_t index = 0u; sfdp_param_info[index].type != SFDP_PARAMID_UNKNOWN; index++)
 8008552:	2300      	movs	r3, #0
 8008554:	75bb      	strb	r3, [r7, #22]
 8008556:	e075      	b.n	8008644 <SFDP_CollectData+0x178>
  {
    uint8_t *ptr = NULL;
 8008558:	2300      	movs	r3, #0
 800855a:	613b      	str	r3, [r7, #16]
    uint32_t size = sfdp_param_info[index].size;
 800855c:	7dba      	ldrb	r2, [r7, #22]
 800855e:	4942      	ldr	r1, [pc, #264]	@ (8008668 <SFDP_CollectData+0x19c>)
 8008560:	4613      	mov	r3, r2
 8008562:	005b      	lsls	r3, r3, #1
 8008564:	4413      	add	r3, r2
 8008566:	009b      	lsls	r3, r3, #2
 8008568:	440b      	add	r3, r1
 800856a:	3308      	adds	r3, #8
 800856c:	781b      	ldrb	r3, [r3, #0]
 800856e:	60fb      	str	r3, [r7, #12]
    switch (sfdp_param_info[index].type)
 8008570:	7dba      	ldrb	r2, [r7, #22]
 8008572:	493d      	ldr	r1, [pc, #244]	@ (8008668 <SFDP_CollectData+0x19c>)
 8008574:	4613      	mov	r3, r2
 8008576:	005b      	lsls	r3, r3, #1
 8008578:	4413      	add	r3, r2
 800857a:	009b      	lsls	r3, r3, #2
 800857c:	440b      	add	r3, r1
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008584:	d029      	beq.n	80085da <SFDP_CollectData+0x10e>
 8008586:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800858a:	d829      	bhi.n	80085e0 <SFDP_CollectData+0x114>
 800858c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008590:	d01d      	beq.n	80085ce <SFDP_CollectData+0x102>
 8008592:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008596:	d823      	bhi.n	80085e0 <SFDP_CollectData+0x114>
 8008598:	2b80      	cmp	r3, #128	@ 0x80
 800859a:	d01b      	beq.n	80085d4 <SFDP_CollectData+0x108>
 800859c:	2b80      	cmp	r3, #128	@ 0x80
 800859e:	d81f      	bhi.n	80085e0 <SFDP_CollectData+0x114>
 80085a0:	2b08      	cmp	r3, #8
 80085a2:	d002      	beq.n	80085aa <SFDP_CollectData+0xde>
 80085a4:	2b40      	cmp	r3, #64	@ 0x40
 80085a6:	d00f      	beq.n	80085c8 <SFDP_CollectData+0xfc>
      case SFDP_PARAMID_OCTAL_DDR:
        ptr = JEDEC_OctalDdr.data_BYTE;
        break;
      default :
        SFDP_DEBUG_STR("the table is not yet handled by the SW");
        break;
 80085a8:	e01a      	b.n	80085e0 <SFDP_CollectData+0x114>
        JEDEC_Basic.size = sfdp_param_info[index].size;
 80085aa:	7dba      	ldrb	r2, [r7, #22]
 80085ac:	492e      	ldr	r1, [pc, #184]	@ (8008668 <SFDP_CollectData+0x19c>)
 80085ae:	4613      	mov	r3, r2
 80085b0:	005b      	lsls	r3, r3, #1
 80085b2:	4413      	add	r3, r2
 80085b4:	009b      	lsls	r3, r3, #2
 80085b6:	440b      	add	r3, r1
 80085b8:	3308      	adds	r3, #8
 80085ba:	781b      	ldrb	r3, [r3, #0]
 80085bc:	461a      	mov	r2, r3
 80085be:	4b2b      	ldr	r3, [pc, #172]	@ (800866c <SFDP_CollectData+0x1a0>)
 80085c0:	601a      	str	r2, [r3, #0]
        ptr = JEDEC_Basic.Params.data_BYTE;
 80085c2:	4b2b      	ldr	r3, [pc, #172]	@ (8008670 <SFDP_CollectData+0x1a4>)
 80085c4:	613b      	str	r3, [r7, #16]
        break;
 80085c6:	e00c      	b.n	80085e2 <SFDP_CollectData+0x116>
        ptr = JEDEC_Address4Bytes.data_BYTE;
 80085c8:	4b2a      	ldr	r3, [pc, #168]	@ (8008674 <SFDP_CollectData+0x1a8>)
 80085ca:	613b      	str	r3, [r7, #16]
        break;
 80085cc:	e009      	b.n	80085e2 <SFDP_CollectData+0x116>
        ptr = JEDEC_SCCR_Map.data_b;
 80085ce:	4b2a      	ldr	r3, [pc, #168]	@ (8008678 <SFDP_CollectData+0x1ac>)
 80085d0:	613b      	str	r3, [r7, #16]
        break;
 80085d2:	e006      	b.n	80085e2 <SFDP_CollectData+0x116>
        ptr = JEDEC_XSPI10.data_BYTE;
 80085d4:	4b29      	ldr	r3, [pc, #164]	@ (800867c <SFDP_CollectData+0x1b0>)
 80085d6:	613b      	str	r3, [r7, #16]
        break;
 80085d8:	e003      	b.n	80085e2 <SFDP_CollectData+0x116>
        ptr = JEDEC_OctalDdr.data_BYTE;
 80085da:	4b29      	ldr	r3, [pc, #164]	@ (8008680 <SFDP_CollectData+0x1b4>)
 80085dc:	613b      	str	r3, [r7, #16]
        break;
 80085de:	e000      	b.n	80085e2 <SFDP_CollectData+0x116>
        break;
 80085e0:	bf00      	nop
    }
    if (ptr != NULL)
 80085e2:	693b      	ldr	r3, [r7, #16]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d016      	beq.n	8008616 <SFDP_CollectData+0x14a>
    {
      if (HAL_OK != SAL_XSPI_GetSFDP(&Object->sfdp_private.SALObject,
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	f103 0008 	add.w	r0, r3, #8
 80085ee:	7dba      	ldrb	r2, [r7, #22]
 80085f0:	491d      	ldr	r1, [pc, #116]	@ (8008668 <SFDP_CollectData+0x19c>)
 80085f2:	4613      	mov	r3, r2
 80085f4:	005b      	lsls	r3, r3, #1
 80085f6:	4413      	add	r3, r2
 80085f8:	009b      	lsls	r3, r3, #2
 80085fa:	440b      	add	r3, r1
 80085fc:	3304      	adds	r3, #4
 80085fe:	6819      	ldr	r1, [r3, #0]
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	009b      	lsls	r3, r3, #2
 8008604:	693a      	ldr	r2, [r7, #16]
 8008606:	f7ff fb0d 	bl	8007c24 <SAL_XSPI_GetSFDP>
 800860a:	4603      	mov	r3, r0
 800860c:	2b00      	cmp	r3, #0
 800860e:	d002      	beq.n	8008616 <SFDP_CollectData+0x14a>
                                     sfdp_param_info[index].address,
                                     ptr, size * 4u))
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
 8008610:	230c      	movs	r3, #12
 8008612:	77fb      	strb	r3, [r7, #31]
        goto error;
 8008614:	e022      	b.n	800865c <SFDP_CollectData+0x190>
      }
    }

    if (SFDP_PARAMID_BASIC_SPIPROTOCOL == sfdp_param_info[index].type)
 8008616:	7dba      	ldrb	r2, [r7, #22]
 8008618:	4913      	ldr	r1, [pc, #76]	@ (8008668 <SFDP_CollectData+0x19c>)
 800861a:	4613      	mov	r3, r2
 800861c:	005b      	lsls	r3, r3, #1
 800861e:	4413      	add	r3, r2
 8008620:	009b      	lsls	r3, r3, #2
 8008622:	440b      	add	r3, r1
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	2b08      	cmp	r3, #8
 8008628:	d109      	bne.n	800863e <SFDP_CollectData+0x172>
    {
      /* Save data about the reset procedure */
      Object->sfdp_private.Reset_info = JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support;
 800862a:	4b10      	ldr	r3, [pc, #64]	@ (800866c <SFDP_CollectData+0x1a0>)
 800862c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008630:	f3c3 0305 	ubfx	r3, r3, #0, #6
 8008634:	b2db      	uxtb	r3, r3
 8008636:	461a      	mov	r2, r3
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  for (uint8_t index = 0u; sfdp_param_info[index].type != SFDP_PARAMID_UNKNOWN; index++)
 800863e:	7dbb      	ldrb	r3, [r7, #22]
 8008640:	3301      	adds	r3, #1
 8008642:	75bb      	strb	r3, [r7, #22]
 8008644:	7dba      	ldrb	r2, [r7, #22]
 8008646:	4908      	ldr	r1, [pc, #32]	@ (8008668 <SFDP_CollectData+0x19c>)
 8008648:	4613      	mov	r3, r2
 800864a:	005b      	lsls	r3, r3, #1
 800864c:	4413      	add	r3, r2
 800864e:	009b      	lsls	r3, r3, #2
 8008650:	440b      	add	r3, r1
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	2b00      	cmp	r3, #0
 8008656:	f47f af7f 	bne.w	8008558 <SFDP_CollectData+0x8c>
    }
  }

error:
 800865a:	bf00      	nop
  return retr;
 800865c:	7ffb      	ldrb	r3, [r7, #31]
}
 800865e:	4618      	mov	r0, r3
 8008660:	3720      	adds	r7, #32
 8008662:	46bd      	mov	sp, r7
 8008664:	bd80      	pop	{r7, pc}
 8008666:	bf00      	nop
 8008668:	24000304 	.word	0x24000304
 800866c:	2400037c 	.word	0x2400037c
 8008670:	24000380 	.word	0x24000380
 8008674:	240003dc 	.word	0x240003dc
 8008678:	240003fc 	.word	0x240003fc
 800867c:	240003e4 	.word	0x240003e4
 8008680:	2400046c 	.word	0x2400046c

08008684 <SFDP_MemoryReset>:
  * @brief Resets the NOR memory device using the SFDP-defined reset procedure.
  * @param Object Pointer to the NOR SFDP memory instance object descriptor.
  * @retval SFDP_StatusTypeDef Status of the operation: EXTMEM_SFDP_OK if successful, error code otherwise.
  */
SFDP_StatusTypeDef SFDP_MemoryReset(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object)
{
 8008684:	b580      	push	{r7, lr}
 8008686:	b086      	sub	sp, #24
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
  RESET_METHOD reset_method;
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_ERROR_NO_PARAMTABLE_BASIC;
 800868c:	2307      	movs	r3, #7
 800868e:	75bb      	strb	r3, [r7, #22]
  uint32_t sfdp_address = SFDP_HEADER_SIZE;
 8008690:	2308      	movs	r3, #8
 8008692:	613b      	str	r3, [r7, #16]
  uint8_t find = 0u;
 8008694:	2300      	movs	r3, #0
 8008696:	73fb      	strb	r3, [r7, #15]
  SFDP_DEBUG_STR(__func__);

  /* Get the table param info */
  for (uint8_t index = 0u; index < (Object->sfdp_private.Sfdp_param_number + 1u); index++)
 8008698:	2300      	movs	r3, #0
 800869a:	73bb      	strb	r3, [r7, #14]
 800869c:	e02e      	b.n	80086fc <SFDP_MemoryReset+0x78>
  {
    retr = sfdp_get_paraminfo(Object, sfdp_address, &sfdp_param_info[0]);
 800869e:	4a64      	ldr	r2, [pc, #400]	@ (8008830 <SFDP_MemoryReset+0x1ac>)
 80086a0:	6939      	ldr	r1, [r7, #16]
 80086a2:	6878      	ldr	r0, [r7, #4]
 80086a4:	f000 ff80 	bl	80095a8 <sfdp_get_paraminfo>
 80086a8:	4603      	mov	r3, r0
 80086aa:	75bb      	strb	r3, [r7, #22]
    if (EXTMEM_SFDP_OK == retr)
 80086ac:	7dbb      	ldrb	r3, [r7, #22]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d118      	bne.n	80086e4 <SFDP_MemoryReset+0x60>
    {
      /* Check if the table is basic table */
      if (SFDP_PARAMID_BASIC_SPIPROTOCOL == sfdp_param_info[0].type)
 80086b2:	4b5f      	ldr	r3, [pc, #380]	@ (8008830 <SFDP_MemoryReset+0x1ac>)
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	2b08      	cmp	r3, #8
 80086b8:	d114      	bne.n	80086e4 <SFDP_MemoryReset+0x60>
      {
        /* Read the JEDEC basic param */
        if (HAL_OK != SAL_XSPI_GetSFDP(&Object->sfdp_private.SALObject,
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	f103 0008 	add.w	r0, r3, #8
 80086c0:	4b5b      	ldr	r3, [pc, #364]	@ (8008830 <SFDP_MemoryReset+0x1ac>)
 80086c2:	6859      	ldr	r1, [r3, #4]
                                       sfdp_param_info[0].address,
                                       JEDEC_Basic.Params.data_BYTE,
                                       ((uint32_t)sfdp_param_info[0].size) * 4u))
 80086c4:	4b5a      	ldr	r3, [pc, #360]	@ (8008830 <SFDP_MemoryReset+0x1ac>)
 80086c6:	7a1b      	ldrb	r3, [r3, #8]
        if (HAL_OK != SAL_XSPI_GetSFDP(&Object->sfdp_private.SALObject,
 80086c8:	009b      	lsls	r3, r3, #2
 80086ca:	4a5a      	ldr	r2, [pc, #360]	@ (8008834 <SFDP_MemoryReset+0x1b0>)
 80086cc:	f7ff faaa 	bl	8007c24 <SAL_XSPI_GetSFDP>
 80086d0:	4603      	mov	r3, r0
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d002      	beq.n	80086dc <SFDP_MemoryReset+0x58>
        {
          retr = EXTMEM_SFDP_ERROR_DRIVER;
 80086d6:	230c      	movs	r3, #12
 80086d8:	75bb      	strb	r3, [r7, #22]
 80086da:	e003      	b.n	80086e4 <SFDP_MemoryReset+0x60>
        }
        else
        {
          retr = EXTMEM_SFDP_OK;
 80086dc:	2300      	movs	r3, #0
 80086de:	75bb      	strb	r3, [r7, #22]
          find = 1u;
 80086e0:	2301      	movs	r3, #1
 80086e2:	73fb      	strb	r3, [r7, #15]
        }
      }
    }

    if ((EXTMEM_SFDP_OK != retr) || (1u == find))
 80086e4:	7dbb      	ldrb	r3, [r7, #22]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d10f      	bne.n	800870a <SFDP_MemoryReset+0x86>
 80086ea:	7bfb      	ldrb	r3, [r7, #15]
 80086ec:	2b01      	cmp	r3, #1
 80086ee:	d00c      	beq.n	800870a <SFDP_MemoryReset+0x86>
    {
      /* Stop reading, if there is an error or if the table has been found */
      break;
    }
    /* Look for the next table */
    sfdp_address += SFDP_PARAM_HEADER_SIZE;
 80086f0:	693b      	ldr	r3, [r7, #16]
 80086f2:	3308      	adds	r3, #8
 80086f4:	613b      	str	r3, [r7, #16]
  for (uint8_t index = 0u; index < (Object->sfdp_private.Sfdp_param_number + 1u); index++)
 80086f6:	7bbb      	ldrb	r3, [r7, #14]
 80086f8:	3301      	adds	r3, #1
 80086fa:	73bb      	strb	r3, [r7, #14]
 80086fc:	7bba      	ldrb	r2, [r7, #14]
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 8008704:	3301      	adds	r3, #1
 8008706:	429a      	cmp	r2, r3
 8008708:	d3c9      	bcc.n	800869e <SFDP_MemoryReset+0x1a>
  }

  /* If an error has been returned or if the table has not been found */
  if ((EXTMEM_SFDP_OK != retr) || (0u == find))
 800870a:	7dbb      	ldrb	r3, [r7, #22]
 800870c:	2b00      	cmp	r3, #0
 800870e:	d102      	bne.n	8008716 <SFDP_MemoryReset+0x92>
 8008710:	7bfb      	ldrb	r3, [r7, #15]
 8008712:	2b00      	cmp	r3, #0
 8008714:	d102      	bne.n	800871c <SFDP_MemoryReset+0x98>
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
 8008716:	230c      	movs	r3, #12
 8008718:	75bb      	strb	r3, [r7, #22]
    goto error;
 800871a:	e083      	b.n	8008824 <SFDP_MemoryReset+0x1a0>
  }

  /* Determine how to proceed memory reset */
  if (0x0u == JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support)
 800871c:	4b46      	ldr	r3, [pc, #280]	@ (8008838 <SFDP_MemoryReset+0x1b4>)
 800871e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008722:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008726:	b2db      	uxtb	r3, r3
 8008728:	2b00      	cmp	r3, #0
 800872a:	d102      	bne.n	8008732 <SFDP_MemoryReset+0xae>
  {
    /* 00_0000b: no software reset instruction is supported */
    reset_method = RESET_NONE;
 800872c:	2300      	movs	r3, #0
 800872e:	75fb      	strb	r3, [r7, #23]
 8008730:	e053      	b.n	80087da <SFDP_MemoryReset+0x156>
  }
  else if (0x1u == (0x1u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
 8008732:	4b41      	ldr	r3, [pc, #260]	@ (8008838 <SFDP_MemoryReset+0x1b4>)
 8008734:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008738:	f3c3 0305 	ubfx	r3, r3, #0, #6
 800873c:	b2db      	uxtb	r3, r3
 800873e:	f003 0301 	and.w	r3, r3, #1
 8008742:	b2db      	uxtb	r3, r3
 8008744:	2b00      	cmp	r3, #0
 8008746:	d002      	beq.n	800874e <SFDP_MemoryReset+0xca>
  {
    /* xx_xxx1b: drive Fh on all 4 data wires for 8 clocks */
    reset_method = RESET_FH_4DATA_8CLOCK;
 8008748:	2301      	movs	r3, #1
 800874a:	75fb      	strb	r3, [r7, #23]
 800874c:	e045      	b.n	80087da <SFDP_MemoryReset+0x156>
  }
  else if (0x2u == (0x2u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
 800874e:	4b3a      	ldr	r3, [pc, #232]	@ (8008838 <SFDP_MemoryReset+0x1b4>)
 8008750:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008754:	f3c3 0305 	ubfx	r3, r3, #0, #6
 8008758:	b2db      	uxtb	r3, r3
 800875a:	f003 0302 	and.w	r3, r3, #2
 800875e:	b2db      	uxtb	r3, r3
 8008760:	2b00      	cmp	r3, #0
 8008762:	d002      	beq.n	800876a <SFDP_MemoryReset+0xe6>
  {
    /* xx_xx1xb: drive Fh on all 4 data wires for 10 clocks if device is operating in 4-byte address mode */
    reset_method = RESET_FH_4DATA_10CLOCK;
 8008764:	2302      	movs	r3, #2
 8008766:	75fb      	strb	r3, [r7, #23]
 8008768:	e037      	b.n	80087da <SFDP_MemoryReset+0x156>
  }
  else if (0x4u == (0x4u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
 800876a:	4b33      	ldr	r3, [pc, #204]	@ (8008838 <SFDP_MemoryReset+0x1b4>)
 800876c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008770:	f3c3 0305 	ubfx	r3, r3, #0, #6
 8008774:	b2db      	uxtb	r3, r3
 8008776:	f003 0304 	and.w	r3, r3, #4
 800877a:	b2db      	uxtb	r3, r3
 800877c:	2b00      	cmp	r3, #0
 800877e:	d002      	beq.n	8008786 <SFDP_MemoryReset+0x102>
  {
    /* xx_x1xxb: drive Fh on all 4 data wires for 16 clocks */
    reset_method = RESET_FH_4DATA_16CLOCK;
 8008780:	2303      	movs	r3, #3
 8008782:	75fb      	strb	r3, [r7, #23]
 8008784:	e029      	b.n	80087da <SFDP_MemoryReset+0x156>
  }
  else if (0x8u == (0x8u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
 8008786:	4b2c      	ldr	r3, [pc, #176]	@ (8008838 <SFDP_MemoryReset+0x1b4>)
 8008788:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800878c:	f3c3 0305 	ubfx	r3, r3, #0, #6
 8008790:	b2db      	uxtb	r3, r3
 8008792:	f003 0308 	and.w	r3, r3, #8
 8008796:	b2db      	uxtb	r3, r3
 8008798:	2b00      	cmp	r3, #0
 800879a:	d002      	beq.n	80087a2 <SFDP_MemoryReset+0x11e>
  {
    /* xx_1xxxb: issue instruction F0h */
    reset_method = RESET_INSTRUCTION_F0;
 800879c:	2304      	movs	r3, #4
 800879e:	75fb      	strb	r3, [r7, #23]
 80087a0:	e01b      	b.n	80087da <SFDP_MemoryReset+0x156>
  }
  else if (0x10u == (0x10u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
 80087a2:	4b25      	ldr	r3, [pc, #148]	@ (8008838 <SFDP_MemoryReset+0x1b4>)
 80087a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80087a8:	f3c3 0305 	ubfx	r3, r3, #0, #6
 80087ac:	b2db      	uxtb	r3, r3
 80087ae:	f003 0310 	and.w	r3, r3, #16
 80087b2:	b2db      	uxtb	r3, r3
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d002      	beq.n	80087be <SFDP_MemoryReset+0x13a>
  {
    /* x1_xxxxb: issue reset enable instruction 66h, then issue reset instruction 99h. The reset enable,
    reset sequence may be issued on 1, 2, or 4 wires depending on the device operating mode.
    */
    reset_method = RESET_INSTRUCTION_66_99;
 80087b8:	2305      	movs	r3, #5
 80087ba:	75fb      	strb	r3, [r7, #23]
 80087bc:	e00d      	b.n	80087da <SFDP_MemoryReset+0x156>
  }
  else if (0x20u == (0x20u & JEDEC_Basic.Params.Param_DWORD.D16.SoftResetRescueSequence_Support))
 80087be:	4b1e      	ldr	r3, [pc, #120]	@ (8008838 <SFDP_MemoryReset+0x1b4>)
 80087c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80087c4:	f3c3 0305 	ubfx	r3, r3, #0, #6
 80087c8:	b2db      	uxtb	r3, r3
 80087ca:	2b1f      	cmp	r3, #31
 80087cc:	d902      	bls.n	80087d4 <SFDP_MemoryReset+0x150>
    xx_xx1x_xxxxb: Hardware reset
    xx_x1xx_xxxxb: Software reset (see bits 13:8 in this DWORD)
    xx_1xxx_xxxxb: Power cycle
    x1_xxxx_xxxxb: Reserved
    */
    retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
 80087ce:	230f      	movs	r3, #15
 80087d0:	75bb      	strb	r3, [r7, #22]
    goto error;
 80087d2:	e027      	b.n	8008824 <SFDP_MemoryReset+0x1a0>
  }
  else
  {
    /* No coherence, should be managed as error */
    retr = EXTMEM_SFDP_ERROR_DRIVER;
 80087d4:	230c      	movs	r3, #12
 80087d6:	75bb      	strb	r3, [r7, #22]
    goto error;
 80087d8:	e024      	b.n	8008824 <SFDP_MemoryReset+0x1a0>
  }

  switch (reset_method)
 80087da:	7dfb      	ldrb	r3, [r7, #23]
 80087dc:	2b05      	cmp	r3, #5
 80087de:	d009      	beq.n	80087f4 <SFDP_MemoryReset+0x170>
 80087e0:	2b05      	cmp	r3, #5
 80087e2:	dc1b      	bgt.n	800881c <SFDP_MemoryReset+0x198>
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d01c      	beq.n	8008822 <SFDP_MemoryReset+0x19e>
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	db17      	blt.n	800881c <SFDP_MemoryReset+0x198>
 80087ec:	3b01      	subs	r3, #1
 80087ee:	2b03      	cmp	r3, #3
 80087f0:	d814      	bhi.n	800881c <SFDP_MemoryReset+0x198>
 80087f2:	e010      	b.n	8008816 <SFDP_MemoryReset+0x192>
    case RESET_NONE:
      break;
    case RESET_INSTRUCTION_66_99:
      /* Perform the reset in 1, 2 and 4 lines */
      SFDP_DEBUG_STR("::reset 0x66 0x99");
      (void)SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0x66, NULL, 0);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	f103 0008 	add.w	r0, r3, #8
 80087fa:	2300      	movs	r3, #0
 80087fc:	2200      	movs	r2, #0
 80087fe:	2166      	movs	r1, #102	@ 0x66
 8008800:	f7ff fb39 	bl	8007e76 <SAL_XSPI_CommandSendData>
      (void)SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0x99, NULL, 0);
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	f103 0008 	add.w	r0, r3, #8
 800880a:	2300      	movs	r3, #0
 800880c:	2200      	movs	r2, #0
 800880e:	2199      	movs	r1, #153	@ 0x99
 8008810:	f7ff fb31 	bl	8007e76 <SAL_XSPI_CommandSendData>
      break;
 8008814:	e006      	b.n	8008824 <SFDP_MemoryReset+0x1a0>
    case RESET_INSTRUCTION_F0:
    case RESET_FH_4DATA_8CLOCK:
    case RESET_FH_4DATA_10CLOCK:
    case RESET_FH_4DATA_16CLOCK:
      retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
 8008816:	230f      	movs	r3, #15
 8008818:	75bb      	strb	r3, [r7, #22]
      break;
 800881a:	e003      	b.n	8008824 <SFDP_MemoryReset+0x1a0>
    /* case RESET_ERROR:*/
    default :
      retr = EXTMEM_SFDP_ERROR_PARAM;
 800881c:	2301      	movs	r3, #1
 800881e:	75bb      	strb	r3, [r7, #22]
      break;
 8008820:	e000      	b.n	8008824 <SFDP_MemoryReset+0x1a0>
      break;
 8008822:	bf00      	nop
  }
error :
  return retr;
 8008824:	7dbb      	ldrb	r3, [r7, #22]
}
 8008826:	4618      	mov	r0, r3
 8008828:	3718      	adds	r7, #24
 800882a:	46bd      	mov	sp, r7
 800882c:	bd80      	pop	{r7, pc}
 800882e:	bf00      	nop
 8008830:	24000304 	.word	0x24000304
 8008834:	24000380 	.word	0x24000380
 8008838:	2400037c 	.word	0x2400037c

0800883c <SFDP_BuildGenericDriver>:
  * @param Object Pointer to the NOR SFDP memory instance object descriptor.
  * @param FreqUpdated Pointer to a variable set to 1 if the frequency is updated, 0 otherwise.
  * @retval SFDP_StatusTypeDef Status of the operation: EXTMEM_SFDP_OK if successful, error code otherwise.
  */
SFDP_StatusTypeDef SFDP_BuildGenericDriver(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, uint8_t *FreqUpdated)
{
 800883c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800883e:	b08f      	sub	sp, #60	@ 0x3c
 8008840:	af04      	add	r7, sp, #16
 8008842:	6078      	str	r0, [r7, #4]
 8008844:	6039      	str	r1, [r7, #0]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
 8008846:	2300      	movs	r3, #0
 8008848:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  static const uint16_t block_erase_unit[] = { 16u, 256u, 4000u, 64000u};
  static const uint32_t chip_erase_unit[]  = { 16u, 256u, 4000u, 64000u};
  SFDP_DEBUG_STR(__func__);
  uint8_t flag4byteAddress = 0u;
 800884c:	2300      	movs	r3, #0
 800884e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  uint32_t dummyCycles;
  uint32_t dummyCyclesValue;
  uint8_t FlashSize;

  if ((Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL) !=
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008858:	f003 0308 	and.w	r3, r3, #8
 800885c:	2b00      	cmp	r3, #0
 800885e:	d104      	bne.n	800886a <SFDP_BuildGenericDriver+0x2e>
      (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL)
  {
    /* This table is mandatory to build the driver data */
    retr = EXTMEM_SFDP_ERROR_NO_PARAMTABLE_BASIC;
 8008860:	2307      	movs	r3, #7
 8008862:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
 8008866:	f000 be26 	b.w	80094b6 <SFDP_BuildGenericDriver+0xc7a>
  /* ---------------------------------------------------
   *  Flash sizing
   * ---------------------------------------------------
   */
  /* Calculation of the flash density in puissance of 2 */
  if ((JEDEC_Basic.Params.Param_DWORD.D2.FlashSize & 0x80000000u) == 0x0u)
 800886a:	4bba      	ldr	r3, [pc, #744]	@ (8008b54 <SFDP_BuildGenericDriver+0x318>)
 800886c:	689b      	ldr	r3, [r3, #8]
 800886e:	2b00      	cmp	r3, #0
 8008870:	db13      	blt.n	800889a <SFDP_BuildGenericDriver+0x5e>
  {
#if ( __CORTEX_M == 0)
#error "the assembly instruction is not available"
#else
    Object->sfdp_private.FlashSize = 31u - (uint8_t)__CLZ((JEDEC_Basic.Params.Param_DWORD.D2.FlashSize + 1u));
 8008872:	4bb8      	ldr	r3, [pc, #736]	@ (8008b54 <SFDP_BuildGenericDriver+0x318>)
 8008874:	689b      	ldr	r3, [r3, #8]
 8008876:	3301      	adds	r3, #1
 8008878:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800887a:	69bb      	ldr	r3, [r7, #24]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d101      	bne.n	8008884 <SFDP_BuildGenericDriver+0x48>
    return 32U;
 8008880:	2320      	movs	r3, #32
 8008882:	e003      	b.n	800888c <SFDP_BuildGenericDriver+0x50>
  return __builtin_clz(value);
 8008884:	69bb      	ldr	r3, [r7, #24]
 8008886:	fab3 f383 	clz	r3, r3
 800888a:	b2db      	uxtb	r3, r3
 800888c:	f1c3 031f 	rsb	r3, r3, #31
 8008890:	b2da      	uxtb	r2, r3
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
 8008898:	e005      	b.n	80088a6 <SFDP_BuildGenericDriver+0x6a>
#endif /* __CORTEX_M */
  }
  else
  {
    Object->sfdp_private.FlashSize = (uint8_t)(JEDEC_Basic.Params.Param_DWORD.D2.FlashSize & 0x7FFFFFFFu);
 800889a:	4bae      	ldr	r3, [pc, #696]	@ (8008b54 <SFDP_BuildGenericDriver+0x318>)
 800889c:	689b      	ldr	r3, [r3, #8]
 800889e:	b2da      	uxtb	r2, r3
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
  }

  /* Conversion bit to byte */
  Object->sfdp_private.FlashSize = Object->sfdp_private.FlashSize - 3u; /* divide by eight the value */
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
 80088ac:	3b03      	subs	r3, #3
 80088ae:	b2da      	uxtb	r2, r3
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e

  SFDP_DEBUG_INT("-> flash size: 2^", Object->sfdp_private.FlashSize);
  FlashSize = Object->sfdp_private.FlashSize - 1u;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	f893 305e 	ldrb.w	r3, [r3, #94]	@ 0x5e
 80088bc:	3b01      	subs	r3, #1
 80088be:	b2db      	uxtb	r3, r3
 80088c0:	74fb      	strb	r3, [r7, #19]
  (void) SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_FLASHSIZE, &FlashSize);
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	3308      	adds	r3, #8
 80088c6:	f107 0213 	add.w	r2, r7, #19
 80088ca:	2104      	movs	r1, #4
 80088cc:	4618      	mov	r0, r3
 80088ce:	f7ff f857 	bl	8007980 <SAL_XSPI_MemoryConfig>

  /* get the page size info */
  Object->sfdp_private.PageSize = ((uint32_t)1u <<  JEDEC_Basic.Params.Param_DWORD.D11.PageSize);
 80088d2:	4ba0      	ldr	r3, [pc, #640]	@ (8008b54 <SFDP_BuildGenericDriver+0x318>)
 80088d4:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80088d8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80088dc:	b2db      	uxtb	r3, r3
 80088de:	461a      	mov	r2, r3
 80088e0:	2301      	movs	r3, #1
 80088e2:	fa03 f202 	lsl.w	r2, r3, r2
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* ---------------------------------------------------
   *  Set default command
   * ---------------------------------------------------
   */
  Object->sfdp_private.DriverInfo.PageProgramInstruction = SFDP_DRIVER_PAGE_PROGRAM_COMMAND;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	2202      	movs	r2, #2
 80088ee:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
  /* ---------------------------------------------------
   *  Erase management
   * ---------------------------------------------------
   */
  /* Manage erase data */
  Object->sfdp_private.DriverInfo.EraseType1Size    = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D8.EraseType1_Size;
 80088f2:	4b98      	ldr	r3, [pc, #608]	@ (8008b54 <SFDP_BuildGenericDriver+0x318>)
 80088f4:	f893 2020 	ldrb.w	r2, [r3, #32]
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	f883 2077 	strb.w	r2, [r3, #119]	@ 0x77
  Object->sfdp_private.DriverInfo.EraseType1Command = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D8.EraseType1_Instruction;
 80088fe:	4b95      	ldr	r3, [pc, #596]	@ (8008b54 <SFDP_BuildGenericDriver+0x318>)
 8008900:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
  Object->sfdp_private.DriverInfo.EraseType2Size    = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D8.EraseType2_Size;
 800890a:	4b92      	ldr	r3, [pc, #584]	@ (8008b54 <SFDP_BuildGenericDriver+0x318>)
 800890c:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	f883 2079 	strb.w	r2, [r3, #121]	@ 0x79
  Object->sfdp_private.DriverInfo.EraseType2Command = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D8.EraseType2_Instruction;
 8008916:	4b8f      	ldr	r3, [pc, #572]	@ (8008b54 <SFDP_BuildGenericDriver+0x318>)
 8008918:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
  Object->sfdp_private.DriverInfo.EraseType3Size    = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.EraseType3_Size;
 8008922:	4b8c      	ldr	r3, [pc, #560]	@ (8008b54 <SFDP_BuildGenericDriver+0x318>)
 8008924:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	f883 207b 	strb.w	r2, [r3, #123]	@ 0x7b
  Object->sfdp_private.DriverInfo.EraseType3Command = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.EraseType3_Instruction;
 800892e:	4b89      	ldr	r3, [pc, #548]	@ (8008b54 <SFDP_BuildGenericDriver+0x318>)
 8008930:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
  Object->sfdp_private.DriverInfo.EraseType4Size    = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.EraseType4_Size;
 800893a:	4b86      	ldr	r3, [pc, #536]	@ (8008b54 <SFDP_BuildGenericDriver+0x318>)
 800893c:	f893 2026 	ldrb.w	r2, [r3, #38]	@ 0x26
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  Object->sfdp_private.DriverInfo.EraseType4Command = (uint8_t)JEDEC_Basic.Params.Param_DWORD.D9.EraseType4_Instruction;
 8008946:	4b83      	ldr	r3, [pc, #524]	@ (8008b54 <SFDP_BuildGenericDriver+0x318>)
 8008948:	f893 2027 	ldrb.w	r2, [r3, #39]	@ 0x27
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e

  if (Object->sfdp_private.DriverInfo.EraseType1Size != 0x0u)
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
 8008958:	2b00      	cmp	r3, #0
 800895a:	d01d      	beq.n	8008998 <SFDP_BuildGenericDriver+0x15c>
  {
    Object->sfdp_private.DriverInfo.EraseType1Timing =
      (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
 800895c:	4b7d      	ldr	r3, [pc, #500]	@ (8008b54 <SFDP_BuildGenericDriver+0x318>)
 800895e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008962:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8008966:	b2db      	uxtb	r3, r3
 8008968:	461a      	mov	r2, r3
      (JEDEC_Basic.Params.Param_DWORD.D10.EraseType1_TypicalTime_count + 1u) *
 800896a:	4b7a      	ldr	r3, [pc, #488]	@ (8008b54 <SFDP_BuildGenericDriver+0x318>)
 800896c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800896e:	f3c3 1304 	ubfx	r3, r3, #4, #5
 8008972:	b2db      	uxtb	r3, r3
 8008974:	3301      	adds	r3, #1
      (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
 8008976:	fb02 f303 	mul.w	r3, r2, r3
      block_erase_unit[JEDEC_Basic.Params.Param_DWORD.D10.EraseType1_TypicalTime_units];
 800897a:	4a76      	ldr	r2, [pc, #472]	@ (8008b54 <SFDP_BuildGenericDriver+0x318>)
 800897c:	f892 2029 	ldrb.w	r2, [r2, #41]	@ 0x29
 8008980:	f3c2 0241 	ubfx	r2, r2, #1, #2
 8008984:	b2d2      	uxtb	r2, r2
 8008986:	4611      	mov	r1, r2
 8008988:	4a73      	ldr	r2, [pc, #460]	@ (8008b58 <SFDP_BuildGenericDriver+0x31c>)
 800898a:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
      (JEDEC_Basic.Params.Param_DWORD.D10.EraseType1_TypicalTime_count + 1u) *
 800898e:	fb03 f202 	mul.w	r2, r3, r2
    Object->sfdp_private.DriverInfo.EraseType1Timing =
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  }

  if (Object->sfdp_private.DriverInfo.EraseType2Size != 0x0u)
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	f893 3079 	ldrb.w	r3, [r3, #121]	@ 0x79
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d01e      	beq.n	80089e0 <SFDP_BuildGenericDriver+0x1a4>
  {
    Object->sfdp_private.DriverInfo.EraseType2Timing =
      (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
 80089a2:	4b6c      	ldr	r3, [pc, #432]	@ (8008b54 <SFDP_BuildGenericDriver+0x318>)
 80089a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80089a8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80089ac:	b2db      	uxtb	r3, r3
 80089ae:	461a      	mov	r2, r3
      (JEDEC_Basic.Params.Param_DWORD.D10.EraseType2_TypicalTime_count + 1u) *
 80089b0:	4b68      	ldr	r3, [pc, #416]	@ (8008b54 <SFDP_BuildGenericDriver+0x318>)
 80089b2:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80089b6:	f3c3 03c4 	ubfx	r3, r3, #3, #5
 80089ba:	b2db      	uxtb	r3, r3
 80089bc:	3301      	adds	r3, #1
      (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
 80089be:	fb02 f303 	mul.w	r3, r2, r3
      block_erase_unit[JEDEC_Basic.Params.Param_DWORD.D10.EraseType2_TypicalTime_units];
 80089c2:	4a64      	ldr	r2, [pc, #400]	@ (8008b54 <SFDP_BuildGenericDriver+0x318>)
 80089c4:	f892 202a 	ldrb.w	r2, [r2, #42]	@ 0x2a
 80089c8:	f3c2 0201 	ubfx	r2, r2, #0, #2
 80089cc:	b2d2      	uxtb	r2, r2
 80089ce:	4611      	mov	r1, r2
 80089d0:	4a61      	ldr	r2, [pc, #388]	@ (8008b58 <SFDP_BuildGenericDriver+0x31c>)
 80089d2:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
      (JEDEC_Basic.Params.Param_DWORD.D10.EraseType2_TypicalTime_count + 1u) *
 80089d6:	fb03 f202 	mul.w	r2, r3, r2
    Object->sfdp_private.DriverInfo.EraseType2Timing =
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  if (Object->sfdp_private.DriverInfo.EraseType3Size != 0x0u)
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	f893 307b 	ldrb.w	r3, [r3, #123]	@ 0x7b
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d01d      	beq.n	8008a26 <SFDP_BuildGenericDriver+0x1ea>
  {
    Object->sfdp_private.DriverInfo.EraseType3Timing =
      (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
 80089ea:	4b5a      	ldr	r3, [pc, #360]	@ (8008b54 <SFDP_BuildGenericDriver+0x318>)
 80089ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80089f0:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80089f4:	b2db      	uxtb	r3, r3
 80089f6:	461a      	mov	r2, r3
      (JEDEC_Basic.Params.Param_DWORD.D10.EraseType3_TypicalTime_count + 1u) *
 80089f8:	4b56      	ldr	r3, [pc, #344]	@ (8008b54 <SFDP_BuildGenericDriver+0x318>)
 80089fa:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80089fe:	f3c3 0384 	ubfx	r3, r3, #2, #5
 8008a02:	b2db      	uxtb	r3, r3
 8008a04:	3301      	adds	r3, #1
      (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
 8008a06:	fb02 f303 	mul.w	r3, r2, r3
      block_erase_unit[JEDEC_Basic.Params.Param_DWORD.D10.EraseType3_TypicalTime_units];
 8008a0a:	4a52      	ldr	r2, [pc, #328]	@ (8008b54 <SFDP_BuildGenericDriver+0x318>)
 8008a0c:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8008a0e:	f3c2 12c1 	ubfx	r2, r2, #7, #2
 8008a12:	b2d2      	uxtb	r2, r2
 8008a14:	4611      	mov	r1, r2
 8008a16:	4a50      	ldr	r2, [pc, #320]	@ (8008b58 <SFDP_BuildGenericDriver+0x31c>)
 8008a18:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
      (JEDEC_Basic.Params.Param_DWORD.D10.EraseType3_TypicalTime_count + 1u) *
 8008a1c:	fb03 f202 	mul.w	r2, r3, r2
    Object->sfdp_private.DriverInfo.EraseType3Timing =
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  }

  if (Object->sfdp_private.DriverInfo.EraseType4Size != 0x0u)
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d01e      	beq.n	8008a6e <SFDP_BuildGenericDriver+0x232>
  {
    Object->sfdp_private.DriverInfo.EraseType4Timing =
      (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
 8008a30:	4b48      	ldr	r3, [pc, #288]	@ (8008b54 <SFDP_BuildGenericDriver+0x318>)
 8008a32:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008a36:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8008a3a:	b2db      	uxtb	r3, r3
 8008a3c:	461a      	mov	r2, r3
      (JEDEC_Basic.Params.Param_DWORD.D10.EraseType4_TypicalTime_count + 1u) *
 8008a3e:	4b45      	ldr	r3, [pc, #276]	@ (8008b54 <SFDP_BuildGenericDriver+0x318>)
 8008a40:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8008a44:	f3c3 0344 	ubfx	r3, r3, #1, #5
 8008a48:	b2db      	uxtb	r3, r3
 8008a4a:	3301      	adds	r3, #1
      (uint32_t)JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
 8008a4c:	fb02 f303 	mul.w	r3, r2, r3
      block_erase_unit[JEDEC_Basic.Params.Param_DWORD.D10.EraseType4_TypicalTime_units];
 8008a50:	4a40      	ldr	r2, [pc, #256]	@ (8008b54 <SFDP_BuildGenericDriver+0x318>)
 8008a52:	f892 202b 	ldrb.w	r2, [r2, #43]	@ 0x2b
 8008a56:	f3c2 1281 	ubfx	r2, r2, #6, #2
 8008a5a:	b2d2      	uxtb	r2, r2
 8008a5c:	4611      	mov	r1, r2
 8008a5e:	4a3e      	ldr	r2, [pc, #248]	@ (8008b58 <SFDP_BuildGenericDriver+0x31c>)
 8008a60:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
      (JEDEC_Basic.Params.Param_DWORD.D10.EraseType4_TypicalTime_count + 1u) *
 8008a64:	fb03 f202 	mul.w	r2, r3, r2
    Object->sfdp_private.DriverInfo.EraseType4Timing =
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  Object->sfdp_private.DriverInfo.EraseChipTiming =
    JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
 8008a6e:	4b39      	ldr	r3, [pc, #228]	@ (8008b54 <SFDP_BuildGenericDriver+0x318>)
 8008a70:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008a74:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8008a78:	b2db      	uxtb	r3, r3
 8008a7a:	461a      	mov	r2, r3
    (JEDEC_Basic.Params.Param_DWORD.D11.ChipErase_TypicalTime_count + 1u) *
 8008a7c:	4b35      	ldr	r3, [pc, #212]	@ (8008b54 <SFDP_BuildGenericDriver+0x318>)
 8008a7e:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8008a82:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8008a86:	b2db      	uxtb	r3, r3
 8008a88:	3301      	adds	r3, #1
    JEDEC_Basic.Params.Param_DWORD.D10.MutliplierEraseTime *
 8008a8a:	fb02 f303 	mul.w	r3, r2, r3
    chip_erase_unit[JEDEC_Basic.Params.Param_DWORD.D11.ChipErase_TypicalTime_units];
 8008a8e:	4a31      	ldr	r2, [pc, #196]	@ (8008b54 <SFDP_BuildGenericDriver+0x318>)
 8008a90:	f892 202f 	ldrb.w	r2, [r2, #47]	@ 0x2f
 8008a94:	f3c2 1241 	ubfx	r2, r2, #5, #2
 8008a98:	b2d2      	uxtb	r2, r2
 8008a9a:	4611      	mov	r1, r2
 8008a9c:	4a2f      	ldr	r2, [pc, #188]	@ (8008b5c <SFDP_BuildGenericDriver+0x320>)
 8008a9e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
    (JEDEC_Basic.Params.Param_DWORD.D11.ChipErase_TypicalTime_count + 1u) *
 8008aa2:	fb03 f202 	mul.w	r2, r3, r2
  Object->sfdp_private.DriverInfo.EraseChipTiming =
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
   *   WIP/WEL : write in progress/ write enable management
   * ------------------------------------------------------
   */
  /* This bit definition is maintained for legacy compatibility only. New system implementations
  should refer to 6.4.19 for a full definition of volatile and non-volatile behavior. */
  Object->sfdp_private.DriverInfo.ReadWELCommand = SFDP_DRIVER_READ_STATUS_REGISTER_COMMAND;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2205      	movs	r2, #5
 8008ab0:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
  Object->sfdp_private.DriverInfo.ReadWIPCommand = SFDP_DRIVER_READ_STATUS_REGISTER_COMMAND;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2205      	movs	r2, #5
 8008ab8:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
  if (JEDEC_Basic.Params.Param_DWORD.D1.WriteEnableInstructionVolatileRegister == 0u)
 8008abc:	4b25      	ldr	r3, [pc, #148]	@ (8008b54 <SFDP_BuildGenericDriver+0x318>)
 8008abe:	791b      	ldrb	r3, [r3, #4]
 8008ac0:	f003 0310 	and.w	r3, r3, #16
 8008ac4:	b2db      	uxtb	r3, r3
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d104      	bne.n	8008ad4 <SFDP_BuildGenericDriver+0x298>
  {
    Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_50H_COMMAND;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	2250      	movs	r2, #80	@ 0x50
 8008ace:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 8008ad2:	e003      	b.n	8008adc <SFDP_BuildGenericDriver+0x2a0>
  }
  else
  {
    Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_06H_COMMAND;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2206      	movs	r2, #6
 8008ad8:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
     in either a volatile or non-volatile manner.
     Bits 1:0 in status register 1 are de-facto standard write enable and busy status and
     are excluded from the definitions below.
  */
  /* xxx_xxx1b: Non-Volatile Status Register 1, powers-up to last written value, use instruction 06h to enable write */
  if ((JEDEC_Basic.Params.Param_DWORD.D16.VolatileNonVolatileRegister_WriteEnable & 0x1u) != 0u)
 8008adc:	4b1d      	ldr	r3, [pc, #116]	@ (8008b54 <SFDP_BuildGenericDriver+0x318>)
 8008ade:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008ae2:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8008ae6:	b2db      	uxtb	r3, r3
 8008ae8:	f003 0301 	and.w	r3, r3, #1
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d004      	beq.n	8008afa <SFDP_BuildGenericDriver+0x2be>
  {
    Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_06H_COMMAND;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2206      	movs	r2, #6
 8008af4:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 8008af8:	e046      	b.n	8008b88 <SFDP_BuildGenericDriver+0x34c>
  }
  /* xxx_xx1xb: Volatile Status Register 1,
                status register powers-up with bits set to "1"s, use instruction 06h to enable write */
  else if ((JEDEC_Basic.Params.Param_DWORD.D16.VolatileNonVolatileRegister_WriteEnable & 0x02u) != 0u)
 8008afa:	4b16      	ldr	r3, [pc, #88]	@ (8008b54 <SFDP_BuildGenericDriver+0x318>)
 8008afc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008b00:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8008b04:	b2db      	uxtb	r3, r3
 8008b06:	f003 0302 	and.w	r3, r3, #2
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d004      	beq.n	8008b18 <SFDP_BuildGenericDriver+0x2dc>
  {
    Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_06H_COMMAND;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	2206      	movs	r2, #6
 8008b12:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 8008b16:	e037      	b.n	8008b88 <SFDP_BuildGenericDriver+0x34c>
  }
  /* xxx_x1xxb: Volatile Status Register 1, status register powers-up with bits set to "1"s,
                use instruction 50h to enable write */
  else if ((JEDEC_Basic.Params.Param_DWORD.D16.VolatileNonVolatileRegister_WriteEnable & 0x04u) != 0u)
 8008b18:	4b0e      	ldr	r3, [pc, #56]	@ (8008b54 <SFDP_BuildGenericDriver+0x318>)
 8008b1a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008b1e:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8008b22:	b2db      	uxtb	r3, r3
 8008b24:	f003 0304 	and.w	r3, r3, #4
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d004      	beq.n	8008b36 <SFDP_BuildGenericDriver+0x2fa>
  {
    Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_50H_COMMAND;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	2250      	movs	r2, #80	@ 0x50
 8008b30:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 8008b34:	e028      	b.n	8008b88 <SFDP_BuildGenericDriver+0x34c>
  }
  /* xxx_1xxxb: Non-Volatile/Volatile status register 1 powers-up to last written value in the non-volatile
                status register, use instruction 06h to enable write to non-volatile status register.
                Volatile status register may be activated after power-up to override the non-volatile status register,
                use instruction 50h to enable write and activate the volatile status register.*/
  else if ((JEDEC_Basic.Params.Param_DWORD.D16.VolatileNonVolatileRegister_WriteEnable & 0x08u) != 0u)
 8008b36:	4b07      	ldr	r3, [pc, #28]	@ (8008b54 <SFDP_BuildGenericDriver+0x318>)
 8008b38:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008b3c:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8008b40:	b2db      	uxtb	r3, r3
 8008b42:	f003 0308 	and.w	r3, r3, #8
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d00a      	beq.n	8008b60 <SFDP_BuildGenericDriver+0x324>
  {
    Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_06H_COMMAND;
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	2206      	movs	r2, #6
 8008b4e:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 8008b52:	e019      	b.n	8008b88 <SFDP_BuildGenericDriver+0x34c>
 8008b54:	2400037c 	.word	0x2400037c
 8008b58:	0800ae90 	.word	0x0800ae90
 8008b5c:	0800ae98 	.word	0x0800ae98
  }
  /* xx1_xxxxb: Status Register 1 contains a mix of volatile and non-volatile bits. The 06h instruction is used to
     enable writing of the register.*/
  else if ((JEDEC_Basic.Params.Param_DWORD.D16.VolatileNonVolatileRegister_WriteEnable & 0x10u) != 0u)
 8008b60:	4b66      	ldr	r3, [pc, #408]	@ (8008cfc <SFDP_BuildGenericDriver+0x4c0>)
 8008b62:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008b66:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8008b6a:	b2db      	uxtb	r3, r3
 8008b6c:	f003 0310 	and.w	r3, r3, #16
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d004      	beq.n	8008b7e <SFDP_BuildGenericDriver+0x342>
  {
    Object->sfdp_private.DriverInfo.WriteWELCommand = SFDP_DRIVER_WRITE_ENABLE_06H_COMMAND;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	2206      	movs	r2, #6
 8008b78:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 8008b7c:	e004      	b.n	8008b88 <SFDP_BuildGenericDriver+0x34c>
     1xx_xxxxb: Reserved
     NOTE If the status register is read-only then this field will contain all zeros in bits 4:0.
  */
  else
  {
    retr = EXTMEM_SFDP_ERROR_JEDECBASIC_D16;
 8008b7e:	230a      	movs	r3, #10
 8008b80:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
 8008b84:	f000 bc97 	b.w	80094b6 <SFDP_BuildGenericDriver+0xc7a>
  }

  if (0u != (Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_STATUS_CONTROL_CONFIG_REGISTER_MAP))
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008b8e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d078      	beq.n	8008c88 <SFDP_BuildGenericDriver+0x44c>
  {
    /* WIP */
    if (0u != JEDEC_SCCR_Map.Param_DWORD.D5.WIPBitAvailable)
 8008b96:	4b5a      	ldr	r3, [pc, #360]	@ (8008d00 <SFDP_BuildGenericDriver+0x4c4>)
 8008b98:	7cdb      	ldrb	r3, [r3, #19]
 8008b9a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008b9e:	b2db      	uxtb	r3, r3
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d034      	beq.n	8008c0e <SFDP_BuildGenericDriver+0x3d2>
    {
      Object->sfdp_private.DriverInfo.ReadWIPCommand  = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D5.CommandReadAccess;
 8008ba4:	4b56      	ldr	r3, [pc, #344]	@ (8008d00 <SFDP_BuildGenericDriver+0x4c4>)
 8008ba6:	7c5a      	ldrb	r2, [r3, #17]
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
      Object->sfdp_private.DriverInfo.WIPPosition     = JEDEC_SCCR_Map.Param_DWORD.D5.WIPBitLocationRegister;
 8008bae:	4b54      	ldr	r3, [pc, #336]	@ (8008d00 <SFDP_BuildGenericDriver+0x4c4>)
 8008bb0:	7cdb      	ldrb	r3, [r3, #19]
 8008bb2:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8008bb6:	b2db      	uxtb	r3, r3
 8008bb8:	461a      	mov	r2, r3
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
      Object->sfdp_private.DriverInfo.WIPBusyPolarity = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D5.WIPpolarity;
 8008bc0:	4b4f      	ldr	r3, [pc, #316]	@ (8008d00 <SFDP_BuildGenericDriver+0x4c4>)
 8008bc2:	7cdb      	ldrb	r3, [r3, #19]
 8008bc4:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8008bc8:	b2db      	uxtb	r3, r3
 8008bca:	461a      	mov	r2, r3
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	f883 206e 	strb.w	r2, [r3, #110]	@ 0x6e
      Object->sfdp_private.DriverInfo.WIPPosition     = JEDEC_SCCR_Map.Param_DWORD.D5.WIPBitLocationRegister;
 8008bd2:	4b4b      	ldr	r3, [pc, #300]	@ (8008d00 <SFDP_BuildGenericDriver+0x4c4>)
 8008bd4:	7cdb      	ldrb	r3, [r3, #19]
 8008bd6:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8008bda:	b2db      	uxtb	r3, r3
 8008bdc:	461a      	mov	r2, r3
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d

      if (0u != JEDEC_SCCR_Map.Param_DWORD.D5.BitAccessedByCommandsUsingAddress)
 8008be4:	4b46      	ldr	r3, [pc, #280]	@ (8008d00 <SFDP_BuildGenericDriver+0x4c4>)
 8008be6:	7cdb      	ldrb	r3, [r3, #19]
 8008be8:	f003 0310 	and.w	r3, r3, #16
 8008bec:	b2db      	uxtb	r3, r3
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d009      	beq.n	8008c06 <SFDP_BuildGenericDriver+0x3ca>
      {
        /* Address management */
        Object->sfdp_private.DriverInfo.WIPAddress  = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D5.LocalAddressForWIP;
 8008bf2:	4b43      	ldr	r3, [pc, #268]	@ (8008d00 <SFDP_BuildGenericDriver+0x4c4>)
 8008bf4:	7cdb      	ldrb	r3, [r3, #19]
 8008bf6:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8008bfa:	b2db      	uxtb	r3, r3
 8008bfc:	461a      	mov	r2, r3
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	f883 206f 	strb.w	r2, [r3, #111]	@ 0x6f
 8008c04:	e003      	b.n	8008c0e <SFDP_BuildGenericDriver+0x3d2>
      }
      else
      {
        /* in that case there is no address to manage, the value EXTMEM_ADDRESS_NONE is used to detect the difference */
        Object->sfdp_private.DriverInfo.WIPAddress = EXTMEM_ADDRESS_NONE;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	22ff      	movs	r2, #255	@ 0xff
 8008c0a:	f883 206f 	strb.w	r2, [r3, #111]	@ 0x6f
      }
    }

    /* WEL */
    if (0u != JEDEC_SCCR_Map.Param_DWORD.D6.WELBitAvailable)
 8008c0e:	4b3c      	ldr	r3, [pc, #240]	@ (8008d00 <SFDP_BuildGenericDriver+0x4c4>)
 8008c10:	7ddb      	ldrb	r3, [r3, #23]
 8008c12:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008c16:	b2db      	uxtb	r3, r3
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d073      	beq.n	8008d04 <SFDP_BuildGenericDriver+0x4c8>
    {
      Object->sfdp_private.DriverInfo.ReadWELCommand  = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D6.CommandReadAccess;
 8008c1c:	4b38      	ldr	r3, [pc, #224]	@ (8008d00 <SFDP_BuildGenericDriver+0x4c4>)
 8008c1e:	7d5a      	ldrb	r2, [r3, #21]
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
      Object->sfdp_private.DriverInfo.WELPosition     = JEDEC_SCCR_Map.Param_DWORD.D6.WELBitLocationRegister;
 8008c26:	4b36      	ldr	r3, [pc, #216]	@ (8008d00 <SFDP_BuildGenericDriver+0x4c4>)
 8008c28:	7ddb      	ldrb	r3, [r3, #23]
 8008c2a:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8008c2e:	b2db      	uxtb	r3, r3
 8008c30:	461a      	mov	r2, r3
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
      Object->sfdp_private.DriverInfo.WELBusyPolarity = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D6.WELpolarity;
 8008c38:	4b31      	ldr	r3, [pc, #196]	@ (8008d00 <SFDP_BuildGenericDriver+0x4c4>)
 8008c3a:	7ddb      	ldrb	r3, [r3, #23]
 8008c3c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8008c40:	b2db      	uxtb	r3, r3
 8008c42:	461a      	mov	r2, r3
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73
      Object->sfdp_private.DriverInfo.WELPosition     = JEDEC_SCCR_Map.Param_DWORD.D6.WELBitLocationRegister;
 8008c4a:	4b2d      	ldr	r3, [pc, #180]	@ (8008d00 <SFDP_BuildGenericDriver+0x4c4>)
 8008c4c:	7ddb      	ldrb	r3, [r3, #23]
 8008c4e:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8008c52:	b2db      	uxtb	r3, r3
 8008c54:	461a      	mov	r2, r3
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72

      if (0u != JEDEC_SCCR_Map.Param_DWORD.D5.BitAccessedByCommandsUsingAddress)
 8008c5c:	4b28      	ldr	r3, [pc, #160]	@ (8008d00 <SFDP_BuildGenericDriver+0x4c4>)
 8008c5e:	7cdb      	ldrb	r3, [r3, #19]
 8008c60:	f003 0310 	and.w	r3, r3, #16
 8008c64:	b2db      	uxtb	r3, r3
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d009      	beq.n	8008c7e <SFDP_BuildGenericDriver+0x442>
      {
        /* Address management */
        Object->sfdp_private.DriverInfo.WELAddress  = (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D6.WELLocalAddress;
 8008c6a:	4b25      	ldr	r3, [pc, #148]	@ (8008d00 <SFDP_BuildGenericDriver+0x4c4>)
 8008c6c:	7ddb      	ldrb	r3, [r3, #23]
 8008c6e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8008c72:	b2db      	uxtb	r3, r3
 8008c74:	461a      	mov	r2, r3
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
 8008c7c:	e042      	b.n	8008d04 <SFDP_BuildGenericDriver+0x4c8>
      }
      else
      {
        /* in that case there is no address to manage, the value EXTMEM_ADDRESS_NONE is used to detect the difference */
        Object->sfdp_private.DriverInfo.WELAddress = EXTMEM_ADDRESS_NONE;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	22ff      	movs	r2, #255	@ 0xff
 8008c82:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
 8008c86:	e03d      	b.n	8008d04 <SFDP_BuildGenericDriver+0x4c8>
      }
    }
  }
  else
  {
    Object->sfdp_private.DriverInfo.WELPosition     = 1;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	2201      	movs	r2, #1
 8008c8c:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
    Object->sfdp_private.DriverInfo.WELBusyPolarity = 0;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	2200      	movs	r2, #0
 8008c94:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73

    /*
     *   WIP : Status register read management
     *         Basic D14 Status register Polling device Busy
     */
    if (0x01u == (JEDEC_Basic.Params.Param_DWORD.D14.StatusRegister &  0x01u))
 8008c98:	4b18      	ldr	r3, [pc, #96]	@ (8008cfc <SFDP_BuildGenericDriver+0x4c0>)
 8008c9a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8008c9e:	f3c3 0385 	ubfx	r3, r3, #2, #6
 8008ca2:	b2db      	uxtb	r3, r3
 8008ca4:	f003 0301 	and.w	r3, r3, #1
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d00c      	beq.n	8008cc6 <SFDP_BuildGenericDriver+0x48a>
    {
      /* xx_xxx1b: Use of legacy polling is supported by reading the Status Register with 05h instruction
         and checking WIP bit[0] (0=ready; 1=busy). */
      Object->sfdp_private.DriverInfo.ReadWIPCommand = SFDP_DRIVER_READ_STATUS_REGISTER_COMMAND;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	2205      	movs	r2, #5
 8008cb0:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
      Object->sfdp_private.DriverInfo.WIPPosition = 0u;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
      Object->sfdp_private.DriverInfo.WIPBusyPolarity = 0u;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	2200      	movs	r2, #0
 8008cc0:	f883 206e 	strb.w	r2, [r3, #110]	@ 0x6e
 8008cc4:	e01e      	b.n	8008d04 <SFDP_BuildGenericDriver+0x4c8>
    }
    else if (0x02u == (JEDEC_Basic.Params.Param_DWORD.D14.StatusRegister &  0x02u))
 8008cc6:	4b0d      	ldr	r3, [pc, #52]	@ (8008cfc <SFDP_BuildGenericDriver+0x4c0>)
 8008cc8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8008ccc:	f3c3 0385 	ubfx	r3, r3, #2, #6
 8008cd0:	b2db      	uxtb	r3, r3
 8008cd2:	f003 0302 	and.w	r3, r3, #2
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d00c      	beq.n	8008cf4 <SFDP_BuildGenericDriver+0x4b8>
    {
      /* xx_xx1xb: Bit 7 of the Flag Status Register may be polled any time a Program, Erase, Suspend/Resume
         command is issued, or after a Reset command while the device is busy. The read instruction is 70h.
         Flag Status Register bit definitions: bit[7]: Program or erase controller status (0=busy; 1=ready)*/
      Object->sfdp_private.DriverInfo.ReadWIPCommand = 0x70;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	2270      	movs	r2, #112	@ 0x70
 8008cde:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
      Object->sfdp_private.DriverInfo.WIPPosition = 7u;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	2207      	movs	r2, #7
 8008ce6:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
      Object->sfdp_private.DriverInfo.WIPBusyPolarity = 0u;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	2200      	movs	r2, #0
 8008cee:	f883 206e 	strb.w	r2, [r3, #110]	@ 0x6e
 8008cf2:	e007      	b.n	8008d04 <SFDP_BuildGenericDriver+0x4c8>
    }
    else
    {
      retr = EXTMEM_SFDP_ERROR_JEDECBASIC_D14;
 8008cf4:	2309      	movs	r3, #9
 8008cf6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      goto error;
 8008cfa:	e3dc      	b.n	80094b6 <SFDP_BuildGenericDriver+0xc7a>
 8008cfc:	2400037c 	.word	0x2400037c
 8008d00:	240003fc 	.word	0x240003fc
    }
  }

  /* Set default value for Read instruction */
  Object->sfdp_private.DriverInfo.ReadInstruction     = SFDP_DRIVER_READ_COMMAND;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2203      	movs	r2, #3
 8008d08:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
  dummyCycles = 0;
 8008d0c:	2300      	movs	r3, #0
 8008d0e:	617b      	str	r3, [r7, #20]
  (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dummyCycles);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	3308      	adds	r3, #8
 8008d14:	f107 0214 	add.w	r2, r7, #20
 8008d18:	2101      	movs	r1, #1
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	f7fe fe30 	bl	8007980 <SAL_XSPI_MemoryConfig>

  /* ---------------------------------------------------
   *  command based on SFDP_PARAMID_BASIC_SPIPROTOCOL
   * ---------------------------------------------------
   */
  if (((Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL)
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008d26:	f003 0308 	and.w	r3, r3, #8
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	f000 80b0 	beq.w	8008e90 <SFDP_BuildGenericDriver+0x654>
       == (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL)
      && (Object->sfdp_private.Config < EXTMEM_LINK_CONFIG_8LINES))
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008d36:	2b02      	cmp	r3, #2
 8008d38:	f200 80aa 	bhi.w	8008e90 <SFDP_BuildGenericDriver+0x654>
  {
    Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_1S1S1S;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2200      	movs	r2, #0
 8008d40:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64

    if (Object->sfdp_private.Config > EXTMEM_LINK_CONFIG_1LINE)
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d04c      	beq.n	8008de8 <SFDP_BuildGenericDriver+0x5ac>
    {
      /* control if read 1s1s2s is available */
      if (JEDEC_Basic.Params.Param_DWORD.D4._1S1S2S_FastReadInstruction != 0u)
 8008d4e:	4bb6      	ldr	r3, [pc, #728]	@ (8009028 <SFDP_BuildGenericDriver+0x7ec>)
 8008d50:	7c5b      	ldrb	r3, [r3, #17]
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d015      	beq.n	8008d82 <SFDP_BuildGenericDriver+0x546>
      {
        dummyCycles = JEDEC_Basic.Params.Param_DWORD.D4._1S1S2S_DummyClock
 8008d56:	4bb4      	ldr	r3, [pc, #720]	@ (8009028 <SFDP_BuildGenericDriver+0x7ec>)
 8008d58:	7c1b      	ldrb	r3, [r3, #16]
 8008d5a:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8008d5e:	b2db      	uxtb	r3, r3
 8008d60:	461a      	mov	r2, r3
                      + JEDEC_Basic.Params.Param_DWORD.D4._1S1S2S_ModeClock;
 8008d62:	4bb1      	ldr	r3, [pc, #708]	@ (8009028 <SFDP_BuildGenericDriver+0x7ec>)
 8008d64:	7c1b      	ldrb	r3, [r3, #16]
 8008d66:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8008d6a:	b2db      	uxtb	r3, r3
 8008d6c:	4413      	add	r3, r2
        dummyCycles = JEDEC_Basic.Params.Param_DWORD.D4._1S1S2S_DummyClock
 8008d6e:	617b      	str	r3, [r7, #20]
        Object->sfdp_private.DriverInfo.ReadInstruction =
          (uint8_t)JEDEC_Basic.Params.Param_DWORD.D4._1S1S2S_FastReadInstruction;
 8008d70:	4bad      	ldr	r3, [pc, #692]	@ (8009028 <SFDP_BuildGenericDriver+0x7ec>)
 8008d72:	7c5a      	ldrb	r2, [r3, #17]
        Object->sfdp_private.DriverInfo.ReadInstruction =
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_1S1S2S;
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	2201      	movs	r2, #1
 8008d7e:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
      }

      /* control if read 1S2S2S is available */
      if (JEDEC_Basic.Params.Param_DWORD.D4._1S2S2S_FastReadInstruction != 0u)
 8008d82:	4ba9      	ldr	r3, [pc, #676]	@ (8009028 <SFDP_BuildGenericDriver+0x7ec>)
 8008d84:	7cdb      	ldrb	r3, [r3, #19]
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d015      	beq.n	8008db6 <SFDP_BuildGenericDriver+0x57a>
      {
        dummyCycles = JEDEC_Basic.Params.Param_DWORD.D4._1S2S2S_DummyClock
 8008d8a:	4ba7      	ldr	r3, [pc, #668]	@ (8009028 <SFDP_BuildGenericDriver+0x7ec>)
 8008d8c:	7c9b      	ldrb	r3, [r3, #18]
 8008d8e:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8008d92:	b2db      	uxtb	r3, r3
 8008d94:	461a      	mov	r2, r3
                      + JEDEC_Basic.Params.Param_DWORD.D4._1S2S2S_ModeClock;
 8008d96:	4ba4      	ldr	r3, [pc, #656]	@ (8009028 <SFDP_BuildGenericDriver+0x7ec>)
 8008d98:	7c9b      	ldrb	r3, [r3, #18]
 8008d9a:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8008d9e:	b2db      	uxtb	r3, r3
 8008da0:	4413      	add	r3, r2
        dummyCycles = JEDEC_Basic.Params.Param_DWORD.D4._1S2S2S_DummyClock
 8008da2:	617b      	str	r3, [r7, #20]
        Object->sfdp_private.DriverInfo.ReadInstruction =
          (uint8_t)JEDEC_Basic.Params.Param_DWORD.D4._1S2S2S_FastReadInstruction;
 8008da4:	4ba0      	ldr	r3, [pc, #640]	@ (8009028 <SFDP_BuildGenericDriver+0x7ec>)
 8008da6:	7cda      	ldrb	r2, [r3, #19]
        Object->sfdp_private.DriverInfo.ReadInstruction =
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_1S2S2S;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	2202      	movs	r2, #2
 8008db2:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
      }

      /* The memory work only in 2S2S2S */
      if (JEDEC_Basic.Params.Param_DWORD.D5._2S2S2S_FastReadSupport != 0u)
 8008db6:	4b9c      	ldr	r3, [pc, #624]	@ (8009028 <SFDP_BuildGenericDriver+0x7ec>)
 8008db8:	7d1b      	ldrb	r3, [r3, #20]
 8008dba:	f003 0301 	and.w	r3, r3, #1
 8008dbe:	b2db      	uxtb	r3, r3
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d011      	beq.n	8008de8 <SFDP_BuildGenericDriver+0x5ac>
      {
        dummyCycles = JEDEC_Basic.Params.Param_DWORD.D6._2S2S2S_DummyClock
 8008dc4:	4b98      	ldr	r3, [pc, #608]	@ (8009028 <SFDP_BuildGenericDriver+0x7ec>)
 8008dc6:	7e9b      	ldrb	r3, [r3, #26]
 8008dc8:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8008dcc:	b2db      	uxtb	r3, r3
 8008dce:	461a      	mov	r2, r3
                      + JEDEC_Basic.Params.Param_DWORD.D6._2S2S2S_ModeClock;
 8008dd0:	4b95      	ldr	r3, [pc, #596]	@ (8009028 <SFDP_BuildGenericDriver+0x7ec>)
 8008dd2:	7e9b      	ldrb	r3, [r3, #26]
 8008dd4:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8008dd8:	b2db      	uxtb	r3, r3
 8008dda:	4413      	add	r3, r2
        dummyCycles = JEDEC_Basic.Params.Param_DWORD.D6._2S2S2S_DummyClock
 8008ddc:	617b      	str	r3, [r7, #20]
        Object->sfdp_private.DriverInfo.ReadInstruction =
          (uint8_t)JEDEC_Basic.Params.Param_DWORD.D6._2S2S2S_FastReadInstruction;
 8008dde:	4b92      	ldr	r3, [pc, #584]	@ (8009028 <SFDP_BuildGenericDriver+0x7ec>)
 8008de0:	7eda      	ldrb	r2, [r3, #27]
        Object->sfdp_private.DriverInfo.ReadInstruction =
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
      }
    }

    /* the command set is only based on this table */
    /* determine the best line configuration */
    if (Object->sfdp_private.Config > EXTMEM_LINK_CONFIG_2LINES)
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008dee:	2b01      	cmp	r3, #1
 8008df0:	d92f      	bls.n	8008e52 <SFDP_BuildGenericDriver+0x616>
    {
      if (JEDEC_Basic.Params.Param_DWORD.D5._4S4S4S_FastReadSupport != 0u)
 8008df2:	4b8d      	ldr	r3, [pc, #564]	@ (8009028 <SFDP_BuildGenericDriver+0x7ec>)
 8008df4:	7d1b      	ldrb	r3, [r3, #20]
 8008df6:	f003 0310 	and.w	r3, r3, #16
 8008dfa:	b2db      	uxtb	r3, r3
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d020      	beq.n	8008e42 <SFDP_BuildGenericDriver+0x606>
      {
        dummyCycles = JEDEC_Basic.Params.Param_DWORD.D7._4S4S4S_DummyClock
 8008e00:	4b89      	ldr	r3, [pc, #548]	@ (8009028 <SFDP_BuildGenericDriver+0x7ec>)
 8008e02:	7f9b      	ldrb	r3, [r3, #30]
 8008e04:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8008e08:	b2db      	uxtb	r3, r3
 8008e0a:	461a      	mov	r2, r3
                      + JEDEC_Basic.Params.Param_DWORD.D7._4S4S4S_ModeClock;
 8008e0c:	4b86      	ldr	r3, [pc, #536]	@ (8009028 <SFDP_BuildGenericDriver+0x7ec>)
 8008e0e:	7f9b      	ldrb	r3, [r3, #30]
 8008e10:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8008e14:	b2db      	uxtb	r3, r3
 8008e16:	4413      	add	r3, r2
        dummyCycles = JEDEC_Basic.Params.Param_DWORD.D7._4S4S4S_DummyClock
 8008e18:	617b      	str	r3, [r7, #20]
        Object->sfdp_private.DriverInfo.ReadInstruction =
          (uint8_t)JEDEC_Basic.Params.Param_DWORD.D7._4S4S4S_FastReadInstruction;
 8008e1a:	4b83      	ldr	r3, [pc, #524]	@ (8009028 <SFDP_BuildGenericDriver+0x7ec>)
 8008e1c:	7fda      	ldrb	r2, [r3, #31]
        Object->sfdp_private.DriverInfo.ReadInstruction =
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_4S4S4S;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2204      	movs	r2, #4
 8008e28:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64

        retr = JEDEC_Basic_Manage4S4S4SEnableSequence(Object);
 8008e2c:	6878      	ldr	r0, [r7, #4]
 8008e2e:	f000 ff3b 	bl	8009ca8 <JEDEC_Basic_Manage4S4S4SEnableSequence>
 8008e32:	4603      	mov	r3, r0
 8008e34:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (retr != EXTMEM_SFDP_OK)
 8008e38:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	f040 8337 	bne.w	80094b0 <SFDP_BuildGenericDriver+0xc74>
      }
      else /* other configuration with more 4 lines */
      {
        /* not yet handled */
      }
      (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dummyCycles);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	3308      	adds	r3, #8
 8008e46:	f107 0214 	add.w	r2, r7, #20
 8008e4a:	2101      	movs	r1, #1
 8008e4c:	4618      	mov	r0, r3
 8008e4e:	f7fe fd97 	bl	8007980 <SAL_XSPI_MemoryConfig>
#endif /* IS25WP032D_ENABLE_DTR */

    }

    /* Configure the link */
    if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK,
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	f103 0008 	add.w	r0, r3, #8
                                        &Object->sfdp_private.DriverInfo.SpiPhyLink))
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	3364      	adds	r3, #100	@ 0x64
    if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK,
 8008e5c:	461a      	mov	r2, r3
 8008e5e:	2100      	movs	r1, #0
 8008e60:	f7fe fd8e 	bl	8007980 <SAL_XSPI_MemoryConfig>
 8008e64:	4603      	mov	r3, r0
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d003      	beq.n	8008e72 <SFDP_BuildGenericDriver+0x636>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
 8008e6a:	230c      	movs	r3, #12
 8008e6c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      goto error;
 8008e70:	e321      	b.n	80094b6 <SFDP_BuildGenericDriver+0xc7a>
    }

    if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, &dummyCycles))
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	3308      	adds	r3, #8
 8008e76:	f107 0214 	add.w	r2, r7, #20
 8008e7a:	2101      	movs	r1, #1
 8008e7c:	4618      	mov	r0, r3
 8008e7e:	f7fe fd7f 	bl	8007980 <SAL_XSPI_MemoryConfig>
 8008e82:	4603      	mov	r3, r0
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d003      	beq.n	8008e90 <SFDP_BuildGenericDriver+0x654>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
 8008e88:	230c      	movs	r3, #12
 8008e8a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      goto error;
 8008e8e:	e312      	b.n	80094b6 <SFDP_BuildGenericDriver+0xc7a>
  /* -----------------------------------------------------------------------------------------------------------------
     If an octal DDR table is present and the target is 8D8D8D,
     when switch in octal DDR mode
     -----------------------------------------------------------------------------------------------------------------
  */
  if (((uint32_t)SFDP_PARAMID_OCTAL_DDR == (Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_OCTAL_DDR))
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008e96:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	f000 8087 	beq.w	8008fae <SFDP_BuildGenericDriver+0x772>
      && (EXTMEM_LINK_CONFIG_8LINES == Object->sfdp_private.Config))
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008ea6:	2b03      	cmp	r3, #3
 8008ea8:	f040 8081 	bne.w	8008fae <SFDP_BuildGenericDriver+0x772>
  {
    /* check if we are not already in octal mode */
    if (PHY_LINK_8D8D8D == Object->sfdp_private.DriverInfo.SpiPhyLink)
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 8008eb2:	2b09      	cmp	r3, #9
 8008eb4:	d103      	bne.n	8008ebe <SFDP_BuildGenericDriver+0x682>
    {
      flag4byteAddress = 1u;
 8008eb6:	2301      	movs	r3, #1
 8008eb8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8008ebc:	e044      	b.n	8008f48 <SFDP_BuildGenericDriver+0x70c>
    }
    else
    {
      /* Execute the flash command sequence to switch in octal DDR */
      if (EXTMEM_SFDP_OK == sfdp_enter_octal_mode(Object))
 8008ebe:	6878      	ldr	r0, [r7, #4]
 8008ec0:	f000 fc6e 	bl	80097a0 <sfdp_enter_octal_mode>
 8008ec4:	4603      	mov	r3, r0
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d13e      	bne.n	8008f48 <SFDP_BuildGenericDriver+0x70c>
      {
        /* switch the memory interface configuration according to the Access protocol field */
        flag4byteAddress = 1u;
 8008eca:	2301      	movs	r3, #1
 8008ecc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        /* Specific case of GigaDevice memory GD25LX512ME whose Instruction mode remains on 8S (8bit commands) */
        if (Object->sfdp_private.ManuID == EXTMEM_MANUFACTURER_GIGADEVICE)
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008ed6:	2bc8      	cmp	r3, #200	@ 0xc8
 8008ed8:	d104      	bne.n	8008ee4 <SFDP_BuildGenericDriver+0x6a8>
        {
          Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_8S8D8D;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	2208      	movs	r2, #8
 8008ede:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
 8008ee2:	e003      	b.n	8008eec <SFDP_BuildGenericDriver+0x6b0>
        }
        else
        {
          Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_8D8D8D;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2209      	movs	r2, #9
 8008ee8:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
        }

        /* update the physical link */
        if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK,
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	f103 0008 	add.w	r0, r3, #8
                                            &Object->sfdp_private.DriverInfo.SpiPhyLink))
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	3364      	adds	r3, #100	@ 0x64
        if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK,
 8008ef6:	461a      	mov	r2, r3
 8008ef8:	2100      	movs	r1, #0
 8008efa:	f7fe fd41 	bl	8007980 <SAL_XSPI_MemoryConfig>
 8008efe:	4603      	mov	r3, r0
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d003      	beq.n	8008f0c <SFDP_BuildGenericDriver+0x6d0>
        {
          retr = EXTMEM_SFDP_ERROR_DRIVER;
 8008f04:	230c      	movs	r3, #12
 8008f06:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          goto error;
 8008f0a:	e2d4      	b.n	80094b6 <SFDP_BuildGenericDriver+0xc7a>
        }

        if (Object->sfdp_private.Sfdp_AccessProtocol == 0xFDu)
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8008f12:	2bfd      	cmp	r3, #253	@ 0xfd
 8008f14:	d109      	bne.n	8008f2a <SFDP_BuildGenericDriver+0x6ee>
        {
          /* set 20 wait state */
          dummyCycles = 20;
 8008f16:	2314      	movs	r3, #20
 8008f18:	617b      	str	r3, [r7, #20]
          (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dummyCycles);
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	3308      	adds	r3, #8
 8008f1e:	f107 0214 	add.w	r2, r7, #20
 8008f22:	2101      	movs	r1, #1
 8008f24:	4618      	mov	r0, r3
 8008f26:	f7fe fd2b 	bl	8007980 <SAL_XSPI_MemoryConfig>
        }
        if (Object->sfdp_private.Sfdp_AccessProtocol == 0xFEu)
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8008f30:	2bfe      	cmp	r3, #254	@ 0xfe
 8008f32:	d109      	bne.n	8008f48 <SFDP_BuildGenericDriver+0x70c>
        {
          /* set 8 wait state */
          dummyCycles = 8;
 8008f34:	2308      	movs	r3, #8
 8008f36:	617b      	str	r3, [r7, #20]
          (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dummyCycles);
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	3308      	adds	r3, #8
 8008f3c:	f107 0214 	add.w	r2, r7, #20
 8008f40:	2101      	movs	r1, #1
 8008f42:	4618      	mov	r0, r3
 8008f44:	f7fe fd1c 	bl	8007980 <SAL_XSPI_MemoryConfig>
        /* an error occurs when trying to switch the mode                        */
        /* when continue the process and check if another mode could be targeted */
      }
    }

    if ((0u != (Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL)) &&
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008f4e:	f003 0308 	and.w	r3, r3, #8
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d019      	beq.n	8008f8a <SFDP_BuildGenericDriver+0x74e>
        (JEDEC_Basic.size > 16u))
 8008f56:	4b34      	ldr	r3, [pc, #208]	@ (8009028 <SFDP_BuildGenericDriver+0x7ec>)
 8008f58:	681b      	ldr	r3, [r3, #0]
    if ((0u != (Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_BASIC_SPIPROTOCOL)) &&
 8008f5a:	2b10      	cmp	r3, #16
 8008f5c:	d915      	bls.n	8008f8a <SFDP_BuildGenericDriver+0x74e>
      /* 0b00 Command Extension is the same as the Command.
              (Command / Command Extension has the same value for the whole clock period.)*/
      /* 0b01 Command Extension is the inverse of the Command.
              Command Extension acts as a confirmation of the Command */
      /* 0b11 Command and Command Extension forms a 16-bit command word */
      if (JEDEC_Basic.Params.Param_DWORD.D18.OctalDTRCommandExtension > 1u)
 8008f5e:	4b32      	ldr	r3, [pc, #200]	@ (8009028 <SFDP_BuildGenericDriver+0x7ec>)
 8008f60:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 8008f64:	f3c3 1341 	ubfx	r3, r3, #5, #2
 8008f68:	b2db      	uxtb	r3, r3
 8008f6a:	2b01      	cmp	r3, #1
 8008f6c:	d903      	bls.n	8008f76 <SFDP_BuildGenericDriver+0x73a>
      {
        retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
 8008f6e:	230f      	movs	r3, #15
 8008f70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        goto error;
 8008f74:	e29f      	b.n	80094b6 <SFDP_BuildGenericDriver+0xc7a>
      }
      SAL_XSPI_SET_COMMANDEXTENSION(Object->sfdp_private.SALObject,
 8008f76:	4b2c      	ldr	r3, [pc, #176]	@ (8009028 <SFDP_BuildGenericDriver+0x7ec>)
 8008f78:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 8008f7c:	f3c3 1341 	ubfx	r3, r3, #5, #2
 8008f80:	b2db      	uxtb	r3, r3
 8008f82:	461a      	mov	r2, r3
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
                                    (uint8_t)JEDEC_Basic.Params.Param_DWORD.D18.OctalDTRCommandExtension);
    }

    /* In octal mode, check if JEDEC xSPI (Profile 1.0) Parameter Table is provided, and if yes,
       check value of SFDP command dummy cycles in 1st DWORD */
    if ((Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_XSPI_V1_0)
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008f90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d00a      	beq.n	8008fae <SFDP_BuildGenericDriver+0x772>
        == (uint32_t)SFDP_PARAMID_XSPI_V1_0)
    {
      if (JEDEC_XSPI10.Param_DWORD.D1.SFDPCommand_8D8D8DMode_DummyCycles == 1U)
 8008f98:	4b24      	ldr	r3, [pc, #144]	@ (800902c <SFDP_BuildGenericDriver+0x7f0>)
 8008f9a:	78db      	ldrb	r3, [r3, #3]
 8008f9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fa0:	b2db      	uxtb	r3, r3
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d003      	beq.n	8008fae <SFDP_BuildGenericDriver+0x772>
      {
        SAL_XSPI_SET_SFDPDUMMYCYLE(Object->sfdp_private.SALObject, EXTMEM_READ_SFDP_NB_DUMMY_CYCLES_OPI);
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	2214      	movs	r2, #20
 8008faa:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
      }
    }
  }

  /* Check WIP flag with new access mode */
  if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100u))
 8008fae:	2164      	movs	r1, #100	@ 0x64
 8008fb0:	6878      	ldr	r0, [r7, #4]
 8008fb2:	f000 fa95 	bl	80094e0 <driver_check_FlagBUSY>
 8008fb6:	4603      	mov	r3, r0
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d003      	beq.n	8008fc4 <SFDP_BuildGenericDriver+0x788>
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
 8008fbc:	230c      	movs	r3, #12
 8008fbe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
 8008fc2:	e278      	b.n	80094b6 <SFDP_BuildGenericDriver+0xc7a>
  }

  if ((Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_4BYTE_ADDRESS_INSTRUCTION) ==
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008fca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	f000 8182 	beq.w	80092d8 <SFDP_BuildGenericDriver+0xa9c>
      (uint32_t)SFDP_PARAMID_4BYTE_ADDRESS_INSTRUCTION)
  {
    if (0u == flag4byteAddress)
 8008fd4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	f040 8101 	bne.w	80091e0 <SFDP_BuildGenericDriver+0x9a4>
    {
      /* xxxx_xxx1b: issue instruction B7h (preceding write enable not required) */
      if (0x01u == (JEDEC_Basic.Params.Param_DWORD.D16.Enter4ByteAddressing & 0x01u))
 8008fde:	4b12      	ldr	r3, [pc, #72]	@ (8009028 <SFDP_BuildGenericDriver+0x7ec>)
 8008fe0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008fe4:	f003 0301 	and.w	r3, r3, #1
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d021      	beq.n	8009030 <SFDP_BuildGenericDriver+0x7f4>
      {
        /* send command to enter 4-bytes Address mode */
        if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0xB7, NULL, 0))
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	f103 0008 	add.w	r0, r3, #8
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	2200      	movs	r2, #0
 8008ff6:	21b7      	movs	r1, #183	@ 0xb7
 8008ff8:	f7fe ff3d 	bl	8007e76 <SAL_XSPI_CommandSendData>
 8008ffc:	4603      	mov	r3, r0
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d003      	beq.n	800900a <SFDP_BuildGenericDriver+0x7ce>
        {
          retr = EXTMEM_SFDP_ERROR_DRIVER;
 8009002:	230c      	movs	r3, #12
 8009004:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          goto error;
 8009008:	e255      	b.n	80094b6 <SFDP_BuildGenericDriver+0xc7a>
        }

        /* Set 4-Byte addressing on PHY side */
        if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_ADDRESS_4BYTES, NULL))
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	3308      	adds	r3, #8
 800900e:	2200      	movs	r2, #0
 8009010:	2102      	movs	r1, #2
 8009012:	4618      	mov	r0, r3
 8009014:	f7fe fcb4 	bl	8007980 <SAL_XSPI_MemoryConfig>
 8009018:	4603      	mov	r3, r0
 800901a:	2b00      	cmp	r3, #0
 800901c:	d072      	beq.n	8009104 <SFDP_BuildGenericDriver+0x8c8>
        {
          retr = EXTMEM_SFDP_ERROR_DRIVER;
 800901e:	230c      	movs	r3, #12
 8009020:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          goto error;
 8009024:	e247      	b.n	80094b6 <SFDP_BuildGenericDriver+0xc7a>
 8009026:	bf00      	nop
 8009028:	2400037c 	.word	0x2400037c
 800902c:	240003e4 	.word	0x240003e4
        }

        /* flag4byteAddress = 1u; this setting is not needed because variable is no more used */
      }
      /* xxxx_xx1xb: issue write enable instruction 06h, then issue instruction B7h */
      else if (0x2u == (JEDEC_Basic.Params.Param_DWORD.D16.Enter4ByteAddressing & 0x2u))
 8009030:	4b81      	ldr	r3, [pc, #516]	@ (8009238 <SFDP_BuildGenericDriver+0x9fc>)
 8009032:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8009036:	f003 0302 	and.w	r3, r3, #2
 800903a:	2b00      	cmp	r3, #0
 800903c:	d050      	beq.n	80090e0 <SFDP_BuildGenericDriver+0x8a4>
      {
        /* send command to write enable */
        if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject,
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	f103 0008 	add.w	r0, r3, #8
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	f893 1070 	ldrb.w	r1, [r3, #112]	@ 0x70
 800904a:	2300      	movs	r3, #0
 800904c:	2200      	movs	r2, #0
 800904e:	f7fe ff12 	bl	8007e76 <SAL_XSPI_CommandSendData>
 8009052:	4603      	mov	r3, r0
 8009054:	2b00      	cmp	r3, #0
 8009056:	d003      	beq.n	8009060 <SFDP_BuildGenericDriver+0x824>
                                               Object->sfdp_private.DriverInfo.WriteWELCommand, NULL, 0u))
        {
          retr = EXTMEM_SFDP_ERROR_DRIVER;
 8009058:	230c      	movs	r3, #12
 800905a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          goto error;
 800905e:	e22a      	b.n	80094b6 <SFDP_BuildGenericDriver+0xc7a>
        }

        /* control the write enable */
        if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	f103 0008 	add.w	r0, r3, #8
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	f893 1071 	ldrb.w	r1, [r3, #113]	@ 0x71
                                                   Object->sfdp_private.DriverInfo.ReadWELCommand,
                                                   Object->sfdp_private.DriverInfo.WELAddress,
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
        if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
 8009072:	461e      	mov	r6, r3
                                                   (((Object->sfdp_private.DriverInfo.WELBusyPolarity == 0u) ? 1u : 0u)
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
 800907a:	2b00      	cmp	r3, #0
 800907c:	d101      	bne.n	8009082 <SFDP_BuildGenericDriver+0x846>
 800907e:	2301      	movs	r3, #1
 8009080:	e000      	b.n	8009084 <SFDP_BuildGenericDriver+0x848>
 8009082:	2300      	movs	r3, #0
                                                    << Object->sfdp_private.DriverInfo.WELPosition),
 8009084:	687a      	ldr	r2, [r7, #4]
 8009086:	f892 2072 	ldrb.w	r2, [r2, #114]	@ 0x72
 800908a:	4093      	lsls	r3, r2
        if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
 800908c:	b2dc      	uxtb	r4, r3
                                                   1u << Object->sfdp_private.DriverInfo.WELPosition,
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8009094:	461a      	mov	r2, r3
 8009096:	2301      	movs	r3, #1
 8009098:	4093      	lsls	r3, r2
        if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
 800909a:	b2db      	uxtb	r3, r3
 800909c:	687a      	ldr	r2, [r7, #4]
 800909e:	f892 205d 	ldrb.w	r2, [r2, #93]	@ 0x5d
 80090a2:	f44f 757a 	mov.w	r5, #1000	@ 0x3e8
 80090a6:	9502      	str	r5, [sp, #8]
 80090a8:	9201      	str	r2, [sp, #4]
 80090aa:	9300      	str	r3, [sp, #0]
 80090ac:	4623      	mov	r3, r4
 80090ae:	4632      	mov	r2, r6
 80090b0:	f7fe ffee 	bl	8008090 <SAL_XSPI_CheckStatusRegister>
 80090b4:	4603      	mov	r3, r0
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d003      	beq.n	80090c2 <SFDP_BuildGenericDriver+0x886>
                                                   Object->sfdp_private.ManuID, 1000))
        {
          retr = EXTMEM_SFDP_ERROR_DRIVER;
 80090ba:	230c      	movs	r3, #12
 80090bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          goto error;
 80090c0:	e1f9      	b.n	80094b6 <SFDP_BuildGenericDriver+0xc7a>
        }

        /* send command to enter 4-bytes Address mode */
        if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0xB7, NULL, 0u))
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	f103 0008 	add.w	r0, r3, #8
 80090c8:	2300      	movs	r3, #0
 80090ca:	2200      	movs	r2, #0
 80090cc:	21b7      	movs	r1, #183	@ 0xb7
 80090ce:	f7fe fed2 	bl	8007e76 <SAL_XSPI_CommandSendData>
 80090d2:	4603      	mov	r3, r0
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d015      	beq.n	8009104 <SFDP_BuildGenericDriver+0x8c8>
        {
          retr = EXTMEM_SFDP_ERROR_DRIVER;
 80090d8:	230c      	movs	r3, #12
 80090da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          goto error;
 80090de:	e1ea      	b.n	80094b6 <SFDP_BuildGenericDriver+0xc7a>
        }
      }
      /* x1xx_xxxxb: Always operates in 4-Byte address mode */
      else if (0x40u == (JEDEC_Basic.Params.Param_DWORD.D16.Enter4ByteAddressing & 0x40u))
 80090e0:	4b55      	ldr	r3, [pc, #340]	@ (8009238 <SFDP_BuildGenericDriver+0x9fc>)
 80090e2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80090e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d10a      	bne.n	8009104 <SFDP_BuildGenericDriver+0x8c8>
        /* nothing to do */
        /* flag4byteAddress = 1u; this setting is not needed because variable is no more used */
      }
      /* xx1x_xxxxb: Supports dedicated 4-Byte address instruction set.
                    Consult vendor data sheet for the instruction set definition.*/
      else if (0x20u == (JEDEC_Basic.Params.Param_DWORD.D16.Enter4ByteAddressing & 0x20u))
 80090ee:	4b52      	ldr	r3, [pc, #328]	@ (8009238 <SFDP_BuildGenericDriver+0x9fc>)
 80090f0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80090f4:	f003 0320 	and.w	r3, r3, #32
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d103      	bne.n	8009104 <SFDP_BuildGenericDriver+0x8c8>
                     Read instruction is B5h. Bit[0] controls address mode [0=3-Byte;1=4-Byte].
                     Write configuration register instruction is B1h, data length is 2 bytes.
      */
      else
      {
        retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
 80090fc:	230f      	movs	r3, #15
 80090fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        goto error;
 8009102:	e1d8      	b.n	80094b6 <SFDP_BuildGenericDriver+0xc7a>

      }

      /* Set 4 bytes addressing on PHY side */
      if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_ADDRESS_4BYTES, NULL))
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	3308      	adds	r3, #8
 8009108:	2200      	movs	r2, #0
 800910a:	2102      	movs	r1, #2
 800910c:	4618      	mov	r0, r3
 800910e:	f7fe fc37 	bl	8007980 <SAL_XSPI_MemoryConfig>
 8009112:	4603      	mov	r3, r0
 8009114:	2b00      	cmp	r3, #0
 8009116:	d003      	beq.n	8009120 <SFDP_BuildGenericDriver+0x8e4>
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
 8009118:	230c      	movs	r3, #12
 800911a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        goto error;
 800911e:	e1ca      	b.n	80094b6 <SFDP_BuildGenericDriver+0xc7a>
      }

      /* Set the read and program instruction for 4 bytes Address */
      if (PHY_LINK_1S1S1S == Object->sfdp_private.DriverInfo.SpiPhyLink)
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 8009126:	2b00      	cmp	r3, #0
 8009128:	d12a      	bne.n	8009180 <SFDP_BuildGenericDriver+0x944>
      {
        if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S1S1S_ReadCommand)
 800912a:	4b44      	ldr	r3, [pc, #272]	@ (800923c <SFDP_BuildGenericDriver+0xa00>)
 800912c:	781b      	ldrb	r3, [r3, #0]
 800912e:	f003 0301 	and.w	r3, r3, #1
 8009132:	b2db      	uxtb	r3, r3
 8009134:	2b00      	cmp	r3, #0
 8009136:	d003      	beq.n	8009140 <SFDP_BuildGenericDriver+0x904>
        {
          Object->sfdp_private.DriverInfo.ReadInstruction = 0x13U;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	2213      	movs	r2, #19
 800913c:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        }
        if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S1S1S_PageProgramCommand)
 8009140:	4b3e      	ldr	r3, [pc, #248]	@ (800923c <SFDP_BuildGenericDriver+0xa00>)
 8009142:	781b      	ldrb	r3, [r3, #0]
 8009144:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009148:	b2db      	uxtb	r3, r3
 800914a:	2b00      	cmp	r3, #0
 800914c:	d003      	beq.n	8009156 <SFDP_BuildGenericDriver+0x91a>
        {
          Object->sfdp_private.DriverInfo.PageProgramInstruction = 0x12u;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	2212      	movs	r2, #18
 8009152:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
        }
        if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S1S1S_FastReadCommand)
 8009156:	4b39      	ldr	r3, [pc, #228]	@ (800923c <SFDP_BuildGenericDriver+0xa00>)
 8009158:	781b      	ldrb	r3, [r3, #0]
 800915a:	f003 0302 	and.w	r3, r3, #2
 800915e:	b2db      	uxtb	r3, r3
 8009160:	2b00      	cmp	r3, #0
 8009162:	d00d      	beq.n	8009180 <SFDP_BuildGenericDriver+0x944>
        {
          Object->sfdp_private.DriverInfo.ReadInstruction = 0x0Cu;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	220c      	movs	r2, #12
 8009168:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
          dummyCycles = EXTMEM_FAST_READ_NB_DUMMY_CYCLES_DEFAULT;
 800916c:	2308      	movs	r3, #8
 800916e:	617b      	str	r3, [r7, #20]
          (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dummyCycles);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	3308      	adds	r3, #8
 8009174:	f107 0214 	add.w	r2, r7, #20
 8009178:	2101      	movs	r1, #1
 800917a:	4618      	mov	r0, r3
 800917c:	f7fe fc00 	bl	8007980 <SAL_XSPI_MemoryConfig>
        }
      }

      if (PHY_LINK_1S1S2S == Object->sfdp_private.DriverInfo.SpiPhyLink)
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 8009186:	2b01      	cmp	r3, #1
 8009188:	d10a      	bne.n	80091a0 <SFDP_BuildGenericDriver+0x964>
      {
        if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S1S2S_FastReadCommand)
 800918a:	4b2c      	ldr	r3, [pc, #176]	@ (800923c <SFDP_BuildGenericDriver+0xa00>)
 800918c:	781b      	ldrb	r3, [r3, #0]
 800918e:	f003 0304 	and.w	r3, r3, #4
 8009192:	b2db      	uxtb	r3, r3
 8009194:	2b00      	cmp	r3, #0
 8009196:	d003      	beq.n	80091a0 <SFDP_BuildGenericDriver+0x964>
        {
          Object->sfdp_private.DriverInfo.ReadInstruction = 0x3CU;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	223c      	movs	r2, #60	@ 0x3c
 800919c:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        }
      }

      if (PHY_LINK_1S2S2S == Object->sfdp_private.DriverInfo.SpiPhyLink)
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 80091a6:	2b02      	cmp	r3, #2
 80091a8:	d10a      	bne.n	80091c0 <SFDP_BuildGenericDriver+0x984>
      {
        if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S2S2S_FastReadCommand)
 80091aa:	4b24      	ldr	r3, [pc, #144]	@ (800923c <SFDP_BuildGenericDriver+0xa00>)
 80091ac:	781b      	ldrb	r3, [r3, #0]
 80091ae:	f003 0308 	and.w	r3, r3, #8
 80091b2:	b2db      	uxtb	r3, r3
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d003      	beq.n	80091c0 <SFDP_BuildGenericDriver+0x984>
        {
          Object->sfdp_private.DriverInfo.ReadInstruction = 0xBCU;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	22bc      	movs	r2, #188	@ 0xbc
 80091bc:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        }
      }

      if (PHY_LINK_1S1D1D == Object->sfdp_private.DriverInfo.SpiPhyLink)
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 80091c6:	2b03      	cmp	r3, #3
 80091c8:	d10a      	bne.n	80091e0 <SFDP_BuildGenericDriver+0x9a4>
      {
        if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S1D1D_DTRReadCommand)
 80091ca:	4b1c      	ldr	r3, [pc, #112]	@ (800923c <SFDP_BuildGenericDriver+0xa00>)
 80091cc:	785b      	ldrb	r3, [r3, #1]
 80091ce:	f003 0320 	and.w	r3, r3, #32
 80091d2:	b2db      	uxtb	r3, r3
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d003      	beq.n	80091e0 <SFDP_BuildGenericDriver+0x9a4>
        {
          Object->sfdp_private.DriverInfo.ReadInstruction = 0x0EU;
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	220e      	movs	r2, #14
 80091dc:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        }
      }
    }

    if ((EXTMEM_LINK_CONFIG_8LINES == Object->sfdp_private.Config)
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80091e6:	2b03      	cmp	r3, #3
 80091e8:	d132      	bne.n	8009250 <SFDP_BuildGenericDriver+0xa14>
        && (PHY_LINK_1S1S1S == Object->sfdp_private.DriverInfo.SpiPhyLink))
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d12d      	bne.n	8009250 <SFDP_BuildGenericDriver+0xa14>
    {
      /* check if we can switch to 1S8S8S */
      if ((0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S8S8S_FastReadCommand)
 80091f4:	4b11      	ldr	r3, [pc, #68]	@ (800923c <SFDP_BuildGenericDriver+0xa00>)
 80091f6:	789b      	ldrb	r3, [r3, #2]
 80091f8:	f003 0320 	and.w	r3, r3, #32
 80091fc:	b2db      	uxtb	r3, r3
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d026      	beq.n	8009250 <SFDP_BuildGenericDriver+0xa14>
          && (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S8S8S_PageProgramCommand))
 8009202:	4b0e      	ldr	r3, [pc, #56]	@ (800923c <SFDP_BuildGenericDriver+0xa00>)
 8009204:	78db      	ldrb	r3, [r3, #3]
 8009206:	f003 0301 	and.w	r3, r3, #1
 800920a:	b2db      	uxtb	r3, r3
 800920c:	2b00      	cmp	r3, #0
 800920e:	d01f      	beq.n	8009250 <SFDP_BuildGenericDriver+0xa14>
      {
        /* Patch Micron write command 0x81 @0x0 0xE7 */
        Object->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_1S8S8S;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	2207      	movs	r2, #7
 8009214:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
        if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK,
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	f103 0008 	add.w	r0, r3, #8
                                            &Object->sfdp_private.DriverInfo.SpiPhyLink))
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	3364      	adds	r3, #100	@ 0x64
        if (HAL_OK != SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_PHY_LINK,
 8009222:	461a      	mov	r2, r3
 8009224:	2100      	movs	r1, #0
 8009226:	f7fe fbab 	bl	8007980 <SAL_XSPI_MemoryConfig>
 800922a:	4603      	mov	r3, r0
 800922c:	2b00      	cmp	r3, #0
 800922e:	d007      	beq.n	8009240 <SFDP_BuildGenericDriver+0xa04>
        {
          retr = EXTMEM_SFDP_ERROR_DRIVER;
 8009230:	230c      	movs	r3, #12
 8009232:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          goto error;
 8009236:	e13e      	b.n	80094b6 <SFDP_BuildGenericDriver+0xc7a>
 8009238:	2400037c 	.word	0x2400037c
 800923c:	240003dc 	.word	0x240003dc
        }
        Object->sfdp_private.DriverInfo.ReadInstruction = 0xCC;
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	22cc      	movs	r2, #204	@ 0xcc
 8009244:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        Object->sfdp_private.DriverInfo.PageProgramInstruction = 0x8E;
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	228e      	movs	r2, #142	@ 0x8e
 800924c:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75

    /*
      need to be study more; it seems that Macronix used it to define the command maybe because only one mode is
      supported in their case
    */
    if (Object->sfdp_private.DriverInfo.SpiPhyLink == PHY_LINK_8S8D8D)
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 8009256:	2b08      	cmp	r3, #8
 8009258:	d12a      	bne.n	80092b0 <SFDP_BuildGenericDriver+0xa74>
    {
      if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S8S8S_PageProgramCommand)
 800925a:	4b9a      	ldr	r3, [pc, #616]	@ (80094c4 <SFDP_BuildGenericDriver+0xc88>)
 800925c:	78db      	ldrb	r3, [r3, #3]
 800925e:	f003 0301 	and.w	r3, r3, #1
 8009262:	b2db      	uxtb	r3, r3
 8009264:	2b00      	cmp	r3, #0
 8009266:	d003      	beq.n	8009270 <SFDP_BuildGenericDriver+0xa34>
      {
        Object->sfdp_private.DriverInfo.PageProgramInstruction  = 0x02u;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2202      	movs	r2, #2
 800926c:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
      }
      if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S8S8S_FastReadCommand)
 8009270:	4b94      	ldr	r3, [pc, #592]	@ (80094c4 <SFDP_BuildGenericDriver+0xc88>)
 8009272:	789b      	ldrb	r3, [r3, #2]
 8009274:	f003 0320 	and.w	r3, r3, #32
 8009278:	b2db      	uxtb	r3, r3
 800927a:	2b00      	cmp	r3, #0
 800927c:	d00d      	beq.n	800929a <SFDP_BuildGenericDriver+0xa5e>
      {
        Object->sfdp_private.DriverInfo.ReadInstruction         = 0xCCu;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	22cc      	movs	r2, #204	@ 0xcc
 8009282:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
        dummyCycles = EXTMEM_FAST_READ_NB_DUMMY_CYCLES_DEFAULT;
 8009286:	2308      	movs	r3, #8
 8009288:	617b      	str	r3, [r7, #20]
        (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dummyCycles);
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	3308      	adds	r3, #8
 800928e:	f107 0214 	add.w	r2, r7, #20
 8009292:	2101      	movs	r1, #1
 8009294:	4618      	mov	r0, r3
 8009296:	f7fe fb73 	bl	8007980 <SAL_XSPI_MemoryConfig>
      }
      if (0u != JEDEC_Address4Bytes.Param_DWORD.D1.Support_1S8D8D_DTRReadCommand)
 800929a:	4b8a      	ldr	r3, [pc, #552]	@ (80094c4 <SFDP_BuildGenericDriver+0xc88>)
 800929c:	789b      	ldrb	r3, [r3, #2]
 800929e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092a2:	b2db      	uxtb	r3, r3
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d003      	beq.n	80092b0 <SFDP_BuildGenericDriver+0xa74>
      {
        Object->sfdp_private.DriverInfo.ReadInstruction         = 0xFDu;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	22fd      	movs	r2, #253	@ 0xfd
 80092ac:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
      }
    }

    Object->sfdp_private.DriverInfo.EraseType1Command =
      (uint8_t)JEDEC_Address4Bytes.Param_DWORD.D2.InstructionEraseType1;
 80092b0:	4b84      	ldr	r3, [pc, #528]	@ (80094c4 <SFDP_BuildGenericDriver+0xc88>)
 80092b2:	791a      	ldrb	r2, [r3, #4]
    Object->sfdp_private.DriverInfo.EraseType1Command =
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
    Object->sfdp_private.DriverInfo.EraseType2Command =
      (uint8_t)JEDEC_Address4Bytes.Param_DWORD.D2.InstructionEraseType2;
 80092ba:	4b82      	ldr	r3, [pc, #520]	@ (80094c4 <SFDP_BuildGenericDriver+0xc88>)
 80092bc:	795a      	ldrb	r2, [r3, #5]
    Object->sfdp_private.DriverInfo.EraseType2Command =
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
    Object->sfdp_private.DriverInfo.EraseType3Command =
      (uint8_t)JEDEC_Address4Bytes.Param_DWORD.D2.InstructionEraseType3;
 80092c4:	4b7f      	ldr	r3, [pc, #508]	@ (80094c4 <SFDP_BuildGenericDriver+0xc88>)
 80092c6:	799a      	ldrb	r2, [r3, #6]
    Object->sfdp_private.DriverInfo.EraseType3Command =
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    Object->sfdp_private.DriverInfo.EraseType4Command =
      (uint8_t)JEDEC_Address4Bytes.Param_DWORD.D2.InstructionEraseType4;
 80092ce:	4b7d      	ldr	r3, [pc, #500]	@ (80094c4 <SFDP_BuildGenericDriver+0xc88>)
 80092d0:	79da      	ldrb	r2, [r3, #7]
    Object->sfdp_private.DriverInfo.EraseType4Command =
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
  }

  if (((uint32_t)SFDP_PARAMID_XSPI_V1_0 == (Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_XSPI_V1_0))
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80092de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	f000 80e6 	beq.w	80094b4 <SFDP_BuildGenericDriver+0xc78>
      &&
      ((PHY_LINK_8D8D8D == Object->sfdp_private.DriverInfo.SpiPhyLink)
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
      &&
 80092ee:	2b09      	cmp	r3, #9
 80092f0:	d005      	beq.n	80092fe <SFDP_BuildGenericDriver+0xac2>
       || (PHY_LINK_8S8D8D == Object->sfdp_private.DriverInfo.SpiPhyLink)))
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 80092f8:	2b08      	cmp	r3, #8
 80092fa:	f040 80db 	bne.w	80094b4 <SFDP_BuildGenericDriver+0xc78>
  {
    uint32_t ClockOut = 0u;
 80092fe:	2300      	movs	r3, #0
 8009300:	60fb      	str	r3, [r7, #12]
    uint32_t MaxFreqMhz;
    /* Read command */
    if (0u != JEDEC_XSPI10.Param_DWORD.D1.ReadFastCommand)
 8009302:	4b71      	ldr	r3, [pc, #452]	@ (80094c8 <SFDP_BuildGenericDriver+0xc8c>)
 8009304:	785b      	ldrb	r3, [r3, #1]
 8009306:	2b00      	cmp	r3, #0
 8009308:	d004      	beq.n	8009314 <SFDP_BuildGenericDriver+0xad8>
    {
      Object->sfdp_private.DriverInfo.ReadInstruction = (uint8_t)JEDEC_XSPI10.Param_DWORD.D1.ReadFastCommand;
 800930a:	4b6f      	ldr	r3, [pc, #444]	@ (80094c8 <SFDP_BuildGenericDriver+0xc8c>)
 800930c:	785a      	ldrb	r2, [r3, #1]
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
    }

    if (JEDEC_XSPI10.Param_DWORD.D6._8D8D8DDefaultPOR_DummyCycle != 0u)
 8009314:	4b6c      	ldr	r3, [pc, #432]	@ (80094c8 <SFDP_BuildGenericDriver+0xc8c>)
 8009316:	7d1b      	ldrb	r3, [r3, #20]
 8009318:	f003 031f 	and.w	r3, r3, #31
 800931c:	b2db      	uxtb	r3, r3
 800931e:	2b00      	cmp	r3, #0
 8009320:	d00d      	beq.n	800933e <SFDP_BuildGenericDriver+0xb02>
    {
      /* Set the default dummy cycle of this mode */
      dummyCycles = JEDEC_XSPI10.Param_DWORD.D6._8D8D8DDefaultPOR_DummyCycle;
 8009322:	4b69      	ldr	r3, [pc, #420]	@ (80094c8 <SFDP_BuildGenericDriver+0xc8c>)
 8009324:	7d1b      	ldrb	r3, [r3, #20]
 8009326:	f3c3 0304 	ubfx	r3, r3, #0, #5
 800932a:	b2db      	uxtb	r3, r3
 800932c:	617b      	str	r3, [r7, #20]
      (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dummyCycles);
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	3308      	adds	r3, #8
 8009332:	f107 0214 	add.w	r2, r7, #20
 8009336:	2101      	movs	r1, #1
 8009338:	4618      	mov	r0, r3
 800933a:	f7fe fb21 	bl	8007980 <SAL_XSPI_MemoryConfig>
    }

    /* Adapt the memory interface frequency according to its capabilities */
    MaxFreqMhz = sfdp_getfrequencevalue(JEDEC_Basic.Params.Param_DWORD.D20._8D8D8D_MaximumSpeedWithStrobe);
 800933e:	4b63      	ldr	r3, [pc, #396]	@ (80094cc <SFDP_BuildGenericDriver+0xc90>)
 8009340:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 8009344:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8009348:	b2db      	uxtb	r3, r3
 800934a:	4618      	mov	r0, r3
 800934c:	f000 f906 	bl	800955c <sfdp_getfrequencevalue>
 8009350:	61f8      	str	r0, [r7, #28]
    if (MaxFreqMhz > Object->sfdp_private.DriverInfo.ClockIn)
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009356:	69fa      	ldr	r2, [r7, #28]
 8009358:	429a      	cmp	r2, r3
 800935a:	d902      	bls.n	8009362 <SFDP_BuildGenericDriver+0xb26>
    {
      /* Adjust the frequency with the ClockIn */
      MaxFreqMhz = Object->sfdp_private.DriverInfo.ClockIn;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009360:	61fb      	str	r3, [r7, #28]
    }

    /* Adapt the memory interface frequency according to max requested frequency as defined in configuration table. */
    if (Object->sfdp_public.MaxFreq != 0)
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	2b00      	cmp	r3, #0
 8009368:	d007      	beq.n	800937a <SFDP_BuildGenericDriver+0xb3e>
    {
      if (MaxFreqMhz > Object->sfdp_public.MaxFreq)
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	69fa      	ldr	r2, [r7, #28]
 8009370:	429a      	cmp	r2, r3
 8009372:	d902      	bls.n	800937a <SFDP_BuildGenericDriver+0xb3e>
      {
        /* Adjust the frequency with the max clock frequency defined in configuration table */
        MaxFreqMhz = Object->sfdp_public.MaxFreq;
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	61fb      	str	r3, [r7, #28]
      }
    }

    /* Update the clock to be aligned with selected configuration */
    if (HAL_OK != SAL_XSPI_SetClock(&Object->sfdp_private.SALObject, Object->sfdp_private.DriverInfo.ClockIn,
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	f103 0008 	add.w	r0, r3, #8
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	6e99      	ldr	r1, [r3, #104]	@ 0x68
 8009384:	f107 030c 	add.w	r3, r7, #12
 8009388:	69fa      	ldr	r2, [r7, #28]
 800938a:	f7fe fa87 	bl	800789c <SAL_XSPI_SetClock>
 800938e:	4603      	mov	r3, r0
 8009390:	2b00      	cmp	r3, #0
 8009392:	d003      	beq.n	800939c <SFDP_BuildGenericDriver+0xb60>
                                    MaxFreqMhz, &ClockOut))
    {
      retr = EXTMEM_SFDP_ERROR_SETCLOCK;
 8009394:	230d      	movs	r3, #13
 8009396:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      goto error;
 800939a:	e08c      	b.n	80094b6 <SFDP_BuildGenericDriver+0xc7a>
    }
    *FreqUpdated = 1u; /* Used to indicate that the clock configuration has been updated */
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	2201      	movs	r2, #1
 80093a0:	701a      	strb	r2, [r3, #0]

    /* get the dummy cycle value according to the real output clock */
    if ((ClockOut >= CLOCK_200MHZ) && (JEDEC_XSPI10.Param_DWORD.D4.Operation200Mhz_DummyCycle != 0u))
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	4a4a      	ldr	r2, [pc, #296]	@ (80094d0 <SFDP_BuildGenericDriver+0xc94>)
 80093a6:	4293      	cmp	r3, r2
 80093a8:	d913      	bls.n	80093d2 <SFDP_BuildGenericDriver+0xb96>
 80093aa:	4b47      	ldr	r3, [pc, #284]	@ (80094c8 <SFDP_BuildGenericDriver+0xc8c>)
 80093ac:	899b      	ldrh	r3, [r3, #12]
 80093ae:	f403 6378 	and.w	r3, r3, #3968	@ 0xf80
 80093b2:	b29b      	uxth	r3, r3
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d00c      	beq.n	80093d2 <SFDP_BuildGenericDriver+0xb96>
    {
      dummyCycles = JEDEC_XSPI10.Param_DWORD.D4.Operation200Mhz_DummyCycle;
 80093b8:	4b43      	ldr	r3, [pc, #268]	@ (80094c8 <SFDP_BuildGenericDriver+0xc8c>)
 80093ba:	899b      	ldrh	r3, [r3, #12]
 80093bc:	f3c3 13c4 	ubfx	r3, r3, #7, #5
 80093c0:	b2db      	uxtb	r3, r3
 80093c2:	617b      	str	r3, [r7, #20]
      dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D4.Operation200Mhz_ConfigPattern;
 80093c4:	4b40      	ldr	r3, [pc, #256]	@ (80094c8 <SFDP_BuildGenericDriver+0xc8c>)
 80093c6:	7b1b      	ldrb	r3, [r3, #12]
 80093c8:	f3c3 0384 	ubfx	r3, r3, #2, #5
 80093cc:	b2db      	uxtb	r3, r3
 80093ce:	623b      	str	r3, [r7, #32]
 80093d0:	e03b      	b.n	800944a <SFDP_BuildGenericDriver+0xc0e>
    }
    else if ((ClockOut >= CLOCK_166MHZ) && (JEDEC_XSPI10.Param_DWORD.D5.Operation166Mhz_DummyCycle != 0u))
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	4a3f      	ldr	r2, [pc, #252]	@ (80094d4 <SFDP_BuildGenericDriver+0xc98>)
 80093d6:	4293      	cmp	r3, r2
 80093d8:	d913      	bls.n	8009402 <SFDP_BuildGenericDriver+0xbc6>
 80093da:	4b3b      	ldr	r3, [pc, #236]	@ (80094c8 <SFDP_BuildGenericDriver+0xc8c>)
 80093dc:	7cdb      	ldrb	r3, [r3, #19]
 80093de:	f023 0307 	bic.w	r3, r3, #7
 80093e2:	b2db      	uxtb	r3, r3
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d00c      	beq.n	8009402 <SFDP_BuildGenericDriver+0xbc6>
    {
      dummyCycles = JEDEC_XSPI10.Param_DWORD.D5.Operation166Mhz_DummyCycle;
 80093e8:	4b37      	ldr	r3, [pc, #220]	@ (80094c8 <SFDP_BuildGenericDriver+0xc8c>)
 80093ea:	7cdb      	ldrb	r3, [r3, #19]
 80093ec:	f3c3 03c4 	ubfx	r3, r3, #3, #5
 80093f0:	b2db      	uxtb	r3, r3
 80093f2:	617b      	str	r3, [r7, #20]
      dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D5.Operation166Mhz_ConfigPattern;
 80093f4:	4b34      	ldr	r3, [pc, #208]	@ (80094c8 <SFDP_BuildGenericDriver+0xc8c>)
 80093f6:	8a5b      	ldrh	r3, [r3, #18]
 80093f8:	f3c3 1384 	ubfx	r3, r3, #6, #5
 80093fc:	b2db      	uxtb	r3, r3
 80093fe:	623b      	str	r3, [r7, #32]
 8009400:	e023      	b.n	800944a <SFDP_BuildGenericDriver+0xc0e>
    }
    else if ((ClockOut >= CLOCK_133MHZ) && (JEDEC_XSPI10.Param_DWORD.D5.Operation133Mhz_DummyCycle != 0u))
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	4a34      	ldr	r2, [pc, #208]	@ (80094d8 <SFDP_BuildGenericDriver+0xc9c>)
 8009406:	4293      	cmp	r3, r2
 8009408:	d913      	bls.n	8009432 <SFDP_BuildGenericDriver+0xbf6>
 800940a:	4b2f      	ldr	r3, [pc, #188]	@ (80094c8 <SFDP_BuildGenericDriver+0xc8c>)
 800940c:	7c9b      	ldrb	r3, [r3, #18]
 800940e:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8009412:	b2db      	uxtb	r3, r3
 8009414:	2b00      	cmp	r3, #0
 8009416:	d00c      	beq.n	8009432 <SFDP_BuildGenericDriver+0xbf6>
    {
      dummyCycles = JEDEC_XSPI10.Param_DWORD.D5.Operation133Mhz_DummyCycle;
 8009418:	4b2b      	ldr	r3, [pc, #172]	@ (80094c8 <SFDP_BuildGenericDriver+0xc8c>)
 800941a:	7c9b      	ldrb	r3, [r3, #18]
 800941c:	f3c3 0344 	ubfx	r3, r3, #1, #5
 8009420:	b2db      	uxtb	r3, r3
 8009422:	617b      	str	r3, [r7, #20]
      dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D5.Operation133Mhz_ConfigPattern;
 8009424:	4b28      	ldr	r3, [pc, #160]	@ (80094c8 <SFDP_BuildGenericDriver+0xc8c>)
 8009426:	691b      	ldr	r3, [r3, #16]
 8009428:	f3c3 3304 	ubfx	r3, r3, #12, #5
 800942c:	b2db      	uxtb	r3, r3
 800942e:	623b      	str	r3, [r7, #32]
 8009430:	e00b      	b.n	800944a <SFDP_BuildGenericDriver+0xc0e>
    }
    else /* if (ClockOut =< 100Mhz) */
    {
      dummyCycles = JEDEC_XSPI10.Param_DWORD.D5.Operation100Mhz_DummyCycle;
 8009432:	4b25      	ldr	r3, [pc, #148]	@ (80094c8 <SFDP_BuildGenericDriver+0xc8c>)
 8009434:	8a1b      	ldrh	r3, [r3, #16]
 8009436:	f3c3 13c4 	ubfx	r3, r3, #7, #5
 800943a:	b2db      	uxtb	r3, r3
 800943c:	617b      	str	r3, [r7, #20]
      dummyCyclesValue = JEDEC_XSPI10.Param_DWORD.D5.Operation100Mhz_ConfigPattern;
 800943e:	4b22      	ldr	r3, [pc, #136]	@ (80094c8 <SFDP_BuildGenericDriver+0xc8c>)
 8009440:	7c1b      	ldrb	r3, [r3, #16]
 8009442:	f3c3 0384 	ubfx	r3, r3, #2, #5
 8009446:	b2db      	uxtb	r3, r3
 8009448:	623b      	str	r3, [r7, #32]
    }

    /* Specific case of GigaDevice memory with wrongly coded SFDP table in JEDEC_SCCR_Map.Param_DWORD.D9 */
    if (Object->sfdp_private.ManuID == EXTMEM_MANUFACTURER_GIGADEVICE)
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009450:	2bc8      	cmp	r3, #200	@ 0xc8
 8009452:	d10a      	bne.n	800946a <SFDP_BuildGenericDriver+0xc2e>
    {
      dummyCycles = 16;
 8009454:	2310      	movs	r3, #16
 8009456:	617b      	str	r3, [r7, #20]
      (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dummyCycles);
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	3308      	adds	r3, #8
 800945c:	f107 0214 	add.w	r2, r7, #20
 8009460:	2101      	movs	r1, #1
 8009462:	4618      	mov	r0, r3
 8009464:	f7fe fa8c 	bl	8007980 <SAL_XSPI_MemoryConfig>
 8009468:	e025      	b.n	80094b6 <SFDP_BuildGenericDriver+0xc7a>
    }
    else
    {
      /* Write the dummy cycle value in the configuration register using information coming from SCCR Map */
      if ((0u != (Object->sfdp_private.Sfdp_table_mask & (uint32_t)SFDP_PARAMID_STATUS_CONTROL_CONFIG_REGISTER_MAP))
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009470:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009474:	2b00      	cmp	r3, #0
 8009476:	d017      	beq.n	80094a8 <SFDP_BuildGenericDriver+0xc6c>
          && (0u != JEDEC_SCCR_Map.Param_DWORD.D9.BitAvailable))
 8009478:	4b18      	ldr	r3, [pc, #96]	@ (80094dc <SFDP_BuildGenericDriver+0xca0>)
 800947a:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800947e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009482:	b2db      	uxtb	r3, r3
 8009484:	2b00      	cmp	r3, #0
 8009486:	d00f      	beq.n	80094a8 <SFDP_BuildGenericDriver+0xc6c>
      {
        /* Update the frequency with MaxFreqMhz information */
        if (sfdp_set_dummycycle(Object, dummyCyclesValue) == EXTMEM_SFDP_OK)
 8009488:	6a39      	ldr	r1, [r7, #32]
 800948a:	6878      	ldr	r0, [r7, #4]
 800948c:	f000 fa6c 	bl	8009968 <sfdp_set_dummycycle>
 8009490:	4603      	mov	r3, r0
 8009492:	2b00      	cmp	r3, #0
 8009494:	d10f      	bne.n	80094b6 <SFDP_BuildGenericDriver+0xc7a>
        {
          /* Set the dummy cycle corresponding */
          (void)SAL_XSPI_MemoryConfig(&Object->sfdp_private.SALObject, PARAM_DUMMY_CYCLES, (void *)&dummyCycles);
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	3308      	adds	r3, #8
 800949a:	f107 0214 	add.w	r2, r7, #20
 800949e:	2101      	movs	r1, #1
 80094a0:	4618      	mov	r0, r3
 80094a2:	f7fe fa6d 	bl	8007980 <SAL_XSPI_MemoryConfig>
        if (sfdp_set_dummycycle(Object, dummyCyclesValue) == EXTMEM_SFDP_OK)
 80094a6:	e006      	b.n	80094b6 <SFDP_BuildGenericDriver+0xc7a>
        }
      }
      else
      {
        retr = EXTMEM_SFDP_ERROR_CONFIGDUMMY;
 80094a8:	230e      	movs	r3, #14
 80094aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        goto error;
 80094ae:	e002      	b.n	80094b6 <SFDP_BuildGenericDriver+0xc7a>
          goto error;
 80094b0:	bf00      	nop
 80094b2:	e000      	b.n	80094b6 <SFDP_BuildGenericDriver+0xc7a>
      }
    }
  }

error :
 80094b4:	bf00      	nop
  return retr;
 80094b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80094ba:	4618      	mov	r0, r3
 80094bc:	372c      	adds	r7, #44	@ 0x2c
 80094be:	46bd      	mov	sp, r7
 80094c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80094c2:	bf00      	nop
 80094c4:	240003dc 	.word	0x240003dc
 80094c8:	240003e4 	.word	0x240003e4
 80094cc:	2400037c 	.word	0x2400037c
 80094d0:	0bebc1ff 	.word	0x0bebc1ff
 80094d4:	09e4f57f 	.word	0x09e4f57f
 80094d8:	07ed6b3f 	.word	0x07ed6b3f
 80094dc:	240003fc 	.word	0x240003fc

080094e0 <driver_check_FlagBUSY>:
  * @retval EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef Status of the operation: EXTMEM_DRIVER_NOR_SFDP_OK if not busy,
  *         error code otherwise.
  */
EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef driver_check_FlagBUSY(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *SFDPObject,
                                                           uint32_t Timeout)
{
 80094e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80094e2:	b089      	sub	sp, #36	@ 0x24
 80094e4:	af04      	add	r7, sp, #16
 80094e6:	6078      	str	r0, [r7, #4]
 80094e8:	6039      	str	r1, [r7, #0]
  EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_BUSY;
 80094ea:	23fb      	movs	r3, #251	@ 0xfb
 80094ec:	73fb      	strb	r3, [r7, #15]
  SFDP_DEBUG_STR((uint8_t *)__func__)
  if (0u != SFDPObject->sfdp_private.DriverInfo.ReadWIPCommand)
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d02b      	beq.n	8009550 <driver_check_FlagBUSY+0x70>
  {
    /* check that the WIP flag is not set */
    if (HAL_OK == SAL_XSPI_CheckStatusRegister(&SFDPObject->sfdp_private.SALObject,
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	f103 0008 	add.w	r0, r3, #8
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	f893 406c 	ldrb.w	r4, [r3, #108]	@ 0x6c
                                               SFDPObject->sfdp_private.DriverInfo.ReadWIPCommand,
                                               SFDPObject->sfdp_private.DriverInfo.WIPAddress,
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	f893 306f 	ldrb.w	r3, [r3, #111]	@ 0x6f
    if (HAL_OK == SAL_XSPI_CheckStatusRegister(&SFDPObject->sfdp_private.SALObject,
 800950a:	461e      	mov	r6, r3
                                               SFDPObject->sfdp_private.DriverInfo.WIPBusyPolarity
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	f893 306e 	ldrb.w	r3, [r3, #110]	@ 0x6e
 8009512:	461a      	mov	r2, r3
                                               << SFDPObject->sfdp_private.DriverInfo.WIPPosition,
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800951a:	fa02 f303 	lsl.w	r3, r2, r3
    if (HAL_OK == SAL_XSPI_CheckStatusRegister(&SFDPObject->sfdp_private.SALObject,
 800951e:	b2dd      	uxtb	r5, r3
                                               1u << SFDPObject->sfdp_private.DriverInfo.WIPPosition,
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 8009526:	461a      	mov	r2, r3
 8009528:	2301      	movs	r3, #1
 800952a:	4093      	lsls	r3, r2
    if (HAL_OK == SAL_XSPI_CheckStatusRegister(&SFDPObject->sfdp_private.SALObject,
 800952c:	b2db      	uxtb	r3, r3
 800952e:	687a      	ldr	r2, [r7, #4]
 8009530:	f892 205d 	ldrb.w	r2, [r2, #93]	@ 0x5d
 8009534:	6839      	ldr	r1, [r7, #0]
 8009536:	9102      	str	r1, [sp, #8]
 8009538:	9201      	str	r2, [sp, #4]
 800953a:	9300      	str	r3, [sp, #0]
 800953c:	462b      	mov	r3, r5
 800953e:	4632      	mov	r2, r6
 8009540:	4621      	mov	r1, r4
 8009542:	f7fe fda5 	bl	8008090 <SAL_XSPI_CheckStatusRegister>
 8009546:	4603      	mov	r3, r0
 8009548:	2b00      	cmp	r3, #0
 800954a:	d101      	bne.n	8009550 <driver_check_FlagBUSY+0x70>
                                               SFDPObject->sfdp_private.ManuID, Timeout))
    {
      retr = EXTMEM_DRIVER_NOR_SFDP_OK;
 800954c:	2300      	movs	r3, #0
 800954e:	73fb      	strb	r3, [r7, #15]
    }
  }
  return retr;
 8009550:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009554:	4618      	mov	r0, r3
 8009556:	3714      	adds	r7, #20
 8009558:	46bd      	mov	sp, r7
 800955a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800955c <sfdp_getfrequencevalue>:
  * @brief Returns the frequency value in Hz corresponding to a bit field.
  * @param BitField Bit field value from SFDP table.
  * @return Frequency value in Hz, or 0 if unknown.
  */
uint32_t sfdp_getfrequencevalue(uint32_t BitField)
{
 800955c:	b4b0      	push	{r4, r5, r7}
 800955e:	b08b      	sub	sp, #44	@ 0x2c
 8009560:	af00      	add	r7, sp, #0
 8009562:	6078      	str	r0, [r7, #4]
  const uint16_t freqMhz_table[] = { 0x0, 33, 50, 66, 80, 100, 133, 166, 200, 250, 266, 333, 400 };
 8009564:	4b0e      	ldr	r3, [pc, #56]	@ (80095a0 <sfdp_getfrequencevalue+0x44>)
 8009566:	f107 040c 	add.w	r4, r7, #12
 800956a:	461d      	mov	r5, r3
 800956c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800956e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009570:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8009574:	c403      	stmia	r4!, {r0, r1}
 8009576:	8022      	strh	r2, [r4, #0]
  SFDP_DEBUG_STR(__func__);

  if (BitField < 0b1010u)
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	2b09      	cmp	r3, #9
 800957c:	d80a      	bhi.n	8009594 <sfdp_getfrequencevalue+0x38>
  {
    return (uint32_t)freqMhz_table[BitField] * 1000000u;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	005b      	lsls	r3, r3, #1
 8009582:	3328      	adds	r3, #40	@ 0x28
 8009584:	443b      	add	r3, r7
 8009586:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
 800958a:	461a      	mov	r2, r3
 800958c:	4b05      	ldr	r3, [pc, #20]	@ (80095a4 <sfdp_getfrequencevalue+0x48>)
 800958e:	fb02 f303 	mul.w	r3, r2, r3
 8009592:	e000      	b.n	8009596 <sfdp_getfrequencevalue+0x3a>
  }
  return 0; /* the max frequency is unknown */
 8009594:	2300      	movs	r3, #0
}
 8009596:	4618      	mov	r0, r3
 8009598:	372c      	adds	r7, #44	@ 0x2c
 800959a:	46bd      	mov	sp, r7
 800959c:	bcb0      	pop	{r4, r5, r7}
 800959e:	4770      	bx	lr
 80095a0:	0800ae4c 	.word	0x0800ae4c
 80095a4:	000f4240 	.word	0x000f4240

080095a8 <sfdp_get_paraminfo>:
  * @param Param_info Pointer to the parameter info structure to be filled.
  * @return SFDP_StatusTypeDef: EXTMEM_SFDP_OK if successful, error code otherwise.
  */
SFDP_StatusTypeDef sfdp_get_paraminfo(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, uint32_t sfdp_address,
                                      SFDP_ParameterTable_t *Param_info)
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b088      	sub	sp, #32
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	60f8      	str	r0, [r7, #12]
 80095b0:	60b9      	str	r1, [r7, #8]
 80095b2:	607a      	str	r2, [r7, #4]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
 80095b4:	2300      	movs	r3, #0
 80095b6:	77fb      	strb	r3, [r7, #31]
  SFDP_ParameterHeader_t sfdp_param_header = {0};
 80095b8:	f107 0314 	add.w	r3, r7, #20
 80095bc:	2200      	movs	r2, #0
 80095be:	601a      	str	r2, [r3, #0]
 80095c0:	605a      	str	r2, [r3, #4]
  SFDP_DEBUG_STR(__func__);

  /* send the SFDP command to read the header */
  if (HAL_OK != SAL_XSPI_GetSFDP(&Object->sfdp_private.SALObject, sfdp_address,
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	f103 0008 	add.w	r0, r3, #8
 80095c8:	f107 0214 	add.w	r2, r7, #20
 80095cc:	2308      	movs	r3, #8
 80095ce:	68b9      	ldr	r1, [r7, #8]
 80095d0:	f7fe fb28 	bl	8007c24 <SAL_XSPI_GetSFDP>
 80095d4:	4603      	mov	r3, r0
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d002      	beq.n	80095e0 <sfdp_get_paraminfo+0x38>
                                 (uint8_t *)&sfdp_param_header, SFDP_PARAM_HEADER_SIZE))
  {
    retr = EXTMEM_SFDP_ERROR_SFDPREAD;
 80095da:	2303      	movs	r3, #3
 80095dc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80095de:	e0d9      	b.n	8009794 <sfdp_get_paraminfo+0x1ec>
  }

  Param_info->type = SFDP_PARAMID_UNKNOWN;
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	2200      	movs	r2, #0
 80095e4:	601a      	str	r2, [r3, #0]
  Param_info->size = sfdp_param_header.Length ;
 80095e6:	7dfa      	ldrb	r2, [r7, #23]
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	721a      	strb	r2, [r3, #8]
  Param_info->address = (((uint32_t)sfdp_param_header.TableAddressPointer[2u] << 16u)
 80095ec:	7ebb      	ldrb	r3, [r7, #26]
 80095ee:	041a      	lsls	r2, r3, #16
                         | ((uint32_t)sfdp_param_header.TableAddressPointer[1u] << 8u)
 80095f0:	7e7b      	ldrb	r3, [r7, #25]
 80095f2:	021b      	lsls	r3, r3, #8
 80095f4:	4313      	orrs	r3, r2
                         | ((uint32_t)sfdp_param_header.TableAddressPointer[0u]));
 80095f6:	7e3a      	ldrb	r2, [r7, #24]
 80095f8:	431a      	orrs	r2, r3
  Param_info->address = (((uint32_t)sfdp_param_header.TableAddressPointer[2u] << 16u)
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	605a      	str	r2, [r3, #4]

  if ((sfdp_param_header.ID_msb > 0x00u) && (sfdp_param_header.ID_msb < 0x80u))
 80095fe:	7efb      	ldrb	r3, [r7, #27]
 8009600:	2b00      	cmp	r3, #0
 8009602:	d010      	beq.n	8009626 <sfdp_get_paraminfo+0x7e>
 8009604:	7efb      	ldrb	r3, [r7, #27]
 8009606:	b25b      	sxtb	r3, r3
 8009608:	2b00      	cmp	r3, #0
 800960a:	db0c      	blt.n	8009626 <sfdp_get_paraminfo+0x7e>
  {
    if ((sfdp_param_header.ID_lsb & 0x01u) == 0x01u)
 800960c:	7d3b      	ldrb	r3, [r7, #20]
 800960e:	f003 0301 	and.w	r3, r3, #1
 8009612:	2b00      	cmp	r3, #0
 8009614:	d003      	beq.n	800961e <sfdp_get_paraminfo+0x76>
    {
      Param_info->type = SFDP_PARAMID_VENDOR;
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	2201      	movs	r2, #1
 800961a:	601a      	str	r2, [r3, #0]
    if ((sfdp_param_header.ID_lsb & 0x01u) == 0x01u)
 800961c:	e0ba      	b.n	8009794 <sfdp_get_paraminfo+0x1ec>
      SFDP_DEBUG_STR("-> type SFDP_PARAMID_VENDOR");
    }
    else
    {
      Param_info->type = SFDP_PARAMID_FUNCTION_VENDOR;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	2202      	movs	r2, #2
 8009622:	601a      	str	r2, [r3, #0]
    if ((sfdp_param_header.ID_lsb & 0x01u) == 0x01u)
 8009624:	e0b6      	b.n	8009794 <sfdp_get_paraminfo+0x1ec>
      SFDP_DEBUG_STR("-> type SFDP_PARAMID_FUNCTION_VENDOR");
    }
  }
  else if (sfdp_param_header.ID_msb >= 0x80u)
 8009626:	7efb      	ldrb	r3, [r7, #27]
 8009628:	b25b      	sxtb	r3, r3
 800962a:	2b00      	cmp	r3, #0
 800962c:	f280 80ae 	bge.w	800978c <sfdp_get_paraminfo+0x1e4>
  {
    if ((sfdp_param_header.ID_lsb & 0x01u) == 0x00u)
 8009630:	7d3b      	ldrb	r3, [r7, #20]
 8009632:	f003 0301 	and.w	r3, r3, #1
 8009636:	2b00      	cmp	r3, #0
 8009638:	d102      	bne.n	8009640 <sfdp_get_paraminfo+0x98>
    {
      Param_info->type = SFDP_PARAMID_FUNCTION_JEDEC;
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	2204      	movs	r2, #4
 800963e:	601a      	str	r2, [r3, #0]
      SFDP_DEBUG_STR("-> type SFDP_PARAMID_FUNCTION_JEDEC");
    }

    if (sfdp_param_header.ID_msb == SFDP_BASIC_PARAMETER_TABLE_MSB)
 8009640:	7efb      	ldrb	r3, [r7, #27]
 8009642:	2bff      	cmp	r3, #255	@ 0xff
 8009644:	f040 80a6 	bne.w	8009794 <sfdp_get_paraminfo+0x1ec>
    {
      switch (sfdp_param_header.ID_lsb)
 8009648:	7d3b      	ldrb	r3, [r7, #20]
 800964a:	2b0f      	cmp	r3, #15
 800964c:	dc4c      	bgt.n	80096e8 <sfdp_get_paraminfo+0x140>
 800964e:	2b00      	cmp	r3, #0
 8009650:	da24      	bge.n	800969c <sfdp_get_paraminfo+0xf4>
          Param_info->type = SFDP_PARAMID_RESERVED;
          SFDP_DEBUG_STR("-> info SFDP_PARAMID_RESERVED");
          break;
        default :
          SFDP_DEBUG_STR("-> info SFDP_PARAMID_????");
          break;
 8009652:	e09e      	b.n	8009792 <sfdp_get_paraminfo+0x1ea>
      switch (sfdp_param_header.ID_lsb)
 8009654:	3b81      	subs	r3, #129	@ 0x81
 8009656:	2b0d      	cmp	r3, #13
 8009658:	f200 809b 	bhi.w	8009792 <sfdp_get_paraminfo+0x1ea>
 800965c:	a201      	add	r2, pc, #4	@ (adr r2, 8009664 <sfdp_get_paraminfo+0xbc>)
 800965e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009662:	bf00      	nop
 8009664:	08009709 	.word	0x08009709
 8009668:	08009793 	.word	0x08009793
 800966c:	08009793 	.word	0x08009793
 8009670:	08009719 	.word	0x08009719
 8009674:	08009793 	.word	0x08009793
 8009678:	08009793 	.word	0x08009793
 800967c:	08009733 	.word	0x08009733
 8009680:	0800973d 	.word	0x0800973d
 8009684:	08009793 	.word	0x08009793
 8009688:	08009793 	.word	0x08009793
 800968c:	0800975b 	.word	0x0800975b
 8009690:	08009793 	.word	0x08009793
 8009694:	0800976f 	.word	0x0800976f
 8009698:	08009779 	.word	0x08009779
 800969c:	2b0f      	cmp	r3, #15
 800969e:	d878      	bhi.n	8009792 <sfdp_get_paraminfo+0x1ea>
 80096a0:	a201      	add	r2, pc, #4	@ (adr r2, 80096a8 <sfdp_get_paraminfo+0x100>)
 80096a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096a6:	bf00      	nop
 80096a8:	080096f3 	.word	0x080096f3
 80096ac:	08009793 	.word	0x08009793
 80096b0:	08009793 	.word	0x08009793
 80096b4:	08009711 	.word	0x08009711
 80096b8:	08009793 	.word	0x08009793
 80096bc:	08009721 	.word	0x08009721
 80096c0:	08009729 	.word	0x08009729
 80096c4:	08009793 	.word	0x08009793
 80096c8:	08009793 	.word	0x08009793
 80096cc:	08009747 	.word	0x08009747
 80096d0:	08009751 	.word	0x08009751
 80096d4:	08009793 	.word	0x08009793
 80096d8:	08009765 	.word	0x08009765
 80096dc:	08009793 	.word	0x08009793
 80096e0:	08009793 	.word	0x08009793
 80096e4:	08009783 	.word	0x08009783
 80096e8:	2b8e      	cmp	r3, #142	@ 0x8e
 80096ea:	dc52      	bgt.n	8009792 <sfdp_get_paraminfo+0x1ea>
 80096ec:	2b81      	cmp	r3, #129	@ 0x81
 80096ee:	dab1      	bge.n	8009654 <sfdp_get_paraminfo+0xac>
          break;
 80096f0:	e04f      	b.n	8009792 <sfdp_get_paraminfo+0x1ea>
          Param_info->type = SFDP_PARAMID_BASIC_SPIPROTOCOL;
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	2208      	movs	r2, #8
 80096f6:	601a      	str	r2, [r3, #0]
          Param_info->size = ((sfdp_param_header.Length) < SFDP_PARAMS_BASIC_TABLE_DEFAULTSIZE)
 80096f8:	7dfb      	ldrb	r3, [r7, #23]
                             ? sfdp_param_header.Length : SFDP_PARAMS_BASIC_TABLE_DEFAULTSIZE;
 80096fa:	2b17      	cmp	r3, #23
 80096fc:	bf28      	it	cs
 80096fe:	2317      	movcs	r3, #23
 8009700:	b2da      	uxtb	r2, r3
          Param_info->size = ((sfdp_param_header.Length) < SFDP_PARAMS_BASIC_TABLE_DEFAULTSIZE)
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	721a      	strb	r2, [r3, #8]
          break;
 8009706:	e045      	b.n	8009794 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_SECTORMAP;
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	2210      	movs	r2, #16
 800970c:	601a      	str	r2, [r3, #0]
          break;
 800970e:	e041      	b.n	8009794 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_RPMC;
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	2220      	movs	r2, #32
 8009714:	601a      	str	r2, [r3, #0]
          break;
 8009716:	e03d      	b.n	8009794 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_4BYTE_ADDRESS_INSTRUCTION;
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	2240      	movs	r2, #64	@ 0x40
 800971c:	601a      	str	r2, [r3, #0]
          break;
 800971e:	e039      	b.n	8009794 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_XSPI_V1_0;
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	2280      	movs	r2, #128	@ 0x80
 8009724:	601a      	str	r2, [r3, #0]
          break;
 8009726:	e035      	b.n	8009794 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_XSPI_V2_0;
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800972e:	601a      	str	r2, [r3, #0]
          break;
 8009730:	e030      	b.n	8009794 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_STATUS_CONTROL_CONFIG_REGISTER_MAP;
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009738:	601a      	str	r2, [r3, #0]
          break;
 800973a:	e02b      	b.n	8009794 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_STATUS_CONTROL_CONFIG_REGISTER_MAP_MULTICHIP;
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009742:	601a      	str	r2, [r3, #0]
          break;
 8009744:	e026      	b.n	8009794 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_STATUS_CONTROL_CONFIG_XSPI_V2_0;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800974c:	601a      	str	r2, [r3, #0]
          break;
 800974e:	e021      	b.n	8009794 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_OCTAL_DDR;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8009756:	601a      	str	r2, [r3, #0]
          break;
 8009758:	e01c      	b.n	8009794 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_MSPT;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8009760:	601a      	str	r2, [r3, #0]
          break;
 8009762:	e017      	b.n	8009794 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_X4QUAD_DS;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800976a:	601a      	str	r2, [r3, #0]
          break;
 800976c:	e012      	b.n	8009794 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_QUAD_DDR;
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8009774:	601a      	str	r2, [r3, #0]
          break;
 8009776:	e00d      	b.n	8009794 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_SECURE_PACKET_READ_WRITE;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800977e:	601a      	str	r2, [r3, #0]
          break;
 8009780:	e008      	b.n	8009794 <sfdp_get_paraminfo+0x1ec>
          Param_info->type = SFDP_PARAMID_RESERVED;
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8009788:	601a      	str	r2, [r3, #0]
          break;
 800978a:	e003      	b.n	8009794 <sfdp_get_paraminfo+0x1ec>
  }
  else
  {
    /* Unexpected value for MSB field of SFDP Parameter ID */
    SFDP_DEBUG_STR("-> Unexpected value for MSB field of SFDP Parameter ID");
    retr = EXTMEM_SFDP_ERROR_SFDPREAD;
 800978c:	2303      	movs	r3, #3
 800978e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009790:	e000      	b.n	8009794 <sfdp_get_paraminfo+0x1ec>
          break;
 8009792:	bf00      	nop
  }

error:
  return retr;
 8009794:	7ffb      	ldrb	r3, [r7, #31]
}
 8009796:	4618      	mov	r0, r3
 8009798:	3720      	adds	r7, #32
 800979a:	46bd      	mov	sp, r7
 800979c:	bd80      	pop	{r7, pc}
 800979e:	bf00      	nop

080097a0 <sfdp_enter_octal_mode>:
  * @brief Executes the octal DDR table to enter octal DDR mode.
  * @param Object Pointer to the NOR SFDP memory instance object descriptor.
  * @return SFDP_StatusTypeDef: EXTMEM_SFDP_OK if successful, error code otherwise.
  */
SFDP_StatusTypeDef sfdp_enter_octal_mode(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object)
{
 80097a0:	b590      	push	{r4, r7, lr}
 80097a2:	b085      	sub	sp, #20
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
 80097a8:	2300      	movs	r3, #0
 80097aa:	73fb      	strb	r3, [r7, #15]
  uint8_t data[7];
  SFDP_DEBUG_STR(__func__);
  /* D1-D2 command */
  if (0u != JEDEC_OctalDdr.Param_DWORD.D1.LengthCommand)
 80097ac:	4b6d      	ldr	r3, [pc, #436]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 80097ae:	78db      	ldrb	r3, [r3, #3]
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d028      	beq.n	8009806 <sfdp_enter_octal_mode+0x66>
  {
    data[0] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D1.Byte1CommandSequence;
 80097b4:	4b6b      	ldr	r3, [pc, #428]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 80097b6:	789b      	ldrb	r3, [r3, #2]
 80097b8:	723b      	strb	r3, [r7, #8]
    data[1] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D1.Byte2CommandSequence;
 80097ba:	4b6a      	ldr	r3, [pc, #424]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 80097bc:	785b      	ldrb	r3, [r3, #1]
 80097be:	727b      	strb	r3, [r7, #9]
    data[2] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D1.Byte3CommandSequence;
 80097c0:	4b68      	ldr	r3, [pc, #416]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 80097c2:	781b      	ldrb	r3, [r3, #0]
 80097c4:	72bb      	strb	r3, [r7, #10]
    data[3] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte4CommandSequence;
 80097c6:	4b67      	ldr	r3, [pc, #412]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 80097c8:	79db      	ldrb	r3, [r3, #7]
 80097ca:	72fb      	strb	r3, [r7, #11]
    data[4] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte5CommandSequence;
 80097cc:	4b65      	ldr	r3, [pc, #404]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 80097ce:	799b      	ldrb	r3, [r3, #6]
 80097d0:	733b      	strb	r3, [r7, #12]
    data[5] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte6CommandSequence;
 80097d2:	4b64      	ldr	r3, [pc, #400]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 80097d4:	795b      	ldrb	r3, [r3, #5]
 80097d6:	737b      	strb	r3, [r7, #13]
    data[6] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D2.Byte7CommandSequence;
 80097d8:	4b62      	ldr	r3, [pc, #392]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 80097da:	791b      	ldrb	r3, [r3, #4]
 80097dc:	73bb      	strb	r3, [r7, #14]

    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	f103 0008 	add.w	r0, r3, #8
 80097e4:	7a39      	ldrb	r1, [r7, #8]
                                           (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D1.LengthCommand - 1u)))
 80097e6:	4b5f      	ldr	r3, [pc, #380]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 80097e8:	78db      	ldrb	r3, [r3, #3]
    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
 80097ea:	3b01      	subs	r3, #1
 80097ec:	b29c      	uxth	r4, r3
 80097ee:	f107 0308 	add.w	r3, r7, #8
 80097f2:	1c5a      	adds	r2, r3, #1
 80097f4:	4623      	mov	r3, r4
 80097f6:	f7fe fb3e 	bl	8007e76 <SAL_XSPI_CommandSendData>
 80097fa:	4603      	mov	r3, r0
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d002      	beq.n	8009806 <sfdp_enter_octal_mode+0x66>
    {
      retr = EXTMEM_SFDP_ERROR_OCTALMODE;
 8009800:	230b      	movs	r3, #11
 8009802:	73fb      	strb	r3, [r7, #15]
      goto error;
 8009804:	e0a9      	b.n	800995a <sfdp_enter_octal_mode+0x1ba>
    }
  }

  /* D3-D4 command */
  if (0u != JEDEC_OctalDdr.Param_DWORD.D3.LengthCommand)
 8009806:	4b57      	ldr	r3, [pc, #348]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 8009808:	7adb      	ldrb	r3, [r3, #11]
 800980a:	2b00      	cmp	r3, #0
 800980c:	d032      	beq.n	8009874 <sfdp_enter_octal_mode+0xd4>
  {
    /* wait for busy flag clear */
    if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100u))
 800980e:	2164      	movs	r1, #100	@ 0x64
 8009810:	6878      	ldr	r0, [r7, #4]
 8009812:	f7ff fe65 	bl	80094e0 <driver_check_FlagBUSY>
 8009816:	4603      	mov	r3, r0
 8009818:	2b00      	cmp	r3, #0
 800981a:	d002      	beq.n	8009822 <sfdp_enter_octal_mode+0x82>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
 800981c:	230c      	movs	r3, #12
 800981e:	73fb      	strb	r3, [r7, #15]
      goto error;
 8009820:	e09b      	b.n	800995a <sfdp_enter_octal_mode+0x1ba>
    }

    data[0] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D3.Byte1CommandSequence;
 8009822:	4b50      	ldr	r3, [pc, #320]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 8009824:	7a9b      	ldrb	r3, [r3, #10]
 8009826:	723b      	strb	r3, [r7, #8]
    data[1] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D3.Byte2CommandSequence;
 8009828:	4b4e      	ldr	r3, [pc, #312]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 800982a:	7a5b      	ldrb	r3, [r3, #9]
 800982c:	727b      	strb	r3, [r7, #9]
    data[2] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D3.Byte3CommandSequence;
 800982e:	4b4d      	ldr	r3, [pc, #308]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 8009830:	7a1b      	ldrb	r3, [r3, #8]
 8009832:	72bb      	strb	r3, [r7, #10]
    data[3] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte4CommandSequence;
 8009834:	4b4b      	ldr	r3, [pc, #300]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 8009836:	7bdb      	ldrb	r3, [r3, #15]
 8009838:	72fb      	strb	r3, [r7, #11]
    data[4] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte5CommandSequence;
 800983a:	4b4a      	ldr	r3, [pc, #296]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 800983c:	7b9b      	ldrb	r3, [r3, #14]
 800983e:	733b      	strb	r3, [r7, #12]
    data[5] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte6CommandSequence;
 8009840:	4b48      	ldr	r3, [pc, #288]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 8009842:	7b5b      	ldrb	r3, [r3, #13]
 8009844:	737b      	strb	r3, [r7, #13]
    data[6] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D4.Byte7CommandSequence;
 8009846:	4b47      	ldr	r3, [pc, #284]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 8009848:	7b1b      	ldrb	r3, [r3, #12]
 800984a:	73bb      	strb	r3, [r7, #14]

    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	f103 0008 	add.w	r0, r3, #8
 8009852:	7a39      	ldrb	r1, [r7, #8]
                                           (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D3.LengthCommand - 1u)))
 8009854:	4b43      	ldr	r3, [pc, #268]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 8009856:	7adb      	ldrb	r3, [r3, #11]
    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
 8009858:	3b01      	subs	r3, #1
 800985a:	b29c      	uxth	r4, r3
 800985c:	f107 0308 	add.w	r3, r7, #8
 8009860:	1c5a      	adds	r2, r3, #1
 8009862:	4623      	mov	r3, r4
 8009864:	f7fe fb07 	bl	8007e76 <SAL_XSPI_CommandSendData>
 8009868:	4603      	mov	r3, r0
 800986a:	2b00      	cmp	r3, #0
 800986c:	d002      	beq.n	8009874 <sfdp_enter_octal_mode+0xd4>
    {
      retr = EXTMEM_SFDP_ERROR_OCTALMODE;
 800986e:	230b      	movs	r3, #11
 8009870:	73fb      	strb	r3, [r7, #15]
      goto error;
 8009872:	e072      	b.n	800995a <sfdp_enter_octal_mode+0x1ba>
    }
  }

  /* D5-D6 command */
  if (0u != JEDEC_OctalDdr.Param_DWORD.D5.LengthCommand)
 8009874:	4b3b      	ldr	r3, [pc, #236]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 8009876:	7cdb      	ldrb	r3, [r3, #19]
 8009878:	2b00      	cmp	r3, #0
 800987a:	d032      	beq.n	80098e2 <sfdp_enter_octal_mode+0x142>
  {
    /* wait for busy flag clear */
    if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100u))
 800987c:	2164      	movs	r1, #100	@ 0x64
 800987e:	6878      	ldr	r0, [r7, #4]
 8009880:	f7ff fe2e 	bl	80094e0 <driver_check_FlagBUSY>
 8009884:	4603      	mov	r3, r0
 8009886:	2b00      	cmp	r3, #0
 8009888:	d002      	beq.n	8009890 <sfdp_enter_octal_mode+0xf0>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
 800988a:	230c      	movs	r3, #12
 800988c:	73fb      	strb	r3, [r7, #15]
      goto error;
 800988e:	e064      	b.n	800995a <sfdp_enter_octal_mode+0x1ba>
    }

    data[0] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D5.Byte1CommandSequence;
 8009890:	4b34      	ldr	r3, [pc, #208]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 8009892:	7c9b      	ldrb	r3, [r3, #18]
 8009894:	723b      	strb	r3, [r7, #8]
    data[1] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D5.Byte2CommandSequence;
 8009896:	4b33      	ldr	r3, [pc, #204]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 8009898:	7c5b      	ldrb	r3, [r3, #17]
 800989a:	727b      	strb	r3, [r7, #9]
    data[2] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D5.Byte3CommandSequence;
 800989c:	4b31      	ldr	r3, [pc, #196]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 800989e:	7c1b      	ldrb	r3, [r3, #16]
 80098a0:	72bb      	strb	r3, [r7, #10]
    data[3] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte4CommandSequence;
 80098a2:	4b30      	ldr	r3, [pc, #192]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 80098a4:	7ddb      	ldrb	r3, [r3, #23]
 80098a6:	72fb      	strb	r3, [r7, #11]
    data[4] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte5CommandSequence;
 80098a8:	4b2e      	ldr	r3, [pc, #184]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 80098aa:	7d9b      	ldrb	r3, [r3, #22]
 80098ac:	733b      	strb	r3, [r7, #12]
    data[5] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte6CommandSequence;
 80098ae:	4b2d      	ldr	r3, [pc, #180]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 80098b0:	7d5b      	ldrb	r3, [r3, #21]
 80098b2:	737b      	strb	r3, [r7, #13]
    data[6] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D6.Byte7CommandSequence;
 80098b4:	4b2b      	ldr	r3, [pc, #172]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 80098b6:	7d1b      	ldrb	r3, [r3, #20]
 80098b8:	73bb      	strb	r3, [r7, #14]

    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	f103 0008 	add.w	r0, r3, #8
 80098c0:	7a39      	ldrb	r1, [r7, #8]
                                           (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D5.LengthCommand - 1u)))
 80098c2:	4b28      	ldr	r3, [pc, #160]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 80098c4:	7cdb      	ldrb	r3, [r3, #19]
    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
 80098c6:	3b01      	subs	r3, #1
 80098c8:	b29c      	uxth	r4, r3
 80098ca:	f107 0308 	add.w	r3, r7, #8
 80098ce:	1c5a      	adds	r2, r3, #1
 80098d0:	4623      	mov	r3, r4
 80098d2:	f7fe fad0 	bl	8007e76 <SAL_XSPI_CommandSendData>
 80098d6:	4603      	mov	r3, r0
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d002      	beq.n	80098e2 <sfdp_enter_octal_mode+0x142>
    {
      retr = EXTMEM_SFDP_ERROR_OCTALMODE;
 80098dc:	230b      	movs	r3, #11
 80098de:	73fb      	strb	r3, [r7, #15]
      goto error;
 80098e0:	e03b      	b.n	800995a <sfdp_enter_octal_mode+0x1ba>
    }
  }

  /* D7-D8 command */
  if (0u != JEDEC_OctalDdr.Param_DWORD.D7.LengthCommand)
 80098e2:	4b20      	ldr	r3, [pc, #128]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 80098e4:	7edb      	ldrb	r3, [r3, #27]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d032      	beq.n	8009950 <sfdp_enter_octal_mode+0x1b0>
  {
    /* wait for busy flag clear */
    if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100u))
 80098ea:	2164      	movs	r1, #100	@ 0x64
 80098ec:	6878      	ldr	r0, [r7, #4]
 80098ee:	f7ff fdf7 	bl	80094e0 <driver_check_FlagBUSY>
 80098f2:	4603      	mov	r3, r0
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d002      	beq.n	80098fe <sfdp_enter_octal_mode+0x15e>
    {
      retr = EXTMEM_SFDP_ERROR_DRIVER;
 80098f8:	230c      	movs	r3, #12
 80098fa:	73fb      	strb	r3, [r7, #15]
      goto error;
 80098fc:	e02d      	b.n	800995a <sfdp_enter_octal_mode+0x1ba>
    }

    data[0] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D7.Byte1CommandSequence;
 80098fe:	4b19      	ldr	r3, [pc, #100]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 8009900:	7e9b      	ldrb	r3, [r3, #26]
 8009902:	723b      	strb	r3, [r7, #8]
    data[1] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D7.Byte2CommandSequence;
 8009904:	4b17      	ldr	r3, [pc, #92]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 8009906:	7e5b      	ldrb	r3, [r3, #25]
 8009908:	727b      	strb	r3, [r7, #9]
    data[2] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D7.Byte3CommandSequence;
 800990a:	4b16      	ldr	r3, [pc, #88]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 800990c:	7e1b      	ldrb	r3, [r3, #24]
 800990e:	72bb      	strb	r3, [r7, #10]
    data[3] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D8.Byte4CommandSequence;
 8009910:	4b14      	ldr	r3, [pc, #80]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 8009912:	7fdb      	ldrb	r3, [r3, #31]
 8009914:	72fb      	strb	r3, [r7, #11]
    data[4] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D8.Byte5CommandSequence;
 8009916:	4b13      	ldr	r3, [pc, #76]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 8009918:	7f9b      	ldrb	r3, [r3, #30]
 800991a:	733b      	strb	r3, [r7, #12]
    data[5] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D8.Byte6CommandSequence;
 800991c:	4b11      	ldr	r3, [pc, #68]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 800991e:	7f5b      	ldrb	r3, [r3, #29]
 8009920:	737b      	strb	r3, [r7, #13]
    data[6] = (uint8_t)JEDEC_OctalDdr.Param_DWORD.D8.Byte7CommandSequence;
 8009922:	4b10      	ldr	r3, [pc, #64]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 8009924:	7f1b      	ldrb	r3, [r3, #28]
 8009926:	73bb      	strb	r3, [r7, #14]

    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	f103 0008 	add.w	r0, r3, #8
 800992e:	7a39      	ldrb	r1, [r7, #8]
                                           (uint16_t)(JEDEC_OctalDdr.Param_DWORD.D7.LengthCommand - 1u)))
 8009930:	4b0c      	ldr	r3, [pc, #48]	@ (8009964 <sfdp_enter_octal_mode+0x1c4>)
 8009932:	7edb      	ldrb	r3, [r3, #27]
    if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, data[0], &data[1],
 8009934:	3b01      	subs	r3, #1
 8009936:	b29c      	uxth	r4, r3
 8009938:	f107 0308 	add.w	r3, r7, #8
 800993c:	1c5a      	adds	r2, r3, #1
 800993e:	4623      	mov	r3, r4
 8009940:	f7fe fa99 	bl	8007e76 <SAL_XSPI_CommandSendData>
 8009944:	4603      	mov	r3, r0
 8009946:	2b00      	cmp	r3, #0
 8009948:	d002      	beq.n	8009950 <sfdp_enter_octal_mode+0x1b0>
    {
      retr = EXTMEM_SFDP_ERROR_OCTALMODE;
 800994a:	230b      	movs	r3, #11
 800994c:	73fb      	strb	r3, [r7, #15]
      goto error;
 800994e:	e004      	b.n	800995a <sfdp_enter_octal_mode+0x1ba>

    /* no more wait for busy flag clear here, as command format might have changed to Octal */
  }

  /* Abort any ongoing transfer to avoid performance issue */
  SAL_XSPI_Abort(&Object->sfdp_private.SALObject);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	3308      	adds	r3, #8
 8009954:	4618      	mov	r0, r3
 8009956:	f7fe fcd4 	bl	8008302 <SAL_XSPI_Abort>

error:
  return retr;
 800995a:	7bfb      	ldrb	r3, [r7, #15]
}
 800995c:	4618      	mov	r0, r3
 800995e:	3714      	adds	r7, #20
 8009960:	46bd      	mov	sp, r7
 8009962:	bd90      	pop	{r4, r7, pc}
 8009964:	2400046c 	.word	0x2400046c

08009968 <sfdp_set_dummycycle>:
  * @param Object Pointer to the NOR SFDP memory instance object descriptor.
  * @param DummyValue Dummy cycle value to set.
  * @return SFDP_StatusTypeDef: EXTMEM_SFDP_OK if successful, error code otherwise.
  */
SFDP_StatusTypeDef sfdp_set_dummycycle(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, uint32_t DummyValue)
{
 8009968:	b5f0      	push	{r4, r5, r6, r7, lr}
 800996a:	b08b      	sub	sp, #44	@ 0x2c
 800996c:	af04      	add	r7, sp, #16
 800996e:	6078      	str	r0, [r7, #4]
 8009970:	6039      	str	r1, [r7, #0]
  const uint8_t MaskWaitStateValue[4] = { 0x3u, 0x7u, 0xFu, 0x1Fu };
 8009972:	4b6d      	ldr	r3, [pc, #436]	@ (8009b28 <sfdp_set_dummycycle+0x1c0>)
 8009974:	60fb      	str	r3, [r7, #12]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_OK;
 8009976:	2300      	movs	r3, #0
 8009978:	75fb      	strb	r3, [r7, #23]
  uint8_t localValue[2] = { 0 };
 800997a:	2300      	movs	r3, #0
 800997c:	813b      	strh	r3, [r7, #8]
  uint32_t Address;

  if ((JEDEC_SCCR_Map.Param_DWORD.D9.BitAccessedByCommandsUsingAddress == 0u) &&
 800997e:	4b6b      	ldr	r3, [pc, #428]	@ (8009b2c <sfdp_set_dummycycle+0x1c4>)
 8009980:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8009984:	f003 0310 	and.w	r3, r3, #16
 8009988:	b2db      	uxtb	r3, r3
 800998a:	2b00      	cmp	r3, #0
 800998c:	d10a      	bne.n	80099a4 <sfdp_set_dummycycle+0x3c>
      (JEDEC_SCCR_Map.Param_DWORD.D9.BitAvailable == 1u))
 800998e:	4b67      	ldr	r3, [pc, #412]	@ (8009b2c <sfdp_set_dummycycle+0x1c4>)
 8009990:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8009994:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009998:	b2db      	uxtb	r3, r3
  if ((JEDEC_SCCR_Map.Param_DWORD.D9.BitAccessedByCommandsUsingAddress == 0u) &&
 800999a:	2b00      	cmp	r3, #0
 800999c:	d002      	beq.n	80099a4 <sfdp_set_dummycycle+0x3c>
  {
    /* Not yet supported */
    retr = EXTMEM_SFDP_ERROR_DRIVER;
 800999e:	230c      	movs	r3, #12
 80099a0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80099a2:	e0bb      	b.n	8009b1c <sfdp_set_dummycycle+0x1b4>
  }

  /* Compute the Address */
  if (JEDEC_SCCR_Map.Param_DWORD.D9.LocalAddress == 1u)
 80099a4:	4b61      	ldr	r3, [pc, #388]	@ (8009b2c <sfdp_set_dummycycle+0x1c4>)
 80099a6:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80099aa:	f003 0308 	and.w	r3, r3, #8
 80099ae:	b2db      	uxtb	r3, r3
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d005      	beq.n	80099c0 <sfdp_set_dummycycle+0x58>
  {
    /* Local Address is found in Byte 1 of 32-bit address */
    Address = JEDEC_SCCR_Map.Param_DWORD.D9.AddressRegisterOrModesSupported << 8;
 80099b4:	4b5d      	ldr	r3, [pc, #372]	@ (8009b2c <sfdp_set_dummycycle+0x1c4>)
 80099b6:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80099ba:	021b      	lsls	r3, r3, #8
 80099bc:	613b      	str	r3, [r7, #16]
 80099be:	e00b      	b.n	80099d8 <sfdp_set_dummycycle+0x70>
  }
  else
  {
    /* Specific case of GigaDevice GD25LX512ME where register address is wrongly coded in SFDP table */
    if (Object->sfdp_private.ManuID == 0xC8)
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80099c6:	2bc8      	cmp	r3, #200	@ 0xc8
 80099c8:	d102      	bne.n	80099d0 <sfdp_set_dummycycle+0x68>
    {
      /* Address value in datasheet : 1, address value coded in SFDP table 200 */
      Address = 1U;
 80099ca:	2301      	movs	r3, #1
 80099cc:	613b      	str	r3, [r7, #16]
 80099ce:	e003      	b.n	80099d8 <sfdp_set_dummycycle+0x70>
    }
    else
    {
      /* Local address for Variable Dummy Cycle Settings bits is found in last byte of the address */
      Address = JEDEC_SCCR_Map.Param_DWORD.D9.AddressRegisterOrModesSupported;
 80099d0:	4b56      	ldr	r3, [pc, #344]	@ (8009b2c <sfdp_set_dummycycle+0x1c4>)
 80099d2:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80099d6:	613b      	str	r3, [r7, #16]
    }
  }

  /* Read the configuration */
  if (HAL_OK != SAL_XSPI_CommandSendReadAddress(&Object->sfdp_private.SALObject,
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	f103 0008 	add.w	r0, r3, #8
 80099de:	4b53      	ldr	r3, [pc, #332]	@ (8009b2c <sfdp_set_dummycycle+0x1c4>)
 80099e0:	f893 1021 	ldrb.w	r1, [r3, #33]	@ 0x21
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80099ea:	f107 0208 	add.w	r2, r7, #8
 80099ee:	9301      	str	r3, [sp, #4]
 80099f0:	2302      	movs	r3, #2
 80099f2:	9300      	str	r3, [sp, #0]
 80099f4:	4613      	mov	r3, r2
 80099f6:	693a      	ldr	r2, [r7, #16]
 80099f8:	f7fe fae5 	bl	8007fc6 <SAL_XSPI_CommandSendReadAddress>
 80099fc:	4603      	mov	r3, r0
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d002      	beq.n	8009a08 <sfdp_set_dummycycle+0xa0>
                                                Address,
                                                (uint8_t *)localValue,
                                                2u,
                                                Object->sfdp_private.ManuID))
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
 8009a02:	230c      	movs	r3, #12
 8009a04:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009a06:	e089      	b.n	8009b1c <sfdp_set_dummycycle+0x1b4>
  }

  /* send command to write enable */
  if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject,
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	f103 0008 	add.w	r0, r3, #8
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	f893 1070 	ldrb.w	r1, [r3, #112]	@ 0x70
 8009a14:	2300      	movs	r3, #0
 8009a16:	2200      	movs	r2, #0
 8009a18:	f7fe fa2d 	bl	8007e76 <SAL_XSPI_CommandSendData>
 8009a1c:	4603      	mov	r3, r0
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d002      	beq.n	8009a28 <sfdp_set_dummycycle+0xc0>
                                         Object->sfdp_private.DriverInfo.WriteWELCommand, NULL, 0u))
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
 8009a22:	230c      	movs	r3, #12
 8009a24:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009a26:	e079      	b.n	8009b1c <sfdp_set_dummycycle+0x1b4>
  }

  /* control the write enable */
  if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	f103 0008 	add.w	r0, r3, #8
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	f893 1071 	ldrb.w	r1, [r3, #113]	@ 0x71
                                             Object->sfdp_private.DriverInfo.ReadWELCommand,
                                             Object->sfdp_private.DriverInfo.WELAddress,
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
  if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
 8009a3a:	461e      	mov	r6, r3
                                             ((Object->sfdp_private.DriverInfo.WELBusyPolarity == 0u) ? 1u : 0u)
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d101      	bne.n	8009a4a <sfdp_set_dummycycle+0xe2>
 8009a46:	2301      	movs	r3, #1
 8009a48:	e000      	b.n	8009a4c <sfdp_set_dummycycle+0xe4>
 8009a4a:	2300      	movs	r3, #0
                                             << Object->sfdp_private.DriverInfo.WELPosition,
 8009a4c:	687a      	ldr	r2, [r7, #4]
 8009a4e:	f892 2072 	ldrb.w	r2, [r2, #114]	@ 0x72
 8009a52:	4093      	lsls	r3, r2
  if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
 8009a54:	b2dc      	uxtb	r4, r3
                                             1u << Object->sfdp_private.DriverInfo.WELPosition,
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8009a5c:	461a      	mov	r2, r3
 8009a5e:	2301      	movs	r3, #1
 8009a60:	4093      	lsls	r3, r2
  if (HAL_OK != SAL_XSPI_CheckStatusRegister(&Object->sfdp_private.SALObject,
 8009a62:	b2db      	uxtb	r3, r3
 8009a64:	687a      	ldr	r2, [r7, #4]
 8009a66:	f892 205d 	ldrb.w	r2, [r2, #93]	@ 0x5d
 8009a6a:	f44f 757a 	mov.w	r5, #1000	@ 0x3e8
 8009a6e:	9502      	str	r5, [sp, #8]
 8009a70:	9201      	str	r2, [sp, #4]
 8009a72:	9300      	str	r3, [sp, #0]
 8009a74:	4623      	mov	r3, r4
 8009a76:	4632      	mov	r2, r6
 8009a78:	f7fe fb0a 	bl	8008090 <SAL_XSPI_CheckStatusRegister>
 8009a7c:	4603      	mov	r3, r0
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d002      	beq.n	8009a88 <sfdp_set_dummycycle+0x120>
                                             Object->sfdp_private.ManuID, 1000))
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
 8009a82:	230c      	movs	r3, #12
 8009a84:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009a86:	e049      	b.n	8009b1c <sfdp_set_dummycycle+0x1b4>
  }

  /* clear the value */
  localValue[0] = localValue[0] & ~(MaskWaitStateValue[JEDEC_SCCR_Map.Param_DWORD.D9.NumberBitsUsedToSetWaitStates]
 8009a88:	7a3b      	ldrb	r3, [r7, #8]
 8009a8a:	b25a      	sxtb	r2, r3
 8009a8c:	4b27      	ldr	r3, [pc, #156]	@ (8009b2c <sfdp_set_dummycycle+0x1c4>)
 8009a8e:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8009a92:	f3c3 1341 	ubfx	r3, r3, #5, #2
 8009a96:	b2db      	uxtb	r3, r3
 8009a98:	3318      	adds	r3, #24
 8009a9a:	443b      	add	r3, r7
 8009a9c:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8009aa0:	4619      	mov	r1, r3
                                    << JEDEC_SCCR_Map.Param_DWORD.D9.BitLocationLSBPhysicalBitsRegister);
 8009aa2:	4b22      	ldr	r3, [pc, #136]	@ (8009b2c <sfdp_set_dummycycle+0x1c4>)
 8009aa4:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8009aa8:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8009aac:	b2db      	uxtb	r3, r3
 8009aae:	fa01 f303 	lsl.w	r3, r1, r3
  localValue[0] = localValue[0] & ~(MaskWaitStateValue[JEDEC_SCCR_Map.Param_DWORD.D9.NumberBitsUsedToSetWaitStates]
 8009ab2:	b25b      	sxtb	r3, r3
 8009ab4:	43db      	mvns	r3, r3
 8009ab6:	b25b      	sxtb	r3, r3
 8009ab8:	4013      	ands	r3, r2
 8009aba:	b25b      	sxtb	r3, r3
 8009abc:	b2db      	uxtb	r3, r3
 8009abe:	723b      	strb	r3, [r7, #8]

  /* Apply the value with the mask */
  localValue[0] = localValue[0]
 8009ac0:	7a3a      	ldrb	r2, [r7, #8]
                  | (uint8_t)(DummyValue << JEDEC_SCCR_Map.Param_DWORD.D9.BitLocationLSBPhysicalBitsRegister);
 8009ac2:	4b1a      	ldr	r3, [pc, #104]	@ (8009b2c <sfdp_set_dummycycle+0x1c4>)
 8009ac4:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8009ac8:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8009acc:	b2db      	uxtb	r3, r3
 8009ace:	4619      	mov	r1, r3
 8009ad0:	683b      	ldr	r3, [r7, #0]
 8009ad2:	408b      	lsls	r3, r1
 8009ad4:	b2db      	uxtb	r3, r3
  localValue[0] = localValue[0]
 8009ad6:	4313      	orrs	r3, r2
 8009ad8:	b2db      	uxtb	r3, r3
 8009ada:	723b      	strb	r3, [r7, #8]
  localValue[1] = localValue[0];
 8009adc:	7a3b      	ldrb	r3, [r7, #8]
 8009ade:	727b      	strb	r3, [r7, #9]

  /* Write de configuration */
  if (HAL_OK != SAL_XSPI_Write(&Object->sfdp_private.SALObject,
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	f103 0008 	add.w	r0, r3, #8
 8009ae6:	4b11      	ldr	r3, [pc, #68]	@ (8009b2c <sfdp_set_dummycycle+0x1c4>)
 8009ae8:	f893 1020 	ldrb.w	r1, [r3, #32]
 8009aec:	f107 0308 	add.w	r3, r7, #8
 8009af0:	2202      	movs	r2, #2
 8009af2:	9200      	str	r2, [sp, #0]
 8009af4:	693a      	ldr	r2, [r7, #16]
 8009af6:	f7fe f975 	bl	8007de4 <SAL_XSPI_Write>
 8009afa:	4603      	mov	r3, r0
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d002      	beq.n	8009b06 <sfdp_set_dummycycle+0x19e>
                               (uint8_t)JEDEC_SCCR_Map.Param_DWORD.D9.CommandWriteAccess,
                               Address, (uint8_t *)localValue, 2u))
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
 8009b00:	230c      	movs	r3, #12
 8009b02:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009b04:	e00a      	b.n	8009b1c <sfdp_set_dummycycle+0x1b4>
  }

  /* wait for busy flag clear */
  if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100u))
 8009b06:	2164      	movs	r1, #100	@ 0x64
 8009b08:	6878      	ldr	r0, [r7, #4]
 8009b0a:	f7ff fce9 	bl	80094e0 <driver_check_FlagBUSY>
 8009b0e:	4603      	mov	r3, r0
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d002      	beq.n	8009b1a <sfdp_set_dummycycle+0x1b2>
  {
    retr = EXTMEM_SFDP_ERROR_DRIVER;
 8009b14:	230c      	movs	r3, #12
 8009b16:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009b18:	e000      	b.n	8009b1c <sfdp_set_dummycycle+0x1b4>
  }

error :
 8009b1a:	bf00      	nop
  return retr;
 8009b1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b1e:	4618      	mov	r0, r3
 8009b20:	371c      	adds	r7, #28
 8009b22:	46bd      	mov	sp, r7
 8009b24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b26:	bf00      	nop
 8009b28:	1f0f0703 	.word	0x1f0f0703
 8009b2c:	240003fc 	.word	0x240003fc

08009b30 <JEDEC_Basic_ManageQuadEnableRequirement>:
  * @brief Manages the Quad Enable Requirement (QER) for the NOR memory device.
  * @param Object Pointer to the NOR SFDP memory instance object descriptor.
  * @return SFDP_StatusTypeDef: EXTMEM_SFDP_OK if successful, error code otherwise.
  */
SFDP_StatusTypeDef JEDEC_Basic_ManageQuadEnableRequirement(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object)
{
 8009b30:	b580      	push	{r7, lr}
 8009b32:	b084      	sub	sp, #16
 8009b34:	af00      	add	r7, sp, #0
 8009b36:	6078      	str	r0, [r7, #4]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
 8009b38:	230f      	movs	r3, #15
 8009b3a:	73fb      	strb	r3, [r7, #15]
  uint8_t localValue[2];

  /* switch the mode in QSPI if available */
  switch (JEDEC_Basic.Params.Param_DWORD.D15.QuadEnableRequirement & 0x7u)
 8009b3c:	4b59      	ldr	r3, [pc, #356]	@ (8009ca4 <JEDEC_Basic_ManageQuadEnableRequirement+0x174>)
 8009b3e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009b42:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8009b46:	b2db      	uxtb	r3, r3
 8009b48:	2b07      	cmp	r3, #7
 8009b4a:	f200 80a4 	bhi.w	8009c96 <JEDEC_Basic_ManageQuadEnableRequirement+0x166>
 8009b4e:	a201      	add	r2, pc, #4	@ (adr r2, 8009b54 <JEDEC_Basic_ManageQuadEnableRequirement+0x24>)
 8009b50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b54:	08009c97 	.word	0x08009c97
 8009b58:	08009c97 	.word	0x08009c97
 8009b5c:	08009b75 	.word	0x08009b75
 8009b60:	08009c97 	.word	0x08009c97
 8009b64:	08009bf5 	.word	0x08009bf5
 8009b68:	08009c97 	.word	0x08009c97
 8009b6c:	08009c97 	.word	0x08009c97
 8009b70:	08009c97 	.word	0x08009c97
    case 0x2u:
    {
      /* 010b: QE is bit 6 of status register 1. It is set via Write Status with one data byte where bit 6 is one.
                     It is cleared via Write Status with one data byte where bit 6 is zero. */
      /* 1 - set the write enable */
      if (HAL_OK != SAL_XSPI_SendReadCommand(&Object->sfdp_private.SALObject,
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	f103 0008 	add.w	r0, r3, #8
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	f893 1070 	ldrb.w	r1, [r3, #112]	@ 0x70
 8009b80:	2300      	movs	r3, #0
 8009b82:	2200      	movs	r2, #0
 8009b84:	f7fe f9cb 	bl	8007f1e <SAL_XSPI_SendReadCommand>
 8009b88:	4603      	mov	r3, r0
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d002      	beq.n	8009b94 <JEDEC_Basic_ManageQuadEnableRequirement+0x64>
                                             Object->sfdp_private.DriverInfo.WriteWELCommand, NULL, 0u))
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
 8009b8e:	230c      	movs	r3, #12
 8009b90:	73fb      	strb	r3, [r7, #15]
        goto error;
 8009b92:	e081      	b.n	8009c98 <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
      }

      /* 2 - read the status register */
      if (HAL_OK != SAL_XSPI_SendReadCommand(&Object->sfdp_private.SALObject, SFDP_DRIVER_READ_STATUS_REGISTER_COMMAND,
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	f103 0008 	add.w	r0, r3, #8
 8009b9a:	f107 020c 	add.w	r2, r7, #12
 8009b9e:	2301      	movs	r3, #1
 8009ba0:	2105      	movs	r1, #5
 8009ba2:	f7fe f9bc 	bl	8007f1e <SAL_XSPI_SendReadCommand>
 8009ba6:	4603      	mov	r3, r0
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d002      	beq.n	8009bb2 <JEDEC_Basic_ManageQuadEnableRequirement+0x82>
                                             (uint8_t *)&localValue[0], 1u))
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
 8009bac:	230c      	movs	r3, #12
 8009bae:	73fb      	strb	r3, [r7, #15]
        goto error;
 8009bb0:	e072      	b.n	8009c98 <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
      }

      /* 3 - update the status register to enable QPI mode*/
      localValue[0] = localValue[0] | 0x40u;
 8009bb2:	7b3b      	ldrb	r3, [r7, #12]
 8009bb4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009bb8:	b2db      	uxtb	r3, r3
 8009bba:	733b      	strb	r3, [r7, #12]

      /* 4 - write the status register with QPI mode to 1 */
      if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0x1u, (uint8_t *)&localValue[0], 1u))
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	f103 0008 	add.w	r0, r3, #8
 8009bc2:	f107 020c 	add.w	r2, r7, #12
 8009bc6:	2301      	movs	r3, #1
 8009bc8:	2101      	movs	r1, #1
 8009bca:	f7fe f954 	bl	8007e76 <SAL_XSPI_CommandSendData>
 8009bce:	4603      	mov	r3, r0
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d002      	beq.n	8009bda <JEDEC_Basic_ManageQuadEnableRequirement+0xaa>
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
 8009bd4:	230c      	movs	r3, #12
 8009bd6:	73fb      	strb	r3, [r7, #15]
        goto error;
 8009bd8:	e05e      	b.n	8009c98 <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
      }

      /* wait busy flag  */
      if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100))
 8009bda:	2164      	movs	r1, #100	@ 0x64
 8009bdc:	6878      	ldr	r0, [r7, #4]
 8009bde:	f7ff fc7f 	bl	80094e0 <driver_check_FlagBUSY>
 8009be2:	4603      	mov	r3, r0
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d002      	beq.n	8009bee <JEDEC_Basic_ManageQuadEnableRequirement+0xbe>
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
 8009be8:	230c      	movs	r3, #12
 8009bea:	73fb      	strb	r3, [r7, #15]
        goto error;
 8009bec:	e054      	b.n	8009c98 <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
      }

      retr = EXTMEM_SFDP_OK;
 8009bee:	2300      	movs	r3, #0
 8009bf0:	73fb      	strb	r3, [r7, #15]
      break;
 8009bf2:	e051      	b.n	8009c98 <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
               where bit 1 of the second byte is one.
               It is cleared via Write Status with two data bytes where bit 1 of the second byte is zero.
               In contrast to the 001b code, writing 1 byte to the status register does not modify status register 2.*/

      /* Read the status register */
      if (HAL_OK != SAL_XSPI_SendReadCommand(&Object->sfdp_private.SALObject, 0x5, (uint8_t *)&localValue[0], 2u))
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	f103 0008 	add.w	r0, r3, #8
 8009bfa:	f107 020c 	add.w	r2, r7, #12
 8009bfe:	2302      	movs	r3, #2
 8009c00:	2105      	movs	r1, #5
 8009c02:	f7fe f98c 	bl	8007f1e <SAL_XSPI_SendReadCommand>
 8009c06:	4603      	mov	r3, r0
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d002      	beq.n	8009c12 <JEDEC_Basic_ManageQuadEnableRequirement+0xe2>
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
 8009c0c:	230c      	movs	r3, #12
 8009c0e:	73fb      	strb	r3, [r7, #15]
        goto error;
 8009c10:	e042      	b.n	8009c98 <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
      }

      /* Update the status register */
      localValue[1] |= 2u;
 8009c12:	7b7b      	ldrb	r3, [r7, #13]
 8009c14:	f043 0302 	orr.w	r3, r3, #2
 8009c18:	b2db      	uxtb	r3, r3
 8009c1a:	737b      	strb	r3, [r7, #13]

      /* WEL */
      if (HAL_OK != SAL_XSPI_SendReadCommand(&Object->sfdp_private.SALObject,
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	f103 0008 	add.w	r0, r3, #8
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	f893 1070 	ldrb.w	r1, [r3, #112]	@ 0x70
 8009c28:	2300      	movs	r3, #0
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	f7fe f977 	bl	8007f1e <SAL_XSPI_SendReadCommand>
 8009c30:	4603      	mov	r3, r0
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d002      	beq.n	8009c3c <JEDEC_Basic_ManageQuadEnableRequirement+0x10c>
                                             Object->sfdp_private.DriverInfo.WriteWELCommand,
                                             NULL, 0u))
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
 8009c36:	230c      	movs	r3, #12
 8009c38:	73fb      	strb	r3, [r7, #15]
        goto error;
 8009c3a:	e02d      	b.n	8009c98 <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
      }

      /* Write the status register */
      if (HAL_OK != SAL_XSPI_CommandSendData(&Object->sfdp_private.SALObject, 0x1u, (uint8_t *)&localValue[0], 2u))
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	f103 0008 	add.w	r0, r3, #8
 8009c42:	f107 020c 	add.w	r2, r7, #12
 8009c46:	2302      	movs	r3, #2
 8009c48:	2101      	movs	r1, #1
 8009c4a:	f7fe f914 	bl	8007e76 <SAL_XSPI_CommandSendData>
 8009c4e:	4603      	mov	r3, r0
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d002      	beq.n	8009c5a <JEDEC_Basic_ManageQuadEnableRequirement+0x12a>
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
 8009c54:	230c      	movs	r3, #12
 8009c56:	73fb      	strb	r3, [r7, #15]
        goto error;
 8009c58:	e01e      	b.n	8009c98 <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
      }

      /* Wait busy flag  */
      if (EXTMEM_DRIVER_NOR_SFDP_OK != driver_check_FlagBUSY(Object, 100))
 8009c5a:	2164      	movs	r1, #100	@ 0x64
 8009c5c:	6878      	ldr	r0, [r7, #4]
 8009c5e:	f7ff fc3f 	bl	80094e0 <driver_check_FlagBUSY>
 8009c62:	4603      	mov	r3, r0
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d002      	beq.n	8009c6e <JEDEC_Basic_ManageQuadEnableRequirement+0x13e>
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
 8009c68:	230c      	movs	r3, #12
 8009c6a:	73fb      	strb	r3, [r7, #15]
        goto error;
 8009c6c:	e014      	b.n	8009c98 <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
      }

      /* Optional : only for control read the status register and check write operation is OK */
      localValue[1] = 0xFF;
 8009c6e:	23ff      	movs	r3, #255	@ 0xff
 8009c70:	737b      	strb	r3, [r7, #13]
      if (HAL_OK != SAL_XSPI_SendReadCommand(&Object->sfdp_private.SALObject, 0x5, (uint8_t *)&localValue[0], 2u))
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	f103 0008 	add.w	r0, r3, #8
 8009c78:	f107 020c 	add.w	r2, r7, #12
 8009c7c:	2302      	movs	r3, #2
 8009c7e:	2105      	movs	r1, #5
 8009c80:	f7fe f94d 	bl	8007f1e <SAL_XSPI_SendReadCommand>
 8009c84:	4603      	mov	r3, r0
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d002      	beq.n	8009c90 <JEDEC_Basic_ManageQuadEnableRequirement+0x160>
      {
        retr = EXTMEM_SFDP_ERROR_DRIVER;
 8009c8a:	230c      	movs	r3, #12
 8009c8c:	73fb      	strb	r3, [r7, #15]
        goto error;
 8009c8e:	e003      	b.n	8009c98 <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
      }

      retr = EXTMEM_SFDP_OK;
 8009c90:	2300      	movs	r3, #0
 8009c92:	73fb      	strb	r3, [r7, #15]
      break;
 8009c94:	e000      	b.n	8009c98 <JEDEC_Basic_ManageQuadEnableRequirement+0x168>
                  It is cleared via Write Status Register instruction 31h with one data byte where bit 1 is zero.*/
      break;
    case 0x7u: /*111b: Reserved */
      break;
    default :/* Added for Misra */
      break;
 8009c96:	bf00      	nop
  }
error :
  return retr;
 8009c98:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	3710      	adds	r7, #16
 8009c9e:	46bd      	mov	sp, r7
 8009ca0:	bd80      	pop	{r7, pc}
 8009ca2:	bf00      	nop
 8009ca4:	2400037c 	.word	0x2400037c

08009ca8 <JEDEC_Basic_Manage4S4S4SEnableSequence>:
  * @brief Manages the 4S-4S-4S enable sequence for the NOR memory device.
  * @param Object Pointer to the NOR SFDP memory instance object descriptor.
  * @return SFDP_StatusTypeDef: EXTMEM_SFDP_OK if successful, error code otherwise.
  */
SFDP_StatusTypeDef JEDEC_Basic_Manage4S4S4SEnableSequence(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object)
{
 8009ca8:	b580      	push	{r7, lr}
 8009caa:	b084      	sub	sp, #16
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	6078      	str	r0, [r7, #4]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_ERROR_NOTYETHANDLED;
 8009cb0:	230f      	movs	r3, #15
 8009cb2:	73fb      	strb	r3, [r7, #15]
  uint8_t instruction = 0x00u;
 8009cb4:	2300      	movs	r3, #0
 8009cb6:	73bb      	strb	r3, [r7, #14]

  /* 4-4-4 mode enable sequences; This field describes the supported methods to enter 4-4-4 mode from 1-1-1 mode */
  /* x_xxx1b: set QE per QER description above, then issue instruction 38h */
  if ((JEDEC_Basic.Params.Param_DWORD.D15._4S4S4S_EnableSequence & 0x1u) == 0x1u)
 8009cb8:	4b1a      	ldr	r3, [pc, #104]	@ (8009d24 <JEDEC_Basic_Manage4S4S4SEnableSequence+0x7c>)
 8009cba:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8009cbc:	f3c3 1304 	ubfx	r3, r3, #4, #5
 8009cc0:	b2db      	uxtb	r3, r3
 8009cc2:	f003 0301 	and.w	r3, r3, #1
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d007      	beq.n	8009cda <JEDEC_Basic_Manage4S4S4SEnableSequence+0x32>
  {
    retr = JEDEC_Basic_ManageQuadEnableRequirement(Object);
 8009cca:	6878      	ldr	r0, [r7, #4]
 8009ccc:	f7ff ff30 	bl	8009b30 <JEDEC_Basic_ManageQuadEnableRequirement>
 8009cd0:	4603      	mov	r3, r0
 8009cd2:	73fb      	strb	r3, [r7, #15]
    instruction = 0x38u;
 8009cd4:	2338      	movs	r3, #56	@ 0x38
 8009cd6:	73bb      	strb	r3, [r7, #14]
 8009cd8:	e00f      	b.n	8009cfa <JEDEC_Basic_Manage4S4S4SEnableSequence+0x52>
  }
  /* x_x1xxb: issue instruction 35h */
  else if ((JEDEC_Basic.Params.Param_DWORD.D15._4S4S4S_EnableSequence & 0x4u) == 0x4u)
 8009cda:	4b12      	ldr	r3, [pc, #72]	@ (8009d24 <JEDEC_Basic_Manage4S4S4SEnableSequence+0x7c>)
 8009cdc:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8009cde:	f3c3 1304 	ubfx	r3, r3, #4, #5
 8009ce2:	b2db      	uxtb	r3, r3
 8009ce4:	f003 0304 	and.w	r3, r3, #4
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d006      	beq.n	8009cfa <JEDEC_Basic_Manage4S4S4SEnableSequence+0x52>
  {
    /* If QE bit exists, Quad Enable Requirement describes method to enable Quad operations */
    retr = JEDEC_Basic_ManageQuadEnableRequirement(Object);
 8009cec:	6878      	ldr	r0, [r7, #4]
 8009cee:	f7ff ff1f 	bl	8009b30 <JEDEC_Basic_ManageQuadEnableRequirement>
 8009cf2:	4603      	mov	r3, r0
 8009cf4:	73fb      	strb	r3, [r7, #15]
    instruction = 0x35u;
 8009cf6:	2335      	movs	r3, #53	@ 0x35
 8009cf8:	73bb      	strb	r3, [r7, #14]
       Read Volatile Enhanced Configuration Register using instruction 65h, no address is required, set bit 7 to 1.
       Write Volatile Enhanced Configuration Register using instruction 61h, no address is required.
       This configuration is volatile.
  NOTE If device is in 0-4-4 mode, then this mode must be exited before the 4-4-4 enable sequence is issued.
  */
  if ((retr == EXTMEM_SFDP_OK) && (instruction != 0u))
 8009cfa:	7bfb      	ldrb	r3, [r7, #15]
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d10c      	bne.n	8009d1a <JEDEC_Basic_Manage4S4S4SEnableSequence+0x72>
 8009d00:	7bbb      	ldrb	r3, [r7, #14]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d009      	beq.n	8009d1a <JEDEC_Basic_Manage4S4S4SEnableSequence+0x72>
  {
    (void)SAL_XSPI_SendReadCommand(&Object->sfdp_private.SALObject, instruction, NULL, 0u);
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	f103 0008 	add.w	r0, r3, #8
 8009d0c:	7bb9      	ldrb	r1, [r7, #14]
 8009d0e:	2300      	movs	r3, #0
 8009d10:	2200      	movs	r2, #0
 8009d12:	f7fe f904 	bl	8007f1e <SAL_XSPI_SendReadCommand>
    /* @note on memory W25Q64JV the command 38h does not exist so the control on command execution has been removed */
    retr = EXTMEM_SFDP_OK;
 8009d16:	2300      	movs	r3, #0
 8009d18:	73fb      	strb	r3, [r7, #15]
  }

  return retr;
 8009d1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	3710      	adds	r7, #16
 8009d20:	46bd      	mov	sp, r7
 8009d22:	bd80      	pop	{r7, pc}
 8009d24:	2400037c 	.word	0x2400037c

08009d28 <CheckSFDP_Signature>:
  * @param Object Pointer to the NOR SFDP memory instance object descriptor.
  * @param Signature Value of the SFDP signature to check.
  * @return SFDP_StatusTypeDef: EXTMEM_SFDP_OK if valid, error code otherwise.
  */
SFDP_StatusTypeDef CheckSFDP_Signature(EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *Object, uint32_t Signature)
{
 8009d28:	b580      	push	{r7, lr}
 8009d2a:	b084      	sub	sp, #16
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	6078      	str	r0, [r7, #4]
 8009d30:	6039      	str	r1, [r7, #0]
  SFDP_StatusTypeDef retr = EXTMEM_SFDP_ERROR_SIGNATURE;
 8009d32:	2304      	movs	r3, #4
 8009d34:	73fb      	strb	r3, [r7, #15]

  /* check the magic number */
  switch (Signature)
 8009d36:	683b      	ldr	r3, [r7, #0]
 8009d38:	4a0e      	ldr	r2, [pc, #56]	@ (8009d74 <CheckSFDP_Signature+0x4c>)
 8009d3a:	4293      	cmp	r3, r2
 8009d3c:	d006      	beq.n	8009d4c <CheckSFDP_Signature+0x24>
 8009d3e:	683b      	ldr	r3, [r7, #0]
 8009d40:	4a0d      	ldr	r2, [pc, #52]	@ (8009d78 <CheckSFDP_Signature+0x50>)
 8009d42:	4293      	cmp	r3, r2
 8009d44:	d10e      	bne.n	8009d64 <CheckSFDP_Signature+0x3c>
  {
    case SFDP_SIGNATURE :
      SFDP_DEBUG_STR("signature of the header: OK");
      retr = EXTMEM_SFDP_OK;
 8009d46:	2300      	movs	r3, #0
 8009d48:	73fb      	strb	r3, [r7, #15]
      break;
 8009d4a:	e00e      	b.n	8009d6a <CheckSFDP_Signature+0x42>
    case SFDP_SIGNATURE_INVERTED :
      SFDP_DEBUG_STR("signature of the header: KO inverted data order");
      /* Change the memory type settings */
      if (HAL_OK == SAL_XSPI_UpdateMemoryType(&Object->sfdp_private.SALObject, SAL_XSPI_ORDERINVERTED))
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	3308      	adds	r3, #8
 8009d50:	2100      	movs	r1, #0
 8009d52:	4618      	mov	r0, r3
 8009d54:	f7fe fa9d 	bl	8008292 <SAL_XSPI_UpdateMemoryType>
 8009d58:	4603      	mov	r3, r0
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d104      	bne.n	8009d68 <CheckSFDP_Signature+0x40>
      {
        retr = EXTMEM_SFDP_ERROR_SIGNATUREMTYPE;
 8009d5e:	2305      	movs	r3, #5
 8009d60:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8009d62:	e001      	b.n	8009d68 <CheckSFDP_Signature+0x40>
    default :
      SFDP_DEBUG_STR("signature of the header: KO");
      break;
 8009d64:	bf00      	nop
 8009d66:	e000      	b.n	8009d6a <CheckSFDP_Signature+0x42>
      break;
 8009d68:	bf00      	nop
  }
  return retr;
 8009d6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d6c:	4618      	mov	r0, r3
 8009d6e:	3710      	adds	r7, #16
 8009d70:	46bd      	mov	sp, r7
 8009d72:	bd80      	pop	{r7, pc}
 8009d74:	44505346 	.word	0x44505346
 8009d78:	50444653 	.word	0x50444653

08009d7c <EXTMEM_DRIVER_NOR_SFDP_Init>:
  * @retval EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef Status of the operation.
  */
EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef EXTMEM_DRIVER_NOR_SFDP_Init(void *Peripheral, EXTMEM_LinkConfig_TypeDef Config,
                                                                 uint32_t ClockInput,
                                                                 EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *SFDPObject)
{
 8009d7c:	b580      	push	{r7, lr}
 8009d7e:	b08a      	sub	sp, #40	@ 0x28
 8009d80:	af00      	add	r7, sp, #0
 8009d82:	60f8      	str	r0, [r7, #12]
 8009d84:	607a      	str	r2, [r7, #4]
 8009d86:	603b      	str	r3, [r7, #0]
 8009d88:	460b      	mov	r3, r1
 8009d8a:	72fb      	strb	r3, [r7, #11]
  EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef retr = EXTMEM_DRIVER_NOR_SFDP_OK;
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  SFDP_HeaderTypeDef JEDEC_SFDP_Header;
  uint8_t FreqUpdate = 0u;
 8009d92:	2300      	movs	r3, #0
 8009d94:	76fb      	strb	r3, [r7, #27]
  uint8_t DataID[6];
  uint32_t ClockOut;

  /* Reset data of SFDPObject to zero */
  SFDP_DEBUG_STR("1 - reset data SFDPObject to zero")
  (void)memset((void *)&SFDPObject->sfdp_private, 0x0, sizeof(SFDPObject->sfdp_private));
 8009d96:	683b      	ldr	r3, [r7, #0]
 8009d98:	3308      	adds	r3, #8
 8009d9a:	2298      	movs	r2, #152	@ 0x98
 8009d9c:	2100      	movs	r1, #0
 8009d9e:	4618      	mov	r0, r3
 8009da0:	f000 f9ef 	bl	800a182 <memset>

  /* Initialize the SFDPObject */
  SFDP_DEBUG_STR("2 - initialize the SFDPObject")
  SFDPObject->sfdp_private.Config = Config;
 8009da4:	683b      	ldr	r3, [r7, #0]
 8009da6:	7afa      	ldrb	r2, [r7, #11]
 8009da8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  SFDPObject->sfdp_private.DriverInfo.SpiPhyLink = PHY_LINK_1S1S1S;
 8009dac:	683b      	ldr	r3, [r7, #0]
 8009dae:	2200      	movs	r2, #0
 8009db0:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
  SFDPObject->sfdp_private.DriverInfo.ClockIn = ClockInput;
 8009db4:	683b      	ldr	r3, [r7, #0]
 8009db6:	687a      	ldr	r2, [r7, #4]
 8009db8:	669a      	str	r2, [r3, #104]	@ 0x68
  SAL_XSPI_SET_SFDPDUMMYCYLE(SFDPObject->sfdp_private.SALObject, EXTMEM_READ_SFDP_NB_DUMMY_CYCLES_DEFAULT);
 8009dba:	683b      	ldr	r3, [r7, #0]
 8009dbc:	2208      	movs	r2, #8
 8009dbe:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Set memory speed to 50Mhz maximum */
  SFDP_DEBUG_STR("3 - set memory link and speed to 50Mhz maximum")
  (void)SAL_XSPI_Init(&SFDPObject->sfdp_private.SALObject, Peripheral);
 8009dc2:	683b      	ldr	r3, [r7, #0]
 8009dc4:	3308      	adds	r3, #8
 8009dc6:	68f9      	ldr	r1, [r7, #12]
 8009dc8:	4618      	mov	r0, r3
 8009dca:	f7fd fda6 	bl	800791a <SAL_XSPI_Init>
  (void)SAL_XSPI_SetClock(&SFDPObject->sfdp_private.SALObject, ClockInput, DRIVER_SFDP_DEFAULT_CLOCK, &ClockOut);
 8009dce:	683b      	ldr	r3, [r7, #0]
 8009dd0:	f103 0008 	add.w	r0, r3, #8
 8009dd4:	f107 0310 	add.w	r3, r7, #16
 8009dd8:	4a41      	ldr	r2, [pc, #260]	@ (8009ee0 <EXTMEM_DRIVER_NOR_SFDP_Init+0x164>)
 8009dda:	6879      	ldr	r1, [r7, #4]
 8009ddc:	f7fd fd5e 	bl	800789c <SAL_XSPI_SetClock>

  /* Abort any ongoing XSPI action */
  (void)SAL_XSPI_DisableMapMode(&SFDPObject->sfdp_private.SALObject);
 8009de0:	683b      	ldr	r3, [r7, #0]
 8009de2:	3308      	adds	r3, #8
 8009de4:	4618      	mov	r0, r3
 8009de6:	f7fe fa43 	bl	8008270 <SAL_XSPI_DisableMapMode>

  /* Analyze the SFDP structure to get driver information */
  SFDP_DEBUG_STR("4 - analyze the SFDP structure to get driver information")
  if (EXTMEM_SFDP_OK != SFDP_GetHeader(SFDPObject, &JEDEC_SFDP_Header))
 8009dea:	f107 031c 	add.w	r3, r7, #28
 8009dee:	4619      	mov	r1, r3
 8009df0:	6838      	ldr	r0, [r7, #0]
 8009df2:	f7fe fb0d 	bl	8008410 <SFDP_GetHeader>
 8009df6:	4603      	mov	r3, r0
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d003      	beq.n	8009e04 <EXTMEM_DRIVER_NOR_SFDP_Init+0x88>
  {
    /* Perform SFDP Header reading (several modes are tried) */
    SFDP_DEBUG_STR("ERROR::EXTMEM_DRIVER_NOR_SFDP_ERROR_SFDP")
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_SFDP;
 8009dfc:	23ff      	movs	r3, #255	@ 0xff
 8009dfe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
 8009e02:	e067      	b.n	8009ed4 <EXTMEM_DRIVER_NOR_SFDP_Init+0x158>
  }

  /* Reset the memory */
  SFDP_DEBUG_STR("5 - reset the memory")
  if (EXTMEM_SFDP_OK != SFDP_MemoryReset(SFDPObject))
 8009e04:	6838      	ldr	r0, [r7, #0]
 8009e06:	f7fe fc3d 	bl	8008684 <SFDP_MemoryReset>
       Try to continue Initialisation procedure anyway. */
    SFDP_DEBUG_STR("ERROR::on the call of SFDP_MemoryReset but no error returned")
  }

  /* Wait few ms after the reset operation, this is done to avoid issue on SFDP read */
  HAL_Delay(10);
 8009e0a:	200a      	movs	r0, #10
 8009e0c:	f7f7 fc40 	bl	8001690 <HAL_Delay>

  /* Analyze the SFDP structure to get driver information after the reset */
  SFDP_DEBUG_STR("6 - analyze the SFDP structure to get driver information")
  if (EXTMEM_SFDP_OK != SFDP_GetHeader(SFDPObject, &JEDEC_SFDP_Header))
 8009e10:	f107 031c 	add.w	r3, r7, #28
 8009e14:	4619      	mov	r1, r3
 8009e16:	6838      	ldr	r0, [r7, #0]
 8009e18:	f7fe fafa 	bl	8008410 <SFDP_GetHeader>
 8009e1c:	4603      	mov	r3, r0
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d003      	beq.n	8009e2a <EXTMEM_DRIVER_NOR_SFDP_Init+0xae>
  {
    /* SFDP header reading is considered unsuccessful.
       Abort Initialisation procedure. */
    SFDP_DEBUG_STR("ERROR::EXTMEM_DRIVER_NOR_SFDP_ERROR_SFDP")
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_SFDP;
 8009e22:	23ff      	movs	r3, #255	@ 0xff
 8009e24:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
 8009e28:	e054      	b.n	8009ed4 <EXTMEM_DRIVER_NOR_SFDP_Init+0x158>
  }

  /* Save information from the SFDP table
     Nb of parameters starts at 0 (0 means 1 parameter) */
  if (JEDEC_SFDP_Header.param_number >= SFDP_MAX_NB_OF_PARAM)
 8009e2a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8009e2e:	2b09      	cmp	r3, #9
 8009e30:	d904      	bls.n	8009e3c <EXTMEM_DRIVER_NOR_SFDP_Init+0xc0>
  {
    SFDPObject->sfdp_private.Sfdp_param_number = SFDP_MAX_NB_OF_PARAM - 1;
 8009e32:	683b      	ldr	r3, [r7, #0]
 8009e34:	2209      	movs	r2, #9
 8009e36:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
 8009e3a:	e004      	b.n	8009e46 <EXTMEM_DRIVER_NOR_SFDP_Init+0xca>
  }
  else
  {
    SFDPObject->sfdp_private.Sfdp_param_number = JEDEC_SFDP_Header.param_number;
 8009e3c:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8009e40:	683b      	ldr	r3, [r7, #0]
 8009e42:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
  }
  SFDPObject->sfdp_private.Sfdp_AccessProtocol = JEDEC_SFDP_Header.AccessProtocol;
 8009e46:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8009e4a:	683b      	ldr	r3, [r7, #0]
 8009e4c:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d

  /* Read the flash ID.
     This Flash ID could later be used to perform specific operations for some identified references. */
  SFDP_DEBUG_STR("7 - read the flash ID")
  (void)SAL_XSPI_GetId(&SFDPObject->sfdp_private.SALObject, DataID, EXTMEM_READ_JEDEC_ID_SIZE);
 8009e50:	683b      	ldr	r3, [r7, #0]
 8009e52:	3308      	adds	r3, #8
 8009e54:	f107 0114 	add.w	r1, r7, #20
 8009e58:	2204      	movs	r2, #4
 8009e5a:	4618      	mov	r0, r3
 8009e5c:	f7fd ff42 	bl	8007ce4 <SAL_XSPI_GetId>
  DEBUG_ID(DataID);

  /* Keep manufacturer information, it could be used to help in
     building of consistent driver */
  SFDPObject->sfdp_private.ManuID = DataID[0];
 8009e60:	7d3a      	ldrb	r2, [r7, #20]
 8009e62:	683b      	ldr	r3, [r7, #0]
 8009e64:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Get the complete SFDP data */
  SFDP_DEBUG_STR("8 - collect the SFDP data")
  if (EXTMEM_SFDP_OK != SFDP_CollectData(SFDPObject))
 8009e68:	6838      	ldr	r0, [r7, #0]
 8009e6a:	f7fe fb2f 	bl	80084cc <SFDP_CollectData>
 8009e6e:	4603      	mov	r3, r0
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d003      	beq.n	8009e7c <EXTMEM_DRIVER_NOR_SFDP_Init+0x100>
  {
    SFDP_DEBUG_STR("ERROR::EXTMEM_DRIVER_NOR_SFDP_ERROR_SFDP")
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_SFDP;
 8009e74:	23ff      	movs	r3, #255	@ 0xff
 8009e76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
 8009e7a:	e02b      	b.n	8009ed4 <EXTMEM_DRIVER_NOR_SFDP_Init+0x158>
  }

  /* Setup the generic driver information and prepare the physical layer */
  SFDP_DEBUG_STR("9 - build the generic driver information and prepare the physical layer")
  if (EXTMEM_SFDP_OK != SFDP_BuildGenericDriver(SFDPObject, &FreqUpdate))
 8009e7c:	f107 031b 	add.w	r3, r7, #27
 8009e80:	4619      	mov	r1, r3
 8009e82:	6838      	ldr	r0, [r7, #0]
 8009e84:	f7fe fcda 	bl	800883c <SFDP_BuildGenericDriver>
 8009e88:	4603      	mov	r3, r0
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d003      	beq.n	8009e96 <EXTMEM_DRIVER_NOR_SFDP_Init+0x11a>
  {
    SFDP_DEBUG_STR("ERROR::EXTMEM_DRIVER_NOR_SFDP_ERROR_BUILD")
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_BUILD;
 8009e8e:	23fd      	movs	r3, #253	@ 0xfd
 8009e90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
 8009e94:	e01e      	b.n	8009ed4 <EXTMEM_DRIVER_NOR_SFDP_Init+0x158>
  }

  /* Adjust frequency supplied to memory, if required */
  SFDP_DEBUG_STR("10 - adjust the frequency if required")
  if ((FreqUpdate == 0u) && (SFDPObject->sfdp_public.MaxFreq != 0u))
 8009e96:	7efb      	ldrb	r3, [r7, #27]
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d10d      	bne.n	8009eb8 <EXTMEM_DRIVER_NOR_SFDP_Init+0x13c>
 8009e9c:	683b      	ldr	r3, [r7, #0]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d009      	beq.n	8009eb8 <EXTMEM_DRIVER_NOR_SFDP_Init+0x13c>
  {
    (void)SAL_XSPI_SetClock(&SFDPObject->sfdp_private.SALObject, ClockInput,
 8009ea4:	683b      	ldr	r3, [r7, #0]
 8009ea6:	f103 0008 	add.w	r0, r3, #8
 8009eaa:	683b      	ldr	r3, [r7, #0]
 8009eac:	681a      	ldr	r2, [r3, #0]
 8009eae:	f107 0310 	add.w	r3, r7, #16
 8009eb2:	6879      	ldr	r1, [r7, #4]
 8009eb4:	f7fd fcf2 	bl	800789c <SAL_XSPI_SetClock>
    SFDP_DEBUG_STR("--> new freq configured");
  }

  /* Read again SFDP header to confirm memory access is properly setup */
  SFDP_DEBUG_STR("11 - read again the SFDP header to adjust memory type if necessary")
  if (EXTMEM_SFDP_OK != SFDP_ReadHeader(SFDPObject, &JEDEC_SFDP_Header))
 8009eb8:	f107 031c 	add.w	r3, r7, #28
 8009ebc:	4619      	mov	r1, r3
 8009ebe:	6838      	ldr	r0, [r7, #0]
 8009ec0:	f7fe fa69 	bl	8008396 <SFDP_ReadHeader>
 8009ec4:	4603      	mov	r3, r0
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d003      	beq.n	8009ed2 <EXTMEM_DRIVER_NOR_SFDP_Init+0x156>
  {
    SFDP_DEBUG_STR("ERROR::EXTMEM_DRIVER_NOR_SFDP_MEMTYPE_CHECK")
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_MEMTYPE_CHECK;
 8009eca:	23f2      	movs	r3, #242	@ 0xf2
 8009ecc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    goto error;
 8009ed0:	e000      	b.n	8009ed4 <EXTMEM_DRIVER_NOR_SFDP_Init+0x158>
  }

error:
 8009ed2:	bf00      	nop
  return retr;
 8009ed4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8009ed8:	4618      	mov	r0, r3
 8009eda:	3728      	adds	r7, #40	@ 0x28
 8009edc:	46bd      	mov	sp, r7
 8009ede:	bd80      	pop	{r7, pc}
 8009ee0:	02faf080 	.word	0x02faf080

08009ee4 <EXTMEM_DRIVER_NOR_SFDP_Enable_MemoryMappedMode>:
  * @param SFDPObject Memory object
  * @return @ref EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef
  **/
EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef EXTMEM_DRIVER_NOR_SFDP_Enable_MemoryMappedMode(
  EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *SFDPObject)
{
 8009ee4:	b590      	push	{r4, r7, lr}
 8009ee6:	b087      	sub	sp, #28
 8009ee8:	af02      	add	r7, sp, #8
 8009eea:	6078      	str	r0, [r7, #4]
  EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef retr = EXTMEM_DRIVER_NOR_SFDP_OK;
 8009eec:	2300      	movs	r3, #0
 8009eee:	73fb      	strb	r3, [r7, #15]

  /* Enter the mapped mode */
  if (HAL_OK != SAL_XSPI_EnableMapMode(&SFDPObject->sfdp_private.SALObject,
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	f103 0008 	add.w	r0, r3, #8
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	f893 1076 	ldrb.w	r1, [r3, #118]	@ 0x76
                                       SFDPObject->sfdp_private.DriverInfo.ReadInstruction,
                                       (uint8_t)SFDPObject->sfdp_private.SALObject.Commandbase.DummyCycles,
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  if (HAL_OK != SAL_XSPI_EnableMapMode(&SFDPObject->sfdp_private.SALObject,
 8009f00:	b2da      	uxtb	r2, r3
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 8009f08:	2400      	movs	r4, #0
 8009f0a:	9400      	str	r4, [sp, #0]
 8009f0c:	f7fe f939 	bl	8008182 <SAL_XSPI_EnableMapMode>
 8009f10:	4603      	mov	r3, r0
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d001      	beq.n	8009f1a <EXTMEM_DRIVER_NOR_SFDP_Enable_MemoryMappedMode+0x36>
                                       SFDPObject->sfdp_private.DriverInfo.PageProgramInstruction, 0))
  {
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_MAP_ENABLE;
 8009f16:	23f3      	movs	r3, #243	@ 0xf3
 8009f18:	73fb      	strb	r3, [r7, #15]
  }

  return retr;
 8009f1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009f1e:	4618      	mov	r0, r3
 8009f20:	3714      	adds	r7, #20
 8009f22:	46bd      	mov	sp, r7
 8009f24:	bd90      	pop	{r4, r7, pc}

08009f26 <EXTMEM_DRIVER_NOR_SFDP_Disable_MemoryMappedMode>:
  * @param SFDPObject Memory object
  * @return @ref EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef
  **/
EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef EXTMEM_DRIVER_NOR_SFDP_Disable_MemoryMappedMode(
  EXTMEM_DRIVER_NOR_SFDP_ObjectTypeDef *SFDPObject)
{
 8009f26:	b580      	push	{r7, lr}
 8009f28:	b084      	sub	sp, #16
 8009f2a:	af00      	add	r7, sp, #0
 8009f2c:	6078      	str	r0, [r7, #4]
  EXTMEM_DRIVER_NOR_SFDP_StatusTypeDef retr = EXTMEM_DRIVER_NOR_SFDP_OK;
 8009f2e:	2300      	movs	r3, #0
 8009f30:	73fb      	strb	r3, [r7, #15]

  /* Exit the mapped mode */
  if (HAL_OK != SAL_XSPI_DisableMapMode(&SFDPObject->sfdp_private.SALObject))
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	3308      	adds	r3, #8
 8009f36:	4618      	mov	r0, r3
 8009f38:	f7fe f99a 	bl	8008270 <SAL_XSPI_DisableMapMode>
 8009f3c:	4603      	mov	r3, r0
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d001      	beq.n	8009f46 <EXTMEM_DRIVER_NOR_SFDP_Disable_MemoryMappedMode+0x20>
  {
    retr = EXTMEM_DRIVER_NOR_SFDP_ERROR_MAP_ENABLE;
 8009f42:	23f3      	movs	r3, #243	@ 0xf3
 8009f44:	73fb      	strb	r3, [r7, #15]
  }

  return retr;
 8009f46:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009f4a:	4618      	mov	r0, r3
 8009f4c:	3710      	adds	r7, #16
 8009f4e:	46bd      	mov	sp, r7
 8009f50:	bd80      	pop	{r7, pc}
	...

08009f54 <std>:
 8009f54:	2300      	movs	r3, #0
 8009f56:	b510      	push	{r4, lr}
 8009f58:	4604      	mov	r4, r0
 8009f5a:	e9c0 3300 	strd	r3, r3, [r0]
 8009f5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009f62:	6083      	str	r3, [r0, #8]
 8009f64:	8181      	strh	r1, [r0, #12]
 8009f66:	6643      	str	r3, [r0, #100]	@ 0x64
 8009f68:	81c2      	strh	r2, [r0, #14]
 8009f6a:	6183      	str	r3, [r0, #24]
 8009f6c:	4619      	mov	r1, r3
 8009f6e:	2208      	movs	r2, #8
 8009f70:	305c      	adds	r0, #92	@ 0x5c
 8009f72:	f000 f906 	bl	800a182 <memset>
 8009f76:	4b0d      	ldr	r3, [pc, #52]	@ (8009fac <std+0x58>)
 8009f78:	6263      	str	r3, [r4, #36]	@ 0x24
 8009f7a:	4b0d      	ldr	r3, [pc, #52]	@ (8009fb0 <std+0x5c>)
 8009f7c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009f7e:	4b0d      	ldr	r3, [pc, #52]	@ (8009fb4 <std+0x60>)
 8009f80:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009f82:	4b0d      	ldr	r3, [pc, #52]	@ (8009fb8 <std+0x64>)
 8009f84:	6323      	str	r3, [r4, #48]	@ 0x30
 8009f86:	4b0d      	ldr	r3, [pc, #52]	@ (8009fbc <std+0x68>)
 8009f88:	6224      	str	r4, [r4, #32]
 8009f8a:	429c      	cmp	r4, r3
 8009f8c:	d006      	beq.n	8009f9c <std+0x48>
 8009f8e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009f92:	4294      	cmp	r4, r2
 8009f94:	d002      	beq.n	8009f9c <std+0x48>
 8009f96:	33d0      	adds	r3, #208	@ 0xd0
 8009f98:	429c      	cmp	r4, r3
 8009f9a:	d105      	bne.n	8009fa8 <std+0x54>
 8009f9c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009fa0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009fa4:	f000 b966 	b.w	800a274 <__retarget_lock_init_recursive>
 8009fa8:	bd10      	pop	{r4, pc}
 8009faa:	bf00      	nop
 8009fac:	0800a0fd 	.word	0x0800a0fd
 8009fb0:	0800a11f 	.word	0x0800a11f
 8009fb4:	0800a157 	.word	0x0800a157
 8009fb8:	0800a17b 	.word	0x0800a17b
 8009fbc:	2400048c 	.word	0x2400048c

08009fc0 <stdio_exit_handler>:
 8009fc0:	4a02      	ldr	r2, [pc, #8]	@ (8009fcc <stdio_exit_handler+0xc>)
 8009fc2:	4903      	ldr	r1, [pc, #12]	@ (8009fd0 <stdio_exit_handler+0x10>)
 8009fc4:	4803      	ldr	r0, [pc, #12]	@ (8009fd4 <stdio_exit_handler+0x14>)
 8009fc6:	f000 b869 	b.w	800a09c <_fwalk_sglue>
 8009fca:	bf00      	nop
 8009fcc:	24000034 	.word	0x24000034
 8009fd0:	0800ab2d 	.word	0x0800ab2d
 8009fd4:	24000044 	.word	0x24000044

08009fd8 <cleanup_stdio>:
 8009fd8:	6841      	ldr	r1, [r0, #4]
 8009fda:	4b0c      	ldr	r3, [pc, #48]	@ (800a00c <cleanup_stdio+0x34>)
 8009fdc:	4299      	cmp	r1, r3
 8009fde:	b510      	push	{r4, lr}
 8009fe0:	4604      	mov	r4, r0
 8009fe2:	d001      	beq.n	8009fe8 <cleanup_stdio+0x10>
 8009fe4:	f000 fda2 	bl	800ab2c <_fflush_r>
 8009fe8:	68a1      	ldr	r1, [r4, #8]
 8009fea:	4b09      	ldr	r3, [pc, #36]	@ (800a010 <cleanup_stdio+0x38>)
 8009fec:	4299      	cmp	r1, r3
 8009fee:	d002      	beq.n	8009ff6 <cleanup_stdio+0x1e>
 8009ff0:	4620      	mov	r0, r4
 8009ff2:	f000 fd9b 	bl	800ab2c <_fflush_r>
 8009ff6:	68e1      	ldr	r1, [r4, #12]
 8009ff8:	4b06      	ldr	r3, [pc, #24]	@ (800a014 <cleanup_stdio+0x3c>)
 8009ffa:	4299      	cmp	r1, r3
 8009ffc:	d004      	beq.n	800a008 <cleanup_stdio+0x30>
 8009ffe:	4620      	mov	r0, r4
 800a000:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a004:	f000 bd92 	b.w	800ab2c <_fflush_r>
 800a008:	bd10      	pop	{r4, pc}
 800a00a:	bf00      	nop
 800a00c:	2400048c 	.word	0x2400048c
 800a010:	240004f4 	.word	0x240004f4
 800a014:	2400055c 	.word	0x2400055c

0800a018 <global_stdio_init.part.0>:
 800a018:	b510      	push	{r4, lr}
 800a01a:	4b0b      	ldr	r3, [pc, #44]	@ (800a048 <global_stdio_init.part.0+0x30>)
 800a01c:	4c0b      	ldr	r4, [pc, #44]	@ (800a04c <global_stdio_init.part.0+0x34>)
 800a01e:	4a0c      	ldr	r2, [pc, #48]	@ (800a050 <global_stdio_init.part.0+0x38>)
 800a020:	601a      	str	r2, [r3, #0]
 800a022:	4620      	mov	r0, r4
 800a024:	2200      	movs	r2, #0
 800a026:	2104      	movs	r1, #4
 800a028:	f7ff ff94 	bl	8009f54 <std>
 800a02c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a030:	2201      	movs	r2, #1
 800a032:	2109      	movs	r1, #9
 800a034:	f7ff ff8e 	bl	8009f54 <std>
 800a038:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a03c:	2202      	movs	r2, #2
 800a03e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a042:	2112      	movs	r1, #18
 800a044:	f7ff bf86 	b.w	8009f54 <std>
 800a048:	240005c4 	.word	0x240005c4
 800a04c:	2400048c 	.word	0x2400048c
 800a050:	08009fc1 	.word	0x08009fc1

0800a054 <__sfp_lock_acquire>:
 800a054:	4801      	ldr	r0, [pc, #4]	@ (800a05c <__sfp_lock_acquire+0x8>)
 800a056:	f000 b90e 	b.w	800a276 <__retarget_lock_acquire_recursive>
 800a05a:	bf00      	nop
 800a05c:	240005cd 	.word	0x240005cd

0800a060 <__sfp_lock_release>:
 800a060:	4801      	ldr	r0, [pc, #4]	@ (800a068 <__sfp_lock_release+0x8>)
 800a062:	f000 b909 	b.w	800a278 <__retarget_lock_release_recursive>
 800a066:	bf00      	nop
 800a068:	240005cd 	.word	0x240005cd

0800a06c <__sinit>:
 800a06c:	b510      	push	{r4, lr}
 800a06e:	4604      	mov	r4, r0
 800a070:	f7ff fff0 	bl	800a054 <__sfp_lock_acquire>
 800a074:	6a23      	ldr	r3, [r4, #32]
 800a076:	b11b      	cbz	r3, 800a080 <__sinit+0x14>
 800a078:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a07c:	f7ff bff0 	b.w	800a060 <__sfp_lock_release>
 800a080:	4b04      	ldr	r3, [pc, #16]	@ (800a094 <__sinit+0x28>)
 800a082:	6223      	str	r3, [r4, #32]
 800a084:	4b04      	ldr	r3, [pc, #16]	@ (800a098 <__sinit+0x2c>)
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d1f5      	bne.n	800a078 <__sinit+0xc>
 800a08c:	f7ff ffc4 	bl	800a018 <global_stdio_init.part.0>
 800a090:	e7f2      	b.n	800a078 <__sinit+0xc>
 800a092:	bf00      	nop
 800a094:	08009fd9 	.word	0x08009fd9
 800a098:	240005c4 	.word	0x240005c4

0800a09c <_fwalk_sglue>:
 800a09c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a0a0:	4607      	mov	r7, r0
 800a0a2:	4688      	mov	r8, r1
 800a0a4:	4614      	mov	r4, r2
 800a0a6:	2600      	movs	r6, #0
 800a0a8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a0ac:	f1b9 0901 	subs.w	r9, r9, #1
 800a0b0:	d505      	bpl.n	800a0be <_fwalk_sglue+0x22>
 800a0b2:	6824      	ldr	r4, [r4, #0]
 800a0b4:	2c00      	cmp	r4, #0
 800a0b6:	d1f7      	bne.n	800a0a8 <_fwalk_sglue+0xc>
 800a0b8:	4630      	mov	r0, r6
 800a0ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a0be:	89ab      	ldrh	r3, [r5, #12]
 800a0c0:	2b01      	cmp	r3, #1
 800a0c2:	d907      	bls.n	800a0d4 <_fwalk_sglue+0x38>
 800a0c4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a0c8:	3301      	adds	r3, #1
 800a0ca:	d003      	beq.n	800a0d4 <_fwalk_sglue+0x38>
 800a0cc:	4629      	mov	r1, r5
 800a0ce:	4638      	mov	r0, r7
 800a0d0:	47c0      	blx	r8
 800a0d2:	4306      	orrs	r6, r0
 800a0d4:	3568      	adds	r5, #104	@ 0x68
 800a0d6:	e7e9      	b.n	800a0ac <_fwalk_sglue+0x10>

0800a0d8 <iprintf>:
 800a0d8:	b40f      	push	{r0, r1, r2, r3}
 800a0da:	b507      	push	{r0, r1, r2, lr}
 800a0dc:	4906      	ldr	r1, [pc, #24]	@ (800a0f8 <iprintf+0x20>)
 800a0de:	ab04      	add	r3, sp, #16
 800a0e0:	6808      	ldr	r0, [r1, #0]
 800a0e2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a0e6:	6881      	ldr	r1, [r0, #8]
 800a0e8:	9301      	str	r3, [sp, #4]
 800a0ea:	f000 f9f7 	bl	800a4dc <_vfiprintf_r>
 800a0ee:	b003      	add	sp, #12
 800a0f0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a0f4:	b004      	add	sp, #16
 800a0f6:	4770      	bx	lr
 800a0f8:	24000040 	.word	0x24000040

0800a0fc <__sread>:
 800a0fc:	b510      	push	{r4, lr}
 800a0fe:	460c      	mov	r4, r1
 800a100:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a104:	f000 f868 	bl	800a1d8 <_read_r>
 800a108:	2800      	cmp	r0, #0
 800a10a:	bfab      	itete	ge
 800a10c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a10e:	89a3      	ldrhlt	r3, [r4, #12]
 800a110:	181b      	addge	r3, r3, r0
 800a112:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a116:	bfac      	ite	ge
 800a118:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a11a:	81a3      	strhlt	r3, [r4, #12]
 800a11c:	bd10      	pop	{r4, pc}

0800a11e <__swrite>:
 800a11e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a122:	461f      	mov	r7, r3
 800a124:	898b      	ldrh	r3, [r1, #12]
 800a126:	05db      	lsls	r3, r3, #23
 800a128:	4605      	mov	r5, r0
 800a12a:	460c      	mov	r4, r1
 800a12c:	4616      	mov	r6, r2
 800a12e:	d505      	bpl.n	800a13c <__swrite+0x1e>
 800a130:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a134:	2302      	movs	r3, #2
 800a136:	2200      	movs	r2, #0
 800a138:	f000 f83c 	bl	800a1b4 <_lseek_r>
 800a13c:	89a3      	ldrh	r3, [r4, #12]
 800a13e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a142:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a146:	81a3      	strh	r3, [r4, #12]
 800a148:	4632      	mov	r2, r6
 800a14a:	463b      	mov	r3, r7
 800a14c:	4628      	mov	r0, r5
 800a14e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a152:	f000 b853 	b.w	800a1fc <_write_r>

0800a156 <__sseek>:
 800a156:	b510      	push	{r4, lr}
 800a158:	460c      	mov	r4, r1
 800a15a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a15e:	f000 f829 	bl	800a1b4 <_lseek_r>
 800a162:	1c43      	adds	r3, r0, #1
 800a164:	89a3      	ldrh	r3, [r4, #12]
 800a166:	bf15      	itete	ne
 800a168:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a16a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a16e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a172:	81a3      	strheq	r3, [r4, #12]
 800a174:	bf18      	it	ne
 800a176:	81a3      	strhne	r3, [r4, #12]
 800a178:	bd10      	pop	{r4, pc}

0800a17a <__sclose>:
 800a17a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a17e:	f000 b809 	b.w	800a194 <_close_r>

0800a182 <memset>:
 800a182:	4402      	add	r2, r0
 800a184:	4603      	mov	r3, r0
 800a186:	4293      	cmp	r3, r2
 800a188:	d100      	bne.n	800a18c <memset+0xa>
 800a18a:	4770      	bx	lr
 800a18c:	f803 1b01 	strb.w	r1, [r3], #1
 800a190:	e7f9      	b.n	800a186 <memset+0x4>
	...

0800a194 <_close_r>:
 800a194:	b538      	push	{r3, r4, r5, lr}
 800a196:	4d06      	ldr	r5, [pc, #24]	@ (800a1b0 <_close_r+0x1c>)
 800a198:	2300      	movs	r3, #0
 800a19a:	4604      	mov	r4, r0
 800a19c:	4608      	mov	r0, r1
 800a19e:	602b      	str	r3, [r5, #0]
 800a1a0:	f7f6 fec7 	bl	8000f32 <_close>
 800a1a4:	1c43      	adds	r3, r0, #1
 800a1a6:	d102      	bne.n	800a1ae <_close_r+0x1a>
 800a1a8:	682b      	ldr	r3, [r5, #0]
 800a1aa:	b103      	cbz	r3, 800a1ae <_close_r+0x1a>
 800a1ac:	6023      	str	r3, [r4, #0]
 800a1ae:	bd38      	pop	{r3, r4, r5, pc}
 800a1b0:	240005c8 	.word	0x240005c8

0800a1b4 <_lseek_r>:
 800a1b4:	b538      	push	{r3, r4, r5, lr}
 800a1b6:	4d07      	ldr	r5, [pc, #28]	@ (800a1d4 <_lseek_r+0x20>)
 800a1b8:	4604      	mov	r4, r0
 800a1ba:	4608      	mov	r0, r1
 800a1bc:	4611      	mov	r1, r2
 800a1be:	2200      	movs	r2, #0
 800a1c0:	602a      	str	r2, [r5, #0]
 800a1c2:	461a      	mov	r2, r3
 800a1c4:	f7f6 fedc 	bl	8000f80 <_lseek>
 800a1c8:	1c43      	adds	r3, r0, #1
 800a1ca:	d102      	bne.n	800a1d2 <_lseek_r+0x1e>
 800a1cc:	682b      	ldr	r3, [r5, #0]
 800a1ce:	b103      	cbz	r3, 800a1d2 <_lseek_r+0x1e>
 800a1d0:	6023      	str	r3, [r4, #0]
 800a1d2:	bd38      	pop	{r3, r4, r5, pc}
 800a1d4:	240005c8 	.word	0x240005c8

0800a1d8 <_read_r>:
 800a1d8:	b538      	push	{r3, r4, r5, lr}
 800a1da:	4d07      	ldr	r5, [pc, #28]	@ (800a1f8 <_read_r+0x20>)
 800a1dc:	4604      	mov	r4, r0
 800a1de:	4608      	mov	r0, r1
 800a1e0:	4611      	mov	r1, r2
 800a1e2:	2200      	movs	r2, #0
 800a1e4:	602a      	str	r2, [r5, #0]
 800a1e6:	461a      	mov	r2, r3
 800a1e8:	f7f6 fe6a 	bl	8000ec0 <_read>
 800a1ec:	1c43      	adds	r3, r0, #1
 800a1ee:	d102      	bne.n	800a1f6 <_read_r+0x1e>
 800a1f0:	682b      	ldr	r3, [r5, #0]
 800a1f2:	b103      	cbz	r3, 800a1f6 <_read_r+0x1e>
 800a1f4:	6023      	str	r3, [r4, #0]
 800a1f6:	bd38      	pop	{r3, r4, r5, pc}
 800a1f8:	240005c8 	.word	0x240005c8

0800a1fc <_write_r>:
 800a1fc:	b538      	push	{r3, r4, r5, lr}
 800a1fe:	4d07      	ldr	r5, [pc, #28]	@ (800a21c <_write_r+0x20>)
 800a200:	4604      	mov	r4, r0
 800a202:	4608      	mov	r0, r1
 800a204:	4611      	mov	r1, r2
 800a206:	2200      	movs	r2, #0
 800a208:	602a      	str	r2, [r5, #0]
 800a20a:	461a      	mov	r2, r3
 800a20c:	f7f6 fe75 	bl	8000efa <_write>
 800a210:	1c43      	adds	r3, r0, #1
 800a212:	d102      	bne.n	800a21a <_write_r+0x1e>
 800a214:	682b      	ldr	r3, [r5, #0]
 800a216:	b103      	cbz	r3, 800a21a <_write_r+0x1e>
 800a218:	6023      	str	r3, [r4, #0]
 800a21a:	bd38      	pop	{r3, r4, r5, pc}
 800a21c:	240005c8 	.word	0x240005c8

0800a220 <__errno>:
 800a220:	4b01      	ldr	r3, [pc, #4]	@ (800a228 <__errno+0x8>)
 800a222:	6818      	ldr	r0, [r3, #0]
 800a224:	4770      	bx	lr
 800a226:	bf00      	nop
 800a228:	24000040 	.word	0x24000040

0800a22c <__libc_init_array>:
 800a22c:	b570      	push	{r4, r5, r6, lr}
 800a22e:	4d0d      	ldr	r5, [pc, #52]	@ (800a264 <__libc_init_array+0x38>)
 800a230:	4c0d      	ldr	r4, [pc, #52]	@ (800a268 <__libc_init_array+0x3c>)
 800a232:	1b64      	subs	r4, r4, r5
 800a234:	10a4      	asrs	r4, r4, #2
 800a236:	2600      	movs	r6, #0
 800a238:	42a6      	cmp	r6, r4
 800a23a:	d109      	bne.n	800a250 <__libc_init_array+0x24>
 800a23c:	4d0b      	ldr	r5, [pc, #44]	@ (800a26c <__libc_init_array+0x40>)
 800a23e:	4c0c      	ldr	r4, [pc, #48]	@ (800a270 <__libc_init_array+0x44>)
 800a240:	f000 fdc4 	bl	800adcc <_init>
 800a244:	1b64      	subs	r4, r4, r5
 800a246:	10a4      	asrs	r4, r4, #2
 800a248:	2600      	movs	r6, #0
 800a24a:	42a6      	cmp	r6, r4
 800a24c:	d105      	bne.n	800a25a <__libc_init_array+0x2e>
 800a24e:	bd70      	pop	{r4, r5, r6, pc}
 800a250:	f855 3b04 	ldr.w	r3, [r5], #4
 800a254:	4798      	blx	r3
 800a256:	3601      	adds	r6, #1
 800a258:	e7ee      	b.n	800a238 <__libc_init_array+0xc>
 800a25a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a25e:	4798      	blx	r3
 800a260:	3601      	adds	r6, #1
 800a262:	e7f2      	b.n	800a24a <__libc_init_array+0x1e>
 800a264:	0800aee4 	.word	0x0800aee4
 800a268:	0800aee4 	.word	0x0800aee4
 800a26c:	0800aee4 	.word	0x0800aee4
 800a270:	0800aee8 	.word	0x0800aee8

0800a274 <__retarget_lock_init_recursive>:
 800a274:	4770      	bx	lr

0800a276 <__retarget_lock_acquire_recursive>:
 800a276:	4770      	bx	lr

0800a278 <__retarget_lock_release_recursive>:
 800a278:	4770      	bx	lr

0800a27a <memcpy>:
 800a27a:	440a      	add	r2, r1
 800a27c:	4291      	cmp	r1, r2
 800a27e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800a282:	d100      	bne.n	800a286 <memcpy+0xc>
 800a284:	4770      	bx	lr
 800a286:	b510      	push	{r4, lr}
 800a288:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a28c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a290:	4291      	cmp	r1, r2
 800a292:	d1f9      	bne.n	800a288 <memcpy+0xe>
 800a294:	bd10      	pop	{r4, pc}
	...

0800a298 <_free_r>:
 800a298:	b538      	push	{r3, r4, r5, lr}
 800a29a:	4605      	mov	r5, r0
 800a29c:	2900      	cmp	r1, #0
 800a29e:	d041      	beq.n	800a324 <_free_r+0x8c>
 800a2a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a2a4:	1f0c      	subs	r4, r1, #4
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	bfb8      	it	lt
 800a2aa:	18e4      	addlt	r4, r4, r3
 800a2ac:	f000 f8e0 	bl	800a470 <__malloc_lock>
 800a2b0:	4a1d      	ldr	r2, [pc, #116]	@ (800a328 <_free_r+0x90>)
 800a2b2:	6813      	ldr	r3, [r2, #0]
 800a2b4:	b933      	cbnz	r3, 800a2c4 <_free_r+0x2c>
 800a2b6:	6063      	str	r3, [r4, #4]
 800a2b8:	6014      	str	r4, [r2, #0]
 800a2ba:	4628      	mov	r0, r5
 800a2bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a2c0:	f000 b8dc 	b.w	800a47c <__malloc_unlock>
 800a2c4:	42a3      	cmp	r3, r4
 800a2c6:	d908      	bls.n	800a2da <_free_r+0x42>
 800a2c8:	6820      	ldr	r0, [r4, #0]
 800a2ca:	1821      	adds	r1, r4, r0
 800a2cc:	428b      	cmp	r3, r1
 800a2ce:	bf01      	itttt	eq
 800a2d0:	6819      	ldreq	r1, [r3, #0]
 800a2d2:	685b      	ldreq	r3, [r3, #4]
 800a2d4:	1809      	addeq	r1, r1, r0
 800a2d6:	6021      	streq	r1, [r4, #0]
 800a2d8:	e7ed      	b.n	800a2b6 <_free_r+0x1e>
 800a2da:	461a      	mov	r2, r3
 800a2dc:	685b      	ldr	r3, [r3, #4]
 800a2de:	b10b      	cbz	r3, 800a2e4 <_free_r+0x4c>
 800a2e0:	42a3      	cmp	r3, r4
 800a2e2:	d9fa      	bls.n	800a2da <_free_r+0x42>
 800a2e4:	6811      	ldr	r1, [r2, #0]
 800a2e6:	1850      	adds	r0, r2, r1
 800a2e8:	42a0      	cmp	r0, r4
 800a2ea:	d10b      	bne.n	800a304 <_free_r+0x6c>
 800a2ec:	6820      	ldr	r0, [r4, #0]
 800a2ee:	4401      	add	r1, r0
 800a2f0:	1850      	adds	r0, r2, r1
 800a2f2:	4283      	cmp	r3, r0
 800a2f4:	6011      	str	r1, [r2, #0]
 800a2f6:	d1e0      	bne.n	800a2ba <_free_r+0x22>
 800a2f8:	6818      	ldr	r0, [r3, #0]
 800a2fa:	685b      	ldr	r3, [r3, #4]
 800a2fc:	6053      	str	r3, [r2, #4]
 800a2fe:	4408      	add	r0, r1
 800a300:	6010      	str	r0, [r2, #0]
 800a302:	e7da      	b.n	800a2ba <_free_r+0x22>
 800a304:	d902      	bls.n	800a30c <_free_r+0x74>
 800a306:	230c      	movs	r3, #12
 800a308:	602b      	str	r3, [r5, #0]
 800a30a:	e7d6      	b.n	800a2ba <_free_r+0x22>
 800a30c:	6820      	ldr	r0, [r4, #0]
 800a30e:	1821      	adds	r1, r4, r0
 800a310:	428b      	cmp	r3, r1
 800a312:	bf04      	itt	eq
 800a314:	6819      	ldreq	r1, [r3, #0]
 800a316:	685b      	ldreq	r3, [r3, #4]
 800a318:	6063      	str	r3, [r4, #4]
 800a31a:	bf04      	itt	eq
 800a31c:	1809      	addeq	r1, r1, r0
 800a31e:	6021      	streq	r1, [r4, #0]
 800a320:	6054      	str	r4, [r2, #4]
 800a322:	e7ca      	b.n	800a2ba <_free_r+0x22>
 800a324:	bd38      	pop	{r3, r4, r5, pc}
 800a326:	bf00      	nop
 800a328:	240005d4 	.word	0x240005d4

0800a32c <sbrk_aligned>:
 800a32c:	b570      	push	{r4, r5, r6, lr}
 800a32e:	4e0f      	ldr	r6, [pc, #60]	@ (800a36c <sbrk_aligned+0x40>)
 800a330:	460c      	mov	r4, r1
 800a332:	6831      	ldr	r1, [r6, #0]
 800a334:	4605      	mov	r5, r0
 800a336:	b911      	cbnz	r1, 800a33e <sbrk_aligned+0x12>
 800a338:	f000 fcb4 	bl	800aca4 <_sbrk_r>
 800a33c:	6030      	str	r0, [r6, #0]
 800a33e:	4621      	mov	r1, r4
 800a340:	4628      	mov	r0, r5
 800a342:	f000 fcaf 	bl	800aca4 <_sbrk_r>
 800a346:	1c43      	adds	r3, r0, #1
 800a348:	d103      	bne.n	800a352 <sbrk_aligned+0x26>
 800a34a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800a34e:	4620      	mov	r0, r4
 800a350:	bd70      	pop	{r4, r5, r6, pc}
 800a352:	1cc4      	adds	r4, r0, #3
 800a354:	f024 0403 	bic.w	r4, r4, #3
 800a358:	42a0      	cmp	r0, r4
 800a35a:	d0f8      	beq.n	800a34e <sbrk_aligned+0x22>
 800a35c:	1a21      	subs	r1, r4, r0
 800a35e:	4628      	mov	r0, r5
 800a360:	f000 fca0 	bl	800aca4 <_sbrk_r>
 800a364:	3001      	adds	r0, #1
 800a366:	d1f2      	bne.n	800a34e <sbrk_aligned+0x22>
 800a368:	e7ef      	b.n	800a34a <sbrk_aligned+0x1e>
 800a36a:	bf00      	nop
 800a36c:	240005d0 	.word	0x240005d0

0800a370 <_malloc_r>:
 800a370:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a374:	1ccd      	adds	r5, r1, #3
 800a376:	f025 0503 	bic.w	r5, r5, #3
 800a37a:	3508      	adds	r5, #8
 800a37c:	2d0c      	cmp	r5, #12
 800a37e:	bf38      	it	cc
 800a380:	250c      	movcc	r5, #12
 800a382:	2d00      	cmp	r5, #0
 800a384:	4606      	mov	r6, r0
 800a386:	db01      	blt.n	800a38c <_malloc_r+0x1c>
 800a388:	42a9      	cmp	r1, r5
 800a38a:	d904      	bls.n	800a396 <_malloc_r+0x26>
 800a38c:	230c      	movs	r3, #12
 800a38e:	6033      	str	r3, [r6, #0]
 800a390:	2000      	movs	r0, #0
 800a392:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a396:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a46c <_malloc_r+0xfc>
 800a39a:	f000 f869 	bl	800a470 <__malloc_lock>
 800a39e:	f8d8 3000 	ldr.w	r3, [r8]
 800a3a2:	461c      	mov	r4, r3
 800a3a4:	bb44      	cbnz	r4, 800a3f8 <_malloc_r+0x88>
 800a3a6:	4629      	mov	r1, r5
 800a3a8:	4630      	mov	r0, r6
 800a3aa:	f7ff ffbf 	bl	800a32c <sbrk_aligned>
 800a3ae:	1c43      	adds	r3, r0, #1
 800a3b0:	4604      	mov	r4, r0
 800a3b2:	d158      	bne.n	800a466 <_malloc_r+0xf6>
 800a3b4:	f8d8 4000 	ldr.w	r4, [r8]
 800a3b8:	4627      	mov	r7, r4
 800a3ba:	2f00      	cmp	r7, #0
 800a3bc:	d143      	bne.n	800a446 <_malloc_r+0xd6>
 800a3be:	2c00      	cmp	r4, #0
 800a3c0:	d04b      	beq.n	800a45a <_malloc_r+0xea>
 800a3c2:	6823      	ldr	r3, [r4, #0]
 800a3c4:	4639      	mov	r1, r7
 800a3c6:	4630      	mov	r0, r6
 800a3c8:	eb04 0903 	add.w	r9, r4, r3
 800a3cc:	f000 fc6a 	bl	800aca4 <_sbrk_r>
 800a3d0:	4581      	cmp	r9, r0
 800a3d2:	d142      	bne.n	800a45a <_malloc_r+0xea>
 800a3d4:	6821      	ldr	r1, [r4, #0]
 800a3d6:	1a6d      	subs	r5, r5, r1
 800a3d8:	4629      	mov	r1, r5
 800a3da:	4630      	mov	r0, r6
 800a3dc:	f7ff ffa6 	bl	800a32c <sbrk_aligned>
 800a3e0:	3001      	adds	r0, #1
 800a3e2:	d03a      	beq.n	800a45a <_malloc_r+0xea>
 800a3e4:	6823      	ldr	r3, [r4, #0]
 800a3e6:	442b      	add	r3, r5
 800a3e8:	6023      	str	r3, [r4, #0]
 800a3ea:	f8d8 3000 	ldr.w	r3, [r8]
 800a3ee:	685a      	ldr	r2, [r3, #4]
 800a3f0:	bb62      	cbnz	r2, 800a44c <_malloc_r+0xdc>
 800a3f2:	f8c8 7000 	str.w	r7, [r8]
 800a3f6:	e00f      	b.n	800a418 <_malloc_r+0xa8>
 800a3f8:	6822      	ldr	r2, [r4, #0]
 800a3fa:	1b52      	subs	r2, r2, r5
 800a3fc:	d420      	bmi.n	800a440 <_malloc_r+0xd0>
 800a3fe:	2a0b      	cmp	r2, #11
 800a400:	d917      	bls.n	800a432 <_malloc_r+0xc2>
 800a402:	1961      	adds	r1, r4, r5
 800a404:	42a3      	cmp	r3, r4
 800a406:	6025      	str	r5, [r4, #0]
 800a408:	bf18      	it	ne
 800a40a:	6059      	strne	r1, [r3, #4]
 800a40c:	6863      	ldr	r3, [r4, #4]
 800a40e:	bf08      	it	eq
 800a410:	f8c8 1000 	streq.w	r1, [r8]
 800a414:	5162      	str	r2, [r4, r5]
 800a416:	604b      	str	r3, [r1, #4]
 800a418:	4630      	mov	r0, r6
 800a41a:	f000 f82f 	bl	800a47c <__malloc_unlock>
 800a41e:	f104 000b 	add.w	r0, r4, #11
 800a422:	1d23      	adds	r3, r4, #4
 800a424:	f020 0007 	bic.w	r0, r0, #7
 800a428:	1ac2      	subs	r2, r0, r3
 800a42a:	bf1c      	itt	ne
 800a42c:	1a1b      	subne	r3, r3, r0
 800a42e:	50a3      	strne	r3, [r4, r2]
 800a430:	e7af      	b.n	800a392 <_malloc_r+0x22>
 800a432:	6862      	ldr	r2, [r4, #4]
 800a434:	42a3      	cmp	r3, r4
 800a436:	bf0c      	ite	eq
 800a438:	f8c8 2000 	streq.w	r2, [r8]
 800a43c:	605a      	strne	r2, [r3, #4]
 800a43e:	e7eb      	b.n	800a418 <_malloc_r+0xa8>
 800a440:	4623      	mov	r3, r4
 800a442:	6864      	ldr	r4, [r4, #4]
 800a444:	e7ae      	b.n	800a3a4 <_malloc_r+0x34>
 800a446:	463c      	mov	r4, r7
 800a448:	687f      	ldr	r7, [r7, #4]
 800a44a:	e7b6      	b.n	800a3ba <_malloc_r+0x4a>
 800a44c:	461a      	mov	r2, r3
 800a44e:	685b      	ldr	r3, [r3, #4]
 800a450:	42a3      	cmp	r3, r4
 800a452:	d1fb      	bne.n	800a44c <_malloc_r+0xdc>
 800a454:	2300      	movs	r3, #0
 800a456:	6053      	str	r3, [r2, #4]
 800a458:	e7de      	b.n	800a418 <_malloc_r+0xa8>
 800a45a:	230c      	movs	r3, #12
 800a45c:	6033      	str	r3, [r6, #0]
 800a45e:	4630      	mov	r0, r6
 800a460:	f000 f80c 	bl	800a47c <__malloc_unlock>
 800a464:	e794      	b.n	800a390 <_malloc_r+0x20>
 800a466:	6005      	str	r5, [r0, #0]
 800a468:	e7d6      	b.n	800a418 <_malloc_r+0xa8>
 800a46a:	bf00      	nop
 800a46c:	240005d4 	.word	0x240005d4

0800a470 <__malloc_lock>:
 800a470:	4801      	ldr	r0, [pc, #4]	@ (800a478 <__malloc_lock+0x8>)
 800a472:	f7ff bf00 	b.w	800a276 <__retarget_lock_acquire_recursive>
 800a476:	bf00      	nop
 800a478:	240005cc 	.word	0x240005cc

0800a47c <__malloc_unlock>:
 800a47c:	4801      	ldr	r0, [pc, #4]	@ (800a484 <__malloc_unlock+0x8>)
 800a47e:	f7ff befb 	b.w	800a278 <__retarget_lock_release_recursive>
 800a482:	bf00      	nop
 800a484:	240005cc 	.word	0x240005cc

0800a488 <__sfputc_r>:
 800a488:	6893      	ldr	r3, [r2, #8]
 800a48a:	3b01      	subs	r3, #1
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	b410      	push	{r4}
 800a490:	6093      	str	r3, [r2, #8]
 800a492:	da08      	bge.n	800a4a6 <__sfputc_r+0x1e>
 800a494:	6994      	ldr	r4, [r2, #24]
 800a496:	42a3      	cmp	r3, r4
 800a498:	db01      	blt.n	800a49e <__sfputc_r+0x16>
 800a49a:	290a      	cmp	r1, #10
 800a49c:	d103      	bne.n	800a4a6 <__sfputc_r+0x1e>
 800a49e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a4a2:	f000 bb6b 	b.w	800ab7c <__swbuf_r>
 800a4a6:	6813      	ldr	r3, [r2, #0]
 800a4a8:	1c58      	adds	r0, r3, #1
 800a4aa:	6010      	str	r0, [r2, #0]
 800a4ac:	7019      	strb	r1, [r3, #0]
 800a4ae:	4608      	mov	r0, r1
 800a4b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a4b4:	4770      	bx	lr

0800a4b6 <__sfputs_r>:
 800a4b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4b8:	4606      	mov	r6, r0
 800a4ba:	460f      	mov	r7, r1
 800a4bc:	4614      	mov	r4, r2
 800a4be:	18d5      	adds	r5, r2, r3
 800a4c0:	42ac      	cmp	r4, r5
 800a4c2:	d101      	bne.n	800a4c8 <__sfputs_r+0x12>
 800a4c4:	2000      	movs	r0, #0
 800a4c6:	e007      	b.n	800a4d8 <__sfputs_r+0x22>
 800a4c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a4cc:	463a      	mov	r2, r7
 800a4ce:	4630      	mov	r0, r6
 800a4d0:	f7ff ffda 	bl	800a488 <__sfputc_r>
 800a4d4:	1c43      	adds	r3, r0, #1
 800a4d6:	d1f3      	bne.n	800a4c0 <__sfputs_r+0xa>
 800a4d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a4dc <_vfiprintf_r>:
 800a4dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4e0:	460d      	mov	r5, r1
 800a4e2:	b09d      	sub	sp, #116	@ 0x74
 800a4e4:	4614      	mov	r4, r2
 800a4e6:	4698      	mov	r8, r3
 800a4e8:	4606      	mov	r6, r0
 800a4ea:	b118      	cbz	r0, 800a4f4 <_vfiprintf_r+0x18>
 800a4ec:	6a03      	ldr	r3, [r0, #32]
 800a4ee:	b90b      	cbnz	r3, 800a4f4 <_vfiprintf_r+0x18>
 800a4f0:	f7ff fdbc 	bl	800a06c <__sinit>
 800a4f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a4f6:	07d9      	lsls	r1, r3, #31
 800a4f8:	d405      	bmi.n	800a506 <_vfiprintf_r+0x2a>
 800a4fa:	89ab      	ldrh	r3, [r5, #12]
 800a4fc:	059a      	lsls	r2, r3, #22
 800a4fe:	d402      	bmi.n	800a506 <_vfiprintf_r+0x2a>
 800a500:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a502:	f7ff feb8 	bl	800a276 <__retarget_lock_acquire_recursive>
 800a506:	89ab      	ldrh	r3, [r5, #12]
 800a508:	071b      	lsls	r3, r3, #28
 800a50a:	d501      	bpl.n	800a510 <_vfiprintf_r+0x34>
 800a50c:	692b      	ldr	r3, [r5, #16]
 800a50e:	b99b      	cbnz	r3, 800a538 <_vfiprintf_r+0x5c>
 800a510:	4629      	mov	r1, r5
 800a512:	4630      	mov	r0, r6
 800a514:	f000 fb70 	bl	800abf8 <__swsetup_r>
 800a518:	b170      	cbz	r0, 800a538 <_vfiprintf_r+0x5c>
 800a51a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a51c:	07dc      	lsls	r4, r3, #31
 800a51e:	d504      	bpl.n	800a52a <_vfiprintf_r+0x4e>
 800a520:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a524:	b01d      	add	sp, #116	@ 0x74
 800a526:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a52a:	89ab      	ldrh	r3, [r5, #12]
 800a52c:	0598      	lsls	r0, r3, #22
 800a52e:	d4f7      	bmi.n	800a520 <_vfiprintf_r+0x44>
 800a530:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a532:	f7ff fea1 	bl	800a278 <__retarget_lock_release_recursive>
 800a536:	e7f3      	b.n	800a520 <_vfiprintf_r+0x44>
 800a538:	2300      	movs	r3, #0
 800a53a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a53c:	2320      	movs	r3, #32
 800a53e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a542:	f8cd 800c 	str.w	r8, [sp, #12]
 800a546:	2330      	movs	r3, #48	@ 0x30
 800a548:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a6f8 <_vfiprintf_r+0x21c>
 800a54c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a550:	f04f 0901 	mov.w	r9, #1
 800a554:	4623      	mov	r3, r4
 800a556:	469a      	mov	sl, r3
 800a558:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a55c:	b10a      	cbz	r2, 800a562 <_vfiprintf_r+0x86>
 800a55e:	2a25      	cmp	r2, #37	@ 0x25
 800a560:	d1f9      	bne.n	800a556 <_vfiprintf_r+0x7a>
 800a562:	ebba 0b04 	subs.w	fp, sl, r4
 800a566:	d00b      	beq.n	800a580 <_vfiprintf_r+0xa4>
 800a568:	465b      	mov	r3, fp
 800a56a:	4622      	mov	r2, r4
 800a56c:	4629      	mov	r1, r5
 800a56e:	4630      	mov	r0, r6
 800a570:	f7ff ffa1 	bl	800a4b6 <__sfputs_r>
 800a574:	3001      	adds	r0, #1
 800a576:	f000 80a7 	beq.w	800a6c8 <_vfiprintf_r+0x1ec>
 800a57a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a57c:	445a      	add	r2, fp
 800a57e:	9209      	str	r2, [sp, #36]	@ 0x24
 800a580:	f89a 3000 	ldrb.w	r3, [sl]
 800a584:	2b00      	cmp	r3, #0
 800a586:	f000 809f 	beq.w	800a6c8 <_vfiprintf_r+0x1ec>
 800a58a:	2300      	movs	r3, #0
 800a58c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a590:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a594:	f10a 0a01 	add.w	sl, sl, #1
 800a598:	9304      	str	r3, [sp, #16]
 800a59a:	9307      	str	r3, [sp, #28]
 800a59c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a5a0:	931a      	str	r3, [sp, #104]	@ 0x68
 800a5a2:	4654      	mov	r4, sl
 800a5a4:	2205      	movs	r2, #5
 800a5a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5aa:	4853      	ldr	r0, [pc, #332]	@ (800a6f8 <_vfiprintf_r+0x21c>)
 800a5ac:	f7f5 fea0 	bl	80002f0 <memchr>
 800a5b0:	9a04      	ldr	r2, [sp, #16]
 800a5b2:	b9d8      	cbnz	r0, 800a5ec <_vfiprintf_r+0x110>
 800a5b4:	06d1      	lsls	r1, r2, #27
 800a5b6:	bf44      	itt	mi
 800a5b8:	2320      	movmi	r3, #32
 800a5ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a5be:	0713      	lsls	r3, r2, #28
 800a5c0:	bf44      	itt	mi
 800a5c2:	232b      	movmi	r3, #43	@ 0x2b
 800a5c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a5c8:	f89a 3000 	ldrb.w	r3, [sl]
 800a5cc:	2b2a      	cmp	r3, #42	@ 0x2a
 800a5ce:	d015      	beq.n	800a5fc <_vfiprintf_r+0x120>
 800a5d0:	9a07      	ldr	r2, [sp, #28]
 800a5d2:	4654      	mov	r4, sl
 800a5d4:	2000      	movs	r0, #0
 800a5d6:	f04f 0c0a 	mov.w	ip, #10
 800a5da:	4621      	mov	r1, r4
 800a5dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a5e0:	3b30      	subs	r3, #48	@ 0x30
 800a5e2:	2b09      	cmp	r3, #9
 800a5e4:	d94b      	bls.n	800a67e <_vfiprintf_r+0x1a2>
 800a5e6:	b1b0      	cbz	r0, 800a616 <_vfiprintf_r+0x13a>
 800a5e8:	9207      	str	r2, [sp, #28]
 800a5ea:	e014      	b.n	800a616 <_vfiprintf_r+0x13a>
 800a5ec:	eba0 0308 	sub.w	r3, r0, r8
 800a5f0:	fa09 f303 	lsl.w	r3, r9, r3
 800a5f4:	4313      	orrs	r3, r2
 800a5f6:	9304      	str	r3, [sp, #16]
 800a5f8:	46a2      	mov	sl, r4
 800a5fa:	e7d2      	b.n	800a5a2 <_vfiprintf_r+0xc6>
 800a5fc:	9b03      	ldr	r3, [sp, #12]
 800a5fe:	1d19      	adds	r1, r3, #4
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	9103      	str	r1, [sp, #12]
 800a604:	2b00      	cmp	r3, #0
 800a606:	bfbb      	ittet	lt
 800a608:	425b      	neglt	r3, r3
 800a60a:	f042 0202 	orrlt.w	r2, r2, #2
 800a60e:	9307      	strge	r3, [sp, #28]
 800a610:	9307      	strlt	r3, [sp, #28]
 800a612:	bfb8      	it	lt
 800a614:	9204      	strlt	r2, [sp, #16]
 800a616:	7823      	ldrb	r3, [r4, #0]
 800a618:	2b2e      	cmp	r3, #46	@ 0x2e
 800a61a:	d10a      	bne.n	800a632 <_vfiprintf_r+0x156>
 800a61c:	7863      	ldrb	r3, [r4, #1]
 800a61e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a620:	d132      	bne.n	800a688 <_vfiprintf_r+0x1ac>
 800a622:	9b03      	ldr	r3, [sp, #12]
 800a624:	1d1a      	adds	r2, r3, #4
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	9203      	str	r2, [sp, #12]
 800a62a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a62e:	3402      	adds	r4, #2
 800a630:	9305      	str	r3, [sp, #20]
 800a632:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a708 <_vfiprintf_r+0x22c>
 800a636:	7821      	ldrb	r1, [r4, #0]
 800a638:	2203      	movs	r2, #3
 800a63a:	4650      	mov	r0, sl
 800a63c:	f7f5 fe58 	bl	80002f0 <memchr>
 800a640:	b138      	cbz	r0, 800a652 <_vfiprintf_r+0x176>
 800a642:	9b04      	ldr	r3, [sp, #16]
 800a644:	eba0 000a 	sub.w	r0, r0, sl
 800a648:	2240      	movs	r2, #64	@ 0x40
 800a64a:	4082      	lsls	r2, r0
 800a64c:	4313      	orrs	r3, r2
 800a64e:	3401      	adds	r4, #1
 800a650:	9304      	str	r3, [sp, #16]
 800a652:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a656:	4829      	ldr	r0, [pc, #164]	@ (800a6fc <_vfiprintf_r+0x220>)
 800a658:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a65c:	2206      	movs	r2, #6
 800a65e:	f7f5 fe47 	bl	80002f0 <memchr>
 800a662:	2800      	cmp	r0, #0
 800a664:	d03f      	beq.n	800a6e6 <_vfiprintf_r+0x20a>
 800a666:	4b26      	ldr	r3, [pc, #152]	@ (800a700 <_vfiprintf_r+0x224>)
 800a668:	bb1b      	cbnz	r3, 800a6b2 <_vfiprintf_r+0x1d6>
 800a66a:	9b03      	ldr	r3, [sp, #12]
 800a66c:	3307      	adds	r3, #7
 800a66e:	f023 0307 	bic.w	r3, r3, #7
 800a672:	3308      	adds	r3, #8
 800a674:	9303      	str	r3, [sp, #12]
 800a676:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a678:	443b      	add	r3, r7
 800a67a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a67c:	e76a      	b.n	800a554 <_vfiprintf_r+0x78>
 800a67e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a682:	460c      	mov	r4, r1
 800a684:	2001      	movs	r0, #1
 800a686:	e7a8      	b.n	800a5da <_vfiprintf_r+0xfe>
 800a688:	2300      	movs	r3, #0
 800a68a:	3401      	adds	r4, #1
 800a68c:	9305      	str	r3, [sp, #20]
 800a68e:	4619      	mov	r1, r3
 800a690:	f04f 0c0a 	mov.w	ip, #10
 800a694:	4620      	mov	r0, r4
 800a696:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a69a:	3a30      	subs	r2, #48	@ 0x30
 800a69c:	2a09      	cmp	r2, #9
 800a69e:	d903      	bls.n	800a6a8 <_vfiprintf_r+0x1cc>
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d0c6      	beq.n	800a632 <_vfiprintf_r+0x156>
 800a6a4:	9105      	str	r1, [sp, #20]
 800a6a6:	e7c4      	b.n	800a632 <_vfiprintf_r+0x156>
 800a6a8:	fb0c 2101 	mla	r1, ip, r1, r2
 800a6ac:	4604      	mov	r4, r0
 800a6ae:	2301      	movs	r3, #1
 800a6b0:	e7f0      	b.n	800a694 <_vfiprintf_r+0x1b8>
 800a6b2:	ab03      	add	r3, sp, #12
 800a6b4:	9300      	str	r3, [sp, #0]
 800a6b6:	462a      	mov	r2, r5
 800a6b8:	4b12      	ldr	r3, [pc, #72]	@ (800a704 <_vfiprintf_r+0x228>)
 800a6ba:	a904      	add	r1, sp, #16
 800a6bc:	4630      	mov	r0, r6
 800a6be:	f3af 8000 	nop.w
 800a6c2:	4607      	mov	r7, r0
 800a6c4:	1c78      	adds	r0, r7, #1
 800a6c6:	d1d6      	bne.n	800a676 <_vfiprintf_r+0x19a>
 800a6c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a6ca:	07d9      	lsls	r1, r3, #31
 800a6cc:	d405      	bmi.n	800a6da <_vfiprintf_r+0x1fe>
 800a6ce:	89ab      	ldrh	r3, [r5, #12]
 800a6d0:	059a      	lsls	r2, r3, #22
 800a6d2:	d402      	bmi.n	800a6da <_vfiprintf_r+0x1fe>
 800a6d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a6d6:	f7ff fdcf 	bl	800a278 <__retarget_lock_release_recursive>
 800a6da:	89ab      	ldrh	r3, [r5, #12]
 800a6dc:	065b      	lsls	r3, r3, #25
 800a6de:	f53f af1f 	bmi.w	800a520 <_vfiprintf_r+0x44>
 800a6e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a6e4:	e71e      	b.n	800a524 <_vfiprintf_r+0x48>
 800a6e6:	ab03      	add	r3, sp, #12
 800a6e8:	9300      	str	r3, [sp, #0]
 800a6ea:	462a      	mov	r2, r5
 800a6ec:	4b05      	ldr	r3, [pc, #20]	@ (800a704 <_vfiprintf_r+0x228>)
 800a6ee:	a904      	add	r1, sp, #16
 800a6f0:	4630      	mov	r0, r6
 800a6f2:	f000 f879 	bl	800a7e8 <_printf_i>
 800a6f6:	e7e4      	b.n	800a6c2 <_vfiprintf_r+0x1e6>
 800a6f8:	0800aea8 	.word	0x0800aea8
 800a6fc:	0800aeb2 	.word	0x0800aeb2
 800a700:	00000000 	.word	0x00000000
 800a704:	0800a4b7 	.word	0x0800a4b7
 800a708:	0800aeae 	.word	0x0800aeae

0800a70c <_printf_common>:
 800a70c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a710:	4616      	mov	r6, r2
 800a712:	4698      	mov	r8, r3
 800a714:	688a      	ldr	r2, [r1, #8]
 800a716:	690b      	ldr	r3, [r1, #16]
 800a718:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a71c:	4293      	cmp	r3, r2
 800a71e:	bfb8      	it	lt
 800a720:	4613      	movlt	r3, r2
 800a722:	6033      	str	r3, [r6, #0]
 800a724:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a728:	4607      	mov	r7, r0
 800a72a:	460c      	mov	r4, r1
 800a72c:	b10a      	cbz	r2, 800a732 <_printf_common+0x26>
 800a72e:	3301      	adds	r3, #1
 800a730:	6033      	str	r3, [r6, #0]
 800a732:	6823      	ldr	r3, [r4, #0]
 800a734:	0699      	lsls	r1, r3, #26
 800a736:	bf42      	ittt	mi
 800a738:	6833      	ldrmi	r3, [r6, #0]
 800a73a:	3302      	addmi	r3, #2
 800a73c:	6033      	strmi	r3, [r6, #0]
 800a73e:	6825      	ldr	r5, [r4, #0]
 800a740:	f015 0506 	ands.w	r5, r5, #6
 800a744:	d106      	bne.n	800a754 <_printf_common+0x48>
 800a746:	f104 0a19 	add.w	sl, r4, #25
 800a74a:	68e3      	ldr	r3, [r4, #12]
 800a74c:	6832      	ldr	r2, [r6, #0]
 800a74e:	1a9b      	subs	r3, r3, r2
 800a750:	42ab      	cmp	r3, r5
 800a752:	dc26      	bgt.n	800a7a2 <_printf_common+0x96>
 800a754:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a758:	6822      	ldr	r2, [r4, #0]
 800a75a:	3b00      	subs	r3, #0
 800a75c:	bf18      	it	ne
 800a75e:	2301      	movne	r3, #1
 800a760:	0692      	lsls	r2, r2, #26
 800a762:	d42b      	bmi.n	800a7bc <_printf_common+0xb0>
 800a764:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a768:	4641      	mov	r1, r8
 800a76a:	4638      	mov	r0, r7
 800a76c:	47c8      	blx	r9
 800a76e:	3001      	adds	r0, #1
 800a770:	d01e      	beq.n	800a7b0 <_printf_common+0xa4>
 800a772:	6823      	ldr	r3, [r4, #0]
 800a774:	6922      	ldr	r2, [r4, #16]
 800a776:	f003 0306 	and.w	r3, r3, #6
 800a77a:	2b04      	cmp	r3, #4
 800a77c:	bf02      	ittt	eq
 800a77e:	68e5      	ldreq	r5, [r4, #12]
 800a780:	6833      	ldreq	r3, [r6, #0]
 800a782:	1aed      	subeq	r5, r5, r3
 800a784:	68a3      	ldr	r3, [r4, #8]
 800a786:	bf0c      	ite	eq
 800a788:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a78c:	2500      	movne	r5, #0
 800a78e:	4293      	cmp	r3, r2
 800a790:	bfc4      	itt	gt
 800a792:	1a9b      	subgt	r3, r3, r2
 800a794:	18ed      	addgt	r5, r5, r3
 800a796:	2600      	movs	r6, #0
 800a798:	341a      	adds	r4, #26
 800a79a:	42b5      	cmp	r5, r6
 800a79c:	d11a      	bne.n	800a7d4 <_printf_common+0xc8>
 800a79e:	2000      	movs	r0, #0
 800a7a0:	e008      	b.n	800a7b4 <_printf_common+0xa8>
 800a7a2:	2301      	movs	r3, #1
 800a7a4:	4652      	mov	r2, sl
 800a7a6:	4641      	mov	r1, r8
 800a7a8:	4638      	mov	r0, r7
 800a7aa:	47c8      	blx	r9
 800a7ac:	3001      	adds	r0, #1
 800a7ae:	d103      	bne.n	800a7b8 <_printf_common+0xac>
 800a7b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a7b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7b8:	3501      	adds	r5, #1
 800a7ba:	e7c6      	b.n	800a74a <_printf_common+0x3e>
 800a7bc:	18e1      	adds	r1, r4, r3
 800a7be:	1c5a      	adds	r2, r3, #1
 800a7c0:	2030      	movs	r0, #48	@ 0x30
 800a7c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a7c6:	4422      	add	r2, r4
 800a7c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a7cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a7d0:	3302      	adds	r3, #2
 800a7d2:	e7c7      	b.n	800a764 <_printf_common+0x58>
 800a7d4:	2301      	movs	r3, #1
 800a7d6:	4622      	mov	r2, r4
 800a7d8:	4641      	mov	r1, r8
 800a7da:	4638      	mov	r0, r7
 800a7dc:	47c8      	blx	r9
 800a7de:	3001      	adds	r0, #1
 800a7e0:	d0e6      	beq.n	800a7b0 <_printf_common+0xa4>
 800a7e2:	3601      	adds	r6, #1
 800a7e4:	e7d9      	b.n	800a79a <_printf_common+0x8e>
	...

0800a7e8 <_printf_i>:
 800a7e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a7ec:	7e0f      	ldrb	r7, [r1, #24]
 800a7ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a7f0:	2f78      	cmp	r7, #120	@ 0x78
 800a7f2:	4691      	mov	r9, r2
 800a7f4:	4680      	mov	r8, r0
 800a7f6:	460c      	mov	r4, r1
 800a7f8:	469a      	mov	sl, r3
 800a7fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a7fe:	d807      	bhi.n	800a810 <_printf_i+0x28>
 800a800:	2f62      	cmp	r7, #98	@ 0x62
 800a802:	d80a      	bhi.n	800a81a <_printf_i+0x32>
 800a804:	2f00      	cmp	r7, #0
 800a806:	f000 80d1 	beq.w	800a9ac <_printf_i+0x1c4>
 800a80a:	2f58      	cmp	r7, #88	@ 0x58
 800a80c:	f000 80b8 	beq.w	800a980 <_printf_i+0x198>
 800a810:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a814:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a818:	e03a      	b.n	800a890 <_printf_i+0xa8>
 800a81a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a81e:	2b15      	cmp	r3, #21
 800a820:	d8f6      	bhi.n	800a810 <_printf_i+0x28>
 800a822:	a101      	add	r1, pc, #4	@ (adr r1, 800a828 <_printf_i+0x40>)
 800a824:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a828:	0800a881 	.word	0x0800a881
 800a82c:	0800a895 	.word	0x0800a895
 800a830:	0800a811 	.word	0x0800a811
 800a834:	0800a811 	.word	0x0800a811
 800a838:	0800a811 	.word	0x0800a811
 800a83c:	0800a811 	.word	0x0800a811
 800a840:	0800a895 	.word	0x0800a895
 800a844:	0800a811 	.word	0x0800a811
 800a848:	0800a811 	.word	0x0800a811
 800a84c:	0800a811 	.word	0x0800a811
 800a850:	0800a811 	.word	0x0800a811
 800a854:	0800a993 	.word	0x0800a993
 800a858:	0800a8bf 	.word	0x0800a8bf
 800a85c:	0800a94d 	.word	0x0800a94d
 800a860:	0800a811 	.word	0x0800a811
 800a864:	0800a811 	.word	0x0800a811
 800a868:	0800a9b5 	.word	0x0800a9b5
 800a86c:	0800a811 	.word	0x0800a811
 800a870:	0800a8bf 	.word	0x0800a8bf
 800a874:	0800a811 	.word	0x0800a811
 800a878:	0800a811 	.word	0x0800a811
 800a87c:	0800a955 	.word	0x0800a955
 800a880:	6833      	ldr	r3, [r6, #0]
 800a882:	1d1a      	adds	r2, r3, #4
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	6032      	str	r2, [r6, #0]
 800a888:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a88c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a890:	2301      	movs	r3, #1
 800a892:	e09c      	b.n	800a9ce <_printf_i+0x1e6>
 800a894:	6833      	ldr	r3, [r6, #0]
 800a896:	6820      	ldr	r0, [r4, #0]
 800a898:	1d19      	adds	r1, r3, #4
 800a89a:	6031      	str	r1, [r6, #0]
 800a89c:	0606      	lsls	r6, r0, #24
 800a89e:	d501      	bpl.n	800a8a4 <_printf_i+0xbc>
 800a8a0:	681d      	ldr	r5, [r3, #0]
 800a8a2:	e003      	b.n	800a8ac <_printf_i+0xc4>
 800a8a4:	0645      	lsls	r5, r0, #25
 800a8a6:	d5fb      	bpl.n	800a8a0 <_printf_i+0xb8>
 800a8a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a8ac:	2d00      	cmp	r5, #0
 800a8ae:	da03      	bge.n	800a8b8 <_printf_i+0xd0>
 800a8b0:	232d      	movs	r3, #45	@ 0x2d
 800a8b2:	426d      	negs	r5, r5
 800a8b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a8b8:	4858      	ldr	r0, [pc, #352]	@ (800aa1c <_printf_i+0x234>)
 800a8ba:	230a      	movs	r3, #10
 800a8bc:	e011      	b.n	800a8e2 <_printf_i+0xfa>
 800a8be:	6821      	ldr	r1, [r4, #0]
 800a8c0:	6833      	ldr	r3, [r6, #0]
 800a8c2:	0608      	lsls	r0, r1, #24
 800a8c4:	f853 5b04 	ldr.w	r5, [r3], #4
 800a8c8:	d402      	bmi.n	800a8d0 <_printf_i+0xe8>
 800a8ca:	0649      	lsls	r1, r1, #25
 800a8cc:	bf48      	it	mi
 800a8ce:	b2ad      	uxthmi	r5, r5
 800a8d0:	2f6f      	cmp	r7, #111	@ 0x6f
 800a8d2:	4852      	ldr	r0, [pc, #328]	@ (800aa1c <_printf_i+0x234>)
 800a8d4:	6033      	str	r3, [r6, #0]
 800a8d6:	bf14      	ite	ne
 800a8d8:	230a      	movne	r3, #10
 800a8da:	2308      	moveq	r3, #8
 800a8dc:	2100      	movs	r1, #0
 800a8de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a8e2:	6866      	ldr	r6, [r4, #4]
 800a8e4:	60a6      	str	r6, [r4, #8]
 800a8e6:	2e00      	cmp	r6, #0
 800a8e8:	db05      	blt.n	800a8f6 <_printf_i+0x10e>
 800a8ea:	6821      	ldr	r1, [r4, #0]
 800a8ec:	432e      	orrs	r6, r5
 800a8ee:	f021 0104 	bic.w	r1, r1, #4
 800a8f2:	6021      	str	r1, [r4, #0]
 800a8f4:	d04b      	beq.n	800a98e <_printf_i+0x1a6>
 800a8f6:	4616      	mov	r6, r2
 800a8f8:	fbb5 f1f3 	udiv	r1, r5, r3
 800a8fc:	fb03 5711 	mls	r7, r3, r1, r5
 800a900:	5dc7      	ldrb	r7, [r0, r7]
 800a902:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a906:	462f      	mov	r7, r5
 800a908:	42bb      	cmp	r3, r7
 800a90a:	460d      	mov	r5, r1
 800a90c:	d9f4      	bls.n	800a8f8 <_printf_i+0x110>
 800a90e:	2b08      	cmp	r3, #8
 800a910:	d10b      	bne.n	800a92a <_printf_i+0x142>
 800a912:	6823      	ldr	r3, [r4, #0]
 800a914:	07df      	lsls	r7, r3, #31
 800a916:	d508      	bpl.n	800a92a <_printf_i+0x142>
 800a918:	6923      	ldr	r3, [r4, #16]
 800a91a:	6861      	ldr	r1, [r4, #4]
 800a91c:	4299      	cmp	r1, r3
 800a91e:	bfde      	ittt	le
 800a920:	2330      	movle	r3, #48	@ 0x30
 800a922:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a926:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800a92a:	1b92      	subs	r2, r2, r6
 800a92c:	6122      	str	r2, [r4, #16]
 800a92e:	f8cd a000 	str.w	sl, [sp]
 800a932:	464b      	mov	r3, r9
 800a934:	aa03      	add	r2, sp, #12
 800a936:	4621      	mov	r1, r4
 800a938:	4640      	mov	r0, r8
 800a93a:	f7ff fee7 	bl	800a70c <_printf_common>
 800a93e:	3001      	adds	r0, #1
 800a940:	d14a      	bne.n	800a9d8 <_printf_i+0x1f0>
 800a942:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a946:	b004      	add	sp, #16
 800a948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a94c:	6823      	ldr	r3, [r4, #0]
 800a94e:	f043 0320 	orr.w	r3, r3, #32
 800a952:	6023      	str	r3, [r4, #0]
 800a954:	4832      	ldr	r0, [pc, #200]	@ (800aa20 <_printf_i+0x238>)
 800a956:	2778      	movs	r7, #120	@ 0x78
 800a958:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a95c:	6823      	ldr	r3, [r4, #0]
 800a95e:	6831      	ldr	r1, [r6, #0]
 800a960:	061f      	lsls	r7, r3, #24
 800a962:	f851 5b04 	ldr.w	r5, [r1], #4
 800a966:	d402      	bmi.n	800a96e <_printf_i+0x186>
 800a968:	065f      	lsls	r7, r3, #25
 800a96a:	bf48      	it	mi
 800a96c:	b2ad      	uxthmi	r5, r5
 800a96e:	6031      	str	r1, [r6, #0]
 800a970:	07d9      	lsls	r1, r3, #31
 800a972:	bf44      	itt	mi
 800a974:	f043 0320 	orrmi.w	r3, r3, #32
 800a978:	6023      	strmi	r3, [r4, #0]
 800a97a:	b11d      	cbz	r5, 800a984 <_printf_i+0x19c>
 800a97c:	2310      	movs	r3, #16
 800a97e:	e7ad      	b.n	800a8dc <_printf_i+0xf4>
 800a980:	4826      	ldr	r0, [pc, #152]	@ (800aa1c <_printf_i+0x234>)
 800a982:	e7e9      	b.n	800a958 <_printf_i+0x170>
 800a984:	6823      	ldr	r3, [r4, #0]
 800a986:	f023 0320 	bic.w	r3, r3, #32
 800a98a:	6023      	str	r3, [r4, #0]
 800a98c:	e7f6      	b.n	800a97c <_printf_i+0x194>
 800a98e:	4616      	mov	r6, r2
 800a990:	e7bd      	b.n	800a90e <_printf_i+0x126>
 800a992:	6833      	ldr	r3, [r6, #0]
 800a994:	6825      	ldr	r5, [r4, #0]
 800a996:	6961      	ldr	r1, [r4, #20]
 800a998:	1d18      	adds	r0, r3, #4
 800a99a:	6030      	str	r0, [r6, #0]
 800a99c:	062e      	lsls	r6, r5, #24
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	d501      	bpl.n	800a9a6 <_printf_i+0x1be>
 800a9a2:	6019      	str	r1, [r3, #0]
 800a9a4:	e002      	b.n	800a9ac <_printf_i+0x1c4>
 800a9a6:	0668      	lsls	r0, r5, #25
 800a9a8:	d5fb      	bpl.n	800a9a2 <_printf_i+0x1ba>
 800a9aa:	8019      	strh	r1, [r3, #0]
 800a9ac:	2300      	movs	r3, #0
 800a9ae:	6123      	str	r3, [r4, #16]
 800a9b0:	4616      	mov	r6, r2
 800a9b2:	e7bc      	b.n	800a92e <_printf_i+0x146>
 800a9b4:	6833      	ldr	r3, [r6, #0]
 800a9b6:	1d1a      	adds	r2, r3, #4
 800a9b8:	6032      	str	r2, [r6, #0]
 800a9ba:	681e      	ldr	r6, [r3, #0]
 800a9bc:	6862      	ldr	r2, [r4, #4]
 800a9be:	2100      	movs	r1, #0
 800a9c0:	4630      	mov	r0, r6
 800a9c2:	f7f5 fc95 	bl	80002f0 <memchr>
 800a9c6:	b108      	cbz	r0, 800a9cc <_printf_i+0x1e4>
 800a9c8:	1b80      	subs	r0, r0, r6
 800a9ca:	6060      	str	r0, [r4, #4]
 800a9cc:	6863      	ldr	r3, [r4, #4]
 800a9ce:	6123      	str	r3, [r4, #16]
 800a9d0:	2300      	movs	r3, #0
 800a9d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a9d6:	e7aa      	b.n	800a92e <_printf_i+0x146>
 800a9d8:	6923      	ldr	r3, [r4, #16]
 800a9da:	4632      	mov	r2, r6
 800a9dc:	4649      	mov	r1, r9
 800a9de:	4640      	mov	r0, r8
 800a9e0:	47d0      	blx	sl
 800a9e2:	3001      	adds	r0, #1
 800a9e4:	d0ad      	beq.n	800a942 <_printf_i+0x15a>
 800a9e6:	6823      	ldr	r3, [r4, #0]
 800a9e8:	079b      	lsls	r3, r3, #30
 800a9ea:	d413      	bmi.n	800aa14 <_printf_i+0x22c>
 800a9ec:	68e0      	ldr	r0, [r4, #12]
 800a9ee:	9b03      	ldr	r3, [sp, #12]
 800a9f0:	4298      	cmp	r0, r3
 800a9f2:	bfb8      	it	lt
 800a9f4:	4618      	movlt	r0, r3
 800a9f6:	e7a6      	b.n	800a946 <_printf_i+0x15e>
 800a9f8:	2301      	movs	r3, #1
 800a9fa:	4632      	mov	r2, r6
 800a9fc:	4649      	mov	r1, r9
 800a9fe:	4640      	mov	r0, r8
 800aa00:	47d0      	blx	sl
 800aa02:	3001      	adds	r0, #1
 800aa04:	d09d      	beq.n	800a942 <_printf_i+0x15a>
 800aa06:	3501      	adds	r5, #1
 800aa08:	68e3      	ldr	r3, [r4, #12]
 800aa0a:	9903      	ldr	r1, [sp, #12]
 800aa0c:	1a5b      	subs	r3, r3, r1
 800aa0e:	42ab      	cmp	r3, r5
 800aa10:	dcf2      	bgt.n	800a9f8 <_printf_i+0x210>
 800aa12:	e7eb      	b.n	800a9ec <_printf_i+0x204>
 800aa14:	2500      	movs	r5, #0
 800aa16:	f104 0619 	add.w	r6, r4, #25
 800aa1a:	e7f5      	b.n	800aa08 <_printf_i+0x220>
 800aa1c:	0800aeb9 	.word	0x0800aeb9
 800aa20:	0800aeca 	.word	0x0800aeca

0800aa24 <__sflush_r>:
 800aa24:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aa28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa2c:	0716      	lsls	r6, r2, #28
 800aa2e:	4605      	mov	r5, r0
 800aa30:	460c      	mov	r4, r1
 800aa32:	d454      	bmi.n	800aade <__sflush_r+0xba>
 800aa34:	684b      	ldr	r3, [r1, #4]
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	dc02      	bgt.n	800aa40 <__sflush_r+0x1c>
 800aa3a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	dd48      	ble.n	800aad2 <__sflush_r+0xae>
 800aa40:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800aa42:	2e00      	cmp	r6, #0
 800aa44:	d045      	beq.n	800aad2 <__sflush_r+0xae>
 800aa46:	2300      	movs	r3, #0
 800aa48:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800aa4c:	682f      	ldr	r7, [r5, #0]
 800aa4e:	6a21      	ldr	r1, [r4, #32]
 800aa50:	602b      	str	r3, [r5, #0]
 800aa52:	d030      	beq.n	800aab6 <__sflush_r+0x92>
 800aa54:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800aa56:	89a3      	ldrh	r3, [r4, #12]
 800aa58:	0759      	lsls	r1, r3, #29
 800aa5a:	d505      	bpl.n	800aa68 <__sflush_r+0x44>
 800aa5c:	6863      	ldr	r3, [r4, #4]
 800aa5e:	1ad2      	subs	r2, r2, r3
 800aa60:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800aa62:	b10b      	cbz	r3, 800aa68 <__sflush_r+0x44>
 800aa64:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800aa66:	1ad2      	subs	r2, r2, r3
 800aa68:	2300      	movs	r3, #0
 800aa6a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800aa6c:	6a21      	ldr	r1, [r4, #32]
 800aa6e:	4628      	mov	r0, r5
 800aa70:	47b0      	blx	r6
 800aa72:	1c43      	adds	r3, r0, #1
 800aa74:	89a3      	ldrh	r3, [r4, #12]
 800aa76:	d106      	bne.n	800aa86 <__sflush_r+0x62>
 800aa78:	6829      	ldr	r1, [r5, #0]
 800aa7a:	291d      	cmp	r1, #29
 800aa7c:	d82b      	bhi.n	800aad6 <__sflush_r+0xb2>
 800aa7e:	4a2a      	ldr	r2, [pc, #168]	@ (800ab28 <__sflush_r+0x104>)
 800aa80:	40ca      	lsrs	r2, r1
 800aa82:	07d6      	lsls	r6, r2, #31
 800aa84:	d527      	bpl.n	800aad6 <__sflush_r+0xb2>
 800aa86:	2200      	movs	r2, #0
 800aa88:	6062      	str	r2, [r4, #4]
 800aa8a:	04d9      	lsls	r1, r3, #19
 800aa8c:	6922      	ldr	r2, [r4, #16]
 800aa8e:	6022      	str	r2, [r4, #0]
 800aa90:	d504      	bpl.n	800aa9c <__sflush_r+0x78>
 800aa92:	1c42      	adds	r2, r0, #1
 800aa94:	d101      	bne.n	800aa9a <__sflush_r+0x76>
 800aa96:	682b      	ldr	r3, [r5, #0]
 800aa98:	b903      	cbnz	r3, 800aa9c <__sflush_r+0x78>
 800aa9a:	6560      	str	r0, [r4, #84]	@ 0x54
 800aa9c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aa9e:	602f      	str	r7, [r5, #0]
 800aaa0:	b1b9      	cbz	r1, 800aad2 <__sflush_r+0xae>
 800aaa2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800aaa6:	4299      	cmp	r1, r3
 800aaa8:	d002      	beq.n	800aab0 <__sflush_r+0x8c>
 800aaaa:	4628      	mov	r0, r5
 800aaac:	f7ff fbf4 	bl	800a298 <_free_r>
 800aab0:	2300      	movs	r3, #0
 800aab2:	6363      	str	r3, [r4, #52]	@ 0x34
 800aab4:	e00d      	b.n	800aad2 <__sflush_r+0xae>
 800aab6:	2301      	movs	r3, #1
 800aab8:	4628      	mov	r0, r5
 800aaba:	47b0      	blx	r6
 800aabc:	4602      	mov	r2, r0
 800aabe:	1c50      	adds	r0, r2, #1
 800aac0:	d1c9      	bne.n	800aa56 <__sflush_r+0x32>
 800aac2:	682b      	ldr	r3, [r5, #0]
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d0c6      	beq.n	800aa56 <__sflush_r+0x32>
 800aac8:	2b1d      	cmp	r3, #29
 800aaca:	d001      	beq.n	800aad0 <__sflush_r+0xac>
 800aacc:	2b16      	cmp	r3, #22
 800aace:	d11e      	bne.n	800ab0e <__sflush_r+0xea>
 800aad0:	602f      	str	r7, [r5, #0]
 800aad2:	2000      	movs	r0, #0
 800aad4:	e022      	b.n	800ab1c <__sflush_r+0xf8>
 800aad6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aada:	b21b      	sxth	r3, r3
 800aadc:	e01b      	b.n	800ab16 <__sflush_r+0xf2>
 800aade:	690f      	ldr	r7, [r1, #16]
 800aae0:	2f00      	cmp	r7, #0
 800aae2:	d0f6      	beq.n	800aad2 <__sflush_r+0xae>
 800aae4:	0793      	lsls	r3, r2, #30
 800aae6:	680e      	ldr	r6, [r1, #0]
 800aae8:	bf08      	it	eq
 800aaea:	694b      	ldreq	r3, [r1, #20]
 800aaec:	600f      	str	r7, [r1, #0]
 800aaee:	bf18      	it	ne
 800aaf0:	2300      	movne	r3, #0
 800aaf2:	eba6 0807 	sub.w	r8, r6, r7
 800aaf6:	608b      	str	r3, [r1, #8]
 800aaf8:	f1b8 0f00 	cmp.w	r8, #0
 800aafc:	dde9      	ble.n	800aad2 <__sflush_r+0xae>
 800aafe:	6a21      	ldr	r1, [r4, #32]
 800ab00:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ab02:	4643      	mov	r3, r8
 800ab04:	463a      	mov	r2, r7
 800ab06:	4628      	mov	r0, r5
 800ab08:	47b0      	blx	r6
 800ab0a:	2800      	cmp	r0, #0
 800ab0c:	dc08      	bgt.n	800ab20 <__sflush_r+0xfc>
 800ab0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab16:	81a3      	strh	r3, [r4, #12]
 800ab18:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ab1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab20:	4407      	add	r7, r0
 800ab22:	eba8 0800 	sub.w	r8, r8, r0
 800ab26:	e7e7      	b.n	800aaf8 <__sflush_r+0xd4>
 800ab28:	20400001 	.word	0x20400001

0800ab2c <_fflush_r>:
 800ab2c:	b538      	push	{r3, r4, r5, lr}
 800ab2e:	690b      	ldr	r3, [r1, #16]
 800ab30:	4605      	mov	r5, r0
 800ab32:	460c      	mov	r4, r1
 800ab34:	b913      	cbnz	r3, 800ab3c <_fflush_r+0x10>
 800ab36:	2500      	movs	r5, #0
 800ab38:	4628      	mov	r0, r5
 800ab3a:	bd38      	pop	{r3, r4, r5, pc}
 800ab3c:	b118      	cbz	r0, 800ab46 <_fflush_r+0x1a>
 800ab3e:	6a03      	ldr	r3, [r0, #32]
 800ab40:	b90b      	cbnz	r3, 800ab46 <_fflush_r+0x1a>
 800ab42:	f7ff fa93 	bl	800a06c <__sinit>
 800ab46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d0f3      	beq.n	800ab36 <_fflush_r+0xa>
 800ab4e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ab50:	07d0      	lsls	r0, r2, #31
 800ab52:	d404      	bmi.n	800ab5e <_fflush_r+0x32>
 800ab54:	0599      	lsls	r1, r3, #22
 800ab56:	d402      	bmi.n	800ab5e <_fflush_r+0x32>
 800ab58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ab5a:	f7ff fb8c 	bl	800a276 <__retarget_lock_acquire_recursive>
 800ab5e:	4628      	mov	r0, r5
 800ab60:	4621      	mov	r1, r4
 800ab62:	f7ff ff5f 	bl	800aa24 <__sflush_r>
 800ab66:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ab68:	07da      	lsls	r2, r3, #31
 800ab6a:	4605      	mov	r5, r0
 800ab6c:	d4e4      	bmi.n	800ab38 <_fflush_r+0xc>
 800ab6e:	89a3      	ldrh	r3, [r4, #12]
 800ab70:	059b      	lsls	r3, r3, #22
 800ab72:	d4e1      	bmi.n	800ab38 <_fflush_r+0xc>
 800ab74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ab76:	f7ff fb7f 	bl	800a278 <__retarget_lock_release_recursive>
 800ab7a:	e7dd      	b.n	800ab38 <_fflush_r+0xc>

0800ab7c <__swbuf_r>:
 800ab7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab7e:	460e      	mov	r6, r1
 800ab80:	4614      	mov	r4, r2
 800ab82:	4605      	mov	r5, r0
 800ab84:	b118      	cbz	r0, 800ab8e <__swbuf_r+0x12>
 800ab86:	6a03      	ldr	r3, [r0, #32]
 800ab88:	b90b      	cbnz	r3, 800ab8e <__swbuf_r+0x12>
 800ab8a:	f7ff fa6f 	bl	800a06c <__sinit>
 800ab8e:	69a3      	ldr	r3, [r4, #24]
 800ab90:	60a3      	str	r3, [r4, #8]
 800ab92:	89a3      	ldrh	r3, [r4, #12]
 800ab94:	071a      	lsls	r2, r3, #28
 800ab96:	d501      	bpl.n	800ab9c <__swbuf_r+0x20>
 800ab98:	6923      	ldr	r3, [r4, #16]
 800ab9a:	b943      	cbnz	r3, 800abae <__swbuf_r+0x32>
 800ab9c:	4621      	mov	r1, r4
 800ab9e:	4628      	mov	r0, r5
 800aba0:	f000 f82a 	bl	800abf8 <__swsetup_r>
 800aba4:	b118      	cbz	r0, 800abae <__swbuf_r+0x32>
 800aba6:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800abaa:	4638      	mov	r0, r7
 800abac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800abae:	6823      	ldr	r3, [r4, #0]
 800abb0:	6922      	ldr	r2, [r4, #16]
 800abb2:	1a98      	subs	r0, r3, r2
 800abb4:	6963      	ldr	r3, [r4, #20]
 800abb6:	b2f6      	uxtb	r6, r6
 800abb8:	4283      	cmp	r3, r0
 800abba:	4637      	mov	r7, r6
 800abbc:	dc05      	bgt.n	800abca <__swbuf_r+0x4e>
 800abbe:	4621      	mov	r1, r4
 800abc0:	4628      	mov	r0, r5
 800abc2:	f7ff ffb3 	bl	800ab2c <_fflush_r>
 800abc6:	2800      	cmp	r0, #0
 800abc8:	d1ed      	bne.n	800aba6 <__swbuf_r+0x2a>
 800abca:	68a3      	ldr	r3, [r4, #8]
 800abcc:	3b01      	subs	r3, #1
 800abce:	60a3      	str	r3, [r4, #8]
 800abd0:	6823      	ldr	r3, [r4, #0]
 800abd2:	1c5a      	adds	r2, r3, #1
 800abd4:	6022      	str	r2, [r4, #0]
 800abd6:	701e      	strb	r6, [r3, #0]
 800abd8:	6962      	ldr	r2, [r4, #20]
 800abda:	1c43      	adds	r3, r0, #1
 800abdc:	429a      	cmp	r2, r3
 800abde:	d004      	beq.n	800abea <__swbuf_r+0x6e>
 800abe0:	89a3      	ldrh	r3, [r4, #12]
 800abe2:	07db      	lsls	r3, r3, #31
 800abe4:	d5e1      	bpl.n	800abaa <__swbuf_r+0x2e>
 800abe6:	2e0a      	cmp	r6, #10
 800abe8:	d1df      	bne.n	800abaa <__swbuf_r+0x2e>
 800abea:	4621      	mov	r1, r4
 800abec:	4628      	mov	r0, r5
 800abee:	f7ff ff9d 	bl	800ab2c <_fflush_r>
 800abf2:	2800      	cmp	r0, #0
 800abf4:	d0d9      	beq.n	800abaa <__swbuf_r+0x2e>
 800abf6:	e7d6      	b.n	800aba6 <__swbuf_r+0x2a>

0800abf8 <__swsetup_r>:
 800abf8:	b538      	push	{r3, r4, r5, lr}
 800abfa:	4b29      	ldr	r3, [pc, #164]	@ (800aca0 <__swsetup_r+0xa8>)
 800abfc:	4605      	mov	r5, r0
 800abfe:	6818      	ldr	r0, [r3, #0]
 800ac00:	460c      	mov	r4, r1
 800ac02:	b118      	cbz	r0, 800ac0c <__swsetup_r+0x14>
 800ac04:	6a03      	ldr	r3, [r0, #32]
 800ac06:	b90b      	cbnz	r3, 800ac0c <__swsetup_r+0x14>
 800ac08:	f7ff fa30 	bl	800a06c <__sinit>
 800ac0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac10:	0719      	lsls	r1, r3, #28
 800ac12:	d422      	bmi.n	800ac5a <__swsetup_r+0x62>
 800ac14:	06da      	lsls	r2, r3, #27
 800ac16:	d407      	bmi.n	800ac28 <__swsetup_r+0x30>
 800ac18:	2209      	movs	r2, #9
 800ac1a:	602a      	str	r2, [r5, #0]
 800ac1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ac20:	81a3      	strh	r3, [r4, #12]
 800ac22:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ac26:	e033      	b.n	800ac90 <__swsetup_r+0x98>
 800ac28:	0758      	lsls	r0, r3, #29
 800ac2a:	d512      	bpl.n	800ac52 <__swsetup_r+0x5a>
 800ac2c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ac2e:	b141      	cbz	r1, 800ac42 <__swsetup_r+0x4a>
 800ac30:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ac34:	4299      	cmp	r1, r3
 800ac36:	d002      	beq.n	800ac3e <__swsetup_r+0x46>
 800ac38:	4628      	mov	r0, r5
 800ac3a:	f7ff fb2d 	bl	800a298 <_free_r>
 800ac3e:	2300      	movs	r3, #0
 800ac40:	6363      	str	r3, [r4, #52]	@ 0x34
 800ac42:	89a3      	ldrh	r3, [r4, #12]
 800ac44:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ac48:	81a3      	strh	r3, [r4, #12]
 800ac4a:	2300      	movs	r3, #0
 800ac4c:	6063      	str	r3, [r4, #4]
 800ac4e:	6923      	ldr	r3, [r4, #16]
 800ac50:	6023      	str	r3, [r4, #0]
 800ac52:	89a3      	ldrh	r3, [r4, #12]
 800ac54:	f043 0308 	orr.w	r3, r3, #8
 800ac58:	81a3      	strh	r3, [r4, #12]
 800ac5a:	6923      	ldr	r3, [r4, #16]
 800ac5c:	b94b      	cbnz	r3, 800ac72 <__swsetup_r+0x7a>
 800ac5e:	89a3      	ldrh	r3, [r4, #12]
 800ac60:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ac64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ac68:	d003      	beq.n	800ac72 <__swsetup_r+0x7a>
 800ac6a:	4621      	mov	r1, r4
 800ac6c:	4628      	mov	r0, r5
 800ac6e:	f000 f84f 	bl	800ad10 <__smakebuf_r>
 800ac72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac76:	f013 0201 	ands.w	r2, r3, #1
 800ac7a:	d00a      	beq.n	800ac92 <__swsetup_r+0x9a>
 800ac7c:	2200      	movs	r2, #0
 800ac7e:	60a2      	str	r2, [r4, #8]
 800ac80:	6962      	ldr	r2, [r4, #20]
 800ac82:	4252      	negs	r2, r2
 800ac84:	61a2      	str	r2, [r4, #24]
 800ac86:	6922      	ldr	r2, [r4, #16]
 800ac88:	b942      	cbnz	r2, 800ac9c <__swsetup_r+0xa4>
 800ac8a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ac8e:	d1c5      	bne.n	800ac1c <__swsetup_r+0x24>
 800ac90:	bd38      	pop	{r3, r4, r5, pc}
 800ac92:	0799      	lsls	r1, r3, #30
 800ac94:	bf58      	it	pl
 800ac96:	6962      	ldrpl	r2, [r4, #20]
 800ac98:	60a2      	str	r2, [r4, #8]
 800ac9a:	e7f4      	b.n	800ac86 <__swsetup_r+0x8e>
 800ac9c:	2000      	movs	r0, #0
 800ac9e:	e7f7      	b.n	800ac90 <__swsetup_r+0x98>
 800aca0:	24000040 	.word	0x24000040

0800aca4 <_sbrk_r>:
 800aca4:	b538      	push	{r3, r4, r5, lr}
 800aca6:	4d06      	ldr	r5, [pc, #24]	@ (800acc0 <_sbrk_r+0x1c>)
 800aca8:	2300      	movs	r3, #0
 800acaa:	4604      	mov	r4, r0
 800acac:	4608      	mov	r0, r1
 800acae:	602b      	str	r3, [r5, #0]
 800acb0:	f7f6 f974 	bl	8000f9c <_sbrk>
 800acb4:	1c43      	adds	r3, r0, #1
 800acb6:	d102      	bne.n	800acbe <_sbrk_r+0x1a>
 800acb8:	682b      	ldr	r3, [r5, #0]
 800acba:	b103      	cbz	r3, 800acbe <_sbrk_r+0x1a>
 800acbc:	6023      	str	r3, [r4, #0]
 800acbe:	bd38      	pop	{r3, r4, r5, pc}
 800acc0:	240005c8 	.word	0x240005c8

0800acc4 <__swhatbuf_r>:
 800acc4:	b570      	push	{r4, r5, r6, lr}
 800acc6:	460c      	mov	r4, r1
 800acc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800accc:	2900      	cmp	r1, #0
 800acce:	b096      	sub	sp, #88	@ 0x58
 800acd0:	4615      	mov	r5, r2
 800acd2:	461e      	mov	r6, r3
 800acd4:	da0d      	bge.n	800acf2 <__swhatbuf_r+0x2e>
 800acd6:	89a3      	ldrh	r3, [r4, #12]
 800acd8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800acdc:	f04f 0100 	mov.w	r1, #0
 800ace0:	bf14      	ite	ne
 800ace2:	2340      	movne	r3, #64	@ 0x40
 800ace4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ace8:	2000      	movs	r0, #0
 800acea:	6031      	str	r1, [r6, #0]
 800acec:	602b      	str	r3, [r5, #0]
 800acee:	b016      	add	sp, #88	@ 0x58
 800acf0:	bd70      	pop	{r4, r5, r6, pc}
 800acf2:	466a      	mov	r2, sp
 800acf4:	f000 f848 	bl	800ad88 <_fstat_r>
 800acf8:	2800      	cmp	r0, #0
 800acfa:	dbec      	blt.n	800acd6 <__swhatbuf_r+0x12>
 800acfc:	9901      	ldr	r1, [sp, #4]
 800acfe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ad02:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ad06:	4259      	negs	r1, r3
 800ad08:	4159      	adcs	r1, r3
 800ad0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ad0e:	e7eb      	b.n	800ace8 <__swhatbuf_r+0x24>

0800ad10 <__smakebuf_r>:
 800ad10:	898b      	ldrh	r3, [r1, #12]
 800ad12:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad14:	079d      	lsls	r5, r3, #30
 800ad16:	4606      	mov	r6, r0
 800ad18:	460c      	mov	r4, r1
 800ad1a:	d507      	bpl.n	800ad2c <__smakebuf_r+0x1c>
 800ad1c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ad20:	6023      	str	r3, [r4, #0]
 800ad22:	6123      	str	r3, [r4, #16]
 800ad24:	2301      	movs	r3, #1
 800ad26:	6163      	str	r3, [r4, #20]
 800ad28:	b003      	add	sp, #12
 800ad2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad2c:	ab01      	add	r3, sp, #4
 800ad2e:	466a      	mov	r2, sp
 800ad30:	f7ff ffc8 	bl	800acc4 <__swhatbuf_r>
 800ad34:	9f00      	ldr	r7, [sp, #0]
 800ad36:	4605      	mov	r5, r0
 800ad38:	4639      	mov	r1, r7
 800ad3a:	4630      	mov	r0, r6
 800ad3c:	f7ff fb18 	bl	800a370 <_malloc_r>
 800ad40:	b948      	cbnz	r0, 800ad56 <__smakebuf_r+0x46>
 800ad42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad46:	059a      	lsls	r2, r3, #22
 800ad48:	d4ee      	bmi.n	800ad28 <__smakebuf_r+0x18>
 800ad4a:	f023 0303 	bic.w	r3, r3, #3
 800ad4e:	f043 0302 	orr.w	r3, r3, #2
 800ad52:	81a3      	strh	r3, [r4, #12]
 800ad54:	e7e2      	b.n	800ad1c <__smakebuf_r+0xc>
 800ad56:	89a3      	ldrh	r3, [r4, #12]
 800ad58:	6020      	str	r0, [r4, #0]
 800ad5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ad5e:	81a3      	strh	r3, [r4, #12]
 800ad60:	9b01      	ldr	r3, [sp, #4]
 800ad62:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ad66:	b15b      	cbz	r3, 800ad80 <__smakebuf_r+0x70>
 800ad68:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad6c:	4630      	mov	r0, r6
 800ad6e:	f000 f81d 	bl	800adac <_isatty_r>
 800ad72:	b128      	cbz	r0, 800ad80 <__smakebuf_r+0x70>
 800ad74:	89a3      	ldrh	r3, [r4, #12]
 800ad76:	f023 0303 	bic.w	r3, r3, #3
 800ad7a:	f043 0301 	orr.w	r3, r3, #1
 800ad7e:	81a3      	strh	r3, [r4, #12]
 800ad80:	89a3      	ldrh	r3, [r4, #12]
 800ad82:	431d      	orrs	r5, r3
 800ad84:	81a5      	strh	r5, [r4, #12]
 800ad86:	e7cf      	b.n	800ad28 <__smakebuf_r+0x18>

0800ad88 <_fstat_r>:
 800ad88:	b538      	push	{r3, r4, r5, lr}
 800ad8a:	4d07      	ldr	r5, [pc, #28]	@ (800ada8 <_fstat_r+0x20>)
 800ad8c:	2300      	movs	r3, #0
 800ad8e:	4604      	mov	r4, r0
 800ad90:	4608      	mov	r0, r1
 800ad92:	4611      	mov	r1, r2
 800ad94:	602b      	str	r3, [r5, #0]
 800ad96:	f7f6 f8d8 	bl	8000f4a <_fstat>
 800ad9a:	1c43      	adds	r3, r0, #1
 800ad9c:	d102      	bne.n	800ada4 <_fstat_r+0x1c>
 800ad9e:	682b      	ldr	r3, [r5, #0]
 800ada0:	b103      	cbz	r3, 800ada4 <_fstat_r+0x1c>
 800ada2:	6023      	str	r3, [r4, #0]
 800ada4:	bd38      	pop	{r3, r4, r5, pc}
 800ada6:	bf00      	nop
 800ada8:	240005c8 	.word	0x240005c8

0800adac <_isatty_r>:
 800adac:	b538      	push	{r3, r4, r5, lr}
 800adae:	4d06      	ldr	r5, [pc, #24]	@ (800adc8 <_isatty_r+0x1c>)
 800adb0:	2300      	movs	r3, #0
 800adb2:	4604      	mov	r4, r0
 800adb4:	4608      	mov	r0, r1
 800adb6:	602b      	str	r3, [r5, #0]
 800adb8:	f7f6 f8d7 	bl	8000f6a <_isatty>
 800adbc:	1c43      	adds	r3, r0, #1
 800adbe:	d102      	bne.n	800adc6 <_isatty_r+0x1a>
 800adc0:	682b      	ldr	r3, [r5, #0]
 800adc2:	b103      	cbz	r3, 800adc6 <_isatty_r+0x1a>
 800adc4:	6023      	str	r3, [r4, #0]
 800adc6:	bd38      	pop	{r3, r4, r5, pc}
 800adc8:	240005c8 	.word	0x240005c8

0800adcc <_init>:
 800adcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adce:	bf00      	nop
 800add0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800add2:	bc08      	pop	{r3}
 800add4:	469e      	mov	lr, r3
 800add6:	4770      	bx	lr

0800add8 <_fini>:
 800add8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adda:	bf00      	nop
 800addc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800adde:	bc08      	pop	{r3}
 800ade0:	469e      	mov	lr, r3
 800ade2:	4770      	bx	lr
