Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Mon Jun 24 18:04:15 2019
| Host             : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command          : report_power -file top_level_wrapper_power_routed.rpt -pb top_level_wrapper_power_summary_routed.pb -rpx top_level_wrapper_power_routed.rpx
| Design           : top_level_wrapper
| Device           : xczu29dr-ffvf1760-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.939        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.723        |
| Device Static (W)        | 1.216        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 97.0         |
| Junction Temperature (C) | 28.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.028 |        4 |       --- |             --- |
| CLB Logic                |     0.043 |    23410 |       --- |             --- |
|   LUT as Distributed RAM |     0.030 |     1036 |    213600 |            0.49 |
|   LUT as Logic           |     0.010 |     6341 |    425280 |            1.49 |
|   Register               |     0.001 |    11800 |    850560 |            1.39 |
|   LUT as Shift Register  |    <0.001 |      319 |    213600 |            0.15 |
|   CARRY8                 |    <0.001 |       44 |     53160 |            0.08 |
|   Others                 |     0.000 |      911 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |       11 |    425280 |           <0.01 |
| Signals                  |     0.015 |    16152 |       --- |             --- |
| Block RAM                |     0.003 |        5 |      1080 |            0.46 |
| PS8                      |     2.635 |        1 |       --- |             --- |
| Static Power             |     1.216 |          |           |                 |
|   PS Static              |     0.097 |          |           |                 |
|   PL Static              |     1.118 |          |           |                 |
| Total                    |     3.939 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.402 |       0.103 |      0.299 |
| Vccint_io       |       0.850 |     0.071 |       0.000 |      0.071 |
| Vccbram         |       0.850 |     0.033 |       0.000 |      0.033 |
| Vccaux          |       1.800 |     0.280 |       0.000 |      0.280 |
| Vccaux_io       |       1.800 |     0.058 |       0.000 |      0.058 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     0.546 |       0.514 |      0.033 |
| VCC_PSINTLP     |       0.850 |     0.250 |       0.243 |      0.007 |
| VPS_MGTRAVCC    |       0.850 |     0.001 |       0.000 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.629 |       0.625 |      0.004 |
| VCC_PSPLL       |       1.200 |     0.077 |       0.075 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     1.159 |       1.125 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.012 |       0.011 |      0.001 |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCCINT_AMS      |       0.850 |     0.014 |       0.000 |      0.014 |
| DACAVCC         |       0.925 |     0.016 |       0.000 |      0.016 |
| DACAVCCAUX      |       1.800 |     0.001 |       0.000 |      0.001 |
| DACAVTT         |       2.500 |     0.011 |       0.000 |      0.011 |
| ADCAVCC         |       0.925 |     0.011 |       0.000 |      0.011 |
| ADCAVCCAUX      |       1.800 |     0.049 |       0.000 |      0.049 |
| MGTYAVcc        |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt        |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux      |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.9                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                            | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| clk_pl_0                                                                                            | top_level_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]           |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0 |            50.0 |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| top_level_wrapper        |     2.723 |
|   dbg_hub                |     0.002 |
|     inst                 |     0.002 |
|       BSCANID.u_xsdbm_id |     0.002 |
|   top_level_i            |     2.721 |
|     axi_dma_0            |     0.011 |
|       U0                 |     0.011 |
|     axi_smc              |     0.063 |
|       inst               |     0.063 |
|     axis_data_fifo_0     |     0.001 |
|       inst               |     0.001 |
|     ps8_0_axi_periph     |     0.005 |
|       s00_couplers       |     0.005 |
|     system_ila_0         |     0.006 |
|       inst               |     0.006 |
|     zynq_ultra_ps_e_0    |     2.636 |
|       inst               |     2.636 |
+--------------------------+-----------+


