INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/siqingxu/Desktop/Comp541/Comp541/Lab9/Lab9.srcs/sources_1/imports/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/siqingxu/Desktop/Comp541/Comp541/Lab9/Lab9.srcs/sources_1/imports/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/siqingxu/Desktop/Comp541/Comp541/Lab9/Lab9.srcs/sources_1/imports/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/siqingxu/Desktop/Comp541/Comp541/Lab9/Lab9.srcs/sources_1/imports/new/logical.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/siqingxu/Desktop/Comp541/Comp541/Lab9/Lab9.srcs/sources_1/imports/new/addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/siqingxu/Desktop/Comp541/Comp541/Lab9/Lab9.srcs/sources_1/imports/new/shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/siqingxu/Desktop/Comp541/Comp541/Lab9/Lab9.srcs/sources_1/imports/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/siqingxu/Desktop/Comp541/Comp541/Lab9/Lab9.srcs/sources_1/imports/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/siqingxu/Desktop/Comp541/Comp541/Lab9/Lab9.srcs/sources_1/imports/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/siqingxu/Desktop/Comp541/Comp541/Lab9/Lab9.srcs/sources_1/imports/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/siqingxu/Desktop/Comp541/Comp541/Lab9/Lab9.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/siqingxu/Desktop/Comp541/Comp541/Lab9/Lab9.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/siqingxu/Desktop/Comp541/Comp541/Lab9/Lab9.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/siqingxu/Desktop/Comp541/Comp541/Lab9/Lab9.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/siqingxu/Desktop/Comp541/Comp541/Lab9/Lab9.srcs/sim_2/new/tester_full.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tester_full
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/siqingxu/Desktop/Comp541/Comp541/Lab9/Lab9.sim/sim_2/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
