0.7
2020.2
Jun 10 2021
20:04:57
C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1b/prac1b/proj/CARD_P1B.sim/sim_1/behav/xsim/glbl.v,1633435871,verilog,,,,glbl,,,,,,,,
C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1b/prac1b/proj/CARD_P1B.srcs/sources_1/new/alu_adder.v,1634827115,verilog,,C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1b/prac1b/proj/CARD_P1B.srcs/sources_1/new/alu_arith_shift_right.v,,alu_adder,,,../../../../../src/inc,,,,,
C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1b/prac1b/proj/CARD_P1B.srcs/sources_1/new/alu_arith_shift_right.v,1633987332,verilog,,C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1b/prac1b/src/sim/tb.v,,alu_arith_shift_right,,,../../../../../src/inc,,,,,
C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1b/prac1b/proj/CARD_P1B.srcs/sources_1/new/alu_shift_logical.v,1633466001,verilog,,C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1b/prac1b/proj/CARD_P1B.srcs/sources_1/new/test.v,,alu_shift_logical,,,../../../../../src/inc,,,,,
C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1b/prac1b/proj/CARD_P1B.srcs/sources_1/new/test.v,1633435871,verilog,,C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1b/prac1b/src/sim/tb.v,,test,,,../../../../../src/inc,,,,,
C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1b/prac1b/src/hdl/alu.v,1634827015,verilog,,C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1b/prac1b/proj/CARD_P1B.srcs/sources_1/new/alu_adder.v,,alu,,,../../../../../src/inc,,,,,
C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1b/prac1b/src/inc/params.v,1633435871,verilog,,,,,,,,,,,,
,,,,,,rv32im_alu_0;rv32im_alu_0_alu,,,,,,,,
C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1b/prac1b/src/sim/tb.v,1634832889,verilog,,,C:/Users/madha/OneDrive/Desktop/Github/computer-architecture-practical/Practical-1b/prac1b/src/inc/params.v,tb,,,../../../../../src/inc,,,,,
