#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Nov  8 18:22:55 2024
# Process ID: 12224
# Current directory: C:/Users/Barath S Narayan/Vivado/FPGA_project_version4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14888 C:\Users\Barath S Narayan\Vivado\FPGA_project_version4\FPGA_project.xpr
# Log file: C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/vivado.log
# Journal file: C:/Users/Barath S Narayan/Vivado/FPGA_project_version4\vivado.jou
# Running On: DESKTOP-GO405I8, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 6, Host memory: 16944 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1157.824 ; gain = 349.113
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'stage_classifier_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'stage_classifier_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim/val_1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim/val_2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim/blk_mem_gen_2.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim/val_3.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage_classifier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.gen/sources_1/ip/ila_0/ila_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_cap_addrgen
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_cap_ctrl_legacy
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_cap_sample_counter
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_cap_window_counter
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_core
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_register
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_reset_ctrl
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_trace_memory
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_trig_match
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_trigger
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_17
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_19
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_22
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_24
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized0_11
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized1_3
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized2_44
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized2_48
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_10
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_14
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_15
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_18
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_20
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_23
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_25
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_7
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_12
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_13
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_4
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_5
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_6
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_8
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_9
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_45
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_49
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_46
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_50
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_21
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_16
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized3
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized4
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized4_2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA_nodelay
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA_nodelay_43
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA_nodelay_47
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_async_edge_xfer
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_async_edge_xfer__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_async_edge_xfer__2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_async_edge_xfer__3
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut4
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut4__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut5
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut5__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut5__2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut6
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut6__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut6__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut7
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut7__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_generic_memrd
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized0__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized1__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized3
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized4
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized4__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match_nodelay
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match_nodelay__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match_nodelay__2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_rising_edge_detection
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_rising_edge_detection__1
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized25
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized26
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized27
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized28
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized40
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized41
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized42
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized43
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized44
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized45
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized46
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized47
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized48
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized49
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized50
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized51
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized53
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized55
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized58
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_29
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_30
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_31
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_32
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_35
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_36
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_37
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_38
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_39
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_42
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_33
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_34
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized3
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized4
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized5
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized6
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized7
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized8
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_26
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_27
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_28
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_40
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_41
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stream
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stream__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_xsdbs
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.srcs/sources_1/new/multi_stage_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_stage_classifier
WARNING: [VRFC 10-3248] data object 'i' is already declared [C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.srcs/sources_1/new/multi_stage_classifier.v:63]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.srcs/sources_1/new/multi_stage_classifier.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.srcs/sources_1/new/weak_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weak_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.srcs/sources_1/new/weighted_area.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weighted_area
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.srcs/sim_1/new/stage_classifier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_classifier_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1185.305 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot stage_classifier_tb_behav xil_defaultlib.stage_classifier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot stage_classifier_tb_behav xil_defaultlib.stage_classifier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.SRLC32E_default
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.SRLC16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.CFGLUT5_default
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.ila_0
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.blk_mem_gen_2
Compiling module xil_defaultlib.weighted_area
Compiling module xil_defaultlib.weak_classifier
Compiling module xil_defaultlib.multi_stage_classifier
Compiling module xil_defaultlib.stage_classifier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage_classifier_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 1192.766 ; gain = 7.461
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stage_classifier_tb_behav -key {Behavioral:sim_1:Functional:stage_classifier_tb} -tclbatch {stage_classifier_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source stage_classifier_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stage_classifier_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:41 . Memory (MB): peak = 1237.168 ; gain = 58.262
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'stage_classifier_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'stage_classifier_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim/val_1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim/val_2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim/blk_mem_gen_2.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim/val_3.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage_classifier_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'stage_classifier_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot stage_classifier_tb_behav xil_defaultlib.stage_classifier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot stage_classifier_tb_behav xil_defaultlib.stage_classifier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1238.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'stage_classifier_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage_classifier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.gen/sources_1/ip/ila_0/ila_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_cap_addrgen
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_cap_ctrl_legacy
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_cap_sample_counter
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_cap_window_counter
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_core
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_register
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_reset_ctrl
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_trace_memory
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_trig_match
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_trigger
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_17
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_19
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_22
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_24
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized0_11
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized1_3
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized2_44
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized2_48
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_10
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_14
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_15
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_18
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_20
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_23
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_25
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_7
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_12
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_13
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_4
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_5
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_6
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_8
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_9
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_45
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_49
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_46
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_50
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_21
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_16
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized3
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized4
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized4_2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA_nodelay
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA_nodelay_43
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA_nodelay_47
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_async_edge_xfer
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_async_edge_xfer__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_async_edge_xfer__2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_async_edge_xfer__3
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut4
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut4__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut5
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut5__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut5__2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut6
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut6__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut6__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut7
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut7__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_generic_memrd
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized0__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized1__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized3
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized4
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized4__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match_nodelay
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match_nodelay__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match_nodelay__2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_rising_edge_detection
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_rising_edge_detection__1
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized25
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized26
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized27
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized28
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized40
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized41
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized42
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized43
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized44
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized45
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized46
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized47
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized48
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized49
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized50
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized51
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized53
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized55
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized58
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_29
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_30
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_31
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_32
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_35
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_36
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_37
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_38
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_39
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_42
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_33
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_34
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized3
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized4
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized5
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized6
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized7
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized8
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_26
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_27
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_28
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_40
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_41
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stream
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stream__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_xsdbs
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.srcs/sources_1/new/multi_stage_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_stage_classifier
WARNING: [VRFC 10-3248] data object 'i' is already declared [C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.srcs/sources_1/new/multi_stage_classifier.v:63]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.srcs/sources_1/new/multi_stage_classifier.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.srcs/sources_1/new/weak_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weak_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.srcs/sources_1/new/weighted_area.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weighted_area
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.srcs/sim_1/new/stage_classifier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_classifier_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1238.434 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1238.434 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'stage_classifier_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot stage_classifier_tb_behav xil_defaultlib.stage_classifier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot stage_classifier_tb_behav xil_defaultlib.stage_classifier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.SRLC32E_default
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.SRLC16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.CFGLUT5_default
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.ila_0
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.blk_mem_gen_2
Compiling module xil_defaultlib.weighted_area
Compiling module xil_defaultlib.weak_classifier
Compiling module xil_defaultlib.multi_stage_classifier
Compiling module xil_defaultlib.stage_classifier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage_classifier_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1238.434 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1238.434 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 1238.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'stage_classifier_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage_classifier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.gen/sources_1/ip/ila_0/ila_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_cap_addrgen
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_cap_ctrl_legacy
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_cap_sample_counter
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_cap_window_counter
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_core
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_register
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_reset_ctrl
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_trace_memory
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_trig_match
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_trigger
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_17
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_19
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_22
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_24
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized0_11
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized1_3
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized2_44
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized2_48
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_10
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_14
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_15
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_18
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_20
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_23
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_25
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_7
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_12
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_13
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_4
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_5
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_6
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_8
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_9
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_45
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_49
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_46
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_50
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_21
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_16
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized3
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized4
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized4_2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA_nodelay
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA_nodelay_43
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA_nodelay_47
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_async_edge_xfer
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_async_edge_xfer__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_async_edge_xfer__2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_async_edge_xfer__3
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut4
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut4__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut5
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut5__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut5__2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut6
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut6__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut6__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut7
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut7__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_generic_memrd
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized0__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized1__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized3
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized4
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized4__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match_nodelay
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match_nodelay__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match_nodelay__2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_rising_edge_detection
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_rising_edge_detection__1
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized25
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized26
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized27
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized28
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized40
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized41
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized42
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized43
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized44
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized45
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized46
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized47
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized48
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized49
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized50
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized51
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized53
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized55
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized58
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_29
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_30
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_31
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_32
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_35
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_36
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_37
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_38
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_39
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_42
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_33
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_34
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized3
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized4
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized5
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized6
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized7
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized8
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_26
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_27
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_28
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_40
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_41
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stream
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stream__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_xsdbs
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.srcs/sources_1/new/multi_stage_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_stage_classifier
WARNING: [VRFC 10-3248] data object 'i' is already declared [C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.srcs/sources_1/new/multi_stage_classifier.v:63]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.srcs/sources_1/new/multi_stage_classifier.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.srcs/sources_1/new/weak_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weak_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.srcs/sources_1/new/weighted_area.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weighted_area
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.srcs/sim_1/new/stage_classifier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_classifier_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1238.434 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1238.434 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'stage_classifier_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot stage_classifier_tb_behav xil_defaultlib.stage_classifier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot stage_classifier_tb_behav xil_defaultlib.stage_classifier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.SRLC32E_default
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.SRLC16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.CFGLUT5_default
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.ila_0
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.blk_mem_gen_2
Compiling module xil_defaultlib.weighted_area
Compiling module xil_defaultlib.weak_classifier
Compiling module xil_defaultlib.multi_stage_classifier
Compiling module xil_defaultlib.stage_classifier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage_classifier_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1238.434 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1238.434 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 1238.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'stage_classifier_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage_classifier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.gen/sources_1/ip/ila_0/ila_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_cap_addrgen
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_cap_ctrl_legacy
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_cap_sample_counter
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_cap_window_counter
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_core
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_register
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_reset_ctrl
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_trace_memory
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_trig_match
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_trigger
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_17
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_19
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_22
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_24
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized0_11
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized1_3
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized2_44
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized2_48
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_10
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_14
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_15
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_18
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_20
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_23
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_25
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_7
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_12
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_13
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_4
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_5
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_6
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_8
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_9
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_45
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_49
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_46
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_50
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_21
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_16
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized3
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized4
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized4_2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA_nodelay
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA_nodelay_43
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA_nodelay_47
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_async_edge_xfer
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_async_edge_xfer__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_async_edge_xfer__2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_async_edge_xfer__3
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut4
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut4__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut5
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut5__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut5__2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut6
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut6__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut6__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut7
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut7__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_generic_memrd
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized0__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized1__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized3
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized4
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized4__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match_nodelay
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match_nodelay__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match_nodelay__2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_rising_edge_detection
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_rising_edge_detection__1
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized25
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized26
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized27
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized28
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized40
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized41
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized42
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized43
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized44
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized45
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized46
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized47
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized48
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized49
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized50
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized51
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized53
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized55
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized58
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_29
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_30
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_31
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_32
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_35
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_36
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_37
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_38
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_39
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_42
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_33
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_34
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized3
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized4
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized5
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized6
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized7
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized8
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_26
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_27
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_28
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_40
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_41
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stream
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stream__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_xsdbs
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.srcs/sources_1/new/multi_stage_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_stage_classifier
WARNING: [VRFC 10-3248] data object 'i' is already declared [C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.srcs/sources_1/new/multi_stage_classifier.v:63]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.srcs/sources_1/new/multi_stage_classifier.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.srcs/sources_1/new/weak_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weak_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.srcs/sources_1/new/weighted_area.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weighted_area
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.srcs/sim_1/new/stage_classifier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_classifier_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1238.434 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1238.434 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'stage_classifier_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot stage_classifier_tb_behav xil_defaultlib.stage_classifier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot stage_classifier_tb_behav xil_defaultlib.stage_classifier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.SRLC32E_default
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.SRLC16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.CFGLUT5_default
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.ila_0
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.blk_mem_gen_2
Compiling module xil_defaultlib.weighted_area
Compiling module xil_defaultlib.weak_classifier
Compiling module xil_defaultlib.multi_stage_classifier
Compiling module xil_defaultlib.stage_classifier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage_classifier_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 1238.434 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1238.434 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 1238.434 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'stage_classifier_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage_classifier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'stage_classifier_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot stage_classifier_tb_behav xil_defaultlib.stage_classifier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot stage_classifier_tb_behav xil_defaultlib.stage_classifier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1242.355 ; gain = 3.922
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'stage_classifier_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage_classifier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.gen/sources_1/ip/ila_0/ila_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_cap_addrgen
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_cap_ctrl_legacy
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_cap_sample_counter
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_cap_window_counter
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_core
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_register
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_reset_ctrl
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_trace_memory
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_trig_match
INFO: [VRFC 10-311] analyzing module ila_0_ila_v6_2_12_ila_trigger
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_17
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_19
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_22
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_24
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized0_11
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized1_3
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized2_44
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA__parameterized2_48
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_10
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_14
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_15
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_18
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_20
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_23
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_25
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice_7
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_12
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_13
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_4
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_5
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_6
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_8
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_9
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_45
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_49
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_46
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_50
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_21
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_16
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized3
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized4
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA__parameterized4_2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA_nodelay
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA_nodelay_43
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_allx_typeA_nodelay_47
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_async_edge_xfer
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_async_edge_xfer__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_async_edge_xfer__2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_async_edge_xfer__3
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut4
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut4__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut5
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut5__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut5__2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut6
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut6__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut6__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut7
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_cfglut7__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_generic_memrd
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized0__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized1__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized3
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized4
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match__parameterized4__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match_nodelay
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match_nodelay__1
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_match_nodelay__2
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_rising_edge_detection
INFO: [VRFC 10-311] analyzing module ila_0_ltlib_v1_0_0_rising_edge_detection__1
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized25
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized26
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized27
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized28
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized40
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized41
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized42
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized43
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized44
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized45
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized46
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized47
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized48
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized49
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized50
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized51
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized53
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized55
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg__parameterized58
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_29
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_30
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_31
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_32
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_35
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_36
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_37
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_38
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_39
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl_42
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_33
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_34
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized2
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized3
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized4
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized5
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized6
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized7
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_p2s__parameterized8
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_26
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_27
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_28
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_40
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stat_41
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stream
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_reg_stream__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_xsdbs_v1_0_2_xsdbs
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module ila_0_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.srcs/sources_1/new/multi_stage_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_stage_classifier
WARNING: [VRFC 10-3248] data object 'i' is already declared [C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.srcs/sources_1/new/multi_stage_classifier.v:63]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.srcs/sources_1/new/multi_stage_classifier.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.srcs/sources_1/new/weak_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weak_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.srcs/sources_1/new/weighted_area.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weighted_area
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.srcs/sim_1/new/stage_classifier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_classifier_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1242.355 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1242.355 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'stage_classifier_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Barath S Narayan/Vivado/FPGA_project_version4/FPGA_project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot stage_classifier_tb_behav xil_defaultlib.stage_classifier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot stage_classifier_tb_behav xil_defaultlib.stage_classifier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.SRLC32E_default
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.SRLC16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.CFGLUT5_default
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.ila_0
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.blk_mem_gen_2
Compiling module xil_defaultlib.weighted_area
Compiling module xil_defaultlib.weak_classifier
Compiling module xil_defaultlib.multi_stage_classifier
Compiling module xil_defaultlib.stage_classifier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage_classifier_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 1243.941 ; gain = 1.586
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1243.941 ; gain = 1.586
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 1248.859 ; gain = 6.504
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 18:40:39 2024...
