Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Mon Aug 18 00:28:09 2025
| Host         : work5.itiv.kit.edu running 64-bit Rocky Linux 9.6 (Blue Onyx)
| Command      : report_control_sets -verbose -file can_test_wrapper_control_sets_placed.rpt
| Design       : can_test_wrapper
| Device       : xczu9eg
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    84 |
|    Minimum number of control sets                        |    84 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    96 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    84 |
| >= 0 to < 4        |    23 |
| >= 4 to < 6        |    17 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |    25 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             102 |           55 |
| No           | No                    | Yes                    |             237 |           39 |
| No           | Yes                   | No                     |             418 |          111 |
| Yes          | No                    | No                     |             104 |           18 |
| Yes          | No                    | Yes                    |              12 |            6 |
| Yes          | Yes                   | No                     |             455 |          133 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                                             Enable Signal                                             |                                        Set/Reset Signal                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  can_test_i/clk_wiz_0/inst/clk_out2 | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_FD2                      | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2           |                2 |              2 |         1.00 |
|  can_test_i/clk_wiz_0/inst/clk_out2 |                                                                                                       | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_SRR_SRST_I_reg_1       |                1 |              2 |         2.00 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/IC_REG_SRR_SRST_I0                | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/scndry_reset2             |                1 |              2 |         2.00 |
|  can_test_i/clk_wiz_0/inst/clk_out2 |                                                                                                       | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/G_RST_SRST_CEN                |                1 |              2 |         2.00 |
|  can_test_i/clk_wiz_0/inst/clk_out2 |                                                                                                       | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/G_RST_SRST_CEN                |                1 |              2 |         2.00 |
|  can_test_i/clk_wiz_0/inst/clk_out2 |                                                                                                       | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_SRR_SRST_I_reg_0       |                1 |              2 |         2.00 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/IC_REG_SRR_SRST_I0                | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/scndry_reset2             |                1 |              2 |         2.00 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/E[0]                              | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/scndry_reset2             |                1 |              2 |         2.00 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/TXF_WRITE_ALLOW_LOW                   | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/scndry_reset2             |                1 |              2 |         2.00 |
|  can_test_i/clk_wiz_0/inst/clk_out2 | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TX_HPB_EMPTY_FD_i_2_n_0              | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TX_HPB_EMPTY_FD0             |                1 |              2 |         2.00 |
|  can_test_i/clk_wiz_0/inst/clk_out2 | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/fullgenlengreater2.RXF_FULL_I_reg[0] | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2           |                1 |              2 |         2.00 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0[0]_i_2_n_0              | can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0[0]_i_1_n_0      |                1 |              2 |         2.00 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_wvalid0                             | can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_wdata[28]_i_1_n_0           |                1 |              2 |         2.00 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_wvalid0                             | can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_wdata[13]_i_1_n_0           |                1 |              2 |         2.00 |
|  can_test_i/clk_wiz_0/inst/clk_out2 | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/E[0]                                 | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2           |                1 |              2 |         2.00 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ECRWEN_2S_CDC_TO/IC_REG_ECR_I00_in    | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg_1             |                1 |              2 |         2.00 |
|  can_test_i/clk_wiz_0/inst/clk_out2 | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TX_HPB_EMPTY_FD_i_2_n_0              | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TX_HPB_EMPTY_FD0             |                1 |              2 |         2.00 |
|  can_test_i/clk_wiz_0/inst/clk_out2 | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_FD2                      | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2           |                1 |              2 |         2.00 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/RX_BRAM_REN                           | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/scndry_reset2             |                1 |              2 |         2.00 |
|  can_test_i/clk_wiz_0/inst/clk_out2 | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/E[0]                                 | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2           |                1 |              2 |         2.00 |
|  can_test_i/clk_wiz_0/inst/clk_out2 | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/clkdiv/CLKM_EN                           | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2           |                3 |              3 |         1.00 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/E[0]                                    |                                                                                               |                1 |              3 |         3.00 |
|  can_test_i/clk_wiz_0/inst/clk_out2 | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/clkdiv/CLKM_EN                           | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2           |                3 |              3 |         1.00 |
|  can_test_i/clk_wiz_0/inst/clk_out2 | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_DLC_I_EN                         | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2           |                1 |              4 |         4.00 |
|  can_test_i/clk_wiz_0/inst/clk_out2 | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSOFF_COUNTER_I0                     | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSOFF_COUNTER_I[3]_i_1_n_0   |                1 |              4 |         4.00 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/start_single_write_reg_n_0              | can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg_0               |                2 |              4 |         2.00 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/start_single_read_reg_n_0               | can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg_0               |                2 |              4 |         2.00 |
|  can_test_i/clk_wiz_0/inst/clk_out2 | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_DLC_I[3]_i_1_n_0                 | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2           |                1 |              4 |         4.00 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/start_single_write_reg_n_0              | can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg_0               |                1 |              4 |         4.00 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/start_single_read_reg_n_0               | can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg_0               |                1 |              4 |         4.00 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_wvalid0                             | can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_wdata[8]_i_1_n_0            |                1 |              4 |         4.00 |
|  can_test_i/clk_wiz_0/inst/clk_out2 | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/clkdiv/CLKM_EN                           | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]             |                3 |              4 |         1.33 |
|  can_test_i/clk_wiz_0/inst/clk_out2 | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_DLC_I[3]_i_1_n_0                 | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2           |                2 |              4 |         2.00 |
|  can_test_i/clk_wiz_0/inst/clk_out2 | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_DLC_I_EN                         | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2           |                1 |              4 |         4.00 |
|  can_test_i/clk_wiz_0/inst/clk_out1 |                                                                                                       | can_test_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                |                2 |              4 |         2.00 |
|  can_test_i/clk_wiz_0/inst/clk_out2 | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSOFF_COUNTER_I0                     | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSOFF_COUNTER_I[3]_i_1_n_0   |                1 |              4 |         4.00 |
|  can_test_i/clk_wiz_0/inst/clk_out2 | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/clkdiv/CLKM_EN                           | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]             |                2 |              4 |         2.00 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2   | can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[8]_i_1_n_0            |                1 |              4 |         4.00 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/can_1/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1_n_0     | can_test_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                          |                2 |              5 |         2.50 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2   |                                                                                               |                2 |              5 |         2.50 |
|  can_test_i/clk_wiz_0/inst/clk_out2 | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN                          | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2           |                1 |              6 |         6.00 |
|  can_test_i/clk_wiz_0/inst/clk_out2 | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I0                       | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_1_n_0     |                2 |              6 |         3.00 |
|  can_test_i/clk_wiz_0/inst/clk_out2 | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I0                       | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_1_n_0     |                2 |              6 |         3.00 |
|  can_test_i/clk_wiz_0/inst/clk_out2 | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN                          | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2           |                1 |              6 |         6.00 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                         | can_test_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                    |                2 |              6 |         3.00 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0     | can_test_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                          |                2 |              6 |         3.00 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_wvalid0                             | can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_wdata[31]_i_1_n_0           |                2 |              6 |         3.00 |
|  can_test_i/clk_wiz_0/inst/clk_out1 |                                                                                                       | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/IC_IPIC_COUNTER_I0        |                2 |              6 |         3.00 |
|  can_test_i/clk_wiz_0/inst/clk_out1 |                                                                                                       | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/IC_IPIC_COUNTER_I0        |                1 |              6 |         6.00 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_arvalid0                            | can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg_0               |                5 |              7 |         1.40 |
|  can_test_i/clk_wiz_0/inst/clk_out2 |                                                                                                       | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/clkdiv/CLKD_COUNTER_I[0]_i_1_n_0 |                2 |              8 |         4.00 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E[0]                              | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/scndry_reset2             |                2 |              8 |         4.00 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E[0]                              | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/scndry_reset2             |                6 |              8 |         1.33 |
|  can_test_i/clk_wiz_0/inst/clk_out2 |                                                                                                       | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/clkdiv/CLKD_COUNTER_I[0]_i_1_n_0 |                2 |              8 |         4.00 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/IC_REG_SRR_CEN_I_reg[0]           | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/scndry_reset2             |                4 |              9 |         2.25 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/IC_REG_SRR_CEN_I_reg[0]           | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/scndry_reset2             |                4 |              9 |         2.25 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_ADDR_FS1_reg[1]_1[0]            | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/scndry_reset2             |                7 |             11 |         1.57 |
|  can_test_i/clk_wiz_0/inst/clk_out2 | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BTL_SAMP_EN_D1_reg[0]                | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/SYNC_TL_RST_FS2_reg_0[0]     |                4 |             15 |         3.75 |
|  can_test_i/clk_wiz_0/inst/clk_out2 | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state_reg[0]_0[0]         | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/SR[0]                        |                2 |             15 |         7.50 |
|  can_test_i/clk_wiz_0/inst/clk_out2 | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/ecrsyncgen.EMU_CTR_FLG_I_reg[0]      | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/SR[0]                        |                3 |             16 |         5.33 |
|  can_test_i/clk_wiz_0/inst/clk_out2 | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_FD1                      | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/SYNC_TL_RST_FS2_reg[0]       |                3 |             16 |         5.33 |
|  can_test_i/clk_wiz_0/inst/clk_out2 | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_FD1                      | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SR[0]                     |                6 |             16 |         2.67 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ECRWEN_2S_CDC_TO/E[0]                 | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SR[0]                     |                3 |             17 |         5.67 |
|  can_test_i/clk_wiz_0/inst/clk_out2 | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/HSYNC_FLG_I_reg[0]                  | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2           |                3 |             18 |         6.00 |
|  can_test_i/clk_wiz_0/inst/clk_out2 | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_FD1                      | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2           |               10 |             18 |         1.80 |
|  can_test_i/clk_wiz_0/inst/clk_out1 |                                                                                                       | can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/init_txn_ff_reg_0               |               10 |             19 |         1.90 |
|  can_test_i/clk_wiz_0/inst/clk_out2 |                                                                                                       | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2           |               13 |             20 |         1.54 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2   | can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[31]_i_1__0_n_0        |                8 |             23 |         2.88 |
|  can_test_i/clk_wiz_0/inst/clk_out2 | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_FD1                      | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2           |               16 |             24 |         1.50 |
|  can_test_i/clk_wiz_0/inst/clk_out1 |                                                                                                       | can_test_i/tx_pulse_generator_0/U0/timer[26]_i_1_n_0                                          |                6 |             27 |         4.50 |
|  can_test_i/clk_wiz_0/inst/clk_out1 |                                                                                                       | can_test_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                          |                9 |             29 |         3.22 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID[31]_i_1_n_0    |                                                                                               |               13 |             32 |         2.46 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_IPSIG_RDLD_I                       | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg_1[0]          |                6 |             32 |         5.33 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                | can_test_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                          |                5 |             32 |         6.40 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW2[31]_i_1_n_0   |                                                                                               |               12 |             32 |         2.67 |
|  can_test_i/clk_wiz_0/inst/clk_out1 | can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1[31]_i_1_n_0   |                                                                                               |               12 |             32 |         2.67 |
|  can_test_i/clk_wiz_0/inst/clk_out2 | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/HSYNC_FLG_I_reg[0]                  | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2           |                7 |             32 |         4.57 |
|  can_test_i/clk_wiz_0/inst/clk_out2 |                                                                                                       | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2           |               18 |             32 |         1.78 |
|  can_test_i/clk_wiz_0/inst/clk_out2 |                                                                                                       | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2           |                8 |             32 |         4.00 |
|  can_test_i/clk_wiz_0/inst/clk_out2 |                                                                                                       |                                                                                               |               26 |             38 |         1.46 |
|  can_test_i/clk_wiz_0/inst/clk_out2 |                                                                                                       | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2           |               16 |             60 |         3.75 |
|  can_test_i/clk_wiz_0/inst/clk_out1 |                                                                                                       |                                                                                               |               30 |             65 |         2.17 |
|  can_test_i/clk_wiz_0/inst/clk_out1 |                                                                                                       | can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/scndry_reset2             |               26 |            127 |         4.88 |
|  can_test_i/clk_wiz_0/inst/clk_out1 |                                                                                                       | can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/scndry_reset2             |               58 |            269 |         4.64 |
+-------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+--------------+


