
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v
# synth_design -part xc7z020clg484-3 -top elementwise_add_core_18_18_48 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top elementwise_add_core_18_18_48 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 110638 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.535 ; gain = 25.895 ; free physical = 244273 ; free virtual = 312331
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'elementwise_add_core_18_18_48' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:3]
INFO: [Synth 8-6155] done synthesizing module 'elementwise_add_core_18_18_48' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 70.660 ; free physical = 244022 ; free virtual = 312080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 70.660 ; free physical = 244014 ; free virtual = 312072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 78.656 ; free physical = 244012 ; free virtual = 312071
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.297 ; gain = 86.656 ; free physical = 243957 ; free virtual = 312016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 48    
+---Registers : 
	               18 Bit    Registers := 144   
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module elementwise_add_core_18_18_48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 48    
+---Registers : 
	               18 Bit    Registers := 144   
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1688.898 ; gain = 213.258 ; free physical = 243490 ; free virtual = 311551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1688.902 ; gain = 213.262 ; free physical = 243355 ; free virtual = 311416
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1696.906 ; gain = 221.266 ; free physical = 243216 ; free virtual = 311277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1696.910 ; gain = 221.270 ; free physical = 242902 ; free virtual = 310963
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1696.910 ; gain = 221.270 ; free physical = 242901 ; free virtual = 310962
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1696.910 ; gain = 221.270 ; free physical = 242896 ; free virtual = 310957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1696.910 ; gain = 221.270 ; free physical = 242894 ; free virtual = 310955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1696.910 ; gain = 221.270 ; free physical = 242891 ; free virtual = 310952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1696.910 ; gain = 221.270 ; free physical = 242893 ; free virtual = 310954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   240|
|2     |LUT2   |   865|
|3     |FDRE   |  2594|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  3699|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1696.910 ; gain = 221.270 ; free physical = 242893 ; free virtual = 310954
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1696.910 ; gain = 221.270 ; free physical = 242891 ; free virtual = 310952
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1696.914 ; gain = 221.270 ; free physical = 242902 ; free virtual = 310963
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 240 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'elementwise_add_core_18_18_48' is not ideal for floorplanning, since the cellview 'elementwise_add_core_18_18_48' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1788.055 ; gain = 0.000 ; free physical = 242577 ; free virtual = 310638
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1788.055 ; gain = 312.512 ; free physical = 242637 ; free virtual = 310698
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2415.742 ; gain = 627.688 ; free physical = 241949 ; free virtual = 310010
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2415.742 ; gain = 0.000 ; free physical = 241946 ; free virtual = 310007
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2439.754 ; gain = 0.000 ; free physical = 241933 ; free virtual = 309997
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2504.801 ; gain = 0.000 ; free physical = 243096 ; free virtual = 311156

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: c6216a2b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2504.801 ; gain = 0.000 ; free physical = 243097 ; free virtual = 311156

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c6216a2b

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2504.801 ; gain = 0.000 ; free physical = 243070 ; free virtual = 311130
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c6216a2b

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2504.801 ; gain = 0.000 ; free physical = 243067 ; free virtual = 311127
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: cb9b880a

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2504.801 ; gain = 0.000 ; free physical = 243063 ; free virtual = 311123
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: cb9b880a

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2504.801 ; gain = 0.000 ; free physical = 243061 ; free virtual = 311121
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1539a594a

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2504.801 ; gain = 0.000 ; free physical = 243059 ; free virtual = 311119
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1539a594a

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2504.801 ; gain = 0.000 ; free physical = 243058 ; free virtual = 311117
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2504.801 ; gain = 0.000 ; free physical = 243057 ; free virtual = 311117
Ending Logic Optimization Task | Checksum: 1539a594a

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2504.801 ; gain = 0.000 ; free physical = 243056 ; free virtual = 311115

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1539a594a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2504.801 ; gain = 0.000 ; free physical = 243047 ; free virtual = 311107

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1539a594a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2504.801 ; gain = 0.000 ; free physical = 243046 ; free virtual = 311105

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2504.801 ; gain = 0.000 ; free physical = 243046 ; free virtual = 311105
Ending Netlist Obfuscation Task | Checksum: 1539a594a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2504.801 ; gain = 0.000 ; free physical = 243045 ; free virtual = 311105
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2504.801 ; gain = 0.000 ; free physical = 243049 ; free virtual = 311109
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 1539a594a
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module elementwise_add_core_18_18_48 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2530.781 ; gain = 9.988 ; free physical = 242883 ; free virtual = 310943
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.194 | TNS=0.000 |
IDT: Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2536.785 ; gain = 6.004 ; free physical = 242856 ; free virtual = 310915
INFO: [Pwropt 34-10] Applying ODC optimizations ...
PSMgr Creation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2537.781 ; gain = 16.988 ; free physical = 242855 ; free virtual = 310915
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2726.957 ; gain = 189.176 ; free physical = 242939 ; free virtual = 310998
Power optimization passes: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2726.957 ; gain = 206.164 ; free physical = 242939 ; free virtual = 310998

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242964 ; free virtual = 311024


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design elementwise_add_core_18_18_48 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 2594
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 1539a594a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242964 ; free virtual = 311024
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 1539a594a
Power optimization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2726.957 ; gain = 222.156 ; free physical = 242968 ; free virtual = 311027
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27879976 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1539a594a

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 243015 ; free virtual = 311075
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 1539a594a

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 243015 ; free virtual = 311074
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 1539a594a

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 243012 ; free virtual = 311072
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 1539a594a

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 243012 ; free virtual = 311072
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1539a594a

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 243012 ; free virtual = 311072

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 243012 ; free virtual = 311072
Ending Netlist Obfuscation Task | Checksum: 1539a594a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 243012 ; free virtual = 311072
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242652 ; free virtual = 310712
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 91c5e641

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242652 ; free virtual = 310712
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242652 ; free virtual = 310712

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 91c5e641

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242620 ; free virtual = 310680

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e4391e2c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242691 ; free virtual = 310750

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e4391e2c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242690 ; free virtual = 310750
Phase 1 Placer Initialization | Checksum: e4391e2c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242690 ; free virtual = 310750

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 171a50648

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242715 ; free virtual = 310775

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242745 ; free virtual = 310805

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: f6db03a0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242734 ; free virtual = 310794
Phase 2 Global Placement | Checksum: e24f9e84

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242719 ; free virtual = 310780

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e24f9e84

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242717 ; free virtual = 310777

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1826587e9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242581 ; free virtual = 310642

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cb8cd919

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242555 ; free virtual = 310616

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f799ec74

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242546 ; free virtual = 310607

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: f796889a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242614 ; free virtual = 310675

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: f796889a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242627 ; free virtual = 310688

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 113837bd3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242625 ; free virtual = 310687
Phase 3 Detail Placement | Checksum: 113837bd3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242623 ; free virtual = 310685

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d7894674

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: d7894674

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242587 ; free virtual = 310649
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.019. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14a73223c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242586 ; free virtual = 310647
Phase 4.1 Post Commit Optimization | Checksum: 14a73223c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242584 ; free virtual = 310646

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14a73223c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242584 ; free virtual = 310645

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14a73223c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242582 ; free virtual = 310643

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242582 ; free virtual = 310643
Phase 4.4 Final Placement Cleanup | Checksum: 14a73223c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242581 ; free virtual = 310642
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14a73223c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242580 ; free virtual = 310641
Ending Placer Task | Checksum: bcf376e5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242592 ; free virtual = 310653
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242591 ; free virtual = 310653
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242542 ; free virtual = 310603
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242535 ; free virtual = 310597
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 242526 ; free virtual = 310590
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 2b2d90a4 ConstDB: 0 ShapeSum: 91c5e641 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "i_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_14[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_14[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_14[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_14[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_14[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_14[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_14[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_14[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_14[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_14[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_14[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_14[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_14[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_14[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_14[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_14[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_14[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_14[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_14[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_14[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_14[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_14[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_14[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_14[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_14[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_14[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_14[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_14[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_14[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_14[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_14[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_14[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_14[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_14[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_14[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_14[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_14[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_14[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_14[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_14[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_14[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_14[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_14[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_14[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_14[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_14[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_14[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_14[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_15[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_15[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_15[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_15[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_15[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_15[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_15[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_15[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_14[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_14[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_14[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_14[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_14[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_14[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_14[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_14[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_14[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_14[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_14[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_14[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_14[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_14[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_14[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_14[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_14[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_14[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_14[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_14[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_14[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_14[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_14[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_14[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_15[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_15[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_15[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_15[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_15[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_15[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_15[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_15[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_15[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_15[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_15[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_15[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_15[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_15[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_15[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_15[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_15[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_15[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_15[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_15[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_15[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_15[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_15[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_15[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_15[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_15[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_15[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_15[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_15[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_15[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_15[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_15[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_15[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_15[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_15[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_15[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_15[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_15[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_15[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_15[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_15[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_15[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_15[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_15[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_15[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_15[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_15[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_15[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_15[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_15[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_15[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_15[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_15[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_15[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_15[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_15[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_15[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_15[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_15[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_15[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_15[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_15[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_15[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_15[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_10[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_10[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_10[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_10[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_10[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_10[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_10[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_10[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_10[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_10[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_10[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_10[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_10[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_10[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_10[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_10[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_10[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_10[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_10[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_10[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_10[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_10[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_10[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_10[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_10[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_10[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_10[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_10[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_10[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_10[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_10[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_10[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_10[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_10[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_10[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_10[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_10[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_10[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_10[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_10[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_10[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_10[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_10[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_10[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_10[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_10[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_B_10[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_B_10[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_10[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_10[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_A_10[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_A_10[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: efb83b38

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 244106 ; free virtual = 312168
Post Restoration Checksum: NetGraph: 25d86a94 NumContArr: c9dfd0a4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: efb83b38

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 244105 ; free virtual = 312166

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: efb83b38

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 244070 ; free virtual = 312131

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: efb83b38

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 244070 ; free virtual = 312132
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e91160fa

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 244054 ; free virtual = 312115
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.030  | TNS=0.000  | WHS=0.135  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 159c754d7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 244039 ; free virtual = 312101

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a4640144

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 243987 ; free virtual = 312049

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.943  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e1da236f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 243966 ; free virtual = 312028
Phase 4 Rip-up And Reroute | Checksum: 1e1da236f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 243965 ; free virtual = 312027

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1e1da236f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 243965 ; free virtual = 312026

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e1da236f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 243964 ; free virtual = 312026
Phase 5 Delay and Skew Optimization | Checksum: 1e1da236f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 243964 ; free virtual = 312026

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1fe21d84f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 243958 ; free virtual = 312019
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.943  | TNS=0.000  | WHS=0.154  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1fe21d84f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 243956 ; free virtual = 312017
Phase 6 Post Hold Fix | Checksum: 1fe21d84f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 243956 ; free virtual = 312017

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0119602 %
  Global Horizontal Routing Utilization  = 0.0311021 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1fe21d84f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 243949 ; free virtual = 312011

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1fe21d84f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 243948 ; free virtual = 312010

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19ef6d6d2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 243939 ; free virtual = 312001

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.943  | TNS=0.000  | WHS=0.154  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19ef6d6d2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 243937 ; free virtual = 311999
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 243967 ; free virtual = 312028

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 243967 ; free virtual = 312029
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 243967 ; free virtual = 312028
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 243947 ; free virtual = 312009
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2726.957 ; gain = 0.000 ; free physical = 243913 ; free virtual = 311978
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2861.809 ; gain = 0.000 ; free physical = 242904 ; free virtual = 310966
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 22:59:05 2022...
