[2021-09-09 10:07:34,288]mapper_test.py:79:[INFO]: run case "priority"
[2021-09-09 10:07:34,288]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:07:35,207]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; ".

Peak memory: 14725120 bytes

[2021-09-09 10:07:35,208]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:07:35,340]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34529280 bytes

[2021-09-09 10:07:35,343]mapper_test.py:156:[INFO]: area: 206 level: 29
[2021-09-09 10:07:35,343]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:07:35,396]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :253
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :253
score:100
	Report mapping result:
		klut_size()     :384
		klut.num_gates():254
		max delay       :29
		max area        :253
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :61
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :192
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 8970240 bytes

[2021-09-09 10:07:35,397]mapper_test.py:220:[INFO]: area: 254 level: 29
[2021-09-09 12:09:53,484]mapper_test.py:79:[INFO]: run case "priority"
[2021-09-09 12:09:53,484]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:09:54,505]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; ".

Peak memory: 14807040 bytes

[2021-09-09 12:09:54,506]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:09:54,649]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34570240 bytes

[2021-09-09 12:09:54,652]mapper_test.py:156:[INFO]: area: 206 level: 29
[2021-09-09 12:09:54,652]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:09:56,789]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
	current map manager:
		current min nodes:560
		current min depth:58
	current map manager:
		current min nodes:560
		current min depth:55
	current map manager:
		current min nodes:560
		current min depth:39
	current map manager:
		current min nodes:560
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :253
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :279
score:100
	Report mapping result:
		klut_size()     :410
		klut.num_gates():280
		max delay       :14
		max area        :279
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :43
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :235
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 16793600 bytes

[2021-09-09 12:09:56,790]mapper_test.py:220:[INFO]: area: 280 level: 14
[2021-09-09 13:39:29,990]mapper_test.py:79:[INFO]: run case "priority"
[2021-09-09 13:39:29,990]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:39:30,915]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; ".

Peak memory: 14311424 bytes

[2021-09-09 13:39:30,916]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:39:31,051]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34316288 bytes

[2021-09-09 13:39:31,054]mapper_test.py:156:[INFO]: area: 206 level: 29
[2021-09-09 13:39:31,054]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:39:32,998]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
	current map manager:
		current min nodes:560
		current min depth:58
	current map manager:
		current min nodes:560
		current min depth:55
	current map manager:
		current min nodes:560
		current min depth:39
	current map manager:
		current min nodes:560
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :253
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :279
score:100
	Report mapping result:
		klut_size()     :410
		klut.num_gates():280
		max delay       :14
		max area        :279
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :43
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :235
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 16662528 bytes

[2021-09-09 13:39:32,998]mapper_test.py:220:[INFO]: area: 280 level: 14
[2021-09-09 15:10:47,821]mapper_test.py:79:[INFO]: run case "priority"
[2021-09-09 15:10:47,822]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:10:47,822]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:10:47,968]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34304000 bytes

[2021-09-09 15:10:47,970]mapper_test.py:156:[INFO]: area: 206 level: 29
[2021-09-09 15:10:47,971]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:10:50,092]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
	current map manager:
		current min nodes:560
		current min depth:58
	current map manager:
		current min nodes:560
		current min depth:55
	current map manager:
		current min nodes:560
		current min depth:39
	current map manager:
		current min nodes:560
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :259
score:100
	Report mapping result:
		klut_size()     :390
		klut.num_gates():260
		max delay       :14
		max area        :259
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :193
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 16908288 bytes

[2021-09-09 15:10:50,092]mapper_test.py:220:[INFO]: area: 260 level: 14
[2021-09-09 15:39:52,103]mapper_test.py:79:[INFO]: run case "priority"
[2021-09-09 15:39:52,104]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:39:52,104]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:39:52,249]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34557952 bytes

[2021-09-09 15:39:52,252]mapper_test.py:156:[INFO]: area: 206 level: 29
[2021-09-09 15:39:52,252]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:39:54,377]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
	current map manager:
		current min nodes:560
		current min depth:58
	current map manager:
		current min nodes:560
		current min depth:55
	current map manager:
		current min nodes:560
		current min depth:39
	current map manager:
		current min nodes:560
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :259
score:100
	Report mapping result:
		klut_size()     :390
		klut.num_gates():260
		max delay       :14
		max area        :259
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :193
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 16891904 bytes

[2021-09-09 15:39:54,378]mapper_test.py:220:[INFO]: area: 260 level: 14
[2021-09-09 16:17:55,448]mapper_test.py:79:[INFO]: run case "priority"
[2021-09-09 16:17:55,448]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:17:55,448]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:17:55,595]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34578432 bytes

[2021-09-09 16:17:55,598]mapper_test.py:156:[INFO]: area: 206 level: 29
[2021-09-09 16:17:55,598]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:17:57,726]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
	current map manager:
		current min nodes:560
		current min depth:58
	current map manager:
		current min nodes:560
		current min depth:55
	current map manager:
		current min nodes:560
		current min depth:39
	current map manager:
		current min nodes:560
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :259
score:100
	Report mapping result:
		klut_size()     :390
		klut.num_gates():260
		max delay       :14
		max area        :259
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :193
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 16785408 bytes

[2021-09-09 16:17:57,727]mapper_test.py:220:[INFO]: area: 260 level: 14
[2021-09-09 16:52:41,269]mapper_test.py:79:[INFO]: run case "priority"
[2021-09-09 16:52:41,270]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:52:41,270]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:52:41,455]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34508800 bytes

[2021-09-09 16:52:41,458]mapper_test.py:156:[INFO]: area: 206 level: 29
[2021-09-09 16:52:41,458]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:52:43,629]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
	current map manager:
		current min nodes:560
		current min depth:58
	current map manager:
		current min nodes:560
		current min depth:55
	current map manager:
		current min nodes:560
		current min depth:39
	current map manager:
		current min nodes:560
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :259
score:100
	Report mapping result:
		klut_size()     :390
		klut.num_gates():260
		max delay       :14
		max area        :259
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :193
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 16773120 bytes

[2021-09-09 16:52:43,630]mapper_test.py:220:[INFO]: area: 260 level: 14
[2021-09-09 17:29:00,130]mapper_test.py:79:[INFO]: run case "priority"
[2021-09-09 17:29:00,130]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:29:00,130]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:29:00,275]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34967552 bytes

[2021-09-09 17:29:00,278]mapper_test.py:156:[INFO]: area: 206 level: 29
[2021-09-09 17:29:00,278]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:29:02,399]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
	current map manager:
		current min nodes:560
		current min depth:58
	current map manager:
		current min nodes:560
		current min depth:55
	current map manager:
		current min nodes:560
		current min depth:39
	current map manager:
		current min nodes:560
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :259
score:100
	Report mapping result:
		klut_size()     :390
		klut.num_gates():260
		max delay       :14
		max area        :259
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :193
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 16908288 bytes

[2021-09-09 17:29:02,399]mapper_test.py:220:[INFO]: area: 260 level: 14
[2021-09-13 23:33:19,104]mapper_test.py:79:[INFO]: run case "priority"
[2021-09-13 23:33:19,105]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:33:19,105]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:33:19,286]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34217984 bytes

[2021-09-13 23:33:19,288]mapper_test.py:156:[INFO]: area: 206 level: 29
[2021-09-13 23:33:19,289]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:33:21,162]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
	current map manager:
		current min nodes:560
		current min depth:58
	current map manager:
		current min nodes:560
		current min depth:58
	current map manager:
		current min nodes:560
		current min depth:58
	current map manager:
		current min nodes:560
		current min depth:58
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:20
area :305
score:100
	Report mapping result:
		klut_size()     :436
		klut.num_gates():306
		max delay       :20
		max area        :305
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :132
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 14168064 bytes

[2021-09-13 23:33:21,163]mapper_test.py:220:[INFO]: area: 306 level: 20
[2021-09-13 23:42:58,968]mapper_test.py:79:[INFO]: run case "priority"
[2021-09-13 23:42:58,968]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:58,968]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:59,105]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34312192 bytes

[2021-09-13 23:42:59,108]mapper_test.py:156:[INFO]: area: 206 level: 29
[2021-09-13 23:42:59,108]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:59,162]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
	Report mapping result:
		klut_size()     :357
		klut.num_gates():227
		max delay       :29
		max area        :226
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :146
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 8269824 bytes

[2021-09-13 23:42:59,163]mapper_test.py:220:[INFO]: area: 227 level: 29
[2021-09-14 09:03:21,834]mapper_test.py:79:[INFO]: run case "priority"
[2021-09-14 09:03:21,835]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:03:21,835]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:03:22,015]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34410496 bytes

[2021-09-14 09:03:22,017]mapper_test.py:156:[INFO]: area: 206 level: 29
[2021-09-14 09:03:22,018]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:03:23,871]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
	current map manager:
		current min nodes:560
		current min depth:58
	current map manager:
		current min nodes:560
		current min depth:55
	current map manager:
		current min nodes:560
		current min depth:39
	current map manager:
		current min nodes:560
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :259
score:100
	Report mapping result:
		klut_size()     :390
		klut.num_gates():260
		max delay       :14
		max area        :259
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :193
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 16977920 bytes

[2021-09-14 09:03:23,872]mapper_test.py:220:[INFO]: area: 260 level: 14
[2021-09-14 09:21:56,997]mapper_test.py:79:[INFO]: run case "priority"
[2021-09-14 09:21:56,998]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:56,998]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:57,165]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34308096 bytes

[2021-09-14 09:21:57,168]mapper_test.py:156:[INFO]: area: 206 level: 29
[2021-09-14 09:21:57,168]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:57,244]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
	Report mapping result:
		klut_size()     :357
		klut.num_gates():227
		max delay       :29
		max area        :226
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :146
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 8880128 bytes

[2021-09-14 09:21:57,244]mapper_test.py:220:[INFO]: area: 227 level: 29
[2021-09-15 15:36:21,396]mapper_test.py:79:[INFO]: run case "priority"
[2021-09-15 15:36:21,397]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:36:21,397]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:36:21,517]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34287616 bytes

[2021-09-15 15:36:21,520]mapper_test.py:156:[INFO]: area: 206 level: 29
[2021-09-15 15:36:21,520]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:36:23,260]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
	current map manager:
		current min nodes:560
		current min depth:58
	current map manager:
		current min nodes:560
		current min depth:58
	current map manager:
		current min nodes:560
		current min depth:31
	current map manager:
		current min nodes:560
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :248
score:100
	Report mapping result:
		klut_size()     :379
		klut.num_gates():249
		max delay       :11
		max area        :248
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :197
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 15482880 bytes

[2021-09-15 15:36:23,261]mapper_test.py:220:[INFO]: area: 249 level: 11
[2021-09-15 15:55:14,169]mapper_test.py:79:[INFO]: run case "priority"
[2021-09-15 15:55:14,169]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:55:14,169]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:55:14,295]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34295808 bytes

[2021-09-15 15:55:14,298]mapper_test.py:156:[INFO]: area: 206 level: 29
[2021-09-15 15:55:14,298]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:55:14,344]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
	Report mapping result:
		klut_size()     :357
		klut.num_gates():227
		max delay       :29
		max area        :226
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :146
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 8568832 bytes

[2021-09-15 15:55:14,345]mapper_test.py:220:[INFO]: area: 227 level: 29
[2021-09-18 14:06:47,198]mapper_test.py:79:[INFO]: run case "priority"
[2021-09-18 14:06:47,198]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:06:47,199]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:06:47,371]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34459648 bytes

[2021-09-18 14:06:47,374]mapper_test.py:156:[INFO]: area: 206 level: 29
[2021-09-18 14:06:47,374]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:06:49,077]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
	current map manager:
		current min nodes:560
		current min depth:58
	current map manager:
		current min nodes:560
		current min depth:55
	current map manager:
		current min nodes:560
		current min depth:39
	current map manager:
		current min nodes:560
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :258
score:100
	Report mapping result:
		klut_size()     :389
		klut.num_gates():259
		max delay       :14
		max area        :258
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :193
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 14327808 bytes

[2021-09-18 14:06:49,078]mapper_test.py:220:[INFO]: area: 259 level: 14
[2021-09-18 16:31:18,998]mapper_test.py:79:[INFO]: run case "priority"
[2021-09-18 16:31:18,998]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:31:18,998]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:31:19,118]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34230272 bytes

[2021-09-18 16:31:19,121]mapper_test.py:156:[INFO]: area: 206 level: 29
[2021-09-18 16:31:19,121]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:31:20,823]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
	current map manager:
		current min nodes:560
		current min depth:58
	current map manager:
		current min nodes:560
		current min depth:55
	current map manager:
		current min nodes:560
		current min depth:39
	current map manager:
		current min nodes:560
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :258
score:100
	Report mapping result:
		klut_size()     :389
		klut.num_gates():259
		max delay       :14
		max area        :258
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :193
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 13340672 bytes

[2021-09-18 16:31:20,823]mapper_test.py:220:[INFO]: area: 259 level: 14
[2021-09-22 09:00:33,075]mapper_test.py:79:[INFO]: run case "priority"
[2021-09-22 09:00:33,076]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 09:00:33,076]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 09:00:33,200]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34312192 bytes

[2021-09-22 09:00:33,203]mapper_test.py:156:[INFO]: area: 206 level: 29
[2021-09-22 09:00:33,203]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 09:00:34,067]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
	current map manager:
		current min nodes:560
		current min depth:58
	current map manager:
		current min nodes:560
		current min depth:55
	Report mapping result:
		klut_size()     :408
		klut.num_gates():278
		max delay       :20
		max area        :278
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :114
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :154
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 12525568 bytes

[2021-09-22 09:00:34,067]mapper_test.py:220:[INFO]: area: 278 level: 20
[2021-09-22 11:29:58,744]mapper_test.py:79:[INFO]: run case "priority"
[2021-09-22 11:29:58,744]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:29:58,745]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:29:58,864]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34123776 bytes

[2021-09-22 11:29:58,867]mapper_test.py:156:[INFO]: area: 206 level: 29
[2021-09-22 11:29:58,867]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:30:00,602]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
	current map manager:
		current min nodes:560
		current min depth:58
	current map manager:
		current min nodes:560
		current min depth:55
	current map manager:
		current min nodes:560
		current min depth:39
	current map manager:
		current min nodes:560
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :258
score:100
	Report mapping result:
		klut_size()     :389
		klut.num_gates():259
		max delay       :14
		max area        :258
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :193
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 12943360 bytes

[2021-09-22 11:30:00,603]mapper_test.py:220:[INFO]: area: 259 level: 14
[2021-09-23 16:49:13,644]mapper_test.py:79:[INFO]: run case "priority"
[2021-09-23 16:49:13,645]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:49:13,645]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:49:13,825]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34299904 bytes

[2021-09-23 16:49:13,828]mapper_test.py:156:[INFO]: area: 206 level: 29
[2021-09-23 16:49:13,828]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:49:15,608]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
balancing!
	current map manager:
		current min nodes:560
		current min depth:58
rewriting!
	current map manager:
		current min nodes:560
		current min depth:55
balancing!
	current map manager:
		current min nodes:560
		current min depth:39
rewriting!
	current map manager:
		current min nodes:560
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :258
score:100
	Report mapping result:
		klut_size()     :389
		klut.num_gates():259
		max delay       :14
		max area        :258
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :193
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 13602816 bytes

[2021-09-23 16:49:15,608]mapper_test.py:220:[INFO]: area: 259 level: 14
[2021-09-23 17:12:04,372]mapper_test.py:79:[INFO]: run case "priority"
[2021-09-23 17:12:04,372]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:12:04,372]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:12:04,494]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34230272 bytes

[2021-09-23 17:12:04,497]mapper_test.py:156:[INFO]: area: 206 level: 29
[2021-09-23 17:12:04,497]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:12:06,189]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
balancing!
	current map manager:
		current min nodes:560
		current min depth:58
rewriting!
	current map manager:
		current min nodes:560
		current min depth:55
balancing!
	current map manager:
		current min nodes:560
		current min depth:39
rewriting!
	current map manager:
		current min nodes:560
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :258
score:100
	Report mapping result:
		klut_size()     :389
		klut.num_gates():259
		max delay       :14
		max area        :258
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :193
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 13107200 bytes

[2021-09-23 17:12:06,190]mapper_test.py:220:[INFO]: area: 259 level: 14
[2021-09-23 18:13:45,630]mapper_test.py:79:[INFO]: run case "priority"
[2021-09-23 18:13:45,631]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:13:45,631]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:13:45,749]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34308096 bytes

[2021-09-23 18:13:45,752]mapper_test.py:156:[INFO]: area: 206 level: 29
[2021-09-23 18:13:45,752]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:13:47,466]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
balancing!
	current map manager:
		current min nodes:560
		current min depth:58
rewriting!
	current map manager:
		current min nodes:560
		current min depth:55
balancing!
	current map manager:
		current min nodes:560
		current min depth:39
rewriting!
	current map manager:
		current min nodes:560
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :258
score:100
	Report mapping result:
		klut_size()     :389
		klut.num_gates():259
		max delay       :14
		max area        :258
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :193
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 13422592 bytes

[2021-09-23 18:13:47,467]mapper_test.py:220:[INFO]: area: 259 level: 14
[2021-09-27 16:40:51,293]mapper_test.py:79:[INFO]: run case "priority"
[2021-09-27 16:40:51,293]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:40:51,293]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:40:51,418]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34009088 bytes

[2021-09-27 16:40:51,421]mapper_test.py:156:[INFO]: area: 206 level: 29
[2021-09-27 16:40:51,421]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:40:53,166]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
balancing!
	current map manager:
		current min nodes:560
		current min depth:58
rewriting!
	current map manager:
		current min nodes:560
		current min depth:55
balancing!
	current map manager:
		current min nodes:560
		current min depth:39
rewriting!
	current map manager:
		current min nodes:560
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :258
score:100
	Report mapping result:
		klut_size()     :389
		klut.num_gates():259
		max delay       :14
		max area        :258
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :193
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 13381632 bytes

[2021-09-27 16:40:53,166]mapper_test.py:220:[INFO]: area: 259 level: 14
[2021-09-27 17:47:34,411]mapper_test.py:79:[INFO]: run case "priority"
[2021-09-27 17:47:34,412]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:47:34,412]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:47:34,579]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34033664 bytes

[2021-09-27 17:47:34,582]mapper_test.py:156:[INFO]: area: 206 level: 29
[2021-09-27 17:47:34,582]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:47:36,283]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
balancing!
	current map manager:
		current min nodes:560
		current min depth:58
rewriting!
	current map manager:
		current min nodes:560
		current min depth:55
balancing!
	current map manager:
		current min nodes:560
		current min depth:39
rewriting!
	current map manager:
		current min nodes:560
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :258
score:100
	Report mapping result:
		klut_size()     :389
		klut.num_gates():259
		max delay       :14
		max area        :258
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :193
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 13230080 bytes

[2021-09-27 17:47:36,283]mapper_test.py:220:[INFO]: area: 259 level: 14
[2021-09-28 02:13:47,862]mapper_test.py:79:[INFO]: run case "priority"
[2021-09-28 02:13:47,862]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:13:47,863]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:13:48,035]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34062336 bytes

[2021-09-28 02:13:48,038]mapper_test.py:156:[INFO]: area: 206 level: 29
[2021-09-28 02:13:48,038]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:13:49,761]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
	current map manager:
		current min nodes:560
		current min depth:58
	current map manager:
		current min nodes:560
		current min depth:55
	current map manager:
		current min nodes:560
		current min depth:39
	current map manager:
		current min nodes:560
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :258
score:100
	Report mapping result:
		klut_size()     :389
		klut.num_gates():259
		max delay       :14
		max area        :258
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :193
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 13307904 bytes

[2021-09-28 02:13:49,762]mapper_test.py:220:[INFO]: area: 259 level: 14
[2021-09-28 16:53:06,050]mapper_test.py:79:[INFO]: run case "priority"
[2021-09-28 16:53:06,051]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:53:06,051]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:53:06,175]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34246656 bytes

[2021-09-28 16:53:06,178]mapper_test.py:156:[INFO]: area: 206 level: 29
[2021-09-28 16:53:06,178]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:53:07,863]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
	current map manager:
		current min nodes:560
		current min depth:58
	current map manager:
		current min nodes:560
		current min depth:55
	current map manager:
		current min nodes:560
		current min depth:39
	current map manager:
		current min nodes:560
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :258
score:100
	Report mapping result:
		klut_size()     :389
		klut.num_gates():259
		max delay       :14
		max area        :258
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :193
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 13103104 bytes

[2021-09-28 16:53:07,864]mapper_test.py:220:[INFO]: area: 259 level: 14
[2021-09-28 17:32:08,652]mapper_test.py:79:[INFO]: run case "priority"
[2021-09-28 17:32:08,653]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:32:08,653]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:32:08,781]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34353152 bytes

[2021-09-28 17:32:08,783]mapper_test.py:156:[INFO]: area: 206 level: 29
[2021-09-28 17:32:08,784]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:32:10,541]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
	current map manager:
		current min nodes:560
		current min depth:58
	current map manager:
		current min nodes:560
		current min depth:55
	current map manager:
		current min nodes:560
		current min depth:39
	current map manager:
		current min nodes:560
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :258
score:100
	Report mapping result:
		klut_size()     :389
		klut.num_gates():259
		max delay       :14
		max area        :258
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :193
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 14131200 bytes

[2021-09-28 17:32:10,541]mapper_test.py:220:[INFO]: area: 259 level: 14
[2021-10-09 10:43:38,504]mapper_test.py:79:[INFO]: run case "priority"
[2021-10-09 10:43:38,505]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:43:38,505]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:43:38,625]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34455552 bytes

[2021-10-09 10:43:38,628]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-10-09 10:43:38,628]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:43:38,736]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
	current map manager:
		current min nodes:560
		current min depth:58
	current map manager:
		current min nodes:560
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :247
score:100
	Report mapping result:
		klut_size()     :378
		klut.num_gates():248
		max delay       :11
		max area        :247
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :198
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 8601600 bytes

[2021-10-09 10:43:38,737]mapper_test.py:224:[INFO]: area: 248 level: 11
[2021-10-09 11:26:10,235]mapper_test.py:79:[INFO]: run case "priority"
[2021-10-09 11:26:10,236]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:26:10,236]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:26:10,358]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34304000 bytes

[2021-10-09 11:26:10,360]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-10-09 11:26:10,361]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:26:10,464]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
	current map manager:
		current min nodes:560
		current min depth:58
	current map manager:
		current min nodes:560
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :247
score:100
	Report mapping result:
		klut_size()     :378
		klut.num_gates():248
		max delay       :11
		max area        :247
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :198
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 8404992 bytes

[2021-10-09 11:26:10,465]mapper_test.py:224:[INFO]: area: 248 level: 11
[2021-10-09 16:34:16,717]mapper_test.py:79:[INFO]: run case "priority"
[2021-10-09 16:34:16,717]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:34:16,717]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:34:16,893]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34246656 bytes

[2021-10-09 16:34:16,896]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-10-09 16:34:16,896]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:34:17,769]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
	current map manager:
		current min nodes:560
		current min depth:85
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
	Report mapping result:
		klut_size()     :357
		klut.num_gates():227
		max delay       :29
		max area        :226
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :146
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 11776000 bytes

[2021-10-09 16:34:17,770]mapper_test.py:224:[INFO]: area: 227 level: 29
[2021-10-09 16:51:19,900]mapper_test.py:79:[INFO]: run case "priority"
[2021-10-09 16:51:19,900]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:51:19,900]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:51:20,022]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34197504 bytes

[2021-10-09 16:51:20,025]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-10-09 16:51:20,025]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:51:20,936]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
	current map manager:
		current min nodes:560
		current min depth:85
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
	Report mapping result:
		klut_size()     :357
		klut.num_gates():227
		max delay       :29
		max area        :226
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :146
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 11862016 bytes

[2021-10-09 16:51:20,937]mapper_test.py:224:[INFO]: area: 227 level: 29
[2021-10-12 11:03:37,349]mapper_test.py:79:[INFO]: run case "priority"
[2021-10-12 11:03:37,349]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:03:37,350]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:03:37,478]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34234368 bytes

[2021-10-12 11:03:37,481]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-10-12 11:03:37,481]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:03:39,300]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
	current map manager:
		current min nodes:560
		current min depth:58
	current map manager:
		current min nodes:560
		current min depth:55
	current map manager:
		current min nodes:560
		current min depth:38
	current map manager:
		current min nodes:560
		current min depth:38
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :265
score:100
	Report mapping result:
		klut_size()     :396
		klut.num_gates():266
		max delay       :14
		max area        :265
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :63
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :193
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 12210176 bytes

[2021-10-12 11:03:39,300]mapper_test.py:224:[INFO]: area: 266 level: 14
[2021-10-12 11:20:29,984]mapper_test.py:79:[INFO]: run case "priority"
[2021-10-12 11:20:29,985]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:20:29,985]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:20:30,113]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34041856 bytes

[2021-10-12 11:20:30,116]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-10-12 11:20:30,116]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:20:30,229]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
	current map manager:
		current min nodes:560
		current min depth:58
	current map manager:
		current min nodes:560
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :247
score:100
	Report mapping result:
		klut_size()     :378
		klut.num_gates():248
		max delay       :11
		max area        :247
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :198
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 8396800 bytes

[2021-10-12 11:20:30,229]mapper_test.py:224:[INFO]: area: 248 level: 11
[2021-10-12 13:39:06,771]mapper_test.py:79:[INFO]: run case "priority"
[2021-10-12 13:39:06,771]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:39:06,771]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:39:06,952]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34213888 bytes

[2021-10-12 13:39:06,954]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-10-12 13:39:06,955]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:39:08,773]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
	current map manager:
		current min nodes:560
		current min depth:58
	current map manager:
		current min nodes:560
		current min depth:55
	current map manager:
		current min nodes:560
		current min depth:38
	current map manager:
		current min nodes:560
		current min depth:38
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :265
score:100
	Report mapping result:
		klut_size()     :396
		klut.num_gates():266
		max delay       :14
		max area        :265
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :63
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :193
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 12349440 bytes

[2021-10-12 13:39:08,774]mapper_test.py:224:[INFO]: area: 266 level: 14
[2021-10-12 15:09:44,742]mapper_test.py:79:[INFO]: run case "priority"
[2021-10-12 15:09:44,743]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:09:44,743]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:09:44,868]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34623488 bytes

[2021-10-12 15:09:44,871]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-10-12 15:09:44,871]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:09:46,694]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
	current map manager:
		current min nodes:560
		current min depth:58
	current map manager:
		current min nodes:560
		current min depth:55
	current map manager:
		current min nodes:560
		current min depth:38
	current map manager:
		current min nodes:560
		current min depth:38
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :265
score:100
	Report mapping result:
		klut_size()     :396
		klut.num_gates():266
		max delay       :14
		max area        :265
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :63
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :193
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 11923456 bytes

[2021-10-12 15:09:46,694]mapper_test.py:224:[INFO]: area: 266 level: 14
[2021-10-12 18:54:46,681]mapper_test.py:79:[INFO]: run case "priority"
[2021-10-12 18:54:46,681]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:54:46,681]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:54:46,859]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34418688 bytes

[2021-10-12 18:54:46,861]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-10-12 18:54:46,862]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:54:48,667]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
	current map manager:
		current min nodes:560
		current min depth:58
	current map manager:
		current min nodes:560
		current min depth:55
	current map manager:
		current min nodes:560
		current min depth:39
	current map manager:
		current min nodes:560
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :270
score:100
	Report mapping result:
		klut_size()     :401
		klut.num_gates():271
		max delay       :14
		max area        :270
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :68
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :190
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 12144640 bytes

[2021-10-12 18:54:48,668]mapper_test.py:224:[INFO]: area: 271 level: 14
[2021-10-18 11:48:17,884]mapper_test.py:79:[INFO]: run case "priority"
[2021-10-18 11:48:17,885]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:48:17,885]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:48:18,064]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34217984 bytes

[2021-10-18 11:48:18,067]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-10-18 11:48:18,067]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:48:19,864]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
	current map manager:
		current min nodes:560
		current min depth:58
	current map manager:
		current min nodes:560
		current min depth:55
	current map manager:
		current min nodes:560
		current min depth:39
	current map manager:
		current min nodes:560
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :270
score:100
	Report mapping result:
		klut_size()     :401
		klut.num_gates():271
		max delay       :14
		max area        :270
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :68
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :190
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 12185600 bytes

[2021-10-18 11:48:19,865]mapper_test.py:224:[INFO]: area: 271 level: 14
[2021-10-18 12:04:42,794]mapper_test.py:79:[INFO]: run case "priority"
[2021-10-18 12:04:42,794]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:42,795]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:42,928]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34258944 bytes

[2021-10-18 12:04:42,930]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-10-18 12:04:42,931]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:42,969]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
	Report mapping result:
		klut_size()     :357
		klut.num_gates():227
		max delay       :29
		max area        :226
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :146
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 6737920 bytes

[2021-10-18 12:04:42,970]mapper_test.py:224:[INFO]: area: 227 level: 29
[2021-10-19 14:12:38,622]mapper_test.py:79:[INFO]: run case "priority"
[2021-10-19 14:12:38,622]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:38,622]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:38,799]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34340864 bytes

[2021-10-19 14:12:38,801]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-10-19 14:12:38,801]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:38,844]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
	Report mapping result:
		klut_size()     :357
		klut.num_gates():227
		max delay       :29
		max area        :226
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :146
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 6938624 bytes

[2021-10-19 14:12:38,845]mapper_test.py:224:[INFO]: area: 227 level: 29
[2021-10-22 13:35:36,540]mapper_test.py:79:[INFO]: run case "priority"
[2021-10-22 13:35:36,540]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:35:36,540]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:35:36,664]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34217984 bytes

[2021-10-22 13:35:36,667]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-10-22 13:35:36,667]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:35:36,787]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
	Report mapping result:
		klut_size()     :357
		klut.num_gates():227
		max delay       :29
		max area        :226
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :146
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 9736192 bytes

[2021-10-22 13:35:36,788]mapper_test.py:224:[INFO]: area: 227 level: 29
[2021-10-22 13:56:29,364]mapper_test.py:79:[INFO]: run case "priority"
[2021-10-22 13:56:29,364]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:56:29,365]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:56:29,489]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34336768 bytes

[2021-10-22 13:56:29,492]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-10-22 13:56:29,492]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:56:29,612]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
	Report mapping result:
		klut_size()     :357
		klut.num_gates():227
		max delay       :29
		max area        :226
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :146
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 9809920 bytes

[2021-10-22 13:56:29,613]mapper_test.py:224:[INFO]: area: 227 level: 29
[2021-10-22 14:02:59,656]mapper_test.py:79:[INFO]: run case "priority"
[2021-10-22 14:02:59,656]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:59,656]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:59,785]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34189312 bytes

[2021-10-22 14:02:59,788]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-10-22 14:02:59,788]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:59,826]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
	Report mapping result:
		klut_size()     :357
		klut.num_gates():227
		max delay       :29
		max area        :226
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :146
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 6696960 bytes

[2021-10-22 14:02:59,827]mapper_test.py:224:[INFO]: area: 227 level: 29
[2021-10-22 14:06:20,910]mapper_test.py:79:[INFO]: run case "priority"
[2021-10-22 14:06:20,910]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:20,910]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:21,041]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34226176 bytes

[2021-10-22 14:06:21,043]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-10-22 14:06:21,043]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:21,087]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
	Report mapping result:
		klut_size()     :357
		klut.num_gates():227
		max delay       :29
		max area        :226
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :146
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 6877184 bytes

[2021-10-22 14:06:21,088]mapper_test.py:224:[INFO]: area: 227 level: 29
[2021-10-23 13:37:39,699]mapper_test.py:79:[INFO]: run case "priority"
[2021-10-23 13:37:39,699]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:37:39,699]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:37:39,826]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 33980416 bytes

[2021-10-23 13:37:39,829]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-10-23 13:37:39,829]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:37:41,615]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
	current map manager:
		current min nodes:560
		current min depth:58
	current map manager:
		current min nodes:560
		current min depth:55
	current map manager:
		current min nodes:560
		current min depth:39
	current map manager:
		current min nodes:560
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:20
area :281
score:100
	Report mapping result:
		klut_size()     :412
		klut.num_gates():282
		max delay       :20
		max area        :281
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :103
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 12226560 bytes

[2021-10-23 13:37:41,616]mapper_test.py:224:[INFO]: area: 282 level: 20
[2021-10-24 17:49:22,573]mapper_test.py:79:[INFO]: run case "priority"
[2021-10-24 17:49:22,573]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:49:22,573]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:49:22,744]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34250752 bytes

[2021-10-24 17:49:22,747]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-10-24 17:49:22,748]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:49:24,528]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
	current map manager:
		current min nodes:560
		current min depth:58
	current map manager:
		current min nodes:560
		current min depth:55
	current map manager:
		current min nodes:560
		current min depth:39
	current map manager:
		current min nodes:560
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:20
area :281
score:100
	Report mapping result:
		klut_size()     :412
		klut.num_gates():282
		max delay       :20
		max area        :281
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :103
		LUT fanins:3	 numbers :15
		LUT fanins:4	 numbers :164
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 12320768 bytes

[2021-10-24 17:49:24,529]mapper_test.py:224:[INFO]: area: 282 level: 20
[2021-10-24 18:09:48,112]mapper_test.py:79:[INFO]: run case "priority"
[2021-10-24 18:09:48,112]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:09:48,113]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:09:48,239]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34295808 bytes

[2021-10-24 18:09:48,242]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-10-24 18:09:48,242]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:09:50,009]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
	current map manager:
		current min nodes:560
		current min depth:58
	current map manager:
		current min nodes:560
		current min depth:55
	current map manager:
		current min nodes:560
		current min depth:39
	current map manager:
		current min nodes:560
		current min depth:39
process set_nodes_refs()
process derive_final_mapping()
delay:29
area :226
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :270
score:100
	Report mapping result:
		klut_size()     :401
		klut.num_gates():271
		max delay       :14
		max area        :270
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :68
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :190
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 12148736 bytes

[2021-10-24 18:09:50,010]mapper_test.py:224:[INFO]: area: 271 level: 14
[2021-10-26 10:26:14,787]mapper_test.py:79:[INFO]: run case "priority"
[2021-10-26 10:26:14,787]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:26:14,787]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:26:14,972]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34463744 bytes

[2021-10-26 10:26:14,975]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-10-26 10:26:14,975]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:26:15,027]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	current map manager:
		current min nodes:560
		current min depth:85
	Report mapping result:
		klut_size()     :358
		klut.num_gates():228
		max delay       :29
		max area        :226
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :116
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 6627328 bytes

[2021-10-26 10:26:15,028]mapper_test.py:224:[INFO]: area: 228 level: 29
[2021-10-26 11:07:48,843]mapper_test.py:79:[INFO]: run case "priority"
[2021-10-26 11:07:48,843]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:07:48,844]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:07:48,969]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34082816 bytes

[2021-10-26 11:07:48,972]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-10-26 11:07:48,972]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:07:50,775]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	Report mapping result:
		klut_size()     :431
		klut.num_gates():301
		max delay       :14
		max area        :270
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :83
		LUT fanins:3	 numbers :82
		LUT fanins:4	 numbers :136
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 12111872 bytes

[2021-10-26 11:07:50,776]mapper_test.py:224:[INFO]: area: 301 level: 14
[2021-10-26 11:28:21,076]mapper_test.py:79:[INFO]: run case "priority"
[2021-10-26 11:28:21,077]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:28:21,077]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:28:21,256]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34029568 bytes

[2021-10-26 11:28:21,259]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-10-26 11:28:21,259]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:28:23,044]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	Report mapping result:
		klut_size()     :406
		klut.num_gates():276
		max delay       :20
		max area        :281
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :73
		LUT fanins:3	 numbers :73
		LUT fanins:4	 numbers :130
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 12025856 bytes

[2021-10-26 11:28:23,045]mapper_test.py:224:[INFO]: area: 276 level: 20
[2021-10-26 12:26:24,325]mapper_test.py:79:[INFO]: run case "priority"
[2021-10-26 12:26:24,326]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:26:24,326]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:26:24,453]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34156544 bytes

[2021-10-26 12:26:24,456]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-10-26 12:26:24,456]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:26:26,233]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	Report mapping result:
		klut_size()     :401
		klut.num_gates():271
		max delay       :14
		max area        :270
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :68
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :190
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 11997184 bytes

[2021-10-26 12:26:26,234]mapper_test.py:224:[INFO]: area: 271 level: 14
[2021-10-26 14:13:40,542]mapper_test.py:79:[INFO]: run case "priority"
[2021-10-26 14:13:40,542]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:40,542]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:40,673]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34353152 bytes

[2021-10-26 14:13:40,675]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-10-26 14:13:40,676]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:40,724]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	Report mapping result:
		klut_size()     :358
		klut.num_gates():228
		max delay       :29
		max area        :226
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :116
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 6578176 bytes

[2021-10-26 14:13:40,725]mapper_test.py:224:[INFO]: area: 228 level: 29
[2021-10-29 16:10:45,681]mapper_test.py:79:[INFO]: run case "priority"
[2021-10-29 16:10:45,682]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:45,682]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:45,811]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34217984 bytes

[2021-10-29 16:10:45,814]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-10-29 16:10:45,814]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:45,854]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	Report mapping result:
		klut_size()     :410
		klut.num_gates():280
		max delay       :30
		max area        :279
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :66
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :146
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
Peak memory: 6541312 bytes

[2021-10-29 16:10:45,855]mapper_test.py:224:[INFO]: area: 280 level: 30
[2021-11-03 09:52:48,414]mapper_test.py:79:[INFO]: run case "priority"
[2021-11-03 09:52:48,414]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:48,414]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:48,540]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34050048 bytes

[2021-11-03 09:52:48,542]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-11-03 09:52:48,542]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:48,607]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	Report mapping result:
		klut_size()     :410
		klut.num_gates():280
		max delay       :29
		max area        :226
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :66
		LUT fanins:3	 numbers :68
		LUT fanins:4	 numbers :146
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig_output.v
	Peak memory: 7831552 bytes

[2021-11-03 09:52:48,607]mapper_test.py:226:[INFO]: area: 280 level: 29
[2021-11-03 10:04:59,968]mapper_test.py:79:[INFO]: run case "priority"
[2021-11-03 10:04:59,969]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:59,969]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:05:00,101]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34516992 bytes

[2021-11-03 10:05:00,103]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-11-03 10:05:00,104]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:05:00,174]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	Report mapping result:
		klut_size()     :431
		klut.num_gates():301
		max delay       :29
		max area        :226
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :67
		LUT fanins:3	 numbers :39
		LUT fanins:4	 numbers :195
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig_output.v
	Peak memory: 7819264 bytes

[2021-11-03 10:05:00,174]mapper_test.py:226:[INFO]: area: 301 level: 29
[2021-11-03 13:45:00,106]mapper_test.py:79:[INFO]: run case "priority"
[2021-11-03 13:45:00,106]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:45:00,106]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:45:00,238]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34193408 bytes

[2021-11-03 13:45:00,240]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-11-03 13:45:00,241]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:45:00,306]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	Report mapping result:
		klut_size()     :431
		klut.num_gates():301
		max delay       :29
		max area        :226
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :67
		LUT fanins:3	 numbers :39
		LUT fanins:4	 numbers :195
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig_output.v
	Peak memory: 8179712 bytes

[2021-11-03 13:45:00,306]mapper_test.py:226:[INFO]: area: 301 level: 29
[2021-11-03 13:51:15,123]mapper_test.py:79:[INFO]: run case "priority"
[2021-11-03 13:51:15,124]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:51:15,124]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:51:15,299]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34168832 bytes

[2021-11-03 13:51:15,302]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-11-03 13:51:15,303]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:51:15,376]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	Report mapping result:
		klut_size()     :431
		klut.num_gates():301
		max delay       :29
		max area        :226
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :67
		LUT fanins:3	 numbers :39
		LUT fanins:4	 numbers :195
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig_output.v
	Peak memory: 7720960 bytes

[2021-11-03 13:51:15,376]mapper_test.py:226:[INFO]: area: 301 level: 29
[2021-11-04 15:58:13,890]mapper_test.py:79:[INFO]: run case "priority"
[2021-11-04 15:58:13,891]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:58:13,891]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:58:14,070]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34193408 bytes

[2021-11-04 15:58:14,072]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-11-04 15:58:14,073]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:58:14,179]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
	Report mapping result:
		klut_size()     :359
		klut.num_gates():229
		max delay       :29
		max area        :226
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :134
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig_output.v
	Peak memory: 7741440 bytes

[2021-11-04 15:58:14,180]mapper_test.py:226:[INFO]: area: 229 level: 29
[2021-11-16 12:28:52,247]mapper_test.py:79:[INFO]: run case "priority"
[2021-11-16 12:28:52,247]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:52,248]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:52,429]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34299904 bytes

[2021-11-16 12:28:52,432]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-11-16 12:28:52,432]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:52,483]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
Mapping time: 0.012277 secs
	Report mapping result:
		klut_size()     :359
		klut.num_gates():229
		max delay       :29
		max area        :226
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :134
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
	Peak memory: 6811648 bytes

[2021-11-16 12:28:52,484]mapper_test.py:228:[INFO]: area: 229 level: 29
[2021-11-16 14:17:49,997]mapper_test.py:79:[INFO]: run case "priority"
[2021-11-16 14:17:49,997]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:49,997]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:50,122]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34119680 bytes

[2021-11-16 14:17:50,125]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-11-16 14:17:50,125]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:50,167]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
Mapping time: 0.011668 secs
	Report mapping result:
		klut_size()     :359
		klut.num_gates():229
		max delay       :29
		max area        :226
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :134
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
	Peak memory: 6701056 bytes

[2021-11-16 14:17:50,167]mapper_test.py:228:[INFO]: area: 229 level: 29
[2021-11-16 14:24:11,823]mapper_test.py:79:[INFO]: run case "priority"
[2021-11-16 14:24:11,823]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:24:11,823]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:24:11,949]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34017280 bytes

[2021-11-16 14:24:11,952]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-11-16 14:24:11,952]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:24:11,995]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
Mapping time: 0.011632 secs
	Report mapping result:
		klut_size()     :359
		klut.num_gates():229
		max delay       :29
		max area        :226
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :134
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
	Peak memory: 6627328 bytes

[2021-11-16 14:24:11,996]mapper_test.py:228:[INFO]: area: 229 level: 29
[2021-11-17 16:36:49,203]mapper_test.py:79:[INFO]: run case "priority"
[2021-11-17 16:36:49,204]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:49,204]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:49,333]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34263040 bytes

[2021-11-17 16:36:49,336]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-11-17 16:36:49,336]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:49,379]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
Mapping time: 0.01171 secs
	Report mapping result:
		klut_size()     :357
		klut.num_gates():227
		max delay       :29
		max area        :226
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :146
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
	Peak memory: 6819840 bytes

[2021-11-17 16:36:49,380]mapper_test.py:228:[INFO]: area: 227 level: 29
[2021-11-18 10:19:28,709]mapper_test.py:79:[INFO]: run case "priority"
[2021-11-18 10:19:28,710]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:28,710]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:28,837]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34410496 bytes

[2021-11-18 10:19:28,840]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-11-18 10:19:28,841]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:28,891]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
Mapping time: 0.01979 secs
	Report mapping result:
		klut_size()     :357
		klut.num_gates():227
		max delay       :29
		max area        :227
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :146
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
	Peak memory: 7888896 bytes

[2021-11-18 10:19:28,891]mapper_test.py:228:[INFO]: area: 227 level: 29
[2021-11-23 16:12:19,419]mapper_test.py:79:[INFO]: run case "priority"
[2021-11-23 16:12:19,420]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:19,420]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:19,547]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34021376 bytes

[2021-11-23 16:12:19,550]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-11-23 16:12:19,550]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:19,603]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
Mapping time: 0.020827 secs
	Report mapping result:
		klut_size()     :355
		klut.num_gates():225
		max delay       :29
		max area        :225
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :63
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :127
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
	Peak memory: 7405568 bytes

[2021-11-23 16:12:19,604]mapper_test.py:228:[INFO]: area: 225 level: 29
[2021-11-23 16:43:17,986]mapper_test.py:79:[INFO]: run case "priority"
[2021-11-23 16:43:17,986]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:17,986]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:18,115]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34537472 bytes

[2021-11-23 16:43:18,117]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-11-23 16:43:18,118]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:18,178]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
Mapping time: 0.022234 secs
	Report mapping result:
		klut_size()     :355
		klut.num_gates():225
		max delay       :29
		max area        :225
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :63
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :127
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
	Peak memory: 7442432 bytes

[2021-11-23 16:43:18,179]mapper_test.py:228:[INFO]: area: 225 level: 29
[2021-11-24 11:39:24,800]mapper_test.py:79:[INFO]: run case "priority"
[2021-11-24 11:39:24,800]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:24,801]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:24,931]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34131968 bytes

[2021-11-24 11:39:24,934]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-11-24 11:39:24,934]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:24,973]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
Mapping time: 0.00045 secs
	Report mapping result:
		klut_size()     :357
		klut.num_gates():227
		max delay       :29
		max area        :226
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :146
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
	Peak memory: 6832128 bytes

[2021-11-24 11:39:24,974]mapper_test.py:228:[INFO]: area: 227 level: 29
[2021-11-24 12:02:38,628]mapper_test.py:79:[INFO]: run case "priority"
[2021-11-24 12:02:38,628]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:38,628]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:38,755]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34295808 bytes

[2021-11-24 12:02:38,758]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-11-24 12:02:38,758]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:38,797]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
Mapping time: 0.00045 secs
	Report mapping result:
		klut_size()     :357
		klut.num_gates():227
		max delay       :29
		max area        :226
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :146
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
	Peak memory: 6742016 bytes

[2021-11-24 12:02:38,798]mapper_test.py:228:[INFO]: area: 227 level: 29
[2021-11-24 12:06:28,778]mapper_test.py:79:[INFO]: run case "priority"
[2021-11-24 12:06:28,778]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:28,778]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:28,909]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 33972224 bytes

[2021-11-24 12:06:28,912]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-11-24 12:06:28,912]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:28,956]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
Mapping time: 0.011763 secs
	Report mapping result:
		klut_size()     :357
		klut.num_gates():227
		max delay       :29
		max area        :226
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :146
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
	Peak memory: 6709248 bytes

[2021-11-24 12:06:28,956]mapper_test.py:228:[INFO]: area: 227 level: 29
[2021-11-24 12:12:01,461]mapper_test.py:79:[INFO]: run case "priority"
[2021-11-24 12:12:01,461]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:12:01,461]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:12:01,602]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34181120 bytes

[2021-11-24 12:12:01,605]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-11-24 12:12:01,606]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:12:01,647]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00343 secs
	Report mapping result:
		klut_size()     :334
		klut.num_gates():204
		max delay       :49
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :45
		LUT fanins:4	 numbers :129
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
	Peak memory: 7077888 bytes

[2021-11-24 12:12:01,648]mapper_test.py:228:[INFO]: area: 204 level: 49
[2021-11-24 12:58:26,876]mapper_test.py:79:[INFO]: run case "priority"
[2021-11-24 12:58:26,876]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:26,877]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:27,050]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34086912 bytes

[2021-11-24 12:58:27,053]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-11-24 12:58:27,053]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:27,101]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
Mapping time: 0.011705 secs
	Report mapping result:
		klut_size()     :357
		klut.num_gates():227
		max delay       :29
		max area        :226
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :77
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :146
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
	Peak memory: 6832128 bytes

[2021-11-24 12:58:27,102]mapper_test.py:228:[INFO]: area: 227 level: 29
[2021-11-24 13:14:47,936]mapper_test.py:79:[INFO]: run case "priority"
[2021-11-24 13:14:47,937]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:14:47,937]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:14:48,061]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34123776 bytes

[2021-11-24 13:14:48,064]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-11-24 13:14:48,064]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:14:49,934]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
Mapping time: 0.011634 secs
Mapping time: 0.014986 secs
	Report mapping result:
		klut_size()     :401
		klut.num_gates():271
		max delay       :14
		max area        :270
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :68
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :190
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
	Peak memory: 11857920 bytes

[2021-11-24 13:14:49,935]mapper_test.py:228:[INFO]: area: 271 level: 14
[2021-11-24 13:37:30,355]mapper_test.py:79:[INFO]: run case "priority"
[2021-11-24 13:37:30,355]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:37:30,355]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:37:30,482]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     431.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.03 MB.
P:  Del =   29.00.  Ar =     226.0.  Edge =      746.  Cut =     1897.  T =     0.00 sec
P:  Del =   29.00.  Ar =     222.0.  Edge =      736.  Cut =     1894.  T =     0.00 sec
P:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      704.  Cut =     1897.  T =     0.00 sec
F:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      706.  Cut =     1703.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
A:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
E:  Del =   29.00.  Ar =     206.0.  Edge =      666.  Cut =     1698.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       93     45.15 %
Or           =        0      0.00 %
Other        =      113     54.85 %
TOTAL        =      206    100.00 %
Level =    6.  COs =    3.    37.5 %
Level =    7.  COs =    1.    50.0 %
Level =    9.  COs =    1.    62.5 %
Level =   10.  COs =    1.    75.0 %
Level =   29.  COs =    2.   100.0 %
Peak memory: 34238464 bytes

[2021-11-24 13:37:30,485]mapper_test.py:160:[INFO]: area: 206 level: 29
[2021-11-24 13:37:30,485]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:37:32,253]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.opt.aig
Mapping time: 0.000431 secs
Mapping time: 0.000515 secs
	Report mapping result:
		klut_size()     :401
		klut.num_gates():271
		max delay       :14
		max area        :270
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :68
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :190
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/priority/priority.ifpga.v
	Peak memory: 11980800 bytes

[2021-11-24 13:37:32,253]mapper_test.py:228:[INFO]: area: 271 level: 14
