{
  "add": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = reg_file[rs1] + reg_file[rs2];"
  },
  "addi": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm12_ext = {{20{imm12[11]}}, imm12};\n\t\t\t\treg_file[rd] = reg_file[rs1] + imm12_ext;"
  },
  "and": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = reg_file[rs1] & reg_file[rs2];"
  },
  "andi": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm12_ext = {{20{imm12[11]}}, imm12};\n\t\t\t\treg_file[rd] = reg_file[rs1] & imm12_ext;"
  },
  "auipc": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = pc + (imm20 << 12);"
  },
  "beq": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timmsb = {bimm12hi[6], bimm12lo[0], bimm12hi[5:0], bimm12lo[4:1], 1'b0};\n\t\t\t\timmsb_ext = {{19{immsb[12]}}, immsb};\n\t\t\t\tif (reg_file[rs1] == reg_file[rs2]) begin\n\t\t\t\t\tpc = pc + immsb_ext;\n\t\t\t\t\tincr = 0;\n\t\t\t\tend"
  },
  "bge": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timmsb = {bimm12hi[6], bimm12lo[0], bimm12hi[5:0], bimm12lo[4:1], 1'b0};\n\t\t\t\timmsb_ext = {{19{immsb[12]}}, immsb};\n\t\t\t\tif ($signed(reg_file[rs1]) >= $signed(reg_file[rs2])) begin\n\t\t\t\t\tpc = pc + immsb_ext;\n\t\t\t\t\tincr = 0;\n\t\t\t\tend"
  },
  "bgeu": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timmsb = {bimm12hi[6], bimm12lo[0], bimm12hi[5:0], bimm12lo[4:1], 1'b0};\n\t\t\t\timmsb_ext = {{19{immsb[12]}}, immsb};\n\t\t\t\tif (reg_file[rs1] >= reg_file[rs2]) begin\n\t\t\t\t\tpc = pc + immsb_ext;\n\t\t\t\t\tincr = 0;\n\t\t\t\tend"
  },
  "blt": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timmsb = {bimm12hi[6], bimm12lo[0], bimm12hi[5:0], bimm12lo[4:1], 1'b0};\n\t\t\t\timmsb_ext = {{19{immsb[12]}}, immsb};\n\t\t\t\tif ($signed(reg_file[rs1]) < $signed(reg_file[rs2])) begin\n\t\t\t\t\tpc = pc + immsb_ext;\n\t\t\t\t\tincr = 0;\n\t\t\t\tend"
  },
  "bltu": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timmsb = {bimm12hi[6], bimm12lo[0], bimm12hi[5:0], bimm12lo[4:1], 1'b0};\n\t\t\t\timmsb_ext = {{19{immsb[12]}}, immsb};\n\t\t\t\tif (reg_file[rs1] < reg_file[rs2]) begin\n\t\t\t\t\tpc = pc + immsb_ext;\n\t\t\t\t\tincr = 0;\n\t\t\t\tend"
  },
  "bne": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timmsb = {bimm12hi[6], bimm12lo[0], bimm12hi[5:0], bimm12lo[4:1], 1'b0};\n\t\t\t\timmsb_ext = {{19{immsb[12]}}, immsb};\n\t\t\t\tif (reg_file[rs1] != reg_file[rs2]) begin\n\t\t\t\t\tpc = pc + immsb_ext;\n\t\t\t\t\tincr = 0;\n\t\t\t\tend"
  },
  "c_add": {
    "impl": "reg_rs1_prev = reg_file[rd_rs1_n0];\n\t\t\t\treg_rs2_prev = reg_file[c_rs2_n0];\n\t\t\t\tinstr = instr & 32'h0000FFFF;\n\t\t\t\treg_file[rd_rs1_n0] = reg_file[rd_rs1_n0] + reg_file[c_rs2_n0];\n\t\t\t\trd = rd_rs1_n0;\n\t\t\t\trs1 = rd_rs1_n0;\n\t\t\t\trs2 = c_rs2_n0;\n\t\t\t\tincr = 2;"
  },
  "c_addi": {
      "impl": "reg_rs1_prev = reg_file[rd_rs1_n0];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tinstr = instr & 32'h0000FFFF;\n\t\t\t\tc_imm_ext = {{26{c_nzimm6hi}}, c_nzimm6hi, c_nzimm6lo};\n\t\t\t\treg_file[rd_rs1_n0] = reg_file[rd_rs1_n0] + c_imm_ext;\n\t\t\t\trd = rd_rs1_n0;\n\t\t\t\trs1 = rd_rs1_n0;\n\t\t\t\tincr = 2;"
  },
  "c_addi16sp": {
      "impl": "rs1 = 2;\n\t\t\t\treg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tinstr = instr & 32'h0000FFFF;\n\t\t\t\tc_imm_ext = {{22{c_nzimm10hi}}, c_nzimm10hi, c_nzimm10lo[2:1], c_nzimm10lo[3], c_nzimm10lo[0], c_nzimm10lo[4], 4'b0000};\n\t\t\t\treg_file[2] = reg_file[2] + c_imm_ext;\n\t\t\t\trd = 2;\n\t\t\t\tincr = 2;"
  },
  "c_addi4spn": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tinstr = instr & 32'h0000FFFF;\n\t\t\t\tc_imm_ext = {22'b0, c_nzuimm10[5:2], c_nzuimm10[7:6], c_nzuimm10[0], c_nzuimm10[1], 2'b00};\n\t\t\t\treg_file[rd_p+8] = reg_file[2] + c_imm_ext;\n\t\t\t\trs1 = 2;\n\t\t\t\trd = rd_p + 8;\n\t\t\t\tincr = 2;"
  },
  "c_and": {
      "impl": "reg_rs1_prev = reg_file[rd_rs1_p+8];\n\t\t\t\treg_rs2_prev = reg_file[rs2_p+8];\n\t\t\t\tinstr = instr & 32'h0000FFFF;\n\t\t\t\treg_file[rd_rs1_p+8] = reg_file[rd_rs1_p+8] & reg_file[rs2_p+8];\n\t\t\t\trs1 = rd_rs1_p + 8;\n\t\t\t\trs2 = rs2_p + 8;\n\t\t\t\trd = rd_rs1_p + 8;\n\t\t\t\tincr = 2;"
  },
  "c_andi": {
      "impl": "reg_rs1_prev = reg_file[rd_rs1_p+8];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tinstr = instr & 32'h0000FFFF;\n\t\t\t\tc_imm_ext = {{26{c_imm6hi}}, c_imm6hi, c_imm6lo};\n\t\t\t\treg_file[rd_rs1_p+8] = reg_file[rd_rs1_p+8] & c_imm_ext;\n\t\t\t\trs1 = rd_rs1_p + 8;\n\t\t\t\trd = rd_rs1_p + 8;\n\t\t\t\tincr = 2;"
  },
  "c_beqz": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tinstr = instr & 32'h0000FFFF;\n\t\t\t\tc_imm_ext = {{23{c_bimm9hi[2]}}, c_bimm9hi[2], c_bimm9lo[4:3], c_bimm9lo[0], c_bimm9hi[1:0], c_bimm9lo[2:1], 1'b0};\n\t\t\t\trs1 = rs1_p + 8;\n\t\t\t\tif (reg_file[rs1_p+8] == 0) begin\n\t\t\t\t\tpc = pc + c_imm_ext;\n\t\t\t\t\tincr = 0;\n\t\t\t\tend else begin\n\t\t\t\t\tincr = 2;\n\t\t\t\tend"
  },
  "c_bnez": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tinstr = instr & 32'h0000FFFF;\n\t\t\t\tc_imm_ext = {{23{c_bimm9hi[2]}}, c_bimm9hi[2], c_bimm9lo[4:3], c_bimm9lo[0], c_bimm9hi[1:0], c_bimm9lo[2:1], 1'b0};\n\t\t\t\trs1 = rs1_p + 8;\n\t\t\t\tif (reg_file[rs1_p+8] != 0) begin\n\t\t\t\t\tpc = pc + c_imm_ext;\n\t\t\t\t\tincr = 0;\n\t\t\t\tend else begin\n\t\t\t\t\tincr = 2;\n\t\t\t\tend"
  },
  "c_ebreak": {
      "impl": "// c_ebreak\n\t\t\t\tinstr = instr & 32'h0000FFFF;\n\t\t\t\tincr = 2;"
  },
  "c_j": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tinstr = instr & 32'h0000FFFF;\n\t\t\t\tc_imm_ext = {{20{c_imm12[10]}}, c_imm12[10], c_imm12[6], c_imm12[8:7], c_imm12[4], c_imm12[5], c_imm12[0], c_imm12[9], c_imm12[3:1], 1'b0};\n\t\t\t\tpc = pc + c_imm_ext;\n\t\t\t\tincr = 0;"
  },
  "c_jal": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tinstr = instr & 32'h0000FFFF;\n\t\t\t\tc_imm_ext = {{20{c_imm12[10]}}, c_imm12[10], c_imm12[6], c_imm12[8:7], c_imm12[4], c_imm12[5], c_imm12[0], c_imm12[9], c_imm12[3:1], 1'b0};\n\t\t\t\treg_file[1] = pc + 2;\n\t\t\t\tpc = pc + c_imm_ext;\n\t\t\t\trd = 1;\n\t\t\t\tincr = 0;"
  },
  "c_jalr": {
      "impl": "reg_rs1_prev = reg_file[c_rs1_n0];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tinstr = instr & 32'h0000FFFF;\n\t\t\t\tpc = (reg_file[c_rs1_n0]) & ~1;\n\t\t\t\treg_file[1] = pc_before + 2;\n\t\t\t\trs1 = c_rs1_n0;\n\t\t\t\trd = 1;\n\t\t\t\tincr = 0;"
  },
  "c_jr": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tinstr = instr & 32'h0000FFFF;\n\t\t\t\tpc = (reg_file[rs1_n0]) & ~1;\n\t\t\t\trs1 = rs1_n0;\n\t\t\t\tincr = 0;"
  },
  "c_li": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tinstr = instr & 32'h0000FFFF;\n\t\t\t\tc_imm_ext = {{26{c_imm6hi}}, c_imm6hi, c_imm6lo};\n\t\t\t\treg_file[rd_n0] = c_imm_ext;\n\t\t\t\trd = rd_n0;\n\t\t\t\tincr = 2;"
  },
  "c_lui": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tinstr = instr & 32'h0000FFFF;\n\t\t\t\tc_imm_ext = {{14{c_nzimm18hi}}, c_nzimm18hi, c_nzimm18lo, 12'b0};\n\t\t\t\treg_file[rd_n2] = c_imm_ext;\n\t\t\t\trd = rd_n2;\n\t\t\t\tincr = 2;"
  },
  "c_lw": {
      "impl": "reg_rs1_prev = reg_file[rs1_p+8];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tinstr = instr & 32'h0000FFFF;\n\t\t\t\taddr = reg_file[rs1_p+8] + {c_uimm7lo[0], c_uimm7hi, c_uimm7lo[1], 2'b00};\n\t\t\t\treg_file[rd_p+8] = {mem[addr + 3][7:0], mem[addr + 2][7:0], mem[addr + 1][7:0], mem[addr][7:0]};\n\t\t\t\trd = rd_p + 8;\n\t\t\t\trs1 = rs1_p + 8;\n\t\t\t\tincr = 2;"
  },
  "c_lwsp": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tinstr = instr & 32'h0000FFFF;\n\t\t\t\taddr = reg_file[2] + {c_uimm8splo[1:0], c_uimm8sphi, c_uimm8splo[4:2], 2'b00};\n\t\t\t\treg_file[rd_n0] = {mem[addr + 3][7:0], mem[addr + 2][7:0], mem[addr + 1][7:0], mem[addr][7:0]};\n\t\t\t\trs1 = 2;\n\t\t\t\trd = rd_n0;\n\t\t\t\tincr = 2;"
  },
  "c_mv": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[c_rs2_n0];\n\t\t\t\tinstr = instr & 32'h0000FFFF;\n\t\t\t\treg_file[rd_n0] = reg_file[c_rs2_n0];\n\t\t\t\trd = rd_n0;\n\t\t\t\trs2 = c_rs2_n0;\n\t\t\t\tincr = 2;"
  },
  "c_nop": {
      "impl": "// c_nop\n\t\t\t\tinstr = instr & 32'h0000FFFF;\n\t\t\t\tincr = 2;"
  },
  "c_or": {
      "impl": "reg_rs1_prev = reg_file[rd_rs1_p+8];\n\t\t\t\treg_rs2_prev = reg_file[rs2_p+8];\n\t\t\t\tinstr = instr & 32'h0000FFFF;\n\t\t\t\treg_file[rd_rs1_p+8] = reg_file[rd_rs1_p+8] | reg_file[rs2_p+8];\n\t\t\t\trs1 = rd_rs1_p + 8;\n\t\t\t\trs2 = rs2_p + 8;\n\t\t\t\trd = rd_rs1_p + 8;\n\t\t\t\tincr = 2;"
  },
  "c_slli": {
    "impl": "reg_rs1_prev = reg_file[rd_rs1_n0];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tinstr = instr & 32'h0000FFFF;\n\t\t\t\treg_file[rd_rs1_n0] = reg_file[rd_rs1_n0] << c_nzuimm6lo;\n\t\t\t\trs1 = rd_rs1_n0;\n\t\t\t\trd = rd_rs1_n0;\n\t\t\t\tincr = 2;"
  },
  "c_srai": {
      "impl": "reg_rs1_prev = reg_file[rd_rs1_p+8];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tinstr = instr & 32'h0000FFFF;\n\t\t\t\treg_file[rd_rs1_p+8] = $signed(reg_file[rd_rs1_p+8]) >>> c_nzuimm5;\n\t\t\t\trs1 = rd_rs1_p + 8;\n\t\t\t\trd = rd_rs1_p + 8;\n\t\t\t\tincr = 2;"
  },
  "c_srli": {
      "impl": "reg_rs1_prev = reg_file[rd_rs1_p+8];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tinstr = instr & 32'h0000FFFF;\n\t\t\t\treg_file[rd_rs1_p+8] = reg_file[rd_rs1_p+8] >> c_nzuimm5;\n\t\t\t\trs1 = rd_rs1_p + 8;\n\t\t\t\trd = rd_rs1_p + 8;\n\t\t\t\tincr = 2;" 
  },
  "c_sub": {
      "impl": "reg_rs1_prev = reg_file[rd_rs1+8];\n\t\t\t\treg_rs2_prev = reg_file[rs2_p+8];\n\t\t\t\tinstr = instr & 32'h0000FFFF;\n\t\t\t\treg_file[rd_rs1_p+8] = reg_file[rd_rs1_p+8] - reg_file[rs2_p+8];\n\t\t\t\trs1 = rd_rs1_p + 8;\n\t\t\t\trs2 = rs2_p + 8;\n\t\t\t\trd = rd_rs1_p + 8;\n\t\t\t\tincr = 2;"
  },
  "c_sw": {
      "impl": "reg_rs1_prev = reg_file[rs1_p+8];\n\t\t\t\treg_rs2_prev = reg_file[rs2_p+8];\n\t\t\t\tinstr = instr & 32'h0000FFFF;\n\t\t\t\taddr = reg_file[rs1_p+8] + {c_uimm7lo[0], c_uimm7hi, c_uimm7lo[1], 2'b00};\n\t\t\t\tmem[addr] = reg_file[rs2_p+8][7:0];\n\t\t\t\tmem[addr + 1] = reg_file[rs2_p+8][15:8];\n\t\t\t\tmem[addr + 2] = reg_file[rs2_p+8][23:16];\n\t\t\t\tmem[addr + 3] = reg_file[rs2_p+8][31:24];\n\t\t\t\tincr = 2;"
  },
  "c_swsp": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[c_rs2];\n\t\t\t\tinstr = instr & 32'h0000FFFF;\n\t\t\t\taddr = reg_file[2] + {c_uimm8sp_s[1:0], c_uimm8sp_s[5:2], 2'b00};\n\t\t\t\tmem[addr] = reg_file[c_rs2][7:0];\n\t\t\t\tmem[addr + 1] = reg_file[c_rs2][15:8];\n\t\t\t\tmem[addr + 2] = reg_file[c_rs2][23:16];\n\t\t\t\tmem[addr + 3] = reg_file[c_rs2][31:24];\n\t\t\t\trs1 = 2;\n\t\t\t\trs2 = c_rs2;\n\t\t\t\tincr = 2;"
  },
  "c_xor": {
      "impl": "reg_rs1_prev = reg_file[rd_rs1_p+8];\n\t\t\t\treg_rs2_prev = reg_file[rs2_p+8];\n\t\t\t\tinstr = instr & 32'h0000FFFF;\n\t\t\t\treg_file[rd_rs1_p+8] = reg_file[rd_rs1_p+8] ^ reg_file[rs2_p+8];\n\t\t\t\trs1 = rd_rs1_p+8;\n\t\t\t\trs2 = rs2_p+8;\n\t\t\t\trd = rd_rs1_p+8;\n\t\t\t\tincr = 2;"
  },
  "csrrw": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (rd != 0) begin\n\t\t\t\t\treg_file[rd] = csr_reg_file[csr];\n\t\t\t\tend\n\t\t\t\tcsr_reg_file[csr] = reg_rs1_prev;"
  },
  "csrrs": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = csr_reg_file[csr];\n\t\t\t\tif (rs1 != 0) begin\n\t\t\t\t\tcsr_reg_file[csr] = csr_reg_file[csr] | reg_rs1_prev;\n\t\t\t\tend"
  },
  "csrrc": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = csr_reg_file[csr];\n\t\t\t\tif (rs1 != 0) begin\n\t\t\t\t\tcsr_reg_file[csr] = csr_reg_file[csr] & ~reg_rs1_prev;\n\t\t\t\tend"
  },
  "csrrwi": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (rd != 0) begin\n\t\t\t\t\treg_file[rd] = csr_reg_file[csr];\n\t\t\t\tend\n\t\t\t\tcsr_reg_file[csr] = zimm5;"
  },
  "csrrsi": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = csr_reg_file[csr];\n\t\t\t\tif (zimm5 != 0) begin\n\t\t\t\t\tcsr_reg_file[csr] = csr_reg_file[csr] | zimm5;\n\t\t\t\tend"
  },
  "csrrci": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = csr_reg_file[csr];\n\t\t\t\tif (zimm5 != 0) begin\n\t\t\t\t\tcsr_reg_file[csr] = csr_reg_file[csr] & ~zimm5;\n\t\t\t\tend"
  },





  "cv_addnr": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = ($signed(reg_file[rd]) + $signed(reg_file[rs1])) >>> reg_file[rs2][4:0];"
  },
  "cv_addunr": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = ($unsigned(reg_file[rd]) + $unsigned(reg_file[rs1])) >> reg_file[rs2][4:0];"
  },
  "cv_addrnr": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (reg_file[rs2] != 0) begin\n\t\t\t\t\treg_file[rd] = ($signed(reg_file[rd]) + $signed(reg_file[rs1]) + $signed(1 << (reg_file[rs2][4:0]-1))) >>> reg_file[rs2][4:0];\n\t\t\t\tend else begin\n\t\t\t\t\treg_file[rd] = ($signed(reg_file[rd]) + $signed(reg_file[rs1])) >>> reg_file[rs2][4:0];\n\t\t\t\tend"
  },
  "cv_addurnr": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (reg_file[rs2] != 0) begin\n\t\t\t\t\treg_file[rd] = ($unsigned(reg_file[rd]) + $unsigned(reg_file[rs1]) + $unsigned(1 << (reg_file[rs2][4:0]-1))) >> reg_file[rs2][4:0];\n\t\t\t\tend else begin\n\t\t\t\t\treg_file[rd] = ($unsigned(reg_file[rd]) + $unsigned(reg_file[rs1])) >> reg_file[rs2][4:0];\n\t\t\t\tend"
  },
  "cv_subnr": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = ($signed(reg_file[rd]) - $signed(reg_file[rs1])) >>> reg_file[rs2][4:0];"
  },
  "cv_subunr": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = ($unsigned(reg_file[rd]) - $unsigned(reg_file[rs1])) >> reg_file[rs2][4:0];"
  },
  "cv_subrnr": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (reg_file[rs2] != 0) begin\n\t\t\t\t\treg_file[rd] = ($signed(reg_file[rd]) - $signed(reg_file[rs1]) + $signed(1 << (reg_file[rs2][4:0]-1))) >>> reg_file[rs2][4:0];\n\t\t\t\tend else begin\n\t\t\t\t\treg_file[rd] = ($signed(reg_file[rd]) - $signed(reg_file[rs1])) >>> reg_file[rs2][4:0];\n\t\t\t\tend"
  },
  "cv_suburnr": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (reg_file[rs2] != 0) begin\n\t\t\t\t\treg_file[rd] = ($unsigned(reg_file[rd]) - $unsigned(reg_file[rs1]) + $unsigned(1 << (reg_file[rs2][4:0]-1))) >> reg_file[rs2][4:0];\n\t\t\t\tend else begin\n\t\t\t\t\treg_file[rd] = ($unsigned(reg_file[rd]) - $unsigned(reg_file[rs1])) >> reg_file[rs2][4:0];\n\t\t\t\tend"
  },





  "cv_addn": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = ($signed(reg_file[rs1]) + $signed(reg_file[rs2])) >>> ls3;"
  },
  "cv_addun": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = ($unsigned(reg_file[rs1]) + $unsigned(reg_file[rs2])) >> ls3;"
  },
  "cv_addrn": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (ls3 != 0) begin\n\t\t\t\t\treg_file[rd] = ($signed(reg_file[rs1]) + $signed(reg_file[rs2]) + $signed(1 << (ls3-1))) >>> ls3;\n\t\t\t\tend else begin\n\t\t\t\t\treg_file[rd] = ($signed(reg_file[rs1]) + $signed(reg_file[rs2])) >>> ls3;\n\t\t\t\tend"
  },
  "cv_addurn": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (ls3 != 0) begin\n\t\t\t\t\treg_file[rd] = ($unsigned(reg_file[rs1]) + $unsigned(reg_file[rs2]) + $unsigned(1 << (ls3-1))) >> ls3;\n\t\t\t\tend else begin\n\t\t\t\t\treg_file[rd] = ($unsigned(reg_file[rs1]) + $unsigned(reg_file[rs2])) >> ls3;\n\t\t\t\tend"
  },
  "cv_subn": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = ($signed(reg_file[rs1]) - $signed(reg_file[rs2])) >>> ls3;"
  },
  "cv_subun": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = ($unsigned(reg_file[rs1]) - $unsigned(reg_file[rs2])) >> ls3;"
  },
  "cv_subrn": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (ls3 != 0) begin\n\t\t\t\t\treg_file[rd] = ($signed(reg_file[rs1]) - $signed(reg_file[rs2]) + $signed(1 << (ls3-1))) >>> ls3;\n\t\t\t\tend else begin\n\t\t\t\t\treg_file[rd] = ($signed(reg_file[rs1]) - $signed(reg_file[rs2])) >>> ls3;\n\t\t\t\tend"
  },
  "cv_suburn": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (ls3 != 0) begin\n\t\t\t\t\treg_file[rd] = ($unsigned(reg_file[rs1]) - $unsigned(reg_file[rs2]) + $unsigned(1 << (ls3-1))) >> ls3;\n\t\t\t\tend else begin\n\t\t\t\t\treg_file[rd] = ($unsigned(reg_file[rs1]) - $unsigned(reg_file[rs2])) >> ls3;\n\t\t\t\tend"
  },






  "cv_clip": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (ls2 != 0) begin\n\t\t\t\t\tif ($signed(reg_file[rs1]) <= -$signed(1 <<< (ls2 - 1))) begin\n\t\t\t\t\t\treg_file[rd] = -$signed(1 <<< (ls2 - 1));\n\t\t\t\t\tend else if ($signed(reg_file[rs1]) >= $signed((1 <<< (ls2 - 1)) - 1)) begin\n\t\t\t\t\t\treg_file[rd] = $signed((1 <<< (ls2 - 1)) - 1);\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd] = reg_file[rs1];\n\t\t\t\t\tend\n\t\t\t\tend else begin\n\t\t\t\t\tif ($signed(reg_file[rs1]) <= -1) begin\n\t\t\t\t\t\treg_file[rd] = -1;\n\t\t\t\t\tend else if ($signed(reg_file[rs1]) >= 0) begin\n\t\t\t\t\t\treg_file[rd] = 0;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd] = reg_file[rs1];\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_clipu": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (ls2 != 0) begin\n\t\t\t\t\tif ($signed(reg_file[rs1]) <= 0) begin\n\t\t\t\t\t\treg_file[rd] = 0;\n\t\t\t\t\tend else if (reg_file[rs1] >= (1 <<< (ls2 - 1)) - 1) begin\n\t\t\t\t\t\treg_file[rd] = (1 <<< (ls2 - 1)) - 1;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd] = reg_file[rs1];\n\t\t\t\t\tend\n\t\t\t\tend else begin\n\t\t\t\t\treg_file[rd] = 0;\n\t\t\t\tend"
  },
  "cv_clipr": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\trs2_masked = reg_file[rs2] & 32'h7FFFFFFF;\n\t\t\t\tif ($signed(reg_file[rs1]) <= -$signed(rs2_masked + 1)) begin\n\t\t\t\t\treg_file[rd] = -$signed(rs2_masked + 1);\n\t\t\t\tend else if ($signed(reg_file[rs1]) >= $signed(rs2_masked)) begin\n\t\t\t\t\treg_file[rd] = $signed(rs2_masked);\n\t\t\t\tend else begin\n\t\t\t\t\treg_file[rd] = reg_file[rs1];\n\t\t\t\tend"
  },
  "cv_clipur": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\trs2_masked = reg_file[rs2] & 32'h7FFFFFFF;\n\t\t\t\tif ($signed(reg_file[rs1]) <= 0) begin\n\t\t\t\t\treg_file[rd] = 0;\n\t\t\t\tend else if (reg_file[rs1] >= rs2_masked) begin\n\t\t\t\t\treg_file[rd] = rs2_masked;\n\t\t\t\tend else begin\n\t\t\t\t\treg_file[rd] = reg_file[rs1];\n\t\t\t\tend"
  },







  "cv_cmpeq": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPEQ_H\", \"Instruction CV_CMPEQ_H detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:16]) == $signed(reg_file[rs2][31:16])) begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:0]) == $signed(reg_file[rs2][15:0])) begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPEQ_B\", \"Instruction CV_CMPEQ_B detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:24]) == $signed(reg_file[rs2][31:24])) begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][23:16]) == $signed(reg_file[rs2][23:16])) begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:8]) == $signed(reg_file[rs2][15:8])) begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][7:0]) == $signed(reg_file[rs2][7:0])) begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_cmpeq_sc": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPEQ_SC_H\", \"Instruction CV_CMPEQ_SC_H detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:16]) == $signed(reg_file[rs2][15:0])) begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:0]) == $signed(reg_file[rs2][15:0])) begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPEQ_SC_B\", \"Instruction CV_CMPEQ_SC_B detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:24]) == $signed(reg_file[rs2][7:0])) begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][23:16]) == $signed(reg_file[rs2][7:0])) begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:8]) == $signed(reg_file[rs2][7:0])) begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][7:0]) == $signed(reg_file[rs2][7:0])) begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_cmpeq_sci": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm6_ext = {{27{imm6[4]}}, imm6[3:0], imm6[5]};\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPEQ_SCI_H\", \"Instruction CV_CMPEQ_SCI_H detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:16]) == $signed(imm6_ext[15:0])) begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:0]) == $signed(imm6_ext[15:0])) begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPEQ_SCI_B\", \"Instruction CV_CMPEQ_SCI_B detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:24]) == $signed(imm6_ext[7:0])) begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][23:16]) == $signed(imm6_ext[7:0])) begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:8]) == $signed(imm6_ext[7:0])) begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][7:0]) == $signed(imm6_ext[7:0])) begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\tend"
  },

  "cv_cmpne": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPNE_H\", \"Instruction CV_CMPNE_H detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:16]) != $signed(reg_file[rs2][31:16])) begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:0]) != $signed(reg_file[rs2][15:0])) begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPNE_B\", \"Instruction CV_CMPNE_B detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:24]) != $signed(reg_file[rs2][31:24])) begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][23:16]) != $signed(reg_file[rs2][23:16])) begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:8]) != $signed(reg_file[rs2][15:8])) begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][7:0]) != $signed(reg_file[rs2][7:0])) begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_cmpne_sc": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPNE_SC_H\", \"Instruction CV_CMPNE_SC_H detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:16]) != $signed(reg_file[rs2][15:0])) begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:0]) != $signed(reg_file[rs2][15:0])) begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPNE_SC_B\", \"Instruction CV_CMPNE_SC_B detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:24]) != $signed(reg_file[rs2][7:0])) begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][23:16]) != $signed(reg_file[rs2][7:0])) begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:8]) != $signed(reg_file[rs2][7:0])) begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][7:0]) != $signed(reg_file[rs2][7:0])) begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_cmpne_sci": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm6_ext = {{27{imm6[4]}}, imm6[3:0], imm6[5]};\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPNE_SCI_H\", \"Instruction CV_CMPNE_SCI_H detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:16]) != $signed(imm6_ext[15:0])) begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:0]) != $signed(imm6_ext[15:0])) begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPNE_SCI_B\", \"Instruction CV_CMPNE_SCI_B detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:24]) != $signed(imm6_ext[7:0])) begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][23:16]) != $signed(imm6_ext[7:0])) begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:8]) != $signed(imm6_ext[7:0])) begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][7:0]) != $signed(imm6_ext[7:0])) begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\tend"
  },

  "cv_cmpgt": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPGT_H\", \"Instruction CV_CMPGT_H detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:16]) > $signed(reg_file[rs2][31:16])) begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:0]) > $signed(reg_file[rs2][15:0])) begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPGT_B\", \"Instruction CV_CMPGT_B detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:24]) > $signed(reg_file[rs2][31:24])) begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][23:16]) > $signed(reg_file[rs2][23:16])) begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:8]) > $signed(reg_file[rs2][15:8])) begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][7:0]) > $signed(reg_file[rs2][7:0])) begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_cmpgt_sc": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPGT_SC_H\", \"Instruction CV_CMPGT_SC_H detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:16]) > $signed(reg_file[rs2][15:0])) begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:0]) > $signed(reg_file[rs2][15:0])) begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPGT_SC_B\", \"Instruction CV_CMPGT_SC_B detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:24]) > $signed(reg_file[rs2][7:0])) begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][23:16]) > $signed(reg_file[rs2][7:0])) begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:8]) > $signed(reg_file[rs2][7:0])) begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][7:0]) > $signed(reg_file[rs2][7:0])) begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_cmpgt_sci": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm6_ext = {{27{imm6[4]}}, imm6[3:0], imm6[5]};\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPGT_SCI_H\", \"Instruction CV_CMPGT_SCI_H detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:16]) > $signed(imm6_ext[15:0])) begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:0]) > $signed(imm6_ext[15:0])) begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPGT_SCI_B\", \"Instruction CV_CMPGT_SCI_B detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:24]) > $signed(imm6_ext[7:0])) begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][23:16]) > $signed(imm6_ext[7:0])) begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:8]) > $signed(imm6_ext[7:0])) begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][7:0]) > $signed(imm6_ext[7:0])) begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\tend"
  },

  "cv_cmpge": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPGE_H\", \"Instruction CV_CMPGE_H detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:16]) >= $signed(reg_file[rs2][31:16])) begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:0]) >= $signed(reg_file[rs2][15:0])) begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPGE_B\", \"Instruction CV_CMPGE_B detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:24]) >= $signed(reg_file[rs2][31:24])) begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][23:16]) >= $signed(reg_file[rs2][23:16])) begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:8]) >= $signed(reg_file[rs2][15:8])) begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][7:0]) >= $signed(reg_file[rs2][7:0])) begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_cmpge_sc": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPGE_SC_H\", \"Instruction CV_CMPGE_SC_H detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:16]) >= $signed(reg_file[rs2][15:0])) begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:0]) >= $signed(reg_file[rs2][15:0])) begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPGE_SC_B\", \"Instruction CV_CMPGE_SC_B detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:24]) >= $signed(reg_file[rs2][7:0])) begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][23:16]) >= $signed(reg_file[rs2][7:0])) begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:8]) >= $signed(reg_file[rs2][7:0])) begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][7:0]) >= $signed(reg_file[rs2][7:0])) begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_cmpge_sci": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm6_ext = {{27{imm6[4]}}, imm6[3:0], imm6[5]};\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPGE_SCI_H\", \"Instruction CV_CMPGE_SCI_H detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:16]) >= $signed(imm6_ext[15:0])) begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:0]) >= $signed(imm6_ext[15:0])) begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPGE_SCI_B\", \"Instruction CV_CMPGE_SCI_B detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:24]) >= $signed(imm6_ext[7:0])) begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][23:16]) >= $signed(imm6_ext[7:0])) begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:8]) >= $signed(imm6_ext[7:0])) begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][7:0]) >= $signed(imm6_ext[7:0])) begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\tend"
  },

  "cv_cmplt": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPLT_H\", \"Instruction CV_CMPLT_H detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:16]) < $signed(reg_file[rs2][31:16])) begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:0]) < $signed(reg_file[rs2][15:0])) begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPLT_B\", \"Instruction CV_CMPLT_B detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:24]) < $signed(reg_file[rs2][31:24])) begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][23:16]) < $signed(reg_file[rs2][23:16])) begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:8]) < $signed(reg_file[rs2][15:8])) begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][7:0]) < $signed(reg_file[rs2][7:0])) begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_cmplt_sc": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPLT_SC_H\", \"Instruction CV_CMPLT_SC_H detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:16]) < $signed(reg_file[rs2][15:0])) begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:0]) < $signed(reg_file[rs2][15:0])) begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPLT_SC_B\", \"Instruction CV_CMPLT_SC_B detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:24]) < $signed(reg_file[rs2][7:0])) begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][23:16]) < $signed(reg_file[rs2][7:0])) begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:8]) < $signed(reg_file[rs2][7:0])) begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][7:0]) < $signed(reg_file[rs2][7:0])) begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_cmplt_sci": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm6_ext = {{27{imm6[4]}}, imm6[3:0], imm6[5]};\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPLT_SCI_H\", \"Instruction CV_CMPLT_SCI_H detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:16]) < $signed(imm6_ext[15:0])) begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:0]) < $signed(imm6_ext[15:0])) begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPLT_SCI_B\", \"Instruction CV_CMPLT_SCI_B detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:24]) < $signed(imm6_ext[7:0])) begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][23:16]) < $signed(imm6_ext[7:0])) begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:8]) < $signed(imm6_ext[7:0])) begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][7:0]) < $signed(imm6_ext[7:0])) begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\tend"
  },

  "cv_cmple": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPLE_H\", \"Instruction CV_CMPLE_H detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:16]) <= $signed(reg_file[rs2][31:16])) begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:0]) <= $signed(reg_file[rs2][15:0])) begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPLE_B\", \"Instruction CV_CMPLE_B detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:24]) <= $signed(reg_file[rs2][31:24])) begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][23:16]) <= $signed(reg_file[rs2][23:16])) begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:8]) <= $signed(reg_file[rs2][15:8])) begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][7:0]) <= $signed(reg_file[rs2][7:0])) begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_cmple_sc": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPLE_SC_H\", \"Instruction CV_CMPLE_SC_H detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:16]) <= $signed(reg_file[rs2][15:0])) begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:0]) <= $signed(reg_file[rs2][15:0])) begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPLE_SC_B\", \"Instruction CV_CMPLE_SC_B detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:24]) <= $signed(reg_file[rs2][7:0])) begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][23:16]) <= $signed(reg_file[rs2][7:0])) begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:8]) <= $signed(reg_file[rs2][7:0])) begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][7:0]) <= $signed(reg_file[rs2][7:0])) begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_cmple_sci": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm6_ext = {{27{imm6[4]}}, imm6[3:0], imm6[5]};\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPLE_SCI_H\", \"Instruction CV_CMPLE_SCI_H detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:16]) <= $signed(imm6_ext[15:0])) begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:0]) <= $signed(imm6_ext[15:0])) begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPLE_SCI_B\", \"Instruction CV_CMPLE_SCI_B detected successfully\", UVM_LOW);\n\t\t\t\t\tif ($signed(reg_file[rs1][31:24]) <= $signed(imm6_ext[7:0])) begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][23:16]) <= $signed(imm6_ext[7:0])) begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][15:8]) <= $signed(imm6_ext[7:0])) begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif ($signed(reg_file[rs1][7:0]) <= $signed(imm6_ext[7:0])) begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\tend"
  },

  "cv_cmpgtu": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPGTU_H\", \"Instruction CV_CMPGTU_H detected successfully\", UVM_LOW);\n\t\t\t\t\tif (reg_file[rs1][31:16] > reg_file[rs2][31:16]) begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][15:0] > reg_file[rs2][15:0]) begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPGTU_B\", \"Instruction CV_CMPGTU_B detected successfully\", UVM_LOW);\n\t\t\t\t\tif (reg_file[rs1][31:24] > reg_file[rs2][31:24]) begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][23:16] > reg_file[rs2][23:16]) begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][15:8] > reg_file[rs2][15:8]) begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][7:0] > reg_file[rs2][7:0]) begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_cmpgtu_sc": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPGTU_SC_H\", \"Instruction CV_CMPGTU_SC_H detected successfully\", UVM_LOW);\n\t\t\t\t\tif (reg_file[rs1][31:16] > reg_file[rs2][15:0]) begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][15:0] > reg_file[rs2][15:0]) begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPGTU_SC_B\", \"Instruction CV_CMPGTU_SC_B detected successfully\", UVM_LOW);\n\t\t\t\t\tif (reg_file[rs1][31:24] > reg_file[rs2][7:0]) begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][23:16] > reg_file[rs2][7:0]) begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][15:8] > reg_file[rs2][7:0]) begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][7:0] > reg_file[rs2][7:0]) begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_cmpgtu_sci": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm6_ext = {{27{imm6[4]}}, imm6[3:0], imm6[5]};\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPGTU_SCI_H\", \"Instruction CV_CMPGTU_SCI_H detected successfully\", UVM_LOW);\n\t\t\t\t\tif (reg_file[rs1][31:16] > imm6_ext[15:0]) begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][15:0] > imm6_ext[15:0]) begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPGTU_SCI_B\", \"Instruction CV_CMPGTU_SCI_B detected successfully\", UVM_LOW);\n\t\t\t\t\tif (reg_file[rs1][31:24] > imm6_ext[7:0]) begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][23:16] > imm6_ext[7:0]) begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][15:8] > imm6_ext[7:0]) begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][7:0] > imm6_ext[7:0]) begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\tend"
  },

  "cv_cmpgeu": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPGEU_H\", \"Instruction CV_CMPGEU_H detected successfully\", UVM_LOW);\n\t\t\t\t\tif (reg_file[rs1][31:16] >= reg_file[rs2][31:16]) begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][15:0] >= reg_file[rs2][15:0]) begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPGEU_B\", \"Instruction CV_CMPGEU_B detected successfully\", UVM_LOW);\n\t\t\t\t\tif (reg_file[rs1][31:24] >= reg_file[rs2][31:24]) begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][23:16] >= reg_file[rs2][23:16]) begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][15:8] >= reg_file[rs2][15:8]) begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][7:0] >= reg_file[rs2][7:0]) begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_cmpgeu_sc": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPGEU_SC_H\", \"Instruction CV_CMPGEU_SC_H detected successfully\", UVM_LOW);\n\t\t\t\t\tif (reg_file[rs1][31:16] >= reg_file[rs2][15:0]) begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][15:0] >= reg_file[rs2][15:0]) begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPGEU_SC_B\", \"Instruction CV_CMPGEU_SC_B detected successfully\", UVM_LOW);\n\t\t\t\t\tif (reg_file[rs1][31:24] >= reg_file[rs2][7:0]) begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][23:16] >= reg_file[rs2][7:0]) begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][15:8] >= reg_file[rs2][7:0]) begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][7:0] >= reg_file[rs2][7:0]) begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_cmpgeu_sci": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm6_ext = {{27{imm6[4]}}, imm6[3:0], imm6[5]};\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPGEU_SCI_H\", \"Instruction CV_CMPGEU_SCI_H detected successfully\", UVM_LOW);\n\t\t\t\t\tif (reg_file[rs1][31:16] >= imm6_ext[15:0]) begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][15:0] >= imm6_ext[15:0]) begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPGEU_SCI_B\", \"Instruction CV_CMPGEU_SCI_B detected successfully\", UVM_LOW);\n\t\t\t\t\tif (reg_file[rs1][31:24] >= imm6_ext[7:0]) begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][23:16] >= imm6_ext[7:0]) begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][15:8] >= imm6_ext[7:0]) begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][7:0] >= imm6_ext[7:0]) begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\tend"
  },

  "cv_cmpltu": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPLTU_H\", \"Instruction CV_CMPLTU_H detected successfully\", UVM_LOW);\n\t\t\t\t\tif (reg_file[rs1][31:16] < reg_file[rs2][31:16]) begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][15:0] < reg_file[rs2][15:0]) begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPLTU_B\", \"Instruction CV_CMPLTU_B detected successfully\", UVM_LOW);\n\t\t\t\t\tif (reg_file[rs1][31:24] < reg_file[rs2][31:24]) begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][23:16] < reg_file[rs2][23:16]) begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][15:8] < reg_file[rs2][15:8]) begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][7:0] < reg_file[rs2][7:0]) begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_cmpltu_sc": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPLTU_SC_H\", \"Instruction CV_CMPLTU_SC_H detected successfully\", UVM_LOW);\n\t\t\t\t\tif (reg_file[rs1][31:16] < reg_file[rs2][15:0]) begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][15:0] < reg_file[rs2][15:0]) begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPLTU_SC_B\", \"Instruction CV_CMPLTU_SC_B detected successfully\", UVM_LOW);\n\t\t\t\t\tif (reg_file[rs1][31:24] < reg_file[rs2][7:0]) begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][23:16] < reg_file[rs2][7:0]) begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][15:8] < reg_file[rs2][7:0]) begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][7:0] < reg_file[rs2][7:0]) begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_cmpltu_sci": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm6_ext = {{27{imm6[4]}}, imm6[3:0], imm6[5]};\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPLTU_SCI_H\", \"Instruction CV_CMPLTU_SCI_H detected successfully\", UVM_LOW);\n\t\t\t\t\tif (reg_file[rs1][31:16] < imm6_ext[15:0]) begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][15:0] < imm6_ext[15:0]) begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPLTU_SCI_B\", \"Instruction CV_CMPLTU_SCI_B detected successfully\", UVM_LOW);\n\t\t\t\t\tif (reg_file[rs1][31:24] < imm6_ext[7:0]) begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][23:16] < imm6_ext[7:0]) begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][15:8] < imm6_ext[7:0]) begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][7:0] < imm6_ext[7:0]) begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\tend"
  },

  "cv_cmpleu": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPLEU_H\", \"Instruction CV_CMPLEU_H detected successfully\", UVM_LOW);\n\t\t\t\t\tif (reg_file[rs1][31:16] <= reg_file[rs2][31:16]) begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][15:0] <= reg_file[rs2][15:0]) begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPLEU_B\", \"Instruction CV_CMPLEU_B detected successfully\", UVM_LOW);\n\t\t\t\t\tif (reg_file[rs1][31:24] <= reg_file[rs2][31:24]) begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][23:16] <= reg_file[rs2][23:16]) begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][15:8] <= reg_file[rs2][15:8]) begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][7:0] <= reg_file[rs2][7:0]) begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_cmpleu_sc": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPLEU_SC_H\", \"Instruction CV_CMPLEU_SC_H detected successfully\", UVM_LOW);\n\t\t\t\t\tif (reg_file[rs1][31:16] <= reg_file[rs2][15:0]) begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][15:0] <= reg_file[rs2][15:0]) begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPLEU_SC_B\", \"Instruction CV_CMPLEU_SC_B detected successfully\", UVM_LOW);\n\t\t\t\t\tif (reg_file[rs1][31:24] <= reg_file[rs2][7:0]) begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][23:16] <= reg_file[rs2][7:0]) begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][15:8] <= reg_file[rs2][7:0]) begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][7:0] <= reg_file[rs2][7:0]) begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_cmpleu_sci": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm6_ext = {{27{imm6[4]}}, imm6[3:0], imm6[5]};\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPLEU_SCI_H\", \"Instruction CV_CMPLEU_SCI_H detected successfully\", UVM_LOW);\n\t\t\t\t\tif (reg_file[rs1][31:16] <= imm6_ext[15:0]) begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:16] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][15:0] <= imm6_ext[15:0]) begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'hFFFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:0] = 16'h0000;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_CMPLEU_SCI_B\", \"Instruction CV_CMPLEU_SCI_B detected successfully\", UVM_LOW);\n\t\t\t\t\tif (reg_file[rs1][31:24] <= imm6_ext[7:0]) begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][31:24] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][23:16] <= imm6_ext[7:0]) begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][23:16] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][15:8] <= imm6_ext[7:0]) begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][15:8] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\t\tif (reg_file[rs1][7:0] <= imm6_ext[7:0]) begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'hFF;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\treg_file[rd][7:0] = 8'h00;\n\t\t\t\t\tend\n\t\t\t\tend"
  },









  "cv_dotup": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = 0;\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_DOTUP_H\", \"Instruction CV_DOTUP_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd] += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * {{16{1'b0}}, reg_file[rs2][(i*16)+:16]};\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_DOTUP_B\", \"Instruction CV_DOTUP_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd] += {{24{1'b0}}, reg_file[rs1][(i*8)+:8]} * {{24{1'b0}}, reg_file[rs2][(i*8)+:8]};\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 6) begin\n\t\t\t\t\t`uvm_info(\"CV_DOTUP_MX\", \"Instruction CV_DOTUP_MX detected successfully\", UVM_LOW);\n\t\t\t\t\tif (iteration_mx == 0) begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_file[rd] += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * {{24{1'b0}}, reg_file[rs2][(i*8)+:8]};\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_file[rd] += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * {{24{1'b0}}, reg_file[rs2][((i+2)*8)+:8]};\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\t\titeration_mx = ~iteration_mx;\n\t\t\t\tend"
  },
  "cv_dotup_sc": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = 0;\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_DOTUP_SC_H\", \"Instruction CV_DOTUP_SC_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd] += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * {{16{1'b0}}, reg_file[rs2][15:0]};\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_DOTUP_SC_B\", \"Instruction CV_DOTUP_SC_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd] += {{24{1'b0}}, reg_file[rs1][(i*8)+:8]} * {{24{1'b0}}, reg_file[rs2][7:0]};\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 6) begin\n\t\t\t\t\t`uvm_info(\"CV_DOTUP_SC_MX\", \"Instruction CV_DOTUP_SC_MX detected successfully\", UVM_LOW);\n\t\t\t\t\tif (iteration_mx == 0) begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_file[rd] += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * {{24{1'b0}}, reg_file[rs2][7:0]};\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_file[rd] += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * {{24{1'b0}}, reg_file[rs2][7:0]};\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\t\titeration_mx = ~iteration_mx;\n\t\t\t\tend"
  },
  "cv_dotup_sci": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm6_ext = {{27{imm6[4]}}, imm6[3:0], imm6[5]};\n\t\t\t\treg_file[rd] = 0;\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_DOTUP_SCI_H\", \"Instruction CV_DOTUP_SCI_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd] += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * {{16{1'b0}}, imm6_ext[15:0]};\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_DOTUP_SCI_B\", \"Instruction CV_DOTUP_SCI_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd] += {{24{1'b0}}, reg_file[rs1][(i*8)+:8]} * {{24{1'b0}}, imm6_ext[7:0]};\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 6) begin\n\t\t\t\t\t`uvm_info(\"CV_DOTUP_SCI_MX\", \"Instruction CV_DOTUP_SCI_MX detected successfully\", UVM_LOW);\n\t\t\t\t\tif (iteration_mx == 0) begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_file[rd] += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * {{24{1'b0}}, imm6_ext[7:0]};\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_file[rd] += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * {{24{1'b0}}, imm6_ext[7:0]};\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\t\titeration_mx = ~iteration_mx;\n\t\t\t\tend"
  },

  "cv_dotusp": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = 0;\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_DOTUSP_H\", \"Instruction CV_DOTUSP_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd] += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * {{16{reg_file[rs2][(i*16)+15]}}, reg_file[rs2][(i*16)+:16]};\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_DOTUSP_B\", \"Instruction CV_DOTUSP_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd] += {{24{1'b0}}, reg_file[rs1][(i*8)+:8]} * {{24{reg_file[rs2][(i*8)+7]}}, reg_file[rs2][(i*8)+:8]};\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 6) begin\n\t\t\t\t\t`uvm_info(\"CV_DOTUSP_MX\", \"Instruction CV_DOTUSP_MX detected successfully\", UVM_LOW);\n\t\t\t\t\tif (iteration_mx == 0) begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_file[rd] += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * {{24{reg_file[rs2][(i*8)+7]}}, reg_file[rs2][(i*8)+:8]};\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_file[rd] += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * {{24{reg_file[rs2][((i+2)*8)+7]}}, reg_file[rs2][((i+2)*8)+:8]};\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\t\titeration_mx = ~iteration_mx;\n\t\t\t\tend"
  },
  "cv_dotusp_sc": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = 0;\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_DOTUSP_SC_H\", \"Instruction CV_DOTUSP_SC_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd] += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * {{16{reg_file[rs2][15]}}, reg_file[rs2][15:0]};\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_DOTUSP_SC_B\", \"Instruction CV_DOTUSP_SC_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd] += {{24{1'b0}}, reg_file[rs1][(i*8)+:8]} * {{24{reg_file[rs2][7]}}, reg_file[rs2][7:0]};\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 6) begin\n\t\t\t\t\t`uvm_info(\"CV_DOTUSP_SC_MX\", \"Instruction CV_DOTUSP_SC_MX detected successfully\", UVM_LOW);\n\t\t\t\t\tif (iteration_mx == 0) begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_file[rd] += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * {{24{reg_file[rs2][7]}}, reg_file[rs2][7:0]};\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_file[rd] += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * {{24{reg_file[rs2][7]}}, reg_file[rs2][7:0]};\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\t\titeration_mx = ~iteration_mx;\n\t\t\t\tend"
  },
  "cv_dotusp_sci": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm6_ext = {{27{imm6[4]}}, imm6[3:0], imm6[5]};\n\t\t\t\treg_file[rd] = 0;\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_DOTUSP_SCI_H\", \"Instruction CV_DOTUSP_SCI_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd] += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * {{16{imm6_ext[15]}}, imm6_ext[15:0]};\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_DOTUSP_SCI_B\", \"Instruction CV_DOTUSP_SCI_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd] += {{24{1'b0}}, reg_file[rs1][(i*8)+:8]} * {{24{imm6_ext[7]}}, imm6_ext[7:0]};\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 6) begin\n\t\t\t\t\t`uvm_info(\"CV_DOTUSP_SCI_MX\", \"Instruction CV_DOTUSP_SCI_MX detected successfully\", UVM_LOW);\n\t\t\t\t\tif (iteration_mx == 0) begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_file[rd] += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * {{24{imm6_ext[7]}}, imm6_ext[7:0]};\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_file[rd] += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * {{24{imm6_ext[7]}}, imm6_ext[7:0]};\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\t\titeration_mx = ~iteration_mx;\n\t\t\t\tend"
  },

  "cv_dotsp": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = 0;\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_DOTSP_H\", \"Instruction CV_DOTSP_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd] += $signed({{16{reg_file[rs1][(i*16)+15]}}, reg_file[rs1][(i*16)+:16]}) * $signed({{16{reg_file[rs2][(i*16)+15]}}, reg_file[rs2][(i*16)+:16]});\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_DOTSP_B\", \"Instruction CV_DOTSP_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd] += $signed({{24{reg_file[rs1][(i*8)+7]}}, reg_file[rs1][(i*8)+:8]}) * $signed({{24{reg_file[rs2][(i*8)+7]}}, reg_file[rs2][(i*8)+:8]});\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 6) begin\n\t\t\t\t\t`uvm_info(\"CV_DOTSP_MX\", \"Instruction CV_DOTSP_MX detected successfully\", UVM_LOW);\n\t\t\t\t\tif (iteration_mx == 0) begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_file[rd] += $signed({{16{reg_file[rs1][(i*16)+15]}}, reg_file[rs1][(i*16)+:16]}) * $signed({{24{reg_file[rs2][(i*8)+7]}}, reg_file[rs2][(i*8)+:8]});\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_file[rd] += $signed({{16{reg_file[rs1][(i*16)+15]}}, reg_file[rs1][(i*16)+:16]}) * $signed({{24{reg_file[rs2][(i*8)+7]}}, reg_file[rs2][((i+2)*8)+:8]});\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\t\titeration_mx = ~iteration_mx;\n\t\t\t\tend"
  },
  "cv_dotsp_sc": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = 0;\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_DOTSP_SC_H\", \"Instruction CV_DOTSP_SC_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd] += $signed({{16{reg_file[rs1][(i*16)+15]}}, reg_file[rs1][(i*16)+:16]}) * $signed({{16{reg_file[rs2][15]}}, reg_file[rs2][15:0]});\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_DOTSP_SC_B\", \"Instruction CV_DOTSP_SC_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd] += $signed({{24{reg_file[rs1][(i*8)+7]}}, reg_file[rs1][(i*8)+:8]}) * $signed({{24{reg_file[rs2][7]}}, reg_file[rs2][7:0]});\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 6) begin\n\t\t\t\t\t`uvm_info(\"CV_DOTSP_SC_MX\", \"Instruction CV_DOTSP_SC_MX detected successfully\", UVM_LOW);\n\t\t\t\t\tif (iteration_mx == 0) begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_file[rd] += $signed({{16{reg_file[rs1][(i*16)+15]}}, reg_file[rs1][(i*16)+:16]}) * $signed({{24{reg_file[rs2][7]}}, reg_file[rs2][7:0]});\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_file[rd] += $signed({{16{reg_file[rs1][(i*16)+15]}}, reg_file[rs1][(i*16)+:16]}) * $signed({{24{reg_file[rs2][7]}}, reg_file[rs2][7:0]});\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\t\titeration_mx = ~iteration_mx;\n\t\t\t\tend"
  },
  "cv_dotsp_sci": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm6_ext = {{27{imm6[4]}}, imm6[3:0], imm6[5]};\n\t\t\t\treg_file[rd] = 0;\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_DOTSP_SCI_H\", \"Instruction CV_DOTSP_SCI_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd] += $signed({{16{reg_file[rs1][(i*16)+15]}}, reg_file[rs1][(i*16)+:16]}) * $signed({{16{imm6_ext[15]}}, imm6_ext[15:0]});\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_DOTSP_SCI_B\", \"Instruction CV_DOTSP_SCI_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd] += $signed({{24{reg_file[rs1][(i*8)+7]}}, reg_file[rs1][(i*8)+:8]}) * $signed({{24{imm6_ext[7]}}, imm6_ext[7:0]});\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 6) begin\n\t\t\t\t\t`uvm_info(\"CV_DOTSP_SCI_MX\", \"Instruction CV_DOTSP_SCI_MX detected successfully\", UVM_LOW);\n\t\t\t\t\tif (iteration_mx == 0) begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_file[rd] += $signed({{16{reg_file[rs1][(i*16)+15]}}, reg_file[rs1][(i*16)+:16]}) * $signed({{24{imm6_ext[7]}}, imm6_ext[7:0]});\n\t\t\t\t\t\tend\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_file[rd] += $signed({{16{reg_file[rs1][(i*16)+15]}}, reg_file[rs1][(i*16)+:16]}) * $signed({{24{imm6_ext[7]}}, imm6_ext[7:0]});\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\t\titeration_mx = ~iteration_mx;\n\t\t\t\tend"
  },

  "cv_sdotup": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_result = 0;\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_SDOTUP_H\", \"Instruction CV_SDOTUP_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_result += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * {{16{1'b0}}, reg_file[rs2][(i*16)+:16]};\n\t\t\t\t\tend\n\t\t\t\t\treg_file[rd] = reg_file[rd] + reg_result;\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_SDOTUP_B\", \"Instruction CV_SDOTUP_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_result += {{24{1'b0}}, reg_file[rs1][(i*8)+:8]} * {{24{1'b0}}, reg_file[rs2][(i*8)+:8]};\n\t\t\t\t\tend\n\t\t\t\t\treg_file[rd] = reg_file[rd] + reg_result;\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 6) begin\n\t\t\t\t\t`uvm_info(\"CV_SDOTUP_MX\", \"Instruction CV_SDOTUP_MX detected successfully\", UVM_LOW);\n\t\t\t\t\tif (iteration_mx == 0) begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_result += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * {{24{1'b0}}, reg_file[rs2][(i*8)+:8]};\n\t\t\t\t\t\tend\n\t\t\t\t\t\treg_file[rd] = reg_file[rd] + reg_result;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_result += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * {{24{1'b0}}, reg_file[rs2][((i+2)*8)+:8]};\n\t\t\t\t\t\tend\n\t\t\t\t\t\treg_file[rd] = reg_file[rd] + reg_result;\n\t\t\t\t\tend\n\t\t\t\t\titeration_mx = ~iteration_mx;\n\t\t\t\tend"
  },
  "cv_sdotup_sc": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_result = 0;\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_SDOTUP_SC_H\", \"Instruction CV_SDOTUP_SC_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_result += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * {{16{1'b0}}, reg_file[rs2][15:0]};\n\t\t\t\t\tend\n\t\t\t\t\treg_file[rd] = reg_file[rd] + reg_result;\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_SDOTUP_SC_B\", \"Instruction CV_SDOTUP_SC_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_result += {{24{1'b0}}, reg_file[rs1][(i*8)+:8]} * {{24{1'b0}}, reg_file[rs2][7:0]};\n\t\t\t\t\tend\n\t\t\t\t\treg_file[rd] = reg_file[rd] + reg_result;\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 6) begin\n\t\t\t\t\t`uvm_info(\"CV_SDOTUP_SC_MX\", \"Instruction CV_SDOTUP_SC_MX detected successfully\", UVM_LOW);\n\t\t\t\t\tif (iteration_mx == 0) begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_result += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * {{24{1'b0}}, reg_file[rs2][7:0]};\n\t\t\t\t\t\tend\n\t\t\t\t\t\treg_file[rd] = reg_file[rd] + reg_result;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_result += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * {{24{1'b0}}, reg_file[rs2][7:0]};\n\t\t\t\t\t\tend\n\t\t\t\t\t\treg_file[rd] = reg_file[rd] + reg_result;\n\t\t\t\t\tend\n\t\t\t\t\titeration_mx = ~iteration_mx;\n\t\t\t\tend"
  },
  "cv_sdotup_sci": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm6_ext = {{27{imm6[4]}}, imm6[3:0], imm6[5]};\n\t\t\t\treg_result = 0;\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_SDOTUP_SCI_H\", \"Instruction CV_SDOTUP_SCI_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_result += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * {{16{1'b0}}, imm6_ext[15:0]};\n\t\t\t\t\tend\n\t\t\t\t\treg_file[rd] = reg_file[rd] + reg_result;\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_SDOTUP_SCI_B\", \"Instruction CV_SDOTUP_SCI_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_result += {{24{1'b0}}, reg_file[rs1][(i*8)+:8]} * {{24{1'b0}}, imm6_ext[7:0]};\n\t\t\t\t\tend\n\t\t\t\t\treg_file[rd] = reg_file[rd] + reg_result;\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 6) begin\n\t\t\t\t\t`uvm_info(\"CV_SDOTUP_SCI_MX\", \"Instruction CV_SDOTUP_SCI_MX detected successfully\", UVM_LOW);\n\t\t\t\t\tif (iteration_mx == 0) begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_result += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * {{24{1'b0}}, imm6_ext[7:0]};\n\t\t\t\t\t\tend\n\t\t\t\t\t\treg_file[rd] = reg_file[rd] + reg_result;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_result += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * {{24{1'b0}}, imm6_ext[7:0]};\n\t\t\t\t\t\tend\n\t\t\t\t\t\treg_file[rd] = reg_file[rd] + reg_result;\n\t\t\t\t\tend\n\t\t\t\t\titeration_mx = ~iteration_mx;\n\t\t\t\tend"
  },

  "cv_sdotusp": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_result = 0;\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_SDOTUSP_H\", \"Instruction CV_SDOTUSP_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_result += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * $signed({{16{reg_file[rs2][(i*16)+15]}}, reg_file[rs2][(i*16)+:16]});\n\t\t\t\t\tend\n\t\t\t\t\treg_file[rd] = reg_file[rd] + $signed(reg_result);\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_SDOTUSP_B\", \"Instruction CV_SDOTUSP_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_result += {{24{1'b0}}, reg_file[rs1][(i*8)+:8]} * $signed({{24{reg_file[rs2][(i*8)+7]}}, reg_file[rs2][(i*8)+:8]});\n\t\t\t\t\tend\n\t\t\t\t\treg_file[rd] = reg_file[rd] + $signed(reg_result);\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 6) begin\n\t\t\t\t\t`uvm_info(\"CV_SDOTUSP_MX\", \"Instruction CV_SDOTUSP_MX detected successfully\", UVM_LOW);\n\t\t\t\t\tif (iteration_mx == 0) begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_result += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * {{24{reg_file[rs2][(i*8)+7]}}, reg_file[rs2][(i*8)+:8]};\n\t\t\t\t\t\tend\n\t\t\t\t\t\treg_file[rd] = reg_file[rd] + reg_result;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_result += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * {{24{reg_file[rs2][((i+2)*8)+7]}}, reg_file[rs2][((i+2)*8)+:8]};\n\t\t\t\t\t\tend\n\t\t\t\t\t\treg_file[rd] = reg_file[rd] + reg_result;\n\t\t\t\t\tend\n\t\t\t\t\titeration_mx = ~iteration_mx;\n\t\t\t\tend"
  },
  "cv_sdotusp_sc": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_result = 0;\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_SDOTUSP_SC_H\", \"Instruction CV_SDOTUSP_SC_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_result += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * $signed({{16{reg_file[rs2][15]}}, reg_file[rs2][15:0]});\n\t\t\t\t\tend\n\t\t\t\t\treg_file[rd] = reg_file[rd] + $signed(reg_result);\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_SDOTUSP_SC_B\", \"Instruction CV_SDOTUSP_SC_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_result += {{24{1'b0}}, reg_file[rs1][(i*8)+:8]} * $signed({{24{reg_file[rs2][7]}}, reg_file[rs2][7:0]});\n\t\t\t\t\tend\n\t\t\t\t\treg_file[rd] = reg_file[rd] + $signed(reg_result);\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 6) begin\n\t\t\t\t\t`uvm_info(\"CV_SDOTUSP_SC_MX\", \"Instruction CV_SDOTUSP_SC_MX detected successfully\", UVM_LOW);\n\t\t\t\t\tif (iteration_mx == 0) begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_result += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * {{24{reg_file[rs2][7]}}, reg_file[rs2][7:0]};\n\t\t\t\t\t\tend\n\t\t\t\t\t\treg_file[rd] = reg_file[rd] + reg_result;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_result += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * {{24{reg_file[rs2][7]}}, reg_file[rs2][7:0]};\n\t\t\t\t\t\tend\n\t\t\t\t\t\treg_file[rd] = reg_file[rd] + reg_result;\n\t\t\t\t\tend\n\t\t\t\t\titeration_mx = ~iteration_mx;\n\t\t\t\tend"
  },
  "cv_sdotusp_sci": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm6_ext = {{27{imm6[4]}}, imm6[3:0], imm6[5]};\n\t\t\t\treg_result = 0;\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_SDOTUSP_SCI_H\", \"Instruction CV_SDOTUSP_SCI_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_result += {{16{1'b0}}, reg_file[rs1][(i*8)+:16]} * $signed({{16{imm6_ext[15]}}, imm6_ext[15:0]});\n\t\t\t\t\tend\n\t\t\t\t\treg_file[rd] = reg_file[rd] + $signed(reg_result);\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_SDOTUSP_SCI_B\", \"Instruction CV_SDOTUSP_SCI_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_result += {{24{1'b0}}, reg_file[rs1][(i*8)+:8]} * $signed({{24{imm6_ext[7]}}, imm6_ext[7:0]});\n\t\t\t\t\tend\n\t\t\t\t\treg_file[rd] = reg_file[rd] + $signed(reg_result);\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 6) begin\n\t\t\t\t\t`uvm_info(\"CV_SDOTUSP_SCI_MX\", \"Instruction CV_SDOTUSP_SCI_MX detected successfully\", UVM_LOW);\n\t\t\t\t\tif (iteration_mx == 0) begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_result += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * {{24{imm6_ext[7]}}, imm6_ext[7:0]};\n\t\t\t\t\t\tend\n\t\t\t\t\t\treg_file[rd] = reg_file[rd] + reg_result;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_result += {{16{1'b0}}, reg_file[rs1][(i*16)+:16]} * {{24{imm6_ext[7]}}, imm6_ext[7:0]};\n\t\t\t\t\t\tend\n\t\t\t\t\t\treg_file[rd] = reg_file[rd] + reg_result;\n\t\t\t\t\tend\n\t\t\t\t\titeration_mx = ~iteration_mx;\n\t\t\t\tend"
  },

  "cv_sdotsp": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_result = 0;\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_SDOTSP_H\", \"Instruction CV_SDOTSP_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_result += $signed({{16{reg_file[rs1][(i*16)+15]}}, reg_file[rs1][(i*16)+:16]}) * $signed({{16{reg_file[rs2][(i*16)+15]}}, reg_file[rs2][(i*16)+:16]});\n\t\t\t\t\tend\n\t\t\t\t\treg_file[rd] = $signed(reg_file[rd]) + $signed(reg_result);\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_SDOTSP_B\", \"Instruction CV_SDOTSP_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_result += $signed({{24{reg_file[rs1][(i*8)+7]}}, reg_file[rs1][(i*8)+:8]}) * $signed({{24{reg_file[rs2][(i*8)+7]}}, reg_file[rs2][(i*8)+:8]});\n\t\t\t\t\tend\n\t\t\t\t\treg_file[rd] = $signed(reg_file[rd]) + $signed(reg_result);\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 6) begin\n\t\t\t\t\t`uvm_info(\"CV_SDOTSP_MX\", \"Instruction CV_SDOTSP_MX detected successfully\", UVM_LOW);\n\t\t\t\t\tif (iteration_mx == 0) begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_result += $signed({{16{reg_file[rs1][(i*16)+15]}}, reg_file[rs1][(i*16)+:16]}) * $signed({{24{reg_file[rs2][(i*8)+7]}}, reg_file[rs2][(i*8)+:8]});\n\t\t\t\t\t\tend\n\t\t\t\t\t\treg_file[rd] = reg_file[rd] + reg_result;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_result += $signed({{16{reg_file[rs1][(i*16)+15]}}, reg_file[rs1][(i*16)+:16]}) * $signed({{24{reg_file[rs2][((i+2)*8)+7]}}, reg_file[rs2][((i+2)*8)+:8]});\n\t\t\t\t\t\tend\n\t\t\t\t\t\treg_file[rd] = reg_file[rd] + reg_result;\n\t\t\t\t\tend\n\t\t\t\t\titeration_mx = ~iteration_mx;\n\t\t\t\tend"
  },
  "cv_sdotsp_sc": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_result = 0;\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_SDOTSP_SC_H\", \"Instruction CV_SDOTSP_SC_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_result += $signed({{16{reg_file[rs1][(i*16)+15]}}, reg_file[rs1][(i*16)+:16]}) * $signed({{16{reg_file[rs2][15]}}, reg_file[rs2][15:0]});\n\t\t\t\t\tend\n\t\t\t\t\treg_file[rd] = $signed(reg_file[rd]) + $signed(reg_result);\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_SDOTSP_SC_B\", \"Instruction CV_SDOTSP_SC_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_result += $signed({{24{reg_file[rs1][(i*8)+7]}}, reg_file[rs1][(i*8)+:8]}) * $signed({{24{reg_file[rs2][7]}}, reg_file[rs2][7:0]});\n\t\t\t\t\tend\n\t\t\t\t\treg_file[rd] = $signed(reg_file[rd]) + $signed(reg_result);\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 6) begin\n\t\t\t\t\t`uvm_info(\"CV_SDOTSP_SC_MX\", \"Instruction CV_SDOTSP_SC_MX detected successfully\", UVM_LOW);\n\t\t\t\t\tif (iteration_mx == 0) begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_result += $signed({{16{reg_file[rs1][(i*16)+15]}}, reg_file[rs1][(i*16)+:16]}) * $signed({{24{reg_file[rs2][7]}}, reg_file[rs2][7:0]});\n\t\t\t\t\t\tend\n\t\t\t\t\t\treg_file[rd] = reg_file[rd] + reg_result;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_result += $signed({{16{reg_file[rs1][(i*16)+15]}}, reg_file[rs1][(i*16)+:16]}) * $signed({{24{reg_file[rs2][7]}}, reg_file[rs2][7:0]});\n\t\t\t\t\t\tend\n\t\t\t\t\t\treg_file[rd] = reg_file[rd] + reg_result;\n\t\t\t\t\tend\n\t\t\t\t\titeration_mx = ~iteration_mx;\n\t\t\t\tend"
  },
  "cv_sdotsp_sci": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm6_ext = {{27{imm6[4]}}, imm6[3:0], imm6[5]};\n\t\t\t\treg_result = 0;\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_SDOTSP_SCI_H\", \"Instruction CV_SDOTSP_SCI_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_result += $signed({{16{reg_file[rs1][(i*16)+15]}}, reg_file[rs1][(i*16)+:16]}) * $signed({{16{imm6_ext[15]}}, imm6_ext[15:0]});\n\t\t\t\t\tend\n\t\t\t\t\treg_file[rd] = $signed(reg_file[rd]) + $signed(reg_result);\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_SDOTSP_SCI_B\", \"Instruction CV_SDOTSP_SCI_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_result += $signed({{24{reg_file[rs1][(i*8)+7]}}, reg_file[rs1][(i*8)+:8]}) * $signed({{24{imm6_ext[7]}}, imm6_ext[7:0]});\n\t\t\t\t\tend\n\t\t\t\t\treg_file[rd] = $signed(reg_file[rd]) + $signed(reg_result);\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 6) begin\n\t\t\t\t\t`uvm_info(\"CV_SDOTSP_SCI_MX\", \"Instruction CV_SDOTSP_SCI_MX detected successfully\", UVM_LOW);\n\t\t\t\t\tif (iteration_mx == 0) begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_result += $signed({{16{reg_file[rs1][(i*16)+15]}}, reg_file[rs1][(i*16)+:16]}) * $signed({{24{imm6_ext[7]}}, imm6_ext[7:0]});\n\t\t\t\t\t\tend\n\t\t\t\t\t\treg_file[rd] = reg_file[rd] + reg_result;\n\t\t\t\t\tend else begin\n\t\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\t\treg_result += $signed({{16{reg_file[rs1][(i*16)+15]}}, reg_file[rs1][(i*16)+:16]}) * $signed({{24{imm6_ext[7]}}, imm6_ext[7:0]});\n\t\t\t\t\t\tend\n\t\t\t\t\t\treg_file[rd] = reg_file[rd] + reg_result;\n\t\t\t\t\tend\n\t\t\t\t\titeration_mx = ~iteration_mx;\n\t\t\t\tend"
  },








  "cv_abs_w": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif ($signed(reg_file[rs1]) < 0) begin\n\t\t\t\t\treg_file[rd] = -reg_file[rs1];\n\t\t\t\tend else begin\n\t\t\t\t\treg_file[rd] = reg_file[rs1];\n\t\t\t\tend"
  },
  "cv_sle": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif ($signed(reg_file[rs1]) <= $signed(reg_file[rs2])) begin\n\t\t\t\t\treg_file[rd] = 1;\n\t\t\t\tend else begin\n\t\t\t\t\treg_file[rd] = 0;\n\t\t\t\tend" 
  },
  "cv_sleu": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (reg_file[rs1] <= reg_file[rs2]) begin\n\t\t\t\t\treg_file[rd] = 1;\n\t\t\t\tend else begin\n\t\t\t\t\treg_file[rd] = 0;\n\t\t\t\tend"
  },
  "cv_min_w": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif ($signed(reg_file[rs1]) < $signed(reg_file[rs2])) begin\n\t\t\t\t\treg_file[rd] = reg_file[rs1];\n\t\t\t\tend else begin\n\t\t\t\t\treg_file[rd] = reg_file[rs2];\n\t\t\t\tend"
  },
  "cv_minu_w": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (reg_file[rs1] < reg_file[rs2]) begin\n\t\t\t\t\treg_file[rd] = reg_file[rs1];\n\t\t\t\tend else begin\n\t\t\t\t\treg_file[rd] = reg_file[rs2];\n\t\t\t\tend"
  },
  "cv_max_w": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif ($signed(reg_file[rs1]) < $signed(reg_file[rs2])) begin\n\t\t\t\t\treg_file[rd] = reg_file[rs2];\n\t\t\t\tend else begin\n\t\t\t\t\treg_file[rd] = reg_file[rs1];\n\t\t\t\tend"
  },
  "cv_maxu_w": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (reg_file[rs1] < reg_file[rs2]) begin\n\t\t\t\t\treg_file[rd] = reg_file[rs2];\n\t\t\t\tend else begin\n\t\t\t\t\treg_file[rd] = reg_file[rs1];\n\t\t\t\tend"
  },
  "cv_exths": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = {{16{reg_file[rs1][15]}}, reg_file[rs1][15:0]};"
  },
  "cv_exthz": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = {{16{1'b0}}, reg_file[rs1][15:0]};"
  },
  "cv_extbs": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = {{24{reg_file[rs1][7]}}, reg_file[rs1][7:0]};"
  },
  "cv_extbz": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = {{16{1'b0}}, reg_file[rs1][7:0]};"
  },











  "cv_add": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_ADD_H\", \"Instruction CV_ADD_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*16)+:16] = (reg_file[rs1][(i*16)+:16] + reg_file[rs2][(i*16)+:16]) & 16'hFFFF;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_ADD_B\", \"Instruction CV_ADD_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*8)+:8] = (reg_file[rs1][(i*8)+:8] + reg_file[rs2][(i*8)+:8]) & 8'hFF;\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_add_sc": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_ADD_SC_H\", \"Instruction CV_ADD_SC_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*16)+:16] = (reg_file[rs1][(i*16)+:16] + reg_file[rs2][15:0]) & 16'hFFFF;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_ADD_SC_B\", \"Instruction CV_ADD_SC_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*8)+:8] = (reg_file[rs1][(i*8)+:8] + reg_file[rs2][7:0]) & 8'hFF;\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_add_sci": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm6_ext = {{27{imm6[4]}}, imm6[3:0], imm6[5]};\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_ADD_SCI_H\", \"Instruction CV_ADD_SCI_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*16)+:16] = (reg_file[rs1][(i*16)+:16] + imm6_ext[15:0]) & 16'hFFFF;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_ADD_SCI_B\", \"Instruction CV_ADD_SCI_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*8)+:8] = (reg_file[rs1][(i*8)+:8] + imm6_ext[7:0]) & 8'hFF;\n\t\t\t\t\tend\n\t\t\t\tend"
  },

  "cv_sub": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_SUB_H\", \"Instruction CV_SUB_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*16)+:16] = (reg_file[rs1][(i*16)+:16] - reg_file[rs2][(i*16)+:16]) & 16'hFFFF;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_SUB_B\", \"Instruction CV_SUB_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*8)+:8] = (reg_file[rs1][(i*8)+:8] - reg_file[rs2][(i*8)+:8]) & 8'hFF;\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_sub_sc": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_SUB_SC_H\", \"Instruction CV_SUB_SC_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*16)+:16] = (reg_file[rs1][(i*16)+:16] - reg_file[rs2][15:0]) & 16'hFFFF;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_SUB_SC_B\", \"Instruction CV_SUB_SC_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*8)+:8] = (reg_file[rs1][(i*8)+:8] - reg_file[rs2][7:0]) & 8'hFF;\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_sub_sci": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm6_ext = {{27{imm6[4]}}, imm6[3:0], imm6[5]};\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_SUB_SCI_H\", \"Instruction CV_SUB_SCI_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*16)+:16] = (reg_file[rs1][(i*16)+:16] - imm6_ext[15:0]) & 16'hFFFF;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_SUB_SCI__B\", \"Instruction CV_SUB_SCI_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*8)+:8] = (reg_file[rs1][(i*8)+:8] - imm6_ext[7:0]) & 8'hFF;\n\t\t\t\t\tend\n\t\t\t\tend"
  },

  "cv_avg": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_AVG_H\", \"Instruction CV_AVG_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*16)+:16] = $signed((reg_file[rs1][(i*16)+:16] + reg_file[rs2][(i*16)+:16]) & 16'hFFFF) >>> 1;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_AVG_B\", \"Instruction CV_AVG_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*8)+:8] = $signed((reg_file[rs1][(i*8)+:8] + reg_file[rs2][(i*8)+:8]) & 8'hFF) >>> 1;\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_avg_sc": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_AVG_SC_H\", \"Instruction CV_AVG_SC_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*16)+:16] = $signed((reg_file[rs1][(i*16)+:16] + reg_file[rs2][15:0]) & 16'hFFFF) >>> 1;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_AVG_SC_B\", \"Instruction CV_AVG_SC_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*8)+:8] = $signed((reg_file[rs1][(i*8)+:8] + reg_file[rs2][7:0]) & 8'hFF) >>> 1;\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_avg_sci": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm6_ext = {{27{imm6[4]}}, imm6[3:0], imm6[5]};\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_AVG_SCI_H\", \"Instruction CV_AVG_SCI_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*16)+:16] = $signed((reg_file[rs1][(i*16)+:16] + imm6_ext[15:0]) & 16'hFFFF) >>> 1;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_AVG_SCI_B\", \"Instruction CV_AVG_SCI_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*8)+:8] = $signed((reg_file[rs1][(i*8)+:8] + imm6_ext[7:0]) & 8'hFF) >>> 1;\n\t\t\t\t\tend\n\t\t\t\tend"
  },

  "cv_avgu": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_AVGU_H\", \"Instruction CV_AVGU_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*16)+:16] = ((reg_file[rs1][(i*16)+:16] + reg_file[rs2][(i*16)+:16]) & 16'hFFFF) >> 1;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_AVGU_B\", \"Instruction CV_AVGU_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*8)+:8] = ((reg_file[rs1][(i*8)+:8] + reg_file[rs2][(i*8)+:8]) & 8'hFF) >> 1;\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_avgu_sc": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_AVGU_SC_H\", \"Instruction CV_AVGU_SC_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*16)+:16] = ((reg_file[rs1][(i*16)+:16] + reg_file[rs2][15:0]) & 16'hFFFF) >> 1;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_AVGU_SC_B\", \"Instruction CV_AVGU_SC_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*8)+:8] = ((reg_file[rs1][(i*8)+:8] + reg_file[rs2][7:0]) & 8'hFF) >> 1;\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_avgu_sci": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm6_ext = {26'b0, imm6[4], imm6[3:0], imm6[5]};\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_AVGU_SCI_H\", \"Instruction CV_AVGU_SCI_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*16)+:16] = ((reg_file[rs1][(i*16)+:16] + imm6_ext[15:0]) & 16'hFFFF) >> 1;\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_AVGU_SCI_B\", \"Instruction CV_AVGU_SCI_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*8)+:8] = ((reg_file[rs1][(i*8)+:8] + imm6_ext[7:0]) & 8'hFF) >> 1;\n\t\t\t\t\tend\n\t\t\t\tend"
  },

  "cv_min": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_MIN_H\", \"Instruction CV_MIN_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\tif ($signed(reg_file[rs1][(i*16)+:16]) < $signed(reg_file[rs2][(i*16)+:16])) begin\n\t\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs1][(i*16)+:16];\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs2][(i*16)+:16];\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_MIN_B\", \"Instruction CV_MIN_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\tif ($signed(reg_file[rs1][(i*8)+:8]) < $signed(reg_file[rs2][(i*8)+:8])) begin\n\t\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs1][(i*8)+:8];\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs2][(i*8)+:8];\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_min_sc": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_MIN_SC_H\", \"Instruction CV_MIN_SC_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\tif ($signed(reg_file[rs1][(i*16)+:16]) < $signed(reg_file[rs2][15:0])) begin\n\t\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs1][(i*16)+:16];\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs2][15:0];\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_MIN_SC_B\", \"Instruction CV_MIN_SC_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\tif ($signed(reg_file[rs1][(i*8)+:8]) < $signed(reg_file[rs2][7:0])) begin\n\t\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs1][(i*8)+:8];\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs2][7:0];\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_min_sci": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm6_ext = {{27{imm6[4]}}, imm6[3:0], imm6[5]};\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_MIN_SCI_H\", \"Instruction CV_MIN_SCI_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\tif ($signed(reg_file[rs1][(i*16)+:16]) < $signed(imm6_ext[15:0])) begin\n\t\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs1][(i*16)+:16];\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\treg_file[rd][(i*16)+:16] = imm6_ext[15:0];\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_MIN_SCI_B\", \"Instruction CV_MIN_SCI_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\tif ($signed(reg_file[rs1][(i*8)+:8]) < $signed(imm6_ext[7:0])) begin\n\t\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs1][(i*8)+:8];\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\treg_file[rd][(i*8)+:8] = imm6_ext[7:0];\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend"
  },

  "cv_minu": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_MINU_H\", \"Instruction CV_MINU_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\tif (reg_file[rs1][(i*16)+:16] < reg_file[rs2][(i*16)+:16]) begin\n\t\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs1][(i*16)+:16];\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs2][(i*16)+:16];\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_MINU_B\", \"Instruction CV_MINU_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\tif (reg_file[rs1][(i*8)+:8] < reg_file[rs2][(i*8)+:8]) begin\n\t\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs1][(i*8)+:8];\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs2][(i*8)+:8];\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_minu_sc": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_MINU_SC_H\", \"Instruction CV_MINU_SC_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\tif (reg_file[rs1][(i*16)+:16] < reg_file[rs2][15:0]) begin\n\t\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs1][(i*16)+:16];\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs2][15:0];\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_MINU_SC_B\", \"Instruction CV_MINU_SC_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\tif (reg_file[rs1][(i*8)+:8] < reg_file[rs2][7:0]) begin\n\t\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs1][(i*8)+:8];\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs2][7:0];\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_minu_sci": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm6_ext = {26'b0, imm6[4], imm6[3:0], imm6[5]};\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_MINU_SCI_H\", \"Instruction CV_MINU_SCI_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\tif (reg_file[rs1][(i*16)+:16] < imm6_ext[15:0]) begin\n\t\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs1][(i*16)+:16];\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\treg_file[rd][(i*16)+:16] = imm6_ext[15:0];\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_MINU_SCI_B\", \"Instruction CV_MINU_SCI_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\tif (reg_file[rs1][(i*8)+:8] < imm6_ext[7:0]) begin\n\t\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs1][(i*8)+:8];\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\treg_file[rd][(i*8)+:8] = imm6_ext[7:0];\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend"
  },

  "cv_max": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_MAX_H\", \"Instruction CV_MAX_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\tif ($signed(reg_file[rs1][(i*16)+:16]) > $signed(reg_file[rs2][(i*16)+:16])) begin\n\t\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs1][(i*16)+:16];\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs2][(i*16)+:16];\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_MAX_B\", \"Instruction CV_MAX_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\tif ($signed(reg_file[rs1][(i*8)+:8]) > $signed(reg_file[rs2][(i*8)+:8])) begin\n\t\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs1][(i*8)+:8];\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs2][(i*8)+:8];\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_max_sc": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_MAX_SC_H\", \"Instruction CV_MAX_SC_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\tif ($signed(reg_file[rs1][(i*16)+:16]) > $signed(reg_file[rs2][15:0])) begin\n\t\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs1][(i*16)+:16];\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs2][15:0];\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_MAX_SC_B\", \"Instruction CV_MAX_SC_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\tif ($signed(reg_file[rs1][(i*8)+:8]) > $signed(reg_file[rs2][7:0])) begin\n\t\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs1][(i*8)+:8];\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs2][7:0];\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_max_sci": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm6_ext = {{27{imm6[4]}}, imm6[3:0], imm6[5]};\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_MAX_SCI_H\", \"Instruction CV_MAX_SCI_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\tif ($signed(reg_file[rs1][(i*16)+:16]) > $signed(imm6_ext[15:0])) begin\n\t\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs1][(i*16)+:16];\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\treg_file[rd][(i*16)+:16] = imm6_ext[15:0];\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_MAX_SCI_B\", \"Instruction CV_MAX_SCI_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\tif ($signed(reg_file[rs1][(i*8)+:8]) > $signed(imm6_ext[7:0])) begin\n\t\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs1][(i*8)+:8];\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\treg_file[rd][(i*8)+:8] = imm6_ext[7:0];\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend"
  },

  "cv_maxu": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_MAXU_H\", \"Instruction CV_MAXU_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\tif (reg_file[rs1][(i*16)+:16] > reg_file[rs2][(i*16)+:16]) begin\n\t\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs1][(i*16)+:16];\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs2][(i*16)+:16];\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_MAXU_B\", \"Instruction CV_MAXU_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\tif (reg_file[rs1][(i*8)+:8] > reg_file[rs2][(i*8)+:8]) begin\n\t\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs1][(i*8)+:8];\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs2][(i*8)+:8];\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_maxu_sc": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_MAXU_SC_H\", \"Instruction CV_MAXU_SC_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\tif (reg_file[rs1][(i*16)+:16] > reg_file[rs2][15:0]) begin\n\t\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs1][(i*16)+:16];\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs2][15:0];\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_MAXU_SC_B\", \"Instruction CV_MAXU_SC_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\tif (reg_file[rs1][(i*8)+:8] > reg_file[rs2][7:0]) begin\n\t\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs1][(i*8)+:8];\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs2][7:0];\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_maxu_sci": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm6_ext = {26'b0, imm6[4], imm6[3:0], imm6[5]};\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_MAXU_SCI_H\", \"Instruction CV_MAXU_SCI_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\tif (reg_file[rs1][(i*16)+:16] > imm6_ext[15:0]) begin\n\t\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs1][(i*16)+:16];\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\treg_file[rd][(i*16)+:16] = imm6_ext[15:0];\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_MAXU_SCI_B\", \"Instruction CV_MAXU_SCI_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\tif (reg_file[rs1][(i*8)+:8] > imm6_ext[7:0]) begin\n\t\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs1][(i*8)+:8];\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\treg_file[rd][(i*8)+:8] = imm6_ext[7:0];\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend"
  },

  "cv_srl": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_SRL_H\", \"Instruction CV_SRL_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs1][(i*16)+:16] >> (reg_file[rs2][(i*16)+:16] & 16'h000F);\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_SRL_B\", \"Instruction CV_SRL_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs1][(i*8)+:8] >> (reg_file[rs2][(i*8)+:8] & 8'h07);\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_srl_sc": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_SRL_SC_H\", \"Instruction CV_SRL_SC_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs1][(i*16)+:16] >> (reg_file[rs2][15:0] & 16'h000F);\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_SRL_SC_B\", \"Instruction CV_SRL_SC_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs1][(i*8)+:8] >> (reg_file[rs2][7:0] & 8'h07);\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_srl_sci": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm6_ext = {26'b0, imm6[4], imm6[3:0], imm6[5]};\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_SRL_SCI_H\", \"Instruction CV_SRL_SCI_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs1][(i*16)+:16] >> (imm6_ext[15:0] & 16'h000F);\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_SRL_SCI_B\", \"Instruction CV_SRL_SCI_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs1][(i*8)+:8] >> (imm6_ext[7:0] & 8'h07);\n\t\t\t\t\tend\n\t\t\t\tend"
  },

  "cv_sra": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_SRA_H\", \"Instruction CV_SRA_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*16)+:16] = $signed(reg_file[rs1][(i*16)+:16]) >>> (reg_file[rs2][(i*16)+:16] & 16'h000F);\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_SRA_B\", \"Instruction CV_SRA_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*8)+:8] = $signed(reg_file[rs1][(i*8)+:8]) >>> (reg_file[rs2][(i*8)+:8] & 8'h07);\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_sra_sc": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_SRA_SC_H\", \"Instruction CV_SRA_SC_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*16)+:16] = $signed(reg_file[rs1][(i*16)+:16]) >>> (reg_file[rs2][15:0] & 16'h000F);\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_SRA_SC_B\", \"Instruction CV_SRA_SC_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*8)+:8] = $signed(reg_file[rs1][(i*8)+:8]) >>> (reg_file[rs2][7:0] & 8'h07);\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_sra_sci": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm6_ext = {26'b0, imm6[4], imm6[3:0], imm6[5]};\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_SRA_SCI_H\", \"Instruction CV_SRA_SCI_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*16)+:16] = $signed(reg_file[rs1][(i*16)+:16]) >>> (imm6_ext[15:0] & 16'h000F);\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_SRA_SCI_B\", \"Instruction CV_SRA_SCI_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*8)+:8] = $signed(reg_file[rs1][(i*8)+:8]) >>> (imm6_ext[7:0] & 8'h07);\n\t\t\t\t\tend\n\t\t\t\tend"
  },

  "cv_sll": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_SLL_H\", \"Instruction CV_SLL_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs1][(i*16)+:16] << (reg_file[rs2][(i*16)+:16] & 16'h000F);\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_SLL_B\", \"Instruction CV_SLL_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs1][(i*8)+:8] << (reg_file[rs2][(i*8)+:8] & 8'h07);\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_sll_sc": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_SLL_SC_H\", \"Instruction CV_SLL_SC_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs1][(i*16)+:16] << (reg_file[rs2][15:0] & 16'h000F);\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_SLL_SC_B\", \"Instruction CV_SLL_SC_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs1][(i*8)+:8] << (reg_file[rs2][7:0] & 8'h07);\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_sll_sci": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm6_ext = {26'b0, imm6[4], imm6[3:0], imm6[5]};\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_SLL_SCI_H\", \"Instruction CV_SLL_SCI_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs1][(i*16)+:16] << (imm6_ext[15:0] & 16'h000F);\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_SLL_SCI_B\", \"Instruction CV_SLL_SCI_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs1][(i*8)+:8] << (imm6_ext[7:0] & 8'h07);\n\t\t\t\t\tend\n\t\t\t\tend"
  },

  "cv_or": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_OR_H\", \"Instruction CV_OR_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs1][(i*16)+:16] | reg_file[rs2][(i*16)+:16];\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_OR_B\", \"Instruction CV_OR_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs1][(i*8)+:8] | reg_file[rs2][(i*8)+:8];\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_or_sc": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_OR_SC_H\", \"Instruction CV_OR_SC_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs1][(i*16)+:16] | reg_file[rs2][15:0];\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_OR_SC_B\", \"Instruction CV_OR_SC_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs1][(i*8)+:8] | reg_file[rs2][7:0];\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_or_sci": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm6_ext = {{27{imm6[4]}}, imm6[3:0], imm6[5]};\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_OR_SCI_H\", \"Instruction CV_OR_SCI_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs1][(i*16)+:16] | imm6_ext[15:0];\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_OR_SCI_B\", \"Instruction CV_OR_SCI_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs1][(i*8)+:8] | imm6_ext[7:0];\n\t\t\t\t\tend\n\t\t\t\tend"
  },

  "cv_xor": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_XOR_H\", \"Instruction CV_XOR_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs1][(i*16)+:16] ^ reg_file[rs2][(i*16)+:16];\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_XOR_B\", \"Instruction CV_XOR_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs1][(i*8)+:8] ^ reg_file[rs2][(i*8)+:8];\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_xor_sc": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_XOR_SC_H\", \"Instruction CV_XOR_SC_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs1][(i*16)+:16] ^ reg_file[rs2][15:0];\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_XOR_SC_B\", \"Instruction CV_XOR_SC_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs1][(i*8)+:8] ^ reg_file[rs2][7:0];\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_xor_sci": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm6_ext = {{27{imm6[4]}}, imm6[3:0], imm6[5]};\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_XOR_SCI_H\", \"Instruction CV_XOR_SCI_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs1][(i*16)+:16] ^ imm6_ext[15:0];\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_XOR_SCI_B\", \"Instruction CV_XOR_SCI_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs1][(i*8)+:8] ^ imm6_ext[7:0];\n\t\t\t\t\tend\n\t\t\t\tend"
  },

  "cv_and": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_AND_H\", \"Instruction CV_AND_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs1][(i*16)+:16] & reg_file[rs2][(i*16)+:16];\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_AND_B\", \"Instruction CV_AND_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs1][(i*8)+:8] & reg_file[rs2][(i*8)+:8];\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_and_sc": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_AND_SC_H\", \"Instruction CV_AND_SC_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs1][(i*16)+:16] & reg_file[rs2][15:0];\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_AND_SC_B\", \"Instruction CV_AND_SC_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs1][(i*8)+:8] & reg_file[rs2][7:0];\n\t\t\t\t\tend\n\t\t\t\tend"
  },
  "cv_and_sci": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm6_ext = {{27{imm6[4]}}, imm6[3:0], imm6[5]};\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_AND_SCI_H\", \"Instruction CV_AND_SCI_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs1][(i*16)+:16] & imm6_ext[15:0];\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_AND_SCI_B\", \"Instruction CV_AND_SCI_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs1][(i*8)+:8] & imm6_ext[7:0];\n\t\t\t\t\tend\n\t\t\t\tend"
  },

  "cv_abs": {
    "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (csr_reg_file[12'h0A0] == 2) begin\n\t\t\t\t\t`uvm_info(\"CV_ABS_H\", \"Instruction CV_ABS_H detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 2; i++) begin\n\t\t\t\t\t\tif ($signed(reg_file[rs1][(i*16)+:16]) < 0) begin\n\t\t\t\t\t\t\treg_file[rd][(i*16)+:16] = -reg_file[rs1][(i*16)+:16];\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\treg_file[rd][(i*16)+:16] = reg_file[rs1][(i*16)+:16];\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend else if (csr_reg_file[12'h0A0] == 1) begin\n\t\t\t\t\t`uvm_info(\"CV_ABS_B\", \"Instruction CV_ABS_B detected successfully\", UVM_LOW);\n\t\t\t\t\tfor (int i = 0; i < 4; i++) begin\n\t\t\t\t\t\tif ($signed(reg_file[rs1][(i*8)+:8]) < 0) begin\n\t\t\t\t\t\t\treg_file[rd][(i*8)+:8] = -reg_file[rs1][(i*8)+:8];\n\t\t\t\t\t\tend else begin\n\t\t\t\t\t\t\treg_file[rd][(i*8)+:8] = reg_file[rs1][(i*8)+:8];;\n\t\t\t\t\t\tend\n\t\t\t\t\tend\n\t\t\t\tend"
  },











  "div": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (reg_file[rs2] == 0) begin\n\t\t\t\t\treg_file[rd] = 32'hFFFFFFFF;\n\t\t\t\tend else if ((reg_file[rs1] == 32'h80000000) && (reg_file[rs2] == -1)) begin\n\t\t\t\t\treg_file[rd] = 32'h80000000;\n\t\t\t\tend else begin\n\t\t\t\t\treg_file[rd] = $signed(reg_file[rs1]) / $signed(reg_file[rs2]);\n\t\t\t\tend"
  },
  "divu": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (reg_file[rs2] == 0) begin\n\t\t\t\t\treg_file[rd] = 32'hFFFFFFFF;\n\t\t\t\tend else begin\n\t\t\t\t\treg_file[rd] = reg_file[rs1] / reg_file[rs2];\n\t\t\t\tend"
  },
  "ebreak": {
      "impl": "// ebreak"
  },
  "ecall": {
      "impl": "// ecall"
  },
  "fence": {
      "impl": "// fence"
  },
  "jal": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timmuj = {{11{jimm20[19]}},jimm20[19], jimm20[7:0], jimm20[8], jimm20[18:9], 1'b0};\n\t\t\t\treg_file[rd] = pc + 4;\n\t\t\t\tpc = pc + immuj;\n\t\t\t\tincr = 0;"
  },
  "jalr": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = pc + 4;\n\t\t\t\tpc = (reg_file[rs1] + imm12) & ~1;\n\t\t\t\tincr = 0;"
  },
  "lb": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm12_ext = {{20{imm12[11]}}, imm12};\n\t\t\t\treg_file[rd] = {{24{mem[reg_file[rs1] + imm12_ext][7]}}, mem[reg_file[rs1] + imm12_ext][7:0]};"
  },
  "lbu": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm12_ext = {{20{imm12[11]}}, imm12};\n\t\t\t\treg_file[rd] = {24'b0, mem[reg_file[rs1] + imm12_ext][7:0]};"
  },
  "lh": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm12_ext = {{20{imm12[11]}}, imm12};\n\t\t\t\treg_file[rd] = {{16{mem[reg_file[rs1] + imm12_ext + 1][7]}}, mem[reg_file[rs1] + imm12_ext + 1][7:0], mem[reg_file[rs1] + imm12_ext][7:0]};"
  },
  "lhu": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm12_ext = {{20{imm12[11]}}, imm12};\n\t\t\t\treg_file[rd] = {16'b0, mem[reg_file[rs1] + imm12_ext + 1][7:0], mem[reg_file[rs1] + imm12_ext][7:0]};"
  },
  "lui": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = imm20 << 12;"
  },
  "lw": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm12_ext = {{20{imm12[11]}}, imm12};\n\t\t\t\treg_file[rd] = {mem[reg_file[rs1] + imm12_ext + 3][7:0], mem[reg_file[rs1] + imm12_ext + 2][7:0], mem[reg_file[rs1] + imm12_ext + 1][7:0], mem[reg_file[rs1] + imm12_ext][7:0]};"
  },
  "mul": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_mul = $signed(reg_file[rs1]) * $signed(reg_file[rs2]);\n\t\t\t\treg_file[rd] = reg_mul[31:0];"
  },
  "mulh": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_mul = $signed(reg_file[rs1]) * $signed(reg_file[rs2]);\n\t\t\t\treg_file[rd] = reg_mul[63:32];"
  },
  "mulhsu": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_mul = $signed({{32{reg_file[rs1][31]}}, reg_file[rs1]}) * {32'b0, reg_file[rs2]};\n\t\t\t\treg_file[rd] = reg_mul[63:32];"
  },
  "mulhu": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_mul = reg_file[rs1] * reg_file[rs2];\n\t\t\t\treg_file[rd] = reg_mul[63:32];"
  },
  "or": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = reg_file[rs1] | reg_file[rs2];"
  },
  "ori": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm12_ext = {{20{imm12[11]}}, imm12};\n\t\t\t\treg_file[rd] = reg_file[rs1] | imm12_ext;"
  },
  "rem": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (reg_file[rs2] == 0) begin\n\t\t\t\t\treg_file[rd] = reg_file[rs1];\n\t\t\t\tend else if ((reg_file[rs1] == 32'h80000000) && (reg_file[rs2] == -1)) begin\n\t\t\t\t\treg_file[rd] = 0;\n\t\t\t\tend else begin\n\t\t\t\t\treg_file[rd] = $signed(reg_file[rs1]) % $signed(reg_file[rs2]);\n\t\t\t\tend"
  },
  "remu": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (reg_file[rs2] == 0) begin\n\t\t\t\t\treg_file[rd] = reg_file[rs1];\n\t\t\t\tend else begin\n\t\t\t\t\treg_file[rd] = reg_file[rs1] % reg_file[rs2];\n\t\t\t\tend"
  },
  "sb": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timms = {imm12hi, imm12lo};\n\t\t\t\timms_ext = {{20{imms[11]}}, imms};\n\t\t\t\tmem[reg_file[rs1] + imms_ext][7:0] = reg_file[rs2][7:0];"
  },
  "sh": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timms = {imm12hi, imm12lo};\n\t\t\t\timms_ext = {{20{imms[11]}}, imms};\n\t\t\t\tmem[reg_file[rs1] + imms_ext][15:0] = reg_file[rs2][7:0];\n\t\t\t\tmem[reg_file[rs1] + imms_ext + 1] = reg_file[rs2][15:8];"
  },
  "sll": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = reg_file[rs1] << reg_file[rs2][4:0];"
  },
  "slli": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = reg_file[rs1] << shamtw;"
  },
 "slt": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif ($signed(reg_file[rs1]) < $signed(reg_file[rs2]))\n\t\t\t\t\treg_file[rd] = 1;\n\t\t\t\telse\n\t\t\t\t\treg_file[rd] = 0;"
  },
  "slti": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif ($signed(reg_file[rs1]) < $signed(imm12))\n\t\t\t\t\treg_file[rd] = 1;\n\t\t\t\telse\n\t\t\t\t\treg_file[rd] = 0;"
  },
  "sltiu": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (reg_file[rs1] < imm12)\n\t\t\t\t\treg_file[rd] = 1;\n\t\t\t\telse\n\t\t\t\t\treg_file[rd] = 0;"
  },
  "sltu": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\tif (reg_file[rs1] < reg_file[rs2])\n\t\t\t\t\treg_file[rd] = 1;\n\t\t\t\telse\n\t\t\t\t\treg_file[rd] = 0;"
  },
  "sra": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = $signed(reg_file[rs1]) >>> reg_file[rs2][4:0];"
  },
  "srai": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = $signed(reg_file[rs1]) >>> shamtw;"
  },
  "srl": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = reg_file[rs1] >> reg_file[rs2][4:0];"
  },
  "srli": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = reg_file[rs1] >> shamtw;"
  },
  "sub": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = reg_file[rs1] - reg_file[rs2];"
  },
  "sw": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timms = {imm12hi, imm12lo};\n\t\t\t\timms_ext = {{20{imms[11]}}, imms};\n\t\t\t\tmem[reg_file[rs1] + imms_ext] = reg_file[rs2][7:0];\n\t\t\t\tmem[reg_file[rs1] + imms_ext + 1] = reg_file[rs2][15:8];\n\t\t\t\tmem[reg_file[rs1] + imms_ext + 2] = reg_file[rs2][23:16];\n\t\t\t\tmem[reg_file[rs1] + imms_ext + 3] = reg_file[rs2][31:24];"
  },
  "xor": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\treg_file[rd] = reg_file[rs1] ^ reg_file[rs2];"
  },
  "xori": {
      "impl": "reg_rs1_prev = reg_file[rs1];\n\t\t\t\treg_rs2_prev = reg_file[rs2];\n\t\t\t\timm12_ext = {{20{imm12[11]}}, imm12};\n\t\t\t\treg_file[rd] = reg_file[rs1] ^ imm12_ext;"
  },
  "mret": {
      "impl": "// mret: return from machine mode exception\n\t\t\t\tpc = csr_reg_file[12'h341]; // mepc CSR\n\t\t\t\tincr = 0;"
  },
  "wfi": {
      "impl": "// wfi: wait for interrupt (treated as no-op in this model)\n\t\t\t\tincr = 0;"
}
}