#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-R' '-f' '../tb_assert_simulation.vc' '-sverilog' '-assert' 'enable_diag' '-debug_all' '+define+ASSERT_ON' '-l' 'log/tb_assert_simulation-VCS_SVA.log' '-assert' 'quiet+maxfail=20' 2>&1
