/**
 * \file IfxSmu_cfg.h
 * \brief SMU configuration file
 *
 *
 * \copyright Copyright (c) 2012 Infineon Technologies AG. All rights reserved.
 *
 * $Revision: 001 $
 * $Date: 24-05-2013 12:09 +0530 $
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Infineon Technologies AG (Infineon) is supplying this file for use
 * exclusively with Infineon's microcontroller products. This file can be freely
 * distributed within development tools that are supporting such microcontroller
 * products.
 *
 * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
 * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
 * INFINEON SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL,
 * OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
 *
 * \author Puneetha Mukherjee <puneetha.mukherjee@infineon.com>
 *
 */
#ifndef IFXSMU_CFG_H
#define IFXSMU_CFG_H
 
/* AD31 - AD0 enable in case if SMU rest is enabled */
#define IFXSMU_AD0_RST_MASK       (0xffffU)
#define IFXSMU_AD1_RST_MASK       (0xffffU)
#define IFXSMU_AD2_RST_MASK       (0xffffU)
#define IFXSMU_AD3_RST_MASK       (0xffffU)
#define IFXSMU_AD4_RST_MASK       (0xffffU)
#define IFXSMU_AD5_RST_MASK       (0xffffU)
#define IFXSMU_AD6_RST_MASK       (0xffffU)
#endif 
  /* IFXSMU_CFG_H */
