// Seed: 2387322398
module module_0;
  logic [7:0] id_1;
  assign module_1.id_4 = 0;
  assign id_1[1] = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input tri id_2,
    input tri1 id_3,
    output wire id_4,
    input wire id_5,
    input supply1 id_6
);
  tri id_8 = id_0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0
    , id_6,
    input uwire id_1,
    input wire  id_2,
    input tri   id_3,
    input wire  id_4
);
  wire id_7;
  module_0 modCall_1 ();
endmodule
