{:input (genetic.crossover/dumb-crossover 1507947478 (genetic.mutation/change-constant-value 1631608517 (genetic.mutation/change-names-remove-clause 1606644039 (genetic.mutation/change-names-remove-clause 1642850464 (genetic.crossover/dumb-crossover 843307757 (genetic.representation/genetic-representation "examples/58089.483E472F.blif") (genetic.representation/genetic-representation "examples/58400.B24FC9C1.blif"))))) (genetic.mutation/change-names-remove-clause 386150619 (genetic.mutation/change-constant-value 1312674763 (genetic.representation/genetic-representation "examples/58030.B227B96A.blif")))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_3 , \\wire:missing_edge );\n  wire \\:missing_edge ;\n  input \\wire0_:missing_3 ;\n  wire \\wire0_:missing_3 ;\n  wire wire2;\n  wire \\wire4_:missing ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , \\wire0_:missing_3  };\n  assign wire2 = 1'h0;\n  assign \\wire4_:missing  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount6020635C/5EC88DC6.v:3.1-15.10\" *)\nmodule postsynth(\\wire0_:missing_3 , \\wire:missing_edge );\n  (* src = \"/tmp/fuzzmount6020635C/5EC88DC6.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount6020635C/5EC88DC6.v:5.9-5.26\" *)\n  input \\wire0_:missing_3 ;\n  wire \\wire0_:missing_3 ;\n  (* src = \"/tmp/fuzzmount6020635C/5EC88DC6.v:7.8-7.13\" *)\n  wire wire2;\n  (* src = \"/tmp/fuzzmount6020635C/5EC88DC6.v:8.8-8.23\" *)\n  wire \\wire4_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/5EC88DC6.v:9.10-9.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge  & \\wire0_:missing_3 ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire2 = 1'h0;\n  assign \\wire4_:missing  = 1'h1;\nendmodule\n", :proof {:exit 16, :out "SBY 12:57:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4] Copy '/tmp/fuzzmount6020635C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4/src/top.v'.\nSBY 12:57:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4] Copy '/tmp/fuzzmount6020635C/5EC88DC6.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4/src/5EC88DC6.v'.\nSBY 12:57:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4] Copy '/tmp/fuzzmount6020635C/5EC88DC6.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4/src/5EC88DC6.post.v'.\nSBY 12:57:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4] engine_0: abc pdr\nSBY 12:57:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 12:57:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4] base: /tmp/fuzzmount6020635C/top.v:7: Warning: Identifier `\\clk' is implicitly declared.\nSBY 12:57:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4] base: Warning: found logic loop in module postsynth:\nSBY 12:57:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4] base: cell $and$/tmp/fuzzmount6020635C/5EC88DC6.post.v:17$9 ($and)\nSBY 12:57:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4] base: wire \\wire:missing_edge\nSBY 12:57:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4] base: Warning: found logic loop in module presynth:\nSBY 12:57:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4] base: cell $shr$/tmp/fuzzmount6020635C/5EC88DC6.v:11$10 ($shr)\nSBY 12:57:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4] base: wire \\wire:missing_edge\nSBY 12:57:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:57:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4] base: finished (returncode=0)\nSBY 12:57:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 12:57:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4] aig: Warning: found logic loop in module postsynth:\nSBY 12:57:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4] aig: cell $and$/tmp/fuzzmount6020635C/5EC88DC6.post.v:17$9 ($and)\nSBY 12:57:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4] aig: wire \\wire:missing_edge\nSBY 12:57:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4] aig: Warning: found logic loop in module presynth:\nSBY 12:57:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4] aig: cell $shr$/tmp/fuzzmount6020635C/5EC88DC6.v:11$10 ($shr)\nSBY 12:57:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4] aig: wire \\wire:missing_edge\nSBY 12:57:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:57:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4] aig: bash: line 1:  4285 Segmentation fault: 11  /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\nSBY 12:57:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4] aig: finished (returncode=139)\nSBY 12:57:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4] aig: task failed. ERROR.\nSBY 12:57:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 12:57:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)\nSBY 12:57:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4'.\nSBY 12:57:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbbpts3k4] DONE (ERROR, rc=16)\n", :err ""}}}