#-----------------------------------------------------------
# Vivado v2015.4.2 (64-bit)
# SW Build 1494164 on Fri Feb 26 04:18:54 MST 2016
# IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
# Start of session at: Tue Jan 10 00:05:00 2017
# Process ID: 119115
# Current directory: /home/xuchang/nas/project/daTuner/evaluation/vivado/daTuner/diffeq1/rank1
# Command line: vivado -mode batch -source run_vivado.tcl
# Log file: /home/xuchang/nas/project/daTuner/evaluation/vivado/daTuner/diffeq1/rank1/vivado.log
# Journal file: /home/xuchang/nas/project/daTuner/evaluation/vivado/daTuner/diffeq1/rank1/vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl
# set design diffeq1
# set type daTuner
# set path /home/xuchang/nas/project/daTuner/evaluation/vivado//daTuner/diffeq1
# set srcdir /home/xuchang/nas/project/daTuner/evaluation/vivado_design//$design/
# set rank 1
# set workdir $path/rank$rank/
# set outputDir $workdir/output
# file delete -force $outputDir
# file mkdir $outputDir
# read_xdc $workdir/design.xdc
# read_verilog $srcdir/$design.v
# synth_design -top diffeq_paj_convert
Command: synth_design -top diffeq_paj_convert
Starting synth_design
Using part: xc7vx485tffg1157-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.348 ; gain = 176.129 ; free physical = 18628 ; free virtual = 62716
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'diffeq_paj_convert' [/home/xuchang/nas/project/daTuner/evaluation/vivado_design/diffeq1/diffeq1.v:1]
INFO: [Synth 8-256] done synthesizing module 'diffeq_paj_convert' (1#1) [/home/xuchang/nas/project/daTuner/evaluation/vivado_design/diffeq1/diffeq1.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1140.785 ; gain = 216.566 ; free physical = 18586 ; free virtual = 62675
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1140.785 ; gain = 216.566 ; free physical = 18584 ; free virtual = 62675
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/xuchang/nas/project/daTuner/evaluation/vivado/daTuner/diffeq1/rank1/design.xdc]
Finished Parsing XDC File [/home/xuchang/nas/project/daTuner/evaluation/vivado/daTuner/diffeq1/rank1/design.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1545.715 ; gain = 0.000 ; free physical = 18100 ; free virtual = 62291
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 119128 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1545.746 ; gain = 621.527 ; free physical = 18095 ; free virtual = 62287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1545.746 ; gain = 621.527 ; free physical = 18095 ; free virtual = 62287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1545.746 ; gain = 621.527 ; free physical = 18095 ; free virtual = 62287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1545.746 ; gain = 621.527 ; free physical = 18095 ; free virtual = 62287
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                 2x32  Multipliers := 2     
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module diffeq_paj_convert 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                 2x32  Multipliers := 2     
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1545.746 ; gain = 621.527 ; free physical = 18095 ; free virtual = 62287
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP u_var2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP u_var2.
DSP Report: operator u_var2 is absorbed into DSP u_var2.
DSP Report: operator u_var2 is absorbed into DSP u_var2.
DSP Report: Generating DSP u_var2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP u_var2.
DSP Report: operator u_var2 is absorbed into DSP u_var2.
DSP Report: operator u_var2 is absorbed into DSP u_var2.
DSP Report: Generating DSP u_var2, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP u_var2.
DSP Report: operator u_var2 is absorbed into DSP u_var2.
DSP Report: operator u_var2 is absorbed into DSP u_var2.
DSP Report: Generating DSP u_var2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP u_var2.
DSP Report: operator u_var2 is absorbed into DSP u_var2.
DSP Report: operator u_var2 is absorbed into DSP u_var2.
DSP Report: Generating DSP u_var1, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP u_var1.
DSP Report: operator u_var1 is absorbed into DSP u_var1.
DSP Report: operator u_var1 is absorbed into DSP u_var1.
DSP Report: Generating DSP u_var1, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP u_var1.
DSP Report: operator u_var1 is absorbed into DSP u_var1.
DSP Report: operator u_var1 is absorbed into DSP u_var1.
DSP Report: Generating DSP u_var1, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP u_var1.
DSP Report: operator u_var1 is absorbed into DSP u_var1.
DSP Report: operator u_var1 is absorbed into DSP u_var1.
DSP Report: Generating DSP u_var1, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP u_var1.
DSP Report: operator u_var1 is absorbed into DSP u_var1.
DSP Report: operator u_var1 is absorbed into DSP u_var1.
DSP Report: Generating DSP temp, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP temp.
DSP Report: operator temp is absorbed into DSP temp.
DSP Report: operator temp is absorbed into DSP temp.
DSP Report: Generating DSP temp, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP temp.
DSP Report: operator temp is absorbed into DSP temp.
DSP Report: operator temp is absorbed into DSP temp.
DSP Report: Generating DSP temp, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP temp.
DSP Report: operator temp is absorbed into DSP temp.
DSP Report: operator temp is absorbed into DSP temp.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1545.746 ; gain = 621.527 ; free physical = 18097 ; free virtual = 62289
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1545.746 ; gain = 621.527 ; free physical = 18097 ; free virtual = 62289

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+-------------------+-----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping     | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+-----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|diffeq_paj_convert | A2*B            | No           | 18     | 16     | 48     | 25     | 48     | 1    | 0    | 1    | 1    | 1     | 0    | 0    | 
|diffeq_paj_convert | (PCIN>>17)+A*B2 | No           | 16     | 16     | 48     | 25     | 48     | 0    | 1    | 1    | 1    | 1     | 0    | 0    | 
|diffeq_paj_convert | A*B2            | No           | 18     | 18     | 48     | 25     | 48     | 0    | 1    | 1    | 1    | 1     | 0    | 0    | 
|diffeq_paj_convert | (PCIN>>17)+A*B2 | No           | 18     | 16     | 48     | 25     | 48     | 0    | 1    | 1    | 1    | 1     | 0    | 0    | 
|diffeq_paj_convert | A2*B            | No           | 18     | 16     | 48     | 25     | 48     | 1    | 0    | 1    | 1    | 1     | 0    | 0    | 
|diffeq_paj_convert | (PCIN>>17)+A*B2 | No           | 16     | 16     | 48     | 25     | 48     | 0    | 1    | 1    | 1    | 1     | 0    | 0    | 
|diffeq_paj_convert | A*B2            | No           | 18     | 18     | 48     | 25     | 48     | 0    | 1    | 1    | 1    | 1     | 0    | 0    | 
|diffeq_paj_convert | (PCIN>>17)+A*B2 | No           | 18     | 16     | 48     | 25     | 48     | 0    | 1    | 1    | 1    | 1     | 0    | 0    | 
|diffeq_paj_convert | A*B2            | No           | 18     | 16     | 48     | 25     | 48     | 0    | 1    | 1    | 1    | 1     | 0    | 0    | 
|diffeq_paj_convert | A2*B            | No           | 18     | 18     | 48     | 25     | 48     | 1    | 0    | 1    | 1    | 1     | 0    | 0    | 
|diffeq_paj_convert | (PCIN>>17)+A2*B | No           | 15     | 15     | 15     | 25     | 15     | 1    | 0    | 1    | 1    | 1     | 0    | 0    | 
+-------------------+-----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1545.746 ; gain = 621.527 ; free physical = 18097 ; free virtual = 62290
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1545.746 ; gain = 621.527 ; free physical = 18097 ; free virtual = 62290

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1551.715 ; gain = 627.496 ; free physical = 18083 ; free virtual = 62284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1564.730 ; gain = 640.512 ; free physical = 18071 ; free virtual = 62272
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1575.746 ; gain = 651.527 ; free physical = 18060 ; free virtual = 62261
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1575.746 ; gain = 651.527 ; free physical = 18060 ; free virtual = 62261

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1575.746 ; gain = 651.527 ; free physical = 18060 ; free virtual = 62261
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1575.746 ; gain = 651.527 ; free physical = 18060 ; free virtual = 62261
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1575.746 ; gain = 651.527 ; free physical = 18060 ; free virtual = 62261
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1575.746 ; gain = 651.527 ; free physical = 18060 ; free virtual = 62261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1575.746 ; gain = 651.527 ; free physical = 18060 ; free virtual = 62261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1575.746 ; gain = 651.527 ; free physical = 18060 ; free virtual = 62261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1575.746 ; gain = 651.527 ; free physical = 18060 ; free virtual = 62261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    72|
|3     |DSP48E1   |     4|
|4     |DSP48E1_1 |     5|
|5     |LUT1      |     7|
|6     |LUT2      |   232|
|7     |LUT3      |   130|
|8     |LUT4      |   126|
|9     |LUT6      |     1|
|10    |FDRE      |   194|
|11    |IBUF      |   162|
|12    |OBUF      |    96|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1030|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1575.746 ; gain = 651.527 ; free physical = 18060 ; free virtual = 62261
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1575.746 ; gain = 132.469 ; free physical = 18060 ; free virtual = 62261
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1575.746 ; gain = 651.527 ; free physical = 18060 ; free virtual = 62261
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 243 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'diffeq_paj_convert' is not ideal for floorplanning, since the cellview 'diffeq_paj_convert' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/xuchang/nas/project/daTuner/evaluation/vivado/daTuner/diffeq1/rank1/design.xdc]
Finished Parsing XDC File [/home/xuchang/nas/project/daTuner/evaluation/vivado/daTuner/diffeq1/rank1/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1575.750 ; gain = 580.199 ; free physical = 18058 ; free virtual = 62261
# source $workdir/options.tcl
## opt_design -directive Default
Command: opt_design -directive Default
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Default
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1591.777 ; gain = 16.023 ; free physical = 18058 ; free virtual = 62261
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: e98ab156

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e39d8434

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1954.230 ; gain = 0.000 ; free physical = 17730 ; free virtual = 61955

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: e39d8434

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1954.230 ; gain = 0.000 ; free physical = 17730 ; free virtual = 61955

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 570 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: fda3967b

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1954.230 ; gain = 0.000 ; free physical = 17730 ; free virtual = 61955

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1954.230 ; gain = 0.000 ; free physical = 17730 ; free virtual = 61955
Ending Logic Optimization Task | Checksum: fda3967b

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1954.230 ; gain = 0.000 ; free physical = 17730 ; free virtual = 61955

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: fda3967b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1954.230 ; gain = 0.000 ; free physical = 17730 ; free virtual = 61955
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1954.230 ; gain = 378.480 ; free physical = 17730 ; free virtual = 61955
## place_design -directive ExtraTimingOpt
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
ERROR: [Constraints 18-641] Directive 'ExtraTimingOpt' is not a recognized directive. Please select a supported directive.
Ending Placer Task | Checksum: 55617afd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1970.262 ; gain = 0.000 ; free physical = 17714 ; free virtual = 61943
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances

    while executing
"source $workdir/options.tcl"
    (file "run_vivado.tcl" line 17)
INFO: [Common 17-206] Exiting Vivado at Tue Jan 10 00:05:57 2017...
