<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>GICD_NSACR&lt;n&gt;E</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">GICD_NSACR&lt;n&gt;E, Non-secure Access Control Registers, n =
      0 - 63</h1><p>The GICD_NSACR&lt;n&gt;E characteristics are:</p><h2>Purpose</h2>
        <p>Enables Secure software to permit Non-secure software on a particular PE to create and control Group 0 interrupts.</p>
      <h2>Configuration</h2><p>Some or all RW fields of this register have defined reset values.</p><p>This register is present only
    when GIC, &gt;=3.1 is implemented.
      
    Otherwise, direct accesses to GICD_NSACR&lt;n&gt;E are <span class="arm-defined-word">RES0</span>.</p>
        <p>When <a href="ext-gicd_typer.html">GICD_TYPER</a>.ESPI==0, these registers are <span class="arm-defined-word">RES0</span>.</p>

      
        <p>When <a href="ext-gicd_typer.html">GICD_TYPER</a>.ESPI==1, the number of implemented GICD_ICFGR&lt;n&gt;E registers is ((<a href="ext-gicd_typer.html">GICD_TYPER</a>.ESPI_range+1)*2). Registers are numbered from 0.</p>
      <h2>Attributes</h2>
            <p>GICD_NSACR&lt;n&gt;E is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The GICD_NSACR&lt;n&gt;E bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#NS_access&lt;x&gt;_31">NS_access&lt;x&gt;, bits [2x+1:2x], for x = 0 to 15</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="NS_access&lt;x&gt;_31">NS_access&lt;x&gt;, bits [2x+1:2x], for x = 0 to 15</h4>
          
  <p>Controls Non-secure access of the interrupt with ID 16n + x.</p>
<p>If the corresponding interrupt does not support configurable Non-secure access, the field is RAZ/WI.</p>
<p>Otherwise, the field is RW and determines the level of Non-secure control permitted if the interrupt is a Secure interrupt. If the interrupt is a Non-secure interrupt, this field is ignored.</p>
<p>The possible values of each 2-bit field are:</p>

        <table class="valuetable"><tr><th>NS_access&lt;x&gt;</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
  <p>No Non-secure access is permitted to fields associated with the corresponding interrupt.</p>
</td></tr><tr><td class="bitfield">0b01</td><td>
  <p>Non-secure read and write access is permitted to set-pending bits in <a href="ext-gicd_ispendrne.html">GICD_ISPENDR&lt;n&gt;E</a> associated with the corresponding interrupt. A Non-secure write access to <a href="ext-gicd_setspi_nsr.html">GICD_SETSPI_NSR</a> is permitted to set the pending state of the corresponding interrupt.</p>
</td></tr><tr><td class="bitfield">0b10</td><td>
  <p>As <span class="binarynumber">0b01</span>, but adds Non-secure read and write access permission to fields associated with the corresponding interrupt in the <a href="ext-gicd_icpendrne.html">GICD_ICPENDR&lt;n&gt;E</a> registers. A Non-secure write access to <a href="ext-gicd_clrspi_nsr.html">GICD_CLRSPI_NSR</a> is permitted to clear the pending state of the corresponding interrupt. Also adds Non-secure read access permission to fields associated with the corresponding interrupt in the <a href="ext-gicd_isactiverne.html">GICD_ISACTIVER&lt;n&gt;E</a> and <a href="ext-gicd_icactiverne.html">GICD_ICACTIVER&lt;n&gt;E</a> registers.</p>
</td></tr><tr><td class="bitfield">0b11</td><td>
  <p>This encoding is treated as <span class="binarynumber">0b10</span>, but adds Non-secure read and write access permission to GICD_IROUTER&lt;n&gt;E fields associated with the corresponding interrupt.</p>
</td></tr></table><p>This field resets to <span class="binarynumber">0</span>.
</p><div class="text_after_fields">
    
  <p>For interrupt ID m, when DIV and MOD are the integer division and modulo operations:</p>
<ul>
<li>The corresponding GICD_NSACR&lt;n&gt;E number, n, is given by n = (m - 4096) DIV 16.
</li><li>The offset of the required GICD_NSACR&lt;n&gt;E register is (<span class="hexnumber">0x3600</span> + (4*n)).
</li></ul>

    </div><h2>Accessing the GICD_NSACR&lt;n&gt;E</h2><h4>GICD_NSACR&lt;n&gt;E can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>GIC Distributor</td><td><span class="hexnumber">0x3600</span> + 4n</td><td>GICD_NSACR&lt;n&gt;E</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When GICD_CTLR.DS == 0b0
            accesses to this register are <span class="access_level">RAZ/WI</span>.
          </li><li>When IsAccessSecure()
            accesses to this register are <span class="access_level">RW</span>.
          </li><li>When !IsAccessSecure()
            accesses to this register are <span class="access_level">RAZ/WI</span>.
          </li></ul><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
