Project Information   e:\topsecret\5_sem\shemtechnik\labs\shem1\ictr_full1.rpt

MAX+plus II Compiler Report File
Version 10.0 RC2 9/14/2000
Compiled: 09/18/2009 01:57:04

Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

ictr_full1
      EPM7064LC84-7        33       29       0      29      29          45 %

User Pins:                 33       29       0  



Project Information   e:\topsecret\5_sem\shemtechnik\labs\shem1\ictr_full1.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Ignored unnecessary INPUT pin 'F1'
Warning: Ignored unnecessary INPUT pin 'F2'


Project Information   e:\topsecret\5_sem\shemtechnik\labs\shem1\ictr_full1.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'CLK' chosen for auto global Clock


Project Information   e:\topsecret\5_sem\shemtechnik\labs\shem1\ictr_full1.rpt

** FILE HIERARCHY **



|ictr:6|
|ictr:6|carry_not:8|
|ictr:6|carry_not:11|
|ictr:6|carry_not:12|
|ictr:6|carry_not:13|
|ictr:6|carry_not:10|
|ictr:6|carry_not:9|
|ictr:34|
|ictr:34|carry_not:8|
|ictr:34|carry_not:11|
|ictr:34|carry_not:12|
|ictr:34|carry_not:13|
|ictr:34|carry_not:10|
|ictr:34|carry_not:9|
|ictr:7|
|ictr:7|carry_not:8|
|ictr:7|carry_not:11|
|ictr:7|carry_not:12|
|ictr:7|carry_not:13|
|ictr:7|carry_not:10|
|ictr:7|carry_not:9|
|ictr:8|
|ictr:8|carry_not:8|
|ictr:8|carry_not:11|
|ictr:8|carry_not:12|
|ictr:8|carry_not:13|
|ictr:8|carry_not:10|
|ictr:8|carry_not:9|
|ictr:9|
|ictr:9|carry_not:8|
|ictr:9|carry_not:11|
|ictr:9|carry_not:12|
|ictr:9|carry_not:13|
|ictr:9|carry_not:10|
|ictr:9|carry_not:9|
|ictr:10|
|ictr:10|carry_not:8|
|ictr:10|carry_not:11|
|ictr:10|carry_not:12|
|ictr:10|carry_not:13|
|ictr:10|carry_not:10|
|ictr:10|carry_not:9|
|ictr:11|
|ictr:11|carry_not:8|
|ictr:11|carry_not:11|
|ictr:11|carry_not:12|
|ictr:11|carry_not:13|
|ictr:11|carry_not:10|
|ictr:11|carry_not:9|
|ictr:12|
|ictr:12|carry_not:8|
|ictr:12|carry_not:11|
|ictr:12|carry_not:12|
|ictr:12|carry_not:13|
|ictr:12|carry_not:10|
|ictr:12|carry_not:9|
|ictr:13|
|ictr:13|carry_not:8|
|ictr:13|carry_not:11|
|ictr:13|carry_not:12|
|ictr:13|carry_not:13|
|ictr:13|carry_not:10|
|ictr:13|carry_not:9|
|ictr:14|
|ictr:14|carry_not:8|
|ictr:14|carry_not:11|
|ictr:14|carry_not:12|
|ictr:14|carry_not:13|
|ictr:14|carry_not:10|
|ictr:14|carry_not:9|
|ictr:15|
|ictr:15|carry_not:8|
|ictr:15|carry_not:11|
|ictr:15|carry_not:12|
|ictr:15|carry_not:13|
|ictr:15|carry_not:10|
|ictr:15|carry_not:9|
|ictr:16|
|ictr:16|carry_not:8|
|ictr:16|carry_not:11|
|ictr:16|carry_not:12|
|ictr:16|carry_not:13|
|ictr:16|carry_not:10|
|ictr:16|carry_not:9|
|ictr:17|
|ictr:17|carry_not:8|
|ictr:17|carry_not:11|
|ictr:17|carry_not:12|
|ictr:17|carry_not:13|
|ictr:17|carry_not:10|
|ictr:17|carry_not:9|
|ictr:18|
|ictr:18|carry_not:8|
|ictr:18|carry_not:11|
|ictr:18|carry_not:12|
|ictr:18|carry_not:13|
|ictr:18|carry_not:10|
|ictr:18|carry_not:9|
|ictr:19|
|ictr:19|carry_not:8|
|ictr:19|carry_not:11|
|ictr:19|carry_not:12|
|ictr:19|carry_not:13|
|ictr:19|carry_not:10|
|ictr:19|carry_not:9|
|ictr:20|
|ictr:20|carry_not:8|
|ictr:20|carry_not:11|
|ictr:20|carry_not:12|
|ictr:20|carry_not:13|
|ictr:20|carry_not:10|
|ictr:20|carry_not:9|
|ictr:21|
|ictr:21|carry_not:8|
|ictr:21|carry_not:11|
|ictr:21|carry_not:12|
|ictr:21|carry_not:13|
|ictr:21|carry_not:10|
|ictr:21|carry_not:9|
|ictr:22|
|ictr:22|carry_not:8|
|ictr:22|carry_not:11|
|ictr:22|carry_not:12|
|ictr:22|carry_not:13|
|ictr:22|carry_not:10|
|ictr:22|carry_not:9|
|ictr:23|
|ictr:23|carry_not:8|
|ictr:23|carry_not:11|
|ictr:23|carry_not:12|
|ictr:23|carry_not:13|
|ictr:23|carry_not:10|
|ictr:23|carry_not:9|
|ictr:24|
|ictr:24|carry_not:8|
|ictr:24|carry_not:11|
|ictr:24|carry_not:12|
|ictr:24|carry_not:13|
|ictr:24|carry_not:10|
|ictr:24|carry_not:9|
|ictr:25|
|ictr:25|carry_not:8|
|ictr:25|carry_not:11|
|ictr:25|carry_not:12|
|ictr:25|carry_not:13|
|ictr:25|carry_not:10|
|ictr:25|carry_not:9|
|ictr:26|
|ictr:26|carry_not:8|
|ictr:26|carry_not:11|
|ictr:26|carry_not:12|
|ictr:26|carry_not:13|
|ictr:26|carry_not:10|
|ictr:26|carry_not:9|
|ictr:27|
|ictr:27|carry_not:8|
|ictr:27|carry_not:11|
|ictr:27|carry_not:12|
|ictr:27|carry_not:13|
|ictr:27|carry_not:10|
|ictr:27|carry_not:9|
|ictr:28|
|ictr:28|carry_not:8|
|ictr:28|carry_not:11|
|ictr:28|carry_not:12|
|ictr:28|carry_not:13|
|ictr:28|carry_not:10|
|ictr:28|carry_not:9|
|ictr:29|
|ictr:29|carry_not:8|
|ictr:29|carry_not:11|
|ictr:29|carry_not:12|
|ictr:29|carry_not:13|
|ictr:29|carry_not:10|
|ictr:29|carry_not:9|
|ictr:30|
|ictr:30|carry_not:8|
|ictr:30|carry_not:11|
|ictr:30|carry_not:12|
|ictr:30|carry_not:13|
|ictr:30|carry_not:10|
|ictr:30|carry_not:9|
|ictr:31|
|ictr:31|carry_not:8|
|ictr:31|carry_not:11|
|ictr:31|carry_not:12|
|ictr:31|carry_not:13|
|ictr:31|carry_not:10|
|ictr:31|carry_not:9|
|ictr:32|
|ictr:32|carry_not:8|
|ictr:32|carry_not:11|
|ictr:32|carry_not:12|
|ictr:32|carry_not:13|
|ictr:32|carry_not:10|
|ictr:32|carry_not:9|


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\shem1\ictr_full1.rpt
ictr_full1

***** Logic for device 'ictr_full1' compiled without errors.




Device: EPM7064LC84-7

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    MultiVolt I/O                              = OFF



Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\shem1\ictr_full1.rpt
ictr_full1

** ERROR SUMMARY **

Info: Chip 'ictr_full1' in device 'EPM7064LC84-7' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                    R              R                                   R  R  
                    E              E                                   E  E  
                    S              S  V                                S  S  
                    E              E  C                          V     E  E  
                    R              R  C                          C     R  R  
              D  D  V  D  G  D     V  I  G  G  D  C  G  Q  Q  Q  C  Q  V  V  
              2  1  E  2  N  2  F  E  N  N  N  1  L  N  2  2  2  I  2  E  E  
              1  4  D  4  D  3  4  D  T  D  D  2  K  D  5  7  4  O  6  D  D  
            -----------------------------------------------------------------_ 
          /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
     D25 | 12                                                              74 | C_127 
   VCCIO | 13                                                              73 | D08 
     D17 | 14                                                              72 | GND 
     D18 | 15                                                              71 | D04 
     D19 | 16                                                              70 | D15 
     D20 | 17                                                              69 | D03 
      F0 | 18                                                              68 | C0 
     GND | 19                                                              67 | D22 
      F3 | 20                                                              66 | VCCIO 
     D26 | 21                                                              65 | D07 
     D27 | 22                        EPM7064LC84-7                         64 | D16 
     Q00 | 23                                                              63 | D06 
     Q01 | 24                                                              62 | D09 
     Q02 | 25                                                              61 | D02 
   VCCIO | 26                                                              60 | D01 
     Q04 | 27                                                              59 | GND 
     Q03 | 28                                                              58 | Q17 
     Q05 | 29                                                              57 | D10 
     Q14 | 30                                                              56 | D11 
     Q15 | 31                                                              55 | D00 
     GND | 32                                                              54 | D13 
         |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
           ------------------------------------------------------------------ 
              Q  Q  Q  Q  Q  V  Q  Q  Q  G  V  Q  Q  Q  G  D  Q  Q  Q  Q  V  
              1  1  1  1  0  C  0  0  0  N  C  1  2  2  N  0  1  2  2  1  C  
              3  2  1  0  9  C  8  7  6  D  C  6  1  0  D  5  9  2  3  8  C  
                             I              I                             I  
                             O              N                             O  
                                            T                                
                                                                             
                                                                             


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\shem1\ictr_full1.rpt
ictr_full1

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     0/16(  0%)  14/16( 87%)   0/16(  0%)   0/36(  0%) 
B:    LC17 - LC32    16/16(100%)  16/16(100%)  16/16(100%)  36/36(100%) 
C:    LC33 - LC48     8/16( 50%)  16/16(100%)   9/16( 56%)  36/36(100%) 
D:    LC49 - LC64     5/16( 31%)  14/16( 87%)   5/16( 31%)  36/36(100%) 


Total dedicated input pins used:                 2/4      ( 50%)
Total I/O pins used:                            60/64     ( 93%)
Total logic cells used:                         29/64     ( 45%)
Total shareable expanders used:                 29/64     ( 45%)
Total Turbo logic cells used:                   29/64     ( 45%)
Total shareable expanders not available (n/a):   1/64     (  1%)
Average fan-in:                                  20.79
Total fan-in:                                   603

Total input pins required:                      33
Total output pins required:                     29
Total bidirectional pins required:               0
Total logic cells required:                     29
Total flipflops required:                       28
Total product terms required:                  143
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          27

Synthesized logic cells:                         0/  64   (  0%)



Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\shem1\ictr_full1.rpt
ictr_full1

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  83      -   -       INPUT  G            0      0   0    0    0    0    0  CLK
  68   (53)  (D)      INPUT               0      0   0    0    0   29    0  C0
  55   (42)  (C)      INPUT               0      0   0    0    0    1    0  D00
  60   (46)  (C)      INPUT               0      0   0    0    0    1    0  D01
  61   (47)  (C)      INPUT               0      0   0    0    0    1    0  D02
  69   (54)  (D)      INPUT               0      0   0    0    0    1    0  D03
  71   (56)  (D)      INPUT               0      0   0    0    0    1    0  D04
  48   (36)  (C)      INPUT               0      0   0    0    0    1    0  D05
  63   (49)  (D)      INPUT               0      0   0    0    0    1    0  D06
  65   (51)  (D)      INPUT               0      0   0    0    0    1    0  D07
  73   (57)  (D)      INPUT               0      0   0    0    0    1    0  D08
  62   (48)  (C)      INPUT               0      0   0    0    0    1    0  D09
  57   (44)  (C)      INPUT               0      0   0    0    0    1    0  D10
  56   (43)  (C)      INPUT               0      0   0    0    0    1    0  D11
  84      -   -       INPUT               0      0   0    0    0    1    0  D12
  54   (41)  (C)      INPUT               0      0   0    0    0    1    0  D13
  10   (11)  (A)      INPUT               0      0   0    0    0    1    0  D14
  70   (55)  (D)      INPUT               0      0   0    0    0    1    0  D15
  64   (50)  (D)      INPUT               0      0   0    0    0    1    0  D16
  14    (8)  (A)      INPUT               0      0   0    0    0    1    0  D17
  15    (7)  (A)      INPUT               0      0   0    0    0    1    0  D18
  16    (6)  (A)      INPUT               0      0   0    0    0    1    0  D19
  17    (5)  (A)      INPUT               0      0   0    0    0    1    0  D20
  11   (10)  (A)      INPUT               0      0   0    0    0    1    0  D21
  67   (52)  (D)      INPUT               0      0   0    0    0    1    0  D22
   6   (14)  (A)      INPUT               0      0   0    0    0    1    0  D23
   8   (13)  (A)      INPUT               0      0   0    0    0    1    0  D24
  12    (9)  (A)      INPUT               0      0   0    0    0    1    0  D25
  21    (2)  (A)      INPUT               0      0   0    0    0    1    0  D26
  22    (1)  (A)      INPUT               0      0   0    0    0    1    0  D27
  18    (4)  (A)      INPUT               0      0   0    0    0   28    0  F0
  20    (3)  (A)      INPUT               0      0   0    0    0   28    0  F3
   5   (15)  (A)      INPUT               0      0   0    0    0   28    0  F4


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\shem1\ictr_full1.rpt
ictr_full1

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  74     58    D     OUTPUT      t        0      0   0    1   28    0    0  C_127
  23     32    B         FF   +  t        1      1   0    5    1   29    0  Q00 (|ictr:11|:19)
  24     31    B         FF   +  t        2      1   1    5    2   28    0  Q01 (|ictr:17|:19)
  25     30    B         FF   +  t        2      1   0    5    3   27    0  Q02 (|ictr:22|:19)
  28     28    B         FF   +  t        2      1   0    5    4   26    0  Q03 (|ictr:27|:19)
  27     29    B         FF   +  t        2      1   0    5    5   25    0  Q04 (|ictr:32|:19)
  29     27    B         FF   +  t        2      1   0    5    6   24    0  Q05 (|ictr:10|:19)
  41     17    B         FF   +  t        2      1   0    5    7   23    0  Q06 (|ictr:16|:19)
  40     18    B         FF   +  t        2      1   0    5    8   22    0  Q07 (|ictr:21|:19)
  39     19    B         FF   +  t        2      1   0    5    9   21    0  Q08 (|ictr:26|:19)
  37     20    B         FF   +  t        2      1   0    5   10   20    0  Q09 (|ictr:31|:19)
  36     21    B         FF   +  t        2      1   0    5   11   19    0  Q10 (|ictr:9|:19)
  35     22    B         FF   +  t        2      1   0    5   12   18    0  Q11 (|ictr:15|:19)
  34     23    B         FF   +  t        2      1   0    5   13   17    0  Q12 (|ictr:20|:19)
  33     24    B         FF   +  t        2      1   0    5   14   16    0  Q13 (|ictr:25|:19)
  30     26    B         FF   +  t        2      1   0    5   15   15    0  Q14 (|ictr:30|:19)
  31     25    B         FF   +  t        2      1   0    5   16   14    0  Q15 (|ictr:8|:19)
  44     33    C         FF   +  t        2      1   0    5   17   13    0  Q16 (|ictr:14|:19)
  58     45    C         FF   +  t        2      1   0    5   18   12    0  Q17 (|ictr:19|:19)
  52     40    C         FF   +  t        2      1   0    5   19   11    0  Q18 (|ictr:24|:19)
  49     37    C         FF   +  t        2      1   0    5   20   10    0  Q19 (|ictr:29|:19)
  46     35    C         FF   +  t        2      1   0    5   21    9    0  Q20 (|ictr:7|:19)
  45     34    C         FF   +  t        2      1   0    5   22    8    0  Q21 (|ictr:13|:19)
  50     38    C         FF   +  t        2      1   0    5   23    7    0  Q22 (|ictr:18|:19)
  51     39    C         FF   +  t        2      1   0    5   24    6    0  Q23 (|ictr:23|:19)
  79     62    D         FF   +  t        2      1   0    5   25    5    0  Q24 (|ictr:28|:19)
  81     64    D         FF   +  t        2      1   0    5   26    4    0  Q25 (|ictr:6|:19)
  77     61    D         FF   +  t        2      1   0    5   27    3    0  Q26 (|ictr:12|:19)
  80     63    D         FF   +  t        2      1   0    5   28    2    0  Q27 (|ictr:34|:19)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\shem1\ictr_full1.rpt
ictr_full1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC32 Q00
        | +----------------------------- LC31 Q01
        | | +--------------------------- LC30 Q02
        | | | +------------------------- LC28 Q03
        | | | | +----------------------- LC29 Q04
        | | | | | +--------------------- LC27 Q05
        | | | | | | +------------------- LC17 Q06
        | | | | | | | +----------------- LC18 Q07
        | | | | | | | | +--------------- LC19 Q08
        | | | | | | | | | +------------- LC20 Q09
        | | | | | | | | | | +----------- LC21 Q10
        | | | | | | | | | | | +--------- LC22 Q11
        | | | | | | | | | | | | +------- LC23 Q12
        | | | | | | | | | | | | | +----- LC24 Q13
        | | | | | | | | | | | | | | +--- LC26 Q14
        | | | | | | | | | | | | | | | +- LC25 Q15
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'B':
LC32 -> * * * * * * * * * * * * * * * * | - * * * | <-- Q00
LC31 -> - * * * * * * * * * * * * * * * | - * * * | <-- Q01
LC30 -> - - * * * * * * * * * * * * * * | - * * * | <-- Q02
LC28 -> - - - * * * * * * * * * * * * * | - * * * | <-- Q03
LC29 -> - - - - * * * * * * * * * * * * | - * * * | <-- Q04
LC27 -> - - - - - * * * * * * * * * * * | - * * * | <-- Q05
LC17 -> - - - - - - * * * * * * * * * * | - * * * | <-- Q06
LC18 -> - - - - - - - * * * * * * * * * | - * * * | <-- Q07
LC19 -> - - - - - - - - * * * * * * * * | - * * * | <-- Q08
LC20 -> - - - - - - - - - * * * * * * * | - * * * | <-- Q09
LC21 -> - - - - - - - - - - * * * * * * | - * * * | <-- Q10
LC22 -> - - - - - - - - - - - * * * * * | - * * * | <-- Q11
LC23 -> - - - - - - - - - - - - * * * * | - * * * | <-- Q12
LC24 -> - - - - - - - - - - - - - * * * | - * * * | <-- Q13
LC26 -> - - - - - - - - - - - - - - * * | - * * * | <-- Q14
LC25 -> - - - - - - - - - - - - - - - * | - * * * | <-- Q15

Pin
83   -> - - - - - - - - - - - - - - - - | - - - - | <-- CLK
68   -> * * * * * * * * * * * * * * * * | - * * * | <-- C0
55   -> * - - - - - - - - - - - - - - - | - * - - | <-- D00
60   -> - * - - - - - - - - - - - - - - | - * - - | <-- D01
61   -> - - * - - - - - - - - - - - - - | - * - - | <-- D02
69   -> - - - * - - - - - - - - - - - - | - * - - | <-- D03
71   -> - - - - * - - - - - - - - - - - | - * - - | <-- D04
48   -> - - - - - * - - - - - - - - - - | - * - - | <-- D05
63   -> - - - - - - * - - - - - - - - - | - * - - | <-- D06
65   -> - - - - - - - * - - - - - - - - | - * - - | <-- D07
73   -> - - - - - - - - * - - - - - - - | - * - - | <-- D08
62   -> - - - - - - - - - * - - - - - - | - * - - | <-- D09
57   -> - - - - - - - - - - * - - - - - | - * - - | <-- D10
56   -> - - - - - - - - - - - * - - - - | - * - - | <-- D11
84   -> - - - - - - - - - - - - * - - - | - * - - | <-- D12
54   -> - - - - - - - - - - - - - * - - | - * - - | <-- D13
10   -> - - - - - - - - - - - - - - * - | - * - - | <-- D14
70   -> - - - - - - - - - - - - - - - * | - * - - | <-- D15
18   -> * * * * * * * * * * * * * * * * | - * * * | <-- F0
20   -> * * * * * * * * * * * * * * * * | - * * * | <-- F3
5    -> * * * * * * * * * * * * * * * * | - * * * | <-- F4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\shem1\ictr_full1.rpt
ictr_full1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                         Logic cells placed in LAB 'C'
        +--------------- LC33 Q16
        | +------------- LC45 Q17
        | | +----------- LC40 Q18
        | | | +--------- LC37 Q19
        | | | | +------- LC35 Q20
        | | | | | +----- LC34 Q21
        | | | | | | +--- LC38 Q22
        | | | | | | | +- LC39 Q23
        | | | | | | | | 
        | | | | | | | |   Other LABs fed by signals
        | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | A B C D |     Logic cells that feed LAB 'C':
LC33 -> * * * * * * * * | - - * * | <-- Q16
LC45 -> - * * * * * * * | - - * * | <-- Q17
LC40 -> - - * * * * * * | - - * * | <-- Q18
LC37 -> - - - * * * * * | - - * * | <-- Q19
LC35 -> - - - - * * * * | - - * * | <-- Q20
LC34 -> - - - - - * * * | - - * * | <-- Q21
LC38 -> - - - - - - * * | - - * * | <-- Q22
LC39 -> - - - - - - - * | - - * * | <-- Q23

Pin
83   -> - - - - - - - - | - - - - | <-- CLK
68   -> * * * * * * * * | - * * * | <-- C0
84   -> - - - - - - - - | - * - - | <-- D12
64   -> * - - - - - - - | - - * - | <-- D16
14   -> - * - - - - - - | - - * - | <-- D17
15   -> - - * - - - - - | - - * - | <-- D18
16   -> - - - * - - - - | - - * - | <-- D19
17   -> - - - - * - - - | - - * - | <-- D20
11   -> - - - - - * - - | - - * - | <-- D21
67   -> - - - - - - * - | - - * - | <-- D22
6    -> - - - - - - - * | - - * - | <-- D23
18   -> * * * * * * * * | - * * * | <-- F0
20   -> * * * * * * * * | - * * * | <-- F3
5    -> * * * * * * * * | - * * * | <-- F4
LC32 -> * * * * * * * * | - * * * | <-- Q00
LC31 -> * * * * * * * * | - * * * | <-- Q01
LC30 -> * * * * * * * * | - * * * | <-- Q02
LC28 -> * * * * * * * * | - * * * | <-- Q03
LC29 -> * * * * * * * * | - * * * | <-- Q04
LC27 -> * * * * * * * * | - * * * | <-- Q05
LC17 -> * * * * * * * * | - * * * | <-- Q06
LC18 -> * * * * * * * * | - * * * | <-- Q07
LC19 -> * * * * * * * * | - * * * | <-- Q08
LC20 -> * * * * * * * * | - * * * | <-- Q09
LC21 -> * * * * * * * * | - * * * | <-- Q10
LC22 -> * * * * * * * * | - * * * | <-- Q11
LC23 -> * * * * * * * * | - * * * | <-- Q12
LC24 -> * * * * * * * * | - * * * | <-- Q13
LC26 -> * * * * * * * * | - * * * | <-- Q14
LC25 -> * * * * * * * * | - * * * | <-- Q15


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\shem1\ictr_full1.rpt
ictr_full1

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                   Logic cells placed in LAB 'D'
        +--------- LC58 C_127
        | +------- LC62 Q24
        | | +----- LC64 Q25
        | | | +--- LC61 Q26
        | | | | +- LC63 Q27
        | | | | | 
        | | | | |   Other LABs fed by signals
        | | | | |   that feed LAB 'D'
LC      | | | | | | A B C D |     Logic cells that feed LAB 'D':
LC62 -> * * * * * | - - - * | <-- Q24
LC64 -> * - * * * | - - - * | <-- Q25
LC61 -> * - - * * | - - - * | <-- Q26
LC63 -> * - - - * | - - - * | <-- Q27

Pin
83   -> - - - - - | - - - - | <-- CLK
68   -> * * * * * | - * * * | <-- C0
84   -> - - - - - | - * - - | <-- D12
8    -> - * - - - | - - - * | <-- D24
12   -> - - * - - | - - - * | <-- D25
21   -> - - - * - | - - - * | <-- D26
22   -> - - - - * | - - - * | <-- D27
18   -> - * * * * | - * * * | <-- F0
20   -> - * * * * | - * * * | <-- F3
5    -> - * * * * | - * * * | <-- F4
LC32 -> * * * * * | - * * * | <-- Q00
LC31 -> * * * * * | - * * * | <-- Q01
LC30 -> * * * * * | - * * * | <-- Q02
LC28 -> * * * * * | - * * * | <-- Q03
LC29 -> * * * * * | - * * * | <-- Q04
LC27 -> * * * * * | - * * * | <-- Q05
LC17 -> * * * * * | - * * * | <-- Q06
LC18 -> * * * * * | - * * * | <-- Q07
LC19 -> * * * * * | - * * * | <-- Q08
LC20 -> * * * * * | - * * * | <-- Q09
LC21 -> * * * * * | - * * * | <-- Q10
LC22 -> * * * * * | - * * * | <-- Q11
LC23 -> * * * * * | - * * * | <-- Q12
LC24 -> * * * * * | - * * * | <-- Q13
LC26 -> * * * * * | - * * * | <-- Q14
LC25 -> * * * * * | - * * * | <-- Q15
LC33 -> * * * * * | - - * * | <-- Q16
LC45 -> * * * * * | - - * * | <-- Q17
LC40 -> * * * * * | - - * * | <-- Q18
LC37 -> * * * * * | - - * * | <-- Q19
LC35 -> * * * * * | - - * * | <-- Q20
LC34 -> * * * * * | - - * * | <-- Q21
LC38 -> * * * * * | - - * * | <-- Q22
LC39 -> * * * * * | - - * * | <-- Q23


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\shem1\ictr_full1.rpt
ictr_full1

** EQUATIONS **

CLK      : INPUT;
C0       : INPUT;
D00      : INPUT;
D01      : INPUT;
D02      : INPUT;
D03      : INPUT;
D04      : INPUT;
D05      : INPUT;
D06      : INPUT;
D07      : INPUT;
D08      : INPUT;
D09      : INPUT;
D10      : INPUT;
D11      : INPUT;
D12      : INPUT;
D13      : INPUT;
D14      : INPUT;
D15      : INPUT;
D16      : INPUT;
D17      : INPUT;
D18      : INPUT;
D19      : INPUT;
D20      : INPUT;
D21      : INPUT;
D22      : INPUT;
D23      : INPUT;
D24      : INPUT;
D25      : INPUT;
D26      : INPUT;
D27      : INPUT;
F0       : INPUT;
F3       : INPUT;
F4       : INPUT;

-- Node name is 'C_127' 
-- Equation name is 'C_127', location is LC058, type is output.
 C_127   = LCELL( _EQ001 $  GND);
  _EQ001 =  C0 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 & 
              Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 &  Q17 & 
              Q18 &  Q19 &  Q20 &  Q21 &  Q22 &  Q23 &  Q24 &  Q25 &  Q26 & 
              Q27;

-- Node name is 'Q00' = '|ictr:11|Qi' 
-- Equation name is 'Q00', type is output 
 Q00     = DFFE( _EQ002 $  GND, GLOBAL( CLK), !_EQ003,  VCC,  VCC);
  _EQ002 =  C0 &  F4 & !Q00
         # !C0 & !F4 &  Q00
         #  D00 &  F4;
  _EQ003 =  _X001;
  _X001  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q01' = '|ictr:17|Qi' 
-- Equation name is 'Q01', type is output 
 Q01     = DFFE( _EQ004 $  GND, GLOBAL( CLK), !_EQ005,  VCC,  VCC);
  _EQ004 =  C0 &  F4 &  Q00 & !Q01
         # !C0 & !F4 &  Q01
         # !F4 & !Q00 &  Q01
         #  D01 &  F4;
  _EQ005 =  _X001;
  _X001  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q02' = '|ictr:22|Qi' 
-- Equation name is 'Q02', type is output 
 Q02     = DFFE( _EQ006 $  GND, GLOBAL( CLK), !_EQ007,  VCC,  VCC);
  _EQ006 =  C0 &  F4 &  Q00 &  Q01 & !Q02
         # !F4 &  Q02 &  _X002
         #  D02 &  F4;
  _X002  = EXP( C0 &  Q00 &  Q01);
  _EQ007 =  _X001;
  _X001  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q03' = '|ictr:27|Qi' 
-- Equation name is 'Q03', type is output 
 Q03     = DFFE( _EQ008 $  GND, GLOBAL( CLK), !_EQ009,  VCC,  VCC);
  _EQ008 =  C0 &  F4 &  Q00 &  Q01 &  Q02 & !Q03
         # !F4 &  Q03 &  _X003
         #  D03 &  F4;
  _X003  = EXP( C0 &  Q00 &  Q01 &  Q02);
  _EQ009 =  _X001;
  _X001  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q04' = '|ictr:32|Qi' 
-- Equation name is 'Q04', type is output 
 Q04     = DFFE( _EQ010 $  GND, GLOBAL( CLK), !_EQ011,  VCC,  VCC);
  _EQ010 =  C0 &  F4 &  Q00 &  Q01 &  Q02 &  Q03 & !Q04
         # !F4 &  Q04 &  _X004
         #  D04 &  F4;
  _X004  = EXP( C0 &  Q00 &  Q01 &  Q02 &  Q03);
  _EQ011 =  _X001;
  _X001  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q05' = '|ictr:10|Qi' 
-- Equation name is 'Q05', type is output 
 Q05     = DFFE( _EQ012 $  GND, GLOBAL( CLK), !_EQ013,  VCC,  VCC);
  _EQ012 =  C0 &  F4 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 & !Q05
         # !F4 &  Q05 &  _X005
         #  D05 &  F4;
  _X005  = EXP( C0 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04);
  _EQ013 =  _X001;
  _X001  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q06' = '|ictr:16|Qi' 
-- Equation name is 'Q06', type is output 
 Q06     = DFFE( _EQ014 $  GND, GLOBAL( CLK), !_EQ015,  VCC,  VCC);
  _EQ014 =  C0 &  F4 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 & !Q06
         # !F4 &  Q06 &  _X006
         #  D06 &  F4;
  _X006  = EXP( C0 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05);
  _EQ015 =  _X001;
  _X001  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q07' = '|ictr:21|Qi' 
-- Equation name is 'Q07', type is output 
 Q07     = DFFE( _EQ016 $  GND, GLOBAL( CLK), !_EQ017,  VCC,  VCC);
  _EQ016 =  C0 &  F4 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 & !Q07
         # !F4 &  Q07 &  _X007
         #  D07 &  F4;
  _X007  = EXP( C0 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06);
  _EQ017 =  _X001;
  _X001  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q08' = '|ictr:26|Qi' 
-- Equation name is 'Q08', type is output 
 Q08     = DFFE( _EQ018 $  GND, GLOBAL( CLK), !_EQ019,  VCC,  VCC);
  _EQ018 =  C0 &  F4 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
             !Q08
         # !F4 &  Q08 &  _X008
         #  D08 &  F4;
  _X008  = EXP( C0 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07);
  _EQ019 =  _X001;
  _X001  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q09' = '|ictr:31|Qi' 
-- Equation name is 'Q09', type is output 
 Q09     = DFFE( _EQ020 $  GND, GLOBAL( CLK), !_EQ021,  VCC,  VCC);
  _EQ020 =  C0 &  F4 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 & !Q09
         # !F4 &  Q09 &  _X009
         #  D09 &  F4;
  _X009  = EXP( C0 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08);
  _EQ021 =  _X001;
  _X001  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q10' = '|ictr:9|Qi' 
-- Equation name is 'Q10', type is output 
 Q10     = DFFE( _EQ022 $  GND, GLOBAL( CLK), !_EQ023,  VCC,  VCC);
  _EQ022 =  C0 &  F4 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 & !Q10
         # !F4 &  Q10 &  _X010
         #  D10 &  F4;
  _X010  = EXP( C0 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 & 
              Q09);
  _EQ023 =  _X001;
  _X001  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q11' = '|ictr:15|Qi' 
-- Equation name is 'Q11', type is output 
 Q11     = DFFE( _EQ024 $  GND, GLOBAL( CLK), !_EQ025,  VCC,  VCC);
  _EQ024 =  C0 &  F4 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 & !Q11
         # !F4 &  Q11 &  _X011
         #  D11 &  F4;
  _X011  = EXP( C0 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 & 
              Q09 &  Q10);
  _EQ025 =  _X001;
  _X001  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q12' = '|ictr:20|Qi' 
-- Equation name is 'Q12', type is output 
 Q12     = DFFE( _EQ026 $  GND, GLOBAL( CLK), !_EQ027,  VCC,  VCC);
  _EQ026 =  C0 &  F4 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 & !Q12
         # !F4 &  Q12 &  _X012
         #  D12 &  F4;
  _X012  = EXP( C0 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 & 
              Q09 &  Q10 &  Q11);
  _EQ027 =  _X001;
  _X001  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q13' = '|ictr:25|Qi' 
-- Equation name is 'Q13', type is output 
 Q13     = DFFE( _EQ028 $  GND, GLOBAL( CLK), !_EQ029,  VCC,  VCC);
  _EQ028 =  C0 &  F4 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 & !Q13
         # !F4 &  Q13 &  _X013
         #  D13 &  F4;
  _X013  = EXP( C0 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 & 
              Q09 &  Q10 &  Q11 &  Q12);
  _EQ029 =  _X001;
  _X001  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q14' = '|ictr:30|Qi' 
-- Equation name is 'Q14', type is output 
 Q14     = DFFE( _EQ030 $  GND, GLOBAL( CLK), !_EQ031,  VCC,  VCC);
  _EQ030 =  C0 &  F4 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 & !Q14
         # !F4 &  Q14 &  _X014
         #  D14 &  F4;
  _X014  = EXP( C0 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 & 
              Q09 &  Q10 &  Q11 &  Q12 &  Q13);
  _EQ031 =  _X001;
  _X001  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q15' = '|ictr:8|Qi' 
-- Equation name is 'Q15', type is output 
 Q15     = DFFE( _EQ032 $  GND, GLOBAL( CLK), !_EQ033,  VCC,  VCC);
  _EQ032 =  C0 &  F4 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 & !Q15
         # !F4 &  Q15 &  _X015
         #  D15 &  F4;
  _X015  = EXP( C0 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 & 
              Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14);
  _EQ033 =  _X001;
  _X001  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q16' = '|ictr:14|Qi' 
-- Equation name is 'Q16', type is output 
 Q16     = DFFE( _EQ034 $  GND, GLOBAL( CLK), !_EQ035,  VCC,  VCC);
  _EQ034 =  C0 &  F4 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 & !Q16
         # !F4 &  Q16 &  _X016
         #  D16 &  F4;
  _X016  = EXP( C0 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 & 
              Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15);
  _EQ035 =  _X001;
  _X001  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q17' = '|ictr:19|Qi' 
-- Equation name is 'Q17', type is output 
 Q17     = DFFE( _EQ036 $  GND, GLOBAL( CLK), !_EQ037,  VCC,  VCC);
  _EQ036 =  C0 &  F4 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 & 
             !Q17
         # !F4 &  Q17 &  _X017
         #  D17 &  F4;
  _X017  = EXP( C0 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 & 
              Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16);
  _EQ037 =  _X001;
  _X001  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q18' = '|ictr:24|Qi' 
-- Equation name is 'Q18', type is output 
 Q18     = DFFE( _EQ038 $  GND, GLOBAL( CLK), !_EQ039,  VCC,  VCC);
  _EQ038 =  C0 &  F4 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 & 
              Q17 & !Q18
         # !F4 &  Q18 &  _X018
         #  D18 &  F4;
  _X018  = EXP( C0 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 & 
              Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 &  Q17);
  _EQ039 =  _X001;
  _X001  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q19' = '|ictr:29|Qi' 
-- Equation name is 'Q19', type is output 
 Q19     = DFFE( _EQ040 $  GND, GLOBAL( CLK), !_EQ041,  VCC,  VCC);
  _EQ040 =  C0 &  F4 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 & 
              Q17 &  Q18 & !Q19
         # !F4 &  Q19 &  _X019
         #  D19 &  F4;
  _X019  = EXP( C0 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 & 
              Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 &  Q17 & 
              Q18);
  _EQ041 =  _X001;
  _X001  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q20' = '|ictr:7|Qi' 
-- Equation name is 'Q20', type is output 
 Q20     = DFFE( _EQ042 $  GND, GLOBAL( CLK), !_EQ043,  VCC,  VCC);
  _EQ042 =  C0 &  F4 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 & 
              Q17 &  Q18 &  Q19 & !Q20
         # !F4 &  Q20 &  _X020
         #  D20 &  F4;
  _X020  = EXP( C0 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 & 
              Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 &  Q17 & 
              Q18 &  Q19);
  _EQ043 =  _X001;
  _X001  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q21' = '|ictr:13|Qi' 
-- Equation name is 'Q21', type is output 
 Q21     = DFFE( _EQ044 $  GND, GLOBAL( CLK), !_EQ045,  VCC,  VCC);
  _EQ044 =  C0 &  F4 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 & 
              Q17 &  Q18 &  Q19 &  Q20 & !Q21
         # !F4 &  Q21 &  _X021
         #  D21 &  F4;
  _X021  = EXP( C0 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 & 
              Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 &  Q17 & 
              Q18 &  Q19 &  Q20);
  _EQ045 =  _X001;
  _X001  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q22' = '|ictr:18|Qi' 
-- Equation name is 'Q22', type is output 
 Q22     = DFFE( _EQ046 $  GND, GLOBAL( CLK), !_EQ047,  VCC,  VCC);
  _EQ046 =  C0 &  F4 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 & 
              Q17 &  Q18 &  Q19 &  Q20 &  Q21 & !Q22
         # !F4 &  Q22 &  _X022
         #  D22 &  F4;
  _X022  = EXP( C0 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 & 
              Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 &  Q17 & 
              Q18 &  Q19 &  Q20 &  Q21);
  _EQ047 =  _X001;
  _X001  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q23' = '|ictr:23|Qi' 
-- Equation name is 'Q23', type is output 
 Q23     = DFFE( _EQ048 $  GND, GLOBAL( CLK), !_EQ049,  VCC,  VCC);
  _EQ048 =  C0 &  F4 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 & 
              Q17 &  Q18 &  Q19 &  Q20 &  Q21 &  Q22 & !Q23
         # !F4 &  Q23 &  _X023
         #  D23 &  F4;
  _X023  = EXP( C0 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 & 
              Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 &  Q17 & 
              Q18 &  Q19 &  Q20 &  Q21 &  Q22);
  _EQ049 =  _X001;
  _X001  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q24' = '|ictr:28|Qi' 
-- Equation name is 'Q24', type is output 
 Q24     = DFFE( _EQ050 $  GND, GLOBAL( CLK), !_EQ051,  VCC,  VCC);
  _EQ050 =  C0 &  F4 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 & 
              Q17 &  Q18 &  Q19 &  Q20 &  Q21 &  Q22 &  Q23 & !Q24
         # !F4 &  Q24 &  _X024
         #  D24 &  F4;
  _X024  = EXP( C0 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 & 
              Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 &  Q17 & 
              Q18 &  Q19 &  Q20 &  Q21 &  Q22 &  Q23);
  _EQ051 =  _X001;
  _X001  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q25' = '|ictr:6|Qi' 
-- Equation name is 'Q25', type is output 
 Q25     = DFFE( _EQ052 $  GND, GLOBAL( CLK), !_EQ053,  VCC,  VCC);
  _EQ052 =  C0 &  F4 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 & 
              Q17 &  Q18 &  Q19 &  Q20 &  Q21 &  Q22 &  Q23 &  Q24 & !Q25
         # !F4 &  Q25 &  _X025
         #  D25 &  F4;
  _X025  = EXP( C0 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 & 
              Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 &  Q17 & 
              Q18 &  Q19 &  Q20 &  Q21 &  Q22 &  Q23 &  Q24);
  _EQ053 =  _X001;
  _X001  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q26' = '|ictr:12|Qi' 
-- Equation name is 'Q26', type is output 
 Q26     = DFFE( _EQ054 $  GND, GLOBAL( CLK), !_EQ055,  VCC,  VCC);
  _EQ054 =  C0 &  F4 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 & 
              Q17 &  Q18 &  Q19 &  Q20 &  Q21 &  Q22 &  Q23 &  Q24 &  Q25 & 
             !Q26
         # !F4 &  Q26 &  _X026
         #  D26 &  F4;
  _X026  = EXP( C0 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 & 
              Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 &  Q17 & 
              Q18 &  Q19 &  Q20 &  Q21 &  Q22 &  Q23 &  Q24 &  Q25);
  _EQ055 =  _X001;
  _X001  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q27' = '|ictr:34|Qi' 
-- Equation name is 'Q27', type is output 
 Q27     = DFFE( _EQ056 $  GND, GLOBAL( CLK), !_EQ057,  VCC,  VCC);
  _EQ056 =  C0 &  F4 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 & 
              Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 & 
              Q17 &  Q18 &  Q19 &  Q20 &  Q21 &  Q22 &  Q23 &  Q24 &  Q25 & 
              Q26 & !Q27
         # !F4 &  Q27 &  _X027
         #  D27 &  F4;
  _X027  = EXP( C0 &  Q00 &  Q01 &  Q02 &  Q03 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 & 
              Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 &  Q17 & 
              Q18 &  Q19 &  Q20 &  Q21 &  Q22 &  Q23 &  Q24 &  Q25 &  Q26);
  _EQ057 =  _X001;
  _X001  = EXP(!F0 & !F3 &  F4);



--     Shareable expanders that are duplicated in multiple LABs:
--    _X001 occurs in LABs B, C, D




Project Information   e:\topsecret\5_sem\shemtechnik\labs\shem1\ictr_full1.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:00


Memory Allocated
-----------------

Peak memory allocated during compilation  = 4,080K
