Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Oct 08 16:09:18 2023
| Host         : DAvid running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_top_control_sets_placed.rpt
| Design       : Top_top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    95 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              54 |           20 |
| No           | No                    | Yes                    |              11 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               7 |            2 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+-----------------------+-----------------------+------------------+----------------+
|                 Clock Signal                 |     Enable Signal     |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------------------------------------+-----------------------+-----------------------+------------------+----------------+
|  U4/U2/FSM_sequential_present_state_reg[0]_1 |                       |                       |                1 |              1 |
|  U4/U1/factsel__0_n_0                        |                       |                       |                1 |              1 |
|  U4/U2/FSM_sequential_present_state_reg[0]   |                       |                       |                1 |              1 |
|  U4/U1/nload_reg_i_1_n_0                     |                       |                       |                1 |              1 |
|  U4/U5/i_out_reg[0]_0                        |                       |                       |                1 |              1 |
|  U4/U2/i_out_reg[3]                          |                       |                       |                1 |              1 |
|  U4/U1/iload_n_0                             |                       |                       |                1 |              1 |
|  clock_1hz_BUFG                              | U4/U1/p_1_in          | U4/U1/doneled_i_1_n_0 |                1 |              1 |
|  U5/clk190                                   |                       | btn0_IBUF             |                1 |              2 |
|  U4/U1/next_state_n_0                        |                       |                       |                1 |              3 |
|  clock_1hz_BUFG                              | U4/U1/E[0]            | btn0_IBUF             |                1 |              3 |
|  clock_1hz_BUFG                              | U4/U1/i_out_reg[3][0] | btn0_IBUF             |                1 |              4 |
|  clock_1hz_BUFG                              |                       | btn0_IBUF             |                2 |              9 |
|  clock_1hz_BUFG                              |                       |                       |                5 |             18 |
|  CLK_IBUF_BUFG                               |                       |                       |                7 |             26 |
+----------------------------------------------+-----------------------+-----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     8 |
| 2      |                     1 |
| 3      |                     2 |
| 4      |                     1 |
| 9      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


