-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Sun Aug 01 15:45:45 EDT 2021                        

Solution Settings: inPlaceNTT_DIF.v2
  Current state: extract
  Project: Catapult_1
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt_tb.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/math/mgc_ac_math.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/math/mgc_ac_trig.h
            $MGC_HOME/shared/include/math/mgc_sc_atan_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_atan2_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_K_cordic.tab
            $MGC_HOME/shared/include/math/mgc_sc_x2_atan2_pow2.tab
          $MGC_HOME/shared/include/math/mgc_ac_hcordic.h
            $MGC_HOME/shared/include/math/mgc_ac_hcordic.tab
            $MGC_HOME/shared/include/math/mgc_ac_hcordic_inv_ln2.tab
  
  Processes/Blocks in Design
    Process              Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIF/core                      34  328027     328032            0  0        ? 
    Design Total:                             34  328027     328032            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                   Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs)  Delay Post Alloc Post Assign 
    ------------------------------------------------ ---------- --------- ---------- ---------------- ------ ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                              
    BLOCK_1R1W_RBW_rport(7,10,64,1024,1024,64,1)          0.000     0.000      0.000            0.000  1.510          1           0 
    BLOCK_1R1W_RBW_rwport(4,10,64,1024,1024,64,1)         0.000     0.000      0.000            0.000  0.100          1           0 
    BLOCK_1R1W_RBW_rwport(7,10,64,1024,1024,64,1)         0.000     0.000      0.000            0.000  0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(4,10,64,1024,1024,64,1)      0.000     0.000      0.000            0.000  0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(7,10,64,1024,1024,64,1)      0.000     0.000      0.000            0.000  0.100          1           0 
    [Lib: ccs_ioport]                                                                                                               
    ccs_in(5,64)                                          0.000     0.000      0.000            0.000  0.000          1           1 
    ccs_in(6,64)                                          0.000     0.000      0.000            0.000  0.000          1           0 
    [Lib: cluster]                                                                                                                  
    modulo_9ae1d119fc8eee114172955f76eb675761ce()     79388.961     0.000      0.000            0.000  0.102          1           1 
    [Lib: mgc_Xilinx-VIRTEX-uplus-3_beh]                                                                                            
    mgc_add(10,0,10,0,10)                                10.000     0.000     10.000            9.000  0.558          1           1 
    mgc_add(10,0,2,1,11)                                 10.000     0.000     10.000            9.000  0.558          1           1 
    mgc_add(11,0,11,0,11)                                11.000     0.000     11.000           10.000  0.562          1           1 
    mgc_add(4,0,1,1,4)                                    4.000     0.000      4.000            3.000  0.250          1           0 
    mgc_add(4,0,4,0,4)                                    4.000     0.000      4.000            3.000  0.250          1           1 
    mgc_add(5,0,2,1,5)                                    5.000     0.000      5.000            4.000  0.538          1           1 
    mgc_add(64,0,64,0,64)                                64.000     0.000     64.000           63.000  0.774          2           2 
    mgc_add3(10,0,10,0,11,0,11)                          10.000     0.000     10.000            9.000  0.835          1           1 
    mgc_and(1,2)                                          1.000     0.000      1.000            0.000  0.266          0           1 
    mgc_and(1,7)                                          2.000     0.000      2.000            0.000  0.532          0           1 
    mgc_and(10,2)                                        10.000     0.000     10.000            0.000  0.266          0           2 
    mgc_mul(64,0,64,0,64)                              6670.000    10.000      0.000            0.000 12.542          1           1 
    mgc_mux(10,1,2)                                      10.000     0.000     10.000            0.000  0.266          0           3 
    mgc_mux(11,1,2)                                      11.000     0.000     11.000            0.000  0.266          0           2 
    mgc_mux(4,1,2)                                        4.000     0.000      4.000            0.000  0.266          0           2 
    mgc_mux(64,1,2)                                      64.000     0.000     64.000            0.000  0.532          0           4 
    mgc_mux1hot(64,4)                                   117.142     0.000    117.142            0.000  0.782          0           1 
    mgc_nand(1,2)                                         1.000     0.000      1.000            0.000  0.266          0           1 
    mgc_nor(1,2)                                          1.000     0.000      1.000            0.000  0.266          0           3 
    mgc_not(1)                                            0.000     0.000      0.000            0.000  0.000          0          12 
    mgc_not(10)                                           0.000     0.000      0.000            0.000  0.000          0           1 
    mgc_not(4)                                            0.000     0.000      0.000            0.000  0.000          0           2 
    mgc_not(64)                                           0.000     0.000      0.000            0.000  0.000          0           1 
    mgc_or(1,2)                                           1.000     0.000      1.000            0.000  0.266          0           8 
    mgc_or(1,4)                                           1.000     0.000      1.000            0.000  0.266          0           1 
    mgc_or(1,6)                                           1.000     0.000      1.000            0.000  0.266          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                            0.000     0.000      0.000            0.000  0.103          0           2 
    mgc_reg_pos(1,0,0,1,1,1,1)                            0.000     0.000      0.000            0.000  0.103          0           1 
    mgc_reg_pos(10,0,0,0,0,1,1)                           0.000     0.000      0.000            0.000  0.103          0           4 
    mgc_reg_pos(11,0,0,0,0,1,1)                           0.000     0.000      0.000            0.000  0.103          0           1 
    mgc_reg_pos(4,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000  0.103          0           1 
    mgc_reg_pos(64,0,0,0,0,1,1)                           0.000     0.000      0.000            0.000  0.103          0           3 
    mgc_shift_l(1,0,4,10)                                 8.738     0.000      8.738            0.000  0.266          1           0 
    mgc_shift_l(1,0,4,11)                                 9.595     0.000      9.595            0.000  0.266          1           1 
    [Lib: mgc_ioport]                                                                                                               
    mgc_io_sync(0)                                        0.000     0.000      0.000            0.000  0.000          4           4 
                                                                                                                                    
    TOTAL AREA (After Assignment):                    86716.698    10.000    658.000          170.000                               
    
  Area Scores
                       Post-Scheduling    Post-DP & FSM  Post-Assignment 
    ----------------- ---------------- ---------------- ----------------
    Total Area Score:   86259.3          93287.6          86719.7        
    Total Reg:              0.0              0.0              0.0        
                                                                         
    DataPath:           86259.3 (100%)   93284.6 (100%)   86716.7 (100%) 
      MUX:                  0.0            375.3   (0%)     433.1   (0%) 
      FUNC:             86259.3 (100%)   92876.3 (100%)   86246.6  (99%) 
      LOGIC:                0.0             33.0   (0%)      37.0   (0%) 
      BUFFER:               0.0              0.0              0.0        
      MEM:                  0.0              0.0              0.0        
      ROM:                  0.0              0.0              0.0        
      REG:                  0.0              0.0              0.0        
                                                                         
    
    FSM:                    0.0              3.0   (0%)       3.0   (0%) 
      FSM-REG:              0.0              0.0              0.0        
      FSM-COMB:             0.0              3.0 (100%)       3.0 (100%) 
                                                                         
    
  Register-to-Variable Mappings
    Register                       Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------ ---------- -------------- ----------- -----------------------------------------------------
    COMP_LOOP:acc#8.itm                    64         Y           Y      COMP_LOOP:acc#8.itm                                   
                                                                         COMP_LOOP:modulo(return)#2.sva                        
                                                                         COMP_LOOP:modulo(ac_int:cctor)#1.sva                  
                                                                         factor2.sva                                           
    COMP_LOOP:tmp:asn.itm                  64         Y           Y      COMP_LOOP:tmp:asn.itm                                 
    p.sva                                  64         Y           Y      p.sva                                                 
    STAGE_LOOP:lshift.psp.sva              11         Y           Y      STAGE_LOOP:lshift.psp.sva                             
    COMP_LOOP:acc#1.cse.sva                10         Y           Y      COMP_LOOP:acc#1.cse.sva                               
    COMP_LOOP:acc#10.cse(10:1).sva         10         Y           Y      COMP_LOOP:acc#10.cse(10:1).sva                        
    COMP_LOOP:k(10:0).sva(9:0)             10         Y           Y      COMP_LOOP:k(10:0).sva(9:0)                            
    VEC_LOOP:j(10:0).sva(9:0)              10         Y           Y      VEC_LOOP:j(10:0).sva(9:0)                             
    STAGE_LOOP:i(3:0).sva                   4         Y           Y      STAGE_LOOP:i(3:0).sva                                 
    exit:COMP_LOOP.sva                      1         Y           Y      exit:COMP_LOOP.sva                                    
    reg(ensig.cgo).cse                      1                            reg(ensig.cgo).cse                                    
    reg(vec:rsc.triosy:obj.ld).cse          1                            reg(vec:rsc.triosy:obj.ld).cse                        
                                                                                                                               
    Total:                                250            248         248 (Total Gating Ratio: 0.99, CG Opt Gating Ratio: 0.99) 
    
  Timing Report
    Critical Path
      Max Delay:  15.128214
      Slack:      4.871786
      
      Path                                                                                                        Startpoint                                            Endpoint                                 Delay   Slack   
      ----------------------------------------------------------------------------------------------------------- ----------------------------------------------------- ---------------------------------------- ------- -------
      1                                                                                                           inPlaceNTT_DIF:core/reg(STAGE_LOOP:i(3:0))            inPlaceNTT_DIF/twiddle:rsc.radr          15.1282 4.8718  
                                                                                                                                                                                                                                 
        Instance                                                                                                  Component                                                                                      Delta   Delay   
        --------                                                                                                  ---------                                                                                      -----   -----   
        inPlaceNTT_DIF:core/reg(STAGE_LOOP:i(3:0))                                                                mgc_reg_pos_4_0_0_0_0_1_1                                                                      0.1026  0.1026  
        inPlaceNTT_DIF:core/STAGE_LOOP:i(3:0).sva                                                                                                                                                                0.0000  0.1026  
        inPlaceNTT_DIF:core/STAGE_LOOP:i:not#1                                                                    mgc_not_4                                                                                      0.0000  0.1026  
        inPlaceNTT_DIF:core/STAGE_LOOP:i:not#1.itm                                                                                                                                                               0.0000  0.1026  
        inPlaceNTT_DIF:core/COMP_LOOP:tmp:acc                                                                     mgc_addc_4_0_4_0_4                                                                             0.2500  0.3526  
        inPlaceNTT_DIF:core/COMP_LOOP:tmp:acc.itm                                                                                                                                                                0.0000  0.3526  
        inPlaceNTT_DIF:core/STAGE_LOOP:mux#3                                                                      mgc_mux_4_1_2                                                                                  0.2660  0.6186  
        inPlaceNTT_DIF:core/STAGE_LOOP:mux#3.itm                                                                                                                                                                 0.0000  0.6186  
        inPlaceNTT_DIF:core/COMP_LOOP:tmp:lshift:rg                                                               mgc_shift_l_v5_1_0_4_11                                                                        0.2660  0.8846  
        inPlaceNTT_DIF:core/z.out                                                                                                                                                                                0.0000  0.8846  
        inPlaceNTT_DIF:core/STAGE_LOOP:slc(z.out)(9-0)                                                                                                                                                           0.0000  0.8846  
        inPlaceNTT_DIF:core/STAGE_LOOP:slc(z.out)(9-0).itm                                                                                                                                                       0.0000  0.8846  
        inPlaceNTT_DIF:core/conc                                                                                                                                                                                 0.0000  0.8846  
        inPlaceNTT_DIF:core/conc.itm                                                                                                                                                                             0.0000  0.8846  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#11                                                                      mgc_mux_64_1_2                                                                                 0.5321  1.4167  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#11.itm                                                                                                                                                                 0.0000  1.4167  
        inPlaceNTT_DIF:core/COMP_LOOP:mul:rg                                                                      mgc_mul_64_0_64_0_64                                                                           12.5415 13.9582 
        inPlaceNTT_DIF:core/z.out#1                                                                                                                                                                              0.0000  13.9582 
        inPlaceNTT_DIF:core/COMP_LOOP:slc(z.out#1)(9-0)                                                                                                                                                          0.0000  13.9582 
        inPlaceNTT_DIF:core/twiddle:rsci.radr_d                                                                                                                                                                  0.0000  13.9582 
        inPlaceNTT_DIF/twiddle:rsci.radr_d                                                                                                                                                                       0.0000  13.9582 
        inPlaceNTT_DIF:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(7,10,64,1024,1024,64,1)gen/radr_d                                                                                                                        0.0000  13.9582 
        inPlaceNTT_DIF:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(7,10,64,1024,1024,64,1)gen/COMP_LOOP:tmp:slc(radr_d)(9-0)                                                                                                0.0000  13.9582 
        inPlaceNTT_DIF:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(7,10,64,1024,1024,64,1)gen/COMP_LOOP:tmp:asn(radr)                                                                                                       0.0000  13.9582 
        inPlaceNTT_DIF:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(7,10,64,1024,1024,64,1)gen/radr                                                                                                                          0.0000  13.9582 
        inPlaceNTT_DIF/twiddle:rsc.radr                                                                                                                                                                          1.1700  15.1282 
                                                                                                                                                                                                                                 
      2                                                                                                           inPlaceNTT_DIF:core/reg(STAGE_LOOP:i(3:0))            inPlaceNTT_DIF/twiddle:rsc.radr          14.8782 5.1218  
                                                                                                                                                                                                                                 
        Instance                                                                                                  Component                                                                                      Delta   Delay   
        --------                                                                                                  ---------                                                                                      -----   -----   
        inPlaceNTT_DIF:core/reg(STAGE_LOOP:i(3:0))                                                                mgc_reg_pos_4_0_0_0_0_1_1                                                                      0.1026  0.1026  
        inPlaceNTT_DIF:core/STAGE_LOOP:i(3:0).sva                                                                                                                                                                0.0000  0.1026  
        inPlaceNTT_DIF:core/STAGE_LOOP:mux#3                                                                      mgc_mux_4_1_2                                                                                  0.2660  0.3686  
        inPlaceNTT_DIF:core/STAGE_LOOP:mux#3.itm                                                                                                                                                                 0.0000  0.3686  
        inPlaceNTT_DIF:core/COMP_LOOP:tmp:lshift:rg                                                               mgc_shift_l_v5_1_0_4_11                                                                        0.2660  0.6346  
        inPlaceNTT_DIF:core/z.out                                                                                                                                                                                0.0000  0.6346  
        inPlaceNTT_DIF:core/STAGE_LOOP:slc(z.out)(9-0)                                                                                                                                                           0.0000  0.6346  
        inPlaceNTT_DIF:core/STAGE_LOOP:slc(z.out)(9-0).itm                                                                                                                                                       0.0000  0.6346  
        inPlaceNTT_DIF:core/conc                                                                                                                                                                                 0.0000  0.6346  
        inPlaceNTT_DIF:core/conc.itm                                                                                                                                                                             0.0000  0.6346  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#11                                                                      mgc_mux_64_1_2                                                                                 0.5321  1.1667  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#11.itm                                                                                                                                                                 0.0000  1.1667  
        inPlaceNTT_DIF:core/COMP_LOOP:mul:rg                                                                      mgc_mul_64_0_64_0_64                                                                           12.5415 13.7082 
        inPlaceNTT_DIF:core/z.out#1                                                                                                                                                                              0.0000  13.7082 
        inPlaceNTT_DIF:core/COMP_LOOP:slc(z.out#1)(9-0)                                                                                                                                                          0.0000  13.7082 
        inPlaceNTT_DIF:core/twiddle:rsci.radr_d                                                                                                                                                                  0.0000  13.7082 
        inPlaceNTT_DIF/twiddle:rsci.radr_d                                                                                                                                                                       0.0000  13.7082 
        inPlaceNTT_DIF:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(7,10,64,1024,1024,64,1)gen/radr_d                                                                                                                        0.0000  13.7082 
        inPlaceNTT_DIF:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(7,10,64,1024,1024,64,1)gen/COMP_LOOP:tmp:slc(radr_d)(9-0)                                                                                                0.0000  13.7082 
        inPlaceNTT_DIF:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(7,10,64,1024,1024,64,1)gen/COMP_LOOP:tmp:asn(radr)                                                                                                       0.0000  13.7082 
        inPlaceNTT_DIF:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(7,10,64,1024,1024,64,1)gen/radr                                                                                                                          0.0000  13.7082 
        inPlaceNTT_DIF/twiddle:rsc.radr                                                                                                                                                                          1.1700  14.8782 
                                                                                                                                                                                                                                 
      3                                                                                                           inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF/twiddle:rsc.radr          14.7756 5.2244  
                                                                                                                                                                                                                                 
        Instance                                                                                                  Component                                                                                      Delta   Delay   
        --------                                                                                                  ---------                                                                                      -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst                                                     inPlaceNTT_DIF:core_core:fsm                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(2)#11                                                                                                                                                                0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(2)#11.itm                                                                                                                                                            0.0000  0.0000  
        inPlaceNTT_DIF:core/STAGE_LOOP:mux#3                                                                      mgc_mux_4_1_2                                                                                  0.2660  0.2660  
        inPlaceNTT_DIF:core/STAGE_LOOP:mux#3.itm                                                                                                                                                                 0.0000  0.2660  
        inPlaceNTT_DIF:core/COMP_LOOP:tmp:lshift:rg                                                               mgc_shift_l_v5_1_0_4_11                                                                        0.2660  0.5321  
        inPlaceNTT_DIF:core/z.out                                                                                                                                                                                0.0000  0.5321  
        inPlaceNTT_DIF:core/STAGE_LOOP:slc(z.out)(9-0)                                                                                                                                                           0.0000  0.5321  
        inPlaceNTT_DIF:core/STAGE_LOOP:slc(z.out)(9-0).itm                                                                                                                                                       0.0000  0.5321  
        inPlaceNTT_DIF:core/conc                                                                                                                                                                                 0.0000  0.5321  
        inPlaceNTT_DIF:core/conc.itm                                                                                                                                                                             0.0000  0.5321  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#11                                                                      mgc_mux_64_1_2                                                                                 0.5321  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#11.itm                                                                                                                                                                 0.0000  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP:mul:rg                                                                      mgc_mul_64_0_64_0_64                                                                           12.5415 13.6056 
        inPlaceNTT_DIF:core/z.out#1                                                                                                                                                                              0.0000  13.6056 
        inPlaceNTT_DIF:core/COMP_LOOP:slc(z.out#1)(9-0)                                                                                                                                                          0.0000  13.6056 
        inPlaceNTT_DIF:core/twiddle:rsci.radr_d                                                                                                                                                                  0.0000  13.6056 
        inPlaceNTT_DIF/twiddle:rsci.radr_d                                                                                                                                                                       0.0000  13.6056 
        inPlaceNTT_DIF:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(7,10,64,1024,1024,64,1)gen/radr_d                                                                                                                        0.0000  13.6056 
        inPlaceNTT_DIF:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(7,10,64,1024,1024,64,1)gen/COMP_LOOP:tmp:slc(radr_d)(9-0)                                                                                                0.0000  13.6056 
        inPlaceNTT_DIF:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(7,10,64,1024,1024,64,1)gen/COMP_LOOP:tmp:asn(radr)                                                                                                       0.0000  13.6056 
        inPlaceNTT_DIF:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(7,10,64,1024,1024,64,1)gen/radr                                                                                                                          0.0000  13.6056 
        inPlaceNTT_DIF/twiddle:rsc.radr                                                                                                                                                                          1.1700  14.7756 
                                                                                                                                                                                                                                 
      4                                                                                                           inPlaceNTT_DIF:core/reg(STAGE_LOOP:i(3:0))            inPlaceNTT_DIF:core/reg(COMP_LOOP:acc#8) 14.7403 5.2597  
                                                                                                                                                                                                                                 
        Instance                                                                                                  Component                                                                                      Delta   Delay   
        --------                                                                                                  ---------                                                                                      -----   -----   
        inPlaceNTT_DIF:core/reg(STAGE_LOOP:i(3:0))                                                                mgc_reg_pos_4_0_0_0_0_1_1                                                                      0.1026  0.1026  
        inPlaceNTT_DIF:core/STAGE_LOOP:i(3:0).sva                                                                                                                                                                0.0000  0.1026  
        inPlaceNTT_DIF:core/STAGE_LOOP:i:not#1                                                                    mgc_not_4                                                                                      0.0000  0.1026  
        inPlaceNTT_DIF:core/STAGE_LOOP:i:not#1.itm                                                                                                                                                               0.0000  0.1026  
        inPlaceNTT_DIF:core/COMP_LOOP:tmp:acc                                                                     mgc_addc_4_0_4_0_4                                                                             0.2500  0.3526  
        inPlaceNTT_DIF:core/COMP_LOOP:tmp:acc.itm                                                                                                                                                                0.0000  0.3526  
        inPlaceNTT_DIF:core/STAGE_LOOP:mux#3                                                                      mgc_mux_4_1_2                                                                                  0.2660  0.6186  
        inPlaceNTT_DIF:core/STAGE_LOOP:mux#3.itm                                                                                                                                                                 0.0000  0.6186  
        inPlaceNTT_DIF:core/COMP_LOOP:tmp:lshift:rg                                                               mgc_shift_l_v5_1_0_4_11                                                                        0.2660  0.8846  
        inPlaceNTT_DIF:core/z.out                                                                                                                                                                                0.0000  0.8846  
        inPlaceNTT_DIF:core/STAGE_LOOP:slc(z.out)(9-0)                                                                                                                                                           0.0000  0.8846  
        inPlaceNTT_DIF:core/STAGE_LOOP:slc(z.out)(9-0).itm                                                                                                                                                       0.0000  0.8846  
        inPlaceNTT_DIF:core/conc                                                                                                                                                                                 0.0000  0.8846  
        inPlaceNTT_DIF:core/conc.itm                                                                                                                                                                             0.0000  0.8846  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#11                                                                      mgc_mux_64_1_2                                                                                 0.5321  1.4167  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#11.itm                                                                                                                                                                 0.0000  1.4167  
        inPlaceNTT_DIF:core/COMP_LOOP:mul:rg                                                                      mgc_mul_64_0_64_0_64                                                                           12.5415 13.9582 
        inPlaceNTT_DIF:core/z.out#1                                                                                                                                                                              0.0000  13.9582 
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h                                                                       mgc_mux1hot_64_4                                                                               0.7821  14.7403 
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h.itm                                                                                                                                                                  0.0000  14.7403 
        inPlaceNTT_DIF:core/reg(COMP_LOOP:acc#8)                                                                  mgc_reg_pos_64_0_0_0_0_1_1                                                                     0.0000  14.7403 
                                                                                                                                                                                                                                 
      5                                                                                                           inPlaceNTT_DIF:core/reg(STAGE_LOOP:i(3:0))            inPlaceNTT_DIF:core/reg(COMP_LOOP:acc#8) 14.4903 5.5097  
                                                                                                                                                                                                                                 
        Instance                                                                                                  Component                                                                                      Delta   Delay   
        --------                                                                                                  ---------                                                                                      -----   -----   
        inPlaceNTT_DIF:core/reg(STAGE_LOOP:i(3:0))                                                                mgc_reg_pos_4_0_0_0_0_1_1                                                                      0.1026  0.1026  
        inPlaceNTT_DIF:core/STAGE_LOOP:i(3:0).sva                                                                                                                                                                0.0000  0.1026  
        inPlaceNTT_DIF:core/STAGE_LOOP:mux#3                                                                      mgc_mux_4_1_2                                                                                  0.2660  0.3686  
        inPlaceNTT_DIF:core/STAGE_LOOP:mux#3.itm                                                                                                                                                                 0.0000  0.3686  
        inPlaceNTT_DIF:core/COMP_LOOP:tmp:lshift:rg                                                               mgc_shift_l_v5_1_0_4_11                                                                        0.2660  0.6346  
        inPlaceNTT_DIF:core/z.out                                                                                                                                                                                0.0000  0.6346  
        inPlaceNTT_DIF:core/STAGE_LOOP:slc(z.out)(9-0)                                                                                                                                                           0.0000  0.6346  
        inPlaceNTT_DIF:core/STAGE_LOOP:slc(z.out)(9-0).itm                                                                                                                                                       0.0000  0.6346  
        inPlaceNTT_DIF:core/conc                                                                                                                                                                                 0.0000  0.6346  
        inPlaceNTT_DIF:core/conc.itm                                                                                                                                                                             0.0000  0.6346  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#11                                                                      mgc_mux_64_1_2                                                                                 0.5321  1.1667  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#11.itm                                                                                                                                                                 0.0000  1.1667  
        inPlaceNTT_DIF:core/COMP_LOOP:mul:rg                                                                      mgc_mul_64_0_64_0_64                                                                           12.5415 13.7082 
        inPlaceNTT_DIF:core/z.out#1                                                                                                                                                                              0.0000  13.7082 
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h                                                                       mgc_mux1hot_64_4                                                                               0.7821  14.4903 
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h.itm                                                                                                                                                                  0.0000  14.4903 
        inPlaceNTT_DIF:core/reg(COMP_LOOP:acc#8)                                                                  mgc_reg_pos_64_0_0_0_0_1_1                                                                     0.0000  14.4903 
                                                                                                                                                                                                                                 
      6                                                                                                           inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(COMP_LOOP:acc#8) 14.3877 5.6123  
                                                                                                                                                                                                                                 
        Instance                                                                                                  Component                                                                                      Delta   Delay   
        --------                                                                                                  ---------                                                                                      -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst                                                     inPlaceNTT_DIF:core_core:fsm                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(2)#11                                                                                                                                                                0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(2)#11.itm                                                                                                                                                            0.0000  0.0000  
        inPlaceNTT_DIF:core/STAGE_LOOP:mux#3                                                                      mgc_mux_4_1_2                                                                                  0.2660  0.2660  
        inPlaceNTT_DIF:core/STAGE_LOOP:mux#3.itm                                                                                                                                                                 0.0000  0.2660  
        inPlaceNTT_DIF:core/COMP_LOOP:tmp:lshift:rg                                                               mgc_shift_l_v5_1_0_4_11                                                                        0.2660  0.5321  
        inPlaceNTT_DIF:core/z.out                                                                                                                                                                                0.0000  0.5321  
        inPlaceNTT_DIF:core/STAGE_LOOP:slc(z.out)(9-0)                                                                                                                                                           0.0000  0.5321  
        inPlaceNTT_DIF:core/STAGE_LOOP:slc(z.out)(9-0).itm                                                                                                                                                       0.0000  0.5321  
        inPlaceNTT_DIF:core/conc                                                                                                                                                                                 0.0000  0.5321  
        inPlaceNTT_DIF:core/conc.itm                                                                                                                                                                             0.0000  0.5321  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#11                                                                      mgc_mux_64_1_2                                                                                 0.5321  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#11.itm                                                                                                                                                                 0.0000  1.0641  
        inPlaceNTT_DIF:core/COMP_LOOP:mul:rg                                                                      mgc_mul_64_0_64_0_64                                                                           12.5415 13.6056 
        inPlaceNTT_DIF:core/z.out#1                                                                                                                                                                              0.0000  13.6056 
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h                                                                       mgc_mux1hot_64_4                                                                               0.7821  14.3877 
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h.itm                                                                                                                                                                  0.0000  14.3877 
        inPlaceNTT_DIF:core/reg(COMP_LOOP:acc#8)                                                                  mgc_reg_pos_64_0_0_0_0_1_1                                                                     0.0000  14.3877 
                                                                                                                                                                                                                                 
      7                                                                                                           inPlaceNTT_DIF:core/reg(COMP_LOOP:tmp:asn)            inPlaceNTT_DIF:core/reg(COMP_LOOP:acc#8) 13.9582 6.0418  
                                                                                                                                                                                                                                 
        Instance                                                                                                  Component                                                                                      Delta   Delay   
        --------                                                                                                  ---------                                                                                      -----   -----   
        inPlaceNTT_DIF:core/reg(COMP_LOOP:tmp:asn)                                                                mgc_reg_pos_64_0_0_0_0_1_1                                                                     0.1026  0.1026  
        inPlaceNTT_DIF:core/COMP_LOOP:tmp:asn.itm                                                                                                                                                                0.0000  0.1026  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#11                                                                      mgc_mux_64_1_2                                                                                 0.5321  0.6346  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#11.itm                                                                                                                                                                 0.0000  0.6346  
        inPlaceNTT_DIF:core/COMP_LOOP:mul:rg                                                                      mgc_mul_64_0_64_0_64                                                                           12.5415 13.1762 
        inPlaceNTT_DIF:core/z.out#1                                                                                                                                                                              0.0000  13.1762 
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h                                                                       mgc_mux1hot_64_4                                                                               0.7821  13.9582 
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h.itm                                                                                                                                                                  0.0000  13.9582 
        inPlaceNTT_DIF:core/reg(COMP_LOOP:acc#8)                                                                  mgc_reg_pos_64_0_0_0_0_1_1                                                                     0.0000  13.9582 
                                                                                                                                                                                                                                 
      8                                                                                                           inPlaceNTT_DIF:core/reg(COMP_LOOP:k(10:0).sva(9:0))   inPlaceNTT_DIF:core/reg(COMP_LOOP:acc#8) 13.9582 6.0418  
                                                                                                                                                                                                                                 
        Instance                                                                                                  Component                                                                                      Delta   Delay   
        --------                                                                                                  ---------                                                                                      -----   -----   
        inPlaceNTT_DIF:core/reg(COMP_LOOP:k(10:0).sva(9:0))                                                       mgc_reg_pos_10_0_0_0_0_1_1                                                                     0.1026  0.1026  
        inPlaceNTT_DIF:core/COMP_LOOP:k(10:0).sva(9:0)                                                                                                                                                           0.0000  0.1026  
        inPlaceNTT_DIF:core/conc#1                                                                                                                                                                               0.0000  0.1026  
        inPlaceNTT_DIF:core/conc#1.itm                                                                                                                                                                           0.0000  0.1026  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#10                                                                      mgc_mux_64_1_2                                                                                 0.5321  0.6346  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#10.itm                                                                                                                                                                 0.0000  0.6346  
        inPlaceNTT_DIF:core/COMP_LOOP:mul:rg                                                                      mgc_mul_64_0_64_0_64                                                                           12.5415 13.1762 
        inPlaceNTT_DIF:core/z.out#1                                                                                                                                                                              0.0000  13.1762 
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h                                                                       mgc_mux1hot_64_4                                                                               0.7821  13.9582 
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h.itm                                                                                                                                                                  0.0000  13.9582 
        inPlaceNTT_DIF:core/reg(COMP_LOOP:acc#8)                                                                  mgc_reg_pos_64_0_0_0_0_1_1                                                                     0.0000  13.9582 
                                                                                                                                                                                                                                 
      9                                                                                                           inPlaceNTT_DIF:core/modulo():cmp                      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc#8) 13.9581 6.0419  
                                                                                                                                                                                                                                 
        Instance                                                                                                  Component                                                                                      Delta   Delay   
        --------                                                                                                  ---------                                                                                      -----   -----   
        inPlaceNTT_DIF:core/modulo():cmp                                                                          modulo                                                                                         0.1025  0.1025  
        inPlaceNTT_DIF:core/modulo():cmp.return_rsc_z                                                                                                                                                            0.0000  0.1025  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#10                                                                      mgc_mux_64_1_2                                                                                 0.5321  0.6346  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#10.itm                                                                                                                                                                 0.0000  0.6346  
        inPlaceNTT_DIF:core/COMP_LOOP:mul:rg                                                                      mgc_mul_64_0_64_0_64                                                                           12.5415 13.1761 
        inPlaceNTT_DIF:core/z.out#1                                                                                                                                                                              0.0000  13.1761 
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h                                                                       mgc_mux1hot_64_4                                                                               0.7821  13.9581 
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h.itm                                                                                                                                                                  0.0000  13.9581 
        inPlaceNTT_DIF:core/reg(COMP_LOOP:acc#8)                                                                  mgc_reg_pos_64_0_0_0_0_1_1                                                                     0.0000  13.9581 
                                                                                                                                                                                                                                 
      10                                                                                                          inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst inPlaceNTT_DIF:core/reg(COMP_LOOP:acc#8) 13.8556 6.1444  
                                                                                                                                                                                                                                 
        Instance                                                                                                  Component                                                                                      Delta   Delay   
        --------                                                                                                  ---------                                                                                      -----   -----   
        inPlaceNTT_DIF:core/inPlaceNTT_DIF:core_core:fsm:inst                                                     inPlaceNTT_DIF:core_core:fsm                                                                   0.0000  0.0000  
        inPlaceNTT_DIF:core/fsm_output                                                                                                                                                                           0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(2)#8                                                                                                                                                                 0.0000  0.0000  
        inPlaceNTT_DIF:core/slc(fsm_output)(2)#8.itm                                                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#10                                                                      mgc_mux_64_1_2                                                                                 0.5321  0.5321  
        inPlaceNTT_DIF:core/COMP_LOOP:mux#10.itm                                                                                                                                                                 0.0000  0.5321  
        inPlaceNTT_DIF:core/COMP_LOOP:mul:rg                                                                      mgc_mul_64_0_64_0_64                                                                           12.5415 13.0736 
        inPlaceNTT_DIF:core/z.out#1                                                                                                                                                                              0.0000  13.0736 
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h                                                                       mgc_mux1hot_64_4                                                                               0.7821  13.8556 
        inPlaceNTT_DIF:core/COMP_LOOP:mux1h.itm                                                                                                                                                                  0.0000  13.8556 
        inPlaceNTT_DIF:core/reg(COMP_LOOP:acc#8)                                                                  mgc_reg_pos_64_0_0_0_0_1_1                                                                     0.0000  13.8556 
                                                                                                                                                                                                                                 
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                            Port                                Slack (Delay) Messages 
      --------------------------------------------------- --------------------------------- ------- ------- --------
      inPlaceNTT_DIF:core/reg(STAGE_LOOP:i(3:0))          STAGE_LOOP:i:STAGE_LOOP:i:mux.itm 18.8075  1.1925          
      inPlaceNTT_DIF:core/reg(p)                          p:rsci.idat                       20.0000  0.0000          
      inPlaceNTT_DIF:core/reg(vec:rsc.triosy:obj.ld)      and#55.itm                        18.2697  1.7303          
      inPlaceNTT_DIF:core/reg(ensig.cgo)                  and#57.rmff                       12.8173  7.1827          
      inPlaceNTT_DIF:core/reg(VEC_LOOP:j(10:0).sva(9:0))  VEC_LOOP:j:VEC_LOOP:j:and.itm     17.9796  2.0204          
      inPlaceNTT_DIF:core/reg(STAGE_LOOP:lshift.psp)      z.out                              5.2597 14.7403          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:k(10:0).sva(9:0)) COMP_LOOP:k:COMP_LOOP:k:and.itm   18.8075  1.1925          
      inPlaceNTT_DIF:core/reg(exit:COMP_LOOP)             COMP_LOOP:not.itm                 18.2457  1.7543          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc#1)            COMP_LOOP:acc#1.itm               19.3396  0.6604          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc#10.cse(10:1)) COMP_LOOP:acc#10.itm(10:1)        18.7964  1.2036          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:tmp:asn)          twiddle:rsci.q_d                  18.4900  1.5100          
      inPlaceNTT_DIF:core/reg(COMP_LOOP:acc#8)            COMP_LOOP:mux1h.itm                5.2597 14.7403          
      inPlaceNTT_DIF                                      vec:rsc.wadr                      18.4614  1.5386          
      inPlaceNTT_DIF                                      vec:rsc.d                         18.1954  1.8046          
      inPlaceNTT_DIF                                      vec:rsc.we                        18.5640  1.4360          
      inPlaceNTT_DIF                                      vec:rsc.radr                      17.6264  2.3736          
      inPlaceNTT_DIF                                      vec:rsc.triosy.lz                 19.8974  0.1026          
      inPlaceNTT_DIF                                      p:rsc.triosy.lz                   19.8974  0.1026          
      inPlaceNTT_DIF                                      r:rsc.triosy.lz                   19.8974  0.1026          
      inPlaceNTT_DIF                                      twiddle:rsc.radr                   4.8718 15.1282          
      inPlaceNTT_DIF                                      twiddle:rsc.triosy.lz             19.8974  0.1026          
      
  Operator Bitwidth Summary
    Operation                                   Size (bits) Count 
    ------------------------------------------- ----------- -----
    add                                                           
    -                                                    64     2 
    -                                                     5     1 
    -                                                     4     1 
    -                                                    11     2 
    -                                                    10     1 
    add3                                                          
    -                                                    11     1 
    and                                                           
    -                                                    10     2 
    -                                                     1     2 
    lshift                                                        
    -                                                    11     1 
    modulo_9ae1d119fc8eee114172955f76eb675761ce                   
    -                                                    64     1 
    mul                                                           
    -                                                    64     1 
    mux                                                           
    -                                                    64     4 
    -                                                     4     2 
    -                                                    11     2 
    -                                                    10     3 
    mux1h                                                         
    -                                                    64     1 
    nand                                                          
    -                                                     1     1 
    nor                                                           
    -                                                     1     3 
    not                                                           
    -                                                    64     1 
    -                                                     4     2 
    -                                                    10     1 
    -                                                     1    12 
    or                                                            
    -                                                     1    10 
    read_port                                                     
    -                                                    64     1 
    read_sync                                                     
    -                                                     0     4 
    reg                                                           
    -                                                    64     3 
    -                                                     4     1 
    -                                                    11     1 
    -                                                    10     4 
    -                                                     1     3 
    
  End of Report
