{
  "Top": "cnn_top",
  "RtlTop": "cnn_top",
  "RtlPrefix": "",
  "RtlSubPrefix": "cnn_top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-2",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "input_r",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "output_r",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "conv1_weights": {
      "index": "2",
      "direction": "in",
      "srcType": "short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem2",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "conv1_weights",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "conv1_bias": {
      "index": "3",
      "direction": "in",
      "srcType": "short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem3",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "conv1_bias",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "conv2_weights": {
      "index": "4",
      "direction": "in",
      "srcType": "short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem4",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "conv2_weights",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "conv2_bias": {
      "index": "5",
      "direction": "in",
      "srcType": "short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem5",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "conv2_bias",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "conv3_weights": {
      "index": "6",
      "direction": "in",
      "srcType": "short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem6",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "conv3_weights",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "conv3_bias": {
      "index": "7",
      "direction": "in",
      "srcType": "short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem7",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "conv3_bias",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=none",
      "config_interface -m_axi_addr64=0",
      "config_interface -m_axi_max_read_burst_length=32",
      "config_interface -m_axi_max_widen_bitwidth=32",
      "config_interface -m_axi_max_write_burst_length=32"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "cnn_top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "2439575",
    "Latency": "2439577"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "cnn_top",
    "Version": "1.0",
    "DisplayName": "Cnn_top",
    "Revision": "2114176507",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_cnn_top_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/cnn_layer.cpp",
      "..\/..\/cnn_layer.h",
      "..\/..\/weights.cpp",
      "..\/..\/weights.h"
    ],
    "TestBench": ["..\/..\/test.cpp"],
    "Vhdl": [
      "impl\/vhdl\/cnn_top_am_addmul_4ns_2ns_6ns_11_4_1.vhd",
      "impl\/vhdl\/cnn_top_Block_entry_gmem1_wr_proc.vhd",
      "impl\/vhdl\/cnn_top_compute.vhd",
      "impl\/vhdl\/cnn_top_compute_1.vhd",
      "impl\/vhdl\/cnn_top_compute_1_input_buf_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/cnn_top_compute_2.vhd",
      "impl\/vhdl\/cnn_top_compute_2_input_buf_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/cnn_top_compute_2_local_bias_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/cnn_top_compute_2_local_weights_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/cnn_top_compute_2_output_buf_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/cnn_top_compute_3.vhd",
      "impl\/vhdl\/cnn_top_compute_3_input_buf_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/cnn_top_compute_3_local_bias_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/cnn_top_compute_3_local_weights_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/cnn_top_compute_3_output_buf_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/cnn_top_compute_4.vhd",
      "impl\/vhdl\/cnn_top_compute_4_input_buf_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/cnn_top_compute_4_local_weights_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/cnn_top_compute_4_output_buf_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/cnn_top_compute_input_buf_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/cnn_top_control_s_axi.vhd",
      "impl\/vhdl\/cnn_top_convolution_func.vhd",
      "impl\/vhdl\/cnn_top_convolution_func_1.vhd",
      "impl\/vhdl\/cnn_top_convolution_func_2.vhd",
      "impl\/vhdl\/cnn_top_convolution_func_2_Pipeline_VITIS_LOOP_81_3.vhd",
      "impl\/vhdl\/cnn_top_entry_proc.vhd",
      "impl\/vhdl\/cnn_top_fifo_w16_d256_A.vhd",
      "impl\/vhdl\/cnn_top_fifo_w16_d512_A.vhd",
      "impl\/vhdl\/cnn_top_fifo_w16_d2048_A.vhd",
      "impl\/vhdl\/cnn_top_fifo_w16_d8192_A.vhd",
      "impl\/vhdl\/cnn_top_fifo_w32_d8_S.vhd",
      "impl\/vhdl\/cnn_top_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/cnn_top_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/cnn_top_gmem0_m_axi.vhd",
      "impl\/vhdl\/cnn_top_gmem1_m_axi.vhd",
      "impl\/vhdl\/cnn_top_gmem2_m_axi.vhd",
      "impl\/vhdl\/cnn_top_gmem3_m_axi.vhd",
      "impl\/vhdl\/cnn_top_gmem4_m_axi.vhd",
      "impl\/vhdl\/cnn_top_gmem5_m_axi.vhd",
      "impl\/vhdl\/cnn_top_gmem6_m_axi.vhd",
      "impl\/vhdl\/cnn_top_gmem7_m_axi.vhd",
      "impl\/vhdl\/cnn_top_load_params_func.vhd",
      "impl\/vhdl\/cnn_top_load_params_func_1.vhd",
      "impl\/vhdl\/cnn_top_load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI.vhd",
      "impl\/vhdl\/cnn_top_load_params_func_1_Pipeline_VITIS_LOOP_40_5.vhd",
      "impl\/vhdl\/cnn_top_load_params_func_2.vhd",
      "impl\/vhdl\/cnn_top_load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4.vhd",
      "impl\/vhdl\/cnn_top_load_params_func_2_Pipeline_VITIS_LOOP_40_5.vhd",
      "impl\/vhdl\/cnn_top_load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s.vhd",
      "impl\/vhdl\/cnn_top_load_params_func_Pipeline_VITIS_LOOP_40_5.vhd",
      "impl\/vhdl\/cnn_top_mac_muladd_16s_16s_28ns_28_4_1.vhd",
      "impl\/vhdl\/cnn_top_mac_muladd_16s_16s_28s_28_4_1.vhd",
      "impl\/vhdl\/cnn_top_mac_muladd_16s_16s_32ns_32_4_1.vhd",
      "impl\/vhdl\/cnn_top_mul_4ns_6ns_9_1_1.vhd",
      "impl\/vhdl\/cnn_top_mul_5ns_7ns_11_1_1.vhd",
      "impl\/vhdl\/cnn_top_mul_16s_16s_28_1_1.vhd",
      "impl\/vhdl\/cnn_top_pooling_func.vhd",
      "impl\/vhdl\/cnn_top_pooling_func_1.vhd",
      "impl\/vhdl\/cnn_top_prepare_input_buf_func.vhd",
      "impl\/vhdl\/cnn_top_prepare_input_buf_func_1.vhd",
      "impl\/vhdl\/cnn_top_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s.vhd",
      "impl\/vhdl\/cnn_top_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s.vhd",
      "impl\/vhdl\/cnn_top_prepare_input_buf_func_2.vhd",
      "impl\/vhdl\/cnn_top_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3.vhd",
      "impl\/vhdl\/cnn_top_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5.vhd",
      "impl\/vhdl\/cnn_top_prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3.vhd",
      "impl\/vhdl\/cnn_top_prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6.vhd",
      "impl\/vhdl\/cnn_top_read_input_func.vhd",
      "impl\/vhdl\/cnn_top_read_input_func_1.vhd",
      "impl\/vhdl\/cnn_top_read_input_top.vhd",
      "impl\/vhdl\/cnn_top_sparsemux_7_2_16_1_1.vhd",
      "impl\/vhdl\/cnn_top_start_for_Block_entry_gmem1_wr_proc_U0.vhd",
      "impl\/vhdl\/cnn_top_start_for_compute_1_U0.vhd",
      "impl\/vhdl\/cnn_top_start_for_compute_U0.vhd",
      "impl\/vhdl\/cnn_top_urem_4ns_3ns_2_8_seq_1.vhd",
      "impl\/vhdl\/cnn_top_urem_5ns_3ns_2_9_1.vhd",
      "impl\/vhdl\/cnn_top_write_output_func.vhd",
      "impl\/vhdl\/cnn_top_write_output_func_1.vhd",
      "impl\/vhdl\/cnn_top_write_output_func_2.vhd",
      "impl\/vhdl\/cnn_top_write_output_top.vhd",
      "impl\/vhdl\/cnn_top_write_output_top_Pipeline_VITIS_LOOP_192_1.vhd",
      "impl\/vhdl\/cnn_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/cnn_top_am_addmul_4ns_2ns_6ns_11_4_1.v",
      "impl\/verilog\/cnn_top_Block_entry_gmem1_wr_proc.v",
      "impl\/verilog\/cnn_top_compute.v",
      "impl\/verilog\/cnn_top_compute_1.v",
      "impl\/verilog\/cnn_top_compute_1_input_buf_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/cnn_top_compute_1_input_buf_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/cnn_top_compute_2.v",
      "impl\/verilog\/cnn_top_compute_2_input_buf_RAM_AUTO_1R1W.v",
      "impl\/verilog\/cnn_top_compute_2_local_bias_RAM_AUTO_1R1W.v",
      "impl\/verilog\/cnn_top_compute_2_local_weights_RAM_AUTO_1R1W.v",
      "impl\/verilog\/cnn_top_compute_2_output_buf_RAM_AUTO_1R1W.v",
      "impl\/verilog\/cnn_top_compute_3.v",
      "impl\/verilog\/cnn_top_compute_3_input_buf_RAM_AUTO_1R1W.v",
      "impl\/verilog\/cnn_top_compute_3_local_bias_RAM_AUTO_1R1W.v",
      "impl\/verilog\/cnn_top_compute_3_local_weights_RAM_AUTO_1R1W.v",
      "impl\/verilog\/cnn_top_compute_3_output_buf_RAM_AUTO_1R1W.v",
      "impl\/verilog\/cnn_top_compute_4.v",
      "impl\/verilog\/cnn_top_compute_4_input_buf_RAM_AUTO_1R1W.v",
      "impl\/verilog\/cnn_top_compute_4_local_weights_RAM_AUTO_1R1W.v",
      "impl\/verilog\/cnn_top_compute_4_output_buf_RAM_AUTO_1R1W.v",
      "impl\/verilog\/cnn_top_compute_input_buf_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/cnn_top_compute_input_buf_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/cnn_top_control_s_axi.v",
      "impl\/verilog\/cnn_top_convolution_func.v",
      "impl\/verilog\/cnn_top_convolution_func_1.v",
      "impl\/verilog\/cnn_top_convolution_func_2.v",
      "impl\/verilog\/cnn_top_convolution_func_2_Pipeline_VITIS_LOOP_81_3.v",
      "impl\/verilog\/cnn_top_entry_proc.v",
      "impl\/verilog\/cnn_top_fifo_w16_d256_A.v",
      "impl\/verilog\/cnn_top_fifo_w16_d512_A.v",
      "impl\/verilog\/cnn_top_fifo_w16_d2048_A.v",
      "impl\/verilog\/cnn_top_fifo_w16_d8192_A.v",
      "impl\/verilog\/cnn_top_fifo_w32_d8_S.v",
      "impl\/verilog\/cnn_top_flow_control_loop_pipe.v",
      "impl\/verilog\/cnn_top_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/cnn_top_gmem0_m_axi.v",
      "impl\/verilog\/cnn_top_gmem1_m_axi.v",
      "impl\/verilog\/cnn_top_gmem2_m_axi.v",
      "impl\/verilog\/cnn_top_gmem3_m_axi.v",
      "impl\/verilog\/cnn_top_gmem4_m_axi.v",
      "impl\/verilog\/cnn_top_gmem5_m_axi.v",
      "impl\/verilog\/cnn_top_gmem6_m_axi.v",
      "impl\/verilog\/cnn_top_gmem7_m_axi.v",
      "impl\/verilog\/cnn_top_hls_deadlock_detection_unit.v",
      "impl\/verilog\/cnn_top_hls_deadlock_detector.vh",
      "impl\/verilog\/cnn_top_hls_deadlock_report_unit.vh",
      "impl\/verilog\/cnn_top_load_params_func.v",
      "impl\/verilog\/cnn_top_load_params_func_1.v",
      "impl\/verilog\/cnn_top_load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI.v",
      "impl\/verilog\/cnn_top_load_params_func_1_Pipeline_VITIS_LOOP_40_5.v",
      "impl\/verilog\/cnn_top_load_params_func_2.v",
      "impl\/verilog\/cnn_top_load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4.v",
      "impl\/verilog\/cnn_top_load_params_func_2_Pipeline_VITIS_LOOP_40_5.v",
      "impl\/verilog\/cnn_top_load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s.v",
      "impl\/verilog\/cnn_top_load_params_func_Pipeline_VITIS_LOOP_40_5.v",
      "impl\/verilog\/cnn_top_mac_muladd_16s_16s_28ns_28_4_1.v",
      "impl\/verilog\/cnn_top_mac_muladd_16s_16s_28s_28_4_1.v",
      "impl\/verilog\/cnn_top_mac_muladd_16s_16s_32ns_32_4_1.v",
      "impl\/verilog\/cnn_top_mul_4ns_6ns_9_1_1.v",
      "impl\/verilog\/cnn_top_mul_5ns_7ns_11_1_1.v",
      "impl\/verilog\/cnn_top_mul_16s_16s_28_1_1.v",
      "impl\/verilog\/cnn_top_pooling_func.v",
      "impl\/verilog\/cnn_top_pooling_func_1.v",
      "impl\/verilog\/cnn_top_prepare_input_buf_func.v",
      "impl\/verilog\/cnn_top_prepare_input_buf_func_1.v",
      "impl\/verilog\/cnn_top_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s.v",
      "impl\/verilog\/cnn_top_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s.v",
      "impl\/verilog\/cnn_top_prepare_input_buf_func_2.v",
      "impl\/verilog\/cnn_top_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3.v",
      "impl\/verilog\/cnn_top_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5.v",
      "impl\/verilog\/cnn_top_prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3.v",
      "impl\/verilog\/cnn_top_prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6.v",
      "impl\/verilog\/cnn_top_read_input_func.v",
      "impl\/verilog\/cnn_top_read_input_func_1.v",
      "impl\/verilog\/cnn_top_read_input_top.v",
      "impl\/verilog\/cnn_top_sparsemux_7_2_16_1_1.v",
      "impl\/verilog\/cnn_top_start_for_Block_entry_gmem1_wr_proc_U0.v",
      "impl\/verilog\/cnn_top_start_for_compute_1_U0.v",
      "impl\/verilog\/cnn_top_start_for_compute_U0.v",
      "impl\/verilog\/cnn_top_urem_4ns_3ns_2_8_seq_1.v",
      "impl\/verilog\/cnn_top_urem_5ns_3ns_2_9_1.v",
      "impl\/verilog\/cnn_top_write_output_func.v",
      "impl\/verilog\/cnn_top_write_output_func_1.v",
      "impl\/verilog\/cnn_top_write_output_func_2.v",
      "impl\/verilog\/cnn_top_write_output_top.v",
      "impl\/verilog\/cnn_top_write_output_top_Pipeline_VITIS_LOOP_192_1.v",
      "impl\/verilog\/cnn_top.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/cnn_top_v1_0\/data\/cnn_top.mdd",
      "impl\/misc\/drivers\/cnn_top_v1_0\/data\/cnn_top.tcl",
      "impl\/misc\/drivers\/cnn_top_v1_0\/data\/cnn_top.yaml",
      "impl\/misc\/drivers\/cnn_top_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/cnn_top_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/cnn_top_v1_0\/src\/xcnn_top.c",
      "impl\/misc\/drivers\/cnn_top_v1_0\/src\/xcnn_top.h",
      "impl\/misc\/drivers\/cnn_top_v1_0\/src\/xcnn_top_hw.h",
      "impl\/misc\/drivers\/cnn_top_v1_0\/src\/xcnn_top_linux.c",
      "impl\/misc\/drivers\/cnn_top_v1_0\/src\/xcnn_top_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/cnn_top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem7",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "input_r",
          "access": "W",
          "description": "Data signal of input_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_r",
              "access": "W",
              "description": "Bit 31 to 0 of input_r"
            }]
        },
        {
          "offset": "0x18",
          "name": "output_r",
          "access": "W",
          "description": "Data signal of output_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r",
              "access": "W",
              "description": "Bit 31 to 0 of output_r"
            }]
        },
        {
          "offset": "0x20",
          "name": "conv1_weights",
          "access": "W",
          "description": "Data signal of conv1_weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "conv1_weights",
              "access": "W",
              "description": "Bit 31 to 0 of conv1_weights"
            }]
        },
        {
          "offset": "0x28",
          "name": "conv1_bias",
          "access": "W",
          "description": "Data signal of conv1_bias",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "conv1_bias",
              "access": "W",
              "description": "Bit 31 to 0 of conv1_bias"
            }]
        },
        {
          "offset": "0x30",
          "name": "conv2_weights",
          "access": "W",
          "description": "Data signal of conv2_weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "conv2_weights",
              "access": "W",
              "description": "Bit 31 to 0 of conv2_weights"
            }]
        },
        {
          "offset": "0x38",
          "name": "conv2_bias",
          "access": "W",
          "description": "Data signal of conv2_bias",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "conv2_bias",
              "access": "W",
              "description": "Bit 31 to 0 of conv2_bias"
            }]
        },
        {
          "offset": "0x40",
          "name": "conv3_weights",
          "access": "W",
          "description": "Data signal of conv3_weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "conv3_weights",
              "access": "W",
              "description": "Bit 31 to 0 of conv3_weights"
            }]
        },
        {
          "offset": "0x48",
          "name": "conv3_bias",
          "access": "W",
          "description": "Data signal of conv3_bias",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "conv3_bias",
              "access": "W",
              "description": "Bit 31 to 0 of conv3_bias"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "output"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "conv1_weights"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "conv1_bias"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "conv2_weights"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "56",
          "argName": "conv2_bias"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "conv3_weights"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "72",
          "argName": "conv3_bias"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3:m_axi_gmem4:m_axi_gmem5:m_axi_gmem6:m_axi_gmem7",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "32",
        "MAX_WRITE_BURST_LENGTH": "32",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "32",
          "max_write_burst_length": "32",
          "max_widen_bitwidth": "32",
          "channel_id": "0",
          "argName": "input"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "input"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "32",
        "MAX_WRITE_BURST_LENGTH": "32",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "32",
          "max_write_burst_length": "32",
          "max_widen_bitwidth": "32",
          "channel_id": "0",
          "argName": "output"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "output"
        }
      ]
    },
    "m_axi_gmem2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "m_axi_gmem2_",
      "paramPrefix": "C_M_AXI_GMEM2_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "32",
        "MAX_WRITE_BURST_LENGTH": "32",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem2_ARADDR",
        "m_axi_gmem2_ARBURST",
        "m_axi_gmem2_ARCACHE",
        "m_axi_gmem2_ARID",
        "m_axi_gmem2_ARLEN",
        "m_axi_gmem2_ARLOCK",
        "m_axi_gmem2_ARPROT",
        "m_axi_gmem2_ARQOS",
        "m_axi_gmem2_ARREADY",
        "m_axi_gmem2_ARREGION",
        "m_axi_gmem2_ARSIZE",
        "m_axi_gmem2_ARUSER",
        "m_axi_gmem2_ARVALID",
        "m_axi_gmem2_AWADDR",
        "m_axi_gmem2_AWBURST",
        "m_axi_gmem2_AWCACHE",
        "m_axi_gmem2_AWID",
        "m_axi_gmem2_AWLEN",
        "m_axi_gmem2_AWLOCK",
        "m_axi_gmem2_AWPROT",
        "m_axi_gmem2_AWQOS",
        "m_axi_gmem2_AWREADY",
        "m_axi_gmem2_AWREGION",
        "m_axi_gmem2_AWSIZE",
        "m_axi_gmem2_AWUSER",
        "m_axi_gmem2_AWVALID",
        "m_axi_gmem2_BID",
        "m_axi_gmem2_BREADY",
        "m_axi_gmem2_BRESP",
        "m_axi_gmem2_BUSER",
        "m_axi_gmem2_BVALID",
        "m_axi_gmem2_RDATA",
        "m_axi_gmem2_RID",
        "m_axi_gmem2_RLAST",
        "m_axi_gmem2_RREADY",
        "m_axi_gmem2_RRESP",
        "m_axi_gmem2_RUSER",
        "m_axi_gmem2_RVALID",
        "m_axi_gmem2_WDATA",
        "m_axi_gmem2_WID",
        "m_axi_gmem2_WLAST",
        "m_axi_gmem2_WREADY",
        "m_axi_gmem2_WSTRB",
        "m_axi_gmem2_WUSER",
        "m_axi_gmem2_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "32",
          "max_write_burst_length": "32",
          "max_widen_bitwidth": "32",
          "channel_id": "0",
          "argName": "conv1_weights"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "conv1_weights"
        }
      ]
    },
    "m_axi_gmem3": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "m_axi_gmem3_",
      "paramPrefix": "C_M_AXI_GMEM3_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "32",
        "MAX_WRITE_BURST_LENGTH": "32",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem3_ARADDR",
        "m_axi_gmem3_ARBURST",
        "m_axi_gmem3_ARCACHE",
        "m_axi_gmem3_ARID",
        "m_axi_gmem3_ARLEN",
        "m_axi_gmem3_ARLOCK",
        "m_axi_gmem3_ARPROT",
        "m_axi_gmem3_ARQOS",
        "m_axi_gmem3_ARREADY",
        "m_axi_gmem3_ARREGION",
        "m_axi_gmem3_ARSIZE",
        "m_axi_gmem3_ARUSER",
        "m_axi_gmem3_ARVALID",
        "m_axi_gmem3_AWADDR",
        "m_axi_gmem3_AWBURST",
        "m_axi_gmem3_AWCACHE",
        "m_axi_gmem3_AWID",
        "m_axi_gmem3_AWLEN",
        "m_axi_gmem3_AWLOCK",
        "m_axi_gmem3_AWPROT",
        "m_axi_gmem3_AWQOS",
        "m_axi_gmem3_AWREADY",
        "m_axi_gmem3_AWREGION",
        "m_axi_gmem3_AWSIZE",
        "m_axi_gmem3_AWUSER",
        "m_axi_gmem3_AWVALID",
        "m_axi_gmem3_BID",
        "m_axi_gmem3_BREADY",
        "m_axi_gmem3_BRESP",
        "m_axi_gmem3_BUSER",
        "m_axi_gmem3_BVALID",
        "m_axi_gmem3_RDATA",
        "m_axi_gmem3_RID",
        "m_axi_gmem3_RLAST",
        "m_axi_gmem3_RREADY",
        "m_axi_gmem3_RRESP",
        "m_axi_gmem3_RUSER",
        "m_axi_gmem3_RVALID",
        "m_axi_gmem3_WDATA",
        "m_axi_gmem3_WID",
        "m_axi_gmem3_WLAST",
        "m_axi_gmem3_WREADY",
        "m_axi_gmem3_WSTRB",
        "m_axi_gmem3_WUSER",
        "m_axi_gmem3_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "32",
          "max_write_burst_length": "32",
          "max_widen_bitwidth": "32",
          "channel_id": "0",
          "argName": "conv1_bias"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "conv1_bias"
        }
      ]
    },
    "m_axi_gmem4": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "m_axi_gmem4_",
      "paramPrefix": "C_M_AXI_GMEM4_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "32",
        "MAX_WRITE_BURST_LENGTH": "32",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem4_ARADDR",
        "m_axi_gmem4_ARBURST",
        "m_axi_gmem4_ARCACHE",
        "m_axi_gmem4_ARID",
        "m_axi_gmem4_ARLEN",
        "m_axi_gmem4_ARLOCK",
        "m_axi_gmem4_ARPROT",
        "m_axi_gmem4_ARQOS",
        "m_axi_gmem4_ARREADY",
        "m_axi_gmem4_ARREGION",
        "m_axi_gmem4_ARSIZE",
        "m_axi_gmem4_ARUSER",
        "m_axi_gmem4_ARVALID",
        "m_axi_gmem4_AWADDR",
        "m_axi_gmem4_AWBURST",
        "m_axi_gmem4_AWCACHE",
        "m_axi_gmem4_AWID",
        "m_axi_gmem4_AWLEN",
        "m_axi_gmem4_AWLOCK",
        "m_axi_gmem4_AWPROT",
        "m_axi_gmem4_AWQOS",
        "m_axi_gmem4_AWREADY",
        "m_axi_gmem4_AWREGION",
        "m_axi_gmem4_AWSIZE",
        "m_axi_gmem4_AWUSER",
        "m_axi_gmem4_AWVALID",
        "m_axi_gmem4_BID",
        "m_axi_gmem4_BREADY",
        "m_axi_gmem4_BRESP",
        "m_axi_gmem4_BUSER",
        "m_axi_gmem4_BVALID",
        "m_axi_gmem4_RDATA",
        "m_axi_gmem4_RID",
        "m_axi_gmem4_RLAST",
        "m_axi_gmem4_RREADY",
        "m_axi_gmem4_RRESP",
        "m_axi_gmem4_RUSER",
        "m_axi_gmem4_RVALID",
        "m_axi_gmem4_WDATA",
        "m_axi_gmem4_WID",
        "m_axi_gmem4_WLAST",
        "m_axi_gmem4_WREADY",
        "m_axi_gmem4_WSTRB",
        "m_axi_gmem4_WUSER",
        "m_axi_gmem4_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "32",
          "max_write_burst_length": "32",
          "max_widen_bitwidth": "32",
          "channel_id": "0",
          "argName": "conv2_weights"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "conv2_weights"
        }
      ]
    },
    "m_axi_gmem5": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "m_axi_gmem5_",
      "paramPrefix": "C_M_AXI_GMEM5_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "32",
        "MAX_WRITE_BURST_LENGTH": "32",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem5_ARADDR",
        "m_axi_gmem5_ARBURST",
        "m_axi_gmem5_ARCACHE",
        "m_axi_gmem5_ARID",
        "m_axi_gmem5_ARLEN",
        "m_axi_gmem5_ARLOCK",
        "m_axi_gmem5_ARPROT",
        "m_axi_gmem5_ARQOS",
        "m_axi_gmem5_ARREADY",
        "m_axi_gmem5_ARREGION",
        "m_axi_gmem5_ARSIZE",
        "m_axi_gmem5_ARUSER",
        "m_axi_gmem5_ARVALID",
        "m_axi_gmem5_AWADDR",
        "m_axi_gmem5_AWBURST",
        "m_axi_gmem5_AWCACHE",
        "m_axi_gmem5_AWID",
        "m_axi_gmem5_AWLEN",
        "m_axi_gmem5_AWLOCK",
        "m_axi_gmem5_AWPROT",
        "m_axi_gmem5_AWQOS",
        "m_axi_gmem5_AWREADY",
        "m_axi_gmem5_AWREGION",
        "m_axi_gmem5_AWSIZE",
        "m_axi_gmem5_AWUSER",
        "m_axi_gmem5_AWVALID",
        "m_axi_gmem5_BID",
        "m_axi_gmem5_BREADY",
        "m_axi_gmem5_BRESP",
        "m_axi_gmem5_BUSER",
        "m_axi_gmem5_BVALID",
        "m_axi_gmem5_RDATA",
        "m_axi_gmem5_RID",
        "m_axi_gmem5_RLAST",
        "m_axi_gmem5_RREADY",
        "m_axi_gmem5_RRESP",
        "m_axi_gmem5_RUSER",
        "m_axi_gmem5_RVALID",
        "m_axi_gmem5_WDATA",
        "m_axi_gmem5_WID",
        "m_axi_gmem5_WLAST",
        "m_axi_gmem5_WREADY",
        "m_axi_gmem5_WSTRB",
        "m_axi_gmem5_WUSER",
        "m_axi_gmem5_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "32",
          "max_write_burst_length": "32",
          "max_widen_bitwidth": "32",
          "channel_id": "0",
          "argName": "conv2_bias"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "conv2_bias"
        }
      ]
    },
    "m_axi_gmem6": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "m_axi_gmem6_",
      "paramPrefix": "C_M_AXI_GMEM6_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "32",
        "MAX_WRITE_BURST_LENGTH": "32",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem6_ARADDR",
        "m_axi_gmem6_ARBURST",
        "m_axi_gmem6_ARCACHE",
        "m_axi_gmem6_ARID",
        "m_axi_gmem6_ARLEN",
        "m_axi_gmem6_ARLOCK",
        "m_axi_gmem6_ARPROT",
        "m_axi_gmem6_ARQOS",
        "m_axi_gmem6_ARREADY",
        "m_axi_gmem6_ARREGION",
        "m_axi_gmem6_ARSIZE",
        "m_axi_gmem6_ARUSER",
        "m_axi_gmem6_ARVALID",
        "m_axi_gmem6_AWADDR",
        "m_axi_gmem6_AWBURST",
        "m_axi_gmem6_AWCACHE",
        "m_axi_gmem6_AWID",
        "m_axi_gmem6_AWLEN",
        "m_axi_gmem6_AWLOCK",
        "m_axi_gmem6_AWPROT",
        "m_axi_gmem6_AWQOS",
        "m_axi_gmem6_AWREADY",
        "m_axi_gmem6_AWREGION",
        "m_axi_gmem6_AWSIZE",
        "m_axi_gmem6_AWUSER",
        "m_axi_gmem6_AWVALID",
        "m_axi_gmem6_BID",
        "m_axi_gmem6_BREADY",
        "m_axi_gmem6_BRESP",
        "m_axi_gmem6_BUSER",
        "m_axi_gmem6_BVALID",
        "m_axi_gmem6_RDATA",
        "m_axi_gmem6_RID",
        "m_axi_gmem6_RLAST",
        "m_axi_gmem6_RREADY",
        "m_axi_gmem6_RRESP",
        "m_axi_gmem6_RUSER",
        "m_axi_gmem6_RVALID",
        "m_axi_gmem6_WDATA",
        "m_axi_gmem6_WID",
        "m_axi_gmem6_WLAST",
        "m_axi_gmem6_WREADY",
        "m_axi_gmem6_WSTRB",
        "m_axi_gmem6_WUSER",
        "m_axi_gmem6_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "32",
          "max_write_burst_length": "32",
          "max_widen_bitwidth": "32",
          "channel_id": "0",
          "argName": "conv3_weights"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "conv3_weights"
        }
      ]
    },
    "m_axi_gmem7": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "32",
      "portPrefix": "m_axi_gmem7_",
      "paramPrefix": "C_M_AXI_GMEM7_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "32",
        "MAX_WRITE_BURST_LENGTH": "32",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem7_ARADDR",
        "m_axi_gmem7_ARBURST",
        "m_axi_gmem7_ARCACHE",
        "m_axi_gmem7_ARID",
        "m_axi_gmem7_ARLEN",
        "m_axi_gmem7_ARLOCK",
        "m_axi_gmem7_ARPROT",
        "m_axi_gmem7_ARQOS",
        "m_axi_gmem7_ARREADY",
        "m_axi_gmem7_ARREGION",
        "m_axi_gmem7_ARSIZE",
        "m_axi_gmem7_ARUSER",
        "m_axi_gmem7_ARVALID",
        "m_axi_gmem7_AWADDR",
        "m_axi_gmem7_AWBURST",
        "m_axi_gmem7_AWCACHE",
        "m_axi_gmem7_AWID",
        "m_axi_gmem7_AWLEN",
        "m_axi_gmem7_AWLOCK",
        "m_axi_gmem7_AWPROT",
        "m_axi_gmem7_AWQOS",
        "m_axi_gmem7_AWREADY",
        "m_axi_gmem7_AWREGION",
        "m_axi_gmem7_AWSIZE",
        "m_axi_gmem7_AWUSER",
        "m_axi_gmem7_AWVALID",
        "m_axi_gmem7_BID",
        "m_axi_gmem7_BREADY",
        "m_axi_gmem7_BRESP",
        "m_axi_gmem7_BUSER",
        "m_axi_gmem7_BVALID",
        "m_axi_gmem7_RDATA",
        "m_axi_gmem7_RID",
        "m_axi_gmem7_RLAST",
        "m_axi_gmem7_RREADY",
        "m_axi_gmem7_RRESP",
        "m_axi_gmem7_RUSER",
        "m_axi_gmem7_RVALID",
        "m_axi_gmem7_WDATA",
        "m_axi_gmem7_WID",
        "m_axi_gmem7_WLAST",
        "m_axi_gmem7_WREADY",
        "m_axi_gmem7_WSTRB",
        "m_axi_gmem7_WUSER",
        "m_axi_gmem7_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "32",
          "max_write_burst_length": "32",
          "max_widen_bitwidth": "32",
          "channel_id": "0",
          "argName": "conv3_bias"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "conv3_bias"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem2_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem3_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem3_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem3_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem3_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem3_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem3_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem3_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem3_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem4_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem4_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem4_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem4_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem4_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem4_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem4_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem4_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem4_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem4_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem4_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem4_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem4_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem4_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem4_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem4_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem5_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem5_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem5_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem5_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem5_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem5_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem5_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem5_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem5_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem5_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem5_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem5_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem5_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem5_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem5_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem5_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem5_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem5_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem5_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem5_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem5_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem5_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem5_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem5_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem5_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem5_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem5_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem5_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem6_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem6_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem6_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem6_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem6_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem6_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem6_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem6_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem6_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem6_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem6_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem6_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem6_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem6_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem6_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem6_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem6_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem6_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem6_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem6_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem6_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem6_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem6_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem6_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem6_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem6_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem6_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem6_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem6_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem6_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem6_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem6_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem6_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem6_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem6_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem6_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem6_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem6_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem6_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem6_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem6_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem6_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem6_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem6_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem6_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem7_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem7_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem7_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem7_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem7_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem7_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem7_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem7_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem7_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem7_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem7_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem7_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem7_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem7_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem7_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem7_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem7_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem7_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem7_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem7_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem7_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem7_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem7_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem7_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem7_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem7_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem7_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem7_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem7_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem7_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem7_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem7_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem7_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem7_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem7_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem7_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem7_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem7_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem7_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem7_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem7_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem7_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem7_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem7_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem7_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "cnn_top",
      "BindInstances": "output_r_c_U input_s_U conv1_out_U conv2_out_U pool1_out_U conv3_out_U output_s_U control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U gmem3_m_axi_U gmem4_m_axi_U gmem5_m_axi_U gmem6_m_axi_U gmem7_m_axi_U",
      "Instances": [
        {
          "ModuleName": "entry_proc",
          "InstanceName": "entry_proc_U0"
        },
        {
          "ModuleName": "read_input_top",
          "InstanceName": "read_input_top_U0",
          "BindInstances": "i_fu_134_p2 icmp_ln184_fu_140_p2"
        },
        {
          "ModuleName": "compute_4",
          "InstanceName": "compute_4_U0",
          "BindInstances": "input_buf_U input_buf_1_U input_buf_2_U input_buf_3_U input_buf_4_U input_buf_5_U input_buf_6_U input_buf_7_U input_buf_8_U output_buf_U local_weights_U local_weights_1_U local_weights_2_U local_weights_3_U local_weights_4_U local_weights_5_U local_weights_6_U local_weights_7_U local_weights_8_U local_bias_U",
          "Instances": [
            {
              "ModuleName": "load_params_func_2",
              "InstanceName": "grp_load_params_func_2_fu_138",
              "Instances": [
                {
                  "ModuleName": "load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4",
                  "InstanceName": "grp_load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4_fu_90",
                  "BindInstances": "icmp_ln26_fu_272_p2 add_ln26_1_fu_278_p2 add_ln26_fu_299_p2 icmp_ln30_fu_305_p2 select_ln26_fu_310_p3 xor_ln26_fu_318_p2 icmp_ln31_fu_324_p2 and_ln26_fu_330_p2 select_ln26_1_fu_336_p3 add_ln30_fu_344_p2 empty_fu_350_p2 n_mid2_fu_356_p3 select_ln30_fu_365_p3 add_ln31_fu_398_p2 add_ln30_1_fu_404_p2 select_ln30_1_fu_409_p3"
                },
                {
                  "ModuleName": "load_params_func_2_Pipeline_VITIS_LOOP_40_5",
                  "InstanceName": "grp_load_params_func_2_Pipeline_VITIS_LOOP_40_5_fu_115",
                  "BindInstances": "icmp_ln40_fu_88_p2 add_ln40_fu_94_p2"
                }
              ]
            },
            {
              "ModuleName": "prepare_input_buf_func_2",
              "InstanceName": "grp_prepare_input_buf_func_2_fu_170",
              "Instances": [
                {
                  "ModuleName": "prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3",
                  "InstanceName": "grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3_fu_34",
                  "BindInstances": "icmp_ln51_fu_239_p2 add_ln51_1_fu_245_p2 add_ln51_fu_257_p2 icmp_ln52_fu_263_p2 select_ln51_fu_269_p3 select_ln51_1_fu_277_p3 mul_5ns_7ns_11_1_1_U37 urem_5ns_3ns_2_9_1_U34 mul_5ns_7ns_11_1_1_U36 urem_5ns_3ns_2_9_1_U35 add_ln52_fu_291_p2"
                },
                {
                  "ModuleName": "prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5",
                  "InstanceName": "grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_fu_56",
                  "BindInstances": "icmp_ln59_fu_253_p2 add_ln59_fu_259_p2 icmp_ln61_fu_271_p2 select_ln59_fu_277_p3 p_mid1_fu_285_p2 empty_fu_291_p2 select_ln59_1_fu_297_p3 select_ln59_2_fu_305_p3 mul_5ns_7ns_11_1_1_U49 urem_5ns_3ns_2_9_1_U50 indvars_iv_next_fu_349_p2 mul_5ns_7ns_11_1_1_U52 urem_5ns_3ns_2_9_1_U51"
                }
              ]
            },
            {
              "ModuleName": "convolution_func_2",
              "InstanceName": "grp_convolution_func_2_fu_194",
              "BindInstances": "icmp_ln77_fu_303_p2 add_ln77_fu_309_p2 mul_4ns_6ns_9_1_1_U137 urem_4ns_3ns_2_8_seq_1_U136 am_addmul_4ns_2ns_6ns_11_4_1_U139 am_addmul_4ns_2ns_6ns_11_4_1_U139 am_addmul_4ns_2ns_6ns_11_4_1_U139 empty_61_fu_385_p2 mul_5ns_7ns_11_1_1_U138 sub_ln90_fu_444_p2 sub_ln90_1_fu_477_p2 sub_ln90_2_fu_509_p2 icmp_ln79_fu_516_p2",
              "Instances": [{
                  "ModuleName": "convolution_func_2_Pipeline_VITIS_LOOP_81_3",
                  "InstanceName": "grp_convolution_func_2_Pipeline_VITIS_LOOP_81_3_fu_254",
                  "BindInstances": "icmp_ln81_fu_1172_p2 add_ln89_fu_1178_p2 add_ln81_fu_1187_p2 icmp_ln81_1_fu_1193_p2 select_ln81_fu_1199_p3 mul_4ns_6ns_9_1_1_U82 add_ln90_1_fu_1248_p2 add_ln90_2_fu_1266_p2 add_ln90_3_fu_1284_p2 sparsemux_7_2_16_1_1_U73 sparsemux_7_2_16_1_1_U74 sparsemux_7_2_16_1_1_U75 sparsemux_7_2_16_1_1_U85 mul_5ns_7ns_11_1_1_U83 add_ln90_4_fu_1325_p2 add_ln90_12_fu_1343_p2 add_ln90_13_fu_1361_p2 sparsemux_7_2_16_1_1_U76 sparsemux_7_2_16_1_1_U77 sparsemux_7_2_16_1_1_U78 sparsemux_7_2_16_1_1_U86 add_ln89_1_fu_1379_p2 mul_5ns_7ns_11_1_1_U84 add_ln90_14_fu_1408_p2 add_ln90_15_fu_1426_p2 add_ln90_16_fu_1444_p2 sparsemux_7_2_16_1_1_U79 sparsemux_7_2_16_1_1_U80 sparsemux_7_2_16_1_1_U81 sparsemux_7_2_16_1_1_U87 sparsemux_7_2_16_1_1_U73 sparsemux_7_2_16_1_1_U74 sparsemux_7_2_16_1_1_U75 sparsemux_7_2_16_1_1_U88 sparsemux_7_2_16_1_1_U76 sparsemux_7_2_16_1_1_U77 sparsemux_7_2_16_1_1_U78 sparsemux_7_2_16_1_1_U89 sparsemux_7_2_16_1_1_U79 sparsemux_7_2_16_1_1_U80 sparsemux_7_2_16_1_1_U81 sparsemux_7_2_16_1_1_U90 sparsemux_7_2_16_1_1_U73 sparsemux_7_2_16_1_1_U74 sparsemux_7_2_16_1_1_U75 sparsemux_7_2_16_1_1_U91 sparsemux_7_2_16_1_1_U76 sparsemux_7_2_16_1_1_U77 sparsemux_7_2_16_1_1_U78 sparsemux_7_2_16_1_1_U92 sparsemux_7_2_16_1_1_U79 sparsemux_7_2_16_1_1_U80 sparsemux_7_2_16_1_1_U81 sparsemux_7_2_16_1_1_U93 mac_muladd_16s_16s_28ns_28_4_1_U100 mul_16s_16s_28_1_1_U94 mac_muladd_16s_16s_28s_28_4_1_U97 mac_muladd_16s_16s_28ns_28_4_1_U102 mac_muladd_16s_16s_28ns_28_4_1_U101 mul_16s_16s_28_1_1_U95 mac_muladd_16s_16s_28s_28_4_1_U98 mul_16s_16s_28_1_1_U96 mac_muladd_16s_16s_28s_28_4_1_U99 mac_muladd_16s_16s_28ns_28_4_1_U102 mac_muladd_16s_16s_28s_28_4_1_U98 mac_muladd_16s_16s_28ns_28_4_1_U101 mac_muladd_16s_16s_28s_28_4_1_U99 mac_muladd_16s_16s_28s_28_4_1_U97 mac_muladd_16s_16s_28ns_28_4_1_U100 add_ln90_11_fu_1678_p2 icmp_ln95_fu_1711_p2 select_ln95_fu_1717_p3"
                }]
            },
            {
              "ModuleName": "write_output_func_2",
              "InstanceName": "grp_write_output_func_2_fu_218",
              "BindInstances": "icmp_ln103_fu_124_p2 add_ln103_1_fu_130_p2 add_ln103_fu_153_p2 icmp_ln105_fu_159_p2 select_ln103_fu_165_p3 xor_ln103_fu_173_p2 icmp_ln106_fu_179_p2 and_ln103_fu_185_p2 select_ln103_1_fu_191_p3 add_ln105_fu_199_p2 empty_fu_205_p2 oc_mid2_fu_211_p3 select_ln105_fu_219_p3 add_ln106_fu_254_p2 add_ln105_1_fu_260_p2 select_ln105_1_fu_266_p3"
            }
          ]
        },
        {
          "ModuleName": "compute_3",
          "InstanceName": "compute_3_U0",
          "BindInstances": "input_buf_U output_buf_U local_weights_U local_bias_U",
          "Instances": [
            {
              "ModuleName": "load_params_func_1",
              "InstanceName": "grp_load_params_func_1_fu_74",
              "Instances": [
                {
                  "ModuleName": "load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI",
                  "InstanceName": "grp_load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI_fu_74",
                  "BindInstances": "icmp_ln26_fu_172_p2 add_ln26_2_fu_178_p2 add_ln26_fu_281_p2 icmp_ln28_fu_196_p2 select_ln26_fu_287_p3 xor_ln26_fu_202_p2 icmp_ln31_fu_294_p2 icmp_ln30_fu_208_p2 and_ln26_1_fu_214_p2 select_ln26_2_fu_300_p3 add_ln28_fu_307_p2 empty_fu_220_p2 m_mid26_fu_313_p3 exitcond_flatten_not_fu_320_p2 not_exitcond_flatten_mid234_fu_325_p2 and_ln26_fu_330_p2 icmp_ln31_mid211_fu_335_p2 select_ln28_fu_341_p3 add_ln30_fu_348_p2 empty_56_fu_354_p2 empty_57_fu_359_p2 n_mid2_fu_364_p3 select_ln30_fu_372_p3 add_ln31_fu_426_p2 add_ln30_2_fu_226_p2 select_ln30_2_fu_232_p3 add_ln28_1_fu_240_p2 select_ln28_1_fu_246_p3"
                },
                {
                  "ModuleName": "load_params_func_1_Pipeline_VITIS_LOOP_40_5",
                  "InstanceName": "grp_load_params_func_1_Pipeline_VITIS_LOOP_40_5_fu_83",
                  "BindInstances": "icmp_ln40_fu_88_p2 add_ln40_fu_94_p2"
                }
              ]
            },
            {
              "ModuleName": "prepare_input_buf_func_1",
              "InstanceName": "grp_prepare_input_buf_func_1_fu_90",
              "Instances": [
                {
                  "ModuleName": "prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s",
                  "InstanceName": "grp_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s_fu_18",
                  "BindInstances": "icmp_ln49_fu_118_p2 add_ln49_1_fu_124_p2 add_ln49_fu_172_p2 icmp_ln51_fu_133_p2 select_ln49_fu_178_p3 xor_ln49_fu_185_p2 icmp_ln52_fu_190_p2 and_ln49_fu_196_p2 select_ln49_1_fu_202_p3 add_ln51_fu_209_p2 empty_fu_215_p2 j_2_mid2_fu_220_p3 select_ln51_fu_228_p3 add_ln52_fu_278_p2 add_ln51_2_fu_139_p2 select_ln51_2_fu_145_p3"
                },
                {
                  "ModuleName": "prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s",
                  "InstanceName": "grp_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s_fu_24",
                  "BindInstances": "icmp_ln59_fu_134_p2 add_ln59_fu_140_p2 icmp_ln61_fu_163_p2 select_ln59_fu_169_p3 p_mid1_fu_177_p2 empty_fu_183_p2 select_ln59_3_fu_189_p3 indvars_iv_next223_fu_197_p2 select_ln59_4_fu_203_p3 xor_ln59_fu_211_p2 icmp_ln62_fu_217_p2 and_ln59_fu_223_p2 select_ln59_5_fu_229_p3 indvars_iv_next2_dup_fu_237_p2 or_ln61_fu_243_p2 select_ln61_fu_249_p3 indvars_iv_next2_mid1_fu_257_p2 select_ln61_1_fu_263_p3 select_ln61_2_fu_271_p3 add_ln62_fu_321_p2 add_ln61_fu_327_p2 select_ln61_3_fu_333_p3"
                }
              ]
            },
            {
              "ModuleName": "convolution_func_1",
              "InstanceName": "grp_convolution_func_1_fu_98",
              "BindInstances": "icmp_ln77_fu_278_p2 add_ln77_1_fu_284_p2 add_ln77_fu_502_p2 icmp_ln79_fu_290_p2 select_ln77_fu_508_p3 first_iter_451_fu_515_p2 or_ln77_fu_939_p2 first_iter_354_fu_521_p2 or_ln77_1_fu_943_p2 first_iter_256_fu_527_p2 or_ln77_2_fu_947_p2 first_iter_158_fu_533_p2 or_ln77_3_fu_951_p2 xor_ln77_fu_296_p2 icmp_ln87_fu_539_p2 and_ln77_fu_545_p2 icmp_ln86_fu_369_p2 and_ln77_1_fu_375_p2 icmp_ln84_fu_380_p2 icmp_ln81_fu_302_p2 and_ln77_3_fu_308_p2 select_ln77_1_fu_550_p3 add_ln79_fu_557_p2 empty_fu_314_p2 j_mid268_fu_563_p3 sum_9_mid279_fu_955_p3 first_iter_4_mid1_fu_962_p2 first_iter_4_mid2_fu_967_p3 first_iter_3_mid281_fu_974_p2 first_iter_2_mid285_fu_979_p2 first_iter_1_mid289_fu_984_p2 exitcond_flatten62_not9_fu_386_p2 not_exitcond_flatten62_mid21508_fu_391_p2 icmp_ln87_mid291_fu_570_p2 exitcond_flatten_mid295_fu_396_p2 and_ln77_2_fu_402_p2 exitcond_flatten33_mid299_fu_407_p2 select_ln79_fu_575_p3 add_ln81_fu_582_p2 empty_63_fu_413_p2 empty_64_fu_418_p2 ic_mid239_fu_588_p3 sum_9_mid247_fu_989_p3 first_iter_3_mid1_fu_996_p2 first_iter_3_mid2_fu_1001_p3 first_iter_2_mid249_fu_1008_p2 first_iter_1_mid253_fu_1013_p2 not_exitcond_flatten33_mid299_fu_423_p2 exitcond_flatten_mid259_fu_429_p2 select_ln81_fu_595_p3 add_ln84_fu_602_p2 empty_65_fu_435_p2 empty_66_fu_441_p2 m_mid222_fu_608_p3 first_iter_2_mid1_fu_1018_p2 first_iter_2_mid2_fu_1023_p3 first_iter_1_mid228_fu_1030_p2 exitcond_flatten_mid295_not_fu_615_p2 not_exitcond_flatten_mid259_fu_620_p2 icmp_ln87_mid255_fu_625_p2 icmp_ln87_mid230_fu_630_p2 select_ln84_fu_636_p3 add_ln86_fu_643_p2 empty_67_fu_649_p2 empty_68_fu_653_p2 empty_69_fu_659_p2 n_mid2_fu_664_p3 first_iter_1_mid1_fu_1035_p2 first_iter_1_mid2_fu_1040_p3 select_ln86_fu_672_p3 icmp_ln87_1_fu_1055_p2 xor_ln87_fu_1060_p2 or_ln87_fu_1066_p2 xor_ln87_1_fu_1072_p2 or_ln87_1_fu_1078_p2 xor_ln87_2_fu_1084_p2 or_ln87_2_fu_1090_p2 select_ln79_1_fu_1100_p3 select_ln79_2_fu_1108_p3 add_ln90_fu_770_p2 add_ln90_3_fu_900_p2 mac_muladd_16s_16s_32ns_32_4_1_U190 mac_muladd_16s_16s_32ns_32_4_1_U190 add_ln87_fu_786_p2 icmp_ln87_2_fu_792_p2 icmp_ln86_1_fu_798_p2 icmp_ln84_1_fu_804_p2 icmp_ln95_fu_1152_p2 select_ln95_fu_1158_p3 add_ln86_1_fu_446_p2 select_ln86_1_fu_452_p3 add_ln84_1_fu_460_p2 select_ln84_1_fu_466_p3 add_ln81_1_fu_320_p2 select_ln81_1_fu_326_p3 add_ln79_1_fu_334_p2 select_ln79_3_fu_340_p3"
            },
            {
              "ModuleName": "write_output_func_1",
              "InstanceName": "grp_write_output_func_1_fu_106",
              "BindInstances": "icmp_ln103_fu_124_p2 add_ln103_2_fu_130_p2 add_ln103_fu_153_p2 icmp_ln105_fu_159_p2 select_ln103_fu_165_p3 xor_ln103_fu_173_p2 icmp_ln106_fu_179_p2 and_ln103_fu_185_p2 select_ln103_2_fu_191_p3 add_ln105_fu_199_p2 empty_fu_205_p2 oc_mid2_fu_211_p3 select_ln105_fu_219_p3 add_ln106_fu_254_p2 add_ln105_2_fu_260_p2 select_ln105_2_fu_266_p3"
            }
          ]
        },
        {
          "ModuleName": "compute_1",
          "InstanceName": "compute_1_U0",
          "BindInstances": "input_buf_U",
          "Instances": [
            {
              "ModuleName": "read_input_func_1",
              "InstanceName": "grp_read_input_func_1_fu_24",
              "BindInstances": "icmp_ln143_fu_124_p2 add_ln143_1_fu_130_p2 add_ln143_fu_153_p2 icmp_ln145_fu_159_p2 select_ln143_fu_165_p3 xor_ln143_fu_173_p2 icmp_ln146_fu_179_p2 and_ln143_fu_185_p2 select_ln143_1_fu_191_p3 add_ln145_fu_199_p2 empty_fu_205_p2 c_mid2_fu_211_p3 select_ln145_fu_219_p3 add_ln146_fu_254_p2 add_ln145_1_fu_260_p2 select_ln145_1_fu_266_p3"
            },
            {
              "ModuleName": "pooling_func_1",
              "InstanceName": "grp_pooling_func_1_fu_32",
              "BindInstances": "icmp_ln155_fu_154_p2 add_ln155_1_fu_160_p2 add_ln155_fu_183_p2 icmp_ln157_fu_189_p2 select_ln155_fu_195_p3 xor_ln155_fu_203_p2 icmp_ln158_fu_209_p2 and_ln155_fu_215_p2 select_ln155_1_fu_221_p3 add_ln157_fu_229_p2 empty_fu_235_p2 c_mid2_fu_241_p3 select_ln157_fu_249_p3 icmp_ln164_fu_379_p2 max_val_fu_385_p3 icmp_ln164_1_fu_393_p2 max_val_3_fu_398_p3 icmp_ln164_2_fu_405_p2 max_val_4_fu_411_p3 add_ln158_fu_307_p2 add_ln157_1_fu_313_p2 select_ln157_1_fu_319_p3"
            }
          ]
        },
        {
          "ModuleName": "compute_2",
          "InstanceName": "compute_2_U0",
          "BindInstances": "input_buf_U output_buf_U local_weights_U local_bias_U",
          "Instances": [
            {
              "ModuleName": "load_params_func",
              "InstanceName": "grp_load_params_func_fu_74",
              "Instances": [
                {
                  "ModuleName": "load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s",
                  "InstanceName": "grp_load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s_fu_74",
                  "BindInstances": "icmp_ln26_fu_172_p2 add_ln26_1_fu_178_p2 add_ln26_fu_281_p2 icmp_ln28_fu_196_p2 select_ln26_fu_287_p3 xor_ln26_fu_202_p2 icmp_ln31_fu_294_p2 icmp_ln30_fu_208_p2 and_ln26_1_fu_214_p2 select_ln26_1_fu_300_p3 add_ln28_fu_307_p2 empty_fu_220_p2 m_mid26_fu_313_p3 exitcond_flatten_not_fu_320_p2 not_exitcond_flatten_mid234_fu_325_p2 and_ln26_fu_330_p2 icmp_ln31_mid211_fu_335_p2 select_ln28_fu_341_p3 add_ln30_fu_348_p2 empty_51_fu_354_p2 empty_52_fu_359_p2 n_mid2_fu_364_p3 select_ln30_fu_372_p3 add_ln31_fu_426_p2 add_ln30_1_fu_226_p2 select_ln30_1_fu_232_p3 add_ln28_1_fu_240_p2 select_ln28_1_fu_246_p3"
                },
                {
                  "ModuleName": "load_params_func_Pipeline_VITIS_LOOP_40_5",
                  "InstanceName": "grp_load_params_func_Pipeline_VITIS_LOOP_40_5_fu_83",
                  "BindInstances": "icmp_ln40_fu_88_p2 add_ln40_fu_94_p2"
                }
              ]
            },
            {
              "ModuleName": "prepare_input_buf_func",
              "InstanceName": "grp_prepare_input_buf_func_fu_90",
              "Instances": [
                {
                  "ModuleName": "prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3",
                  "InstanceName": "grp_prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3_fu_18",
                  "BindInstances": "icmp_ln49_fu_118_p2 add_ln49_1_fu_124_p2 add_ln49_fu_147_p2 icmp_ln51_fu_153_p2 select_ln49_fu_159_p3 xor_ln49_fu_167_p2 icmp_ln52_fu_173_p2 and_ln49_fu_179_p2 select_ln49_1_fu_185_p3 add_ln51_fu_193_p2 empty_fu_199_p2 j_1_mid2_fu_205_p3 select_ln51_fu_213_p3 add_ln52_fu_263_p2 add_ln51_1_fu_269_p2 select_ln51_1_fu_275_p3"
                },
                {
                  "ModuleName": "prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6",
                  "InstanceName": "grp_prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_24",
                  "BindInstances": "icmp_ln59_fu_134_p2 add_ln59_fu_140_p2 icmp_ln61_fu_163_p2 select_ln59_fu_169_p3 p_mid1_fu_177_p2 empty_fu_183_p2 select_ln59_1_fu_189_p3 indvars_iv_next223_fu_197_p2 select_ln59_2_fu_203_p3 xor_ln59_fu_211_p2 icmp_ln62_fu_217_p2 and_ln59_fu_223_p2 select_ln59_3_fu_229_p3 indvars_iv_next2_dup_fu_237_p2 or_ln61_fu_243_p2 select_ln61_fu_249_p3 indvars_iv_next2_mid1_fu_257_p2 select_ln61_1_fu_263_p3 select_ln61_2_fu_271_p3 add_ln62_fu_321_p2 add_ln61_fu_327_p2 select_ln61_3_fu_333_p3"
                }
              ]
            },
            {
              "ModuleName": "convolution_func",
              "InstanceName": "grp_convolution_func_fu_98",
              "BindInstances": "icmp_ln77_fu_274_p2 add_ln77_2_fu_280_p2 add_ln77_fu_498_p2 icmp_ln79_fu_286_p2 select_ln77_fu_504_p3 first_iter_451_fu_511_p2 or_ln77_fu_935_p2 first_iter_354_fu_517_p2 or_ln77_4_fu_939_p2 first_iter_256_fu_523_p2 or_ln77_5_fu_943_p2 first_iter_158_fu_529_p2 or_ln77_6_fu_947_p2 xor_ln77_fu_292_p2 icmp_ln87_fu_535_p2 and_ln77_fu_541_p2 icmp_ln86_fu_365_p2 and_ln77_4_fu_371_p2 icmp_ln84_fu_376_p2 icmp_ln81_fu_298_p2 and_ln77_6_fu_304_p2 select_ln77_2_fu_546_p3 add_ln79_fu_553_p2 empty_fu_310_p2 j_mid268_fu_559_p3 sum_4_mid279_fu_951_p3 first_iter_4_mid1_fu_958_p2 first_iter_4_mid2_fu_963_p3 first_iter_3_mid281_fu_970_p2 first_iter_2_mid285_fu_975_p2 first_iter_1_mid289_fu_980_p2 exitcond_flatten62_not9_fu_382_p2 not_exitcond_flatten62_mid21508_fu_387_p2 icmp_ln87_mid291_fu_566_p2 exitcond_flatten_mid295_fu_392_p2 and_ln77_5_fu_398_p2 exitcond_flatten33_mid299_fu_403_p2 select_ln79_fu_571_p3 add_ln81_fu_578_p2 empty_71_fu_409_p2 empty_72_fu_414_p2 ic_mid239_fu_584_p3 sum_4_mid247_fu_985_p3 first_iter_3_mid1_fu_992_p2 first_iter_3_mid2_fu_997_p3 first_iter_2_mid249_fu_1004_p2 first_iter_1_mid253_fu_1009_p2 not_exitcond_flatten33_mid299_fu_419_p2 exitcond_flatten_mid259_fu_425_p2 select_ln81_fu_591_p3 add_ln84_fu_598_p2 empty_73_fu_431_p2 empty_74_fu_437_p2 m_mid222_fu_604_p3 first_iter_2_mid1_fu_1014_p2 first_iter_2_mid2_fu_1019_p3 first_iter_1_mid228_fu_1026_p2 exitcond_flatten_mid295_not_fu_611_p2 not_exitcond_flatten_mid259_fu_616_p2 icmp_ln87_mid255_fu_621_p2 icmp_ln87_mid230_fu_626_p2 select_ln84_fu_632_p3 add_ln86_fu_639_p2 empty_75_fu_645_p2 empty_76_fu_649_p2 empty_77_fu_655_p2 n_mid2_fu_660_p3 first_iter_1_mid1_fu_1031_p2 first_iter_1_mid2_fu_1036_p3 select_ln86_fu_668_p3 icmp_ln87_3_fu_1051_p2 xor_ln87_fu_1056_p2 or_ln87_fu_1062_p2 xor_ln87_3_fu_1068_p2 or_ln87_3_fu_1074_p2 xor_ln87_4_fu_1080_p2 or_ln87_4_fu_1086_p2 select_ln79_4_fu_1096_p3 select_ln79_5_fu_1104_p3 add_ln90_fu_766_p2 add_ln90_1_fu_896_p2 mac_muladd_16s_16s_32ns_32_4_1_U232 mac_muladd_16s_16s_32ns_32_4_1_U232 add_ln87_fu_782_p2 icmp_ln87_4_fu_788_p2 icmp_ln86_2_fu_794_p2 icmp_ln84_2_fu_800_p2 icmp_ln95_fu_1148_p2 select_ln95_fu_1154_p3 add_ln86_2_fu_442_p2 select_ln86_2_fu_448_p3 add_ln84_2_fu_456_p2 select_ln84_2_fu_462_p3 add_ln81_2_fu_316_p2 select_ln81_2_fu_322_p3 add_ln79_2_fu_330_p2 select_ln79_6_fu_336_p3"
            },
            {
              "ModuleName": "write_output_func",
              "InstanceName": "grp_write_output_func_fu_106",
              "BindInstances": "icmp_ln103_fu_124_p2 add_ln103_3_fu_130_p2 add_ln103_fu_153_p2 icmp_ln105_fu_159_p2 select_ln103_fu_165_p3 xor_ln103_fu_173_p2 icmp_ln106_fu_179_p2 and_ln103_fu_185_p2 select_ln103_3_fu_191_p3 add_ln105_fu_199_p2 empty_fu_205_p2 oc_mid2_fu_211_p3 select_ln105_fu_219_p3 add_ln106_fu_254_p2 add_ln105_3_fu_260_p2 select_ln105_3_fu_266_p3"
            }
          ]
        },
        {
          "ModuleName": "compute",
          "InstanceName": "compute_U0",
          "BindInstances": "input_buf_U",
          "Instances": [
            {
              "ModuleName": "read_input_func",
              "InstanceName": "grp_read_input_func_fu_24",
              "BindInstances": "icmp_ln143_fu_124_p2 add_ln143_2_fu_130_p2 add_ln143_fu_153_p2 icmp_ln145_fu_159_p2 select_ln143_fu_165_p3 xor_ln143_fu_173_p2 icmp_ln146_fu_179_p2 and_ln143_fu_185_p2 select_ln143_2_fu_191_p3 add_ln145_fu_199_p2 empty_fu_205_p2 c_mid2_fu_211_p3 select_ln145_fu_219_p3 add_ln146_fu_254_p2 add_ln145_2_fu_260_p2 select_ln145_2_fu_266_p3"
            },
            {
              "ModuleName": "pooling_func",
              "InstanceName": "grp_pooling_func_fu_32",
              "BindInstances": "icmp_ln155_fu_154_p2 add_ln155_2_fu_160_p2 add_ln155_fu_183_p2 icmp_ln157_fu_189_p2 select_ln155_fu_195_p3 xor_ln155_fu_203_p2 icmp_ln158_fu_209_p2 and_ln155_fu_215_p2 select_ln155_2_fu_221_p3 add_ln157_fu_229_p2 empty_fu_235_p2 c_mid2_fu_241_p3 select_ln157_fu_249_p3 icmp_ln164_fu_379_p2 max_val_fu_385_p3 icmp_ln164_1_fu_393_p2 max_val_8_fu_398_p3 icmp_ln164_2_fu_405_p2 max_val_9_fu_411_p3 add_ln158_fu_307_p2 add_ln157_2_fu_313_p2 select_ln157_2_fu_319_p3"
            }
          ]
        },
        {
          "ModuleName": "Block_entry_gmem1_wr_proc",
          "InstanceName": "Block_entry_gmem1_wr_proc_U0",
          "Instances": [{
              "ModuleName": "write_output_top",
              "InstanceName": "grp_write_output_top_fu_83",
              "Instances": [{
                  "ModuleName": "write_output_top_Pipeline_VITIS_LOOP_192_1",
                  "InstanceName": "grp_write_output_top_Pipeline_VITIS_LOOP_192_1_fu_60",
                  "BindInstances": "icmp_ln192_fu_92_p2 add_ln192_fu_98_p2"
                }]
            }]
        }
      ]
    },
    "Info": {
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "read_input_top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_params_func_2_Pipeline_VITIS_LOOP_40_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_params_func_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "prepare_input_buf_func_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "convolution_func_2_Pipeline_VITIS_LOOP_81_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "convolution_func_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_output_func_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_params_func_1_Pipeline_VITIS_LOOP_40_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_params_func_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "prepare_input_buf_func_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "convolution_func_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_output_func_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "read_input_func_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pooling_func_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_params_func_Pipeline_VITIS_LOOP_40_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_params_func": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "prepare_input_buf_func": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "convolution_func": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_output_func": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "read_input_func": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pooling_func": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_output_top_Pipeline_VITIS_LOOP_192_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_output_top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Block_entry_gmem1_wr_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cnn_top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.240"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "28",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "read_input_top": {
        "Latency": {
          "LatencyBest": "1032",
          "LatencyAvg": "1032",
          "LatencyWorst": "1032",
          "PipelineII": "1024",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_184_1",
            "TripCount": "256",
            "Latency": "1030",
            "PipelineII": "4",
            "PipelineDepth": "11"
          }],
        "Area": {
          "FF": "69",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "125",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4": {
        "Latency": {
          "LatencyBest": "866",
          "LatencyAvg": "866",
          "LatencyWorst": "866",
          "PipelineII": "865",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4",
            "TripCount": "288",
            "Latency": "864",
            "PipelineII": "3",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "56",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "163",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "load_params_func_2_Pipeline_VITIS_LOOP_40_5": {
        "Latency": {
          "LatencyBest": "98",
          "LatencyAvg": "98",
          "LatencyWorst": "98",
          "PipelineII": "97",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_40_5",
            "TripCount": "32",
            "Latency": "96",
            "PipelineII": "3",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "31",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "66",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "load_params_func_2": {
        "Latency": {
          "LatencyBest": "983",
          "LatencyAvg": "983",
          "LatencyWorst": "983",
          "PipelineII": "983",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "FF": "171",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "607",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3": {
        "Latency": {
          "LatencyBest": "1303",
          "LatencyAvg": "1303",
          "LatencyWorst": "1303",
          "PipelineII": "1300",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.239"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_51_2_VITIS_LOOP_52_3",
            "TripCount": "324",
            "Latency": "1301",
            "PipelineII": "4",
            "PipelineDepth": "10"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "319",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "387",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5": {
        "Latency": {
          "LatencyBest": "265",
          "LatencyAvg": "265",
          "LatencyWorst": "265",
          "PipelineII": "257",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.686"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_59_4_VITIS_LOOP_61_5",
            "TripCount": "256",
            "Latency": "263",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "316",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "361",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "prepare_input_buf_func_2": {
        "Latency": {
          "LatencyBest": "1571",
          "LatencyAvg": "1571",
          "LatencyWorst": "1571",
          "PipelineII": "1571",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.686"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "641",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1237",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "convolution_func_2_Pipeline_VITIS_LOOP_81_3": {
        "Latency": {
          "LatencyBest": "25",
          "LatencyAvg": "25",
          "LatencyWorst": "25",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.189"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_81_3",
            "TripCount": "16",
            "Latency": "23",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "DSP": "9",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "4",
          "FF": "636",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "932",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "convolution_func_2": {
        "Latency": {
          "LatencyBest": "17473",
          "LatencyAvg": "17473",
          "LatencyWorst": "17473",
          "PipelineII": "17473",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.189"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_77_1",
            "TripCount": "32",
            "Latency": "17472",
            "PipelineII": "",
            "PipelineDepth": "546",
            "Loops": [{
                "Name": "VITIS_LOOP_79_2",
                "TripCount": "16",
                "Latency": "543",
                "PipelineII": "",
                "PipelineDepth": "34"
              }]
          }],
        "Area": {
          "DSP": "10",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "4",
          "FF": "911",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1129",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "write_output_func_2": {
        "Latency": {
          "LatencyBest": "24578",
          "LatencyAvg": "24578",
          "LatencyWorst": "24578",
          "PipelineII": "24577",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.226"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3",
            "TripCount": "8192",
            "Latency": "24576",
            "PipelineII": "3",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "45",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "203",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "compute_4": {
        "Latency": {
          "LatencyBest": "43627",
          "LatencyAvg": "43627",
          "LatencyWorst": "43627",
          "PipelineII": "43627",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "9.055"
        },
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "DSP": "10",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "4",
          "FF": "2147",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "4077",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "7",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI": {
        "Latency": {
          "LatencyBest": "27650",
          "LatencyAvg": "27650",
          "LatencyWorst": "27650",
          "PipelineII": "27649",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4",
            "TripCount": "9216",
            "Latency": "27648",
            "PipelineII": "3",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "83",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "307",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "load_params_func_1_Pipeline_VITIS_LOOP_40_5": {
        "Latency": {
          "LatencyBest": "98",
          "LatencyAvg": "98",
          "LatencyWorst": "98",
          "PipelineII": "97",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_40_5",
            "TripCount": "32",
            "Latency": "96",
            "PipelineII": "3",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "31",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "66",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "load_params_func_1": {
        "Latency": {
          "LatencyBest": "27767",
          "LatencyAvg": "27767",
          "LatencyWorst": "27767",
          "PipelineII": "27767",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "FF": "198",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "751",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s": {
        "Latency": {
          "LatencyBest": "31106",
          "LatencyAvg": "31106",
          "LatencyWorst": "31106",
          "PipelineII": "31105",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.995"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3",
            "TripCount": "10368",
            "Latency": "31104",
            "PipelineII": "3",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "60",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "247",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s": {
        "Latency": {
          "LatencyBest": "24578",
          "LatencyAvg": "24578",
          "LatencyWorst": "24578",
          "PipelineII": "24577",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.274"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6",
            "TripCount": "8192",
            "Latency": "24576",
            "PipelineII": "3",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "60",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "287",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "prepare_input_buf_func_1": {
        "Latency": {
          "LatencyBest": "55687",
          "LatencyAvg": "55687",
          "LatencyWorst": "55687",
          "PipelineII": "55687",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.274"
        },
        "Area": {
          "FF": "126",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "607",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "convolution_func_1": {
        "Latency": {
          "LatencyBest": "2359304",
          "LatencyAvg": "2359304",
          "LatencyWorst": "2359304",
          "PipelineII": "2359297",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.992"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6",
            "TripCount": "2359296",
            "Latency": "2359302",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "1533",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1462",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "write_output_func_1": {
        "Latency": {
          "LatencyBest": "24578",
          "LatencyAvg": "24578",
          "LatencyWorst": "24578",
          "PipelineII": "24577",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.226"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3",
            "TripCount": "8192",
            "Latency": "24576",
            "PipelineII": "3",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "45",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "203",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "compute_3": {
        "Latency": {
          "LatencyBest": "2439574",
          "LatencyAvg": "2439574",
          "LatencyWorst": "2439574",
          "PipelineII": "2439574",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "10.071"
        },
        "Area": {
          "BRAM_18K": "40",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "14",
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "1994",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "3220",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "read_input_func_1": {
        "Latency": {
          "LatencyBest": "16386",
          "LatencyAvg": "16386",
          "LatencyWorst": "16386",
          "PipelineII": "16385",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.226"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3",
            "TripCount": "8192",
            "Latency": "16384",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "44",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "199",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "pooling_func_1": {
        "Latency": {
          "LatencyBest": "8194",
          "LatencyAvg": "8194",
          "LatencyWorst": "8194",
          "PipelineII": "8193",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.115"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3",
            "TripCount": "2048",
            "Latency": "8192",
            "PipelineII": "4",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "88",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "347",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "compute_1": {
        "Latency": {
          "LatencyBest": "24583",
          "LatencyAvg": "24583",
          "LatencyWorst": "24583",
          "PipelineII": "24583",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.226"
        },
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "FF": "139",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "621",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      },
      "load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s": {
        "Latency": {
          "LatencyBest": "27650",
          "LatencyAvg": "27650",
          "LatencyWorst": "27650",
          "PipelineII": "27649",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4",
            "TripCount": "9216",
            "Latency": "27648",
            "PipelineII": "3",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "83",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "307",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "load_params_func_Pipeline_VITIS_LOOP_40_5": {
        "Latency": {
          "LatencyBest": "98",
          "LatencyAvg": "98",
          "LatencyWorst": "98",
          "PipelineII": "97",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_40_5",
            "TripCount": "32",
            "Latency": "96",
            "PipelineII": "3",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "31",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "66",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "load_params_func": {
        "Latency": {
          "LatencyBest": "27767",
          "LatencyAvg": "27767",
          "LatencyWorst": "27767",
          "PipelineII": "27767",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "FF": "198",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "751",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3": {
        "Latency": {
          "LatencyBest": "9602",
          "LatencyAvg": "9602",
          "LatencyWorst": "9602",
          "PipelineII": "9601",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.968"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3",
            "TripCount": "3200",
            "Latency": "9600",
            "PipelineII": "3",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "51",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "216",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6": {
        "Latency": {
          "LatencyBest": "6146",
          "LatencyAvg": "6146",
          "LatencyWorst": "6146",
          "PipelineII": "6145",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.189"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6",
            "TripCount": "2048",
            "Latency": "6144",
            "PipelineII": "3",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "53",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "263",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "prepare_input_buf_func": {
        "Latency": {
          "LatencyBest": "15751",
          "LatencyAvg": "15751",
          "LatencyWorst": "15751",
          "PipelineII": "15751",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.968"
        },
        "Area": {
          "FF": "110",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "552",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "convolution_func": {
        "Latency": {
          "LatencyBest": "589832",
          "LatencyAvg": "589832",
          "LatencyWorst": "589832",
          "PipelineII": "589825",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.806"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6",
            "TripCount": "589824",
            "Latency": "589830",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "1521",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1431",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "write_output_func": {
        "Latency": {
          "LatencyBest": "6146",
          "LatencyAvg": "6146",
          "LatencyWorst": "6146",
          "PipelineII": "6145",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.857"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3",
            "TripCount": "2048",
            "Latency": "6144",
            "PipelineII": "3",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "40",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "191",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "compute_2": {
        "Latency": {
          "LatencyBest": "623750",
          "LatencyAvg": "623750",
          "LatencyWorst": "623750",
          "PipelineII": "623750",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "10.071"
        },
        "Area": {
          "BRAM_18K": "22",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "7",
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "1961",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "3122",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "5",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "read_input_func": {
        "Latency": {
          "LatencyBest": "4098",
          "LatencyAvg": "4098",
          "LatencyWorst": "4098",
          "PipelineII": "4097",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.857"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3",
            "TripCount": "2048",
            "Latency": "4096",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "39",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "187",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "pooling_func": {
        "Latency": {
          "LatencyBest": "2050",
          "LatencyAvg": "2050",
          "LatencyWorst": "2050",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.115"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3",
            "TripCount": "512",
            "Latency": "2048",
            "PipelineII": "4",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "81",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "333",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "compute": {
        "Latency": {
          "LatencyBest": "6151",
          "LatencyAvg": "6151",
          "LatencyWorst": "6151",
          "PipelineII": "6151",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.115"
        },
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "127",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "595",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      },
      "write_output_top_Pipeline_VITIS_LOOP_192_1": {
        "Latency": {
          "LatencyBest": "1538",
          "LatencyAvg": "1538",
          "LatencyWorst": "1538",
          "PipelineII": "1537",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_192_1",
            "TripCount": "512",
            "Latency": "1536",
            "PipelineII": "3",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "30",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "83",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "write_output_top": {
        "Latency": {
          "LatencyBest": "1545",
          "LatencyAvg": "1545",
          "LatencyWorst": "1545",
          "PipelineII": "1545",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "FF": "70",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "280",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Block_entry_gmem1_wr_proc": {
        "Latency": {
          "LatencyBest": "1554",
          "LatencyAvg": "1554",
          "LatencyWorst": "1554",
          "PipelineII": "1554",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "FF": "146",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "570",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cnn_top": {
        "Latency": {
          "LatencyBest": "2439577",
          "LatencyAvg": "2439577",
          "LatencyWorst": "2439577",
          "PipelineII": "2439575",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "10.071"
        },
        "Area": {
          "BRAM_18K": "116",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "41",
          "DSP": "12",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "5",
          "FF": "13524",
          "AVAIL_FF": "106400",
          "UTIL_FF": "12",
          "LUT": "19564",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "36",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-07-18 13:07:41 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1"
  }
}
