

================================================================
== Vitis HLS Report for 'pow_generic_double_s'
================================================================
* Date:           Thu Jan  9 21:42:35 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        SABR
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: spartan7
* Target device:  xc7s15-cpga196-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  7.014 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       78|       78|  0.624 us|  0.624 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 79


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 79
* Pipeline : 1
  Pipeline-0 : II = 1, D = 79, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%exp_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291]   --->   Operation 80 'read' 'exp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%base_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %base_r" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291]   --->   Operation 81 'read' 'base_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%data = bitcast i64 %base_read" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:295]   --->   Operation 82 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%bs_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %data, i32 52" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:461->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:295]   --->   Operation 83 'partselect' 'bs_exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%bs_sig = trunc i64 %data" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:462->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:295]   --->   Operation 84 'trunc' 'bs_sig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:341]   --->   Operation 85 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 51" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:475]   --->   Operation 86 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%index0 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data, i32 46, i32 51" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:481]   --->   Operation 87 'partselect' 'index0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i6 %index0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502]   --->   Operation 88 'zext' 'zext_ln502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr = getelementptr i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i64 0, i64 %zext_ln502" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502]   --->   Operation 89 'getelementptr' 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (1.76ns)   --->   "%b_frac_tilde_inverse = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502]   --->   Operation 90 'load' 'b_frac_tilde_inverse' <Predicate = true> <Delay = 1.76> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>

State 2 <SV = 1> <Delay = 2.62>
ST_2 : Operation 91 [1/1] (2.62ns)   --->   "%icmp_ln340_1 = icmp_eq  i52 %bs_sig, i52 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340]   --->   Operation 91 'icmp' 'icmp_ln340_1' <Predicate = true> <Delay = 2.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (2.62ns)   --->   "%icmp_ln18_4 = icmp_ne  i52 %bs_sig, i52 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:347]   --->   Operation 92 'icmp' 'icmp_ln18_4' <Predicate = true> <Delay = 2.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%b_frac = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %bs_sig, i1 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:479]   --->   Operation 93 'bitconcatenate' 'b_frac' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%b_frac_1 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %bs_sig" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:485]   --->   Operation 94 'bitconcatenate' 'b_frac_1' <Predicate = (tmp_5)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln485 = zext i53 %b_frac_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:485]   --->   Operation 95 'zext' 'zext_ln485' <Predicate = (tmp_5)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.93ns)   --->   "%b_frac_2 = select i1 %tmp_5, i54 %zext_ln485, i54 %b_frac" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:484]   --->   Operation 96 'select' 'b_frac_2' <Predicate = true> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/2] ( I:1.76ns O:1.76ns )   --->   "%b_frac_tilde_inverse = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502]   --->   Operation 97 'load' 'b_frac_tilde_inverse' <Predicate = true> <Delay = 1.76> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>

State 3 <SV = 2> <Delay = 6.28>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln516 = zext i6 %b_frac_tilde_inverse" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 98 'zext' 'zext_ln516' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [3/3] (6.28ns)   --->   "%mul_ln516 = mul i54 %b_frac_2, i54 %zext_ln516" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 99 'mul' 'mul_ln516' <Predicate = true> <Delay = 6.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 100 [2/3] (6.28ns)   --->   "%mul_ln516 = mul i54 %b_frac_2, i54 %zext_ln516" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 100 'mul' 'mul_ln516' <Predicate = true> <Delay = 6.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 101 [1/3] (6.28ns)   --->   "%mul_ln516 = mul i54 %b_frac_2, i54 %zext_ln516" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 101 'mul' 'mul_ln516' <Predicate = true> <Delay = 6.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%a = partselect i4 @_ssdm_op_PartSelect.i4.i54.i32.i32, i54 %mul_ln516, i32 50, i32 53" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:38->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 102 'partselect' 'a' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i54 %mul_ln516" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:39->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 103 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln516, i32 53" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:41->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 104 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.77>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%z1 = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i54.i17, i54 %mul_ln516, i17 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 105 'bitconcatenate' 'z1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i70 @_ssdm_op_BitConcatenate.i70.i54.i16, i54 %mul_ln516, i16 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 106 'bitconcatenate' 'tmp_s' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i70 %tmp_s" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 107 'zext' 'zext_ln42' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln42_2_cast = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i1.i74, i1 1, i74 %zext_ln42" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 108 'bitconcatenate' 'zext_ln42_2_cast' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i71 %z1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 109 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i76 @_ssdm_op_BitConcatenate.i76.i1.i75, i1 1, i75 %zext_ln42_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 110 'bitconcatenate' 'tmp_4' <Predicate = (tmp_6)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i75 %zext_ln42_2_cast" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 111 'zext' 'zext_ln42_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (1.08ns)   --->   "%select_ln42 = select i1 %tmp_6, i76 %tmp_4, i76 %zext_ln42_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 112 'select' 'select_ln42' <Predicate = true> <Delay = 1.08> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i4 %a" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 113 'zext' 'zext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [5/5] (5.77ns)   --->   "%mul_ln44 = mul i75 %zext_ln42_1, i75 %zext_ln44_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 114 'mul' 'mul_ln44' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.77>
ST_7 : Operation 115 [4/5] (5.77ns)   --->   "%mul_ln44 = mul i75 %zext_ln42_1, i75 %zext_ln44_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 115 'mul' 'mul_ln44' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.77>
ST_8 : Operation 116 [3/5] (5.77ns)   --->   "%mul_ln44 = mul i75 %zext_ln42_1, i75 %zext_ln44_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 116 'mul' 'mul_ln44' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.77>
ST_9 : Operation 117 [2/5] (5.77ns)   --->   "%mul_ln44 = mul i75 %zext_ln42_1, i75 %zext_ln44_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 117 'mul' 'mul_ln44' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.77>
ST_10 : Operation 118 [1/5] (5.77ns)   --->   "%mul_ln44 = mul i75 %zext_ln42_1, i75 %zext_ln44_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 118 'mul' 'mul_ln44' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.63>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i50.i25, i50 %trunc_ln39, i25 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 119 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i75 %shl_ln" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 120 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44 = add i76 %zext_ln44, i76 %select_ln42" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 121 'add' 'add_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i75 %mul_ln44" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 122 'zext' 'zext_ln44_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (4.63ns) (root node of TernaryAdder)   --->   "%sub_ln44 = sub i76 %add_ln44, i76 %zext_ln44_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 123 'sub' 'sub_ln44' <Predicate = true> <Delay = 4.63> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%z2 = partselect i73 @_ssdm_op_PartSelect.i73.i76.i32.i32, i76 %sub_ln44, i32 3, i32 75" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 124 'partselect' 'z2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%a_1 = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %sub_ln44, i32 70, i32 75" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:38->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 125 'partselect' 'a_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i67 @_ssdm_op_PartSelect.i67.i76.i32.i32, i76 %sub_ln44, i32 3, i32 69" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 126 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 5.77>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln44_5 = zext i6 %a_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 127 'zext' 'zext_ln44_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln44_6 = zext i73 %z2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 128 'zext' 'zext_ln44_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [5/5] (5.77ns)   --->   "%mul_ln44_1 = mul i79 %zext_ln44_6, i79 %zext_ln44_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 129 'mul' 'mul_ln44_1' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.77>
ST_13 : Operation 130 [4/5] (5.77ns)   --->   "%mul_ln44_1 = mul i79 %zext_ln44_6, i79 %zext_ln44_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 130 'mul' 'mul_ln44_1' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.77>
ST_14 : Operation 131 [3/5] (5.77ns)   --->   "%mul_ln44_1 = mul i79 %zext_ln44_6, i79 %zext_ln44_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 131 'mul' 'mul_ln44_1' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.77>
ST_15 : Operation 132 [2/5] (5.77ns)   --->   "%mul_ln44_1 = mul i79 %zext_ln44_6, i79 %zext_ln44_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 132 'mul' 'mul_ln44_1' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.77>
ST_16 : Operation 133 [1/5] (5.77ns)   --->   "%mul_ln44_1 = mul i79 %zext_ln44_6, i79 %zext_ln44_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 133 'mul' 'mul_ln44_1' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.78>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i73 %z2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 134 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%eZ = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i1.i80, i1 1, i80 %zext_ln40" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 135 'bitconcatenate' 'eZ' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln44_1 = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i67.i14, i67 %tmp_7, i14 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 136 'bitconcatenate' 'shl_ln44_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln44_3 = zext i81 %shl_ln44_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 137 'zext' 'zext_ln44_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln44_4 = zext i81 %eZ" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 138 'zext' 'zext_ln44_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_1 = add i82 %zext_ln44_3, i82 %zext_ln44_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 139 'add' 'add_ln44_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln44_2 = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i79.i1, i79 %mul_ln44_1, i1 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 140 'bitconcatenate' 'shl_ln44_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln44_7 = zext i80 %shl_ln44_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 141 'zext' 'zext_ln44_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 142 [1/1] (4.78ns) (root node of TernaryAdder)   --->   "%sub_ln44_1 = sub i82 %add_ln44_1, i82 %zext_ln44_7" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 142 'sub' 'sub_ln44_1' <Predicate = true> <Delay = 4.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%a_2 = partselect i6 @_ssdm_op_PartSelect.i6.i82.i32.i32, i82 %sub_ln44_1, i32 76, i32 81" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:38->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 143 'partselect' 'a_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln39_1 = trunc i82 %sub_ln44_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:39->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 144 'trunc' 'trunc_ln39_1' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 5.77>
ST_18 : Operation 145 [1/1] (0.00ns)   --->   "%z3 = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i82.i1, i82 %sub_ln44_1, i1 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 145 'bitconcatenate' 'z3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln44_10 = zext i6 %a_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 146 'zext' 'zext_ln44_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln44_11 = zext i83 %z3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 147 'zext' 'zext_ln44_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 148 [5/5] (5.77ns)   --->   "%mul_ln44_2 = mul i89 %zext_ln44_11, i89 %zext_ln44_10" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 148 'mul' 'mul_ln44_2' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.77>
ST_19 : Operation 149 [4/5] (5.77ns)   --->   "%mul_ln44_2 = mul i89 %zext_ln44_11, i89 %zext_ln44_10" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 149 'mul' 'mul_ln44_2' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.77>
ST_20 : Operation 150 [3/5] (5.77ns)   --->   "%mul_ln44_2 = mul i89 %zext_ln44_11, i89 %zext_ln44_10" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 150 'mul' 'mul_ln44_2' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.77>
ST_21 : Operation 151 [2/5] (5.77ns)   --->   "%mul_ln44_2 = mul i89 %zext_ln44_11, i89 %zext_ln44_10" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 151 'mul' 'mul_ln44_2' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.77>
ST_22 : Operation 152 [1/5] (5.77ns)   --->   "%mul_ln44_2 = mul i89 %zext_ln44_11, i89 %zext_ln44_10" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 152 'mul' 'mul_ln44_2' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.27>
ST_23 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i83 %z3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 153 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 154 [1/1] (0.00ns)   --->   "%eZ_1 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i1.i95, i1 1, i95 %zext_ln40_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 154 'bitconcatenate' 'eZ_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln44_4 = bitconcatenate i101 @_ssdm_op_BitConcatenate.i101.i76.i25, i76 %trunc_ln39_1, i25 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 155 'bitconcatenate' 'shl_ln44_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln44_8 = zext i101 %shl_ln44_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 156 'zext' 'zext_ln44_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln44_9 = zext i96 %eZ_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 157 'zext' 'zext_ln44_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_2 = add i102 %zext_ln44_8, i102 %zext_ln44_9" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 158 'add' 'add_ln44_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 159 [1/1] (0.00ns)   --->   "%shl_ln44_5 = bitconcatenate i95 @_ssdm_op_BitConcatenate.i95.i89.i6, i89 %mul_ln44_2, i6 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 159 'bitconcatenate' 'shl_ln44_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln44_12 = zext i95 %shl_ln44_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 160 'zext' 'zext_ln44_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 161 [1/1] (5.27ns) (root node of TernaryAdder)   --->   "%sub_ln44_2 = sub i102 %add_ln44_2, i102 %zext_ln44_12" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 161 'sub' 'sub_ln44_2' <Predicate = true> <Delay = 5.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "%z4 = partselect i92 @_ssdm_op_PartSelect.i92.i102.i32.i32, i102 %sub_ln44_2, i32 10, i32 101" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 162 'partselect' 'z4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i86 @_ssdm_op_PartSelect.i86.i102.i32.i32, i102 %sub_ln44_2, i32 10, i32 95" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 163 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i6 @_ssdm_op_PartSelect.i6.i102.i32.i32, i102 %sub_ln44_2, i32 96, i32 101" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 164 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 5.77>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln44_15 = zext i6 %tmp_9" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 165 'zext' 'zext_ln44_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln44_16 = zext i92 %z4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 166 'zext' 'zext_ln44_16' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 167 [5/5] (5.77ns)   --->   "%mul_ln44_3 = mul i97 %zext_ln44_16, i97 %zext_ln44_15" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 167 'mul' 'mul_ln44_3' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.77>
ST_25 : Operation 168 [4/5] (5.77ns)   --->   "%mul_ln44_3 = mul i97 %zext_ln44_16, i97 %zext_ln44_15" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 168 'mul' 'mul_ln44_3' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.77>
ST_26 : Operation 169 [3/5] (5.77ns)   --->   "%mul_ln44_3 = mul i97 %zext_ln44_16, i97 %zext_ln44_15" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 169 'mul' 'mul_ln44_3' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.77>
ST_27 : Operation 170 [2/5] (5.77ns)   --->   "%mul_ln44_3 = mul i97 %zext_ln44_16, i97 %zext_ln44_15" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 170 'mul' 'mul_ln44_3' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.77>
ST_28 : Operation 171 [1/5] (5.77ns)   --->   "%mul_ln44_3 = mul i97 %zext_ln44_16, i97 %zext_ln44_15" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 171 'mul' 'mul_ln44_3' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.73>
ST_29 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i92 %z4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 172 'zext' 'zext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 173 [1/1] (0.00ns)   --->   "%eZ_2 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i1.i109, i1 1, i109 %zext_ln40_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 173 'bitconcatenate' 'eZ_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 174 [1/1] (0.00ns)   --->   "%shl_ln44_6 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i86.i34, i86 %tmp_8, i34 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 174 'bitconcatenate' 'shl_ln44_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln44_13 = zext i120 %shl_ln44_6" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 175 'zext' 'zext_ln44_13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln44_14 = zext i110 %eZ_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 176 'zext' 'zext_ln44_14' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_3 = add i121 %zext_ln44_13, i121 %zext_ln44_14" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 177 'add' 'add_ln44_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 178 [1/1] (0.00ns)   --->   "%shl_ln44_7 = bitconcatenate i108 @_ssdm_op_BitConcatenate.i108.i97.i11, i97 %mul_ln44_3, i11 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 178 'bitconcatenate' 'shl_ln44_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln44_17 = zext i108 %shl_ln44_7" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 179 'zext' 'zext_ln44_17' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 180 [1/1] (5.73ns) (root node of TernaryAdder)   --->   "%sub_ln44_3 = sub i121 %add_ln44_3, i121 %zext_ln44_17" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 180 'sub' 'sub_ln44_3' <Predicate = true> <Delay = 5.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i87 @_ssdm_op_PartSelect.i87.i121.i32.i32, i121 %sub_ln44_3, i32 34, i32 120" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 181 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i81 @_ssdm_op_PartSelect.i81.i121.i32.i32, i121 %sub_ln44_3, i32 34, i32 114" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 182 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i6 @_ssdm_op_PartSelect.i6.i121.i32.i32, i121 %sub_ln44_3, i32 115, i32 120" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 183 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 5.77>
ST_30 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln44_20 = zext i6 %tmp_13" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 184 'zext' 'zext_ln44_20' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln44_21 = zext i87 %tmp_10" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 185 'zext' 'zext_ln44_21' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 186 [5/5] (5.77ns)   --->   "%mul_ln44_4 = mul i92 %zext_ln44_21, i92 %zext_ln44_20" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 186 'mul' 'mul_ln44_4' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.77>
ST_31 : Operation 187 [4/5] (5.77ns)   --->   "%mul_ln44_4 = mul i92 %zext_ln44_21, i92 %zext_ln44_20" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 187 'mul' 'mul_ln44_4' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.77>
ST_32 : Operation 188 [3/5] (5.77ns)   --->   "%mul_ln44_4 = mul i92 %zext_ln44_21, i92 %zext_ln44_20" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 188 'mul' 'mul_ln44_4' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.77>
ST_33 : Operation 189 [2/5] (5.77ns)   --->   "%mul_ln44_4 = mul i92 %zext_ln44_21, i92 %zext_ln44_20" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 189 'mul' 'mul_ln44_4' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.77>
ST_34 : Operation 190 [1/5] (5.77ns)   --->   "%mul_ln44_4 = mul i92 %zext_ln44_21, i92 %zext_ln44_20" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 190 'mul' 'mul_ln44_4' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.86>
ST_35 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i87 %tmp_10" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 191 'zext' 'zext_ln40_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 192 [1/1] (0.00ns)   --->   "%eZ_3 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i1.i109, i1 1, i109 %zext_ln40_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 192 'bitconcatenate' 'eZ_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 193 [1/1] (0.00ns)   --->   "%shl_ln44_8 = bitconcatenate i125 @_ssdm_op_BitConcatenate.i125.i81.i44, i81 %tmp_11, i44 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 193 'bitconcatenate' 'shl_ln44_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln44_18 = zext i125 %shl_ln44_8" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 194 'zext' 'zext_ln44_18' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln44_19 = zext i110 %eZ_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 195 'zext' 'zext_ln44_19' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_4 = add i126 %zext_ln44_18, i126 %zext_ln44_19" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 196 'add' 'add_ln44_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 197 [1/1] (0.00ns)   --->   "%shl_ln44_9 = bitconcatenate i108 @_ssdm_op_BitConcatenate.i108.i92.i16, i92 %mul_ln44_4, i16 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 197 'bitconcatenate' 'shl_ln44_9' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln44_22 = zext i108 %shl_ln44_9" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 198 'zext' 'zext_ln44_22' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 199 [1/1] (5.86ns) (root node of TernaryAdder)   --->   "%sub_ln44_4 = sub i126 %add_ln44_4, i126 %zext_ln44_22" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 199 'sub' 'sub_ln44_4' <Predicate = true> <Delay = 5.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i82 @_ssdm_op_PartSelect.i82.i126.i32.i32, i126 %sub_ln44_4, i32 44, i32 125" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 200 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i76 @_ssdm_op_PartSelect.i76.i126.i32.i32, i126 %sub_ln44_4, i32 44, i32 119" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 201 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i6 @_ssdm_op_PartSelect.i6.i126.i32.i32, i126 %sub_ln44_4, i32 120, i32 125" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 202 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>

State 36 <SV = 35> <Delay = 5.77>
ST_36 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln44_25 = zext i6 %tmp_16" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 203 'zext' 'zext_ln44_25' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln44_26 = zext i82 %tmp_14" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 204 'zext' 'zext_ln44_26' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 205 [5/5] (5.77ns)   --->   "%mul_ln44_5 = mul i87 %zext_ln44_26, i87 %zext_ln44_25" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 205 'mul' 'mul_ln44_5' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.77>
ST_37 : Operation 206 [4/5] (5.77ns)   --->   "%mul_ln44_5 = mul i87 %zext_ln44_26, i87 %zext_ln44_25" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 206 'mul' 'mul_ln44_5' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.77>
ST_38 : Operation 207 [3/5] (5.77ns)   --->   "%mul_ln44_5 = mul i87 %zext_ln44_26, i87 %zext_ln44_25" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 207 'mul' 'mul_ln44_5' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.77>
ST_39 : Operation 208 [2/5] (5.77ns)   --->   "%mul_ln44_5 = mul i87 %zext_ln44_26, i87 %zext_ln44_25" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 208 'mul' 'mul_ln44_5' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.77>
ST_40 : Operation 209 [1/5] (5.77ns)   --->   "%mul_ln44_5 = mul i87 %zext_ln44_26, i87 %zext_ln44_25" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 209 'mul' 'mul_ln44_5' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.98>
ST_41 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln40_4 = zext i82 %tmp_14" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 210 'zext' 'zext_ln40_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 211 [1/1] (0.00ns)   --->   "%eZ_4 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i1.i109, i1 1, i109 %zext_ln40_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 211 'bitconcatenate' 'eZ_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 212 [1/1] (0.00ns)   --->   "%shl_ln44_s = bitconcatenate i130 @_ssdm_op_BitConcatenate.i130.i76.i54, i76 %tmp_15, i54 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 212 'bitconcatenate' 'shl_ln44_s' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln44_23 = zext i130 %shl_ln44_s" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 213 'zext' 'zext_ln44_23' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln44_24 = zext i110 %eZ_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 214 'zext' 'zext_ln44_24' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 215 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_5 = add i131 %zext_ln44_23, i131 %zext_ln44_24" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 215 'add' 'add_ln44_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 216 [1/1] (0.00ns)   --->   "%shl_ln44_3 = bitconcatenate i108 @_ssdm_op_BitConcatenate.i108.i87.i21, i87 %mul_ln44_5, i21 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 216 'bitconcatenate' 'shl_ln44_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln44_27 = zext i108 %shl_ln44_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 217 'zext' 'zext_ln44_27' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 218 [1/1] (5.98ns) (root node of TernaryAdder)   --->   "%sub_ln44_5 = sub i131 %add_ln44_5, i131 %zext_ln44_27" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 218 'sub' 'sub_ln44_5' <Predicate = true> <Delay = 5.98> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i77 @_ssdm_op_PartSelect.i77.i131.i32.i32, i131 %sub_ln44_5, i32 54, i32 130" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 219 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i71 @_ssdm_op_PartSelect.i71.i131.i32.i32, i131 %sub_ln44_5, i32 54, i32 124" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 220 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i6 @_ssdm_op_PartSelect.i6.i131.i32.i32, i131 %sub_ln44_5, i32 125, i32 130" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 221 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>

State 42 <SV = 41> <Delay = 5.77>
ST_42 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln44_30 = zext i6 %tmp_19" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 222 'zext' 'zext_ln44_30' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln44_31 = zext i77 %tmp_17" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 223 'zext' 'zext_ln44_31' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 224 [5/5] (5.77ns)   --->   "%mul_ln44_6 = mul i82 %zext_ln44_31, i82 %zext_ln44_30" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 224 'mul' 'mul_ln44_6' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.77>
ST_43 : Operation 225 [4/5] (5.77ns)   --->   "%mul_ln44_6 = mul i82 %zext_ln44_31, i82 %zext_ln44_30" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 225 'mul' 'mul_ln44_6' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.77>
ST_44 : Operation 226 [3/5] (5.77ns)   --->   "%mul_ln44_6 = mul i82 %zext_ln44_31, i82 %zext_ln44_30" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 226 'mul' 'mul_ln44_6' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.77>
ST_45 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln486 = zext i11 %bs_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:305]   --->   Operation 227 'zext' 'zext_ln486' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 228 [1/1] (1.67ns)   --->   "%b_exp = add i12 %zext_ln486, i12 3073" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:305]   --->   Operation 228 'add' 'b_exp' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 229 [1/1] (1.69ns)   --->   "%icmp_ln340 = icmp_eq  i12 %b_exp, i12 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340]   --->   Operation 229 'icmp' 'icmp_ln340' <Predicate = true> <Delay = 1.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 230 [1/1] (0.80ns)   --->   "%x_is_1 = and i1 %icmp_ln340, i1 %icmp_ln340_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340]   --->   Operation 230 'and' 'x_is_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 231 [1/1] (1.67ns)   --->   "%icmp_ln18_3 = icmp_eq  i11 %bs_exp, i11 2047" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:347]   --->   Operation 231 'icmp' 'icmp_ln18_3' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 232 [1/1] (1.67ns)   --->   "%x_is_0 = icmp_eq  i11 %bs_exp, i11 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:350]   --->   Operation 232 'icmp' 'x_is_0' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %b_exp, i32 11" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:416]   --->   Operation 233 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 234 [1/1] (1.67ns)   --->   "%b_exp_1 = add i12 %zext_ln486, i12 3074" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:486]   --->   Operation 234 'add' 'b_exp_1' <Predicate = (tmp_5)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 235 [1/1] (1.00ns)   --->   "%b_exp_2 = select i1 %tmp_5, i12 %b_exp_1, i12 %b_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:484]   --->   Operation 235 'select' 'b_exp_2' <Predicate = true> <Delay = 1.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 236 [2/5] (5.77ns)   --->   "%mul_ln44_6 = mul i82 %zext_ln44_31, i82 %zext_ln44_30" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 236 'mul' 'mul_ln44_6' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.77>
ST_46 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln494 = sext i12 %b_exp_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494]   --->   Operation 237 'sext' 'sext_ln494' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 238 [5/5] (5.77ns)   --->   "%Elog2 = mul i90 %sext_ln494, i90 418981761686000620659953" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494]   --->   Operation 238 'mul' 'Elog2' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 239 [1/5] (5.77ns)   --->   "%mul_ln44_6 = mul i82 %zext_ln44_31, i82 %zext_ln44_30" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 239 'mul' 'mul_ln44_6' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.11>
ST_47 : Operation 240 [4/5] (5.77ns)   --->   "%Elog2 = mul i90 %sext_ln494, i90 418981761686000620659953" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494]   --->   Operation 240 'mul' 'Elog2' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln46_3 = zext i6 %tmp_9" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 241 'zext' 'zext_ln46_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 242 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr = getelementptr i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i64 0, i64 %zext_ln46_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 242 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 243 [2/2] (2.77ns)   --->   "%logn_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 243 'load' 'logn_3' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_47 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln46_4 = zext i6 %tmp_13" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 244 'zext' 'zext_ln46_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 245 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr = getelementptr i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i64 0, i64 %zext_ln46_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 245 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 246 [2/2] (2.77ns)   --->   "%logn_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 246 'load' 'logn_4' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_47 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln46_5 = zext i6 %tmp_16" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 247 'zext' 'zext_ln46_5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 248 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr = getelementptr i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i64 0, i64 %zext_ln46_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 248 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 249 [2/2] (2.77ns)   --->   "%logn_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 249 'load' 'logn_5' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_47 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln40_5 = zext i77 %tmp_17" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 250 'zext' 'zext_ln40_5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 251 [1/1] (0.00ns)   --->   "%eZ_5 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i1.i109, i1 1, i109 %zext_ln40_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 251 'bitconcatenate' 'eZ_5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 252 [1/1] (0.00ns)   --->   "%shl_ln44_10 = bitconcatenate i135 @_ssdm_op_BitConcatenate.i135.i71.i64, i71 %tmp_18, i64 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 252 'bitconcatenate' 'shl_ln44_10' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln44_28 = zext i135 %shl_ln44_10" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 253 'zext' 'zext_ln44_28' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln44_29 = zext i110 %eZ_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 254 'zext' 'zext_ln44_29' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_6 = add i136 %zext_ln44_28, i136 %zext_ln44_29" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 255 'add' 'add_ln44_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 256 [1/1] (0.00ns)   --->   "%shl_ln44_11 = bitconcatenate i108 @_ssdm_op_BitConcatenate.i108.i82.i26, i82 %mul_ln44_6, i26 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 256 'bitconcatenate' 'shl_ln44_11' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln44_32 = zext i108 %shl_ln44_11" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 257 'zext' 'zext_ln44_32' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 258 [1/1] (6.11ns) (root node of TernaryAdder)   --->   "%sub_ln44_6 = sub i136 %add_ln44_6, i136 %zext_ln44_32" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 258 'sub' 'sub_ln44_6' <Predicate = true> <Delay = 6.11> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln46_6 = zext i6 %tmp_19" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 259 'zext' 'zext_ln46_6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 260 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr = getelementptr i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i64 0, i64 %zext_ln46_6" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 260 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 261 [2/2] (2.77ns)   --->   "%logn_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 261 'load' 'logn_6' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>
ST_47 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i72 @_ssdm_op_PartSelect.i72.i136.i32.i32, i136 %sub_ln44_6, i32 64, i32 135" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 262 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i40 @_ssdm_op_PartSelect.i40.i136.i32.i32, i136 %sub_ln44_6, i32 96, i32 135" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 263 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>

State 48 <SV = 47> <Delay = 6.13>
ST_48 : Operation 264 [3/5] (5.77ns)   --->   "%Elog2 = mul i90 %sext_ln494, i90 418981761686000620659953" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494]   --->   Operation 264 'mul' 'Elog2' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 265 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log0_lut_table_array_addr = getelementptr i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i64 0, i64 %zext_ln502" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:504]   --->   Operation 265 'getelementptr' 'pow_reduce_anonymous_namespace_log0_lut_table_array_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 266 [2/2] (2.77ns)   --->   "%log_sum = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:504]   --->   Operation 266 'load' 'log_sum' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_48 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i4 %a" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 267 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 268 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr = getelementptr i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i64 0, i64 %zext_ln46" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 268 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 269 [2/2] (2.77ns)   --->   "%logn = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 269 'load' 'logn' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_48 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i6 %a_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 270 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 271 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr = getelementptr i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i64 0, i64 %zext_ln46_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 271 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 272 [2/2] (2.77ns)   --->   "%logn_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 272 'load' 'logn_1' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_48 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i6 %a_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 273 'zext' 'zext_ln46_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 274 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr = getelementptr i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i64 0, i64 %zext_ln46_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 274 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 275 [2/2] (2.77ns)   --->   "%logn_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 275 'load' 'logn_2' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_48 : Operation 276 [1/2] ( I:2.77ns O:2.77ns )   --->   "%logn_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 276 'load' 'logn_3' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_48 : Operation 277 [1/2] ( I:2.77ns O:2.77ns )   --->   "%logn_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 277 'load' 'logn_4' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_48 : Operation 278 [1/2] ( I:2.77ns O:2.77ns )   --->   "%logn_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 278 'load' 'logn_5' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_48 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln194_5 = zext i82 %logn_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 279 'zext' 'zext_ln194_5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 280 [1/2] ( I:2.77ns O:2.77ns )   --->   "%logn_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 280 'load' 'logn_6' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>
ST_48 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln194_6 = zext i77 %logn_6" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 281 'zext' 'zext_ln194_6' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 282 [1/1] (3.36ns)   --->   "%add_ln209_4 = add i83 %zext_ln194_5, i83 %zext_ln194_6" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 282 'add' 'add_ln209_4' <Predicate = true> <Delay = 3.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln522 = zext i40 %tmp_21" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 283 'zext' 'zext_ln522' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 284 [2/2] (5.76ns)   --->   "%mul_ln522 = mul i79 %zext_ln522, i79 %zext_ln522" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 284 'mul' 'mul_ln522' <Predicate = true> <Delay = 5.76> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 5.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.79>
ST_49 : Operation 285 [2/5] (5.77ns)   --->   "%Elog2 = mul i90 %sext_ln494, i90 418981761686000620659953" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494]   --->   Operation 285 'mul' 'Elog2' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 286 [1/2] ( I:2.77ns O:2.77ns )   --->   "%log_sum = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:504]   --->   Operation 286 'load' 'log_sum' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_49 : Operation 287 [1/2] ( I:2.77ns O:2.77ns )   --->   "%logn = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 287 'load' 'logn' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_49 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i105 %logn" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 288 'zext' 'zext_ln194' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 289 [1/2] ( I:2.77ns O:2.77ns )   --->   "%logn_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 289 'load' 'logn_1' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_49 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln194_1 = zext i102 %logn_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 290 'zext' 'zext_ln194_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 291 [1/2] ( I:2.77ns O:2.77ns )   --->   "%logn_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 291 'load' 'logn_2' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_49 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln194_2 = zext i97 %logn_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 292 'zext' 'zext_ln194_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln194_3 = zext i92 %logn_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 293 'zext' 'zext_ln194_3' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln194_4 = zext i87 %logn_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 294 'zext' 'zext_ln194_4' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 295 [1/1] (4.02ns)   --->   "%add_ln209 = add i109 %zext_ln194, i109 %log_sum" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 295 'add' 'add_ln209' <Predicate = true> <Delay = 4.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 296 [1/1] (3.85ns)   --->   "%add_ln209_1 = add i103 %zext_ln194_1, i103 %zext_ln194_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 296 'add' 'add_ln209_1' <Predicate = true> <Delay = 3.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 297 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_3 = add i93 %zext_ln194_3, i93 %zext_ln194_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 297 'add' 'add_ln209_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i83 %add_ln209_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 298 'zext' 'zext_ln209_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 299 [1/1] (5.05ns) (root node of TernaryAdder)   --->   "%add_ln209_5 = add i93 %zext_ln209_1, i93 %add_ln209_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 299 'add' 'add_ln209_5' <Predicate = true> <Delay = 5.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 300 [1/2] (5.76ns)   --->   "%mul_ln522 = mul i79 %zext_ln522, i79 %zext_ln522" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 300 'mul' 'mul_ln522' <Predicate = true> <Delay = 5.76> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 5.76> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 301 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i78 @_ssdm_op_PartSelect.i78.i79.i32.i32, i79 %mul_ln522, i32 1, i32 78" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 301 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>

State 50 <SV = 49> <Delay = 5.77>
ST_50 : Operation 302 [1/5] (5.77ns)   --->   "%Elog2 = mul i90 %sext_ln494, i90 418981761686000620659953" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494]   --->   Operation 302 'mul' 'Elog2' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i103 %add_ln209_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 303 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 304 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_2 = add i109 %zext_ln209, i109 %add_ln209" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 304 'add' 'add_ln209_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln209_2 = zext i93 %add_ln209_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 305 'zext' 'zext_ln209_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 306 [1/1] (5.44ns) (root node of TernaryAdder)   --->   "%log_sum_1 = add i109 %zext_ln209_2, i109 %add_ln209_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 306 'add' 'log_sum_1' <Predicate = true> <Delay = 5.44> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 307 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i117 @_ssdm_op_BitConcatenate.i117.i72.i45, i72 %tmp_20, i45 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 307 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln522_1 = zext i78 %lshr_ln" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 308 'zext' 'zext_ln522_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 309 [1/1] (4.21ns)   --->   "%sub_ln522 = sub i117 %shl_ln1, i117 %zext_ln522_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 309 'sub' 'sub_ln522' <Predicate = true> <Delay = 4.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 310 [1/1] (0.00ns)   --->   "%lshr_ln522_1 = partselect i72 @_ssdm_op_PartSelect.i72.i117.i32.i32, i117 %sub_ln522, i32 45, i32 116" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 310 'partselect' 'lshr_ln522_1' <Predicate = true> <Delay = 0.00>

State 51 <SV = 50> <Delay = 6.52>
ST_51 : Operation 311 [1/1] (0.00ns)   --->   "%data_1 = bitcast i64 %exp_read" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 311 'bitcast' 'data_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 312 [1/1] (0.00ns)   --->   "%es_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_1, i32 63" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:460->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 312 'bitselect' 'es_sign' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 313 [1/1] (0.00ns)   --->   "%es_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %data_1, i32 52" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:461->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 313 'partselect' 'es_exp' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 314 [1/1] (0.00ns)   --->   "%es_sig = trunc i64 %data_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:462->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 314 'trunc' 'es_sig' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln486_1 = zext i11 %es_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:306]   --->   Operation 315 'zext' 'zext_ln486_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 316 [1/1] (1.67ns)   --->   "%y_is_0 = icmp_eq  i11 %es_exp, i11 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:334]   --->   Operation 316 'icmp' 'y_is_0' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node or_ln378_1)   --->   "%xor_ln341 = xor i1 %tmp, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:341]   --->   Operation 317 'xor' 'xor_ln341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node or_ln378_1)   --->   "%x_is_p1 = and i1 %x_is_1, i1 %xor_ln341" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:341]   --->   Operation 318 'and' 'x_is_p1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 319 [1/1] (0.80ns)   --->   "%x_is_n1 = and i1 %x_is_1, i1 %tmp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342]   --->   Operation 319 'and' 'x_is_n1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 320 [1/1] (1.67ns)   --->   "%icmp_ln18 = icmp_eq  i11 %es_exp, i11 2047" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:344]   --->   Operation 320 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 321 [1/1] (2.62ns)   --->   "%icmp_ln18_1 = icmp_eq  i52 %es_sig, i52 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:344]   --->   Operation 321 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 2.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 322 [1/1] (0.80ns)   --->   "%y_is_inf = and i1 %icmp_ln18, i1 %icmp_ln18_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:344]   --->   Operation 322 'and' 'y_is_inf' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 323 [1/1] (2.62ns)   --->   "%icmp_ln18_2 = icmp_ne  i52 %es_sig, i52 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:346]   --->   Operation 323 'icmp' 'icmp_ln18_2' <Predicate = true> <Delay = 2.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 324 [1/1] (0.80ns)   --->   "%x_is_inf = and i1 %icmp_ln18_3, i1 %icmp_ln340_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:355]   --->   Operation 324 'and' 'x_is_inf' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node x_is_neg)   --->   "%or_ln357 = or i1 %x_is_0, i1 %x_is_inf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:357]   --->   Operation 325 'or' 'or_ln357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node x_is_neg)   --->   "%xor_ln357 = xor i1 %or_ln357, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:357]   --->   Operation 326 'xor' 'xor_ln357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 327 [1/1] (0.80ns) (out node of the LUT)   --->   "%x_is_neg = and i1 %tmp, i1 %xor_ln357" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:357]   --->   Operation 327 'and' 'x_is_neg' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 328 [1/1] (0.00ns)   --->   "%es_exp_cast = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data_1, i32 52, i32 57" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 328 'partselect' 'es_exp_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 329 [1/1] (1.60ns)   --->   "%add_ln373 = add i6 %es_exp_cast, i6 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 329 'add' 'add_ln373' <Predicate = true> <Delay = 1.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln373 = zext i6 %add_ln373" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 330 'zext' 'zext_ln373' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 331 [1/1] (2.29ns)   --->   "%lshr_ln373 = lshr i52 4503599627370495, i52 %zext_ln373" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 331 'lshr' 'lshr_ln373' <Predicate = true> <Delay = 2.29> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln373)   --->   "%and_ln373_1 = and i52 %es_sig, i52 %lshr_ln373" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 332 'and' 'and_ln373_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 333 [1/1] (2.62ns) (out node of the LUT)   --->   "%icmp_ln373 = icmp_eq  i52 %and_ln373_1, i52 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 333 'icmp' 'icmp_ln373' <Predicate = true> <Delay = 2.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node or_ln378_1)   --->   "%and_ln378 = and i1 %x_is_n1, i1 %y_is_inf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 334 'and' 'and_ln378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node or_ln378_1)   --->   "%or_ln378 = or i1 %x_is_p1, i1 %and_ln378" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 335 'or' 'or_ln378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 336 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln378_1 = or i1 %or_ln378, i1 %y_is_0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 336 'or' 'or_ln378_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 337 [1/1] (0.80ns)   --->   "%y_is_pos = xor i1 %es_sign, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:413]   --->   Operation 337 'xor' 'y_is_pos' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 338 [1/1] (0.80ns)   --->   "%y_is_pinf = and i1 %y_is_inf, i1 %y_is_pos" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:413]   --->   Operation 338 'and' 'y_is_pinf' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 339 [1/1] (0.80ns)   --->   "%y_is_ninf = and i1 %y_is_inf, i1 %es_sign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:414]   --->   Operation 339 'and' 'y_is_ninf' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 340 [1/1] (0.80ns)   --->   "%x_abs_greater_1 = xor i1 %tmp_2, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:416]   --->   Operation 340 'xor' 'x_abs_greater_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 341 [1/1] (1.69ns)   --->   "%sub_ln422 = sub i12 1075, i12 %zext_ln486_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 341 'sub' 'sub_ln422' <Predicate = true> <Delay = 1.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln422 = sext i12 %sub_ln422" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 342 'sext' 'sext_ln422' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 343 [1/1] (1.83ns)   --->   "%y_is_odd = bitselect i1 @_ssdm_op_BitSelect.i1.i52.i32, i52 %es_sig, i32 %sext_ln422" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 343 'bitselect' 'y_is_odd' <Predicate = true> <Delay = 1.83> <CoreInst = "BitSelector">   --->   Core 141 'BitSelector' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'bitselect'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node or_ln431_1)   --->   "%and_ln431 = and i1 %y_is_pinf, i1 %x_abs_greater_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 344 'and' 'and_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node or_ln431_2)   --->   "%and_ln431_1 = and i1 %tmp_2, i1 %y_is_ninf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 345 'and' 'and_ln431_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node or_ln431_1)   --->   "%and_ln431_2 = and i1 %x_is_inf, i1 %y_is_pos" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 346 'and' 'and_ln431_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node or_ln431_1)   --->   "%and_ln431_3 = and i1 %x_is_0, i1 %es_sign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 347 'and' 'and_ln431_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node or_ln431_1)   --->   "%or_ln431 = or i1 %and_ln431_2, i1 %and_ln431" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 348 'or' 'or_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 349 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln431_1 = or i1 %or_ln431, i1 %and_ln431_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 349 'or' 'or_ln431_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 350 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln431_2 = or i1 %or_ln431_1, i1 %and_ln431_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 350 'or' 'or_ln431_2' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node or_ln438_2)   --->   "%and_ln438 = and i1 %tmp_2, i1 %y_is_pinf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 351 'and' 'and_ln438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node or_ln438_1)   --->   "%and_ln438_1 = and i1 %y_is_ninf, i1 %x_abs_greater_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 352 'and' 'and_ln438_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node or_ln438_1)   --->   "%and_ln438_2 = and i1 %x_is_0, i1 %y_is_pos" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 353 'and' 'and_ln438_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node or_ln438_1)   --->   "%and_ln438_3 = and i1 %x_is_inf, i1 %es_sign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 354 'and' 'and_ln438_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node or_ln438_1)   --->   "%or_ln438 = or i1 %and_ln438_2, i1 %and_ln438_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 355 'or' 'or_ln438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 356 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln438_1 = or i1 %or_ln438, i1 %and_ln438_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 356 'or' 'or_ln438_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 357 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln438_2 = or i1 %or_ln438_1, i1 %and_ln438" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 357 'or' 'or_ln438_2' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 358 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i90.i30, i90 %Elog2, i30 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 358 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln525 = sext i120 %shl_ln2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 359 'sext' 'sext_ln525' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln525_1 = sext i109 %log_sum_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 360 'sext' 'sext_ln525_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 361 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln525 = add i121 %sext_ln525, i121 %sext_ln525_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 361 'add' 'add_ln525' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln525 = zext i72 %lshr_ln522_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 362 'zext' 'zext_ln525' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 363 [1/1] (5.73ns) (root node of TernaryAdder)   --->   "%add_ln525_1 = add i121 %add_ln525, i121 %zext_ln525" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 363 'add' 'add_ln525_1' <Predicate = true> <Delay = 5.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 364 [1/1] (0.00ns)   --->   "%log_base = partselect i78 @_ssdm_op_PartSelect.i78.i121.i32.i32, i121 %add_ln525_1, i32 43, i32 120" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 364 'partselect' 'log_base' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 365 [1/1] (0.00ns)   --->   "%e_frac = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %es_sig" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:532]   --->   Operation 365 'bitconcatenate' 'e_frac' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln532 = zext i53 %e_frac" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:532]   --->   Operation 366 'zext' 'zext_ln532' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 367 [1/1] (2.65ns)   --->   "%e_frac_1 = sub i54 0, i54 %zext_ln532" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537]   --->   Operation 367 'sub' 'e_frac_1' <Predicate = true> <Delay = 2.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 368 [1/1] (0.93ns)   --->   "%e_frac_2 = select i1 %es_sign, i54 %e_frac_1, i54 %zext_ln532" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537]   --->   Operation 368 'select' 'e_frac_2' <Predicate = true> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.77>
ST_52 : Operation 369 [1/1] (1.67ns)   --->   "%m_exp = add i12 %zext_ln486_1, i12 3073" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:306]   --->   Operation 369 'add' 'm_exp' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node or_ln386_2)   --->   "%y_is_NaN = and i1 %icmp_ln18, i1 %icmp_ln18_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:346]   --->   Operation 370 'and' 'y_is_NaN' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node or_ln386_2)   --->   "%x_is_NaN = and i1 %icmp_ln18_3, i1 %icmp_ln18_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:347]   --->   Operation 371 'and' 'x_is_NaN' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 372 [1/1] (1.69ns)   --->   "%icmp_ln372 = icmp_sgt  i12 %m_exp, i12 51" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:372]   --->   Operation 372 'icmp' 'icmp_ln372' <Predicate = true> <Delay = 1.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32 11" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 373 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%or_ln373 = or i1 %tmp_1, i1 %icmp_ln372" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 374 'or' 'or_ln373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%xor_ln373 = xor i1 %or_ln373, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 375 'xor' 'xor_ln373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%sel_tmp3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln372, i1 %xor_ln373" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:372]   --->   Operation 376 'bitconcatenate' 'sel_tmp3' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%y_is_int = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 1, i2 1, i1 %icmp_ln373, i2 0, i1 0, i1 0, i2 %sel_tmp3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 377 'sparsemux' 'y_is_int' <Predicate = true> <Delay = 0.00> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%or_ln386 = or i1 %y_is_inf, i1 %y_is_int" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 378 'or' 'or_ln386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%xor_ln386 = xor i1 %or_ln386, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 379 'xor' 'xor_ln386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 380 [1/1] (1.29ns) (out node of the LUT)   --->   "%and_ln386 = and i1 %x_is_neg, i1 %xor_ln386" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 380 'and' 'and_ln386' <Predicate = true> <Delay = 1.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node or_ln386_2)   --->   "%or_ln386_1 = or i1 %x_is_NaN, i1 %and_ln386" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 381 'or' 'or_ln386_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 382 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln386_2 = or i1 %or_ln386_1, i1 %y_is_NaN" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 382 'or' 'or_ln386_2' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln539 = sext i78 %log_base" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 383 'sext' 'sext_ln539' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln539_1 = sext i54 %e_frac_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 384 'sext' 'sext_ln539_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 385 [5/5] (5.77ns)   --->   "%m_frac_l = mul i131 %sext_ln539, i131 %sext_ln539_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 385 'mul' 'm_frac_l' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.77>
ST_53 : Operation 386 [4/5] (5.77ns)   --->   "%m_frac_l = mul i131 %sext_ln539, i131 %sext_ln539_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 386 'mul' 'm_frac_l' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.77>
ST_54 : Operation 387 [3/5] (5.77ns)   --->   "%m_frac_l = mul i131 %sext_ln539, i131 %sext_ln539_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 387 'mul' 'm_frac_l' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.77>
ST_55 : Operation 388 [2/5] (5.77ns)   --->   "%m_frac_l = mul i131 %sext_ln539, i131 %sext_ln539_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 388 'mul' 'm_frac_l' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.77>
ST_56 : Operation 389 [1/5] (5.77ns)   --->   "%m_frac_l = mul i131 %sext_ln539, i131 %sext_ln539_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 389 'mul' 'm_frac_l' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 390 [1/1] (1.67ns)   --->   "%sub_ln545 = sub i11 1023, i11 %es_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 390 'sub' 'sub_ln545' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln545 = sext i11 %sub_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 391 'sext' 'sext_ln545' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %sub_ln545, i32 10" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 392 'bitselect' 'tmp_22' <Predicate = (tmp_1)> <Delay = 0.00>
ST_56 : Operation 393 [1/1] (1.00ns)   --->   "%select_ln553 = select i1 %tmp_22, i12 %m_exp, i12 %sext_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 393 'select' 'select_ln553' <Predicate = (tmp_1)> <Delay = 1.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i131.i32, i131 %m_frac_l, i32 130" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 394 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>

State 57 <SV = 56> <Delay = 6.05>
ST_57 : Operation 395 [1/1] (1.69ns)   --->   "%icmp_ln421 = icmp_eq  i12 %m_exp, i12 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:421]   --->   Operation 395 'icmp' 'icmp_ln421' <Predicate = true> <Delay = 1.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 396 [1/1] (1.69ns)   --->   "%icmp_ln422 = icmp_sgt  i12 %m_exp, i12 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 396 'icmp' 'icmp_ln422' <Predicate = true> <Delay = 1.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 397 [1/1] (1.69ns)   --->   "%icmp_ln422_1 = icmp_slt  i12 %m_exp, i12 53" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 397 'icmp' 'icmp_ln422_1' <Predicate = true> <Delay = 1.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%xor_ln421 = xor i1 %icmp_ln421, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:421]   --->   Operation 398 'xor' 'xor_ln421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%and_ln422 = and i1 %icmp_ln422_1, i1 %xor_ln421" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 399 'and' 'and_ln422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%and_ln422_1 = and i1 %and_ln422, i1 %icmp_ln422" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 400 'and' 'and_ln422_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%sel_tmp7 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln421, i1 %and_ln422_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:421]   --->   Operation 401 'bitconcatenate' 'sel_tmp7' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%y_is_odd_1 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 1, i2 1, i1 %y_is_odd, i2 0, i1 0, i1 0, i2 %sel_tmp7" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 402 'sparsemux' 'y_is_odd_1' <Predicate = true> <Delay = 0.00> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 403 [1/1] (1.29ns) (out node of the LUT)   --->   "%r_sign = and i1 %x_is_neg, i1 %y_is_odd_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:424]   --->   Operation 403 'and' 'r_sign' <Predicate = true> <Delay = 1.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 404 [1/1] (1.00ns)   --->   "%select_ln545 = select i1 %tmp_1, i12 %sext_ln545, i12 %m_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 404 'select' 'select_ln545' <Predicate = true> <Delay = 1.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln545_1 = sext i12 %select_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 405 'sext' 'sext_ln545_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln545 = zext i32 %sext_ln545_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 406 'zext' 'zext_ln545' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 407 [1/1] (3.54ns)   --->   "%ashr_ln545 = ashr i131 %m_frac_l, i131 %zext_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 407 'ashr' 'ashr_ln545' <Predicate = (tmp_1)> <Delay = 3.54> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 408 [1/1] (3.54ns)   --->   "%shl_ln545 = shl i131 %m_frac_l, i131 %zext_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 408 'shl' 'shl_ln545' <Predicate = (!tmp_1)> <Delay = 3.54> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln545 = trunc i131 %ashr_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 409 'trunc' 'trunc_ln545' <Predicate = (tmp_1)> <Delay = 0.00>
ST_57 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln545_1 = trunc i131 %shl_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 410 'trunc' 'trunc_ln545_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 411 [1/1] (1.11ns)   --->   "%m_fix_l = select i1 %tmp_1, i130 %trunc_ln545, i130 %trunc_ln545_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 411 'select' 'm_fix_l' <Predicate = true> <Delay = 1.11> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln552 = sext i12 %m_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552]   --->   Operation 412 'sext' 'sext_ln552' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln552 = zext i32 %sext_ln552" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552]   --->   Operation 413 'zext' 'zext_ln552' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_57 : Operation 414 [1/1] (3.54ns)   --->   "%shl_ln552 = shl i131 %m_frac_l, i131 %zext_ln552" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552]   --->   Operation 414 'shl' 'shl_ln552' <Predicate = (!tmp_1)> <Delay = 3.54> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln553 = sext i12 %select_ln553" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 415 'sext' 'sext_ln553' <Predicate = (tmp_1)> <Delay = 0.00>
ST_57 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln553 = zext i32 %sext_ln553" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 416 'zext' 'zext_ln553' <Predicate = (tmp_1)> <Delay = 0.00>
ST_57 : Operation 417 [1/1] (3.54ns)   --->   "%shl_ln553 = shl i131 %m_frac_l, i131 %zext_ln553" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 417 'shl' 'shl_ln553' <Predicate = (tmp_1 & tmp_22)> <Delay = 3.54> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 418 [1/1] (3.54ns)   --->   "%ashr_ln553 = ashr i131 %m_frac_l, i131 %zext_ln553" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 418 'ashr' 'ashr_ln553' <Predicate = (tmp_1 & !tmp_22)> <Delay = 3.54> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node m_fix_0_in_in_v_v)   --->   "%select_ln553_1 = select i1 %tmp_22, i131 %shl_ln553, i131 %ashr_ln553" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 419 'select' 'select_ln553_1' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 420 [1/1] (1.13ns) (out node of the LUT)   --->   "%m_fix_0_in_in_v_v = select i1 %tmp_1, i131 %select_ln553_1, i131 %shl_ln552" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 420 'select' 'm_fix_0_in_in_v_v' <Predicate = true> <Delay = 1.13> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 421 [1/1] (0.00ns)   --->   "%empty = trunc i131 %m_fix_0_in_in_v_v" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 421 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln549 = zext i130 %empty" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:549]   --->   Operation 422 'zext' 'zext_ln549' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 423 [1/1] (0.00ns)   --->   "%m_fix = partselect i59 @_ssdm_op_PartSelect.i59.i131.i32.i32, i131 %m_fix_0_in_in_v_v, i32 59, i32 117" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:549]   --->   Operation 423 'partselect' 'm_fix' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 424 [1/1] (0.00ns)   --->   "%m_fix_hi = partselect i16 @_ssdm_op_PartSelect.i16.i131.i32.i32, i131 %m_fix_0_in_in_v_v, i32 114, i32 129" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:555]   --->   Operation 424 'partselect' 'm_fix_hi' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i131.i32, i131 %zext_ln549, i32 129" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:560]   --->   Operation 425 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 426 [1/1] (0.00ns)   --->   "%sext_ln563 = sext i16 %m_fix_hi" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 426 'sext' 'sext_ln563' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 427 [3/3] (1.38ns) (grouped into DSP with root node add_ln563)   --->   "%mul_ln563 = mul i31 %sext_ln563, i31 23637" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 427 'mul' 'mul_ln563' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 58 <SV = 57> <Delay = 3.53>
ST_58 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln546 = zext i32 %sext_ln545_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 428 'zext' 'zext_ln546' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 429 [1/1] (3.53ns)   --->   "%shl_ln546 = shl i130 %m_fix_l, i130 %zext_ln546" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 429 'shl' 'shl_ln546' <Predicate = (tmp_1)> <Delay = 3.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 430 [1/1] (3.53ns)   --->   "%ashr_ln546 = ashr i130 %m_fix_l, i130 %zext_ln546" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 430 'ashr' 'ashr_ln546' <Predicate = (!tmp_1)> <Delay = 3.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 431 [2/3] (1.38ns) (grouped into DSP with root node add_ln563)   --->   "%mul_ln563 = mul i31 %sext_ln563, i31 23637" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 431 'mul' 'mul_ln563' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 59 <SV = 58> <Delay = 4.56>
ST_59 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln628)   --->   "%m_fix_back = select i1 %tmp_1, i130 %shl_ln546, i130 %ashr_ln546" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 432 'select' 'm_fix_back' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 433 [1/3] (0.00ns) (grouped into DSP with root node add_ln563)   --->   "%mul_ln563 = mul i31 %sext_ln563, i31 23637" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 433 'mul' 'mul_ln563' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 434 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %tmp_23, i18 131072" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 434 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln563_1 = sext i19 %shl_ln3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 435 'sext' 'sext_ln563_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 436 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln563 = add i31 %sext_ln563_1, i31 %mul_ln563" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 436 'add' 'add_ln563' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln628)   --->   "%sext_ln628 = sext i130 %m_fix_back" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 437 'sext' 'sext_ln628' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 438 [1/1] (4.56ns) (out node of the LUT)   --->   "%icmp_ln628 = icmp_ne  i131 %m_frac_l, i131 %sext_ln628" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 438 'icmp' 'icmp_ln628' <Predicate = true> <Delay = 4.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 4.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.34>
ST_60 : Operation 439 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln563 = add i31 %sext_ln563_1, i31 %mul_ln563" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 439 'add' 'add_ln563' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_9_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %add_ln563, i32 18, i32 30" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 440 'partselect' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node r_exp)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %add_ln563, i32 30" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 441 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln563 = trunc i31 %add_ln563" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 442 'trunc' 'trunc_ln563' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 443 [1/1] (1.80ns)   --->   "%icmp_ln563 = icmp_ne  i18 %trunc_ln563, i18 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 443 'icmp' 'icmp_ln563' <Predicate = true> <Delay = 1.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 444 [1/1] (1.70ns)   --->   "%add_ln563_1 = add i13 %tmp_9_cast, i13 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 444 'add' 'add_ln563_1' <Predicate = true> <Delay = 1.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node r_exp)   --->   "%select_ln563 = select i1 %icmp_ln563, i13 %add_ln563_1, i13 %tmp_9_cast" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 445 'select' 'select_ln563' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 446 [1/1] (0.78ns) (out node of the LUT)   --->   "%r_exp = select i1 %tmp_24, i13 %select_ln563, i13 %tmp_9_cast" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 446 'select' 'r_exp' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.77>
ST_61 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln568 = sext i13 %r_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 447 'sext' 'sext_ln568' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 448 [5/5] (5.77ns)   --->   "%mul_ln568 = mul i71 %sext_ln568, i71 1636647506585939924452" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 448 'mul' 'mul_ln568' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.77>
ST_62 : Operation 449 [4/5] (5.77ns)   --->   "%mul_ln568 = mul i71 %sext_ln568, i71 1636647506585939924452" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 449 'mul' 'mul_ln568' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.77>
ST_63 : Operation 450 [3/5] (5.77ns)   --->   "%mul_ln568 = mul i71 %sext_ln568, i71 1636647506585939924452" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 450 'mul' 'mul_ln568' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.77>
ST_64 : Operation 451 [2/5] (5.77ns)   --->   "%mul_ln568 = mul i71 %sext_ln568, i71 1636647506585939924452" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 451 'mul' 'mul_ln568' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.77>
ST_65 : Operation 452 [1/5] (5.77ns)   --->   "%mul_ln568 = mul i71 %sext_ln568, i71 1636647506585939924452" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 452 'mul' 'mul_ln568' <Predicate = true> <Delay = 5.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 453 [1/1] (0.00ns)   --->   "%m_fix_a = partselect i59 @_ssdm_op_PartSelect.i59.i71.i32.i32, i71 %mul_ln568, i32 12, i32 70" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 453 'partselect' 'm_fix_a' <Predicate = true> <Delay = 0.00>

State 66 <SV = 65> <Delay = 5.56>
ST_66 : Operation 454 [1/1] (2.79ns)   --->   "%sub_ln574 = sub i59 %m_fix, i59 %m_fix_a" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:574]   --->   Operation 454 'sub' 'sub_ln574' <Predicate = true> <Delay = 2.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 455 [1/1] (0.00ns)   --->   "%m_diff_hi = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln574, i32 51, i32 58" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:605]   --->   Operation 455 'partselect' 'm_diff_hi' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 456 [1/1] (0.00ns)   --->   "%Z2 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln574, i32 43, i32 50" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:230->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 456 'partselect' 'Z2' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 457 [1/1] (0.00ns)   --->   "%Z3 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln574, i32 35, i32 42" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:232->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 457 'partselect' 'Z3' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 458 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %sub_ln574" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:233->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 458 'trunc' 'Z4' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 459 [1/1] (0.00ns)   --->   "%Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln574, i32 27, i32 34" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:248->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 459 'partselect' 'Z4_ind' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i8 %Z4_ind" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 460 'zext' 'zext_ln249' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 461 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i64 0, i64 %zext_ln249" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 461 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 462 [2/2] (2.77ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 462 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_66 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i8 %Z3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 463 'zext' 'zext_ln254' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 464 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1 = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i64 0, i64 %zext_ln254" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 464 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 465 [2/2] (2.77ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 465 'load' 'f_Z3' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 67 <SV = 66> <Delay = 5.00>
ST_67 : Operation 466 [1/2] ( I:2.77ns O:2.77ns )   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 466 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_67 : Operation 467 [1/1] (0.00ns)   --->   "%f_Z4 = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load, i32 16, i32 25" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 467 'partselect' 'f_Z4' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i35 %Z4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 468 'zext' 'zext_ln250' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln250_1 = zext i10 %f_Z4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 469 'zext' 'zext_ln250_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 470 [1/1] (2.22ns)   --->   "%exp_Z4_m_1 = add i36 %zext_ln250, i36 %zext_ln250_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 470 'add' 'exp_Z4_m_1' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 471 [1/2] ( I:2.77ns O:2.77ns )   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 471 'load' 'f_Z3' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 68 <SV = 67> <Delay = 6.71>
ST_68 : Operation 472 [1/1] (0.00ns)   --->   "%exp_Z3_m_1 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3, i9 0, i26 %f_Z3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:255->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 472 'bitconcatenate' 'exp_Z3_m_1' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln258 = zext i43 %exp_Z3_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 473 'zext' 'zext_ln258' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln258_1 = zext i36 %exp_Z4_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 474 'zext' 'zext_ln258_1' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 475 [2/2] (6.71ns)   --->   "%mul_ln258 = mul i79 %zext_ln258, i79 %zext_ln258_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 475 'mul' 'mul_ln258' <Predicate = true> <Delay = 6.71> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.71>
ST_69 : Operation 476 [1/2] (6.71ns)   --->   "%mul_ln258 = mul i79 %zext_ln258, i79 %zext_ln258_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 476 'mul' 'mul_ln258' <Predicate = true> <Delay = 6.71> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %mul_ln258, i32 59, i32 78" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 477 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i8 %Z2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 478 'zext' 'zext_ln273' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 479 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr = getelementptr i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i64 0, i64 %zext_ln273" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 479 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 480 [2/2] (2.77ns)   --->   "%f_Z2 = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 480 'load' 'f_Z2' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 70 <SV = 69> <Delay = 4.69>
ST_70 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i43 %exp_Z3_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:255->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 481 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln261_1 = zext i20 %tmp_25" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 482 'zext' 'zext_ln261_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 483 [1/1] (2.25ns)   --->   "%add_ln261 = add i36 %exp_Z4_m_1, i36 %zext_ln261_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 483 'add' 'add_ln261' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln261 = zext i36 %add_ln261" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 484 'zext' 'zext_ln261' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 485 [1/1] (2.43ns)   --->   "%exp_Z2P_m_1 = add i44 %zext_ln261, i44 %zext_ln255" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 485 'add' 'exp_Z2P_m_1' <Predicate = true> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 486 [1/2] ( I:2.77ns O:2.77ns )   --->   "%f_Z2 = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 486 'load' 'f_Z2' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_70 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2, i32 2, i32 41" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:274->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 487 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>

State 71 <SV = 70> <Delay = 6.28>
ST_71 : Operation 488 [1/1] (0.00ns)   --->   "%exp_Z2_m_1 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2, i1 0, i40 %tmp_26" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:274->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 488 'bitconcatenate' 'exp_Z2_m_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln277 = zext i49 %exp_Z2_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 489 'zext' 'zext_ln277' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln277_1 = zext i44 %exp_Z2P_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 490 'zext' 'zext_ln277_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 491 [3/3] (6.28ns)   --->   "%mul_ln277 = mul i93 %zext_ln277, i93 %zext_ln277_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 491 'mul' 'mul_ln277' <Predicate = true> <Delay = 6.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.28>
ST_72 : Operation 492 [2/3] (6.28ns)   --->   "%mul_ln277 = mul i93 %zext_ln277, i93 %zext_ln277_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 492 'mul' 'mul_ln277' <Predicate = true> <Delay = 6.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.28>
ST_73 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln611 = zext i8 %m_diff_hi" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 493 'zext' 'zext_ln611' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 494 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr = getelementptr i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i64 0, i64 %zext_ln611" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 494 'getelementptr' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 495 [2/2] (2.77ns)   --->   "%exp_Z1 = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 495 'load' 'exp_Z1' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_73 : Operation 496 [1/3] (6.28ns)   --->   "%mul_ln277 = mul i93 %zext_ln277, i93 %zext_ln277_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 496 'mul' 'mul_ln277' <Predicate = true> <Delay = 6.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %mul_ln277, i32 57, i32 92" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 497 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>

State 74 <SV = 73> <Delay = 5.05>
ST_74 : Operation 498 [1/2] ( I:2.77ns O:2.77ns )   --->   "%exp_Z1 = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 498 'load' 'exp_Z1' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_74 : Operation 499 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2, i1 0, i40 %tmp_26, i2 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 499 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i51 %and_ln" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 500 'zext' 'zext_ln280' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln280_2 = zext i36 %tmp_27" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 501 'zext' 'zext_ln280_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 502 [1/1] (2.45ns)   --->   "%add_ln280 = add i44 %exp_Z2P_m_1, i44 %zext_ln280_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 502 'add' 'add_ln280' <Predicate = true> <Delay = 2.45> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln280_1 = zext i44 %add_ln280" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 503 'zext' 'zext_ln280_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 504 [1/1] (2.60ns)   --->   "%exp_Z1P_m_1_l = add i52 %zext_ln280_1, i52 %zext_ln280" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 504 'add' 'exp_Z1P_m_1_l' <Predicate = true> <Delay = 2.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 505 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1 = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l, i32 2, i32 51" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:284->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 505 'partselect' 'exp_Z1P_m_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 506 [1/1] (0.00ns)   --->   "%exp_Z1_hi = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1, i32 8, i32 57" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:613]   --->   Operation 506 'partselect' 'exp_Z1_hi' <Predicate = true> <Delay = 0.00>

State 75 <SV = 74> <Delay = 6.28>
ST_75 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln616 = zext i50 %exp_Z1_hi" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 507 'zext' 'zext_ln616' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln616_1 = zext i50 %exp_Z1P_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 508 'zext' 'zext_ln616_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 509 [3/3] (6.28ns)   --->   "%mul_ln616 = mul i99 %zext_ln616_1, i99 %zext_ln616" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 509 'mul' 'mul_ln616' <Predicate = true> <Delay = 6.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.28>
ST_76 : Operation 510 [2/3] (6.28ns)   --->   "%mul_ln616 = mul i99 %zext_ln616_1, i99 %zext_ln616" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 510 'mul' 'mul_ln616' <Predicate = true> <Delay = 6.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.28>
ST_77 : Operation 511 [1/1] (2.77ns)   --->   "%add_ln616 = add i58 %exp_Z1, i58 16" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 511 'add' 'add_ln616' <Predicate = true> <Delay = 2.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 512 [1/3] (6.28ns)   --->   "%mul_ln616 = mul i99 %zext_ln616_1, i99 %zext_ln616" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 512 'mul' 'mul_ln616' <Predicate = true> <Delay = 6.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.01>
ST_78 : Operation 513 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %add_ln616, i49 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 513 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln616_2 = zext i99 %mul_ln616" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 514 'zext' 'zext_ln616_2' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 515 [1/1] (3.97ns)   --->   "%add_ln616_1 = add i107 %shl_ln4, i107 %zext_ln616_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 515 'add' 'add_ln616_1' <Predicate = true> <Delay = 3.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %add_ln616_1, i32 106" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622]   --->   Operation 516 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 517 [1/1] (1.70ns)   --->   "%r_exp_1 = add i13 %r_exp, i13 8191" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:624]   --->   Operation 517 'add' 'r_exp_1' <Predicate = true> <Delay = 1.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 518 [1/1] (0.78ns)   --->   "%r_exp_2 = select i1 %tmp_28, i13 %r_exp, i13 %r_exp_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622]   --->   Operation 518 'select' 'r_exp_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node or_ln628)   --->   "%and_ln628 = and i1 %icmp_ln422, i1 %icmp_ln628" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 519 'and' 'and_ln628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_2, i32 10, i32 12" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 520 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 521 [1/1] (1.45ns)   --->   "%icmp_ln628_1 = icmp_sgt  i3 %tmp_29, i3 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 521 'icmp' 'icmp_ln628_1' <Predicate = true> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 522 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln628 = or i1 %and_ln628, i1 %icmp_ln628_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 522 'or' 'or_ln628' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 523 [1/1] (1.70ns)   --->   "%icmp_ln645 = icmp_slt  i13 %r_exp_2, i13 7170" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 523 'icmp' 'icmp_ln645' <Predicate = true> <Delay = 1.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %add_ln616_1, i32 54, i32 105" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:656]   --->   Operation 524 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %add_ln616_1, i32 53, i32 104" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:656]   --->   Operation 525 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 526 [1/1] (0.93ns)   --->   "%out_sig = select i1 %tmp_28, i52 %tmp_3, i52 %tmp_12" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622]   --->   Operation 526 'select' 'out_sig' <Predicate = true> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln657 = trunc i13 %r_exp_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 527 'trunc' 'trunc_ln657' <Predicate = true> <Delay = 0.00>

State 79 <SV = 78> <Delay = 6.63>
ST_79 : Operation 528 [1/1] (0.00ns)   --->   "%specpipeline_ln293 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_20" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:293]   --->   Operation 528 'specpipeline' 'specpipeline_ln293' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 529 [1/1] (0.00ns)   --->   "%t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %r_sign, i63 4607182418800017408" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:429]   --->   Operation 529 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 530 [1/1] (0.00ns)   --->   "%bitcast_ln497 = bitcast i64 %t" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:429]   --->   Operation 530 'bitcast' 'bitcast_ln497' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln431_5)   --->   "%xor_ln431 = xor i1 %or_ln431_2, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 531 'xor' 'xor_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node and_ln438_5)   --->   "%xor_ln438 = xor i1 %or_ln438_2, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 532 'xor' 'xor_ln438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 533 [1/1] (0.00ns)   --->   "%t_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %r_sign, i63 9218868437227405312" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:436]   --->   Operation 533 'bitconcatenate' 't_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 534 [1/1] (0.00ns)   --->   "%bitcast_ln497_1 = bitcast i64 %t_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:436]   --->   Operation 534 'bitcast' 'bitcast_ln497_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 535 [1/1] (0.00ns)   --->   "%t_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %r_sign, i63 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:443]   --->   Operation 535 'bitconcatenate' 't_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 536 [1/1] (0.00ns)   --->   "%bitcast_ln497_2 = bitcast i64 %t_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:443]   --->   Operation 536 'bitcast' 'bitcast_ln497_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 537 [1/1] (1.67ns)   --->   "%out_exp = add i11 %trunc_ln657, i11 1023" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 537 'add' 'out_exp' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 538 [1/1] (0.00ns)   --->   "%t_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %r_sign, i11 %out_exp, i52 %out_sig" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:659]   --->   Operation 538 'bitconcatenate' 't_3' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 539 [1/1] (0.00ns)   --->   "%bitcast_ln497_3 = bitcast i64 %t_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:659]   --->   Operation 539 'bitcast' 'bitcast_ln497_3' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node xor_ln386_1)   --->   "%or_ln386_3 = or i1 %or_ln386_2, i1 %or_ln378_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 540 'or' 'or_ln386_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 541 [1/1] (0.80ns) (out node of the LUT)   --->   "%xor_ln386_1 = xor i1 %or_ln386_3, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 541 'xor' 'xor_ln386_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 542 [1/1] (0.80ns)   --->   "%and_ln342 = and i1 %x_is_n1, i1 %xor_ln386_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342]   --->   Operation 542 'and' 'and_ln342' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node and_ln386_1)   --->   "%xor_ln386_2 = xor i1 %or_ln378_1, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 543 'xor' 'xor_ln386_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 544 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln386_1 = and i1 %or_ln386_2, i1 %xor_ln386_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 544 'and' 'and_ln386_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_1)   --->   "%xor_ln342 = xor i1 %x_is_n1, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342]   --->   Operation 545 'xor' 'xor_ln342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 546 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln342_1 = and i1 %xor_ln386_1, i1 %xor_ln342" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342]   --->   Operation 546 'and' 'and_ln342_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 547 [1/1] (0.80ns)   --->   "%and_ln431_4 = and i1 %and_ln342_1, i1 %or_ln431_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 547 'and' 'and_ln431_4' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 548 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln431_5 = and i1 %and_ln342_1, i1 %xor_ln431" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 548 'and' 'and_ln431_5' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 549 [1/1] (0.80ns)   --->   "%and_ln438_4 = and i1 %and_ln431_5, i1 %or_ln438_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 549 'and' 'and_ln438_4' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 550 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln438_5 = and i1 %and_ln431_5, i1 %xor_ln438" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 550 'and' 'and_ln438_5' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 551 [1/1] (0.80ns)   --->   "%and_ln628_1 = and i1 %and_ln438_5, i1 %or_ln628" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 551 'and' 'and_ln628_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 552 [1/1] (0.80ns)   --->   "%and_ln629 = and i1 %and_ln628_1, i1 %tmp_30" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 552 'and' 'and_ln629' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node and_ln629_1)   --->   "%xor_ln629 = xor i1 %tmp_30, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 553 'xor' 'xor_ln629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 554 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln629_1 = and i1 %and_ln628_1, i1 %xor_ln629" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 554 'and' 'and_ln629_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node and_ln645_1)   --->   "%xor_ln628 = xor i1 %or_ln628, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 555 'xor' 'xor_ln628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node and_ln645_1)   --->   "%and_ln645 = and i1 %icmp_ln645, i1 %xor_ln628" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 556 'and' 'and_ln645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 557 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln645_1 = and i1 %and_ln645, i1 %and_ln438_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 557 'and' 'and_ln645_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 558 [1/1] (0.00ns)   --->   "%sel_tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %or_ln378_1, i1 %and_ln342, i1 %and_ln386_1, i1 %and_ln431_4, i1 %and_ln438_4, i1 %and_ln629, i1 %and_ln629_1, i1 %and_ln645_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 558 'bitconcatenate' 'sel_tmp' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 559 [1/1] (1.83ns)   --->   "%retval_2 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.9double.double.i8, i8 128, i64 1, i8 64, i64 %bitcast_ln497, i8 32, i64 nan, i8 16, i64 %bitcast_ln497_1, i8 8, i64 %bitcast_ln497_2, i8 4, i64 %bitcast_ln497_2, i8 2, i64 %bitcast_ln497_1, i8 1, i64 %bitcast_ln497_2, i8 0, i64 %bitcast_ln497_3, i64 <undef>, i8 %sel_tmp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:429]   --->   Operation 559 'sparsemux' 'retval_2' <Predicate = true> <Delay = 1.83> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 560 [1/1] (0.00ns)   --->   "%ret_ln661 = ret i64 %retval_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:661]   --->   Operation 560 'ret' 'ret_ln661' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 0.960ns.

 <State 1>: 1.769ns
The critical path consists of the following:
	wire read operation ('base', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291) on port 'base_r' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291) [17]  (0.000 ns)
	'getelementptr' operation 6 bit ('pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502) [118]  (0.000 ns)
	'load' operation 6 bit ('b_frac_tilde_inverse', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502) on array 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array' [119]  (1.769 ns)

 <State 2>: 2.627ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln340_1', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340) [31]  (2.627 ns)

 <State 3>: 6.283ns
The critical path consists of the following:
	'mul' operation 54 bit ('mul_ln516', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516) [123]  (6.283 ns)

 <State 4>: 6.283ns
The critical path consists of the following:
	'mul' operation 54 bit ('mul_ln516', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516) [123]  (6.283 ns)

 <State 5>: 6.283ns
The critical path consists of the following:
	'mul' operation 54 bit ('mul_ln516', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516) [123]  (6.283 ns)

 <State 6>: 5.773ns
The critical path consists of the following:
	'mul' operation 75 bit ('mul_ln44', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [139]  (5.773 ns)

 <State 7>: 5.773ns
The critical path consists of the following:
	'mul' operation 75 bit ('mul_ln44', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [139]  (5.773 ns)

 <State 8>: 5.773ns
The critical path consists of the following:
	'mul' operation 75 bit ('mul_ln44', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [139]  (5.773 ns)

 <State 9>: 5.773ns
The critical path consists of the following:
	'mul' operation 75 bit ('mul_ln44', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [139]  (5.773 ns)

 <State 10>: 5.773ns
The critical path consists of the following:
	'mul' operation 75 bit ('mul_ln44', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [139]  (5.773 ns)

 <State 11>: 4.636ns
The critical path consists of the following:
	'add' operation 76 bit ('add_ln44', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [137]  (0.000 ns)
	'sub' operation 76 bit ('sub_ln44', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [141]  (4.636 ns)

 <State 12>: 5.773ns
The critical path consists of the following:
	'mul' operation 79 bit ('mul_ln44_1', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [157]  (5.773 ns)

 <State 13>: 5.773ns
The critical path consists of the following:
	'mul' operation 79 bit ('mul_ln44_1', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [157]  (5.773 ns)

 <State 14>: 5.773ns
The critical path consists of the following:
	'mul' operation 79 bit ('mul_ln44_1', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [157]  (5.773 ns)

 <State 15>: 5.773ns
The critical path consists of the following:
	'mul' operation 79 bit ('mul_ln44_1', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [157]  (5.773 ns)

 <State 16>: 5.773ns
The critical path consists of the following:
	'mul' operation 79 bit ('mul_ln44_1', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [157]  (5.773 ns)

 <State 17>: 4.783ns
The critical path consists of the following:
	'add' operation 82 bit ('add_ln44_1', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [154]  (0.000 ns)
	'sub' operation 82 bit ('sub_ln44_1', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [160]  (4.783 ns)

 <State 18>: 5.773ns
The critical path consists of the following:
	'mul' operation 89 bit ('mul_ln44_2', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [176]  (5.773 ns)

 <State 19>: 5.773ns
The critical path consists of the following:
	'mul' operation 89 bit ('mul_ln44_2', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [176]  (5.773 ns)

 <State 20>: 5.773ns
The critical path consists of the following:
	'mul' operation 89 bit ('mul_ln44_2', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [176]  (5.773 ns)

 <State 21>: 5.773ns
The critical path consists of the following:
	'mul' operation 89 bit ('mul_ln44_2', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [176]  (5.773 ns)

 <State 22>: 5.773ns
The critical path consists of the following:
	'mul' operation 89 bit ('mul_ln44_2', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [176]  (5.773 ns)

 <State 23>: 5.273ns
The critical path consists of the following:
	'add' operation 102 bit ('add_ln44_2', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [173]  (0.000 ns)
	'sub' operation 102 bit ('sub_ln44_2', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [179]  (5.273 ns)

 <State 24>: 5.773ns
The critical path consists of the following:
	'mul' operation 97 bit ('mul_ln44_3', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [195]  (5.773 ns)

 <State 25>: 5.773ns
The critical path consists of the following:
	'mul' operation 97 bit ('mul_ln44_3', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [195]  (5.773 ns)

 <State 26>: 5.773ns
The critical path consists of the following:
	'mul' operation 97 bit ('mul_ln44_3', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [195]  (5.773 ns)

 <State 27>: 5.773ns
The critical path consists of the following:
	'mul' operation 97 bit ('mul_ln44_3', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [195]  (5.773 ns)

 <State 28>: 5.773ns
The critical path consists of the following:
	'mul' operation 97 bit ('mul_ln44_3', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [195]  (5.773 ns)

 <State 29>: 5.739ns
The critical path consists of the following:
	'add' operation 121 bit ('add_ln44_3', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [191]  (0.000 ns)
	'sub' operation 121 bit ('sub_ln44_3', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [198]  (5.739 ns)

 <State 30>: 5.773ns
The critical path consists of the following:
	'mul' operation 92 bit ('mul_ln44_4', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [214]  (5.773 ns)

 <State 31>: 5.773ns
The critical path consists of the following:
	'mul' operation 92 bit ('mul_ln44_4', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [214]  (5.773 ns)

 <State 32>: 5.773ns
The critical path consists of the following:
	'mul' operation 92 bit ('mul_ln44_4', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [214]  (5.773 ns)

 <State 33>: 5.773ns
The critical path consists of the following:
	'mul' operation 92 bit ('mul_ln44_4', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [214]  (5.773 ns)

 <State 34>: 5.773ns
The critical path consists of the following:
	'mul' operation 92 bit ('mul_ln44_4', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [214]  (5.773 ns)

 <State 35>: 5.861ns
The critical path consists of the following:
	'add' operation 126 bit ('add_ln44_4', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [210]  (0.000 ns)
	'sub' operation 126 bit ('sub_ln44_4', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [217]  (5.861 ns)

 <State 36>: 5.773ns
The critical path consists of the following:
	'mul' operation 87 bit ('mul_ln44_5', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [233]  (5.773 ns)

 <State 37>: 5.773ns
The critical path consists of the following:
	'mul' operation 87 bit ('mul_ln44_5', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [233]  (5.773 ns)

 <State 38>: 5.773ns
The critical path consists of the following:
	'mul' operation 87 bit ('mul_ln44_5', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [233]  (5.773 ns)

 <State 39>: 5.773ns
The critical path consists of the following:
	'mul' operation 87 bit ('mul_ln44_5', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [233]  (5.773 ns)

 <State 40>: 5.773ns
The critical path consists of the following:
	'mul' operation 87 bit ('mul_ln44_5', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [233]  (5.773 ns)

 <State 41>: 5.986ns
The critical path consists of the following:
	'add' operation 131 bit ('add_ln44_5', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [229]  (0.000 ns)
	'sub' operation 131 bit ('sub_ln44_5', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [236]  (5.986 ns)

 <State 42>: 5.773ns
The critical path consists of the following:
	'mul' operation 82 bit ('mul_ln44_6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [252]  (5.773 ns)

 <State 43>: 5.773ns
The critical path consists of the following:
	'mul' operation 82 bit ('mul_ln44_6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [252]  (5.773 ns)

 <State 44>: 5.773ns
The critical path consists of the following:
	'mul' operation 82 bit ('mul_ln44_6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [252]  (5.773 ns)

 <State 45>: 5.773ns
The critical path consists of the following:
	'mul' operation 82 bit ('mul_ln44_6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [252]  (5.773 ns)

 <State 46>: 5.773ns
The critical path consists of the following:
	'mul' operation 90 bit ('Elog2', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494) [116]  (5.773 ns)

 <State 47>: 6.112ns
The critical path consists of the following:
	'add' operation 136 bit ('add_ln44_6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [248]  (0.000 ns)
	'sub' operation 136 bit ('sub_ln44_6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [255]  (6.112 ns)

 <State 48>: 6.132ns
The critical path consists of the following:
	'load' operation 82 bit ('logn', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) on array 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array' [239]  (2.771 ns)
	'add' operation 83 bit ('add_ln209_4', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [265]  (3.361 ns)

 <State 49>: 6.795ns
The critical path consists of the following:
	'load' operation 109 bit ('log_sum', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:504) on array 'pow_reduce_anonymous_namespace_log0_lut_table_array' [121]  (2.771 ns)
	'add' operation 109 bit ('add_ln209', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [260]  (4.024 ns)

 <State 50>: 5.773ns
The critical path consists of the following:
	'mul' operation 90 bit ('Elog2', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494) [116]  (5.773 ns)

 <State 51>: 6.526ns
The critical path consists of the following:
	'add' operation 6 bit ('add_ln373', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373) [53]  (1.601 ns)
	'lshr' operation 52 bit ('lshr_ln373', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373) [55]  (2.297 ns)
	'and' operation 52 bit ('and_ln373_1', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373) [56]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln373', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373) [57]  (2.627 ns)

 <State 52>: 5.773ns
The critical path consists of the following:
	'mul' operation 131 bit ('m_frac_l', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539) [292]  (5.773 ns)

 <State 53>: 5.773ns
The critical path consists of the following:
	'mul' operation 131 bit ('m_frac_l', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539) [292]  (5.773 ns)

 <State 54>: 5.773ns
The critical path consists of the following:
	'mul' operation 131 bit ('m_frac_l', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539) [292]  (5.773 ns)

 <State 55>: 5.773ns
The critical path consists of the following:
	'mul' operation 131 bit ('m_frac_l', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539) [292]  (5.773 ns)

 <State 56>: 5.773ns
The critical path consists of the following:
	'mul' operation 131 bit ('m_frac_l', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539) [292]  (5.773 ns)

 <State 57>: 6.050ns
The critical path consists of the following:
	'shl' operation 131 bit ('shl_ln552', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552) [311]  (3.540 ns)
	'select' operation 131 bit ('m_fix_0_in_in_v_v', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373) [319]  (1.130 ns)
	'mul' operation 31 bit of DSP[329] ('mul_ln563', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563) [326]  (1.380 ns)

 <State 58>: 3.540ns
The critical path consists of the following:
	'shl' operation 130 bit ('shl_ln546', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546) [304]  (3.540 ns)

 <State 59>: 4.564ns
The critical path consists of the following:
	'select' operation 130 bit ('m_fix_back', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546) [306]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln628', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628) [397]  (4.564 ns)

 <State 60>: 4.346ns
The critical path consists of the following:
	'add' operation 31 bit of DSP[329] ('add_ln563', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563) [329]  (1.760 ns)
	'icmp' operation 1 bit ('icmp_ln563', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563) [333]  (1.800 ns)
	'select' operation 13 bit ('select_ln563', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563) [335]  (0.000 ns)
	'select' operation 13 bit ('r_exp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563) [336]  (0.785 ns)

 <State 61>: 5.773ns
The critical path consists of the following:
	'mul' operation 71 bit ('mul_ln568', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568) [338]  (5.773 ns)

 <State 62>: 5.773ns
The critical path consists of the following:
	'mul' operation 71 bit ('mul_ln568', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568) [338]  (5.773 ns)

 <State 63>: 5.773ns
The critical path consists of the following:
	'mul' operation 71 bit ('mul_ln568', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568) [338]  (5.773 ns)

 <State 64>: 5.773ns
The critical path consists of the following:
	'mul' operation 71 bit ('mul_ln568', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568) [338]  (5.773 ns)

 <State 65>: 5.773ns
The critical path consists of the following:
	'mul' operation 71 bit ('mul_ln568', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568) [338]  (5.773 ns)

 <State 66>: 5.569ns
The critical path consists of the following:
	'sub' operation 59 bit ('sub_ln574', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:574) [340]  (2.798 ns)
	'getelementptr' operation 8 bit ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [350]  (0.000 ns)
	'load' operation 26 bit ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) on array 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array' [351]  (2.771 ns)

 <State 67>: 5.001ns
The critical path consists of the following:
	'load' operation 26 bit ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) on array 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array' [351]  (2.771 ns)
	'add' operation 36 bit ('exp_Z4_m_1', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [355]  (2.230 ns)

 <State 68>: 6.718ns
The critical path consists of the following:
	'mul' operation 79 bit ('mul_ln258', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [363]  (6.718 ns)

 <State 69>: 6.718ns
The critical path consists of the following:
	'mul' operation 79 bit ('mul_ln258', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [363]  (6.718 ns)

 <State 70>: 4.690ns
The critical path consists of the following:
	'add' operation 36 bit ('add_ln261', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [366]  (2.258 ns)
	'add' operation 44 bit ('exp_Z2P_m_1', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [368]  (2.432 ns)

 <State 71>: 6.283ns
The critical path consists of the following:
	'mul' operation 93 bit ('mul_ln277', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [376]  (6.283 ns)

 <State 72>: 6.283ns
The critical path consists of the following:
	'mul' operation 93 bit ('mul_ln277', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [376]  (6.283 ns)

 <State 73>: 6.283ns
The critical path consists of the following:
	'mul' operation 93 bit ('mul_ln277', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [376]  (6.283 ns)

 <State 74>: 5.056ns
The critical path consists of the following:
	'add' operation 44 bit ('add_ln280', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [381]  (2.453 ns)
	'add' operation 52 bit ('exp_Z1P_m_1_l', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [383]  (2.603 ns)

 <State 75>: 6.283ns
The critical path consists of the following:
	'mul' operation 99 bit ('mul_ln616', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616) [389]  (6.283 ns)

 <State 76>: 6.283ns
The critical path consists of the following:
	'mul' operation 99 bit ('mul_ln616', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616) [389]  (6.283 ns)

 <State 77>: 6.283ns
The critical path consists of the following:
	'mul' operation 99 bit ('mul_ln616', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616) [389]  (6.283 ns)

 <State 78>: 7.014ns
The critical path consists of the following:
	'add' operation 107 bit ('add_ln616_1', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616) [392]  (3.974 ns)
	'select' operation 13 bit ('r_exp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622) [395]  (0.785 ns)
	'icmp' operation 1 bit ('icmp_ln628_1', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628) [400]  (1.454 ns)
	'or' operation 1 bit ('or_ln628', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628) [401]  (0.800 ns)

 <State 79>: 6.631ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln386_3', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386) [411]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln386_1', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386) [412]  (0.800 ns)
	'and' operation 1 bit ('and_ln342_1', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342) [417]  (0.800 ns)
	'and' operation 1 bit ('and_ln431_5', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431) [419]  (0.800 ns)
	'and' operation 1 bit ('and_ln438_5', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438) [421]  (0.800 ns)
	'and' operation 1 bit ('and_ln628_1', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628) [422]  (0.800 ns)
	'and' operation 1 bit ('and_ln629_1', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629) [425]  (0.800 ns)
	'sparsemux' operation 64 bit ('retval_2', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:429) [430]  (1.831 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
