{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764699199566 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764699199566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 02 15:13:19 2025 " "Processing started: Tue Dec 02 15:13:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764699199566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764699199566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NEANDER -c NEANDER " "Command: quartus_map --read_settings_files=on --write_settings_files=off NEANDER -c NEANDER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764699199566 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1764699199960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neander.bdf 1 1 " "Found 1 design units, including 1 entities, in source file neander.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NEANDER " "Found entity 1: NEANDER" {  } { { "NEANDER.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764699199997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764699199997 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NEANDER " "Elaborating entity \"NEANDER\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1764699200021 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uc_plus_timer.bdf 1 1 " "Using design file uc_plus_timer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UC_PLUS_TIMER " "Found entity 1: UC_PLUS_TIMER" {  } { { "uc_plus_timer.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc_plus_timer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764699200037 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764699200037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC_PLUS_TIMER UC_PLUS_TIMER:inst1 " "Elaborating entity \"UC_PLUS_TIMER\" for hierarchy \"UC_PLUS_TIMER:inst1\"" {  } { { "NEANDER.bdf" "inst1" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 80 856 1000 368 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200038 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uc.bdf 1 1 " "Using design file uc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764699200047 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764699200047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC_PLUS_TIMER:inst1\|UC:inst1 " "Elaborating entity \"UC\" for hierarchy \"UC_PLUS_TIMER:inst1\|UC:inst1\"" {  } { { "uc_plus_timer.bdf" "inst1" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc_plus_timer.bdf" { { 152 424 568 472 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200047 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[4..1\] " "Not all bits in bus \"t\[4..1\]\" are used" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 256 680 792 512 "inst14" "" } { 256 680 792 512 "inst14" "" } { 256 680 792 512 "inst14" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764699200048 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[1\] t1 " "Converted element name(s) from \"t\[1\]\" to \"t1\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 256 680 792 512 "inst14" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200048 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 256 680 792 512 "inst14" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200048 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[4\] t4 " "Converted element name(s) from \"t\[4\]\" to \"t4\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 256 680 792 512 "inst14" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200048 ""}  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 256 680 792 512 "inst14" "" } { 256 680 792 512 "inst14" "" } { 256 680 792 512 "inst14" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764699200048 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[6..1\] " "Not all bits in bus \"t\[6..1\]\" are used" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 824 672 792 1080 "inst17" "" } { 824 672 792 1080 "inst17" "" } { 824 672 792 1080 "inst17" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764699200048 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[1\] t1 " "Converted element name(s) from \"t\[1\]\" to \"t1\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 824 672 792 1080 "inst17" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200048 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[4\] t4 " "Converted element name(s) from \"t\[4\]\" to \"t4\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 824 672 792 1080 "inst17" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200048 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[6\] t6 " "Converted element name(s) from \"t\[6\]\" to \"t6\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 824 672 792 1080 "inst17" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200048 ""}  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 824 672 792 1080 "inst17" "" } { 824 672 792 1080 "inst17" "" } { 824 672 792 1080 "inst17" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764699200048 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[7..3\] " "Not all bits in bus \"t\[7..3\]\" are used" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 408 1200 1320 568 "inst24" "" } { 408 1200 1320 568 "inst24" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764699200049 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 408 1200 1320 568 "inst24" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200049 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[7\] t7 " "Converted element name(s) from \"t\[7\]\" to \"t7\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 408 1200 1320 568 "inst24" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200049 ""}  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 408 1200 1320 568 "inst24" "" } { 408 1200 1320 568 "inst24" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764699200049 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[7..3\] " "Not all bits in bus \"t\[7..3\]\" are used" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 816 1208 1328 1136 "inst29" "" } { 816 1208 1328 1136 "inst29" "" } { 816 1208 1328 1136 "inst29" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764699200049 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 816 1208 1328 1136 "inst29" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200049 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[5\] t5 " "Converted element name(s) from \"t\[5\]\" to \"t5\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 816 1208 1328 1136 "inst29" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200049 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[7\] t7 " "Converted element name(s) from \"t\[7\]\" to \"t7\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 816 1208 1328 1136 "inst29" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200049 ""}  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 816 1208 1328 1136 "inst29" "" } { 816 1208 1328 1136 "inst29" "" } { 816 1208 1328 1136 "inst29" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764699200049 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[5..0\] " "Not all bits in bus \"t\[5..0\]\" are used" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 0 664 792 256 "inst100" "" } { 0 664 792 256 "inst100" "" } { 0 664 792 256 "inst100" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764699200049 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[0\] t0 " "Converted element name(s) from \"t\[0\]\" to \"t0\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 0 664 792 256 "inst100" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200049 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 0 664 792 256 "inst100" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200049 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[5\] t5 " "Converted element name(s) from \"t\[5\]\" to \"t5\"" {  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 0 664 792 256 "inst100" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200049 ""}  } { { "uc.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 0 664 792 256 "inst100" "" } { 0 664 792 256 "inst100" "" } { 0 664 792 256 "inst100" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764699200049 ""}
{ "Warning" "WSGN_SEARCH_FILE" "incpc_logic.bdf 1 1 " "Using design file incpc_logic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 incPC_logic " "Found entity 1: incPC_logic" {  } { { "incpc_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/incpc_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764699200057 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764699200057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incPC_logic UC_PLUS_TIMER:inst1\|UC:inst1\|incPC_logic:inst14 " "Elaborating entity \"incPC_logic\" for hierarchy \"UC_PLUS_TIMER:inst1\|UC:inst1\|incPC_logic:inst14\"" {  } { { "uc.bdf" "inst14" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 256 680 792 512 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200058 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[4..1\] " "Not all bits in bus \"t\[4..1\]\" are used" {  } { { "incpc_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/incpc_logic.bdf" { { 48 56 224 64 "t\[1\]" "" } { 112 56 224 128 "t\[4\]" "" } { 80 56 224 96 "t\[3\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764699200059 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[1\] t1 " "Converted element name(s) from \"t\[1\]\" to \"t1\"" {  } { { "incpc_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/incpc_logic.bdf" { { 48 56 224 64 "t\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200059 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[4\] t4 " "Converted element name(s) from \"t\[4\]\" to \"t4\"" {  } { { "incpc_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/incpc_logic.bdf" { { 112 56 224 128 "t\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200059 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "incpc_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/incpc_logic.bdf" { { 80 56 224 96 "t\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200059 ""}  } { { "incpc_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/incpc_logic.bdf" { { 48 56 224 64 "t\[1\]" "" } { 112 56 224 128 "t\[4\]" "" } { 80 56 224 96 "t\[3\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764699200059 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sel_logic.bdf 1 1 " "Using design file sel_logic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sel_LOGIC " "Found entity 1: sel_LOGIC" {  } { { "sel_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/sel_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764699200068 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764699200068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_LOGIC UC_PLUS_TIMER:inst1\|UC:inst1\|sel_LOGIC:inst " "Elaborating entity \"sel_LOGIC\" for hierarchy \"UC_PLUS_TIMER:inst1\|UC:inst1\|sel_LOGIC:inst\"" {  } { { "uc.bdf" "inst" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 568 696 792 728 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200069 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ac_ch_logic.bdf 1 1 " "Using design file ac_ch_logic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AC_CH_LOGIC " "Found entity 1: AC_CH_LOGIC" {  } { { "ac_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ac_ch_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764699200078 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764699200078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC_CH_LOGIC UC_PLUS_TIMER:inst1\|UC:inst1\|AC_CH_LOGIC:inst24 " "Elaborating entity \"AC_CH_LOGIC\" for hierarchy \"UC_PLUS_TIMER:inst1\|UC:inst1\|AC_CH_LOGIC:inst24\"" {  } { { "uc.bdf" "inst24" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 408 1200 1320 568 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200079 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[7..3\] " "Not all bits in bus \"t\[7..3\]\" are used" {  } { { "ac_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ac_ch_logic.bdf" { { 144 48 216 160 "t\[7\]" "" } { 112 48 216 128 "t\[3\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764699200080 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[7\] t7 " "Converted element name(s) from \"t\[7\]\" to \"t7\"" {  } { { "ac_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ac_ch_logic.bdf" { { 144 48 216 160 "t\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200080 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "ac_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ac_ch_logic.bdf" { { 112 48 216 128 "t\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200080 ""}  } { { "ac_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/ac_ch_logic.bdf" { { 144 48 216 160 "t\[7\]" "" } { 112 48 216 128 "t\[3\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764699200080 ""}
{ "Warning" "WSGN_SEARCH_FILE" "go_t0_logic.bdf 1 1 " "Using design file go_t0_logic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 GO_t0_LOGIC " "Found entity 1: GO_t0_LOGIC" {  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/go_t0_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764699200088 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764699200088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GO_t0_LOGIC UC_PLUS_TIMER:inst1\|UC:inst1\|GO_t0_LOGIC:inst29 " "Elaborating entity \"GO_t0_LOGIC\" for hierarchy \"UC_PLUS_TIMER:inst1\|UC:inst1\|GO_t0_LOGIC:inst29\"" {  } { { "uc.bdf" "inst29" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 816 1208 1328 1136 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200089 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[7..3\] " "Not all bits in bus \"t\[7..3\]\" are used" {  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/go_t0_logic.bdf" { { 8 64 232 24 "t\[3\]" "" } { 40 64 232 56 "t\[5\]" "" } { 72 64 232 88 "t\[7\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764699200090 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/go_t0_logic.bdf" { { 8 64 232 24 "t\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200090 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[5\] t5 " "Converted element name(s) from \"t\[5\]\" to \"t5\"" {  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/go_t0_logic.bdf" { { 40 64 232 56 "t\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200090 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[7\] t7 " "Converted element name(s) from \"t\[7\]\" to \"t7\"" {  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/go_t0_logic.bdf" { { 72 64 232 88 "t\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200090 ""}  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/go_t0_logic.bdf" { { 8 64 232 24 "t\[3\]" "" } { 40 64 232 56 "t\[5\]" "" } { 72 64 232 88 "t\[7\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764699200090 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "HLT " "Pin \"HLT\" not connected" {  } { { "go_t0_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/go_t0_logic.bdf" { { 488 64 232 504 "HLT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1764699200090 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rem_ch_logic.bdf 1 1 " "Using design file rem_ch_logic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REM_CH_LOGIC " "Found entity 1: REM_CH_LOGIC" {  } { { "rem_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/rem_ch_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764699200100 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764699200100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REM_CH_LOGIC UC_PLUS_TIMER:inst1\|UC:inst1\|REM_CH_LOGIC:inst100 " "Elaborating entity \"REM_CH_LOGIC\" for hierarchy \"UC_PLUS_TIMER:inst1\|UC:inst1\|REM_CH_LOGIC:inst100\"" {  } { { "uc.bdf" "inst100" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 0 664 792 256 "inst100" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200102 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[5..0\] " "Not all bits in bus \"t\[5..0\]\" are used" {  } { { "rem_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/rem_ch_logic.bdf" { { 40 56 224 56 "t\[0\]" "" } { 72 56 224 88 "t\[3\]" "" } { 104 56 224 120 "t\[5\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764699200103 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[0\] t0 " "Converted element name(s) from \"t\[0\]\" to \"t0\"" {  } { { "rem_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/rem_ch_logic.bdf" { { 40 56 224 56 "t\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200103 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[3\] t3 " "Converted element name(s) from \"t\[3\]\" to \"t3\"" {  } { { "rem_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/rem_ch_logic.bdf" { { 72 56 224 88 "t\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200103 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[5\] t5 " "Converted element name(s) from \"t\[5\]\" to \"t5\"" {  } { { "rem_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/rem_ch_logic.bdf" { { 104 56 224 120 "t\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200103 ""}  } { { "rem_ch_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/rem_ch_logic.bdf" { { 40 56 224 56 "t\[0\]" "" } { 72 56 224 88 "t\[3\]" "" } { 104 56 224 120 "t\[5\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764699200103 ""}
{ "Warning" "WSGN_SEARCH_FILE" "read_logic.bdf 1 1 " "Using design file read_logic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 READ_LOGIC " "Found entity 1: READ_LOGIC" {  } { { "read_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/read_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764699200116 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764699200116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "READ_LOGIC UC_PLUS_TIMER:inst1\|UC:inst1\|READ_LOGIC:inst17 " "Elaborating entity \"READ_LOGIC\" for hierarchy \"UC_PLUS_TIMER:inst1\|UC:inst1\|READ_LOGIC:inst17\"" {  } { { "uc.bdf" "inst17" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc.bdf" { { 824 672 792 1080 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200117 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "t\[6..1\] " "Not all bits in bus \"t\[6..1\]\" are used" {  } { { "read_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/read_logic.bdf" { { 40 56 224 56 "t\[1\]" "" } { 80 56 224 96 "t\[4\]" "" } { 120 56 224 136 "t\[6\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1764699200118 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "t " "Converted elements in bus name \"t\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[1\] t1 " "Converted element name(s) from \"t\[1\]\" to \"t1\"" {  } { { "read_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/read_logic.bdf" { { 40 56 224 56 "t\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200118 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[4\] t4 " "Converted element name(s) from \"t\[4\]\" to \"t4\"" {  } { { "read_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/read_logic.bdf" { { 80 56 224 96 "t\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200118 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "t\[6\] t6 " "Converted element name(s) from \"t\[6\]\" to \"t6\"" {  } { { "read_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/read_logic.bdf" { { 120 56 224 136 "t\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200118 ""}  } { { "read_logic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/read_logic.bdf" { { 40 56 224 56 "t\[1\]" "" } { 80 56 224 96 "t\[4\]" "" } { 120 56 224 136 "t\[6\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1764699200118 ""}
{ "Warning" "WSGN_SEARCH_FILE" "timer.bdf 1 1 " "Using design file timer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TIMER " "Found entity 1: TIMER" {  } { { "timer.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/timer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764699200131 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764699200131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMER UC_PLUS_TIMER:inst1\|TIMER:inst " "Elaborating entity \"TIMER\" for hierarchy \"UC_PLUS_TIMER:inst1\|TIMER:inst\"" {  } { { "uc_plus_timer.bdf" "inst" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/uc_plus_timer.bdf" { { 368 944 1064 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200132 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder3x8.bdf 1 1 " "Using design file decoder3x8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder3x8 " "Found entity 1: Decoder3x8" {  } { { "decoder3x8.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/decoder3x8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764699200145 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764699200145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3x8 UC_PLUS_TIMER:inst1\|TIMER:inst\|Decoder3x8:inst4 " "Elaborating entity \"Decoder3x8\" for hierarchy \"UC_PLUS_TIMER:inst1\|TIMER:inst\|Decoder3x8:inst4\"" {  } { { "timer.bdf" "inst4" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/timer.bdf" { { 264 1544 1672 360 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200146 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexador.bdf 1 1 " "Using design file multiplexador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador " "Found entity 1: Multiplexador" {  } { { "multiplexador.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/multiplexador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764699200154 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764699200154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador UC_PLUS_TIMER:inst1\|TIMER:inst\|Multiplexador:inst17 " "Elaborating entity \"Multiplexador\" for hierarchy \"UC_PLUS_TIMER:inst1\|TIMER:inst\|Multiplexador:inst17\"" {  } { { "timer.bdf" "inst17" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/timer.bdf" { { 88 208 304 184 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200155 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decod.bdf 1 1 " "Using design file decod.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DECOD " "Found entity 1: DECOD" {  } { { "decod.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/decod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764699200165 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764699200165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECOD DECOD:inst " "Elaborating entity \"DECOD\" for hierarchy \"DECOD:inst\"" {  } { { "NEANDER.bdf" "inst" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/NEANDER.bdf" { { 80 288 408 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200166 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst8 " "Primitive \"GND\" of instance \"inst8\" not used" {  } { { "decod.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/decod.bdf" { { 264 1168 1200 296 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764699200166 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder.bdf 1 1 " "Using design file decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "decoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764699200175 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1764699200175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder DECOD:inst\|Decoder:inst " "Elaborating entity \"Decoder\" for hierarchy \"DECOD:inst\|Decoder:inst\"" {  } { { "decod.bdf" "inst" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/decod.bdf" { { 16 984 1128 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764699200175 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst21 " "Block or symbol \"AND4\" of instance \"inst21\" overlaps another block or symbol" {  } { { "decoder.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/NEANDER/decoder.bdf" { { 544 976 1040 624 "inst21" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1764699200176 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1764699200757 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1764699201158 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764699201158 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "72 " "Implemented 72 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1764699201188 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1764699201188 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1764699201188 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1764699201188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764699201205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 02 15:13:21 2025 " "Processing ended: Tue Dec 02 15:13:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764699201205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764699201205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764699201205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764699201205 ""}
