#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2018.06
# platform  : Linux 3.10.0-693.el7.x86_64
# version   : 2018.06p002 64 bits
# build date: 2018.08.27 18:04:53 PDT
#----------------------------------------
# started Wed Sep 11 11:40:55 CEST 2019
# hostname  : ws0.lab317.kel.net
# pid       : 4914
# arguments : '-label' 'session_0' '-console' 'ws0.lab317.kel.net:42448' '-style' 'windows' '-data' 'AQAAADx/////AAAAAAAAA3oBAAAAEABMAE0AUgBFAE0ATwBWAEU=' '-proj' '/nethome/nikola.kovacevic/Desktop/RISCV_VHDL/RV32IMA/formal_verification/jgproject/sessionLogs/session_0' '-init' '-hidden' '/nethome/nikola.kovacevic/Desktop/RISCV_VHDL/RV32IMA/formal_verification/jgproject/.tmp/.initCmds.tcl' 'do.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2018 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /nethome/nikola.kovacevic/Desktop/RISCV_VHDL/RV32IMA/formal_verification/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/nethome/nikola.kovacevic/.config/jasper/jaspergold.conf".
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% set_elaborate_single_run_mode off
% 
% 
% 
% # Checkers
% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1137)] checkers/forwarding_checker.sv(31): syntax error near {
[ERROR (VERI-1137)] checkers/forwarding_checker.sv(50): syntax error near )
[ERROR (VERI-1137)] checkers/forwarding_checker.sv(52): syntax error near =
[ERROR (VERI-1137)] checkers/forwarding_checker.sv(68): syntax error near )
[WARN (VERI-2387)] checkers/forwarding_checker.sv(55): this design contains a SystemVerilog implicit generate region
[WARN (VERI-2365)] checkers/forwarding_checker.sv(55): generate block is allowed only inside loop and conditional generate in SystemVerilog mode
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(73): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] checkers/forwarding_checker.sv(31): syntax error near {
	[ERROR (VERI-1137)] checkers/forwarding_checker.sv(50): syntax error near )
	[ERROR (VERI-1137)] checkers/forwarding_checker.sv(52): syntax error near =
	[ERROR (VERI-1137)] checkers/forwarding_checker.sv(68): syntax error near )
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(73): module 'forwarding_checker' ignored due to previous errors
ERROR (ENL034): 5 errors detected in the design file(s).

ERROR: problem encountered at line 7 in file do.tcl

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1137)] checkers/forwarding_checker.sv(31): syntax error near =
[ERROR (VERI-1137)] checkers/forwarding_checker.sv(50): syntax error near )
[ERROR (VERI-1137)] checkers/forwarding_checker.sv(52): syntax error near =
[ERROR (VERI-1137)] checkers/forwarding_checker.sv(68): syntax error near )
[WARN (VERI-2387)] checkers/forwarding_checker.sv(55): this design contains a SystemVerilog implicit generate region
[WARN (VERI-2365)] checkers/forwarding_checker.sv(55): generate block is allowed only inside loop and conditional generate in SystemVerilog mode
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(73): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] checkers/forwarding_checker.sv(31): syntax error near =
	[ERROR (VERI-1137)] checkers/forwarding_checker.sv(50): syntax error near )
	[ERROR (VERI-1137)] checkers/forwarding_checker.sv(52): syntax error near =
	[ERROR (VERI-1137)] checkers/forwarding_checker.sv(68): syntax error near )
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(73): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 5 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1137)] checkers/forwarding_checker.sv(50): syntax error near )
[ERROR (VERI-1137)] checkers/forwarding_checker.sv(52): syntax error near =
[ERROR (VERI-1137)] checkers/forwarding_checker.sv(68): syntax error near )
[WARN (VERI-2387)] checkers/forwarding_checker.sv(55): this design contains a SystemVerilog implicit generate region
[WARN (VERI-2365)] checkers/forwarding_checker.sv(55): generate block is allowed only inside loop and conditional generate in SystemVerilog mode
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(73): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] checkers/forwarding_checker.sv(50): syntax error near )
	[ERROR (VERI-1137)] checkers/forwarding_checker.sv(52): syntax error near =
	[ERROR (VERI-1137)] checkers/forwarding_checker.sv(68): syntax error near )
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(73): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 4 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1137)] checkers/forwarding_checker.sv(68): syntax error near )
[ERROR (VERI-2322)] checkers/forwarding_checker.sv(51): with clause is not specified for iterator argument in array manipulation method find
[ERROR (VERI-2393)] checkers/forwarding_checker.sv(51): array locator method 'find' requires a 'with' clause
[ERROR (VERI-1128)] checkers/forwarding_checker.sv(51): 'opcode' is not declared
[ERROR (VERI-1301)] checkers/forwarding_checker.sv(51): prefix of method find should be an unpacked array
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(73): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] checkers/forwarding_checker.sv(68): syntax error near )
	[ERROR (VERI-2322)] checkers/forwarding_checker.sv(51): with clause is not specified for iterator argument in array manipulation method find
	[ERROR (VERI-2393)] checkers/forwarding_checker.sv(51): array locator method 'find' requires a 'with' clause
	[ERROR (VERI-1128)] checkers/forwarding_checker.sv(51): 'opcode' is not declared
	[ERROR (VERI-1301)] checkers/forwarding_checker.sv(51): prefix of method find should be an unpacked array
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(73): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 6 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-2322)] checkers/forwarding_checker.sv(51): with clause is not specified for iterator argument in array manipulation method find
[ERROR (VERI-2393)] checkers/forwarding_checker.sv(51): array locator method 'find' requires a 'with' clause
[ERROR (VERI-1128)] checkers/forwarding_checker.sv(51): 'opcode' is not declared
[ERROR (VERI-1301)] checkers/forwarding_checker.sv(51): prefix of method find should be an unpacked array
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(73): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-2322)] checkers/forwarding_checker.sv(51): with clause is not specified for iterator argument in array manipulation method find
	[ERROR (VERI-2393)] checkers/forwarding_checker.sv(51): array locator method 'find' requires a 'with' clause
	[ERROR (VERI-1128)] checkers/forwarding_checker.sv(51): 'opcode' is not declared
	[ERROR (VERI-1301)] checkers/forwarding_checker.sv(51): prefix of method find should be an unpacked array
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(73): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 5 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1128)] checkers/forwarding_checker.sv(51): 'opcode' is not declared
[ERROR (VERI-1301)] checkers/forwarding_checker.sv(51): prefix of method find should be an unpacked array
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(73): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] checkers/forwarding_checker.sv(51): 'opcode' is not declared
	[ERROR (VERI-1301)] checkers/forwarding_checker.sv(51): prefix of method find should be an unpacked array
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(73): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1301)] checkers/forwarding_checker.sv(51): prefix of method find should be an unpacked array
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(73): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1301)] checkers/forwarding_checker.sv(51): prefix of method find should be an unpacked array
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(73): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1384)] checkers/forwarding_checker.sv(51): illegal context for unpacked expression
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(73): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1384)] checkers/forwarding_checker.sv(51): illegal context for unpacked expression
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(73): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1384)] checkers/forwarding_checker.sv(51): illegal context for unpacked expression
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(73): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1384)] checkers/forwarding_checker.sv(51): illegal context for unpacked expression
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(73): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1384)] checkers/forwarding_checker.sv(51): illegal context for unpacked expression
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(73): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1384)] checkers/forwarding_checker.sv(51): illegal context for unpacked expression
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(73): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1419)] checkers/forwarding_checker.sv(51): illegal operand for operator !=
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(73): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1419)] checkers/forwarding_checker.sv(51): illegal operand for operator !=
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(73): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1419)] checkers/forwarding_checker.sv(51): illegal operand for operator !=
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(73): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1419)] checkers/forwarding_checker.sv(51): illegal operand for operator !=
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(73): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1349)] checkers/forwarding_checker.sv(53): cannot assign an unpacked type to a packed type
[ERROR (VERI-1349)] checkers/forwarding_checker.sv(53): cannot assign an unpacked type to a packed type
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(76): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1349)] checkers/forwarding_checker.sv(53): cannot assign an unpacked type to a packed type
	[ERROR (VERI-1349)] checkers/forwarding_checker.sv(53): cannot assign an unpacked type to a packed type
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(76): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1384)] checkers/forwarding_checker.sv(54): illegal context for unpacked expression
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(76): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1384)] checkers/forwarding_checker.sv(54): illegal context for unpacked expression
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(76): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1120)] checkers/forwarding_checker.sv(54): 'res' is not a function
[WARN (VERI-1182)] checkers/forwarding_checker.sv(54): 'res' expects 0 arguments
[ERROR (VERI-1384)] checkers/forwarding_checker.sv(54): illegal context for unpacked expression
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(76): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1120)] checkers/forwarding_checker.sv(54): 'res' is not a function
	[ERROR (VERI-1384)] checkers/forwarding_checker.sv(54): illegal context for unpacked expression
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(76): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(33): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1302)] checkers/forwarding_checker.sv(53): method 'find' not supported for synthesis
[ERROR (VERI-1216)] checkers/forwarding_checker.sv(54): index 1 is out of range [0:0] for 'res'
[INFO (VERI-1073)] checkers/forwarding_checker.sv(1): module 'forwarding_checker' remains a blackbox, due to errors in its contents
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
ERROR (ENL058): Unable to elaborate module/entity "forwarding_checker" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m forwarding_checker" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
Summary of errors detected:
	[ERROR (VERI-1216)] checkers/forwarding_checker.sv(54): index 1 is out of range [0:0] for 'res'
	ERROR (ENL058): Unable to elaborate module/entity "forwarding_checker" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m forwarding_checker" if you want to black box this module/entity.
ERROR at line 38 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(33): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1302)] checkers/forwarding_checker.sv(53): method 'find' not supported for synthesis
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
[WARN (VDB-1002)] checkers/forwarding_checker.sv(29): net 'res[0][6]' does not have a driver
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 0 of 0 design latches, 166 of 166 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.035s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 5930@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_1
0.0.N: Proofgrid shell started at 5929@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_1
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Proofgrid shell started at 5944@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_1
0.0.B: Proofgrid shell started at 5945@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_1
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.03 s.
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.Hp: Trace Attempt  1	[0.06 s]
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.12 s.
0.0.Ht: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.14 s.
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.15 s.
0.0.Ht: Trace Attempt  5	[0.04 s]
0.0.Ht: Trace Attempt  6	[0.04 s]
0.0.Ht: A trace with 6 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.16 s.
0.0.Ht: A trace with 6 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.17 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.17 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.17 s.
0.0.B: Trace Attempt  1	[0.05 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.N: Trace Attempt  4	[0.08 s]
0.0.N: Trace Attempt  5	[0.09 s]
0.0.Ht: Trace Attempt  7	[0.05 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.06 s]
0.0.Ht: A trace with 8 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.18 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.19 s.
0.0.N: Trace Attempt  1	[0.14 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.15 s]
0.0.N: Trace Attempt  5	[0.15 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.15 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.19 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.19 s].
0.0.Ht: Trace Attempt  9	[0.14 s]
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.19 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.07 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.07 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  5	[0.08 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt 10	[0.17 s]
0.0.Ht: A trace with 10 cycles was found. [0.29 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" in 0.29 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.10 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  2	[0.03 s]
0.0.Ht: A trace with 10 cycles was found. [0.30 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 10 cycles in 0.31 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.07 s]
0.0.N: Trace Attempt  5	[0.08 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.Ht: Trace Attempt 11	[0.40 s]
0: ProofGrid usable level: 8
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.79 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.76 s.
0.0.Hp: A proof was found: No trace exists. [0.79 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.76 s.
0.0.Hp: A proof was found: No trace exists. [0.79 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.76 s.
0.0.Hp: A proof was found: No trace exists. [0.79 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.76 s.
0.0.Hp: A proof was found: No trace exists. [0.79 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.76 s.
0.0.N: Trace Attempt  1	[0.78 s]
0.0.N: Trace Attempt  2	[0.78 s]
0.0.N: Trace Attempt  3	[0.81 s]
0.0.N: Trace Attempt  4	[0.82 s]
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.17]
0.0.Hp: A proof was found: No trace exists. [1.16 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.13 s.
0.0.Hp: A proof was found: No trace exists. [1.16 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.13 s.
0.0.Hp: A proof was found: No trace exists. [1.16 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.13 s.
0.0.Hp: All properties determined. [0.97 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 18	[1.02 s]
0.0.Ht: Interrupted. [0.79 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.84 s].
0.0.N: All properties either determined or skipped. [1.00 s]
0.0.N: Exited with Success (@ 1.22 s)
0: ProofGrid usable level: 0
0.0.Hp: Exited with Success (@ 1.22 s)
0.0.Ht: Exited with Success (@ 1.22 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.87 s].
0.0.B: Trace Attempt 16	[0.80 s]
0.0.B: All properties either determined or skipped. [0.94 s]
0.0.B: Exited with Success (@ 1.24 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.46        1.17        0.00       71.63 %
     Hp        0.37        1.17        0.00       76.10 %
     Ht        0.06        1.11        0.00       95.13 %
      B        0.06        1.11        0.00       95.16 %
    all        0.24        1.14        0.00       82.86 %

    Data read    : 284.18 kiB
    Data written : 4.78 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 12 (92.3077%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.69231%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(33): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1302)] checkers/forwarding_checker.sv(53): method 'find' not supported for synthesis
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
[WARN (VDB-1002)] checkers/forwarding_checker.sv(29): net 'res[0][6]' does not have a driver
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 0 of 0 design latches, 166 of 166 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 6051@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_2
0.0.N: Proofgrid shell started at 6050@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_2
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.Ht: Proofgrid shell started at 6064@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_2
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.03 s]
0.0.Ht: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.13 s.
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.Ht: Trace Attempt  4	[0.06 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.B: Proofgrid shell started at 6065@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_2
0.0.Ht: A trace with 4 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.15 s.
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.19 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.19 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: A trace with 4 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.17 s.
0.0.N: Trace Attempt  1	[0.00 s]
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  5	[0.08 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  6	[0.08 s]
0.0.Ht: A trace with 6 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.19 s.
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.04 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: A trace with 6 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.21 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.21 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.04 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.23 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.10 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.10 s]
0.0.Ht: A trace with 8 cycles was found. [0.11 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.24 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.11 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.25 s.
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.Ht: Trace Attempt  9	[0.17 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.06 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.06 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.05 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.N: Trace Attempt  4	[0.12 s]
0.0.B: Trace Attempt  5	[0.12 s]
0.0.N: Trace Attempt  5	[0.14 s]
0.0.Ht: Trace Attempt 10	[0.20 s]
0.0.Ht: A trace with 10 cycles was found. [0.37 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" in 0.37 s.
0.0.Ht: A trace with 10 cycles was found. [0.37 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 10 cycles in 0.39 s.
0.0.Ht: Trace Attempt 11	[0.46 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.78 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.75 s.
0.0.Hp: A proof was found: No trace exists. [0.78 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.75 s.
0.0.Hp: A proof was found: No trace exists. [0.78 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.75 s.
0.0.Hp: A proof was found: No trace exists. [0.78 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.75 s.
0.0.Hp: A proof was found: No trace exists. [0.78 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.75 s.
0: ProofGrid usable level: 3
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.14]
0.0.Hp: A proof was found: No trace exists. [1.14 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.10 s.
0.0.Hp: A proof was found: No trace exists. [1.14 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.10 s.
0.0.Hp: A proof was found: No trace exists. [1.14 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.10 s.
0.0.Ht: Interrupted (multi)
0.0.Hp: All properties determined. [1.06 s]
0.0.Ht: Trace Attempt 20	[1.01 s]
0.0.Ht: Interrupted. [0.72 s]
0.0.Hp: Exited with Success (@ 1.14 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 1.15 s)
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.81 s].
0.0.N: Trace Attempt 18	[0.82 s]
0.0.N: All properties either determined or skipped. [0.98 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.86 s].
0.0.N: Exited with Success (@ 1.19 s)
0.0.B: Trace Attempt 14	[0.85 s]
0.0.B: All properties either determined or skipped. [0.73 s]
0.0.B: Exited with Success (@ 1.19 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.20        1.14        0.00       84.90 %
     Hp        0.10        1.14        0.00       91.77 %
     Ht        0.06        1.08        0.00       94.70 %
      B        0.13        1.01        0.00       88.96 %
    all        0.12        1.09        0.00       89.90 %

    Data read    : 284.65 kiB
    Data written : 4.85 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 12 (92.3077%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.69231%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-2322)] checkers/forwarding_checker.sv(53): with clause is not specified for iterator argument in array manipulation method find
[ERROR (VERI-2393)] checkers/forwarding_checker.sv(53): array locator method 'find' requires a 'with' clause
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(76): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-2322)] checkers/forwarding_checker.sv(53): with clause is not specified for iterator argument in array manipulation method find
	[ERROR (VERI-2393)] checkers/forwarding_checker.sv(53): array locator method 'find' requires a 'with' clause
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(76): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(33): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1302)] checkers/forwarding_checker.sv(53): method 'find' not supported for synthesis
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
[WARN (VDB-1002)] checkers/forwarding_checker.sv(29): net 'res[0][6]' does not have a driver
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 0 of 0 design latches, 166 of 166 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 6374@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_3
0.0.N: Proofgrid shell started at 6373@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_3
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.B: Proofgrid shell started at 6388@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_3
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.Ht: Proofgrid shell started at 6387@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_3
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Trace Attempt  4	[0.06 s]
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.12 s.
0.0.Ht: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  4	[0.03 s]
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.14 s.
0.0.B: Trace Attempt  5	[0.08 s]
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.15 s.
0.0.Ht: Trace Attempt  5	[0.04 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  5	[0.14 s]
0.0.Ht: Trace Attempt  6	[0.04 s]
0.0.Ht: A trace with 6 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.16 s.
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.23 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.23 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.16 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.16 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.23 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.18 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.06 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.07 s]
0.0.Ht: A trace with 8 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.20 s.
0.0.Ht: A trace with 8 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.22 s.
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.07 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.07 s].
0.0.Ht: Trace Attempt  9	[0.15 s]
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.06 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  5	[0.08 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.Ht: Trace Attempt 10	[0.17 s]
0.0.Ht: A trace with 10 cycles was found. [0.28 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" in 0.29 s.
0.0.Ht: A trace with 10 cycles was found. [0.29 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 10 cycles in 0.29 s.
0.0.B: Trace Attempt  5	[0.07 s]
0.0.Ht: Trace Attempt 11	[0.35 s]
0: ProofGrid usable level: 8
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.93 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.89 s.
0.0.Hp: A proof was found: No trace exists. [0.93 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.89 s.
0.0.Hp: A proof was found: No trace exists. [0.93 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.89 s.
0.0.Hp: A proof was found: No trace exists. [0.93 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.89 s.
0.0.Hp: A proof was found: No trace exists. [0.93 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.89 s.
0.0.N: Trace Attempt  1	[0.93 s]
0.0.N: Trace Attempt  2	[0.93 s]
0.0.N: Trace Attempt  3	[0.96 s]
0.0.N: Trace Attempt  4	[0.97 s]
0.0.N: Trace Attempt  6	[0.98 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.95 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.97 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall"	[0.00 s].
0.0.N: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.34]
0.0.Hp: A proof was found: No trace exists. [1.34 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.31 s.
0.0.Hp: A proof was found: No trace exists. [1.34 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.31 s.
0.0.Hp: A proof was found: No trace exists. [1.34 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.31 s.
0.0.Hp: All properties determined. [1.08 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 20	[0.98 s]
0.0.Ht: Interrupted. [1.02 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.Hp: Exited with Success (@ 1.35 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 1.35 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall"	[0.04 s].
0.0.B: All properties either determined or skipped. [1.08 s]
0.0.B: Exited with Success (@ 1.36 s)
0.0.N: Trace Attempt  5	[0.07 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall"	[0.08 s].
0.0.N: All properties either determined or skipped. [1.14 s]
0.0.N: Exited with Success (@ 1.36 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.19        1.34        0.00       87.72 %
     Hp        0.10        1.34        0.00       93.08 %
     Ht        0.10        1.24        0.00       92.39 %
      B        0.05        1.29        0.00       96.54 %
    all        0.11        1.30        0.00       92.29 %

    Data read    : 285.30 kiB
    Data written : 4.96 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 12 (92.3077%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.69231%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(33): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1302)] checkers/forwarding_checker.sv(53): method 'find' not supported for synthesis
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
[WARN (VDB-1002)] checkers/forwarding_checker.sv(29): net 'res[0][6]' does not have a driver
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 0 of 0 design latches, 166 of 166 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.032s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 6919@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_4
0.0.Hp: Proofgrid shell started at 6920@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_4
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Proofgrid shell started at 6935@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_4
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.Ht: Proofgrid shell started at 6933@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_4
0.0.N: Trace Attempt  1	[0.13 s]
0.0.N: Trace Attempt  2	[0.13 s]
0.0.N: Trace Attempt  3	[0.13 s]
0.0.N: Trace Attempt  5	[0.13 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.09 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.09 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.07 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.14 s.
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.Ht: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.17 s.
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.18 s.
0.0.N: Trace Attempt  2	[0.03 s]
0.0.Ht: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.Ht: Trace Attempt  6	[0.05 s]
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.20 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.22 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.22 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.22 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.23 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.24 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt  7	[0.06 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.07 s]
0.0.Ht: A trace with 8 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.26 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.26 s.
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.05 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.05 s].
0.0.Ht: Trace Attempt  9	[0.17 s]
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.05 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.11 s]
0.0.Ht: Trace Attempt 10	[0.20 s]
0.0.Ht: A trace with 10 cycles was found. [0.36 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" in 0.36 s.
0.0.B: Trace Attempt  5	[0.15 s]
0.0.Ht: A trace with 10 cycles was found. [0.39 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 10 cycles in 0.39 s.
0.0.Ht: Trace Attempt 11	[0.46 s]
0: ProofGrid usable level: 8
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.96 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.91 s.
0.0.Hp: A proof was found: No trace exists. [0.96 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.91 s.
0.0.Hp: A proof was found: No trace exists. [0.96 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.91 s.
0.0.Hp: A proof was found: No trace exists. [0.96 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.91 s.
0.0.Hp: A proof was found: No trace exists. [0.96 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.91 s.
0.0.N: Trace Attempt  1	[0.83 s]
0.0.N: Trace Attempt  2	[0.83 s]
0.0.N: Trace Attempt  3	[0.86 s]
0.0.N: Trace Attempt  4	[0.87 s]
0.0.N: Trace Attempt  6	[0.89 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.92 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.96 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.41]
0.0.Hp: A proof was found: No trace exists. [1.40 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.36 s.
0.0.Hp: A proof was found: No trace exists. [1.40 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.36 s.
0.0.Hp: A proof was found: No trace exists. [1.40 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.36 s.
0.0.Hp: All properties determined. [1.12 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.Hp: Exited with Success (@ 1.42 s)
0: ProofGrid usable level: 0
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall"	[0.07 s].
0.0.N: All properties either determined or skipped. [1.28 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 20	[1.11 s]
0.0.Ht: Interrupted. [0.83 s]
0.0.N: Exited with Success (@ 1.43 s)
0.0.Ht: Exited with Success (@ 1.43 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall"	[0.04 s].
0.0.B: All properties either determined or skipped. [1.08 s]
0.0.B: Exited with Success (@ 1.43 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4
     jobs where 1 minute load exceeded core count  :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.19        1.41        0.00       88.15 %
     Hp        0.11        1.40        0.00       93.04 %
     Ht        0.14        1.27        0.00       90.22 %
      B        0.07        1.34        0.00       95.15 %
    all        0.13        1.36        0.00       91.54 %

    Data read    : 286.17 kiB
    Data written : 5.05 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 12 (92.3077%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.69231%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1349)] checkers/forwarding_checker.sv(53): cannot assign an unpacked type to a packed type
[ERROR (VERI-1349)] checkers/forwarding_checker.sv(53): cannot assign an unpacked type to a packed type
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(76): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1349)] checkers/forwarding_checker.sv(53): cannot assign an unpacked type to a packed type
	[ERROR (VERI-1349)] checkers/forwarding_checker.sv(53): cannot assign an unpacked type to a packed type
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(76): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(33): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1302)] checkers/forwarding_checker.sv(53): method 'find' not supported for synthesis
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
[WARN (VDB-1002)] checkers/forwarding_checker.sv(29): net 'res[0][6]' does not have a driver
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 0 of 0 design latches, 166 of 166 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.032s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 7059@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_5
0.0.N: Proofgrid shell started at 7058@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_5
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.B: Proofgrid shell started at 7073@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_5
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.06 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.06 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.04 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: Proofgrid shell started at 7072@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_5
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  1	[0.03 s]
0.0.Ht: Trace Attempt  2	[0.03 s]
0.0.Ht: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.12 s.
0.0.B: Trace Attempt  4	[0.04 s]
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.13 s.
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.16 s.
0.0.Ht: Trace Attempt  5	[0.05 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.Ht: Trace Attempt  6	[0.05 s]
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.16 s.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.18 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.18 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.19 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.20 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.21 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt  7	[0.07 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.08 s]
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.20 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.21 s.
0.0.Ht: Trace Attempt  9	[0.16 s]
0.0.N: Trace Attempt  1	[0.19 s]
0.0.N: Trace Attempt  2	[0.19 s]
0.0.N: Trace Attempt  3	[0.20 s]
0.0.N: Trace Attempt  5	[0.20 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.20 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.07 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.07 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.10 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt 10	[0.18 s]
0.0.Ht: A trace with 10 cycles was found. [0.35 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" in 0.35 s.
0.0.Ht: A trace with 10 cycles was found. [0.35 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 10 cycles in 0.36 s.
0.0.N: Trace Attempt  5	[0.10 s]
0.0.Ht: Trace Attempt 11	[0.43 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.82 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.82 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.82 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.82 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.82 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.78 s.
0: ProofGrid usable level: 3
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.17]
0.0.Hp: A proof was found: No trace exists. [1.17 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.12 s.
0.0.Hp: A proof was found: No trace exists. [1.17 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.12 s.
0.0.Hp: A proof was found: No trace exists. [1.17 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.12 s.
0.0.Hp: All properties determined. [1.12 s]
0.0.Hp: Exited with Success (@ 1.17 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 20	[1.02 s]
0.0.Ht: Interrupted. [0.72 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.79 s].
0.0.Ht: Exited with Success (@ 1.18 s)
0.0.N: Trace Attempt 18	[0.74 s]
0.0.N: All properties either determined or skipped. [1.00 s]
0.0.N: Exited with Success (@ 1.19 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.77 s].
0.0.B: Trace Attempt 14	[0.67 s]
0.0.B: All properties either determined or skipped. [0.87 s]
0.0.B: Exited with Success (@ 1.19 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.20        1.17        0.00       85.57 %
     Hp        0.10        1.17        0.00       91.79 %
     Ht        0.12        1.04        0.00       89.36 %
      B        0.06        1.10        0.00       94.50 %
    all        0.12        1.12        0.00       90.15 %

    Data read    : 285.44 kiB
    Data written : 4.99 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 12 (92.3077%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.69231%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-2322)] checkers/forwarding_checker.sv(53): with clause is not specified for iterator argument in array manipulation method find
[ERROR (VERI-2393)] checkers/forwarding_checker.sv(53): array locator method 'find' requires a 'with' clause
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(76): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-2322)] checkers/forwarding_checker.sv(53): with clause is not specified for iterator argument in array manipulation method find
	[ERROR (VERI-2393)] checkers/forwarding_checker.sv(53): array locator method 'find' requires a 'with' clause
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(76): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1128)] checkers/forwarding_checker.sv(54): 'instuction_opcodes' is not declared
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(78): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] checkers/forwarding_checker.sv(54): 'instuction_opcodes' is not declared
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(78): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(33): using initial value of 'instruction_opcodes' since it is never assigned
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 0 of 0 design latches, 166 of 166 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.032s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 7610@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_6
0.0.Hp: Proofgrid shell started at 7611@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_6
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Proofgrid shell started at 7625@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_6
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.Ht: Proofgrid shell started at 7624@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_6
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.13 s.
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.14 s.
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.15 s.
0.0.B: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.Ht: Trace Attempt  5	[0.05 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.20 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.20 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  6	[0.05 s]
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.16 s.
0.0.N: Trace Attempt  1	[0.00 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.18 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.17 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.17 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.03 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.19 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.07 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.07 s]
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.20 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.21 s.
0.0.Ht: Trace Attempt  9	[0.15 s]
0.0.N: Trace Attempt  1	[0.16 s]
0.0.N: Trace Attempt  2	[0.16 s]
0.0.N: Trace Attempt  3	[0.16 s]
0.0.N: Trace Attempt  5	[0.16 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.16 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.03 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.03 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.08 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt 10	[0.17 s]
0.0.Ht: A trace with 10 cycles was found. [0.26 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" in 0.26 s.
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.Ht: A trace with 10 cycles was found. [0.27 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 10 cycles in 0.27 s.
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  2	[0.08 s]
0.0.Ht: Trace Attempt 11	[0.32 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  4	[0.10 s]
0.0.N: Trace Attempt  4	[0.15 s]
0.0.N: Trace Attempt  5	[0.16 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.80 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.77 s.
0.0.Hp: A proof was found: No trace exists. [0.80 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.77 s.
0.0.Hp: A proof was found: No trace exists. [0.80 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.77 s.
0.0.Hp: A proof was found: No trace exists. [0.80 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.77 s.
0.0.Hp: A proof was found: No trace exists. [0.80 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.77 s.
0: ProofGrid usable level: 3
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.27]
0.0.Hp: A proof was found: No trace exists. [1.27 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.24 s.
0.0.Hp: A proof was found: No trace exists. [1.27 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.24 s.
0.0.Hp: A proof was found: No trace exists. [1.27 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.24 s.
0.0.Hp: All properties determined. [0.99 s]
0.0.Hp: Exited with Success (@ 1.27 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 20	[1.01 s]
0.0.Ht: Interrupted. [0.99 s]
0.0.Ht: Exited with Success (@ 1.28 s)
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.99 s].
0.0.N: Trace Attempt 18	[0.93 s]
0.0.N: All properties either determined or skipped. [0.99 s]
0.0.N: Exited with Success (@ 1.29 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.98 s].
0.0.B: Trace Attempt 17	[0.89 s]
0.0.B: All properties either determined or skipped. [1.15 s]
0.0.B: Exited with Success (@ 1.30 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.18        1.27        0.00       87.57 %
     Hp        0.09        1.27        0.00       93.22 %
     Ht        0.07        1.20        0.00       94.40 %
      B        0.06        1.21        0.00       95.30 %
    all        0.10        1.24        0.00       92.46 %

    Data read    : 284.53 kiB
    Data written : 4.92 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 12 (92.3077%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.69231%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1128)] checkers/forwarding_checker.sv(58): 'unknown_istr_check' is not declared
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(80): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] checkers/forwarding_checker.sv(58): 'unknown_istr_check' is not declared
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(80): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(33): using initial value of 'instruction_opcodes' since it is never assigned
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 0 of 0 design latches, 166 of 166 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.032s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 7886@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_7
0.0.Hp: Proofgrid shell started at 7887@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_7
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Proofgrid shell started at 7901@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_7
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.Ht: Proofgrid shell started at 7900@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_7
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Trace Attempt  3	[0.04 s]
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.12 s.
0.0.N: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.19 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.19 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.Ht: Trace Attempt  4	[0.03 s]
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.14 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.14 s.
0.0.Ht: Trace Attempt  5	[0.04 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.20 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Ht: Trace Attempt  6	[0.04 s]
0.0.Ht: A trace with 6 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.16 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: A trace with 6 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.17 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.17 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.01 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.19 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.08 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.05 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.06 s]
0.0.Ht: A trace with 8 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.21 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.22 s.
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.Ht: Trace Attempt  9	[0.15 s]
0.0.N: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.04 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.04 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.06 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  4	[0.12 s]
0.0.N: Trace Attempt  5	[0.15 s]
0.0.Ht: Trace Attempt 10	[0.17 s]
0.0.Ht: A trace with 10 cycles was found. [0.33 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" in 0.34 s.
0.0.Ht: A trace with 10 cycles was found. [0.35 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 10 cycles in 0.35 s.
0.0.Ht: Trace Attempt 11	[0.43 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.89 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.86 s.
0.0.Hp: A proof was found: No trace exists. [0.89 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.86 s.
0.0.Hp: A proof was found: No trace exists. [0.89 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.86 s.
0.0.Hp: A proof was found: No trace exists. [0.89 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.86 s.
0.0.Hp: A proof was found: No trace exists. [0.89 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.86 s.
0: ProofGrid usable level: 3
0.0.N: Trace Attempt  1	[0.85 s]
0.0.N: Trace Attempt  2	[0.85 s]
0.0.N: Trace Attempt  3	[0.88 s]
0.0.N: Trace Attempt  4	[0.89 s]
0.0.N: Trace Attempt  6	[0.91 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.93 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.28]
0.0.Hp: A proof was found: No trace exists. [1.28 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.24 s.
0.0.Hp: A proof was found: No trace exists. [1.28 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.24 s.
0.0.Hp: A proof was found: No trace exists. [1.28 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.24 s.
0.0.Hp: All properties determined. [1.08 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall"	[0.01 s].
0.0.N: All properties either determined or skipped. [1.14 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 20	[1.05 s]
0.0.Ht: Interrupted. [0.81 s]
0.0.N: Exited with Success (@ 1.28 s)
0: ProofGrid usable level: 0
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.95 s].
0.0.Hp: Exited with Success (@ 1.30 s)
0.0.Ht: Exited with Success (@ 1.30 s)
0.0.B: Trace Attempt 17	[0.93 s]
0.0.B: All properties either determined or skipped. [1.11 s]
0.0.B: Exited with Success (@ 1.30 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.18        1.28        0.00       87.73 %
     Hp        0.10        1.28        0.00       92.97 %
     Ht        0.10        1.18        0.00       92.01 %
      B        0.07        1.21        0.00       94.65 %
    all        0.11        1.24        0.00       91.73 %

    Data read    : 285.46 kiB
    Data written : 5.01 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 12 (92.3077%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.69231%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(33): using initial value of 'instruction_opcodes' since it is never assigned
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 166 of 166 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.032s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 7991@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_8
0.0.N: Proofgrid shell started at 7990@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_8
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.02 s.
0.0.Hp: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Proofgrid shell started at 8005@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_8
0.0.Ht: Proofgrid shell started at 8004@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_8
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.07 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.07 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.03 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  2	[0.03 s]
0.0.Ht: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.12 s.
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.Ht: A trace with 4 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.14 s.
0.0.Ht: A trace with 4 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.15 s.
0.0.Ht: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt  6	[0.06 s]
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.15 s.
0.0.B: Trace Attempt  4	[0.03 s]
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.16 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.16 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.17 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.15 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.16 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.08 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.08 s]
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.18 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.19 s.
0.0.Ht: Trace Attempt  9	[0.15 s]
0.0.N: Trace Attempt  1	[0.20 s]
0.0.N: Trace Attempt  2	[0.20 s]
0.0.N: Trace Attempt  3	[0.20 s]
0.0.N: Trace Attempt  5	[0.20 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.20 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.09 s.
0.0.Ht: Trace Attempt 10	[0.17 s]
0.0.Ht: A trace with 10 cycles was found. [0.28 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" in 0.27 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.10 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.Ht: A trace with 10 cycles was found. [0.29 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 10 cycles in 0.28 s.
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.15 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.Ht: Trace Attempt 11	[0.34 s]
0.0.N: Trace Attempt  3	[0.07 s]
0.0.N: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.75 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.71 s.
0.0.Hp: A proof was found: No trace exists. [0.75 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.71 s.
0.0.Hp: A proof was found: No trace exists. [0.75 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.71 s.
0.0.Hp: A proof was found: No trace exists. [0.75 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.71 s.
0.0.Hp: A proof was found: No trace exists. [0.75 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.71 s.
0: ProofGrid usable level: 3
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.15]
0.0.Hp: A proof was found: No trace exists. [1.15 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.11 s.
0.0.Hp: A proof was found: No trace exists. [1.15 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.11 s.
0.0.Hp: A proof was found: No trace exists. [1.15 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.11 s.
0.0.Hp: All properties determined. [1.01 s]
0.0.Hp: Exited with Success (@ 1.15 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 20	[0.94 s]
0.0.Ht: Interrupted. [0.80 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.76 s].
0.0.N: Trace Attempt 18	[0.75 s]
0.0.N: All properties either determined or skipped. [0.94 s]
0.0.N: Exited with Success (@ 1.17 s)
0.0.Ht: Exited with Success (@ 1.17 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.72 s].
0.0.B: Trace Attempt 14	[0.63 s]
0.0.B: All properties either determined or skipped. [0.85 s]
0.0.B: Exited with Success (@ 1.17 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.17        1.15        0.00       87.00 %
     Hp        0.09        1.15        0.00       92.95 %
     Ht        0.10        1.04        0.00       90.96 %
      B        0.09        1.05        0.00       91.91 %
    all        0.11        1.10        0.00       90.62 %

    Data read    : 284.85 kiB
    Data written : 4.99 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 12 (92.3077%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.69231%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(33): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(54): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 166 of 166 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.032s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 8101@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_9
0.0.N: Proofgrid shell started at 8100@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_9
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Proofgrid shell started at 8114@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_9
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.12 s.
0.0.Ht: Trace Attempt  3	[0.02 s]
0.0.Ht: Trace Attempt  4	[0.03 s]
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.14 s.
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.15 s.
0.0.Ht: Trace Attempt  5	[0.04 s]
0.0.Ht: Trace Attempt  6	[0.04 s]
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.17 s.
0.0.B: Proofgrid shell started at 8115@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_9
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.19 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.19 s.
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.19 s.
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.22 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.22 s].
0.0.Ht: Trace Attempt  7	[0.07 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.07 s]
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.20 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.20 s.
0.0.B: Trace Attempt  5	[0.07 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.01 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Ht: Trace Attempt  9	[0.16 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.05 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.05 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt 10	[0.19 s]
0.0.Ht: A trace with 10 cycles was found. [0.27 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" in 0.28 s.
0.0.B: Trace Attempt  4	[0.11 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 10 cycles was found. [0.28 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 10 cycles in 0.29 s.
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.11 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.Ht: Trace Attempt 11	[0.37 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.74 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.71 s.
0.0.Hp: A proof was found: No trace exists. [0.74 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.71 s.
0.0.Hp: A proof was found: No trace exists. [0.74 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.71 s.
0.0.Hp: A proof was found: No trace exists. [0.74 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.71 s.
0.0.Hp: A proof was found: No trace exists. [0.74 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.71 s.
0: ProofGrid usable level: 3
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.21]
0.0.Hp: A proof was found: No trace exists. [1.21 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.18 s.
0.0.Hp: A proof was found: No trace exists. [1.21 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.18 s.
0.0.Hp: A proof was found: No trace exists. [1.21 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.18 s.
0.0.Hp: All properties determined. [1.01 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 18	[1.09 s]
0.0.Ht: Interrupted. [0.73 s]
0.0.Hp: Exited with Success (@ 1.21 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 1.21 s)
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.90 s].
0.0.N: Trace Attempt 16	[0.87 s]
0.0.N: All properties either determined or skipped. [0.94 s]
0.0.N: Exited with Success (@ 1.23 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.88 s].
0.0.B: Trace Attempt 15	[0.81 s]
0.0.B: All properties either determined or skipped. [0.81 s]
0.0.B: Exited with Success (@ 1.26 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.18        1.21        0.00       86.76 %
     Hp        0.10        1.21        0.00       92.65 %
     Ht        0.06        1.15        0.00       95.26 %
      B        0.11        1.10        0.00       90.77 %
    all        0.11        1.17        0.00       91.22 %

    Data read    : 284.06 kiB
    Data written : 4.77 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 12 (92.3077%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.69231%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(33): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(54): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 166 of 166 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.032s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 8264@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_10
0.0.N: Proofgrid shell started at 8263@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_10
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.Ht: Proofgrid shell started at 8277@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_10
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Proofgrid shell started at 8278@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_10
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  4	[0.07 s]
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.12 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.14 s.
0.0.N: Trace Attempt  5	[0.09 s]
0.0.Ht: A trace with 4 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.16 s.
0.0.B: Trace Attempt  2	[0.03 s]
0.0.Ht: Trace Attempt  5	[0.05 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.Ht: Trace Attempt  6	[0.06 s]
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.18 s.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.20 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.20 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.22 s.
0.0.B: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.N: Trace Attempt  1	[0.15 s]
0.0.N: Trace Attempt  2	[0.15 s]
0.0.N: Trace Attempt  3	[0.15 s]
0.0.N: Trace Attempt  5	[0.15 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.15 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.24 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.24 s].
0.0.Ht: Trace Attempt  7	[0.08 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.09 s]
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.22 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.23 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.22 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.Ht: Trace Attempt  9	[0.16 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  4	[0.11 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.Ht: Trace Attempt 10	[0.20 s]
0.0.Ht: A trace with 10 cycles was found. [0.30 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" in 0.31 s.
0.0.Ht: A trace with 10 cycles was found. [0.31 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 10 cycles in 0.31 s.
0.0.N: Trace Attempt  1	[0.18 s]
0.0.N: Trace Attempt  2	[0.18 s]
0.0.N: Trace Attempt  3	[0.18 s]
0.0.N: Trace Attempt  5	[0.18 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.19 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.10 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.10 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.13 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt 11	[0.40 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.86 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.83 s.
0.0.Hp: A proof was found: No trace exists. [0.86 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.83 s.
0.0.Hp: A proof was found: No trace exists. [0.86 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.83 s.
0.0.Hp: A proof was found: No trace exists. [0.86 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.83 s.
0.0.Hp: A proof was found: No trace exists. [0.86 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.83 s.
0: ProofGrid usable level: 3
0.0.N: Trace Attempt  1	[0.80 s]
0.0.N: Trace Attempt  2	[0.80 s]
0.0.N: Trace Attempt  3	[0.83 s]
0.0.N: Trace Attempt  4	[0.84 s]
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.28]
0.0.Hp: A proof was found: No trace exists. [1.28 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.25 s.
0.0.Hp: A proof was found: No trace exists. [1.28 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.25 s.
0.0.Hp: A proof was found: No trace exists. [1.28 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.25 s.
0.0.Hp: All properties determined. [1.05 s]
0.0.Hp: Exited with Success (@ 1.29 s)
0: ProofGrid usable level: 0
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.90 s].
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 20	[1.17 s]
0.0.Ht: Interrupted. [0.88 s]
0.0.N: Trace Attempt  6	[0.86 s]
0.0.N: All properties either determined or skipped. [1.08 s]
0.0.Ht: Exited with Success (@ 1.29 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.88 s].
0.0.N: Exited with Success (@ 1.30 s)
0.0.B: Trace Attempt 16	[0.75 s]
0.0.B: All properties either determined or skipped. [1.11 s]
0.0.B: Exited with Success (@ 1.30 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.17        1.28        0.00       88.03 %
     Hp        0.09        1.28        0.00       93.49 %
     Ht        0.05        1.23        0.00       95.78 %
      B        0.06        1.23        0.00       95.63 %
    all        0.09        1.25        0.00       93.07 %

    Data read    : 284.57 kiB
    Data written : 4.92 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 12 (92.3077%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.69231%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1128)] checkers/forwarding_checker.sv(54): 'opcode_mem_i' is not declared
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(80): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] checkers/forwarding_checker.sv(54): 'opcode_mem_i' is not declared
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(80): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(33): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(54): 'opcode_mem_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(54): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 166 of 166 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 3, disabling: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 8612@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_11
0.0.N: Proofgrid shell started at 8611@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_11
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.02 s.
0.0.Hp: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.Ht: Proofgrid shell started at 8625@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_11
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.03 s]
0.0.Ht: Trace Attempt  2	[0.04 s]
0.0.Ht: A trace with 2 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.14 s.
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.Ht: Trace Attempt  4	[0.05 s]
0.0.N: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.19 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.19 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: A trace with 4 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.16 s.
0.0.Ht: A trace with 4 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.17 s.
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Proofgrid shell started at 8626@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_11
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Ht: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  6	[0.07 s]
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.19 s.
0.0.B: Trace Attempt  2	[0.01 s]
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.20 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.20 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.05 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.04 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.22 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.08 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.09 s]
0.0.Ht: A trace with 8 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.24 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.25 s.
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.04 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.04 s].
0.0.Ht: Trace Attempt  9	[0.17 s]
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.04 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.Ht: Trace Attempt 10	[0.20 s]
0.0.Ht: A trace with 10 cycles was found. [0.33 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" in 0.33 s.
0.0.Ht: A trace with 10 cycles was found. [0.34 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 10 cycles in 0.35 s.
0.0.B: Trace Attempt  5	[0.13 s]
0.0.Ht: Trace Attempt 11	[0.37 s]
0.0.Hp: Lemmas used(3): ?2
0: ProofGrid usable level: 8
0.0.Hp: A proof was found: No trace exists. [0.90 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.86 s.
0.0.Hp: A proof was found: No trace exists. [0.90 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.87 s.
0.0.Hp: A proof was found: No trace exists. [0.90 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.87 s.
0.0.Hp: A proof was found: No trace exists. [0.90 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.87 s.
0.0.Hp: A proof was found: No trace exists. [0.90 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.87 s.
0.0.N: Trace Attempt  1	[0.82 s]
0.0.N: Trace Attempt  2	[0.82 s]
0.0.N: Trace Attempt  3	[0.85 s]
0.0.N: Trace Attempt  4	[0.86 s]
0.0.N: Trace Attempt  6	[0.88 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.94 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.29]
0.0.Hp: A proof was found: No trace exists. [1.29 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.26 s.
0.0.Hp: A proof was found: No trace exists. [1.29 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.26 s.
0.0.Hp: A proof was found: No trace exists. [1.29 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.26 s.
0.0.Ht: Interrupted (multi)
0.0.Hp: All properties determined. [1.05 s]
0.0.Ht: Trace Attempt 20	[1.11 s]
0.0.Ht: Interrupted. [1.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.Ht: Exited with Success (@ 1.30 s)
0: ProofGrid usable level: 0
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall"	[0.03 s].
0.0.N: All properties either determined or skipped. [1.20 s]
0.0.Hp: Exited with Success (@ 1.31 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.97 s].
0.0.B: Trace Attempt 16	[0.90 s]
0.0.B: All properties either determined or skipped. [0.89 s]
0.0.B: Exited with Success (@ 1.31 s)
0.0.N: Exited with Success (@ 1.31 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.33        1.29        0.00       79.64 %
     Hp        0.12        1.29        0.00       91.49 %
     Ht        0.08        1.21        0.00       93.49 %
      B        0.14        1.15        0.00       89.29 %
    all        0.17        1.24        0.00       88.02 %

    Data read    : 285.87 kiB
    Data written : 5.02 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 12 (92.3077%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.69231%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(33): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(60): 'opcode_mem_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(60): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 166 of 166 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.032s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 3, disabling: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 9389@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_12
0.0.Hp: Proofgrid shell started at 9390@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_12
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.03 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.B: Proofgrid shell started at 9404@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_12
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.Ht: Proofgrid shell started at 9403@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_12
0.0.B: Trace Attempt  4	[0.04 s]
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.08 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.07 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.09 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  1	[0.03 s]
0.0.Ht: Trace Attempt  2	[0.04 s]
0.0.Ht: A trace with 2 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.14 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.15 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.16 s.
0.0.Ht: Trace Attempt  5	[0.05 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.Ht: Trace Attempt  6	[0.05 s]
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.17 s.
0.0.B: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.15 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.18 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.18 s.
0.0.N: Trace Attempt  1	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.19 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.17 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.07 s]
0.0.Ht: Trace Attempt  8	[0.08 s]
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.20 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.21 s.
0.0.Ht: Trace Attempt  9	[0.17 s]
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.04 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.04 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.03 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.Ht: Trace Attempt 10	[0.20 s]
0.0.Ht: A trace with 10 cycles was found. [0.29 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" in 0.30 s.
0.0.Ht: A trace with 10 cycles was found. [0.31 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 10 cycles in 0.31 s.
0.0.Ht: Trace Attempt 11	[0.35 s]
0.0.B: Trace Attempt  4	[0.12 s]
0.0.B: Trace Attempt  5	[0.14 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.73 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.72 s.
0.0.Hp: A proof was found: No trace exists. [0.73 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.72 s.
0.0.Hp: A proof was found: No trace exists. [0.73 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.72 s.
0.0.Hp: A proof was found: No trace exists. [0.73 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.72 s.
0.0.Hp: A proof was found: No trace exists. [0.73 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.72 s.
0: ProofGrid usable level: 3
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.13]
0.0.Hp: A proof was found: No trace exists. [1.13 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.13 s.
0.0.Hp: A proof was found: No trace exists. [1.13 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.13 s.
0.0.Hp: A proof was found: No trace exists. [1.13 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.13 s.
0.0.Hp: All properties determined. [0.96 s]
0.0.Ht: Interrupted (multi)
0.0.Hp: Exited with Success (@ 1.14 s)
0: ProofGrid usable level: 0
0.0.Ht: Trace Attempt 20	[1.04 s]
0.0.Ht: Interrupted. [0.83 s]
0.0.Ht: Exited with Success (@ 1.14 s)
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.82 s].
0.0.N: Trace Attempt 16	[0.86 s]
0.0.N: All properties either determined or skipped. [0.89 s]
0.0.N: Exited with Success (@ 1.14 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.82 s].
0.0.B: Trace Attempt 14	[0.72 s]
0.0.B: All properties either determined or skipped. [0.88 s]
0.0.B: Exited with Success (@ 1.15 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.18        1.13        0.00       86.48 %
     Hp        0.09        1.13        0.00       92.59 %
     Ht        0.08        1.05        0.00       92.59 %
      B        0.05        1.08        0.00       95.73 %
    all        0.10        1.10        0.00       91.66 %

    Data read    : 284.68 kiB
    Data written : 4.91 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 12 (92.3077%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.69231%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1".
covered
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert".
cex
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(33): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(60): 'opcode_mem_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(60): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 166 of 166 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.032s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 3, disabling: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 9538@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_13
0.0.N: Proofgrid shell started at 9537@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_13
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.04 s]
0.0.B: Proofgrid shell started at 9552@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_13
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  5	[0.08 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.Ht: Proofgrid shell started at 9551@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_13
0.0.B: Trace Attempt  5	[0.06 s]
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.04 s]
0.0.Ht: Trace Attempt  2	[0.04 s]
0.0.Ht: A trace with 2 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.14 s.
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  1	[0.15 s]
0.0.N: Trace Attempt  2	[0.15 s]
0.0.N: Trace Attempt  3	[0.15 s]
0.0.N: Trace Attempt  5	[0.16 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.16 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.24 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.24 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.15 s.
0.0.Ht: A trace with 4 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.16 s.
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  5	[0.05 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.23 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  6	[0.06 s]
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.17 s.
0.0.N: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.17 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.17 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.02 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.04 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.19 s.
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.09 s]
0.0.Ht: Trace Attempt  8	[0.10 s]
0.0.Ht: A trace with 8 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.20 s.
0.0.Ht: A trace with 8 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.21 s.
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.03 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.03 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  9	[0.20 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.03 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  5	[0.08 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt 10	[0.22 s]
0.0.Ht: A trace with 10 cycles was found. [0.36 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" in 0.36 s.
0.0.Ht: A trace with 10 cycles was found. [0.37 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 10 cycles in 0.38 s.
0.0.Ht: Trace Attempt 11	[0.39 s]
0: ProofGrid usable level: 8
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.91 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.87 s.
0.0.Hp: A proof was found: No trace exists. [0.91 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.87 s.
0.0.Hp: A proof was found: No trace exists. [0.91 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.87 s.
0.0.Hp: A proof was found: No trace exists. [0.91 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.87 s.
0.0.Hp: A proof was found: No trace exists. [0.91 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.87 s.
0.0.N: Trace Attempt  1	[0.82 s]
0.0.N: Trace Attempt  2	[0.82 s]
0.0.N: Trace Attempt  3	[0.85 s]
0.0.N: Trace Attempt  4	[0.86 s]
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.26]
0.0.Hp: A proof was found: No trace exists. [1.26 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.23 s.
0.0.Hp: A proof was found: No trace exists. [1.26 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.23 s.
0.0.Hp: A proof was found: No trace exists. [1.26 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.23 s.
0.0.Hp: All properties determined. [1.15 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.92 s].
0.0.N: Trace Attempt  6	[0.87 s]
0.0.N: All properties either determined or skipped. [1.15 s]
0.0.Hp: Exited with Success (@ 1.27 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.N: Exited with Success (@ 1.27 s)
0.0.Ht: Trace Attempt 20	[1.05 s]
0.0.Ht: Interrupted. [0.77 s]
0.0.Ht: Exited with Success (@ 1.27 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.94 s].
0.0.B: Trace Attempt 16	[0.80 s]
0.0.B: All properties either determined or skipped. [1.05 s]
0.0.B: Exited with Success (@ 1.29 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.19        1.26        0.00       87.05 %
     Hp        0.09        1.26        0.00       93.03 %
     Ht        0.12        1.15        0.00       90.62 %
      B        0.06        1.21        0.00       95.53 %
    all        0.11        1.22        0.00       91.43 %

    Data read    : 282.67 kiB
    Data written : 4.94 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 12 (92.3077%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.69231%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(33): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(60): 'opcode_mem_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(60): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 166 of 166 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 3, disabling: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 9760@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_14
0.0.Hp: Proofgrid shell started at 9761@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_14
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.04 s]
0.0.B: Proofgrid shell started at 9775@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_14
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.09 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.09 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.B: Trace Attempt  5	[0.07 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: Proofgrid shell started at 9774@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_14
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.10 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.Ht: Trace Attempt  1	[0.05 s]
0.0.Ht: Trace Attempt  2	[0.06 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.Ht: A trace with 2 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.16 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.16 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.16 s.
0.0.Ht: Trace Attempt  3	[0.07 s]
0.0.Ht: Trace Attempt  4	[0.07 s]
0.0.Ht: A trace with 4 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.17 s.
0.0.Ht: A trace with 4 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.19 s.
0.0.B: Trace Attempt  4	[0.06 s]
0.0.Ht: Trace Attempt  5	[0.08 s]
0.0.Ht: Trace Attempt  6	[0.08 s]
0.0.Ht: A trace with 6 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.20 s.
0.0.Ht: A trace with 6 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.22 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.22 s.
0.0.B: Trace Attempt  5	[0.08 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.24 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.24 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.28 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.10 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.10 s]
0.0.Ht: A trace with 8 cycles was found. [0.11 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.26 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.11 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.28 s.
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.03 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.03 s].
0.0.Ht: Trace Attempt  9	[0.20 s]
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.04 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.Ht: Trace Attempt 10	[0.24 s]
0.0.Ht: A trace with 10 cycles was found. [0.38 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" in 0.38 s.
0.0.Ht: A trace with 10 cycles was found. [0.40 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 10 cycles in 0.40 s.
0.0.Ht: Trace Attempt 11	[0.48 s]
0: ProofGrid usable level: 8
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.94 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.91 s.
0.0.Hp: A proof was found: No trace exists. [0.94 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.91 s.
0.0.Hp: A proof was found: No trace exists. [0.94 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.91 s.
0.0.Hp: A proof was found: No trace exists. [0.94 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.91 s.
0.0.Hp: A proof was found: No trace exists. [0.94 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.91 s.
0.0.N: Trace Attempt  1	[0.77 s]
0.0.N: Trace Attempt  2	[0.77 s]
0.0.N: Trace Attempt  3	[0.81 s]
0.0.N: Trace Attempt  4	[0.81 s]
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.32]
0.0.Hp: A proof was found: No trace exists. [1.32 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.29 s.
0.0.Hp: A proof was found: No trace exists. [1.32 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.29 s.
0.0.Hp: A proof was found: No trace exists. [1.32 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.29 s.
0.0.Hp: All properties determined. [1.21 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.88 s].
0.0.N: Trace Attempt  6	[0.83 s]
0.0.N: All properties either determined or skipped. [1.27 s]
0.0.Ht: Interrupted (multi)
0.0.N: Exited with Success (@ 1.33 s)
0: ProofGrid usable level: 0
0.0.Ht: Trace Attempt 20	[1.17 s]
0.0.Ht: Interrupted. [0.77 s]
0.0.Ht: Exited with Success (@ 1.34 s)
0.0.Hp: Exited with Success (@ 1.34 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.90 s].
0.0.B: Trace Attempt 16	[0.87 s]
0.0.B: All properties either determined or skipped. [1.06 s]
0.0.B: Exited with Success (@ 1.35 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.18        1.32        0.00       87.98 %
     Hp        0.10        1.32        0.00       92.97 %
     Ht        0.14        1.18        0.00       89.22 %
      B        0.05        1.27        0.00       96.26 %
    all        0.12        1.27        0.00       91.51 %

    Data read    : 286.11 kiB
    Data written : 4.98 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 12 (92.3077%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.69231%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1128)] checkers/forwarding_checker.sv(79): 'opcode_mem' is not declared
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(83): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] checkers/forwarding_checker.sv(79): 'opcode_mem' is not declared
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(83): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(33): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(60): 'opcode_mem_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(60): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 159 of 159 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 3, disabling: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 10028@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_15
0.0.Hp: Proofgrid shell started at 10029@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_15
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.Ht: Proofgrid shell started at 10042@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_15
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.13 s.
0.0.Ht: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.13 s.
0.0.B: Proofgrid shell started at 10043@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_15
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.15 s.
0.0.Ht: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  6	[0.06 s]
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.18 s.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.19 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.19 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.20 s.
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.23 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.23 s].
0.0.Ht: Trace Attempt  7	[0.07 s]
0.0.Ht: Trace Attempt  8	[0.08 s]
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.23 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.25 s.
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.Ht: Trace Attempt  9	[0.17 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.12 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  4	[0.11 s]
0.0.N: Trace Attempt  5	[0.14 s]
0.0.Ht: Trace Attempt 10	[0.20 s]
0.0.Ht: A trace with 10 cycles was found. [0.33 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" in 0.34 s.
0.0.Ht: A trace with 10 cycles was found. [0.35 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 10 cycles in 0.35 s.
0.0.N: Trace Attempt  1	[0.23 s]
0.0.N: Trace Attempt  2	[0.23 s]
0.0.N: Trace Attempt  3	[0.23 s]
0.0.N: Trace Attempt  5	[0.23 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.23 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.12 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.12 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.Ht: Trace Attempt 11	[0.42 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.17 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  5	[0.09 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.86 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.82 s.
0.0.Hp: A proof was found: No trace exists. [0.86 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.82 s.
0.0.Hp: A proof was found: No trace exists. [0.86 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.82 s.
0.0.Hp: A proof was found: No trace exists. [0.86 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.82 s.
0.0.Hp: A proof was found: No trace exists. [0.86 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.83 s.
0: ProofGrid usable level: 3
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.16]
0.0.Hp: A proof was found: No trace exists. [1.16 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.12 s.
0.0.Hp: A proof was found: No trace exists. [1.16 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.12 s.
0.0.Hp: A proof was found: No trace exists. [1.16 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.12 s.
0.0.Hp: All properties determined. [1.05 s]
0.0.Hp: Exited with Success (@ 1.16 s)
0: ProofGrid usable level: 0
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.73 s].
0.0.N: Trace Attempt 16	[0.67 s]
0.0.N: All properties either determined or skipped. [0.95 s]
0.0.N: Exited with Success (@ 1.17 s)
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 20	[1.10 s]
0.0.Ht: Interrupted. [0.74 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.73 s].
0.0.Ht: Exited with Success (@ 1.22 s)
0.0.B: Trace Attempt 14	[0.66 s]
0.0.B: All properties either determined or skipped. [0.88 s]
0.0.B: Exited with Success (@ 1.23 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.17        1.16        0.00       87.02 %
     Hp        0.09        1.16        0.00       92.89 %
     Ht        0.05        1.11        0.00       95.83 %
      B        0.09        1.07        0.00       92.19 %
    all        0.10        1.12        0.00       91.82 %

    Data read    : 284.94 kiB
    Data written : 4.92 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 12 (92.3077%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.69231%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(33): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(60): 'opcode_mem_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(60): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 159 of 159 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 3, disabling: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 10129@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_16
0.0.N: Proofgrid shell started at 10128@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_16
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Proofgrid shell started at 10142@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_16
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Proofgrid shell started at 10143@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_16
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.13 s.
0.0.Ht: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  4	[0.03 s]
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.14 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.15 s.
0.0.Ht: Trace Attempt  5	[0.04 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.Ht: Trace Attempt  6	[0.04 s]
0.0.Ht: A trace with 6 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.17 s.
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.18 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.18 s.
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  5	[0.12 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.20 s.
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.25 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.25 s].
0.0.Ht: Trace Attempt  7	[0.06 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.06 s]
0.0.Ht: A trace with 8 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.21 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.23 s.
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.Ht: Trace Attempt  9	[0.15 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.23 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  4	[0.10 s]
0.0.Ht: Trace Attempt 10	[0.17 s]
0.0.Ht: A trace with 10 cycles was found. [0.26 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" in 0.27 s.
0.0.Ht: A trace with 10 cycles was found. [0.28 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 10 cycles in 0.28 s.
0.0.N: Trace Attempt  5	[0.14 s]
0.0.Ht: Trace Attempt 11	[0.33 s]
0.0.N: Trace Attempt  1	[0.24 s]
0.0.N: Trace Attempt  2	[0.24 s]
0.0.N: Trace Attempt  3	[0.24 s]
0.0.N: Trace Attempt  5	[0.24 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.25 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.15 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.15 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.21 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.B: Trace Attempt  5	[0.05 s]
0: ProofGrid usable level: 8
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [1.08 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 1.04 s.
0.0.Hp: A proof was found: No trace exists. [1.08 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 1.04 s.
0.0.Hp: A proof was found: No trace exists. [1.08 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 1.04 s.
0.0.Hp: A proof was found: No trace exists. [1.08 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 1.04 s.
0.0.Hp: A proof was found: No trace exists. [1.08 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 1.04 s.
0.0.N: Trace Attempt  1	[0.86 s]
0.0.N: Trace Attempt  2	[0.86 s]
0.0.N: Trace Attempt  3	[0.90 s]
0.0.N: Trace Attempt  4	[0.90 s]
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.38]
0.0.Hp: A proof was found: No trace exists. [1.38 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.34 s.
0.0.Hp: A proof was found: No trace exists. [1.38 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.34 s.
0.0.Hp: A proof was found: No trace exists. [1.38 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.34 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.92 s].
0.0.Hp: All properties determined. [1.04 s]
0.0.N: All properties either determined or skipped. [1.11 s]
0.0.Hp: Exited with Success (@ 1.38 s)
0: ProofGrid usable level: 0
0.0.N: Exited with Success (@ 1.39 s)
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 20	[1.16 s]
0.0.Ht: Interrupted. [1.05 s]
0.0.Ht: Exited with Success (@ 1.39 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.87 s].
0.0.B: Trace Attempt 16	[0.76 s]
0.0.B: All properties either determined or skipped. [1.21 s]
0.0.B: Exited with Success (@ 1.40 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.18        1.38        0.00       88.54 %
     Hp        0.09        1.38        0.00       94.11 %
     Ht        0.07        1.31        0.00       95.05 %
      B        0.08        1.30        0.00       94.37 %
    all        0.10        1.34        0.00       92.90 %

    Data read    : 285.15 kiB
    Data written : 5.02 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 12 (92.3077%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.69231%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(33): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(60): 'opcode_mem_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(60): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 159 of 159 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 3, disabling: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 10300@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_17
0.0.Hp: Proofgrid shell started at 10301@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_17
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Proofgrid shell started at 10314@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_17
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.03 s]
0.0.Ht: Trace Attempt  2	[0.03 s]
0.0.Ht: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.17 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.17 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.17 s.
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.22 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.22 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.05 s]
0.0.Ht: A trace with 4 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.19 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: A trace with 4 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.20 s.
0.0.B: Proofgrid shell started at 10315@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_17
0.0.Ht: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.N: Trace Attempt  3	[0.02 s]
0.0.Ht: Trace Attempt  6	[0.06 s]
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.22 s.
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.06 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.24 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.24 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.26 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.05 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.04 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.04 s].
0.0.Ht: Trace Attempt  7	[0.08 s]
0.0.Ht: Trace Attempt  8	[0.09 s]
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.28 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.30 s.
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  9	[0.22 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.03 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  4	[0.10 s]
0.0.N: Trace Attempt  5	[0.13 s]
0.0.Ht: Trace Attempt 10	[0.25 s]
0.0.Ht: A trace with 10 cycles was found. [0.36 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" in 0.35 s.
0.0.Ht: A trace with 10 cycles was found. [0.37 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 10 cycles in 0.36 s.
0.0.Ht: Trace Attempt 11	[0.40 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.85 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.82 s.
0.0.Hp: A proof was found: No trace exists. [0.85 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.82 s.
0.0.Hp: A proof was found: No trace exists. [0.85 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.82 s.
0.0.Hp: A proof was found: No trace exists. [0.85 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.82 s.
0.0.Hp: A proof was found: No trace exists. [0.85 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.82 s.
0: ProofGrid usable level: 3
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.14]
0.0.Hp: A proof was found: No trace exists. [1.14 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.10 s.
0.0.Hp: A proof was found: No trace exists. [1.14 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.10 s.
0.0.Hp: A proof was found: No trace exists. [1.14 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.10 s.
0.0.Hp: All properties determined. [1.06 s]
0.0.Hp: Exited with Success (@ 1.14 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 20	[1.04 s]
0.0.Ht: Interrupted. [0.74 s]
0.0.Ht: Exited with Success (@ 1.15 s)
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.76 s].
0.0.N: Trace Attempt 16	[0.84 s]
0.0.N: All properties either determined or skipped. [0.94 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.82 s].
0.0.N: Exited with Success (@ 1.21 s)
0.0.B: Trace Attempt 16	[0.84 s]
0.0.B: All properties either determined or skipped. [0.90 s]
0.0.B: Exited with Success (@ 1.21 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.18        1.14        0.00       86.46 %
     Hp        0.09        1.14        0.00       92.75 %
     Ht        0.07        1.07        0.00       93.95 %
      B        0.13        1.01        0.00       88.97 %
    all        0.12        1.09        0.00       90.42 %

    Data read    : 283.18 kiB
    Data written : 4.94 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 12 (92.3077%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.69231%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(33): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(60): 'opcode_mem_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(60): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 159 of 159 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.032s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 3, disabling: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 10494@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_18
0.0.Hp: Proofgrid shell started at 10495@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_18
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Proofgrid shell started at 10509@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_18
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Proofgrid shell started at 10508@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_18
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.Ht: Trace Attempt  1	[0.03 s]
0.0.Ht: Trace Attempt  2	[0.03 s]
0.0.Ht: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.13 s.
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.20 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.20 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.14 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.15 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: A trace with 4 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.15 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  6	[0.06 s]
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.16 s.
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.02 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.16 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.16 s.
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  1	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.17 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.04 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.07 s]
0.0.Ht: Trace Attempt  8	[0.08 s]
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.19 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.20 s.
0.0.Ht: Trace Attempt  9	[0.16 s]
0.0.N: Trace Attempt  1	[0.13 s]
0.0.N: Trace Attempt  2	[0.13 s]
0.0.N: Trace Attempt  3	[0.13 s]
0.0.N: Trace Attempt  5	[0.14 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.04 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.04 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.04 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt 10	[0.18 s]
0.0.Ht: A trace with 10 cycles was found. [0.31 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 10 cycles in 0.31 s.
0.0.Ht: Trace Attempt 11	[0.37 s]
0: ProofGrid usable level: 9
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [1.02 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.98 s.
0.0.Hp: A proof was found: No trace exists. [1.02 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.98 s.
0.0.Hp: A proof was found: No trace exists. [1.02 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.98 s.
0.0.Hp: A proof was found: No trace exists. [1.02 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.98 s.
0.0.Hp: A proof was found: No trace exists. [1.02 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.98 s.
0.0.N: Trace Attempt  1	[0.81 s]
0.0.N: Trace Attempt  2	[0.81 s]
0.0.N: Trace Attempt  3	[0.84 s]
0.0.N: Trace Attempt  4	[0.85 s]
0.0.N: Trace Attempt  6	[0.87 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.99 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.06 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [1.55 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.52 s.
0.0.Hp: A proof was found: No trace exists. [1.55 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.52 s.
0.0.Hp: A proof was found: No trace exists. [1.55 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.52 s.
0.0.Hp: Lemmas used(7): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.87]
0.0.Hp: A proof was found: No trace exists. [1.87 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" was proven in 1.84 s.
0.0.Hp: All properties determined. [1.61 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 26	[1.67 s]
0.0.Ht: Interrupted. [1.47 s]
0.0.Ht: Exited with Success (@ 1.88 s)
0: ProofGrid usable level: 0
0.0.Hp: Exited with Success (@ 1.88 s)
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert"	[0.59 s].
0.0.N: Trace Attempt 15	[0.58 s]
0.0.N: All properties either determined or skipped. [1.72 s]
0.0.N: Exited with Success (@ 1.90 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert"	[0.52 s].
0.0.B: Trace Attempt 13	[0.45 s]
0.0.B: All properties either determined or skipped. [1.59 s]
0.0.B: Exited with Success (@ 1.90 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.17        1.87        0.00       91.74 %
     Hp        0.09        1.87        0.00       95.21 %
     Ht        0.09        1.79        0.00       95.30 %
      B        0.09        1.79        0.00       95.43 %
    all        0.11        1.83        0.00       94.37 %

    Data read    : 253.00 kiB
    Data written : 5.47 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 13 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(33): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(60): 'opcode_mem_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(60): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 159 of 159 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 3, disabling: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 10641@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_19
0.0.N: Proofgrid shell started at 10640@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_19
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.Hp: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.Ht: Proofgrid shell started at 10654@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_19
0.0.N: Trace Attempt  5	[0.07 s]
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Proofgrid shell started at 10655@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_19
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.Ht: Trace Attempt  1	[0.04 s]
0.0.Ht: Trace Attempt  2	[0.04 s]
0.0.Ht: A trace with 2 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.13 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.Ht: Trace Attempt  4	[0.06 s]
0.0.Ht: A trace with 4 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.14 s.
0.0.Ht: A trace with 4 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.15 s.
0.0.Ht: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.Ht: Trace Attempt  6	[0.08 s]
0.0.Ht: A trace with 6 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.16 s.
0.0.Ht: A trace with 6 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.18 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.18 s.
0.0.N: Trace Attempt  1	[0.14 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  5	[0.14 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.24 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.24 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.19 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.18 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.09 s]
0.0.Ht: Trace Attempt  8	[0.10 s]
0.0.Ht: A trace with 8 cycles was found. [0.10 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 8 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" in 0.20 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.21 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.23 s.
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.05 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.05 s].
0.0.Ht: Trace Attempt  9	[0.19 s]
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.05 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt 10	[0.21 s]
0.0.Ht: A trace with 10 cycles was found. [0.32 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" in 0.31 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 10 cycles in 0.31 s.
0.0.Ht: Trace Attempt 11	[0.38 s]
0: ProofGrid usable level: 7
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.92 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.88 s.
0.0.Hp: A proof was found: No trace exists. [0.92 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.88 s.
0.0.Hp: A proof was found: No trace exists. [0.92 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.88 s.
0.0.Hp: A proof was found: No trace exists. [0.92 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.88 s.
0.0.N: Trace Attempt  1	[0.78 s]
0.0.N: Trace Attempt  2	[0.78 s]
0.0.N: Trace Attempt  3	[0.81 s]
0.0.N: Trace Attempt  4	[0.81 s]
0.0.N: Trace Attempt  6	[0.83 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.93 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.29]
0.0.Hp: A proof was found: No trace exists. [1.29 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.26 s.
0.0.Hp: A proof was found: No trace exists. [1.29 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.26 s.
0.0.Hp: A proof was found: No trace exists. [1.29 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.26 s.
0.0.Hp: All properties determined. [1.01 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 20	[1.11 s]
0.0.Ht: Interrupted. [0.89 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.Hp: Exited with Success (@ 1.30 s)
0: ProofGrid usable level: 0
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall"	[0.03 s].
0.0.N: All properties either determined or skipped. [1.22 s]
0.0.Ht: Exited with Success (@ 1.30 s)
0.0.N: Exited with Success (@ 1.30 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.00 s].
0.0.B: Trace Attempt 18	[0.97 s]
0.0.B: All properties either determined or skipped. [1.10 s]
0.0.B: Exited with Success (@ 1.33 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.19        1.29        0.00       87.40 %
     Hp        0.10        1.30        0.00       93.04 %
     Ht        0.07        1.23        0.00       94.83 %
      B        0.09        1.20        0.00       93.07 %
    all        0.11        1.26        0.00       91.94 %

    Data read    : 280.20 kiB
    Data written : 4.93 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 11 (84.6154%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (15.3846%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(33): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(60): 'opcode_mem_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(60): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 159 of 159 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 3, disabling: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 21
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 11019@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_20
0.0.Hp: Proofgrid shell started at 11020@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_20
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: Lemmas used(1): ?2
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.B: Proofgrid shell started at 11034@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_20
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.07 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.07 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Proofgrid shell started at 11033@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_20
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.06 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Ht: Trace Attempt  1	[0.03 s]
0.0.Ht: Trace Attempt  2	[0.03 s]
0.0.Ht: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.13 s.
0.0.Ht: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.14 s.
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.16 s.
0.0.Ht: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  6	[0.05 s]
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.17 s.
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.19 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.19 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.20 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.20 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.21 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.07 s]
0.0.Ht: Trace Attempt  8	[0.07 s]
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.22 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.24 s.
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.04 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.04 s].
0.0.Ht: Trace Attempt  9	[0.16 s]
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.05 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.Hp: Lemmas used(3): ?4
0.0.Hp: A proof was found: No trace exists. [0.86 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.82 s.
0.0.Hp: A proof was found: No trace exists. [0.86 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.82 s.
0.0.Hp: A proof was found: No trace exists. [0.86 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.82 s.
0.0.Hp: A proof was found: No trace exists. [0.86 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.82 s.
0.0.Hp: A proof was found: No trace exists. [0.86 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.82 s.
0: ProofGrid usable level: 3
0.0.N: Trace Attempt  1	[0.85 s]
0.0.N: Trace Attempt  2	[0.85 s]
0.0.N: Trace Attempt  3	[0.89 s]
0.0.N: Trace Attempt  4	[0.89 s]
0.0.Hp: Lemmas used(5): ?4
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.27]
0.0.Hp: A proof was found: No trace exists. [1.26 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.22 s.
0.0.Hp: A proof was found: No trace exists. [1.26 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.22 s.
0.0.Hp: A proof was found: No trace exists. [1.26 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.22 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.91 s].
0.0.N: Trace Attempt  6	[0.91 s]
0.0.N: All properties either determined or skipped. [1.15 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 24	[1.16 s]
0.0.Ht: Interrupted. [0.86 s]
0.0.N: Exited with Success (@ 1.28 s)
0: ProofGrid usable level: 0
0.0.Hp: All properties determined. [1.01 s]
0.0.Ht: Exited with Success (@ 1.28 s)
0.0.Hp: Exited with Success (@ 1.28 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.94 s].
0.0.B: Trace Attempt 17	[0.91 s]
0.0.B: All properties either determined or skipped. [1.11 s]
0.0.B: Exited with Success (@ 1.31 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.18        1.27        0.00       87.78 %
     Hp        0.09        1.27        0.00       93.26 %
     Ht        0.11        1.15        0.00       91.13 %
      B        0.06        1.21        0.00       95.41 %
    all        0.11        1.22        0.00       91.78 %

    Data read    : 212.54 kiB
    Data written : 4.95 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 13 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 1 (8.33333%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 11 (91.6667%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(33): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(60): 'opcode_mem_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(60): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 159 of 159 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 3, disabling: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 11076@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_21
0.0.N: Proofgrid shell started at 11075@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_21
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Proofgrid shell started at 11090@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_21
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.Ht: Proofgrid shell started at 11089@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_21
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.09 s.
0.0.Ht: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.12 s.
0.0.Ht: Trace Attempt  3	[0.02 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.20 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.14 s.
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.15 s.
0.0.N: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  6	[0.04 s]
0.0.Ht: A trace with 6 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.17 s.
0.0.Ht: A trace with 6 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.19 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.19 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.25 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.08 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.21 s.
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.06 s]
0.0.Ht: Trace Attempt  8	[0.07 s]
0.0.Ht: A trace with 8 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.22 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.24 s.
0.0.Ht: Trace Attempt  9	[0.16 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  5	[0.14 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.04 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.04 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.05 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.Ht: Trace Attempt 10	[0.20 s]
0.0.Ht: A trace with 10 cycles was found. [0.38 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 10 cycles in 0.39 s.
0.0.Ht: Trace Attempt 11	[0.46 s]
0: ProofGrid usable level: 9
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [1.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.99 s.
0.0.Hp: A proof was found: No trace exists. [1.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.99 s.
0.0.Hp: A proof was found: No trace exists. [1.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.99 s.
0.0.Hp: A proof was found: No trace exists. [1.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.99 s.
0.0.Hp: A proof was found: No trace exists. [1.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.99 s.
0.0.N: Trace Attempt  1	[0.92 s]
0.0.N: Trace Attempt  2	[0.92 s]
0.0.N: Trace Attempt  3	[0.95 s]
0.0.N: Trace Attempt  4	[0.96 s]
0.0.N: Trace Attempt  6	[0.98 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.95 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.97 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [1.59 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.56 s.
0.0.Hp: A proof was found: No trace exists. [1.59 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.56 s.
0.0.Hp: A proof was found: No trace exists. [1.59 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.56 s.
0.0.Hp: Lemmas used(7): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.74]
0.0.Hp: A proof was found: No trace exists. [1.74 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" was proven in 1.71 s.
0.0.Hp: All properties determined. [1.57 s]
0.0.Hp: Exited with Success (@ 1.75 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 18	[1.20 s]
0.0.Ht: Interrupted. [1.22 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert"	[0.45 s].
0.0.Ht: Exited with Success (@ 1.76 s)
0.0.N: Trace Attempt 10	[0.33 s]
0.0.N: All properties either determined or skipped. [1.45 s]
0.0.N: Exited with Success (@ 1.77 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert"	[0.44 s].
0.0.B: Trace Attempt 12	[0.38 s]
0.0.B: All properties either determined or skipped. [1.48 s]
0.0.B: Exited with Success (@ 1.78 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.17        1.74        0.00       91.06 %
     Hp        0.09        1.74        0.00       95.24 %
     Ht        0.11        1.63        0.00       93.44 %
      B        0.06        1.69        0.00       96.74 %
    all        0.11        1.70        0.00       94.06 %

    Data read    : 252.26 kiB
    Data written : 4.98 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 13 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(33): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(61): 'opcode_mem_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(61): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 159 of 159 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.032s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.01 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 11249@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_22
0.0.Hp: Proofgrid shell started at 11250@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_22
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.Ht: Proofgrid shell started at 11263@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_22
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.11 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.11 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.11 s.
0.0.Ht: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.B: Proofgrid shell started at 11264@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_22
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.12 s.
0.0.Ht: A trace with 4 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.13 s.
0.0.Ht: Trace Attempt  5	[0.06 s]
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  6	[0.06 s]
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.14 s.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.15 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.17 s.
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.19 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.19 s].
0.0.Ht: Trace Attempt  7	[0.07 s]
0.0.Ht: Trace Attempt  8	[0.08 s]
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.17 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.18 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.02 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.Ht: Trace Attempt  9	[0.15 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  4	[0.07 s]
0.0.N: Trace Attempt  5	[0.08 s]
0.0.N: Trace Attempt  1	[0.13 s]
0.0.N: Trace Attempt  2	[0.13 s]
0.0.N: Trace Attempt  3	[0.13 s]
0.0.N: Trace Attempt  5	[0.13 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.08 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.09 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.13 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.Ht: Trace Attempt 10	[0.18 s]
0.0.Ht: A trace with 10 cycles was found. [0.35 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" in 0.35 s.
0.0.N: Trace Attempt  5	[0.08 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.Ht: A trace with 10 cycles was found. [0.36 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 10 cycles in 0.38 s.
0.0.Ht: Trace Attempt 11	[0.46 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.81 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.81 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.81 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.81 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.81 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.78 s.
0: ProofGrid usable level: 3
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.18]
0.0.Hp: A proof was found: No trace exists. [1.18 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.15 s.
0.0.Hp: A proof was found: No trace exists. [1.18 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.15 s.
0.0.Hp: A proof was found: No trace exists. [1.18 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.15 s.
0.0.Hp: All properties determined. [1.00 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 20	[1.06 s]
0.0.Ht: Interrupted. [0.78 s]
0.0.Hp: Exited with Success (@ 1.19 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 1.19 s)
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.86 s].
0.0.N: Trace Attempt 18	[0.79 s]
0.0.N: All properties either determined or skipped. [1.01 s]
0.0.N: Exited with Success (@ 1.20 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.88 s].
0.0.B: Trace Attempt 16	[0.80 s]
0.0.B: All properties either determined or skipped. [1.00 s]
0.0.B: Exited with Success (@ 1.26 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.19        1.18        0.00       86.28 %
     Hp        0.10        1.18        0.00       92.38 %
     Ht        0.05        1.13        0.00       95.83 %
      B        0.10        1.08        0.00       91.52 %
    all        0.11        1.15        0.00       91.32 %

    Data read    : 284.32 kiB
    Data written : 4.93 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 12 (92.3077%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.69231%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(33): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(60): 'opcode_mem_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(60): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 159 of 159 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.032s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 13059@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_23
0.0.Hp: Proofgrid shell started at 13060@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_23
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.B: Proofgrid shell started at 13074@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_23
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.Ht: Proofgrid shell started at 13073@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_23
0.0.N: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.07 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.07 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.09 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  1	[0.03 s]
0.0.Ht: Trace Attempt  2	[0.03 s]
0.0.Ht: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.13 s.
0.0.Ht: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.15 s.
0.0.Ht: A trace with 4 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.16 s.
0.0.B: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt  6	[0.06 s]
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.18 s.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.20 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.20 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.18 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.21 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.21 s.
0.0.Ht: Trace Attempt  7	[0.07 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.08 s]
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.22 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.23 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt  9	[0.16 s]
0.0.N: Trace Attempt  1	[0.20 s]
0.0.N: Trace Attempt  2	[0.20 s]
0.0.N: Trace Attempt  3	[0.20 s]
0.0.N: Trace Attempt  5	[0.20 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.21 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.06 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.06 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.13 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.Ht: Trace Attempt 10	[0.19 s]
0.0.Ht: A trace with 10 cycles was found. [0.43 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" in 0.44 s.
0.0.Ht: A trace with 10 cycles was found. [0.46 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 10 cycles in 0.47 s.
0.0.Ht: Trace Attempt 11	[0.55 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.88 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.84 s.
0.0.Hp: A proof was found: No trace exists. [0.88 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.84 s.
0.0.Hp: A proof was found: No trace exists. [0.88 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.84 s.
0.0.Hp: A proof was found: No trace exists. [0.88 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.84 s.
0.0.Hp: A proof was found: No trace exists. [0.88 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.84 s.
0: ProofGrid usable level: 3
0.0.N: Trace Attempt  1	[0.85 s]
0.0.N: Trace Attempt  2	[0.85 s]
0.0.N: Trace Attempt  3	[0.89 s]
0.0.N: Trace Attempt  4	[0.90 s]
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.29]
0.0.Hp: A proof was found: No trace exists. [1.29 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.25 s.
0.0.Hp: A proof was found: No trace exists. [1.29 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.25 s.
0.0.Hp: A proof was found: No trace exists. [1.29 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.25 s.
0.0.Hp: All properties determined. [1.10 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 20	[1.17 s]
0.0.Ht: Interrupted. [0.79 s]
0.0.Ht: Exited with Success (@ 1.29 s)
0: ProofGrid usable level: 0
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.91 s].
0.0.N: All properties either determined or skipped. [1.06 s]
0.0.Hp: Exited with Success (@ 1.29 s)
0.0.N: Exited with Success (@ 1.30 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.90 s].
0.0.B: Trace Attempt 16	[0.84 s]
0.0.B: All properties either determined or skipped. [1.13 s]
0.0.B: Exited with Success (@ 1.36 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.18        1.29        0.00       87.65 %
     Hp        0.10        1.29        0.00       92.82 %
     Ht        0.12        1.17        0.00       91.04 %
      B        0.05        1.23        0.00       95.93 %
    all        0.11        1.25        0.00       91.73 %

    Data read    : 285.23 kiB
    Data written : 4.94 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 12 (92.3077%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.69231%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(33): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(59): 'opcode_mem_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(59): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 159 of 159 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 13385@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_24
0.0.N: Proofgrid shell started at 13384@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_24
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.03 s.
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Proofgrid shell started at 13399@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_24
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.Ht: Proofgrid shell started at 13398@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_24
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Trace Attempt  4	[0.04 s]
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.12 s.
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.19 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.19 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.B: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.15 s.
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.16 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  5	[0.05 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.20 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Ht: Trace Attempt  6	[0.05 s]
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.18 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.02 s].
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.20 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.20 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.08 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.21 s.
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.06 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.08 s]
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.23 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.23 s.
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.03 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.04 s].
0.0.Ht: Trace Attempt  9	[0.17 s]
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.03 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  2	[0.09 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  4	[0.11 s]
0.0.Ht: Trace Attempt 10	[0.20 s]
0.0.Ht: A trace with 10 cycles was found. [0.31 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" in 0.31 s.
0.0.Ht: A trace with 10 cycles was found. [0.31 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 10 cycles in 0.32 s.
0.0.N: Trace Attempt  4	[0.18 s]
0.0.Ht: Trace Attempt 11	[0.36 s]
0.0.N: Trace Attempt  5	[0.21 s]
0: ProofGrid usable level: 8
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.95 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.94 s.
0.0.Hp: A proof was found: No trace exists. [0.95 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.94 s.
0.0.Hp: A proof was found: No trace exists. [0.95 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.94 s.
0.0.Hp: A proof was found: No trace exists. [0.95 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.94 s.
0.0.Hp: A proof was found: No trace exists. [0.95 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.94 s.
0.0.N: Trace Attempt  1	[1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.93 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.98 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.36]
0.0.Hp: A proof was found: No trace exists. [1.35 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.35 s.
0.0.Hp: A proof was found: No trace exists. [1.35 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.35 s.
0.0.Hp: A proof was found: No trace exists. [1.35 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.35 s.
0.0.Hp: All properties determined. [1.16 s]
0.0.N: Trace Attempt  5	[0.09 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall"	[0.09 s].
0.0.N: All properties either determined or skipped. [1.09 s]
0.0.Hp: Exited with Success (@ 1.36 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 22	[1.18 s]
0.0.Ht: Interrupted. [0.99 s]
0.0.N: Exited with Success (@ 1.36 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall"	[0.04 s].
0.0.Ht: Exited with Success (@ 1.36 s)
0.0.B: All properties either determined or skipped. [1.19 s]
0.0.B: Exited with Success (@ 1.37 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.19        1.35        0.00       87.91 %
     Hp        0.09        1.36        0.00       93.86 %
     Ht        0.09        1.27        0.00       93.35 %
      B        0.06        1.29        0.00       95.44 %
    all        0.11        1.32        0.00       92.50 %

    Data read    : 286.40 kiB
    Data written : 5.21 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 12 (92.3077%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.69231%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(33): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(58): 'opcode_mem_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(58): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 159 of 159 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 13561@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_25
0.0.N: Proofgrid shell started at 13560@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_25
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.B: Proofgrid shell started at 13575@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_25
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Proofgrid shell started at 13574@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_25
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.06 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.06 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  1	[0.04 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.03 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: A trace with 2 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.15 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.Ht: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  4	[0.07 s]
0.0.Ht: A trace with 4 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.18 s.
0.0.Ht: A trace with 4 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.19 s.
0.0.N: Trace Attempt  4	[0.04 s]
0.0.Ht: Trace Attempt  5	[0.08 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  6	[0.09 s]
0.0.Ht: A trace with 6 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.21 s.
0.0.B: Trace Attempt  5	[0.06 s]
0.0.Ht: A trace with 6 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.21 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.21 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.19 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.22 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.20 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.11 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.12 s]
0.0.Ht: A trace with 8 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.24 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.24 s.
0.0.B: Trace Attempt  5	[0.08 s]
0.0.Ht: Trace Attempt  9	[0.18 s]
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.03 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.03 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.02 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.Ht: Trace Attempt 10	[0.22 s]
0.0.Ht: A trace with 10 cycles was found. [0.33 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" in 0.34 s.
0.0.Ht: A trace with 10 cycles was found. [0.34 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 10 cycles in 0.35 s.
0.0.B: Trace Attempt  5	[0.12 s]
0.0.Ht: Trace Attempt 11	[0.39 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.76 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.71 s.
0.0.Hp: A proof was found: No trace exists. [0.76 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.71 s.
0.0.Hp: A proof was found: No trace exists. [0.76 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.71 s.
0.0.Hp: A proof was found: No trace exists. [0.76 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.71 s.
0.0.Hp: A proof was found: No trace exists. [0.76 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.71 s.
0: ProofGrid usable level: 3
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.17]
0.0.Hp: A proof was found: No trace exists. [1.17 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.12 s.
0.0.Hp: A proof was found: No trace exists. [1.17 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.12 s.
0.0.Hp: A proof was found: No trace exists. [1.17 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.12 s.
0.0.Hp: All properties determined. [0.97 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 20	[1.03 s]
0.0.Ht: Interrupted. [0.81 s]
0.0.Hp: Exited with Success (@ 1.18 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 1.18 s)
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.85 s].
0.0.N: Trace Attempt 18	[0.84 s]
0.0.N: All properties either determined or skipped. [1.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.87 s].
0.0.N: Exited with Success (@ 1.20 s)
0.0.B: Trace Attempt 15	[0.82 s]
0.0.B: All properties either determined or skipped. [0.89 s]
0.0.B: Exited with Success (@ 1.20 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.17        1.16        0.00       87.05 %
     Hp        0.09        1.17        0.00       92.48 %
     Ht        0.07        1.10        0.00       94.07 %
      B        0.06        1.10        0.00       94.47 %
    all        0.10        1.13        0.00       91.85 %

    Data read    : 283.21 kiB
    Data written : 4.90 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 12 (92.3077%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.69231%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(33): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(59): 'opcode_mem_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(59): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 159 of 159 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 13851@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_26
0.0.Hp: Proofgrid shell started at 13852@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_26
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Proofgrid shell started at 13866@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_26
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  5	[0.05 s]
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.Ht: Proofgrid shell started at 13865@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_26
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.Ht: Trace Attempt  1	[0.03 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.Ht: Trace Attempt  2	[0.03 s]
0.0.N: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.07 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.07 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.12 s.
0.0.B: Trace Attempt  4	[0.06 s]
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  4	[0.05 s]
0.0.Ht: A trace with 4 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.15 s.
0.0.N: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 4 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.16 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.20 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  6	[0.06 s]
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.19 s.
0.0.B: Trace Attempt  2	[0.01 s]
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.20 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.20 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.03 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.22 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.20 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.Ht: Trace Attempt  7	[0.08 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.10 s]
0.0.Ht: A trace with 8 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.23 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.11 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.24 s.
0.0.N: Trace Attempt  4	[0.06 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.Ht: Trace Attempt  9	[0.14 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  5	[0.14 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.02 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.02 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.09 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.Ht: Trace Attempt 10	[0.16 s]
0.0.Ht: A trace with 10 cycles was found. [0.35 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" in 0.36 s.
0.0.B: Trace Attempt  5	[0.06 s]
0.0.Ht: A trace with 10 cycles was found. [0.37 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 10 cycles in 0.37 s.
0.0.Ht: Trace Attempt 11	[0.42 s]
0: ProofGrid usable level: 8
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.89 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.85 s.
0.0.Hp: A proof was found: No trace exists. [0.89 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.85 s.
0.0.Hp: A proof was found: No trace exists. [0.89 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.85 s.
0.0.Hp: A proof was found: No trace exists. [0.89 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.85 s.
0.0.Hp: A proof was found: No trace exists. [0.89 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.85 s.
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.29]
0.0.Hp: A proof was found: No trace exists. [1.29 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.26 s.
0.0.Hp: A proof was found: No trace exists. [1.29 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.26 s.
0.0.Hp: A proof was found: No trace exists. [1.29 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.26 s.
0.0.N: Trace Attempt  1	[0.99 s]
0.0.Hp: All properties determined. [1.07 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.97 s].
0.0.N: All properties either determined or skipped. [1.04 s]
0.0.N: Exited with Success (@ 1.30 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Hp: Exited with Success (@ 1.31 s)
0.0.Ht: Trace Attempt 22	[1.21 s]
0.0.Ht: Interrupted. [0.91 s]
0.0.Ht: Exited with Success (@ 1.31 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.98 s].
0.0.B: Trace Attempt 17	[0.92 s]
0.0.B: All properties either determined or skipped. [1.15 s]
0.0.B: Exited with Success (@ 1.37 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.29        1.30        0.00       81.62 %
     Hp        0.19        1.29        0.00       87.35 %
     Ht        0.07        1.22        0.00       94.34 %
      B        0.05        1.24        0.00       96.21 %
    all        0.15        1.26        0.00       89.37 %

    Data read    : 285.16 kiB
    Data written : 5.09 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 12 (92.3077%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.69231%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1137)] checkers/forwarding_checker.sv(51): syntax error near rs2_address_ex_r
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(82): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] checkers/forwarding_checker.sv(51): syntax error near rs2_address_ex_r
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(82): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1128)] checkers/forwarding_checker.sv(44): 'id_ex_flush' is not declared
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(82): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] checkers/forwarding_checker.sv(44): 'id_ex_flush' is not declared
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(82): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(33): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(60): 'opcode_mem_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(60): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 25 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 159 of 159 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.032s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 23
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 14395@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_27
0.0.Hp: Proofgrid shell started at 14396@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_27
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Proofgrid shell started at 14409@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_27
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.11 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.11 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.11 s.
0.0.Ht: Trace Attempt  3	[0.02 s]
0.0.Ht: Trace Attempt  4	[0.03 s]
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.13 s.
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.14 s.
0.0.Ht: Trace Attempt  5	[0.04 s]
0.0.Ht: Trace Attempt  6	[0.04 s]
0.0.Ht: A trace with 6 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.16 s.
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.17 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.17 s.
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.20 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.20 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Proofgrid shell started at 14410@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_27
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.18 s.
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt  7	[0.07 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.08 s]
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.20 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.20 s.
0.0.Ht: Trace Attempt  9	[0.14 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  5	[0.14 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.03 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.03 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.02 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.Ht: Trace Attempt 10	[0.17 s]
0.0.Ht: A trace with 10 cycles was found. [0.27 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert:precondition1" was covered in 10 cycles in 0.28 s.
0.0.N: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.Ht: Trace Attempt 11	[0.32 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.80 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.76 s.
0.0.Hp: A proof was found: No trace exists. [0.80 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.76 s.
0.0.Hp: A proof was found: No trace exists. [0.80 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.76 s.
0.0.Hp: A proof was found: No trace exists. [0.80 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.76 s.
0.0.Hp: A proof was found: No trace exists. [0.80 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.76 s.
0: ProofGrid usable level: 4
0.0.N: Trace Attempt  1	[0.95 s]
0.0.N: Trace Attempt  2	[0.95 s]
0.0.N: Trace Attempt  3	[0.99 s]
0.0.N: Trace Attempt  4	[0.99 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.99 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.05 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [1.45 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.41 s.
0.0.Hp: A proof was found: No trace exists. [1.45 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.41 s.
0.0.Hp: A proof was found: No trace exists. [1.45 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.41 s.
0.0.Hp: Lemmas used(7): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.68]
0.0.Hp: A proof was found: No trace exists. [1.68 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert" was proven in 1.64 s.
0.0.Hp: All properties determined. [1.42 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 24	[1.54 s]
0.0.Ht: Interrupted. [1.36 s]
0.0.Hp: Exited with Success (@ 1.69 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 1.69 s)
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert"	[0.43 s].
0.0.N: Trace Attempt 10	[0.36 s]
0.0.N: All properties either determined or skipped. [1.42 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_forward_assert"	[0.41 s].
0.0.N: Exited with Success (@ 1.74 s)
0.0.B: Trace Attempt 12	[0.35 s]
0.0.B: All properties either determined or skipped. [1.42 s]
0.0.B: Exited with Success (@ 1.74 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.20        1.68        0.00       89.21 %
     Hp        0.11        1.68        0.00       93.99 %
     Ht        0.06        1.62        0.00       96.31 %
      B        0.13        1.55        0.00       92.23 %
    all        0.13        1.63        0.00       92.84 %

    Data read    : 250.85 kiB
    Data written : 5.22 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 25
                 assertions                   : 13
                  - proven                    : 13 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 12
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 12 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(33): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(60): 'opcode_mem_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(60): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 27 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 240 of 240 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.032s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 25
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 14805@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_28
0.0.Hp: Proofgrid shell started at 14806@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_28
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Proofgrid shell started at 14820@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_28
0.0.Ht: Proofgrid shell started at 14819@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_28
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  1	[0.03 s]
0.0.Ht: Trace Attempt  2	[0.03 s]
0.0.Ht: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.14 s.
0.0.B: Trace Attempt  2	[0.02 s]
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.Ht: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.Ht: A trace with 4 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.17 s.
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.21 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.21 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: A trace with 4 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.19 s.
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  6	[0.06 s]
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.21 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.21 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.23 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.23 s.
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.06 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.24 s.
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.09 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.10 s]
0.0.Ht: A trace with 8 cycles was found. [0.11 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.26 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.11 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.27 s.
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.04 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.04 s].
0.0.Ht: Trace Attempt  9	[0.18 s]
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.06 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  4	[0.11 s]
0.0.N: Trace Attempt  5	[0.14 s]
0.0.Ht: Trace Attempt 10	[0.20 s]
0.0.Ht: A trace with 10 cycles was found. [0.37 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.38 s.
0.0.Ht: A trace with 10 cycles was found. [0.40 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert" in 0.40 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.40 s.
0.0.Ht: Trace Attempt 11	[0.46 s]
0: ProofGrid usable level: 9
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [1.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.99 s.
0.0.Hp: A proof was found: No trace exists. [1.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.99 s.
0.0.Hp: A proof was found: No trace exists. [1.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.99 s.
0.0.Hp: A proof was found: No trace exists. [1.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.99 s.
0.0.Hp: A proof was found: No trace exists. [1.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.99 s.
0.0.N: Trace Attempt  1	[0.94 s]
0.0.N: Trace Attempt  2	[0.95 s]
0.0.N: Trace Attempt  3	[0.99 s]
0.0.N: Trace Attempt  4	[0.99 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.93 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.00 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [1.70 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.66 s.
0.0.Hp: A proof was found: No trace exists. [1.70 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.66 s.
0.0.Hp: A proof was found: No trace exists. [1.70 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.66 s.
0.0.Hp: Lemmas used(7): ?2
0: ProofGrid usable level: 1
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.92]
0.0.Hp: A proof was found: No trace exists. [1.92 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert" was proven in 1.88 s.
0.0.Hp: All properties determined. [1.49 s]
0.0.Hp: Exited with Success (@ 1.92 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 22	[1.57 s]
0.0.Ht: Interrupted. [1.28 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[0.64 s].
0.0.N: Trace Attempt 18	[0.60 s]
0.0.N: All properties either determined or skipped. [1.67 s]
0.0.N: Exited with Success (@ 1.93 s)
0.0.Ht: Exited with Success (@ 1.97 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[0.62 s].
0.0.B: Trace Attempt 14	[0.55 s]
0.0.B: All properties either determined or skipped. [1.63 s]
0.0.B: Exited with Success (@ 1.97 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.29        1.92        0.00       86.89 %
     Hp        0.09        1.92        0.00       95.45 %
     Ht        0.07        1.85        0.00       96.51 %
      B        0.07        1.85        0.00       96.59 %
    all        0.13        1.88        0.00       93.63 %

    Data read    : 291.69 kiB
    Data written : 5.41 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 27
                 assertions                   : 14
                  - proven                    : 13 (92.8571%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.14286%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 13
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 13 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(33): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(60): 'opcode_mem_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(60): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 27 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 240 of 240 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 25
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 15188@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_29
0.0.N: Proofgrid shell started at 15187@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_29
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Proofgrid shell started at 15202@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_29
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  5	[0.05 s]
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: Proofgrid shell started at 15201@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_29
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.07 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.07 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.07 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  1	[0.04 s]
0.0.Ht: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.Ht: A trace with 2 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.13 s.
0.0.Ht: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.Ht: Trace Attempt  4	[0.06 s]
0.0.Ht: A trace with 4 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.14 s.
0.0.B: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 4 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.15 s.
0.0.Ht: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  6	[0.07 s]
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.17 s.
0.0.Ht: A trace with 6 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.17 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.17 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.19 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.16 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.19 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.09 s]
0.0.Ht: Trace Attempt  8	[0.11 s]
0.0.Ht: A trace with 8 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.20 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.21 s.
0.0.Ht: Trace Attempt  9	[0.18 s]
0.0.N: Trace Attempt  1	[0.15 s]
0.0.N: Trace Attempt  2	[0.15 s]
0.0.N: Trace Attempt  3	[0.15 s]
0.0.N: Trace Attempt  5	[0.15 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.16 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.03 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.03 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.05 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  4	[0.07 s]
0.0.N: Trace Attempt  5	[0.09 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.Ht: Trace Attempt 10	[0.21 s]
0.0.Ht: A trace with 10 cycles was found. [0.37 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.36 s.
0.0.Ht: A trace with 10 cycles was found. [0.40 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert" in 0.39 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.39 s.
0.0.Ht: Trace Attempt 11	[0.45 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.84 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.81 s.
0.0.Hp: A proof was found: No trace exists. [0.84 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.81 s.
0.0.Hp: A proof was found: No trace exists. [0.84 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.81 s.
0.0.Hp: A proof was found: No trace exists. [0.84 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.81 s.
0.0.Hp: A proof was found: No trace exists. [0.84 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.81 s.
0: ProofGrid usable level: 4
0.0.N: Trace Attempt  1	[0.91 s]
0.0.N: Trace Attempt  2	[0.91 s]
0.0.N: Trace Attempt  3	[0.94 s]
0.0.N: Trace Attempt  4	[0.95 s]
0.0.N: Trace Attempt  6	[0.98 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.00 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.07 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [1.46 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.42 s.
0.0.Hp: A proof was found: No trace exists. [1.46 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.42 s.
0.0.Hp: A proof was found: No trace exists. [1.46 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.42 s.
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.Hp: Lemmas used(7): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.66]
0.0.Hp: A proof was found: No trace exists. [1.66 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert" was proven in 1.62 s.
0.0.Hp: All properties determined. [1.54 s]
0.0.Hp: Exited with Success (@ 1.67 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 22	[1.55 s]
0.0.Ht: Interrupted. [1.17 s]
0.0.Ht: Exited with Success (@ 1.67 s)
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[0.34 s].
0.0.N: Trace Attempt 10	[0.33 s]
0.0.N: All properties either determined or skipped. [1.39 s]
0.0.N: Exited with Success (@ 1.68 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[0.29 s].
0.0.B: Trace Attempt 10	[0.24 s]
0.0.B: All properties either determined or skipped. [1.39 s]
0.0.B: Exited with Success (@ 1.72 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.18        1.65        0.00       90.27 %
     Hp        0.09        1.66        0.00       95.03 %
     Ht        0.09        1.57        0.00       94.42 %
      B        0.06        1.60        0.00       96.64 %
    all        0.10        1.62        0.00       94.00 %

    Data read    : 291.82 kiB
    Data written : 5.37 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 27
                 assertions                   : 14
                  - proven                    : 13 (92.8571%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.14286%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 13
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 13 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert".
cex
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(33): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(60): 'opcode_mem_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(60): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 27 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 240 of 240 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.032s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 25
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 15359@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_30
0.0.Hp: Proofgrid shell started at 15360@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_30
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Proofgrid shell started at 15373@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_30
0.0.B: Proofgrid shell started at 15374@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_30
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.Ht: Trace Attempt  1	[0.04 s]
0.0.Ht: Trace Attempt  2	[0.04 s]
0.0.Ht: A trace with 2 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.14 s.
0.0.B: Trace Attempt  4	[0.04 s]
0.0.Ht: Trace Attempt  3	[0.05 s]
0.0.Ht: Trace Attempt  4	[0.05 s]
0.0.Ht: A trace with 4 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.16 s.
0.0.B: Trace Attempt  5	[0.05 s]
0.0.Ht: A trace with 4 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.19 s.
0.0.Ht: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.Ht: Trace Attempt  6	[0.07 s]
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.19 s.
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.13 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.22 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.22 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.20 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.20 s.
0.0.N: Trace Attempt  1	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.20 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.20 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.08 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.09 s]
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.22 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.22 s.
0.0.B: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.03 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.03 s].
0.0.Ht: Trace Attempt  9	[0.18 s]
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.02 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.N: Trace Attempt  4	[0.11 s]
0.0.N: Trace Attempt  5	[0.13 s]
0.0.Ht: Trace Attempt 10	[0.20 s]
0.0.Ht: A trace with 10 cycles was found. [0.32 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.33 s.
0.0.Ht: A trace with 10 cycles was found. [0.37 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.38 s.
0.0.Ht: Trace Attempt 11	[0.44 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.83 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.83 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.83 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.83 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.83 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.79 s.
0: ProofGrid usable level: 5
0.0.N: Trace Attempt  1	[0.85 s]
0.0.N: Trace Attempt  2	[0.85 s]
0.0.N: Trace Attempt  3	[0.88 s]
0.0.N: Trace Attempt  4	[0.89 s]
0.0.N: Trace Attempt  6	[0.91 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.97 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.99 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.08 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [1.65 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.61 s.
0.0.Hp: A proof was found: No trace exists. [1.65 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.61 s.
0.0.Hp: A proof was found: No trace exists. [1.65 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.62 s.
0.0.Hp: Lemmas used(7): ?2
0: ProofGrid usable level: 2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.94]
0.0.Hp: A proof was found: No trace exists. [1.94 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert" was proven in 1.90 s.
0.0.Hp: A proof was found: No trace exists. [1.94 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert" was proven in 1.90 s.
0.0.Hp: All properties determined. [1.73 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 24	[1.83 s]
0.0.Ht: Interrupted. [1.42 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[0.69 s].
0.0.Hp: Exited with Success (@ 1.95 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 1.95 s)
0.0.N: Trace Attempt 20	[0.67 s]
0.0.N: All properties either determined or skipped. [1.70 s]
0.0.N: Exited with Success (@ 1.98 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[0.70 s].
0.0.B: Trace Attempt 15	[0.63 s]
0.0.B: All properties either determined or skipped. [1.66 s]
0.0.B: Exited with Success (@ 1.98 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.18        1.94        0.00       91.40 %
     Hp        0.08        1.94        0.00       95.92 %
     Ht        0.05        1.88        0.00       97.20 %
      B        0.06        1.88        0.00       96.89 %
    all        0.09        1.91        0.00       95.27 %

    Data read    : 291.97 kiB
    Data written : 5.50 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 27
                 assertions                   : 14
                  - proven                    : 14 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 13
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 13 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1137)] checkers/forwarding_checker.sv(45): syntax error near end
[ERROR (VERI-2344)] checkers/forwarding_checker.sv(45): SystemVerilog 2009 keyword end used in incorrect context
[ERROR (VERI-1128)] checkers/forwarding_checker.sv(32): 'id_ex_flush' is not declared
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(67): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] checkers/forwarding_checker.sv(45): syntax error near end
	[ERROR (VERI-2344)] checkers/forwarding_checker.sv(45): SystemVerilog 2009 keyword end used in incorrect context
	[ERROR (VERI-1128)] checkers/forwarding_checker.sv(32): 'id_ex_flush' is not declared
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(67): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 4 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1128)] checkers/forwarding_checker.sv(32): 'id_ex_flush' is not declared
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(66): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] checkers/forwarding_checker.sv(32): 'id_ex_flush' is not declared
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(66): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 27 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 9 analyzed.
INFO (IRS018): Reset analysis simulation executed for 8 iterations. Assigned values for 1630 of 1630 design flops, 0 of 0 design latches, 240 of 240 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 25
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 16595@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_31
0.0.Hp: Proofgrid shell started at 16596@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_31
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.B: Proofgrid shell started at 16610@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_31
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: Proofgrid shell started at 16609@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_31
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  1	[0.03 s]
0.0.Ht: Trace Attempt  2	[0.03 s]
0.0.Ht: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.14 s.
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.15 s.
0.0.B: Trace Attempt  4	[0.06 s]
0.0.Ht: A trace with 4 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.16 s.
0.0.Ht: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt  6	[0.06 s]
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.18 s.
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.19 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.19 s.
0.0.N: Trace Attempt  1	[0.14 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  5	[0.14 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.15 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.23 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.23 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.20 s.
0.0.B: Trace Attempt  5	[0.09 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.21 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.08 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.09 s]
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.20 s.
0.0.Ht: A trace with 8 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.21 s.
0.0.B: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.Ht: Trace Attempt  9	[0.16 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  5	[0.13 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.13 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.02 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.02 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.03 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.N: Trace Attempt  4	[0.10 s]
0.0.Ht: Trace Attempt 10	[0.19 s]
0.0.Ht: A trace with 10 cycles was found. [0.31 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert" in 0.32 s.
0.0.Ht: A trace with 10 cycles was found. [0.32 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.33 s.
0.0.Ht: A trace with 10 cycles was found. [0.33 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert" in 0.34 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.34 s.
0.0.N: Trace Attempt  5	[0.14 s]
0.0.Ht: Trace Attempt 11	[0.37 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.87 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.83 s.
0.0.Hp: A proof was found: No trace exists. [0.87 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.83 s.
0.0.Hp: A proof was found: No trace exists. [0.87 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.83 s.
0.0.Hp: A proof was found: No trace exists. [0.87 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.83 s.
0.0.Hp: A proof was found: No trace exists. [0.87 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.83 s.
0: ProofGrid usable level: 3
0.0.N: Trace Attempt 18	[1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.00 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall"	[0.00 s].
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.30]
0.0.Hp: A proof was found: No trace exists. [1.29 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.25 s.
0.0.Hp: A proof was found: No trace exists. [1.29 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.25 s.
0.0.Hp: A proof was found: No trace exists. [1.29 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.25 s.
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 24	[1.08 s]
0.0.Ht: Interrupted. [0.97 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.Ht: Exited with Success (@ 1.30 s)
0: ProofGrid usable level: 0
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall"	[0.01 s].
0.0.N: All properties either determined or skipped. [0.95 s]
0.0.Hp: All properties determined. [1.02 s]
0.0.N: Exited with Success (@ 1.31 s)
0.0.Hp: Exited with Success (@ 1.31 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.05 s].
0.0.B: Trace Attempt 16	[0.98 s]
0.0.B: All properties either determined or skipped. [0.96 s]
0.0.B: Exited with Success (@ 1.37 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.18        1.30        0.00       87.58 %
     Hp        0.09        1.30        0.00       93.48 %
     Ht        0.08        1.22        0.00       94.19 %
      B        0.06        1.23        0.00       95.27 %
    all        0.10        1.26        0.00       92.47 %

    Data read    : 324.49 kiB
    Data written : 5.40 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 27
                 assertions                   : 14
                  - proven                    : 12 (85.7143%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (14.2857%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 13
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 13 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1128)] checkers/forwarding_checker.sv(32): 'id_ex_flush' is not declared
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(66): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] checkers/forwarding_checker.sv(32): 'id_ex_flush' is not declared
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(66): module 'forwarding_checker' ignored due to previous errors
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 27 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1623 of 1630 design flops, 0 of 0 design latches, 240 of 240 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 25
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 16882@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_32
0.0.Hp: Proofgrid shell started at 16883@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_32
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.Ht: Proofgrid shell started at 16896@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_32
0.0.N: Trace Attempt  4	[0.05 s]
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Proofgrid shell started at 16897@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_32
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  5	[0.07 s]
0.0.Ht: Trace Attempt  1	[0.03 s]
0.0.Ht: Trace Attempt  2	[0.03 s]
0.0.Ht: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.15 s.
0.0.Ht: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.16 s.
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.17 s.
0.0.Ht: Trace Attempt  5	[0.05 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.Ht: Trace Attempt  6	[0.05 s]
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.18 s.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.19 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.19 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.20 s.
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  5	[0.14 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.23 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.23 s].
0.0.Ht: Trace Attempt  7	[0.07 s]
0.0.Ht: Trace Attempt  8	[0.08 s]
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.21 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.22 s.
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.22 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.Ht: Trace Attempt  9	[0.19 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.06 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.06 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.09 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt 10	[0.23 s]
0.0.Ht: A trace with 10 cycles was found. [0.46 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert" in 0.46 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.46 s.
0.0.Ht: A trace with 10 cycles was found. [0.46 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert" in 0.47 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.47 s.
0.0.Ht: Trace Attempt 11	[0.61 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.82 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.82 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.82 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.78 s.
0.0.Hp: A proof was found: No trace exists. [0.82 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.79 s.
0.0.Hp: A proof was found: No trace exists. [0.82 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.79 s.
0: ProofGrid usable level: 3
0.0.N: Trace Attempt  1	[0.81 s]
0.0.N: Trace Attempt  2	[0.81 s]
0.0.N: Trace Attempt  3	[0.84 s]
0.0.N: Trace Attempt  4	[0.84 s]
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.26]
0.0.Hp: A proof was found: No trace exists. [1.26 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.22 s.
0.0.Hp: A proof was found: No trace exists. [1.26 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.22 s.
0.0.Hp: A proof was found: No trace exists. [1.26 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.22 s.
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 18	[1.19 s]
0.0.Ht: Interrupted. [0.66 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.92 s].
0.0.N: Trace Attempt  6	[0.86 s]
0.0.N: All properties either determined or skipped. [1.15 s]
0.0.N: Exited with Success (@ 1.27 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 1.27 s)
0.0.Hp: All properties determined. [1.12 s]
0.0.Hp: Exited with Success (@ 1.27 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.91 s].
0.0.B: Trace Attempt 16	[0.78 s]
0.0.B: All properties either determined or skipped. [1.04 s]
0.0.B: Exited with Success (@ 1.28 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.19        1.26        0.00       87.01 %
     Hp        0.10        1.26        0.00       92.81 %
     Ht        0.05        1.21        0.00       95.97 %
      B        0.06        1.20        0.00       95.28 %
    all        0.10        1.23        0.00       92.57 %

    Data read    : 288.81 kiB
    Data written : 4.98 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 27
                 assertions                   : 14
                  - proven                    : 12 (85.7143%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (14.2857%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 13
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 13 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
[<embedded>] % include {do.tcl}
%% clear -all
ERROR at line 1 in file do.tcl, more info in Tcl-variable errorInfo
INFO (IPF036): Starting proof on task: "<embedded>", 27 properties to prove with 0 already proven/unreachable
ERROR (EPF033): This command is not allowed while a background proof is in progress.
    Use "prove -stop" to stop the current proof process or, if you have disabled parallel proof mode, re-enable it with "set_parallel_proof_mode on".

INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 0 of 0 design latches, 240 of 240 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 25
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 17026@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_33
0.0.Hp: Proofgrid shell started at 17027@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_33
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.B: Proofgrid shell started at 17041@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_33
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.Ht: Proofgrid shell started at 17040@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_33
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.08 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.08 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.15 s.
0.0.Ht: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  4	[0.03 s]
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.16 s.
0.0.N: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.17 s.
0.0.Ht: Trace Attempt  5	[0.04 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.Ht: Trace Attempt  6	[0.04 s]
0.0.Ht: A trace with 6 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.18 s.
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.18 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.18 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.18 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.23 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.19 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.01 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.02 s].
0.0.Ht: Trace Attempt  7	[0.06 s]
0.0.Ht: Trace Attempt  8	[0.07 s]
0.0.Ht: A trace with 8 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.21 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.21 s.
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  9	[0.17 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.03 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt 10	[0.18 s]
0.0.Ht: A trace with 10 cycles was found. [0.32 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.32 s.
0.0.Ht: A trace with 10 cycles was found. [0.37 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.37 s.
0.0.Ht: Trace Attempt 11	[0.41 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.81 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.77 s.
0.0.Hp: A proof was found: No trace exists. [0.81 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.77 s.
0.0.Hp: A proof was found: No trace exists. [0.81 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.77 s.
0.0.Hp: A proof was found: No trace exists. [0.81 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.77 s.
0.0.Hp: A proof was found: No trace exists. [0.81 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.77 s.
0: ProofGrid usable level: 5
0.0.N: Trace Attempt  1	[1.01 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.95 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.00 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  4	[0.06 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [1.58 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.54 s.
0.0.Hp: A proof was found: No trace exists. [1.58 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.54 s.
0.0.Hp: A proof was found: No trace exists. [1.58 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.54 s.
0.0.Hp: Lemmas used(7): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.89]
0.0.Hp: A proof was found: No trace exists. [1.89 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert" was proven in 1.85 s.
0.0.Hp: A proof was found: No trace exists. [1.89 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert" was proven in 1.85 s.
0.0.Hp: All properties determined. [1.78 s]
0.0.Hp: Exited with Success (@ 1.90 s)
0: ProofGrid usable level: 0
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[0.60 s].
0.0.N: Trace Attempt 14	[0.60 s]
0.0.N: All properties either determined or skipped. [1.55 s]
0.0.Ht: Interrupted (multi)
0.0.N: Exited with Success (@ 1.90 s)
0.0.Ht: Trace Attempt 24	[1.74 s]
0.0.Ht: Interrupted. [1.29 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[0.59 s].
0.0.Ht: Exited with Success (@ 1.94 s)
0.0.B: Trace Attempt 12	[0.51 s]
0.0.B: All properties either determined or skipped. [1.31 s]
0.0.B: Exited with Success (@ 1.94 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.21        1.89        0.00       89.82 %
     Hp        0.13        1.89        0.00       93.56 %
     Ht        0.12        1.78        0.00       93.88 %
      B        0.07        1.82        0.00       96.52 %
    all        0.13        1.85        0.00       93.35 %

    Data read    : 289.62 kiB
    Data written : 5.44 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 27
                 assertions                   : 14
                  - proven                    : 14 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 13
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 13 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 27 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1623 of 1630 design flops, 0 of 0 design latches, 240 of 240 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 25
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 17159@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_34
0.0.N: Proofgrid shell started at 17158@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_34
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.03 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Proofgrid shell started at 17173@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_34
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  5	[0.05 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.Ht: Proofgrid shell started at 17172@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_34
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.08 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.08 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.09 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  1	[0.04 s]
0.0.Ht: Trace Attempt  2	[0.04 s]
0.0.Ht: A trace with 2 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.12 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.Ht: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.Ht: Trace Attempt  4	[0.06 s]
0.0.Ht: A trace with 4 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.13 s.
0.0.Ht: A trace with 4 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.14 s.
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  5	[0.07 s]
0.0.Ht: Trace Attempt  6	[0.07 s]
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.14 s.
0.0.B: Trace Attempt  4	[0.05 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.17 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.Ht: A trace with 6 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.16 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.16 s.
0.0.N: Trace Attempt  1	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.17 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.16 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.09 s]
0.0.Ht: Trace Attempt  8	[0.10 s]
0.0.Ht: A trace with 8 cycles was found. [0.11 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.17 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.11 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.19 s.
0.0.Ht: Trace Attempt  9	[0.17 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.N: Trace Attempt  1	[0.15 s]
0.0.N: Trace Attempt  2	[0.15 s]
0.0.N: Trace Attempt  3	[0.15 s]
0.0.N: Trace Attempt  5	[0.15 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.15 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.06 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.06 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.07 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.Ht: Trace Attempt 10	[0.20 s]
0.0.Ht: A trace with 10 cycles was found. [0.36 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert" in 0.35 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.35 s.
0.0.B: Trace Attempt  5	[0.10 s]
0.0.Ht: A trace with 10 cycles was found. [0.37 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert" in 0.37 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.37 s.
0.0.Ht: Trace Attempt 11	[0.45 s]
0: ProofGrid usable level: 8
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [1.01 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 1.00 s.
0.0.Hp: A proof was found: No trace exists. [1.01 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 1.01 s.
0.0.Hp: A proof was found: No trace exists. [1.01 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 1.01 s.
0.0.Hp: A proof was found: No trace exists. [1.01 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 1.01 s.
0.0.Hp: A proof was found: No trace exists. [1.01 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 1.01 s.
0.0.N: Trace Attempt  1	[0.86 s]
0.0.N: Trace Attempt  2	[0.86 s]
0.0.N: Trace Attempt  3	[0.90 s]
0.0.N: Trace Attempt  4	[0.91 s]
0.0.N: Trace Attempt  6	[0.92 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.00 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.06 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.Hp: Lemmas used(5): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.53]
0.0.Hp: A proof was found: No trace exists. [1.53 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.53 s.
0.0.Hp: A proof was found: No trace exists. [1.53 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.53 s.
0.0.Hp: A proof was found: No trace exists. [1.53 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.53 s.
0.0.Hp: All properties determined. [1.24 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 24	[1.32 s]
0.0.Ht: Interrupted. [1.00 s]
0.0.Ht: Exited with Success (@ 1.54 s)
0: ProofGrid usable level: 0
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall"	[0.19 s].
0.0.Hp: Exited with Success (@ 1.54 s)
0.0.N: Trace Attempt  8	[0.14 s]
0.0.N: All properties either determined or skipped. [1.30 s]
0.0.N: Exited with Success (@ 1.55 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall"	[0.12 s].
0.0.B: Trace Attempt  6	[0.10 s]
0.0.B: All properties either determined or skipped. [1.08 s]
0.0.B: Exited with Success (@ 1.56 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.17        1.53        0.00       89.81 %
     Hp        0.09        1.53        0.00       94.58 %
     Ht        0.11        1.42        0.00       93.09 %
      B        0.05        1.48        0.00       96.86 %
    all        0.10        1.49        0.00       93.49 %

    Data read    : 291.41 kiB
    Data written : 5.48 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 27
                 assertions                   : 14
                  - proven                    : 12 (85.7143%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (14.2857%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 13
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 13 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 27 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 0 of 0 design latches, 240 of 240 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 25
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 17477@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_35
0.0.N: Proofgrid shell started at 17476@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_35
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Proofgrid shell started at 17491@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_35
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.Ht: Proofgrid shell started at 17490@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_35
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.03 s]
0.0.Ht: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.12 s.
0.0.Ht: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.14 s.
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.16 s.
0.0.Ht: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.13 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.21 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.21 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  6	[0.05 s]
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.17 s.
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.18 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.18 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.02 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.20 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.21 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt  7	[0.07 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.08 s]
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.22 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.24 s.
0.0.Ht: Trace Attempt  9	[0.17 s]
0.0.N: Trace Attempt  1	[0.13 s]
0.0.N: Trace Attempt  2	[0.13 s]
0.0.N: Trace Attempt  3	[0.13 s]
0.0.N: Trace Attempt  5	[0.13 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.13 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.06 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.06 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.04 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.Ht: Trace Attempt 10	[0.18 s]
0.0.Ht: A trace with 10 cycles was found. [0.35 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.37 s.
0.0.Ht: A trace with 10 cycles was found. [0.42 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.42 s.
0.0.Ht: Trace Attempt 11	[0.50 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.86 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.82 s.
0.0.Hp: A proof was found: No trace exists. [0.86 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.82 s.
0.0.Hp: A proof was found: No trace exists. [0.86 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.82 s.
0.0.Hp: A proof was found: No trace exists. [0.86 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.82 s.
0.0.Hp: A proof was found: No trace exists. [0.86 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.82 s.
0: ProofGrid usable level: 5
0.0.N: Trace Attempt  1	[0.80 s]
0.0.N: Trace Attempt  2	[0.81 s]
0.0.N: Trace Attempt  3	[0.84 s]
0.0.N: Trace Attempt  4	[0.85 s]
0.0.N: Trace Attempt  6	[0.87 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.94 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.97 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [1.66 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.62 s.
0.0.Hp: A proof was found: No trace exists. [1.66 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.62 s.
0.0.Hp: A proof was found: No trace exists. [1.66 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.62 s.
0: ProofGrid usable level: 2
0.0.Hp: Lemmas used(7): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.96]
0.0.Hp: A proof was found: No trace exists. [1.96 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert" was proven in 1.93 s.
0.0.Hp: A proof was found: No trace exists. [1.96 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert" was proven in 1.93 s.
0.0.Hp: All properties determined. [1.71 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 22	[1.79 s]
0.0.Ht: Interrupted. [1.16 s]
0.0.Ht: Exited with Success (@ 1.97 s)
0: ProofGrid usable level: 0
0.0.Hp: Exited with Success (@ 1.98 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[0.67 s].
0.0.B: Trace Attempt 14	[0.55 s]
0.0.B: All properties either determined or skipped. [1.50 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[0.71 s].
0.0.N: Trace Attempt 20	[0.67 s]
0.0.N: All properties either determined or skipped. [1.75 s]
0.0.N: Exited with Success (@ 1.99 s)
0.0.B: Exited with Success (@ 1.99 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.19        1.96        0.00       91.25 %
     Hp        0.09        1.96        0.00       95.76 %
     Ht        0.08        1.88        0.00       95.99 %
      B        0.07        1.90        0.00       96.61 %
    all        0.11        1.93        0.00       94.82 %

    Data read    : 291.80 kiB
    Data written : 5.34 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 27
                 assertions                   : 14
                  - proven                    : 14 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 13
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 13 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 27 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 0 of 0 design latches, 240 of 240 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.034s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 25
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 17631@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_36
0.0.N: Proofgrid shell started at 17630@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_36
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Proofgrid shell started at 17645@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_36
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.Ht: Proofgrid shell started at 17644@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_36
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.12 s.
0.0.Ht: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.15 s.
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.16 s.
0.0.Ht: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  1	[0.15 s]
0.0.N: Trace Attempt  2	[0.15 s]
0.0.N: Trace Attempt  3	[0.15 s]
0.0.Ht: Trace Attempt  6	[0.05 s]
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.19 s.
0.0.N: Trace Attempt  5	[0.15 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.16 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.27 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.27 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.21 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.21 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.22 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.28 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt  7	[0.07 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.07 s]
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.24 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.25 s.
0.0.Ht: Trace Attempt  9	[0.17 s]
0.0.N: Trace Attempt  1	[0.13 s]
0.0.N: Trace Attempt  2	[0.13 s]
0.0.N: Trace Attempt  3	[0.13 s]
0.0.N: Trace Attempt  5	[0.13 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.13 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.08 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.08 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.05 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  5	[0.08 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt 10	[0.21 s]
0.0.Ht: A trace with 10 cycles was found. [0.36 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.37 s.
0.0.Ht: A trace with 10 cycles was found. [0.37 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert" in 0.38 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.38 s.
0.0.Ht: Trace Attempt 11	[0.44 s]
0: ProofGrid usable level: 9
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [1.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 1.00 s.
0.0.Hp: A proof was found: No trace exists. [1.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 1.00 s.
0.0.Hp: A proof was found: No trace exists. [1.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 1.00 s.
0.0.Hp: A proof was found: No trace exists. [1.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 1.00 s.
0.0.Hp: A proof was found: No trace exists. [1.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 1.00 s.
0.0.N: Trace Attempt 18	[0.93 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.92 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.95 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  5	[0.09 s]
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [1.72 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.68 s.
0.0.Hp: A proof was found: No trace exists. [1.72 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.69 s.
0.0.Hp: A proof was found: No trace exists. [1.72 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.69 s.
0.0.Hp: Lemmas used(7): ?2
0: ProofGrid usable level: 1
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.92]
0.0.Hp: A proof was found: No trace exists. [1.92 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert" was proven in 1.89 s.
0.0.Hp: All properties determined. [1.56 s]
0.0.Ht: Interrupted (multi)
0.0.Hp: Exited with Success (@ 1.93 s)
0: ProofGrid usable level: 0
0.0.Ht: Trace Attempt 22	[1.73 s]
0.0.Ht: Interrupted. [1.21 s]
0.0.Ht: Exited with Success (@ 1.94 s)
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[0.63 s].
0.0.N: Trace Attempt 10	[0.42 s]
0.0.N: All properties either determined or skipped. [1.49 s]
0.0.N: Exited with Success (@ 1.95 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[0.62 s].
0.0.B: Trace Attempt 14	[0.54 s]
0.0.B: All properties either determined or skipped. [1.72 s]
0.0.B: Exited with Success (@ 1.97 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.19        1.92        0.00       91.19 %
     Hp        0.09        1.92        0.00       95.64 %
     Ht        0.11        1.82        0.00       94.44 %
      B        0.05        1.87        0.00       97.49 %
    all        0.11        1.88        0.00       94.62 %

    Data read    : 291.23 kiB
    Data written : 5.34 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 27
                 assertions                   : 14
                  - proven                    : 13 (92.8571%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.14286%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 13
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 13 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 27 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 0 of 0 design latches, 240 of 240 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.032s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 25
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 18064@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_37
0.0.Hp: Proofgrid shell started at 18065@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_37
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Proofgrid shell started at 18079@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_37
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.Ht: Proofgrid shell started at 18078@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_37
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.12 s.
0.0.Ht: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.13 s.
0.0.N: Trace Attempt  1	[0.13 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  5	[0.14 s]
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.14 s.
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.22 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.22 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  5	[0.04 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.17 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  6	[0.04 s]
0.0.Ht: A trace with 6 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.14 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.01 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.16 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.16 s.
0.0.N: Trace Attempt  1	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.17 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.03 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.06 s]
0.0.Ht: Trace Attempt  8	[0.07 s]
0.0.Ht: A trace with 8 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.18 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.19 s.
0.0.Ht: Trace Attempt  9	[0.15 s]
0.0.N: Trace Attempt  1	[0.15 s]
0.0.N: Trace Attempt  2	[0.15 s]
0.0.N: Trace Attempt  3	[0.15 s]
0.0.N: Trace Attempt  5	[0.15 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.16 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.05 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.05 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.06 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.08 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt 10	[0.18 s]
0.0.Ht: A trace with 10 cycles was found. [0.39 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.40 s.
0.0.Ht: A trace with 10 cycles was found. [0.40 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert" in 0.40 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.40 s.
0.0.Ht: Trace Attempt 11	[0.51 s]
0: ProofGrid usable level: 9
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [1.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 1.01 s.
0.0.Hp: A proof was found: No trace exists. [1.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 1.01 s.
0.0.Hp: A proof was found: No trace exists. [1.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 1.01 s.
0.0.Hp: A proof was found: No trace exists. [1.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 1.01 s.
0.0.Hp: A proof was found: No trace exists. [1.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 1.01 s.
0.0.N: Trace Attempt  1	[0.85 s]
0.0.N: Trace Attempt  2	[0.85 s]
0.0.N: Trace Attempt  3	[0.89 s]
0.0.N: Trace Attempt  4	[0.90 s]
0.0.N: Trace Attempt  6	[0.91 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.00 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.06 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [1.73 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.69 s.
0.0.Hp: A proof was found: No trace exists. [1.73 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.69 s.
0.0.Hp: A proof was found: No trace exists. [1.73 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.69 s.
0: ProofGrid usable level: 1
0.0.Hp: Lemmas used(7): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.95]
0.0.Hp: A proof was found: No trace exists. [1.95 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert" was proven in 1.91 s.
0.0.Hp: All properties determined. [1.68 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 26	[1.85 s]
0.0.Ht: Interrupted. [1.38 s]
0.0.Ht: Exited with Success (@ 1.97 s)
0: ProofGrid usable level: 0
0.0.Hp: Exited with Success (@ 1.97 s)
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[0.65 s].
0.0.N: Trace Attempt 18	[0.63 s]
0.0.N: All properties either determined or skipped. [1.69 s]
0.0.N: Exited with Success (@ 1.97 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[0.58 s].
0.0.B: Trace Attempt 14	[0.50 s]
0.0.B: All properties either determined or skipped. [1.78 s]
0.0.B: Exited with Success (@ 1.99 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.18        1.95        0.00       91.68 %
     Hp        0.10        1.95        0.00       95.32 %
     Ht        0.11        1.84        0.00       94.49 %
      B        0.07        1.87        0.00       96.17 %
    all        0.11        1.90        0.00       94.37 %

    Data read    : 292.58 kiB
    Data written : 5.55 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 27
                 assertions                   : 14
                  - proven                    : 13 (92.8571%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.14286%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 13
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 13 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/assumptions.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/assumptions.sv'
[ERROR (VERI-1137)] checkers/assumptions.sv(2): syntax error near input
[ERROR (VERI-2344)] checkers/assumptions.sv(2): SystemVerilog 2009 keyword input used in incorrect context
Summary of errors detected:
	[ERROR (VERI-1137)] checkers/assumptions.sv(2): syntax error near input
	[ERROR (VERI-2344)] checkers/assumptions.sv(2): SystemVerilog 2009 keyword input used in incorrect context
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/assumptions.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/assumptions.sv'
[ERROR (VERI-1137)] checkers/assumptions.sv(2): syntax error near input
[ERROR (VERI-2344)] checkers/assumptions.sv(2): SystemVerilog 2009 keyword input used in incorrect context
Summary of errors detected:
	[ERROR (VERI-1137)] checkers/assumptions.sv(2): syntax error near input
	[ERROR (VERI-2344)] checkers/assumptions.sv(2): SystemVerilog 2009 keyword input used in incorrect context
ERROR at line 7 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/assumptions.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/assumptions.sv'
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
[INFO (VERI-1018)] checkers/assumptions.sv(1): compiling module 'assumptions'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
INFO (IPF036): Starting proof on task: "<embedded>", 27 properties to prove with 0 already proven/unreachable
background 0
background 0
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 0 of 0 design latches, 241 of 241 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.034s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 25
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 18823@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_38
0.0.N: Proofgrid shell started at 18822@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_38
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.04 s]
0.0.B: Proofgrid shell started at 18837@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_38
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
INFO (IPF055): 0.0.B: A counterexample (cex) with 2 cycles was found for the property ":noConflict" in 0.02 s.
INFO (IPF047): 0.0.B: The cover property ":live" was covered in 2 cycles in 0.02 s.
use check_assumptions -show to show this property in the property table
0.0.B: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.B: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.02 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.02 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.N: Trace Attempt  5	[0.07 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.04 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: A proof was found: No trace exists. [0.01 s]
INFO (IPF051): 0.0.B: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was proven unreachable in 0.01 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.01 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.01 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.B: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.01 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.01 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.Ht: Proofgrid shell started at 18836@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_38
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.01 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.10]
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was proven unreachable in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Ht: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was proven unreachable in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Ht: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert" was proven in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert:precondition1" was proven unreachable in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Ht: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert" was proven in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert:precondition1" was proven unreachable in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Ht: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was proven unreachable in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Ht: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was proven unreachable in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was proven unreachable in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Ht: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was proven unreachable in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Ht: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Ht: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was proven unreachable in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Ht: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was proven unreachable in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Ht: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was proven unreachable in 0.00 s.
0.0.Ht: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was proven unreachable in 0.00 s.
0.0.Ht: Overconstrained at 2 [0.00 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: Exited with Success (@ 0.11 s)
0: ProofGrid usable level: 0
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1"	[0.01 s].
0.0.B: All properties either determined or skipped. [0.04 s]
0.0.B: Exited with Success (@ 0.11 s)
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [0.07 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1"	[0.01 s].
0.0.N: All properties either determined or skipped. [0.09 s]
0.0.N: Exited with Success (@ 0.11 s)
0.0.Hp: Exited with Success (@ 0.11 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.19        0.10        0.00       35.95 %
     Hp        0.09        0.11        0.00       53.42 %
     Ht        0.10        0.00        0.00        3.75 %
      B        0.05        0.05        0.00       49.02 %
    all        0.11        0.07        0.00       38.00 %

    Data read    : 3.89 kiB
    Data written : 3.08 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
WARNING (WAS006): The task is inconsistent at cycle 2.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 28
                 assertions                   : 15
                  - proven                    : 14 (93.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (6.66667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 13
                  - unreachable               : 13 (100%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/assumptions.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/assumptions.sv'
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 27 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 0 of 0 design latches, 240 of 240 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 25
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 18938@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_39
0.0.N: Proofgrid shell started at 18937@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_39
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Proofgrid shell started at 18952@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_39
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Proofgrid shell started at 18951@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_39
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  1	[0.13 s]
0.0.N: Trace Attempt  2	[0.13 s]
0.0.N: Trace Attempt  3	[0.13 s]
0.0.N: Trace Attempt  5	[0.13 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.13 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.09 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.09 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  1	[0.04 s]
0.0.Ht: Trace Attempt  2	[0.04 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.05 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: A trace with 2 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.12 s.
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.Ht: A trace with 4 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.15 s.
0.0.Ht: A trace with 4 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.15 s.
0.0.Ht: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.Ht: Trace Attempt  6	[0.06 s]
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.18 s.
0.0.N: Trace Attempt  2	[0.03 s]
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.19 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.19 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.16 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.17 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.20 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.09 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.09 s]
0.0.Ht: A trace with 8 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.22 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.24 s.
0.0.Ht: Trace Attempt  9	[0.16 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.13 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.05 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.05 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.05 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.N: Trace Attempt  4	[0.11 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.N: Trace Attempt  5	[0.13 s]
0.0.Ht: Trace Attempt 10	[0.20 s]
0.0.Ht: A trace with 10 cycles was found. [0.34 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.34 s.
0.0.Ht: A trace with 10 cycles was found. [0.38 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.39 s.
0.0.Ht: Trace Attempt 11	[0.43 s]
0: ProofGrid usable level: 10
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [1.13 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 1.09 s.
0.0.Hp: A proof was found: No trace exists. [1.13 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 1.09 s.
0.0.Hp: A proof was found: No trace exists. [1.13 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 1.09 s.
0.0.Hp: A proof was found: No trace exists. [1.13 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 1.10 s.
0.0.Hp: A proof was found: No trace exists. [1.13 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 1.10 s.
0.0.N: Trace Attempt 18	[0.94 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.95 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.04 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0: ProofGrid usable level: 5
0.0.N: Trace Attempt  1	[0.63 s]
0.0.N: Trace Attempt  2	[0.63 s]
0.0.N: Trace Attempt  3	[0.67 s]
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [2.08 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 2.04 s.
0.0.Hp: A proof was found: No trace exists. [2.08 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 2.04 s.
0.0.Hp: A proof was found: No trace exists. [2.08 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 2.04 s.
0.0.N: Trace Attempt 10	[0.77 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[1.00 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[1.02 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.Hp: Lemmas used(7): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [2.52]
0.0.Hp: A proof was found: No trace exists. [2.52 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert" was proven in 2.48 s.
0.0.Hp: A proof was found: No trace exists. [2.52 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert" was proven in 2.48 s.
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 22	[2.30 s]
0.0.Ht: Interrupted. [1.70 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert"	[0.22 s].
0.0.N: Trace Attempt 10	[0.20 s]
0.0.N: All properties either determined or skipped. [2.13 s]
0.0.Ht: Exited with Success (@ 2.53 s)
0: ProofGrid usable level: 0
0.0.Hp: All properties determined. [1.98 s]
0.0.Hp: Exited with Success (@ 2.53 s)
0.0.N: Exited with Success (@ 2.54 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert"	[0.12 s].
0.0.B: Trace Attempt  7	[0.10 s]
0.0.B: All properties either determined or skipped. [2.24 s]
0.0.B: Exited with Success (@ 2.54 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.19        2.52        0.00       93.08 %
     Hp        0.10        2.52        0.00       96.19 %
     Ht        0.09        2.43        0.00       96.34 %
      B        0.08        2.44        0.00       96.88 %
    all        0.11        2.48        0.00       95.58 %

    Data read    : 294.49 kiB
    Data written : 5.57 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 27
                 assertions                   : 14
                  - proven                    : 14 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 13
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 13 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/assumptions.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/assumptions.sv'
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 27 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 0 of 0 design latches, 240 of 240 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 25
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 19101@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_40
0.0.N: Proofgrid shell started at 19100@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_40
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.Ht: Proofgrid shell started at 19114@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_40
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.12 s.
0.0.Ht: Trace Attempt  3	[0.02 s]
0.0.Ht: Trace Attempt  4	[0.03 s]
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.13 s.
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.15 s.
0.0.Ht: Trace Attempt  5	[0.04 s]
0.0.Ht: Trace Attempt  6	[0.04 s]
0.0.Ht: A trace with 6 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.17 s.
0.0.Ht: A trace with 6 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.18 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.18 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.21 s.
0.0.B: Proofgrid shell started at 19115@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_40
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.22 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.22 s].
0.0.Ht: Trace Attempt  7	[0.05 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.06 s]
0.0.Ht: A trace with 8 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.25 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.25 s.
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Ht: Trace Attempt  9	[0.14 s]
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.Ht: Trace Attempt 10	[0.16 s]
0.0.Ht: A trace with 10 cycles was found. [0.23 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.27 s.
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.02 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.02 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  3	[0.09 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.Ht: A trace with 10 cycles was found. [0.26 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.31 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.06 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.Ht: Trace Attempt 11	[0.30 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.05 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.11 s]
0.0.B: Trace Attempt  5	[0.14 s]
0: ProofGrid usable level: 10
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [1.10 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 1.06 s.
0.0.Hp: A proof was found: No trace exists. [1.10 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 1.06 s.
0.0.Hp: A proof was found: No trace exists. [1.10 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 1.06 s.
0.0.Hp: A proof was found: No trace exists. [1.10 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 1.06 s.
0.0.Hp: A proof was found: No trace exists. [1.10 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 1.06 s.
0.0.N: Trace Attempt  1	[0.87 s]
0.0.N: Trace Attempt  2	[0.87 s]
0.0.N: Trace Attempt  3	[0.92 s]
0.0.N: Trace Attempt  4	[0.93 s]
0.0.N: Trace Attempt  6	[0.95 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.97 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.01 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0: ProofGrid usable level: 5
0.0.N: Trace Attempt  1	[0.68 s]
0.0.N: Trace Attempt  2	[0.68 s]
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [1.99 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.95 s.
0.0.Hp: A proof was found: No trace exists. [1.99 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.95 s.
0.0.Hp: A proof was found: No trace exists. [1.99 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.95 s.
0.0.N: Trace Attempt  3	[0.71 s]
0.0.N: Trace Attempt 10	[0.82 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[1.00 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Hp: Lemmas used(7): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [2.33]
0.0.Hp: A proof was found: No trace exists. [2.33 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert" was proven in 2.29 s.
0.0.Hp: A proof was found: No trace exists. [2.33 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert" was proven in 2.29 s.
0.0.Hp: All properties determined. [1.94 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 28	[2.19 s]
0.0.Ht: Interrupted. [1.87 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.Hp: Exited with Success (@ 2.34 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 2.34 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_a_forward_assert"	[0.96 s].
0.0.B: Trace Attempt 18	[0.83 s]
0.0.B: All properties either determined or skipped. [1.82 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.alu_b_forward_assert"	[0.03 s].
0.0.B: Exited with Success (@ 2.35 s)
0.0.N: All properties either determined or skipped. [2.13 s]
0.0.N: Exited with Success (@ 2.35 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.19        2.33        0.00       92.40 %
     Hp        0.10        2.33        0.00       95.97 %
     Ht        0.06        2.27        0.00       97.62 %
      B        0.19        2.14        0.00       91.98 %
    all        0.13        2.27        0.00       94.47 %

    Data read    : 292.99 kiB
    Data written : 5.83 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 27
                 assertions                   : 14
                  - proven                    : 14 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 13
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 13 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/assumptions.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/assumptions.sv'
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 29 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 0 of 0 design latches, 306 of 306 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.035s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 19464@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_41
0.0.N: Proofgrid shell started at 19463@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_41
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.Ht: Proofgrid shell started at 19477@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_41
0.0.N: Trace Attempt  5	[0.06 s]
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.04 s]
0.0.Ht: Trace Attempt  2	[0.05 s]
0.0.Ht: A trace with 2 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.14 s.
0.0.B: Proofgrid shell started at 19478@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_41
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.19 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.19 s].
0.0.Ht: Trace Attempt  3	[0.06 s]
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  4	[0.06 s]
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: A trace with 4 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.17 s.
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: A trace with 4 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.17 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  5	[0.07 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  6	[0.08 s]
0.0.Ht: A trace with 6 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.17 s.
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.03 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.Ht: A trace with 6 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.18 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.18 s.
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.04 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.19 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.10 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.11 s]
0.0.Ht: A trace with 8 cycles was found. [0.11 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.21 s.
0.0.Ht: A trace with 8 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.21 s.
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.04 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.04 s].
0.0.Ht: Trace Attempt  9	[0.17 s]
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.05 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.09 s]
0.0.Ht: Trace Attempt 10	[0.21 s]
0.0.Ht: A trace with 10 cycles was found. [0.34 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.34 s.
0.0.Ht: A trace with 10 cycles was found. [0.38 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.37 s.
0.0.Ht: A trace with 10 cycles was found. [0.39 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert" in 0.39 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.39 s.
0.0.Ht: Trace Attempt 11	[0.47 s]
0: ProofGrid usable level: 10
0.0.N: Trace Attempt  1	[0.82 s]
0.0.N: Trace Attempt  2	[0.82 s]
0.0.N: Trace Attempt  3	[0.85 s]
0.0.N: Trace Attempt  4	[0.86 s]
0.0.N: Trace Attempt  6	[0.87 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.96 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.01 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [1.33 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 1.29 s.
0.0.Hp: A proof was found: No trace exists. [1.33 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 1.29 s.
0.0.Hp: A proof was found: No trace exists. [1.33 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 1.29 s.
0.0.Hp: A proof was found: No trace exists. [1.33 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 1.30 s.
0.0.Hp: A proof was found: No trace exists. [1.33 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 1.30 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  1	[0.62 s]
0.0.N: Trace Attempt  2	[0.62 s]
0.0.N: Trace Attempt  3	[0.65 s]
0: ProofGrid usable level: 5
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [2.19 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 2.16 s.
0.0.Hp: A proof was found: No trace exists. [2.19 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 2.16 s.
0.0.Hp: A proof was found: No trace exists. [2.19 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 2.16 s.
0.0.N: Trace Attempt 10	[0.74 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[1.00 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.96 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.Hp: Lemmas used(7): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [2.68]
0.0.Hp: A proof was found: No trace exists. [2.68 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert" was proven in 2.65 s.
0.0.Hp: A proof was found: No trace exists. [2.68 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert" was proven in 2.65 s.
0.0.Hp: All properties determined. [2.18 s]
0.0.Hp: Exited with Success (@ 2.70 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 28	[2.63 s]
0.0.Ht: Interrupted. [2.08 s]
0.0.Ht: Exited with Success (@ 2.72 s)
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.47 s].
0.0.N: Trace Attempt 11	[0.46 s]
0.0.N: All properties either determined or skipped. [2.60 s]
0.0.N: Exited with Success (@ 2.73 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.46 s].
0.0.B: Trace Attempt 12	[0.39 s]
0.0.B: All properties either determined or skipped. [2.39 s]
0.0.B: Exited with Success (@ 2.75 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.18        2.68        0.00       93.57 %
     Hp        0.09        2.68        0.00       96.68 %
     Ht        0.06        2.62        0.00       97.65 %
      B        0.12        2.56        0.00       95.68 %
    all        0.11        2.64        0.00       95.86 %

    Data read    : 331.73 kiB
    Data written : 6.15 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 29
                 assertions                   : 15
                  - proven                    : 14 (93.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (6.66667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 14
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 14 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/assumptions.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/assumptions.sv'
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 29 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 0 of 0 design latches, 242 of 242 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 19615@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_42
0.0.N: Proofgrid shell started at 19614@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_42
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.03 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Proofgrid shell started at 19629@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_42
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.Ht: Proofgrid shell started at 19628@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_42
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.11 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.11 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.11 s.
0.0.B: Trace Attempt  2	[0.03 s]
0.0.Ht: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  4	[0.03 s]
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.14 s.
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.16 s.
0.0.B: Trace Attempt  3	[0.05 s]
0.0.Ht: Trace Attempt  5	[0.04 s]
0.0.Ht: Trace Attempt  6	[0.04 s]
0.0.Ht: A trace with 6 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.16 s.
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.18 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.18 s.
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.24 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.25 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.20 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.22 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.06 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.07 s]
0.0.Ht: A trace with 8 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.21 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.22 s.
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.02 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.03 s].
0.0.Ht: Trace Attempt  9	[0.15 s]
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.04 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  4	[0.08 s]
0.0.N: Trace Attempt  5	[0.09 s]
0.0.Ht: Trace Attempt 10	[0.18 s]
0.0.Ht: A trace with 10 cycles was found. [0.28 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.28 s.
0.0.B: Trace Attempt  1	[0.03 s]
0.0.Ht: A trace with 10 cycles was found. [0.29 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.30 s.
0.0.B: Trace Attempt  2	[0.05 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.Ht: A trace with 10 cycles was found. [0.32 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert" in 0.32 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.32 s.
0.0.B: Trace Attempt  4	[0.09 s]
0.0.Ht: Trace Attempt 11	[0.36 s]
0.0.B: Trace Attempt  5	[0.12 s]
0: ProofGrid usable level: 10
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [1.01 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 1.01 s.
0.0.Hp: A proof was found: No trace exists. [1.01 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 1.01 s.
0.0.Hp: A proof was found: No trace exists. [1.01 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 1.01 s.
0.0.Hp: A proof was found: No trace exists. [1.01 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 1.01 s.
0.0.Hp: A proof was found: No trace exists. [1.01 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 1.01 s.
0.0.N: Trace Attempt  1	[1.01 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.94 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.97 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [1.81 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.80 s.
0.0.Hp: A proof was found: No trace exists. [1.81 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.80 s.
0.0.Hp: A proof was found: No trace exists. [1.81 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.80 s.
0: ProofGrid usable level: 2
0.0.N: Trace Attempt  1	[0.78 s]
0.0.N: Trace Attempt  2	[0.79 s]
0.0.N: Trace Attempt  3	[0.82 s]
0.0.Hp: Lemmas used(7): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [2.11]
0.0.Hp: A proof was found: No trace exists. [2.11 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert" was proven in 2.10 s.
0.0.Hp: A proof was found: No trace exists. [2.11 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert" was proven in 2.10 s.
0.0.Hp: All properties determined. [1.99 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 22	[1.67 s]
0.0.Ht: Interrupted. [1.77 s]
0.0.Hp: Exited with Success (@ 2.12 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 2.12 s)
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.85 s].
0.0.N: Trace Attempt  6	[0.83 s]
0.0.N: All properties either determined or skipped. [1.71 s]
0.0.N: Exited with Success (@ 2.15 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.85 s].
0.0.B: Trace Attempt 16	[0.77 s]
0.0.B: All properties either determined or skipped. [1.64 s]
0.0.B: Exited with Success (@ 2.15 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.17        2.11        0.00       92.54 %
     Hp        0.09        2.11        0.00       95.86 %
     Ht        0.08        2.03        0.00       96.09 %
      B        0.06        2.04        0.00       97.00 %
    all        0.10        2.07        0.00       95.32 %

    Data read    : 329.15 kiB
    Data written : 5.67 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 29
                 assertions                   : 15
                  - proven                    : 14 (93.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (6.66667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 14
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 14 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/assumptions.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/assumptions.sv'
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 29 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 0 of 0 design latches, 252 of 252 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 3, disabling: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 20276@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_43
0.0.N: Proofgrid shell started at 20275@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_43
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.B: Proofgrid shell started at 20290@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_43
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  5	[0.05 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.Ht: Proofgrid shell started at 20289@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_43
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  1	[0.11 s]
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.11 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.11 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.11 s.
0.0.N: Trace Attempt  5	[0.11 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.18 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.18 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.14 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.15 s.
0.0.N: Trace Attempt  2	[0.02 s]
0.0.Ht: Trace Attempt  5	[0.04 s]
0.0.Ht: Trace Attempt  6	[0.04 s]
0.0.Ht: A trace with 6 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.16 s.
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.22 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.18 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.18 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.06 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.19 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.06 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.07 s]
0.0.Ht: A trace with 8 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.20 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.22 s.
0.0.Ht: Trace Attempt  9	[0.13 s]
0.0.N: Trace Attempt  1	[0.18 s]
0.0.N: Trace Attempt  2	[0.18 s]
0.0.N: Trace Attempt  3	[0.19 s]
0.0.N: Trace Attempt  5	[0.19 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.19 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.05 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.05 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.Ht: Trace Attempt 10	[0.15 s]
0.0.Ht: A trace with 10 cycles was found. [0.28 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.29 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.13 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: A trace with 10 cycles was found. [0.31 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.31 s.
0.0.N: Trace Attempt  2	[0.07 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.Ht: A trace with 10 cycles was found. [0.33 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert" in 0.33 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.33 s.
0.0.N: Trace Attempt  3	[0.09 s]
0.0.N: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt 11	[0.38 s]
0.0.N: Trace Attempt  4	[0.17 s]
0.0.N: Trace Attempt  5	[0.18 s]
0: ProofGrid usable level: 10
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [1.07 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 1.03 s.
0.0.Hp: A proof was found: No trace exists. [1.07 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 1.03 s.
0.0.Hp: A proof was found: No trace exists. [1.07 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 1.03 s.
0.0.Hp: A proof was found: No trace exists. [1.07 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 1.03 s.
0.0.Hp: A proof was found: No trace exists. [1.07 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 1.04 s.
0.0.N: Trace Attempt  1	[0.95 s]
0.0.N: Trace Attempt  2	[0.95 s]
0.0.N: Trace Attempt  3	[0.98 s]
0.0.N: Trace Attempt  4	[0.99 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.00 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.97 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0: ProofGrid usable level: 5
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [1.98 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.94 s.
0.0.Hp: A proof was found: No trace exists. [1.98 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.94 s.
0.0.Hp: A proof was found: No trace exists. [1.98 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.94 s.
0.0.N: Trace Attempt  1	[0.64 s]
0.0.N: Trace Attempt  2	[0.64 s]
0.0.N: Trace Attempt  3	[0.68 s]
0.0.Hp: Lemmas used(7): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [2.28]
0.0.Hp: A proof was found: No trace exists. [2.28 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert" was proven in 2.25 s.
0.0.Hp: A proof was found: No trace exists. [2.28 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert" was proven in 2.25 s.
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 24	[2.01 s]
0.0.Ht: Interrupted. [1.81 s]
0.0.Ht: Exited with Success (@ 2.29 s)
0: ProofGrid usable level: 0
0.0.Hp: All properties determined. [1.93 s]
0.0.Hp: Exited with Success (@ 2.29 s)
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.95 s].
0.0.N: Trace Attempt 10	[0.80 s]
0.0.N: All properties either determined or skipped. [1.90 s]
0.0.N: Exited with Success (@ 2.30 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.98 s].
0.0.B: Trace Attempt 18	[0.91 s]
0.0.B: All properties either determined or skipped. [2.11 s]
0.0.B: Exited with Success (@ 2.36 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.18        2.28        0.00       92.58 %
     Hp        0.10        2.28        0.00       95.88 %
     Ht        0.10        2.18        0.00       95.70 %
      B        0.05        2.23        0.00       97.97 %
    all        0.11        2.24        0.00       95.48 %

    Data read    : 329.40 kiB
    Data written : 5.79 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 29
                 assertions                   : 15
                  - proven                    : 14 (93.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (6.66667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 14
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 14 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/assumptions.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/assumptions.sv'
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1137)] checkers/forwarding_checker.sv(30): syntax error near default
[ERROR (VERI-2344)] checkers/forwarding_checker.sv(30): SystemVerilog 2009 keyword default used in incorrect context
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(77): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] checkers/forwarding_checker.sv(30): syntax error near default
	[ERROR (VERI-2344)] checkers/forwarding_checker.sv(30): SystemVerilog 2009 keyword default used in incorrect context
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(77): module 'forwarding_checker' ignored due to previous errors
ERROR at line 8 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/assumptions.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/assumptions.sv'
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(29): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(50): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 27 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 250 of 250 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 3, disabling: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 25
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 20970@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_44
0.0.N: Proofgrid shell started at 20969@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_44
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Proofgrid shell started at 20984@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_44
0.0.Ht: Proofgrid shell started at 20983@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_44
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.11 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.11 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.11 s.
0.0.B: Trace Attempt  2	[0.02 s]
0.0.Ht: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.Ht: Trace Attempt  4	[0.03 s]
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.13 s.
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.14 s.
0.0.Ht: Trace Attempt  5	[0.04 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.Ht: Trace Attempt  6	[0.04 s]
0.0.Ht: A trace with 6 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.15 s.
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.15 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.17 s.
0.0.B: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  1	[0.15 s]
0.0.N: Trace Attempt  2	[0.15 s]
0.0.N: Trace Attempt  3	[0.15 s]
0.0.N: Trace Attempt  5	[0.15 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.15 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.23 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.23 s].
0.0.Ht: Trace Attempt  7	[0.06 s]
0.0.Ht: Trace Attempt  8	[0.07 s]
0.0.Ht: A trace with 8 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.18 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.19 s.
0.0.Ht: Trace Attempt  9	[0.15 s]
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.21 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  4	[0.08 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.N: Trace Attempt  1	[0.16 s]
0.0.N: Trace Attempt  2	[0.16 s]
0.0.N: Trace Attempt  3	[0.16 s]
0.0.N: Trace Attempt  5	[0.16 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.16 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.10 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.10 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.12 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.Ht: Trace Attempt 10	[0.19 s]
0.0.Ht: A trace with 10 cycles was found. [0.39 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.39 s.
0.0.B: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  4	[0.08 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.Ht: A trace with 10 cycles was found. [0.40 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert" in 0.41 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.41 s.
0.0.Ht: Trace Attempt 11	[0.52 s]
0: ProofGrid usable level: 9
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.98 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.94 s.
0.0.Hp: A proof was found: No trace exists. [0.98 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.94 s.
0.0.Hp: A proof was found: No trace exists. [0.98 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.94 s.
0.0.Hp: A proof was found: No trace exists. [0.98 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.94 s.
0.0.Hp: A proof was found: No trace exists. [0.98 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.94 s.
0.0.N: Trace Attempt  1	[1.00 s]
0.0.N: Trace Attempt  2	[1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.00 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.03 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.08 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [1.64 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.60 s.
0.0.Hp: A proof was found: No trace exists. [1.64 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.60 s.
0.0.Hp: A proof was found: No trace exists. [1.64 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.60 s.
0.0.Hp: Lemmas used(7): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.88]
0.0.Hp: A proof was found: No trace exists. [1.88 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert" was proven in 1.84 s.
0.0.Hp: All properties determined. [1.67 s]
0.0.Hp: Exited with Success (@ 1.90 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 22	[1.54 s]
0.0.Ht: Interrupted. [1.32 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.50 s].
0.0.N: Trace Attempt 10	[0.38 s]
0.0.N: All properties either determined or skipped. [1.48 s]
0.0.N: Exited with Success (@ 1.91 s)
0.0.Ht: Exited with Success (@ 1.91 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.47 s].
0.0.B: Trace Attempt 13	[0.41 s]
0.0.B: All properties either determined or skipped. [1.72 s]
0.0.B: Exited with Success (@ 1.92 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.19        1.88        0.00       90.69 %
     Hp        0.10        1.88        0.00       95.04 %
     Ht        0.08        1.80        0.00       95.65 %
      B        0.08        1.80        0.00       95.70 %
    all        0.11        1.84        0.00       94.19 %

    Data read    : 291.90 kiB
    Data written : 5.28 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 27
                 assertions                   : 14
                  - proven                    : 13 (92.8571%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.14286%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 13
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 13 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/assumptions.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/assumptions.sv'
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(29): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(50): 'opcode_ex_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(50): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
INFO (IPF036): Starting proof on task: "<embedded>", 27 properties to prove with 0 already proven/unreachable
background 0
background 0
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 313 of 313 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 3, disabling: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 25
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 21131@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_45
0.0.N: Proofgrid shell started at 21130@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_45
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Proofgrid shell started at 21144@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_45
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Proofgrid shell started at 21145@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_45
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.Ht: Trace Attempt  1	[0.03 s]
0.0.Ht: Trace Attempt  2	[0.03 s]
0.0.Ht: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.14 s.
0.0.B: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.19 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.19 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.B: Trace Attempt  2	[0.03 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.15 s.
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.16 s.
0.0.Ht: Trace Attempt  5	[0.05 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.16 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  6	[0.05 s]
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.17 s.
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.18 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.18 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.02 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.18 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.04 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt  7	[0.06 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.07 s]
0.0.Ht: A trace with 8 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.19 s.
0.0.Ht: A trace with 8 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.20 s.
0.0.Ht: Trace Attempt  9	[0.16 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.01 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.01 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.06 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.09 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.Ht: Trace Attempt 10	[0.19 s]
0.0.Ht: A trace with 10 cycles was found. [0.36 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.37 s.
0.0.Ht: A trace with 10 cycles was found. [0.37 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert" in 0.40 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.40 s.
0.0.Ht: Trace Attempt 11	[0.46 s]
0: ProofGrid usable level: 9
0.0.N: Trace Attempt  1	[0.93 s]
0.0.N: Trace Attempt  2	[0.93 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [1.23 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 1.18 s.
0.0.Hp: A proof was found: No trace exists. [1.23 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 1.18 s.
0.0.Hp: A proof was found: No trace exists. [1.23 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 1.18 s.
0.0.Hp: A proof was found: No trace exists. [1.23 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 1.18 s.
0.0.Hp: A proof was found: No trace exists. [1.23 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 1.18 s.
0.0.N: Trace Attempt  3	[0.98 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.99 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.98 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0: ProofGrid usable level: 4
0.0.N: Trace Attempt  1	[0.68 s]
0.0.N: Trace Attempt  2	[0.68 s]
0.0.N: Trace Attempt  3	[0.72 s]
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [2.09 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 2.05 s.
0.0.Hp: A proof was found: No trace exists. [2.09 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 2.05 s.
0.0.Hp: A proof was found: No trace exists. [2.09 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 2.05 s.
0.0.Hp: Lemmas used(7): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [2.28]
0.0.Hp: A proof was found: No trace exists. [2.28 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert" was proven in 2.24 s.
0.0.N: Trace Attempt 10	[0.88 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[1.00 s].
0.0.N: All properties either determined or skipped. [1.79 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 22	[1.87 s]
0.0.Ht: Interrupted. [1.70 s]
0.0.N: Exited with Success (@ 2.29 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 2.29 s)
0.0.Hp: All properties determined. [1.54 s]
0.0.Hp: Exited with Success (@ 2.30 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[1.05 s].
0.0.B: Trace Attempt 18	[0.98 s]
0.0.B: All properties either determined or skipped. [1.84 s]
0.0.B: Exited with Success (@ 2.36 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.19        2.28        0.00       92.34 %
     Hp        0.09        2.28        0.00       96.01 %
     Ht        0.08        2.20        0.00       96.55 %
      B        0.09        2.19        0.00       96.07 %
    all        0.11        2.24        0.00       95.19 %

    Data read    : 292.58 kiB
    Data written : 5.50 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 27
                 assertions                   : 14
                  - proven                    : 13 (92.8571%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.14286%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 13
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 13 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/assumptions.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/assumptions.sv'
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(29): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(50): 'opcode_ex_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(50): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 27 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 313 of 313 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 3, disabling: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 25
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 21356@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_46
0.0.N: Proofgrid shell started at 21355@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_46
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Proofgrid shell started at 21369@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_46
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Proofgrid shell started at 21370@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_46
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.Ht: Trace Attempt  1	[0.04 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  2	[0.04 s]
0.0.Ht: A trace with 2 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.14 s.
0.0.B: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  3	[0.05 s]
0.0.Ht: Trace Attempt  4	[0.05 s]
0.0.Ht: A trace with 4 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.15 s.
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.13 s]
0.0.N: Trace Attempt  5	[0.13 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.13 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.19 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.19 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: A trace with 4 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.15 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.14 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  5	[0.07 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  6	[0.08 s]
0.0.Ht: A trace with 6 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.17 s.
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.02 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.Ht: A trace with 6 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.17 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.17 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.02 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.19 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.Ht: Trace Attempt  7	[0.10 s]
0.0.Ht: Trace Attempt  8	[0.11 s]
0.0.Ht: A trace with 8 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.20 s.
0.0.Ht: A trace with 8 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.21 s.
0.0.Ht: Trace Attempt  9	[0.17 s]
0.0.N: Trace Attempt  1	[0.15 s]
0.0.N: Trace Attempt  2	[0.15 s]
0.0.N: Trace Attempt  3	[0.15 s]
0.0.N: Trace Attempt  5	[0.15 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.16 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.06 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.06 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.07 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  4	[0.08 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.Ht: Trace Attempt 10	[0.20 s]
0.0.Ht: A trace with 10 cycles was found. [0.36 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.36 s.
0.0.Ht: A trace with 10 cycles was found. [0.37 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert" in 0.38 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.38 s.
0.0.Ht: Trace Attempt 11	[0.49 s]
0: ProofGrid usable level: 9
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.98 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.94 s.
0.0.Hp: A proof was found: No trace exists. [0.98 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.94 s.
0.0.Hp: A proof was found: No trace exists. [0.98 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.94 s.
0.0.Hp: A proof was found: No trace exists. [0.98 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.94 s.
0.0.Hp: A proof was found: No trace exists. [0.98 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.94 s.
0.0.N: Trace Attempt  1	[1.00 s]
0.0.N: Trace Attempt  2	[1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.00 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  4	[0.07 s]
0.0.N: Trace Attempt  5	[0.08 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.08 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [1.58 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.54 s.
0.0.Hp: A proof was found: No trace exists. [1.58 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.54 s.
0.0.Hp: A proof was found: No trace exists. [1.58 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.54 s.
0.0.Hp: Lemmas used(7): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.76]
0.0.Hp: A proof was found: No trace exists. [1.76 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert" was proven in 1.72 s.
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 26	[1.68 s]
0.0.Ht: Interrupted. [1.18 s]
0.0.Hp: All properties determined. [1.49 s]
0.0.Hp: Exited with Success (@ 1.77 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 1.78 s)
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.45 s].
0.0.N: Trace Attempt 10	[0.35 s]
0.0.N: All properties either determined or skipped. [1.30 s]
0.0.N: Exited with Success (@ 1.78 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.37 s].
0.0.B: Trace Attempt 11	[0.30 s]
0.0.B: All properties either determined or skipped. [1.45 s]
0.0.B: Exited with Success (@ 1.79 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.19        1.76        0.00       90.06 %
     Hp        0.09        1.76        0.00       94.89 %
     Ht        0.07        1.69        0.00       95.82 %
      B        0.11        1.66        0.00       94.04 %
    all        0.12        1.72        0.00       93.62 %

    Data read    : 291.98 kiB
    Data written : 5.50 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 27
                 assertions                   : 14
                  - proven                    : 13 (92.8571%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.14286%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 13
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 13 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/assumptions.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/assumptions.sv'
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(29): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(50): 'opcode_ex_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(50): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 27 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 313 of 313 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.034s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 3, disabling: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 25
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 21528@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_47
0.0.N: Proofgrid shell started at 21527@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_47
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Proofgrid shell started at 21541@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_47
0.0.B: Proofgrid shell started at 21542@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_47
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.Ht: Trace Attempt  1	[0.03 s]
0.0.Ht: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.14 s.
0.0.B: Trace Attempt  2	[0.02 s]
0.0.Ht: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  4	[0.05 s]
0.0.Ht: A trace with 4 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.15 s.
0.0.Ht: A trace with 4 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.16 s.
0.0.B: Trace Attempt  3	[0.04 s]
0.0.Ht: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.20 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.20 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  6	[0.06 s]
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.18 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.02 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.20 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.20 s.
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.22 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.21 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt  7	[0.09 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.09 s]
0.0.Ht: A trace with 8 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.24 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.25 s.
0.0.B: Trace Attempt  5	[0.10 s]
0.0.Ht: Trace Attempt  9	[0.15 s]
0.0.N: Trace Attempt  1	[0.13 s]
0.0.N: Trace Attempt  2	[0.13 s]
0.0.N: Trace Attempt  3	[0.13 s]
0.0.N: Trace Attempt  5	[0.13 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.13 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.07 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.07 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.04 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  4	[0.07 s]
0.0.N: Trace Attempt  5	[0.09 s]
0.0.B: Trace Attempt  3	[0.06 s]
0.0.B: Trace Attempt  4	[0.10 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.Ht: Trace Attempt 10	[0.18 s]
0.0.Ht: A trace with 10 cycles was found. [0.37 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.38 s.
0.0.Ht: A trace with 10 cycles was found. [0.38 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert" in 0.39 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.39 s.
0.0.Ht: Trace Attempt 11	[0.47 s]
0: ProofGrid usable level: 9
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [1.06 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 1.02 s.
0.0.Hp: A proof was found: No trace exists. [1.06 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 1.02 s.
0.0.Hp: A proof was found: No trace exists. [1.06 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 1.02 s.
0.0.Hp: A proof was found: No trace exists. [1.06 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 1.02 s.
0.0.Hp: A proof was found: No trace exists. [1.06 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 1.02 s.
0.0.N: Trace Attempt  1	[0.97 s]
0.0.N: Trace Attempt  2	[0.97 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.93 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.00 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  5	[0.09 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [1.80 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.77 s.
0.0.Hp: A proof was found: No trace exists. [1.80 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.77 s.
0.0.Hp: A proof was found: No trace exists. [1.80 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.77 s.
0: ProofGrid usable level: 1
0.0.Hp: Lemmas used(7): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.99]
0.0.Hp: A proof was found: No trace exists. [1.99 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert" was proven in 1.96 s.
0.0.Hp: All properties determined. [1.58 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 22	[1.79 s]
0.0.Ht: Interrupted. [1.29 s]
0.0.Ht: Exited with Success (@ 2.00 s)
0: ProofGrid usable level: 0
0.0.Hp: Exited with Success (@ 2.00 s)
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.73 s].
0.0.N: Trace Attempt 16	[0.73 s]
0.0.N: All properties either determined or skipped. [1.59 s]
0.0.N: Exited with Success (@ 2.00 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.71 s].
0.0.B: Trace Attempt 15	[0.64 s]
0.0.B: All properties either determined or skipped. [1.48 s]
0.0.B: Exited with Success (@ 2.05 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.18        1.99        0.00       91.75 %
     Hp        0.09        1.99        0.00       95.78 %
     Ht        0.06        1.93        0.00       97.11 %
      B        0.06        1.93        0.00       96.83 %
    all        0.10        1.96        0.00       95.29 %

    Data read    : 291.80 kiB
    Data written : 5.37 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 27
                 assertions                   : 14
                  - proven                    : 13 (92.8571%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.14286%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 13
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 13 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/assumptions.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/assumptions.sv'
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(29): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(50): 'opcode_ex_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(50): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 27 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 313 of 313 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.034s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 3, disabling: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 25
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 21640@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_48
0.0.N: Proofgrid shell started at 21639@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_48
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Proofgrid shell started at 21653@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_48
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Proofgrid shell started at 21654@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_48
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.13 s.
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.Ht: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  4	[0.03 s]
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.14 s.
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.15 s.
0.0.Ht: Trace Attempt  5	[0.04 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  6	[0.04 s]
0.0.Ht: A trace with 6 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.15 s.
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.19 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.19 s.
0.0.B: Trace Attempt  2	[0.03 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.23 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.23 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.20 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.07 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.06 s]
0.0.Ht: Trace Attempt  8	[0.07 s]
0.0.Ht: A trace with 8 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.22 s.
0.0.Ht: A trace with 8 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.23 s.
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.05 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.05 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.Ht: Trace Attempt  9	[0.16 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.04 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.Ht: Trace Attempt 10	[0.20 s]
0.0.Ht: A trace with 10 cycles was found. [0.29 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.30 s.
0.0.Ht: A trace with 10 cycles was found. [0.30 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert" in 0.31 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.31 s.
0.0.B: Trace Attempt  4	[0.12 s]
0.0.Ht: Trace Attempt 11	[0.34 s]
0.0.B: Trace Attempt  5	[0.15 s]
0.0.Hp: Lemmas used(3): ?2
0: ProofGrid usable level: 9
0.0.Hp: A proof was found: No trace exists. [0.92 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.88 s.
0.0.Hp: A proof was found: No trace exists. [0.92 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.88 s.
0.0.Hp: A proof was found: No trace exists. [0.92 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.88 s.
0.0.Hp: A proof was found: No trace exists. [0.92 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.88 s.
0.0.Hp: A proof was found: No trace exists. [0.92 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.88 s.
0.0.N: Trace Attempt  1	[0.89 s]
0.0.N: Trace Attempt  2	[0.89 s]
0.0.N: Trace Attempt  3	[0.93 s]
0.0.N: Trace Attempt  4	[0.93 s]
0.0.N: Trace Attempt  6	[0.95 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.92 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.05 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [1.52 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.48 s.
0.0.Hp: A proof was found: No trace exists. [1.52 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.48 s.
0.0.Hp: A proof was found: No trace exists. [1.52 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.48 s.
0.0.Hp: Lemmas used(7): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.80]
0.0.Hp: A proof was found: No trace exists. [1.80 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert" was proven in 1.76 s.
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 20	[1.43 s]
0.0.Ht: Interrupted. [1.22 s]
0.0.Ht: Exited with Success (@ 1.80 s)
0: ProofGrid usable level: 0
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.57 s].
0.0.N: Trace Attempt 12	[0.56 s]
0.0.N: All properties either determined or skipped. [1.56 s]
0.0.N: Exited with Success (@ 1.80 s)
0.0.Hp: All properties determined. [1.49 s]
0.0.Hp: Exited with Success (@ 1.81 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.47 s].
0.0.B: Trace Attempt 12	[0.41 s]
0.0.B: All properties either determined or skipped. [1.27 s]
0.0.B: Exited with Success (@ 1.83 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.17        1.80        0.00       91.59 %
     Hp        0.09        1.80        0.00       95.40 %
     Ht        0.06        1.73        0.00       96.43 %
      B        0.08        1.71        0.00       95.39 %
    all        0.10        1.76        0.00       94.64 %

    Data read    : 288.97 kiB
    Data written : 5.24 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 27
                 assertions                   : 14
                  - proven                    : 13 (92.8571%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (7.14286%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 13
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 13 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/assumptions.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/assumptions.sv'
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(29): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(50): 'opcode_ex_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(50): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
INFO (IPF036): Starting proof on task: "<embedded>", 27 properties to prove with 0 already proven/unreachable
background 0
background 0
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 313 of 313 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 3, disabling: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.N: Proof Simplification Iteration 4	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 25
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 21902@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_49
0.0.Hp: Proofgrid shell started at 21903@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_49
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.B: Proofgrid shell started at 21917@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_49
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.Ht: Proofgrid shell started at 21916@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_49
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.Ht: Trace Attempt  1	[0.05 s]
0.0.Ht: Trace Attempt  2	[0.05 s]
0.0.Ht: A trace with 2 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.13 s.
0.0.Ht: Trace Attempt  3	[0.06 s]
0.0.Ht: Trace Attempt  4	[0.07 s]
0.0.Ht: A trace with 4 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.13 s.
0.0.N: Trace Attempt  1	[0.15 s]
0.0.N: Trace Attempt  2	[0.15 s]
0.0.Ht: A trace with 4 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.14 s.
0.0.N: Trace Attempt  3	[0.15 s]
0.0.N: Trace Attempt  5	[0.15 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.15 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.23 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.23 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  5	[0.08 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.21 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  6	[0.08 s]
0.0.Ht: A trace with 6 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.16 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.01 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: A trace with 6 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.17 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.17 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.01 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.17 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt  7	[0.10 s]
0.0.Ht: Trace Attempt  8	[0.11 s]
0.0.Ht: A trace with 8 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.18 s.
0.0.Ht: A trace with 8 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.20 s.
0.0.Ht: Trace Attempt  9	[0.19 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.15 s]
0.0.N: Trace Attempt  5	[0.15 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.15 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.05 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.05 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.06 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  4	[0.12 s]
0.0.N: Trace Attempt  5	[0.14 s]
0.0.Ht: Trace Attempt 10	[0.23 s]
0.0.Ht: A trace with 10 cycles was found. [0.41 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.39 s.
0.0.Ht: A trace with 10 cycles was found. [0.44 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.42 s.
0.0.Ht: Trace Attempt 11	[0.50 s]
0: ProofGrid usable level: 10
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [1.15 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 1.11 s.
0.0.Hp: A proof was found: No trace exists. [1.15 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 1.11 s.
0.0.Hp: A proof was found: No trace exists. [1.15 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 1.11 s.
0.0.Hp: A proof was found: No trace exists. [1.15 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 1.11 s.
0.0.Hp: A proof was found: No trace exists. [1.15 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 1.11 s.
0.0.N: Trace Attempt 11	[1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.00 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.N: Trace Attempt  5	[0.08 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.07 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0: ProofGrid usable level: 5
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [1.98 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.94 s.
0.0.Hp: A proof was found: No trace exists. [1.98 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.94 s.
0.0.Hp: A proof was found: No trace exists. [1.98 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.94 s.
0.0.N: Trace Attempt  1	[0.88 s]
0.0.N: Trace Attempt  2	[0.88 s]
0.0.N: Trace Attempt  3	[0.92 s]
0.0.N: Trace Attempt  9	[1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[1.01 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.97 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.Hp: Lemmas used(7): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [2.62]
0.0.Hp: A proof was found: No trace exists. [2.62 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert" was proven in 2.59 s.
0.0.Hp: A proof was found: No trace exists. [2.62 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert" was proven in 2.59 s.
0.0.Hp: All properties determined. [2.25 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 28	[2.40 s]
0.0.Ht: Interrupted. [2.04 s]
0.0.Hp: Exited with Success (@ 2.66 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 2.66 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.28 s].
0.0.B: Trace Attempt 10	[0.21 s]
0.0.B: All properties either determined or skipped. [2.35 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.34 s].
0.0.B: Exited with Success (@ 2.67 s)
0.0.N: Trace Attempt 10	[0.28 s]
0.0.N: All properties either determined or skipped. [1.87 s]
0.0.N: Exited with Success (@ 2.67 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.18        2.63        0.00       93.53 %
     Hp        0.10        2.62        0.00       96.37 %
     Ht        0.08        2.55        0.00       97.08 %
      B        0.05        2.58        0.00       98.25 %
    all        0.10        2.59        0.00       96.26 %

    Data read    : 295.08 kiB
    Data written : 5.80 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 27
                 assertions                   : 14
                  - proven                    : 14 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 13
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 13 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/assumptions.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/assumptions.sv'
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1137)] checkers/forwarding_checker.sv(73): syntax error near &&
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(78): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] checkers/forwarding_checker.sv(73): syntax error near &&
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(78): module 'forwarding_checker' ignored due to previous errors
ERROR at line 8 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/assumptions.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/assumptions.sv'
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(29): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(50): 'opcode_ex_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(50): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 29 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 315 of 315 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 3, disabling: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.N: Proof Simplification Iteration 4	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 22029@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_50
0.0.N: Proofgrid shell started at 22028@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_50
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.B: Proofgrid shell started at 22043@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_50
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.06 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.06 s].
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.02 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: Proofgrid shell started at 22042@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_50
0.0.N: Trace Attempt  2	[0.02 s]
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.Ht: Trace Attempt  1	[0.03 s]
0.0.Ht: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.Ht: A trace with 2 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.15 s.
0.0.Ht: Trace Attempt  3	[0.05 s]
0.0.Ht: Trace Attempt  4	[0.05 s]
0.0.Ht: A trace with 4 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.16 s.
0.0.Ht: A trace with 4 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.17 s.
0.0.B: Trace Attempt  5	[0.08 s]
0.0.Ht: Trace Attempt  5	[0.07 s]
0.0.Ht: Trace Attempt  6	[0.07 s]
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.18 s.
0.0.Ht: A trace with 6 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.20 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.20 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.24 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.24 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.27 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.Ht: Trace Attempt  7	[0.10 s]
0.0.Ht: Trace Attempt  8	[0.11 s]
0.0.Ht: A trace with 8 cycles was found. [0.11 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.26 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.27 s.
0.0.Ht: Trace Attempt  9	[0.17 s]
0.0.N: Trace Attempt  5	[0.09 s]
0.0.N: Trace Attempt  1	[0.23 s]
0.0.N: Trace Attempt  2	[0.23 s]
0.0.N: Trace Attempt  3	[0.23 s]
0.0.N: Trace Attempt  5	[0.23 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.23 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.09 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.09 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.Ht: Trace Attempt 10	[0.23 s]
0.0.Ht: A trace with 10 cycles was found. [0.40 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.41 s.
0.0.N: Trace Attempt  5	[0.08 s]
0.0.Ht: A trace with 10 cycles was found. [0.43 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.44 s.
0.0.Ht: A trace with 10 cycles was found. [0.45 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert" in 0.47 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.47 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.25 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.06 s]
0.0.Ht: Trace Attempt 11	[0.54 s]
0.0.B: Trace Attempt  3	[0.07 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.B: Trace Attempt  5	[0.12 s]
0: ProofGrid usable level: 10
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [1.08 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 1.04 s.
0.0.Hp: A proof was found: No trace exists. [1.08 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 1.04 s.
0.0.Hp: A proof was found: No trace exists. [1.08 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 1.04 s.
0.0.Hp: A proof was found: No trace exists. [1.08 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 1.04 s.
0.0.Hp: A proof was found: No trace exists. [1.08 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 1.04 s.
0.0.N: Trace Attempt  1	[0.89 s]
0.0.N: Trace Attempt  2	[0.90 s]
0.0.N: Trace Attempt  3	[0.93 s]
0.0.N: Trace Attempt  4	[0.94 s]
0.0.N: Trace Attempt  6	[0.95 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.00 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.97 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.03 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.10 s]
0: ProofGrid usable level: 5
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [1.90 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.86 s.
0.0.Hp: A proof was found: No trace exists. [1.90 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.86 s.
0.0.Hp: A proof was found: No trace exists. [1.90 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.86 s.
0.0.Hp: Lemmas used(7): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [2.13]
0.0.Hp: A proof was found: No trace exists. [2.13 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert" was proven in 2.09 s.
0.0.Hp: A proof was found: No trace exists. [2.13 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert" was proven in 2.09 s.
0.0.Hp: All properties determined. [1.98 s]
0.0.Hp: Exited with Success (@ 2.13 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 24	[1.96 s]
0.0.Ht: Interrupted. [1.50 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.67 s].
0.0.Ht: Exited with Success (@ 2.14 s)
0.0.N: Trace Attempt 16	[0.65 s]
0.0.N: All properties either determined or skipped. [1.72 s]
0.0.N: Exited with Success (@ 2.15 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.60 s].
0.0.B: Trace Attempt 12	[0.53 s]
0.0.B: All properties either determined or skipped. [1.39 s]
0.0.B: Exited with Success (@ 2.17 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.23        2.13        0.00       90.42 %
     Hp        0.14        2.13        0.00       94.02 %
     Ht        0.12        2.00        0.00       94.18 %
      B        0.08        2.04        0.00       96.04 %
    all        0.14        2.07        0.00       93.59 %

    Data read    : 330.12 kiB
    Data written : 5.77 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 29
                 assertions                   : 15
                  - proven                    : 14 (93.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (6.66667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 14
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 14 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/assumptions.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/assumptions.sv'
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(29): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(50): 'opcode_ex_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(50): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 29 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 347 of 347 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.034s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 3, disabling: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.N: Proof Simplification Iteration 4	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 22278@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_51
0.0.Hp: Proofgrid shell started at 22279@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_51
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Proofgrid shell started at 22293@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_51
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Proofgrid shell started at 22292@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_51
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.Ht: Trace Attempt  1	[0.03 s]
0.0.Ht: Trace Attempt  2	[0.03 s]
0.0.Ht: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.13 s.
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.15 s.
0.0.Ht: A trace with 4 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.16 s.
0.0.Ht: Trace Attempt  5	[0.05 s]
0.0.B: Trace Attempt  3	[0.05 s]
0.0.Ht: Trace Attempt  6	[0.06 s]
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.19 s.
0.0.N: Trace Attempt  1	[0.14 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.15 s]
0.0.N: Trace Attempt  5	[0.15 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.15 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.26 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.26 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.20 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.20 s.
0.0.N: Trace Attempt  1	[0.00 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.21 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.21 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt  7	[0.07 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.08 s]
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.24 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.25 s.
0.0.Ht: Trace Attempt  9	[0.15 s]
0.0.N: Trace Attempt  1	[0.13 s]
0.0.N: Trace Attempt  2	[0.13 s]
0.0.N: Trace Attempt  3	[0.13 s]
0.0.N: Trace Attempt  5	[0.13 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.13 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.06 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.07 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.05 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  3	[0.07 s]
0.0.N: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.10 s]
0.0.Ht: Trace Attempt 10	[0.16 s]
0.0.Ht: A trace with 10 cycles was found. [0.31 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.32 s.
0.0.N: Trace Attempt  4	[0.13 s]
0.0.Ht: A trace with 10 cycles was found. [0.33 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.34 s.
0.0.N: Trace Attempt  5	[0.16 s]
0.0.Ht: A trace with 10 cycles was found. [0.35 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert" in 0.36 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.36 s.
0.0.Ht: Trace Attempt 11	[0.47 s]
0: ProofGrid usable level: 10
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [1.23 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 1.19 s.
0.0.Hp: A proof was found: No trace exists. [1.23 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 1.19 s.
0.0.Hp: A proof was found: No trace exists. [1.23 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 1.19 s.
0.0.Hp: A proof was found: No trace exists. [1.23 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 1.19 s.
0.0.Hp: A proof was found: No trace exists. [1.23 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 1.19 s.
0.0.N: Trace Attempt  9	[1.01 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.94 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.00 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  5	[0.09 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0: ProofGrid usable level: 5
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [2.31 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 2.27 s.
0.0.Hp: A proof was found: No trace exists. [2.31 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 2.27 s.
0.0.Hp: A proof was found: No trace exists. [2.31 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 2.27 s.
0.0.N: Trace Attempt 18	[0.99 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[1.01 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  4	[0.07 s]
0.0.N: Trace Attempt  5	[0.09 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[1.10 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.Hp: Lemmas used(7): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [2.74]
0.0.Hp: A proof was found: No trace exists. [2.74 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert" was proven in 2.70 s.
0.0.Hp: A proof was found: No trace exists. [2.74 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert" was proven in 2.70 s.
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 24	[2.60 s]
0.0.Ht: Interrupted. [1.91 s]
0.0.Ht: Exited with Success (@ 2.75 s)
0: ProofGrid usable level: 0
0.0.Hp: All properties determined. [2.02 s]
0.0.Hp: Exited with Success (@ 2.77 s)
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.46 s].
0.0.N: Trace Attempt 10	[0.44 s]
0.0.N: All properties either determined or skipped. [1.57 s]
0.0.N: Exited with Success (@ 2.80 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.34 s].
0.0.B: Trace Attempt 10	[0.28 s]
0.0.B: All properties either determined or skipped. [1.97 s]
0.0.B: Exited with Success (@ 2.80 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.17        2.74        0.00       94.21 %
     Hp        0.08        2.74        0.00       97.17 %
     Ht        0.09        2.65        0.00       96.66 %
      B        0.06        2.68        0.00       97.69 %
    all        0.10        2.70        0.00       96.41 %

    Data read    : 330.27 kiB
    Data written : 5.70 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 29
                 assertions                   : 15
                  - proven                    : 14 (93.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (6.66667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 14
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 14 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/assumptions.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/assumptions.sv'
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
[ERROR (VERI-1128)] checkers/forwarding_checker.sv(73): 'known_instr_check' is not declared
[ERROR (VERI-1072)] checkers/forwarding_checker.sv(78): module 'forwarding_checker' ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] checkers/forwarding_checker.sv(73): 'known_instr_check' is not declared
	[ERROR (VERI-1072)] checkers/forwarding_checker.sv(78): module 'forwarding_checker' ignored due to previous errors
ERROR at line 8 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/assumptions.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/assumptions.sv'
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(29): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(50): 'opcode_ex_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(50): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 29 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 347 of 347 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 3, disabling: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.N: Proof Simplification Iteration 4	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.05 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 22429@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_52
0.0.N: Proofgrid shell started at 22428@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_52
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Proofgrid shell started at 22442@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_52
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Proofgrid shell started at 22443@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_52
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.07 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.07 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  1	[0.04 s]
0.0.Ht: Trace Attempt  2	[0.04 s]
0.0.Ht: A trace with 2 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.12 s.
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.Ht: Trace Attempt  3	[0.06 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.Ht: Trace Attempt  4	[0.06 s]
0.0.Ht: A trace with 4 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.13 s.
0.0.B: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.Ht: A trace with 4 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.15 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.14 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  5	[0.09 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.Ht: Trace Attempt  6	[0.09 s]
0.0.Ht: A trace with 6 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.18 s.
0.0.B: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 6 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.19 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.19 s.
0.0.N: Trace Attempt  5	[0.06 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.16 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.20 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.03 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Ht: Trace Attempt  7	[0.11 s]
0.0.Ht: Trace Attempt  8	[0.11 s]
0.0.Ht: A trace with 8 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.21 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.12 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.23 s.
0.0.B: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  9	[0.15 s]
0.0.B: Trace Attempt  4	[0.09 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.04 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.04 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.04 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  2	[0.04 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.N: Trace Attempt  4	[0.11 s]
0.0.Ht: Trace Attempt 10	[0.20 s]
0.0.Ht: A trace with 10 cycles was found. [0.34 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.34 s.
0.0.Ht: A trace with 10 cycles was found. [0.35 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.35 s.
0.0.Ht: A trace with 10 cycles was found. [0.36 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert" in 0.37 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.37 s.
0.0.N: Trace Attempt  5	[0.15 s]
0.0.Ht: Trace Attempt 11	[0.39 s]
0: ProofGrid usable level: 10
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [1.11 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 1.07 s.
0.0.Hp: A proof was found: No trace exists. [1.11 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 1.07 s.
0.0.Hp: A proof was found: No trace exists. [1.11 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 1.07 s.
0.0.Hp: A proof was found: No trace exists. [1.11 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 1.07 s.
0.0.Hp: A proof was found: No trace exists. [1.11 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 1.07 s.
0.0.N: Trace Attempt 12	[1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.98 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.05 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  5	[0.09 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.Hp: Lemmas used(5): ?2
0: ProofGrid usable level: 5
0.0.Hp: A proof was found: No trace exists. [1.92 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.88 s.
0.0.Hp: A proof was found: No trace exists. [1.92 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.88 s.
0.0.Hp: A proof was found: No trace exists. [1.92 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.89 s.
0.0.Hp: Lemmas used(7): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [2.16]
0.0.Hp: A proof was found: No trace exists. [2.16 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert" was proven in 2.12 s.
0.0.Hp: A proof was found: No trace exists. [2.16 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert" was proven in 2.12 s.
0.0.Hp: All properties determined. [2.04 s]
0.0.Hp: Exited with Success (@ 2.17 s)
0: ProofGrid usable level: 0
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.87 s].
0.0.N: Trace Attempt 16	[0.81 s]
0.0.N: All properties either determined or skipped. [1.47 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 24	[2.02 s]
0.0.Ht: Interrupted. [1.71 s]
0.0.N: Exited with Success (@ 2.24 s)
0.0.Ht: Exited with Success (@ 2.24 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.87 s].
0.0.B: Trace Attempt 17	[0.79 s]
0.0.B: All properties either determined or skipped. [1.66 s]
0.0.B: Exited with Success (@ 2.24 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.19        2.16        0.00       91.86 %
     Hp        0.09        2.16        0.00       95.80 %
     Ht        0.07        2.09        0.00       96.65 %
      B        0.10        2.06        0.00       95.59 %
    all        0.11        2.12        0.00       94.92 %

    Data read    : 329.34 kiB
    Data written : 5.80 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 29
                 assertions                   : 15
                  - proven                    : 14 (93.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (6.66667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 14
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 14 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/assumptions.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/assumptions.sv'
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(31): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(52): 'opcode_ex_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(52): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 29 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 305 of 305 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.034s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 3, disabling: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.N: Proof Simplification Iteration 4	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 22772@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_53
0.0.Hp: Proofgrid shell started at 22773@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_53
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.Ht: Proofgrid shell started at 22786@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_53
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.11 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.11 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.11 s.
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.Ht: Trace Attempt  4	[0.05 s]
0.0.Ht: A trace with 4 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.12 s.
0.0.Ht: A trace with 4 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.13 s.
0.0.Ht: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.B: Proofgrid shell started at 22787@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_53
0.0.N: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.19 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.19 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  6	[0.06 s]
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.14 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.01 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.15 s.
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.17 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.08 s]
0.0.Ht: Trace Attempt  8	[0.09 s]
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.18 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.20 s.
0.0.Ht: Trace Attempt  9	[0.13 s]
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.06 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.06 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  5	[0.11 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.07 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  5	[0.08 s]
0.0.Ht: Trace Attempt 10	[0.17 s]
0.0.Ht: A trace with 10 cycles was found. [0.26 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.27 s.
0.0.B: Trace Attempt  2	[0.04 s]
0.0.Ht: A trace with 10 cycles was found. [0.28 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.29 s.
0.0.B: Trace Attempt  3	[0.06 s]
0.0.Ht: A trace with 10 cycles was found. [0.30 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert" in 0.31 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.31 s.
0.0.B: Trace Attempt  4	[0.10 s]
0.0.Ht: Trace Attempt 11	[0.35 s]
0.0.B: Trace Attempt  5	[0.14 s]
0: ProofGrid usable level: 10
0.0.N: Trace Attempt 18	[0.93 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.97 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [1.30 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 1.27 s.
0.0.Hp: A proof was found: No trace exists. [1.30 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 1.27 s.
0.0.Hp: A proof was found: No trace exists. [1.30 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 1.27 s.
0.0.Hp: A proof was found: No trace exists. [1.30 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 1.27 s.
0.0.Hp: A proof was found: No trace exists. [1.30 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 1.27 s.
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.08 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  1	[0.67 s]
0.0.N: Trace Attempt  2	[0.67 s]
0: ProofGrid usable level: 5
0.0.N: Trace Attempt  3	[0.70 s]
0.0.N: Trace Attempt 10	[0.80 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[1.00 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[1.01 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [2.45 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 2.42 s.
0.0.Hp: A proof was found: No trace exists. [2.45 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 2.42 s.
0.0.Hp: A proof was found: No trace exists. [2.45 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 2.42 s.
0.0.Hp: Lemmas used(7): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [2.86]
0.0.Hp: A proof was found: No trace exists. [2.86 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert" was proven in 2.82 s.
0.0.Hp: A proof was found: No trace exists. [2.86 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert" was proven in 2.83 s.
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 30	[2.63 s]
0.0.Ht: Interrupted. [2.46 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.63 s].
0.0.N: Trace Attempt 18	[0.62 s]
0.0.N: All properties either determined or skipped. [2.38 s]
0.0.Ht: Exited with Success (@ 2.87 s)
0: ProofGrid usable level: 0
0.0.N: Exited with Success (@ 2.87 s)
0.0.Hp: All properties determined. [2.02 s]
0.0.Hp: Exited with Success (@ 2.90 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.53 s].
0.0.B: Trace Attempt 13	[0.46 s]
0.0.B: All properties either determined or skipped. [2.30 s]
0.0.B: Exited with Success (@ 2.91 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.17        2.86        0.00       94.40 %
     Hp        0.08        2.86        0.00       97.24 %
     Ht        0.05        2.81        0.00       98.20 %
      B        0.11        2.75        0.00       96.24 %
    all        0.10        2.82        0.00       96.49 %

    Data read    : 331.55 kiB
    Data written : 6.23 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 29
                 assertions                   : 15
                  - proven                    : 14 (93.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (6.66667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 14
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 14 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/assumptions.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/assumptions.sv'
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(31): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(52): 'opcode_ex_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(52): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 29 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 243 of 243 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.034s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 3, disabling: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 22946@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_54
0.0.N: Proofgrid shell started at 22945@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_54
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.Ht: Proofgrid shell started at 22959@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_54
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.03 s]
0.0.Ht: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.14 s.
0.0.B: Proofgrid shell started at 22960@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_54
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.Ht: Trace Attempt  4	[0.05 s]
0.0.Ht: A trace with 4 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.14 s.
0.0.Ht: A trace with 4 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.15 s.
0.0.Ht: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.18 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.18 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  6	[0.07 s]
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.16 s.
0.0.B: Trace Attempt  2	[0.02 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.01 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.17 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.17 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.03 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.19 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt  7	[0.08 s]
0.0.Ht: Trace Attempt  8	[0.09 s]
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.20 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.20 s.
0.0.Ht: Trace Attempt  9	[0.17 s]
0.0.N: Trace Attempt  1	[0.16 s]
0.0.N: Trace Attempt  2	[0.16 s]
0.0.N: Trace Attempt  3	[0.16 s]
0.0.N: Trace Attempt  5	[0.16 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.16 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.06 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.06 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt 10	[0.18 s]
0.0.Ht: A trace with 10 cycles was found. [0.26 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.26 s.
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.Ht: A trace with 10 cycles was found. [0.27 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.28 s.
0.0.Ht: A trace with 10 cycles was found. [0.28 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert" in 0.29 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.29 s.
0.0.N: Trace Attempt  4	[0.08 s]
0.0.N: Trace Attempt  5	[0.09 s]
0.0.Ht: Trace Attempt 11	[0.33 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.17 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.07 s]
0.0.B: Trace Attempt  5	[0.10 s]
0: ProofGrid usable level: 10
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [0.94 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.91 s.
0.0.Hp: A proof was found: No trace exists. [0.94 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.91 s.
0.0.Hp: A proof was found: No trace exists. [0.94 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.91 s.
0.0.Hp: A proof was found: No trace exists. [0.94 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.91 s.
0.0.Hp: A proof was found: No trace exists. [0.94 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.91 s.
0.0.N: Trace Attempt  1	[0.89 s]
0.0.N: Trace Attempt  2	[0.89 s]
0.0.N: Trace Attempt  3	[0.92 s]
0.0.N: Trace Attempt  4	[0.93 s]
0.0.N: Trace Attempt  6	[0.95 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.00 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.98 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0: ProofGrid usable level: 5
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [1.96 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.93 s.
0.0.Hp: A proof was found: No trace exists. [1.96 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.93 s.
0.0.Hp: A proof was found: No trace exists. [1.96 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.93 s.
0.0.N: Trace Attempt  1	[0.83 s]
0.0.N: Trace Attempt  2	[0.83 s]
0.0.N: Trace Attempt  3	[0.87 s]
0.0.N: Trace Attempt  9	[1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[1.00 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.96 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  5	[0.09 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.Hp: Lemmas used(7): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [2.53]
0.0.Hp: A proof was found: No trace exists. [2.53 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert" was proven in 2.49 s.
0.0.Hp: A proof was found: No trace exists. [2.53 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert" was proven in 2.49 s.
0.0.Hp: All properties determined. [2.04 s]
0.0.Hp: Exited with Success (@ 2.53 s)
0: ProofGrid usable level: 0
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.25 s].
0.0.N: Trace Attempt  8	[0.16 s]
0.0.N: All properties either determined or skipped. [2.01 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 30	[2.42 s]
0.0.Ht: Interrupted. [2.13 s]
0.0.N: Exited with Success (@ 2.55 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.21 s].
0.0.B: Trace Attempt  9	[0.17 s]
0.0.B: All properties either determined or skipped. [1.95 s]
0.0.Ht: Exited with Success (@ 2.55 s)
0.0.B: Exited with Success (@ 2.55 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.17        2.53        0.00       93.75 %
     Hp        0.08        2.53        0.00       96.96 %
     Ht        0.06        2.47        0.00       97.80 %
      B        0.09        2.43        0.00       96.29 %
    all        0.10        2.49        0.00       96.17 %

    Data read    : 331.00 kiB
    Data written : 6.14 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 29
                 assertions                   : 15
                  - proven                    : 14 (93.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (6.66667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 14
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 14 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/assumptions.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/assumptions.sv'
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(31): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(52): 'opcode_ex_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(52): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 29 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 243 of 243 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.034s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 3, disabling: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 23340@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_55
0.0.Hp: Proofgrid shell started at 23341@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_55
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.B: Proofgrid shell started at 23355@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_55
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.Ht: Proofgrid shell started at 23354@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_55
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.08 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.08 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.06 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Ht: Trace Attempt  1	[0.03 s]
0.0.Ht: Trace Attempt  2	[0.03 s]
0.0.Ht: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.14 s.
0.0.B: Trace Attempt  3	[0.02 s]
0.0.Ht: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.Ht: A trace with 4 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.14 s.
0.0.Ht: A trace with 4 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.15 s.
0.0.Ht: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.Ht: Trace Attempt  6	[0.06 s]
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.16 s.
0.0.B: Trace Attempt  5	[0.06 s]
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.17 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.17 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.18 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.19 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.20 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.07 s]
0.0.Ht: Trace Attempt  8	[0.08 s]
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.20 s.
0.0.Ht: A trace with 8 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.21 s.
0.0.Ht: Trace Attempt  9	[0.16 s]
0.0.N: Trace Attempt  1	[0.13 s]
0.0.N: Trace Attempt  2	[0.13 s]
0.0.N: Trace Attempt  3	[0.13 s]
0.0.N: Trace Attempt  5	[0.13 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.13 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.03 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.03 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.04 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  4	[0.09 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.Ht: Trace Attempt 10	[0.17 s]
0.0.Ht: A trace with 10 cycles was found. [0.31 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.32 s.
0.0.Ht: A trace with 10 cycles was found. [0.32 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.34 s.
0.0.Ht: A trace with 10 cycles was found. [0.33 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert" in 0.35 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.35 s.
0.0.Ht: Trace Attempt 11	[0.37 s]
0: ProofGrid usable level: 10
0.0.N: Trace Attempt  1	[0.82 s]
0.0.N: Trace Attempt  2	[0.82 s]
0.0.N: Trace Attempt  3	[0.85 s]
0.0.N: Trace Attempt  4	[0.85 s]
0.0.N: Trace Attempt  6	[0.87 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.99 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.08 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [1.52 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 1.48 s.
0.0.Hp: A proof was found: No trace exists. [1.52 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 1.48 s.
0.0.Hp: A proof was found: No trace exists. [1.52 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 1.48 s.
0.0.Hp: A proof was found: No trace exists. [1.52 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 1.48 s.
0.0.Hp: A proof was found: No trace exists. [1.52 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 1.48 s.
0.0.N: Trace Attempt  1	[0.60 s]
0.0.N: Trace Attempt  2	[0.60 s]
0: ProofGrid usable level: 5
0.0.N: Trace Attempt  3	[0.63 s]
0.0.N: Trace Attempt 10	[0.71 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[1.00 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.99 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [2.50 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 2.46 s.
0.0.Hp: A proof was found: No trace exists. [2.50 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 2.46 s.
0.0.Hp: A proof was found: No trace exists. [2.50 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 2.46 s.
0.0.B: Trace Attempt  5	[0.07 s]
0.0.Hp: Lemmas used(7): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [2.84]
0.0.Hp: A proof was found: No trace exists. [2.84 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert" was proven in 2.81 s.
0.0.Hp: A proof was found: No trace exists. [2.84 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert" was proven in 2.81 s.
0.0.Hp: All properties determined. [1.95 s]
0.0.Hp: Exited with Success (@ 2.85 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 28	[2.65 s]
0.0.Ht: Interrupted. [2.14 s]
0.0.Ht: Exited with Success (@ 2.86 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.45 s].
0.0.B: Trace Attempt 11	[0.37 s]
0.0.B: All properties either determined or skipped. [2.33 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.55 s].
0.0.N: Trace Attempt 11	[0.55 s]
0.0.N: All properties either determined or skipped. [2.61 s]
0.0.N: Exited with Success (@ 2.88 s)
0.0.B: Exited with Success (@ 2.88 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.16        2.84        0.00       94.58 %
     Hp        0.08        2.84        0.00       97.29 %
     Ht        0.11        2.73        0.00       96.19 %
      B        0.06        2.78        0.00       97.88 %
    all        0.10        2.80        0.00       96.46 %

    Data read    : 332.20 kiB
    Data written : 6.19 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 29
                 assertions                   : 15
                  - proven                    : 14 (93.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (6.66667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 14
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 14 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/assumptions.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/assumptions.sv'
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(31): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(52): 'opcode_ex_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(52): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 29 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 243 of 243 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 3, disabling: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 24017@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_56
0.0.N: Proofgrid shell started at 24016@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_56
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Proofgrid shell started at 24031@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_56
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.Ht: Proofgrid shell started at 24030@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_56
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Trace Attempt  1	[0.03 s]
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.14 s.
0.0.B: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  1	[0.13 s]
0.0.N: Trace Attempt  2	[0.13 s]
0.0.N: Trace Attempt  3	[0.13 s]
0.0.Ht: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.13 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.16 s.
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.23 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.23 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.18 s.
0.0.B: Trace Attempt  3	[0.07 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  5	[0.05 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.22 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  6	[0.05 s]
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.21 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.22 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.22 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.05 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.24 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.05 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.07 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.08 s]
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.27 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.28 s.
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.06 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.06 s].
0.0.Ht: Trace Attempt  9	[0.15 s]
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.05 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.N: Trace Attempt  4	[0.08 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.Ht: Trace Attempt 10	[0.17 s]
0.0.Ht: A trace with 10 cycles was found. [0.34 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.35 s.
0.0.Ht: A trace with 10 cycles was found. [0.39 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.39 s.
0.0.Ht: A trace with 10 cycles was found. [0.42 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert" in 0.43 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.43 s.
0.0.Ht: Trace Attempt 11	[0.51 s]
0: ProofGrid usable level: 10
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [1.16 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 1.12 s.
0.0.Hp: A proof was found: No trace exists. [1.16 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 1.12 s.
0.0.Hp: A proof was found: No trace exists. [1.16 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 1.12 s.
0.0.Hp: A proof was found: No trace exists. [1.16 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 1.12 s.
0.0.Hp: A proof was found: No trace exists. [1.16 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 1.12 s.
0.0.N: Trace Attempt 14	[0.98 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.92 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt 17	[0.93 s]
0.0.B: Per property time limit expired (1.00 s) [1.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.94 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  5	[0.08 s]
0: ProofGrid usable level: 5
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [2.00 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.97 s.
0.0.Hp: A proof was found: No trace exists. [2.00 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.97 s.
0.0.Hp: A proof was found: No trace exists. [2.00 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.97 s.
0.0.N: Trace Attempt  1	[0.85 s]
0.0.N: Trace Attempt  2	[0.85 s]
0.0.N: Trace Attempt  3	[0.90 s]
0.0.N: Trace Attempt  9	[1.00 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[1.00 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.N: Trace Attempt  5	[0.08 s]
0.0.Hp: Lemmas used(7): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [2.42]
0.0.Hp: A proof was found: No trace exists. [2.42 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert" was proven in 2.38 s.
0.0.Hp: A proof was found: No trace exists. [2.42 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert" was proven in 2.38 s.
0.0.Hp: All properties determined. [2.15 s]
0.0.Ht: Interrupted (multi)
0.0.Hp: Exited with Success (@ 2.42 s)
0: ProofGrid usable level: 0
0.0.Ht: Trace Attempt 26	[2.06 s]
0.0.Ht: Interrupted. [1.78 s]
0.0.Ht: Exited with Success (@ 2.43 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[1.10 s].
0.0.B: Trace Attempt 17	[0.99 s]
0.0.B: All properties either determined or skipped. [1.93 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.12 s].
0.0.N: Trace Attempt  6	[0.08 s]
0.0.N: All properties either determined or skipped. [1.72 s]
0.0.B: Exited with Success (@ 2.44 s)
0.0.N: Exited with Success (@ 2.44 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.17        2.42        0.00       93.33 %
     Hp        0.08        2.42        0.00       96.83 %
     Ht        0.10        2.32        0.00       95.87 %
      B        0.07        2.35        0.00       97.12 %
    all        0.11        2.38        0.00       95.75 %

    Data read    : 331.59 kiB
    Data written : 5.93 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 29
                 assertions                   : 15
                  - proven                    : 14 (93.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (6.66667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 14
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 14 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/assumptions.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/assumptions.sv'
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(31): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(52): 'opcode_ex_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(52): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 29 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 244 of 244 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.035s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 3, disabling: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 24125@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_57
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 24124@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_57
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.B: Proofgrid shell started at 24139@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_57
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: Proofgrid shell started at 24138@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_57
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.18 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.18 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.18 s.
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.13 s]
0.0.N: Trace Attempt  5	[0.13 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.13 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.23 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.23 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  3	[0.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.21 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.20 s.
0.0.N: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.23 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  5	[0.05 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  6	[0.05 s]
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.28 s.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.29 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.29 s.
0.0.B: Trace Attempt  3	[0.02 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.31 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.14 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.06 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.14 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.Ht: Trace Attempt  7	[0.07 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.08 s]
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.34 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.35 s.
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.03 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.03 s].
0.0.Ht: Trace Attempt  9	[0.21 s]
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.04 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.09 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.Ht: Trace Attempt 10	[0.27 s]
0.0.Ht: A trace with 10 cycles was found. [0.44 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.44 s.
0.0.Ht: A trace with 10 cycles was found. [0.47 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.48 s.
0.0.Ht: A trace with 10 cycles was found. [0.50 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert" in 0.51 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.51 s.
0.0.Ht: Trace Attempt 11	[0.58 s]
0: ProofGrid usable level: 10
0.0.N: Trace Attempt  1	[0.97 s]
0.0.N: Trace Attempt  2	[0.97 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [1.35 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 1.30 s.
0.0.Hp: A proof was found: No trace exists. [1.35 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 1.30 s.
0.0.Hp: A proof was found: No trace exists. [1.35 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 1.30 s.
0.0.Hp: A proof was found: No trace exists. [1.35 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 1.30 s.
0.0.Hp: A proof was found: No trace exists. [1.35 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 1.30 s.
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.88 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.90 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  4	[0.07 s]
0.0.N: Trace Attempt  5	[0.09 s]
0: ProofGrid usable level: 5
0.0.N: Trace Attempt  1	[0.88 s]
0.0.N: Trace Attempt  2	[0.88 s]
0.0.N: Trace Attempt  3	[0.94 s]
0.0.N: Trace Attempt  6	[0.96 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[1.01 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.00 s].
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [2.37 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 2.31 s.
0.0.Hp: A proof was found: No trace exists. [2.37 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 2.31 s.
0.0.Hp: A proof was found: No trace exists. [2.37 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 2.31 s.
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[1.07 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  4	[0.08 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.Hp: Lemmas used(7): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [2.78]
0.0.Hp: A proof was found: No trace exists. [2.78 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert" was proven in 2.72 s.
0.0.Hp: A proof was found: No trace exists. [2.78 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert" was proven in 2.72 s.
0.0.Hp: All properties determined. [2.09 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 24	[2.33 s]
0.0.Ht: Interrupted. [1.81 s]
0.0.Ht: Exited with Success (@ 2.79 s)
0: ProofGrid usable level: 0
0.0.Hp: Exited with Success (@ 2.79 s)
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.47 s].
0.0.N: Trace Attempt 10	[0.39 s]
0.0.N: All properties either determined or skipped. [2.12 s]
0.0.N: Exited with Success (@ 2.84 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.39 s].
0.0.B: Trace Attempt 10	[0.34 s]
0.0.B: All properties either determined or skipped. [2.13 s]
0.0.B: Exited with Success (@ 2.84 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.23        2.78        0.00       92.25 %
     Hp        0.12        2.78        0.00       95.92 %
     Ht        0.10        2.68        0.00       96.29 %
      B        0.08        2.70        0.00       97.03 %
    all        0.13        2.73        0.00       95.32 %

    Data read    : 331.66 kiB
    Data written : 5.90 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 29
                 assertions                   : 15
                  - proven                    : 14 (93.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (6.66667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 14
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 14 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/assumptions.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/assumptions.sv'
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(31): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(52): 'opcode_ex_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(52): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 29 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 243 of 243 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 3, disabling: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 24377@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_58
0.0.Hp: Proofgrid shell started at 24378@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_58
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.Ht: Proofgrid shell started at 24391@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_58
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Proofgrid shell started at 24392@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_58
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  1	[0.03 s]
0.0.Ht: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.13 s.
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  5	[0.14 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.14 s.
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.21 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.21 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.14 s.
0.0.B: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  6	[0.06 s]
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.14 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.15 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.N: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.16 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.16 s.
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.03 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.17 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.02 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt  7	[0.07 s]
0.0.Ht: Trace Attempt  8	[0.08 s]
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.18 s.
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.19 s.
0.0.Ht: Trace Attempt  9	[0.17 s]
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.03 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.03 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.02 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.Ht: Trace Attempt 10	[0.21 s]
0.0.Ht: A trace with 10 cycles was found. [0.36 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.36 s.
0.0.Ht: A trace with 10 cycles was found. [0.39 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.39 s.
0.0.Ht: A trace with 10 cycles was found. [0.41 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 10 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert" in 0.40 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.40 s.
0.0.Ht: Trace Attempt 11	[0.49 s]
0: ProofGrid usable level: 10
0.0.N: Trace Attempt  1	[0.75 s]
0.0.N: Trace Attempt  2	[0.75 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [1.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 0.99 s.
0.0.Hp: A proof was found: No trace exists. [1.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 0.99 s.
0.0.Hp: A proof was found: No trace exists. [1.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 0.99 s.
0.0.Hp: A proof was found: No trace exists. [1.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 0.99 s.
0.0.Hp: A proof was found: No trace exists. [1.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 0.99 s.
0.0.N: Trace Attempt  3	[0.78 s]
0.0.N: Trace Attempt  4	[0.79 s]
0.0.N: Trace Attempt  6	[0.80 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.97 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.01 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [1.77 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.73 s.
0.0.Hp: A proof was found: No trace exists. [1.77 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.73 s.
0.0.Hp: A proof was found: No trace exists. [1.77 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.73 s.
0: ProofGrid usable level: 2
0.0.N: Trace Attempt  1	[0.63 s]
0.0.N: Trace Attempt  2	[0.64 s]
0.0.N: Trace Attempt  3	[0.67 s]
0.0.Hp: Lemmas used(7): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [2.06]
0.0.Hp: A proof was found: No trace exists. [2.06 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert" was proven in 2.02 s.
0.0.Hp: A proof was found: No trace exists. [2.06 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert" was proven in 2.02 s.
0.0.Hp: All properties determined. [2.02 s]
0.0.Ht: Interrupted (multi)
0.0.Hp: Exited with Success (@ 2.07 s)
0: ProofGrid usable level: 0
0.0.Ht: Trace Attempt 24	[1.84 s]
0.0.Ht: Interrupted. [1.47 s]
0.0.Ht: Exited with Success (@ 2.07 s)
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.79 s].
0.0.N: Trace Attempt 10	[0.76 s]
0.0.N: All properties either determined or skipped. [1.95 s]
0.0.N: Exited with Success (@ 2.11 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.79 s].
0.0.B: Trace Attempt 16	[0.71 s]
0.0.B: All properties either determined or skipped. [1.64 s]
0.0.B: Exited with Success (@ 2.11 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.18        2.06        0.00       91.94 %
     Hp        0.10        2.06        0.00       95.58 %
     Ht        0.10        1.96        0.00       94.93 %
      B        0.11        1.95        0.00       94.58 %
    all        0.12        2.01        0.00       94.22 %

    Data read    : 329.82 kiB
    Data written : 5.73 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 29
                 assertions                   : 15
                  - proven                    : 14 (93.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (6.66667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 14
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 14 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/assumptions.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/assumptions.sv'
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(31): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(52): 'opcode_ex_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(52): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 29 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 400 of 400 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.039s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 3, disabling: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.N: Proof Simplification Iteration 4	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 24774@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_59
0.0.N: Proofgrid shell started at 24773@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_59
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Proofgrid shell started at 24788@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_59
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Proofgrid shell started at 24787@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_59
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.Ht: Trace Attempt  1	[0.03 s]
0.0.Ht: Trace Attempt  2	[0.03 s]
0.0.Ht: A trace with 2 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.13 s.
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  5	[0.11 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.11 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.18 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.18 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.13 s.
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.Ht: A trace with 4 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.14 s.
0.0.Ht: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  6	[0.06 s]
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.14 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.16 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.15 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.02 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.01 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.15 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.07 s]
0.0.Ht: Trace Attempt  8	[0.08 s]
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.16 s.
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.16 s.
0.0.Ht: Trace Attempt  9	[0.16 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  5	[0.15 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.16 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.06 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.06 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.10 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  3	[0.04 s]
0.0.B: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  5	[0.07 s]
0.0.Ht: Trace Attempt 10	[0.19 s]
0.0.Ht: A trace with 10 cycles was found. [0.34 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.33 s.
0.0.Ht: A trace with 10 cycles was found. [0.35 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.35 s.
0.0.Ht: Trace Attempt 11	[0.41 s]
0.0.Ht: Trace Attempt 12	[0.43 s]
0.0.Ht: A trace with 12 cycles was found. [0.60 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 12 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert" in 0.59 s.
0.0.Ht: A trace with 12 cycles was found. [0.61 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert:precondition1" was covered in 12 cycles in 0.60 s.
0.0.Ht: Trace Attempt 13	[0.65 s]
0: ProofGrid usable level: 10
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [1.15 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 1.11 s.
0.0.Hp: A proof was found: No trace exists. [1.15 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 1.11 s.
0.0.Hp: A proof was found: No trace exists. [1.15 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 1.11 s.
0.0.Hp: A proof was found: No trace exists. [1.15 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 1.11 s.
0.0.Hp: A proof was found: No trace exists. [1.15 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 1.11 s.
0.0.N: Trace Attempt  1	[0.93 s]
0.0.N: Trace Attempt  2	[0.94 s]
0.0.N: Trace Attempt  3	[0.97 s]
0.0.N: Trace Attempt  4	[0.98 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.00 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.07 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  1	[0.62 s]
0: ProofGrid usable level: 5
0.0.N: Trace Attempt  2	[0.62 s]
0.0.N: Trace Attempt  3	[0.65 s]
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [2.08 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 2.04 s.
0.0.Hp: A proof was found: No trace exists. [2.08 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 2.04 s.
0.0.Hp: A proof was found: No trace exists. [2.08 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 2.04 s.
0.0.Hp: Lemmas used(7): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [2.30]
0.0.Hp: A proof was found: No trace exists. [2.30 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert" was proven in 2.26 s.
0.0.Hp: A proof was found: No trace exists. [2.30 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert" was proven in 2.26 s.
0.0.Hp: All properties determined. [2.02 s]
0.0.Hp: Exited with Success (@ 2.30 s)
0: ProofGrid usable level: 0
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[1.00 s].
0.0.N: Trace Attempt 10	[0.75 s]
0.0.N: All properties either determined or skipped. [2.00 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 26	[2.15 s]
0.0.Ht: Interrupted. [1.81 s]
0.0.Ht: Exited with Success (@ 2.31 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.95 s].
0.0.N: Exited with Success (@ 2.36 s)
0.0.B: Trace Attempt 18	[0.88 s]
0.0.B: All properties either determined or skipped. [2.07 s]
0.0.B: Exited with Success (@ 2.37 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.18        2.30        0.00       92.90 %
     Hp        0.09        2.30        0.00       96.43 %
     Ht        0.08        2.22        0.00       96.51 %
      B        0.08        2.22        0.00       96.72 %
    all        0.10        2.26        0.00       95.60 %

    Data read    : 378.92 kiB
    Data written : 5.95 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 29
                 assertions                   : 15
                  - proven                    : 14 (93.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (6.66667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 14
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 14 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/assumptions.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/assumptions.sv'
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(31): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(52): 'opcode_mem_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(52): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 29 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 337 of 337 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 3, disabling: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.N: Proof Simplification Iteration 4	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 24904@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_60
0.0.N: Proofgrid shell started at 24903@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_60
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.Hp: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.04 s.
0.0.Hp: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.Ht: Proofgrid shell started at 24917@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_60
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Proofgrid shell started at 24918@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_60
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.03 s]
0.0.Ht: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.13 s.
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.Ht: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  4	[0.04 s]
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.15 s.
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.16 s.
0.0.B: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  5	[0.05 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.Ht: Trace Attempt  6	[0.05 s]
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.17 s.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.17 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.17 s.
0.0.N: Trace Attempt  1	[0.13 s]
0.0.N: Trace Attempt  2	[0.13 s]
0.0.N: Trace Attempt  3	[0.13 s]
0.0.N: Trace Attempt  5	[0.13 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.23 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.23 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.18 s.
0.0.B: Trace Attempt  4	[0.05 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.05 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.07 s]
0.0.Ht: Trace Attempt  8	[0.08 s]
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.19 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.20 s.
0.0.Ht: Trace Attempt  9	[0.16 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.04 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.04 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.03 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  5	[0.08 s]
0.0.Ht: Trace Attempt 10	[0.20 s]
0.0.Ht: A trace with 10 cycles was found. [0.32 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.33 s.
0.0.Ht: A trace with 10 cycles was found. [0.35 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.36 s.
0.0.Ht: Trace Attempt 11	[0.41 s]
0.0.Ht: Trace Attempt 12	[0.42 s]
0.0.Ht: A trace with 12 cycles was found. [0.48 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 12 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert" in 0.48 s.
0.0.Ht: A trace with 12 cycles was found. [0.49 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert:precondition1" was covered in 12 cycles in 0.50 s.
0.0.Ht: Trace Attempt 13	[0.58 s]
0: ProofGrid usable level: 10
0.0.N: Trace Attempt  1	[0.80 s]
0.0.N: Trace Attempt  2	[0.80 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [1.09 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 1.08 s.
0.0.Hp: A proof was found: No trace exists. [1.09 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 1.08 s.
0.0.Hp: A proof was found: No trace exists. [1.09 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 1.08 s.
0.0.Hp: A proof was found: No trace exists. [1.09 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 1.08 s.
0.0.Hp: A proof was found: No trace exists. [1.09 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 1.08 s.
0.0.N: Trace Attempt  3	[0.83 s]
0.0.N: Trace Attempt  4	[0.84 s]
0.0.N: Trace Attempt  6	[0.87 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.96 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.06 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  1	[0.62 s]
0.0.N: Trace Attempt  2	[0.62 s]
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [1.91 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.89 s.
0.0.Hp: A proof was found: No trace exists. [1.91 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.89 s.
0.0.Hp: A proof was found: No trace exists. [1.91 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.89 s.
0: ProofGrid usable level: 2
0.0.N: Trace Attempt  3	[0.68 s]
0.0.Hp: Lemmas used(7): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [2.15]
0.0.Hp: A proof was found: No trace exists. [2.15 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert" was proven in 2.14 s.
0.0.Hp: A proof was found: No trace exists. [2.15 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert" was proven in 2.14 s.
0.0.Hp: All properties determined. [1.97 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 22	[2.05 s]
0.0.Ht: Interrupted. [1.59 s]
0.0.Hp: Exited with Success (@ 2.15 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 2.16 s)
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.89 s].
0.0.N: Trace Attempt 10	[0.77 s]
0.0.N: All properties either determined or skipped. [1.97 s]
0.0.N: Exited with Success (@ 2.16 s)
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.83 s].
0.0.B: Trace Attempt 17	[0.76 s]
0.0.B: All properties either determined or skipped. [1.90 s]
0.0.B: Exited with Success (@ 2.20 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.18        2.14        0.00       92.23 %
     Hp        0.09        2.15        0.00       96.10 %
     Ht        0.08        2.07        0.00       96.11 %
      B        0.09        2.05        0.00       95.62 %
    all        0.11        2.10        0.00       94.97 %

    Data read    : 377.78 kiB
    Data written : 5.61 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 29
                 assertions                   : 15
                  - proven                    : 14 (93.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (6.66667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 14
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 14 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/assumptions.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/assumptions.sv'
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(31): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(52): 'opcode_mem_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(52): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 29 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 336 of 336 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.033s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 3, disabling: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.N: Proof Simplification Iteration 4	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 25463@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_61
0.0.N: Proofgrid shell started at 25462@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_61
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.04 s]
0.0.B: Proofgrid shell started at 25477@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_61
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.Ht: Proofgrid shell started at 25476@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_61
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.12 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.12 s.
0.0.Ht: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  4	[0.03 s]
0.0.Ht: A trace with 4 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.13 s.
0.0.Ht: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.14 s.
0.0.N: Trace Attempt  1	[0.14 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  5	[0.14 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.15 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.21 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.21 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  5	[0.04 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  6	[0.05 s]
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.14 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.01 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.Ht: A trace with 6 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.17 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.17 s.
0.0.N: Trace Attempt  1	[0.00 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.17 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.23 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.07 s]
0.0.Ht: Trace Attempt  8	[0.08 s]
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.19 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.19 s.
0.0.Ht: Trace Attempt  9	[0.15 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.05 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.05 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.03 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt 10	[0.20 s]
0.0.Ht: A trace with 10 cycles was found. [0.39 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.39 s.
0.0.Ht: A trace with 10 cycles was found. [0.43 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.44 s.
0.0.Ht: Trace Attempt 11	[0.52 s]
0.0.Ht: Trace Attempt 12	[0.53 s]
0.0.Ht: A trace with 12 cycles was found. [0.72 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 12 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert" in 0.73 s.
0.0.Ht: A trace with 12 cycles was found. [0.73 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert:precondition1" was covered in 12 cycles in 0.74 s.
0: ProofGrid usable level: 10
0.0.Ht: Trace Attempt 13	[0.81 s]
0.0.N: Trace Attempt  1	[0.76 s]
0.0.N: Trace Attempt  2	[0.76 s]
0.0.N: Trace Attempt  3	[0.79 s]
0.0.N: Trace Attempt  4	[0.80 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [1.23 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 1.19 s.
0.0.Hp: A proof was found: No trace exists. [1.23 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 1.19 s.
0.0.Hp: A proof was found: No trace exists. [1.23 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 1.19 s.
0.0.Hp: A proof was found: No trace exists. [1.23 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 1.19 s.
0.0.Hp: A proof was found: No trace exists. [1.23 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 1.19 s.
0.0.N: Trace Attempt  6	[0.81 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.96 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.99 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0.0.N: Trace Attempt  1	[0.58 s]
0.0.N: Trace Attempt  2	[0.58 s]
0.0.N: Trace Attempt  3	[0.61 s]
0: ProofGrid usable level: 5
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [2.14 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 2.10 s.
0.0.Hp: A proof was found: No trace exists. [2.14 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 2.10 s.
0.0.Hp: A proof was found: No trace exists. [2.14 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 2.10 s.
0.0.N: Trace Attempt 10	[0.71 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[1.00 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[1.06 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.Hp: Lemmas used(7): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [2.40]
0.0.Hp: A proof was found: No trace exists. [2.40 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert" was proven in 2.37 s.
0.0.Hp: A proof was found: No trace exists. [2.40 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert" was proven in 2.37 s.
0.0.Hp: All properties determined. [2.11 s]
0.0.Ht: Interrupted (multi)
0.0.Hp: Exited with Success (@ 2.41 s)
0: ProofGrid usable level: 0
0.0.Ht: Trace Attempt 26	[2.16 s]
0.0.Ht: Interrupted. [1.81 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.06 s].
0.0.B: All properties either determined or skipped. [2.15 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.14 s].
0.0.N: Trace Attempt  8	[0.11 s]
0.0.N: All properties either determined or skipped. [2.34 s]
0.0.B: Exited with Success (@ 2.42 s)
0.0.N: Exited with Success (@ 2.42 s)
0.0.Ht: Exited with Success (@ 2.42 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.18        2.41        0.00       92.98 %
     Hp        0.09        2.41        0.00       96.25 %
     Ht        0.11        2.30        0.00       95.43 %
      B        0.05        2.35        0.00       97.82 %
    all        0.11        2.36        0.00       95.58 %

    Data read    : 379.40 kiB
    Data written : 6.00 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 29
                 assertions                   : 15
                  - proven                    : 14 (93.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (6.66667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 14
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 14 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/assumptions.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/assumptions.sv'
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(31): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(52): 'opcode_mem_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(52): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 29 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 336 of 336 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.032s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 3, disabling: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.N: Proof Simplification Iteration 4	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 25820@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_62
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 25819@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_62
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.B: Proofgrid shell started at 25834@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_62
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.Ht: Proofgrid shell started at 25833@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_62
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  5	[0.13 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.13 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.10 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.10 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  1	[0.03 s]
0.0.Ht: Trace Attempt  2	[0.03 s]
0.0.Ht: A trace with 2 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.15 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.15 s.
0.0.N: Trace Attempt  2	[0.03 s]
0.0.Ht: Trace Attempt  3	[0.05 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.23 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Trace Attempt  4	[0.05 s]
0.0.Ht: A trace with 4 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.17 s.
0.0.Ht: A trace with 4 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.18 s.
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.Ht: Trace Attempt  6	[0.06 s]
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.20 s.
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.22 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.22 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.22 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.24 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.09 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.09 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.10 s]
0.0.Ht: A trace with 8 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.26 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.27 s.
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.05 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.05 s].
0.0.Ht: Trace Attempt  9	[0.19 s]
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.03 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  5	[0.09 s]
0.0.Ht: Trace Attempt 10	[0.23 s]
0.0.Ht: A trace with 10 cycles was found. [0.38 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.38 s.
0.0.Ht: A trace with 10 cycles was found. [0.40 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.40 s.
0.0.Ht: Trace Attempt 11	[0.43 s]
0.0.Ht: Trace Attempt 12	[0.44 s]
0.0.Ht: A trace with 12 cycles was found. [0.60 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 12 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert" in 0.60 s.
0.0.Ht: A trace with 12 cycles was found. [0.61 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert:precondition1" was covered in 12 cycles in 0.62 s.
0.0.Ht: Trace Attempt 13	[0.65 s]
0: ProofGrid usable level: 10
0.0.N: Trace Attempt  1	[0.95 s]
0.0.N: Trace Attempt  2	[0.95 s]
0.0.N: Trace Attempt  3	[0.98 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [1.31 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 1.28 s.
0.0.Hp: A proof was found: No trace exists. [1.31 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 1.28 s.
0.0.Hp: A proof was found: No trace exists. [1.31 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 1.28 s.
0.0.Hp: A proof was found: No trace exists. [1.31 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 1.28 s.
0.0.Hp: A proof was found: No trace exists. [1.31 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 1.28 s.
0.0.N: Trace Attempt  4	[0.99 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.91 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.94 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  5	[0.05 s]
0: ProofGrid usable level: 5
0.0.N: Trace Attempt  1	[0.62 s]
0.0.N: Trace Attempt  2	[0.63 s]
0.0.N: Trace Attempt  3	[0.66 s]
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [2.27 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 2.24 s.
0.0.Hp: A proof was found: No trace exists. [2.27 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 2.24 s.
0.0.Hp: A proof was found: No trace exists. [2.27 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 2.24 s.
0.0.N: Trace Attempt 10	[0.76 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[1.00 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[1.06 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.Hp: Lemmas used(7): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [2.50]
0.0.Hp: A proof was found: No trace exists. [2.50 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert" was proven in 2.47 s.
0.0.Hp: A proof was found: No trace exists. [2.50 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert" was proven in 2.47 s.
0.0.Hp: All properties determined. [2.02 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 24	[2.25 s]
0.0.Ht: Interrupted. [2.06 s]
0.0.Hp: Exited with Success (@ 2.52 s)
0: ProofGrid usable level: 0
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.18 s].
0.0.N: Trace Attempt  8	[0.13 s]
0.0.N: All properties either determined or skipped. [2.16 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert"	[0.10 s].
0.0.B: Trace Attempt  6	[0.07 s]
0.0.B: All properties either determined or skipped. [2.41 s]
0.0.Ht: Exited with Success (@ 2.52 s)
0.0.N: Exited with Success (@ 2.52 s)
0.0.B: Exited with Success (@ 2.52 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.19        2.50        0.00       93.08 %
     Hp        0.09        2.50        0.00       96.49 %
     Ht        0.12        2.38        0.00       95.19 %
      B        0.05        2.45        0.00       97.86 %
    all        0.11        2.46        0.00       95.62 %

    Data read    : 379.73 kiB
    Data written : 6.05 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 29
                 assertions                   : 15
                  - proven                    : 14 (93.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (6.66667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 14
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 14 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/assumptions.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/assumptions.sv'
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
[ERROR (VHDL-1084)] ../data_path/data_path.vhd(277): formal alu_in_b_i is not declared
[WARN (VHDL-1768)] ../data_path/data_path.vhd(286): formal port 'alu_result_wb_i' has no actual or default value
[INFO (VHDL-1259)] checkers/forwarding_checker.sv(9): 'alu_result_wb_i' is declared here
[INFO (VHDL-1259)] checkers/forwarding_checker.sv(13): 'rs1_address_id_i' is declared here
[INFO (VHDL-1259)] checkers/forwarding_checker.sv(14): 'rs2_address_id_i' is declared here
[INFO (VHDL-1259)] checkers/forwarding_checker.sv(17): 'opcode_id_i' is declared here
[INFO (VHDL-1259)] checkers/forwarding_checker.sv(18): 'reg_write_i' is declared here
[INFO (VHDL-1259)] checkers/forwarding_checker.sv(19): 'rd_address_mem_i' is declared here
[INFO (VHDL-1259)] checkers/forwarding_checker.sv(20): 'rd_address_wb_i' is declared here
[ERROR (VHDL-1284)] ../data_path/data_path.vhd(287): unit 'behavioral' ignored due to previous errors
[-- (VHDL-1482)] VHDL file '../data_path/data_path.vhd' ignored due to errors
Summary of errors detected:
	[ERROR (VHDL-1084)] ../data_path/data_path.vhd(277): formal alu_in_b_i is not declared
	[ERROR (VHDL-1284)] ../data_path/data_path.vhd(287): unit 'behavioral' ignored due to previous errors
ERROR at line 33 in file do.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/assumptions.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/assumptions.sv'
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(31): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(52): 'opcode_mem_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(52): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 29 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 336 of 336 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.032s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 3, disabling: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.N: Proof Simplification Iteration 4	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 26503@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_63
0.0.N: Proofgrid shell started at 26502@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_63
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.Hp: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Proofgrid shell started at 26517@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_63
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.07 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.07 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.05 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: Proofgrid shell started at 26516@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_63
0.0.B: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.Ht: Trace Attempt  1	[0.03 s]
0.0.Ht: Trace Attempt  2	[0.03 s]
0.0.Ht: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.14 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.14 s.
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.Ht: Trace Attempt  3	[0.04 s]
0.0.Ht: Trace Attempt  4	[0.05 s]
0.0.Ht: A trace with 4 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.16 s.
0.0.Ht: A trace with 4 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.16 s.
0.0.Ht: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt  6	[0.06 s]
0.0.Ht: A trace with 6 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.18 s.
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.19 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.19 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.23 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.21 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.23 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.Ht: Trace Attempt  7	[0.08 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: Trace Attempt  8	[0.08 s]
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.24 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.24 s.
0.0.Ht: Trace Attempt  9	[0.15 s]
0.0.N: Trace Attempt  1	[0.14 s]
0.0.N: Trace Attempt  2	[0.14 s]
0.0.N: Trace Attempt  3	[0.14 s]
0.0.N: Trace Attempt  5	[0.14 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.14 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.06 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.06 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.05 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  2	[0.03 s]
0.0.B: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.03 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  4	[0.09 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.Ht: Trace Attempt 10	[0.19 s]
0.0.Ht: A trace with 10 cycles was found. [0.38 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.38 s.
0.0.Ht: A trace with 10 cycles was found. [0.41 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.41 s.
0.0.Ht: Trace Attempt 11	[0.47 s]
0.0.Ht: Trace Attempt 12	[0.48 s]
0.0.Ht: A trace with 12 cycles was found. [0.66 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 12 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert" in 0.66 s.
0.0.Ht: A trace with 12 cycles was found. [0.68 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert:precondition1" was covered in 12 cycles in 0.69 s.
0.0.Ht: Trace Attempt 13	[0.73 s]
0: ProofGrid usable level: 10
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [1.23 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 1.17 s.
0.0.Hp: A proof was found: No trace exists. [1.23 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 1.17 s.
0.0.Hp: A proof was found: No trace exists. [1.23 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 1.17 s.
0.0.Hp: A proof was found: No trace exists. [1.23 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 1.17 s.
0.0.Hp: A proof was found: No trace exists. [1.23 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 1.17 s.
0.0.N: Trace Attempt  1	[0.93 s]
0.0.N: Trace Attempt  2	[0.93 s]
0.0.N: Trace Attempt  3	[0.97 s]
0.0.N: Trace Attempt  4	[0.98 s]
0.0.N: Trace Attempt  6	[0.99 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.95 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.04 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.06 s]
0: ProofGrid usable level: 5
0.0.N: Trace Attempt  1	[0.68 s]
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [2.05 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 1.99 s.
0.0.Hp: A proof was found: No trace exists. [2.05 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 1.99 s.
0.0.Hp: A proof was found: No trace exists. [2.05 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 1.99 s.
0.0.N: Trace Attempt  2	[0.68 s]
0.0.N: Trace Attempt  3	[0.72 s]
0.0.Hp: Lemmas used(7): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [2.30]
0.0.Hp: A proof was found: No trace exists. [2.30 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert" was proven in 2.24 s.
0.0.Hp: A proof was found: No trace exists. [2.30 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert" was proven in 2.24 s.
0.0.Hp: All properties determined. [2.07 s]
0.0.Hp: Exited with Success (@ 2.31 s)
0: ProofGrid usable level: 0
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.94 s].
0.0.N: Trace Attempt 10	[0.83 s]
0.0.N: All properties either determined or skipped. [1.97 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 22	[1.88 s]
0.0.Ht: Interrupted. [1.67 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.90 s].
0.0.N: Exited with Success (@ 2.37 s)
0.0.Ht: Exited with Success (@ 2.37 s)
0.0.B: Trace Attempt 18	[0.83 s]
0.0.B: All properties either determined or skipped. [2.20 s]
0.0.B: Exited with Success (@ 2.37 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.23        2.30        0.00       90.96 %
     Hp        0.10        2.30        0.00       96.00 %
     Ht        0.15        2.14        0.00       93.31 %
      B        0.08        2.22        0.00       96.70 %
    all        0.14        2.24        0.00       94.18 %

    Data read    : 378.96 kiB
    Data written : 5.80 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 29
                 assertions                   : 15
                  - proven                    : 14 (93.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (6.66667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 14
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 14 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert".
cex
[<embedded>] % include {do.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% set_elaborate_single_run_mode off
%% 
%% 
%% 
%% # Checkers
%% analyze -sv09 {checkers/assumptions.sv}
[-- (VERI-1482)] Analyzing Verilog file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'checkers/assumptions.sv'
%% analyze -sv09 {checkers/forwarding_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_checker.sv'
%% analyze -sv09 {checkers/branch_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/branch_checker.sv'
%% analyze -sv09 {checkers/pc_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/pc_checker.sv'
%% analyze -sv09 {checkers/forwarding_unit_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/forwarding_unit_checker.sv'
%% analyze -sv09 {checkers/stall_checker.sv}
[-- (VERI-1482)] Analyzing Verilog file 'checkers/stall_checker.sv'
%% # packages
%% analyze -vhdl2k {../packages/alu_ops_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /eda/cadence/2018-19/RHELx86/JASPER_2018.06.002/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../packages/alu_ops_pkg.vhd'
[INFO (VHDL-1014)] ../packages/alu_ops_pkg.vhd(4): analyzing package 'alu_ops_pkg'
%% analyze -vhdl2k {../packages/datapath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/datapath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/datapath_signals_pkg.vhd(4): analyzing package 'datapath_signals_pkg'
%% analyze -vhdl2k {../packages/controlpath_signals_pkg.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/controlpath_signals_pkg.vhd'
[INFO (VHDL-1014)] ../packages/controlpath_signals_pkg.vhd(4): analyzing package 'controlpath_signals_pkg'
%% analyze -vhdl2k {../packages/txt_util.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../packages/txt_util.vhd'
[INFO (VHDL-1014)] ../packages/txt_util.vhd(6): analyzing package 'txt_util'
[INFO (VHDL-1013)] ../packages/txt_util.vhd(89): analyzing package body 'txt_util'
%% 
%% #control path files
%% analyze -vhdl2k {../control_path/alu_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/alu_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/alu_decoder.vhd(6): analyzing entity 'alu_decoder'
[INFO (VHDL-1010)] ../control_path/alu_decoder.vhd(16): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/ctrl_decoder.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/ctrl_decoder.vhd'
[INFO (VHDL-1012)] ../control_path/ctrl_decoder.vhd(5): analyzing entity 'ctrl_decoder'
[INFO (VHDL-1010)] ../control_path/ctrl_decoder.vhd(22): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/forwarding_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/forwarding_unit.vhd'
[INFO (VHDL-1012)] ../control_path/forwarding_unit.vhd(6): analyzing entity 'forwarding_unit'
[INFO (VHDL-1010)] ../control_path/forwarding_unit.vhd(33): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/hazard_unit.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/hazard_unit.vhd'
[INFO (VHDL-1012)] ../control_path/hazard_unit.vhd(5): analyzing entity 'hazard_unit'
[INFO (VHDL-1010)] ../control_path/hazard_unit.vhd(27): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../control_path/control_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../control_path/control_path.vhd'
[INFO (VHDL-1012)] ../control_path/control_path.vhd(6): analyzing entity 'control_path'
[INFO (VHDL-1010)] ../control_path/control_path.vhd(39): analyzing architecture 'behavioral'
%% 
%% # data_path files
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real.vhd' into library 'ieee'
[INFO (VHDL-1014)] ieee_math_lib_folder/math_real.vhd(54): analyzing package 'math_real'
%% analyze -vhdl2k -lib ieee {ieee_math_lib_folder/math_real_b.vhd}
[-- (VHDL-1481)] Analyzing VHDL file 'ieee_math_lib_folder/math_real_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] ieee_math_lib_folder/math_real_b.vhd(52): analyzing package body 'math_real'
%% 
%% analyze -vhdl2k {../data_path/ALU/ALU_simple.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/ALU/ALU_simple.vhd'
[INFO (VHDL-1012)] ../data_path/ALU/ALU_simple.vhd(8): analyzing entity 'alu'
[INFO (VHDL-1010)] ../data_path/ALU/ALU_simple.vhd(20): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/immediate.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/immediate.vhd'
[INFO (VHDL-1012)] ../data_path/immediate.vhd(6): analyzing entity 'immediate'
[INFO (VHDL-1010)] ../data_path/immediate.vhd(12): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/register_bank.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/register_bank.vhd'
[INFO (VHDL-1012)] ../data_path/register_bank.vhd(6): analyzing entity 'register_bank'
[INFO (VHDL-1010)] ../data_path/register_bank.vhd(24): analyzing architecture 'behavioral'
%% analyze -vhdl2k {../data_path/data_path.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../data_path/data_path.vhd'
[INFO (VHDL-1012)] ../data_path/data_path.vhd(7): analyzing entity 'data_path'
[INFO (VHDL-1010)] ../data_path/data_path.vhd(51): analyzing architecture 'behavioral'
%% 
%% #TOP
%% analyze -vhdl2k {../TOP_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../TOP_RISCV.vhd'
[INFO (VHDL-1012)] ../TOP_RISCV.vhd(5): analyzing entity 'top_riscv'
[INFO (VHDL-1010)] ../TOP_RISCV.vhd(25): analyzing architecture 'structural'
%% analyze -vhdl2k {../formal_top_RISCV.vhd}
[-- (VHDL-1481)] Analyzing VHDL file '../formal_top_RISCV.vhd'
[INFO (VHDL-1012)] ../formal_top_RISCV.vhd(6): analyzing entity 'formal_top_riscv'
[INFO (VHDL-1010)] ../formal_top_RISCV.vhd(24): analyzing architecture 'behavioral'
%% 
%% elaborate -vhdl -top {formal_top_RISCV}
INFO (ISW003): Top module name is "formal_top_RISCV".
[INFO (VHDL-1067)] ../formal_top_RISCV.vhd(6): executing 'formal_top_RISCV(behavioral)'
[INFO (VHDL-1067)] ../TOP_RISCV.vhd(5): executing 'TOP_RISCV(structural)'
[INFO (VHDL-1067)] ../data_path/data_path.vhd(7): executing 'data_path(Behavioral)'
[INFO (VHDL-1067)] ../data_path/register_bank.vhd(6): executing 'register_bank(Behavioral)'
[INFO (VHDL-1067)] ../data_path/immediate.vhd(6): executing 'immediate(Behavioral)'
[INFO (VHDL-1067)] ../data_path/ALU/ALU_simple.vhd(8): executing 'ALU(behavioral)'
[INFO (VERI-1018)] checkers/branch_checker.sv(1): compiling module 'branch_checker'
[INFO (VERI-1018)] checkers/forwarding_checker.sv(1): compiling module 'forwarding_checker'
[WARN (VERI-1220)] checkers/forwarding_checker.sv(31): using initial value of 'instruction_opcodes' since it is never assigned
[WARN (VERI-1221)] checkers/forwarding_checker.sv(52): 'opcode_mem_r' should be on the sensitivity list
[WARN (VERI-1221)] checkers/forwarding_checker.sv(52): 'instruction_opcodes' should be on the sensitivity list
[INFO (VHDL-1067)] ../control_path/control_path.vhd(6): executing 'control_path(behavioral)'
[INFO (VHDL-1067)] ../control_path/ctrl_decoder.vhd(5): executing 'ctrl_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/alu_decoder.vhd(6): executing 'alu_decoder(behavioral)'
[INFO (VHDL-1067)] ../control_path/forwarding_unit.vhd(6): executing 'forwarding_unit(Behavioral)'
[INFO (VHDL-1067)] ../control_path/hazard_unit.vhd(5): executing 'hazard_unit(behavioral)'
[WARN (VHDL-1129)] ../control_path/hazard_unit.vhd(28): initial value for signal ignored
[INFO (VERI-1018)] checkers/stall_checker.sv(1): compiling module 'stall_checker'
[INFO (VERI-1018)] checkers/forwarding_unit_checker.sv(1): compiling module 'forwarding_unit_checker'
[INFO (VERI-1018)] checkers/pc_checker.sv(2): compiling module 'pc_checker'
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(9): external reference pc_reg_if_s use not supported. Reference will be replaced by net ":hr_pc_reg_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(62): external reference pc_next_if_s use not supported. Reference will be replaced by net ":hr_pc_next_if_s".
WARNING (WNL017): ../data_path/data_path.vhd(78): external reference pc_adder_if_s use not supported. Reference will be replaced by net ":hr_pc_adder_if_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(18): external reference pc_reg_id_s use not supported. Reference will be replaced by net ":hr_pc_reg_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(17): external reference pc_adder_id_s use not supported. Reference will be replaced by net ":hr_pc_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(96): external reference rs1_data_id_s use not supported. Reference will be replaced by net ":hr_rs1_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(97): external reference rs2_data_id_s use not supported. Reference will be replaced by net ":hr_rs2_data_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(98): external reference immediate_extended_id_s use not supported. Reference will be replaced by net ":hr_immediate_extended_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(99): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(34): external reference pc_adder_ex_s use not supported. Reference will be replaced by net ":hr_pc_adder_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs1_data_ex_s use not supported. Reference will be replaced by net ":hr_rs1_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference rs2_data_ex_s use not supported. Reference will be replaced by net ":hr_rs2_data_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(36): external reference immediate_extended_ex_s use not supported. Reference will be replaced by net ":hr_immediate_extended_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(43): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(115): external reference alu_result_ex_s use not supported. Reference will be replaced by net ":hr_alu_result_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(116): external reference alu_forward_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(48): external reference alu_result_mem_s use not supported. Reference will be replaced by net ":hr_alu_result_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(50): external reference rs2_data_mem_s use not supported. Reference will be replaced by net ":hr_rs2_data_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(47): external reference pc_adder_mem_s use not supported. Reference will be replaced by net ":hr_pc_adder_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(49): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(35): external reference pc_reg_ex_s use not supported. Reference will be replaced by net ":hr_pc_reg_ex_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(55): external reference alu_result_wb_s use not supported. Reference will be replaced by net ":hr_alu_result_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(54): external reference pc_adder_wb_s use not supported. Reference will be replaced by net ":hr_pc_adder_wb_s".
WARNING (WNL017): ../packages/datapath_signals_pkg.vhd(58): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(146): external reference branch_adder_id_s use not supported. Reference will be replaced by net ":hr_branch_adder_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference rd_data_wb_s use not supported. Reference will be replaced by net ":hr_rd_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(149): external reference branch_condition_a_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(152): external reference branch_condition_b_ex_s use not supported. Reference will be replaced by net ":hr_branch_condition_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(172): external reference alu_forward_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(180): external reference b_ex_s use not supported. Reference will be replaced by net ":hr_b_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(183): external reference a_ex_s use not supported. Reference will be replaced by net ":hr_a_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(189): external reference extended_data_wb_s use not supported. Reference will be replaced by net ":hr_extended_data_wb_s".
WARNING (WNL017): ../data_path/data_path.vhd(202): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(203): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../data_path/data_path.vhd(241): external reference alu_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_zero_ex_s".
WARNING (WNL017): ../data_path/data_path.vhd(242): external reference alu_of_ex_s use not supported. Reference will be replaced by net ":hr_alu_of_ex_s".
WARNING (WNL017): ../control_path/control_path.vhd(42): external reference bcc_id_s use not supported. Reference will be replaced by net ":hr_bcc_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(49): external reference branch_id_s use not supported. Reference will be replaced by net ":hr_branch_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(57): external reference branch_ex_s use not supported. Reference will be replaced by net ":hr_branch_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(14): external reference if_id_flush_s use not supported. Reference will be replaced by net ":hr_if_id_flush_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(15): external reference id_ex_flush_s use not supported. Reference will be replaced by net ":hr_id_ex_flush_s".
WARNING (WNL017): ../control_path/control_path.vhd(68): external reference funct3_wb_s use not supported. Reference will be replaced by net ":hr_funct3_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(70): external reference rs1_address_id_s use not supported. Reference will be replaced by net ":hr_rs1_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(71): external reference rs2_address_id_s use not supported. Reference will be replaced by net ":hr_rs2_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(72): external reference rd_address_id_s use not supported. Reference will be replaced by net ":hr_rd_address_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(74): external reference funct7_id_s use not supported. Reference will be replaced by net ":hr_funct7_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(75): external reference funct3_id_s use not supported. Reference will be replaced by net ":hr_funct3_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(82): external reference control_stall_s use not supported. Reference will be replaced by net ":hr_control_stall_s".
WARNING (WNL017): ../control_path/control_path.vhd(101): external reference alu_a_zero_id_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(102): external reference alu_src_a_id_s use not supported. Reference will be replaced by net ":hr_alu_src_a_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(103): external reference alu_src_b_id_s use not supported. Reference will be replaced by net ":hr_alu_src_b_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(104): external reference mem_to_reg_id_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(106): external reference alu_2bit_op_id_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(110): external reference reg_write_id_s use not supported. Reference will be replaced by net ":hr_reg_write_id_s".
WARNING (WNL017): ../control_path/control_path.vhd(111): external reference mem_write_id_s use not supported. Reference will be replaced by net ":hr_mem_write_id_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(41): external reference funct3_ex_s use not supported. Reference will be replaced by net ":hr_funct3_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(42): external reference funct7_ex_s use not supported. Reference will be replaced by net ":hr_funct7_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(44): external reference alu_a_zero_ex_s use not supported. Reference will be replaced by net ":hr_alu_a_zero_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(46): external reference alu_src_a_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_a_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(47): external reference alu_src_b_ex_s use not supported. Reference will be replaced by net ":hr_alu_src_b_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(51): external reference mem_to_reg_ex_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(43): external reference alu_2bit_op_ex_s use not supported. Reference will be replaced by net ":hr_alu_2bit_op_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(55): external reference rs1_address_ex_s use not supported. Reference will be replaced by net ":hr_rs1_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(56): external reference rs2_address_ex_s use not supported. Reference will be replaced by net ":hr_rs2_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(57): external reference rd_address_ex_s use not supported. Reference will be replaced by net ":hr_rd_address_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(50): external reference reg_write_ex_s use not supported. Reference will be replaced by net ":hr_reg_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(49): external reference mem_write_ex_s use not supported. Reference will be replaced by net ":hr_mem_write_ex_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(61): external reference funct3_mem_s use not supported. Reference will be replaced by net ":hr_funct3_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(62): external reference mem_write_mem_s use not supported. Reference will be replaced by net ":hr_mem_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(63): external reference reg_write_mem_s use not supported. Reference will be replaced by net ":hr_reg_write_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(64): external reference mem_to_reg_mem_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(67): external reference rd_address_mem_s use not supported. Reference will be replaced by net ":hr_rd_address_mem_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(72): external reference reg_write_wb_s use not supported. Reference will be replaced by net ":hr_reg_write_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(73): external reference mem_to_reg_wb_s use not supported. Reference will be replaced by net ":hr_mem_to_reg_wb_s".
WARNING (WNL017): ../packages/controlpath_signals_pkg.vhd(74): external reference rd_address_wb_s use not supported. Reference will be replaced by net ":hr_rd_address_wb_s".
WARNING (WNL017): ../control_path/control_path.vhd(189): external reference alu_forward_a_s use not supported. Reference will be replaced by net ":hr_alu_forward_a_s".
WARNING (WNL017): ../control_path/control_path.vhd(190): external reference alu_forward_b_s use not supported. Reference will be replaced by net ":hr_alu_forward_b_s".
WARNING (WNL017): ../control_path/control_path.vhd(211): external reference if_id_write_s use not supported. Reference will be replaced by net ":hr_if_id_write_s".
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(56): multiply mult_32s_32s (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(57): multiply mult_33s_33s (size 66) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL018): ../data_path/ALU/ALU_simple.vhd(58): multiply mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(60): divider div_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL032): ../data_path/ALU/ALU_simple.vhd(62): divider div_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_div" command to prevent automatic black-boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(65): remainder operator rem_32s_32s (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
WARNING (WNL064): ../data_path/ALU/ALU_simple.vhd(67): remainder operator rem_32u_32u (size 32) automatically black boxed.
    Use the "elaborate -bbox_mod" command to prevent automatic black boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
formal_top_RISCV
%% clock clk -factor 1 -phase 1 -both_edges
%% #reset -none
%% 
%% reset -expression {reset = 0}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 29 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 7 analyzed.
INFO (IRS018): Reset analysis simulation executed for 6 iterations. Assigned values for 1630 of 1630 design flops, 1 of 1 design latches, 337 of 337 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.034s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 3, disabling: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.01 s]
0.0.N: Proof Simplification Iteration 4	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: Proof Simplification completed in 0.04 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 26731@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_64
0.0.Hp: Proofgrid shell started at 26732@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_64
0.0.N: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.Hp: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall" was proven in 0.01 s.
0.0.Hp: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.B: Proofgrid shell started at 26746@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_64
0.0.B: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  5	[0.05 s]
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  1	[0.10 s]
0.0.N: Trace Attempt  2	[0.10 s]
0.0.N: Trace Attempt  3	[0.10 s]
0.0.N: Trace Attempt  5	[0.10 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.10 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex" was proven in 0.07 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.07 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.Ht: Proofgrid shell started at 26745@ws0.lab317.kel.net(local) jg_4914_ws0.lab317.kel.net_64
0.0.B: Trace Attempt  4	[0.06 s]
0.0.Ht: clocks: 2, declared: 2, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex"	[0.08 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  1	[0.03 s]
0.0.Ht: Trace Attempt  2	[0.03 s]
0.0.Ht: A trace with 2 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall:precondition1" was covered in 2 cycles in 0.11 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu:precondition1" was covered in 2 cycles in 0.11 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch:precondition1" was covered in 2 cycles in 0.11 s.
0.0.B: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.Ht: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  4	[0.06 s]
0.0.Ht: A trace with 4 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check:precondition1" was covered in 4 cycles in 0.12 s.
0.0.Ht: A trace with 4 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.conditional_b_stall:precondition1" was covered in 4 cycles in 0.13 s.
0.0.Ht: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  4	[0.05 s]
0.0.Ht: Trace Attempt  6	[0.07 s]
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1" was covered in 6 cycles in 0.14 s.
0.0.Ht: A trace with 6 cycles was found. [0.07 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex:precondition1" was covered in 6 cycles in 0.16 s.
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.jal_instr_stall:precondition1" was covered in 6 cycles in 0.16 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.18 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 6 cycles was found. [0.08 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert:precondition1" was covered in 6 cycles in 0.17 s.
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.jall_id_jalr_ex:precondition1"	[0.17 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.02 s]
0.0.B: Trace Attempt  3	[0.03 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: Trace Attempt  7	[0.08 s]
0.0.Ht: Trace Attempt  8	[0.09 s]
0.0.Ht: A trace with 8 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu:precondition1" was covered in 8 cycles in 0.17 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 8 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp:precondition1" was covered in 8 cycles in 0.18 s.
0.0.B: Trace Attempt  5	[0.07 s]
0.0.Ht: Trace Attempt  9	[0.16 s]
0.0.N: Trace Attempt  1	[0.11 s]
0.0.N: Trace Attempt  2	[0.11 s]
0.0.N: Trace Attempt  3	[0.11 s]
0.0.N: Trace Attempt  5	[0.12 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.12 s]
INFO (IPF057): 0.0.N: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex" was proven in 0.03 s.
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.03 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.06 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.branch_id_jalr_ex"	[0.06 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.00 s].
0.0.N: Trace Attempt  5	[0.07 s]
0.0.B: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt 10	[0.17 s]
0.0.Ht: A trace with 10 cycles was found. [0.27 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert:precondition1" was covered in 10 cycles in 0.26 s.
0.0.B: Trace Attempt  2	[0.03 s]
0.0.Ht: A trace with 10 cycles was found. [0.29 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert:precondition1" was covered in 10 cycles in 0.28 s.
0.0.B: Trace Attempt  3	[0.05 s]
0.0.B: Trace Attempt  4	[0.08 s]
0.0.Ht: Trace Attempt 11	[0.34 s]
0.0.B: Trace Attempt  5	[0.13 s]
0.0.Ht: Trace Attempt 12	[0.35 s]
0.0.Ht: A trace with 12 cycles was found. [0.50 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 12 cycles was found for the property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert" in 0.49 s.
0.0.Ht: A trace with 12 cycles was found. [0.50 s]
INFO (IPF047): 0.0.Ht: The cover property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert:precondition1" was covered in 12 cycles in 0.49 s.
0.0.Ht: Trace Attempt 13	[0.54 s]
0: ProofGrid usable level: 10
0.0.N: Trace Attempt  1	[0.80 s]
0.0.N: Trace Attempt  2	[0.80 s]
0.0.N: Trace Attempt  3	[0.83 s]
0.0.N: Trace Attempt  4	[0.84 s]
0.0.Hp: Lemmas used(3): ?2
0.0.Hp: A proof was found: No trace exists. [1.23 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_alu" was proven in 1.20 s.
0.0.Hp: A proof was found: No trace exists. [1.23 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.mem_over_wb_branch" was proven in 1.20 s.
0.0.Hp: A proof was found: No trace exists. [1.23 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_alu" was proven in 1.20 s.
0.0.Hp: A proof was found: No trace exists. [1.23 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.forwarding_unit_checker.forward_both_rs1_and_rs2_to_branch_cmp" was proven in 1.20 s.
0.0.Hp: A proof was found: No trace exists. [1.23 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.pc_checker_inst.pc_assert" was proven in 1.20 s.
0.0.N: Trace Attempt  6	[0.86 s]
0.0.N: Per property time limit expired (1.00 s) [1.00 s]
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[0.99 s].
0.0.N: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.N: Trace Attempt  5	[0.06 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check"	[1.01 s].
0.0.B: Starting proof for property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.00 s].
0.0.B: Trace Attempt  1	[0.01 s]
0.0.B: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  3	[0.02 s]
0.0.B: Trace Attempt  4	[0.04 s]
0.0.B: Trace Attempt  5	[0.05 s]
0.0.N: Trace Attempt  1	[0.63 s]
0: ProofGrid usable level: 5
0.0.N: Trace Attempt  2	[0.63 s]
0.0.N: Trace Attempt  3	[0.66 s]
0.0.Hp: Lemmas used(5): ?2
0.0.Hp: A proof was found: No trace exists. [2.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.branch_checker_inst.pc_next_position_check" was proven in 2.00 s.
0.0.Hp: A proof was found: No trace exists. [2.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.beq_after_load_stall" was proven in 2.00 s.
0.0.Hp: A proof was found: No trace exists. [2.03 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.control_path_1.stall_checker_inst.max_2_clk_stall_check" was proven in 2.00 s.
0.0.Hp: Lemmas used(7): ?2
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [2.26]
0.0.Hp: A proof was found: No trace exists. [2.25 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert" was proven in 2.22 s.
0.0.Hp: A proof was found: No trace exists. [2.25 s]
INFO (IPF057): 0.0.Hp: The property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_b_forward_assert" was proven in 2.22 s.
0.0.Hp: All properties determined. [1.94 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 22	[1.74 s]
0.0.Ht: Interrupted. [1.92 s]
0.0.Ht: Exited with Success (@ 2.27 s)
0: ProofGrid usable level: 0
0.0.Hp: Exited with Success (@ 2.27 s)
0.0.N: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.96 s].
0.0.N: Trace Attempt 10	[0.79 s]
0.0.N: All properties either determined or skipped. [2.05 s]
0.0.B: Stopped processing property "formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.mem_alu_a_forward_assert"	[0.95 s].
0.0.N: Exited with Success (@ 2.32 s)
0.0.B: Trace Attempt 17	[0.88 s]
0.0.B: All properties either determined or skipped. [1.84 s]
0.0.B: Exited with Success (@ 2.33 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.18        2.26        0.00       92.62 %
     Hp        0.09        2.26        0.00       96.09 %
     Ht        0.11        2.15        0.00       95.17 %
      B        0.05        2.21        0.00       97.85 %
    all        0.11        2.22        0.00       95.38 %

    Data read    : 378.60 kiB
    Data written : 5.85 kiB

0: ProofGrid usable level: 0
0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 29
                 assertions                   : 15
                  - proven                    : 14 (93.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (6.66667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 14
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 14 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::formal_top_RISCV.TOP_RISCV_1.data_path_1.forward_check_inst.wb_alu_b_forward_assert".
cex
INFO (IPL005): Received request to exit from the console.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
