<annotationInfo>
<annotationInfo>
<item  id="300" filename="conv_2/conv_2.cpp" linenumber="9" name="add_ln9" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln9_fu_6712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="301" filename="conv_2/conv_2.cpp" linenumber="9" name="add_ln9_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln9_1_fu_6718_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="302" filename="conv_2/conv_2.cpp" linenumber="9" name="icmp_ln9" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln9_fu_6724_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="304" filename="conv_2/conv_2.cpp" linenumber="31" name="r" contextFuncName="conv_2" moduleName="conv_2" rtlName="r_fu_6730_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="309" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="mul_ln31_fu_6740_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="310" filename="conv_2/conv_2.cpp" linenumber="31" name="mul_ln31" contextFuncName="conv_2" moduleName="conv_2" rtlName="mul_ln31_fu_6740_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="311" filename="conv_2/conv_2.cpp" linenumber="31" name="add_ln31_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln31_2_fu_6746_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="312" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="mul_ln31_1_fu_6756_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="313" filename="conv_2/conv_2.cpp" linenumber="31" name="mul_ln31_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="mul_ln31_1_fu_6756_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="317" filename="conv_2/conv_2.cpp" linenumber="12" name="icmp_ln12" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln12_fu_6762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="319" filename="conv_2/conv_2.cpp" linenumber="31" name="c" contextFuncName="conv_2" moduleName="conv_2" rtlName="c_fu_6768_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="324" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_3_fu_6774_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="325" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_4_fu_6778_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="326" filename="conv_2/conv_2.cpp" linenumber="31" name="add_ln31" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln31_fu_6782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="327" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_6_fu_6788_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="328" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_5_fu_6796_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="330" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_279" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_279_fu_6801_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="331" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln_fu_6807_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="332" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_6_fu_6815_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="334" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_fu_6820_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="335" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_1_fu_6826_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="336" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_7_fu_6834_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="338" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_280" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_280_fu_6839_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="339" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_2_fu_6845_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="340" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_8_fu_6853_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="342" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_281" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_281_fu_6858_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="343" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_3_fu_6864_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="344" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_9_fu_6872_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="346" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_282" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_282_fu_6877_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="347" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_4_fu_6883_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="348" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_10_fu_6891_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="350" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_283" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_283_fu_6896_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="351" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_5_fu_6902_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="352" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_11_fu_6910_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="354" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_284" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_284_fu_6915_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="355" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_6_fu_6921_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="356" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_12_fu_6929_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="358" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_285" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_285_fu_6934_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="359" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_7_fu_6940_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="360" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_13" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_13_fu_6948_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="362" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_286" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_286_fu_6953_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="363" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_8_fu_6959_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="364" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_14" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_14_fu_6967_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="366" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_287" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_287_fu_6972_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="367" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_9_fu_6978_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="368" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_15" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_15_fu_6986_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="370" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_288" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_288_fu_6991_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="371" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_s_fu_6997_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="372" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_16" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_16_fu_7005_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="374" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_289" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_289_fu_7010_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="375" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_10_fu_7016_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="376" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_17" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_17_fu_7024_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="378" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_290" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_290_fu_7029_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="379" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_11_fu_7035_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="380" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_18" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_18_fu_7043_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="382" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_291" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_291_fu_7048_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="383" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_12_fu_7054_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="384" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_19" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_19_fu_7062_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="386" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_292" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_292_fu_7067_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="387" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_13" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_13_fu_7073_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="388" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_20" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_20_fu_7081_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="390" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_293" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_293_fu_7086_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="391" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_14" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_14_fu_7092_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="392" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_21" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_21_fu_7100_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="394" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_294" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_294_fu_7105_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="395" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_15" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_15_fu_7111_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="396" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_22" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_22_fu_7119_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="398" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_295" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_295_fu_7124_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="399" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_16" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_16_fu_7130_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="400" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_23" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_23_fu_7138_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="402" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_296" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_296_fu_7143_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="403" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_17" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_17_fu_7149_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="404" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_24" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_24_fu_7157_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="406" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_297" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_297_fu_7162_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="407" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_18" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_18_fu_7168_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="408" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_25" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_25_fu_7176_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="410" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_298" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_298_fu_7181_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="411" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_19" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_19_fu_7187_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="412" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_26" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_26_fu_7195_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="414" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_299" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_299_fu_7200_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="415" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_20" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_20_fu_7206_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="416" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_27" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_27_fu_7214_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="418" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_300" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_300_fu_7219_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="419" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_21" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_21_fu_7225_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="420" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_28" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_28_fu_7233_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="422" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_301" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_301_fu_7238_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="423" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_22" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_22_fu_7244_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="424" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_29" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_29_fu_7252_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="426" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_302" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_302_fu_7257_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="427" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_23" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_23_fu_7263_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="428" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_30" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_30_fu_7271_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="430" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_303" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_303_fu_7276_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="431" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_24" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_24_fu_7282_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="432" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_31" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_31_fu_7290_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="434" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_304" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_304_fu_7295_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="435" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_25" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_25_fu_7301_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="436" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_32" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_32_fu_7309_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="438" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_305" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_305_fu_7314_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="439" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_26" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_26_fu_7320_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="440" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_33" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_33_fu_7328_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="442" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_306" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_306_fu_7333_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="443" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_27" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_27_fu_7339_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="444" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_34" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_34_fu_7347_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="446" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_307" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_307_fu_7352_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="447" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_28" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_28_fu_7358_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="448" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_35" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_35_fu_7366_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="450" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_308" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_308_fu_7371_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="451" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_29" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_29_fu_7377_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="452" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_36" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_36_fu_7385_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="454" filename="conv_2/conv_2.cpp" linenumber="31" name="add_ln31_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln31_3_fu_7390_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="455" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_7_fu_7395_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="456" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_37" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_37_fu_7403_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="458" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_309" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_309_fu_7408_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="459" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_30" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_30_fu_7414_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="460" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_38" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_38_fu_7422_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="462" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_310" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_310_fu_7427_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="463" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_31" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_31_fu_7433_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="464" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_39" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_39_fu_7441_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="466" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_311" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_311_fu_7446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="467" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_32" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_32_fu_7452_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="468" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_40" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_40_fu_7460_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="470" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_312" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_312_fu_7465_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="471" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_33" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_33_fu_7471_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="472" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_41" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_41_fu_7479_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="474" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_313" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_313_fu_7484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="475" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_34" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_34_fu_7490_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="476" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_42" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_42_fu_7498_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="478" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_314" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_314_fu_7503_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="479" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_35" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_35_fu_7509_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="480" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_43" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_43_fu_7517_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="482" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_315" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_315_fu_7522_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="483" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_36" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_36_fu_7528_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="484" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_44" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_44_fu_7536_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="486" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_316" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_316_fu_7541_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="487" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_37" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_37_fu_7547_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="488" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_45" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_45_fu_7555_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="490" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_317" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_317_fu_7560_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="491" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_38" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_38_fu_7566_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="492" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_46" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_46_fu_7574_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="494" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_318" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_318_fu_7579_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="495" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_39" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_39_fu_7585_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="496" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_47" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_47_fu_7593_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="498" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_319" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_319_fu_7598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="499" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_40" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_40_fu_7604_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="500" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_48" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_48_fu_7612_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="502" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_320" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_320_fu_7617_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="503" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_41" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_41_fu_7623_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="504" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_49" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_49_fu_7631_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="506" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_321" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_321_fu_7636_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="507" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_42" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_42_fu_7642_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="508" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_50" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_50_fu_7650_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="510" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_322" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_322_fu_7655_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="511" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_43" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_43_fu_7661_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="512" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_51" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_51_fu_7669_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="514" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_323" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_323_fu_7674_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="515" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_44" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_44_fu_7680_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="516" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_52" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_52_fu_7688_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="518" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_324" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_324_fu_7693_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="519" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_45" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_45_fu_7699_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="520" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_53" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_53_fu_7707_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="522" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_325" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_325_fu_7712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="523" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_46" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_46_fu_7718_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="524" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_54" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_54_fu_7726_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="526" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_326" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_326_fu_7731_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="527" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_47" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_47_fu_7737_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="528" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_55" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_55_fu_7745_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="530" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_327" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_327_fu_7750_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="531" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_48" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_48_fu_7756_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="532" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_56" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_56_fu_7764_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="534" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_328" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_328_fu_7769_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="535" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_49" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_49_fu_7775_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="536" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_57" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_57_fu_7783_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="538" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_329" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_329_fu_7788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="539" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_50" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_50_fu_7794_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="540" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_58" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_58_fu_7802_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="542" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_330" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_330_fu_7807_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="543" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_51" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_51_fu_7813_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="544" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_59" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_59_fu_7821_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="546" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_331" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_331_fu_7826_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="547" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_52" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_52_fu_7832_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="548" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_60" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_60_fu_7840_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="550" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_332" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_332_fu_7845_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="551" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_53" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_53_fu_7851_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="552" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_61" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_61_fu_7859_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="554" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_333" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_333_fu_7864_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="555" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_54" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_54_fu_7870_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="556" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_62" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_62_fu_7878_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="558" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_334" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_334_fu_7883_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="559" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_55" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_55_fu_7889_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="560" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_63" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_63_fu_7897_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="562" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_335" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_335_fu_7902_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="563" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_56" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_56_fu_7908_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="564" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_64" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_64_fu_7916_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="566" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_336" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_336_fu_7921_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="567" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_57" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_57_fu_7927_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="568" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_65" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_65_fu_7935_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="570" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_337" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_337_fu_7940_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="571" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_58" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_58_fu_7946_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="572" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_66" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_66_fu_7954_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="574" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_338" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_338_fu_7959_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="575" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_59" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_59_fu_7965_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="576" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_67" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_67_fu_7973_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="578" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_339" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_339_fu_7978_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="579" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_60" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_60_fu_7984_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="580" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_68" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_68_fu_7992_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="582" filename="conv_2/conv_2.cpp" linenumber="31" name="add_ln31_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln31_4_fu_7997_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="583" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_8_fu_8002_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="584" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_69" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_69_fu_8010_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="586" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_340" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_340_fu_8015_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="587" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_61" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_61_fu_8021_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="588" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_70" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_70_fu_8029_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="590" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_341" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_341_fu_8034_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="591" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_62" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_62_fu_8040_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="592" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_71" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_71_fu_8048_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="594" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_342" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_342_fu_8053_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="595" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_63" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_63_fu_8059_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="596" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_72" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_72_fu_8067_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="598" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_343" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_343_fu_8072_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="599" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_64" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_64_fu_8078_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="600" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_73" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_73_fu_8086_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="602" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_344" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_344_fu_8091_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="603" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_65" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_65_fu_8097_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="604" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_74" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_74_fu_8105_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="606" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_345" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_345_fu_8110_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="607" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_66" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_66_fu_8116_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="608" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_75" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_75_fu_8124_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="610" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_346" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_346_fu_8129_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="611" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_67" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_67_fu_8135_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="612" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_76" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_76_fu_8143_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="614" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_347" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_347_fu_8148_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="615" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_68" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_68_fu_8154_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="616" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_77" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_77_fu_8162_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="618" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_348" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_348_fu_8167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="619" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_69" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_69_fu_8173_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="620" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_78" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_78_fu_8181_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="622" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_349" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_349_fu_8186_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="623" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_70" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_70_fu_8192_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="624" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_79" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_79_fu_8200_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="626" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_350" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_350_fu_8205_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="627" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_71" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_71_fu_8211_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="628" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_80" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_80_fu_8219_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="630" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_351" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_351_fu_8224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="631" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_72" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_72_fu_8230_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="632" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_81" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_81_fu_8238_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="634" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_352" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_352_fu_8243_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="635" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_73" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_73_fu_8249_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="636" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_82" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_82_fu_8257_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="638" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_353" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_353_fu_8262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="639" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_74" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_74_fu_8268_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="640" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_83" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_83_fu_8276_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="642" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_354" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_354_fu_8281_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="643" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_75" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_75_fu_8287_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="644" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_84" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_84_fu_8295_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="646" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_355" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_355_fu_8300_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="647" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_76" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_76_fu_8306_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="648" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_85" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_85_fu_8314_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="650" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_356" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_356_fu_8319_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="651" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_77" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_77_fu_8325_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="652" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_86" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_86_fu_8333_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="654" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_357" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_357_fu_8338_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="655" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_78" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_78_fu_8344_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="656" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_87" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_87_fu_8352_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="658" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_358" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_358_fu_8357_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="659" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_79" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_79_fu_8363_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="660" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_88" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_88_fu_8371_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="662" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_359" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_359_fu_8376_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="663" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_80" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_80_fu_8382_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="664" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_89" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_89_fu_8390_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="666" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_360" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_360_fu_8395_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="667" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_81" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_81_fu_8401_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="668" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_90" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_90_fu_8409_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="670" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_361" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_361_fu_8414_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="671" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_82" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_82_fu_8420_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="672" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_91" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_91_fu_8428_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="674" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_362" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_362_fu_8433_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="675" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_83" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_83_fu_8439_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="676" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_92" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_92_fu_8447_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="678" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_363" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_363_fu_8452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="679" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_84" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_84_fu_8458_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="680" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_93" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_93_fu_8466_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="682" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_364" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_364_fu_8471_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="683" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_85" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_85_fu_8477_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="684" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_94" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_94_fu_8485_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="686" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_365" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_365_fu_8490_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="687" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_86" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_86_fu_8496_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="688" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_95" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_95_fu_8504_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="690" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_366" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_366_fu_8509_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="691" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_87" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_87_fu_8515_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="692" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_96" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_96_fu_8523_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="694" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_367" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_367_fu_8528_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="695" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_88" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_88_fu_8534_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="696" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_97" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_97_fu_8542_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="698" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_368" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_368_fu_8547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="699" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_89" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_89_fu_8553_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="700" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_98" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_98_fu_8561_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="702" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_369" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_369_fu_8566_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="703" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_90" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_90_fu_8572_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="704" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_99" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_99_fu_8580_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="706" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_370" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_370_fu_8585_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="707" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_91" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_91_fu_8591_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="708" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_100" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_100_fu_8599_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="710" filename="conv_2/conv_2.cpp" linenumber="39" name="add_ln39" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln39_fu_8604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="711" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_9_fu_8610_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="712" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_101" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_101_fu_8618_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="713" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_102" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_102_fu_8622_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="714" filename="conv_2/conv_2.cpp" linenumber="31" name="add_ln31_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln31_6_fu_8626_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="715" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_10_fu_8632_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="716" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_103" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_103_fu_8640_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="718" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_371" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_371_fu_8645_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="719" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_92" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_92_fu_8651_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="720" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_104" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_104_fu_8659_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="722" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_372" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_372_fu_8664_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="723" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_93" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_93_fu_8670_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="724" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_105" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_105_fu_8678_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="726" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_373" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_373_fu_8683_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="727" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_94" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_94_fu_8689_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="728" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_106" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_106_fu_8697_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="730" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_374" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_374_fu_8702_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="731" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_95" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_95_fu_8708_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="732" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_107" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_107_fu_8716_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="734" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_375" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_375_fu_8721_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="735" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_96" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_96_fu_8727_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="736" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_108" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_108_fu_8735_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="738" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_376" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_376_fu_8740_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="739" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_97" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_97_fu_8746_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="740" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_109" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_109_fu_8754_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="742" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_377" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_377_fu_8759_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="743" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_98" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_98_fu_8765_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="744" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_110" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_110_fu_8773_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="746" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_378" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_378_fu_8778_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="747" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_99" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_99_fu_8784_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="748" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_111" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_111_fu_8792_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="750" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_379" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_379_fu_8797_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="751" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_100" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_100_fu_8803_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="752" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_112" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_112_fu_8811_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="754" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_380" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_380_fu_8816_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="755" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_101" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_101_fu_8822_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="756" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_113" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_113_fu_8830_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="758" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_381" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_381_fu_8835_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="759" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_102" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_102_fu_8841_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="760" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_114" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_114_fu_8849_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="762" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_382" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_382_fu_8854_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="763" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_103" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_103_fu_8860_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="764" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_115" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_115_fu_8868_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="766" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_383" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_383_fu_8873_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="767" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_104" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_104_fu_8879_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="768" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_116" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_116_fu_8887_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="770" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_384" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_384_fu_8892_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="771" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_105" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_105_fu_8898_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="772" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_117" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_117_fu_8906_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="774" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_385" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_385_fu_8911_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="775" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_106" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_106_fu_8917_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="776" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_118" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_118_fu_8925_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="778" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_386" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_386_fu_8930_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="779" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_107" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_107_fu_8936_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="780" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_119" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_119_fu_8944_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="782" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_387" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_387_fu_8949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="783" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_108" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_108_fu_8955_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="784" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_120" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_120_fu_8963_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="786" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_388" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_388_fu_8968_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="787" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_109" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_109_fu_8974_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="788" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_121" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_121_fu_8982_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="790" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_389" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_389_fu_8987_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="791" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_110" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_110_fu_8993_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="792" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_122" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_122_fu_9001_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="794" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_390" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_390_fu_9006_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="795" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_111" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_111_fu_9012_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="796" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_123" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_123_fu_9020_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="798" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_391" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_391_fu_9025_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="799" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_112" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_112_fu_9031_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="800" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_124" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_124_fu_9039_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="802" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_392" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_392_fu_9044_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="803" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_113" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_113_fu_9050_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="804" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_125" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_125_fu_9058_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="806" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_393" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_393_fu_9063_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="807" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_114" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_114_fu_9069_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="808" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_126" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_126_fu_9077_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="810" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_394" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_394_fu_9082_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="811" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_115" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_115_fu_9088_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="812" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_127" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_127_fu_9096_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="814" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_395" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_395_fu_9101_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="815" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_116" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_116_fu_9107_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="816" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_128" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_128_fu_9115_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="818" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_396" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_396_fu_9120_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="819" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_117" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_117_fu_9126_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="820" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_129" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_129_fu_9134_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="822" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_397" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_397_fu_9139_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="823" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_118" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_118_fu_9145_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="824" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_130" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_130_fu_9153_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="826" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_398" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_398_fu_9158_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="827" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_119" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_119_fu_9164_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="828" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_131" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_131_fu_9172_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="830" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_399" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_399_fu_9177_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="831" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_120" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_120_fu_9183_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="832" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_132" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_132_fu_9191_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="834" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_400" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_400_fu_9196_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="835" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_121" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_121_fu_9202_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="836" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_133" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_133_fu_9210_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="838" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_401" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_401_fu_9215_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="839" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_122" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_122_fu_9221_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="840" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_134" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_134_fu_9229_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="842" filename="conv_2/conv_2.cpp" linenumber="31" name="add_ln31_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln31_7_fu_9234_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="843" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_11_fu_9239_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="844" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_135" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_135_fu_9247_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="846" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_402" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_402_fu_9252_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="847" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_123" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_123_fu_9258_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="848" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_136" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_136_fu_9266_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="850" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_403" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_403_fu_9271_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="851" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_124" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_124_fu_9277_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="852" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_137" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_137_fu_9285_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="854" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_404" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_404_fu_9290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="855" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_125" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_125_fu_9296_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="856" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_138" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_138_fu_9304_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="858" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_405" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_405_fu_9309_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="859" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_126" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_126_fu_9315_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="860" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_139" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_139_fu_9323_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="862" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_406" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_406_fu_9328_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="863" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_127" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_127_fu_9334_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="864" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_140" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_140_fu_9342_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="866" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_407" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_407_fu_9347_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="867" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_128" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_128_fu_9353_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="868" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_141" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_141_fu_9361_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="870" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_408" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_408_fu_9366_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="871" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_129" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_129_fu_9372_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="872" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_142" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_142_fu_9380_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="874" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_409" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_409_fu_9385_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="875" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_130" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_130_fu_9391_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="876" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_143" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_143_fu_9399_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="878" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_410" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_410_fu_9404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="879" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_131" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_131_fu_9410_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="880" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_144" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_144_fu_9418_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="882" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_411" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_411_fu_9423_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="883" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_132" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_132_fu_9429_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="884" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_145" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_145_fu_9437_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="886" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_412" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_412_fu_9442_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="887" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_133" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_133_fu_9448_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="888" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_146" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_146_fu_9456_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="890" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_413" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_413_fu_9461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="891" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_134" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_134_fu_9467_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="892" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_147" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_147_fu_9475_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="894" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_414" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_414_fu_9480_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="895" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_135" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_135_fu_9486_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="896" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_148" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_148_fu_9494_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="898" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_415" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_415_fu_9499_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="899" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_136" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_136_fu_9505_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="900" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_149" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_149_fu_9513_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="902" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_416" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_416_fu_9518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="903" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_137" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_137_fu_9524_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="904" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_150" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_150_fu_9532_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="906" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_417" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_417_fu_9537_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="907" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_138" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_138_fu_9543_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="908" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_151" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_151_fu_9551_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="910" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_418" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_418_fu_9556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="911" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_139" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_139_fu_9562_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="912" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_152" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_152_fu_9570_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="914" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_419" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_419_fu_9575_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="915" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_140" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_140_fu_9581_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="916" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_153" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_153_fu_9589_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="918" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_420" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_420_fu_9594_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="919" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_141" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_141_fu_9600_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="920" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_154" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_154_fu_9608_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="922" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_421" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_421_fu_9613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="923" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_142" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_142_fu_9619_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="924" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_155" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_155_fu_9627_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="926" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_422" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_422_fu_9632_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="927" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_143" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_143_fu_9638_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="928" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_156" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_156_fu_9646_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="930" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_423" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_423_fu_9651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="931" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_144" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_144_fu_9657_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="932" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_157" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_157_fu_9665_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="934" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_424" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_424_fu_9670_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="935" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_145" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_145_fu_9676_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="936" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_158" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_158_fu_9684_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="938" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_425" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_425_fu_9689_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="939" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_146" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_146_fu_9695_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="940" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_159" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_159_fu_9703_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="942" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_426" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_426_fu_9708_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="943" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_147" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_147_fu_9714_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="944" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_160" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_160_fu_9722_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="946" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_427" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_427_fu_9727_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="947" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_148" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_148_fu_9733_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="948" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_161" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_161_fu_9741_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="950" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_428" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_428_fu_9746_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="951" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_149" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_149_fu_9752_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="952" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_162" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_162_fu_9760_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="954" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_429" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_429_fu_9765_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="955" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_150" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_150_fu_9771_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="956" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_163" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_163_fu_9779_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="958" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_430" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_430_fu_9784_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="959" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_151" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_151_fu_9790_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="960" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_164" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_164_fu_9798_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="962" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_431" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_431_fu_9803_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="963" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_152" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_152_fu_9809_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="964" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_165" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_165_fu_9817_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="966" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_432" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_432_fu_9822_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="967" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_153" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_153_fu_9828_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="968" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_166" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_166_fu_9836_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="970" filename="conv_2/conv_2.cpp" linenumber="31" name="add_ln31_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln31_8_fu_9841_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="971" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_12_fu_9846_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="972" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_167" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_167_fu_9854_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="974" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_433" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_433_fu_9859_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="975" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_154" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_154_fu_9865_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="976" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_168" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_168_fu_9873_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="978" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_434" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_434_fu_9878_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="979" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_155" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_155_fu_9884_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="980" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_169" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_169_fu_9892_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="982" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_435" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_435_fu_9897_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="983" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_156" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_156_fu_9903_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="984" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_170" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_170_fu_9911_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="986" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_436" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_436_fu_9916_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="987" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_157" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_157_fu_9922_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="988" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_171" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_171_fu_9930_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="990" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_437" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_437_fu_9935_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="991" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_158" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_158_fu_9941_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="992" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_172" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_172_fu_9949_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="994" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_438" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_438_fu_9954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="995" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_159" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_159_fu_9960_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="996" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_173" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_173_fu_9968_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="998" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_439" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_439_fu_9973_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="999" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_160" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_160_fu_9979_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1000" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_174" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_174_fu_9987_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1002" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_440" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_440_fu_9992_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1003" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_161" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_161_fu_9998_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1004" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_175" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_175_fu_10006_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1006" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_441" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_441_fu_10011_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1007" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_162" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_162_fu_10017_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1008" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_176" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_176_fu_10025_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1010" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_442" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_442_fu_10030_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1011" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_163" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_163_fu_10036_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1012" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_177" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_177_fu_10044_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1014" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_443" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_443_fu_10049_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1015" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_164" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_164_fu_10055_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1016" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_178" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_178_fu_10063_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1018" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_444" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_444_fu_10068_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1019" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_165" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_165_fu_10074_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1020" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_179" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_179_fu_10082_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1022" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_445" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_445_fu_10087_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1023" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_166" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_166_fu_10093_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1024" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_180" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_180_fu_10101_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1026" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_446" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_446_fu_10106_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1027" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_167" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_167_fu_10112_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1028" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_181" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_181_fu_10120_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1030" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_447" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_447_fu_10125_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1031" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_168" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_168_fu_10131_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1032" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_182" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_182_fu_10139_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1034" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_448" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_448_fu_10144_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1035" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_169" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_169_fu_10150_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1036" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_183" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_183_fu_10158_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1038" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_449" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_449_fu_10163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1039" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_170" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_170_fu_10169_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1040" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_184" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_184_fu_10177_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1042" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_450" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_450_fu_10182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1043" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_171" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_171_fu_10188_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1044" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_185" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_185_fu_10196_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1046" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_451" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_451_fu_10201_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1047" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_172" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_172_fu_10207_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1048" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_186" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_186_fu_10215_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1050" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_452" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_452_fu_10220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1051" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_173" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_173_fu_10226_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1052" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_187" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_187_fu_10234_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1054" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_453" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_453_fu_10239_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1055" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_174" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_174_fu_10245_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1056" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_188" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_188_fu_10253_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1058" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_454" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_454_fu_10258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1059" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_175" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_175_fu_10264_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1060" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_189" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_189_fu_10272_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1062" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_455" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_455_fu_10277_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1063" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_176" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_176_fu_10283_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1064" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_190" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_190_fu_10291_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1066" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_456" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_456_fu_10296_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1067" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_177" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_177_fu_10302_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1068" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_191" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_191_fu_10310_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1070" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_457" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_457_fu_10315_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1071" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_178" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_178_fu_10321_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1072" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_192" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_192_fu_10329_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1074" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_458" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_458_fu_10334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1075" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_179" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_179_fu_10340_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1076" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_193" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_193_fu_10348_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1078" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_459" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_459_fu_10353_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1079" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_180" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_180_fu_10359_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1080" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_194" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_194_fu_10367_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1082" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_460" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_460_fu_10372_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1083" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_181" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_181_fu_10378_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1084" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_195" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_195_fu_10386_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1086" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_461" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_461_fu_10391_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1087" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_182" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_182_fu_10397_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1088" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_196" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_196_fu_10405_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1090" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_462" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_462_fu_10410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1091" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_183" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_183_fu_10416_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1092" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_197" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_197_fu_10424_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1094" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_463" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_463_fu_10429_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1095" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_184" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_184_fu_10435_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1096" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_198" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_198_fu_10443_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1098" filename="conv_2/conv_2.cpp" linenumber="31" name="add_ln31_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln31_1_fu_10448_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1099" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_199" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_199_fu_10454_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1100" filename="conv_2/conv_2.cpp" linenumber="31" name="add_ln31_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln31_9_fu_10458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1101" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_13" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_13_fu_10464_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1102" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_200" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_200_fu_10472_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1104" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_464" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_464_fu_10477_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1105" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_185" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_185_fu_10483_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1106" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_201" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_201_fu_10491_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1108" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_465" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_465_fu_10496_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1109" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_186" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_186_fu_10502_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1110" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_202" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_202_fu_10510_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1112" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_466" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_466_fu_10515_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1113" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_187" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_187_fu_10521_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1114" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_203" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_203_fu_10529_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1116" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_467" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_467_fu_10534_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1117" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_188" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_188_fu_10540_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1118" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_204" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_204_fu_10548_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1120" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_468" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_468_fu_10553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1121" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_189" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_189_fu_10559_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1122" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_205" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_205_fu_10567_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1124" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_469" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_469_fu_10572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1125" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_190" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_190_fu_10578_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1126" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_206" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_206_fu_10586_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1128" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_470" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_470_fu_10591_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1129" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_191" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_191_fu_10597_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1130" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_207" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_207_fu_10605_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1132" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_471" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_471_fu_10610_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1133" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_192" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_192_fu_10616_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1134" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_208" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_208_fu_10624_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1136" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_472" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_472_fu_10629_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1137" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_193" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_193_fu_10635_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1138" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_209" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_209_fu_10643_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1140" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_473" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_473_fu_10648_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1141" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_194" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_194_fu_10654_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1142" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_210" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_210_fu_10662_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1144" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_474" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_474_fu_10667_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1145" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_195" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_195_fu_10673_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1146" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_211" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_211_fu_10681_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1148" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_475" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_475_fu_10686_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1149" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_196" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_196_fu_10692_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1150" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_212" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_212_fu_10700_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1152" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_476" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_476_fu_10705_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1153" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_197" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_197_fu_10711_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1154" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_213" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_213_fu_10719_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1156" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_477" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_477_fu_10724_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1157" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_198" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_198_fu_10730_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1158" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_214" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_214_fu_10738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1160" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_478" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_478_fu_10743_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1161" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_199" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_199_fu_10749_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1162" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_215" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_215_fu_10757_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1164" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_479" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_479_fu_10762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1165" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_200" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_200_fu_10768_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1166" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_216" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_216_fu_10776_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1168" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_480" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_480_fu_10781_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1169" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_201" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_201_fu_10787_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1170" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_217" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_217_fu_10795_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1172" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_481" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_481_fu_10800_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1173" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_202" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_202_fu_10806_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1174" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_218" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_218_fu_10814_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1176" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_482" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_482_fu_10819_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1177" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_203" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_203_fu_10825_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1178" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_219" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_219_fu_10833_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1180" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_483" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_483_fu_10838_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1181" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_204" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_204_fu_10844_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1182" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_220" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_220_fu_10852_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1184" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_484" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_484_fu_10857_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1185" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_205" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_205_fu_10863_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1186" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_221" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_221_fu_10871_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1188" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_485" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_485_fu_10876_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1189" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_206" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_206_fu_10882_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1190" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_222" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_222_fu_10890_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1192" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_486" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_486_fu_10895_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1193" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_207" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_207_fu_10901_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1194" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_223" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_223_fu_10909_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1196" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_487" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_487_fu_10914_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1197" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_208" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_208_fu_10920_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1198" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_224" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_224_fu_10928_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1200" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_488" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_488_fu_10933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1201" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_209" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_209_fu_10939_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1202" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_225" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_225_fu_10947_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1204" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_489" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_489_fu_10952_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1205" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_210" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_210_fu_10958_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1206" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_226" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_226_fu_10966_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1208" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_490" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_490_fu_10971_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1209" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_211" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_211_fu_10977_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1210" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_227" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_227_fu_10985_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1212" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_491" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_491_fu_10990_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1213" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_212" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_212_fu_10996_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1214" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_228" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_228_fu_11004_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1216" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_492" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_492_fu_11009_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1217" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_213" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_213_fu_11015_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1218" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_229" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_229_fu_11023_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1220" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_493" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_493_fu_11028_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1221" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_214" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_214_fu_11034_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1222" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_230" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_230_fu_11042_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1224" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_494" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_494_fu_11047_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1225" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_215" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_215_fu_11053_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1226" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_231" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_231_fu_11061_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1228" filename="conv_2/conv_2.cpp" linenumber="31" name="add_ln31_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln31_10_fu_11066_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1229" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_14" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_14_fu_11071_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1230" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_232" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_232_fu_11079_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1232" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_495" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_495_fu_11084_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1233" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_216" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_216_fu_11090_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1234" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_233" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_233_fu_11098_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1236" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_496" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_496_fu_11103_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1237" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_217" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_217_fu_11109_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1238" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_234" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_234_fu_11117_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1240" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_497" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_497_fu_11122_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1241" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_218" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_218_fu_11128_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1242" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_235" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_235_fu_11136_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1244" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_498" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_498_fu_11141_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1245" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_219" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_219_fu_11147_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1246" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_236" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_236_fu_11155_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1248" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_499" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_499_fu_11160_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1249" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_220" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_220_fu_11166_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1250" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_237" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_237_fu_11174_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1252" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_500" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_500_fu_11179_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1253" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_221" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_221_fu_11185_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1254" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_238" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_238_fu_11193_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1256" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_501" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_501_fu_11198_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1257" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_222" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_222_fu_11204_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1258" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_239" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_239_fu_11212_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1260" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_502" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_502_fu_11217_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1261" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_223" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_223_fu_11223_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1262" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_240" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_240_fu_11231_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1264" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_503" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_503_fu_11236_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1265" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_224" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_224_fu_11242_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1266" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_241" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_241_fu_11250_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1268" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_504" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_504_fu_11255_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1269" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_225" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_225_fu_11261_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1270" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_242" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_242_fu_11269_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1272" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_505" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_505_fu_11274_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1273" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_226" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_226_fu_11280_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1274" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_243" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_243_fu_11288_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1276" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_506" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_506_fu_11293_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1277" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_227" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_227_fu_11299_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1278" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_244" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_244_fu_11307_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1280" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_507" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_507_fu_11312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1281" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_228" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_228_fu_11318_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1282" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_245" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_245_fu_11326_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1284" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_508" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_508_fu_11331_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1285" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_229" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_229_fu_11337_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1286" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_246" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_246_fu_11345_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1288" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_509" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_509_fu_11350_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1289" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_230" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_230_fu_11356_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1290" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_247" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_247_fu_11364_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1292" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_510" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_510_fu_11369_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1293" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_231" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_231_fu_11375_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1294" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_248" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_248_fu_11383_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1296" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_511" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_511_fu_11388_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1297" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_232" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_232_fu_11394_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1298" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_249" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_249_fu_11402_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1300" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_512" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_512_fu_11407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1301" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_233" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_233_fu_11413_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1302" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_250" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_250_fu_11421_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1304" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_513" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_513_fu_11426_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1305" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_234" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_234_fu_11432_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1306" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_251" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_251_fu_11440_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1308" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_514" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_514_fu_11445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1309" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_235" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_235_fu_11451_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1310" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_252" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_252_fu_11459_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1312" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_515" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_515_fu_11464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1313" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_236" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_236_fu_11470_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1314" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_253" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_253_fu_11478_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1316" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_516" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_516_fu_11483_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1317" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_237" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_237_fu_11489_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1318" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_254" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_254_fu_11497_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1320" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_517" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_517_fu_11502_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1321" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_238" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_238_fu_11508_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1322" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_255" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_255_fu_11516_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1324" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_518" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_518_fu_11521_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1325" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_239" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_239_fu_11527_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1326" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_256" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_256_fu_11535_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1328" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_519" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_519_fu_11540_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1329" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_240" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_240_fu_11546_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1330" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_257" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_257_fu_11554_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1332" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_520" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_520_fu_11559_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1333" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_241" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_241_fu_11565_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1334" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_258" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_258_fu_11573_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1336" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_521" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_521_fu_11578_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1337" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_242" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_242_fu_11584_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1338" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_259" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_259_fu_11592_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1340" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_522" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_522_fu_11597_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1341" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_243" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_243_fu_11603_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1342" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_260" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_260_fu_11611_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1344" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_523" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_523_fu_11616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1345" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_244" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_244_fu_11622_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1346" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_261" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_261_fu_11630_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1348" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_524" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_524_fu_11635_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1349" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_245" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_245_fu_11641_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1350" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_262" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_262_fu_11649_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1352" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_525" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_525_fu_11654_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1353" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_246" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_246_fu_11660_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1354" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_263" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_263_fu_11668_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1356" filename="conv_2/conv_2.cpp" linenumber="31" name="add_ln31_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln31_11_fu_11673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1357" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_15" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_15_fu_11678_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1358" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_264" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_264_fu_11686_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1360" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_526" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_526_fu_11691_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1361" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_247" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_247_fu_11697_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1362" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_265" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_265_fu_11705_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1364" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_527" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_527_fu_11710_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1365" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_248" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_248_fu_11716_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1366" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_266" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_266_fu_11724_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1368" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_528" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_528_fu_11729_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1369" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_249" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_249_fu_11735_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1370" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_267" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_267_fu_11743_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1372" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_529" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_529_fu_11748_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1373" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_250" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_250_fu_11754_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1374" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_268" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_268_fu_11762_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1376" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_530" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_530_fu_11767_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1377" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_251" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_251_fu_11773_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1378" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_269" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_269_fu_11781_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1380" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_531" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_531_fu_11786_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1381" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_252" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_252_fu_11792_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1382" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_270" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_270_fu_11800_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1384" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_532" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_532_fu_11805_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1385" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_253" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_253_fu_11811_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1386" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_271" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_271_fu_11819_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1388" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_533" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_533_fu_11824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1389" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_254" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_254_fu_11830_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1390" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_272" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_272_fu_11838_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1392" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_534" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_534_fu_11843_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1393" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_255" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_255_fu_11849_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1394" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_273" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_273_fu_11857_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1396" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_535" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_535_fu_11862_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1397" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_256" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_256_fu_11868_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1398" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_274" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_274_fu_11876_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1400" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_536" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_536_fu_11881_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1401" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_257" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_257_fu_11887_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1402" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_275" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_275_fu_11895_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1404" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_537" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_537_fu_11900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1405" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_258" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_258_fu_11906_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1406" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_276" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_276_fu_11914_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1408" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_538" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_538_fu_11919_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1409" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_259" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_259_fu_11925_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1410" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_277" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_277_fu_11933_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1412" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_539" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_539_fu_11938_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1413" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_260" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_260_fu_11944_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1414" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_278" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_278_fu_11952_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1416" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_540" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_540_fu_11957_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1417" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_261" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_261_fu_11963_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1418" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_279" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_279_fu_11971_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1420" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_541" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_541_fu_11976_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1421" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_262" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_262_fu_11982_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1422" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_280" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_280_fu_11990_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1424" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_542" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_542_fu_11995_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1425" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_263" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_263_fu_12001_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1426" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_281" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_281_fu_12009_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1428" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_543" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_543_fu_12014_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1429" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_264" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_264_fu_12020_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1430" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_282" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_282_fu_12028_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1432" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_544" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_544_fu_12033_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1433" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_265" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_265_fu_12039_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1434" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_283" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_283_fu_12047_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1436" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_545" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_545_fu_12052_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1437" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_266" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_266_fu_12058_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1438" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_284" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_284_fu_12066_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1440" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_546" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_546_fu_12071_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1441" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_267" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_267_fu_12077_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1442" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_285" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_285_fu_12085_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1444" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_547" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_547_fu_12090_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1445" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_268" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_268_fu_12096_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1446" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_286" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_286_fu_12104_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1448" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_548" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_548_fu_12109_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1449" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_269" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_269_fu_12115_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1450" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_287" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_287_fu_12123_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1452" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_549" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_549_fu_12128_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1453" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_270" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_270_fu_12134_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1454" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_288" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_288_fu_12142_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1456" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_550" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_550_fu_12147_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1457" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_271" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_271_fu_12153_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1458" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_289" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_289_fu_12161_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1460" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_551" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_551_fu_12166_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1461" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_272" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_272_fu_12172_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1462" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_290" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_290_fu_12180_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1464" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_552" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_552_fu_12185_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1465" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_273" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_273_fu_12191_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1466" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_291" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_291_fu_12199_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1468" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_553" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_553_fu_12204_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1469" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_274" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_274_fu_12210_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1470" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_292" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_292_fu_12218_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1472" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_554" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_554_fu_12223_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1473" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_275" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_275_fu_12229_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1474" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_293" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_293_fu_12237_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1476" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_555" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_555_fu_12242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1477" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_276" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_276_fu_12248_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1478" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_294" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_294_fu_12256_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1480" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_556" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_556_fu_12261_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1481" filename="conv_2/conv_2.cpp" linenumber="31" name="or_ln31_277" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln31_277_fu_12267_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1482" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_295" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_295_fu_12275_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1487" filename="conv_2/conv_2.cpp" linenumber="15" name="icmp_ln15" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln15_fu_12280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1489" filename="conv_2/conv_2.cpp" linenumber="15" name="f" contextFuncName="conv_2" moduleName="conv_2" rtlName="f_fu_12286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1495" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_fu_12292_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1496" filename="conv_2/conv_2.cpp" linenumber="39" name="zext_ln39" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln39_fu_12584_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1497" filename="conv_2/conv_2.cpp" linenumber="39" name="add_ln39_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln39_1_fu_12588_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1498" filename="conv_2/conv_2.cpp" linenumber="39" name="zext_ln39_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln39_1_fu_12593_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1504" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp1" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1505" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1509" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_0_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1510" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_0_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1514" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_0_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1515" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_0_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1519" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_0_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1520" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_0_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1524" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_0_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1525" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_0_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1529" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_0_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1530" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_0_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1534" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_0_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1535" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_0_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1539" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_0_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1540" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_0_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1544" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_0_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1545" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_0_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1549" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_0_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1550" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_0_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1554" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_0_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1555" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_0_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1559" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_0_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1560" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_0_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1564" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_0_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1565" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_0_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1569" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_0_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1570" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_0_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1574" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_0_13" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1575" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_0_13" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1579" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_0_14" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1580" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_0_14" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1584" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_0_15" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1585" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_0_15" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1589" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_0_16" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1590" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_0_16" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1594" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_0_17" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1595" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_0_17" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1599" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_0_18" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1600" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_0_18" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1604" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_0_19" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1605" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_0_19" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1609" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_0_20" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1610" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_0_20" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1614" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_0_21" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1615" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_0_21" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1619" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_0_22" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1620" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_0_22" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1624" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_0_23" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1625" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_0_23" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1629" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_0_24" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1630" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_0_24" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1634" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_0_25" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1635" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_0_25" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1639" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_0_26" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1640" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_0_26" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1644" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_0_27" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1645" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_0_27" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1649" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_0_28" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1650" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_0_28" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1654" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_0_29" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1655" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_0_29" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1659" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_0_30" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1660" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_0_30" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1664" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1665" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1669" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_1_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1670" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_1_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1674" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_1_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1675" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_1_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1679" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_1_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1680" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_1_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1684" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_1_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1685" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_1_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1689" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_1_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1690" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_1_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1694" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_1_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1695" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_1_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1699" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_1_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1700" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_1_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1704" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_1_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1705" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_1_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1709" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_1_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1710" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_1_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1714" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_1_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1715" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_1_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1719" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_1_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1720" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_1_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1724" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_1_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1725" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_1_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1729" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_1_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1730" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_1_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1734" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_1_13" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1735" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_1_13" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1739" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_1_14" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1740" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_1_14" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1744" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_1_15" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1745" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_1_15" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1749" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_1_16" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1750" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_1_16" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1754" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_1_17" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1755" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_1_17" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1759" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_1_18" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1760" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_1_18" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1764" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_1_19" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1765" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_1_19" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1769" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_1_20" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1770" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_1_20" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1774" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_1_21" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1775" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_1_21" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1779" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_1_22" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1780" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_1_22" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1784" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_1_23" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1785" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_1_23" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1789" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_1_24" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1790" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_1_24" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1794" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_1_25" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1795" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_1_25" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1799" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_1_26" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1800" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_1_26" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1804" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_1_27" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1805" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_1_27" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1809" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_1_28" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1810" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_1_28" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1814" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_1_29" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1815" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_1_29" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1819" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_1_30" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1820" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_1_30" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1824" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1825" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1829" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_2_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1830" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_2_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1834" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_2_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1835" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_2_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1839" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_2_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1840" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_2_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1844" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_2_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1845" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_2_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1849" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_2_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1850" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_2_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1854" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_2_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1855" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_2_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1859" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_2_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1860" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_2_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1864" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_2_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1865" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_2_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1869" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_2_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1870" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_2_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1874" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_2_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1875" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_2_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1879" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_2_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1880" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_2_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1884" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_2_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1885" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_2_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1889" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_2_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1890" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_2_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1894" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_2_13" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1895" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_2_13" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1899" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_2_14" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1900" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_2_14" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1904" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_2_15" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1905" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_2_15" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1909" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_2_16" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1910" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_2_16" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1914" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_2_17" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1915" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_2_17" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1919" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_2_18" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1920" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_2_18" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1924" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_2_19" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1925" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_2_19" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1929" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_2_20" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1930" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_2_20" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1934" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_2_21" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1935" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_2_21" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1939" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_2_22" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1940" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_2_22" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1944" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_2_23" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1945" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_2_23" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1949" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_2_24" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1950" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_2_24" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1954" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_2_25" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1955" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_2_25" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1959" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_2_26" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1960" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_2_26" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1964" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_2_27" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1965" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_2_27" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1969" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_2_28" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1970" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_2_28" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1974" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_2_29" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1975" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_2_29" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1979" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_0_2_30" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1980" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_08_2_30" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1984" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1985" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1989" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_0_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1990" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_0_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1994" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_0_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1995" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_0_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1999" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_0_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2000" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_0_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2004" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_0_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2005" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_0_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2009" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_0_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2010" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_0_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2014" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_0_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2015" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_0_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2019" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_0_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2020" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_0_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2024" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_0_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2025" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_0_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2029" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_0_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2030" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_0_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2034" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_0_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2035" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_0_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2039" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_0_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2040" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_0_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2044" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_0_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2045" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_0_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2049" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_0_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2050" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_0_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2054" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_0_13" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2055" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_0_13" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2059" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_0_14" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2060" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_0_14" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2064" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_0_15" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2065" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_0_15" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2069" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_0_16" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2070" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_0_16" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2074" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_0_17" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2075" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_0_17" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2079" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_0_18" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2080" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_0_18" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2084" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_0_19" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2085" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_0_19" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2089" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_0_20" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2090" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_0_20" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2094" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_0_21" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2095" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_0_21" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2099" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_0_22" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2100" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_0_22" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2104" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_0_23" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2105" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_0_23" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2109" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_0_24" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2110" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_0_24" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2114" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_0_25" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2115" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_0_25" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2119" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_0_26" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2120" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_0_26" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2124" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_0_27" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2125" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_0_27" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2129" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_0_28" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2130" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_0_28" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2134" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_0_29" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2135" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_0_29" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2139" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_0_30" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2140" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_0_30" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2144" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2145" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2149" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_1_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2150" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_1_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2154" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_1_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2155" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_1_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2159" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_1_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2160" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_1_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2164" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_1_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2165" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_1_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2169" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_1_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2170" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_1_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2174" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_1_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2175" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_1_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2179" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_1_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2180" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_1_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2184" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_1_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2185" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_1_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2189" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_1_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2190" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_1_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2194" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_1_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2195" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_1_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2199" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_1_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2200" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_1_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2204" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_1_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2205" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_1_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2209" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_1_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2210" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_1_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2214" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_1_13" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2215" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_1_13" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2219" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_1_14" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2220" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_1_14" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2224" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_1_15" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2225" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_1_15" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2229" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_1_16" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2230" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_1_16" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2234" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_1_17" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2235" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_1_17" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2239" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_1_18" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2240" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_1_18" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2244" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_1_19" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2245" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_1_19" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2249" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_1_20" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2250" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_1_20" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2254" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_1_21" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2255" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_1_21" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2259" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_1_22" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2260" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_1_22" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2264" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_1_23" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2265" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_1_23" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2269" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_1_24" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2270" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_1_24" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2274" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_1_25" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2275" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_1_25" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2279" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_1_26" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2280" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_1_26" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2284" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_1_27" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2285" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_1_27" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2289" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_1_28" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2290" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_1_28" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2294" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_1_29" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2295" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_1_29" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2299" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_1_30" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2300" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_1_30" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2304" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2305" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2309" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_2_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2310" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_2_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2314" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_2_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2315" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_2_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2319" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_2_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2320" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_2_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2324" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_2_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2325" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_2_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2329" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_2_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2330" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_2_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2334" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_2_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2335" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_2_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2339" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_2_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2340" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_2_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2344" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_2_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2345" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_2_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2349" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_2_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2350" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_2_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2354" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_2_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2355" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_2_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2359" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_2_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2360" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_2_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2364" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_2_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2365" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_2_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2369" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_2_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2370" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_2_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2374" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_2_13" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2375" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_2_13" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2379" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_2_14" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2380" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_2_14" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2384" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_2_15" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2385" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_2_15" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2389" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_2_16" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2390" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_2_16" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2394" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_2_17" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2395" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_2_17" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2399" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_2_18" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2400" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_2_18" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2404" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_2_19" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2405" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_2_19" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2409" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_2_20" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2410" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_2_20" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2414" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_2_21" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2415" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_2_21" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2419" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_2_22" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2420" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_2_22" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2424" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_2_23" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2425" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_2_23" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2429" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_2_24" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2430" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_2_24" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2434" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_2_25" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2435" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_2_25" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2439" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_2_26" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2440" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_2_26" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2444" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_2_27" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2445" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_2_27" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2449" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_2_28" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2450" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_2_28" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2454" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_2_29" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2455" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_2_29" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2459" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_1_2_30" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2460" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_113_2_30" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2464" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2465" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2469" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_0_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2470" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_0_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2474" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_0_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2475" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_0_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2479" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_0_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2480" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_0_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2484" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_0_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2485" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_0_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2489" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_0_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2490" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_0_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2494" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_0_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2495" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_0_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2499" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_0_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2500" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_0_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2504" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_0_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2505" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_0_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2509" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_0_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2510" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_0_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2514" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_0_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2515" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_0_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2519" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_0_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2520" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_0_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2524" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_0_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2525" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_0_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2529" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_0_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2530" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_0_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2534" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_0_13" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2535" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_0_13" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2539" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_0_14" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2540" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_0_14" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2544" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_0_15" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2545" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_0_15" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2549" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_0_16" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2550" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_0_16" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2554" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_0_17" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2555" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_0_17" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2559" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_0_18" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2560" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_0_18" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2564" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_0_19" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2565" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_0_19" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2569" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_0_20" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2570" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_0_20" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2574" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_0_21" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2575" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_0_21" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2579" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_0_22" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2580" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_0_22" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2584" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_0_23" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2585" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_0_23" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2589" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_0_24" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2590" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_0_24" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2594" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_0_25" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2595" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_0_25" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2599" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_0_26" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2600" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_0_26" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2604" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_0_27" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2605" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_0_27" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2609" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_0_28" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2610" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_0_28" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2614" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_0_29" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2615" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_0_29" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2619" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_0_30" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2620" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_0_30" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2624" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2625" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2629" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_1_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2630" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_1_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2634" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_1_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2635" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_1_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2639" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_1_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2640" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_1_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2644" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_1_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2645" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_1_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2649" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_1_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2650" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_1_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2654" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_1_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2655" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_1_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2659" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_1_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2660" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_1_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2664" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_1_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2665" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_1_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2669" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_1_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2670" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_1_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2674" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_1_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2675" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_1_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2679" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_1_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2680" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_1_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2684" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_1_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2685" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_1_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2689" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_1_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2690" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_1_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2694" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_1_13" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2695" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_1_13" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2699" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_1_14" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2700" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_1_14" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2704" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_1_15" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2705" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_1_15" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2709" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_1_16" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2710" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_1_16" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2714" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_1_17" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2715" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_1_17" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2719" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_1_18" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2720" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_1_18" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2724" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_1_19" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2725" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_1_19" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2729" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_1_20" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2730" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_1_20" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2734" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_1_21" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2735" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_1_21" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2739" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_1_22" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2740" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_1_22" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2744" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_1_23" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2745" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_1_23" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2749" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_1_24" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2750" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_1_24" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2754" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_1_25" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2755" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_1_25" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2759" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_1_26" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2760" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_1_26" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2764" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_1_27" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2765" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_1_27" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2769" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_1_28" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2770" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_1_28" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2774" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_1_29" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2775" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_1_29" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2779" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_1_30" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2780" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_1_30" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2784" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2785" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2789" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_2_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2790" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_2_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2794" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_2_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2795" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_2_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2799" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_2_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2800" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_2_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2804" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_2_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2805" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_2_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2809" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_2_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2810" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_2_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2814" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_2_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2815" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_2_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2819" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_2_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2820" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_2_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2824" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_2_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2825" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_2_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2829" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_2_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2830" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_2_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2834" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_2_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2835" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_2_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2839" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_2_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2840" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_2_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2844" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_2_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2845" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_2_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2849" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_2_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2850" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_2_12" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2854" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_2_13" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2855" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_2_13" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2859" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_2_14" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2860" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_2_14" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2864" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_2_15" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2865" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_2_15" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2869" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_2_16" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2870" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_2_16" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2874" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_2_17" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2875" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_2_17" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2879" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_2_18" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2880" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_2_18" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2884" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_2_19" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2885" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_2_19" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2889" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_2_20" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2890" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_2_20" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2894" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_2_21" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2895" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_2_21" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2899" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_2_22" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2900" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_2_22" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2904" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_2_23" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2905" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_2_23" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2909" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_2_24" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2910" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_2_24" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2914" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_2_25" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2915" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_2_25" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2919" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_2_26" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2920" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_2_26" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2924" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_2_27" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2925" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_2_27" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2929" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_2_28" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2930" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_2_28" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2934" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_2_29" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2935" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_2_29" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2939" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_2_2_30" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_eQU_U5" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2940" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum_215_2_30" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2942" filename="conv_2/conv_2.cpp" linenumber="35" name="w_sum_6_2_2_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_ePU_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2943" filename="conv_2/conv_2.cpp" linenumber="38" name="bitcast_ln38" contextFuncName="conv_2" moduleName="conv_2" rtlName="bitcast_ln38_fu_12597_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2944" filename="conv_2/conv_2.cpp" linenumber="38" name="tmp_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_4_fu_12601_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2945" filename="conv_2/conv_2.cpp" linenumber="38" name="trunc_ln38" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln38_fu_12611_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2946" filename="conv_2/conv_2.cpp" linenumber="38" name="icmp_ln38" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln38_fu_12615_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2947" filename="conv_2/conv_2.cpp" linenumber="38" name="icmp_ln38_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln38_1_fu_12621_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2948" filename="conv_2/conv_2.cpp" linenumber="38" name="or_ln38" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln38_fu_12627_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2949" filename="conv_2/conv_2.cpp" linenumber="38" name="tmp_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fcmp_32ns_eRU_U6" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2950" filename="conv_2/conv_2.cpp" linenumber="38" name="and_ln38" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln38_fu_12633_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2951" filename="conv_2/conv_2.cpp" linenumber="38" name="select_ln38" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_out_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<\/annotationInfo>
</annotationInfo>
