Analysis & Synthesis report for TopDE
Sun Jun 22 19:36:38 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |TopDE|Controlador:Controller_inst|pr_state
 10. Logic Cells Representing Combinational Loops
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for Multiciclo:Datapath_inst|memoria_unificada:Memoria_inst|altsyncram:ram_inst|altsyncram_32q3:auto_generated
 15. Parameter Settings for User Entity Instance: Multiciclo:Datapath_inst|regPC:PC_reg
 16. Parameter Settings for User Entity Instance: Multiciclo:Datapath_inst|memoria_unificada:Memoria_inst|altsyncram:ram_inst
 17. Parameter Settings for User Entity Instance: Multiciclo:Datapath_inst|regWE:IR_reg
 18. Parameter Settings for User Entity Instance: Multiciclo:Datapath_inst|regWE:A_reg
 19. Parameter Settings for User Entity Instance: Multiciclo:Datapath_inst|regWE:B_reg
 20. Parameter Settings for User Entity Instance: Multiciclo:Datapath_inst|regWE:ALUOut_reg
 21. altsyncram Parameter Settings by Entity Instance
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jun 22 19:36:38 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; TopDE                                           ;
; Top-level Entity Name              ; TopDE                                           ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 2,785                                           ;
;     Total combinational functions  ; 1,828                                           ;
;     Dedicated logic registers      ; 1,168                                           ;
; Total registers                    ; 1168                                            ;
; Total pins                         ; 75                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 32,768                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; TopDE              ; TopDE              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-16        ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------+---------+
; de1_text.mif                     ; yes             ; User Memory Initialization File  ; C:/Users/Santana/Documents/TopDE_restored/de1_text.mif                          ;         ;
; riscv_pkg.vhd                    ; yes             ; User VHDL File                   ; C:/Users/Santana/Documents/TopDE_restored/riscv_pkg.vhd                         ;         ;
; regWE.vhd                        ; yes             ; User VHDL File                   ; C:/Users/Santana/Documents/TopDE_restored/regWE.vhd                             ;         ;
; regPC.vhd                        ; yes             ; User VHDL File                   ; C:/Users/Santana/Documents/TopDE_restored/regPC.vhd                             ;         ;
; memoria_unificada.vhd            ; yes             ; User VHDL File                   ; C:/Users/Santana/Documents/TopDE_restored/memoria_unificada.vhd                 ;         ;
; ULAControle.vhd                  ; yes             ; User VHDL File                   ; C:/Users/Santana/Documents/TopDE_restored/ULAControle.vhd                       ;         ;
; alu.vhd                          ; yes             ; User VHDL File                   ; C:/Users/Santana/Documents/TopDE_restored/alu.vhd                               ;         ;
; genImm32.vhd                     ; yes             ; User VHDL File                   ; C:/Users/Santana/Documents/TopDE_restored/genImm32.vhd                          ;         ;
; xregs.vhd                        ; yes             ; User VHDL File                   ; C:/Users/Santana/Documents/TopDE_restored/xregs.vhd                             ;         ;
; Controlador.vhd                  ; yes             ; User VHDL File                   ; C:/Users/Santana/Documents/TopDE_restored/Controlador.vhd                       ;         ;
; multiciclo.vhd                   ; yes             ; User VHDL File                   ; C:/Users/Santana/Documents/TopDE_restored/multiciclo.vhd                        ;         ;
; TopDE.vhd                        ; yes             ; User VHDL File                   ; C:/Users/Santana/Documents/TopDE_restored/TopDE.vhd                             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; d:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; d:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; d:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; d:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal241.inc                   ; yes             ; Megafunction                     ; d:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; d:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; d:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; d:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; d:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_32q3.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Santana/Documents/TopDE_restored/db/altsyncram_32q3.tdf                ;         ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 2,785       ;
;                                             ;             ;
; Total combinational functions               ; 1828        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 1631        ;
;     -- 3 input functions                    ; 170         ;
;     -- <=2 input functions                  ; 27          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 1765        ;
;     -- arithmetic mode                      ; 63          ;
;                                             ;             ;
; Total registers                             ; 1168        ;
;     -- Dedicated logic registers            ; 1168        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 75          ;
; Total memory bits                           ; 32768       ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; s_clock_cpu ;
; Maximum fan-out                             ; 1200        ;
; Total fan-out                               ; 11176       ;
; Average fan-out                             ; 3.52        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                            ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                               ; Entity Name       ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |TopDE                                       ; 1828 (1)            ; 1168 (1)                  ; 32768       ; 0            ; 0       ; 0         ; 75   ; 0            ; |TopDE                                                                                                            ; TopDE             ; work         ;
;    |Controlador:Controller_inst|             ; 28 (28)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Controlador:Controller_inst                                                                                ; Controlador       ; work         ;
;    |Multiciclo:Datapath_inst|                ; 1799 (136)          ; 1152 (0)                  ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Multiciclo:Datapath_inst                                                                                   ; Multiciclo        ; work         ;
;       |ALU:ALU_inst|                         ; 179 (179)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Multiciclo:Datapath_inst|ALU:ALU_inst                                                                      ; ALU               ; work         ;
;       |ULAControle:ULA_ctrl_inst|            ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Multiciclo:Datapath_inst|ULAControle:ULA_ctrl_inst                                                         ; ULAControle       ; work         ;
;       |genImm32:Imm_gen_inst|                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Multiciclo:Datapath_inst|genImm32:Imm_gen_inst                                                             ; genImm32          ; work         ;
;       |memoria_unificada:Memoria_inst|       ; 10 (10)             ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Multiciclo:Datapath_inst|memoria_unificada:Memoria_inst                                                    ; memoria_unificada ; work         ;
;          |altsyncram:ram_inst|               ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Multiciclo:Datapath_inst|memoria_unificada:Memoria_inst|altsyncram:ram_inst                                ; altsyncram        ; work         ;
;             |altsyncram_32q3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Multiciclo:Datapath_inst|memoria_unificada:Memoria_inst|altsyncram:ram_inst|altsyncram_32q3:auto_generated ; altsyncram_32q3   ; work         ;
;       |regPC:PC_reg|                         ; 34 (34)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Multiciclo:Datapath_inst|regPC:PC_reg                                                                      ; regPC             ; work         ;
;       |regWE:ALUOut_reg|                     ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Multiciclo:Datapath_inst|regWE:ALUOut_reg                                                                  ; regWE             ; work         ;
;       |regWE:A_reg|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Multiciclo:Datapath_inst|regWE:A_reg                                                                       ; regWE             ; work         ;
;       |regWE:B_reg|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Multiciclo:Datapath_inst|regWE:B_reg                                                                       ; regWE             ; work         ;
;       |regWE:IR_reg|                         ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Multiciclo:Datapath_inst|regWE:IR_reg                                                                      ; regWE             ; work         ;
;       |xregs:Regs_inst|                      ; 1433 (1433)         ; 992 (992)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TopDE|Multiciclo:Datapath_inst|xregs:Regs_inst                                                                   ; xregs             ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+--------------+
; Name                                                                                                                  ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF          ;
+-----------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+--------------+
; Multiciclo:Datapath_inst|memoria_unificada:Memoria_inst|altsyncram:ram_inst|altsyncram_32q3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 32           ; --           ; --           ; 32768 ; de1_text.mif ;
+-----------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TopDE|Controlador:Controller_inst|pr_state                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+-----------------------+-----------------------+----------------------+----------------------+-------------------------+-------------------------+--------------------+------------------------+------------------------+----------------------+--------------------+--------------------+--------------------+---------------------+---------------------+
; Name                    ; pr_state.ST_PC_UPDATE ; pr_state.ST_JALR_EXEC ; pr_state.ST_JAL_EXEC ; pr_state.ST_BEQ_EXEC ; pr_state.ST_MEM_WRITE_2 ; pr_state.ST_MEM_WRITE_1 ; pr_state.ST_MEM_WB ; pr_state.ST_MEM_READ_2 ; pr_state.ST_MEM_READ_1 ; pr_state.ST_MEM_ADDR ; pr_state.ST_ALU_WB ; pr_state.ST_EXEC_R ; pr_state.ST_DECODE ; pr_state.ST_FETCH_2 ; pr_state.ST_FETCH_1 ;
+-------------------------+-----------------------+-----------------------+----------------------+----------------------+-------------------------+-------------------------+--------------------+------------------------+------------------------+----------------------+--------------------+--------------------+--------------------+---------------------+---------------------+
; pr_state.ST_FETCH_1     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                       ; 0                       ; 0                  ; 0                      ; 0                      ; 0                    ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ;
; pr_state.ST_FETCH_2     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                       ; 0                       ; 0                  ; 0                      ; 0                      ; 0                    ; 0                  ; 0                  ; 0                  ; 1                   ; 1                   ;
; pr_state.ST_DECODE      ; 0                     ; 0                     ; 0                    ; 0                    ; 0                       ; 0                       ; 0                  ; 0                      ; 0                      ; 0                    ; 0                  ; 0                  ; 1                  ; 0                   ; 1                   ;
; pr_state.ST_EXEC_R      ; 0                     ; 0                     ; 0                    ; 0                    ; 0                       ; 0                       ; 0                  ; 0                      ; 0                      ; 0                    ; 0                  ; 1                  ; 0                  ; 0                   ; 1                   ;
; pr_state.ST_ALU_WB      ; 0                     ; 0                     ; 0                    ; 0                    ; 0                       ; 0                       ; 0                  ; 0                      ; 0                      ; 0                    ; 1                  ; 0                  ; 0                  ; 0                   ; 1                   ;
; pr_state.ST_MEM_ADDR    ; 0                     ; 0                     ; 0                    ; 0                    ; 0                       ; 0                       ; 0                  ; 0                      ; 0                      ; 1                    ; 0                  ; 0                  ; 0                  ; 0                   ; 1                   ;
; pr_state.ST_MEM_READ_1  ; 0                     ; 0                     ; 0                    ; 0                    ; 0                       ; 0                       ; 0                  ; 0                      ; 1                      ; 0                    ; 0                  ; 0                  ; 0                  ; 0                   ; 1                   ;
; pr_state.ST_MEM_READ_2  ; 0                     ; 0                     ; 0                    ; 0                    ; 0                       ; 0                       ; 0                  ; 1                      ; 0                      ; 0                    ; 0                  ; 0                  ; 0                  ; 0                   ; 1                   ;
; pr_state.ST_MEM_WB      ; 0                     ; 0                     ; 0                    ; 0                    ; 0                       ; 0                       ; 1                  ; 0                      ; 0                      ; 0                    ; 0                  ; 0                  ; 0                  ; 0                   ; 1                   ;
; pr_state.ST_MEM_WRITE_1 ; 0                     ; 0                     ; 0                    ; 0                    ; 0                       ; 1                       ; 0                  ; 0                      ; 0                      ; 0                    ; 0                  ; 0                  ; 0                  ; 0                   ; 1                   ;
; pr_state.ST_MEM_WRITE_2 ; 0                     ; 0                     ; 0                    ; 0                    ; 1                       ; 0                       ; 0                  ; 0                      ; 0                      ; 0                    ; 0                  ; 0                  ; 0                  ; 0                   ; 1                   ;
; pr_state.ST_BEQ_EXEC    ; 0                     ; 0                     ; 0                    ; 1                    ; 0                       ; 0                       ; 0                  ; 0                      ; 0                      ; 0                    ; 0                  ; 0                  ; 0                  ; 0                   ; 1                   ;
; pr_state.ST_JAL_EXEC    ; 0                     ; 0                     ; 1                    ; 0                    ; 0                       ; 0                       ; 0                  ; 0                      ; 0                      ; 0                    ; 0                  ; 0                  ; 0                  ; 0                   ; 1                   ;
; pr_state.ST_JALR_EXEC   ; 0                     ; 1                     ; 0                    ; 0                    ; 0                       ; 0                       ; 0                  ; 0                      ; 0                      ; 0                    ; 0                  ; 0                  ; 0                  ; 0                   ; 1                   ;
; pr_state.ST_PC_UPDATE   ; 1                     ; 0                     ; 0                    ; 0                    ; 0                       ; 0                       ; 0                  ; 0                      ; 0                      ; 0                    ; 0                  ; 0                  ; 0                  ; 0                   ; 1                   ;
+-------------------------+-----------------------+-----------------------+----------------------+----------------------+-------------------------+-------------------------+--------------------+------------------------+------------------------+----------------------+--------------------+--------------------+--------------------+---------------------+---------------------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; Multiciclo:Datapath_inst|ALU:ALU_inst|Equal0~0         ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                         ;
+--------------------------------------------------------------+---------------------------------------------+
; Register name                                                ; Reason for Removal                          ;
+--------------------------------------------------------------+---------------------------------------------+
; Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[0][0]  ; Stuck at GND due to stuck port clock_enable ;
; Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[0][1]  ; Stuck at GND due to stuck port clock_enable ;
; Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[0][2]  ; Stuck at GND due to stuck port clock_enable ;
; Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[0][3]  ; Stuck at GND due to stuck port clock_enable ;
; Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[0][4]  ; Stuck at GND due to stuck port clock_enable ;
; Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[0][5]  ; Stuck at GND due to stuck port clock_enable ;
; Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[0][6]  ; Stuck at GND due to stuck port clock_enable ;
; Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[0][7]  ; Stuck at GND due to stuck port clock_enable ;
; Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[0][8]  ; Stuck at GND due to stuck port clock_enable ;
; Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[0][9]  ; Stuck at GND due to stuck port clock_enable ;
; Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[0][10] ; Stuck at GND due to stuck port clock_enable ;
; Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[0][11] ; Stuck at GND due to stuck port clock_enable ;
; Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[0][12] ; Stuck at GND due to stuck port clock_enable ;
; Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[0][13] ; Stuck at GND due to stuck port clock_enable ;
; Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[0][14] ; Stuck at GND due to stuck port clock_enable ;
; Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[0][15] ; Stuck at GND due to stuck port clock_enable ;
; Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[0][16] ; Stuck at GND due to stuck port clock_enable ;
; Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[0][17] ; Stuck at GND due to stuck port clock_enable ;
; Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[0][18] ; Stuck at GND due to stuck port clock_enable ;
; Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[0][19] ; Stuck at GND due to stuck port clock_enable ;
; Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[0][20] ; Stuck at GND due to stuck port clock_enable ;
; Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[0][21] ; Stuck at GND due to stuck port clock_enable ;
; Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[0][22] ; Stuck at GND due to stuck port clock_enable ;
; Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[0][23] ; Stuck at GND due to stuck port clock_enable ;
; Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[0][24] ; Stuck at GND due to stuck port clock_enable ;
; Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[0][25] ; Stuck at GND due to stuck port clock_enable ;
; Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[0][26] ; Stuck at GND due to stuck port clock_enable ;
; Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[0][27] ; Stuck at GND due to stuck port clock_enable ;
; Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[0][28] ; Stuck at GND due to stuck port clock_enable ;
; Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[0][29] ; Stuck at GND due to stuck port clock_enable ;
; Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[0][30] ; Stuck at GND due to stuck port clock_enable ;
; Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[0][31] ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 32                       ;                                             ;
+--------------------------------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1168  ;
; Number of registers using Synchronous Clear  ; 31    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 15    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1152  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopDE|Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[3][6] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TopDE|Multiciclo:Datapath_inst|xregs:Regs_inst|s_banco_regs[2][7] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |TopDE|Multiciclo:Datapath_inst|regPC:PC_reg|reg_out[23]           ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |TopDE|Multiciclo:Datapath_inst|regWE:A_reg|reg_out[22]            ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |TopDE|Multiciclo:Datapath_inst|regWE:B_reg|reg_out[7]             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |TopDE|Multiciclo:Datapath_inst|genImm32:Imm_gen_inst|Mux31        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |TopDE|Multiciclo:Datapath_inst|Mux0                               ;
; 16:1               ; 31 bits   ; 310 LEs       ; 62 LEs               ; 248 LEs                ; No         ; |TopDE|Multiciclo:Datapath_inst|ALU:ALU_inst|Mux7                  ;
; 131:1              ; 6 bits    ; 522 LEs       ; 12 LEs               ; 510 LEs                ; No         ; |TopDE|Multiciclo:Datapath_inst|Mux22                              ;
; 131:1              ; 4 bits    ; 348 LEs       ; 16 LEs               ; 332 LEs                ; No         ; |TopDE|Multiciclo:Datapath_inst|Mux27                              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 24 LEs               ; 32 LEs                 ; No         ; |TopDE|Multiciclo:Datapath_inst|Mux12                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Multiciclo:Datapath_inst|memoria_unificada:Memoria_inst|altsyncram:ram_inst|altsyncram_32q3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiciclo:Datapath_inst|regPC:PC_reg ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; wsize          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiciclo:Datapath_inst|memoria_unificada:Memoria_inst|altsyncram:ram_inst ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Signed Integer                                               ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                               ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; de1_text.mif         ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_32q3      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiciclo:Datapath_inst|regWE:IR_reg ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; wsize          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiciclo:Datapath_inst|regWE:A_reg ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; wsize          ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiciclo:Datapath_inst|regWE:B_reg ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; wsize          ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiciclo:Datapath_inst|regWE:ALUOut_reg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; wsize          ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Name                                      ; Value                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                           ;
; Entity Instance                           ; Multiciclo:Datapath_inst|memoria_unificada:Memoria_inst|altsyncram:ram_inst ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                 ;
;     -- WIDTH_A                            ; 32                                                                          ;
;     -- NUMWORDS_A                         ; 1024                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 0                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 75                          ;
; cycloneiii_ff         ; 1168                        ;
;     CLR               ; 15                          ;
;     ENA               ; 1120                        ;
;     ENA SCLR          ; 31                          ;
;     ENA SLD           ; 1                           ;
;     plain             ; 1                           ;
; cycloneiii_lcell_comb ; 1829                        ;
;     arith             ; 63                          ;
;         3 data inputs ; 63                          ;
;     normal            ; 1766                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 25                          ;
;         3 data inputs ; 107                         ;
;         4 data inputs ; 1631                        ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 14.90                       ;
; Average LUT depth     ; 5.39                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Sun Jun 22 19:36:26 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TopDE -c TopDE
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 0 entities, in source file riscv_pkg.vhd
    Info (12022): Found design unit 1: riscv_pkg File: C:/Users/Santana/Documents/TopDE_restored/riscv_pkg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file regwe.vhd
    Info (12022): Found design unit 1: regWE-rtl File: C:/Users/Santana/Documents/TopDE_restored/regWE.vhd Line: 16
    Info (12023): Found entity 1: regWE File: C:/Users/Santana/Documents/TopDE_restored/regWE.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file regpc.vhd
    Info (12022): Found design unit 1: regPC-rtl File: C:/Users/Santana/Documents/TopDE_restored/regPC.vhd Line: 19
    Info (12023): Found entity 1: regPC File: C:/Users/Santana/Documents/TopDE_restored/regPC.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file memoria_unificada.vhd
    Info (12022): Found design unit 1: memoria_unificada-rtl File: C:/Users/Santana/Documents/TopDE_restored/memoria_unificada.vhd Line: 19
    Info (12023): Found entity 1: memoria_unificada File: C:/Users/Santana/Documents/TopDE_restored/memoria_unificada.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file ulacontrole.vhd
    Info (12022): Found design unit 1: ULAControle-rtl File: C:/Users/Santana/Documents/TopDE_restored/ULAControle.vhd Line: 15
    Info (12023): Found entity 1: ULAControle File: C:/Users/Santana/Documents/TopDE_restored/ULAControle.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-rtl File: C:/Users/Santana/Documents/TopDE_restored/alu.vhd Line: 17
    Info (12023): Found entity 1: ALU File: C:/Users/Santana/Documents/TopDE_restored/alu.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file genimm32.vhd
    Info (12022): Found design unit 1: genImm32-rtl File: C:/Users/Santana/Documents/TopDE_restored/genImm32.vhd Line: 14
    Info (12023): Found entity 1: genImm32 File: C:/Users/Santana/Documents/TopDE_restored/genImm32.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file xregs.vhd
    Info (12022): Found design unit 1: xregs-rtl File: C:/Users/Santana/Documents/TopDE_restored/xregs.vhd Line: 26
    Info (12023): Found entity 1: xregs File: C:/Users/Santana/Documents/TopDE_restored/xregs.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file controlador.vhd
    Info (12022): Found design unit 1: Controlador-fsm_optimized File: C:/Users/Santana/Documents/TopDE_restored/Controlador.vhd Line: 29
    Info (12023): Found entity 1: Controlador File: C:/Users/Santana/Documents/TopDE_restored/Controlador.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file multiciclo.vhd
    Info (12022): Found design unit 1: Multiciclo-structure File: C:/Users/Santana/Documents/TopDE_restored/multiciclo.vhd Line: 32
    Info (12023): Found entity 1: Multiciclo File: C:/Users/Santana/Documents/TopDE_restored/multiciclo.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file topde.vhd
    Info (12022): Found design unit 1: TopDE-structure File: C:/Users/Santana/Documents/TopDE_restored/TopDE.vhd Line: 18
    Info (12023): Found entity 1: TopDE File: C:/Users/Santana/Documents/TopDE_restored/TopDE.vhd Line: 7
Info (12127): Elaborating entity "TopDE" for the top level hierarchy
Info (12128): Elaborating entity "Multiciclo" for hierarchy "Multiciclo:Datapath_inst" File: C:/Users/Santana/Documents/TopDE_restored/TopDE.vhd Line: 83
Info (12129): Elaborating entity "regPC" using architecture "A:rtl" for hierarchy "Multiciclo:Datapath_inst|regPC:PC_reg" File: C:/Users/Santana/Documents/TopDE_restored/multiciclo.vhd Line: 41
Info (12129): Elaborating entity "memoria_unificada" using architecture "A:rtl" for hierarchy "Multiciclo:Datapath_inst|memoria_unificada:Memoria_inst" File: C:/Users/Santana/Documents/TopDE_restored/multiciclo.vhd Line: 47
Info (12128): Elaborating entity "altsyncram" for hierarchy "Multiciclo:Datapath_inst|memoria_unificada:Memoria_inst|altsyncram:ram_inst" File: C:/Users/Santana/Documents/TopDE_restored/memoria_unificada.vhd Line: 26
Info (12130): Elaborated megafunction instantiation "Multiciclo:Datapath_inst|memoria_unificada:Memoria_inst|altsyncram:ram_inst" File: C:/Users/Santana/Documents/TopDE_restored/memoria_unificada.vhd Line: 26
Info (12133): Instantiated megafunction "Multiciclo:Datapath_inst|memoria_unificada:Memoria_inst|altsyncram:ram_inst" with the following parameter: File: C:/Users/Santana/Documents/TopDE_restored/memoria_unificada.vhd Line: 26
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "de1_text.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_32q3.tdf
    Info (12023): Found entity 1: altsyncram_32q3 File: C:/Users/Santana/Documents/TopDE_restored/db/altsyncram_32q3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_32q3" for hierarchy "Multiciclo:Datapath_inst|memoria_unificada:Memoria_inst|altsyncram:ram_inst|altsyncram_32q3:auto_generated" File: d:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113028): 16355 out of 16384 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/Santana/Documents/TopDE_restored/de1_text.mif Line: 1
    Warning (113027): Addresses ranging from 29 to 16383 are not initialized File: C:/Users/Santana/Documents/TopDE_restored/de1_text.mif Line: 1
Critical Warning (127004): Memory depth (1024) in the design file differs from memory depth (16384) in the Memory Initialization File "C:/Users/Santana/Documents/TopDE_restored/de1_text.mif" -- truncated remaining initial content value to fit RAM File: C:/Users/Santana/Documents/TopDE_restored/memoria_unificada.vhd Line: 26
Info (12129): Elaborating entity "regWE" using architecture "A:rtl" for hierarchy "Multiciclo:Datapath_inst|regWE:IR_reg" File: C:/Users/Santana/Documents/TopDE_restored/multiciclo.vhd Line: 53
Info (12129): Elaborating entity "xregs" using architecture "A:rtl" for hierarchy "Multiciclo:Datapath_inst|xregs:Regs_inst" File: C:/Users/Santana/Documents/TopDE_restored/multiciclo.vhd Line: 59
Info (12129): Elaborating entity "genImm32" using architecture "A:rtl" for hierarchy "Multiciclo:Datapath_inst|genImm32:Imm_gen_inst" File: C:/Users/Santana/Documents/TopDE_restored/multiciclo.vhd Line: 74
Info (12129): Elaborating entity "ULAControle" using architecture "A:rtl" for hierarchy "Multiciclo:Datapath_inst|ULAControle:ULA_ctrl_inst" File: C:/Users/Santana/Documents/TopDE_restored/multiciclo.vhd Line: 77
Info (12129): Elaborating entity "ALU" using architecture "A:rtl" for hierarchy "Multiciclo:Datapath_inst|ALU:ALU_inst" File: C:/Users/Santana/Documents/TopDE_restored/multiciclo.vhd Line: 88
Info (12128): Elaborating entity "Controlador" for hierarchy "Controlador:Controller_inst" File: C:/Users/Santana/Documents/TopDE_restored/TopDE.vhd Line: 94
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Estado[0]" is stuck at GND File: C:/Users/Santana/Documents/TopDE_restored/TopDE.vhd Line: 13
    Warning (13410): Pin "Estado[1]" is stuck at GND File: C:/Users/Santana/Documents/TopDE_restored/TopDE.vhd Line: 13
    Warning (13410): Pin "Estado[2]" is stuck at GND File: C:/Users/Santana/Documents/TopDE_restored/TopDE.vhd Line: 13
    Warning (13410): Pin "Estado[3]" is stuck at GND File: C:/Users/Santana/Documents/TopDE_restored/TopDE.vhd Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Regin[0]" File: C:/Users/Santana/Documents/TopDE_restored/TopDE.vhd Line: 11
    Warning (15610): No output dependent on input pin "Regin[1]" File: C:/Users/Santana/Documents/TopDE_restored/TopDE.vhd Line: 11
    Warning (15610): No output dependent on input pin "Regin[2]" File: C:/Users/Santana/Documents/TopDE_restored/TopDE.vhd Line: 11
    Warning (15610): No output dependent on input pin "Regin[3]" File: C:/Users/Santana/Documents/TopDE_restored/TopDE.vhd Line: 11
    Warning (15610): No output dependent on input pin "Regin[4]" File: C:/Users/Santana/Documents/TopDE_restored/TopDE.vhd Line: 11
Info (21057): Implemented 2981 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 68 output pins
    Info (21061): Implemented 2874 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 4907 megabytes
    Info: Processing ended: Sun Jun 22 19:36:38 2025
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:28


