
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: C:\Microchip\Libero_SoC_v2024.2\SynplifyPro
OS: Windows 10 or later
Hostname: LAPTOP-6FQD1N4B

Implementation : synthesis

# Written on Sat Apr 12 14:19:07 2025

##### DESIGN INFO #######################################################

Top View:                "Top"
Constraint File(s):      "C:\repo\jabil2025\dmd\P1060973_FPGA\P1060973_TestFw\designer\Top\synthesis.fdc"




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                   Ending                                     |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Top|PCI_CLK2                               Top|PCI_CLK2                               |     10.000           |     10.000           |     5.000            |     5.000                            
Top|PCI_CLK2                               Top|SYSCLK                                 |     Diff grp         |     No paths         |     No paths         |     Diff grp                         
Top|PCI_CLK2                               CLOCK_DIV_4|N_17_inferred_clock            |     Diff grp         |     No paths         |     No paths         |     No paths                         
Top|PCI_CLK2                               Lift_Motor|N_1_inferred_clock              |     Diff grp         |     No paths         |     No paths         |     No paths                         
Top|PCI_CLK2                               Gantry_Motor|N_1_inferred_clock            |     Diff grp         |     No paths         |     No paths         |     No paths                         
Top|SYSCLK                                 Top|PCI_CLK2                               |     Diff grp         |     No paths         |     Diff grp         |     No paths                         
Top|SYSCLK                                 Top|SYSCLK                                 |     10.000           |     No paths         |     No paths         |     No paths                         
Top|SYSCLK                                 ADC_AD7663AS|ram_wr_clk_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
CLOCK_DIV_4|N_17_inferred_clock            Top|PCI_CLK2                               |     Diff grp         |     No paths         |     No paths         |     No paths                         
CLOCK_DIV_4|N_17_inferred_clock            CLOCK_DIV_4|N_17_inferred_clock            |     10.000           |     No paths         |     No paths         |     No paths                         
Lift_Motor|N_1_inferred_clock              Lift_Motor|N_1_inferred_clock              |     10.000           |     No paths         |     No paths         |     No paths                         
Gantry_Motor|N_1_inferred_clock            Gantry_Motor|N_1_inferred_clock            |     10.000           |     No paths         |     No paths         |     No paths                         
ADC_AD7663AS|ram_wr_clk_inferred_clock     Top|PCI_CLK2                               |     Diff grp         |     No paths         |     No paths         |     No paths                         
=================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:ADDR_DATA_SEL
p:AD[0] (bidir end point)
p:AD[0] (bidir start point)
p:AD[1] (bidir end point)
p:AD[1] (bidir start point)
p:AD[2] (bidir end point)
p:AD[2] (bidir start point)
p:AD[3] (bidir end point)
p:AD[3] (bidir start point)
p:AD[4] (bidir end point)
p:AD[4] (bidir start point)
p:AD[5] (bidir end point)
p:AD[5] (bidir start point)
p:AD[6] (bidir end point)
p:AD[6] (bidir start point)
p:AD[7] (bidir end point)
p:AD[7] (bidir start point)
p:AD_BUSY
p:AD_CNVST
p:AD_MUX[0]
p:AD_MUX[1]
p:AD_MUX[2]
p:AD_MUX[3]
p:AD_SDOUT
p:AD_SEL[0]
p:AD_SEL[1]
p:AD_SEL[2]
p:BYTE_SEL[0]
p:BYTE_SEL[1]
p:BYTE_SEL[2]
p:CCHL_IF[0]
p:CCHL_IF[1]
p:CCHL_IF[2]
p:CCHL_IF[3]
p:CCHL_IF[4]
p:CS
p:DATA_OUT[0]
p:DATA_OUT[1]
p:DATA_OUT[2]
p:DATA_OUT[3]
p:DATA_OUT[4]
p:DATA_OUT[5]
p:DMD_IO[0]
p:DMD_IO[1]
p:DMD_IO[2]
p:DMD_IO[3]
p:DMD_IO[4]
p:DMD_IO[5]
p:DMD_IO[6]
p:DMD_IO[7]
p:DMD_IO[8]
p:DMD_IO[9]
p:DMD_IO[10]
p:DMD_IO[11]
p:DMD_IO[12]
p:DMD_IO[13]
p:DMD_IO[14]
p:DMD_PWR_OK
p:EMOPS_STAT1
p:EMOPS_STAT2
p:EM_24V_EN
p:FAN_EN
p:FPGA_DONE
p:GANT_24V_PWR_EN
p:GANT_96V_BYPASS
p:GANT_96V_PWR_EN
p:GANT_BRK_RLS1
p:GANT_CURR_SAMP
p:GANT_MOT_DRV_EN
p:GANT_MOT_SHUNT_EN_N
p:GANT_MOT_SNS_IF[0]
p:GANT_MOT_SNS_IF[1]
p:GANT_MOT_SNS_IF[2]
p:GANT_MOT_SNS_IF[3]
p:GANT_MOT_SNS_IF[4]
p:GANT_PWM[0]
p:GANT_PWM[1]
p:GANT_PWM[2]
p:GANT_PWM[3]
p:GANT_PWM[4]
p:GANT_PWM[5]
p:GANT_SERIO_RST_N
p:GANT_SER_CLK
p:GANT_SER_DATA0
p:GANT_SER_DATA1
p:GANT_SER_SYNC
p:GANT_ST_DISB_MON
p:GNT_BRK_RLS
p:GNT_HALL_PWR_EN
p:GNT_HW_EN_MON
p:ILIM_DAC_CS
p:ILIM_DAC_SDI
p:LAT_LNG_BRK_RLS
p:LFT_BRK_RLS
p:LIFT_24V_PWR_EN
p:LIFT_96V_BYPASS
p:LIFT_96V_PWR_EN
p:LIFT_BRK_OVRD_LED_CTRL
p:LIFT_CURR_SAMP
p:LIFT_HALL_PWR_EN
p:LIFT_HW_EN_MON
p:LIFT_MOT_DRV_EN
p:LIFT_MOT_SHUNT_EN_N
p:LIFT_MOT_SNS_IF[0]
p:LIFT_MOT_SNS_IF[1]
p:LIFT_MOT_SNS_IF[2]
p:LIFT_MOT_SNS_IF[3]
p:LIFT_PWM[0]
p:LIFT_PWM[1]
p:LIFT_PWM[2]
p:LIFT_PWM[3]
p:LIFT_PWM[4]
p:LIFT_PWM[5]
p:LIFT_SERIO_RST_N
p:LIFT_SER_CLK
p:LIFT_SER_DATA0
p:LIFT_SER_DATA1
p:LIFT_SER_SYNC
p:LIFT_ST_DISB_MON
p:PCI_RST
p:PWR_IF[0]
p:PWR_IF[1]
p:PWR_IF[2]
p:PWR_IF[3]
p:PWR_IF[4]
p:PWR_IF[5]
p:PWR_IF[6]
p:RD_WR
p:RESET_N
p:SERVICE_PENDANT[0]
p:SERVICE_PENDANT[1]
p:SERVICE_PENDANT[2]
p:SERVICE_PENDANT[3]
p:SERVICE_PENDANT[4]
p:SERVICE_PENDANT[5]
p:SERVICE_PENDANT[6]
p:SPARE_MON
p:SPDIO_RST_N
p:SPD_DMD_IF[0]
p:SPD_DMD_IF[1]
p:SPD_DMD_IF[2]
p:SPD_DMD_IF[3]
p:SPD_DMD_IF[4]
p:SPD_EMOPS_IF[0]
p:SPD_EMOPS_IF[1]
p:SPD_EMOPS_IF[2]
p:SPD_EMOPS_IF[3]
p:SPD_EMOPS_IF[4]
p:STAND_CONT_IF[0]
p:STAND_CONT_IF[1]
p:STAND_CONT_IF[2]
p:STAND_CONT_IF[3]
p:STAND_CONT_IF[4]
p:STAND_CONT_IF[5]
p:STS[0]
p:STS[1]
p:STS[2]
p:STS[3]
p:STS[4]
p:STS[5]
p:STS[6]
p:STS[7]
p:WD_OUT


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
