
FC_v2.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016960  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002308  08016b10  08016b10  00026b10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018e18  08018e18  00030280  2**0
                  CONTENTS
  4 .ARM          00000008  08018e18  08018e18  00028e18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018e20  08018e20  00030280  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08018e20  08018e20  00028e20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08018e28  08018e28  00028e28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000280  20000000  08018e2c  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00030280  2**0
                  CONTENTS
 10 .bss          00005f1c  20000280  20000280  00030280  2**2
                  ALLOC
 11 ._user_heap_stack 00000a04  2000619c  2000619c  00030280  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030280  2**0
                  CONTENTS, READONLY
 13 .debug_info   000570fc  00000000  00000000  000302b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00007a3c  00000000  00000000  000873ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000036a8  00000000  00000000  0008ede8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000034c0  00000000  00000000  00092490  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000dd12  00000000  00000000  00095950  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00035cc2  00000000  00000000  000a3662  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00112f08  00000000  00000000  000d9324  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001ec22c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0001088c  00000000  00000000  001ec280  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000280 	.word	0x20000280
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08016af8 	.word	0x08016af8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000284 	.word	0x20000284
 80001ec:	08016af8 	.word	0x08016af8

080001f0 <strcmp>:
 80001f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001f8:	2a01      	cmp	r2, #1
 80001fa:	bf28      	it	cs
 80001fc:	429a      	cmpcs	r2, r3
 80001fe:	d0f7      	beq.n	80001f0 <strcmp>
 8000200:	1ad0      	subs	r0, r2, r3
 8000202:	4770      	bx	lr

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr
	...

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_ldivmod>:
 8000cc8:	b97b      	cbnz	r3, 8000cea <__aeabi_ldivmod+0x22>
 8000cca:	b972      	cbnz	r2, 8000cea <__aeabi_ldivmod+0x22>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bfbe      	ittt	lt
 8000cd0:	2000      	movlt	r0, #0
 8000cd2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000cd6:	e006      	blt.n	8000ce6 <__aeabi_ldivmod+0x1e>
 8000cd8:	bf08      	it	eq
 8000cda:	2800      	cmpeq	r0, #0
 8000cdc:	bf1c      	itt	ne
 8000cde:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000ce2:	f04f 30ff 	movne.w	r0, #4294967295
 8000ce6:	f000 b9ef 	b.w	80010c8 <__aeabi_idiv0>
 8000cea:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cee:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf2:	2900      	cmp	r1, #0
 8000cf4:	db09      	blt.n	8000d0a <__aeabi_ldivmod+0x42>
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	db1a      	blt.n	8000d30 <__aeabi_ldivmod+0x68>
 8000cfa:	f000 f883 	bl	8000e04 <__udivmoddi4>
 8000cfe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d06:	b004      	add	sp, #16
 8000d08:	4770      	bx	lr
 8000d0a:	4240      	negs	r0, r0
 8000d0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	db1b      	blt.n	8000d4c <__aeabi_ldivmod+0x84>
 8000d14:	f000 f876 	bl	8000e04 <__udivmoddi4>
 8000d18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d20:	b004      	add	sp, #16
 8000d22:	4240      	negs	r0, r0
 8000d24:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d28:	4252      	negs	r2, r2
 8000d2a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d2e:	4770      	bx	lr
 8000d30:	4252      	negs	r2, r2
 8000d32:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d36:	f000 f865 	bl	8000e04 <__udivmoddi4>
 8000d3a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d42:	b004      	add	sp, #16
 8000d44:	4240      	negs	r0, r0
 8000d46:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d4a:	4770      	bx	lr
 8000d4c:	4252      	negs	r2, r2
 8000d4e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d52:	f000 f857 	bl	8000e04 <__udivmoddi4>
 8000d56:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d5e:	b004      	add	sp, #16
 8000d60:	4252      	negs	r2, r2
 8000d62:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d66:	4770      	bx	lr

08000d68 <__aeabi_uldivmod>:
 8000d68:	b953      	cbnz	r3, 8000d80 <__aeabi_uldivmod+0x18>
 8000d6a:	b94a      	cbnz	r2, 8000d80 <__aeabi_uldivmod+0x18>
 8000d6c:	2900      	cmp	r1, #0
 8000d6e:	bf08      	it	eq
 8000d70:	2800      	cmpeq	r0, #0
 8000d72:	bf1c      	itt	ne
 8000d74:	f04f 31ff 	movne.w	r1, #4294967295
 8000d78:	f04f 30ff 	movne.w	r0, #4294967295
 8000d7c:	f000 b9a4 	b.w	80010c8 <__aeabi_idiv0>
 8000d80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d88:	f000 f83c 	bl	8000e04 <__udivmoddi4>
 8000d8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d94:	b004      	add	sp, #16
 8000d96:	4770      	bx	lr

08000d98 <__aeabi_d2lz>:
 8000d98:	b538      	push	{r3, r4, r5, lr}
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	4604      	mov	r4, r0
 8000da0:	460d      	mov	r5, r1
 8000da2:	f7ff febb 	bl	8000b1c <__aeabi_dcmplt>
 8000da6:	b928      	cbnz	r0, 8000db4 <__aeabi_d2lz+0x1c>
 8000da8:	4620      	mov	r0, r4
 8000daa:	4629      	mov	r1, r5
 8000dac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000db0:	f000 b80a 	b.w	8000dc8 <__aeabi_d2ulz>
 8000db4:	4620      	mov	r0, r4
 8000db6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000dba:	f000 f805 	bl	8000dc8 <__aeabi_d2ulz>
 8000dbe:	4240      	negs	r0, r0
 8000dc0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dc4:	bd38      	pop	{r3, r4, r5, pc}
 8000dc6:	bf00      	nop

08000dc8 <__aeabi_d2ulz>:
 8000dc8:	b5d0      	push	{r4, r6, r7, lr}
 8000dca:	4b0c      	ldr	r3, [pc, #48]	; (8000dfc <__aeabi_d2ulz+0x34>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	4606      	mov	r6, r0
 8000dd0:	460f      	mov	r7, r1
 8000dd2:	f7ff fc31 	bl	8000638 <__aeabi_dmul>
 8000dd6:	f7ff ff07 	bl	8000be8 <__aeabi_d2uiz>
 8000dda:	4604      	mov	r4, r0
 8000ddc:	f7ff fbb2 	bl	8000544 <__aeabi_ui2d>
 8000de0:	4b07      	ldr	r3, [pc, #28]	; (8000e00 <__aeabi_d2ulz+0x38>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	f7ff fc28 	bl	8000638 <__aeabi_dmul>
 8000de8:	4602      	mov	r2, r0
 8000dea:	460b      	mov	r3, r1
 8000dec:	4630      	mov	r0, r6
 8000dee:	4639      	mov	r1, r7
 8000df0:	f7ff fa6a 	bl	80002c8 <__aeabi_dsub>
 8000df4:	f7ff fef8 	bl	8000be8 <__aeabi_d2uiz>
 8000df8:	4621      	mov	r1, r4
 8000dfa:	bdd0      	pop	{r4, r6, r7, pc}
 8000dfc:	3df00000 	.word	0x3df00000
 8000e00:	41f00000 	.word	0x41f00000

08000e04 <__udivmoddi4>:
 8000e04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e08:	9d08      	ldr	r5, [sp, #32]
 8000e0a:	4604      	mov	r4, r0
 8000e0c:	468c      	mov	ip, r1
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f040 8083 	bne.w	8000f1a <__udivmoddi4+0x116>
 8000e14:	428a      	cmp	r2, r1
 8000e16:	4617      	mov	r7, r2
 8000e18:	d947      	bls.n	8000eaa <__udivmoddi4+0xa6>
 8000e1a:	fab2 f282 	clz	r2, r2
 8000e1e:	b142      	cbz	r2, 8000e32 <__udivmoddi4+0x2e>
 8000e20:	f1c2 0020 	rsb	r0, r2, #32
 8000e24:	fa24 f000 	lsr.w	r0, r4, r0
 8000e28:	4091      	lsls	r1, r2
 8000e2a:	4097      	lsls	r7, r2
 8000e2c:	ea40 0c01 	orr.w	ip, r0, r1
 8000e30:	4094      	lsls	r4, r2
 8000e32:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000e36:	0c23      	lsrs	r3, r4, #16
 8000e38:	fbbc f6f8 	udiv	r6, ip, r8
 8000e3c:	fa1f fe87 	uxth.w	lr, r7
 8000e40:	fb08 c116 	mls	r1, r8, r6, ip
 8000e44:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e48:	fb06 f10e 	mul.w	r1, r6, lr
 8000e4c:	4299      	cmp	r1, r3
 8000e4e:	d909      	bls.n	8000e64 <__udivmoddi4+0x60>
 8000e50:	18fb      	adds	r3, r7, r3
 8000e52:	f106 30ff 	add.w	r0, r6, #4294967295
 8000e56:	f080 8119 	bcs.w	800108c <__udivmoddi4+0x288>
 8000e5a:	4299      	cmp	r1, r3
 8000e5c:	f240 8116 	bls.w	800108c <__udivmoddi4+0x288>
 8000e60:	3e02      	subs	r6, #2
 8000e62:	443b      	add	r3, r7
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e6c:	fb08 3310 	mls	r3, r8, r0, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e78:	45a6      	cmp	lr, r4
 8000e7a:	d909      	bls.n	8000e90 <__udivmoddi4+0x8c>
 8000e7c:	193c      	adds	r4, r7, r4
 8000e7e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e82:	f080 8105 	bcs.w	8001090 <__udivmoddi4+0x28c>
 8000e86:	45a6      	cmp	lr, r4
 8000e88:	f240 8102 	bls.w	8001090 <__udivmoddi4+0x28c>
 8000e8c:	3802      	subs	r0, #2
 8000e8e:	443c      	add	r4, r7
 8000e90:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e94:	eba4 040e 	sub.w	r4, r4, lr
 8000e98:	2600      	movs	r6, #0
 8000e9a:	b11d      	cbz	r5, 8000ea4 <__udivmoddi4+0xa0>
 8000e9c:	40d4      	lsrs	r4, r2
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	e9c5 4300 	strd	r4, r3, [r5]
 8000ea4:	4631      	mov	r1, r6
 8000ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eaa:	b902      	cbnz	r2, 8000eae <__udivmoddi4+0xaa>
 8000eac:	deff      	udf	#255	; 0xff
 8000eae:	fab2 f282 	clz	r2, r2
 8000eb2:	2a00      	cmp	r2, #0
 8000eb4:	d150      	bne.n	8000f58 <__udivmoddi4+0x154>
 8000eb6:	1bcb      	subs	r3, r1, r7
 8000eb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ebc:	fa1f f887 	uxth.w	r8, r7
 8000ec0:	2601      	movs	r6, #1
 8000ec2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000ec6:	0c21      	lsrs	r1, r4, #16
 8000ec8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb08 f30c 	mul.w	r3, r8, ip
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0xe4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000ede:	d202      	bcs.n	8000ee6 <__udivmoddi4+0xe2>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	f200 80e9 	bhi.w	80010b8 <__udivmoddi4+0x2b4>
 8000ee6:	4684      	mov	ip, r0
 8000ee8:	1ac9      	subs	r1, r1, r3
 8000eea:	b2a3      	uxth	r3, r4
 8000eec:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ef0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ef4:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ef8:	fb08 f800 	mul.w	r8, r8, r0
 8000efc:	45a0      	cmp	r8, r4
 8000efe:	d907      	bls.n	8000f10 <__udivmoddi4+0x10c>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f100 33ff 	add.w	r3, r0, #4294967295
 8000f06:	d202      	bcs.n	8000f0e <__udivmoddi4+0x10a>
 8000f08:	45a0      	cmp	r8, r4
 8000f0a:	f200 80d9 	bhi.w	80010c0 <__udivmoddi4+0x2bc>
 8000f0e:	4618      	mov	r0, r3
 8000f10:	eba4 0408 	sub.w	r4, r4, r8
 8000f14:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000f18:	e7bf      	b.n	8000e9a <__udivmoddi4+0x96>
 8000f1a:	428b      	cmp	r3, r1
 8000f1c:	d909      	bls.n	8000f32 <__udivmoddi4+0x12e>
 8000f1e:	2d00      	cmp	r5, #0
 8000f20:	f000 80b1 	beq.w	8001086 <__udivmoddi4+0x282>
 8000f24:	2600      	movs	r6, #0
 8000f26:	e9c5 0100 	strd	r0, r1, [r5]
 8000f2a:	4630      	mov	r0, r6
 8000f2c:	4631      	mov	r1, r6
 8000f2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f32:	fab3 f683 	clz	r6, r3
 8000f36:	2e00      	cmp	r6, #0
 8000f38:	d14a      	bne.n	8000fd0 <__udivmoddi4+0x1cc>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d302      	bcc.n	8000f44 <__udivmoddi4+0x140>
 8000f3e:	4282      	cmp	r2, r0
 8000f40:	f200 80b8 	bhi.w	80010b4 <__udivmoddi4+0x2b0>
 8000f44:	1a84      	subs	r4, r0, r2
 8000f46:	eb61 0103 	sbc.w	r1, r1, r3
 8000f4a:	2001      	movs	r0, #1
 8000f4c:	468c      	mov	ip, r1
 8000f4e:	2d00      	cmp	r5, #0
 8000f50:	d0a8      	beq.n	8000ea4 <__udivmoddi4+0xa0>
 8000f52:	e9c5 4c00 	strd	r4, ip, [r5]
 8000f56:	e7a5      	b.n	8000ea4 <__udivmoddi4+0xa0>
 8000f58:	f1c2 0320 	rsb	r3, r2, #32
 8000f5c:	fa20 f603 	lsr.w	r6, r0, r3
 8000f60:	4097      	lsls	r7, r2
 8000f62:	fa01 f002 	lsl.w	r0, r1, r2
 8000f66:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6a:	40d9      	lsrs	r1, r3
 8000f6c:	4330      	orrs	r0, r6
 8000f6e:	0c03      	lsrs	r3, r0, #16
 8000f70:	fbb1 f6fe 	udiv	r6, r1, lr
 8000f74:	fa1f f887 	uxth.w	r8, r7
 8000f78:	fb0e 1116 	mls	r1, lr, r6, r1
 8000f7c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f80:	fb06 f108 	mul.w	r1, r6, r8
 8000f84:	4299      	cmp	r1, r3
 8000f86:	fa04 f402 	lsl.w	r4, r4, r2
 8000f8a:	d909      	bls.n	8000fa0 <__udivmoddi4+0x19c>
 8000f8c:	18fb      	adds	r3, r7, r3
 8000f8e:	f106 3cff 	add.w	ip, r6, #4294967295
 8000f92:	f080 808d 	bcs.w	80010b0 <__udivmoddi4+0x2ac>
 8000f96:	4299      	cmp	r1, r3
 8000f98:	f240 808a 	bls.w	80010b0 <__udivmoddi4+0x2ac>
 8000f9c:	3e02      	subs	r6, #2
 8000f9e:	443b      	add	r3, r7
 8000fa0:	1a5b      	subs	r3, r3, r1
 8000fa2:	b281      	uxth	r1, r0
 8000fa4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000fa8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000fac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fb0:	fb00 f308 	mul.w	r3, r0, r8
 8000fb4:	428b      	cmp	r3, r1
 8000fb6:	d907      	bls.n	8000fc8 <__udivmoddi4+0x1c4>
 8000fb8:	1879      	adds	r1, r7, r1
 8000fba:	f100 3cff 	add.w	ip, r0, #4294967295
 8000fbe:	d273      	bcs.n	80010a8 <__udivmoddi4+0x2a4>
 8000fc0:	428b      	cmp	r3, r1
 8000fc2:	d971      	bls.n	80010a8 <__udivmoddi4+0x2a4>
 8000fc4:	3802      	subs	r0, #2
 8000fc6:	4439      	add	r1, r7
 8000fc8:	1acb      	subs	r3, r1, r3
 8000fca:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000fce:	e778      	b.n	8000ec2 <__udivmoddi4+0xbe>
 8000fd0:	f1c6 0c20 	rsb	ip, r6, #32
 8000fd4:	fa03 f406 	lsl.w	r4, r3, r6
 8000fd8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000fdc:	431c      	orrs	r4, r3
 8000fde:	fa20 f70c 	lsr.w	r7, r0, ip
 8000fe2:	fa01 f306 	lsl.w	r3, r1, r6
 8000fe6:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000fea:	fa21 f10c 	lsr.w	r1, r1, ip
 8000fee:	431f      	orrs	r7, r3
 8000ff0:	0c3b      	lsrs	r3, r7, #16
 8000ff2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff6:	fa1f f884 	uxth.w	r8, r4
 8000ffa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffe:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8001002:	fb09 fa08 	mul.w	sl, r9, r8
 8001006:	458a      	cmp	sl, r1
 8001008:	fa02 f206 	lsl.w	r2, r2, r6
 800100c:	fa00 f306 	lsl.w	r3, r0, r6
 8001010:	d908      	bls.n	8001024 <__udivmoddi4+0x220>
 8001012:	1861      	adds	r1, r4, r1
 8001014:	f109 30ff 	add.w	r0, r9, #4294967295
 8001018:	d248      	bcs.n	80010ac <__udivmoddi4+0x2a8>
 800101a:	458a      	cmp	sl, r1
 800101c:	d946      	bls.n	80010ac <__udivmoddi4+0x2a8>
 800101e:	f1a9 0902 	sub.w	r9, r9, #2
 8001022:	4421      	add	r1, r4
 8001024:	eba1 010a 	sub.w	r1, r1, sl
 8001028:	b2bf      	uxth	r7, r7
 800102a:	fbb1 f0fe 	udiv	r0, r1, lr
 800102e:	fb0e 1110 	mls	r1, lr, r0, r1
 8001032:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8001036:	fb00 f808 	mul.w	r8, r0, r8
 800103a:	45b8      	cmp	r8, r7
 800103c:	d907      	bls.n	800104e <__udivmoddi4+0x24a>
 800103e:	19e7      	adds	r7, r4, r7
 8001040:	f100 31ff 	add.w	r1, r0, #4294967295
 8001044:	d22e      	bcs.n	80010a4 <__udivmoddi4+0x2a0>
 8001046:	45b8      	cmp	r8, r7
 8001048:	d92c      	bls.n	80010a4 <__udivmoddi4+0x2a0>
 800104a:	3802      	subs	r0, #2
 800104c:	4427      	add	r7, r4
 800104e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001052:	eba7 0708 	sub.w	r7, r7, r8
 8001056:	fba0 8902 	umull	r8, r9, r0, r2
 800105a:	454f      	cmp	r7, r9
 800105c:	46c6      	mov	lr, r8
 800105e:	4649      	mov	r1, r9
 8001060:	d31a      	bcc.n	8001098 <__udivmoddi4+0x294>
 8001062:	d017      	beq.n	8001094 <__udivmoddi4+0x290>
 8001064:	b15d      	cbz	r5, 800107e <__udivmoddi4+0x27a>
 8001066:	ebb3 020e 	subs.w	r2, r3, lr
 800106a:	eb67 0701 	sbc.w	r7, r7, r1
 800106e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8001072:	40f2      	lsrs	r2, r6
 8001074:	ea4c 0202 	orr.w	r2, ip, r2
 8001078:	40f7      	lsrs	r7, r6
 800107a:	e9c5 2700 	strd	r2, r7, [r5]
 800107e:	2600      	movs	r6, #0
 8001080:	4631      	mov	r1, r6
 8001082:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001086:	462e      	mov	r6, r5
 8001088:	4628      	mov	r0, r5
 800108a:	e70b      	b.n	8000ea4 <__udivmoddi4+0xa0>
 800108c:	4606      	mov	r6, r0
 800108e:	e6e9      	b.n	8000e64 <__udivmoddi4+0x60>
 8001090:	4618      	mov	r0, r3
 8001092:	e6fd      	b.n	8000e90 <__udivmoddi4+0x8c>
 8001094:	4543      	cmp	r3, r8
 8001096:	d2e5      	bcs.n	8001064 <__udivmoddi4+0x260>
 8001098:	ebb8 0e02 	subs.w	lr, r8, r2
 800109c:	eb69 0104 	sbc.w	r1, r9, r4
 80010a0:	3801      	subs	r0, #1
 80010a2:	e7df      	b.n	8001064 <__udivmoddi4+0x260>
 80010a4:	4608      	mov	r0, r1
 80010a6:	e7d2      	b.n	800104e <__udivmoddi4+0x24a>
 80010a8:	4660      	mov	r0, ip
 80010aa:	e78d      	b.n	8000fc8 <__udivmoddi4+0x1c4>
 80010ac:	4681      	mov	r9, r0
 80010ae:	e7b9      	b.n	8001024 <__udivmoddi4+0x220>
 80010b0:	4666      	mov	r6, ip
 80010b2:	e775      	b.n	8000fa0 <__udivmoddi4+0x19c>
 80010b4:	4630      	mov	r0, r6
 80010b6:	e74a      	b.n	8000f4e <__udivmoddi4+0x14a>
 80010b8:	f1ac 0c02 	sub.w	ip, ip, #2
 80010bc:	4439      	add	r1, r7
 80010be:	e713      	b.n	8000ee8 <__udivmoddi4+0xe4>
 80010c0:	3802      	subs	r0, #2
 80010c2:	443c      	add	r4, r7
 80010c4:	e724      	b.n	8000f10 <__udivmoddi4+0x10c>
 80010c6:	bf00      	nop

080010c8 <__aeabi_idiv0>:
 80010c8:	4770      	bx	lr
 80010ca:	bf00      	nop

080010cc <lsm_write>:
/*
 * LSM6DSR
 */

static int32_t lsm_write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b088      	sub	sp, #32
 80010d0:	af04      	add	r7, sp, #16
 80010d2:	60f8      	str	r0, [r7, #12]
 80010d4:	607a      	str	r2, [r7, #4]
 80010d6:	461a      	mov	r2, r3
 80010d8:	460b      	mov	r3, r1
 80010da:	72fb      	strb	r3, [r7, #11]
 80010dc:	4613      	mov	r3, r2
 80010de:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Write(handle, LSM6DSR_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*) bufp, len, 1000);
 80010e0:	7afb      	ldrb	r3, [r7, #11]
 80010e2:	b29a      	uxth	r2, r3
 80010e4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010e8:	9302      	str	r3, [sp, #8]
 80010ea:	893b      	ldrh	r3, [r7, #8]
 80010ec:	9301      	str	r3, [sp, #4]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	9300      	str	r3, [sp, #0]
 80010f2:	2301      	movs	r3, #1
 80010f4:	21d5      	movs	r1, #213	; 0xd5
 80010f6:	68f8      	ldr	r0, [r7, #12]
 80010f8:	f007 fdb8 	bl	8008c6c <HAL_I2C_Mem_Write>
  return 0;
 80010fc:	2300      	movs	r3, #0
}
 80010fe:	4618      	mov	r0, r3
 8001100:	3710      	adds	r7, #16
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}

08001106 <lsm_read>:

static int32_t lsm_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 8001106:	b580      	push	{r7, lr}
 8001108:	b088      	sub	sp, #32
 800110a:	af04      	add	r7, sp, #16
 800110c:	60f8      	str	r0, [r7, #12]
 800110e:	607a      	str	r2, [r7, #4]
 8001110:	461a      	mov	r2, r3
 8001112:	460b      	mov	r3, r1
 8001114:	72fb      	strb	r3, [r7, #11]
 8001116:	4613      	mov	r3, r2
 8001118:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Read(handle, LSM6DSR_I2C_ADD_L, reg,
 800111a:	7afb      	ldrb	r3, [r7, #11]
 800111c:	b29a      	uxth	r2, r3
 800111e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001122:	9302      	str	r3, [sp, #8]
 8001124:	893b      	ldrh	r3, [r7, #8]
 8001126:	9301      	str	r3, [sp, #4]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	9300      	str	r3, [sp, #0]
 800112c:	2301      	movs	r3, #1
 800112e:	21d5      	movs	r1, #213	; 0xd5
 8001130:	68f8      	ldr	r0, [r7, #12]
 8001132:	f007 fe95 	bl	8008e60 <HAL_I2C_Mem_Read>
                   I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
  return 0;
 8001136:	2300      	movs	r3, #0
}
 8001138:	4618      	mov	r0, r3
 800113a:	3710      	adds	r7, #16
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}

08001140 <MRT_LSM6DSR_Setup>:




stmdev_ctx_t  MRT_LSM6DSR_Setup(I2C_HandleTypeDef* SENSOR_BUS, UART_HandleTypeDef* uart)
	{
 8001140:	b590      	push	{r4, r7, lr}
 8001142:	b08b      	sub	sp, #44	; 0x2c
 8001144:	af00      	add	r7, sp, #0
 8001146:	60f8      	str	r0, [r7, #12]
 8001148:	60b9      	str	r1, [r7, #8]
 800114a:	607a      	str	r2, [r7, #4]
	  Guart = uart;
 800114c:	4a53      	ldr	r2, [pc, #332]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	6013      	str	r3, [r2, #0]
	  HAL_UART_Transmit(Guart,"LSM6DSR Setup Starts\n\r", 22, HAL_MAX_DELAY);
 8001152:	4b52      	ldr	r3, [pc, #328]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 8001154:	6818      	ldr	r0, [r3, #0]
 8001156:	f04f 33ff 	mov.w	r3, #4294967295
 800115a:	2216      	movs	r2, #22
 800115c:	4950      	ldr	r1, [pc, #320]	; (80012a0 <MRT_LSM6DSR_Setup+0x160>)
 800115e:	f00b fd56 	bl	800cc0e <HAL_UART_Transmit>


	  stmdev_ctx_t lsm_ctx;

	  /* Initialize mems driver interface */
	  lsm_ctx.write_reg = lsm_write;
 8001162:	4b50      	ldr	r3, [pc, #320]	; (80012a4 <MRT_LSM6DSR_Setup+0x164>)
 8001164:	61fb      	str	r3, [r7, #28]
	  lsm_ctx.read_reg = lsm_read;
 8001166:	4b50      	ldr	r3, [pc, #320]	; (80012a8 <MRT_LSM6DSR_Setup+0x168>)
 8001168:	623b      	str	r3, [r7, #32]
	  lsm_ctx.handle = SENSOR_BUS;
 800116a:	68bb      	ldr	r3, [r7, #8]
 800116c:	627b      	str	r3, [r7, #36]	; 0x24
	  /* Wait sensor boot time */
	  HAL_Delay(BOOT_TIME);
 800116e:	2064      	movs	r0, #100	; 0x64
 8001170:	f006 fe98 	bl	8007ea4 <HAL_Delay>
	  /* Check device ID */
	  lsm6dsr_device_id_get(&lsm_ctx, &lsm_whoamI);
 8001174:	f107 031c 	add.w	r3, r7, #28
 8001178:	494c      	ldr	r1, [pc, #304]	; (80012ac <MRT_LSM6DSR_Setup+0x16c>)
 800117a:	4618      	mov	r0, r3
 800117c:	f006 fb84 	bl	8007888 <lsm6dsr_device_id_get>

	  HAL_UART_Transmit(Guart,"Checking Sensor ID...", 21, HAL_MAX_DELAY);
 8001180:	4b46      	ldr	r3, [pc, #280]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 8001182:	6818      	ldr	r0, [r3, #0]
 8001184:	f04f 33ff 	mov.w	r3, #4294967295
 8001188:	2215      	movs	r2, #21
 800118a:	4949      	ldr	r1, [pc, #292]	; (80012b0 <MRT_LSM6DSR_Setup+0x170>)
 800118c:	f00b fd3f 	bl	800cc0e <HAL_UART_Transmit>


	  if (lsm_whoamI != LSM6DSR_ID){
 8001190:	4b46      	ldr	r3, [pc, #280]	; (80012ac <MRT_LSM6DSR_Setup+0x16c>)
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	2b6a      	cmp	r3, #106	; 0x6a
 8001196:	d032      	beq.n	80011fe <MRT_LSM6DSR_Setup+0xbe>
		  HAL_UART_Transmit(Guart,"NOT OK\n\r", 8, HAL_MAX_DELAY);
 8001198:	4b40      	ldr	r3, [pc, #256]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 800119a:	6818      	ldr	r0, [r3, #0]
 800119c:	f04f 33ff 	mov.w	r3, #4294967295
 80011a0:	2208      	movs	r2, #8
 80011a2:	4944      	ldr	r1, [pc, #272]	; (80012b4 <MRT_LSM6DSR_Setup+0x174>)
 80011a4:	f00b fd33 	bl	800cc0e <HAL_UART_Transmit>
		  HAL_UART_Transmit(Guart,"This Device is: " , 16, HAL_MAX_DELAY);
 80011a8:	4b3c      	ldr	r3, [pc, #240]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 80011aa:	6818      	ldr	r0, [r3, #0]
 80011ac:	f04f 33ff 	mov.w	r3, #4294967295
 80011b0:	2210      	movs	r2, #16
 80011b2:	4941      	ldr	r1, [pc, #260]	; (80012b8 <MRT_LSM6DSR_Setup+0x178>)
 80011b4:	f00b fd2b 	bl	800cc0e <HAL_UART_Transmit>
		  char buffer[10];
		  sprintf(buffer, "%X\r\n", lsm_whoamI);
 80011b8:	4b3c      	ldr	r3, [pc, #240]	; (80012ac <MRT_LSM6DSR_Setup+0x16c>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	461a      	mov	r2, r3
 80011be:	f107 0310 	add.w	r3, r7, #16
 80011c2:	493e      	ldr	r1, [pc, #248]	; (80012bc <MRT_LSM6DSR_Setup+0x17c>)
 80011c4:	4618      	mov	r0, r3
 80011c6:	f011 f985 	bl	80124d4 <siprintf>

			__BKPT();
 80011ca:	be00      	bkpt	0x0000

		  HAL_UART_Transmit(Guart,buffer, strlen(buffer), HAL_MAX_DELAY);
 80011cc:	4b33      	ldr	r3, [pc, #204]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 80011ce:	681c      	ldr	r4, [r3, #0]
 80011d0:	f107 0310 	add.w	r3, r7, #16
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff f815 	bl	8000204 <strlen>
 80011da:	4603      	mov	r3, r0
 80011dc:	b29a      	uxth	r2, r3
 80011de:	f107 0110 	add.w	r1, r7, #16
 80011e2:	f04f 33ff 	mov.w	r3, #4294967295
 80011e6:	4620      	mov	r0, r4
 80011e8:	f00b fd11 	bl	800cc0e <HAL_UART_Transmit>
		  HAL_UART_Transmit(Guart,"\n\rProgram Terminated\n\r", 22, HAL_MAX_DELAY);
 80011ec:	4b2b      	ldr	r3, [pc, #172]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 80011ee:	6818      	ldr	r0, [r3, #0]
 80011f0:	f04f 33ff 	mov.w	r3, #4294967295
 80011f4:	2216      	movs	r2, #22
 80011f6:	4932      	ldr	r1, [pc, #200]	; (80012c0 <MRT_LSM6DSR_Setup+0x180>)
 80011f8:	f00b fd09 	bl	800cc0e <HAL_UART_Transmit>
		  while(1);
 80011fc:	e7fe      	b.n	80011fc <MRT_LSM6DSR_Setup+0xbc>
	  }
	  HAL_UART_Transmit(Guart,"OK\n\r", 6, HAL_MAX_DELAY);
 80011fe:	4b27      	ldr	r3, [pc, #156]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 8001200:	6818      	ldr	r0, [r3, #0]
 8001202:	f04f 33ff 	mov.w	r3, #4294967295
 8001206:	2206      	movs	r2, #6
 8001208:	492e      	ldr	r1, [pc, #184]	; (80012c4 <MRT_LSM6DSR_Setup+0x184>)
 800120a:	f00b fd00 	bl	800cc0e <HAL_UART_Transmit>

	  /* Restore default configuration */
	  lsm6dsr_reset_set(&lsm_ctx, PROPERTY_ENABLE);
 800120e:	f107 031c 	add.w	r3, r7, #28
 8001212:	2101      	movs	r1, #1
 8001214:	4618      	mov	r0, r3
 8001216:	f006 fb48 	bl	80078aa <lsm6dsr_reset_set>


	  HAL_Delay(1000);
 800121a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800121e:	f006 fe41 	bl	8007ea4 <HAL_Delay>

	  do {
	    lsm6dsr_reset_get(&lsm_ctx, &lsm_rst);
 8001222:	f107 031c 	add.w	r3, r7, #28
 8001226:	4928      	ldr	r1, [pc, #160]	; (80012c8 <MRT_LSM6DSR_Setup+0x188>)
 8001228:	4618      	mov	r0, r3
 800122a:	f006 fb64 	bl	80078f6 <lsm6dsr_reset_get>
	  } while (lsm_rst);
 800122e:	4b26      	ldr	r3, [pc, #152]	; (80012c8 <MRT_LSM6DSR_Setup+0x188>)
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d1f5      	bne.n	8001222 <MRT_LSM6DSR_Setup+0xe2>

	  /* Disable I3C interface */
	  //TODO JASPER lsm6dsr_i3c_disable_set(&lsm_ctx, LSM6DSR_I3C_DISABLE);

	  /* Enable Block Data Update */
	  lsm6dsr_block_data_update_set(&lsm_ctx, PROPERTY_ENABLE);
 8001236:	f107 031c 	add.w	r3, r7, #28
 800123a:	2101      	movs	r1, #1
 800123c:	4618      	mov	r0, r3
 800123e:	f006 f9d3 	bl	80075e8 <lsm6dsr_block_data_update_set>
	  /* Set Output Data Rate */
	  lsm6dsr_xl_data_rate_set(&lsm_ctx, LSM6DSR_XL_ODR_12Hz5);
 8001242:	f107 031c 	add.w	r3, r7, #28
 8001246:	2101      	movs	r1, #1
 8001248:	4618      	mov	r0, r3
 800124a:	f005 ffaf 	bl	80071ac <lsm6dsr_xl_data_rate_set>
	  lsm6dsr_gy_data_rate_set(&lsm_ctx, LSM6DSR_GY_ODR_12Hz5);
 800124e:	f107 031c 	add.w	r3, r7, #28
 8001252:	2101      	movs	r1, #1
 8001254:	4618      	mov	r0, r3
 8001256:	f006 f8cb 	bl	80073f0 <lsm6dsr_gy_data_rate_set>
	  /* Set full scale */
	  lsm6dsr_xl_full_scale_set(&lsm_ctx, LSM6DSR_2g);
 800125a:	f107 031c 	add.w	r3, r7, #28
 800125e:	2100      	movs	r1, #0
 8001260:	4618      	mov	r0, r3
 8001262:	f005 ff7d 	bl	8007160 <lsm6dsr_xl_full_scale_set>
	  lsm6dsr_gy_full_scale_set(&lsm_ctx, LSM6DSR_2000dps);
 8001266:	f107 031c 	add.w	r3, r7, #28
 800126a:	210c      	movs	r1, #12
 800126c:	4618      	mov	r0, r3
 800126e:	f006 f899 	bl	80073a4 <lsm6dsr_gy_full_scale_set>
	  /* Configure filtering chain(No aux interface)
	   * Accelerometer - LPF1 + LPF2 path
	   */
	  //TODO JASPER lsm6dsr_xl_hp_path_on_out_set(&lsm_ctx, LSM6DSR_LP_ODR_DIV_100);
	  //TODO JASPER lsm6dsr_xl_filter_lp2_set(&lsm_ctx, PROPERTY_ENABLE);
	  HAL_UART_Transmit(Guart,"LLSM6DSR Setup Ends\n\r", 25, HAL_MAX_DELAY);
 8001272:	4b0a      	ldr	r3, [pc, #40]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 8001274:	6818      	ldr	r0, [r3, #0]
 8001276:	f04f 33ff 	mov.w	r3, #4294967295
 800127a:	2219      	movs	r2, #25
 800127c:	4913      	ldr	r1, [pc, #76]	; (80012cc <MRT_LSM6DSR_Setup+0x18c>)
 800127e:	f00b fcc6 	bl	800cc0e <HAL_UART_Transmit>

	  return lsm_ctx;
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	461c      	mov	r4, r3
 8001286:	f107 031c 	add.w	r3, r7, #28
 800128a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800128e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}
 8001292:	68f8      	ldr	r0, [r7, #12]
 8001294:	372c      	adds	r7, #44	; 0x2c
 8001296:	46bd      	mov	sp, r7
 8001298:	bd90      	pop	{r4, r7, pc}
 800129a:	bf00      	nop
 800129c:	20005a38 	.word	0x20005a38
 80012a0:	08016b10 	.word	0x08016b10
 80012a4:	080010cd 	.word	0x080010cd
 80012a8:	08001107 	.word	0x08001107
 80012ac:	200002ac 	.word	0x200002ac
 80012b0:	08016b28 	.word	0x08016b28
 80012b4:	08016b40 	.word	0x08016b40
 80012b8:	08016b4c 	.word	0x08016b4c
 80012bc:	08016b60 	.word	0x08016b60
 80012c0:	08016b68 	.word	0x08016b68
 80012c4:	08016b80 	.word	0x08016b80
 80012c8:	200002ad 	.word	0x200002ad
 80012cc:	08016b88 	.word	0x08016b88

080012d0 <MRT_LSM6DSR_getAcceleration>:


/*
 * Get acceleration values
 */
void MRT_LSM6DSR_getAcceleration(stmdev_ctx_t lsm_ctx,float acceleration_mg[3]){
 80012d0:	b590      	push	{r4, r7, lr}
 80012d2:	b087      	sub	sp, #28
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	1d3c      	adds	r4, r7, #4
 80012d8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80012dc:	603b      	str	r3, [r7, #0]
		//lsm6dsr_reg_t reg;
		//lsm6dsr_status_reg_get(&dev_ctx, &reg.status_reg);

    	uint8_t reg;
	    lsm6dsr_xl_flag_data_ready_get(&lsm_ctx, &reg);
 80012de:	f107 0217 	add.w	r2, r7, #23
 80012e2:	1d3b      	adds	r3, r7, #4
 80012e4:	4611      	mov	r1, r2
 80012e6:	4618      	mov	r0, r3
 80012e8:	f006 f9a4 	bl	8007634 <lsm6dsr_xl_flag_data_ready_get>

		//if (reg.status_reg.gda) {
	    if(reg){
 80012ec:	7dfb      	ldrb	r3, [r7, #23]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d02d      	beq.n	800134e <MRT_LSM6DSR_getAcceleration+0x7e>
		/* Read magnetic field data */
		memset(data_raw_acceleration, 0x00, 3 * sizeof(int16_t));
 80012f2:	2206      	movs	r2, #6
 80012f4:	2100      	movs	r1, #0
 80012f6:	4818      	ldr	r0, [pc, #96]	; (8001358 <MRT_LSM6DSR_getAcceleration+0x88>)
 80012f8:	f00f fdf0 	bl	8010edc <memset>
        lsm6dsr_acceleration_raw_get(&lsm_ctx, data_raw_acceleration);
 80012fc:	1d3b      	adds	r3, r7, #4
 80012fe:	4916      	ldr	r1, [pc, #88]	; (8001358 <MRT_LSM6DSR_getAcceleration+0x88>)
 8001300:	4618      	mov	r0, r3
 8001302:	f006 fa50 	bl	80077a6 <lsm6dsr_acceleration_raw_get>
        acceleration_mg[0] = lsm6dsr_from_fs2g_to_mg(
 8001306:	4b14      	ldr	r3, [pc, #80]	; (8001358 <MRT_LSM6DSR_getAcceleration+0x88>)
 8001308:	f9b3 3000 	ldrsh.w	r3, [r3]
 800130c:	4618      	mov	r0, r3
 800130e:	f005 fedb 	bl	80070c8 <lsm6dsr_from_fs2g_to_mg>
 8001312:	eef0 7a40 	vmov.f32	s15, s0
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	edc3 7a00 	vstr	s15, [r3]
                               data_raw_acceleration[0]);
        acceleration_mg[1] = lsm6dsr_from_fs2g_to_mg(
 800131c:	4b0e      	ldr	r3, [pc, #56]	; (8001358 <MRT_LSM6DSR_getAcceleration+0x88>)
 800131e:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	1d1c      	adds	r4, r3, #4
 8001326:	4610      	mov	r0, r2
 8001328:	f005 fece 	bl	80070c8 <lsm6dsr_from_fs2g_to_mg>
 800132c:	eef0 7a40 	vmov.f32	s15, s0
 8001330:	edc4 7a00 	vstr	s15, [r4]
                               data_raw_acceleration[1]);
        acceleration_mg[2] = lsm6dsr_from_fs2g_to_mg(
 8001334:	4b08      	ldr	r3, [pc, #32]	; (8001358 <MRT_LSM6DSR_getAcceleration+0x88>)
 8001336:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	f103 0408 	add.w	r4, r3, #8
 8001340:	4610      	mov	r0, r2
 8001342:	f005 fec1 	bl	80070c8 <lsm6dsr_from_fs2g_to_mg>
 8001346:	eef0 7a40 	vmov.f32	s15, s0
 800134a:	edc4 7a00 	vstr	s15, [r4]
                               data_raw_acceleration[2]);
      }
}
 800134e:	bf00      	nop
 8001350:	371c      	adds	r7, #28
 8001352:	46bd      	mov	sp, r7
 8001354:	bd90      	pop	{r4, r7, pc}
 8001356:	bf00      	nop
 8001358:	2000029c 	.word	0x2000029c

0800135c <MRT_LSM6DSR_getTemperature>:


/*
 * Get temperature value
 */
void MRT_LSM6DSR_getTemperature(stmdev_ctx_t lsm_ctx,float* temperature_degC){
 800135c:	b590      	push	{r4, r7, lr}
 800135e:	b087      	sub	sp, #28
 8001360:	af00      	add	r7, sp, #0
 8001362:	1d3c      	adds	r4, r7, #4
 8001364:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001368:	603b      	str	r3, [r7, #0]
	//lsm6dsr_reg_t reg;
	//lsm6dsr_status_reg_get(&dev_ctx, &reg.status_reg);

    uint8_t reg;
    lsm6dsr_temp_flag_data_ready_get(&lsm_ctx, &reg);
 800136a:	f107 0217 	add.w	r2, r7, #23
 800136e:	1d3b      	adds	r3, r7, #4
 8001370:	4611      	mov	r1, r2
 8001372:	4618      	mov	r0, r3
 8001374:	f006 f990 	bl	8007698 <lsm6dsr_temp_flag_data_ready_get>

	//if (reg.status_reg.tda) {
    if(reg){
 8001378:	7dfb      	ldrb	r3, [r7, #23]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d012      	beq.n	80013a4 <MRT_LSM6DSR_getTemperature+0x48>
 800137e:	4b0b      	ldr	r3, [pc, #44]	; (80013ac <MRT_LSM6DSR_getTemperature+0x50>)
 8001380:	2200      	movs	r2, #0
 8001382:	801a      	strh	r2, [r3, #0]
		//Read temperature data
		memset(&lsm_data_raw_temperature, 0x00, sizeof(int16_t));
		lsm6dsr_temperature_raw_get(&lsm_ctx, &lsm_data_raw_temperature);
 8001384:	1d3b      	adds	r3, r7, #4
 8001386:	4909      	ldr	r1, [pc, #36]	; (80013ac <MRT_LSM6DSR_getTemperature+0x50>)
 8001388:	4618      	mov	r0, r3
 800138a:	f006 f99e 	bl	80076ca <lsm6dsr_temperature_raw_get>
		*temperature_degC = lsm6dsr_from_lsb_to_celsius(lsm_data_raw_temperature);
 800138e:	4b07      	ldr	r3, [pc, #28]	; (80013ac <MRT_LSM6DSR_getTemperature+0x50>)
 8001390:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001394:	4618      	mov	r0, r3
 8001396:	f005 fec7 	bl	8007128 <lsm6dsr_from_lsb_to_celsius>
 800139a:	eef0 7a40 	vmov.f32	s15, s0
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	edc3 7a00 	vstr	s15, [r3]

	}
}
 80013a4:	bf00      	nop
 80013a6:	371c      	adds	r7, #28
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd90      	pop	{r4, r7, pc}
 80013ac:	200002aa 	.word	0x200002aa

080013b0 <MRT_LSM6DSR_getAngularRate>:


/*
 * Get angular rate values
 */
void MRT_LSM6DSR_getAngularRate(stmdev_ctx_t lsm_ctx,float angular_rate_mdps[3]){
 80013b0:	b590      	push	{r4, r7, lr}
 80013b2:	b087      	sub	sp, #28
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	1d3c      	adds	r4, r7, #4
 80013b8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80013bc:	603b      	str	r3, [r7, #0]
		//lsm6dsr_reg_t reg;
		//lsm6dsr_status_reg_get(&dev_ctx, &reg.status_reg);

    	uint8_t reg;
	    lsm6dsr_gy_flag_data_ready_get(&lsm_ctx, &reg);
 80013be:	f107 0217 	add.w	r2, r7, #23
 80013c2:	1d3b      	adds	r3, r7, #4
 80013c4:	4611      	mov	r1, r2
 80013c6:	4618      	mov	r0, r3
 80013c8:	f006 f94d 	bl	8007666 <lsm6dsr_gy_flag_data_ready_get>

		//if (reg.status_reg.xlda) {
	    if(reg){
 80013cc:	7dfb      	ldrb	r3, [r7, #23]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d02d      	beq.n	800142e <MRT_LSM6DSR_getAngularRate+0x7e>
		/* Read magnetic field data */
		memset(data_raw_angular_rate, 0x00, 3 * sizeof(int16_t));
 80013d2:	2206      	movs	r2, #6
 80013d4:	2100      	movs	r1, #0
 80013d6:	4818      	ldr	r0, [pc, #96]	; (8001438 <MRT_LSM6DSR_getAngularRate+0x88>)
 80013d8:	f00f fd80 	bl	8010edc <memset>
		lsm6dsr_angular_rate_raw_get(&lsm_ctx, data_raw_angular_rate);
 80013dc:	1d3b      	adds	r3, r7, #4
 80013de:	4916      	ldr	r1, [pc, #88]	; (8001438 <MRT_LSM6DSR_getAngularRate+0x88>)
 80013e0:	4618      	mov	r0, r3
 80013e2:	f006 f995 	bl	8007710 <lsm6dsr_angular_rate_raw_get>
		angular_rate_mdps[0] =
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[0]);
 80013e6:	4b14      	ldr	r3, [pc, #80]	; (8001438 <MRT_LSM6DSR_getAngularRate+0x88>)
 80013e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013ec:	4618      	mov	r0, r3
 80013ee:	f005 fe83 	bl	80070f8 <lsm6dsr_from_fs2000dps_to_mdps>
 80013f2:	eef0 7a40 	vmov.f32	s15, s0
		angular_rate_mdps[0] =
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	edc3 7a00 	vstr	s15, [r3]
		angular_rate_mdps[1] =
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[1]);
 80013fc:	4b0e      	ldr	r3, [pc, #56]	; (8001438 <MRT_LSM6DSR_getAngularRate+0x88>)
 80013fe:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
		angular_rate_mdps[1] =
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	1d1c      	adds	r4, r3, #4
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[1]);
 8001406:	4610      	mov	r0, r2
 8001408:	f005 fe76 	bl	80070f8 <lsm6dsr_from_fs2000dps_to_mdps>
 800140c:	eef0 7a40 	vmov.f32	s15, s0
		angular_rate_mdps[1] =
 8001410:	edc4 7a00 	vstr	s15, [r4]
		angular_rate_mdps[2] =
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[2]);
 8001414:	4b08      	ldr	r3, [pc, #32]	; (8001438 <MRT_LSM6DSR_getAngularRate+0x88>)
 8001416:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
		angular_rate_mdps[2] =
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	f103 0408 	add.w	r4, r3, #8
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[2]);
 8001420:	4610      	mov	r0, r2
 8001422:	f005 fe69 	bl	80070f8 <lsm6dsr_from_fs2000dps_to_mdps>
 8001426:	eef0 7a40 	vmov.f32	s15, s0
		angular_rate_mdps[2] =
 800142a:	edc4 7a00 	vstr	s15, [r4]
		fs2000dps_to_mdps
		*/

		}

}
 800142e:	bf00      	nop
 8001430:	371c      	adds	r7, #28
 8001432:	46bd      	mov	sp, r7
 8001434:	bd90      	pop	{r4, r7, pc}
 8001436:	bf00      	nop
 8001438:	200002a4 	.word	0x200002a4

0800143c <MRT_LPS22HH_Setup>:
 * LPS22HH
 */


stmdev_ctx_t  MRT_LPS22HH_Setup(I2C_HandleTypeDef* SENSOR_BUS, UART_HandleTypeDef* uart)
	{
 800143c:	b590      	push	{r4, r7, lr}
 800143e:	b08d      	sub	sp, #52	; 0x34
 8001440:	af00      	add	r7, sp, #0
 8001442:	60f8      	str	r0, [r7, #12]
 8001444:	60b9      	str	r1, [r7, #8]
 8001446:	607a      	str	r2, [r7, #4]

	  Guart = uart;
 8001448:	4a4b      	ldr	r2, [pc, #300]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6013      	str	r3, [r2, #0]
	  HAL_UART_Transmit(Guart,"LPS22HH Setup Starts\n\r", 22, HAL_MAX_DELAY);
 800144e:	4b4a      	ldr	r3, [pc, #296]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 8001450:	6818      	ldr	r0, [r3, #0]
 8001452:	f04f 33ff 	mov.w	r3, #4294967295
 8001456:	2216      	movs	r2, #22
 8001458:	4948      	ldr	r1, [pc, #288]	; (800157c <MRT_LPS22HH_Setup+0x140>)
 800145a:	f00b fbd8 	bl	800cc0e <HAL_UART_Transmit>

	  stmdev_ctx_t lps_ctx;

	  lps22hh_reg_t reg;
	  /* Initialize mems driver interface */
	  lps_ctx.write_reg = lps_write;
 800145e:	4b48      	ldr	r3, [pc, #288]	; (8001580 <MRT_LPS22HH_Setup+0x144>)
 8001460:	627b      	str	r3, [r7, #36]	; 0x24
	  lps_ctx.read_reg = lps_read;
 8001462:	4b48      	ldr	r3, [pc, #288]	; (8001584 <MRT_LPS22HH_Setup+0x148>)
 8001464:	62bb      	str	r3, [r7, #40]	; 0x28
	  lps_ctx.handle = SENSOR_BUS;
 8001466:	68bb      	ldr	r3, [r7, #8]
 8001468:	62fb      	str	r3, [r7, #44]	; 0x2c
	  /* Wait sensor boot time */
	  HAL_Delay(BOOT_TIME);
 800146a:	2064      	movs	r0, #100	; 0x64
 800146c:	f006 fd1a 	bl	8007ea4 <HAL_Delay>
	  /* Check device ID */
	  lps_whoamI = 0;
 8001470:	4b45      	ldr	r3, [pc, #276]	; (8001588 <MRT_LPS22HH_Setup+0x14c>)
 8001472:	2200      	movs	r2, #0
 8001474:	701a      	strb	r2, [r3, #0]
	  lps22hh_device_id_get(&lps_ctx, &lps_whoamI);
 8001476:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800147a:	4943      	ldr	r1, [pc, #268]	; (8001588 <MRT_LPS22HH_Setup+0x14c>)
 800147c:	4618      	mov	r0, r3
 800147e:	f005 fda2 	bl	8006fc6 <lps22hh_device_id_get>



  	  HAL_UART_Transmit(Guart,"Checking Sensor ID...", 22, HAL_MAX_DELAY);
 8001482:	4b3d      	ldr	r3, [pc, #244]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 8001484:	6818      	ldr	r0, [r3, #0]
 8001486:	f04f 33ff 	mov.w	r3, #4294967295
 800148a:	2216      	movs	r2, #22
 800148c:	493f      	ldr	r1, [pc, #252]	; (800158c <MRT_LPS22HH_Setup+0x150>)
 800148e:	f00b fbbe 	bl	800cc0e <HAL_UART_Transmit>
	  if ( lps_whoamI != LPS22HH_ID ){
 8001492:	4b3d      	ldr	r3, [pc, #244]	; (8001588 <MRT_LPS22HH_Setup+0x14c>)
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	2bb3      	cmp	r3, #179	; 0xb3
 8001498:	d031      	beq.n	80014fe <MRT_LPS22HH_Setup+0xc2>
		  HAL_UART_Transmit(Guart,"NOT OK\n\r", 8, HAL_MAX_DELAY);
 800149a:	4b37      	ldr	r3, [pc, #220]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 800149c:	6818      	ldr	r0, [r3, #0]
 800149e:	f04f 33ff 	mov.w	r3, #4294967295
 80014a2:	2208      	movs	r2, #8
 80014a4:	493a      	ldr	r1, [pc, #232]	; (8001590 <MRT_LPS22HH_Setup+0x154>)
 80014a6:	f00b fbb2 	bl	800cc0e <HAL_UART_Transmit>
		  HAL_UART_Transmit(Guart,"This Device is: " , 16, HAL_MAX_DELAY);
 80014aa:	4b33      	ldr	r3, [pc, #204]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 80014ac:	6818      	ldr	r0, [r3, #0]
 80014ae:	f04f 33ff 	mov.w	r3, #4294967295
 80014b2:	2210      	movs	r2, #16
 80014b4:	4937      	ldr	r1, [pc, #220]	; (8001594 <MRT_LPS22HH_Setup+0x158>)
 80014b6:	f00b fbaa 	bl	800cc0e <HAL_UART_Transmit>
		  char buffer[10];
		  sprintf(buffer, "%X\r\n", lps_whoamI);
 80014ba:	4b33      	ldr	r3, [pc, #204]	; (8001588 <MRT_LPS22HH_Setup+0x14c>)
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	461a      	mov	r2, r3
 80014c0:	f107 0314 	add.w	r3, r7, #20
 80014c4:	4934      	ldr	r1, [pc, #208]	; (8001598 <MRT_LPS22HH_Setup+0x15c>)
 80014c6:	4618      	mov	r0, r3
 80014c8:	f011 f804 	bl	80124d4 <siprintf>
		  HAL_UART_Transmit(Guart,buffer, strlen(buffer), HAL_MAX_DELAY);
 80014cc:	4b2a      	ldr	r3, [pc, #168]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 80014ce:	681c      	ldr	r4, [r3, #0]
 80014d0:	f107 0314 	add.w	r3, r7, #20
 80014d4:	4618      	mov	r0, r3
 80014d6:	f7fe fe95 	bl	8000204 <strlen>
 80014da:	4603      	mov	r3, r0
 80014dc:	b29a      	uxth	r2, r3
 80014de:	f107 0114 	add.w	r1, r7, #20
 80014e2:	f04f 33ff 	mov.w	r3, #4294967295
 80014e6:	4620      	mov	r0, r4
 80014e8:	f00b fb91 	bl	800cc0e <HAL_UART_Transmit>
		  HAL_UART_Transmit(Guart,"\n\rProgram Terminated\n\r", 22, HAL_MAX_DELAY);
 80014ec:	4b22      	ldr	r3, [pc, #136]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 80014ee:	6818      	ldr	r0, [r3, #0]
 80014f0:	f04f 33ff 	mov.w	r3, #4294967295
 80014f4:	2216      	movs	r2, #22
 80014f6:	4929      	ldr	r1, [pc, #164]	; (800159c <MRT_LPS22HH_Setup+0x160>)
 80014f8:	f00b fb89 	bl	800cc0e <HAL_UART_Transmit>
		  while(1);
 80014fc:	e7fe      	b.n	80014fc <MRT_LPS22HH_Setup+0xc0>
	  }
	  HAL_UART_Transmit(Guart,"OK\n\r", 4, HAL_MAX_DELAY);
 80014fe:	4b1e      	ldr	r3, [pc, #120]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 8001500:	6818      	ldr	r0, [r3, #0]
 8001502:	f04f 33ff 	mov.w	r3, #4294967295
 8001506:	2204      	movs	r2, #4
 8001508:	4925      	ldr	r1, [pc, #148]	; (80015a0 <MRT_LPS22HH_Setup+0x164>)
 800150a:	f00b fb80 	bl	800cc0e <HAL_UART_Transmit>

	  /* Restore default configuration */
	  lps22hh_reset_set(&lps_ctx, PROPERTY_ENABLE);
 800150e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001512:	2101      	movs	r1, #1
 8001514:	4618      	mov	r0, r3
 8001516:	f005 fd67 	bl	8006fe8 <lps22hh_reset_set>

	  HAL_Delay(1000);
 800151a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800151e:	f006 fcc1 	bl	8007ea4 <HAL_Delay>

	  do {
	    lps22hh_reset_get(&lps_ctx, &lps_rst);
 8001522:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001526:	491f      	ldr	r1, [pc, #124]	; (80015a4 <MRT_LPS22HH_Setup+0x168>)
 8001528:	4618      	mov	r0, r3
 800152a:	f005 fd83 	bl	8007034 <lps22hh_reset_get>
	  } while (lps_rst);
 800152e:	4b1d      	ldr	r3, [pc, #116]	; (80015a4 <MRT_LPS22HH_Setup+0x168>)
 8001530:	781b      	ldrb	r3, [r3, #0]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d1f5      	bne.n	8001522 <MRT_LPS22HH_Setup+0xe6>


	  /* Enable Block Data Update */
	  lps22hh_block_data_update_set(&lps_ctx, PROPERTY_ENABLE);
 8001536:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800153a:	2101      	movs	r1, #1
 800153c:	4618      	mov	r0, r3
 800153e:	f005 fc69 	bl	8006e14 <lps22hh_block_data_update_set>
	  /* Set Output Data Rate */
	  lps22hh_data_rate_set(&lps_ctx, LPS22HH_75_Hz_LOW_NOISE);
 8001542:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001546:	2115      	movs	r1, #21
 8001548:	4618      	mov	r0, r3
 800154a:	f005 fc89 	bl	8006e60 <lps22hh_data_rate_set>
	  HAL_UART_Transmit(Guart,"LPS22HH Setup Ends\n\r", 24, HAL_MAX_DELAY);
 800154e:	4b0a      	ldr	r3, [pc, #40]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 8001550:	6818      	ldr	r0, [r3, #0]
 8001552:	f04f 33ff 	mov.w	r3, #4294967295
 8001556:	2218      	movs	r2, #24
 8001558:	4913      	ldr	r1, [pc, #76]	; (80015a8 <MRT_LPS22HH_Setup+0x16c>)
 800155a:	f00b fb58 	bl	800cc0e <HAL_UART_Transmit>

	  return lps_ctx;
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	461c      	mov	r4, r3
 8001562:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001566:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800156a:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	}
 800156e:	68f8      	ldr	r0, [r7, #12]
 8001570:	3734      	adds	r7, #52	; 0x34
 8001572:	46bd      	mov	sp, r7
 8001574:	bd90      	pop	{r4, r7, pc}
 8001576:	bf00      	nop
 8001578:	20005a38 	.word	0x20005a38
 800157c:	08016ba0 	.word	0x08016ba0
 8001580:	08001659 	.word	0x08001659
 8001584:	08001693 	.word	0x08001693
 8001588:	200002b6 	.word	0x200002b6
 800158c:	08016b28 	.word	0x08016b28
 8001590:	08016b40 	.word	0x08016b40
 8001594:	08016b4c 	.word	0x08016b4c
 8001598:	08016b60 	.word	0x08016b60
 800159c:	08016b68 	.word	0x08016b68
 80015a0:	08016b80 	.word	0x08016b80
 80015a4:	200002b7 	.word	0x200002b7
 80015a8:	08016bb8 	.word	0x08016bb8

080015ac <MRT_LPS22HH_getPressure>:



void MRT_LPS22HH_getPressure(stmdev_ctx_t lps_ctx,float* pressure){
 80015ac:	b590      	push	{r4, r7, lr}
 80015ae:	b087      	sub	sp, #28
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	1d3c      	adds	r4, r7, #4
 80015b4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80015b8:	603b      	str	r3, [r7, #0]
	/* Read output only if new value is available */
	lps22hh_reg_t reg;
	lps22hh_read_reg(&lps_ctx, LPS22HH_STATUS, (uint8_t *)&reg, 1);
 80015ba:	f107 0214 	add.w	r2, r7, #20
 80015be:	1d38      	adds	r0, r7, #4
 80015c0:	2301      	movs	r3, #1
 80015c2:	2127      	movs	r1, #39	; 0x27
 80015c4:	f005 fbc4 	bl	8006d50 <lps22hh_read_reg>

	//uint8_t reg;
	//lps22hh_press_flag_data_ready_get(&lps_ctx, &reg);

	if (reg.status.p_da) {
 80015c8:	7d3b      	ldrb	r3, [r7, #20]
 80015ca:	f003 0301 	and.w	r3, r3, #1
 80015ce:	b2db      	uxtb	r3, r3
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d011      	beq.n	80015f8 <MRT_LPS22HH_getPressure+0x4c>
 80015d4:	4b0a      	ldr	r3, [pc, #40]	; (8001600 <MRT_LPS22HH_getPressure+0x54>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	601a      	str	r2, [r3, #0]
	//if (reg) {
	  memset(&data_raw_pressure, 0x00, sizeof(uint32_t)); //TODO CAN CAUSE AN HARDFAULT
	  lps22hh_pressure_raw_get(&lps_ctx, &data_raw_pressure);
 80015da:	1d3b      	adds	r3, r7, #4
 80015dc:	4908      	ldr	r1, [pc, #32]	; (8001600 <MRT_LPS22HH_getPressure+0x54>)
 80015de:	4618      	mov	r0, r3
 80015e0:	f005 fca5 	bl	8006f2e <lps22hh_pressure_raw_get>
	  *pressure = lps22hh_from_lsb_to_hpa(data_raw_pressure);
 80015e4:	4b06      	ldr	r3, [pc, #24]	; (8001600 <MRT_LPS22HH_getPressure+0x54>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4618      	mov	r0, r3
 80015ea:	f005 fbe1 	bl	8006db0 <lps22hh_from_lsb_to_hpa>
 80015ee:	eef0 7a40 	vmov.f32	s15, s0
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	edc3 7a00 	vstr	s15, [r3]
	}
}
 80015f8:	bf00      	nop
 80015fa:	371c      	adds	r7, #28
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd90      	pop	{r4, r7, pc}
 8001600:	200002b0 	.word	0x200002b0

08001604 <MRT_LPS22HH_getTemperature>:

void MRT_LPS22HH_getTemperature(stmdev_ctx_t lps_ctx,float* temperature_degC){
 8001604:	b590      	push	{r4, r7, lr}
 8001606:	b087      	sub	sp, #28
 8001608:	af00      	add	r7, sp, #0
 800160a:	1d3c      	adds	r4, r7, #4
 800160c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001610:	603b      	str	r3, [r7, #0]
	/* Read output only if new value is available */
	//lps22hh_reg_t reg;
	//lps22hh_read_reg(&lps_ctx, LPS22HH_STATUS, (uint8_t *)&reg, 1);

	uint8_t reg;
	lps22hh_temp_flag_data_ready_get(&lps_ctx, &reg);
 8001612:	f107 0217 	add.w	r2, r7, #23
 8001616:	1d3b      	adds	r3, r7, #4
 8001618:	4611      	mov	r1, r2
 800161a:	4618      	mov	r0, r3
 800161c:	f005 fc6e 	bl	8006efc <lps22hh_temp_flag_data_ready_get>

	//if (reg.status.t_da) {
	if (reg) {
 8001620:	7dfb      	ldrb	r3, [r7, #23]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d012      	beq.n	800164c <MRT_LPS22HH_getTemperature+0x48>
 8001626:	4b0b      	ldr	r3, [pc, #44]	; (8001654 <MRT_LPS22HH_getTemperature+0x50>)
 8001628:	2200      	movs	r2, #0
 800162a:	801a      	strh	r2, [r3, #0]
	  memset(&lps_data_raw_temperature, 0x00, sizeof(int16_t));
	  lps22hh_temperature_raw_get(&lps_ctx, &lps_data_raw_temperature);
 800162c:	1d3b      	adds	r3, r7, #4
 800162e:	4909      	ldr	r1, [pc, #36]	; (8001654 <MRT_LPS22HH_getTemperature+0x50>)
 8001630:	4618      	mov	r0, r3
 8001632:	f005 fca5 	bl	8006f80 <lps22hh_temperature_raw_get>
	  *temperature_degC = lps22hh_from_lsb_to_celsius(lps_data_raw_temperature);
 8001636:	4b07      	ldr	r3, [pc, #28]	; (8001654 <MRT_LPS22HH_getTemperature+0x50>)
 8001638:	f9b3 3000 	ldrsh.w	r3, [r3]
 800163c:	4618      	mov	r0, r3
 800163e:	f005 fbcf 	bl	8006de0 <lps22hh_from_lsb_to_celsius>
 8001642:	eef0 7a40 	vmov.f32	s15, s0
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	edc3 7a00 	vstr	s15, [r3]
	}
}
 800164c:	bf00      	nop
 800164e:	371c      	adds	r7, #28
 8001650:	46bd      	mov	sp, r7
 8001652:	bd90      	pop	{r4, r7, pc}
 8001654:	200002b4 	.word	0x200002b4

08001658 <lps_write>:




static int32_t lps_write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b088      	sub	sp, #32
 800165c:	af04      	add	r7, sp, #16
 800165e:	60f8      	str	r0, [r7, #12]
 8001660:	607a      	str	r2, [r7, #4]
 8001662:	461a      	mov	r2, r3
 8001664:	460b      	mov	r3, r1
 8001666:	72fb      	strb	r3, [r7, #11]
 8001668:	4613      	mov	r3, r2
 800166a:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Write(handle, LPS22HH_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
 800166c:	7afb      	ldrb	r3, [r7, #11]
 800166e:	b29a      	uxth	r2, r3
 8001670:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001674:	9302      	str	r3, [sp, #8]
 8001676:	893b      	ldrh	r3, [r7, #8]
 8001678:	9301      	str	r3, [sp, #4]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	9300      	str	r3, [sp, #0]
 800167e:	2301      	movs	r3, #1
 8001680:	21b9      	movs	r1, #185	; 0xb9
 8001682:	68f8      	ldr	r0, [r7, #12]
 8001684:	f007 faf2 	bl	8008c6c <HAL_I2C_Mem_Write>
  return 0;
 8001688:	2300      	movs	r3, #0
}
 800168a:	4618      	mov	r0, r3
 800168c:	3710      	adds	r7, #16
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}

08001692 <lps_read>:

static int32_t lps_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 8001692:	b580      	push	{r7, lr}
 8001694:	b088      	sub	sp, #32
 8001696:	af04      	add	r7, sp, #16
 8001698:	60f8      	str	r0, [r7, #12]
 800169a:	607a      	str	r2, [r7, #4]
 800169c:	461a      	mov	r2, r3
 800169e:	460b      	mov	r3, r1
 80016a0:	72fb      	strb	r3, [r7, #11]
 80016a2:	4613      	mov	r3, r2
 80016a4:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Read(handle, LPS22HH_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
 80016a6:	7afb      	ldrb	r3, [r7, #11]
 80016a8:	b29a      	uxth	r2, r3
 80016aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016ae:	9302      	str	r3, [sp, #8]
 80016b0:	893b      	ldrh	r3, [r7, #8]
 80016b2:	9301      	str	r3, [sp, #4]
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	9300      	str	r3, [sp, #0]
 80016b8:	2301      	movs	r3, #1
 80016ba:	21b9      	movs	r1, #185	; 0xb9
 80016bc:	68f8      	ldr	r0, [r7, #12]
 80016be:	f007 fbcf 	bl	8008e60 <HAL_I2C_Mem_Read>
  return 0;
 80016c2:	2300      	movs	r3, #0
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	3710      	adds	r7, #16
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}

080016cc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80016d0:	f3bf 8f4f 	dsb	sy
}
 80016d4:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80016d6:	4b06      	ldr	r3, [pc, #24]	; (80016f0 <__NVIC_SystemReset+0x24>)
 80016d8:	68db      	ldr	r3, [r3, #12]
 80016da:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80016de:	4904      	ldr	r1, [pc, #16]	; (80016f0 <__NVIC_SystemReset+0x24>)
 80016e0:	4b04      	ldr	r3, [pc, #16]	; (80016f4 <__NVIC_SystemReset+0x28>)
 80016e2:	4313      	orrs	r3, r2
 80016e4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80016e6:	f3bf 8f4f 	dsb	sy
}
 80016ea:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80016ec:	bf00      	nop
 80016ee:	e7fd      	b.n	80016ec <__NVIC_SystemReset+0x20>
 80016f0:	e000ed00 	.word	0xe000ed00
 80016f4:	05fa0004 	.word	0x05fa0004

080016f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016fa:	b099      	sub	sp, #100	; 0x64
 80016fc:	af12      	add	r7, sp, #72	; 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016fe:	f006 fb8f 	bl	8007e20 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001702:	f000 f96b 	bl	80019dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001706:	f000 fcfb 	bl	8002100 <MX_GPIO_Init>
  MX_ADC1_Init();
 800170a:	f000 f9c9 	bl	8001aa0 <MX_ADC1_Init>
  MX_I2C1_Init();
 800170e:	f000 fa19 	bl	8001b44 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001712:	f000 fa57 	bl	8001bc4 <MX_I2C2_Init>
  MX_I2C3_Init();
 8001716:	f000 fa95 	bl	8001c44 <MX_I2C3_Init>
  MX_SPI2_Init();
 800171a:	f000 fb79 	bl	8001e10 <MX_SPI2_Init>
  MX_SPI4_Init();
 800171e:	f000 fbad 	bl	8001e7c <MX_SPI4_Init>
  MX_SPI5_Init();
 8001722:	f000 fbe1 	bl	8001ee8 <MX_SPI5_Init>
  MX_TIM2_Init();
 8001726:	f000 fc15 	bl	8001f54 <MX_TIM2_Init>
  MX_UART8_Init();
 800172a:	f000 fc6b 	bl	8002004 <MX_UART8_Init>
  MX_USART3_UART_Init();
 800172e:	f000 fc93 	bl	8002058 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8001732:	f000 fcbb 	bl	80020ac <MX_USART6_UART_Init>
  MX_RTC_Init();
 8001736:	f000 fadf 	bl	8001cf8 <MX_RTC_Init>
  /*
   * Reinitialize all peripherals
   */

  // reset LEDs
  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, RESET);
 800173a:	2200      	movs	r2, #0
 800173c:	2102      	movs	r1, #2
 800173e:	4885      	ldr	r0, [pc, #532]	; (8001954 <main+0x25c>)
 8001740:	f007 f91e 	bl	8008980 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, RESET);
 8001744:	2200      	movs	r2, #0
 8001746:	2104      	movs	r1, #4
 8001748:	4882      	ldr	r0, [pc, #520]	; (8001954 <main+0x25c>)
 800174a:	f007 f919 	bl	8008980 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, RESET);
 800174e:	2200      	movs	r2, #0
 8001750:	2108      	movs	r1, #8
 8001752:	4880      	ldr	r0, [pc, #512]	; (8001954 <main+0x25c>)
 8001754:	f007 f914 	bl	8008980 <HAL_GPIO_WritePin>

  // reset recovery pyro pins
  HAL_GPIO_WritePin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin, SET); //PG14 ARMING RCOV
 8001758:	2201      	movs	r2, #1
 800175a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800175e:	487e      	ldr	r0, [pc, #504]	; (8001958 <main+0x260>)
 8001760:	f007 f90e 	bl	8008980 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_EJ_Drogue_Gate_GPIO_Port, OUT_EJ_Drogue_Gate_Pin, RESET); //PG12 DROGUE GATE
 8001764:	2200      	movs	r2, #0
 8001766:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800176a:	487b      	ldr	r0, [pc, #492]	; (8001958 <main+0x260>)
 800176c:	f007 f908 	bl	8008980 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_EJ_Main_Gate_GPIO_Port, OUT_EJ_Main_Gate_Pin, RESET); //PG11 MAIN GATE
 8001770:	2200      	movs	r2, #0
 8001772:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001776:	4878      	ldr	r0, [pc, #480]	; (8001958 <main+0x260>)
 8001778:	f007 f902 	bl	8008980 <HAL_GPIO_WritePin>

  // reset prop pyro pins
  HAL_GPIO_WritePin(OUT_PyroValve_Arming_GPIO_Port, OUT_PyroValve_Arming_Pin, SET); //PG1 ARMING_PROP
 800177c:	2201      	movs	r2, #1
 800177e:	2102      	movs	r1, #2
 8001780:	4875      	ldr	r0, [pc, #468]	; (8001958 <main+0x260>)
 8001782:	f007 f8fd 	bl	8008980 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_PyroValve_Gate_1_GPIO_Port, OUT_PyroValve_Gate_1_Pin, RESET); //PF15 PROP GATE 1
 8001786:	2200      	movs	r2, #0
 8001788:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800178c:	4873      	ldr	r0, [pc, #460]	; (800195c <main+0x264>)
 800178e:	f007 f8f7 	bl	8008980 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_PyroValve_Gate_2_GPIO_Port,OUT_PyroValve_Gate_2_Pin, RESET); //PF14 PROP GATE 2
 8001792:	2200      	movs	r2, #0
 8001794:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001798:	4870      	ldr	r0, [pc, #448]	; (800195c <main+0x264>)
 800179a:	f007 f8f1 	bl	8008980 <HAL_GPIO_WritePin>

  // reset 12 V buck converter enable pin (disable converter)
  HAL_GPIO_WritePin(EN_12V_Buck_GPIO_Port, EN_12V_Buck_Pin, RESET); //PE2 Buck converter enable
 800179e:	2200      	movs	r2, #0
 80017a0:	2104      	movs	r1, #4
 80017a2:	486f      	ldr	r0, [pc, #444]	; (8001960 <main+0x268>)
 80017a4:	f007 f8ec 	bl	8008980 <HAL_GPIO_WritePin>
  //HAL_GPIO_WritePin(Vent_Valve_EN_GPIO_Port, Vent_Valve_EN_Pin, RESET); //This was in the previous code
  //HAL_GPIO_WritePin(OUT_Prop_ActuatedVent_Gate_GPIO_Port, OUT_Prop_ActuatedVent_Gate_Pin, RESET); //PE7 (MAY NOT BE THE RIGHT ONE)


  // reset payload EN signal
  HAL_GPIO_WritePin(PAYLOAD_I2C_EN_GPIO_Port, PAYLOAD_I2C_EN_Pin, RESET); //PE9 Payload I2C enable
 80017a8:	2200      	movs	r2, #0
 80017aa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017ae:	486c      	ldr	r0, [pc, #432]	; (8001960 <main+0x268>)
 80017b0:	f007 f8e6 	bl	8008980 <HAL_GPIO_WritePin>

  // set CS pin for thermocouple chip high
  //	HAL_GPIO_WritePin(TH_CS_1_GPIO_Port, TH_CS_1_Pin, SET);

  // set power off for VR
  HAL_GPIO_WritePin(OUT_VR_PWR_GPIO_Port, OUT_VR_PWR_Pin, RESET); //PG9
 80017b4:	2200      	movs	r2, #0
 80017b6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017ba:	4867      	ldr	r0, [pc, #412]	; (8001958 <main+0x260>)
 80017bc:	f007 f8e0 	bl	8008980 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_VR_REC_GPIO_Port, OUT_VR_REC_Pin, RESET); //PD7
 80017c0:	2200      	movs	r2, #0
 80017c2:	2180      	movs	r1, #128	; 0x80
 80017c4:	4867      	ldr	r0, [pc, #412]	; (8001964 <main+0x26c>)
 80017c6:	f007 f8db 	bl	8008980 <HAL_GPIO_WritePin>

  // FLASH set CS, WP and IO3 pins high
  HAL_GPIO_WritePin(OUT_FLASH_CS_GPIO_Port, OUT_FLASH_CS_Pin, SET);
 80017ca:	2201      	movs	r2, #1
 80017cc:	2140      	movs	r1, #64	; 0x40
 80017ce:	4865      	ldr	r0, [pc, #404]	; (8001964 <main+0x26c>)
 80017d0:	f007 f8d6 	bl	8008980 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_FLASH_WP_GPIO_Port, OUT_FLASH_WP_Pin, SET);
 80017d4:	2201      	movs	r2, #1
 80017d6:	2120      	movs	r1, #32
 80017d8:	4862      	ldr	r0, [pc, #392]	; (8001964 <main+0x26c>)
 80017da:	f007 f8d1 	bl	8008980 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_FLASH_IO3_GPIO_Port, OUT_FLASH_IO3_Pin, SET);
 80017de:	2201      	movs	r2, #1
 80017e0:	2110      	movs	r1, #16
 80017e2:	4860      	ldr	r0, [pc, #384]	; (8001964 <main+0x26c>)
 80017e4:	f007 f8cc 	bl	8008980 <HAL_GPIO_WritePin>
   *-Activate freeRTOS
   *-Change SysTic to any other timer (done in .ioc)
   *-Include the path to all includes folders of the drivers (for C and C++ linkers)
   */

  HAL_UART_Transmit(&DEBUG_UART,"\r\n\r\nStarting FC\r\n\r\n",19,HAL_MAX_DELAY);
 80017e8:	f04f 33ff 	mov.w	r3, #4294967295
 80017ec:	2213      	movs	r2, #19
 80017ee:	495e      	ldr	r1, [pc, #376]	; (8001968 <main+0x270>)
 80017f0:	485e      	ldr	r0, [pc, #376]	; (800196c <main+0x274>)
 80017f2:	f00b fa0c 	bl	800cc0e <HAL_UART_Transmit>
   * The rest have been taken care of
   * You can access the flag of both alarm A and B with the variables flagA and flagB
   */
  //MRT_setRTC(0x0,0x0,0x0);
  //MRT_setAlarmA(WHEN_SLEEP_TIME_HOURS,WHEN_SLEEP_TIME_MIN,WHEN_SLEEP_TIME_SEC);
  MRT_SetupRTOS(DEBUG_UART,SLEEP_TIME);
 80017f6:	4e5d      	ldr	r6, [pc, #372]	; (800196c <main+0x274>)
 80017f8:	231e      	movs	r3, #30
 80017fa:	930d      	str	r3, [sp, #52]	; 0x34
 80017fc:	466d      	mov	r5, sp
 80017fe:	f106 0410 	add.w	r4, r6, #16
 8001802:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001804:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001806:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001808:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800180a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800180c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800180e:	6823      	ldr	r3, [r4, #0]
 8001810:	602b      	str	r3, [r5, #0]
 8001812:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001816:	f006 f913 	bl	8007a40 <MRT_SetupRTOS>

  /*
   * For external FLASH memory
   *
   */
	MRT_externalFlashSetup(&DEBUG_UART);
 800181a:	4854      	ldr	r0, [pc, #336]	; (800196c <main+0x274>)
 800181c:	f001 ffc6 	bl	80037ac <MRT_externalFlashSetup>

  /*
   * For Iridium:
   * -Set the project as c++
   */
	HAL_GPIO_WritePin(Iridium_RST_GPIO_Port, Iridium_RST_Pin, SET);
 8001820:	2201      	movs	r2, #1
 8001822:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001826:	484e      	ldr	r0, [pc, #312]	; (8001960 <main+0x268>)
 8001828:	f007 f8aa 	bl	8008980 <HAL_GPIO_WritePin>
   uint8_t lol = MRT_Static_Iridium_Setup(DEBUG_UART);
 800182c:	4e4f      	ldr	r6, [pc, #316]	; (800196c <main+0x274>)
 800182e:	466d      	mov	r5, sp
 8001830:	f106 0410 	add.w	r4, r6, #16
 8001834:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001836:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001838:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800183a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800183c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800183e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001840:	6823      	ldr	r3, [r4, #0]
 8001842:	602b      	str	r3, [r5, #0]
 8001844:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001848:	f004 fcd6 	bl	80061f8 <MRT_Static_Iridium_Setup>
 800184c:	4603      	mov	r3, r0
 800184e:	75fb      	strb	r3, [r7, #23]

  /*
   * For LSM6DSR
   *-Enable float formatting for sprintf (go to Project->Properties->C/C++ Build->Settings->MCU Settings->Check the box "Use float with printf")
   */
  lsm_ctx = MRT_LSM6DSR_Setup(&LSM_I2C, &DEBUG_UART);
 8001850:	4c47      	ldr	r4, [pc, #284]	; (8001970 <main+0x278>)
 8001852:	463b      	mov	r3, r7
 8001854:	4a45      	ldr	r2, [pc, #276]	; (800196c <main+0x274>)
 8001856:	4947      	ldr	r1, [pc, #284]	; (8001974 <main+0x27c>)
 8001858:	4618      	mov	r0, r3
 800185a:	f7ff fc71 	bl	8001140 <MRT_LSM6DSR_Setup>
 800185e:	463b      	mov	r3, r7
 8001860:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001864:	e884 0007 	stmia.w	r4, {r0, r1, r2}

   /*
    * For LPS22HH
    *-Enable float formatting for sprintf (go to Project->Properties->C/C++ Build->Settings->MCU Settings->Check the box "Use float with printf")
    */
  lps_ctx = MRT_LPS22HH_Setup(&LPS_I2C, &DEBUG_UART);
 8001868:	4c43      	ldr	r4, [pc, #268]	; (8001978 <main+0x280>)
 800186a:	463b      	mov	r3, r7
 800186c:	4a3f      	ldr	r2, [pc, #252]	; (800196c <main+0x274>)
 800186e:	4941      	ldr	r1, [pc, #260]	; (8001974 <main+0x27c>)
 8001870:	4618      	mov	r0, r3
 8001872:	f7ff fde3 	bl	800143c <MRT_LPS22HH_Setup>
 8001876:	463b      	mov	r3, r7
 8001878:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800187c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    * For the GPS:
    * -huart6 on v4.3
    * -Set its uart to 9600
    *
    */
   GPS_init(&GPS_UART, &DEBUG_UART);
 8001880:	493a      	ldr	r1, [pc, #232]	; (800196c <main+0x274>)
 8001882:	483e      	ldr	r0, [pc, #248]	; (800197c <main+0x284>)
 8001884:	f001 ff5e 	bl	8003744 <GPS_init>

   /*
    * For the xtend
    * -huart3 on v4.3
    */
   HAL_GPIO_WritePin(XTend_CTS_Pin, GPIO_PIN_10, GPIO_PIN_RESET); //TODO is it necessary?
 8001888:	2200      	movs	r2, #0
 800188a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800188e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001892:	f007 f875 	bl	8008980 <HAL_GPIO_WritePin>

   /*
    * For the SRadio
    * -SPI2 on v4.3
    */
	set_hspi(SRADIO_SPI);
 8001896:	4c3a      	ldr	r4, [pc, #232]	; (8001980 <main+0x288>)
 8001898:	4668      	mov	r0, sp
 800189a:	f104 0310 	add.w	r3, r4, #16
 800189e:	2248      	movs	r2, #72	; 0x48
 80018a0:	4619      	mov	r1, r3
 80018a2:	f00f faf3 	bl	8010e8c <memcpy>
 80018a6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80018aa:	f00b fe03 	bl	800d4b4 <set_hspi>
	// SPI2_SX_CS_GPIO_Port
	set_NSS_pin(SPI2_SX_CS_GPIO_Port, SPI2_SX_CS_Pin);
 80018ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018b2:	4834      	ldr	r0, [pc, #208]	; (8001984 <main+0x28c>)
 80018b4:	f00b fda6 	bl	800d404 <set_NSS_pin>
	set_BUSY_pin(SX_BUSY_GPIO_Port, SX_BUSY_Pin);
 80018b8:	2108      	movs	r1, #8
 80018ba:	4827      	ldr	r0, [pc, #156]	; (8001958 <main+0x260>)
 80018bc:	f00b fdb8 	bl	800d430 <set_BUSY_pin>
	set_NRESET_pin(SX_RST_GPIO_Port, SX_RST_Pin);
 80018c0:	2104      	movs	r1, #4
 80018c2:	4825      	ldr	r0, [pc, #148]	; (8001958 <main+0x260>)
 80018c4:	f00b fdca 	bl	800d45c <set_NRESET_pin>
	set_DIO1_pin(SX_DIO_GPIO_Port, SX_DIO_Pin);
 80018c8:	2110      	movs	r1, #16
 80018ca:	4823      	ldr	r0, [pc, #140]	; (8001958 <main+0x260>)
 80018cc:	f00b fddc 	bl	800d488 <set_DIO1_pin>
	Tx_setup();
 80018d0:	f00b fe08 	bl	800d4e4 <Tx_setup>
   *random resets. Now the problem is how do we start the FC from the beginning if we have a random
   *amount of resets?
   *Solution : We use the external IN_Button has an external reset that resets the board from
   *the beginning using the callback function (defined in MRT_Helpers.c)
   */
  MX_IWDG_Init();
 80018d4:	f000 f9f6 	bl	8001cc4 <MX_IWDG_Init>
//TODO DISABLE EXTERNAL BUTTON INTERRUPT ONCE ROCKET IS ARMED

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80018d8:	f00c fa42 	bl	800dd60 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Memory0 */
  Memory0Handle = osThreadNew(StartMemory0, NULL, &Memory0_attributes);
 80018dc:	4a2a      	ldr	r2, [pc, #168]	; (8001988 <main+0x290>)
 80018de:	2100      	movs	r1, #0
 80018e0:	482a      	ldr	r0, [pc, #168]	; (800198c <main+0x294>)
 80018e2:	f00c fa87 	bl	800ddf4 <osThreadNew>
 80018e6:	4603      	mov	r3, r0
 80018e8:	4a29      	ldr	r2, [pc, #164]	; (8001990 <main+0x298>)
 80018ea:	6013      	str	r3, [r2, #0]

  /* creation of Ejection1 */
  Ejection1Handle = osThreadNew(StartEjection1, NULL, &Ejection1_attributes);
 80018ec:	4a29      	ldr	r2, [pc, #164]	; (8001994 <main+0x29c>)
 80018ee:	2100      	movs	r1, #0
 80018f0:	4829      	ldr	r0, [pc, #164]	; (8001998 <main+0x2a0>)
 80018f2:	f00c fa7f 	bl	800ddf4 <osThreadNew>
 80018f6:	4603      	mov	r3, r0
 80018f8:	4a28      	ldr	r2, [pc, #160]	; (800199c <main+0x2a4>)
 80018fa:	6013      	str	r3, [r2, #0]

  /* creation of Telemetry2 */
  Telemetry2Handle = osThreadNew(StartTelemetry2, NULL, &Telemetry2_attributes);
 80018fc:	4a28      	ldr	r2, [pc, #160]	; (80019a0 <main+0x2a8>)
 80018fe:	2100      	movs	r1, #0
 8001900:	4828      	ldr	r0, [pc, #160]	; (80019a4 <main+0x2ac>)
 8001902:	f00c fa77 	bl	800ddf4 <osThreadNew>
 8001906:	4603      	mov	r3, r0
 8001908:	4a27      	ldr	r2, [pc, #156]	; (80019a8 <main+0x2b0>)
 800190a:	6013      	str	r3, [r2, #0]

  /* creation of Sensors3 */
  Sensors3Handle = osThreadNew(StartSensors3, NULL, &Sensors3_attributes);
 800190c:	4a27      	ldr	r2, [pc, #156]	; (80019ac <main+0x2b4>)
 800190e:	2100      	movs	r1, #0
 8001910:	4827      	ldr	r0, [pc, #156]	; (80019b0 <main+0x2b8>)
 8001912:	f00c fa6f 	bl	800ddf4 <osThreadNew>
 8001916:	4603      	mov	r3, r0
 8001918:	4a26      	ldr	r2, [pc, #152]	; (80019b4 <main+0x2bc>)
 800191a:	6013      	str	r3, [r2, #0]

  /* creation of Propulsion4 */
  Propulsion4Handle = osThreadNew(StartPropulsion4, NULL, &Propulsion4_attributes);
 800191c:	4a26      	ldr	r2, [pc, #152]	; (80019b8 <main+0x2c0>)
 800191e:	2100      	movs	r1, #0
 8001920:	4826      	ldr	r0, [pc, #152]	; (80019bc <main+0x2c4>)
 8001922:	f00c fa67 	bl	800ddf4 <osThreadNew>
 8001926:	4603      	mov	r3, r0
 8001928:	4a25      	ldr	r2, [pc, #148]	; (80019c0 <main+0x2c8>)
 800192a:	6013      	str	r3, [r2, #0]

  /* creation of Printing */
  PrintingHandle = osThreadNew(StartPrinting, NULL, &Printing_attributes);
 800192c:	4a25      	ldr	r2, [pc, #148]	; (80019c4 <main+0x2cc>)
 800192e:	2100      	movs	r1, #0
 8001930:	4825      	ldr	r0, [pc, #148]	; (80019c8 <main+0x2d0>)
 8001932:	f00c fa5f 	bl	800ddf4 <osThreadNew>
 8001936:	4603      	mov	r3, r0
 8001938:	4a24      	ldr	r2, [pc, #144]	; (80019cc <main+0x2d4>)
 800193a:	6013      	str	r3, [r2, #0]

  /* creation of WatchDog */
  WatchDogHandle = osThreadNew(StartWatchDog, NULL, &WatchDog_attributes);
 800193c:	4a24      	ldr	r2, [pc, #144]	; (80019d0 <main+0x2d8>)
 800193e:	2100      	movs	r1, #0
 8001940:	4824      	ldr	r0, [pc, #144]	; (80019d4 <main+0x2dc>)
 8001942:	f00c fa57 	bl	800ddf4 <osThreadNew>
 8001946:	4603      	mov	r3, r0
 8001948:	4a23      	ldr	r2, [pc, #140]	; (80019d8 <main+0x2e0>)
 800194a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800194c:	f00c fa2c 	bl	800dda8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001950:	e7fe      	b.n	8001950 <main+0x258>
 8001952:	bf00      	nop
 8001954:	40020800 	.word	0x40020800
 8001958:	40021800 	.word	0x40021800
 800195c:	40021400 	.word	0x40021400
 8001960:	40021000 	.word	0x40021000
 8001964:	40020c00 	.word	0x40020c00
 8001968:	08016c20 	.word	0x08016c20
 800196c:	20005ebc 	.word	0x20005ebc
 8001970:	20005fa8 	.word	0x20005fa8
 8001974:	20005a3c 	.word	0x20005a3c
 8001978:	20005f9c 	.word	0x20005f9c
 800197c:	20005f00 	.word	0x20005f00
 8001980:	20005a90 	.word	0x20005a90
 8001984:	40020400 	.word	0x40020400
 8001988:	08018684 	.word	0x08018684
 800198c:	08002425 	.word	0x08002425
 8001990:	20005c6c 	.word	0x20005c6c
 8001994:	080186a8 	.word	0x080186a8
 8001998:	0800247d 	.word	0x0800247d
 800199c:	20005eb4 	.word	0x20005eb4
 80019a0:	080186cc 	.word	0x080186cc
 80019a4:	0800248b 	.word	0x0800248b
 80019a8:	20005eb8 	.word	0x20005eb8
 80019ac:	080186f0 	.word	0x080186f0
 80019b0:	08002499 	.word	0x08002499
 80019b4:	20005f98 	.word	0x20005f98
 80019b8:	08018714 	.word	0x08018714
 80019bc:	08002539 	.word	0x08002539
 80019c0:	20005fb4 	.word	0x20005fb4
 80019c4:	08018738 	.word	0x08018738
 80019c8:	08002545 	.word	0x08002545
 80019cc:	20005e44 	.word	0x20005e44
 80019d0:	0801875c 	.word	0x0801875c
 80019d4:	08002801 	.word	0x08002801
 80019d8:	20005c58 	.word	0x20005c58

080019dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b094      	sub	sp, #80	; 0x50
 80019e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019e2:	f107 0320 	add.w	r3, r7, #32
 80019e6:	2230      	movs	r2, #48	; 0x30
 80019e8:	2100      	movs	r1, #0
 80019ea:	4618      	mov	r0, r3
 80019ec:	f00f fa76 	bl	8010edc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019f0:	f107 030c 	add.w	r3, r7, #12
 80019f4:	2200      	movs	r2, #0
 80019f6:	601a      	str	r2, [r3, #0]
 80019f8:	605a      	str	r2, [r3, #4]
 80019fa:	609a      	str	r2, [r3, #8]
 80019fc:	60da      	str	r2, [r3, #12]
 80019fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a00:	2300      	movs	r3, #0
 8001a02:	60bb      	str	r3, [r7, #8]
 8001a04:	4b24      	ldr	r3, [pc, #144]	; (8001a98 <SystemClock_Config+0xbc>)
 8001a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a08:	4a23      	ldr	r2, [pc, #140]	; (8001a98 <SystemClock_Config+0xbc>)
 8001a0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a0e:	6413      	str	r3, [r2, #64]	; 0x40
 8001a10:	4b21      	ldr	r3, [pc, #132]	; (8001a98 <SystemClock_Config+0xbc>)
 8001a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a18:	60bb      	str	r3, [r7, #8]
 8001a1a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	607b      	str	r3, [r7, #4]
 8001a20:	4b1e      	ldr	r3, [pc, #120]	; (8001a9c <SystemClock_Config+0xc0>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001a28:	4a1c      	ldr	r2, [pc, #112]	; (8001a9c <SystemClock_Config+0xc0>)
 8001a2a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a2e:	6013      	str	r3, [r2, #0]
 8001a30:	4b1a      	ldr	r3, [pc, #104]	; (8001a9c <SystemClock_Config+0xc0>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a38:	607b      	str	r3, [r7, #4]
 8001a3a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001a3c:	2309      	movs	r3, #9
 8001a3e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a40:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a44:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001a46:	2301      	movs	r3, #1
 8001a48:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a4e:	f107 0320 	add.w	r3, r7, #32
 8001a52:	4618      	mov	r0, r3
 8001a54:	f008 f8c6 	bl	8009be4 <HAL_RCC_OscConfig>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d001      	beq.n	8001a62 <SystemClock_Config+0x86>
  {
    Error_Handler();
 8001a5e:	f000 ff37 	bl	80028d0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a62:	230f      	movs	r3, #15
 8001a64:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8001a66:	2301      	movs	r3, #1
 8001a68:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a72:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a74:	2300      	movs	r3, #0
 8001a76:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001a78:	f107 030c 	add.w	r3, r7, #12
 8001a7c:	2100      	movs	r1, #0
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f008 fb28 	bl	800a0d4 <HAL_RCC_ClockConfig>
 8001a84:	4603      	mov	r3, r0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d001      	beq.n	8001a8e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001a8a:	f000 ff21 	bl	80028d0 <Error_Handler>
  }
}
 8001a8e:	bf00      	nop
 8001a90:	3750      	adds	r7, #80	; 0x50
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	40023800 	.word	0x40023800
 8001a9c:	40007000 	.word	0x40007000

08001aa0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b084      	sub	sp, #16
 8001aa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001aa6:	463b      	mov	r3, r7
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	601a      	str	r2, [r3, #0]
 8001aac:	605a      	str	r2, [r3, #4]
 8001aae:	609a      	str	r2, [r3, #8]
 8001ab0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001ab2:	4b21      	ldr	r3, [pc, #132]	; (8001b38 <MX_ADC1_Init+0x98>)
 8001ab4:	4a21      	ldr	r2, [pc, #132]	; (8001b3c <MX_ADC1_Init+0x9c>)
 8001ab6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001ab8:	4b1f      	ldr	r3, [pc, #124]	; (8001b38 <MX_ADC1_Init+0x98>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001abe:	4b1e      	ldr	r3, [pc, #120]	; (8001b38 <MX_ADC1_Init+0x98>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001ac4:	4b1c      	ldr	r3, [pc, #112]	; (8001b38 <MX_ADC1_Init+0x98>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001aca:	4b1b      	ldr	r3, [pc, #108]	; (8001b38 <MX_ADC1_Init+0x98>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001ad0:	4b19      	ldr	r3, [pc, #100]	; (8001b38 <MX_ADC1_Init+0x98>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001ad8:	4b17      	ldr	r3, [pc, #92]	; (8001b38 <MX_ADC1_Init+0x98>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ade:	4b16      	ldr	r3, [pc, #88]	; (8001b38 <MX_ADC1_Init+0x98>)
 8001ae0:	4a17      	ldr	r2, [pc, #92]	; (8001b40 <MX_ADC1_Init+0xa0>)
 8001ae2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ae4:	4b14      	ldr	r3, [pc, #80]	; (8001b38 <MX_ADC1_Init+0x98>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001aea:	4b13      	ldr	r3, [pc, #76]	; (8001b38 <MX_ADC1_Init+0x98>)
 8001aec:	2201      	movs	r2, #1
 8001aee:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001af0:	4b11      	ldr	r3, [pc, #68]	; (8001b38 <MX_ADC1_Init+0x98>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001af8:	4b0f      	ldr	r3, [pc, #60]	; (8001b38 <MX_ADC1_Init+0x98>)
 8001afa:	2201      	movs	r2, #1
 8001afc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001afe:	480e      	ldr	r0, [pc, #56]	; (8001b38 <MX_ADC1_Init+0x98>)
 8001b00:	f006 f9f4 	bl	8007eec <HAL_ADC_Init>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001b0a:	f000 fee1 	bl	80028d0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001b0e:	2306      	movs	r3, #6
 8001b10:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001b12:	2301      	movs	r3, #1
 8001b14:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001b16:	2300      	movs	r3, #0
 8001b18:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b1a:	463b      	mov	r3, r7
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	4806      	ldr	r0, [pc, #24]	; (8001b38 <MX_ADC1_Init+0x98>)
 8001b20:	f006 fa28 	bl	8007f74 <HAL_ADC_ConfigChannel>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001b2a:	f000 fed1 	bl	80028d0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b2e:	bf00      	nop
 8001b30:	3710      	adds	r7, #16
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	20005c74 	.word	0x20005c74
 8001b3c:	40012000 	.word	0x40012000
 8001b40:	0f000001 	.word	0x0f000001

08001b44 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001b48:	4b1b      	ldr	r3, [pc, #108]	; (8001bb8 <MX_I2C1_Init+0x74>)
 8001b4a:	4a1c      	ldr	r2, [pc, #112]	; (8001bbc <MX_I2C1_Init+0x78>)
 8001b4c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001b4e:	4b1a      	ldr	r3, [pc, #104]	; (8001bb8 <MX_I2C1_Init+0x74>)
 8001b50:	4a1b      	ldr	r2, [pc, #108]	; (8001bc0 <MX_I2C1_Init+0x7c>)
 8001b52:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b54:	4b18      	ldr	r3, [pc, #96]	; (8001bb8 <MX_I2C1_Init+0x74>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001b5a:	4b17      	ldr	r3, [pc, #92]	; (8001bb8 <MX_I2C1_Init+0x74>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b60:	4b15      	ldr	r3, [pc, #84]	; (8001bb8 <MX_I2C1_Init+0x74>)
 8001b62:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b66:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b68:	4b13      	ldr	r3, [pc, #76]	; (8001bb8 <MX_I2C1_Init+0x74>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001b6e:	4b12      	ldr	r3, [pc, #72]	; (8001bb8 <MX_I2C1_Init+0x74>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b74:	4b10      	ldr	r3, [pc, #64]	; (8001bb8 <MX_I2C1_Init+0x74>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b7a:	4b0f      	ldr	r3, [pc, #60]	; (8001bb8 <MX_I2C1_Init+0x74>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001b80:	480d      	ldr	r0, [pc, #52]	; (8001bb8 <MX_I2C1_Init+0x74>)
 8001b82:	f006 ff2f 	bl	80089e4 <HAL_I2C_Init>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d001      	beq.n	8001b90 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001b8c:	f000 fea0 	bl	80028d0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001b90:	2100      	movs	r1, #0
 8001b92:	4809      	ldr	r0, [pc, #36]	; (8001bb8 <MX_I2C1_Init+0x74>)
 8001b94:	f007 ff1b 	bl	80099ce <HAL_I2CEx_ConfigAnalogFilter>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d001      	beq.n	8001ba2 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001b9e:	f000 fe97 	bl	80028d0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001ba2:	2100      	movs	r1, #0
 8001ba4:	4804      	ldr	r0, [pc, #16]	; (8001bb8 <MX_I2C1_Init+0x74>)
 8001ba6:	f007 ff4e 	bl	8009a46 <HAL_I2CEx_ConfigDigitalFilter>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d001      	beq.n	8001bb4 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001bb0:	f000 fe8e 	bl	80028d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001bb4:	bf00      	nop
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	20005ba4 	.word	0x20005ba4
 8001bbc:	40005400 	.word	0x40005400
 8001bc0:	000186a0 	.word	0x000186a0

08001bc4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001bc8:	4b1b      	ldr	r3, [pc, #108]	; (8001c38 <MX_I2C2_Init+0x74>)
 8001bca:	4a1c      	ldr	r2, [pc, #112]	; (8001c3c <MX_I2C2_Init+0x78>)
 8001bcc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001bce:	4b1a      	ldr	r3, [pc, #104]	; (8001c38 <MX_I2C2_Init+0x74>)
 8001bd0:	4a1b      	ldr	r2, [pc, #108]	; (8001c40 <MX_I2C2_Init+0x7c>)
 8001bd2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001bd4:	4b18      	ldr	r3, [pc, #96]	; (8001c38 <MX_I2C2_Init+0x74>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001bda:	4b17      	ldr	r3, [pc, #92]	; (8001c38 <MX_I2C2_Init+0x74>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001be0:	4b15      	ldr	r3, [pc, #84]	; (8001c38 <MX_I2C2_Init+0x74>)
 8001be2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001be6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001be8:	4b13      	ldr	r3, [pc, #76]	; (8001c38 <MX_I2C2_Init+0x74>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001bee:	4b12      	ldr	r3, [pc, #72]	; (8001c38 <MX_I2C2_Init+0x74>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bf4:	4b10      	ldr	r3, [pc, #64]	; (8001c38 <MX_I2C2_Init+0x74>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bfa:	4b0f      	ldr	r3, [pc, #60]	; (8001c38 <MX_I2C2_Init+0x74>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001c00:	480d      	ldr	r0, [pc, #52]	; (8001c38 <MX_I2C2_Init+0x74>)
 8001c02:	f006 feef 	bl	80089e4 <HAL_I2C_Init>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001c0c:	f000 fe60 	bl	80028d0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c10:	2100      	movs	r1, #0
 8001c12:	4809      	ldr	r0, [pc, #36]	; (8001c38 <MX_I2C2_Init+0x74>)
 8001c14:	f007 fedb 	bl	80099ce <HAL_I2CEx_ConfigAnalogFilter>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d001      	beq.n	8001c22 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8001c1e:	f000 fe57 	bl	80028d0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001c22:	2100      	movs	r1, #0
 8001c24:	4804      	ldr	r0, [pc, #16]	; (8001c38 <MX_I2C2_Init+0x74>)
 8001c26:	f007 ff0e 	bl	8009a46 <HAL_I2CEx_ConfigDigitalFilter>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d001      	beq.n	8001c34 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8001c30:	f000 fe4e 	bl	80028d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001c34:	bf00      	nop
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	20005c04 	.word	0x20005c04
 8001c3c:	40005800 	.word	0x40005800
 8001c40:	000186a0 	.word	0x000186a0

08001c44 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001c48:	4b1b      	ldr	r3, [pc, #108]	; (8001cb8 <MX_I2C3_Init+0x74>)
 8001c4a:	4a1c      	ldr	r2, [pc, #112]	; (8001cbc <MX_I2C3_Init+0x78>)
 8001c4c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001c4e:	4b1a      	ldr	r3, [pc, #104]	; (8001cb8 <MX_I2C3_Init+0x74>)
 8001c50:	4a1b      	ldr	r2, [pc, #108]	; (8001cc0 <MX_I2C3_Init+0x7c>)
 8001c52:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c54:	4b18      	ldr	r3, [pc, #96]	; (8001cb8 <MX_I2C3_Init+0x74>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001c5a:	4b17      	ldr	r3, [pc, #92]	; (8001cb8 <MX_I2C3_Init+0x74>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c60:	4b15      	ldr	r3, [pc, #84]	; (8001cb8 <MX_I2C3_Init+0x74>)
 8001c62:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c66:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c68:	4b13      	ldr	r3, [pc, #76]	; (8001cb8 <MX_I2C3_Init+0x74>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001c6e:	4b12      	ldr	r3, [pc, #72]	; (8001cb8 <MX_I2C3_Init+0x74>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c74:	4b10      	ldr	r3, [pc, #64]	; (8001cb8 <MX_I2C3_Init+0x74>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c7a:	4b0f      	ldr	r3, [pc, #60]	; (8001cb8 <MX_I2C3_Init+0x74>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001c80:	480d      	ldr	r0, [pc, #52]	; (8001cb8 <MX_I2C3_Init+0x74>)
 8001c82:	f006 feaf 	bl	80089e4 <HAL_I2C_Init>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d001      	beq.n	8001c90 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001c8c:	f000 fe20 	bl	80028d0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c90:	2100      	movs	r1, #0
 8001c92:	4809      	ldr	r0, [pc, #36]	; (8001cb8 <MX_I2C3_Init+0x74>)
 8001c94:	f007 fe9b 	bl	80099ce <HAL_I2CEx_ConfigAnalogFilter>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8001c9e:	f000 fe17 	bl	80028d0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001ca2:	2100      	movs	r1, #0
 8001ca4:	4804      	ldr	r0, [pc, #16]	; (8001cb8 <MX_I2C3_Init+0x74>)
 8001ca6:	f007 fece 	bl	8009a46 <HAL_I2CEx_ConfigDigitalFilter>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d001      	beq.n	8001cb4 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8001cb0:	f000 fe0e 	bl	80028d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001cb4:	bf00      	nop
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	20005a3c 	.word	0x20005a3c
 8001cbc:	40005c00 	.word	0x40005c00
 8001cc0:	000186a0 	.word	0x000186a0

08001cc4 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8001cc8:	4b09      	ldr	r3, [pc, #36]	; (8001cf0 <MX_IWDG_Init+0x2c>)
 8001cca:	4a0a      	ldr	r2, [pc, #40]	; (8001cf4 <MX_IWDG_Init+0x30>)
 8001ccc:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 8001cce:	4b08      	ldr	r3, [pc, #32]	; (8001cf0 <MX_IWDG_Init+0x2c>)
 8001cd0:	2204      	movs	r2, #4
 8001cd2:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 2499;
 8001cd4:	4b06      	ldr	r3, [pc, #24]	; (8001cf0 <MX_IWDG_Init+0x2c>)
 8001cd6:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8001cda:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001cdc:	4804      	ldr	r0, [pc, #16]	; (8001cf0 <MX_IWDG_Init+0x2c>)
 8001cde:	f007 fef1 	bl	8009ac4 <HAL_IWDG_Init>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d001      	beq.n	8001cec <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8001ce8:	f000 fdf2 	bl	80028d0 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8001cec:	bf00      	nop
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	20005bf8 	.word	0x20005bf8
 8001cf4:	40003000 	.word	0x40003000

08001cf8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b090      	sub	sp, #64	; 0x40
 8001cfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001cfe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d02:	2200      	movs	r2, #0
 8001d04:	601a      	str	r2, [r3, #0]
 8001d06:	605a      	str	r2, [r3, #4]
 8001d08:	609a      	str	r2, [r3, #8]
 8001d0a:	60da      	str	r2, [r3, #12]
 8001d0c:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001d0e:	2300      	movs	r3, #0
 8001d10:	62bb      	str	r3, [r7, #40]	; 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8001d12:	463b      	mov	r3, r7
 8001d14:	2228      	movs	r2, #40	; 0x28
 8001d16:	2100      	movs	r1, #0
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f00f f8df 	bl	8010edc <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001d1e:	4b3a      	ldr	r3, [pc, #232]	; (8001e08 <MX_RTC_Init+0x110>)
 8001d20:	4a3a      	ldr	r2, [pc, #232]	; (8001e0c <MX_RTC_Init+0x114>)
 8001d22:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001d24:	4b38      	ldr	r3, [pc, #224]	; (8001e08 <MX_RTC_Init+0x110>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001d2a:	4b37      	ldr	r3, [pc, #220]	; (8001e08 <MX_RTC_Init+0x110>)
 8001d2c:	227f      	movs	r2, #127	; 0x7f
 8001d2e:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001d30:	4b35      	ldr	r3, [pc, #212]	; (8001e08 <MX_RTC_Init+0x110>)
 8001d32:	22ff      	movs	r2, #255	; 0xff
 8001d34:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001d36:	4b34      	ldr	r3, [pc, #208]	; (8001e08 <MX_RTC_Init+0x110>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001d3c:	4b32      	ldr	r3, [pc, #200]	; (8001e08 <MX_RTC_Init+0x110>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001d42:	4b31      	ldr	r3, [pc, #196]	; (8001e08 <MX_RTC_Init+0x110>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001d48:	482f      	ldr	r0, [pc, #188]	; (8001e08 <MX_RTC_Init+0x110>)
 8001d4a:	f008 fdad 	bl	800a8a8 <HAL_RTC_Init>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d001      	beq.n	8001d58 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8001d54:	f000 fdbc 	bl	80028d0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sTime.Minutes = 0x0;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sTime.Seconds = 0x0;
 8001d64:	2300      	movs	r3, #0
 8001d66:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	63bb      	str	r3, [r7, #56]	; 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001d72:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d76:	2201      	movs	r2, #1
 8001d78:	4619      	mov	r1, r3
 8001d7a:	4823      	ldr	r0, [pc, #140]	; (8001e08 <MX_RTC_Init+0x110>)
 8001d7c:	f008 fe25 	bl	800a9ca <HAL_RTC_SetTime>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d001      	beq.n	8001d8a <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8001d86:	f000 fda3 	bl	80028d0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8001d90:	2301      	movs	r3, #1
 8001d92:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sDate.Date = 0x1;
 8001d96:	2301      	movs	r3, #1
 8001d98:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sDate.Year = 0x0;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001da2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001da6:	2201      	movs	r2, #1
 8001da8:	4619      	mov	r1, r3
 8001daa:	4817      	ldr	r0, [pc, #92]	; (8001e08 <MX_RTC_Init+0x110>)
 8001dac:	f008 ff28 	bl	800ac00 <HAL_RTC_SetDate>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d001      	beq.n	8001dba <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8001db6:	f000 fd8b 	bl	80028d0 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x1;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8001dde:	2301      	movs	r3, #1
 8001de0:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8001de4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001de8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001dea:	463b      	mov	r3, r7
 8001dec:	2201      	movs	r2, #1
 8001dee:	4619      	mov	r1, r3
 8001df0:	4805      	ldr	r0, [pc, #20]	; (8001e08 <MX_RTC_Init+0x110>)
 8001df2:	f008 fffb 	bl	800adec <HAL_RTC_SetAlarm_IT>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d001      	beq.n	8001e00 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8001dfc:	f000 fd68 	bl	80028d0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001e00:	bf00      	nop
 8001e02:	3740      	adds	r7, #64	; 0x40
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	20005e20 	.word	0x20005e20
 8001e0c:	40002800 	.word	0x40002800

08001e10 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001e14:	4b17      	ldr	r3, [pc, #92]	; (8001e74 <MX_SPI2_Init+0x64>)
 8001e16:	4a18      	ldr	r2, [pc, #96]	; (8001e78 <MX_SPI2_Init+0x68>)
 8001e18:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001e1a:	4b16      	ldr	r3, [pc, #88]	; (8001e74 <MX_SPI2_Init+0x64>)
 8001e1c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001e20:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001e22:	4b14      	ldr	r3, [pc, #80]	; (8001e74 <MX_SPI2_Init+0x64>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e28:	4b12      	ldr	r3, [pc, #72]	; (8001e74 <MX_SPI2_Init+0x64>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e2e:	4b11      	ldr	r3, [pc, #68]	; (8001e74 <MX_SPI2_Init+0x64>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e34:	4b0f      	ldr	r3, [pc, #60]	; (8001e74 <MX_SPI2_Init+0x64>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001e3a:	4b0e      	ldr	r3, [pc, #56]	; (8001e74 <MX_SPI2_Init+0x64>)
 8001e3c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e40:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001e42:	4b0c      	ldr	r3, [pc, #48]	; (8001e74 <MX_SPI2_Init+0x64>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e48:	4b0a      	ldr	r3, [pc, #40]	; (8001e74 <MX_SPI2_Init+0x64>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e4e:	4b09      	ldr	r3, [pc, #36]	; (8001e74 <MX_SPI2_Init+0x64>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e54:	4b07      	ldr	r3, [pc, #28]	; (8001e74 <MX_SPI2_Init+0x64>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001e5a:	4b06      	ldr	r3, [pc, #24]	; (8001e74 <MX_SPI2_Init+0x64>)
 8001e5c:	220a      	movs	r2, #10
 8001e5e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001e60:	4804      	ldr	r0, [pc, #16]	; (8001e74 <MX_SPI2_Init+0x64>)
 8001e62:	f009 faf3 	bl	800b44c <HAL_SPI_Init>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d001      	beq.n	8001e70 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001e6c:	f000 fd30 	bl	80028d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001e70:	bf00      	nop
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	20005a90 	.word	0x20005a90
 8001e78:	40003800 	.word	0x40003800

08001e7c <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8001e80:	4b17      	ldr	r3, [pc, #92]	; (8001ee0 <MX_SPI4_Init+0x64>)
 8001e82:	4a18      	ldr	r2, [pc, #96]	; (8001ee4 <MX_SPI4_Init+0x68>)
 8001e84:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8001e86:	4b16      	ldr	r3, [pc, #88]	; (8001ee0 <MX_SPI4_Init+0x64>)
 8001e88:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001e8c:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8001e8e:	4b14      	ldr	r3, [pc, #80]	; (8001ee0 <MX_SPI4_Init+0x64>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e94:	4b12      	ldr	r3, [pc, #72]	; (8001ee0 <MX_SPI4_Init+0x64>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e9a:	4b11      	ldr	r3, [pc, #68]	; (8001ee0 <MX_SPI4_Init+0x64>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ea0:	4b0f      	ldr	r3, [pc, #60]	; (8001ee0 <MX_SPI4_Init+0x64>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8001ea6:	4b0e      	ldr	r3, [pc, #56]	; (8001ee0 <MX_SPI4_Init+0x64>)
 8001ea8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001eac:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001eae:	4b0c      	ldr	r3, [pc, #48]	; (8001ee0 <MX_SPI4_Init+0x64>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001eb4:	4b0a      	ldr	r3, [pc, #40]	; (8001ee0 <MX_SPI4_Init+0x64>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8001eba:	4b09      	ldr	r3, [pc, #36]	; (8001ee0 <MX_SPI4_Init+0x64>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ec0:	4b07      	ldr	r3, [pc, #28]	; (8001ee0 <MX_SPI4_Init+0x64>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 10;
 8001ec6:	4b06      	ldr	r3, [pc, #24]	; (8001ee0 <MX_SPI4_Init+0x64>)
 8001ec8:	220a      	movs	r2, #10
 8001eca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8001ecc:	4804      	ldr	r0, [pc, #16]	; (8001ee0 <MX_SPI4_Init+0x64>)
 8001ece:	f009 fabd 	bl	800b44c <HAL_SPI_Init>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d001      	beq.n	8001edc <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 8001ed8:	f000 fcfa 	bl	80028d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8001edc:	bf00      	nop
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	20005dc8 	.word	0x20005dc8
 8001ee4:	40013400 	.word	0x40013400

08001ee8 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001eec:	4b17      	ldr	r3, [pc, #92]	; (8001f4c <MX_SPI5_Init+0x64>)
 8001eee:	4a18      	ldr	r2, [pc, #96]	; (8001f50 <MX_SPI5_Init+0x68>)
 8001ef0:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001ef2:	4b16      	ldr	r3, [pc, #88]	; (8001f4c <MX_SPI5_Init+0x64>)
 8001ef4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001ef8:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001efa:	4b14      	ldr	r3, [pc, #80]	; (8001f4c <MX_SPI5_Init+0x64>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f00:	4b12      	ldr	r3, [pc, #72]	; (8001f4c <MX_SPI5_Init+0x64>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f06:	4b11      	ldr	r3, [pc, #68]	; (8001f4c <MX_SPI5_Init+0x64>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f0c:	4b0f      	ldr	r3, [pc, #60]	; (8001f4c <MX_SPI5_Init+0x64>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001f12:	4b0e      	ldr	r3, [pc, #56]	; (8001f4c <MX_SPI5_Init+0x64>)
 8001f14:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f18:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001f1a:	4b0c      	ldr	r3, [pc, #48]	; (8001f4c <MX_SPI5_Init+0x64>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f20:	4b0a      	ldr	r3, [pc, #40]	; (8001f4c <MX_SPI5_Init+0x64>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f26:	4b09      	ldr	r3, [pc, #36]	; (8001f4c <MX_SPI5_Init+0x64>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f2c:	4b07      	ldr	r3, [pc, #28]	; (8001f4c <MX_SPI5_Init+0x64>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001f32:	4b06      	ldr	r3, [pc, #24]	; (8001f4c <MX_SPI5_Init+0x64>)
 8001f34:	220a      	movs	r2, #10
 8001f36:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001f38:	4804      	ldr	r0, [pc, #16]	; (8001f4c <MX_SPI5_Init+0x64>)
 8001f3a:	f009 fa87 	bl	800b44c <HAL_SPI_Init>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d001      	beq.n	8001f48 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001f44:	f000 fcc4 	bl	80028d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001f48:	bf00      	nop
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	20005aec 	.word	0x20005aec
 8001f50:	40015000 	.word	0x40015000

08001f54 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b08a      	sub	sp, #40	; 0x28
 8001f58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f5a:	f107 0320 	add.w	r3, r7, #32
 8001f5e:	2200      	movs	r2, #0
 8001f60:	601a      	str	r2, [r3, #0]
 8001f62:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f64:	1d3b      	adds	r3, r7, #4
 8001f66:	2200      	movs	r2, #0
 8001f68:	601a      	str	r2, [r3, #0]
 8001f6a:	605a      	str	r2, [r3, #4]
 8001f6c:	609a      	str	r2, [r3, #8]
 8001f6e:	60da      	str	r2, [r3, #12]
 8001f70:	611a      	str	r2, [r3, #16]
 8001f72:	615a      	str	r2, [r3, #20]
 8001f74:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001f76:	4b22      	ldr	r3, [pc, #136]	; (8002000 <MX_TIM2_Init+0xac>)
 8001f78:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f7c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001f7e:	4b20      	ldr	r3, [pc, #128]	; (8002000 <MX_TIM2_Init+0xac>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f84:	4b1e      	ldr	r3, [pc, #120]	; (8002000 <MX_TIM2_Init+0xac>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001f8a:	4b1d      	ldr	r3, [pc, #116]	; (8002000 <MX_TIM2_Init+0xac>)
 8001f8c:	f04f 32ff 	mov.w	r2, #4294967295
 8001f90:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f92:	4b1b      	ldr	r3, [pc, #108]	; (8002000 <MX_TIM2_Init+0xac>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f98:	4b19      	ldr	r3, [pc, #100]	; (8002000 <MX_TIM2_Init+0xac>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001f9e:	4818      	ldr	r0, [pc, #96]	; (8002000 <MX_TIM2_Init+0xac>)
 8001fa0:	f00a f8c6 	bl	800c130 <HAL_TIM_PWM_Init>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d001      	beq.n	8001fae <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001faa:	f000 fc91 	bl	80028d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001fb6:	f107 0320 	add.w	r3, r7, #32
 8001fba:	4619      	mov	r1, r3
 8001fbc:	4810      	ldr	r0, [pc, #64]	; (8002000 <MX_TIM2_Init+0xac>)
 8001fbe:	f00a fd49 	bl	800ca54 <HAL_TIMEx_MasterConfigSynchronization>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d001      	beq.n	8001fcc <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001fc8:	f000 fc82 	bl	80028d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001fcc:	2360      	movs	r3, #96	; 0x60
 8001fce:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001fdc:	1d3b      	adds	r3, r7, #4
 8001fde:	2208      	movs	r2, #8
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	4807      	ldr	r0, [pc, #28]	; (8002000 <MX_TIM2_Init+0xac>)
 8001fe4:	f00a f9fc 	bl	800c3e0 <HAL_TIM_PWM_ConfigChannel>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d001      	beq.n	8001ff2 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001fee:	f000 fc6f 	bl	80028d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001ff2:	4803      	ldr	r0, [pc, #12]	; (8002000 <MX_TIM2_Init+0xac>)
 8001ff4:	f000 fec2 	bl	8002d7c <HAL_TIM_MspPostInit>

}
 8001ff8:	bf00      	nop
 8001ffa:	3728      	adds	r7, #40	; 0x28
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	20005f50 	.word	0x20005f50

08002004 <MX_UART8_Init>:
  * @brief UART8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART8_Init(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 8002008:	4b11      	ldr	r3, [pc, #68]	; (8002050 <MX_UART8_Init+0x4c>)
 800200a:	4a12      	ldr	r2, [pc, #72]	; (8002054 <MX_UART8_Init+0x50>)
 800200c:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 800200e:	4b10      	ldr	r3, [pc, #64]	; (8002050 <MX_UART8_Init+0x4c>)
 8002010:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002014:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 8002016:	4b0e      	ldr	r3, [pc, #56]	; (8002050 <MX_UART8_Init+0x4c>)
 8002018:	2200      	movs	r2, #0
 800201a:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 800201c:	4b0c      	ldr	r3, [pc, #48]	; (8002050 <MX_UART8_Init+0x4c>)
 800201e:	2200      	movs	r2, #0
 8002020:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 8002022:	4b0b      	ldr	r3, [pc, #44]	; (8002050 <MX_UART8_Init+0x4c>)
 8002024:	2200      	movs	r2, #0
 8002026:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 8002028:	4b09      	ldr	r3, [pc, #36]	; (8002050 <MX_UART8_Init+0x4c>)
 800202a:	220c      	movs	r2, #12
 800202c:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800202e:	4b08      	ldr	r3, [pc, #32]	; (8002050 <MX_UART8_Init+0x4c>)
 8002030:	2200      	movs	r2, #0
 8002032:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8002034:	4b06      	ldr	r3, [pc, #24]	; (8002050 <MX_UART8_Init+0x4c>)
 8002036:	2200      	movs	r2, #0
 8002038:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart8) != HAL_OK)
 800203a:	4805      	ldr	r0, [pc, #20]	; (8002050 <MX_UART8_Init+0x4c>)
 800203c:	f00a fd9a 	bl	800cb74 <HAL_UART_Init>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d001      	beq.n	800204a <MX_UART8_Init+0x46>
  {
    Error_Handler();
 8002046:	f000 fc43 	bl	80028d0 <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 800204a:	bf00      	nop
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	20005ebc 	.word	0x20005ebc
 8002054:	40007c00 	.word	0x40007c00

08002058 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800205c:	4b11      	ldr	r3, [pc, #68]	; (80020a4 <MX_USART3_UART_Init+0x4c>)
 800205e:	4a12      	ldr	r2, [pc, #72]	; (80020a8 <MX_USART3_UART_Init+0x50>)
 8002060:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002062:	4b10      	ldr	r3, [pc, #64]	; (80020a4 <MX_USART3_UART_Init+0x4c>)
 8002064:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002068:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800206a:	4b0e      	ldr	r3, [pc, #56]	; (80020a4 <MX_USART3_UART_Init+0x4c>)
 800206c:	2200      	movs	r2, #0
 800206e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002070:	4b0c      	ldr	r3, [pc, #48]	; (80020a4 <MX_USART3_UART_Init+0x4c>)
 8002072:	2200      	movs	r2, #0
 8002074:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002076:	4b0b      	ldr	r3, [pc, #44]	; (80020a4 <MX_USART3_UART_Init+0x4c>)
 8002078:	2200      	movs	r2, #0
 800207a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800207c:	4b09      	ldr	r3, [pc, #36]	; (80020a4 <MX_USART3_UART_Init+0x4c>)
 800207e:	220c      	movs	r2, #12
 8002080:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002082:	4b08      	ldr	r3, [pc, #32]	; (80020a4 <MX_USART3_UART_Init+0x4c>)
 8002084:	2200      	movs	r2, #0
 8002086:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002088:	4b06      	ldr	r3, [pc, #24]	; (80020a4 <MX_USART3_UART_Init+0x4c>)
 800208a:	2200      	movs	r2, #0
 800208c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800208e:	4805      	ldr	r0, [pc, #20]	; (80020a4 <MX_USART3_UART_Init+0x4c>)
 8002090:	f00a fd70 	bl	800cb74 <HAL_UART_Init>
 8002094:	4603      	mov	r3, r0
 8002096:	2b00      	cmp	r3, #0
 8002098:	d001      	beq.n	800209e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800209a:	f000 fc19 	bl	80028d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800209e:	bf00      	nop
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	20005b48 	.word	0x20005b48
 80020a8:	40004800 	.word	0x40004800

080020ac <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80020b0:	4b11      	ldr	r3, [pc, #68]	; (80020f8 <MX_USART6_UART_Init+0x4c>)
 80020b2:	4a12      	ldr	r2, [pc, #72]	; (80020fc <MX_USART6_UART_Init+0x50>)
 80020b4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 80020b6:	4b10      	ldr	r3, [pc, #64]	; (80020f8 <MX_USART6_UART_Init+0x4c>)
 80020b8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80020bc:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80020be:	4b0e      	ldr	r3, [pc, #56]	; (80020f8 <MX_USART6_UART_Init+0x4c>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80020c4:	4b0c      	ldr	r3, [pc, #48]	; (80020f8 <MX_USART6_UART_Init+0x4c>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80020ca:	4b0b      	ldr	r3, [pc, #44]	; (80020f8 <MX_USART6_UART_Init+0x4c>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80020d0:	4b09      	ldr	r3, [pc, #36]	; (80020f8 <MX_USART6_UART_Init+0x4c>)
 80020d2:	220c      	movs	r2, #12
 80020d4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020d6:	4b08      	ldr	r3, [pc, #32]	; (80020f8 <MX_USART6_UART_Init+0x4c>)
 80020d8:	2200      	movs	r2, #0
 80020da:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80020dc:	4b06      	ldr	r3, [pc, #24]	; (80020f8 <MX_USART6_UART_Init+0x4c>)
 80020de:	2200      	movs	r2, #0
 80020e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80020e2:	4805      	ldr	r0, [pc, #20]	; (80020f8 <MX_USART6_UART_Init+0x4c>)
 80020e4:	f00a fd46 	bl	800cb74 <HAL_UART_Init>
 80020e8:	4603      	mov	r3, r0
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d001      	beq.n	80020f2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80020ee:	f000 fbef 	bl	80028d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80020f2:	bf00      	nop
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	20005f00 	.word	0x20005f00
 80020fc:	40011400 	.word	0x40011400

08002100 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b08e      	sub	sp, #56	; 0x38
 8002104:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002106:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800210a:	2200      	movs	r2, #0
 800210c:	601a      	str	r2, [r3, #0]
 800210e:	605a      	str	r2, [r3, #4]
 8002110:	609a      	str	r2, [r3, #8]
 8002112:	60da      	str	r2, [r3, #12]
 8002114:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002116:	2300      	movs	r3, #0
 8002118:	623b      	str	r3, [r7, #32]
 800211a:	4bb5      	ldr	r3, [pc, #724]	; (80023f0 <MX_GPIO_Init+0x2f0>)
 800211c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800211e:	4ab4      	ldr	r2, [pc, #720]	; (80023f0 <MX_GPIO_Init+0x2f0>)
 8002120:	f043 0310 	orr.w	r3, r3, #16
 8002124:	6313      	str	r3, [r2, #48]	; 0x30
 8002126:	4bb2      	ldr	r3, [pc, #712]	; (80023f0 <MX_GPIO_Init+0x2f0>)
 8002128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212a:	f003 0310 	and.w	r3, r3, #16
 800212e:	623b      	str	r3, [r7, #32]
 8002130:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002132:	2300      	movs	r3, #0
 8002134:	61fb      	str	r3, [r7, #28]
 8002136:	4bae      	ldr	r3, [pc, #696]	; (80023f0 <MX_GPIO_Init+0x2f0>)
 8002138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213a:	4aad      	ldr	r2, [pc, #692]	; (80023f0 <MX_GPIO_Init+0x2f0>)
 800213c:	f043 0304 	orr.w	r3, r3, #4
 8002140:	6313      	str	r3, [r2, #48]	; 0x30
 8002142:	4bab      	ldr	r3, [pc, #684]	; (80023f0 <MX_GPIO_Init+0x2f0>)
 8002144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002146:	f003 0304 	and.w	r3, r3, #4
 800214a:	61fb      	str	r3, [r7, #28]
 800214c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800214e:	2300      	movs	r3, #0
 8002150:	61bb      	str	r3, [r7, #24]
 8002152:	4ba7      	ldr	r3, [pc, #668]	; (80023f0 <MX_GPIO_Init+0x2f0>)
 8002154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002156:	4aa6      	ldr	r2, [pc, #664]	; (80023f0 <MX_GPIO_Init+0x2f0>)
 8002158:	f043 0320 	orr.w	r3, r3, #32
 800215c:	6313      	str	r3, [r2, #48]	; 0x30
 800215e:	4ba4      	ldr	r3, [pc, #656]	; (80023f0 <MX_GPIO_Init+0x2f0>)
 8002160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002162:	f003 0320 	and.w	r3, r3, #32
 8002166:	61bb      	str	r3, [r7, #24]
 8002168:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800216a:	2300      	movs	r3, #0
 800216c:	617b      	str	r3, [r7, #20]
 800216e:	4ba0      	ldr	r3, [pc, #640]	; (80023f0 <MX_GPIO_Init+0x2f0>)
 8002170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002172:	4a9f      	ldr	r2, [pc, #636]	; (80023f0 <MX_GPIO_Init+0x2f0>)
 8002174:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002178:	6313      	str	r3, [r2, #48]	; 0x30
 800217a:	4b9d      	ldr	r3, [pc, #628]	; (80023f0 <MX_GPIO_Init+0x2f0>)
 800217c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002182:	617b      	str	r3, [r7, #20]
 8002184:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002186:	2300      	movs	r3, #0
 8002188:	613b      	str	r3, [r7, #16]
 800218a:	4b99      	ldr	r3, [pc, #612]	; (80023f0 <MX_GPIO_Init+0x2f0>)
 800218c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800218e:	4a98      	ldr	r2, [pc, #608]	; (80023f0 <MX_GPIO_Init+0x2f0>)
 8002190:	f043 0301 	orr.w	r3, r3, #1
 8002194:	6313      	str	r3, [r2, #48]	; 0x30
 8002196:	4b96      	ldr	r3, [pc, #600]	; (80023f0 <MX_GPIO_Init+0x2f0>)
 8002198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800219a:	f003 0301 	and.w	r3, r3, #1
 800219e:	613b      	str	r3, [r7, #16]
 80021a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021a2:	2300      	movs	r3, #0
 80021a4:	60fb      	str	r3, [r7, #12]
 80021a6:	4b92      	ldr	r3, [pc, #584]	; (80023f0 <MX_GPIO_Init+0x2f0>)
 80021a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021aa:	4a91      	ldr	r2, [pc, #580]	; (80023f0 <MX_GPIO_Init+0x2f0>)
 80021ac:	f043 0302 	orr.w	r3, r3, #2
 80021b0:	6313      	str	r3, [r2, #48]	; 0x30
 80021b2:	4b8f      	ldr	r3, [pc, #572]	; (80023f0 <MX_GPIO_Init+0x2f0>)
 80021b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b6:	f003 0302 	and.w	r3, r3, #2
 80021ba:	60fb      	str	r3, [r7, #12]
 80021bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80021be:	2300      	movs	r3, #0
 80021c0:	60bb      	str	r3, [r7, #8]
 80021c2:	4b8b      	ldr	r3, [pc, #556]	; (80023f0 <MX_GPIO_Init+0x2f0>)
 80021c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c6:	4a8a      	ldr	r2, [pc, #552]	; (80023f0 <MX_GPIO_Init+0x2f0>)
 80021c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80021cc:	6313      	str	r3, [r2, #48]	; 0x30
 80021ce:	4b88      	ldr	r3, [pc, #544]	; (80023f0 <MX_GPIO_Init+0x2f0>)
 80021d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021d6:	60bb      	str	r3, [r7, #8]
 80021d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80021da:	2300      	movs	r3, #0
 80021dc:	607b      	str	r3, [r7, #4]
 80021de:	4b84      	ldr	r3, [pc, #528]	; (80023f0 <MX_GPIO_Init+0x2f0>)
 80021e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e2:	4a83      	ldr	r2, [pc, #524]	; (80023f0 <MX_GPIO_Init+0x2f0>)
 80021e4:	f043 0308 	orr.w	r3, r3, #8
 80021e8:	6313      	str	r3, [r2, #48]	; 0x30
 80021ea:	4b81      	ldr	r3, [pc, #516]	; (80023f0 <MX_GPIO_Init+0x2f0>)
 80021ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ee:	f003 0308 	and.w	r3, r3, #8
 80021f2:	607b      	str	r3, [r7, #4]
 80021f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, EN_12V_Buck_Pin|OUT_Prop_ActuatedVent_Gate_Pin|SPI4_CS_Thermocouple_Pin|Iridium_RST_Pin, GPIO_PIN_RESET);
 80021f6:	2200      	movs	r2, #0
 80021f8:	f248 4184 	movw	r1, #33924	; 0x8484
 80021fc:	487d      	ldr	r0, [pc, #500]	; (80023f4 <MX_GPIO_Init+0x2f4>)
 80021fe:	f006 fbbf 	bl	8008980 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, SPI5_SD_CS_Pin|OUT_PyroValve_Gate_2_Pin|OUT_PyroValve_Gate_1_Pin, GPIO_PIN_RESET);
 8002202:	2200      	movs	r2, #0
 8002204:	f44f 4144 	mov.w	r1, #50176	; 0xc400
 8002208:	487b      	ldr	r0, [pc, #492]	; (80023f8 <MX_GPIO_Init+0x2f8>)
 800220a:	f006 fbb9 	bl	8008980 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OUT_LED1_Pin|OUT_LED2_Pin|OUT_LED3_Pin|SX_AMPLIFIER_Pin, GPIO_PIN_RESET);
 800220e:	2200      	movs	r2, #0
 8002210:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8002214:	4879      	ldr	r0, [pc, #484]	; (80023fc <MX_GPIO_Init+0x2fc>)
 8002216:	f006 fbb3 	bl	8008980 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_LEDF_GPIO_Port, OUT_LEDF_Pin, GPIO_PIN_RESET);
 800221a:	2200      	movs	r2, #0
 800221c:	2108      	movs	r1, #8
 800221e:	4878      	ldr	r0, [pc, #480]	; (8002400 <MX_GPIO_Init+0x300>)
 8002220:	f006 fbae 	bl	8008980 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, OUT_PyroValve_Arming_Pin|SX_RST_Pin|SX_BUSY_Pin|SX_DIO_Pin
 8002224:	2200      	movs	r2, #0
 8002226:	f645 213e 	movw	r1, #23102	; 0x5a3e
 800222a:	4876      	ldr	r0, [pc, #472]	; (8002404 <MX_GPIO_Init+0x304>)
 800222c:	f006 fba8 	bl	8008980 <HAL_GPIO_WritePin>
                          |SX_RF_SW_Pin|OUT_VR_PWR_Pin|OUT_EJ_Main_Gate_Pin|OUT_EJ_Drogue_Gate_Pin
                          |OUT_EJ_Arming_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_SX_CS_GPIO_Port, SPI2_SX_CS_Pin, GPIO_PIN_RESET);
 8002230:	2200      	movs	r2, #0
 8002232:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002236:	4874      	ldr	r0, [pc, #464]	; (8002408 <MX_GPIO_Init+0x308>)
 8002238:	f006 fba2 	bl	8008980 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, XTend_CTS_Pin|XTend_RTS_Pin|XTend_SLEEP_Pin|XTend_RX_LED_Pin
 800223c:	2200      	movs	r2, #0
 800223e:	f647 41f0 	movw	r1, #31984	; 0x7cf0
 8002242:	4872      	ldr	r0, [pc, #456]	; (800240c <MX_GPIO_Init+0x30c>)
 8002244:	f006 fb9c 	bl	8008980 <HAL_GPIO_WritePin>
                          |XTend_TX_PWR_Pin|OUT_FLASH_IO3_Pin|OUT_FLASH_WP_Pin|OUT_FLASH_CS_Pin
                          |OUT_VR_REC_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : EN_12V_Buck_Pin OUT_Prop_ActuatedVent_Gate_Pin SPI4_CS_Thermocouple_Pin Iridium_RST_Pin */
  GPIO_InitStruct.Pin = EN_12V_Buck_Pin|OUT_Prop_ActuatedVent_Gate_Pin|SPI4_CS_Thermocouple_Pin|Iridium_RST_Pin;
 8002248:	f248 4384 	movw	r3, #33924	; 0x8484
 800224c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800224e:	2301      	movs	r3, #1
 8002250:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002252:	2300      	movs	r3, #0
 8002254:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002256:	2300      	movs	r3, #0
 8002258:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800225a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800225e:	4619      	mov	r1, r3
 8002260:	4864      	ldr	r0, [pc, #400]	; (80023f4 <MX_GPIO_Init+0x2f4>)
 8002262:	f006 f9c9 	bl	80085f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI5_SD_CS_Pin OUT_PyroValve_Gate_2_Pin OUT_PyroValve_Gate_1_Pin */
  GPIO_InitStruct.Pin = SPI5_SD_CS_Pin|OUT_PyroValve_Gate_2_Pin|OUT_PyroValve_Gate_1_Pin;
 8002266:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 800226a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800226c:	2301      	movs	r3, #1
 800226e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002270:	2300      	movs	r3, #0
 8002272:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002274:	2300      	movs	r3, #0
 8002276:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002278:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800227c:	4619      	mov	r1, r3
 800227e:	485e      	ldr	r0, [pc, #376]	; (80023f8 <MX_GPIO_Init+0x2f8>)
 8002280:	f006 f9ba 	bl	80085f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_Button_Pin */
  GPIO_InitStruct.Pin = IN_Button_Pin;
 8002284:	2301      	movs	r3, #1
 8002286:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002288:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800228c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228e:	2300      	movs	r3, #0
 8002290:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_Button_GPIO_Port, &GPIO_InitStruct);
 8002292:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002296:	4619      	mov	r1, r3
 8002298:	4858      	ldr	r0, [pc, #352]	; (80023fc <MX_GPIO_Init+0x2fc>)
 800229a:	f006 f9ad 	bl	80085f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT_LED1_Pin OUT_LED2_Pin OUT_LED3_Pin SX_AMPLIFIER_Pin */
  GPIO_InitStruct.Pin = OUT_LED1_Pin|OUT_LED2_Pin|OUT_LED3_Pin|SX_AMPLIFIER_Pin;
 800229e:	f44f 7387 	mov.w	r3, #270	; 0x10e
 80022a2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022a4:	2301      	movs	r3, #1
 80022a6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a8:	2300      	movs	r3, #0
 80022aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ac:	2300      	movs	r3, #0
 80022ae:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022b4:	4619      	mov	r1, r3
 80022b6:	4851      	ldr	r0, [pc, #324]	; (80023fc <MX_GPIO_Init+0x2fc>)
 80022b8:	f006 f99e 	bl	80085f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OUT_LEDF_Pin */
  GPIO_InitStruct.Pin = OUT_LEDF_Pin;
 80022bc:	2308      	movs	r3, #8
 80022be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022c0:	2301      	movs	r3, #1
 80022c2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c4:	2300      	movs	r3, #0
 80022c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022c8:	2300      	movs	r3, #0
 80022ca:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(OUT_LEDF_GPIO_Port, &GPIO_InitStruct);
 80022cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022d0:	4619      	mov	r1, r3
 80022d2:	484b      	ldr	r0, [pc, #300]	; (8002400 <MX_GPIO_Init+0x300>)
 80022d4:	f006 f990 	bl	80085f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN_Prop_PyroTurboValve_LimitSwitch_Pin IN_SD_CARD_DETECT_Pin */
  GPIO_InitStruct.Pin = IN_Prop_PyroTurboValve_LimitSwitch_Pin|IN_SD_CARD_DETECT_Pin;
 80022d8:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 80022dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022de:	2300      	movs	r3, #0
 80022e0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e2:	2300      	movs	r3, #0
 80022e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022ea:	4619      	mov	r1, r3
 80022ec:	4843      	ldr	r0, [pc, #268]	; (80023fc <MX_GPIO_Init+0x2fc>)
 80022ee:	f006 f983 	bl	80085f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_Prop_ActuatedVent_Feedback_Pin */
  GPIO_InitStruct.Pin = IN_Prop_ActuatedVent_Feedback_Pin;
 80022f2:	2302      	movs	r3, #2
 80022f4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022f6:	2300      	movs	r3, #0
 80022f8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022fa:	2300      	movs	r3, #0
 80022fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_Prop_ActuatedVent_Feedback_GPIO_Port, &GPIO_InitStruct);
 80022fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002302:	4619      	mov	r1, r3
 8002304:	4840      	ldr	r0, [pc, #256]	; (8002408 <MX_GPIO_Init+0x308>)
 8002306:	f006 f977 	bl	80085f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_PyroValve_Cont_2_Pin */
  GPIO_InitStruct.Pin = IN_PyroValve_Cont_2_Pin;
 800230a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800230e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002310:	2300      	movs	r3, #0
 8002312:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002314:	2300      	movs	r3, #0
 8002316:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_PyroValve_Cont_2_GPIO_Port, &GPIO_InitStruct);
 8002318:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800231c:	4619      	mov	r1, r3
 800231e:	4836      	ldr	r0, [pc, #216]	; (80023f8 <MX_GPIO_Init+0x2f8>)
 8002320:	f006 f96a 	bl	80085f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN_PyroValve_Cont_1_Pin IN_EJ_Main_Cont_Pin IN_EJ_Drogue_Cont_Pin */
  GPIO_InitStruct.Pin = IN_PyroValve_Cont_1_Pin|IN_EJ_Main_Cont_Pin|IN_EJ_Drogue_Cont_Pin;
 8002324:	f242 4301 	movw	r3, #9217	; 0x2401
 8002328:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800232a:	2300      	movs	r3, #0
 800232c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800232e:	2300      	movs	r3, #0
 8002330:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002332:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002336:	4619      	mov	r1, r3
 8002338:	4832      	ldr	r0, [pc, #200]	; (8002404 <MX_GPIO_Init+0x304>)
 800233a:	f006 f95d 	bl	80085f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT_PyroValve_Arming_Pin SX_RST_Pin SX_BUSY_Pin SX_DIO_Pin
                           SX_RF_SW_Pin OUT_VR_PWR_Pin OUT_EJ_Main_Gate_Pin OUT_EJ_Drogue_Gate_Pin
                           OUT_EJ_Arming_Pin */
  GPIO_InitStruct.Pin = OUT_PyroValve_Arming_Pin|SX_RST_Pin|SX_BUSY_Pin|SX_DIO_Pin
 800233e:	f645 233e 	movw	r3, #23102	; 0x5a3e
 8002342:	627b      	str	r3, [r7, #36]	; 0x24
                          |SX_RF_SW_Pin|OUT_VR_PWR_Pin|OUT_EJ_Main_Gate_Pin|OUT_EJ_Drogue_Gate_Pin
                          |OUT_EJ_Arming_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002344:	2301      	movs	r3, #1
 8002346:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002348:	2300      	movs	r3, #0
 800234a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800234c:	2300      	movs	r3, #0
 800234e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002350:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002354:	4619      	mov	r1, r3
 8002356:	482b      	ldr	r0, [pc, #172]	; (8002404 <MX_GPIO_Init+0x304>)
 8002358:	f006 f94e 	bl	80085f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAYLOAD_I2C_EN_Pin IN_XTend_Continuity_Pin */
  GPIO_InitStruct.Pin = PAYLOAD_I2C_EN_Pin|IN_XTend_Continuity_Pin;
 800235c:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8002360:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002362:	2300      	movs	r3, #0
 8002364:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002366:	2300      	movs	r3, #0
 8002368:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800236a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800236e:	4619      	mov	r1, r3
 8002370:	4820      	ldr	r0, [pc, #128]	; (80023f4 <MX_GPIO_Init+0x2f4>)
 8002372:	f006 f941 	bl	80085f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_SX_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_SX_CS_Pin;
 8002376:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800237a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800237c:	2301      	movs	r3, #1
 800237e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002380:	2300      	movs	r3, #0
 8002382:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002384:	2300      	movs	r3, #0
 8002386:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SPI2_SX_CS_GPIO_Port, &GPIO_InitStruct);
 8002388:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800238c:	4619      	mov	r1, r3
 800238e:	481e      	ldr	r0, [pc, #120]	; (8002408 <MX_GPIO_Init+0x308>)
 8002390:	f006 f932 	bl	80085f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : XTend_CTS_Pin XTend_RTS_Pin XTend_SLEEP_Pin XTend_RX_LED_Pin
                           XTend_TX_PWR_Pin OUT_FLASH_IO3_Pin OUT_FLASH_WP_Pin OUT_FLASH_CS_Pin
                           OUT_VR_REC_Pin */
  GPIO_InitStruct.Pin = XTend_CTS_Pin|XTend_RTS_Pin|XTend_SLEEP_Pin|XTend_RX_LED_Pin
 8002394:	f647 43f0 	movw	r3, #31984	; 0x7cf0
 8002398:	627b      	str	r3, [r7, #36]	; 0x24
                          |XTend_TX_PWR_Pin|OUT_FLASH_IO3_Pin|OUT_FLASH_WP_Pin|OUT_FLASH_CS_Pin
                          |OUT_VR_REC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800239a:	2301      	movs	r3, #1
 800239c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800239e:	2300      	movs	r3, #0
 80023a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023a2:	2300      	movs	r3, #0
 80023a4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023aa:	4619      	mov	r1, r3
 80023ac:	4817      	ldr	r0, [pc, #92]	; (800240c <MX_GPIO_Init+0x30c>)
 80023ae:	f006 f923 	bl	80085f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SX_BANDPASS_FILTER_Pin */
  GPIO_InitStruct.Pin = SX_BANDPASS_FILTER_Pin;
 80023b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80023b6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023b8:	2300      	movs	r3, #0
 80023ba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023bc:	2300      	movs	r3, #0
 80023be:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(SX_BANDPASS_FILTER_GPIO_Port, &GPIO_InitStruct);
 80023c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023c4:	4619      	mov	r1, r3
 80023c6:	4811      	ldr	r0, [pc, #68]	; (800240c <MX_GPIO_Init+0x30c>)
 80023c8:	f006 f916 	bl	80085f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : EXTI_LPS22HH_DRDY_Pin EXTI_ISM330DCL_INT2_Pin EXTI_LSM6DSR_INT1_Pin */
  GPIO_InitStruct.Pin = EXTI_LPS22HH_DRDY_Pin|EXTI_ISM330DCL_INT2_Pin|EXTI_LSM6DSR_INT1_Pin;
 80023cc:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80023d0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80023d2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80023d6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d8:	2300      	movs	r3, #0
 80023da:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80023dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023e0:	4619      	mov	r1, r3
 80023e2:	4808      	ldr	r0, [pc, #32]	; (8002404 <MX_GPIO_Init+0x304>)
 80023e4:	f006 f908 	bl	80085f8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 80023e8:	2200      	movs	r2, #0
 80023ea:	2105      	movs	r1, #5
 80023ec:	2006      	movs	r0, #6
 80023ee:	e00f      	b.n	8002410 <MX_GPIO_Init+0x310>
 80023f0:	40023800 	.word	0x40023800
 80023f4:	40021000 	.word	0x40021000
 80023f8:	40021400 	.word	0x40021400
 80023fc:	40020800 	.word	0x40020800
 8002400:	40020000 	.word	0x40020000
 8002404:	40021800 	.word	0x40021800
 8002408:	40020400 	.word	0x40020400
 800240c:	40020c00 	.word	0x40020c00
 8002410:	f006 f8ba 	bl	8008588 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002414:	2006      	movs	r0, #6
 8002416:	f006 f8d3 	bl	80085c0 <HAL_NVIC_EnableIRQ>

}
 800241a:	bf00      	nop
 800241c:	3738      	adds	r7, #56	; 0x38
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop

08002424 <StartMemory0>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartMemory0 */
void StartMemory0(void *argument)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b082      	sub	sp, #8
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

	//osThreadExit();

	//Add thread id to the list
	threadID[0]=osThreadGetId();
 800242c:	f00b fd74 	bl	800df18 <osThreadGetId>
 8002430:	4603      	mov	r3, r0
 8002432:	4a0e      	ldr	r2, [pc, #56]	; (800246c <StartMemory0+0x48>)
 8002434:	6013      	str	r3, [r2, #0]
		  //Write data to sd and flash


		  //Check if it's sleep time
		//if (flagA==1 && wu_flag !=1){
		  if (flagA==1){
 8002436:	4b0e      	ldr	r3, [pc, #56]	; (8002470 <StartMemory0+0x4c>)
 8002438:	781b      	ldrb	r3, [r3, #0]
 800243a:	2b01      	cmp	r3, #1
 800243c:	d111      	bne.n	8002462 <StartMemory0+0x3e>
			//Update iwdg_flag
			iwdg_flag = 1;
 800243e:	4b0d      	ldr	r3, [pc, #52]	; (8002474 <StartMemory0+0x50>)
 8002440:	2201      	movs	r2, #1
 8002442:	701a      	strb	r2, [r3, #0]
			flash_flags_buffer[IWDG_FLAG_OFFSET] = iwdg_flag;
 8002444:	4b0b      	ldr	r3, [pc, #44]	; (8002474 <StartMemory0+0x50>)
 8002446:	781a      	ldrb	r2, [r3, #0]
 8002448:	4b0b      	ldr	r3, [pc, #44]	; (8002478 <StartMemory0+0x54>)
 800244a:	709a      	strb	r2, [r3, #2]
			W25qxx_EraseSector(1);
 800244c:	2001      	movs	r0, #1
 800244e:	f001 fe25 	bl	800409c <W25qxx_EraseSector>
			W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8002452:	2303      	movs	r3, #3
 8002454:	2200      	movs	r2, #0
 8002456:	2101      	movs	r1, #1
 8002458:	4807      	ldr	r0, [pc, #28]	; (8002478 <StartMemory0+0x54>)
 800245a:	f001 ff69 	bl	8004330 <W25qxx_WriteSector>

			//Reset to deactivate IWDG
			NVIC_SystemReset();
 800245e:	f7ff f935 	bl	80016cc <__NVIC_SystemReset>
		}

		  //osDelay(1000/DATA_FREQ);
		osDelay(3000);
 8002462:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002466:	f00b fd68 	bl	800df3a <osDelay>
		  if (flagA==1){
 800246a:	e7e4      	b.n	8002436 <StartMemory0+0x12>
 800246c:	20005b90 	.word	0x20005b90
 8002470:	20000518 	.word	0x20000518
 8002474:	200002e7 	.word	0x200002e7
 8002478:	20005b8c 	.word	0x20005b8c

0800247c <StartEjection1>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartEjection1 */
void StartEjection1(void *argument)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b0c2      	sub	sp, #264	; 0x108
 8002480:	af00      	add	r7, sp, #0
 8002482:	1d3b      	adds	r3, r7, #4
 8002484:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartEjection1 */

	osThreadExit();
 8002486:	f00b fd52 	bl	800df2e <osThreadExit>

0800248a <StartTelemetry2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTelemetry2 */
void StartTelemetry2(void *argument)
{
 800248a:	b580      	push	{r7, lr}
 800248c:	b082      	sub	sp, #8
 800248e:	af00      	add	r7, sp, #0
 8002490:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTelemetry2 */

	osThreadExit();
 8002492:	f00b fd4c 	bl	800df2e <osThreadExit>
	...

08002498 <StartSensors3>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSensors3 */
void StartSensors3(void *argument)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b082      	sub	sp, #8
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSensors3 */

	//osThreadExit();

	//Add thread id to the list
	threadID[3]=osThreadGetId();
 80024a0:	f00b fd3a 	bl	800df18 <osThreadGetId>
 80024a4:	4603      	mov	r3, r0
 80024a6:	4a18      	ldr	r2, [pc, #96]	; (8002508 <StartSensors3+0x70>)
 80024a8:	60d3      	str	r3, [r2, #12]

  for(;;)
  {

	  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, SET);
 80024aa:	2201      	movs	r2, #1
 80024ac:	2102      	movs	r1, #2
 80024ae:	4817      	ldr	r0, [pc, #92]	; (800250c <StartSensors3+0x74>)
 80024b0:	f006 fa66 	bl	8008980 <HAL_GPIO_WritePin>


	  //GPS
	  GPS_Poll(&latitude, &longitude, &time);
 80024b4:	4a16      	ldr	r2, [pc, #88]	; (8002510 <StartSensors3+0x78>)
 80024b6:	4917      	ldr	r1, [pc, #92]	; (8002514 <StartSensors3+0x7c>)
 80024b8:	4817      	ldr	r0, [pc, #92]	; (8002518 <StartSensors3+0x80>)
 80024ba:	f000 fee1 	bl	8003280 <GPS_Poll>

  	  //LSM6DSR
  	  MRT_LSM6DSR_getAcceleration(lsm_ctx,acceleration_mg);
 80024be:	4a17      	ldr	r2, [pc, #92]	; (800251c <StartSensors3+0x84>)
 80024c0:	4b17      	ldr	r3, [pc, #92]	; (8002520 <StartSensors3+0x88>)
 80024c2:	ca07      	ldmia	r2, {r0, r1, r2}
 80024c4:	f7fe ff04 	bl	80012d0 <MRT_LSM6DSR_getAcceleration>
  	  MRT_LSM6DSR_getAngularRate(lsm_ctx,angular_rate_mdps);
 80024c8:	4a14      	ldr	r2, [pc, #80]	; (800251c <StartSensors3+0x84>)
 80024ca:	4b16      	ldr	r3, [pc, #88]	; (8002524 <StartSensors3+0x8c>)
 80024cc:	ca07      	ldmia	r2, {r0, r1, r2}
 80024ce:	f7fe ff6f 	bl	80013b0 <MRT_LSM6DSR_getAngularRate>
	  MRT_LSM6DSR_getTemperature(lsm_ctx,&lsm_temperature_degC);
 80024d2:	4a12      	ldr	r2, [pc, #72]	; (800251c <StartSensors3+0x84>)
 80024d4:	4b14      	ldr	r3, [pc, #80]	; (8002528 <StartSensors3+0x90>)
 80024d6:	ca07      	ldmia	r2, {r0, r1, r2}
 80024d8:	f7fe ff40 	bl	800135c <MRT_LSM6DSR_getTemperature>

	  //LPS22HH
  	  MRT_LPS22HH_getPressure(lps_ctx,&pressure_hPa);
 80024dc:	4a13      	ldr	r2, [pc, #76]	; (800252c <StartSensors3+0x94>)
 80024de:	4b14      	ldr	r3, [pc, #80]	; (8002530 <StartSensors3+0x98>)
 80024e0:	ca07      	ldmia	r2, {r0, r1, r2}
 80024e2:	f7ff f863 	bl	80015ac <MRT_LPS22HH_getPressure>
	  MRT_LPS22HH_getTemperature(lps_ctx,&lps_temperature_degC);
 80024e6:	4a11      	ldr	r2, [pc, #68]	; (800252c <StartSensors3+0x94>)
 80024e8:	4b12      	ldr	r3, [pc, #72]	; (8002534 <StartSensors3+0x9c>)
 80024ea:	ca07      	ldmia	r2, {r0, r1, r2}
 80024ec:	f7ff f88a 	bl	8001604 <MRT_LPS22HH_getTemperature>

	  //TODO Pressure tank (just use an analog sensor if you don't have it)


	  //Thermocouple
	  Max31855_Read_Temp();
 80024f0:	f005 fc02 	bl	8007cf8 <Max31855_Read_Temp>

	  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, RESET);
 80024f4:	2200      	movs	r2, #0
 80024f6:	2102      	movs	r1, #2
 80024f8:	4804      	ldr	r0, [pc, #16]	; (800250c <StartSensors3+0x74>)
 80024fa:	f006 fa41 	bl	8008980 <HAL_GPIO_WritePin>

	  osDelay(1000/POLL_FREQ);
 80024fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002502:	f00b fd1a 	bl	800df3a <osDelay>
	  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, SET);
 8002506:	e7d0      	b.n	80024aa <StartSensors3+0x12>
 8002508:	20005b90 	.word	0x20005b90
 800250c:	40020800 	.word	0x40020800
 8002510:	20005eac 	.word	0x20005eac
 8002514:	20005e40 	.word	0x20005e40
 8002518:	20005f48 	.word	0x20005f48
 800251c:	20005fa8 	.word	0x20005fa8
 8002520:	200002c0 	.word	0x200002c0
 8002524:	200002cc 	.word	0x200002cc
 8002528:	200002d8 	.word	0x200002d8
 800252c:	20005f9c 	.word	0x20005f9c
 8002530:	200002b8 	.word	0x200002b8
 8002534:	200002bc 	.word	0x200002bc

08002538 <StartPropulsion4>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPropulsion4 */
void StartPropulsion4(void *argument)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b082      	sub	sp, #8
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartPropulsion4 */

	osThreadExit();
 8002540:	f00b fcf5 	bl	800df2e <osThreadExit>

08002544 <StartPrinting>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPrinting */
void StartPrinting(void *argument)
{
 8002544:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002548:	b0c6      	sub	sp, #280	; 0x118
 800254a:	af04      	add	r7, sp, #16
 800254c:	1d3b      	adds	r3, r7, #4
 800254e:	6018      	str	r0, [r3, #0]
	char buffer[TX_BUF_DIM];

  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, SET);
 8002550:	2201      	movs	r2, #1
 8002552:	2108      	movs	r1, #8
 8002554:	4898      	ldr	r0, [pc, #608]	; (80027b8 <StartPrinting+0x274>)
 8002556:	f006 fa13 	bl	8008980 <HAL_GPIO_WritePin>

	  //GPS
  	  /*
  	   * TODO HOW DO WE RESET THE TIME
  	   */
	  memset(gps_data, 0, GPS_DATA_BUF_DIM);
 800255a:	2264      	movs	r2, #100	; 0x64
 800255c:	2100      	movs	r1, #0
 800255e:	4897      	ldr	r0, [pc, #604]	; (80027bc <StartPrinting+0x278>)
 8002560:	f00e fcbc 	bl	8010edc <memset>
	  sprintf(gps_data,"Alt: %.2f   Long: %.2f   Time: %.0f\r\n",latitude, longitude, time);
 8002564:	4b96      	ldr	r3, [pc, #600]	; (80027c0 <StartPrinting+0x27c>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4618      	mov	r0, r3
 800256a:	f7fe f80d 	bl	8000588 <__aeabi_f2d>
 800256e:	4680      	mov	r8, r0
 8002570:	4689      	mov	r9, r1
 8002572:	4b94      	ldr	r3, [pc, #592]	; (80027c4 <StartPrinting+0x280>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4618      	mov	r0, r3
 8002578:	f7fe f806 	bl	8000588 <__aeabi_f2d>
 800257c:	4604      	mov	r4, r0
 800257e:	460d      	mov	r5, r1
 8002580:	4b91      	ldr	r3, [pc, #580]	; (80027c8 <StartPrinting+0x284>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4618      	mov	r0, r3
 8002586:	f7fd ffff 	bl	8000588 <__aeabi_f2d>
 800258a:	4602      	mov	r2, r0
 800258c:	460b      	mov	r3, r1
 800258e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002592:	e9cd 4500 	strd	r4, r5, [sp]
 8002596:	4642      	mov	r2, r8
 8002598:	464b      	mov	r3, r9
 800259a:	498c      	ldr	r1, [pc, #560]	; (80027cc <StartPrinting+0x288>)
 800259c:	4887      	ldr	r0, [pc, #540]	; (80027bc <StartPrinting+0x278>)
 800259e:	f00f ff99 	bl	80124d4 <siprintf>
	  HAL_UART_Transmit(&DEBUG_UART,gps_data,strlen(gps_data),HAL_MAX_DELAY);
 80025a2:	4886      	ldr	r0, [pc, #536]	; (80027bc <StartPrinting+0x278>)
 80025a4:	f7fd fe2e 	bl	8000204 <strlen>
 80025a8:	4603      	mov	r3, r0
 80025aa:	b29a      	uxth	r2, r3
 80025ac:	f04f 33ff 	mov.w	r3, #4294967295
 80025b0:	4982      	ldr	r1, [pc, #520]	; (80027bc <StartPrinting+0x278>)
 80025b2:	4887      	ldr	r0, [pc, #540]	; (80027d0 <StartPrinting+0x28c>)
 80025b4:	f00a fb2b 	bl	800cc0e <HAL_UART_Transmit>

  	  //LSM6DSR
  	  memset(buffer, 0, TX_BUF_DIM);
 80025b8:	f107 0308 	add.w	r3, r7, #8
 80025bc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80025c0:	2100      	movs	r1, #0
 80025c2:	4618      	mov	r0, r3
 80025c4:	f00e fc8a 	bl	8010edc <memset>
  	  sprintf(buffer, "Acceleration [mg]:%4.2f\t%4.2f\t%4.2f\r\n",acceleration_mg[0], acceleration_mg[1], acceleration_mg[2]);
 80025c8:	4b82      	ldr	r3, [pc, #520]	; (80027d4 <StartPrinting+0x290>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7fd ffdb 	bl	8000588 <__aeabi_f2d>
 80025d2:	4680      	mov	r8, r0
 80025d4:	4689      	mov	r9, r1
 80025d6:	4b7f      	ldr	r3, [pc, #508]	; (80027d4 <StartPrinting+0x290>)
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	4618      	mov	r0, r3
 80025dc:	f7fd ffd4 	bl	8000588 <__aeabi_f2d>
 80025e0:	4604      	mov	r4, r0
 80025e2:	460d      	mov	r5, r1
 80025e4:	4b7b      	ldr	r3, [pc, #492]	; (80027d4 <StartPrinting+0x290>)
 80025e6:	689b      	ldr	r3, [r3, #8]
 80025e8:	4618      	mov	r0, r3
 80025ea:	f7fd ffcd 	bl	8000588 <__aeabi_f2d>
 80025ee:	4602      	mov	r2, r0
 80025f0:	460b      	mov	r3, r1
 80025f2:	f107 0008 	add.w	r0, r7, #8
 80025f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80025fa:	e9cd 4500 	strd	r4, r5, [sp]
 80025fe:	4642      	mov	r2, r8
 8002600:	464b      	mov	r3, r9
 8002602:	4975      	ldr	r1, [pc, #468]	; (80027d8 <StartPrinting+0x294>)
 8002604:	f00f ff66 	bl	80124d4 <siprintf>
  	  HAL_UART_Transmit(&DEBUG_UART, buffer, strlen(buffer), HAL_MAX_DELAY);
 8002608:	f107 0308 	add.w	r3, r7, #8
 800260c:	4618      	mov	r0, r3
 800260e:	f7fd fdf9 	bl	8000204 <strlen>
 8002612:	4603      	mov	r3, r0
 8002614:	b29a      	uxth	r2, r3
 8002616:	f107 0108 	add.w	r1, r7, #8
 800261a:	f04f 33ff 	mov.w	r3, #4294967295
 800261e:	486c      	ldr	r0, [pc, #432]	; (80027d0 <StartPrinting+0x28c>)
 8002620:	f00a faf5 	bl	800cc0e <HAL_UART_Transmit>

  	  /*
  	   * TODO NEEDS FILTERING BUT WORKS (maybe acceleration needs filtering too)
  	   */
  	  memset(buffer, 0, TX_BUF_DIM);
 8002624:	f107 0308 	add.w	r3, r7, #8
 8002628:	f44f 7280 	mov.w	r2, #256	; 0x100
 800262c:	2100      	movs	r1, #0
 800262e:	4618      	mov	r0, r3
 8002630:	f00e fc54 	bl	8010edc <memset>
  	  sprintf(buffer,"Angular rate [mdps]:%4.2f\t%4.2f\t%4.2f\r\n",angular_rate_mdps[0], angular_rate_mdps[1], angular_rate_mdps[2]);
 8002634:	4b69      	ldr	r3, [pc, #420]	; (80027dc <StartPrinting+0x298>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4618      	mov	r0, r3
 800263a:	f7fd ffa5 	bl	8000588 <__aeabi_f2d>
 800263e:	4680      	mov	r8, r0
 8002640:	4689      	mov	r9, r1
 8002642:	4b66      	ldr	r3, [pc, #408]	; (80027dc <StartPrinting+0x298>)
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	4618      	mov	r0, r3
 8002648:	f7fd ff9e 	bl	8000588 <__aeabi_f2d>
 800264c:	4604      	mov	r4, r0
 800264e:	460d      	mov	r5, r1
 8002650:	4b62      	ldr	r3, [pc, #392]	; (80027dc <StartPrinting+0x298>)
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	4618      	mov	r0, r3
 8002656:	f7fd ff97 	bl	8000588 <__aeabi_f2d>
 800265a:	4602      	mov	r2, r0
 800265c:	460b      	mov	r3, r1
 800265e:	f107 0008 	add.w	r0, r7, #8
 8002662:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002666:	e9cd 4500 	strd	r4, r5, [sp]
 800266a:	4642      	mov	r2, r8
 800266c:	464b      	mov	r3, r9
 800266e:	495c      	ldr	r1, [pc, #368]	; (80027e0 <StartPrinting+0x29c>)
 8002670:	f00f ff30 	bl	80124d4 <siprintf>
  	  HAL_UART_Transmit(&DEBUG_UART, buffer, strlen(buffer), HAL_MAX_DELAY);
 8002674:	f107 0308 	add.w	r3, r7, #8
 8002678:	4618      	mov	r0, r3
 800267a:	f7fd fdc3 	bl	8000204 <strlen>
 800267e:	4603      	mov	r3, r0
 8002680:	b29a      	uxth	r2, r3
 8002682:	f107 0108 	add.w	r1, r7, #8
 8002686:	f04f 33ff 	mov.w	r3, #4294967295
 800268a:	4851      	ldr	r0, [pc, #324]	; (80027d0 <StartPrinting+0x28c>)
 800268c:	f00a fabf 	bl	800cc0e <HAL_UART_Transmit>

	  memset(buffer, 0, TX_BUF_DIM);
 8002690:	f107 0308 	add.w	r3, r7, #8
 8002694:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002698:	2100      	movs	r1, #0
 800269a:	4618      	mov	r0, r3
 800269c:	f00e fc1e 	bl	8010edc <memset>
	  sprintf(buffer, "Temperature [degC]:%6.2f\r\n", lsm_temperature_degC);
 80026a0:	4b50      	ldr	r3, [pc, #320]	; (80027e4 <StartPrinting+0x2a0>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4618      	mov	r0, r3
 80026a6:	f7fd ff6f 	bl	8000588 <__aeabi_f2d>
 80026aa:	4602      	mov	r2, r0
 80026ac:	460b      	mov	r3, r1
 80026ae:	f107 0008 	add.w	r0, r7, #8
 80026b2:	494d      	ldr	r1, [pc, #308]	; (80027e8 <StartPrinting+0x2a4>)
 80026b4:	f00f ff0e 	bl	80124d4 <siprintf>
	  HAL_UART_Transmit(&DEBUG_UART, buffer, strlen(buffer), HAL_MAX_DELAY);
 80026b8:	f107 0308 	add.w	r3, r7, #8
 80026bc:	4618      	mov	r0, r3
 80026be:	f7fd fda1 	bl	8000204 <strlen>
 80026c2:	4603      	mov	r3, r0
 80026c4:	b29a      	uxth	r2, r3
 80026c6:	f107 0108 	add.w	r1, r7, #8
 80026ca:	f04f 33ff 	mov.w	r3, #4294967295
 80026ce:	4840      	ldr	r0, [pc, #256]	; (80027d0 <StartPrinting+0x28c>)
 80026d0:	f00a fa9d 	bl	800cc0e <HAL_UART_Transmit>


	  //LPS22HH
  	  memset(buffer, 0, TX_BUF_DIM);
 80026d4:	f107 0308 	add.w	r3, r7, #8
 80026d8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80026dc:	2100      	movs	r1, #0
 80026de:	4618      	mov	r0, r3
 80026e0:	f00e fbfc 	bl	8010edc <memset>
  	  sprintf(buffer,"Pressure [hPa]:%6.2f\r\n",pressure_hPa);
 80026e4:	4b41      	ldr	r3, [pc, #260]	; (80027ec <StartPrinting+0x2a8>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4618      	mov	r0, r3
 80026ea:	f7fd ff4d 	bl	8000588 <__aeabi_f2d>
 80026ee:	4602      	mov	r2, r0
 80026f0:	460b      	mov	r3, r1
 80026f2:	f107 0008 	add.w	r0, r7, #8
 80026f6:	493e      	ldr	r1, [pc, #248]	; (80027f0 <StartPrinting+0x2ac>)
 80026f8:	f00f feec 	bl	80124d4 <siprintf>
  	  HAL_UART_Transmit(&DEBUG_UART, buffer, strlen(buffer), HAL_MAX_DELAY);
 80026fc:	f107 0308 	add.w	r3, r7, #8
 8002700:	4618      	mov	r0, r3
 8002702:	f7fd fd7f 	bl	8000204 <strlen>
 8002706:	4603      	mov	r3, r0
 8002708:	b29a      	uxth	r2, r3
 800270a:	f107 0108 	add.w	r1, r7, #8
 800270e:	f04f 33ff 	mov.w	r3, #4294967295
 8002712:	482f      	ldr	r0, [pc, #188]	; (80027d0 <StartPrinting+0x28c>)
 8002714:	f00a fa7b 	bl	800cc0e <HAL_UART_Transmit>

	  memset(buffer, 0, TX_BUF_DIM);
 8002718:	f107 0308 	add.w	r3, r7, #8
 800271c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002720:	2100      	movs	r1, #0
 8002722:	4618      	mov	r0, r3
 8002724:	f00e fbda 	bl	8010edc <memset>
	  sprintf(buffer, "Temperature [degC]:%6.2f\r\n", lps_temperature_degC);
 8002728:	4b32      	ldr	r3, [pc, #200]	; (80027f4 <StartPrinting+0x2b0>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4618      	mov	r0, r3
 800272e:	f7fd ff2b 	bl	8000588 <__aeabi_f2d>
 8002732:	4602      	mov	r2, r0
 8002734:	460b      	mov	r3, r1
 8002736:	f107 0008 	add.w	r0, r7, #8
 800273a:	492b      	ldr	r1, [pc, #172]	; (80027e8 <StartPrinting+0x2a4>)
 800273c:	f00f feca 	bl	80124d4 <siprintf>
	  HAL_UART_Transmit(&DEBUG_UART, buffer, strlen(buffer), HAL_MAX_DELAY);
 8002740:	f107 0308 	add.w	r3, r7, #8
 8002744:	4618      	mov	r0, r3
 8002746:	f7fd fd5d 	bl	8000204 <strlen>
 800274a:	4603      	mov	r3, r0
 800274c:	b29a      	uxth	r2, r3
 800274e:	f107 0108 	add.w	r1, r7, #8
 8002752:	f04f 33ff 	mov.w	r3, #4294967295
 8002756:	481e      	ldr	r0, [pc, #120]	; (80027d0 <StartPrinting+0x28c>)
 8002758:	f00a fa59 	bl	800cc0e <HAL_UART_Transmit>


	  //Thermocouple
	  memset(buffer, 0, TX_BUF_DIM);
 800275c:	f107 0308 	add.w	r3, r7, #8
 8002760:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002764:	2100      	movs	r1, #0
 8002766:	4618      	mov	r0, r3
 8002768:	f00e fbb8 	bl	8010edc <memset>
	  sprintf(buffer, "Thermocouple temperature [degC]: %6.2f\r\n", THERMO_TEMP);
 800276c:	4b22      	ldr	r3, [pc, #136]	; (80027f8 <StartPrinting+0x2b4>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4618      	mov	r0, r3
 8002772:	f7fd ff09 	bl	8000588 <__aeabi_f2d>
 8002776:	4602      	mov	r2, r0
 8002778:	460b      	mov	r3, r1
 800277a:	f107 0008 	add.w	r0, r7, #8
 800277e:	491f      	ldr	r1, [pc, #124]	; (80027fc <StartPrinting+0x2b8>)
 8002780:	f00f fea8 	bl	80124d4 <siprintf>
	  HAL_UART_Transmit(&DEBUG_UART, buffer, strlen(buffer), HAL_MAX_DELAY);
 8002784:	f107 0308 	add.w	r3, r7, #8
 8002788:	4618      	mov	r0, r3
 800278a:	f7fd fd3b 	bl	8000204 <strlen>
 800278e:	4603      	mov	r3, r0
 8002790:	b29a      	uxth	r2, r3
 8002792:	f107 0108 	add.w	r1, r7, #8
 8002796:	f04f 33ff 	mov.w	r3, #4294967295
 800279a:	480d      	ldr	r0, [pc, #52]	; (80027d0 <StartPrinting+0x28c>)
 800279c:	f00a fa37 	bl	800cc0e <HAL_UART_Transmit>


	  //Iridium
	  MRT_Static_Iridium_getTime(); //TODO Can get stuck for some time (SHOULD CHANGE TIMEOUT)
 80027a0:	f003 fd6c 	bl	800627c <MRT_Static_Iridium_getTime>

	  HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, RESET);
 80027a4:	2200      	movs	r2, #0
 80027a6:	2108      	movs	r1, #8
 80027a8:	4803      	ldr	r0, [pc, #12]	; (80027b8 <StartPrinting+0x274>)
 80027aa:	f006 f8e9 	bl	8008980 <HAL_GPIO_WritePin>

	  osDelay(1000/SEND_FREQ);
 80027ae:	2064      	movs	r0, #100	; 0x64
 80027b0:	f00b fbc3 	bl	800df3a <osDelay>
  {
 80027b4:	e6cc      	b.n	8002550 <StartPrinting+0xc>
 80027b6:	bf00      	nop
 80027b8:	40020800 	.word	0x40020800
 80027bc:	20005e48 	.word	0x20005e48
 80027c0:	20005f48 	.word	0x20005f48
 80027c4:	20005e40 	.word	0x20005e40
 80027c8:	20005eac 	.word	0x20005eac
 80027cc:	08016c34 	.word	0x08016c34
 80027d0:	20005ebc 	.word	0x20005ebc
 80027d4:	200002c0 	.word	0x200002c0
 80027d8:	08016c5c 	.word	0x08016c5c
 80027dc:	200002cc 	.word	0x200002cc
 80027e0:	08016c84 	.word	0x08016c84
 80027e4:	200002d8 	.word	0x200002d8
 80027e8:	08016cac 	.word	0x08016cac
 80027ec:	200002b8 	.word	0x200002b8
 80027f0:	08016cc8 	.word	0x08016cc8
 80027f4:	200002bc 	.word	0x200002bc
 80027f8:	20005f4c 	.word	0x20005f4c
 80027fc:	08016ce0 	.word	0x08016ce0

08002800 <StartWatchDog>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartWatchDog */
void StartWatchDog(void *argument)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b0c4      	sub	sp, #272	; 0x110
 8002804:	af02      	add	r7, sp, #8
 8002806:	1d3b      	adds	r3, r7, #4
 8002808:	6018      	str	r0, [r3, #0]

	char buffer[TX_BUF_DIM];
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, SET);
 800280a:	2201      	movs	r2, #1
 800280c:	2104      	movs	r1, #4
 800280e:	4820      	ldr	r0, [pc, #128]	; (8002890 <StartWatchDog+0x90>)
 8002810:	f006 f8b6 	bl	8008980 <HAL_GPIO_WritePin>
	 HAL_IWDG_Refresh(&hiwdg);
 8002814:	481f      	ldr	r0, [pc, #124]	; (8002894 <StartWatchDog+0x94>)
 8002816:	f007 f997 	bl	8009b48 <HAL_IWDG_Refresh>

	 HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800281a:	2200      	movs	r2, #0
 800281c:	491e      	ldr	r1, [pc, #120]	; (8002898 <StartWatchDog+0x98>)
 800281e:	481f      	ldr	r0, [pc, #124]	; (800289c <StartWatchDog+0x9c>)
 8002820:	f008 f990 	bl	800ab44 <HAL_RTC_GetTime>
	 HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8002824:	2200      	movs	r2, #0
 8002826:	491e      	ldr	r1, [pc, #120]	; (80028a0 <StartWatchDog+0xa0>)
 8002828:	481c      	ldr	r0, [pc, #112]	; (800289c <StartWatchDog+0x9c>)
 800282a:	f008 fa90 	bl	800ad4e <HAL_RTC_GetDate>


	  memset(buffer, 0, TX_BUF_DIM);
 800282e:	f107 0308 	add.w	r3, r7, #8
 8002832:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002836:	2100      	movs	r1, #0
 8002838:	4618      	mov	r0, r3
 800283a:	f00e fb4f 	bl	8010edc <memset>
	  sprintf(buffer, "Time: %i:%i:%i	Date: \r\n", sTime.Hours,sTime.Minutes,sTime.Seconds);
 800283e:	4b16      	ldr	r3, [pc, #88]	; (8002898 <StartWatchDog+0x98>)
 8002840:	781b      	ldrb	r3, [r3, #0]
 8002842:	461a      	mov	r2, r3
 8002844:	4b14      	ldr	r3, [pc, #80]	; (8002898 <StartWatchDog+0x98>)
 8002846:	785b      	ldrb	r3, [r3, #1]
 8002848:	4619      	mov	r1, r3
 800284a:	4b13      	ldr	r3, [pc, #76]	; (8002898 <StartWatchDog+0x98>)
 800284c:	789b      	ldrb	r3, [r3, #2]
 800284e:	f107 0008 	add.w	r0, r7, #8
 8002852:	9300      	str	r3, [sp, #0]
 8002854:	460b      	mov	r3, r1
 8002856:	4913      	ldr	r1, [pc, #76]	; (80028a4 <StartWatchDog+0xa4>)
 8002858:	f00f fe3c 	bl	80124d4 <siprintf>
	  HAL_UART_Transmit(&DEBUG_UART, buffer, strlen(buffer), HAL_MAX_DELAY);
 800285c:	f107 0308 	add.w	r3, r7, #8
 8002860:	4618      	mov	r0, r3
 8002862:	f7fd fccf 	bl	8000204 <strlen>
 8002866:	4603      	mov	r3, r0
 8002868:	b29a      	uxth	r2, r3
 800286a:	f107 0108 	add.w	r1, r7, #8
 800286e:	f04f 33ff 	mov.w	r3, #4294967295
 8002872:	480d      	ldr	r0, [pc, #52]	; (80028a8 <StartWatchDog+0xa8>)
 8002874:	f00a f9cb 	bl	800cc0e <HAL_UART_Transmit>


	  //Save the time
	  MRT_saveRTCTime();
 8002878:	f001 f9a4 	bl	8003bc4 <MRT_saveRTCTime>

	  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, RESET);
 800287c:	2200      	movs	r2, #0
 800287e:	2104      	movs	r1, #4
 8002880:	4803      	ldr	r0, [pc, #12]	; (8002890 <StartWatchDog+0x90>)
 8002882:	f006 f87d 	bl	8008980 <HAL_GPIO_WritePin>

	  osDelay(1000/WD_FREQ);
 8002886:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800288a:	f00b fb56 	bl	800df3a <osDelay>
  {
 800288e:	e7bc      	b.n	800280a <StartWatchDog+0xa>
 8002890:	40020800 	.word	0x40020800
 8002894:	20005bf8 	.word	0x20005bf8
 8002898:	2000051c 	.word	0x2000051c
 800289c:	20005e20 	.word	0x20005e20
 80028a0:	20000530 	.word	0x20000530
 80028a4:	08016d0c 	.word	0x08016d0c
 80028a8:	20005ebc 	.word	0x20005ebc

080028ac <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b082      	sub	sp, #8
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a04      	ldr	r2, [pc, #16]	; (80028cc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d101      	bne.n	80028c2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80028be:	f005 fad1 	bl	8007e64 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80028c2:	bf00      	nop
 80028c4:	3708      	adds	r7, #8
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop
 80028cc:	40001000 	.word	0x40001000

080028d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80028d0:	b480      	push	{r7}
 80028d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80028d4:	bf00      	nop
 80028d6:	46bd      	mov	sp, r7
 80028d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028dc:	4770      	bx	lr
	...

080028e0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b082      	sub	sp, #8
 80028e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028e6:	2300      	movs	r3, #0
 80028e8:	607b      	str	r3, [r7, #4]
 80028ea:	4b12      	ldr	r3, [pc, #72]	; (8002934 <HAL_MspInit+0x54>)
 80028ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ee:	4a11      	ldr	r2, [pc, #68]	; (8002934 <HAL_MspInit+0x54>)
 80028f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028f4:	6453      	str	r3, [r2, #68]	; 0x44
 80028f6:	4b0f      	ldr	r3, [pc, #60]	; (8002934 <HAL_MspInit+0x54>)
 80028f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028fe:	607b      	str	r3, [r7, #4]
 8002900:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002902:	2300      	movs	r3, #0
 8002904:	603b      	str	r3, [r7, #0]
 8002906:	4b0b      	ldr	r3, [pc, #44]	; (8002934 <HAL_MspInit+0x54>)
 8002908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800290a:	4a0a      	ldr	r2, [pc, #40]	; (8002934 <HAL_MspInit+0x54>)
 800290c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002910:	6413      	str	r3, [r2, #64]	; 0x40
 8002912:	4b08      	ldr	r3, [pc, #32]	; (8002934 <HAL_MspInit+0x54>)
 8002914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002916:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800291a:	603b      	str	r3, [r7, #0]
 800291c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800291e:	2200      	movs	r2, #0
 8002920:	210f      	movs	r1, #15
 8002922:	f06f 0001 	mvn.w	r0, #1
 8002926:	f005 fe2f 	bl	8008588 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800292a:	bf00      	nop
 800292c:	3708      	adds	r7, #8
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	40023800 	.word	0x40023800

08002938 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b08a      	sub	sp, #40	; 0x28
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002940:	f107 0314 	add.w	r3, r7, #20
 8002944:	2200      	movs	r2, #0
 8002946:	601a      	str	r2, [r3, #0]
 8002948:	605a      	str	r2, [r3, #4]
 800294a:	609a      	str	r2, [r3, #8]
 800294c:	60da      	str	r2, [r3, #12]
 800294e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a17      	ldr	r2, [pc, #92]	; (80029b4 <HAL_ADC_MspInit+0x7c>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d127      	bne.n	80029aa <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800295a:	2300      	movs	r3, #0
 800295c:	613b      	str	r3, [r7, #16]
 800295e:	4b16      	ldr	r3, [pc, #88]	; (80029b8 <HAL_ADC_MspInit+0x80>)
 8002960:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002962:	4a15      	ldr	r2, [pc, #84]	; (80029b8 <HAL_ADC_MspInit+0x80>)
 8002964:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002968:	6453      	str	r3, [r2, #68]	; 0x44
 800296a:	4b13      	ldr	r3, [pc, #76]	; (80029b8 <HAL_ADC_MspInit+0x80>)
 800296c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800296e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002972:	613b      	str	r3, [r7, #16]
 8002974:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002976:	2300      	movs	r3, #0
 8002978:	60fb      	str	r3, [r7, #12]
 800297a:	4b0f      	ldr	r3, [pc, #60]	; (80029b8 <HAL_ADC_MspInit+0x80>)
 800297c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800297e:	4a0e      	ldr	r2, [pc, #56]	; (80029b8 <HAL_ADC_MspInit+0x80>)
 8002980:	f043 0301 	orr.w	r3, r3, #1
 8002984:	6313      	str	r3, [r2, #48]	; 0x30
 8002986:	4b0c      	ldr	r3, [pc, #48]	; (80029b8 <HAL_ADC_MspInit+0x80>)
 8002988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800298a:	f003 0301 	and.w	r3, r3, #1
 800298e:	60fb      	str	r3, [r7, #12]
 8002990:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = ADC1_IN6_PropulsionPressureTransducer_Pin;
 8002992:	2340      	movs	r3, #64	; 0x40
 8002994:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002996:	2303      	movs	r3, #3
 8002998:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800299a:	2300      	movs	r3, #0
 800299c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC1_IN6_PropulsionPressureTransducer_GPIO_Port, &GPIO_InitStruct);
 800299e:	f107 0314 	add.w	r3, r7, #20
 80029a2:	4619      	mov	r1, r3
 80029a4:	4805      	ldr	r0, [pc, #20]	; (80029bc <HAL_ADC_MspInit+0x84>)
 80029a6:	f005 fe27 	bl	80085f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80029aa:	bf00      	nop
 80029ac:	3728      	adds	r7, #40	; 0x28
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	40012000 	.word	0x40012000
 80029b8:	40023800 	.word	0x40023800
 80029bc:	40020000 	.word	0x40020000

080029c0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b08e      	sub	sp, #56	; 0x38
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029cc:	2200      	movs	r2, #0
 80029ce:	601a      	str	r2, [r3, #0]
 80029d0:	605a      	str	r2, [r3, #4]
 80029d2:	609a      	str	r2, [r3, #8]
 80029d4:	60da      	str	r2, [r3, #12]
 80029d6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a5c      	ldr	r2, [pc, #368]	; (8002b50 <HAL_I2C_MspInit+0x190>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d12d      	bne.n	8002a3e <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029e2:	2300      	movs	r3, #0
 80029e4:	623b      	str	r3, [r7, #32]
 80029e6:	4b5b      	ldr	r3, [pc, #364]	; (8002b54 <HAL_I2C_MspInit+0x194>)
 80029e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ea:	4a5a      	ldr	r2, [pc, #360]	; (8002b54 <HAL_I2C_MspInit+0x194>)
 80029ec:	f043 0302 	orr.w	r3, r3, #2
 80029f0:	6313      	str	r3, [r2, #48]	; 0x30
 80029f2:	4b58      	ldr	r3, [pc, #352]	; (8002b54 <HAL_I2C_MspInit+0x194>)
 80029f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029f6:	f003 0302 	and.w	r3, r3, #2
 80029fa:	623b      	str	r3, [r7, #32]
 80029fc:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80029fe:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002a02:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a04:	2312      	movs	r3, #18
 8002a06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a0c:	2303      	movs	r3, #3
 8002a0e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002a10:	2304      	movs	r3, #4
 8002a12:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a18:	4619      	mov	r1, r3
 8002a1a:	484f      	ldr	r0, [pc, #316]	; (8002b58 <HAL_I2C_MspInit+0x198>)
 8002a1c:	f005 fdec 	bl	80085f8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002a20:	2300      	movs	r3, #0
 8002a22:	61fb      	str	r3, [r7, #28]
 8002a24:	4b4b      	ldr	r3, [pc, #300]	; (8002b54 <HAL_I2C_MspInit+0x194>)
 8002a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a28:	4a4a      	ldr	r2, [pc, #296]	; (8002b54 <HAL_I2C_MspInit+0x194>)
 8002a2a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a2e:	6413      	str	r3, [r2, #64]	; 0x40
 8002a30:	4b48      	ldr	r3, [pc, #288]	; (8002b54 <HAL_I2C_MspInit+0x194>)
 8002a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a38:	61fb      	str	r3, [r7, #28]
 8002a3a:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002a3c:	e083      	b.n	8002b46 <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C2)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a46      	ldr	r2, [pc, #280]	; (8002b5c <HAL_I2C_MspInit+0x19c>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d12d      	bne.n	8002aa4 <HAL_I2C_MspInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a48:	2300      	movs	r3, #0
 8002a4a:	61bb      	str	r3, [r7, #24]
 8002a4c:	4b41      	ldr	r3, [pc, #260]	; (8002b54 <HAL_I2C_MspInit+0x194>)
 8002a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a50:	4a40      	ldr	r2, [pc, #256]	; (8002b54 <HAL_I2C_MspInit+0x194>)
 8002a52:	f043 0302 	orr.w	r3, r3, #2
 8002a56:	6313      	str	r3, [r2, #48]	; 0x30
 8002a58:	4b3e      	ldr	r3, [pc, #248]	; (8002b54 <HAL_I2C_MspInit+0x194>)
 8002a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a5c:	f003 0302 	and.w	r3, r3, #2
 8002a60:	61bb      	str	r3, [r7, #24]
 8002a62:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002a64:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002a68:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a6a:	2312      	movs	r3, #18
 8002a6c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a72:	2303      	movs	r3, #3
 8002a74:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002a76:	2304      	movs	r3, #4
 8002a78:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a7e:	4619      	mov	r1, r3
 8002a80:	4835      	ldr	r0, [pc, #212]	; (8002b58 <HAL_I2C_MspInit+0x198>)
 8002a82:	f005 fdb9 	bl	80085f8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002a86:	2300      	movs	r3, #0
 8002a88:	617b      	str	r3, [r7, #20]
 8002a8a:	4b32      	ldr	r3, [pc, #200]	; (8002b54 <HAL_I2C_MspInit+0x194>)
 8002a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8e:	4a31      	ldr	r2, [pc, #196]	; (8002b54 <HAL_I2C_MspInit+0x194>)
 8002a90:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002a94:	6413      	str	r3, [r2, #64]	; 0x40
 8002a96:	4b2f      	ldr	r3, [pc, #188]	; (8002b54 <HAL_I2C_MspInit+0x194>)
 8002a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a9e:	617b      	str	r3, [r7, #20]
 8002aa0:	697b      	ldr	r3, [r7, #20]
}
 8002aa2:	e050      	b.n	8002b46 <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C3)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a2d      	ldr	r2, [pc, #180]	; (8002b60 <HAL_I2C_MspInit+0x1a0>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d14b      	bne.n	8002b46 <HAL_I2C_MspInit+0x186>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002aae:	2300      	movs	r3, #0
 8002ab0:	613b      	str	r3, [r7, #16]
 8002ab2:	4b28      	ldr	r3, [pc, #160]	; (8002b54 <HAL_I2C_MspInit+0x194>)
 8002ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab6:	4a27      	ldr	r2, [pc, #156]	; (8002b54 <HAL_I2C_MspInit+0x194>)
 8002ab8:	f043 0304 	orr.w	r3, r3, #4
 8002abc:	6313      	str	r3, [r2, #48]	; 0x30
 8002abe:	4b25      	ldr	r3, [pc, #148]	; (8002b54 <HAL_I2C_MspInit+0x194>)
 8002ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ac2:	f003 0304 	and.w	r3, r3, #4
 8002ac6:	613b      	str	r3, [r7, #16]
 8002ac8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aca:	2300      	movs	r3, #0
 8002acc:	60fb      	str	r3, [r7, #12]
 8002ace:	4b21      	ldr	r3, [pc, #132]	; (8002b54 <HAL_I2C_MspInit+0x194>)
 8002ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad2:	4a20      	ldr	r2, [pc, #128]	; (8002b54 <HAL_I2C_MspInit+0x194>)
 8002ad4:	f043 0301 	orr.w	r3, r3, #1
 8002ad8:	6313      	str	r3, [r2, #48]	; 0x30
 8002ada:	4b1e      	ldr	r3, [pc, #120]	; (8002b54 <HAL_I2C_MspInit+0x194>)
 8002adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ade:	f003 0301 	and.w	r3, r3, #1
 8002ae2:	60fb      	str	r3, [r7, #12]
 8002ae4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002ae6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002aea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002aec:	2312      	movs	r3, #18
 8002aee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002af0:	2301      	movs	r3, #1
 8002af2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002af4:	2303      	movs	r3, #3
 8002af6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002af8:	2304      	movs	r3, #4
 8002afa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002afc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b00:	4619      	mov	r1, r3
 8002b02:	4818      	ldr	r0, [pc, #96]	; (8002b64 <HAL_I2C_MspInit+0x1a4>)
 8002b04:	f005 fd78 	bl	80085f8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002b08:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b0c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b0e:	2312      	movs	r3, #18
 8002b10:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b12:	2301      	movs	r3, #1
 8002b14:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b16:	2303      	movs	r3, #3
 8002b18:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002b1a:	2304      	movs	r3, #4
 8002b1c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b22:	4619      	mov	r1, r3
 8002b24:	4810      	ldr	r0, [pc, #64]	; (8002b68 <HAL_I2C_MspInit+0x1a8>)
 8002b26:	f005 fd67 	bl	80085f8 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	60bb      	str	r3, [r7, #8]
 8002b2e:	4b09      	ldr	r3, [pc, #36]	; (8002b54 <HAL_I2C_MspInit+0x194>)
 8002b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b32:	4a08      	ldr	r2, [pc, #32]	; (8002b54 <HAL_I2C_MspInit+0x194>)
 8002b34:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002b38:	6413      	str	r3, [r2, #64]	; 0x40
 8002b3a:	4b06      	ldr	r3, [pc, #24]	; (8002b54 <HAL_I2C_MspInit+0x194>)
 8002b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b3e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002b42:	60bb      	str	r3, [r7, #8]
 8002b44:	68bb      	ldr	r3, [r7, #8]
}
 8002b46:	bf00      	nop
 8002b48:	3738      	adds	r7, #56	; 0x38
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	40005400 	.word	0x40005400
 8002b54:	40023800 	.word	0x40023800
 8002b58:	40020400 	.word	0x40020400
 8002b5c:	40005800 	.word	0x40005800
 8002b60:	40005c00 	.word	0x40005c00
 8002b64:	40020800 	.word	0x40020800
 8002b68:	40020000 	.word	0x40020000

08002b6c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b08e      	sub	sp, #56	; 0x38
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002b74:	f107 0308 	add.w	r3, r7, #8
 8002b78:	2230      	movs	r2, #48	; 0x30
 8002b7a:	2100      	movs	r1, #0
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f00e f9ad 	bl	8010edc <memset>
  if(hrtc->Instance==RTC)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a10      	ldr	r2, [pc, #64]	; (8002bc8 <HAL_RTC_MspInit+0x5c>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d119      	bne.n	8002bc0 <HAL_RTC_MspInit+0x54>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002b8c:	2320      	movs	r3, #32
 8002b8e:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002b90:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002b94:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b96:	f107 0308 	add.w	r3, r7, #8
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f007 fcc6 	bl	800a52c <HAL_RCCEx_PeriphCLKConfig>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d001      	beq.n	8002baa <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8002ba6:	f7ff fe93 	bl	80028d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002baa:	4b08      	ldr	r3, [pc, #32]	; (8002bcc <HAL_RTC_MspInit+0x60>)
 8002bac:	2201      	movs	r2, #1
 8002bae:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 5, 0);
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	2105      	movs	r1, #5
 8002bb4:	2029      	movs	r0, #41	; 0x29
 8002bb6:	f005 fce7 	bl	8008588 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8002bba:	2029      	movs	r0, #41	; 0x29
 8002bbc:	f005 fd00 	bl	80085c0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002bc0:	bf00      	nop
 8002bc2:	3738      	adds	r7, #56	; 0x38
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	40002800 	.word	0x40002800
 8002bcc:	42470e3c 	.word	0x42470e3c

08002bd0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b08e      	sub	sp, #56	; 0x38
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bd8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bdc:	2200      	movs	r2, #0
 8002bde:	601a      	str	r2, [r3, #0]
 8002be0:	605a      	str	r2, [r3, #4]
 8002be2:	609a      	str	r2, [r3, #8]
 8002be4:	60da      	str	r2, [r3, #12]
 8002be6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a4c      	ldr	r2, [pc, #304]	; (8002d20 <HAL_SPI_MspInit+0x150>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d12d      	bne.n	8002c4e <HAL_SPI_MspInit+0x7e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	623b      	str	r3, [r7, #32]
 8002bf6:	4b4b      	ldr	r3, [pc, #300]	; (8002d24 <HAL_SPI_MspInit+0x154>)
 8002bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bfa:	4a4a      	ldr	r2, [pc, #296]	; (8002d24 <HAL_SPI_MspInit+0x154>)
 8002bfc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c00:	6413      	str	r3, [r2, #64]	; 0x40
 8002c02:	4b48      	ldr	r3, [pc, #288]	; (8002d24 <HAL_SPI_MspInit+0x154>)
 8002c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c0a:	623b      	str	r3, [r7, #32]
 8002c0c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c0e:	2300      	movs	r3, #0
 8002c10:	61fb      	str	r3, [r7, #28]
 8002c12:	4b44      	ldr	r3, [pc, #272]	; (8002d24 <HAL_SPI_MspInit+0x154>)
 8002c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c16:	4a43      	ldr	r2, [pc, #268]	; (8002d24 <HAL_SPI_MspInit+0x154>)
 8002c18:	f043 0302 	orr.w	r3, r3, #2
 8002c1c:	6313      	str	r3, [r2, #48]	; 0x30
 8002c1e:	4b41      	ldr	r3, [pc, #260]	; (8002d24 <HAL_SPI_MspInit+0x154>)
 8002c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c22:	f003 0302 	and.w	r3, r3, #2
 8002c26:	61fb      	str	r3, [r7, #28]
 8002c28:	69fb      	ldr	r3, [r7, #28]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002c2a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002c2e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c30:	2302      	movs	r3, #2
 8002c32:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c34:	2300      	movs	r3, #0
 8002c36:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c38:	2303      	movs	r3, #3
 8002c3a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002c3c:	2305      	movs	r3, #5
 8002c3e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c44:	4619      	mov	r1, r3
 8002c46:	4838      	ldr	r0, [pc, #224]	; (8002d28 <HAL_SPI_MspInit+0x158>)
 8002c48:	f005 fcd6 	bl	80085f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8002c4c:	e064      	b.n	8002d18 <HAL_SPI_MspInit+0x148>
  else if(hspi->Instance==SPI4)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4a36      	ldr	r2, [pc, #216]	; (8002d2c <HAL_SPI_MspInit+0x15c>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d12d      	bne.n	8002cb4 <HAL_SPI_MspInit+0xe4>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8002c58:	2300      	movs	r3, #0
 8002c5a:	61bb      	str	r3, [r7, #24]
 8002c5c:	4b31      	ldr	r3, [pc, #196]	; (8002d24 <HAL_SPI_MspInit+0x154>)
 8002c5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c60:	4a30      	ldr	r2, [pc, #192]	; (8002d24 <HAL_SPI_MspInit+0x154>)
 8002c62:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002c66:	6453      	str	r3, [r2, #68]	; 0x44
 8002c68:	4b2e      	ldr	r3, [pc, #184]	; (8002d24 <HAL_SPI_MspInit+0x154>)
 8002c6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c6c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c70:	61bb      	str	r3, [r7, #24]
 8002c72:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002c74:	2300      	movs	r3, #0
 8002c76:	617b      	str	r3, [r7, #20]
 8002c78:	4b2a      	ldr	r3, [pc, #168]	; (8002d24 <HAL_SPI_MspInit+0x154>)
 8002c7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c7c:	4a29      	ldr	r2, [pc, #164]	; (8002d24 <HAL_SPI_MspInit+0x154>)
 8002c7e:	f043 0310 	orr.w	r3, r3, #16
 8002c82:	6313      	str	r3, [r2, #48]	; 0x30
 8002c84:	4b27      	ldr	r3, [pc, #156]	; (8002d24 <HAL_SPI_MspInit+0x154>)
 8002c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c88:	f003 0310 	and.w	r3, r3, #16
 8002c8c:	617b      	str	r3, [r7, #20]
 8002c8e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8002c90:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8002c94:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c96:	2302      	movs	r3, #2
 8002c98:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c9e:	2303      	movs	r3, #3
 8002ca0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8002ca2:	2305      	movs	r3, #5
 8002ca4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002ca6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002caa:	4619      	mov	r1, r3
 8002cac:	4820      	ldr	r0, [pc, #128]	; (8002d30 <HAL_SPI_MspInit+0x160>)
 8002cae:	f005 fca3 	bl	80085f8 <HAL_GPIO_Init>
}
 8002cb2:	e031      	b.n	8002d18 <HAL_SPI_MspInit+0x148>
  else if(hspi->Instance==SPI5)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a1e      	ldr	r2, [pc, #120]	; (8002d34 <HAL_SPI_MspInit+0x164>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d12c      	bne.n	8002d18 <HAL_SPI_MspInit+0x148>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	613b      	str	r3, [r7, #16]
 8002cc2:	4b18      	ldr	r3, [pc, #96]	; (8002d24 <HAL_SPI_MspInit+0x154>)
 8002cc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cc6:	4a17      	ldr	r2, [pc, #92]	; (8002d24 <HAL_SPI_MspInit+0x154>)
 8002cc8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002ccc:	6453      	str	r3, [r2, #68]	; 0x44
 8002cce:	4b15      	ldr	r3, [pc, #84]	; (8002d24 <HAL_SPI_MspInit+0x154>)
 8002cd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cd2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002cd6:	613b      	str	r3, [r7, #16]
 8002cd8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002cda:	2300      	movs	r3, #0
 8002cdc:	60fb      	str	r3, [r7, #12]
 8002cde:	4b11      	ldr	r3, [pc, #68]	; (8002d24 <HAL_SPI_MspInit+0x154>)
 8002ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ce2:	4a10      	ldr	r2, [pc, #64]	; (8002d24 <HAL_SPI_MspInit+0x154>)
 8002ce4:	f043 0320 	orr.w	r3, r3, #32
 8002ce8:	6313      	str	r3, [r2, #48]	; 0x30
 8002cea:	4b0e      	ldr	r3, [pc, #56]	; (8002d24 <HAL_SPI_MspInit+0x154>)
 8002cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cee:	f003 0320 	and.w	r3, r3, #32
 8002cf2:	60fb      	str	r3, [r7, #12]
 8002cf4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002cf6:	f44f 7360 	mov.w	r3, #896	; 0x380
 8002cfa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cfc:	2302      	movs	r3, #2
 8002cfe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d00:	2300      	movs	r3, #0
 8002d02:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d04:	2303      	movs	r3, #3
 8002d06:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002d08:	2305      	movs	r3, #5
 8002d0a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002d0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d10:	4619      	mov	r1, r3
 8002d12:	4809      	ldr	r0, [pc, #36]	; (8002d38 <HAL_SPI_MspInit+0x168>)
 8002d14:	f005 fc70 	bl	80085f8 <HAL_GPIO_Init>
}
 8002d18:	bf00      	nop
 8002d1a:	3738      	adds	r7, #56	; 0x38
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}
 8002d20:	40003800 	.word	0x40003800
 8002d24:	40023800 	.word	0x40023800
 8002d28:	40020400 	.word	0x40020400
 8002d2c:	40013400 	.word	0x40013400
 8002d30:	40021000 	.word	0x40021000
 8002d34:	40015000 	.word	0x40015000
 8002d38:	40021400 	.word	0x40021400

08002d3c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b085      	sub	sp, #20
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d4c:	d10d      	bne.n	8002d6a <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002d4e:	2300      	movs	r3, #0
 8002d50:	60fb      	str	r3, [r7, #12]
 8002d52:	4b09      	ldr	r3, [pc, #36]	; (8002d78 <HAL_TIM_PWM_MspInit+0x3c>)
 8002d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d56:	4a08      	ldr	r2, [pc, #32]	; (8002d78 <HAL_TIM_PWM_MspInit+0x3c>)
 8002d58:	f043 0301 	orr.w	r3, r3, #1
 8002d5c:	6413      	str	r3, [r2, #64]	; 0x40
 8002d5e:	4b06      	ldr	r3, [pc, #24]	; (8002d78 <HAL_TIM_PWM_MspInit+0x3c>)
 8002d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d62:	f003 0301 	and.w	r3, r3, #1
 8002d66:	60fb      	str	r3, [r7, #12]
 8002d68:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002d6a:	bf00      	nop
 8002d6c:	3714      	adds	r7, #20
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr
 8002d76:	bf00      	nop
 8002d78:	40023800 	.word	0x40023800

08002d7c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b088      	sub	sp, #32
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d84:	f107 030c 	add.w	r3, r7, #12
 8002d88:	2200      	movs	r2, #0
 8002d8a:	601a      	str	r2, [r3, #0]
 8002d8c:	605a      	str	r2, [r3, #4]
 8002d8e:	609a      	str	r2, [r3, #8]
 8002d90:	60da      	str	r2, [r3, #12]
 8002d92:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d9c:	d11d      	bne.n	8002dda <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d9e:	2300      	movs	r3, #0
 8002da0:	60bb      	str	r3, [r7, #8]
 8002da2:	4b10      	ldr	r3, [pc, #64]	; (8002de4 <HAL_TIM_MspPostInit+0x68>)
 8002da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da6:	4a0f      	ldr	r2, [pc, #60]	; (8002de4 <HAL_TIM_MspPostInit+0x68>)
 8002da8:	f043 0301 	orr.w	r3, r3, #1
 8002dac:	6313      	str	r3, [r2, #48]	; 0x30
 8002dae:	4b0d      	ldr	r3, [pc, #52]	; (8002de4 <HAL_TIM_MspPostInit+0x68>)
 8002db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db2:	f003 0301 	and.w	r3, r3, #1
 8002db6:	60bb      	str	r3, [r7, #8]
 8002db8:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = Buzzer_Pin;
 8002dba:	2304      	movs	r3, #4
 8002dbc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dbe:	2302      	movs	r3, #2
 8002dc0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 8002dce:	f107 030c 	add.w	r3, r7, #12
 8002dd2:	4619      	mov	r1, r3
 8002dd4:	4804      	ldr	r0, [pc, #16]	; (8002de8 <HAL_TIM_MspPostInit+0x6c>)
 8002dd6:	f005 fc0f 	bl	80085f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002dda:	bf00      	nop
 8002ddc:	3720      	adds	r7, #32
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	bf00      	nop
 8002de4:	40023800 	.word	0x40023800
 8002de8:	40020000 	.word	0x40020000

08002dec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b08e      	sub	sp, #56	; 0x38
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002df4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002df8:	2200      	movs	r2, #0
 8002dfa:	601a      	str	r2, [r3, #0]
 8002dfc:	605a      	str	r2, [r3, #4]
 8002dfe:	609a      	str	r2, [r3, #8]
 8002e00:	60da      	str	r2, [r3, #12]
 8002e02:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART8)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a4b      	ldr	r2, [pc, #300]	; (8002f38 <HAL_UART_MspInit+0x14c>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d12c      	bne.n	8002e68 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART8_MspInit 0 */

  /* USER CODE END UART8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART8_CLK_ENABLE();
 8002e0e:	2300      	movs	r3, #0
 8002e10:	623b      	str	r3, [r7, #32]
 8002e12:	4b4a      	ldr	r3, [pc, #296]	; (8002f3c <HAL_UART_MspInit+0x150>)
 8002e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e16:	4a49      	ldr	r2, [pc, #292]	; (8002f3c <HAL_UART_MspInit+0x150>)
 8002e18:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002e1c:	6413      	str	r3, [r2, #64]	; 0x40
 8002e1e:	4b47      	ldr	r3, [pc, #284]	; (8002f3c <HAL_UART_MspInit+0x150>)
 8002e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e22:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002e26:	623b      	str	r3, [r7, #32]
 8002e28:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	61fb      	str	r3, [r7, #28]
 8002e2e:	4b43      	ldr	r3, [pc, #268]	; (8002f3c <HAL_UART_MspInit+0x150>)
 8002e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e32:	4a42      	ldr	r2, [pc, #264]	; (8002f3c <HAL_UART_MspInit+0x150>)
 8002e34:	f043 0310 	orr.w	r3, r3, #16
 8002e38:	6313      	str	r3, [r2, #48]	; 0x30
 8002e3a:	4b40      	ldr	r3, [pc, #256]	; (8002f3c <HAL_UART_MspInit+0x150>)
 8002e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e3e:	f003 0310 	and.w	r3, r3, #16
 8002e42:	61fb      	str	r3, [r7, #28]
 8002e44:	69fb      	ldr	r3, [r7, #28]
    /**UART8 GPIO Configuration
    PE0     ------> UART8_RX
    PE1     ------> UART8_TX
    */
    GPIO_InitStruct.Pin = UART8_RX_Debug_Pin|UART8_TX_Debug_Pin;
 8002e46:	2303      	movs	r3, #3
 8002e48:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e4a:	2302      	movs	r3, #2
 8002e4c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e52:	2303      	movs	r3, #3
 8002e54:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8002e56:	2308      	movs	r3, #8
 8002e58:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002e5a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e5e:	4619      	mov	r1, r3
 8002e60:	4837      	ldr	r0, [pc, #220]	; (8002f40 <HAL_UART_MspInit+0x154>)
 8002e62:	f005 fbc9 	bl	80085f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002e66:	e063      	b.n	8002f30 <HAL_UART_MspInit+0x144>
  else if(huart->Instance==USART3)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a35      	ldr	r2, [pc, #212]	; (8002f44 <HAL_UART_MspInit+0x158>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d12d      	bne.n	8002ece <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002e72:	2300      	movs	r3, #0
 8002e74:	61bb      	str	r3, [r7, #24]
 8002e76:	4b31      	ldr	r3, [pc, #196]	; (8002f3c <HAL_UART_MspInit+0x150>)
 8002e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e7a:	4a30      	ldr	r2, [pc, #192]	; (8002f3c <HAL_UART_MspInit+0x150>)
 8002e7c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e80:	6413      	str	r3, [r2, #64]	; 0x40
 8002e82:	4b2e      	ldr	r3, [pc, #184]	; (8002f3c <HAL_UART_MspInit+0x150>)
 8002e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e86:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e8a:	61bb      	str	r3, [r7, #24]
 8002e8c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e8e:	2300      	movs	r3, #0
 8002e90:	617b      	str	r3, [r7, #20]
 8002e92:	4b2a      	ldr	r3, [pc, #168]	; (8002f3c <HAL_UART_MspInit+0x150>)
 8002e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e96:	4a29      	ldr	r2, [pc, #164]	; (8002f3c <HAL_UART_MspInit+0x150>)
 8002e98:	f043 0308 	orr.w	r3, r3, #8
 8002e9c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e9e:	4b27      	ldr	r3, [pc, #156]	; (8002f3c <HAL_UART_MspInit+0x150>)
 8002ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ea2:	f003 0308 	and.w	r3, r3, #8
 8002ea6:	617b      	str	r3, [r7, #20]
 8002ea8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART3_TX_XTend_Pin|USART3_RX_XTend_Pin;
 8002eaa:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002eae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eb0:	2302      	movs	r3, #2
 8002eb2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eb8:	2303      	movs	r3, #3
 8002eba:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002ebc:	2307      	movs	r3, #7
 8002ebe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ec0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ec4:	4619      	mov	r1, r3
 8002ec6:	4820      	ldr	r0, [pc, #128]	; (8002f48 <HAL_UART_MspInit+0x15c>)
 8002ec8:	f005 fb96 	bl	80085f8 <HAL_GPIO_Init>
}
 8002ecc:	e030      	b.n	8002f30 <HAL_UART_MspInit+0x144>
  else if(huart->Instance==USART6)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a1e      	ldr	r2, [pc, #120]	; (8002f4c <HAL_UART_MspInit+0x160>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d12b      	bne.n	8002f30 <HAL_UART_MspInit+0x144>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002ed8:	2300      	movs	r3, #0
 8002eda:	613b      	str	r3, [r7, #16]
 8002edc:	4b17      	ldr	r3, [pc, #92]	; (8002f3c <HAL_UART_MspInit+0x150>)
 8002ede:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ee0:	4a16      	ldr	r2, [pc, #88]	; (8002f3c <HAL_UART_MspInit+0x150>)
 8002ee2:	f043 0320 	orr.w	r3, r3, #32
 8002ee6:	6453      	str	r3, [r2, #68]	; 0x44
 8002ee8:	4b14      	ldr	r3, [pc, #80]	; (8002f3c <HAL_UART_MspInit+0x150>)
 8002eea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eec:	f003 0320 	and.w	r3, r3, #32
 8002ef0:	613b      	str	r3, [r7, #16]
 8002ef2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	60fb      	str	r3, [r7, #12]
 8002ef8:	4b10      	ldr	r3, [pc, #64]	; (8002f3c <HAL_UART_MspInit+0x150>)
 8002efa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002efc:	4a0f      	ldr	r2, [pc, #60]	; (8002f3c <HAL_UART_MspInit+0x150>)
 8002efe:	f043 0304 	orr.w	r3, r3, #4
 8002f02:	6313      	str	r3, [r2, #48]	; 0x30
 8002f04:	4b0d      	ldr	r3, [pc, #52]	; (8002f3c <HAL_UART_MspInit+0x150>)
 8002f06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f08:	f003 0304 	and.w	r3, r3, #4
 8002f0c:	60fb      	str	r3, [r7, #12]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART6_TX_GPS_Pin|USART6_RX_GPS_Pin;
 8002f10:	23c0      	movs	r3, #192	; 0xc0
 8002f12:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f14:	2302      	movs	r3, #2
 8002f16:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f1c:	2303      	movs	r3, #3
 8002f1e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002f20:	2308      	movs	r3, #8
 8002f22:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f28:	4619      	mov	r1, r3
 8002f2a:	4809      	ldr	r0, [pc, #36]	; (8002f50 <HAL_UART_MspInit+0x164>)
 8002f2c:	f005 fb64 	bl	80085f8 <HAL_GPIO_Init>
}
 8002f30:	bf00      	nop
 8002f32:	3738      	adds	r7, #56	; 0x38
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd80      	pop	{r7, pc}
 8002f38:	40007c00 	.word	0x40007c00
 8002f3c:	40023800 	.word	0x40023800
 8002f40:	40021000 	.word	0x40021000
 8002f44:	40004800 	.word	0x40004800
 8002f48:	40020c00 	.word	0x40020c00
 8002f4c:	40011400 	.word	0x40011400
 8002f50:	40020800 	.word	0x40020800

08002f54 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b08c      	sub	sp, #48	; 0x30
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002f60:	2300      	movs	r3, #0
 8002f62:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8002f64:	2200      	movs	r2, #0
 8002f66:	6879      	ldr	r1, [r7, #4]
 8002f68:	2036      	movs	r0, #54	; 0x36
 8002f6a:	f005 fb0d 	bl	8008588 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002f6e:	2036      	movs	r0, #54	; 0x36
 8002f70:	f005 fb26 	bl	80085c0 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002f74:	2300      	movs	r3, #0
 8002f76:	60fb      	str	r3, [r7, #12]
 8002f78:	4b1f      	ldr	r3, [pc, #124]	; (8002ff8 <HAL_InitTick+0xa4>)
 8002f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f7c:	4a1e      	ldr	r2, [pc, #120]	; (8002ff8 <HAL_InitTick+0xa4>)
 8002f7e:	f043 0310 	orr.w	r3, r3, #16
 8002f82:	6413      	str	r3, [r2, #64]	; 0x40
 8002f84:	4b1c      	ldr	r3, [pc, #112]	; (8002ff8 <HAL_InitTick+0xa4>)
 8002f86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f88:	f003 0310 	and.w	r3, r3, #16
 8002f8c:	60fb      	str	r3, [r7, #12]
 8002f8e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002f90:	f107 0210 	add.w	r2, r7, #16
 8002f94:	f107 0314 	add.w	r3, r7, #20
 8002f98:	4611      	mov	r1, r2
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	f007 fa94 	bl	800a4c8 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8002fa0:	f007 fa6a 	bl	800a478 <HAL_RCC_GetPCLK1Freq>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	005b      	lsls	r3, r3, #1
 8002fa8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002faa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fac:	4a13      	ldr	r2, [pc, #76]	; (8002ffc <HAL_InitTick+0xa8>)
 8002fae:	fba2 2303 	umull	r2, r3, r2, r3
 8002fb2:	0c9b      	lsrs	r3, r3, #18
 8002fb4:	3b01      	subs	r3, #1
 8002fb6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002fb8:	4b11      	ldr	r3, [pc, #68]	; (8003000 <HAL_InitTick+0xac>)
 8002fba:	4a12      	ldr	r2, [pc, #72]	; (8003004 <HAL_InitTick+0xb0>)
 8002fbc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002fbe:	4b10      	ldr	r3, [pc, #64]	; (8003000 <HAL_InitTick+0xac>)
 8002fc0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002fc4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002fc6:	4a0e      	ldr	r2, [pc, #56]	; (8003000 <HAL_InitTick+0xac>)
 8002fc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fca:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002fcc:	4b0c      	ldr	r3, [pc, #48]	; (8003000 <HAL_InitTick+0xac>)
 8002fce:	2200      	movs	r2, #0
 8002fd0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fd2:	4b0b      	ldr	r3, [pc, #44]	; (8003000 <HAL_InitTick+0xac>)
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8002fd8:	4809      	ldr	r0, [pc, #36]	; (8003000 <HAL_InitTick+0xac>)
 8002fda:	f008 ffdf 	bl	800bf9c <HAL_TIM_Base_Init>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d104      	bne.n	8002fee <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8002fe4:	4806      	ldr	r0, [pc, #24]	; (8003000 <HAL_InitTick+0xac>)
 8002fe6:	f009 f833 	bl	800c050 <HAL_TIM_Base_Start_IT>
 8002fea:	4603      	mov	r3, r0
 8002fec:	e000      	b.n	8002ff0 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8002fee:	2301      	movs	r3, #1
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	3730      	adds	r7, #48	; 0x30
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}
 8002ff8:	40023800 	.word	0x40023800
 8002ffc:	431bde83 	.word	0x431bde83
 8003000:	20005fc8 	.word	0x20005fc8
 8003004:	40001000 	.word	0x40001000

08003008 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003008:	b480      	push	{r7}
 800300a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800300c:	bf00      	nop
 800300e:	46bd      	mov	sp, r7
 8003010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003014:	4770      	bx	lr

08003016 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003016:	b480      	push	{r7}
 8003018:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800301a:	e7fe      	b.n	800301a <HardFault_Handler+0x4>

0800301c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800301c:	b480      	push	{r7}
 800301e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003020:	e7fe      	b.n	8003020 <MemManage_Handler+0x4>

08003022 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003022:	b480      	push	{r7}
 8003024:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003026:	e7fe      	b.n	8003026 <BusFault_Handler+0x4>

08003028 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003028:	b480      	push	{r7}
 800302a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800302c:	e7fe      	b.n	800302c <UsageFault_Handler+0x4>

0800302e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800302e:	b480      	push	{r7}
 8003030:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003032:	bf00      	nop
 8003034:	46bd      	mov	sp, r7
 8003036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303a:	4770      	bx	lr

0800303c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8003040:	2001      	movs	r0, #1
 8003042:	f005 fcb7 	bl	80089b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003046:	bf00      	nop
 8003048:	bd80      	pop	{r7, pc}
	...

0800304c <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8003050:	4802      	ldr	r0, [pc, #8]	; (800305c <RTC_Alarm_IRQHandler+0x10>)
 8003052:	f008 f803 	bl	800b05c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8003056:	bf00      	nop
 8003058:	bd80      	pop	{r7, pc}
 800305a:	bf00      	nop
 800305c:	20005e20 	.word	0x20005e20

08003060 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003064:	4802      	ldr	r0, [pc, #8]	; (8003070 <TIM6_DAC_IRQHandler+0x10>)
 8003066:	f009 f8b2 	bl	800c1ce <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800306a:	bf00      	nop
 800306c:	bd80      	pop	{r7, pc}
 800306e:	bf00      	nop
 8003070:	20005fc8 	.word	0x20005fc8

08003074 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003074:	b480      	push	{r7}
 8003076:	af00      	add	r7, sp, #0
	return 1;
 8003078:	2301      	movs	r3, #1
}
 800307a:	4618      	mov	r0, r3
 800307c:	46bd      	mov	sp, r7
 800307e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003082:	4770      	bx	lr

08003084 <_kill>:

int _kill(int pid, int sig)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b082      	sub	sp, #8
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
 800308c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800308e:	f00d fcab 	bl	80109e8 <__errno>
 8003092:	4603      	mov	r3, r0
 8003094:	2216      	movs	r2, #22
 8003096:	601a      	str	r2, [r3, #0]
	return -1;
 8003098:	f04f 33ff 	mov.w	r3, #4294967295
}
 800309c:	4618      	mov	r0, r3
 800309e:	3708      	adds	r7, #8
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}

080030a4 <_exit>:

void _exit (int status)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b082      	sub	sp, #8
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80030ac:	f04f 31ff 	mov.w	r1, #4294967295
 80030b0:	6878      	ldr	r0, [r7, #4]
 80030b2:	f7ff ffe7 	bl	8003084 <_kill>
	while (1) {}		/* Make sure we hang here */
 80030b6:	e7fe      	b.n	80030b6 <_exit+0x12>

080030b8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b086      	sub	sp, #24
 80030bc:	af00      	add	r7, sp, #0
 80030be:	60f8      	str	r0, [r7, #12]
 80030c0:	60b9      	str	r1, [r7, #8]
 80030c2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030c4:	2300      	movs	r3, #0
 80030c6:	617b      	str	r3, [r7, #20]
 80030c8:	e00a      	b.n	80030e0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80030ca:	f3af 8000 	nop.w
 80030ce:	4601      	mov	r1, r0
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	1c5a      	adds	r2, r3, #1
 80030d4:	60ba      	str	r2, [r7, #8]
 80030d6:	b2ca      	uxtb	r2, r1
 80030d8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030da:	697b      	ldr	r3, [r7, #20]
 80030dc:	3301      	adds	r3, #1
 80030de:	617b      	str	r3, [r7, #20]
 80030e0:	697a      	ldr	r2, [r7, #20]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	429a      	cmp	r2, r3
 80030e6:	dbf0      	blt.n	80030ca <_read+0x12>
	}

return len;
 80030e8:	687b      	ldr	r3, [r7, #4]
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3718      	adds	r7, #24
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}

080030f2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80030f2:	b580      	push	{r7, lr}
 80030f4:	b086      	sub	sp, #24
 80030f6:	af00      	add	r7, sp, #0
 80030f8:	60f8      	str	r0, [r7, #12]
 80030fa:	60b9      	str	r1, [r7, #8]
 80030fc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030fe:	2300      	movs	r3, #0
 8003100:	617b      	str	r3, [r7, #20]
 8003102:	e009      	b.n	8003118 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	1c5a      	adds	r2, r3, #1
 8003108:	60ba      	str	r2, [r7, #8]
 800310a:	781b      	ldrb	r3, [r3, #0]
 800310c:	4618      	mov	r0, r3
 800310e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	3301      	adds	r3, #1
 8003116:	617b      	str	r3, [r7, #20]
 8003118:	697a      	ldr	r2, [r7, #20]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	429a      	cmp	r2, r3
 800311e:	dbf1      	blt.n	8003104 <_write+0x12>
	}
	return len;
 8003120:	687b      	ldr	r3, [r7, #4]
}
 8003122:	4618      	mov	r0, r3
 8003124:	3718      	adds	r7, #24
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}

0800312a <_close>:

int _close(int file)
{
 800312a:	b480      	push	{r7}
 800312c:	b083      	sub	sp, #12
 800312e:	af00      	add	r7, sp, #0
 8003130:	6078      	str	r0, [r7, #4]
	return -1;
 8003132:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003136:	4618      	mov	r0, r3
 8003138:	370c      	adds	r7, #12
 800313a:	46bd      	mov	sp, r7
 800313c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003140:	4770      	bx	lr

08003142 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003142:	b480      	push	{r7}
 8003144:	b083      	sub	sp, #12
 8003146:	af00      	add	r7, sp, #0
 8003148:	6078      	str	r0, [r7, #4]
 800314a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003152:	605a      	str	r2, [r3, #4]
	return 0;
 8003154:	2300      	movs	r3, #0
}
 8003156:	4618      	mov	r0, r3
 8003158:	370c      	adds	r7, #12
 800315a:	46bd      	mov	sp, r7
 800315c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003160:	4770      	bx	lr

08003162 <_isatty>:

int _isatty(int file)
{
 8003162:	b480      	push	{r7}
 8003164:	b083      	sub	sp, #12
 8003166:	af00      	add	r7, sp, #0
 8003168:	6078      	str	r0, [r7, #4]
	return 1;
 800316a:	2301      	movs	r3, #1
}
 800316c:	4618      	mov	r0, r3
 800316e:	370c      	adds	r7, #12
 8003170:	46bd      	mov	sp, r7
 8003172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003176:	4770      	bx	lr

08003178 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003178:	b480      	push	{r7}
 800317a:	b085      	sub	sp, #20
 800317c:	af00      	add	r7, sp, #0
 800317e:	60f8      	str	r0, [r7, #12]
 8003180:	60b9      	str	r1, [r7, #8]
 8003182:	607a      	str	r2, [r7, #4]
	return 0;
 8003184:	2300      	movs	r3, #0
}
 8003186:	4618      	mov	r0, r3
 8003188:	3714      	adds	r7, #20
 800318a:	46bd      	mov	sp, r7
 800318c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003190:	4770      	bx	lr
	...

08003194 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b086      	sub	sp, #24
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800319c:	4a14      	ldr	r2, [pc, #80]	; (80031f0 <_sbrk+0x5c>)
 800319e:	4b15      	ldr	r3, [pc, #84]	; (80031f4 <_sbrk+0x60>)
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80031a8:	4b13      	ldr	r3, [pc, #76]	; (80031f8 <_sbrk+0x64>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d102      	bne.n	80031b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80031b0:	4b11      	ldr	r3, [pc, #68]	; (80031f8 <_sbrk+0x64>)
 80031b2:	4a12      	ldr	r2, [pc, #72]	; (80031fc <_sbrk+0x68>)
 80031b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80031b6:	4b10      	ldr	r3, [pc, #64]	; (80031f8 <_sbrk+0x64>)
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	4413      	add	r3, r2
 80031be:	693a      	ldr	r2, [r7, #16]
 80031c0:	429a      	cmp	r2, r3
 80031c2:	d207      	bcs.n	80031d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80031c4:	f00d fc10 	bl	80109e8 <__errno>
 80031c8:	4603      	mov	r3, r0
 80031ca:	220c      	movs	r2, #12
 80031cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80031ce:	f04f 33ff 	mov.w	r3, #4294967295
 80031d2:	e009      	b.n	80031e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80031d4:	4b08      	ldr	r3, [pc, #32]	; (80031f8 <_sbrk+0x64>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80031da:	4b07      	ldr	r3, [pc, #28]	; (80031f8 <_sbrk+0x64>)
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	4413      	add	r3, r2
 80031e2:	4a05      	ldr	r2, [pc, #20]	; (80031f8 <_sbrk+0x64>)
 80031e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80031e6:	68fb      	ldr	r3, [r7, #12]
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	3718      	adds	r7, #24
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}
 80031f0:	20030000 	.word	0x20030000
 80031f4:	00000400 	.word	0x00000400
 80031f8:	200002e0 	.word	0x200002e0
 80031fc:	200061a0 	.word	0x200061a0

08003200 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003200:	b480      	push	{r7}
 8003202:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003204:	4b08      	ldr	r3, [pc, #32]	; (8003228 <SystemInit+0x28>)
 8003206:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800320a:	4a07      	ldr	r2, [pc, #28]	; (8003228 <SystemInit+0x28>)
 800320c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003210:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003214:	4b04      	ldr	r3, [pc, #16]	; (8003228 <SystemInit+0x28>)
 8003216:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800321a:	609a      	str	r2, [r3, #8]
#endif
}
 800321c:	bf00      	nop
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr
 8003226:	bf00      	nop
 8003228:	e000ed00 	.word	0xe000ed00

0800322c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800322c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003264 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003230:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003232:	e003      	b.n	800323c <LoopCopyDataInit>

08003234 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003234:	4b0c      	ldr	r3, [pc, #48]	; (8003268 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003236:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003238:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800323a:	3104      	adds	r1, #4

0800323c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800323c:	480b      	ldr	r0, [pc, #44]	; (800326c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800323e:	4b0c      	ldr	r3, [pc, #48]	; (8003270 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003240:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003242:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003244:	d3f6      	bcc.n	8003234 <CopyDataInit>
  ldr  r2, =_sbss
 8003246:	4a0b      	ldr	r2, [pc, #44]	; (8003274 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003248:	e002      	b.n	8003250 <LoopFillZerobss>

0800324a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800324a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800324c:	f842 3b04 	str.w	r3, [r2], #4

08003250 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003250:	4b09      	ldr	r3, [pc, #36]	; (8003278 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003252:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003254:	d3f9      	bcc.n	800324a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003256:	f7ff ffd3 	bl	8003200 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800325a:	f00d fcc1 	bl	8010be0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800325e:	f7fe fa4b 	bl	80016f8 <main>
  bx  lr    
 8003262:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003264:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8003268:	08018e2c 	.word	0x08018e2c
  ldr  r0, =_sdata
 800326c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003270:	20000280 	.word	0x20000280
  ldr  r2, =_sbss
 8003274:	20000280 	.word	0x20000280
  ldr  r3, = _ebss
 8003278:	2000619c 	.word	0x2000619c

0800327c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800327c:	e7fe      	b.n	800327c <ADC_IRQHandler>
	...

08003280 <GPS_Poll>:
UART_HandleTypeDef* SERIAL_USART;



void GPS_Poll(float *latitude, float *longitude, float *time)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b08c      	sub	sp, #48	; 0x30
 8003284:	af00      	add	r7, sp, #0
 8003286:	60f8      	str	r0, [r7, #12]
 8003288:	60b9      	str	r1, [r7, #8]
 800328a:	607a      	str	r2, [r7, #4]
	uint16_t max_loop_count = 100;
 800328c:	2364      	movs	r3, #100	; 0x64
 800328e:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t loop_count = 0;
 8003290:	2300      	movs	r3, #0
 8003292:	85fb      	strh	r3, [r7, #46]	; 0x2e
	int done = 0;
 8003294:	2300      	movs	r3, #0
 8003296:	62bb      	str	r3, [r7, #40]	; 0x28
	while(loop_count < max_loop_count && !done){
 8003298:	e073      	b.n	8003382 <GPS_Poll+0x102>
		HAL_UART_Receive(GPS_USART, (uint8_t*)&rx_current, 1, 100);
 800329a:	4b3f      	ldr	r3, [pc, #252]	; (8003398 <GPS_Poll+0x118>)
 800329c:	6818      	ldr	r0, [r3, #0]
 800329e:	2364      	movs	r3, #100	; 0x64
 80032a0:	2201      	movs	r2, #1
 80032a2:	493e      	ldr	r1, [pc, #248]	; (800339c <GPS_Poll+0x11c>)
 80032a4:	f009 fd45 	bl	800cd32 <HAL_UART_Receive>
		//HAL_UART_Transmit(&huart1, (uint8_t*)&rx_current, 1, 100);
		if (rx_current != '\n' && rx_index < sizeof(rx_buffer)) {
 80032a8:	4b3c      	ldr	r3, [pc, #240]	; (800339c <GPS_Poll+0x11c>)
 80032aa:	781b      	ldrb	r3, [r3, #0]
 80032ac:	2b0a      	cmp	r3, #10
 80032ae:	d00f      	beq.n	80032d0 <GPS_Poll+0x50>
 80032b0:	4b3b      	ldr	r3, [pc, #236]	; (80033a0 <GPS_Poll+0x120>)
 80032b2:	781b      	ldrb	r3, [r3, #0]
 80032b4:	2b63      	cmp	r3, #99	; 0x63
 80032b6:	d80b      	bhi.n	80032d0 <GPS_Poll+0x50>
			rx_buffer[rx_index++] = rx_current;
 80032b8:	4b39      	ldr	r3, [pc, #228]	; (80033a0 <GPS_Poll+0x120>)
 80032ba:	781b      	ldrb	r3, [r3, #0]
 80032bc:	1c5a      	adds	r2, r3, #1
 80032be:	b2d1      	uxtb	r1, r2
 80032c0:	4a37      	ldr	r2, [pc, #220]	; (80033a0 <GPS_Poll+0x120>)
 80032c2:	7011      	strb	r1, [r2, #0]
 80032c4:	461a      	mov	r2, r3
 80032c6:	4b35      	ldr	r3, [pc, #212]	; (800339c <GPS_Poll+0x11c>)
 80032c8:	7819      	ldrb	r1, [r3, #0]
 80032ca:	4b36      	ldr	r3, [pc, #216]	; (80033a4 <GPS_Poll+0x124>)
 80032cc:	5499      	strb	r1, [r3, r2]
 80032ce:	e021      	b.n	8003314 <GPS_Poll+0x94>
		} else {
			if(GPS_validate((char*) rx_buffer)){
 80032d0:	4834      	ldr	r0, [pc, #208]	; (80033a4 <GPS_Poll+0x124>)
 80032d2:	f000 f86b 	bl	80033ac <GPS_validate>
 80032d6:	4603      	mov	r3, r0
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d013      	beq.n	8003304 <GPS_Poll+0x84>
				if(GPS_parse((char*) rx_buffer)){
 80032dc:	4831      	ldr	r0, [pc, #196]	; (80033a4 <GPS_Poll+0x124>)
 80032de:	f000 f8c7 	bl	8003470 <GPS_parse>
 80032e2:	4603      	mov	r3, r0
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d00d      	beq.n	8003304 <GPS_Poll+0x84>
					*latitude = GPS.dec_latitude;
 80032e8:	4b2f      	ldr	r3, [pc, #188]	; (80033a8 <GPS_Poll+0x128>)
 80032ea:	685a      	ldr	r2, [r3, #4]
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	601a      	str	r2, [r3, #0]
					*longitude = GPS.dec_longitude;
 80032f0:	4b2d      	ldr	r3, [pc, #180]	; (80033a8 <GPS_Poll+0x128>)
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	601a      	str	r2, [r3, #0]
					*time = GPS.utc_time;
 80032f8:	4b2b      	ldr	r3, [pc, #172]	; (80033a8 <GPS_Poll+0x128>)
 80032fa:	695a      	ldr	r2, [r3, #20]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	601a      	str	r2, [r3, #0]
					done = 1;
 8003300:	2301      	movs	r3, #1
 8003302:	62bb      	str	r3, [r7, #40]	; 0x28
				}
			}
			rx_index = 0;
 8003304:	4b26      	ldr	r3, [pc, #152]	; (80033a0 <GPS_Poll+0x120>)
 8003306:	2200      	movs	r2, #0
 8003308:	701a      	strb	r2, [r3, #0]
			memset(rx_buffer, 0, sizeof(rx_buffer));
 800330a:	2264      	movs	r2, #100	; 0x64
 800330c:	2100      	movs	r1, #0
 800330e:	4825      	ldr	r0, [pc, #148]	; (80033a4 <GPS_Poll+0x124>)
 8003310:	f00d fde4 	bl	8010edc <memset>
		}

		// f437 usart doesnt have these flags in hardware, use software to clear the flags
		// (check docstring for __HAL_UART_CLEAR_FLAG function)
		__HAL_UART_CLEAR_OREFLAG(GPS_USART);
 8003314:	2300      	movs	r3, #0
 8003316:	623b      	str	r3, [r7, #32]
 8003318:	4b1f      	ldr	r3, [pc, #124]	; (8003398 <GPS_Poll+0x118>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	623b      	str	r3, [r7, #32]
 8003322:	4b1d      	ldr	r3, [pc, #116]	; (8003398 <GPS_Poll+0x118>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	623b      	str	r3, [r7, #32]
 800332c:	6a3b      	ldr	r3, [r7, #32]
		__HAL_UART_CLEAR_NEFLAG(GPS_USART);
 800332e:	2300      	movs	r3, #0
 8003330:	61fb      	str	r3, [r7, #28]
 8003332:	4b19      	ldr	r3, [pc, #100]	; (8003398 <GPS_Poll+0x118>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	61fb      	str	r3, [r7, #28]
 800333c:	4b16      	ldr	r3, [pc, #88]	; (8003398 <GPS_Poll+0x118>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	61fb      	str	r3, [r7, #28]
 8003346:	69fb      	ldr	r3, [r7, #28]
		__HAL_UART_CLEAR_PEFLAG(GPS_USART);
 8003348:	2300      	movs	r3, #0
 800334a:	61bb      	str	r3, [r7, #24]
 800334c:	4b12      	ldr	r3, [pc, #72]	; (8003398 <GPS_Poll+0x118>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	61bb      	str	r3, [r7, #24]
 8003356:	4b10      	ldr	r3, [pc, #64]	; (8003398 <GPS_Poll+0x118>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	61bb      	str	r3, [r7, #24]
 8003360:	69bb      	ldr	r3, [r7, #24]
		__HAL_UART_CLEAR_FEFLAG(GPS_USART);
 8003362:	2300      	movs	r3, #0
 8003364:	617b      	str	r3, [r7, #20]
 8003366:	4b0c      	ldr	r3, [pc, #48]	; (8003398 <GPS_Poll+0x118>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	617b      	str	r3, [r7, #20]
 8003370:	4b09      	ldr	r3, [pc, #36]	; (8003398 <GPS_Poll+0x118>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	617b      	str	r3, [r7, #20]
 800337a:	697b      	ldr	r3, [r7, #20]

		loop_count++;
 800337c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800337e:	3301      	adds	r3, #1
 8003380:	85fb      	strh	r3, [r7, #46]	; 0x2e
	while(loop_count < max_loop_count && !done){
 8003382:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8003384:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003386:	429a      	cmp	r2, r3
 8003388:	d202      	bcs.n	8003390 <GPS_Poll+0x110>
 800338a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800338c:	2b00      	cmp	r3, #0
 800338e:	d084      	beq.n	800329a <GPS_Poll+0x1a>
	}
}
 8003390:	bf00      	nop
 8003392:	3730      	adds	r7, #48	; 0x30
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}
 8003398:	20005ae8 	.word	0x20005ae8
 800339c:	200002e4 	.word	0x200002e4
 80033a0:	200002e5 	.word	0x200002e5
 80033a4:	20006068 	.word	0x20006068
 80033a8:	20006010 	.word	0x20006010

080033ac <GPS_validate>:

int GPS_validate(char *nmeastr){
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b086      	sub	sp, #24
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
    char check[3];
    char checkcalcstr[3];
    int i;
    int calculated_check;

    i=0;
 80033b4:	2300      	movs	r3, #0
 80033b6:	617b      	str	r3, [r7, #20]
    calculated_check=0;
 80033b8:	2300      	movs	r3, #0
 80033ba:	613b      	str	r3, [r7, #16]

    // check to ensure that the string starts with a $
    if(nmeastr[i] == '$')
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	687a      	ldr	r2, [r7, #4]
 80033c0:	4413      	add	r3, r2
 80033c2:	781b      	ldrb	r3, [r3, #0]
 80033c4:	2b24      	cmp	r3, #36	; 0x24
 80033c6:	d103      	bne.n	80033d0 <GPS_validate+0x24>
        i++;
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	3301      	adds	r3, #1
 80033cc:	617b      	str	r3, [r7, #20]
    else
        return 0;

    //No NULL reached, 75 char largest possible NMEA message, no '*' reached
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 80033ce:	e00c      	b.n	80033ea <GPS_validate+0x3e>
        return 0;
 80033d0:	2300      	movs	r3, #0
 80033d2:	e047      	b.n	8003464 <GPS_validate+0xb8>
        calculated_check ^= nmeastr[i];// calculate the checksum
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	687a      	ldr	r2, [r7, #4]
 80033d8:	4413      	add	r3, r2
 80033da:	781b      	ldrb	r3, [r3, #0]
 80033dc:	461a      	mov	r2, r3
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	4053      	eors	r3, r2
 80033e2:	613b      	str	r3, [r7, #16]
        i++;
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	3301      	adds	r3, #1
 80033e8:	617b      	str	r3, [r7, #20]
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	687a      	ldr	r2, [r7, #4]
 80033ee:	4413      	add	r3, r2
 80033f0:	781b      	ldrb	r3, [r3, #0]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d008      	beq.n	8003408 <GPS_validate+0x5c>
 80033f6:	697b      	ldr	r3, [r7, #20]
 80033f8:	687a      	ldr	r2, [r7, #4]
 80033fa:	4413      	add	r3, r2
 80033fc:	781b      	ldrb	r3, [r3, #0]
 80033fe:	2b2a      	cmp	r3, #42	; 0x2a
 8003400:	d002      	beq.n	8003408 <GPS_validate+0x5c>
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	2b4a      	cmp	r3, #74	; 0x4a
 8003406:	dde5      	ble.n	80033d4 <GPS_validate+0x28>
    }

    if(i >= 75){
 8003408:	697b      	ldr	r3, [r7, #20]
 800340a:	2b4a      	cmp	r3, #74	; 0x4a
 800340c:	dd01      	ble.n	8003412 <GPS_validate+0x66>
        return 0;// the string was too long so return an error
 800340e:	2300      	movs	r3, #0
 8003410:	e028      	b.n	8003464 <GPS_validate+0xb8>
    }

    if (nmeastr[i] == '*'){
 8003412:	697b      	ldr	r3, [r7, #20]
 8003414:	687a      	ldr	r2, [r7, #4]
 8003416:	4413      	add	r3, r2
 8003418:	781b      	ldrb	r3, [r3, #0]
 800341a:	2b2a      	cmp	r3, #42	; 0x2a
 800341c:	d119      	bne.n	8003452 <GPS_validate+0xa6>
        check[0] = nmeastr[i+1];    //put hex chars in check string
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	3301      	adds	r3, #1
 8003422:	687a      	ldr	r2, [r7, #4]
 8003424:	4413      	add	r3, r2
 8003426:	781b      	ldrb	r3, [r3, #0]
 8003428:	733b      	strb	r3, [r7, #12]
        check[1] = nmeastr[i+2];
 800342a:	697b      	ldr	r3, [r7, #20]
 800342c:	3302      	adds	r3, #2
 800342e:	687a      	ldr	r2, [r7, #4]
 8003430:	4413      	add	r3, r2
 8003432:	781b      	ldrb	r3, [r3, #0]
 8003434:	737b      	strb	r3, [r7, #13]
        check[2] = 0;
 8003436:	2300      	movs	r3, #0
 8003438:	73bb      	strb	r3, [r7, #14]
    }
    else
        return 0;// no checksum separator found there for invalid

    sprintf(checkcalcstr,"%02X",calculated_check);
 800343a:	f107 0308 	add.w	r3, r7, #8
 800343e:	693a      	ldr	r2, [r7, #16]
 8003440:	490a      	ldr	r1, [pc, #40]	; (800346c <GPS_validate+0xc0>)
 8003442:	4618      	mov	r0, r3
 8003444:	f00f f846 	bl	80124d4 <siprintf>
    return((checkcalcstr[0] == check[0])
 8003448:	7a3a      	ldrb	r2, [r7, #8]
 800344a:	7b3b      	ldrb	r3, [r7, #12]
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 800344c:	429a      	cmp	r2, r3
 800344e:	d108      	bne.n	8003462 <GPS_validate+0xb6>
 8003450:	e001      	b.n	8003456 <GPS_validate+0xaa>
        return 0;// no checksum separator found there for invalid
 8003452:	2300      	movs	r3, #0
 8003454:	e006      	b.n	8003464 <GPS_validate+0xb8>
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 8003456:	7a7a      	ldrb	r2, [r7, #9]
 8003458:	7b7b      	ldrb	r3, [r7, #13]
 800345a:	429a      	cmp	r2, r3
 800345c:	d101      	bne.n	8003462 <GPS_validate+0xb6>
 800345e:	2301      	movs	r3, #1
 8003460:	e000      	b.n	8003464 <GPS_validate+0xb8>
 8003462:	2300      	movs	r3, #0
}
 8003464:	4618      	mov	r0, r3
 8003466:	3718      	adds	r7, #24
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}
 800346c:	08016d24 	.word	0x08016d24

08003470 <GPS_parse>:

int GPS_parse(char *GPSstrParse){
 8003470:	b580      	push	{r7, lr}
 8003472:	b08a      	sub	sp, #40	; 0x28
 8003474:	af08      	add	r7, sp, #32
 8003476:	6078      	str	r0, [r7, #4]
    if(!strncmp(GPSstrParse, "$GNGGA", 6)){
 8003478:	2206      	movs	r2, #6
 800347a:	496d      	ldr	r1, [pc, #436]	; (8003630 <GPS_parse+0x1c0>)
 800347c:	6878      	ldr	r0, [r7, #4]
 800347e:	f00f f8c2 	bl	8012606 <strncmp>
 8003482:	4603      	mov	r3, r0
 8003484:	2b00      	cmp	r3, #0
 8003486:	d139      	bne.n	80034fc <GPS_parse+0x8c>
    	if (sscanf(GPSstrParse, "$GNGGA,%f,%f,%c,%f,%c,%d,%d,%f,%f,%c", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.lock, &GPS.satelites, &GPS.hdop, &GPS.msl_altitude, &GPS.msl_units) >= 1){
 8003488:	4b6a      	ldr	r3, [pc, #424]	; (8003634 <GPS_parse+0x1c4>)
 800348a:	9307      	str	r3, [sp, #28]
 800348c:	4b6a      	ldr	r3, [pc, #424]	; (8003638 <GPS_parse+0x1c8>)
 800348e:	9306      	str	r3, [sp, #24]
 8003490:	4b6a      	ldr	r3, [pc, #424]	; (800363c <GPS_parse+0x1cc>)
 8003492:	9305      	str	r3, [sp, #20]
 8003494:	4b6a      	ldr	r3, [pc, #424]	; (8003640 <GPS_parse+0x1d0>)
 8003496:	9304      	str	r3, [sp, #16]
 8003498:	4b6a      	ldr	r3, [pc, #424]	; (8003644 <GPS_parse+0x1d4>)
 800349a:	9303      	str	r3, [sp, #12]
 800349c:	4b6a      	ldr	r3, [pc, #424]	; (8003648 <GPS_parse+0x1d8>)
 800349e:	9302      	str	r3, [sp, #8]
 80034a0:	4b6a      	ldr	r3, [pc, #424]	; (800364c <GPS_parse+0x1dc>)
 80034a2:	9301      	str	r3, [sp, #4]
 80034a4:	4b6a      	ldr	r3, [pc, #424]	; (8003650 <GPS_parse+0x1e0>)
 80034a6:	9300      	str	r3, [sp, #0]
 80034a8:	4b6a      	ldr	r3, [pc, #424]	; (8003654 <GPS_parse+0x1e4>)
 80034aa:	4a6b      	ldr	r2, [pc, #428]	; (8003658 <GPS_parse+0x1e8>)
 80034ac:	496b      	ldr	r1, [pc, #428]	; (800365c <GPS_parse+0x1ec>)
 80034ae:	6878      	ldr	r0, [r7, #4]
 80034b0:	f00f f830 	bl	8012514 <siscanf>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	f340 80b5 	ble.w	8003626 <GPS_parse+0x1b6>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 80034bc:	4b68      	ldr	r3, [pc, #416]	; (8003660 <GPS_parse+0x1f0>)
 80034be:	edd3 7a04 	vldr	s15, [r3, #16]
 80034c2:	4b67      	ldr	r3, [pc, #412]	; (8003660 <GPS_parse+0x1f0>)
 80034c4:	7e1b      	ldrb	r3, [r3, #24]
 80034c6:	4618      	mov	r0, r3
 80034c8:	eeb0 0a67 	vmov.f32	s0, s15
 80034cc:	f000 f8ec 	bl	80036a8 <GPS_nmea_to_dec>
 80034d0:	eef0 7a40 	vmov.f32	s15, s0
 80034d4:	4b62      	ldr	r3, [pc, #392]	; (8003660 <GPS_parse+0x1f0>)
 80034d6:	edc3 7a01 	vstr	s15, [r3, #4]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 80034da:	4b61      	ldr	r3, [pc, #388]	; (8003660 <GPS_parse+0x1f0>)
 80034dc:	edd3 7a03 	vldr	s15, [r3, #12]
 80034e0:	4b5f      	ldr	r3, [pc, #380]	; (8003660 <GPS_parse+0x1f0>)
 80034e2:	7e5b      	ldrb	r3, [r3, #25]
 80034e4:	4618      	mov	r0, r3
 80034e6:	eeb0 0a67 	vmov.f32	s0, s15
 80034ea:	f000 f8dd 	bl	80036a8 <GPS_nmea_to_dec>
 80034ee:	eef0 7a40 	vmov.f32	s15, s0
 80034f2:	4b5b      	ldr	r3, [pc, #364]	; (8003660 <GPS_parse+0x1f0>)
 80034f4:	edc3 7a00 	vstr	s15, [r3]
    		return 1;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e095      	b.n	8003628 <GPS_parse+0x1b8>
    	}
    }
    else if (!strncmp(GPSstrParse, "$GNRMC", 6)){
 80034fc:	2206      	movs	r2, #6
 80034fe:	4959      	ldr	r1, [pc, #356]	; (8003664 <GPS_parse+0x1f4>)
 8003500:	6878      	ldr	r0, [r7, #4]
 8003502:	f00f f880 	bl	8012606 <strncmp>
 8003506:	4603      	mov	r3, r0
 8003508:	2b00      	cmp	r3, #0
 800350a:	d134      	bne.n	8003576 <GPS_parse+0x106>
    	if(sscanf(GPSstrParse, "$GNRMC,%f,%f,%c,%f,%c,%f,%f,%d", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.speed_k, &GPS.course_d, &GPS.date) >= 1){
 800350c:	4b56      	ldr	r3, [pc, #344]	; (8003668 <GPS_parse+0x1f8>)
 800350e:	9305      	str	r3, [sp, #20]
 8003510:	4b56      	ldr	r3, [pc, #344]	; (800366c <GPS_parse+0x1fc>)
 8003512:	9304      	str	r3, [sp, #16]
 8003514:	4b56      	ldr	r3, [pc, #344]	; (8003670 <GPS_parse+0x200>)
 8003516:	9303      	str	r3, [sp, #12]
 8003518:	4b4b      	ldr	r3, [pc, #300]	; (8003648 <GPS_parse+0x1d8>)
 800351a:	9302      	str	r3, [sp, #8]
 800351c:	4b4b      	ldr	r3, [pc, #300]	; (800364c <GPS_parse+0x1dc>)
 800351e:	9301      	str	r3, [sp, #4]
 8003520:	4b4b      	ldr	r3, [pc, #300]	; (8003650 <GPS_parse+0x1e0>)
 8003522:	9300      	str	r3, [sp, #0]
 8003524:	4b4b      	ldr	r3, [pc, #300]	; (8003654 <GPS_parse+0x1e4>)
 8003526:	4a4c      	ldr	r2, [pc, #304]	; (8003658 <GPS_parse+0x1e8>)
 8003528:	4952      	ldr	r1, [pc, #328]	; (8003674 <GPS_parse+0x204>)
 800352a:	6878      	ldr	r0, [r7, #4]
 800352c:	f00e fff2 	bl	8012514 <siscanf>
 8003530:	4603      	mov	r3, r0
 8003532:	2b00      	cmp	r3, #0
 8003534:	dd77      	ble.n	8003626 <GPS_parse+0x1b6>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 8003536:	4b4a      	ldr	r3, [pc, #296]	; (8003660 <GPS_parse+0x1f0>)
 8003538:	edd3 7a04 	vldr	s15, [r3, #16]
 800353c:	4b48      	ldr	r3, [pc, #288]	; (8003660 <GPS_parse+0x1f0>)
 800353e:	7e1b      	ldrb	r3, [r3, #24]
 8003540:	4618      	mov	r0, r3
 8003542:	eeb0 0a67 	vmov.f32	s0, s15
 8003546:	f000 f8af 	bl	80036a8 <GPS_nmea_to_dec>
 800354a:	eef0 7a40 	vmov.f32	s15, s0
 800354e:	4b44      	ldr	r3, [pc, #272]	; (8003660 <GPS_parse+0x1f0>)
 8003550:	edc3 7a01 	vstr	s15, [r3, #4]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 8003554:	4b42      	ldr	r3, [pc, #264]	; (8003660 <GPS_parse+0x1f0>)
 8003556:	edd3 7a03 	vldr	s15, [r3, #12]
 800355a:	4b41      	ldr	r3, [pc, #260]	; (8003660 <GPS_parse+0x1f0>)
 800355c:	7e5b      	ldrb	r3, [r3, #25]
 800355e:	4618      	mov	r0, r3
 8003560:	eeb0 0a67 	vmov.f32	s0, s15
 8003564:	f000 f8a0 	bl	80036a8 <GPS_nmea_to_dec>
 8003568:	eef0 7a40 	vmov.f32	s15, s0
 800356c:	4b3c      	ldr	r3, [pc, #240]	; (8003660 <GPS_parse+0x1f0>)
 800356e:	edc3 7a00 	vstr	s15, [r3]
    		return 1;
 8003572:	2301      	movs	r3, #1
 8003574:	e058      	b.n	8003628 <GPS_parse+0x1b8>
    	}


    }
    else if (!strncmp(GPSstrParse, "$GNGLL", 6)){
 8003576:	2206      	movs	r2, #6
 8003578:	493f      	ldr	r1, [pc, #252]	; (8003678 <GPS_parse+0x208>)
 800357a:	6878      	ldr	r0, [r7, #4]
 800357c:	f00f f843 	bl	8012606 <strncmp>
 8003580:	4603      	mov	r3, r0
 8003582:	2b00      	cmp	r3, #0
 8003584:	d130      	bne.n	80035e8 <GPS_parse+0x178>
        if(sscanf(GPSstrParse, "$GNGLL,%f,%c,%f,%c,%f,%c", &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.utc_time, &GPS.gll_status) >= 1){
 8003586:	4b3d      	ldr	r3, [pc, #244]	; (800367c <GPS_parse+0x20c>)
 8003588:	9303      	str	r3, [sp, #12]
 800358a:	4b33      	ldr	r3, [pc, #204]	; (8003658 <GPS_parse+0x1e8>)
 800358c:	9302      	str	r3, [sp, #8]
 800358e:	4b2e      	ldr	r3, [pc, #184]	; (8003648 <GPS_parse+0x1d8>)
 8003590:	9301      	str	r3, [sp, #4]
 8003592:	4b2e      	ldr	r3, [pc, #184]	; (800364c <GPS_parse+0x1dc>)
 8003594:	9300      	str	r3, [sp, #0]
 8003596:	4b2e      	ldr	r3, [pc, #184]	; (8003650 <GPS_parse+0x1e0>)
 8003598:	4a2e      	ldr	r2, [pc, #184]	; (8003654 <GPS_parse+0x1e4>)
 800359a:	4939      	ldr	r1, [pc, #228]	; (8003680 <GPS_parse+0x210>)
 800359c:	6878      	ldr	r0, [r7, #4]
 800359e:	f00e ffb9 	bl	8012514 <siscanf>
 80035a2:	4603      	mov	r3, r0
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	dd3e      	ble.n	8003626 <GPS_parse+0x1b6>
        	GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 80035a8:	4b2d      	ldr	r3, [pc, #180]	; (8003660 <GPS_parse+0x1f0>)
 80035aa:	edd3 7a04 	vldr	s15, [r3, #16]
 80035ae:	4b2c      	ldr	r3, [pc, #176]	; (8003660 <GPS_parse+0x1f0>)
 80035b0:	7e1b      	ldrb	r3, [r3, #24]
 80035b2:	4618      	mov	r0, r3
 80035b4:	eeb0 0a67 	vmov.f32	s0, s15
 80035b8:	f000 f876 	bl	80036a8 <GPS_nmea_to_dec>
 80035bc:	eef0 7a40 	vmov.f32	s15, s0
 80035c0:	4b27      	ldr	r3, [pc, #156]	; (8003660 <GPS_parse+0x1f0>)
 80035c2:	edc3 7a01 	vstr	s15, [r3, #4]
        	GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 80035c6:	4b26      	ldr	r3, [pc, #152]	; (8003660 <GPS_parse+0x1f0>)
 80035c8:	edd3 7a03 	vldr	s15, [r3, #12]
 80035cc:	4b24      	ldr	r3, [pc, #144]	; (8003660 <GPS_parse+0x1f0>)
 80035ce:	7e5b      	ldrb	r3, [r3, #25]
 80035d0:	4618      	mov	r0, r3
 80035d2:	eeb0 0a67 	vmov.f32	s0, s15
 80035d6:	f000 f867 	bl	80036a8 <GPS_nmea_to_dec>
 80035da:	eef0 7a40 	vmov.f32	s15, s0
 80035de:	4b20      	ldr	r3, [pc, #128]	; (8003660 <GPS_parse+0x1f0>)
 80035e0:	edc3 7a00 	vstr	s15, [r3]
        	return 1;
 80035e4:	2301      	movs	r3, #1
 80035e6:	e01f      	b.n	8003628 <GPS_parse+0x1b8>
        }

    }
    else if (!strncmp(GPSstrParse, "$GNVTG", 6)){
 80035e8:	2206      	movs	r2, #6
 80035ea:	4926      	ldr	r1, [pc, #152]	; (8003684 <GPS_parse+0x214>)
 80035ec:	6878      	ldr	r0, [r7, #4]
 80035ee:	f00f f80a 	bl	8012606 <strncmp>
 80035f2:	4603      	mov	r3, r0
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d116      	bne.n	8003626 <GPS_parse+0x1b6>
        if(sscanf(GPSstrParse, "$GNVTG,%f,%c,%f,%c,%f,%c,%f,%c", &GPS.course_t, &GPS.course_t_unit, &GPS.course_m, &GPS.course_m_unit, &GPS.speed_k, &GPS.speed_k_unit, &GPS.speed_km, &GPS.speed_km_unit) >= 1)
 80035f8:	4b23      	ldr	r3, [pc, #140]	; (8003688 <GPS_parse+0x218>)
 80035fa:	9305      	str	r3, [sp, #20]
 80035fc:	4b23      	ldr	r3, [pc, #140]	; (800368c <GPS_parse+0x21c>)
 80035fe:	9304      	str	r3, [sp, #16]
 8003600:	4b23      	ldr	r3, [pc, #140]	; (8003690 <GPS_parse+0x220>)
 8003602:	9303      	str	r3, [sp, #12]
 8003604:	4b1a      	ldr	r3, [pc, #104]	; (8003670 <GPS_parse+0x200>)
 8003606:	9302      	str	r3, [sp, #8]
 8003608:	4b22      	ldr	r3, [pc, #136]	; (8003694 <GPS_parse+0x224>)
 800360a:	9301      	str	r3, [sp, #4]
 800360c:	4b22      	ldr	r3, [pc, #136]	; (8003698 <GPS_parse+0x228>)
 800360e:	9300      	str	r3, [sp, #0]
 8003610:	4b22      	ldr	r3, [pc, #136]	; (800369c <GPS_parse+0x22c>)
 8003612:	4a23      	ldr	r2, [pc, #140]	; (80036a0 <GPS_parse+0x230>)
 8003614:	4923      	ldr	r1, [pc, #140]	; (80036a4 <GPS_parse+0x234>)
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f00e ff7c 	bl	8012514 <siscanf>
 800361c:	4603      	mov	r3, r0
 800361e:	2b00      	cmp	r3, #0
 8003620:	dd01      	ble.n	8003626 <GPS_parse+0x1b6>
            return 0;
 8003622:	2300      	movs	r3, #0
 8003624:	e000      	b.n	8003628 <GPS_parse+0x1b8>
    }
    return 0;
 8003626:	2300      	movs	r3, #0
}
 8003628:	4618      	mov	r0, r3
 800362a:	3708      	adds	r7, #8
 800362c:	46bd      	mov	sp, r7
 800362e:	bd80      	pop	{r7, pc}
 8003630:	08016d2c 	.word	0x08016d2c
 8003634:	2000603c 	.word	0x2000603c
 8003638:	20006038 	.word	0x20006038
 800363c:	20006034 	.word	0x20006034
 8003640:	20006030 	.word	0x20006030
 8003644:	2000602c 	.word	0x2000602c
 8003648:	20006029 	.word	0x20006029
 800364c:	2000601c 	.word	0x2000601c
 8003650:	20006028 	.word	0x20006028
 8003654:	20006020 	.word	0x20006020
 8003658:	20006024 	.word	0x20006024
 800365c:	08016d34 	.word	0x08016d34
 8003660:	20006010 	.word	0x20006010
 8003664:	08016d5c 	.word	0x08016d5c
 8003668:	20006048 	.word	0x20006048
 800366c:	20006044 	.word	0x20006044
 8003670:	20006040 	.word	0x20006040
 8003674:	08016d64 	.word	0x08016d64
 8003678:	08016d84 	.word	0x08016d84
 800367c:	2000604c 	.word	0x2000604c
 8003680:	08016d8c 	.word	0x08016d8c
 8003684:	08016da8 	.word	0x08016da8
 8003688:	20006064 	.word	0x20006064
 800368c:	20006060 	.word	0x20006060
 8003690:	2000605d 	.word	0x2000605d
 8003694:	2000605c 	.word	0x2000605c
 8003698:	20006058 	.word	0x20006058
 800369c:	20006054 	.word	0x20006054
 80036a0:	20006050 	.word	0x20006050
 80036a4:	08016db0 	.word	0x08016db0

080036a8 <GPS_nmea_to_dec>:

float GPS_nmea_to_dec(float deg_coord, char nsew) {
 80036a8:	b480      	push	{r7}
 80036aa:	b087      	sub	sp, #28
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	ed87 0a01 	vstr	s0, [r7, #4]
 80036b2:	4603      	mov	r3, r0
 80036b4:	70fb      	strb	r3, [r7, #3]
    int degree = (int)(deg_coord/100);
 80036b6:	ed97 7a01 	vldr	s14, [r7, #4]
 80036ba:	eddf 6a20 	vldr	s13, [pc, #128]	; 800373c <GPS_nmea_to_dec+0x94>
 80036be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80036c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80036c6:	ee17 3a90 	vmov	r3, s15
 80036ca:	613b      	str	r3, [r7, #16]
    float minutes = deg_coord - degree*100;
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	2264      	movs	r2, #100	; 0x64
 80036d0:	fb02 f303 	mul.w	r3, r2, r3
 80036d4:	ee07 3a90 	vmov	s15, r3
 80036d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036dc:	ed97 7a01 	vldr	s14, [r7, #4]
 80036e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80036e4:	edc7 7a03 	vstr	s15, [r7, #12]
    float dec_deg = minutes / 60;
 80036e8:	ed97 7a03 	vldr	s14, [r7, #12]
 80036ec:	eddf 6a14 	vldr	s13, [pc, #80]	; 8003740 <GPS_nmea_to_dec+0x98>
 80036f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80036f4:	edc7 7a02 	vstr	s15, [r7, #8]
    float decimal = degree + dec_deg;
 80036f8:	693b      	ldr	r3, [r7, #16]
 80036fa:	ee07 3a90 	vmov	s15, r3
 80036fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003702:	ed97 7a02 	vldr	s14, [r7, #8]
 8003706:	ee77 7a27 	vadd.f32	s15, s14, s15
 800370a:	edc7 7a05 	vstr	s15, [r7, #20]
    if (nsew == 'S' || nsew == 'W') { // return negative
 800370e:	78fb      	ldrb	r3, [r7, #3]
 8003710:	2b53      	cmp	r3, #83	; 0x53
 8003712:	d002      	beq.n	800371a <GPS_nmea_to_dec+0x72>
 8003714:	78fb      	ldrb	r3, [r7, #3]
 8003716:	2b57      	cmp	r3, #87	; 0x57
 8003718:	d105      	bne.n	8003726 <GPS_nmea_to_dec+0x7e>
        decimal *= -1;
 800371a:	edd7 7a05 	vldr	s15, [r7, #20]
 800371e:	eef1 7a67 	vneg.f32	s15, s15
 8003722:	edc7 7a05 	vstr	s15, [r7, #20]
    }
    return decimal;
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	ee07 3a90 	vmov	s15, r3
}
 800372c:	eeb0 0a67 	vmov.f32	s0, s15
 8003730:	371c      	adds	r7, #28
 8003732:	46bd      	mov	sp, r7
 8003734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003738:	4770      	bx	lr
 800373a:	bf00      	nop
 800373c:	42c80000 	.word	0x42c80000
 8003740:	42700000 	.word	0x42700000

08003744 <GPS_init>:

/*
 * TODO MRT code
 */

void GPS_init(UART_HandleTypeDef* data_uart, UART_HandleTypeDef* transmit_uart){
 8003744:	b580      	push	{r7, lr}
 8003746:	b082      	sub	sp, #8
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
 800374c:	6039      	str	r1, [r7, #0]
	GPS_USART = data_uart;
 800374e:	4a09      	ldr	r2, [pc, #36]	; (8003774 <GPS_init+0x30>)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6013      	str	r3, [r2, #0]
	SERIAL_USART = transmit_uart;
 8003754:	4a08      	ldr	r2, [pc, #32]	; (8003778 <GPS_init+0x34>)
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	6013      	str	r3, [r2, #0]
	HAL_UART_Transmit(SERIAL_USART,"\r\n\r\nGPS Init\r\n\r\n",16,HAL_MAX_DELAY);
 800375a:	4b07      	ldr	r3, [pc, #28]	; (8003778 <GPS_init+0x34>)
 800375c:	6818      	ldr	r0, [r3, #0]
 800375e:	f04f 33ff 	mov.w	r3, #4294967295
 8003762:	2210      	movs	r2, #16
 8003764:	4905      	ldr	r1, [pc, #20]	; (800377c <GPS_init+0x38>)
 8003766:	f009 fa52 	bl	800cc0e <HAL_UART_Transmit>
}
 800376a:	bf00      	nop
 800376c:	3708      	adds	r7, #8
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	20005ae8 	.word	0x20005ae8
 8003778:	200060cc 	.word	0x200060cc
 800377c:	08016dd0 	.word	0x08016dd0

08003780 <__NVIC_SystemReset>:
{
 8003780:	b480      	push	{r7}
 8003782:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8003784:	f3bf 8f4f 	dsb	sy
}
 8003788:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800378a:	4b06      	ldr	r3, [pc, #24]	; (80037a4 <__NVIC_SystemReset+0x24>)
 800378c:	68db      	ldr	r3, [r3, #12]
 800378e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003792:	4904      	ldr	r1, [pc, #16]	; (80037a4 <__NVIC_SystemReset+0x24>)
 8003794:	4b04      	ldr	r3, [pc, #16]	; (80037a8 <__NVIC_SystemReset+0x28>)
 8003796:	4313      	orrs	r3, r2
 8003798:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800379a:	f3bf 8f4f 	dsb	sy
}
 800379e:	bf00      	nop
    __NOP();
 80037a0:	bf00      	nop
 80037a2:	e7fd      	b.n	80037a0 <__NVIC_SystemReset+0x20>
 80037a4:	e000ed00 	.word	0xe000ed00
 80037a8:	05fa0004 	.word	0x05fa0004

080037ac <MRT_externalFlashSetup>:


/*
 * User functions
 */
void MRT_externalFlashSetup(UART_HandleTypeDef* uart){
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]

	for (int i = 0; i < NB_OF_FLAGS; i++){
 80037b4:	2300      	movs	r3, #0
 80037b6:	60fb      	str	r3, [r7, #12]
 80037b8:	e007      	b.n	80037ca <MRT_externalFlashSetup+0x1e>
		FLAGS_NULL_BUFFER[i] = 0; //Setup the flags null buffer for the correct number of values
 80037ba:	4a0f      	ldr	r2, [pc, #60]	; (80037f8 <MRT_externalFlashSetup+0x4c>)
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	4413      	add	r3, r2
 80037c0:	2200      	movs	r2, #0
 80037c2:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NB_OF_FLAGS; i++){
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	3301      	adds	r3, #1
 80037c8:	60fb      	str	r3, [r7, #12]
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2b02      	cmp	r3, #2
 80037ce:	ddf4      	ble.n	80037ba <MRT_externalFlashSetup+0xe>
	}

	if (!W25qxx_Init()) {
 80037d0:	f000 fb12 	bl	8003df8 <W25qxx_Init>
 80037d4:	4603      	mov	r3, r0
 80037d6:	f083 0301 	eor.w	r3, r3, #1
 80037da:	b2db      	uxtb	r3, r3
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d001      	beq.n	80037e4 <MRT_externalFlashSetup+0x38>
		Error_Handler(); // hangs and blinks LEDF
 80037e0:	f7ff f876 	bl	80028d0 <Error_Handler>
	}
	MRT_getFlags();
 80037e4:	f000 f862 	bl	80038ac <MRT_getFlags>
	MRT_resetInfo(uart);
 80037e8:	6878      	ldr	r0, [r7, #4]
 80037ea:	f000 f94b 	bl	8003a84 <MRT_resetInfo>
}
 80037ee:	bf00      	nop
 80037f0:	3710      	adds	r7, #16
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}
 80037f6:	bf00      	nop
 80037f8:	200060d0 	.word	0x200060d0

080037fc <HAL_GPIO_EXTI_Callback>:


/*
 * Helper functions
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b082      	sub	sp, #8
 8003800:	af00      	add	r7, sp, #0
 8003802:	4603      	mov	r3, r0
 8003804:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin == IN_Button_Pin){
 8003806:	88fb      	ldrh	r3, [r7, #6]
 8003808:	2b01      	cmp	r3, #1
 800380a:	d101      	bne.n	8003810 <HAL_GPIO_EXTI_Callback+0x14>
		//Manual reset
		MRT_resetFromStart();
 800380c:	f000 f804 	bl	8003818 <MRT_resetFromStart>
	}

}
 8003810:	bf00      	nop
 8003812:	3708      	adds	r7, #8
 8003814:	46bd      	mov	sp, r7
 8003816:	bd80      	pop	{r7, pc}

08003818 <MRT_resetFromStart>:


void MRT_resetFromStart(void){
 8003818:	b580      	push	{r7, lr}
 800381a:	af00      	add	r7, sp, #0
	//Clear wakeup and reset flags
	W25qxx_EraseSector(1);
 800381c:	2001      	movs	r0, #1
 800381e:	f000 fc3d 	bl	800409c <W25qxx_EraseSector>
	W25qxx_WriteSector(FLAGS_NULL_BUFFER, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003822:	2303      	movs	r3, #3
 8003824:	2200      	movs	r2, #0
 8003826:	2101      	movs	r1, #1
 8003828:	4803      	ldr	r0, [pc, #12]	; (8003838 <MRT_resetFromStart+0x20>)
 800382a:	f000 fd81 	bl	8004330 <W25qxx_WriteSector>

	//Clear RTC time (last recorded)
	//TODO

	//Shutdown Iridium
	MRT_Static_Iridium_Shutdown();
 800382e:	f002 fd0d 	bl	800624c <MRT_Static_Iridium_Shutdown>

	//Reset function
	NVIC_SystemReset();
 8003832:	f7ff ffa5 	bl	8003780 <__NVIC_SystemReset>
 8003836:	bf00      	nop
 8003838:	200060d0 	.word	0x200060d0

0800383c <MRT_updateExternalFlashBuffers>:
}


void MRT_updateExternalFlashBuffers(void){
 800383c:	b480      	push	{r7}
 800383e:	b083      	sub	sp, #12
 8003840:	af00      	add	r7, sp, #0
	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003842:	2300      	movs	r3, #0
 8003844:	607b      	str	r3, [r7, #4]
 8003846:	e00c      	b.n	8003862 <MRT_updateExternalFlashBuffers+0x26>
		flash_flags_buffer[i] = *flash_flags[i];
 8003848:	4a14      	ldr	r2, [pc, #80]	; (800389c <MRT_updateExternalFlashBuffers+0x60>)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003850:	7819      	ldrb	r1, [r3, #0]
 8003852:	4a13      	ldr	r2, [pc, #76]	; (80038a0 <MRT_updateExternalFlashBuffers+0x64>)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	4413      	add	r3, r2
 8003858:	460a      	mov	r2, r1
 800385a:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NB_OF_FLAGS; i++){
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	3301      	adds	r3, #1
 8003860:	607b      	str	r3, [r7, #4]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2b02      	cmp	r3, #2
 8003866:	ddef      	ble.n	8003848 <MRT_updateExternalFlashBuffers+0xc>
	}
	for (int i = 0; i < 3; i++){
 8003868:	2300      	movs	r3, #0
 800386a:	603b      	str	r3, [r7, #0]
 800386c:	e00c      	b.n	8003888 <MRT_updateExternalFlashBuffers+0x4c>
		flash_time_buffer[i] = *flash_time[i];
 800386e:	4a0d      	ldr	r2, [pc, #52]	; (80038a4 <MRT_updateExternalFlashBuffers+0x68>)
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003876:	7819      	ldrb	r1, [r3, #0]
 8003878:	4a0b      	ldr	r2, [pc, #44]	; (80038a8 <MRT_updateExternalFlashBuffers+0x6c>)
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	4413      	add	r3, r2
 800387e:	460a      	mov	r2, r1
 8003880:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 3; i++){
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	3301      	adds	r3, #1
 8003886:	603b      	str	r3, [r7, #0]
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	2b02      	cmp	r3, #2
 800388c:	ddef      	ble.n	800386e <MRT_updateExternalFlashBuffers+0x32>
	}
}
 800388e:	bf00      	nop
 8003890:	bf00      	nop
 8003892:	370c      	adds	r7, #12
 8003894:	46bd      	mov	sp, r7
 8003896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389a:	4770      	bx	lr
 800389c:	20000008 	.word	0x20000008
 80038a0:	20005b8c 	.word	0x20005b8c
 80038a4:	20000014 	.word	0x20000014
 80038a8:	20005cbc 	.word	0x20005cbc

080038ac <MRT_getFlags>:


void MRT_getFlags(void){
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b082      	sub	sp, #8
 80038b0:	af00      	add	r7, sp, #0

	//Retrieve flags
	W25qxx_ReadSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 80038b2:	2303      	movs	r3, #3
 80038b4:	2200      	movs	r2, #0
 80038b6:	2101      	movs	r1, #1
 80038b8:	4868      	ldr	r0, [pc, #416]	; (8003a5c <MRT_getFlags+0x1b0>)
 80038ba:	f000 fe77 	bl	80045ac <W25qxx_ReadSector>

	//Retrieve RTC time (last recorded)
	W25qxx_ReadSector(flash_time_buffer, 2, RTC_TIME_OFFSET, 3);
 80038be:	2303      	movs	r3, #3
 80038c0:	2200      	movs	r2, #0
 80038c2:	2102      	movs	r1, #2
 80038c4:	4866      	ldr	r0, [pc, #408]	; (8003a60 <MRT_getFlags+0x1b4>)
 80038c6:	f000 fe71 	bl	80045ac <W25qxx_ReadSector>

	//If RTC detected a wake up, update the flash memory
	if (wu_flag == 1){
 80038ca:	4b66      	ldr	r3, [pc, #408]	; (8003a64 <MRT_getFlags+0x1b8>)
 80038cc:	781b      	ldrb	r3, [r3, #0]
 80038ce:	2b01      	cmp	r3, #1
 80038d0:	d10c      	bne.n	80038ec <MRT_getFlags+0x40>
		flash_flags_buffer[WU_FLAG_OFFSET] = wu_flag;
 80038d2:	4b64      	ldr	r3, [pc, #400]	; (8003a64 <MRT_getFlags+0x1b8>)
 80038d4:	781a      	ldrb	r2, [r3, #0]
 80038d6:	4b61      	ldr	r3, [pc, #388]	; (8003a5c <MRT_getFlags+0x1b0>)
 80038d8:	705a      	strb	r2, [r3, #1]
		W25qxx_EraseSector(1);
 80038da:	2001      	movs	r0, #1
 80038dc:	f000 fbde 	bl	800409c <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 80038e0:	2303      	movs	r3, #3
 80038e2:	2200      	movs	r2, #0
 80038e4:	2101      	movs	r1, #1
 80038e6:	485d      	ldr	r0, [pc, #372]	; (8003a5c <MRT_getFlags+0x1b0>)
 80038e8:	f000 fd22 	bl	8004330 <W25qxx_WriteSector>
	}

	//Assign each value read to their variable
	for (int i = 0; i < NB_OF_FLAGS; i++){
 80038ec:	2300      	movs	r3, #0
 80038ee:	607b      	str	r3, [r7, #4]
 80038f0:	e00b      	b.n	800390a <MRT_getFlags+0x5e>
		*flash_flags[i] = flash_flags_buffer[i];
 80038f2:	4a5d      	ldr	r2, [pc, #372]	; (8003a68 <MRT_getFlags+0x1bc>)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038fa:	4958      	ldr	r1, [pc, #352]	; (8003a5c <MRT_getFlags+0x1b0>)
 80038fc:	687a      	ldr	r2, [r7, #4]
 80038fe:	440a      	add	r2, r1
 8003900:	7812      	ldrb	r2, [r2, #0]
 8003902:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	3301      	adds	r3, #1
 8003908:	607b      	str	r3, [r7, #4]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2b02      	cmp	r3, #2
 800390e:	ddf0      	ble.n	80038f2 <MRT_getFlags+0x46>
	}
	for (int i = 0; i < 3; i++){
 8003910:	2300      	movs	r3, #0
 8003912:	603b      	str	r3, [r7, #0]
 8003914:	e00b      	b.n	800392e <MRT_getFlags+0x82>
		*flash_time[i] = flash_time_buffer[i];
 8003916:	4a55      	ldr	r2, [pc, #340]	; (8003a6c <MRT_getFlags+0x1c0>)
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800391e:	4950      	ldr	r1, [pc, #320]	; (8003a60 <MRT_getFlags+0x1b4>)
 8003920:	683a      	ldr	r2, [r7, #0]
 8003922:	440a      	add	r2, r1
 8003924:	7812      	ldrb	r2, [r2, #0]
 8003926:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 3; i++){
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	3301      	adds	r3, #1
 800392c:	603b      	str	r3, [r7, #0]
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	2b02      	cmp	r3, #2
 8003932:	ddf0      	ble.n	8003916 <MRT_getFlags+0x6a>
	}


	//Check flags values
	//Reset flag
	if (reset_flag != 0 && reset_flag !=1){ //If random value (none was written)
 8003934:	4b4e      	ldr	r3, [pc, #312]	; (8003a70 <MRT_getFlags+0x1c4>)
 8003936:	781b      	ldrb	r3, [r3, #0]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d013      	beq.n	8003964 <MRT_getFlags+0xb8>
 800393c:	4b4c      	ldr	r3, [pc, #304]	; (8003a70 <MRT_getFlags+0x1c4>)
 800393e:	781b      	ldrb	r3, [r3, #0]
 8003940:	2b01      	cmp	r3, #1
 8003942:	d00f      	beq.n	8003964 <MRT_getFlags+0xb8>
		reset_flag = 0;
 8003944:	4b4a      	ldr	r3, [pc, #296]	; (8003a70 <MRT_getFlags+0x1c4>)
 8003946:	2200      	movs	r2, #0
 8003948:	701a      	strb	r2, [r3, #0]
		flash_flags_buffer[RESET_FLAG_OFFSET] = reset_flag;
 800394a:	4b49      	ldr	r3, [pc, #292]	; (8003a70 <MRT_getFlags+0x1c4>)
 800394c:	781a      	ldrb	r2, [r3, #0]
 800394e:	4b43      	ldr	r3, [pc, #268]	; (8003a5c <MRT_getFlags+0x1b0>)
 8003950:	701a      	strb	r2, [r3, #0]
		W25qxx_EraseSector(1);
 8003952:	2001      	movs	r0, #1
 8003954:	f000 fba2 	bl	800409c <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003958:	2303      	movs	r3, #3
 800395a:	2200      	movs	r2, #0
 800395c:	2101      	movs	r1, #1
 800395e:	483f      	ldr	r0, [pc, #252]	; (8003a5c <MRT_getFlags+0x1b0>)
 8003960:	f000 fce6 	bl	8004330 <W25qxx_WriteSector>
	}

	//Wake up flag
	if (wu_flag != 0 && wu_flag !=1){ //If random value (none was written)
 8003964:	4b3f      	ldr	r3, [pc, #252]	; (8003a64 <MRT_getFlags+0x1b8>)
 8003966:	781b      	ldrb	r3, [r3, #0]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d013      	beq.n	8003994 <MRT_getFlags+0xe8>
 800396c:	4b3d      	ldr	r3, [pc, #244]	; (8003a64 <MRT_getFlags+0x1b8>)
 800396e:	781b      	ldrb	r3, [r3, #0]
 8003970:	2b01      	cmp	r3, #1
 8003972:	d00f      	beq.n	8003994 <MRT_getFlags+0xe8>
		wu_flag = 0;
 8003974:	4b3b      	ldr	r3, [pc, #236]	; (8003a64 <MRT_getFlags+0x1b8>)
 8003976:	2200      	movs	r2, #0
 8003978:	701a      	strb	r2, [r3, #0]
		flash_flags_buffer[WU_FLAG_OFFSET] = wu_flag;
 800397a:	4b3a      	ldr	r3, [pc, #232]	; (8003a64 <MRT_getFlags+0x1b8>)
 800397c:	781a      	ldrb	r2, [r3, #0]
 800397e:	4b37      	ldr	r3, [pc, #220]	; (8003a5c <MRT_getFlags+0x1b0>)
 8003980:	705a      	strb	r2, [r3, #1]
		W25qxx_EraseSector(1);
 8003982:	2001      	movs	r0, #1
 8003984:	f000 fb8a 	bl	800409c <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003988:	2303      	movs	r3, #3
 800398a:	2200      	movs	r2, #0
 800398c:	2101      	movs	r1, #1
 800398e:	4833      	ldr	r0, [pc, #204]	; (8003a5c <MRT_getFlags+0x1b0>)
 8003990:	f000 fcce 	bl	8004330 <W25qxx_WriteSector>
	}

	//IWDG flag
	if (iwdg_flag != 0 && iwdg_flag !=1){ //If random value (none was written)
 8003994:	4b37      	ldr	r3, [pc, #220]	; (8003a74 <MRT_getFlags+0x1c8>)
 8003996:	781b      	ldrb	r3, [r3, #0]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d013      	beq.n	80039c4 <MRT_getFlags+0x118>
 800399c:	4b35      	ldr	r3, [pc, #212]	; (8003a74 <MRT_getFlags+0x1c8>)
 800399e:	781b      	ldrb	r3, [r3, #0]
 80039a0:	2b01      	cmp	r3, #1
 80039a2:	d00f      	beq.n	80039c4 <MRT_getFlags+0x118>
		iwdg_flag = 0;
 80039a4:	4b33      	ldr	r3, [pc, #204]	; (8003a74 <MRT_getFlags+0x1c8>)
 80039a6:	2200      	movs	r2, #0
 80039a8:	701a      	strb	r2, [r3, #0]
		flash_flags_buffer[IWDG_FLAG_OFFSET] = iwdg_flag;
 80039aa:	4b32      	ldr	r3, [pc, #200]	; (8003a74 <MRT_getFlags+0x1c8>)
 80039ac:	781a      	ldrb	r2, [r3, #0]
 80039ae:	4b2b      	ldr	r3, [pc, #172]	; (8003a5c <MRT_getFlags+0x1b0>)
 80039b0:	709a      	strb	r2, [r3, #2]
		W25qxx_EraseSector(1);
 80039b2:	2001      	movs	r0, #1
 80039b4:	f000 fb72 	bl	800409c <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 80039b8:	2303      	movs	r3, #3
 80039ba:	2200      	movs	r2, #0
 80039bc:	2101      	movs	r1, #1
 80039be:	4827      	ldr	r0, [pc, #156]	; (8003a5c <MRT_getFlags+0x1b0>)
 80039c0:	f000 fcb6 	bl	8004330 <W25qxx_WriteSector>
	}


	//Check RTC time values
	//Hours
	if (!(prev_hours > 0) && !(prev_hours < 24)){ //If random value (none was written)
 80039c4:	4b2c      	ldr	r3, [pc, #176]	; (8003a78 <MRT_getFlags+0x1cc>)
 80039c6:	781b      	ldrb	r3, [r3, #0]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d113      	bne.n	80039f4 <MRT_getFlags+0x148>
 80039cc:	4b2a      	ldr	r3, [pc, #168]	; (8003a78 <MRT_getFlags+0x1cc>)
 80039ce:	781b      	ldrb	r3, [r3, #0]
 80039d0:	2b17      	cmp	r3, #23
 80039d2:	d90f      	bls.n	80039f4 <MRT_getFlags+0x148>
		prev_hours = 0;
 80039d4:	4b28      	ldr	r3, [pc, #160]	; (8003a78 <MRT_getFlags+0x1cc>)
 80039d6:	2200      	movs	r2, #0
 80039d8:	701a      	strb	r2, [r3, #0]
		flash_time_buffer[RTC_HOURS_OFFSET] = prev_hours;
 80039da:	4b27      	ldr	r3, [pc, #156]	; (8003a78 <MRT_getFlags+0x1cc>)
 80039dc:	781a      	ldrb	r2, [r3, #0]
 80039de:	4b20      	ldr	r3, [pc, #128]	; (8003a60 <MRT_getFlags+0x1b4>)
 80039e0:	701a      	strb	r2, [r3, #0]
		W25qxx_EraseSector(2);
 80039e2:	2002      	movs	r0, #2
 80039e4:	f000 fb5a 	bl	800409c <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_time_buffer, 2, RTC_TIME_OFFSET, 3);
 80039e8:	2303      	movs	r3, #3
 80039ea:	2200      	movs	r2, #0
 80039ec:	2102      	movs	r1, #2
 80039ee:	481c      	ldr	r0, [pc, #112]	; (8003a60 <MRT_getFlags+0x1b4>)
 80039f0:	f000 fc9e 	bl	8004330 <W25qxx_WriteSector>
	}

	//Minutes
	if (!(prev_min > 0) && !(prev_min < 60)){ //If random value (none was written)
 80039f4:	4b21      	ldr	r3, [pc, #132]	; (8003a7c <MRT_getFlags+0x1d0>)
 80039f6:	781b      	ldrb	r3, [r3, #0]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d113      	bne.n	8003a24 <MRT_getFlags+0x178>
 80039fc:	4b1f      	ldr	r3, [pc, #124]	; (8003a7c <MRT_getFlags+0x1d0>)
 80039fe:	781b      	ldrb	r3, [r3, #0]
 8003a00:	2b3b      	cmp	r3, #59	; 0x3b
 8003a02:	d90f      	bls.n	8003a24 <MRT_getFlags+0x178>
		prev_min = 0;
 8003a04:	4b1d      	ldr	r3, [pc, #116]	; (8003a7c <MRT_getFlags+0x1d0>)
 8003a06:	2200      	movs	r2, #0
 8003a08:	701a      	strb	r2, [r3, #0]
		flash_time_buffer[RTC_MIN_OFFSET] = prev_min;
 8003a0a:	4b1c      	ldr	r3, [pc, #112]	; (8003a7c <MRT_getFlags+0x1d0>)
 8003a0c:	781a      	ldrb	r2, [r3, #0]
 8003a0e:	4b14      	ldr	r3, [pc, #80]	; (8003a60 <MRT_getFlags+0x1b4>)
 8003a10:	705a      	strb	r2, [r3, #1]
		W25qxx_EraseSector(2);
 8003a12:	2002      	movs	r0, #2
 8003a14:	f000 fb42 	bl	800409c <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_time_buffer, 2, RTC_TIME_OFFSET, 3);
 8003a18:	2303      	movs	r3, #3
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	2102      	movs	r1, #2
 8003a1e:	4810      	ldr	r0, [pc, #64]	; (8003a60 <MRT_getFlags+0x1b4>)
 8003a20:	f000 fc86 	bl	8004330 <W25qxx_WriteSector>
	}

	//Seconds
	if (!(prev_sec > 0) && !(prev_sec < 60)){ //If random value (none was written)
 8003a24:	4b16      	ldr	r3, [pc, #88]	; (8003a80 <MRT_getFlags+0x1d4>)
 8003a26:	781b      	ldrb	r3, [r3, #0]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d113      	bne.n	8003a54 <MRT_getFlags+0x1a8>
 8003a2c:	4b14      	ldr	r3, [pc, #80]	; (8003a80 <MRT_getFlags+0x1d4>)
 8003a2e:	781b      	ldrb	r3, [r3, #0]
 8003a30:	2b3b      	cmp	r3, #59	; 0x3b
 8003a32:	d90f      	bls.n	8003a54 <MRT_getFlags+0x1a8>
		prev_sec = 0;
 8003a34:	4b12      	ldr	r3, [pc, #72]	; (8003a80 <MRT_getFlags+0x1d4>)
 8003a36:	2200      	movs	r2, #0
 8003a38:	701a      	strb	r2, [r3, #0]
		flash_time_buffer[RTC_SEC_OFFSET] = prev_sec;
 8003a3a:	4b11      	ldr	r3, [pc, #68]	; (8003a80 <MRT_getFlags+0x1d4>)
 8003a3c:	781a      	ldrb	r2, [r3, #0]
 8003a3e:	4b08      	ldr	r3, [pc, #32]	; (8003a60 <MRT_getFlags+0x1b4>)
 8003a40:	709a      	strb	r2, [r3, #2]
		W25qxx_EraseSector(2);
 8003a42:	2002      	movs	r0, #2
 8003a44:	f000 fb2a 	bl	800409c <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_time_buffer, 2, RTC_TIME_OFFSET, 3);
 8003a48:	2303      	movs	r3, #3
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	2102      	movs	r1, #2
 8003a4e:	4804      	ldr	r0, [pc, #16]	; (8003a60 <MRT_getFlags+0x1b4>)
 8003a50:	f000 fc6e 	bl	8004330 <W25qxx_WriteSector>
	}
}
 8003a54:	bf00      	nop
 8003a56:	3708      	adds	r7, #8
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bd80      	pop	{r7, pc}
 8003a5c:	20005b8c 	.word	0x20005b8c
 8003a60:	20005cbc 	.word	0x20005cbc
 8003a64:	20000519 	.word	0x20000519
 8003a68:	20000008 	.word	0x20000008
 8003a6c:	20000014 	.word	0x20000014
 8003a70:	200002e6 	.word	0x200002e6
 8003a74:	200002e7 	.word	0x200002e7
 8003a78:	200002e8 	.word	0x200002e8
 8003a7c:	200002e9 	.word	0x200002e9
 8003a80:	200002ea 	.word	0x200002ea

08003a84 <MRT_resetInfo>:


void MRT_resetInfo(UART_HandleTypeDef* uart){
 8003a84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a86:	b0a1      	sub	sp, #132	; 0x84
 8003a88:	af04      	add	r7, sp, #16
 8003a8a:	6078      	str	r0, [r7, #4]

	  char buffer[100];
	  sprintf(buffer,"Reset: %i,  WU: %i,  IWDG: %i\r\nPrevious RTC time: %i:%i:%i",reset_flag, wu_flag, iwdg_flag, prev_hours, prev_min, prev_sec);
 8003a8c:	4b41      	ldr	r3, [pc, #260]	; (8003b94 <MRT_resetInfo+0x110>)
 8003a8e:	781b      	ldrb	r3, [r3, #0]
 8003a90:	461d      	mov	r5, r3
 8003a92:	4b41      	ldr	r3, [pc, #260]	; (8003b98 <MRT_resetInfo+0x114>)
 8003a94:	781b      	ldrb	r3, [r3, #0]
 8003a96:	461e      	mov	r6, r3
 8003a98:	4b40      	ldr	r3, [pc, #256]	; (8003b9c <MRT_resetInfo+0x118>)
 8003a9a:	781b      	ldrb	r3, [r3, #0]
 8003a9c:	461a      	mov	r2, r3
 8003a9e:	4b40      	ldr	r3, [pc, #256]	; (8003ba0 <MRT_resetInfo+0x11c>)
 8003aa0:	781b      	ldrb	r3, [r3, #0]
 8003aa2:	4619      	mov	r1, r3
 8003aa4:	4b3f      	ldr	r3, [pc, #252]	; (8003ba4 <MRT_resetInfo+0x120>)
 8003aa6:	781b      	ldrb	r3, [r3, #0]
 8003aa8:	461c      	mov	r4, r3
 8003aaa:	4b3f      	ldr	r3, [pc, #252]	; (8003ba8 <MRT_resetInfo+0x124>)
 8003aac:	781b      	ldrb	r3, [r3, #0]
 8003aae:	f107 000c 	add.w	r0, r7, #12
 8003ab2:	9303      	str	r3, [sp, #12]
 8003ab4:	9402      	str	r4, [sp, #8]
 8003ab6:	9101      	str	r1, [sp, #4]
 8003ab8:	9200      	str	r2, [sp, #0]
 8003aba:	4633      	mov	r3, r6
 8003abc:	462a      	mov	r2, r5
 8003abe:	493b      	ldr	r1, [pc, #236]	; (8003bac <MRT_resetInfo+0x128>)
 8003ac0:	f00e fd08 	bl	80124d4 <siprintf>
	  HAL_UART_Transmit(uart, buffer, strlen(buffer), HAL_MAX_DELAY);
 8003ac4:	f107 030c 	add.w	r3, r7, #12
 8003ac8:	4618      	mov	r0, r3
 8003aca:	f7fc fb9b 	bl	8000204 <strlen>
 8003ace:	4603      	mov	r3, r0
 8003ad0:	b29a      	uxth	r2, r3
 8003ad2:	f107 010c 	add.w	r1, r7, #12
 8003ad6:	f04f 33ff 	mov.w	r3, #4294967295
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	f009 f897 	bl	800cc0e <HAL_UART_Transmit>

	  //Check if IWDG is being deactivated
	  if (iwdg_flag==1){
 8003ae0:	4b2e      	ldr	r3, [pc, #184]	; (8003b9c <MRT_resetInfo+0x118>)
 8003ae2:	781b      	ldrb	r3, [r3, #0]
 8003ae4:	2b01      	cmp	r3, #1
 8003ae6:	d122      	bne.n	8003b2e <MRT_resetInfo+0xaa>
		  HAL_UART_Transmit(uart, "Deactivating IWDG\r\n", 19, HAL_MAX_DELAY);
 8003ae8:	f04f 33ff 	mov.w	r3, #4294967295
 8003aec:	2213      	movs	r2, #19
 8003aee:	4930      	ldr	r1, [pc, #192]	; (8003bb0 <MRT_resetInfo+0x12c>)
 8003af0:	6878      	ldr	r0, [r7, #4]
 8003af2:	f009 f88c 	bl	800cc0e <HAL_UART_Transmit>

		  iwdg_flag = 0; //Flip flag
 8003af6:	4b29      	ldr	r3, [pc, #164]	; (8003b9c <MRT_resetInfo+0x118>)
 8003af8:	2200      	movs	r2, #0
 8003afa:	701a      	strb	r2, [r3, #0]

		  //Write new flag to flash memory
		  flash_flags_buffer[IWDG_FLAG_OFFSET] = iwdg_flag;
 8003afc:	4b27      	ldr	r3, [pc, #156]	; (8003b9c <MRT_resetInfo+0x118>)
 8003afe:	781a      	ldrb	r2, [r3, #0]
 8003b00:	4b2c      	ldr	r3, [pc, #176]	; (8003bb4 <MRT_resetInfo+0x130>)
 8003b02:	709a      	strb	r2, [r3, #2]
		  W25qxx_EraseSector(1);
 8003b04:	2001      	movs	r0, #1
 8003b06:	f000 fac9 	bl	800409c <W25qxx_EraseSector>
		  W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003b0a:	2303      	movs	r3, #3
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	2101      	movs	r1, #1
 8003b10:	4828      	ldr	r0, [pc, #160]	; (8003bb4 <MRT_resetInfo+0x130>)
 8003b12:	f000 fc0d 	bl	8004330 <W25qxx_WriteSector>

		  //Disable alarm A only
		  MRT_setAlarmA(0,0,0);
 8003b16:	2200      	movs	r2, #0
 8003b18:	2100      	movs	r1, #0
 8003b1a:	2000      	movs	r0, #0
 8003b1c:	f004 f8ae 	bl	8007c7c <MRT_setAlarmA>

		  HAL_Delay(1000);
 8003b20:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003b24:	f004 f9be 	bl	8007ea4 <HAL_Delay>


		  //MRT_Static_Iridium_Shutdown(); TODO

		  //Go to sleep
		  MRT_StandByMode(SLEEP_TIME);
 8003b28:	201e      	movs	r0, #30
 8003b2a:	f004 f85f 	bl	8007bec <MRT_StandByMode>
	  }


	  //Check if we are after waking up
	  if (wu_flag==1){
 8003b2e:	4b1a      	ldr	r3, [pc, #104]	; (8003b98 <MRT_resetInfo+0x114>)
 8003b30:	781b      	ldrb	r3, [r3, #0]
 8003b32:	2b01      	cmp	r3, #1
 8003b34:	d10f      	bne.n	8003b56 <MRT_resetInfo+0xd2>
		  HAL_UART_Transmit(uart, "FC wake up\r\n", 12, HAL_MAX_DELAY);
 8003b36:	f04f 33ff 	mov.w	r3, #4294967295
 8003b3a:	220c      	movs	r2, #12
 8003b3c:	491e      	ldr	r1, [pc, #120]	; (8003bb8 <MRT_resetInfo+0x134>)
 8003b3e:	6878      	ldr	r0, [r7, #4]
 8003b40:	f009 f865 	bl	800cc0e <HAL_UART_Transmit>

		  //Deactivate alarm interrupts
		  HAL_NVIC_DisableIRQ(RTC_Alarm_IRQn);
 8003b44:	2029      	movs	r0, #41	; 0x29
 8003b46:	f004 fd49 	bl	80085dc <HAL_NVIC_DisableIRQ>
		  __HAL_RTC_ALARM_EXTI_DISABLE_IT();
 8003b4a:	4b1c      	ldr	r3, [pc, #112]	; (8003bbc <MRT_resetInfo+0x138>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a1b      	ldr	r2, [pc, #108]	; (8003bbc <MRT_resetInfo+0x138>)
 8003b50:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003b54:	6013      	str	r3, [r2, #0]
	  }


	  //Check if we start from the beginning
	  if (reset_flag==0){
 8003b56:	4b0f      	ldr	r3, [pc, #60]	; (8003b94 <MRT_resetInfo+0x110>)
 8003b58:	781b      	ldrb	r3, [r3, #0]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d116      	bne.n	8003b8c <MRT_resetInfo+0x108>
		  HAL_UART_Transmit(uart, "FC restarted\r\n", 14, HAL_MAX_DELAY);
 8003b5e:	f04f 33ff 	mov.w	r3, #4294967295
 8003b62:	220e      	movs	r2, #14
 8003b64:	4916      	ldr	r1, [pc, #88]	; (8003bc0 <MRT_resetInfo+0x13c>)
 8003b66:	6878      	ldr	r0, [r7, #4]
 8003b68:	f009 f851 	bl	800cc0e <HAL_UART_Transmit>

		  reset_flag = 1; //Flip flag
 8003b6c:	4b09      	ldr	r3, [pc, #36]	; (8003b94 <MRT_resetInfo+0x110>)
 8003b6e:	2201      	movs	r2, #1
 8003b70:	701a      	strb	r2, [r3, #0]

		  //Write new flag to flash memory
	      flash_flags_buffer[RESET_FLAG_OFFSET] = reset_flag;
 8003b72:	4b08      	ldr	r3, [pc, #32]	; (8003b94 <MRT_resetInfo+0x110>)
 8003b74:	781a      	ldrb	r2, [r3, #0]
 8003b76:	4b0f      	ldr	r3, [pc, #60]	; (8003bb4 <MRT_resetInfo+0x130>)
 8003b78:	701a      	strb	r2, [r3, #0]
		  W25qxx_EraseSector(1);
 8003b7a:	2001      	movs	r0, #1
 8003b7c:	f000 fa8e 	bl	800409c <W25qxx_EraseSector>
		  W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003b80:	2303      	movs	r3, #3
 8003b82:	2200      	movs	r2, #0
 8003b84:	2101      	movs	r1, #1
 8003b86:	480b      	ldr	r0, [pc, #44]	; (8003bb4 <MRT_resetInfo+0x130>)
 8003b88:	f000 fbd2 	bl	8004330 <W25qxx_WriteSector>
	  }
}
 8003b8c:	bf00      	nop
 8003b8e:	3774      	adds	r7, #116	; 0x74
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b94:	200002e6 	.word	0x200002e6
 8003b98:	20000519 	.word	0x20000519
 8003b9c:	200002e7 	.word	0x200002e7
 8003ba0:	200002e8 	.word	0x200002e8
 8003ba4:	200002e9 	.word	0x200002e9
 8003ba8:	200002ea 	.word	0x200002ea
 8003bac:	08016e14 	.word	0x08016e14
 8003bb0:	08016e50 	.word	0x08016e50
 8003bb4:	20005b8c 	.word	0x20005b8c
 8003bb8:	08016e64 	.word	0x08016e64
 8003bbc:	40013c00 	.word	0x40013c00
 8003bc0:	08016e74 	.word	0x08016e74

08003bc4 <MRT_saveRTCTime>:


/*
 * Update and save the RTC time in external flash memory
 */
void MRT_saveRTCTime(void){
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	af00      	add	r7, sp, #0
	MRT_updateExternalFlashBuffers();
 8003bc8:	f7ff fe38 	bl	800383c <MRT_updateExternalFlashBuffers>

	//Write new RTC time to flash memory
	W25qxx_EraseSector(2);
 8003bcc:	2002      	movs	r0, #2
 8003bce:	f000 fa65 	bl	800409c <W25qxx_EraseSector>
	W25qxx_WriteSector(flash_time_buffer, 2, RTC_TIME_OFFSET, 3);
 8003bd2:	2303      	movs	r3, #3
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	2102      	movs	r1, #2
 8003bd8:	4802      	ldr	r0, [pc, #8]	; (8003be4 <MRT_saveRTCTime+0x20>)
 8003bda:	f000 fba9 	bl	8004330 <W25qxx_WriteSector>
}
 8003bde:	bf00      	nop
 8003be0:	bd80      	pop	{r7, pc}
 8003be2:	bf00      	nop
 8003be4:	20005cbc 	.word	0x20005cbc

08003be8 <W25qxx_Spi>:
#else
#define W25qxx_Delay(delay) HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t W25qxx_Spi(uint8_t Data)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b086      	sub	sp, #24
 8003bec:	af02      	add	r7, sp, #8
 8003bee:	4603      	mov	r3, r0
 8003bf0:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI, &Data, &ret, 1, 100);
 8003bf2:	f107 020f 	add.w	r2, r7, #15
 8003bf6:	1df9      	adds	r1, r7, #7
 8003bf8:	2364      	movs	r3, #100	; 0x64
 8003bfa:	9300      	str	r3, [sp, #0]
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	4804      	ldr	r0, [pc, #16]	; (8003c10 <W25qxx_Spi+0x28>)
 8003c00:	f007 fefa 	bl	800b9f8 <HAL_SPI_TransmitReceive>
	return ret;
 8003c04:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	3710      	adds	r7, #16
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}
 8003c0e:	bf00      	nop
 8003c10:	20005aec 	.word	0x20005aec

08003c14 <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b084      	sub	sp, #16
 8003c18:	af00      	add	r7, sp, #0
	uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	60fb      	str	r3, [r7, #12]
 8003c1e:	2300      	movs	r3, #0
 8003c20:	60bb      	str	r3, [r7, #8]
 8003c22:	2300      	movs	r3, #0
 8003c24:	607b      	str	r3, [r7, #4]
 8003c26:	2300      	movs	r3, #0
 8003c28:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	2140      	movs	r1, #64	; 0x40
 8003c2e:	4813      	ldr	r0, [pc, #76]	; (8003c7c <W25qxx_ReadID+0x68>)
 8003c30:	f004 fea6 	bl	8008980 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x9F);
 8003c34:	209f      	movs	r0, #159	; 0x9f
 8003c36:	f7ff ffd7 	bl	8003be8 <W25qxx_Spi>
	Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003c3a:	20a5      	movs	r0, #165	; 0xa5
 8003c3c:	f7ff ffd4 	bl	8003be8 <W25qxx_Spi>
 8003c40:	4603      	mov	r3, r0
 8003c42:	60bb      	str	r3, [r7, #8]
	Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003c44:	20a5      	movs	r0, #165	; 0xa5
 8003c46:	f7ff ffcf 	bl	8003be8 <W25qxx_Spi>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	607b      	str	r3, [r7, #4]
	Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003c4e:	20a5      	movs	r0, #165	; 0xa5
 8003c50:	f7ff ffca 	bl	8003be8 <W25qxx_Spi>
 8003c54:	4603      	mov	r3, r0
 8003c56:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003c58:	2201      	movs	r2, #1
 8003c5a:	2140      	movs	r1, #64	; 0x40
 8003c5c:	4807      	ldr	r0, [pc, #28]	; (8003c7c <W25qxx_ReadID+0x68>)
 8003c5e:	f004 fe8f 	bl	8008980 <HAL_GPIO_WritePin>
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	041a      	lsls	r2, r3, #16
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	021b      	lsls	r3, r3, #8
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	683a      	ldr	r2, [r7, #0]
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	60fb      	str	r3, [r7, #12]
	return Temp;
 8003c72:	68fb      	ldr	r3, [r7, #12]
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	3710      	adds	r7, #16
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}
 8003c7c:	40020c00 	.word	0x40020c00

08003c80 <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 8003c80:	b590      	push	{r4, r7, lr}
 8003c82:	b083      	sub	sp, #12
 8003c84:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003c86:	2200      	movs	r2, #0
 8003c88:	2140      	movs	r1, #64	; 0x40
 8003c8a:	4816      	ldr	r0, [pc, #88]	; (8003ce4 <W25qxx_ReadUniqID+0x64>)
 8003c8c:	f004 fe78 	bl	8008980 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x4B);
 8003c90:	204b      	movs	r0, #75	; 0x4b
 8003c92:	f7ff ffa9 	bl	8003be8 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 8003c96:	2300      	movs	r3, #0
 8003c98:	71fb      	strb	r3, [r7, #7]
 8003c9a:	e005      	b.n	8003ca8 <W25qxx_ReadUniqID+0x28>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003c9c:	20a5      	movs	r0, #165	; 0xa5
 8003c9e:	f7ff ffa3 	bl	8003be8 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 8003ca2:	79fb      	ldrb	r3, [r7, #7]
 8003ca4:	3301      	adds	r3, #1
 8003ca6:	71fb      	strb	r3, [r7, #7]
 8003ca8:	79fb      	ldrb	r3, [r7, #7]
 8003caa:	2b03      	cmp	r3, #3
 8003cac:	d9f6      	bls.n	8003c9c <W25qxx_ReadUniqID+0x1c>
	for (uint8_t i = 0; i < 8; i++)
 8003cae:	2300      	movs	r3, #0
 8003cb0:	71bb      	strb	r3, [r7, #6]
 8003cb2:	e00b      	b.n	8003ccc <W25qxx_ReadUniqID+0x4c>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003cb4:	79bc      	ldrb	r4, [r7, #6]
 8003cb6:	20a5      	movs	r0, #165	; 0xa5
 8003cb8:	f7ff ff96 	bl	8003be8 <W25qxx_Spi>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	461a      	mov	r2, r3
 8003cc0:	4b09      	ldr	r3, [pc, #36]	; (8003ce8 <W25qxx_ReadUniqID+0x68>)
 8003cc2:	4423      	add	r3, r4
 8003cc4:	705a      	strb	r2, [r3, #1]
	for (uint8_t i = 0; i < 8; i++)
 8003cc6:	79bb      	ldrb	r3, [r7, #6]
 8003cc8:	3301      	adds	r3, #1
 8003cca:	71bb      	strb	r3, [r7, #6]
 8003ccc:	79bb      	ldrb	r3, [r7, #6]
 8003cce:	2b07      	cmp	r3, #7
 8003cd0:	d9f0      	bls.n	8003cb4 <W25qxx_ReadUniqID+0x34>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	2140      	movs	r1, #64	; 0x40
 8003cd6:	4803      	ldr	r0, [pc, #12]	; (8003ce4 <W25qxx_ReadUniqID+0x64>)
 8003cd8:	f004 fe52 	bl	8008980 <HAL_GPIO_WritePin>
}
 8003cdc:	bf00      	nop
 8003cde:	370c      	adds	r7, #12
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bd90      	pop	{r4, r7, pc}
 8003ce4:	40020c00 	.word	0x40020c00
 8003ce8:	200060d4 	.word	0x200060d4

08003cec <W25qxx_WriteEnable>:
//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	2140      	movs	r1, #64	; 0x40
 8003cf4:	4807      	ldr	r0, [pc, #28]	; (8003d14 <W25qxx_WriteEnable+0x28>)
 8003cf6:	f004 fe43 	bl	8008980 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x06);
 8003cfa:	2006      	movs	r0, #6
 8003cfc:	f7ff ff74 	bl	8003be8 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003d00:	2201      	movs	r2, #1
 8003d02:	2140      	movs	r1, #64	; 0x40
 8003d04:	4803      	ldr	r0, [pc, #12]	; (8003d14 <W25qxx_WriteEnable+0x28>)
 8003d06:	f004 fe3b 	bl	8008980 <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 8003d0a:	2001      	movs	r0, #1
 8003d0c:	f00a f915 	bl	800df3a <osDelay>
}
 8003d10:	bf00      	nop
 8003d12:	bd80      	pop	{r7, pc}
 8003d14:	40020c00 	.word	0x40020c00

08003d18 <W25qxx_ReadStatusRegister>:
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusRegister_1_2_3)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b084      	sub	sp, #16
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	4603      	mov	r3, r0
 8003d20:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 0;
 8003d22:	2300      	movs	r3, #0
 8003d24:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003d26:	2200      	movs	r2, #0
 8003d28:	2140      	movs	r1, #64	; 0x40
 8003d2a:	481c      	ldr	r0, [pc, #112]	; (8003d9c <W25qxx_ReadStatusRegister+0x84>)
 8003d2c:	f004 fe28 	bl	8008980 <HAL_GPIO_WritePin>
	if (SelectStatusRegister_1_2_3 == 1)
 8003d30:	79fb      	ldrb	r3, [r7, #7]
 8003d32:	2b01      	cmp	r3, #1
 8003d34:	d10c      	bne.n	8003d50 <W25qxx_ReadStatusRegister+0x38>
	{
		W25qxx_Spi(0x05);
 8003d36:	2005      	movs	r0, #5
 8003d38:	f7ff ff56 	bl	8003be8 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003d3c:	20a5      	movs	r0, #165	; 0xa5
 8003d3e:	f7ff ff53 	bl	8003be8 <W25qxx_Spi>
 8003d42:	4603      	mov	r3, r0
 8003d44:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister1 = status;
 8003d46:	4a16      	ldr	r2, [pc, #88]	; (8003da0 <W25qxx_ReadStatusRegister+0x88>)
 8003d48:	7bfb      	ldrb	r3, [r7, #15]
 8003d4a:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 8003d4e:	e01b      	b.n	8003d88 <W25qxx_ReadStatusRegister+0x70>
	}
	else if (SelectStatusRegister_1_2_3 == 2)
 8003d50:	79fb      	ldrb	r3, [r7, #7]
 8003d52:	2b02      	cmp	r3, #2
 8003d54:	d10c      	bne.n	8003d70 <W25qxx_ReadStatusRegister+0x58>
	{
		W25qxx_Spi(0x35);
 8003d56:	2035      	movs	r0, #53	; 0x35
 8003d58:	f7ff ff46 	bl	8003be8 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003d5c:	20a5      	movs	r0, #165	; 0xa5
 8003d5e:	f7ff ff43 	bl	8003be8 <W25qxx_Spi>
 8003d62:	4603      	mov	r3, r0
 8003d64:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister2 = status;
 8003d66:	4a0e      	ldr	r2, [pc, #56]	; (8003da0 <W25qxx_ReadStatusRegister+0x88>)
 8003d68:	7bfb      	ldrb	r3, [r7, #15]
 8003d6a:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
 8003d6e:	e00b      	b.n	8003d88 <W25qxx_ReadStatusRegister+0x70>
	}
	else
	{
		W25qxx_Spi(0x15);
 8003d70:	2015      	movs	r0, #21
 8003d72:	f7ff ff39 	bl	8003be8 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003d76:	20a5      	movs	r0, #165	; 0xa5
 8003d78:	f7ff ff36 	bl	8003be8 <W25qxx_Spi>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister3 = status;
 8003d80:	4a07      	ldr	r2, [pc, #28]	; (8003da0 <W25qxx_ReadStatusRegister+0x88>)
 8003d82:	7bfb      	ldrb	r3, [r7, #15]
 8003d84:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	}
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003d88:	2201      	movs	r2, #1
 8003d8a:	2140      	movs	r1, #64	; 0x40
 8003d8c:	4803      	ldr	r0, [pc, #12]	; (8003d9c <W25qxx_ReadStatusRegister+0x84>)
 8003d8e:	f004 fdf7 	bl	8008980 <HAL_GPIO_WritePin>
	return status;
 8003d92:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	3710      	adds	r7, #16
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bd80      	pop	{r7, pc}
 8003d9c:	40020c00 	.word	0x40020c00
 8003da0:	200060d4 	.word	0x200060d4

08003da4 <W25qxx_WaitForWriteEnd>:
	W25qxx_Spi(Data);
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
}
//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 8003da8:	2001      	movs	r0, #1
 8003daa:	f00a f8c6 	bl	800df3a <osDelay>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003dae:	2200      	movs	r2, #0
 8003db0:	2140      	movs	r1, #64	; 0x40
 8003db2:	480f      	ldr	r0, [pc, #60]	; (8003df0 <W25qxx_WaitForWriteEnd+0x4c>)
 8003db4:	f004 fde4 	bl	8008980 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x05);
 8003db8:	2005      	movs	r0, #5
 8003dba:	f7ff ff15 	bl	8003be8 <W25qxx_Spi>
	do
	{
		w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003dbe:	20a5      	movs	r0, #165	; 0xa5
 8003dc0:	f7ff ff12 	bl	8003be8 <W25qxx_Spi>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	461a      	mov	r2, r3
 8003dc8:	4b0a      	ldr	r3, [pc, #40]	; (8003df4 <W25qxx_WaitForWriteEnd+0x50>)
 8003dca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		W25qxx_Delay(1);
 8003dce:	2001      	movs	r0, #1
 8003dd0:	f00a f8b3 	bl	800df3a <osDelay>
	} while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 8003dd4:	4b07      	ldr	r3, [pc, #28]	; (8003df4 <W25qxx_WaitForWriteEnd+0x50>)
 8003dd6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003dda:	f003 0301 	and.w	r3, r3, #1
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d1ed      	bne.n	8003dbe <W25qxx_WaitForWriteEnd+0x1a>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003de2:	2201      	movs	r2, #1
 8003de4:	2140      	movs	r1, #64	; 0x40
 8003de6:	4802      	ldr	r0, [pc, #8]	; (8003df0 <W25qxx_WaitForWriteEnd+0x4c>)
 8003de8:	f004 fdca 	bl	8008980 <HAL_GPIO_WritePin>
}
 8003dec:	bf00      	nop
 8003dee:	bd80      	pop	{r7, pc}
 8003df0:	40020c00 	.word	0x40020c00
 8003df4:	200060d4 	.word	0x200060d4

08003df8 <W25qxx_Init>:
//###################################################################################################################
bool W25qxx_Init(void)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b082      	sub	sp, #8
 8003dfc:	af00      	add	r7, sp, #0
	w25qxx.Lock = 1;
 8003dfe:	4b90      	ldr	r3, [pc, #576]	; (8004040 <W25qxx_Init+0x248>)
 8003e00:	2201      	movs	r2, #1
 8003e02:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while (HAL_GetTick() < 100)
 8003e06:	e002      	b.n	8003e0e <W25qxx_Init+0x16>
		W25qxx_Delay(1);
 8003e08:	2001      	movs	r0, #1
 8003e0a:	f00a f896 	bl	800df3a <osDelay>
	while (HAL_GetTick() < 100)
 8003e0e:	f004 f83d 	bl	8007e8c <HAL_GetTick>
 8003e12:	4603      	mov	r3, r0
 8003e14:	2b63      	cmp	r3, #99	; 0x63
 8003e16:	d9f7      	bls.n	8003e08 <W25qxx_Init+0x10>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003e18:	2201      	movs	r2, #1
 8003e1a:	2140      	movs	r1, #64	; 0x40
 8003e1c:	4889      	ldr	r0, [pc, #548]	; (8004044 <W25qxx_Init+0x24c>)
 8003e1e:	f004 fdaf 	bl	8008980 <HAL_GPIO_WritePin>
	W25qxx_Delay(100);
 8003e22:	2064      	movs	r0, #100	; 0x64
 8003e24:	f00a f889 	bl	800df3a <osDelay>
	uint32_t id;
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Init Begin...\r\n");
 8003e28:	4887      	ldr	r0, [pc, #540]	; (8004048 <W25qxx_Init+0x250>)
 8003e2a:	f00e fa87 	bl	801233c <puts>
#endif
	id = W25qxx_ReadID();
 8003e2e:	f7ff fef1 	bl	8003c14 <W25qxx_ReadID>
 8003e32:	6078      	str	r0, [r7, #4]

#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ID:0x%X\r\n", id);
 8003e34:	6879      	ldr	r1, [r7, #4]
 8003e36:	4885      	ldr	r0, [pc, #532]	; (800404c <W25qxx_Init+0x254>)
 8003e38:	f00e f9fa 	bl	8012230 <iprintf>
#endif
	switch (id & 0x000000FF)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	b2db      	uxtb	r3, r3
 8003e40:	3b11      	subs	r3, #17
 8003e42:	2b0f      	cmp	r3, #15
 8003e44:	f200 808b 	bhi.w	8003f5e <W25qxx_Init+0x166>
 8003e48:	a201      	add	r2, pc, #4	; (adr r2, 8003e50 <W25qxx_Init+0x58>)
 8003e4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e4e:	bf00      	nop
 8003e50:	08003f4b 	.word	0x08003f4b
 8003e54:	08003f37 	.word	0x08003f37
 8003e58:	08003f23 	.word	0x08003f23
 8003e5c:	08003f0f 	.word	0x08003f0f
 8003e60:	08003efb 	.word	0x08003efb
 8003e64:	08003ee7 	.word	0x08003ee7
 8003e68:	08003ed3 	.word	0x08003ed3
 8003e6c:	08003ebd 	.word	0x08003ebd
 8003e70:	08003ea7 	.word	0x08003ea7
 8003e74:	08003f5f 	.word	0x08003f5f
 8003e78:	08003f5f 	.word	0x08003f5f
 8003e7c:	08003f5f 	.word	0x08003f5f
 8003e80:	08003f5f 	.word	0x08003f5f
 8003e84:	08003f5f 	.word	0x08003f5f
 8003e88:	08003f5f 	.word	0x08003f5f
 8003e8c:	08003e91 	.word	0x08003e91
	{
	case 0x20: // 	w25q512
		w25qxx.ID = W25Q512;
 8003e90:	4b6b      	ldr	r3, [pc, #428]	; (8004040 <W25qxx_Init+0x248>)
 8003e92:	220a      	movs	r2, #10
 8003e94:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 1024;
 8003e96:	4b6a      	ldr	r3, [pc, #424]	; (8004040 <W25qxx_Init+0x248>)
 8003e98:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003e9c:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q512\r\n");
 8003e9e:	486c      	ldr	r0, [pc, #432]	; (8004050 <W25qxx_Init+0x258>)
 8003ea0:	f00e fa4c 	bl	801233c <puts>
#endif
		break;
 8003ea4:	e064      	b.n	8003f70 <W25qxx_Init+0x178>
	case 0x19: // 	w25q256
		w25qxx.ID = W25Q256;
 8003ea6:	4b66      	ldr	r3, [pc, #408]	; (8004040 <W25qxx_Init+0x248>)
 8003ea8:	2209      	movs	r2, #9
 8003eaa:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 512;
 8003eac:	4b64      	ldr	r3, [pc, #400]	; (8004040 <W25qxx_Init+0x248>)
 8003eae:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003eb2:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q256\r\n");
 8003eb4:	4867      	ldr	r0, [pc, #412]	; (8004054 <W25qxx_Init+0x25c>)
 8003eb6:	f00e fa41 	bl	801233c <puts>
#endif
		break;
 8003eba:	e059      	b.n	8003f70 <W25qxx_Init+0x178>
	case 0x18: // 	w25q128
		w25qxx.ID = W25Q128;
 8003ebc:	4b60      	ldr	r3, [pc, #384]	; (8004040 <W25qxx_Init+0x248>)
 8003ebe:	2208      	movs	r2, #8
 8003ec0:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 256;
 8003ec2:	4b5f      	ldr	r3, [pc, #380]	; (8004040 <W25qxx_Init+0x248>)
 8003ec4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003ec8:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q128\r\n");
 8003eca:	4863      	ldr	r0, [pc, #396]	; (8004058 <W25qxx_Init+0x260>)
 8003ecc:	f00e fa36 	bl	801233c <puts>
#endif
		break;
 8003ed0:	e04e      	b.n	8003f70 <W25qxx_Init+0x178>
	case 0x17: //	w25q64
		w25qxx.ID = W25Q64;
 8003ed2:	4b5b      	ldr	r3, [pc, #364]	; (8004040 <W25qxx_Init+0x248>)
 8003ed4:	2207      	movs	r2, #7
 8003ed6:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 128;
 8003ed8:	4b59      	ldr	r3, [pc, #356]	; (8004040 <W25qxx_Init+0x248>)
 8003eda:	2280      	movs	r2, #128	; 0x80
 8003edc:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q64\r\n");
 8003ede:	485f      	ldr	r0, [pc, #380]	; (800405c <W25qxx_Init+0x264>)
 8003ee0:	f00e fa2c 	bl	801233c <puts>
#endif
		break;
 8003ee4:	e044      	b.n	8003f70 <W25qxx_Init+0x178>
	case 0x16: //	w25q32
		w25qxx.ID = W25Q32;
 8003ee6:	4b56      	ldr	r3, [pc, #344]	; (8004040 <W25qxx_Init+0x248>)
 8003ee8:	2206      	movs	r2, #6
 8003eea:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 64;
 8003eec:	4b54      	ldr	r3, [pc, #336]	; (8004040 <W25qxx_Init+0x248>)
 8003eee:	2240      	movs	r2, #64	; 0x40
 8003ef0:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q32\r\n");
 8003ef2:	485b      	ldr	r0, [pc, #364]	; (8004060 <W25qxx_Init+0x268>)
 8003ef4:	f00e fa22 	bl	801233c <puts>
#endif
		break;
 8003ef8:	e03a      	b.n	8003f70 <W25qxx_Init+0x178>
	case 0x15: //	w25q16
		w25qxx.ID = W25Q16;
 8003efa:	4b51      	ldr	r3, [pc, #324]	; (8004040 <W25qxx_Init+0x248>)
 8003efc:	2205      	movs	r2, #5
 8003efe:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 32;
 8003f00:	4b4f      	ldr	r3, [pc, #316]	; (8004040 <W25qxx_Init+0x248>)
 8003f02:	2220      	movs	r2, #32
 8003f04:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q16\r\n");
 8003f06:	4857      	ldr	r0, [pc, #348]	; (8004064 <W25qxx_Init+0x26c>)
 8003f08:	f00e fa18 	bl	801233c <puts>
#endif
		break;
 8003f0c:	e030      	b.n	8003f70 <W25qxx_Init+0x178>
	case 0x14: //	w25q80
		w25qxx.ID = W25Q80;
 8003f0e:	4b4c      	ldr	r3, [pc, #304]	; (8004040 <W25qxx_Init+0x248>)
 8003f10:	2204      	movs	r2, #4
 8003f12:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 16;
 8003f14:	4b4a      	ldr	r3, [pc, #296]	; (8004040 <W25qxx_Init+0x248>)
 8003f16:	2210      	movs	r2, #16
 8003f18:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q80\r\n");
 8003f1a:	4853      	ldr	r0, [pc, #332]	; (8004068 <W25qxx_Init+0x270>)
 8003f1c:	f00e fa0e 	bl	801233c <puts>
#endif
		break;
 8003f20:	e026      	b.n	8003f70 <W25qxx_Init+0x178>
	case 0x13: //	w25q40
		w25qxx.ID = W25Q40;
 8003f22:	4b47      	ldr	r3, [pc, #284]	; (8004040 <W25qxx_Init+0x248>)
 8003f24:	2203      	movs	r2, #3
 8003f26:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 8;
 8003f28:	4b45      	ldr	r3, [pc, #276]	; (8004040 <W25qxx_Init+0x248>)
 8003f2a:	2208      	movs	r2, #8
 8003f2c:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q40\r\n");
 8003f2e:	484f      	ldr	r0, [pc, #316]	; (800406c <W25qxx_Init+0x274>)
 8003f30:	f00e fa04 	bl	801233c <puts>
#endif
		break;
 8003f34:	e01c      	b.n	8003f70 <W25qxx_Init+0x178>
	case 0x12: //	w25q20
		w25qxx.ID = W25Q20;
 8003f36:	4b42      	ldr	r3, [pc, #264]	; (8004040 <W25qxx_Init+0x248>)
 8003f38:	2202      	movs	r2, #2
 8003f3a:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 4;
 8003f3c:	4b40      	ldr	r3, [pc, #256]	; (8004040 <W25qxx_Init+0x248>)
 8003f3e:	2204      	movs	r2, #4
 8003f40:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q20\r\n");
 8003f42:	484b      	ldr	r0, [pc, #300]	; (8004070 <W25qxx_Init+0x278>)
 8003f44:	f00e f9fa 	bl	801233c <puts>
#endif
		break;
 8003f48:	e012      	b.n	8003f70 <W25qxx_Init+0x178>
	case 0x11: //	w25q10
		w25qxx.ID = W25Q10;
 8003f4a:	4b3d      	ldr	r3, [pc, #244]	; (8004040 <W25qxx_Init+0x248>)
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 2;
 8003f50:	4b3b      	ldr	r3, [pc, #236]	; (8004040 <W25qxx_Init+0x248>)
 8003f52:	2202      	movs	r2, #2
 8003f54:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q10\r\n");
 8003f56:	4847      	ldr	r0, [pc, #284]	; (8004074 <W25qxx_Init+0x27c>)
 8003f58:	f00e f9f0 	bl	801233c <puts>
#endif
		break;
 8003f5c:	e008      	b.n	8003f70 <W25qxx_Init+0x178>
	default:
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Unknown ID\r\n");
 8003f5e:	4846      	ldr	r0, [pc, #280]	; (8004078 <W25qxx_Init+0x280>)
 8003f60:	f00e f9ec 	bl	801233c <puts>
#endif
		w25qxx.Lock = 0;
 8003f64:	4b36      	ldr	r3, [pc, #216]	; (8004040 <W25qxx_Init+0x248>)
 8003f66:	2200      	movs	r2, #0
 8003f68:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		return false;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	e063      	b.n	8004038 <W25qxx_Init+0x240>
	}
	w25qxx.PageSize = 256;
 8003f70:	4b33      	ldr	r3, [pc, #204]	; (8004040 <W25qxx_Init+0x248>)
 8003f72:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003f76:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize = 0x1000;
 8003f78:	4b31      	ldr	r3, [pc, #196]	; (8004040 <W25qxx_Init+0x248>)
 8003f7a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003f7e:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 8003f80:	4b2f      	ldr	r3, [pc, #188]	; (8004040 <W25qxx_Init+0x248>)
 8003f82:	69db      	ldr	r3, [r3, #28]
 8003f84:	011b      	lsls	r3, r3, #4
 8003f86:	4a2e      	ldr	r2, [pc, #184]	; (8004040 <W25qxx_Init+0x248>)
 8003f88:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 8003f8a:	4b2d      	ldr	r3, [pc, #180]	; (8004040 <W25qxx_Init+0x248>)
 8003f8c:	695b      	ldr	r3, [r3, #20]
 8003f8e:	4a2c      	ldr	r2, [pc, #176]	; (8004040 <W25qxx_Init+0x248>)
 8003f90:	6912      	ldr	r2, [r2, #16]
 8003f92:	fb02 f303 	mul.w	r3, r2, r3
 8003f96:	4a2a      	ldr	r2, [pc, #168]	; (8004040 <W25qxx_Init+0x248>)
 8003f98:	8952      	ldrh	r2, [r2, #10]
 8003f9a:	fbb3 f3f2 	udiv	r3, r3, r2
 8003f9e:	4a28      	ldr	r2, [pc, #160]	; (8004040 <W25qxx_Init+0x248>)
 8003fa0:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 8003fa2:	4b27      	ldr	r3, [pc, #156]	; (8004040 <W25qxx_Init+0x248>)
 8003fa4:	691b      	ldr	r3, [r3, #16]
 8003fa6:	011b      	lsls	r3, r3, #4
 8003fa8:	4a25      	ldr	r2, [pc, #148]	; (8004040 <W25qxx_Init+0x248>)
 8003faa:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 8003fac:	4b24      	ldr	r3, [pc, #144]	; (8004040 <W25qxx_Init+0x248>)
 8003fae:	695b      	ldr	r3, [r3, #20]
 8003fb0:	4a23      	ldr	r2, [pc, #140]	; (8004040 <W25qxx_Init+0x248>)
 8003fb2:	6912      	ldr	r2, [r2, #16]
 8003fb4:	fb02 f303 	mul.w	r3, r2, r3
 8003fb8:	0a9b      	lsrs	r3, r3, #10
 8003fba:	4a21      	ldr	r2, [pc, #132]	; (8004040 <W25qxx_Init+0x248>)
 8003fbc:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 8003fbe:	f7ff fe5f 	bl	8003c80 <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 8003fc2:	2001      	movs	r0, #1
 8003fc4:	f7ff fea8 	bl	8003d18 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 8003fc8:	2002      	movs	r0, #2
 8003fca:	f7ff fea5 	bl	8003d18 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 8003fce:	2003      	movs	r0, #3
 8003fd0:	f7ff fea2 	bl	8003d18 <W25qxx_ReadStatusRegister>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Page Size: %d Bytes\r\n", w25qxx.PageSize);
 8003fd4:	4b1a      	ldr	r3, [pc, #104]	; (8004040 <W25qxx_Init+0x248>)
 8003fd6:	895b      	ldrh	r3, [r3, #10]
 8003fd8:	4619      	mov	r1, r3
 8003fda:	4828      	ldr	r0, [pc, #160]	; (800407c <W25qxx_Init+0x284>)
 8003fdc:	f00e f928 	bl	8012230 <iprintf>
	printf("w25qxx Page Count: %d\r\n", w25qxx.PageCount);
 8003fe0:	4b17      	ldr	r3, [pc, #92]	; (8004040 <W25qxx_Init+0x248>)
 8003fe2:	68db      	ldr	r3, [r3, #12]
 8003fe4:	4619      	mov	r1, r3
 8003fe6:	4826      	ldr	r0, [pc, #152]	; (8004080 <W25qxx_Init+0x288>)
 8003fe8:	f00e f922 	bl	8012230 <iprintf>
	printf("w25qxx Sector Size: %d Bytes\r\n", w25qxx.SectorSize);
 8003fec:	4b14      	ldr	r3, [pc, #80]	; (8004040 <W25qxx_Init+0x248>)
 8003fee:	691b      	ldr	r3, [r3, #16]
 8003ff0:	4619      	mov	r1, r3
 8003ff2:	4824      	ldr	r0, [pc, #144]	; (8004084 <W25qxx_Init+0x28c>)
 8003ff4:	f00e f91c 	bl	8012230 <iprintf>
	printf("w25qxx Sector Count: %d\r\n", w25qxx.SectorCount);
 8003ff8:	4b11      	ldr	r3, [pc, #68]	; (8004040 <W25qxx_Init+0x248>)
 8003ffa:	695b      	ldr	r3, [r3, #20]
 8003ffc:	4619      	mov	r1, r3
 8003ffe:	4822      	ldr	r0, [pc, #136]	; (8004088 <W25qxx_Init+0x290>)
 8004000:	f00e f916 	bl	8012230 <iprintf>
	printf("w25qxx Block Size: %d Bytes\r\n", w25qxx.BlockSize);
 8004004:	4b0e      	ldr	r3, [pc, #56]	; (8004040 <W25qxx_Init+0x248>)
 8004006:	699b      	ldr	r3, [r3, #24]
 8004008:	4619      	mov	r1, r3
 800400a:	4820      	ldr	r0, [pc, #128]	; (800408c <W25qxx_Init+0x294>)
 800400c:	f00e f910 	bl	8012230 <iprintf>
	printf("w25qxx Block Count: %d\r\n", w25qxx.BlockCount);
 8004010:	4b0b      	ldr	r3, [pc, #44]	; (8004040 <W25qxx_Init+0x248>)
 8004012:	69db      	ldr	r3, [r3, #28]
 8004014:	4619      	mov	r1, r3
 8004016:	481e      	ldr	r0, [pc, #120]	; (8004090 <W25qxx_Init+0x298>)
 8004018:	f00e f90a 	bl	8012230 <iprintf>
	printf("w25qxx Capacity: %d KiloBytes\r\n", w25qxx.CapacityInKiloByte);
 800401c:	4b08      	ldr	r3, [pc, #32]	; (8004040 <W25qxx_Init+0x248>)
 800401e:	6a1b      	ldr	r3, [r3, #32]
 8004020:	4619      	mov	r1, r3
 8004022:	481c      	ldr	r0, [pc, #112]	; (8004094 <W25qxx_Init+0x29c>)
 8004024:	f00e f904 	bl	8012230 <iprintf>
	printf("w25qxx Init Done\r\n");
 8004028:	481b      	ldr	r0, [pc, #108]	; (8004098 <W25qxx_Init+0x2a0>)
 800402a:	f00e f987 	bl	801233c <puts>
#endif
	w25qxx.Lock = 0;
 800402e:	4b04      	ldr	r3, [pc, #16]	; (8004040 <W25qxx_Init+0x248>)
 8004030:	2200      	movs	r2, #0
 8004032:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 8004036:	2301      	movs	r3, #1
}
 8004038:	4618      	mov	r0, r3
 800403a:	3708      	adds	r7, #8
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}
 8004040:	200060d4 	.word	0x200060d4
 8004044:	40020c00 	.word	0x40020c00
 8004048:	08016e84 	.word	0x08016e84
 800404c:	08016e9c 	.word	0x08016e9c
 8004050:	08016eb0 	.word	0x08016eb0
 8004054:	08016ec8 	.word	0x08016ec8
 8004058:	08016ee0 	.word	0x08016ee0
 800405c:	08016ef8 	.word	0x08016ef8
 8004060:	08016f10 	.word	0x08016f10
 8004064:	08016f28 	.word	0x08016f28
 8004068:	08016f40 	.word	0x08016f40
 800406c:	08016f58 	.word	0x08016f58
 8004070:	08016f70 	.word	0x08016f70
 8004074:	08016f88 	.word	0x08016f88
 8004078:	08016fa0 	.word	0x08016fa0
 800407c:	08016fb4 	.word	0x08016fb4
 8004080:	08016fd4 	.word	0x08016fd4
 8004084:	08016fec 	.word	0x08016fec
 8004088:	0801700c 	.word	0x0801700c
 800408c:	08017028 	.word	0x08017028
 8004090:	08017048 	.word	0x08017048
 8004094:	08017064 	.word	0x08017064
 8004098:	08017084 	.word	0x08017084

0800409c <W25qxx_EraseSector>:
	W25qxx_Delay(10);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b084      	sub	sp, #16
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
	while (w25qxx.Lock == 1)
 80040a4:	e002      	b.n	80040ac <W25qxx_EraseSector+0x10>
		W25qxx_Delay(1);
 80040a6:	2001      	movs	r0, #1
 80040a8:	f009 ff47 	bl	800df3a <osDelay>
	while (w25qxx.Lock == 1)
 80040ac:	4b2d      	ldr	r3, [pc, #180]	; (8004164 <W25qxx_EraseSector+0xc8>)
 80040ae:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80040b2:	2b01      	cmp	r3, #1
 80040b4:	d0f7      	beq.n	80040a6 <W25qxx_EraseSector+0xa>
	w25qxx.Lock = 1;
 80040b6:	4b2b      	ldr	r3, [pc, #172]	; (8004164 <W25qxx_EraseSector+0xc8>)
 80040b8:	2201      	movs	r2, #1
 80040ba:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
#if (_W25QXX_DEBUG == 1)
	uint32_t StartTime = HAL_GetTick();
 80040be:	f003 fee5 	bl	8007e8c <HAL_GetTick>
 80040c2:	60f8      	str	r0, [r7, #12]
	printf("w25qxx EraseSector %d Begin...\r\n", SectorAddr);
 80040c4:	6879      	ldr	r1, [r7, #4]
 80040c6:	4828      	ldr	r0, [pc, #160]	; (8004168 <W25qxx_EraseSector+0xcc>)
 80040c8:	f00e f8b2 	bl	8012230 <iprintf>
#endif
	W25qxx_WaitForWriteEnd();
 80040cc:	f7ff fe6a 	bl	8003da4 <W25qxx_WaitForWriteEnd>
	SectorAddr = SectorAddr * w25qxx.SectorSize;
 80040d0:	4b24      	ldr	r3, [pc, #144]	; (8004164 <W25qxx_EraseSector+0xc8>)
 80040d2:	691a      	ldr	r2, [r3, #16]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	fb02 f303 	mul.w	r3, r2, r3
 80040da:	607b      	str	r3, [r7, #4]
	W25qxx_WriteEnable();
 80040dc:	f7ff fe06 	bl	8003cec <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80040e0:	2200      	movs	r2, #0
 80040e2:	2140      	movs	r1, #64	; 0x40
 80040e4:	4821      	ldr	r0, [pc, #132]	; (800416c <W25qxx_EraseSector+0xd0>)
 80040e6:	f004 fc4b 	bl	8008980 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 80040ea:	4b1e      	ldr	r3, [pc, #120]	; (8004164 <W25qxx_EraseSector+0xc8>)
 80040ec:	781b      	ldrb	r3, [r3, #0]
 80040ee:	2b08      	cmp	r3, #8
 80040f0:	d909      	bls.n	8004106 <W25qxx_EraseSector+0x6a>
	{
		W25qxx_Spi(0x21);
 80040f2:	2021      	movs	r0, #33	; 0x21
 80040f4:	f7ff fd78 	bl	8003be8 <W25qxx_Spi>
		W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	0e1b      	lsrs	r3, r3, #24
 80040fc:	b2db      	uxtb	r3, r3
 80040fe:	4618      	mov	r0, r3
 8004100:	f7ff fd72 	bl	8003be8 <W25qxx_Spi>
 8004104:	e002      	b.n	800410c <W25qxx_EraseSector+0x70>
	}
	else
	{
		W25qxx_Spi(0x20);
 8004106:	2020      	movs	r0, #32
 8004108:	f7ff fd6e 	bl	8003be8 <W25qxx_Spi>
	}
	W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	0c1b      	lsrs	r3, r3, #16
 8004110:	b2db      	uxtb	r3, r3
 8004112:	4618      	mov	r0, r3
 8004114:	f7ff fd68 	bl	8003be8 <W25qxx_Spi>
	W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	0a1b      	lsrs	r3, r3, #8
 800411c:	b2db      	uxtb	r3, r3
 800411e:	4618      	mov	r0, r3
 8004120:	f7ff fd62 	bl	8003be8 <W25qxx_Spi>
	W25qxx_Spi(SectorAddr & 0xFF);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	b2db      	uxtb	r3, r3
 8004128:	4618      	mov	r0, r3
 800412a:	f7ff fd5d 	bl	8003be8 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800412e:	2201      	movs	r2, #1
 8004130:	2140      	movs	r1, #64	; 0x40
 8004132:	480e      	ldr	r0, [pc, #56]	; (800416c <W25qxx_EraseSector+0xd0>)
 8004134:	f004 fc24 	bl	8008980 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 8004138:	f7ff fe34 	bl	8003da4 <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx EraseSector done after %d ms\r\n", HAL_GetTick() - StartTime);
 800413c:	f003 fea6 	bl	8007e8c <HAL_GetTick>
 8004140:	4602      	mov	r2, r0
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	1ad3      	subs	r3, r2, r3
 8004146:	4619      	mov	r1, r3
 8004148:	4809      	ldr	r0, [pc, #36]	; (8004170 <W25qxx_EraseSector+0xd4>)
 800414a:	f00e f871 	bl	8012230 <iprintf>
#endif
	W25qxx_Delay(1);
 800414e:	2001      	movs	r0, #1
 8004150:	f009 fef3 	bl	800df3a <osDelay>
	w25qxx.Lock = 0;
 8004154:	4b03      	ldr	r3, [pc, #12]	; (8004164 <W25qxx_EraseSector+0xc8>)
 8004156:	2200      	movs	r2, #0
 8004158:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 800415c:	bf00      	nop
 800415e:	3710      	adds	r7, #16
 8004160:	46bd      	mov	sp, r7
 8004162:	bd80      	pop	{r7, pc}
 8004164:	200060d4 	.word	0x200060d4
 8004168:	080170dc 	.word	0x080170dc
 800416c:	40020c00 	.word	0x40020c00
 8004170:	08017100 	.word	0x08017100

08004174 <W25qxx_SectorToPage>:
{
	return ((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}
//###################################################################################################################
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 8004174:	b480      	push	{r7}
 8004176:	b083      	sub	sp, #12
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
	return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 800417c:	4b07      	ldr	r3, [pc, #28]	; (800419c <W25qxx_SectorToPage+0x28>)
 800417e:	691b      	ldr	r3, [r3, #16]
 8004180:	687a      	ldr	r2, [r7, #4]
 8004182:	fb02 f303 	mul.w	r3, r2, r3
 8004186:	4a05      	ldr	r2, [pc, #20]	; (800419c <W25qxx_SectorToPage+0x28>)
 8004188:	8952      	ldrh	r2, [r2, #10]
 800418a:	fbb3 f3f2 	udiv	r3, r3, r2
}
 800418e:	4618      	mov	r0, r3
 8004190:	370c      	adds	r7, #12
 8004192:	46bd      	mov	sp, r7
 8004194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004198:	4770      	bx	lr
 800419a:	bf00      	nop
 800419c:	200060d4 	.word	0x200060d4

080041a0 <W25qxx_WritePage>:
#endif
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_WritePage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_PageSize)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b086      	sub	sp, #24
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	60f8      	str	r0, [r7, #12]
 80041a8:	60b9      	str	r1, [r7, #8]
 80041aa:	607a      	str	r2, [r7, #4]
 80041ac:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 80041ae:	e002      	b.n	80041b6 <W25qxx_WritePage+0x16>
		W25qxx_Delay(1);
 80041b0:	2001      	movs	r0, #1
 80041b2:	f009 fec2 	bl	800df3a <osDelay>
	while (w25qxx.Lock == 1)
 80041b6:	4b57      	ldr	r3, [pc, #348]	; (8004314 <W25qxx_WritePage+0x174>)
 80041b8:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80041bc:	2b01      	cmp	r3, #1
 80041be:	d0f7      	beq.n	80041b0 <W25qxx_WritePage+0x10>
	w25qxx.Lock = 1;
 80041c0:	4b54      	ldr	r3, [pc, #336]	; (8004314 <W25qxx_WritePage+0x174>)
 80041c2:	2201      	movs	r2, #1
 80041c4:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if (((NumByteToWrite_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || (NumByteToWrite_up_to_PageSize == 0))
 80041c8:	683a      	ldr	r2, [r7, #0]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	4413      	add	r3, r2
 80041ce:	4a51      	ldr	r2, [pc, #324]	; (8004314 <W25qxx_WritePage+0x174>)
 80041d0:	8952      	ldrh	r2, [r2, #10]
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d802      	bhi.n	80041dc <W25qxx_WritePage+0x3c>
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d105      	bne.n	80041e8 <W25qxx_WritePage+0x48>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 80041dc:	4b4d      	ldr	r3, [pc, #308]	; (8004314 <W25qxx_WritePage+0x174>)
 80041de:	895b      	ldrh	r3, [r3, #10]
 80041e0:	461a      	mov	r2, r3
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	1ad3      	subs	r3, r2, r3
 80041e6:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToWrite_up_to_PageSize) > w25qxx.PageSize)
 80041e8:	687a      	ldr	r2, [r7, #4]
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	4413      	add	r3, r2
 80041ee:	4a49      	ldr	r2, [pc, #292]	; (8004314 <W25qxx_WritePage+0x174>)
 80041f0:	8952      	ldrh	r2, [r2, #10]
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d905      	bls.n	8004202 <W25qxx_WritePage+0x62>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 80041f6:	4b47      	ldr	r3, [pc, #284]	; (8004314 <W25qxx_WritePage+0x174>)
 80041f8:	895b      	ldrh	r3, [r3, #10]
 80041fa:	461a      	mov	r2, r3
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	1ad3      	subs	r3, r2, r3
 8004200:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx WritePage:%d, Offset:%d ,Writes %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToWrite_up_to_PageSize);
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	687a      	ldr	r2, [r7, #4]
 8004206:	68b9      	ldr	r1, [r7, #8]
 8004208:	4843      	ldr	r0, [pc, #268]	; (8004318 <W25qxx_WritePage+0x178>)
 800420a:	f00e f811 	bl	8012230 <iprintf>
	W25qxx_Delay(100);
 800420e:	2064      	movs	r0, #100	; 0x64
 8004210:	f009 fe93 	bl	800df3a <osDelay>
	uint32_t StartTime = HAL_GetTick();
 8004214:	f003 fe3a 	bl	8007e8c <HAL_GetTick>
 8004218:	6138      	str	r0, [r7, #16]
#endif
	W25qxx_WaitForWriteEnd();
 800421a:	f7ff fdc3 	bl	8003da4 <W25qxx_WaitForWriteEnd>
	W25qxx_WriteEnable();
 800421e:	f7ff fd65 	bl	8003cec <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004222:	2200      	movs	r2, #0
 8004224:	2140      	movs	r1, #64	; 0x40
 8004226:	483d      	ldr	r0, [pc, #244]	; (800431c <W25qxx_WritePage+0x17c>)
 8004228:	f004 fbaa 	bl	8008980 <HAL_GPIO_WritePin>
	Page_Address = (Page_Address * w25qxx.PageSize) + OffsetInByte;
 800422c:	4b39      	ldr	r3, [pc, #228]	; (8004314 <W25qxx_WritePage+0x174>)
 800422e:	895b      	ldrh	r3, [r3, #10]
 8004230:	461a      	mov	r2, r3
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	fb03 f302 	mul.w	r3, r3, r2
 8004238:	687a      	ldr	r2, [r7, #4]
 800423a:	4413      	add	r3, r2
 800423c:	60bb      	str	r3, [r7, #8]
	if (w25qxx.ID >= W25Q256)
 800423e:	4b35      	ldr	r3, [pc, #212]	; (8004314 <W25qxx_WritePage+0x174>)
 8004240:	781b      	ldrb	r3, [r3, #0]
 8004242:	2b08      	cmp	r3, #8
 8004244:	d909      	bls.n	800425a <W25qxx_WritePage+0xba>
	{
		W25qxx_Spi(0x12);
 8004246:	2012      	movs	r0, #18
 8004248:	f7ff fcce 	bl	8003be8 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	0e1b      	lsrs	r3, r3, #24
 8004250:	b2db      	uxtb	r3, r3
 8004252:	4618      	mov	r0, r3
 8004254:	f7ff fcc8 	bl	8003be8 <W25qxx_Spi>
 8004258:	e002      	b.n	8004260 <W25qxx_WritePage+0xc0>
	}
	else
	{
		W25qxx_Spi(0x02);
 800425a:	2002      	movs	r0, #2
 800425c:	f7ff fcc4 	bl	8003be8 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	0c1b      	lsrs	r3, r3, #16
 8004264:	b2db      	uxtb	r3, r3
 8004266:	4618      	mov	r0, r3
 8004268:	f7ff fcbe 	bl	8003be8 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	0a1b      	lsrs	r3, r3, #8
 8004270:	b2db      	uxtb	r3, r3
 8004272:	4618      	mov	r0, r3
 8004274:	f7ff fcb8 	bl	8003be8 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8004278:	68bb      	ldr	r3, [r7, #8]
 800427a:	b2db      	uxtb	r3, r3
 800427c:	4618      	mov	r0, r3
 800427e:	f7ff fcb3 	bl	8003be8 <W25qxx_Spi>
	HAL_SPI_Transmit(&_W25QXX_SPI, pBuffer, NumByteToWrite_up_to_PageSize, 100);
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	b29a      	uxth	r2, r3
 8004286:	2364      	movs	r3, #100	; 0x64
 8004288:	68f9      	ldr	r1, [r7, #12]
 800428a:	4825      	ldr	r0, [pc, #148]	; (8004320 <W25qxx_WritePage+0x180>)
 800428c:	f007 f967 	bl	800b55e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004290:	2201      	movs	r2, #1
 8004292:	2140      	movs	r1, #64	; 0x40
 8004294:	4821      	ldr	r0, [pc, #132]	; (800431c <W25qxx_WritePage+0x17c>)
 8004296:	f004 fb73 	bl	8008980 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 800429a:	f7ff fd83 	bl	8003da4 <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	StartTime = HAL_GetTick() - StartTime;
 800429e:	f003 fdf5 	bl	8007e8c <HAL_GetTick>
 80042a2:	4602      	mov	r2, r0
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	1ad3      	subs	r3, r2, r3
 80042a8:	613b      	str	r3, [r7, #16]
	for (uint32_t i = 0; i < NumByteToWrite_up_to_PageSize; i++)
 80042aa:	2300      	movs	r3, #0
 80042ac:	617b      	str	r3, [r7, #20]
 80042ae:	e018      	b.n	80042e2 <W25qxx_WritePage+0x142>
	{
		if ((i % 8 == 0) && (i > 2))
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	f003 0307 	and.w	r3, r3, #7
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d108      	bne.n	80042cc <W25qxx_WritePage+0x12c>
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	2b02      	cmp	r3, #2
 80042be:	d905      	bls.n	80042cc <W25qxx_WritePage+0x12c>
		{
			printf("\r\n");
 80042c0:	4818      	ldr	r0, [pc, #96]	; (8004324 <W25qxx_WritePage+0x184>)
 80042c2:	f00e f83b 	bl	801233c <puts>
			W25qxx_Delay(10);
 80042c6:	200a      	movs	r0, #10
 80042c8:	f009 fe37 	bl	800df3a <osDelay>
		}
		printf("0x%02X,", pBuffer[i]);
 80042cc:	68fa      	ldr	r2, [r7, #12]
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	4413      	add	r3, r2
 80042d2:	781b      	ldrb	r3, [r3, #0]
 80042d4:	4619      	mov	r1, r3
 80042d6:	4814      	ldr	r0, [pc, #80]	; (8004328 <W25qxx_WritePage+0x188>)
 80042d8:	f00d ffaa 	bl	8012230 <iprintf>
	for (uint32_t i = 0; i < NumByteToWrite_up_to_PageSize; i++)
 80042dc:	697b      	ldr	r3, [r7, #20]
 80042de:	3301      	adds	r3, #1
 80042e0:	617b      	str	r3, [r7, #20]
 80042e2:	697a      	ldr	r2, [r7, #20]
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	429a      	cmp	r2, r3
 80042e8:	d3e2      	bcc.n	80042b0 <W25qxx_WritePage+0x110>
	}
	printf("\r\n");
 80042ea:	480e      	ldr	r0, [pc, #56]	; (8004324 <W25qxx_WritePage+0x184>)
 80042ec:	f00e f826 	bl	801233c <puts>
	printf("w25qxx WritePage done after %d ms\r\n", StartTime);
 80042f0:	6939      	ldr	r1, [r7, #16]
 80042f2:	480e      	ldr	r0, [pc, #56]	; (800432c <W25qxx_WritePage+0x18c>)
 80042f4:	f00d ff9c 	bl	8012230 <iprintf>
	W25qxx_Delay(100);
 80042f8:	2064      	movs	r0, #100	; 0x64
 80042fa:	f009 fe1e 	bl	800df3a <osDelay>
#endif
	W25qxx_Delay(1);
 80042fe:	2001      	movs	r0, #1
 8004300:	f009 fe1b 	bl	800df3a <osDelay>
	w25qxx.Lock = 0;
 8004304:	4b03      	ldr	r3, [pc, #12]	; (8004314 <W25qxx_WritePage+0x174>)
 8004306:	2200      	movs	r2, #0
 8004308:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 800430c:	bf00      	nop
 800430e:	3718      	adds	r7, #24
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}
 8004314:	200060d4 	.word	0x200060d4
 8004318:	08017364 	.word	0x08017364
 800431c:	40020c00 	.word	0x40020c00
 8004320:	20005aec 	.word	0x20005aec
 8004324:	080173a0 	.word	0x080173a0
 8004328:	080173a4 	.word	0x080173a4
 800432c:	080173ac 	.word	0x080173ac

08004330 <W25qxx_WriteSector>:
//###################################################################################################################
void W25qxx_WriteSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_SectorSize)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b088      	sub	sp, #32
 8004334:	af00      	add	r7, sp, #0
 8004336:	60f8      	str	r0, [r7, #12]
 8004338:	60b9      	str	r1, [r7, #8]
 800433a:	607a      	str	r2, [r7, #4]
 800433c:	603b      	str	r3, [r7, #0]
	if ((NumByteToWrite_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToWrite_up_to_SectorSize == 0))
 800433e:	4b36      	ldr	r3, [pc, #216]	; (8004418 <W25qxx_WriteSector+0xe8>)
 8004340:	691b      	ldr	r3, [r3, #16]
 8004342:	683a      	ldr	r2, [r7, #0]
 8004344:	429a      	cmp	r2, r3
 8004346:	d802      	bhi.n	800434e <W25qxx_WriteSector+0x1e>
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d102      	bne.n	8004354 <W25qxx_WriteSector+0x24>
		NumByteToWrite_up_to_SectorSize = w25qxx.SectorSize;
 800434e:	4b32      	ldr	r3, [pc, #200]	; (8004418 <W25qxx_WriteSector+0xe8>)
 8004350:	691b      	ldr	r3, [r3, #16]
 8004352:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx WriteSector:%d, Offset:%d ,Write %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToWrite_up_to_SectorSize);
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	687a      	ldr	r2, [r7, #4]
 8004358:	68b9      	ldr	r1, [r7, #8]
 800435a:	4830      	ldr	r0, [pc, #192]	; (800441c <W25qxx_WriteSector+0xec>)
 800435c:	f00d ff68 	bl	8012230 <iprintf>
	W25qxx_Delay(100);
 8004360:	2064      	movs	r0, #100	; 0x64
 8004362:	f009 fdea 	bl	800df3a <osDelay>
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8004366:	4b2c      	ldr	r3, [pc, #176]	; (8004418 <W25qxx_WriteSector+0xe8>)
 8004368:	691b      	ldr	r3, [r3, #16]
 800436a:	687a      	ldr	r2, [r7, #4]
 800436c:	429a      	cmp	r2, r3
 800436e:	d306      	bcc.n	800437e <W25qxx_WriteSector+0x4e>
	{
#if (_W25QXX_DEBUG == 1)
		printf("---w25qxx WriteSector Faild!\r\n");
 8004370:	482b      	ldr	r0, [pc, #172]	; (8004420 <W25qxx_WriteSector+0xf0>)
 8004372:	f00d ffe3 	bl	801233c <puts>
		W25qxx_Delay(100);
 8004376:	2064      	movs	r0, #100	; 0x64
 8004378:	f009 fddf 	bl	800df3a <osDelay>
#endif
		return;
 800437c:	e048      	b.n	8004410 <W25qxx_WriteSector+0xe0>
	}
	uint32_t StartPage;
	int32_t BytesToWrite;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 800437e:	687a      	ldr	r2, [r7, #4]
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	441a      	add	r2, r3
 8004384:	4b24      	ldr	r3, [pc, #144]	; (8004418 <W25qxx_WriteSector+0xe8>)
 8004386:	691b      	ldr	r3, [r3, #16]
 8004388:	429a      	cmp	r2, r3
 800438a:	d905      	bls.n	8004398 <W25qxx_WriteSector+0x68>
		BytesToWrite = w25qxx.SectorSize - OffsetInByte;
 800438c:	4b22      	ldr	r3, [pc, #136]	; (8004418 <W25qxx_WriteSector+0xe8>)
 800438e:	691a      	ldr	r2, [r3, #16]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	1ad3      	subs	r3, r2, r3
 8004394:	61bb      	str	r3, [r7, #24]
 8004396:	e001      	b.n	800439c <W25qxx_WriteSector+0x6c>
	else
		BytesToWrite = NumByteToWrite_up_to_SectorSize;
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 800439c:	68b8      	ldr	r0, [r7, #8]
 800439e:	f7ff fee9 	bl	8004174 <W25qxx_SectorToPage>
 80043a2:	4602      	mov	r2, r0
 80043a4:	4b1c      	ldr	r3, [pc, #112]	; (8004418 <W25qxx_WriteSector+0xe8>)
 80043a6:	895b      	ldrh	r3, [r3, #10]
 80043a8:	4619      	mov	r1, r3
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	fbb3 f3f1 	udiv	r3, r3, r1
 80043b0:	4413      	add	r3, r2
 80043b2:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 80043b4:	4b18      	ldr	r3, [pc, #96]	; (8004418 <W25qxx_WriteSector+0xe8>)
 80043b6:	895b      	ldrh	r3, [r3, #10]
 80043b8:	461a      	mov	r2, r3
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	fbb3 f1f2 	udiv	r1, r3, r2
 80043c0:	fb02 f201 	mul.w	r2, r2, r1
 80043c4:	1a9b      	subs	r3, r3, r2
 80043c6:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_WritePage(pBuffer, StartPage, LocalOffset, BytesToWrite);
 80043c8:	69bb      	ldr	r3, [r7, #24]
 80043ca:	697a      	ldr	r2, [r7, #20]
 80043cc:	69f9      	ldr	r1, [r7, #28]
 80043ce:	68f8      	ldr	r0, [r7, #12]
 80043d0:	f7ff fee6 	bl	80041a0 <W25qxx_WritePage>
		StartPage++;
 80043d4:	69fb      	ldr	r3, [r7, #28]
 80043d6:	3301      	adds	r3, #1
 80043d8:	61fb      	str	r3, [r7, #28]
		BytesToWrite -= w25qxx.PageSize - LocalOffset;
 80043da:	4b0f      	ldr	r3, [pc, #60]	; (8004418 <W25qxx_WriteSector+0xe8>)
 80043dc:	895b      	ldrh	r3, [r3, #10]
 80043de:	461a      	mov	r2, r3
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	1a9a      	subs	r2, r3, r2
 80043e4:	69bb      	ldr	r3, [r7, #24]
 80043e6:	4413      	add	r3, r2
 80043e8:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 80043ea:	4b0b      	ldr	r3, [pc, #44]	; (8004418 <W25qxx_WriteSector+0xe8>)
 80043ec:	895b      	ldrh	r3, [r3, #10]
 80043ee:	461a      	mov	r2, r3
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	1ad3      	subs	r3, r2, r3
 80043f4:	68fa      	ldr	r2, [r7, #12]
 80043f6:	4413      	add	r3, r2
 80043f8:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 80043fa:	2300      	movs	r3, #0
 80043fc:	617b      	str	r3, [r7, #20]
	} while (BytesToWrite > 0);
 80043fe:	69bb      	ldr	r3, [r7, #24]
 8004400:	2b00      	cmp	r3, #0
 8004402:	dce1      	bgt.n	80043c8 <W25qxx_WriteSector+0x98>
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx WriteSector Done\r\n");
 8004404:	4807      	ldr	r0, [pc, #28]	; (8004424 <W25qxx_WriteSector+0xf4>)
 8004406:	f00d ff99 	bl	801233c <puts>
	W25qxx_Delay(100);
 800440a:	2064      	movs	r0, #100	; 0x64
 800440c:	f009 fd95 	bl	800df3a <osDelay>
#endif
}
 8004410:	3720      	adds	r7, #32
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}
 8004416:	bf00      	nop
 8004418:	200060d4 	.word	0x200060d4
 800441c:	080173d0 	.word	0x080173d0
 8004420:	08017410 	.word	0x08017410
 8004424:	08017430 	.word	0x08017430

08004428 <W25qxx_ReadPage>:
	W25qxx_Delay(1);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b086      	sub	sp, #24
 800442c:	af00      	add	r7, sp, #0
 800442e:	60f8      	str	r0, [r7, #12]
 8004430:	60b9      	str	r1, [r7, #8]
 8004432:	607a      	str	r2, [r7, #4]
 8004434:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 8004436:	e002      	b.n	800443e <W25qxx_ReadPage+0x16>
		W25qxx_Delay(1);
 8004438:	2001      	movs	r0, #1
 800443a:	f009 fd7e 	bl	800df3a <osDelay>
	while (w25qxx.Lock == 1)
 800443e:	4b54      	ldr	r3, [pc, #336]	; (8004590 <W25qxx_ReadPage+0x168>)
 8004440:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8004444:	2b01      	cmp	r3, #1
 8004446:	d0f7      	beq.n	8004438 <W25qxx_ReadPage+0x10>
	w25qxx.Lock = 1;
 8004448:	4b51      	ldr	r3, [pc, #324]	; (8004590 <W25qxx_ReadPage+0x168>)
 800444a:	2201      	movs	r2, #1
 800444c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || (NumByteToRead_up_to_PageSize == 0))
 8004450:	4b4f      	ldr	r3, [pc, #316]	; (8004590 <W25qxx_ReadPage+0x168>)
 8004452:	895b      	ldrh	r3, [r3, #10]
 8004454:	461a      	mov	r2, r3
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	4293      	cmp	r3, r2
 800445a:	d802      	bhi.n	8004462 <W25qxx_ReadPage+0x3a>
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d102      	bne.n	8004468 <W25qxx_ReadPage+0x40>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 8004462:	4b4b      	ldr	r3, [pc, #300]	; (8004590 <W25qxx_ReadPage+0x168>)
 8004464:	895b      	ldrh	r3, [r3, #10]
 8004466:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 8004468:	687a      	ldr	r2, [r7, #4]
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	4413      	add	r3, r2
 800446e:	4a48      	ldr	r2, [pc, #288]	; (8004590 <W25qxx_ReadPage+0x168>)
 8004470:	8952      	ldrh	r2, [r2, #10]
 8004472:	4293      	cmp	r3, r2
 8004474:	d905      	bls.n	8004482 <W25qxx_ReadPage+0x5a>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8004476:	4b46      	ldr	r3, [pc, #280]	; (8004590 <W25qxx_ReadPage+0x168>)
 8004478:	895b      	ldrh	r3, [r3, #10]
 800447a:	461a      	mov	r2, r3
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	1ad3      	subs	r3, r2, r3
 8004480:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ReadPage:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	687a      	ldr	r2, [r7, #4]
 8004486:	68b9      	ldr	r1, [r7, #8]
 8004488:	4842      	ldr	r0, [pc, #264]	; (8004594 <W25qxx_ReadPage+0x16c>)
 800448a:	f00d fed1 	bl	8012230 <iprintf>
	W25qxx_Delay(100);
 800448e:	2064      	movs	r0, #100	; 0x64
 8004490:	f009 fd53 	bl	800df3a <osDelay>
	uint32_t StartTime = HAL_GetTick();
 8004494:	f003 fcfa 	bl	8007e8c <HAL_GetTick>
 8004498:	6138      	str	r0, [r7, #16]
#endif
	Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 800449a:	4b3d      	ldr	r3, [pc, #244]	; (8004590 <W25qxx_ReadPage+0x168>)
 800449c:	895b      	ldrh	r3, [r3, #10]
 800449e:	461a      	mov	r2, r3
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	fb03 f302 	mul.w	r3, r3, r2
 80044a6:	687a      	ldr	r2, [r7, #4]
 80044a8:	4413      	add	r3, r2
 80044aa:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80044ac:	2200      	movs	r2, #0
 80044ae:	2140      	movs	r1, #64	; 0x40
 80044b0:	4839      	ldr	r0, [pc, #228]	; (8004598 <W25qxx_ReadPage+0x170>)
 80044b2:	f004 fa65 	bl	8008980 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 80044b6:	4b36      	ldr	r3, [pc, #216]	; (8004590 <W25qxx_ReadPage+0x168>)
 80044b8:	781b      	ldrb	r3, [r3, #0]
 80044ba:	2b08      	cmp	r3, #8
 80044bc:	d909      	bls.n	80044d2 <W25qxx_ReadPage+0xaa>
	{
		W25qxx_Spi(0x0C);
 80044be:	200c      	movs	r0, #12
 80044c0:	f7ff fb92 	bl	8003be8 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	0e1b      	lsrs	r3, r3, #24
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	4618      	mov	r0, r3
 80044cc:	f7ff fb8c 	bl	8003be8 <W25qxx_Spi>
 80044d0:	e002      	b.n	80044d8 <W25qxx_ReadPage+0xb0>
	}
	else
	{
		W25qxx_Spi(0x0B);
 80044d2:	200b      	movs	r0, #11
 80044d4:	f7ff fb88 	bl	8003be8 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	0c1b      	lsrs	r3, r3, #16
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	4618      	mov	r0, r3
 80044e0:	f7ff fb82 	bl	8003be8 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	0a1b      	lsrs	r3, r3, #8
 80044e8:	b2db      	uxtb	r3, r3
 80044ea:	4618      	mov	r0, r3
 80044ec:	f7ff fb7c 	bl	8003be8 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	4618      	mov	r0, r3
 80044f6:	f7ff fb77 	bl	8003be8 <W25qxx_Spi>
	W25qxx_Spi(0);
 80044fa:	2000      	movs	r0, #0
 80044fc:	f7ff fb74 	bl	8003be8 <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, NumByteToRead_up_to_PageSize, 100);
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	b29a      	uxth	r2, r3
 8004504:	2364      	movs	r3, #100	; 0x64
 8004506:	68f9      	ldr	r1, [r7, #12]
 8004508:	4824      	ldr	r0, [pc, #144]	; (800459c <W25qxx_ReadPage+0x174>)
 800450a:	f007 f964 	bl	800b7d6 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800450e:	2201      	movs	r2, #1
 8004510:	2140      	movs	r1, #64	; 0x40
 8004512:	4821      	ldr	r0, [pc, #132]	; (8004598 <W25qxx_ReadPage+0x170>)
 8004514:	f004 fa34 	bl	8008980 <HAL_GPIO_WritePin>
#if (_W25QXX_DEBUG == 1)
	StartTime = HAL_GetTick() - StartTime;
 8004518:	f003 fcb8 	bl	8007e8c <HAL_GetTick>
 800451c:	4602      	mov	r2, r0
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	1ad3      	subs	r3, r2, r3
 8004522:	613b      	str	r3, [r7, #16]
	for (uint32_t i = 0; i < NumByteToRead_up_to_PageSize; i++)
 8004524:	2300      	movs	r3, #0
 8004526:	617b      	str	r3, [r7, #20]
 8004528:	e018      	b.n	800455c <W25qxx_ReadPage+0x134>
	{
		if ((i % 8 == 0) && (i > 2))
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	f003 0307 	and.w	r3, r3, #7
 8004530:	2b00      	cmp	r3, #0
 8004532:	d108      	bne.n	8004546 <W25qxx_ReadPage+0x11e>
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	2b02      	cmp	r3, #2
 8004538:	d905      	bls.n	8004546 <W25qxx_ReadPage+0x11e>
		{
			printf("\r\n");
 800453a:	4819      	ldr	r0, [pc, #100]	; (80045a0 <W25qxx_ReadPage+0x178>)
 800453c:	f00d fefe 	bl	801233c <puts>
			W25qxx_Delay(10);
 8004540:	200a      	movs	r0, #10
 8004542:	f009 fcfa 	bl	800df3a <osDelay>
		}
		printf("0x%02X,", pBuffer[i]);
 8004546:	68fa      	ldr	r2, [r7, #12]
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	4413      	add	r3, r2
 800454c:	781b      	ldrb	r3, [r3, #0]
 800454e:	4619      	mov	r1, r3
 8004550:	4814      	ldr	r0, [pc, #80]	; (80045a4 <W25qxx_ReadPage+0x17c>)
 8004552:	f00d fe6d 	bl	8012230 <iprintf>
	for (uint32_t i = 0; i < NumByteToRead_up_to_PageSize; i++)
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	3301      	adds	r3, #1
 800455a:	617b      	str	r3, [r7, #20]
 800455c:	697a      	ldr	r2, [r7, #20]
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	429a      	cmp	r2, r3
 8004562:	d3e2      	bcc.n	800452a <W25qxx_ReadPage+0x102>
	}
	printf("\r\n");
 8004564:	480e      	ldr	r0, [pc, #56]	; (80045a0 <W25qxx_ReadPage+0x178>)
 8004566:	f00d fee9 	bl	801233c <puts>
	printf("w25qxx ReadPage done after %d ms\r\n", StartTime);
 800456a:	6939      	ldr	r1, [r7, #16]
 800456c:	480e      	ldr	r0, [pc, #56]	; (80045a8 <W25qxx_ReadPage+0x180>)
 800456e:	f00d fe5f 	bl	8012230 <iprintf>
	W25qxx_Delay(100);
 8004572:	2064      	movs	r0, #100	; 0x64
 8004574:	f009 fce1 	bl	800df3a <osDelay>
#endif
	W25qxx_Delay(1);
 8004578:	2001      	movs	r0, #1
 800457a:	f009 fcde 	bl	800df3a <osDelay>
	w25qxx.Lock = 0;
 800457e:	4b04      	ldr	r3, [pc, #16]	; (8004590 <W25qxx_ReadPage+0x168>)
 8004580:	2200      	movs	r2, #0
 8004582:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8004586:	bf00      	nop
 8004588:	3718      	adds	r7, #24
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}
 800458e:	bf00      	nop
 8004590:	200060d4 	.word	0x200060d4
 8004594:	0801757c 	.word	0x0801757c
 8004598:	40020c00 	.word	0x40020c00
 800459c:	20005aec 	.word	0x20005aec
 80045a0:	080173a0 	.word	0x080173a0
 80045a4:	080173a4 	.word	0x080173a4
 80045a8:	080175b8 	.word	0x080175b8

080045ac <W25qxx_ReadSector>:
//###################################################################################################################
void W25qxx_ReadSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_SectorSize)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b088      	sub	sp, #32
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	60f8      	str	r0, [r7, #12]
 80045b4:	60b9      	str	r1, [r7, #8]
 80045b6:	607a      	str	r2, [r7, #4]
 80045b8:	603b      	str	r3, [r7, #0]
	if ((NumByteToRead_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToRead_up_to_SectorSize == 0))
 80045ba:	4b36      	ldr	r3, [pc, #216]	; (8004694 <W25qxx_ReadSector+0xe8>)
 80045bc:	691b      	ldr	r3, [r3, #16]
 80045be:	683a      	ldr	r2, [r7, #0]
 80045c0:	429a      	cmp	r2, r3
 80045c2:	d802      	bhi.n	80045ca <W25qxx_ReadSector+0x1e>
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d102      	bne.n	80045d0 <W25qxx_ReadSector+0x24>
		NumByteToRead_up_to_SectorSize = w25qxx.SectorSize;
 80045ca:	4b32      	ldr	r3, [pc, #200]	; (8004694 <W25qxx_ReadSector+0xe8>)
 80045cc:	691b      	ldr	r3, [r3, #16]
 80045ce:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx ReadSector:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToRead_up_to_SectorSize);
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	687a      	ldr	r2, [r7, #4]
 80045d4:	68b9      	ldr	r1, [r7, #8]
 80045d6:	4830      	ldr	r0, [pc, #192]	; (8004698 <W25qxx_ReadSector+0xec>)
 80045d8:	f00d fe2a 	bl	8012230 <iprintf>
	W25qxx_Delay(100);
 80045dc:	2064      	movs	r0, #100	; 0x64
 80045de:	f009 fcac 	bl	800df3a <osDelay>
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 80045e2:	4b2c      	ldr	r3, [pc, #176]	; (8004694 <W25qxx_ReadSector+0xe8>)
 80045e4:	691b      	ldr	r3, [r3, #16]
 80045e6:	687a      	ldr	r2, [r7, #4]
 80045e8:	429a      	cmp	r2, r3
 80045ea:	d306      	bcc.n	80045fa <W25qxx_ReadSector+0x4e>
	{
#if (_W25QXX_DEBUG == 1)
		printf("---w25qxx ReadSector Faild!\r\n");
 80045ec:	482b      	ldr	r0, [pc, #172]	; (800469c <W25qxx_ReadSector+0xf0>)
 80045ee:	f00d fea5 	bl	801233c <puts>
		W25qxx_Delay(100);
 80045f2:	2064      	movs	r0, #100	; 0x64
 80045f4:	f009 fca1 	bl	800df3a <osDelay>
#endif
		return;
 80045f8:	e048      	b.n	800468c <W25qxx_ReadSector+0xe0>
	}
	uint32_t StartPage;
	int32_t BytesToRead;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	441a      	add	r2, r3
 8004600:	4b24      	ldr	r3, [pc, #144]	; (8004694 <W25qxx_ReadSector+0xe8>)
 8004602:	691b      	ldr	r3, [r3, #16]
 8004604:	429a      	cmp	r2, r3
 8004606:	d905      	bls.n	8004614 <W25qxx_ReadSector+0x68>
		BytesToRead = w25qxx.SectorSize - OffsetInByte;
 8004608:	4b22      	ldr	r3, [pc, #136]	; (8004694 <W25qxx_ReadSector+0xe8>)
 800460a:	691a      	ldr	r2, [r3, #16]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	1ad3      	subs	r3, r2, r3
 8004610:	61bb      	str	r3, [r7, #24]
 8004612:	e001      	b.n	8004618 <W25qxx_ReadSector+0x6c>
	else
		BytesToRead = NumByteToRead_up_to_SectorSize;
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8004618:	68b8      	ldr	r0, [r7, #8]
 800461a:	f7ff fdab 	bl	8004174 <W25qxx_SectorToPage>
 800461e:	4602      	mov	r2, r0
 8004620:	4b1c      	ldr	r3, [pc, #112]	; (8004694 <W25qxx_ReadSector+0xe8>)
 8004622:	895b      	ldrh	r3, [r3, #10]
 8004624:	4619      	mov	r1, r3
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	fbb3 f3f1 	udiv	r3, r3, r1
 800462c:	4413      	add	r3, r2
 800462e:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8004630:	4b18      	ldr	r3, [pc, #96]	; (8004694 <W25qxx_ReadSector+0xe8>)
 8004632:	895b      	ldrh	r3, [r3, #10]
 8004634:	461a      	mov	r2, r3
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	fbb3 f1f2 	udiv	r1, r3, r2
 800463c:	fb02 f201 	mul.w	r2, r2, r1
 8004640:	1a9b      	subs	r3, r3, r2
 8004642:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 8004644:	69bb      	ldr	r3, [r7, #24]
 8004646:	697a      	ldr	r2, [r7, #20]
 8004648:	69f9      	ldr	r1, [r7, #28]
 800464a:	68f8      	ldr	r0, [r7, #12]
 800464c:	f7ff feec 	bl	8004428 <W25qxx_ReadPage>
		StartPage++;
 8004650:	69fb      	ldr	r3, [r7, #28]
 8004652:	3301      	adds	r3, #1
 8004654:	61fb      	str	r3, [r7, #28]
		BytesToRead -= w25qxx.PageSize - LocalOffset;
 8004656:	4b0f      	ldr	r3, [pc, #60]	; (8004694 <W25qxx_ReadSector+0xe8>)
 8004658:	895b      	ldrh	r3, [r3, #10]
 800465a:	461a      	mov	r2, r3
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	1a9a      	subs	r2, r3, r2
 8004660:	69bb      	ldr	r3, [r7, #24]
 8004662:	4413      	add	r3, r2
 8004664:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8004666:	4b0b      	ldr	r3, [pc, #44]	; (8004694 <W25qxx_ReadSector+0xe8>)
 8004668:	895b      	ldrh	r3, [r3, #10]
 800466a:	461a      	mov	r2, r3
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	1ad3      	subs	r3, r2, r3
 8004670:	68fa      	ldr	r2, [r7, #12]
 8004672:	4413      	add	r3, r2
 8004674:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8004676:	2300      	movs	r3, #0
 8004678:	617b      	str	r3, [r7, #20]
	} while (BytesToRead > 0);
 800467a:	69bb      	ldr	r3, [r7, #24]
 800467c:	2b00      	cmp	r3, #0
 800467e:	dce1      	bgt.n	8004644 <W25qxx_ReadSector+0x98>
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx ReadSector Done\r\n");
 8004680:	4807      	ldr	r0, [pc, #28]	; (80046a0 <W25qxx_ReadSector+0xf4>)
 8004682:	f00d fe5b 	bl	801233c <puts>
	W25qxx_Delay(100);
 8004686:	2064      	movs	r0, #100	; 0x64
 8004688:	f009 fc57 	bl	800df3a <osDelay>
#endif
}
 800468c:	3720      	adds	r7, #32
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}
 8004692:	bf00      	nop
 8004694:	200060d4 	.word	0x200060d4
 8004698:	080175dc 	.word	0x080175dc
 800469c:	0801761c 	.word	0x0801761c
 80046a0:	0801763c 	.word	0x0801763c

080046a4 <_ZN7TwoWire5writeEi>:
    void onRequest( void (*)(void) );

    inline size_t write(unsigned long n) { return write((uint8_t)n); }
    inline size_t write(long n) { return write((uint8_t)n); }
    inline size_t write(unsigned int n) { return write((uint8_t)n); }
    inline size_t write(int n) { return write((uint8_t)n); }
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b082      	sub	sp, #8
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
 80046ac:	6039      	str	r1, [r7, #0]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	683a      	ldr	r2, [r7, #0]
 80046b6:	b2d2      	uxtb	r2, r2
 80046b8:	4611      	mov	r1, r2
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	4798      	blx	r3
 80046be:	4603      	mov	r3, r0
 80046c0:	4618      	mov	r0, r3
 80046c2:	3708      	adds	r7, #8
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bd80      	pop	{r7, pc}

080046c8 <_Z12ISBDCallbackv>:

bool ISBDCallback() __attribute__((weak));
void ISBDConsoleCallback(IridiumSBD *device, char c) __attribute__((weak));
void ISBDDiagsCallback(IridiumSBD *device, char c) __attribute__((weak));

bool ISBDCallback() { return true; }
 80046c8:	b480      	push	{r7}
 80046ca:	af00      	add	r7, sp, #0
 80046cc:	2301      	movs	r3, #1
 80046ce:	4618      	mov	r0, r3
 80046d0:	46bd      	mov	sp, r7
 80046d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d6:	4770      	bx	lr

080046d8 <_Z19ISBDConsoleCallbackP10IridiumSBDc>:
void ISBDConsoleCallback(IridiumSBD *device, char c) { }
 80046d8:	b480      	push	{r7}
 80046da:	b083      	sub	sp, #12
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
 80046e0:	460b      	mov	r3, r1
 80046e2:	70fb      	strb	r3, [r7, #3]
 80046e4:	bf00      	nop
 80046e6:	370c      	adds	r7, #12
 80046e8:	46bd      	mov	sp, r7
 80046ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ee:	4770      	bx	lr

080046f0 <_Z17ISBDDiagsCallbackP10IridiumSBDc>:
void ISBDDiagsCallback(IridiumSBD *device, char c) { }
 80046f0:	b480      	push	{r7}
 80046f2:	b083      	sub	sp, #12
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
 80046f8:	460b      	mov	r3, r1
 80046fa:	70fb      	strb	r3, [r7, #3]
 80046fc:	bf00      	nop
 80046fe:	370c      	adds	r7, #12
 8004700:	46bd      	mov	sp, r7
 8004702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004706:	4770      	bx	lr

08004708 <_ZN10IridiumSBD5beginEv>:



// Power on the RockBLOCK or return from sleep
int IridiumSBD::begin()
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b084      	sub	sp, #16
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
   if (this->reentrant)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8004716:	2b00      	cmp	r3, #0
 8004718:	d001      	beq.n	800471e <_ZN10IridiumSBD5beginEv+0x16>
      return ISBD_REENTRANT;
 800471a:	2309      	movs	r3, #9
 800471c:	e01b      	b.n	8004756 <_ZN10IridiumSBD5beginEv+0x4e>

   this->reentrant = true;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2201      	movs	r2, #1
 8004722:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
   int ret = internalBegin();
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f000 fa76 	bl	8004c18 <_ZN10IridiumSBD13internalBeginEv>
 800472c:	60f8      	str	r0, [r7, #12]
   this->reentrant = false;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2200      	movs	r2, #0
 8004732:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9

   // Absent a successful startup, keep the device turned off
   if (ret != ISBD_SUCCESS)
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d00b      	beq.n	8004754 <_ZN10IridiumSBD5beginEv+0x4c>
   {
      if (this->useSerial)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004742:	2b00      	cmp	r3, #0
 8004744:	d002      	beq.n	800474c <_ZN10IridiumSBD5beginEv+0x44>
         endSerialPort(); // Apollo3 v2.1 Serial fix
 8004746:	6878      	ldr	r0, [r7, #4]
 8004748:	f000 fdac 	bl	80052a4 <_ZN10IridiumSBD13endSerialPortEv>
      power(false);
 800474c:	2100      	movs	r1, #0
 800474e:	6878      	ldr	r0, [r7, #4]
 8004750:	f000 fcf6 	bl	8005140 <_ZN10IridiumSBD5powerEb>
   }

   return ret;
 8004754:	68fb      	ldr	r3, [r7, #12]
}
 8004756:	4618      	mov	r0, r3
 8004758:	3710      	adds	r7, #16
 800475a:	46bd      	mov	sp, r7
 800475c:	bd80      	pop	{r7, pc}

0800475e <_ZN10IridiumSBD5sleepEv>:
   return ret;
}

// Gracefully put device to lower power mode (if sleep pin provided)
int IridiumSBD::sleep()
{
 800475e:	b580      	push	{r7, lr}
 8004760:	b084      	sub	sp, #16
 8004762:	af00      	add	r7, sp, #0
 8004764:	6078      	str	r0, [r7, #4]
   if (this->reentrant)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800476c:	2b00      	cmp	r3, #0
 800476e:	d001      	beq.n	8004774 <_ZN10IridiumSBD5sleepEv+0x16>
      return ISBD_REENTRANT;
 8004770:	2309      	movs	r3, #9
 8004772:	e028      	b.n	80047c6 <_ZN10IridiumSBD5sleepEv+0x68>

   if (this->useSerial && (this->sleepPin == -1))
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800477a:	2b00      	cmp	r3, #0
 800477c:	d007      	beq.n	800478e <_ZN10IridiumSBD5sleepEv+0x30>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8004784:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004788:	d101      	bne.n	800478e <_ZN10IridiumSBD5sleepEv+0x30>
      return ISBD_NO_SLEEP_PIN;
 800478a:	230b      	movs	r3, #11
 800478c:	e01b      	b.n	80047c6 <_ZN10IridiumSBD5sleepEv+0x68>

   this->reentrant = true;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2201      	movs	r2, #1
 8004792:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
   int ret = internalSleep();
 8004796:	6878      	ldr	r0, [r7, #4]
 8004798:	f000 fbc8 	bl	8004f2c <_ZN10IridiumSBD13internalSleepEv>
 800479c:	60f8      	str	r0, [r7, #12]
   this->reentrant = false;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2200      	movs	r2, #0
 80047a2:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9

   if (ret == ISBD_SUCCESS)
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d10b      	bne.n	80047c4 <_ZN10IridiumSBD5sleepEv+0x66>
   {
      if (this->useSerial)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d002      	beq.n	80047bc <_ZN10IridiumSBD5sleepEv+0x5e>
         endSerialPort(); // Apollo3 v2.1 Serial fix
 80047b6:	6878      	ldr	r0, [r7, #4]
 80047b8:	f000 fd74 	bl	80052a4 <_ZN10IridiumSBD13endSerialPortEv>
      power(false); // power off
 80047bc:	2100      	movs	r1, #0
 80047be:	6878      	ldr	r0, [r7, #4]
 80047c0:	f000 fcbe 	bl	8005140 <_ZN10IridiumSBD5powerEb>
   }

   return ret;
 80047c4:	68fb      	ldr	r3, [r7, #12]
}
 80047c6:	4618      	mov	r0, r3
 80047c8:	3710      	adds	r7, #16
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bd80      	pop	{r7, pc}

080047ce <_ZN10IridiumSBD16enableRingAlertsEb>:
{
   this->msstmWorkaroundRequested = useWorkAround;
}

void IridiumSBD::enableRingAlerts(bool enable) // true to enable SBDRING alerts and RING signal pin
{
 80047ce:	b580      	push	{r7, lr}
 80047d0:	b082      	sub	sp, #8
 80047d2:	af00      	add	r7, sp, #0
 80047d4:	6078      	str	r0, [r7, #4]
 80047d6:	460b      	mov	r3, r1
 80047d8:	70fb      	strb	r3, [r7, #3]
   this->ringAlertsEnabled = enable;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	78fa      	ldrb	r2, [r7, #3]
 80047de:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
   if (enable)
 80047e2:	78fb      	ldrb	r3, [r7, #3]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d00e      	beq.n	8004806 <_ZN10IridiumSBD16enableRingAlertsEb+0x38>
   {
      this->ringAsserted = false;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2200      	movs	r2, #0
 80047ec:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
      if (!this->useSerial) // If we are using I2C, clear the ring indicator flag
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80047f6:	f083 0301 	eor.w	r3, r3, #1
 80047fa:	b2db      	uxtb	r3, r3
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d002      	beq.n	8004806 <_ZN10IridiumSBD16enableRingAlertsEb+0x38>
      {
        clearRingIndicator();
 8004800:	6878      	ldr	r0, [r7, #4]
 8004802:	f000 f9b3 	bl	8004b6c <_ZN10IridiumSBD18clearRingIndicatorEv>
      }
   }
}
 8004806:	bf00      	nop
 8004808:	3708      	adds	r7, #8
 800480a:	46bd      	mov	sp, r7
 800480c:	bd80      	pop	{r7, pc}
	...

08004810 <_ZN10IridiumSBD13getSystemTimeER2tm>:

   return ret;
}

int IridiumSBD::getSystemTime(struct tm &tm)
{
 8004810:	b5b0      	push	{r4, r5, r7, lr}
 8004812:	b09c      	sub	sp, #112	; 0x70
 8004814:	af02      	add	r7, sp, #8
 8004816:	6078      	str	r0, [r7, #4]
 8004818:	6039      	str	r1, [r7, #0]
   char msstmResponseBuf[24];

   send(F("AT-MSSTM\r"));
 800481a:	2301      	movs	r3, #1
 800481c:	2201      	movs	r2, #1
 800481e:	493f      	ldr	r1, [pc, #252]	; (800491c <_ZN10IridiumSBD13getSystemTimeER2tm+0x10c>)
 8004820:	6878      	ldr	r0, [r7, #4]
 8004822:	f000 fd4d 	bl	80052c0 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
   if (!waitForATResponse(msstmResponseBuf, sizeof(msstmResponseBuf), "-MSSTM: "))
 8004826:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800482a:	4b3d      	ldr	r3, [pc, #244]	; (8004920 <_ZN10IridiumSBD13getSystemTimeER2tm+0x110>)
 800482c:	9300      	str	r3, [sp, #0]
 800482e:	4b3d      	ldr	r3, [pc, #244]	; (8004924 <_ZN10IridiumSBD13getSystemTimeER2tm+0x114>)
 8004830:	2218      	movs	r2, #24
 8004832:	6878      	ldr	r0, [r7, #4]
 8004834:	f000 fb8c 	bl	8004f50 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8004838:	4603      	mov	r3, r0
 800483a:	f083 0301 	eor.w	r3, r3, #1
 800483e:	b2db      	uxtb	r3, r3
 8004840:	2b00      	cmp	r3, #0
 8004842:	d009      	beq.n	8004858 <_ZN10IridiumSBD13getSystemTimeER2tm+0x48>
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 8004844:	6878      	ldr	r0, [r7, #4]
 8004846:	f000 fc49 	bl	80050dc <_ZN10IridiumSBD9cancelledEv>
 800484a:	4603      	mov	r3, r0
 800484c:	2b00      	cmp	r3, #0
 800484e:	d001      	beq.n	8004854 <_ZN10IridiumSBD13getSystemTimeER2tm+0x44>
 8004850:	2304      	movs	r3, #4
 8004852:	e05e      	b.n	8004912 <_ZN10IridiumSBD13getSystemTimeER2tm+0x102>
 8004854:	2303      	movs	r3, #3
 8004856:	e05c      	b.n	8004912 <_ZN10IridiumSBD13getSystemTimeER2tm+0x102>

   if (!isxdigit(msstmResponseBuf[0]))
 8004858:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800485c:	4618      	mov	r0, r3
 800485e:	f00c f9e3 	bl	8010c28 <isxdigit>
 8004862:	4603      	mov	r3, r0
 8004864:	2b00      	cmp	r3, #0
 8004866:	d101      	bne.n	800486c <_ZN10IridiumSBD13getSystemTimeER2tm+0x5c>
      return ISBD_NO_NETWORK;
 8004868:	230c      	movs	r3, #12
 800486a:	e052      	b.n	8004912 <_ZN10IridiumSBD13getSystemTimeER2tm+0x102>

   // Latest epoch began at May 11, 2014, at 14:23:55 UTC.
   struct tm epoch_start;
   epoch_start.tm_year = 2014 - 1900;
 800486c:	2372      	movs	r3, #114	; 0x72
 800486e:	62bb      	str	r3, [r7, #40]	; 0x28
   epoch_start.tm_mon = 5 - 1;
 8004870:	2304      	movs	r3, #4
 8004872:	627b      	str	r3, [r7, #36]	; 0x24
   epoch_start.tm_mday = 11;
 8004874:	230b      	movs	r3, #11
 8004876:	623b      	str	r3, [r7, #32]
   epoch_start.tm_hour = 14;
 8004878:	230e      	movs	r3, #14
 800487a:	61fb      	str	r3, [r7, #28]
   epoch_start.tm_min = 23;
 800487c:	2317      	movs	r3, #23
 800487e:	61bb      	str	r3, [r7, #24]
   epoch_start.tm_sec = 55;
 8004880:	2337      	movs	r3, #55	; 0x37
 8004882:	617b      	str	r3, [r7, #20]

   unsigned long ticks_since_epoch = strtoul(msstmResponseBuf, NULL, 16);
 8004884:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004888:	2210      	movs	r2, #16
 800488a:	2100      	movs	r1, #0
 800488c:	4618      	mov	r0, r3
 800488e:	f00e fdff 	bl	8013490 <strtoul>
 8004892:	6678      	str	r0, [r7, #100]	; 0x64
      seconds less than the equivalent ticks_since_epoch. Subtract that away and
      we'll be left with a small number that won't overflow when we scale by 90/1000.

      Many thanks to Scott Weldon for this suggestion.
   */
   unsigned long secs_since_epoch = (ticks_since_epoch / 1000) * 90;
 8004894:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004896:	4a24      	ldr	r2, [pc, #144]	; (8004928 <_ZN10IridiumSBD13getSystemTimeER2tm+0x118>)
 8004898:	fba2 2303 	umull	r2, r3, r2, r3
 800489c:	099b      	lsrs	r3, r3, #6
 800489e:	225a      	movs	r2, #90	; 0x5a
 80048a0:	fb02 f303 	mul.w	r3, r2, r3
 80048a4:	663b      	str	r3, [r7, #96]	; 0x60
   unsigned long small_ticks = ticks_since_epoch - (secs_since_epoch / 90) * 1000;
 80048a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80048a8:	085b      	lsrs	r3, r3, #1
 80048aa:	4a20      	ldr	r2, [pc, #128]	; (800492c <_ZN10IridiumSBD13getSystemTimeER2tm+0x11c>)
 80048ac:	fba2 2303 	umull	r2, r3, r2, r3
 80048b0:	095b      	lsrs	r3, r3, #5
 80048b2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80048b6:	fb02 f303 	mul.w	r3, r2, r3
 80048ba:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80048bc:	1ad3      	subs	r3, r2, r3
 80048be:	65fb      	str	r3, [r7, #92]	; 0x5c
   secs_since_epoch += small_ticks * 90 / 1000;
 80048c0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80048c2:	225a      	movs	r2, #90	; 0x5a
 80048c4:	fb02 f303 	mul.w	r3, r2, r3
 80048c8:	4a17      	ldr	r2, [pc, #92]	; (8004928 <_ZN10IridiumSBD13getSystemTimeER2tm+0x118>)
 80048ca:	fba2 2303 	umull	r2, r3, r2, r3
 80048ce:	099b      	lsrs	r3, r3, #6
 80048d0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80048d2:	4413      	add	r3, r2
 80048d4:	663b      	str	r3, [r7, #96]	; 0x60

   time_t epoch_time = mktime(&epoch_start);
 80048d6:	f107 0314 	add.w	r3, r7, #20
 80048da:	4618      	mov	r0, r3
 80048dc:	f00c fbde 	bl	801109c <mktime>
 80048e0:	e9c7 0114 	strd	r0, r1, [r7, #80]	; 0x50
   time_t now = epoch_time + secs_since_epoch;
 80048e4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80048e6:	4618      	mov	r0, r3
 80048e8:	f04f 0100 	mov.w	r1, #0
 80048ec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80048f0:	1884      	adds	r4, r0, r2
 80048f2:	eb41 0503 	adc.w	r5, r1, r3
 80048f6:	e9c7 4502 	strd	r4, r5, [r7, #8]
   memcpy(&tm, localtime(&now), sizeof tm);
 80048fa:	f107 0308 	add.w	r3, r7, #8
 80048fe:	4618      	mov	r0, r3
 8004900:	f00c f99a 	bl	8010c38 <localtime>
 8004904:	4603      	mov	r3, r0
 8004906:	2224      	movs	r2, #36	; 0x24
 8004908:	4619      	mov	r1, r3
 800490a:	6838      	ldr	r0, [r7, #0]
 800490c:	f00c fabe 	bl	8010e8c <memcpy>
   return ISBD_SUCCESS;
 8004910:	2300      	movs	r3, #0
}
 8004912:	4618      	mov	r0, r3
 8004914:	3768      	adds	r7, #104	; 0x68
 8004916:	46bd      	mov	sp, r7
 8004918:	bdb0      	pop	{r4, r5, r7, pc}
 800491a:	bf00      	nop
 800491c:	080176f8 	.word	0x080176f8
 8004920:	08017710 	.word	0x08017710
 8004924:	08017704 	.word	0x08017704
 8004928:	10624dd3 	.word	0x10624dd3
 800492c:	b60b60b7 	.word	0xb60b60b7

08004930 <_ZN10IridiumSBD18getFirmwareVersionEPcj>:

int IridiumSBD::getFirmwareVersion(char *version, size_t bufferSize)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b086      	sub	sp, #24
 8004934:	af02      	add	r7, sp, #8
 8004936:	60f8      	str	r0, [r7, #12]
 8004938:	60b9      	str	r1, [r7, #8]
 800493a:	607a      	str	r2, [r7, #4]
   if (bufferSize < 8)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2b07      	cmp	r3, #7
 8004940:	d801      	bhi.n	8004946 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x16>
      return ISBD_RX_OVERFLOW;
 8004942:	2308      	movs	r3, #8
 8004944:	e01e      	b.n	8004984 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x54>

   send(F("AT+CGMR\r"));
 8004946:	2301      	movs	r3, #1
 8004948:	2201      	movs	r2, #1
 800494a:	4910      	ldr	r1, [pc, #64]	; (800498c <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x5c>)
 800494c:	68f8      	ldr	r0, [r7, #12]
 800494e:	f000 fcb7 	bl	80052c0 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
   if (!waitForATResponse(version, bufferSize, "Call Processor Version: "))
 8004952:	687a      	ldr	r2, [r7, #4]
 8004954:	4b0e      	ldr	r3, [pc, #56]	; (8004990 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x60>)
 8004956:	9300      	str	r3, [sp, #0]
 8004958:	4b0e      	ldr	r3, [pc, #56]	; (8004994 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x64>)
 800495a:	68b9      	ldr	r1, [r7, #8]
 800495c:	68f8      	ldr	r0, [r7, #12]
 800495e:	f000 faf7 	bl	8004f50 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8004962:	4603      	mov	r3, r0
 8004964:	f083 0301 	eor.w	r3, r3, #1
 8004968:	b2db      	uxtb	r3, r3
 800496a:	2b00      	cmp	r3, #0
 800496c:	d009      	beq.n	8004982 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x52>
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 800496e:	68f8      	ldr	r0, [r7, #12]
 8004970:	f000 fbb4 	bl	80050dc <_ZN10IridiumSBD9cancelledEv>
 8004974:	4603      	mov	r3, r0
 8004976:	2b00      	cmp	r3, #0
 8004978:	d001      	beq.n	800497e <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x4e>
 800497a:	2304      	movs	r3, #4
 800497c:	e002      	b.n	8004984 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x54>
 800497e:	2303      	movs	r3, #3
 8004980:	e000      	b.n	8004984 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x54>

   return ISBD_SUCCESS;
 8004982:	2300      	movs	r3, #0
}
 8004984:	4618      	mov	r0, r3
 8004986:	3710      	adds	r7, #16
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}
 800498c:	08017718 	.word	0x08017718
 8004990:	08017710 	.word	0x08017710
 8004994:	08017724 	.word	0x08017724

08004998 <_ZN10IridiumSBD21enableSuperCapChargerEb>:

void IridiumSBD::enableSuperCapCharger(bool enable)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b082      	sub	sp, #8
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
 80049a0:	460b      	mov	r3, r1
 80049a2:	70fb      	strb	r3, [r7, #3]
  if (useSerial) // Do nothing if we are using serial (the user will have to enable the charger manually)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d004      	beq.n	80049b8 <_ZN10IridiumSBD21enableSuperCapChargerEb+0x20>
  {
    diagprint(F("enableSuperCapCharger is only valid when using I2C on the Qwiic Iridium\r\n"));
 80049ae:	4918      	ldr	r1, [pc, #96]	; (8004a10 <_ZN10IridiumSBD21enableSuperCapChargerEb+0x78>)
 80049b0:	6878      	ldr	r0, [r7, #4]
 80049b2:	f000 fd2d 	bl	8005410 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 80049b6:	e028      	b.n	8004a0a <_ZN10IridiumSBD21enableSuperCapChargerEb+0x72>
  }

  // Enable/disable the supercapacitor charger by pulling its SHDN pin high/low
  check9603pins(); // Update IO_REGISTER
 80049b8:	6878      	ldr	r0, [r7, #4]
 80049ba:	f001 f80b 	bl	80059d4 <_ZN10IridiumSBD13check9603pinsEv>
  if (enable)
 80049be:	78fb      	ldrb	r3, [r7, #3]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d00b      	beq.n	80049dc <_ZN10IridiumSBD21enableSuperCapChargerEb+0x44>
  {
    IO_REGISTER |= IO_SHDN; // Set the SHDN bit
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	f893 20dc 	ldrb.w	r2, [r3, #220]	; 0xdc
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 80049d0:	4313      	orrs	r3, r2
 80049d2:	b2da      	uxtb	r2, r3
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 80049da:	e00f      	b.n	80049fc <_ZN10IridiumSBD21enableSuperCapChargerEb+0x64>
  }
  else
  {
    IO_REGISTER &= ~IO_SHDN; // Clear the SHDN bit
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 80049e2:	b25a      	sxtb	r2, r3
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 80049ea:	b25b      	sxtb	r3, r3
 80049ec:	43db      	mvns	r3, r3
 80049ee:	b25b      	sxtb	r3, r3
 80049f0:	4013      	ands	r3, r2
 80049f2:	b25b      	sxtb	r3, r3
 80049f4:	b2da      	uxtb	r2, r3
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  }
  set9603pins(IO_REGISTER); // Update the pins
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004a02:	4619      	mov	r1, r3
 8004a04:	6878      	ldr	r0, [r7, #4]
 8004a06:	f001 f820 	bl	8005a4a <_ZN10IridiumSBD11set9603pinsEh>
}
 8004a0a:	3708      	adds	r7, #8
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	bd80      	pop	{r7, pc}
 8004a10:	08017740 	.word	0x08017740

08004a14 <_ZN10IridiumSBD20checkSuperCapChargerEv>:

bool IridiumSBD::checkSuperCapCharger()
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b082      	sub	sp, #8
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  if (useSerial) // Do nothing if we are using serial (the user will have to check PGOOD manually)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d005      	beq.n	8004a32 <_ZN10IridiumSBD20checkSuperCapChargerEv+0x1e>
  {
    diagprint(F("checkSuperCapCharger is only valid when using I2C on the Qwiic Iridium\r\n"));
 8004a26:	4912      	ldr	r1, [pc, #72]	; (8004a70 <_ZN10IridiumSBD20checkSuperCapChargerEv+0x5c>)
 8004a28:	6878      	ldr	r0, [r7, #4]
 8004a2a:	f000 fcf1 	bl	8005410 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return(false);
 8004a2e:	2300      	movs	r3, #0
 8004a30:	e01a      	b.n	8004a68 <_ZN10IridiumSBD20checkSuperCapChargerEv+0x54>
  }

  // Check the status of the supercapacitor charger PGOOD pin
  check9603pins(); // Update IO_REGISTER
 8004a32:	6878      	ldr	r0, [r7, #4]
 8004a34:	f000 ffce 	bl	80059d4 <_ZN10IridiumSBD13check9603pinsEv>
  if (IO_REGISTER &= IO_PGOOD) // If the PGOOD bit is set, return true
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f893 20dc 	ldrb.w	r2, [r3, #220]	; 0xdc
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	f893 30e2 	ldrb.w	r3, [r3, #226]	; 0xe2
 8004a44:	4013      	ands	r3, r2
 8004a46:	b2da      	uxtb	r2, r3
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	bf14      	ite	ne
 8004a58:	2301      	movne	r3, #1
 8004a5a:	2300      	moveq	r3, #0
 8004a5c:	b2db      	uxtb	r3, r3
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d001      	beq.n	8004a66 <_ZN10IridiumSBD20checkSuperCapChargerEv+0x52>
  {
    return(true);
 8004a62:	2301      	movs	r3, #1
 8004a64:	e000      	b.n	8004a68 <_ZN10IridiumSBD20checkSuperCapChargerEv+0x54>
  }
  else
  {
    return(false);
 8004a66:	2300      	movs	r3, #0
  }
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	3708      	adds	r7, #8
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}
 8004a70:	0801778c 	.word	0x0801778c

08004a74 <_ZN10IridiumSBD16enable9603NpowerEb>:

void IridiumSBD::enable9603Npower(bool enable)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b082      	sub	sp, #8
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
 8004a7c:	460b      	mov	r3, r1
 8004a7e:	70fb      	strb	r3, [r7, #3]
  if (useSerial) // Do nothing if we are using serial (the user will have to enable the 9603N power manually)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d004      	beq.n	8004a94 <_ZN10IridiumSBD16enable9603NpowerEb+0x20>
  {
    diagprint(F("enable9603Npower is only valid when using I2C on the Qwiic Iridium\r\n"));
 8004a8a:	4918      	ldr	r1, [pc, #96]	; (8004aec <_ZN10IridiumSBD16enable9603NpowerEb+0x78>)
 8004a8c:	6878      	ldr	r0, [r7, #4]
 8004a8e:	f000 fcbf 	bl	8005410 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 8004a92:	e028      	b.n	8004ae6 <_ZN10IridiumSBD16enable9603NpowerEb+0x72>
  }

  // Enable/disable power to the 9603N by pulling PWR_EN high/low
  check9603pins(); // Update IO_REGISTER
 8004a94:	6878      	ldr	r0, [r7, #4]
 8004a96:	f000 ff9d 	bl	80059d4 <_ZN10IridiumSBD13check9603pinsEv>
  if (enable)
 8004a9a:	78fb      	ldrb	r3, [r7, #3]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d00b      	beq.n	8004ab8 <_ZN10IridiumSBD16enable9603NpowerEb+0x44>
  {
    IO_REGISTER |= IO_PWR_EN; // Set the PWR_EN bit
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	f893 20dc 	ldrb.w	r2, [r3, #220]	; 0xdc
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	f893 30de 	ldrb.w	r3, [r3, #222]	; 0xde
 8004aac:	4313      	orrs	r3, r2
 8004aae:	b2da      	uxtb	r2, r3
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 8004ab6:	e00f      	b.n	8004ad8 <_ZN10IridiumSBD16enable9603NpowerEb+0x64>
  }
  else
  {
    IO_REGISTER &= ~IO_PWR_EN; // Clear the PWR_EN bit
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004abe:	b25a      	sxtb	r2, r3
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	f893 30de 	ldrb.w	r3, [r3, #222]	; 0xde
 8004ac6:	b25b      	sxtb	r3, r3
 8004ac8:	43db      	mvns	r3, r3
 8004aca:	b25b      	sxtb	r3, r3
 8004acc:	4013      	ands	r3, r2
 8004ace:	b25b      	sxtb	r3, r3
 8004ad0:	b2da      	uxtb	r2, r3
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  }
  set9603pins(IO_REGISTER); // Update the pins
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004ade:	4619      	mov	r1, r3
 8004ae0:	6878      	ldr	r0, [r7, #4]
 8004ae2:	f000 ffb2 	bl	8005a4a <_ZN10IridiumSBD11set9603pinsEh>
}
 8004ae6:	3708      	adds	r7, #8
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bd80      	pop	{r7, pc}
 8004aec:	080177d8 	.word	0x080177d8

08004af0 <_ZN10IridiumSBD10enable9603Eb>:

void IridiumSBD::enable9603(bool enable)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b082      	sub	sp, #8
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
 8004af8:	460b      	mov	r3, r1
 8004afa:	70fb      	strb	r3, [r7, #3]
  if (useSerial) // Do nothing if we are using serial (the user will have to enable the 9603N manually)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d004      	beq.n	8004b10 <_ZN10IridiumSBD10enable9603Eb+0x20>
  {
    diagprint(F("enable9603 is only valid when using I2C on the Qwiic Iridium\r\n"));
 8004b06:	4918      	ldr	r1, [pc, #96]	; (8004b68 <_ZN10IridiumSBD10enable9603Eb+0x78>)
 8004b08:	6878      	ldr	r0, [r7, #4]
 8004b0a:	f000 fc81 	bl	8005410 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 8004b0e:	e028      	b.n	8004b62 <_ZN10IridiumSBD10enable9603Eb+0x72>
  }

  // Enable/disable the 9603 by pulling ON_OFF high/low
  check9603pins(); // Update IO_REGISTER
 8004b10:	6878      	ldr	r0, [r7, #4]
 8004b12:	f000 ff5f 	bl	80059d4 <_ZN10IridiumSBD13check9603pinsEv>
  if (enable)
 8004b16:	78fb      	ldrb	r3, [r7, #3]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d00b      	beq.n	8004b34 <_ZN10IridiumSBD10enable9603Eb+0x44>
  {
    IO_REGISTER |= IO_ON_OFF; // Set the ON_OFF bit
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	f893 20dc 	ldrb.w	r2, [r3, #220]	; 0xdc
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	f893 30df 	ldrb.w	r3, [r3, #223]	; 0xdf
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	b2da      	uxtb	r2, r3
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 8004b32:	e00f      	b.n	8004b54 <_ZN10IridiumSBD10enable9603Eb+0x64>
  }
  else
  {
    IO_REGISTER &= ~IO_ON_OFF; // Clear the ON_OFF bit
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004b3a:	b25a      	sxtb	r2, r3
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	f893 30df 	ldrb.w	r3, [r3, #223]	; 0xdf
 8004b42:	b25b      	sxtb	r3, r3
 8004b44:	43db      	mvns	r3, r3
 8004b46:	b25b      	sxtb	r3, r3
 8004b48:	4013      	ands	r3, r2
 8004b4a:	b25b      	sxtb	r3, r3
 8004b4c:	b2da      	uxtb	r2, r3
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  }
  set9603pins(IO_REGISTER); // Update the pins
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004b5a:	4619      	mov	r1, r3
 8004b5c:	6878      	ldr	r0, [r7, #4]
 8004b5e:	f000 ff74 	bl	8005a4a <_ZN10IridiumSBD11set9603pinsEh>
}
 8004b62:	3708      	adds	r7, #8
 8004b64:	46bd      	mov	sp, r7
 8004b66:	bd80      	pop	{r7, pc}
 8004b68:	08017820 	.word	0x08017820

08004b6c <_ZN10IridiumSBD18clearRingIndicatorEv>:
    return(false);
  }
}

void IridiumSBD::clearRingIndicator()
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b082      	sub	sp, #8
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
  if (useSerial) // Do nothing if we are using serial
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d004      	beq.n	8004b88 <_ZN10IridiumSBD18clearRingIndicatorEv+0x1c>
  {
    diagprint(F("clearRingIndicator is only valid when using I2C on the Qwiic Iridium\r\n"));
 8004b7e:	4913      	ldr	r1, [pc, #76]	; (8004bcc <_ZN10IridiumSBD18clearRingIndicatorEv+0x60>)
 8004b80:	6878      	ldr	r0, [r7, #4]
 8004b82:	f000 fc45 	bl	8005410 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 8004b86:	e01d      	b.n	8004bc4 <_ZN10IridiumSBD18clearRingIndicatorEv+0x58>
  }

  // Clear the 9603 RI flag
  check9603pins(); // Update IO_REGISTER
 8004b88:	6878      	ldr	r0, [r7, #4]
 8004b8a:	f000 ff23 	bl	80059d4 <_ZN10IridiumSBD13check9603pinsEv>
  IO_REGISTER &= ~IO_RI; // Clear the RI bit
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004b94:	b25a      	sxtb	r2, r3
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 8004b9c:	b25b      	sxtb	r3, r3
 8004b9e:	43db      	mvns	r3, r3
 8004ba0:	b25b      	sxtb	r3, r3
 8004ba2:	4013      	ands	r3, r2
 8004ba4:	b25b      	sxtb	r3, r3
 8004ba6:	b2da      	uxtb	r2, r3
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  set9603pins(IO_REGISTER); // Update the pins
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004bb4:	4619      	mov	r1, r3
 8004bb6:	6878      	ldr	r0, [r7, #4]
 8004bb8:	f000 ff47 	bl	8005a4a <_ZN10IridiumSBD11set9603pinsEh>
  this->ringAsserted = false; // Also clear the ringAsserted flag
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
}
 8004bc4:	3708      	adds	r7, #8
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}
 8004bca:	bf00      	nop
 8004bcc:	080178f0 	.word	0x080178f0

08004bd0 <_ZN10IridiumSBD11isConnectedEv>:

//Returns true if the I2C device is connected
//Always returns true for serial
//boolean IridiumSBD::isConnected() TODO
bool IridiumSBD::isConnected()
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b082      	sub	sp, #8
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
   if (this->useSerial) // If we are using Serial
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d001      	beq.n	8004be6 <_ZN10IridiumSBD11isConnectedEv+0x16>
   {
		return true;
 8004be2:	2301      	movs	r3, #1
 8004be4:	e013      	b.n	8004c0e <_ZN10IridiumSBD11isConnectedEv+0x3e>
   }
   else
   {
		wireport->beginTransmission((uint8_t)deviceaddress);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004bf0:	4619      	mov	r1, r3
 8004bf2:	4610      	mov	r0, r2
 8004bf4:	f001 fc62 	bl	80064bc <_ZN7TwoWire17beginTransmissionEh>
		return (wireport->endTransmission() == 0); // Check that the device ack's
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	f001 fca7 	bl	8006550 <_ZN7TwoWire15endTransmissionEv>
 8004c02:	4603      	mov	r3, r0
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	bf0c      	ite	eq
 8004c08:	2301      	moveq	r3, #1
 8004c0a:	2300      	movne	r3, #0
 8004c0c:	b2db      	uxtb	r3, r3
   }
}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	3708      	adds	r7, #8
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}
	...

08004c18 <_ZN10IridiumSBD13internalBeginEv>:
/*
Private interface
*/

int IridiumSBD::internalBegin()
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b090      	sub	sp, #64	; 0x40
 8004c1c:	af02      	add	r7, sp, #8
 8004c1e:	6078      	str	r0, [r7, #4]
   diagprint(F("Calling internalBegin\r\n"));
 8004c20:	49b1      	ldr	r1, [pc, #708]	; (8004ee8 <_ZN10IridiumSBD13internalBeginEv+0x2d0>)
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f000 fbf4 	bl	8005410 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

   if (!this->asleep)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8004c2e:	f083 0301 	eor.w	r3, r3, #1
 8004c32:	b2db      	uxtb	r3, r3
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d001      	beq.n	8004c3c <_ZN10IridiumSBD13internalBeginEv+0x24>
      return ISBD_ALREADY_AWAKE;
 8004c38:	2301      	movs	r3, #1
 8004c3a:	e150      	b.n	8004ede <_ZN10IridiumSBD13internalBeginEv+0x2c6>

   if (!this->useSerial) // If we are using I2C
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c42:	f083 0301 	eor.w	r3, r3, #1
 8004c46:	b2db      	uxtb	r3, r3
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d005      	beq.n	8004c58 <_ZN10IridiumSBD13internalBeginEv+0x40>
   {
      check9603pins(); // Update IO_REGISTER with the status of the 9603 pins
 8004c4c:	6878      	ldr	r0, [r7, #4]
 8004c4e:	f000 fec1 	bl	80059d4 <_ZN10IridiumSBD13check9603pinsEv>
      check9603data(); // Get any waiting 9603 serial data
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f000 fde6 	bl	8005824 <_ZN10IridiumSBD13check9603dataEv>
   }

   power(true); // power on
 8004c58:	2101      	movs	r1, #1
 8004c5a:	6878      	ldr	r0, [r7, #4]
 8004c5c:	f000 fa70 	bl	8005140 <_ZN10IridiumSBD5powerEb>

   bool modemAlive = false;
 8004c60:	2300      	movs	r3, #0
 8004c62:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

   unsigned long startupTime = 500; //ms
 8004c66:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8004c6a:	62fb      	str	r3, [r7, #44]	; 0x2c
   for (unsigned long start = millis(); millis() - start < startupTime;)
 8004c6c:	f003 f90e 	bl	8007e8c <HAL_GetTick>
 8004c70:	62b8      	str	r0, [r7, #40]	; 0x28
 8004c72:	f003 f90b 	bl	8007e8c <HAL_GetTick>
 8004c76:	4602      	mov	r2, r0
 8004c78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c7a:	1ad3      	subs	r3, r2, r3
 8004c7c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	bf8c      	ite	hi
 8004c82:	2301      	movhi	r3, #1
 8004c84:	2300      	movls	r3, #0
 8004c86:	b2db      	uxtb	r3, r3
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d007      	beq.n	8004c9c <_ZN10IridiumSBD13internalBeginEv+0x84>
      if (cancelled())
 8004c8c:	6878      	ldr	r0, [r7, #4]
 8004c8e:	f000 fa25 	bl	80050dc <_ZN10IridiumSBD9cancelledEv>
 8004c92:	4603      	mov	r3, r0
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d0ec      	beq.n	8004c72 <_ZN10IridiumSBD13internalBeginEv+0x5a>
         return ISBD_CANCELLED;
 8004c98:	2304      	movs	r3, #4
 8004c9a:	e120      	b.n	8004ede <_ZN10IridiumSBD13internalBeginEv+0x2c6>

   if (this->useSerial) // If we are using Serial
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d002      	beq.n	8004cac <_ZN10IridiumSBD13internalBeginEv+0x94>
      beginSerialPort(); // Apollo3 v2.1 Serial fix - begin the Serial port 500ms after power(true)
 8004ca6:	6878      	ldr	r0, [r7, #4]
 8004ca8:	f000 faee 	bl	8005288 <_ZN10IridiumSBD15beginSerialPortEv>

   // Turn on modem and wait for a response from "AT" command to begin
   for (unsigned long start = millis(); !modemAlive && millis() - start < 1000UL * this->startupTimeout;)
 8004cac:	f003 f8ee 	bl	8007e8c <HAL_GetTick>
 8004cb0:	6278      	str	r0, [r7, #36]	; 0x24
 8004cb2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004cb6:	f083 0301 	eor.w	r3, r3, #1
 8004cba:	b2db      	uxtb	r3, r3
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d010      	beq.n	8004ce2 <_ZN10IridiumSBD13internalBeginEv+0xca>
 8004cc0:	f003 f8e4 	bl	8007e8c <HAL_GetTick>
 8004cc4:	4602      	mov	r2, r0
 8004cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cc8:	1ad2      	subs	r2, r2, r3
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004cd0:	4619      	mov	r1, r3
 8004cd2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004cd6:	fb03 f301 	mul.w	r3, r3, r1
 8004cda:	429a      	cmp	r2, r3
 8004cdc:	d201      	bcs.n	8004ce2 <_ZN10IridiumSBD13internalBeginEv+0xca>
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e000      	b.n	8004ce4 <_ZN10IridiumSBD13internalBeginEv+0xcc>
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d018      	beq.n	8004d1a <_ZN10IridiumSBD13internalBeginEv+0x102>
   {
      send(F("AT\r"));
 8004ce8:	2301      	movs	r3, #1
 8004cea:	2201      	movs	r2, #1
 8004cec:	497f      	ldr	r1, [pc, #508]	; (8004eec <_ZN10IridiumSBD13internalBeginEv+0x2d4>)
 8004cee:	6878      	ldr	r0, [r7, #4]
 8004cf0:	f000 fae6 	bl	80052c0 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
      modemAlive = waitForATResponse();
 8004cf4:	4b7e      	ldr	r3, [pc, #504]	; (8004ef0 <_ZN10IridiumSBD13internalBeginEv+0x2d8>)
 8004cf6:	9300      	str	r3, [sp, #0]
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	2100      	movs	r1, #0
 8004cfe:	6878      	ldr	r0, [r7, #4]
 8004d00:	f000 f926 	bl	8004f50 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8004d04:	4603      	mov	r3, r0
 8004d06:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
      if (cancelled())
 8004d0a:	6878      	ldr	r0, [r7, #4]
 8004d0c:	f000 f9e6 	bl	80050dc <_ZN10IridiumSBD9cancelledEv>
 8004d10:	4603      	mov	r3, r0
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d0cd      	beq.n	8004cb2 <_ZN10IridiumSBD13internalBeginEv+0x9a>
         return ISBD_CANCELLED;
 8004d16:	2304      	movs	r3, #4
 8004d18:	e0e1      	b.n	8004ede <_ZN10IridiumSBD13internalBeginEv+0x2c6>
   }

   if (!modemAlive)
 8004d1a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004d1e:	f083 0301 	eor.w	r3, r3, #1
 8004d22:	b2db      	uxtb	r3, r3
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d005      	beq.n	8004d34 <_ZN10IridiumSBD13internalBeginEv+0x11c>
   {
      diagprint(F("No modem detected.\r\n"));
 8004d28:	4972      	ldr	r1, [pc, #456]	; (8004ef4 <_ZN10IridiumSBD13internalBeginEv+0x2dc>)
 8004d2a:	6878      	ldr	r0, [r7, #4]
 8004d2c:	f000 fb70 	bl	8005410 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      return ISBD_NO_MODEM_DETECTED;
 8004d30:	2305      	movs	r3, #5
 8004d32:	e0d4      	b.n	8004ede <_ZN10IridiumSBD13internalBeginEv+0x2c6>
   }

   // The usual initialization sequence
   const char *strings[3] = { "ATE1\r", "AT&D0\r", "AT&K0\r" };
 8004d34:	4a70      	ldr	r2, [pc, #448]	; (8004ef8 <_ZN10IridiumSBD13internalBeginEv+0x2e0>)
 8004d36:	f107 0310 	add.w	r3, r7, #16
 8004d3a:	ca07      	ldmia	r2, {r0, r1, r2}
 8004d3c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
   for (int i=0; i<3; ++i)
 8004d40:	2300      	movs	r3, #0
 8004d42:	633b      	str	r3, [r7, #48]	; 0x30
 8004d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d46:	2b02      	cmp	r3, #2
 8004d48:	dc26      	bgt.n	8004d98 <_ZN10IridiumSBD13internalBeginEv+0x180>
   {
      send(strings[i]);
 8004d4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d4c:	009b      	lsls	r3, r3, #2
 8004d4e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004d52:	4413      	add	r3, r2
 8004d54:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8004d58:	4619      	mov	r1, r3
 8004d5a:	6878      	ldr	r0, [r7, #4]
 8004d5c:	f000 fb0a 	bl	8005374 <_ZN10IridiumSBD4sendEPKc>
      if (!waitForATResponse())
 8004d60:	4b63      	ldr	r3, [pc, #396]	; (8004ef0 <_ZN10IridiumSBD13internalBeginEv+0x2d8>)
 8004d62:	9300      	str	r3, [sp, #0]
 8004d64:	2300      	movs	r3, #0
 8004d66:	2200      	movs	r2, #0
 8004d68:	2100      	movs	r1, #0
 8004d6a:	6878      	ldr	r0, [r7, #4]
 8004d6c:	f000 f8f0 	bl	8004f50 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8004d70:	4603      	mov	r3, r0
 8004d72:	f083 0301 	eor.w	r3, r3, #1
 8004d76:	b2db      	uxtb	r3, r3
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d009      	beq.n	8004d90 <_ZN10IridiumSBD13internalBeginEv+0x178>
         return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 8004d7c:	6878      	ldr	r0, [r7, #4]
 8004d7e:	f000 f9ad 	bl	80050dc <_ZN10IridiumSBD9cancelledEv>
 8004d82:	4603      	mov	r3, r0
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d001      	beq.n	8004d8c <_ZN10IridiumSBD13internalBeginEv+0x174>
 8004d88:	2304      	movs	r3, #4
 8004d8a:	e0a8      	b.n	8004ede <_ZN10IridiumSBD13internalBeginEv+0x2c6>
 8004d8c:	2303      	movs	r3, #3
 8004d8e:	e0a6      	b.n	8004ede <_ZN10IridiumSBD13internalBeginEv+0x2c6>
   for (int i=0; i<3; ++i)
 8004d90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d92:	3301      	adds	r3, #1
 8004d94:	633b      	str	r3, [r7, #48]	; 0x30
 8004d96:	e7d5      	b.n	8004d44 <_ZN10IridiumSBD13internalBeginEv+0x12c>
   }

   // Enable or disable RING alerts as requested by user
   // By default they are on if a RING pin was supplied on constructor
   diagprint(F("Ring alerts are")); diagprint(ringAlertsEnabled ? F("") : F(" NOT")); diagprint(F(" enabled.\r\n"));
 8004d98:	4958      	ldr	r1, [pc, #352]	; (8004efc <_ZN10IridiumSBD13internalBeginEv+0x2e4>)
 8004d9a:	6878      	ldr	r0, [r7, #4]
 8004d9c:	f000 fb38 	bl	8005410 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d001      	beq.n	8004dae <_ZN10IridiumSBD13internalBeginEv+0x196>
 8004daa:	4b55      	ldr	r3, [pc, #340]	; (8004f00 <_ZN10IridiumSBD13internalBeginEv+0x2e8>)
 8004dac:	e000      	b.n	8004db0 <_ZN10IridiumSBD13internalBeginEv+0x198>
 8004dae:	4b55      	ldr	r3, [pc, #340]	; (8004f04 <_ZN10IridiumSBD13internalBeginEv+0x2ec>)
 8004db0:	4619      	mov	r1, r3
 8004db2:	6878      	ldr	r0, [r7, #4]
 8004db4:	f000 fb2c 	bl	8005410 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 8004db8:	4953      	ldr	r1, [pc, #332]	; (8004f08 <_ZN10IridiumSBD13internalBeginEv+0x2f0>)
 8004dba:	6878      	ldr	r0, [r7, #4]
 8004dbc:	f000 fb28 	bl	8005410 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

   if (ringAlertsEnabled) enableRingAlerts(true); // This will clear ringAsserted and the Ring Indicator flag
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d004      	beq.n	8004dd4 <_ZN10IridiumSBD13internalBeginEv+0x1bc>
 8004dca:	2101      	movs	r1, #1
 8004dcc:	6878      	ldr	r0, [r7, #4]
 8004dce:	f7ff fcfe 	bl	80047ce <_ZN10IridiumSBD16enableRingAlertsEb>
 8004dd2:	e00a      	b.n	8004dea <_ZN10IridiumSBD13internalBeginEv+0x1d2>
   else {
	   if (!this->useSerial) clearRingIndicator(); // If ring alerts are not enabled and using I2C, make sure the Ring Indicator flag is clear
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004dda:	f083 0301 	eor.w	r3, r3, #1
 8004dde:	b2db      	uxtb	r3, r3
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d002      	beq.n	8004dea <_ZN10IridiumSBD13internalBeginEv+0x1d2>
 8004de4:	6878      	ldr	r0, [r7, #4]
 8004de6:	f7ff fec1 	bl	8004b6c <_ZN10IridiumSBD18clearRingIndicatorEv>
   }

   send(ringAlertsEnabled ? F("AT+SBDMTA=1\r") : F("AT+SBDMTA=0\r"));
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d001      	beq.n	8004df8 <_ZN10IridiumSBD13internalBeginEv+0x1e0>
 8004df4:	4945      	ldr	r1, [pc, #276]	; (8004f0c <_ZN10IridiumSBD13internalBeginEv+0x2f4>)
 8004df6:	e000      	b.n	8004dfa <_ZN10IridiumSBD13internalBeginEv+0x1e2>
 8004df8:	4945      	ldr	r1, [pc, #276]	; (8004f10 <_ZN10IridiumSBD13internalBeginEv+0x2f8>)
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	2201      	movs	r2, #1
 8004dfe:	6878      	ldr	r0, [r7, #4]
 8004e00:	f000 fa5e 	bl	80052c0 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
   if (!waitForATResponse())
 8004e04:	4b3a      	ldr	r3, [pc, #232]	; (8004ef0 <_ZN10IridiumSBD13internalBeginEv+0x2d8>)
 8004e06:	9300      	str	r3, [sp, #0]
 8004e08:	2300      	movs	r3, #0
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	2100      	movs	r1, #0
 8004e0e:	6878      	ldr	r0, [r7, #4]
 8004e10:	f000 f89e 	bl	8004f50 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8004e14:	4603      	mov	r3, r0
 8004e16:	f083 0301 	eor.w	r3, r3, #1
 8004e1a:	b2db      	uxtb	r3, r3
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d009      	beq.n	8004e34 <_ZN10IridiumSBD13internalBeginEv+0x21c>
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 8004e20:	6878      	ldr	r0, [r7, #4]
 8004e22:	f000 f95b 	bl	80050dc <_ZN10IridiumSBD9cancelledEv>
 8004e26:	4603      	mov	r3, r0
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d001      	beq.n	8004e30 <_ZN10IridiumSBD13internalBeginEv+0x218>
 8004e2c:	2304      	movs	r3, #4
 8004e2e:	e056      	b.n	8004ede <_ZN10IridiumSBD13internalBeginEv+0x2c6>
 8004e30:	2303      	movs	r3, #3
 8004e32:	e054      	b.n	8004ede <_ZN10IridiumSBD13internalBeginEv+0x2c6>

   // Decide whether the internal MSSTM workaround should be enforced on TX/RX
   // By default it is unless the firmware rev is >= TA13001
   char version[8];
   int ret = getFirmwareVersion(version, sizeof(version));
 8004e34:	f107 0308 	add.w	r3, r7, #8
 8004e38:	2208      	movs	r2, #8
 8004e3a:	4619      	mov	r1, r3
 8004e3c:	6878      	ldr	r0, [r7, #4]
 8004e3e:	f7ff fd77 	bl	8004930 <_ZN10IridiumSBD18getFirmwareVersionEPcj>
 8004e42:	6238      	str	r0, [r7, #32]
   if (ret != ISBD_SUCCESS)
 8004e44:	6a3b      	ldr	r3, [r7, #32]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d008      	beq.n	8004e5c <_ZN10IridiumSBD13internalBeginEv+0x244>
   {
      diagprint(F("Unknown FW version\r\n"));
 8004e4a:	4932      	ldr	r1, [pc, #200]	; (8004f14 <_ZN10IridiumSBD13internalBeginEv+0x2fc>)
 8004e4c:	6878      	ldr	r0, [r7, #4]
 8004e4e:	f000 fadf 	bl	8005410 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      msstmWorkaroundRequested = true;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2201      	movs	r2, #1
 8004e56:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
 8004e5a:	e027      	b.n	8004eac <_ZN10IridiumSBD13internalBeginEv+0x294>
   }
   else
   {
      diagprint(F("Firmware version is ")); diagprint(version); diagprint(F("\r\n"));
 8004e5c:	492e      	ldr	r1, [pc, #184]	; (8004f18 <_ZN10IridiumSBD13internalBeginEv+0x300>)
 8004e5e:	6878      	ldr	r0, [r7, #4]
 8004e60:	f000 fad6 	bl	8005410 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 8004e64:	f107 0308 	add.w	r3, r7, #8
 8004e68:	4619      	mov	r1, r3
 8004e6a:	6878      	ldr	r0, [r7, #4]
 8004e6c:	f000 faf6 	bl	800545c <_ZN10IridiumSBD9diagprintEPKc>
 8004e70:	492a      	ldr	r1, [pc, #168]	; (8004f1c <_ZN10IridiumSBD13internalBeginEv+0x304>)
 8004e72:	6878      	ldr	r0, [r7, #4]
 8004e74:	f000 facc 	bl	8005410 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      if (version[0] == 'T' && version[1] == 'A')
 8004e78:	7a3b      	ldrb	r3, [r7, #8]
 8004e7a:	2b54      	cmp	r3, #84	; 0x54
 8004e7c:	d116      	bne.n	8004eac <_ZN10IridiumSBD13internalBeginEv+0x294>
 8004e7e:	7a7b      	ldrb	r3, [r7, #9]
 8004e80:	2b41      	cmp	r3, #65	; 0x41
 8004e82:	d113      	bne.n	8004eac <_ZN10IridiumSBD13internalBeginEv+0x294>
      {
         unsigned long ver = strtoul(version + 2, NULL, 10);
 8004e84:	f107 0308 	add.w	r3, r7, #8
 8004e88:	3302      	adds	r3, #2
 8004e8a:	220a      	movs	r2, #10
 8004e8c:	2100      	movs	r1, #0
 8004e8e:	4618      	mov	r0, r3
 8004e90:	f00e fafe 	bl	8013490 <strtoul>
 8004e94:	61f8      	str	r0, [r7, #28]
         msstmWorkaroundRequested = ver < ISBD_MSSTM_WORKAROUND_FW_VER;
 8004e96:	69fb      	ldr	r3, [r7, #28]
 8004e98:	f243 22c8 	movw	r2, #13000	; 0x32c8
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	bf94      	ite	ls
 8004ea0:	2301      	movls	r3, #1
 8004ea2:	2300      	movhi	r3, #0
 8004ea4:	b2da      	uxtb	r2, r3
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
      }
   }
   diagprint(F("MSSTM workaround is")); diagprint(msstmWorkaroundRequested ? F("") : F(" NOT")); diagprint(F(" enforced.\r\n"));
 8004eac:	491c      	ldr	r1, [pc, #112]	; (8004f20 <_ZN10IridiumSBD13internalBeginEv+0x308>)
 8004eae:	6878      	ldr	r0, [r7, #4]
 8004eb0:	f000 faae 	bl	8005410 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d001      	beq.n	8004ec2 <_ZN10IridiumSBD13internalBeginEv+0x2aa>
 8004ebe:	4b10      	ldr	r3, [pc, #64]	; (8004f00 <_ZN10IridiumSBD13internalBeginEv+0x2e8>)
 8004ec0:	e000      	b.n	8004ec4 <_ZN10IridiumSBD13internalBeginEv+0x2ac>
 8004ec2:	4b10      	ldr	r3, [pc, #64]	; (8004f04 <_ZN10IridiumSBD13internalBeginEv+0x2ec>)
 8004ec4:	4619      	mov	r1, r3
 8004ec6:	6878      	ldr	r0, [r7, #4]
 8004ec8:	f000 faa2 	bl	8005410 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 8004ecc:	4915      	ldr	r1, [pc, #84]	; (8004f24 <_ZN10IridiumSBD13internalBeginEv+0x30c>)
 8004ece:	6878      	ldr	r0, [r7, #4]
 8004ed0:	f000 fa9e 	bl	8005410 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

   // Done!
   diagprint(F("InternalBegin: success!\r\n"));
 8004ed4:	4914      	ldr	r1, [pc, #80]	; (8004f28 <_ZN10IridiumSBD13internalBeginEv+0x310>)
 8004ed6:	6878      	ldr	r0, [r7, #4]
 8004ed8:	f000 fa9a 	bl	8005410 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   return ISBD_SUCCESS;
 8004edc:	2300      	movs	r3, #0
}
 8004ede:	4618      	mov	r0, r3
 8004ee0:	3738      	adds	r7, #56	; 0x38
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bd80      	pop	{r7, pc}
 8004ee6:	bf00      	nop
 8004ee8:	08017a10 	.word	0x08017a10
 8004eec:	08017a28 	.word	0x08017a28
 8004ef0:	08017710 	.word	0x08017710
 8004ef4:	08017a2c 	.word	0x08017a2c
 8004ef8:	08017b00 	.word	0x08017b00
 8004efc:	08017a44 	.word	0x08017a44
 8004f00:	08017a54 	.word	0x08017a54
 8004f04:	08017a58 	.word	0x08017a58
 8004f08:	08017a60 	.word	0x08017a60
 8004f0c:	08017a6c 	.word	0x08017a6c
 8004f10:	08017a7c 	.word	0x08017a7c
 8004f14:	08017a8c 	.word	0x08017a8c
 8004f18:	08017aa4 	.word	0x08017aa4
 8004f1c:	08017abc 	.word	0x08017abc
 8004f20:	08017ac0 	.word	0x08017ac0
 8004f24:	08017ad4 	.word	0x08017ad4
 8004f28:	08017ae4 	.word	0x08017ae4

08004f2c <_ZN10IridiumSBD13internalSleepEv>:
   okToProceed = isxdigit(msstmResponseBuf[0]);
   return ISBD_SUCCESS;
}

int IridiumSBD::internalSleep()
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b083      	sub	sp, #12
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
   if (this->asleep)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d001      	beq.n	8004f42 <_ZN10IridiumSBD13internalSleepEv+0x16>
      return ISBD_IS_ASLEEP;
 8004f3e:	230a      	movs	r3, #10
 8004f40:	e000      	b.n	8004f44 <_ZN10IridiumSBD13internalSleepEv+0x18>

   if (!waitForATResponse())
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
#endif

   return ISBD_SUCCESS;
 8004f42:	2300      	movs	r3, #0
}
 8004f44:	4618      	mov	r0, r3
 8004f46:	370c      	adds	r7, #12
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4e:	4770      	bx	lr

08004f50 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>:

// Wait for response from previous AT command.  This process terminates when "terminator" string is seen or upon timeout.
// If "prompt" string is provided (example "+CSQ:"), then all characters following prompt up to the next CRLF are
// stored in response buffer for later parsing by caller.
bool IridiumSBD::waitForATResponse(char *response, int responseSize, const char *prompt, const char *terminator)
{
 8004f50:	b590      	push	{r4, r7, lr}
 8004f52:	b08b      	sub	sp, #44	; 0x2c
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	60f8      	str	r0, [r7, #12]
 8004f58:	60b9      	str	r1, [r7, #8]
 8004f5a:	607a      	str	r2, [r7, #4]
 8004f5c:	603b      	str	r3, [r7, #0]
   diagprint(F("Waiting for response "));
 8004f5e:	495d      	ldr	r1, [pc, #372]	; (80050d4 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x184>)
 8004f60:	68f8      	ldr	r0, [r7, #12]
 8004f62:	f000 fa55 	bl	8005410 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   diagprint(terminator);
 8004f66:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004f68:	68f8      	ldr	r0, [r7, #12]
 8004f6a:	f000 fa77 	bl	800545c <_ZN10IridiumSBD9diagprintEPKc>
   HAL_UART_Transmit(&(this->uart),(uint8_t*) terminator, strlen(terminator), HAL_MAX_DELAY); //TODO doesn't print otherwise
 8004f6e:	68fc      	ldr	r4, [r7, #12]
 8004f70:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004f72:	f7fb f947 	bl	8000204 <strlen>
 8004f76:	4603      	mov	r3, r0
 8004f78:	b29a      	uxth	r2, r3
 8004f7a:	f04f 33ff 	mov.w	r3, #4294967295
 8004f7e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004f80:	4620      	mov	r0, r4
 8004f82:	f007 fe44 	bl	800cc0e <HAL_UART_Transmit>
   diagprint(F("\r\n"));
 8004f86:	4954      	ldr	r1, [pc, #336]	; (80050d8 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x188>)
 8004f88:	68f8      	ldr	r0, [r7, #12]
 8004f8a:	f000 fa41 	bl	8005410 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

   if (response)
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d005      	beq.n	8004fa0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x50>
      memset(response, 0, responseSize);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	461a      	mov	r2, r3
 8004f98:	2100      	movs	r1, #0
 8004f9a:	68b8      	ldr	r0, [r7, #8]
 8004f9c:	f00b ff9e 	bl	8010edc <memset>

   int matchPromptPos = 0; // Matches chars in prompt
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	627b      	str	r3, [r7, #36]	; 0x24
   int matchTerminatorPos = 0; // Matches chars in terminator
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	623b      	str	r3, [r7, #32]
   enum {LOOKING_FOR_PROMPT, GATHERING_RESPONSE, LOOKING_FOR_TERMINATOR};
   int promptState = prompt ? LOOKING_FOR_PROMPT : LOOKING_FOR_TERMINATOR;
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d001      	beq.n	8004fb2 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x62>
 8004fae:	2300      	movs	r3, #0
 8004fb0:	e000      	b.n	8004fb4 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x64>
 8004fb2:	2302      	movs	r3, #2
 8004fb4:	61fb      	str	r3, [r7, #28]
   //consoleprint(F("<< ")); //TODO If we comment out this it looks cleaner in the serial
   for (unsigned long start=millis(); millis() - start < 1000UL * atTimeout;)
 8004fb6:	f002 ff69 	bl	8007e8c <HAL_GetTick>
 8004fba:	61b8      	str	r0, [r7, #24]
 8004fbc:	f002 ff66 	bl	8007e8c <HAL_GetTick>
 8004fc0:	4602      	mov	r2, r0
 8004fc2:	69bb      	ldr	r3, [r7, #24]
 8004fc4:	1ad2      	subs	r2, r2, r3
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004fcc:	4619      	mov	r1, r3
 8004fce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004fd2:	fb03 f301 	mul.w	r3, r3, r1
 8004fd6:	429a      	cmp	r2, r3
 8004fd8:	bf34      	ite	cc
 8004fda:	2301      	movcc	r3, #1
 8004fdc:	2300      	movcs	r3, #0
 8004fde:	b2db      	uxtb	r3, r3
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d072      	beq.n	80050ca <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x17a>
   {
      if (cancelled())
 8004fe4:	68f8      	ldr	r0, [r7, #12]
 8004fe6:	f000 f879 	bl	80050dc <_ZN10IridiumSBD9cancelledEv>
 8004fea:	4603      	mov	r3, r0
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d001      	beq.n	8004ff4 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xa4>
         return false;
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	e06b      	b.n	80050cc <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x17c>

      while (filteredavailable() > 0)
 8004ff4:	68f8      	ldr	r0, [r7, #12]
 8004ff6:	f000 fbb3 	bl	8005760 <_ZN10IridiumSBD17filteredavailableEv>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	bfcc      	ite	gt
 8005000:	2301      	movgt	r3, #1
 8005002:	2300      	movle	r3, #0
 8005004:	b2db      	uxtb	r3, r3
 8005006:	2b00      	cmp	r3, #0
 8005008:	d0d8      	beq.n	8004fbc <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x6c>
      {
         char c = filteredread();
 800500a:	68f8      	ldr	r0, [r7, #12]
 800500c:	f000 fbc4 	bl	8005798 <_ZN10IridiumSBD12filteredreadEv>
 8005010:	4603      	mov	r3, r0
 8005012:	75fb      	strb	r3, [r7, #23]
         if (prompt)
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d03b      	beq.n	8005092 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x142>
         {
            switch (promptState)
 800501a:	69fb      	ldr	r3, [r7, #28]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d003      	beq.n	8005028 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xd8>
 8005020:	69fb      	ldr	r3, [r7, #28]
 8005022:	2b01      	cmp	r3, #1
 8005024:	d01d      	beq.n	8005062 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x112>
 8005026:	e034      	b.n	8005092 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x142>
            {
            case LOOKING_FOR_PROMPT:
               if (c == prompt[matchPromptPos])
 8005028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800502a:	683a      	ldr	r2, [r7, #0]
 800502c:	4413      	add	r3, r2
 800502e:	781b      	ldrb	r3, [r3, #0]
 8005030:	7dfa      	ldrb	r2, [r7, #23]
 8005032:	429a      	cmp	r2, r3
 8005034:	d10b      	bne.n	800504e <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xfe>
               {
                  ++matchPromptPos;
 8005036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005038:	3301      	adds	r3, #1
 800503a:	627b      	str	r3, [r7, #36]	; 0x24
                  if (prompt[matchPromptPos] == '\0')
 800503c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800503e:	683a      	ldr	r2, [r7, #0]
 8005040:	4413      	add	r3, r2
 8005042:	781b      	ldrb	r3, [r3, #0]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d121      	bne.n	800508c <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x13c>
                     promptState = GATHERING_RESPONSE;
 8005048:	2301      	movs	r3, #1
 800504a:	61fb      	str	r3, [r7, #28]
               else
               {
                  matchPromptPos = c == prompt[0] ? 1 : 0;
               }

               break;
 800504c:	e01e      	b.n	800508c <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x13c>
                  matchPromptPos = c == prompt[0] ? 1 : 0;
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	781b      	ldrb	r3, [r3, #0]
 8005052:	7dfa      	ldrb	r2, [r7, #23]
 8005054:	429a      	cmp	r2, r3
 8005056:	d101      	bne.n	800505c <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x10c>
 8005058:	2301      	movs	r3, #1
 800505a:	e000      	b.n	800505e <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x10e>
 800505c:	2300      	movs	r3, #0
 800505e:	627b      	str	r3, [r7, #36]	; 0x24
               break;
 8005060:	e014      	b.n	800508c <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x13c>
            case GATHERING_RESPONSE: // gathering response from end of prompt to first \r
               if (response)
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d013      	beq.n	8005090 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x140>
               {
                  if (c == '\r' || responseSize < 2)
 8005068:	7dfb      	ldrb	r3, [r7, #23]
 800506a:	2b0d      	cmp	r3, #13
 800506c:	d002      	beq.n	8005074 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x124>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2b01      	cmp	r3, #1
 8005072:	dc02      	bgt.n	800507a <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x12a>
                  {
                     promptState = LOOKING_FOR_TERMINATOR;
 8005074:	2302      	movs	r3, #2
 8005076:	61fb      	str	r3, [r7, #28]
                  {
                     *response++ = c;
                     responseSize--;
                  }
               }
               break;
 8005078:	e00a      	b.n	8005090 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x140>
                     *response++ = c;
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	1c5a      	adds	r2, r3, #1
 800507e:	60ba      	str	r2, [r7, #8]
 8005080:	7dfa      	ldrb	r2, [r7, #23]
 8005082:	701a      	strb	r2, [r3, #0]
                     responseSize--;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	3b01      	subs	r3, #1
 8005088:	607b      	str	r3, [r7, #4]
               break;
 800508a:	e001      	b.n	8005090 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x140>
               break;
 800508c:	bf00      	nop
 800508e:	e000      	b.n	8005092 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x142>
               break;
 8005090:	bf00      	nop
            }
         }

         if (c == terminator[matchTerminatorPos])
 8005092:	6a3b      	ldr	r3, [r7, #32]
 8005094:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005096:	4413      	add	r3, r2
 8005098:	781b      	ldrb	r3, [r3, #0]
 800509a:	7dfa      	ldrb	r2, [r7, #23]
 800509c:	429a      	cmp	r2, r3
 800509e:	d10a      	bne.n	80050b6 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x166>
         {
            ++matchTerminatorPos;
 80050a0:	6a3b      	ldr	r3, [r7, #32]
 80050a2:	3301      	adds	r3, #1
 80050a4:	623b      	str	r3, [r7, #32]
            if (terminator[matchTerminatorPos] == '\0')
 80050a6:	6a3b      	ldr	r3, [r7, #32]
 80050a8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80050aa:	4413      	add	r3, r2
 80050ac:	781b      	ldrb	r3, [r3, #0]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d1a0      	bne.n	8004ff4 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xa4>
               return true;
 80050b2:	2301      	movs	r3, #1
 80050b4:	e00a      	b.n	80050cc <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x17c>
         }
         else
         {
            matchTerminatorPos = c == terminator[0] ? 1 : 0;
 80050b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050b8:	781b      	ldrb	r3, [r3, #0]
 80050ba:	7dfa      	ldrb	r2, [r7, #23]
 80050bc:	429a      	cmp	r2, r3
 80050be:	d101      	bne.n	80050c4 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x174>
 80050c0:	2301      	movs	r3, #1
 80050c2:	e000      	b.n	80050c6 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x176>
 80050c4:	2300      	movs	r3, #0
 80050c6:	623b      	str	r3, [r7, #32]
      while (filteredavailable() > 0)
 80050c8:	e794      	b.n	8004ff4 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xa4>
         }
      } // while (filteredavailable() > 0)
   } // timer loop
   return false;
 80050ca:	2300      	movs	r3, #0
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	372c      	adds	r7, #44	; 0x2c
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bd90      	pop	{r4, r7, pc}
 80050d4:	08017c44 	.word	0x08017c44
 80050d8:	08017abc 	.word	0x08017abc

080050dc <_ZN10IridiumSBD9cancelledEv>:

bool IridiumSBD::cancelled()
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b082      	sub	sp, #8
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
   if (this->useSerial)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d019      	beq.n	8005122 <_ZN10IridiumSBD9cancelledEv+0x46>
   {
	   //TODO For some reason when using digitalRead here it didn't work so simply replaced with HAL function
	   //if ((ringPin != -1) && digitalRead(ringPin) == LOW)
	     if ((ringPin != -1) && HAL_GPIO_ReadPin(ringPin_GPIO_Port,ringPin_Pin) == LOW)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80050f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050f8:	d008      	beq.n	800510c <_ZN10IridiumSBD9cancelledEv+0x30>
 80050fa:	2110      	movs	r1, #16
 80050fc:	480e      	ldr	r0, [pc, #56]	; (8005138 <_ZN10IridiumSBD9cancelledEv+0x5c>)
 80050fe:	f003 fc27 	bl	8008950 <HAL_GPIO_ReadPin>
 8005102:	4603      	mov	r3, r0
 8005104:	2b00      	cmp	r3, #0
 8005106:	d101      	bne.n	800510c <_ZN10IridiumSBD9cancelledEv+0x30>
 8005108:	2301      	movs	r3, #1
 800510a:	e000      	b.n	800510e <_ZN10IridiumSBD9cancelledEv+0x32>
 800510c:	2300      	movs	r3, #0
 800510e:	2b00      	cmp	r3, #0
 8005110:	d007      	beq.n	8005122 <_ZN10IridiumSBD9cancelledEv+0x46>
	  {
         ringAsserted = true;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2201      	movs	r2, #1
 8005116:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
		 diagprint(F("ringPin seen!\r\n"));
 800511a:	4908      	ldr	r1, [pc, #32]	; (800513c <_ZN10IridiumSBD9cancelledEv+0x60>)
 800511c:	6878      	ldr	r0, [r7, #4]
 800511e:	f000 f977 	bl	8005410 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
	  }
   }

   return !ISBDCallback();
 8005122:	f7ff fad1 	bl	80046c8 <_Z12ISBDCallbackv>
 8005126:	4603      	mov	r3, r0
 8005128:	f083 0301 	eor.w	r3, r3, #1
 800512c:	b2db      	uxtb	r3, r3
}
 800512e:	4618      	mov	r0, r3
 8005130:	3708      	adds	r7, #8
 8005132:	46bd      	mov	sp, r7
 8005134:	bd80      	pop	{r7, pc}
 8005136:	bf00      	nop
 8005138:	40020800 	.word	0x40020800
 800513c:	08017c5c 	.word	0x08017c5c

08005140 <_ZN10IridiumSBD5powerEb>:

   return rxOverflow ? ISBD_RX_OVERFLOW : ISBD_SUCCESS;
}

void IridiumSBD::power(bool on)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b084      	sub	sp, #16
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
 8005148:	460b      	mov	r3, r1
 800514a:	70fb      	strb	r3, [r7, #3]
   this->asleep = !on;
 800514c:	78fb      	ldrb	r3, [r7, #3]
 800514e:	f083 0301 	eor.w	r3, r3, #1
 8005152:	b2da      	uxtb	r2, r3
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

   if (this->useSerial)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005160:	2b00      	cmp	r3, #0
 8005162:	d011      	beq.n	8005188 <_ZN10IridiumSBD5powerEb+0x48>
   {
      if (this->sleepPin == -1)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800516a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800516e:	d04c      	beq.n	800520a <_ZN10IridiumSBD5powerEb+0xca>
      {
         return;
      }
      else
      {
          if (this->sleepPinConfigured == false)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8005176:	2b00      	cmp	r3, #0
 8005178:	d106      	bne.n	8005188 <_ZN10IridiumSBD5powerEb+0x48>
          {
             configureSleepPin();
 800517a:	6878      	ldr	r0, [r7, #4]
 800517c:	f000 f84e 	bl	800521c <_ZN10IridiumSBD17configureSleepPinEv>
             this->sleepPinConfigured = true;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2201      	movs	r2, #1
 8005184:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
          }
      }
   }

   if (on)
 8005188:	78fb      	ldrb	r3, [r7, #3]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d018      	beq.n	80051c0 <_ZN10IridiumSBD5powerEb+0x80>
   {
      diagprint(F("Powering on modem...\r\n"));
 800518e:	4921      	ldr	r1, [pc, #132]	; (8005214 <_ZN10IridiumSBD5powerEb+0xd4>)
 8005190:	6878      	ldr	r0, [r7, #4]
 8005192:	f000 f93d 	bl	8005410 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      if (this->useSerial)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800519c:	2b00      	cmp	r3, #0
 800519e:	d004      	beq.n	80051aa <_ZN10IridiumSBD5powerEb+0x6a>
      {
         setSleepPin(HIGH); // HIGH = awake
 80051a0:	2101      	movs	r1, #1
 80051a2:	6878      	ldr	r0, [r7, #4]
 80051a4:	f000 f848 	bl	8005238 <_ZN10IridiumSBD11setSleepPinEh>
 80051a8:	e003      	b.n	80051b2 <_ZN10IridiumSBD5powerEb+0x72>
      }
      else
      {
         enable9603(true);
 80051aa:	2101      	movs	r1, #1
 80051ac:	6878      	ldr	r0, [r7, #4]
 80051ae:	f7ff fc9f 	bl	8004af0 <_ZN10IridiumSBD10enable9603Eb>
      }
      lastPowerOnTime = millis();
 80051b2:	f002 fe6b 	bl	8007e8c <HAL_GetTick>
 80051b6:	4602      	mov	r2, r0
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
 80051be:	e025      	b.n	800520c <_ZN10IridiumSBD5powerEb+0xcc>
   }
   else
   {
      // Best Practices Guide suggests waiting at least 2 seconds
      // before powering off again
      unsigned long elapsed = millis() - lastPowerOnTime;
 80051c0:	f002 fe64 	bl	8007e8c <HAL_GetTick>
 80051c4:	4602      	mov	r2, r0
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 80051cc:	1ad3      	subs	r3, r2, r3
 80051ce:	60fb      	str	r3, [r7, #12]
      if (elapsed < 2000UL)
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80051d6:	d205      	bcs.n	80051e4 <_ZN10IridiumSBD5powerEb+0xa4>
         //delay(2000UL - elapsed); TODO
    	  HAL_Delay(2000UL - elapsed);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	f5c3 63fa 	rsb	r3, r3, #2000	; 0x7d0
 80051de:	4618      	mov	r0, r3
 80051e0:	f002 fe60 	bl	8007ea4 <HAL_Delay>

      diagprint(F("Powering off modem...\r\n"));
 80051e4:	490c      	ldr	r1, [pc, #48]	; (8005218 <_ZN10IridiumSBD5powerEb+0xd8>)
 80051e6:	6878      	ldr	r0, [r7, #4]
 80051e8:	f000 f912 	bl	8005410 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      if (this->useSerial)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d004      	beq.n	8005200 <_ZN10IridiumSBD5powerEb+0xc0>
      {
         setSleepPin(LOW); // LOW = asleep
 80051f6:	2100      	movs	r1, #0
 80051f8:	6878      	ldr	r0, [r7, #4]
 80051fa:	f000 f81d 	bl	8005238 <_ZN10IridiumSBD11setSleepPinEh>
 80051fe:	e005      	b.n	800520c <_ZN10IridiumSBD5powerEb+0xcc>
      }
      else
      {
         enable9603(false);
 8005200:	2100      	movs	r1, #0
 8005202:	6878      	ldr	r0, [r7, #4]
 8005204:	f7ff fc74 	bl	8004af0 <_ZN10IridiumSBD10enable9603Eb>
 8005208:	e000      	b.n	800520c <_ZN10IridiumSBD5powerEb+0xcc>
         return;
 800520a:	bf00      	nop
      }
   }
}
 800520c:	3710      	adds	r7, #16
 800520e:	46bd      	mov	sp, r7
 8005210:	bd80      	pop	{r7, pc}
 8005212:	bf00      	nop
 8005214:	08017cb0 	.word	0x08017cb0
 8005218:	08017cc8 	.word	0x08017cc8

0800521c <_ZN10IridiumSBD17configureSleepPinEv>:

void IridiumSBD::configureSleepPin()
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b082      	sub	sp, #8
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
	//pinMode(sleepPin, OUTPUT); // Make the sleep pin an output TODO (doesnt work with this)
   //pinMode(sleepPin, OUTPUT_PP); // Make the sleep pin an output
   diagprint(F("configureSleepPin: sleepPin configured\r\n"));
 8005224:	4903      	ldr	r1, [pc, #12]	; (8005234 <_ZN10IridiumSBD17configureSleepPinEv+0x18>)
 8005226:	6878      	ldr	r0, [r7, #4]
 8005228:	f000 f8f2 	bl	8005410 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 800522c:	bf00      	nop
 800522e:	3708      	adds	r7, #8
 8005230:	46bd      	mov	sp, r7
 8005232:	bd80      	pop	{r7, pc}
 8005234:	08017ce0 	.word	0x08017ce0

08005238 <_ZN10IridiumSBD11setSleepPinEh>:

void IridiumSBD::setSleepPin(uint8_t enable)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b082      	sub	sp, #8
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
 8005240:	460b      	mov	r3, r1
 8005242:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(sleepPin_GPIO_Port,sleepPin_Pin,GPIO_PIN_SET);
 8005244:	2201      	movs	r2, #1
 8005246:	2108      	movs	r1, #8
 8005248:	480b      	ldr	r0, [pc, #44]	; (8005278 <_ZN10IridiumSBD11setSleepPinEh+0x40>)
 800524a:	f003 fb99 	bl	8008980 <HAL_GPIO_WritePin>
   //digitalWrite(this->sleepPin, enable); // HIGH = awake, LOW = asleep TODO
   diagprint(F("setSleepPin: sleepPin set "));
 800524e:	490b      	ldr	r1, [pc, #44]	; (800527c <_ZN10IridiumSBD11setSleepPinEh+0x44>)
 8005250:	6878      	ldr	r0, [r7, #4]
 8005252:	f000 f8dd 	bl	8005410 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   if (enable == HIGH)
 8005256:	78fb      	ldrb	r3, [r7, #3]
 8005258:	2b01      	cmp	r3, #1
 800525a:	d104      	bne.n	8005266 <_ZN10IridiumSBD11setSleepPinEh+0x2e>
      diagprint(F("HIGH\r\n"));
 800525c:	4908      	ldr	r1, [pc, #32]	; (8005280 <_ZN10IridiumSBD11setSleepPinEh+0x48>)
 800525e:	6878      	ldr	r0, [r7, #4]
 8005260:	f000 f8d6 	bl	8005410 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   else
      diagprint(F("LOW\r\n"));
}
 8005264:	e003      	b.n	800526e <_ZN10IridiumSBD11setSleepPinEh+0x36>
      diagprint(F("LOW\r\n"));
 8005266:	4907      	ldr	r1, [pc, #28]	; (8005284 <_ZN10IridiumSBD11setSleepPinEh+0x4c>)
 8005268:	6878      	ldr	r0, [r7, #4]
 800526a:	f000 f8d1 	bl	8005410 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 800526e:	bf00      	nop
 8005270:	3708      	adds	r7, #8
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}
 8005276:	bf00      	nop
 8005278:	40020800 	.word	0x40020800
 800527c:	08017d0c 	.word	0x08017d0c
 8005280:	08017d28 	.word	0x08017d28
 8005284:	08017d30 	.word	0x08017d30

08005288 <_ZN10IridiumSBD15beginSerialPortEv>:

void IridiumSBD::beginSerialPort()
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b082      	sub	sp, #8
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
   diagprint(F("IridiumSBD::beginSerialPort\r\n"));
 8005290:	4903      	ldr	r1, [pc, #12]	; (80052a0 <_ZN10IridiumSBD15beginSerialPortEv+0x18>)
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f000 f8bc 	bl	8005410 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 8005298:	bf00      	nop
 800529a:	3708      	adds	r7, #8
 800529c:	46bd      	mov	sp, r7
 800529e:	bd80      	pop	{r7, pc}
 80052a0:	08017d38 	.word	0x08017d38

080052a4 <_ZN10IridiumSBD13endSerialPortEv>:

void IridiumSBD::endSerialPort()
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b082      	sub	sp, #8
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
   diagprint(F("IridiumSBD::endSerialPort\r\n"));
 80052ac:	4903      	ldr	r1, [pc, #12]	; (80052bc <_ZN10IridiumSBD13endSerialPortEv+0x18>)
 80052ae:	6878      	ldr	r0, [r7, #4]
 80052b0:	f000 f8ae 	bl	8005410 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 80052b4:	bf00      	nop
 80052b6:	3708      	adds	r7, #8
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bd80      	pop	{r7, pc}
 80052bc:	08017d58 	.word	0x08017d58

080052c0 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>:

void IridiumSBD::send(FlashString str, bool beginLine, bool endLine)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b084      	sub	sp, #16
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	60f8      	str	r0, [r7, #12]
 80052c8:	60b9      	str	r1, [r7, #8]
 80052ca:	4611      	mov	r1, r2
 80052cc:	461a      	mov	r2, r3
 80052ce:	460b      	mov	r3, r1
 80052d0:	71fb      	strb	r3, [r7, #7]
 80052d2:	4613      	mov	r3, r2
 80052d4:	71bb      	strb	r3, [r7, #6]
   if (beginLine)
 80052d6:	79fb      	ldrb	r3, [r7, #7]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d003      	beq.n	80052e4 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x24>
      consoleprint(F(">> "));
 80052dc:	4922      	ldr	r1, [pc, #136]	; (8005368 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0xa8>)
 80052de:	68f8      	ldr	r0, [r7, #12]
 80052e0:	f000 f8de 	bl	80054a0 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   consoleprint(str);
 80052e4:	68b9      	ldr	r1, [r7, #8]
 80052e6:	68f8      	ldr	r0, [r7, #12]
 80052e8:	f000 f8da 	bl	80054a0 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   if (endLine)
 80052ec:	79bb      	ldrb	r3, [r7, #6]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d003      	beq.n	80052fa <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x3a>
      consoleprint(F("\r\n"));
 80052f2:	491e      	ldr	r1, [pc, #120]	; (800536c <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0xac>)
 80052f4:	68f8      	ldr	r0, [r7, #12]
 80052f6:	f000 f8d3 	bl	80054a0 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   if (this->useSerial)
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005300:	2b00      	cmp	r3, #0
 8005302:	d006      	beq.n	8005312 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x52>
   {
      stream->print(str);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005308:	68b9      	ldr	r1, [r7, #8]
 800530a:	4618      	mov	r0, r3
 800530c:	f001 f80a 	bl	8006324 <_ZN5Print5printEPK19__FlashStringHelper>
      wireport->write(DATA_REG); // Point to the 'serial register'
      wireport->print(str);
      if (wireport->endTransmission() != 0) //Release bus
         diagprint(F("I2C write was not successful!\r\n"));
   }
}
 8005310:	e025      	b.n	800535e <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x9e>
      wireport->beginTransmission((uint8_t)deviceaddress);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800531c:	4619      	mov	r1, r3
 800531e:	4610      	mov	r0, r2
 8005320:	f001 f8cc 	bl	80064bc <_ZN7TwoWire17beginTransmissionEh>
      wireport->write(DATA_REG); // Point to the 'serial register'
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005328:	21ff      	movs	r1, #255	; 0xff
 800532a:	4618      	mov	r0, r3
 800532c:	f7ff f9ba 	bl	80046a4 <_ZN7TwoWire5writeEi>
      wireport->print(str);
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005334:	68b9      	ldr	r1, [r7, #8]
 8005336:	4618      	mov	r0, r3
 8005338:	f000 fff4 	bl	8006324 <_ZN5Print5printEPK19__FlashStringHelper>
      if (wireport->endTransmission() != 0) //Release bus
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005340:	4618      	mov	r0, r3
 8005342:	f001 f905 	bl	8006550 <_ZN7TwoWire15endTransmissionEv>
 8005346:	4603      	mov	r3, r0
 8005348:	2b00      	cmp	r3, #0
 800534a:	bf14      	ite	ne
 800534c:	2301      	movne	r3, #1
 800534e:	2300      	moveq	r3, #0
 8005350:	b2db      	uxtb	r3, r3
 8005352:	2b00      	cmp	r3, #0
 8005354:	d003      	beq.n	800535e <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x9e>
         diagprint(F("I2C write was not successful!\r\n"));
 8005356:	4906      	ldr	r1, [pc, #24]	; (8005370 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0xb0>)
 8005358:	68f8      	ldr	r0, [r7, #12]
 800535a:	f000 f859 	bl	8005410 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 800535e:	bf00      	nop
 8005360:	3710      	adds	r7, #16
 8005362:	46bd      	mov	sp, r7
 8005364:	bd80      	pop	{r7, pc}
 8005366:	bf00      	nop
 8005368:	08017d74 	.word	0x08017d74
 800536c:	08017abc 	.word	0x08017abc
 8005370:	08017b3c 	.word	0x08017b3c

08005374 <_ZN10IridiumSBD4sendEPKc>:

void IridiumSBD::send(const char *str)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b082      	sub	sp, #8
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
 800537c:	6039      	str	r1, [r7, #0]
   consoleprint(F(">> "));
 800537e:	4921      	ldr	r1, [pc, #132]	; (8005404 <_ZN10IridiumSBD4sendEPKc+0x90>)
 8005380:	6878      	ldr	r0, [r7, #4]
 8005382:	f000 f88d 	bl	80054a0 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   consoleprint(str);
 8005386:	6839      	ldr	r1, [r7, #0]
 8005388:	6878      	ldr	r0, [r7, #4]
 800538a:	f000 f8af 	bl	80054ec <_ZN10IridiumSBD12consoleprintEPKc>
   consoleprint(F("\r\n"));
 800538e:	491e      	ldr	r1, [pc, #120]	; (8005408 <_ZN10IridiumSBD4sendEPKc+0x94>)
 8005390:	6878      	ldr	r0, [r7, #4]
 8005392:	f000 f885 	bl	80054a0 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   if (this->useSerial)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800539c:	2b00      	cmp	r3, #0
 800539e:	d006      	beq.n	80053ae <_ZN10IridiumSBD4sendEPKc+0x3a>
   {
      stream->print(str);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80053a4:	6839      	ldr	r1, [r7, #0]
 80053a6:	4618      	mov	r0, r3
 80053a8:	f000 ffca 	bl	8006340 <_ZN5Print5printEPKc>
      wireport->write(DATA_REG); // Point to the 'serial register'
      wireport->print(str);
      if (wireport->endTransmission() != 0) //Release bus
         diagprint(F("I2C write was not successful!\r\n"));
   }
}
 80053ac:	e025      	b.n	80053fa <_ZN10IridiumSBD4sendEPKc+0x86>
      wireport->beginTransmission((uint8_t)deviceaddress);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80053b8:	4619      	mov	r1, r3
 80053ba:	4610      	mov	r0, r2
 80053bc:	f001 f87e 	bl	80064bc <_ZN7TwoWire17beginTransmissionEh>
      wireport->write(DATA_REG); // Point to the 'serial register'
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053c4:	21ff      	movs	r1, #255	; 0xff
 80053c6:	4618      	mov	r0, r3
 80053c8:	f7ff f96c 	bl	80046a4 <_ZN7TwoWire5writeEi>
      wireport->print(str);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053d0:	6839      	ldr	r1, [r7, #0]
 80053d2:	4618      	mov	r0, r3
 80053d4:	f000 ffb4 	bl	8006340 <_ZN5Print5printEPKc>
      if (wireport->endTransmission() != 0) //Release bus
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053dc:	4618      	mov	r0, r3
 80053de:	f001 f8b7 	bl	8006550 <_ZN7TwoWire15endTransmissionEv>
 80053e2:	4603      	mov	r3, r0
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	bf14      	ite	ne
 80053e8:	2301      	movne	r3, #1
 80053ea:	2300      	moveq	r3, #0
 80053ec:	b2db      	uxtb	r3, r3
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d003      	beq.n	80053fa <_ZN10IridiumSBD4sendEPKc+0x86>
         diagprint(F("I2C write was not successful!\r\n"));
 80053f2:	4906      	ldr	r1, [pc, #24]	; (800540c <_ZN10IridiumSBD4sendEPKc+0x98>)
 80053f4:	6878      	ldr	r0, [r7, #4]
 80053f6:	f000 f80b 	bl	8005410 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 80053fa:	bf00      	nop
 80053fc:	3708      	adds	r7, #8
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}
 8005402:	bf00      	nop
 8005404:	08017d74 	.word	0x08017d74
 8005408:	08017abc 	.word	0x08017abc
 800540c:	08017b3c 	.word	0x08017b3c

08005410 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>:
         diagprint(F("I2C write was not successful!\r\n"));
   }
}

void IridiumSBD::diagprint(FlashString str)
{
 8005410:	b590      	push	{r4, r7, lr}
 8005412:	b085      	sub	sp, #20
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
 8005418:	6039      	str	r1, [r7, #0]
   PGM_P p = reinterpret_cast<PGM_P>(str);
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	60fb      	str	r3, [r7, #12]
   while (1)
   {
      char c = pgm_read_byte(p++);
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	1c5a      	adds	r2, r3, #1
 8005422:	60fa      	str	r2, [r7, #12]
 8005424:	781b      	ldrb	r3, [r3, #0]
 8005426:	72fb      	strb	r3, [r7, #11]
      if (c == 0) break;
 8005428:	7afb      	ldrb	r3, [r7, #11]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d005      	beq.n	800543a <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper+0x2a>
      ISBDDiagsCallback(this, c);
 800542e:	7afb      	ldrb	r3, [r7, #11]
 8005430:	4619      	mov	r1, r3
 8005432:	6878      	ldr	r0, [r7, #4]
 8005434:	f7ff f95c 	bl	80046f0 <_Z17ISBDDiagsCallbackP10IridiumSBDc>
   }
 8005438:	e7f1      	b.n	800541e <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper+0xe>
      if (c == 0) break;
 800543a:	bf00      	nop

   //TODO
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen((const char*)str), HAL_MAX_DELAY);
 800543c:	687c      	ldr	r4, [r7, #4]
 800543e:	6838      	ldr	r0, [r7, #0]
 8005440:	f7fa fee0 	bl	8000204 <strlen>
 8005444:	4603      	mov	r3, r0
 8005446:	b29a      	uxth	r2, r3
 8005448:	f04f 33ff 	mov.w	r3, #4294967295
 800544c:	6839      	ldr	r1, [r7, #0]
 800544e:	4620      	mov	r0, r4
 8005450:	f007 fbdd 	bl	800cc0e <HAL_UART_Transmit>
}
 8005454:	bf00      	nop
 8005456:	3714      	adds	r7, #20
 8005458:	46bd      	mov	sp, r7
 800545a:	bd90      	pop	{r4, r7, pc}

0800545c <_ZN10IridiumSBD9diagprintEPKc>:

void IridiumSBD::diagprint(const char *str)
{
 800545c:	b590      	push	{r4, r7, lr}
 800545e:	b083      	sub	sp, #12
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
 8005464:	6039      	str	r1, [r7, #0]
   while (*str)
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	781b      	ldrb	r3, [r3, #0]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d008      	beq.n	8005480 <_ZN10IridiumSBD9diagprintEPKc+0x24>
      ISBDDiagsCallback(this, *str++);
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	1c5a      	adds	r2, r3, #1
 8005472:	603a      	str	r2, [r7, #0]
 8005474:	781b      	ldrb	r3, [r3, #0]
 8005476:	4619      	mov	r1, r3
 8005478:	6878      	ldr	r0, [r7, #4]
 800547a:	f7ff f939 	bl	80046f0 <_Z17ISBDDiagsCallbackP10IridiumSBDc>
   while (*str)
 800547e:	e7f2      	b.n	8005466 <_ZN10IridiumSBD9diagprintEPKc+0xa>

   //TODO
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen(str), HAL_MAX_DELAY);
 8005480:	687c      	ldr	r4, [r7, #4]
 8005482:	6838      	ldr	r0, [r7, #0]
 8005484:	f7fa febe 	bl	8000204 <strlen>
 8005488:	4603      	mov	r3, r0
 800548a:	b29a      	uxth	r2, r3
 800548c:	f04f 33ff 	mov.w	r3, #4294967295
 8005490:	6839      	ldr	r1, [r7, #0]
 8005492:	4620      	mov	r0, r4
 8005494:	f007 fbbb 	bl	800cc0e <HAL_UART_Transmit>
}
 8005498:	bf00      	nop
 800549a:	370c      	adds	r7, #12
 800549c:	46bd      	mov	sp, r7
 800549e:	bd90      	pop	{r4, r7, pc}

080054a0 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>:
   diagprint(str); //TODO
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen(str), HAL_MAX_DELAY);
}

void IridiumSBD::consoleprint(FlashString str)
{
 80054a0:	b590      	push	{r4, r7, lr}
 80054a2:	b085      	sub	sp, #20
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
 80054a8:	6039      	str	r1, [r7, #0]
   PGM_P p = reinterpret_cast<PGM_P>(str);
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	60fb      	str	r3, [r7, #12]
   while (1)
   {
      char c = pgm_read_byte(p++);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	1c5a      	adds	r2, r3, #1
 80054b2:	60fa      	str	r2, [r7, #12]
 80054b4:	781b      	ldrb	r3, [r3, #0]
 80054b6:	72fb      	strb	r3, [r7, #11]
      if (c == 0) break;
 80054b8:	7afb      	ldrb	r3, [r7, #11]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d005      	beq.n	80054ca <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper+0x2a>
      ISBDConsoleCallback(this, c);
 80054be:	7afb      	ldrb	r3, [r7, #11]
 80054c0:	4619      	mov	r1, r3
 80054c2:	6878      	ldr	r0, [r7, #4]
 80054c4:	f7ff f908 	bl	80046d8 <_Z19ISBDConsoleCallbackP10IridiumSBDc>
   }
 80054c8:	e7f1      	b.n	80054ae <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper+0xe>
      if (c == 0) break;
 80054ca:	bf00      	nop

   //TODO
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen((const char*) str), HAL_MAX_DELAY);
 80054cc:	687c      	ldr	r4, [r7, #4]
 80054ce:	6838      	ldr	r0, [r7, #0]
 80054d0:	f7fa fe98 	bl	8000204 <strlen>
 80054d4:	4603      	mov	r3, r0
 80054d6:	b29a      	uxth	r2, r3
 80054d8:	f04f 33ff 	mov.w	r3, #4294967295
 80054dc:	6839      	ldr	r1, [r7, #0]
 80054de:	4620      	mov	r0, r4
 80054e0:	f007 fb95 	bl	800cc0e <HAL_UART_Transmit>
}
 80054e4:	bf00      	nop
 80054e6:	3714      	adds	r7, #20
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bd90      	pop	{r4, r7, pc}

080054ec <_ZN10IridiumSBD12consoleprintEPKc>:

void IridiumSBD::consoleprint(const char *str)
{
 80054ec:	b590      	push	{r4, r7, lr}
 80054ee:	b083      	sub	sp, #12
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
 80054f4:	6039      	str	r1, [r7, #0]
   while (*str)
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	781b      	ldrb	r3, [r3, #0]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d008      	beq.n	8005510 <_ZN10IridiumSBD12consoleprintEPKc+0x24>
      ISBDConsoleCallback(this, *str++);
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	1c5a      	adds	r2, r3, #1
 8005502:	603a      	str	r2, [r7, #0]
 8005504:	781b      	ldrb	r3, [r3, #0]
 8005506:	4619      	mov	r1, r3
 8005508:	6878      	ldr	r0, [r7, #4]
 800550a:	f7ff f8e5 	bl	80046d8 <_Z19ISBDConsoleCallbackP10IridiumSBDc>
   while (*str)
 800550e:	e7f2      	b.n	80054f6 <_ZN10IridiumSBD12consoleprintEPKc+0xa>

   //TODO
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen(str), HAL_MAX_DELAY);
 8005510:	687c      	ldr	r4, [r7, #4]
 8005512:	6838      	ldr	r0, [r7, #0]
 8005514:	f7fa fe76 	bl	8000204 <strlen>
 8005518:	4603      	mov	r3, r0
 800551a:	b29a      	uxth	r2, r3
 800551c:	f04f 33ff 	mov.w	r3, #4294967295
 8005520:	6839      	ldr	r1, [r7, #0]
 8005522:	4620      	mov	r0, r4
 8005524:	f007 fb73 	bl	800cc0e <HAL_UART_Transmit>
}
 8005528:	bf00      	nop
 800552a:	370c      	adds	r7, #12
 800552c:	46bd      	mov	sp, r7
 800552e:	bd90      	pop	{r4, r7, pc}

08005530 <_ZN10IridiumSBD12consoleprintEc>:
   //consoleprint((const char*) str);
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen(str), HAL_MAX_DELAY);
}

void IridiumSBD::consoleprint(char c)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b082      	sub	sp, #8
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
 8005538:	460b      	mov	r3, r1
 800553a:	70fb      	strb	r3, [r7, #3]
   ISBDConsoleCallback(this, c);
 800553c:	78fb      	ldrb	r3, [r7, #3]
 800553e:	4619      	mov	r1, r3
 8005540:	6878      	ldr	r0, [r7, #4]
 8005542:	f7ff f8c9 	bl	80046d8 <_Z19ISBDConsoleCallbackP10IridiumSBDc>
}
 8005546:	bf00      	nop
 8005548:	3708      	adds	r7, #8
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}
	...

08005550 <_ZN10IridiumSBD11SBDRINGSeenEv>:

void IridiumSBD::SBDRINGSeen()
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b082      	sub	sp, #8
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
   ringAsserted = true;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2201      	movs	r2, #1
 800555c:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
   diagprint(F("SBDRING alert seen!\r\n"));
 8005560:	4903      	ldr	r1, [pc, #12]	; (8005570 <_ZN10IridiumSBD11SBDRINGSeenEv+0x20>)
 8005562:	6878      	ldr	r0, [r7, #4]
 8005564:	f7ff ff54 	bl	8005410 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 8005568:	bf00      	nop
 800556a:	3708      	adds	r7, #8
 800556c:	46bd      	mov	sp, r7
 800556e:	bd80      	pop	{r7, pc}
 8005570:	08017d7c 	.word	0x08017d7c

08005574 <_ZN10IridiumSBD13filterSBDRINGEv>:
// Read characters until we find one that doesn't match SBDRING
// If nextChar is -1 it means we are still entertaining a possible
// match with SBDRING\r\n.  Once we find a mismatch, stuff it into
// nextChar.
void IridiumSBD::filterSBDRING()
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b084      	sub	sp, #16
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
   if(!this->useSerial) check9603data(); // Check for new 9603 serial data
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005582:	f083 0301 	eor.w	r3, r3, #1
 8005586:	b2db      	uxtb	r3, r3
 8005588:	2b00      	cmp	r3, #0
 800558a:	d002      	beq.n	8005592 <_ZN10IridiumSBD13filterSBDRINGEv+0x1e>
 800558c:	6878      	ldr	r0, [r7, #4]
 800558e:	f000 f949 	bl	8005824 <_ZN10IridiumSBD13check9603dataEv>
   while (((this->useSerial && (stream->available() > 0)) || ((!this->useSerial) && (i2cSerAvailable() > 0))) && nextChar == -1)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005598:	2b00      	cmp	r3, #0
 800559a:	d00b      	beq.n	80055b4 <_ZN10IridiumSBD13filterSBDRINGEv+0x40>
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	3308      	adds	r3, #8
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4610      	mov	r0, r2
 80055ac:	4798      	blx	r3
 80055ae:	4603      	mov	r3, r0
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	dc0d      	bgt.n	80055d0 <_ZN10IridiumSBD13filterSBDRINGEv+0x5c>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80055ba:	f083 0301 	eor.w	r3, r3, #1
 80055be:	b2db      	uxtb	r3, r3
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d00d      	beq.n	80055e0 <_ZN10IridiumSBD13filterSBDRINGEv+0x6c>
 80055c4:	6878      	ldr	r0, [r7, #4]
 80055c6:	f000 fa67 	bl	8005a98 <_ZN10IridiumSBD15i2cSerAvailableEv>
 80055ca:	4603      	mov	r3, r0
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	dd07      	ble.n	80055e0 <_ZN10IridiumSBD13filterSBDRINGEv+0x6c>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80055d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055da:	d101      	bne.n	80055e0 <_ZN10IridiumSBD13filterSBDRINGEv+0x6c>
 80055dc:	2301      	movs	r3, #1
 80055de:	e000      	b.n	80055e2 <_ZN10IridiumSBD13filterSBDRINGEv+0x6e>
 80055e0:	2300      	movs	r3, #0
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	f000 80b6 	beq.w	8005754 <_ZN10IridiumSBD13filterSBDRINGEv+0x1e0>
   {
      char c;
      if (this->useSerial)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d00b      	beq.n	800560a <_ZN10IridiumSBD13filterSBDRINGEv+0x96>
      {
         c = stream->read();
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	330c      	adds	r3, #12
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4610      	mov	r0, r2
 8005602:	4798      	blx	r3
 8005604:	4603      	mov	r3, r0
 8005606:	73fb      	strb	r3, [r7, #15]
 8005608:	e004      	b.n	8005614 <_ZN10IridiumSBD13filterSBDRINGEv+0xa0>
      }
      else
      {
         c = i2cSerRead();
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	f000 fa5e 	bl	8005acc <_ZN10IridiumSBD10i2cSerReadEv>
 8005610:	4603      	mov	r3, r0
 8005612:	73fb      	strb	r3, [r7, #15]
      }
      consoleprint(c);
 8005614:	7bfb      	ldrb	r3, [r7, #15]
 8005616:	4619      	mov	r1, r3
 8005618:	6878      	ldr	r0, [r7, #4]
 800561a:	f7ff ff89 	bl	8005530 <_ZN10IridiumSBD12consoleprintEc>
      if (*head != 0 && c == *head)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8005624:	781b      	ldrb	r3, [r3, #0]
 8005626:	2b00      	cmp	r3, #0
 8005628:	f000 808d 	beq.w	8005746 <_ZN10IridiumSBD13filterSBDRINGEv+0x1d2>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8005632:	781b      	ldrb	r3, [r3, #0]
 8005634:	7bfa      	ldrb	r2, [r7, #15]
 8005636:	429a      	cmp	r2, r3
 8005638:	f040 8085 	bne.w	8005746 <_ZN10IridiumSBD13filterSBDRINGEv+0x1d2>
      {
         ++head;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8005642:	1c5a      	adds	r2, r3, #1
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
         if (*head == 0)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8005650:	781b      	ldrb	r3, [r3, #0]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d10d      	bne.n	8005672 <_ZN10IridiumSBD13filterSBDRINGEv+0xfe>
         {
            SBDRINGSeen();
 8005656:	6878      	ldr	r0, [r7, #4]
 8005658:	f7ff ff7a 	bl	8005550 <_ZN10IridiumSBD11SBDRINGSeenEv>
            head = tail = SBDRING;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	4a3f      	ldr	r2, [pc, #252]	; (800575c <_ZN10IridiumSBD13filterSBDRINGEv+0x1e8>)
 8005660:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
            if ((this->useSerial && (stream->available() == 0)) || ((!this->useSerial) && (i2cSerAvailable() == 0))) // pop the character back into nextChar
            {
               --head;
               nextChar = c;
            }
         }
 8005670:	e06e      	b.n	8005750 <_ZN10IridiumSBD13filterSBDRINGEv+0x1dc>
            for (unsigned long start = millis(); ((this->useSerial && (stream->available() == 0)) || ((!this->useSerial) && (i2cSerAvailable() == 0))) && millis() - start < FILTERTIMEOUT; );
 8005672:	f002 fc0b 	bl	8007e8c <HAL_GetTick>
 8005676:	60b8      	str	r0, [r7, #8]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800567e:	2b00      	cmp	r3, #0
 8005680:	d00b      	beq.n	800569a <_ZN10IridiumSBD13filterSBDRINGEv+0x126>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	3308      	adds	r3, #8
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4610      	mov	r0, r2
 8005692:	4798      	blx	r3
 8005694:	4603      	mov	r3, r0
 8005696:	2b00      	cmp	r3, #0
 8005698:	d00d      	beq.n	80056b6 <_ZN10IridiumSBD13filterSBDRINGEv+0x142>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80056a0:	f083 0301 	eor.w	r3, r3, #1
 80056a4:	b2db      	uxtb	r3, r3
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d00e      	beq.n	80056c8 <_ZN10IridiumSBD13filterSBDRINGEv+0x154>
 80056aa:	6878      	ldr	r0, [r7, #4]
 80056ac:	f000 f9f4 	bl	8005a98 <_ZN10IridiumSBD15i2cSerAvailableEv>
 80056b0:	4603      	mov	r3, r0
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d108      	bne.n	80056c8 <_ZN10IridiumSBD13filterSBDRINGEv+0x154>
 80056b6:	f002 fbe9 	bl	8007e8c <HAL_GetTick>
 80056ba:	4602      	mov	r2, r0
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	1ad3      	subs	r3, r2, r3
 80056c0:	2b09      	cmp	r3, #9
 80056c2:	d801      	bhi.n	80056c8 <_ZN10IridiumSBD13filterSBDRINGEv+0x154>
 80056c4:	2301      	movs	r3, #1
 80056c6:	e000      	b.n	80056ca <_ZN10IridiumSBD13filterSBDRINGEv+0x156>
 80056c8:	2300      	movs	r3, #0
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d000      	beq.n	80056d0 <_ZN10IridiumSBD13filterSBDRINGEv+0x15c>
 80056ce:	e7d3      	b.n	8005678 <_ZN10IridiumSBD13filterSBDRINGEv+0x104>
            if(!this->useSerial) check9603data(); // Check for new 9603 serial data
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80056d6:	f083 0301 	eor.w	r3, r3, #1
 80056da:	b2db      	uxtb	r3, r3
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d002      	beq.n	80056e6 <_ZN10IridiumSBD13filterSBDRINGEv+0x172>
 80056e0:	6878      	ldr	r0, [r7, #4]
 80056e2:	f000 f89f 	bl	8005824 <_ZN10IridiumSBD13check9603dataEv>
            if ((this->useSerial && (stream->available() == 0)) || ((!this->useSerial) && (i2cSerAvailable() == 0))) // pop the character back into nextChar
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d00b      	beq.n	8005708 <_ZN10IridiumSBD13filterSBDRINGEv+0x194>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	3308      	adds	r3, #8
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4610      	mov	r0, r2
 8005700:	4798      	blx	r3
 8005702:	4603      	mov	r3, r0
 8005704:	2b00      	cmp	r3, #0
 8005706:	d00d      	beq.n	8005724 <_ZN10IridiumSBD13filterSBDRINGEv+0x1b0>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800570e:	f083 0301 	eor.w	r3, r3, #1
 8005712:	b2db      	uxtb	r3, r3
 8005714:	2b00      	cmp	r3, #0
 8005716:	d007      	beq.n	8005728 <_ZN10IridiumSBD13filterSBDRINGEv+0x1b4>
 8005718:	6878      	ldr	r0, [r7, #4]
 800571a:	f000 f9bd 	bl	8005a98 <_ZN10IridiumSBD15i2cSerAvailableEv>
 800571e:	4603      	mov	r3, r0
 8005720:	2b00      	cmp	r3, #0
 8005722:	d101      	bne.n	8005728 <_ZN10IridiumSBD13filterSBDRINGEv+0x1b4>
 8005724:	2301      	movs	r3, #1
 8005726:	e000      	b.n	800572a <_ZN10IridiumSBD13filterSBDRINGEv+0x1b6>
 8005728:	2300      	movs	r3, #0
 800572a:	2b00      	cmp	r3, #0
 800572c:	d010      	beq.n	8005750 <_ZN10IridiumSBD13filterSBDRINGEv+0x1dc>
               --head;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8005734:	1e5a      	subs	r2, r3, #1
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
               nextChar = c;
 800573c:	7bfa      	ldrb	r2, [r7, #15]
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
         }
 8005744:	e004      	b.n	8005750 <_ZN10IridiumSBD13filterSBDRINGEv+0x1dc>
      }
      else
      {
         nextChar = c;
 8005746:	7bfa      	ldrb	r2, [r7, #15]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 800574e:	e720      	b.n	8005592 <_ZN10IridiumSBD13filterSBDRINGEv+0x1e>
         }
 8005750:	bf00      	nop
   while (((this->useSerial && (stream->available() > 0)) || ((!this->useSerial) && (i2cSerAvailable() > 0))) && nextChar == -1)
 8005752:	e71e      	b.n	8005592 <_ZN10IridiumSBD13filterSBDRINGEv+0x1e>
      }
   }
}
 8005754:	bf00      	nop
 8005756:	3710      	adds	r7, #16
 8005758:	46bd      	mov	sp, r7
 800575a:	bd80      	pop	{r7, pc}
 800575c:	08018798 	.word	0x08018798

08005760 <_ZN10IridiumSBD17filteredavailableEv>:

const char IridiumSBD::SBDRING[] = "SBDRING\r\n";

int IridiumSBD::filteredavailable()
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b082      	sub	sp, #8
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
   filterSBDRING();
 8005768:	6878      	ldr	r0, [r7, #4]
 800576a:	f7ff ff03 	bl	8005574 <_ZN10IridiumSBD13filterSBDRINGEv>
   return head - tail + (nextChar != -1 ? 1 : 0);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800577a:	1ad3      	subs	r3, r2, r3
 800577c:	687a      	ldr	r2, [r7, #4]
 800577e:	f8d2 20d8 	ldr.w	r2, [r2, #216]	; 0xd8
 8005782:	f1b2 3fff 	cmp.w	r2, #4294967295
 8005786:	d001      	beq.n	800578c <_ZN10IridiumSBD17filteredavailableEv+0x2c>
 8005788:	2201      	movs	r2, #1
 800578a:	e000      	b.n	800578e <_ZN10IridiumSBD17filteredavailableEv+0x2e>
 800578c:	2200      	movs	r2, #0
 800578e:	4413      	add	r3, r2
}
 8005790:	4618      	mov	r0, r3
 8005792:	3708      	adds	r7, #8
 8005794:	46bd      	mov	sp, r7
 8005796:	bd80      	pop	{r7, pc}

08005798 <_ZN10IridiumSBD12filteredreadEv>:

int IridiumSBD::filteredread()
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b084      	sub	sp, #16
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
   filterSBDRING();
 80057a0:	6878      	ldr	r0, [r7, #4]
 80057a2:	f7ff fee7 	bl	8005574 <_ZN10IridiumSBD13filterSBDRINGEv>

   // Use up the queue first
   if (head > tail)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80057b2:	429a      	cmp	r2, r3
 80057b4:	d91c      	bls.n	80057f0 <_ZN10IridiumSBD12filteredreadEv+0x58>
   {
      char c = *tail++;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80057bc:	1c59      	adds	r1, r3, #1
 80057be:	687a      	ldr	r2, [r7, #4]
 80057c0:	f8c2 10d4 	str.w	r1, [r2, #212]	; 0xd4
 80057c4:	781b      	ldrb	r3, [r3, #0]
 80057c6:	73bb      	strb	r3, [r7, #14]
      if (head == tail)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80057d4:	429a      	cmp	r2, r3
 80057d6:	d109      	bne.n	80057ec <_ZN10IridiumSBD12filteredreadEv+0x54>
         head = tail = SBDRING;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	4a11      	ldr	r2, [pc, #68]	; (8005820 <_ZN10IridiumSBD12filteredreadEv+0x88>)
 80057dc:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
      return c;
 80057ec:	7bbb      	ldrb	r3, [r7, #14]
 80057ee:	e012      	b.n	8005816 <_ZN10IridiumSBD12filteredreadEv+0x7e>
   }

   // Then the "extra" char
   else if (nextChar != -1)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80057f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057fa:	d00a      	beq.n	8005812 <_ZN10IridiumSBD12filteredreadEv+0x7a>
   {
      char c = (char)nextChar;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8005802:	73fb      	strb	r3, [r7, #15]
      nextChar = -1;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	f04f 32ff 	mov.w	r2, #4294967295
 800580a:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
      return c;
 800580e:	7bfb      	ldrb	r3, [r7, #15]
 8005810:	e001      	b.n	8005816 <_ZN10IridiumSBD12filteredreadEv+0x7e>
   }

   return -1;
 8005812:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005816:	4618      	mov	r0, r3
 8005818:	3710      	adds	r7, #16
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}
 800581e:	bf00      	nop
 8005820:	08018798 	.word	0x08018798

08005824 <_ZN10IridiumSBD13check9603dataEv>:

//Checks the number of available serial bytes
//Reads the available serial bytes (if any) and stores them in i2c_ser_buffer
void IridiumSBD::check9603data()
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b084      	sub	sp, #16
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
  if (millis() - lastCheck >= I2C_POLLING_WAIT_MS)
 800582c:	f002 fb2e 	bl	8007e8c <HAL_GetTick>
 8005830:	4602      	mov	r2, r0
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005838:	1ad3      	subs	r3, r2, r3
 800583a:	687a      	ldr	r2, [r7, #4]
 800583c:	f892 20b0 	ldrb.w	r2, [r2, #176]	; 0xb0
 8005840:	4293      	cmp	r3, r2
 8005842:	bf2c      	ite	cs
 8005844:	2301      	movcs	r3, #1
 8005846:	2300      	movcc	r3, #0
 8005848:	b2db      	uxtb	r3, r3
 800584a:	2b00      	cmp	r3, #0
 800584c:	f000 80be 	beq.w	80059cc <_ZN10IridiumSBD13check9603dataEv+0x1a8>
  {
    //Check how many serial bytes are waiting to be read
    uint16_t bytesAvailable = 0;
 8005850:	2300      	movs	r3, #0
 8005852:	81fb      	strh	r3, [r7, #14]
    wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800585e:	4619      	mov	r1, r3
 8005860:	4610      	mov	r0, r2
 8005862:	f000 fe2b 	bl	80064bc <_ZN7TwoWire17beginTransmissionEh>
    wireport->write(LEN_REG); // Point to the serial buffer length
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800586a:	21fd      	movs	r1, #253	; 0xfd
 800586c:	4618      	mov	r0, r3
 800586e:	f7fe ff19 	bl	80046a4 <_ZN7TwoWire5writeEi>
    wireport->endTransmission(); // Send data and release the bus (the 841 (WireS) doesn't like it if the Master holds the bus!)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005876:	4618      	mov	r0, r3
 8005878:	f000 fe6a 	bl	8006550 <_ZN7TwoWire15endTransmissionEv>
    if (wireport->requestFrom((uint8_t)deviceaddress, (uint8_t)2) == 2) // Request two bytes
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005886:	2202      	movs	r2, #2
 8005888:	4619      	mov	r1, r3
 800588a:	f000 fe04 	bl	8006496 <_ZN7TwoWire11requestFromEhh>
 800588e:	4603      	mov	r3, r0
 8005890:	2b02      	cmp	r3, #2
 8005892:	bf0c      	ite	eq
 8005894:	2301      	moveq	r3, #1
 8005896:	2300      	movne	r3, #0
 8005898:	b2db      	uxtb	r3, r3
 800589a:	2b00      	cmp	r3, #0
 800589c:	d01d      	beq.n	80058da <_ZN10IridiumSBD13check9603dataEv+0xb6>
    {
      uint8_t msb = wireport->read();
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	330c      	adds	r3, #12
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4610      	mov	r0, r2
 80058ae:	4798      	blx	r3
 80058b0:	4603      	mov	r3, r0
 80058b2:	737b      	strb	r3, [r7, #13]
      uint8_t lsb = wireport->read();
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	330c      	adds	r3, #12
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4610      	mov	r0, r2
 80058c4:	4798      	blx	r3
 80058c6:	4603      	mov	r3, r0
 80058c8:	733b      	strb	r3, [r7, #12]
      bytesAvailable = (((uint16_t)msb) << 8) | lsb;
 80058ca:	7b7b      	ldrb	r3, [r7, #13]
 80058cc:	021b      	lsls	r3, r3, #8
 80058ce:	b21a      	sxth	r2, r3
 80058d0:	7b3b      	ldrb	r3, [r7, #12]
 80058d2:	b21b      	sxth	r3, r3
 80058d4:	4313      	orrs	r3, r2
 80058d6:	b21b      	sxth	r3, r3
 80058d8:	81fb      	strh	r3, [r7, #14]
    }

    //Now read the serial bytes (if any)
    if (bytesAvailable > 0)
 80058da:	89fb      	ldrh	r3, [r7, #14]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d06f      	beq.n	80059c0 <_ZN10IridiumSBD13check9603dataEv+0x19c>
    {
      // Request the bytes
      // Poke them into the i2c_serial buffer
      // Release the bus afterwards
      wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80058ea:	4619      	mov	r1, r3
 80058ec:	4610      	mov	r0, r2
 80058ee:	f000 fde5 	bl	80064bc <_ZN7TwoWire17beginTransmissionEh>
      wireport->write(DATA_REG); // Point to the serial buffer
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058f6:	21ff      	movs	r1, #255	; 0xff
 80058f8:	4618      	mov	r0, r3
 80058fa:	f7fe fed3 	bl	80046a4 <_ZN7TwoWire5writeEi>
      wireport->endTransmission(); // Send data and release the bus (the 841 (WireS) doesn't like it if the Master holds the bus!)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005902:	4618      	mov	r0, r3
 8005904:	f000 fe24 	bl	8006550 <_ZN7TwoWire15endTransmissionEv>
      while (bytesAvailable > SER_PACKET_SIZE) // If there are _more_ than SER_PACKET_SIZE bytes to be read
 8005908:	89fb      	ldrh	r3, [r7, #14]
 800590a:	2b08      	cmp	r3, #8
 800590c:	d92d      	bls.n	800596a <_ZN10IridiumSBD13check9603dataEv+0x146>
      {
        wireport->requestFrom((uint8_t)deviceaddress, (uint8_t)SER_PACKET_SIZE, (uint8_t)false); // Request SER_PACKET_SIZE bytes, don't release the bus
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	f893 1050 	ldrb.w	r1, [r3, #80]	; 0x50
 8005918:	2300      	movs	r3, #0
 800591a:	2208      	movs	r2, #8
 800591c:	f000 fd80 	bl	8006420 <_ZN7TwoWire11requestFromEhhh>
        while (wireport->available())
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	3308      	adds	r3, #8
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4610      	mov	r0, r2
 8005930:	4798      	blx	r3
 8005932:	4603      	mov	r3, r0
 8005934:	2b00      	cmp	r3, #0
 8005936:	bf14      	ite	ne
 8005938:	2301      	movne	r3, #1
 800593a:	2300      	moveq	r3, #0
 800593c:	b2db      	uxtb	r3, r3
 800593e:	2b00      	cmp	r3, #0
 8005940:	d00f      	beq.n	8005962 <_ZN10IridiumSBD13check9603dataEv+0x13e>
        {
          i2cSerPoke(wireport->read()); // Read and store each byte
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	330c      	adds	r3, #12
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4610      	mov	r0, r2
 8005952:	4798      	blx	r3
 8005954:	4603      	mov	r3, r0
 8005956:	b2db      	uxtb	r3, r3
 8005958:	4619      	mov	r1, r3
 800595a:	6878      	ldr	r0, [r7, #4]
 800595c:	f000 f8e2 	bl	8005b24 <_ZN10IridiumSBD10i2cSerPokeEc>
        while (wireport->available())
 8005960:	e7de      	b.n	8005920 <_ZN10IridiumSBD13check9603dataEv+0xfc>
        }
        bytesAvailable -= SER_PACKET_SIZE; // Decrease the number of bytes available by SER_PACKET_SIZE
 8005962:	89fb      	ldrh	r3, [r7, #14]
 8005964:	3b08      	subs	r3, #8
 8005966:	81fb      	strh	r3, [r7, #14]
      while (bytesAvailable > SER_PACKET_SIZE) // If there are _more_ than SER_PACKET_SIZE bytes to be read
 8005968:	e7ce      	b.n	8005908 <_ZN10IridiumSBD13check9603dataEv+0xe4>
      }
      wireport->requestFrom((uint8_t)deviceaddress, (uint8_t)bytesAvailable); // Request remaining bytes, release the bus
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005974:	89fa      	ldrh	r2, [r7, #14]
 8005976:	b2d2      	uxtb	r2, r2
 8005978:	4619      	mov	r1, r3
 800597a:	f000 fd8c 	bl	8006496 <_ZN7TwoWire11requestFromEhh>
      while (wireport->available())
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	3308      	adds	r3, #8
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4610      	mov	r0, r2
 800598e:	4798      	blx	r3
 8005990:	4603      	mov	r3, r0
 8005992:	2b00      	cmp	r3, #0
 8005994:	bf14      	ite	ne
 8005996:	2301      	movne	r3, #1
 8005998:	2300      	moveq	r3, #0
 800599a:	b2db      	uxtb	r3, r3
 800599c:	2b00      	cmp	r3, #0
 800599e:	d00f      	beq.n	80059c0 <_ZN10IridiumSBD13check9603dataEv+0x19c>
      {
        i2cSerPoke(wireport->read()); // Read and store each byte
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	330c      	adds	r3, #12
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	4610      	mov	r0, r2
 80059b0:	4798      	blx	r3
 80059b2:	4603      	mov	r3, r0
 80059b4:	b2db      	uxtb	r3, r3
 80059b6:	4619      	mov	r1, r3
 80059b8:	6878      	ldr	r0, [r7, #4]
 80059ba:	f000 f8b3 	bl	8005b24 <_ZN10IridiumSBD10i2cSerPokeEc>
      while (wireport->available())
 80059be:	e7de      	b.n	800597e <_ZN10IridiumSBD13check9603dataEv+0x15a>
      }
    }

    lastCheck = millis(); //Put off checking to avoid excessive I2C bus traffic
 80059c0:	f002 fa64 	bl	8007e8c <HAL_GetTick>
 80059c4:	4602      	mov	r2, r0
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  }
}
 80059cc:	bf00      	nop
 80059ce:	3710      	adds	r7, #16
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}

080059d4 <_ZN10IridiumSBD13check9603pinsEv>:

//Reads the IO pins and update IO_REGISTER
void IridiumSBD::check9603pins()
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b082      	sub	sp, #8
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
  //Read the 'IO_REGISTER'
  wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80059e6:	4619      	mov	r1, r3
 80059e8:	4610      	mov	r0, r2
 80059ea:	f000 fd67 	bl	80064bc <_ZN7TwoWire17beginTransmissionEh>
  wireport->write(IO_REG); // Point to the 'IO register'
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059f2:	2110      	movs	r1, #16
 80059f4:	4618      	mov	r0, r3
 80059f6:	f7fe fe55 	bl	80046a4 <_ZN7TwoWire5writeEi>
  wireport->endTransmission(); // Send data and release the bus (the 841 (WireS) doesn't like it if the Master holds the bus!)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059fe:	4618      	mov	r0, r3
 8005a00:	f000 fda6 	bl	8006550 <_ZN7TwoWire15endTransmissionEv>
  if (wireport->requestFrom((uint8_t)deviceaddress, (uint8_t)1) == 1) // Request one byte from the IO register
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005a0e:	2201      	movs	r2, #1
 8005a10:	4619      	mov	r1, r3
 8005a12:	f000 fd40 	bl	8006496 <_ZN7TwoWire11requestFromEhh>
 8005a16:	4603      	mov	r3, r0
 8005a18:	2b01      	cmp	r3, #1
 8005a1a:	bf0c      	ite	eq
 8005a1c:	2301      	moveq	r3, #1
 8005a1e:	2300      	movne	r3, #0
 8005a20:	b2db      	uxtb	r3, r3
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d00d      	beq.n	8005a42 <_ZN10IridiumSBD13check9603pinsEv+0x6e>
  {
    IO_REGISTER = wireport->read(); // Read the IO register
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	330c      	adds	r3, #12
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	4610      	mov	r0, r2
 8005a36:	4798      	blx	r3
 8005a38:	4603      	mov	r3, r0
 8005a3a:	b2da      	uxtb	r2, r3
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  }
}
 8005a42:	bf00      	nop
 8005a44:	3708      	adds	r7, #8
 8005a46:	46bd      	mov	sp, r7
 8005a48:	bd80      	pop	{r7, pc}

08005a4a <_ZN10IridiumSBD11set9603pinsEh>:

//Set the IO pins
void IridiumSBD::set9603pins(uint8_t pins)
{
 8005a4a:	b580      	push	{r7, lr}
 8005a4c:	b082      	sub	sp, #8
 8005a4e:	af00      	add	r7, sp, #0
 8005a50:	6078      	str	r0, [r7, #4]
 8005a52:	460b      	mov	r3, r1
 8005a54:	70fb      	strb	r3, [r7, #3]
  //Write to the 'IO_REGISTER'
  wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005a60:	4619      	mov	r1, r3
 8005a62:	4610      	mov	r0, r2
 8005a64:	f000 fd2a 	bl	80064bc <_ZN7TwoWire17beginTransmissionEh>
  wireport->write(IO_REG); // Point to the 'IO register'
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a6c:	2110      	movs	r1, #16
 8005a6e:	4618      	mov	r0, r3
 8005a70:	f7fe fe18 	bl	80046a4 <_ZN7TwoWire5writeEi>
  wireport->write(pins); // Set the pins
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	78f9      	ldrb	r1, [r7, #3]
 8005a82:	4610      	mov	r0, r2
 8005a84:	4798      	blx	r3
  wireport->endTransmission(); // Send data and surrender the bus
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	f000 fd60 	bl	8006550 <_ZN7TwoWire15endTransmissionEv>
}
 8005a90:	bf00      	nop
 8005a92:	3708      	adds	r7, #8
 8005a94:	46bd      	mov	sp, r7
 8005a96:	bd80      	pop	{r7, pc}

08005a98 <_ZN10IridiumSBD15i2cSerAvailableEv>:
    return(ISBD_SUCCESS);
}

// I2C_SER functions
int IridiumSBD::i2cSerAvailable()
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b083      	sub	sp, #12
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
  return (i2c_ser_buffer_tail + I2C_SER_MAX_BUFF - i2c_ser_buffer_head) % I2C_SER_MAX_BUFF;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005aa6:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005ab0:	1ad3      	subs	r3, r2, r3
 8005ab2:	425a      	negs	r2, r3
 8005ab4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005ab8:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8005abc:	bf58      	it	pl
 8005abe:	4253      	negpl	r3, r2
}
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	370c      	adds	r7, #12
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aca:	4770      	bx	lr

08005acc <_ZN10IridiumSBD10i2cSerReadEv>:

int IridiumSBD::i2cSerRead()
{
 8005acc:	b480      	push	{r7}
 8005ace:	b085      	sub	sp, #20
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
  // Empty buffer?
  if (i2c_ser_buffer_head == i2c_ser_buffer_tail)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005ae0:	429a      	cmp	r2, r3
 8005ae2:	d102      	bne.n	8005aea <_ZN10IridiumSBD10i2cSerReadEv+0x1e>
    return -1;
 8005ae4:	f04f 33ff 	mov.w	r3, #4294967295
 8005ae8:	e016      	b.n	8005b18 <_ZN10IridiumSBD10i2cSerReadEv+0x4c>

  // Read from "head"
  uint8_t d = i2c_ser_buffer[i2c_ser_buffer_head]; // grab next byte
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005af0:	687a      	ldr	r2, [r7, #4]
 8005af2:	4413      	add	r3, r2
 8005af4:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8005af8:	73fb      	strb	r3, [r7, #15]
  i2c_ser_buffer_head = (i2c_ser_buffer_head + 1) % I2C_SER_MAX_BUFF; // update head
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005b00:	3301      	adds	r3, #1
 8005b02:	425a      	negs	r2, r3
 8005b04:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005b08:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8005b0c:	bf58      	it	pl
 8005b0e:	4253      	negpl	r3, r2
 8005b10:	687a      	ldr	r2, [r7, #4]
 8005b12:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
  return d;
 8005b16:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b18:	4618      	mov	r0, r3
 8005b1a:	3714      	adds	r7, #20
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b22:	4770      	bx	lr

08005b24 <_ZN10IridiumSBD10i2cSerPokeEc>:

void IridiumSBD::i2cSerPoke(char serChar)
{
 8005b24:	b480      	push	{r7}
 8005b26:	b085      	sub	sp, #20
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
 8005b2c:	460b      	mov	r3, r1
 8005b2e:	70fb      	strb	r3, [r7, #3]
  // Calculate the new value for the tail
  int next = (i2c_ser_buffer_tail + 1) % I2C_SER_MAX_BUFF;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b36:	3301      	adds	r3, #1
 8005b38:	425a      	negs	r2, r3
 8005b3a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005b3e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8005b42:	bf58      	it	pl
 8005b44:	4253      	negpl	r3, r2
 8005b46:	60fb      	str	r3, [r7, #12]
  // If the buffer is not full (i.e. we are not about to overwrite the head byte)
  // If the buffer is full, the byte is lost
  if (next != i2c_ser_buffer_head)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005b4e:	68fa      	ldr	r2, [r7, #12]
 8005b50:	429a      	cmp	r2, r3
 8005b52:	d00b      	beq.n	8005b6c <_ZN10IridiumSBD10i2cSerPokeEc+0x48>
  {
    // save new data in buffer: tail points to where byte goes
    i2c_ser_buffer[i2c_ser_buffer_tail] = serChar; // save new byte
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b5a:	687a      	ldr	r2, [r7, #4]
 8005b5c:	4413      	add	r3, r2
 8005b5e:	78fa      	ldrb	r2, [r7, #3]
 8005b60:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    i2c_ser_buffer_tail = next;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	68fa      	ldr	r2, [r7, #12]
 8005b68:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  }
}
 8005b6c:	bf00      	nop
 8005b6e:	3714      	adds	r7, #20
 8005b70:	46bd      	mov	sp, r7
 8005b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b76:	4770      	bx	lr

08005b78 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef>:
	#endif
}


//uint8_t IridiumSBD::MRT_Iridium_setup(UART_HandleTypeDef huart,POWERPROFILE profile){ TODO
uint8_t IridiumSBD::MRT_Iridium_setup(UART_HandleTypeDef huart){
 8005b78:	b084      	sub	sp, #16
 8005b7a:	b580      	push	{r7, lr}
 8005b7c:	b084      	sub	sp, #16
 8005b7e:	af00      	add	r7, sp, #0
 8005b80:	6078      	str	r0, [r7, #4]
 8005b82:	f107 001c 	add.w	r0, r7, #28
 8005b86:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	this->uart = huart;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	f107 031c 	add.w	r3, r7, #28
 8005b92:	2244      	movs	r2, #68	; 0x44
 8005b94:	4619      	mov	r1, r3
 8005b96:	f00b f979 	bl	8010e8c <memcpy>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nSetting up the Iridium 9603N\r\n", 32, HAL_MAX_DELAY);
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f04f 33ff 	mov.w	r3, #4294967295
 8005ba0:	2220      	movs	r2, #32
 8005ba2:	4962      	ldr	r1, [pc, #392]	; (8005d2c <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1b4>)
 8005ba4:	f007 f833 	bl	800cc0e <HAL_UART_Transmit>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Checking for the device...", 28, HAL_MAX_DELAY);
 8005ba8:	6878      	ldr	r0, [r7, #4]
 8005baa:	f04f 33ff 	mov.w	r3, #4294967295
 8005bae:	221c      	movs	r2, #28
 8005bb0:	495f      	ldr	r1, [pc, #380]	; (8005d30 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1b8>)
 8005bb2:	f007 f82c 	bl	800cc0e <HAL_UART_Transmit>
	while(!this->isConnected()){
 8005bb6:	6878      	ldr	r0, [r7, #4]
 8005bb8:	f7ff f80a 	bl	8004bd0 <_ZN10IridiumSBD11isConnectedEv>
 8005bbc:	4603      	mov	r3, r0
 8005bbe:	f083 0301 	eor.w	r3, r3, #1
 8005bc2:	b2db      	uxtb	r3, r3
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d02c      	beq.n	8005c22 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0xaa>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "Check if the device is connected. Trying again in\r\n", 53, HAL_MAX_DELAY);
 8005bc8:	6878      	ldr	r0, [r7, #4]
 8005bca:	f04f 33ff 	mov.w	r3, #4294967295
 8005bce:	2235      	movs	r2, #53	; 0x35
 8005bd0:	4958      	ldr	r1, [pc, #352]	; (8005d34 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1bc>)
 8005bd2:	f007 f81c 	bl	800cc0e <HAL_UART_Transmit>
		HAL_Delay(500);
 8005bd6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005bda:	f002 f963 	bl	8007ea4 <HAL_Delay>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r3", 3, HAL_MAX_DELAY);
 8005bde:	6878      	ldr	r0, [r7, #4]
 8005be0:	f04f 33ff 	mov.w	r3, #4294967295
 8005be4:	2203      	movs	r2, #3
 8005be6:	4954      	ldr	r1, [pc, #336]	; (8005d38 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1c0>)
 8005be8:	f007 f811 	bl	800cc0e <HAL_UART_Transmit>
		HAL_Delay(1000);
 8005bec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005bf0:	f002 f958 	bl	8007ea4 <HAL_Delay>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r2", 3, HAL_MAX_DELAY);
 8005bf4:	6878      	ldr	r0, [r7, #4]
 8005bf6:	f04f 33ff 	mov.w	r3, #4294967295
 8005bfa:	2203      	movs	r2, #3
 8005bfc:	494f      	ldr	r1, [pc, #316]	; (8005d3c <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1c4>)
 8005bfe:	f007 f806 	bl	800cc0e <HAL_UART_Transmit>
		HAL_Delay(1000);
 8005c02:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005c06:	f002 f94d 	bl	8007ea4 <HAL_Delay>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r1\r\n", 7, HAL_MAX_DELAY);
 8005c0a:	6878      	ldr	r0, [r7, #4]
 8005c0c:	f04f 33ff 	mov.w	r3, #4294967295
 8005c10:	2207      	movs	r2, #7
 8005c12:	494b      	ldr	r1, [pc, #300]	; (8005d40 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1c8>)
 8005c14:	f006 fffb 	bl	800cc0e <HAL_UART_Transmit>
		HAL_Delay(1000);
 8005c18:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005c1c:	f002 f942 	bl	8007ea4 <HAL_Delay>
	while(!this->isConnected()){
 8005c20:	e7c9      	b.n	8005bb6 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x3e>
	}
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 6, HAL_MAX_DELAY);
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	f04f 33ff 	mov.w	r3, #4294967295
 8005c28:	2206      	movs	r2, #6
 8005c2a:	4946      	ldr	r1, [pc, #280]	; (8005d44 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1cc>)
 8005c2c:	f006 ffef 	bl	800cc0e <HAL_UART_Transmit>

	//Activate the superchargers
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Activating the superchargers...", 31, HAL_MAX_DELAY);
 8005c30:	6878      	ldr	r0, [r7, #4]
 8005c32:	f04f 33ff 	mov.w	r3, #4294967295
 8005c36:	221f      	movs	r2, #31
 8005c38:	4943      	ldr	r1, [pc, #268]	; (8005d48 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1d0>)
 8005c3a:	f006 ffe8 	bl	800cc0e <HAL_UART_Transmit>
	this->enableSuperCapCharger(true);
 8005c3e:	2101      	movs	r1, #1
 8005c40:	6878      	ldr	r0, [r7, #4]
 8005c42:	f7fe fea9 	bl	8004998 <_ZN10IridiumSBD21enableSuperCapChargerEb>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 6, HAL_MAX_DELAY);
 8005c46:	6878      	ldr	r0, [r7, #4]
 8005c48:	f04f 33ff 	mov.w	r3, #4294967295
 8005c4c:	2206      	movs	r2, #6
 8005c4e:	493d      	ldr	r1, [pc, #244]	; (8005d44 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1cc>)
 8005c50:	f006 ffdd 	bl	800cc0e <HAL_UART_Transmit>


	//Wait for the supercapacitors to charge
	//int start=millis();
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Waiting for the supercapacitors to charge...", 44, HAL_MAX_DELAY);
 8005c54:	6878      	ldr	r0, [r7, #4]
 8005c56:	f04f 33ff 	mov.w	r3, #4294967295
 8005c5a:	222c      	movs	r2, #44	; 0x2c
 8005c5c:	493b      	ldr	r1, [pc, #236]	; (8005d4c <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1d4>)
 8005c5e:	f006 ffd6 	bl	800cc0e <HAL_UART_Transmit>
	while (!this->checkSuperCapCharger()){
 8005c62:	6878      	ldr	r0, [r7, #4]
 8005c64:	f7fe fed6 	bl	8004a14 <_ZN10IridiumSBD20checkSuperCapChargerEv>
 8005c68:	4603      	mov	r3, r0
 8005c6a:	f083 0301 	eor.w	r3, r3, #1
 8005c6e:	b2db      	uxtb	r3, r3
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d004      	beq.n	8005c7e <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x106>
		HAL_Delay(333);
 8005c74:	f240 104d 	movw	r0, #333	; 0x14d
 8005c78:	f002 f914 	bl	8007ea4 <HAL_Delay>
	while (!this->checkSuperCapCharger()){
 8005c7c:	e7f1      	b.n	8005c62 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0xea>
	}
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 6, HAL_MAX_DELAY);
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	f04f 33ff 	mov.w	r3, #4294967295
 8005c84:	2206      	movs	r2, #6
 8005c86:	492f      	ldr	r1, [pc, #188]	; (8005d44 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1cc>)
 8005c88:	f006 ffc1 	bl	800cc0e <HAL_UART_Transmit>


	//Enable power for the 9603N
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Enabling 9603N power...", 23, HAL_MAX_DELAY);
 8005c8c:	6878      	ldr	r0, [r7, #4]
 8005c8e:	f04f 33ff 	mov.w	r3, #4294967295
 8005c92:	2217      	movs	r2, #23
 8005c94:	492e      	ldr	r1, [pc, #184]	; (8005d50 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1d8>)
 8005c96:	f006 ffba 	bl	800cc0e <HAL_UART_Transmit>
	this->enable9603Npower(true);
 8005c9a:	2101      	movs	r1, #1
 8005c9c:	6878      	ldr	r0, [r7, #4]
 8005c9e:	f7fe fee9 	bl	8004a74 <_ZN10IridiumSBD16enable9603NpowerEb>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 6, HAL_MAX_DELAY);
 8005ca2:	6878      	ldr	r0, [r7, #4]
 8005ca4:	f04f 33ff 	mov.w	r3, #4294967295
 8005ca8:	2206      	movs	r2, #6
 8005caa:	4926      	ldr	r1, [pc, #152]	; (8005d44 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1cc>)
 8005cac:	f006 ffaf 	bl	800cc0e <HAL_UART_Transmit>
	/*
	 * Begin satellite modem operation
	 */

	//Power on the rockblock
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Starting Modem...", 17, HAL_MAX_DELAY);
 8005cb0:	6878      	ldr	r0, [r7, #4]
 8005cb2:	f04f 33ff 	mov.w	r3, #4294967295
 8005cb6:	2211      	movs	r2, #17
 8005cb8:	4926      	ldr	r1, [pc, #152]	; (8005d54 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1dc>)
 8005cba:	f006 ffa8 	bl	800cc0e <HAL_UART_Transmit>
	//this->setPowerProfile(profile);
	int err = this->begin();
 8005cbe:	6878      	ldr	r0, [r7, #4]
 8005cc0:	f7fe fd22 	bl	8004708 <_ZN10IridiumSBD5beginEv>
 8005cc4:	60f8      	str	r0, [r7, #12]
	if (err != ISBD_SUCCESS)
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d015      	beq.n	8005cf8 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x180>
	  {
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "Failed: ", 8, HAL_MAX_DELAY);
 8005ccc:	6878      	ldr	r0, [r7, #4]
 8005cce:	f04f 33ff 	mov.w	r3, #4294967295
 8005cd2:	2208      	movs	r2, #8
 8005cd4:	4920      	ldr	r1, [pc, #128]	; (8005d58 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1e0>)
 8005cd6:	f006 ff9a 	bl	800cc0e <HAL_UART_Transmit>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) err, 4, HAL_MAX_DELAY);
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	68f9      	ldr	r1, [r7, #12]
 8005cde:	f04f 33ff 	mov.w	r3, #4294967295
 8005ce2:	2204      	movs	r2, #4
 8005ce4:	f006 ff93 	bl	800cc0e <HAL_UART_Transmit>
		this->MRT_Iridium_ErrorMessage(err);
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	b2db      	uxtb	r3, r3
 8005cec:	4619      	mov	r1, r3
 8005cee:	6878      	ldr	r0, [r7, #4]
 8005cf0:	f000 f8b0 	bl	8005e54 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh>

	    return HAL_ERROR;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	e011      	b.n	8005d1c <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1a4>
	  }
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "...OK\r\n", 7, HAL_MAX_DELAY);
 8005cf8:	6878      	ldr	r0, [r7, #4]
 8005cfa:	f04f 33ff 	mov.w	r3, #4294967295
 8005cfe:	2207      	movs	r2, #7
 8005d00:	4916      	ldr	r1, [pc, #88]	; (8005d5c <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1e4>)
 8005d02:	f006 ff84 	bl	800cc0e <HAL_UART_Transmit>

	//Setup default IMEI to 000000000000000 (no IMEI)
	IMEI="000000000000000";
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	4a15      	ldr	r2, [pc, #84]	; (8005d60 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1e8>)
 8005d0a:	645a      	str	r2, [r3, #68]	; 0x44

	HAL_UART_Transmit(&(this->uart),(uint8_t*) "End of setup\r\n\r\n", 16, HAL_MAX_DELAY);
 8005d0c:	6878      	ldr	r0, [r7, #4]
 8005d0e:	f04f 33ff 	mov.w	r3, #4294967295
 8005d12:	2210      	movs	r2, #16
 8005d14:	4913      	ldr	r1, [pc, #76]	; (8005d64 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1ec>)
 8005d16:	f006 ff7a 	bl	800cc0e <HAL_UART_Transmit>

	return HAL_OK;
 8005d1a:	2300      	movs	r3, #0
}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	3710      	adds	r7, #16
 8005d20:	46bd      	mov	sp, r7
 8005d22:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005d26:	b004      	add	sp, #16
 8005d28:	4770      	bx	lr
 8005d2a:	bf00      	nop
 8005d2c:	08017dfc 	.word	0x08017dfc
 8005d30:	08017e20 	.word	0x08017e20
 8005d34:	08017e3c 	.word	0x08017e3c
 8005d38:	08017e70 	.word	0x08017e70
 8005d3c:	08017e74 	.word	0x08017e74
 8005d40:	08017e78 	.word	0x08017e78
 8005d44:	08017710 	.word	0x08017710
 8005d48:	08017e80 	.word	0x08017e80
 8005d4c:	08017ea0 	.word	0x08017ea0
 8005d50:	08017ed0 	.word	0x08017ed0
 8005d54:	08017ee8 	.word	0x08017ee8
 8005d58:	08017efc 	.word	0x08017efc
 8005d5c:	08017f08 	.word	0x08017f08
 8005d60:	08017f10 	.word	0x08017f10
 8005d64:	08017f20 	.word	0x08017f20

08005d68 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv>:


boolean IridiumSBD::MRT_Iridium_shutdown(void){
 8005d68:	b590      	push	{r4, r7, lr}
 8005d6a:	b08b      	sub	sp, #44	; 0x2c
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nShutting down the Iridium\r\n", 29, HAL_MAX_DELAY);
 8005d70:	6878      	ldr	r0, [r7, #4]
 8005d72:	f04f 33ff 	mov.w	r3, #4294967295
 8005d76:	221d      	movs	r2, #29
 8005d78:	492f      	ldr	r1, [pc, #188]	; (8005e38 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xd0>)
 8005d7a:	f006 ff48 	bl	800cc0e <HAL_UART_Transmit>

	// Power down the modem
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Putting the 9603N to sleep...", 29, HAL_MAX_DELAY);
 8005d7e:	6878      	ldr	r0, [r7, #4]
 8005d80:	f04f 33ff 	mov.w	r3, #4294967295
 8005d84:	221d      	movs	r2, #29
 8005d86:	492d      	ldr	r1, [pc, #180]	; (8005e3c <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xd4>)
 8005d88:	f006 ff41 	bl	800cc0e <HAL_UART_Transmit>
	int err = this->sleep();
 8005d8c:	6878      	ldr	r0, [r7, #4]
 8005d8e:	f7fe fce6 	bl	800475e <_ZN10IridiumSBD5sleepEv>
 8005d92:	6278      	str	r0, [r7, #36]	; 0x24
	if (err != ISBD_SUCCESS)
 8005d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d017      	beq.n	8005dca <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0x62>
	{
		char str[24+sizeof(int)];
		sprintf(str, "sleep failed: error  %i\r\n", err);
 8005d9a:	f107 0308 	add.w	r3, r7, #8
 8005d9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005da0:	4927      	ldr	r1, [pc, #156]	; (8005e40 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xd8>)
 8005da2:	4618      	mov	r0, r3
 8005da4:	f00c fb96 	bl	80124d4 <siprintf>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen(str), HAL_MAX_DELAY);
 8005da8:	687c      	ldr	r4, [r7, #4]
 8005daa:	f107 0308 	add.w	r3, r7, #8
 8005dae:	4618      	mov	r0, r3
 8005db0:	f7fa fa28 	bl	8000204 <strlen>
 8005db4:	4603      	mov	r3, r0
 8005db6:	b29a      	uxth	r2, r3
 8005db8:	f107 0108 	add.w	r1, r7, #8
 8005dbc:	f04f 33ff 	mov.w	r3, #4294967295
 8005dc0:	4620      	mov	r0, r4
 8005dc2:	f006 ff24 	bl	800cc0e <HAL_UART_Transmit>
		return false;
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	e032      	b.n	8005e30 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xc8>
	}
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 4, HAL_MAX_DELAY);
 8005dca:	6878      	ldr	r0, [r7, #4]
 8005dcc:	f04f 33ff 	mov.w	r3, #4294967295
 8005dd0:	2204      	movs	r2, #4
 8005dd2:	491c      	ldr	r1, [pc, #112]	; (8005e44 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xdc>)
 8005dd4:	f006 ff1b 	bl	800cc0e <HAL_UART_Transmit>

	// Disable 9603N power
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Disabling 9603N power...", 24, HAL_MAX_DELAY);
 8005dd8:	6878      	ldr	r0, [r7, #4]
 8005dda:	f04f 33ff 	mov.w	r3, #4294967295
 8005dde:	2218      	movs	r2, #24
 8005de0:	4919      	ldr	r1, [pc, #100]	; (8005e48 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xe0>)
 8005de2:	f006 ff14 	bl	800cc0e <HAL_UART_Transmit>
	this->enable9603Npower(false);
 8005de6:	2100      	movs	r1, #0
 8005de8:	6878      	ldr	r0, [r7, #4]
 8005dea:	f7fe fe43 	bl	8004a74 <_ZN10IridiumSBD16enable9603NpowerEb>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 4, HAL_MAX_DELAY);
 8005dee:	6878      	ldr	r0, [r7, #4]
 8005df0:	f04f 33ff 	mov.w	r3, #4294967295
 8005df4:	2204      	movs	r2, #4
 8005df6:	4913      	ldr	r1, [pc, #76]	; (8005e44 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xdc>)
 8005df8:	f006 ff09 	bl	800cc0e <HAL_UART_Transmit>

	// Disable the supercapacitor charger
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Disabling the supercapacitor charger...", 39, HAL_MAX_DELAY);
 8005dfc:	6878      	ldr	r0, [r7, #4]
 8005dfe:	f04f 33ff 	mov.w	r3, #4294967295
 8005e02:	2227      	movs	r2, #39	; 0x27
 8005e04:	4911      	ldr	r1, [pc, #68]	; (8005e4c <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xe4>)
 8005e06:	f006 ff02 	bl	800cc0e <HAL_UART_Transmit>
	this->enableSuperCapCharger(false);
 8005e0a:	2100      	movs	r1, #0
 8005e0c:	6878      	ldr	r0, [r7, #4]
 8005e0e:	f7fe fdc3 	bl	8004998 <_ZN10IridiumSBD21enableSuperCapChargerEb>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 4, HAL_MAX_DELAY);
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f04f 33ff 	mov.w	r3, #4294967295
 8005e18:	2204      	movs	r2, #4
 8005e1a:	490a      	ldr	r1, [pc, #40]	; (8005e44 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xdc>)
 8005e1c:	f006 fef7 	bl	800cc0e <HAL_UART_Transmit>

	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Iridium successfully shutdown\r\n", 32, HAL_MAX_DELAY);
 8005e20:	6878      	ldr	r0, [r7, #4]
 8005e22:	f04f 33ff 	mov.w	r3, #4294967295
 8005e26:	2220      	movs	r2, #32
 8005e28:	4909      	ldr	r1, [pc, #36]	; (8005e50 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xe8>)
 8005e2a:	f006 fef0 	bl	800cc0e <HAL_UART_Transmit>
	return true;
 8005e2e:	2301      	movs	r3, #1
}
 8005e30:	4618      	mov	r0, r3
 8005e32:	372c      	adds	r7, #44	; 0x2c
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bd90      	pop	{r4, r7, pc}
 8005e38:	08017f34 	.word	0x08017f34
 8005e3c:	08017f54 	.word	0x08017f54
 8005e40:	08017f74 	.word	0x08017f74
 8005e44:	08017710 	.word	0x08017710
 8005e48:	08017f90 	.word	0x08017f90
 8005e4c:	08017fac 	.word	0x08017fac
 8005e50:	08017fd4 	.word	0x08017fd4

08005e54 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh>:



void IridiumSBD::MRT_Iridium_ErrorMessage(uint8_t error){
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b082      	sub	sp, #8
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
 8005e5c:	460b      	mov	r3, r1
 8005e5e:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nError:\t", 12, HAL_MAX_DELAY);
 8005e60:	6878      	ldr	r0, [r7, #4]
 8005e62:	f04f 33ff 	mov.w	r3, #4294967295
 8005e66:	220c      	movs	r2, #12
 8005e68:	4948      	ldr	r1, [pc, #288]	; (8005f8c <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x138>)
 8005e6a:	f006 fed0 	bl	800cc0e <HAL_UART_Transmit>
	if (error == ISBD_ALREADY_AWAKE){
 8005e6e:	78fb      	ldrb	r3, [r7, #3]
 8005e70:	2b01      	cmp	r3, #1
 8005e72:	d107      	bne.n	8005e84 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x30>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Already Awake\r\n", 17, HAL_MAX_DELAY);
 8005e74:	6878      	ldr	r0, [r7, #4]
 8005e76:	f04f 33ff 	mov.w	r3, #4294967295
 8005e7a:	2211      	movs	r2, #17
 8005e7c:	4944      	ldr	r1, [pc, #272]	; (8005f90 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x13c>)
 8005e7e:	f006 fec6 	bl	800cc0e <HAL_UART_Transmit>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "DEBUG LINE REACHED\r\n", 22, HAL_MAX_DELAY);
	}
	else{
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "UNKNOWN\r\n", 11, HAL_MAX_DELAY);
	}
}
 8005e82:	e07f      	b.n	8005f84 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_SERIAL_FAILURE){
 8005e84:	78fb      	ldrb	r3, [r7, #3]
 8005e86:	2b02      	cmp	r3, #2
 8005e88:	d107      	bne.n	8005e9a <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x46>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Serial Failure\r\n", 18, HAL_MAX_DELAY);
 8005e8a:	6878      	ldr	r0, [r7, #4]
 8005e8c:	f04f 33ff 	mov.w	r3, #4294967295
 8005e90:	2212      	movs	r2, #18
 8005e92:	4940      	ldr	r1, [pc, #256]	; (8005f94 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x140>)
 8005e94:	f006 febb 	bl	800cc0e <HAL_UART_Transmit>
}
 8005e98:	e074      	b.n	8005f84 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_PROTOCOL_ERROR){
 8005e9a:	78fb      	ldrb	r3, [r7, #3]
 8005e9c:	2b03      	cmp	r3, #3
 8005e9e:	d107      	bne.n	8005eb0 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x5c>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "Protocol Error\r\n", 18, HAL_MAX_DELAY);
 8005ea0:	6878      	ldr	r0, [r7, #4]
 8005ea2:	f04f 33ff 	mov.w	r3, #4294967295
 8005ea6:	2212      	movs	r2, #18
 8005ea8:	493b      	ldr	r1, [pc, #236]	; (8005f98 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x144>)
 8005eaa:	f006 feb0 	bl	800cc0e <HAL_UART_Transmit>
}
 8005eae:	e069      	b.n	8005f84 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_CANCELLED){
 8005eb0:	78fb      	ldrb	r3, [r7, #3]
 8005eb2:	2b04      	cmp	r3, #4
 8005eb4:	d107      	bne.n	8005ec6 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x72>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nCancelled", 13, HAL_MAX_DELAY);
 8005eb6:	6878      	ldr	r0, [r7, #4]
 8005eb8:	f04f 33ff 	mov.w	r3, #4294967295
 8005ebc:	220d      	movs	r2, #13
 8005ebe:	4937      	ldr	r1, [pc, #220]	; (8005f9c <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x148>)
 8005ec0:	f006 fea5 	bl	800cc0e <HAL_UART_Transmit>
}
 8005ec4:	e05e      	b.n	8005f84 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_NO_MODEM_DETECTED){
 8005ec6:	78fb      	ldrb	r3, [r7, #3]
 8005ec8:	2b05      	cmp	r3, #5
 8005eca:	d107      	bne.n	8005edc <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x88>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nNo modem detected: check wiring.", 36, HAL_MAX_DELAY);
 8005ecc:	6878      	ldr	r0, [r7, #4]
 8005ece:	f04f 33ff 	mov.w	r3, #4294967295
 8005ed2:	2224      	movs	r2, #36	; 0x24
 8005ed4:	4932      	ldr	r1, [pc, #200]	; (8005fa0 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x14c>)
 8005ed6:	f006 fe9a 	bl	800cc0e <HAL_UART_Transmit>
}
 8005eda:	e053      	b.n	8005f84 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_SBDIX_FATAL_ERROR){
 8005edc:	78fb      	ldrb	r3, [r7, #3]
 8005ede:	2b06      	cmp	r3, #6
 8005ee0:	d107      	bne.n	8005ef2 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x9e>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "SDBIX Fatal Error\r\n", 21, HAL_MAX_DELAY);
 8005ee2:	6878      	ldr	r0, [r7, #4]
 8005ee4:	f04f 33ff 	mov.w	r3, #4294967295
 8005ee8:	2215      	movs	r2, #21
 8005eea:	492e      	ldr	r1, [pc, #184]	; (8005fa4 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x150>)
 8005eec:	f006 fe8f 	bl	800cc0e <HAL_UART_Transmit>
}
 8005ef0:	e048      	b.n	8005f84 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_SENDRECEIVE_TIMEOUT){
 8005ef2:	78fb      	ldrb	r3, [r7, #3]
 8005ef4:	2b07      	cmp	r3, #7
 8005ef6:	d107      	bne.n	8005f08 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xb4>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Send-Receive Timeout\r\n", 24, HAL_MAX_DELAY);
 8005ef8:	6878      	ldr	r0, [r7, #4]
 8005efa:	f04f 33ff 	mov.w	r3, #4294967295
 8005efe:	2218      	movs	r2, #24
 8005f00:	4929      	ldr	r1, [pc, #164]	; (8005fa8 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x154>)
 8005f02:	f006 fe84 	bl	800cc0e <HAL_UART_Transmit>
}
 8005f06:	e03d      	b.n	8005f84 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_RX_OVERFLOW){
 8005f08:	78fb      	ldrb	r3, [r7, #3]
 8005f0a:	2b08      	cmp	r3, #8
 8005f0c:	d107      	bne.n	8005f1e <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xca>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "RX Overflow\r\n", 15, HAL_MAX_DELAY);
 8005f0e:	6878      	ldr	r0, [r7, #4]
 8005f10:	f04f 33ff 	mov.w	r3, #4294967295
 8005f14:	220f      	movs	r2, #15
 8005f16:	4925      	ldr	r1, [pc, #148]	; (8005fac <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x158>)
 8005f18:	f006 fe79 	bl	800cc0e <HAL_UART_Transmit>
}
 8005f1c:	e032      	b.n	8005f84 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_REENTRANT){
 8005f1e:	78fb      	ldrb	r3, [r7, #3]
 8005f20:	2b09      	cmp	r3, #9
 8005f22:	d107      	bne.n	8005f34 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xe0>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "REENTRANT\r\n", 13, HAL_MAX_DELAY);
 8005f24:	6878      	ldr	r0, [r7, #4]
 8005f26:	f04f 33ff 	mov.w	r3, #4294967295
 8005f2a:	220d      	movs	r2, #13
 8005f2c:	4920      	ldr	r1, [pc, #128]	; (8005fb0 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x15c>)
 8005f2e:	f006 fe6e 	bl	800cc0e <HAL_UART_Transmit>
}
 8005f32:	e027      	b.n	8005f84 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_IS_ASLEEP){
 8005f34:	78fb      	ldrb	r3, [r7, #3]
 8005f36:	2b0a      	cmp	r3, #10
 8005f38:	d107      	bne.n	8005f4a <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xf6>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Is Asleep\r\n", 13, HAL_MAX_DELAY);
 8005f3a:	6878      	ldr	r0, [r7, #4]
 8005f3c:	f04f 33ff 	mov.w	r3, #4294967295
 8005f40:	220d      	movs	r2, #13
 8005f42:	491c      	ldr	r1, [pc, #112]	; (8005fb4 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x160>)
 8005f44:	f006 fe63 	bl	800cc0e <HAL_UART_Transmit>
}
 8005f48:	e01c      	b.n	8005f84 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_NO_SLEEP_PIN){
 8005f4a:	78fb      	ldrb	r3, [r7, #3]
 8005f4c:	2b0b      	cmp	r3, #11
 8005f4e:	d107      	bne.n	8005f60 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x10c>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "No Sleep Pin\r\n", 16, HAL_MAX_DELAY);
 8005f50:	6878      	ldr	r0, [r7, #4]
 8005f52:	f04f 33ff 	mov.w	r3, #4294967295
 8005f56:	2210      	movs	r2, #16
 8005f58:	4917      	ldr	r1, [pc, #92]	; (8005fb8 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x164>)
 8005f5a:	f006 fe58 	bl	800cc0e <HAL_UART_Transmit>
}
 8005f5e:	e011      	b.n	8005f84 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if(error == 20){
 8005f60:	78fb      	ldrb	r3, [r7, #3]
 8005f62:	2b14      	cmp	r3, #20
 8005f64:	d107      	bne.n	8005f76 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x122>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "DEBUG LINE REACHED\r\n", 22, HAL_MAX_DELAY);
 8005f66:	6878      	ldr	r0, [r7, #4]
 8005f68:	f04f 33ff 	mov.w	r3, #4294967295
 8005f6c:	2216      	movs	r2, #22
 8005f6e:	4913      	ldr	r1, [pc, #76]	; (8005fbc <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x168>)
 8005f70:	f006 fe4d 	bl	800cc0e <HAL_UART_Transmit>
}
 8005f74:	e006      	b.n	8005f84 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "UNKNOWN\r\n", 11, HAL_MAX_DELAY);
 8005f76:	6878      	ldr	r0, [r7, #4]
 8005f78:	f04f 33ff 	mov.w	r3, #4294967295
 8005f7c:	220b      	movs	r2, #11
 8005f7e:	4910      	ldr	r1, [pc, #64]	; (8005fc0 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x16c>)
 8005f80:	f006 fe45 	bl	800cc0e <HAL_UART_Transmit>
}
 8005f84:	bf00      	nop
 8005f86:	3708      	adds	r7, #8
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	bd80      	pop	{r7, pc}
 8005f8c:	08017ff4 	.word	0x08017ff4
 8005f90:	08018000 	.word	0x08018000
 8005f94:	08018010 	.word	0x08018010
 8005f98:	08018024 	.word	0x08018024
 8005f9c:	08018038 	.word	0x08018038
 8005fa0:	08018044 	.word	0x08018044
 8005fa4:	08018068 	.word	0x08018068
 8005fa8:	0801807c 	.word	0x0801807c
 8005fac:	08018094 	.word	0x08018094
 8005fb0:	080180a4 	.word	0x080180a4
 8005fb4:	080180b0 	.word	0x080180b0
 8005fb8:	080180bc 	.word	0x080180bc
 8005fbc:	080180cc 	.word	0x080180cc
 8005fc0:	080180e4 	.word	0x080180e4

08005fc4 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv>:


/*
 * This function requests the time
 */
boolean IridiumSBD::MRT_Iridium_getTime(void){
 8005fc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005fc6:	b0a1      	sub	sp, #132	; 0x84
 8005fc8:	af04      	add	r7, sp, #16
 8005fca:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nRetrieving time\r\n", 20, HAL_MAX_DELAY);
 8005fcc:	6878      	ldr	r0, [r7, #4]
 8005fce:	f04f 33ff 	mov.w	r3, #4294967295
 8005fd2:	2214      	movs	r2, #20
 8005fd4:	4928      	ldr	r1, [pc, #160]	; (8006078 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0xb4>)
 8005fd6:	f006 fe1a 	bl	800cc0e <HAL_UART_Transmit>
	struct tm t; // struct tm is defined in time.h
	int err = this->getSystemTime(t); // Ask the 9603N for the system time
 8005fda:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005fde:	4619      	mov	r1, r3
 8005fe0:	6878      	ldr	r0, [r7, #4]
 8005fe2:	f7fe fc15 	bl	8004810 <_ZN10IridiumSBD13getSystemTimeER2tm>
 8005fe6:	66f8      	str	r0, [r7, #108]	; 0x6c
	if (err == ISBD_SUCCESS) // Was it successful?
 8005fe8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d125      	bne.n	800603a <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0x76>
	    {
		char buf[61];
		sprintf(buf, "\r\n<< Iridium date/time is %d-%02d-%02d %02d:%02d:%02d\r\n",
				t.tm_year + 1900, t.tm_mon + 1, t.tm_mday, t.tm_hour, t.tm_min, t.tm_sec);
 8005fee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
		sprintf(buf, "\r\n<< Iridium date/time is %d-%02d-%02d %02d:%02d:%02d\r\n",
 8005ff0:	f203 756c 	addw	r5, r3, #1900	; 0x76c
				t.tm_year + 1900, t.tm_mon + 1, t.tm_mday, t.tm_hour, t.tm_min, t.tm_sec);
 8005ff4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
		sprintf(buf, "\r\n<< Iridium date/time is %d-%02d-%02d %02d:%02d:%02d\r\n",
 8005ff6:	1c5e      	adds	r6, r3, #1
 8005ff8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005ffa:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005ffc:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8005ffe:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8006000:	f107 0408 	add.w	r4, r7, #8
 8006004:	9003      	str	r0, [sp, #12]
 8006006:	9102      	str	r1, [sp, #8]
 8006008:	9201      	str	r2, [sp, #4]
 800600a:	9300      	str	r3, [sp, #0]
 800600c:	4633      	mov	r3, r6
 800600e:	462a      	mov	r2, r5
 8006010:	491a      	ldr	r1, [pc, #104]	; (800607c <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0xb8>)
 8006012:	4620      	mov	r0, r4
 8006014:	f00c fa5e 	bl	80124d4 <siprintf>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) buf, strlen(buf), HAL_MAX_DELAY);
 8006018:	687c      	ldr	r4, [r7, #4]
 800601a:	f107 0308 	add.w	r3, r7, #8
 800601e:	4618      	mov	r0, r3
 8006020:	f7fa f8f0 	bl	8000204 <strlen>
 8006024:	4603      	mov	r3, r0
 8006026:	b29a      	uxth	r2, r3
 8006028:	f107 0108 	add.w	r1, r7, #8
 800602c:	f04f 33ff 	mov.w	r3, #4294967295
 8006030:	4620      	mov	r0, r4
 8006032:	f006 fdec 	bl	800cc0e <HAL_UART_Transmit>
		return true;
 8006036:	2301      	movs	r3, #1
 8006038:	e019      	b.n	800606e <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0xaa>
	}

	else if (err == ISBD_NO_NETWORK) // Did it fail because the 9603N has not yet seen the network?
 800603a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800603c:	2b0c      	cmp	r3, #12
 800603e:	d108      	bne.n	8006052 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0x8e>
	     {
	  	 HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nNo network detected.\r\n", 28, HAL_MAX_DELAY);
 8006040:	6878      	ldr	r0, [r7, #4]
 8006042:	f04f 33ff 	mov.w	r3, #4294967295
 8006046:	221c      	movs	r2, #28
 8006048:	490d      	ldr	r1, [pc, #52]	; (8006080 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0xbc>)
 800604a:	f006 fde0 	bl	800cc0e <HAL_UART_Transmit>
	   	 return false;
 800604e:	2300      	movs	r3, #0
 8006050:	e00d      	b.n	800606e <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0xaa>
	}

	else
	    {
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nUnexpected Error ", 21, HAL_MAX_DELAY);
 8006052:	6878      	ldr	r0, [r7, #4]
 8006054:	f04f 33ff 	mov.w	r3, #4294967295
 8006058:	2215      	movs	r2, #21
 800605a:	490a      	ldr	r1, [pc, #40]	; (8006084 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0xc0>)
 800605c:	f006 fdd7 	bl	800cc0e <HAL_UART_Transmit>
		this->MRT_Iridium_ErrorMessage(err);
 8006060:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006062:	b2db      	uxtb	r3, r3
 8006064:	4619      	mov	r1, r3
 8006066:	6878      	ldr	r0, [r7, #4]
 8006068:	f7ff fef4 	bl	8005e54 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh>
		return false;
 800606c:	2300      	movs	r3, #0
	}
}
 800606e:	4618      	mov	r0, r3
 8006070:	3774      	adds	r7, #116	; 0x74
 8006072:	46bd      	mov	sp, r7
 8006074:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006076:	bf00      	nop
 8006078:	08018204 	.word	0x08018204
 800607c:	08018218 	.word	0x08018218
 8006080:	08018250 	.word	0x08018250
 8006084:	0801826c 	.word	0x0801826c

08006088 <_ZN10IridiumSBDC1ER7TwoWireh>:
      if (ringPin != -1)
         pinMode(ringPin, INPUT);
   }
   */

IridiumSBD(TwoWire &wirePort = MRT_IRIDIUM_I2C, uint8_t deviceAddress = 0x63)
 8006088:	b480      	push	{r7}
 800608a:	b085      	sub	sp, #20
 800608c:	af00      	add	r7, sp, #0
 800608e:	60f8      	str	r0, [r7, #12]
 8006090:	60b9      	str	r1, [r7, #8]
 8006092:	4613      	mov	r3, r2
 8006094:	71fb      	strb	r3, [r7, #7]
   {
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	2200      	movs	r2, #0
 800609a:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	2205      	movs	r2, #5
 80060a2:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	2201      	movs	r2, #1
 80060aa:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	2202      	movs	r2, #2
 80060b2:	f883 20de 	strb.w	r2, [r3, #222]	; 0xde
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	2204      	movs	r2, #4
 80060ba:	f883 20df 	strb.w	r2, [r3, #223]	; 0xdf
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	2208      	movs	r2, #8
 80060c2:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	2210      	movs	r2, #16
 80060ca:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	2220      	movs	r2, #32
 80060d2:	f883 20e2 	strb.w	r2, [r3, #226]	; 0xe2
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	2240      	movs	r2, #64	; 0x40
 80060da:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
      useSerial = false;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2200      	movs	r2, #0
 80060e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      wireport = &wirePort;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	68ba      	ldr	r2, [r7, #8]
 80060ea:	64da      	str	r2, [r3, #76]	; 0x4c
      deviceaddress = deviceAddress;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	79fa      	ldrb	r2, [r7, #7]
 80060f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      sbdixInterval = ISBD_USB_SBDIX_INTERVAL;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	221e      	movs	r2, #30
 80060f8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      atTimeout = ISBD_DEFAULT_AT_TIMEOUT;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	221e      	movs	r2, #30
 8006100:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
      sendReceiveTimeout = ISBD_DEFAULT_SENDRECEIVE_TIME;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800610a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
      startupTimeout = ISBD_STARTUP_MAX_TIME;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	22f0      	movs	r2, #240	; 0xf0
 8006112:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
      remainingMessages = -1;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	f04f 32ff 	mov.w	r2, #4294967295
 800611c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
      asleep = true;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	2201      	movs	r2, #1
 8006124:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
      reentrant = false;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	2200      	movs	r2, #0
 800612c:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
      sleepPin = -1;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	f04f 32ff 	mov.w	r2, #4294967295
 8006136:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
      sleepPinConfigured = false;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2200      	movs	r2, #0
 800613e:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
      ringPin = -1;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	f04f 32ff 	mov.w	r2, #4294967295
 8006148:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
      msstmWorkaroundRequested = false;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	2200      	movs	r2, #0
 8006150:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
      ringAlertsEnabled = true;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	2201      	movs	r2, #1
 8006158:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
      ringAsserted = false;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	2200      	movs	r2, #0
 8006160:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
      lastPowerOnTime = 0UL;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	2200      	movs	r2, #0
 8006168:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
      head = SBDRING;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	4a0d      	ldr	r2, [pc, #52]	; (80061a4 <_ZN10IridiumSBDC1ER7TwoWireh+0x11c>)
 8006170:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
      tail = SBDRING;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	4a0b      	ldr	r2, [pc, #44]	; (80061a4 <_ZN10IridiumSBDC1ER7TwoWireh+0x11c>)
 8006178:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
      nextChar = -1;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	f04f 32ff 	mov.w	r2, #4294967295
 8006182:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
      i2c_ser_buffer_tail = 0;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	2200      	movs	r2, #0
 800618a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      i2c_ser_buffer_head = 0;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	2200      	movs	r2, #0
 8006192:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
   }
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	4618      	mov	r0, r3
 800619a:	3714      	adds	r7, #20
 800619c:	46bd      	mov	sp, r7
 800619e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a2:	4770      	bx	lr
 80061a4:	08018798 	.word	0x08018798

080061a8 <MRT_Static_Iridium_Constructor>:
#endif

static IridiumSBD *E_T = NULL;


void MRT_Static_Iridium_Constructor(){
 80061a8:	b598      	push	{r3, r4, r7, lr}
 80061aa:	af00      	add	r7, sp, #0
	if (E_T==NULL){
 80061ac:	4b08      	ldr	r3, [pc, #32]	; (80061d0 <MRT_Static_Iridium_Constructor+0x28>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d10b      	bne.n	80061cc <MRT_Static_Iridium_Constructor+0x24>
		E_T = new IridiumSBD();
 80061b4:	20e4      	movs	r0, #228	; 0xe4
 80061b6:	f00a fbe1 	bl	801097c <_Znwj>
 80061ba:	4603      	mov	r3, r0
 80061bc:	461c      	mov	r4, r3
 80061be:	2263      	movs	r2, #99	; 0x63
 80061c0:	4904      	ldr	r1, [pc, #16]	; (80061d4 <MRT_Static_Iridium_Constructor+0x2c>)
 80061c2:	4620      	mov	r0, r4
 80061c4:	f7ff ff60 	bl	8006088 <_ZN10IridiumSBDC1ER7TwoWireh>
 80061c8:	4b01      	ldr	r3, [pc, #4]	; (80061d0 <MRT_Static_Iridium_Constructor+0x28>)
 80061ca:	601c      	str	r4, [r3, #0]
	}
}
 80061cc:	bf00      	nop
 80061ce:	bd98      	pop	{r3, r4, r7, pc}
 80061d0:	200002ec 	.word	0x200002ec
 80061d4:	200003a8 	.word	0x200003a8

080061d8 <MRT_Static_Iridium_Destructor>:

void MRT_Static_Iridium_Destructor(){
 80061d8:	b480      	push	{r7}
 80061da:	af00      	add	r7, sp, #0
	if (E_T!=NULL){
 80061dc:	4b05      	ldr	r3, [pc, #20]	; (80061f4 <MRT_Static_Iridium_Destructor+0x1c>)
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d002      	beq.n	80061ea <MRT_Static_Iridium_Destructor+0x12>
		E_T = NULL;
 80061e4:	4b03      	ldr	r3, [pc, #12]	; (80061f4 <MRT_Static_Iridium_Destructor+0x1c>)
 80061e6:	2200      	movs	r2, #0
 80061e8:	601a      	str	r2, [r3, #0]
	}
}
 80061ea:	bf00      	nop
 80061ec:	46bd      	mov	sp, r7
 80061ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f2:	4770      	bx	lr
 80061f4:	200002ec 	.word	0x200002ec

080061f8 <MRT_Static_Iridium_Setup>:


uint8_t MRT_Static_Iridium_Setup(UART_HandleTypeDef huart){
 80061f8:	b084      	sub	sp, #16
 80061fa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80061fc:	b08f      	sub	sp, #60	; 0x3c
 80061fe:	af0e      	add	r7, sp, #56	; 0x38
 8006200:	f107 0418 	add.w	r4, r7, #24
 8006204:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	MRT_Static_Iridium_Constructor();
 8006208:	f7ff ffce 	bl	80061a8 <MRT_Static_Iridium_Constructor>
	return E_T->MRT_Iridium_setup(huart);
 800620c:	4b0e      	ldr	r3, [pc, #56]	; (8006248 <MRT_Static_Iridium_Setup+0x50>)
 800620e:	681e      	ldr	r6, [r3, #0]
 8006210:	466d      	mov	r5, sp
 8006212:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8006216:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006218:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800621a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800621c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800621e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006220:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006222:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006226:	e885 0003 	stmia.w	r5, {r0, r1}
 800622a:	f107 0318 	add.w	r3, r7, #24
 800622e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006230:	4630      	mov	r0, r6
 8006232:	f7ff fca1 	bl	8005b78 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef>
 8006236:	4603      	mov	r3, r0
}
 8006238:	4618      	mov	r0, r3
 800623a:	3704      	adds	r7, #4
 800623c:	46bd      	mov	sp, r7
 800623e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8006242:	b004      	add	sp, #16
 8006244:	4770      	bx	lr
 8006246:	bf00      	nop
 8006248:	200002ec 	.word	0x200002ec

0800624c <MRT_Static_Iridium_Shutdown>:

bool MRT_Static_Iridium_Shutdown(void){
 800624c:	b580      	push	{r7, lr}
 800624e:	b082      	sub	sp, #8
 8006250:	af00      	add	r7, sp, #0
	bool b = E_T->MRT_Iridium_shutdown();
 8006252:	4b09      	ldr	r3, [pc, #36]	; (8006278 <MRT_Static_Iridium_Shutdown+0x2c>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4618      	mov	r0, r3
 8006258:	f7ff fd86 	bl	8005d68 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv>
 800625c:	4603      	mov	r3, r0
 800625e:	2b00      	cmp	r3, #0
 8006260:	bf14      	ite	ne
 8006262:	2301      	movne	r3, #1
 8006264:	2300      	moveq	r3, #0
 8006266:	71fb      	strb	r3, [r7, #7]
	MRT_Static_Iridium_Destructor();
 8006268:	f7ff ffb6 	bl	80061d8 <MRT_Static_Iridium_Destructor>
	return b;
 800626c:	79fb      	ldrb	r3, [r7, #7]
}
 800626e:	4618      	mov	r0, r3
 8006270:	3708      	adds	r7, #8
 8006272:	46bd      	mov	sp, r7
 8006274:	bd80      	pop	{r7, pc}
 8006276:	bf00      	nop
 8006278:	200002ec 	.word	0x200002ec

0800627c <MRT_Static_Iridium_getTime>:
bool MRT_Static_Iridium_NetworkAvailability(){
	return E_T->MRT_Iridium_NetworkAvailability();
}


bool MRT_Static_Iridium_getTime(void){
 800627c:	b580      	push	{r7, lr}
 800627e:	af00      	add	r7, sp, #0
	return E_T->MRT_Iridium_getTime();
 8006280:	4b06      	ldr	r3, [pc, #24]	; (800629c <MRT_Static_Iridium_getTime+0x20>)
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	4618      	mov	r0, r3
 8006286:	f7ff fe9d 	bl	8005fc4 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv>
 800628a:	4603      	mov	r3, r0
 800628c:	2b00      	cmp	r3, #0
 800628e:	bf14      	ite	ne
 8006290:	2301      	movne	r3, #1
 8006292:	2300      	moveq	r3, #0
 8006294:	b2db      	uxtb	r3, r3
}
 8006296:	4618      	mov	r0, r3
 8006298:	bd80      	pop	{r7, pc}
 800629a:	bf00      	nop
 800629c:	200002ec 	.word	0x200002ec

080062a0 <_ZN5Print5writeEPKc>:
  
    int getWriteError() { return write_error; }
    void clearWriteError() { setWriteError(0); }
  
    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
 80062a0:	b590      	push	{r4, r7, lr}
 80062a2:	b083      	sub	sp, #12
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
 80062a8:	6039      	str	r1, [r7, #0]
      if (str == NULL) return 0;
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d101      	bne.n	80062b4 <_ZN5Print5writeEPKc+0x14>
 80062b0:	2300      	movs	r3, #0
 80062b2:	e00d      	b.n	80062d0 <_ZN5Print5writeEPKc+0x30>
      return write((const uint8_t *)str, strlen(str));
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	3304      	adds	r3, #4
 80062ba:	681c      	ldr	r4, [r3, #0]
 80062bc:	6838      	ldr	r0, [r7, #0]
 80062be:	f7f9 ffa1 	bl	8000204 <strlen>
 80062c2:	4603      	mov	r3, r0
 80062c4:	461a      	mov	r2, r3
 80062c6:	6839      	ldr	r1, [r7, #0]
 80062c8:	6878      	ldr	r0, [r7, #4]
 80062ca:	47a0      	blx	r4
 80062cc:	4603      	mov	r3, r0
 80062ce:	bf00      	nop
    }
 80062d0:	4618      	mov	r0, r3
 80062d2:	370c      	adds	r7, #12
 80062d4:	46bd      	mov	sp, r7
 80062d6:	bd90      	pop	{r4, r7, pc}

080062d8 <_ZN5Print5writeEPKhj>:

// Public Methods //////////////////////////////////////////////////////////////

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b086      	sub	sp, #24
 80062dc:	af00      	add	r7, sp, #0
 80062de:	60f8      	str	r0, [r7, #12]
 80062e0:	60b9      	str	r1, [r7, #8]
 80062e2:	607a      	str	r2, [r7, #4]
  size_t n = 0;
 80062e4:	2300      	movs	r3, #0
 80062e6:	617b      	str	r3, [r7, #20]
  while (size--) {
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	1e5a      	subs	r2, r3, #1
 80062ec:	607a      	str	r2, [r7, #4]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	bf14      	ite	ne
 80062f2:	2301      	movne	r3, #1
 80062f4:	2300      	moveq	r3, #0
 80062f6:	b2db      	uxtb	r3, r3
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d00e      	beq.n	800631a <_ZN5Print5writeEPKhj+0x42>
    n += write(*buffer++);
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	681a      	ldr	r2, [r3, #0]
 8006302:	68bb      	ldr	r3, [r7, #8]
 8006304:	1c59      	adds	r1, r3, #1
 8006306:	60b9      	str	r1, [r7, #8]
 8006308:	781b      	ldrb	r3, [r3, #0]
 800630a:	4619      	mov	r1, r3
 800630c:	68f8      	ldr	r0, [r7, #12]
 800630e:	4790      	blx	r2
 8006310:	4602      	mov	r2, r0
 8006312:	697b      	ldr	r3, [r7, #20]
 8006314:	4413      	add	r3, r2
 8006316:	617b      	str	r3, [r7, #20]
  while (size--) {
 8006318:	e7e6      	b.n	80062e8 <_ZN5Print5writeEPKhj+0x10>
  }
  return n;
 800631a:	697b      	ldr	r3, [r7, #20]
}
 800631c:	4618      	mov	r0, r3
 800631e:	3718      	adds	r7, #24
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}

08006324 <_ZN5Print5printEPK19__FlashStringHelper>:

size_t Print::print(const __FlashStringHelper *ifsh)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b082      	sub	sp, #8
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
 800632c:	6039      	str	r1, [r7, #0]
  return print(reinterpret_cast<const char *>(ifsh));
 800632e:	6839      	ldr	r1, [r7, #0]
 8006330:	6878      	ldr	r0, [r7, #4]
 8006332:	f000 f805 	bl	8006340 <_ZN5Print5printEPKc>
 8006336:	4603      	mov	r3, r0
}
 8006338:	4618      	mov	r0, r3
 800633a:	3708      	adds	r7, #8
 800633c:	46bd      	mov	sp, r7
 800633e:	bd80      	pop	{r7, pc}

08006340 <_ZN5Print5printEPKc>:
{
  return write(s.c_str(), s.length());
}

size_t Print::print(const char str[])
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b082      	sub	sp, #8
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
 8006348:	6039      	str	r1, [r7, #0]
  return write(str);
 800634a:	6839      	ldr	r1, [r7, #0]
 800634c:	6878      	ldr	r0, [r7, #4]
 800634e:	f7ff ffa7 	bl	80062a0 <_ZN5Print5writeEPKc>
 8006352:	4603      	mov	r3, r0
}
 8006354:	4618      	mov	r0, r3
 8006356:	3708      	adds	r7, #8
 8006358:	46bd      	mov	sp, r7
 800635a:	bd80      	pop	{r7, pc}

0800635c <_ZN5PrintC1Ev>:
    Print() : write_error(0) {}
 800635c:	b480      	push	{r7}
 800635e:	b083      	sub	sp, #12
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
 8006364:	4a06      	ldr	r2, [pc, #24]	; (8006380 <_ZN5PrintC1Ev+0x24>)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	601a      	str	r2, [r3, #0]
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2200      	movs	r2, #0
 800636e:	605a      	str	r2, [r3, #4]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	4618      	mov	r0, r3
 8006374:	370c      	adds	r7, #12
 8006376:	46bd      	mov	sp, r7
 8006378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637c:	4770      	bx	lr
 800637e:	bf00      	nop
 8006380:	080187ac 	.word	0x080187ac

08006384 <_ZN6StreamC1Ev>:
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;
    virtual void flush() = 0;

    Stream() {_timeout=1000;}
 8006384:	b580      	push	{r7, lr}
 8006386:	b082      	sub	sp, #8
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	4618      	mov	r0, r3
 8006390:	f7ff ffe4 	bl	800635c <_ZN5PrintC1Ev>
 8006394:	4a05      	ldr	r2, [pc, #20]	; (80063ac <_ZN6StreamC1Ev+0x28>)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	601a      	str	r2, [r3, #0]
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80063a0:	609a      	str	r2, [r3, #8]
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	4618      	mov	r0, r3
 80063a6:	3708      	adds	r7, #8
 80063a8:	46bd      	mov	sp, r7
 80063aa:	bd80      	pop	{r7, pc}
 80063ac:	080187dc 	.word	0x080187dc

080063b0 <_ZN7TwoWireC1EP11I2C_TypeDef>:

#define FLAG_TIMEOUT ((int)0x1000)
#define LONG_TIMEOUT ((int)0x8000)

// Constructors ////////////////////////////////////////////////////////////////
TwoWire::TwoWire(I2C_TypeDef *twi)
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b082      	sub	sp, #8
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
 80063b8:	6039      	str	r1, [r7, #0]
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	4618      	mov	r0, r3
 80063be:	f7ff ffe1 	bl	8006384 <_ZN6StreamC1Ev>
 80063c2:	4a16      	ldr	r2, [pc, #88]	; (800641c <_ZN7TwoWireC1EP11I2C_TypeDef+0x6c>)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	601a      	str	r2, [r3, #0]
{
  I2cHandle.Instance = twi;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	683a      	ldr	r2, [r7, #0]
 80063cc:	63da      	str	r2, [r3, #60]	; 0x3c
  memset(rxBuffer, 0, BUFFER_LENGTH);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	3390      	adds	r3, #144	; 0x90
 80063d2:	2220      	movs	r2, #32
 80063d4:	2100      	movs	r1, #0
 80063d6:	4618      	mov	r0, r3
 80063d8:	f00a fd80 	bl	8010edc <memset>
  rxBufferIndex = 0;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2200      	movs	r2, #0
 80063e0:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  rxBufferLength = 0;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2200      	movs	r2, #0
 80063e8:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
  txAddress = 0;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2200      	movs	r2, #0
 80063f0:	741a      	strb	r2, [r3, #16]
  txBufferIndex = 0;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2200      	movs	r2, #0
 80063f6:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  txBufferLength = 0;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2200      	movs	r2, #0
 80063fe:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  transmitting = 0;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2200      	movs	r2, #0
 8006406:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
  defaultAddress = 0x00;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2200      	movs	r2, #0
 800640e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
}
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	4618      	mov	r0, r3
 8006416:	3708      	adds	r7, #8
 8006418:	46bd      	mov	sp, r7
 800641a:	bd80      	pop	{r7, pc}
 800641c:	080187bc 	.word	0x080187bc

08006420 <_ZN7TwoWire11requestFromEhhh>:
  I2cHandle.Init.NoStretchMode   = I2C_NOSTRETCH_DISABLE;
  HAL_I2C_Init(&I2cHandle);
}

uint8_t TwoWire::requestFrom(uint8_t address, uint8_t quantity, uint8_t sendStop)
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b086      	sub	sp, #24
 8006424:	af02      	add	r7, sp, #8
 8006426:	6078      	str	r0, [r7, #4]
 8006428:	4608      	mov	r0, r1
 800642a:	4611      	mov	r1, r2
 800642c:	461a      	mov	r2, r3
 800642e:	4603      	mov	r3, r0
 8006430:	70fb      	strb	r3, [r7, #3]
 8006432:	460b      	mov	r3, r1
 8006434:	70bb      	strb	r3, [r7, #2]
 8006436:	4613      	mov	r3, r2
 8006438:	707b      	strb	r3, [r7, #1]
  uint8_t ret_val;

  disableInterrupt();
 800643a:	6878      	ldr	r0, [r7, #4]
 800643c:	f000 fc24 	bl	8006c88 <_ZN7TwoWire16disableInterruptEv>

  // clamp to buffer length
  if(quantity > BUFFER_LENGTH){
 8006440:	78bb      	ldrb	r3, [r7, #2]
 8006442:	2b20      	cmp	r3, #32
 8006444:	d901      	bls.n	800644a <_ZN7TwoWire11requestFromEhhh+0x2a>
    quantity = BUFFER_LENGTH;
 8006446:	2320      	movs	r3, #32
 8006448:	70bb      	strb	r3, [r7, #2]
  }
  // perform blocking read into buffer
  int read = i2c_master_read((address << 1), (char *)rxBuffer, quantity, sendStop);
 800644a:	78fb      	ldrb	r3, [r7, #3]
 800644c:	005b      	lsls	r3, r3, #1
 800644e:	b2d9      	uxtb	r1, r3
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	f103 0290 	add.w	r2, r3, #144	; 0x90
 8006456:	78b8      	ldrb	r0, [r7, #2]
 8006458:	787b      	ldrb	r3, [r7, #1]
 800645a:	9300      	str	r3, [sp, #0]
 800645c:	4603      	mov	r3, r0
 800645e:	6878      	ldr	r0, [r7, #4]
 8006460:	f000 f9cf 	bl	8006802 <_ZN7TwoWire15i2c_master_readEhPchh>
 8006464:	60b8      	str	r0, [r7, #8]

  if(read < 0)
 8006466:	68bb      	ldr	r3, [r7, #8]
 8006468:	2b00      	cmp	r3, #0
 800646a:	da02      	bge.n	8006472 <_ZN7TwoWire11requestFromEhhh+0x52>
  {
    ret_val = 0;
 800646c:	2300      	movs	r3, #0
 800646e:	73fb      	strb	r3, [r7, #15]
 8006470:	e001      	b.n	8006476 <_ZN7TwoWire11requestFromEhhh+0x56>
  }else
  {
    ret_val = read;
 8006472:	68bb      	ldr	r3, [r7, #8]
 8006474:	73fb      	strb	r3, [r7, #15]
  }

  // set rx buffer iterator vars
  rxBufferIndex = 0;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2200      	movs	r2, #0
 800647a:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  rxBufferLength = ret_val;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	7bfa      	ldrb	r2, [r7, #15]
 8006482:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1

  enableInterrupt();
 8006486:	6878      	ldr	r0, [r7, #4]
 8006488:	f000 fbcc 	bl	8006c24 <_ZN7TwoWire15enableInterruptEv>

  return ret_val;
 800648c:	7bfb      	ldrb	r3, [r7, #15]
}
 800648e:	4618      	mov	r0, r3
 8006490:	3710      	adds	r7, #16
 8006492:	46bd      	mov	sp, r7
 8006494:	bd80      	pop	{r7, pc}

08006496 <_ZN7TwoWire11requestFromEhh>:

uint8_t TwoWire::requestFrom(uint8_t address, uint8_t quantity)
{
 8006496:	b580      	push	{r7, lr}
 8006498:	b082      	sub	sp, #8
 800649a:	af00      	add	r7, sp, #0
 800649c:	6078      	str	r0, [r7, #4]
 800649e:	460b      	mov	r3, r1
 80064a0:	70fb      	strb	r3, [r7, #3]
 80064a2:	4613      	mov	r3, r2
 80064a4:	70bb      	strb	r3, [r7, #2]
  return requestFrom((uint8_t)address, (uint8_t)quantity, (uint8_t)true);
 80064a6:	78ba      	ldrb	r2, [r7, #2]
 80064a8:	78f9      	ldrb	r1, [r7, #3]
 80064aa:	2301      	movs	r3, #1
 80064ac:	6878      	ldr	r0, [r7, #4]
 80064ae:	f7ff ffb7 	bl	8006420 <_ZN7TwoWire11requestFromEhhh>
 80064b2:	4603      	mov	r3, r0
}
 80064b4:	4618      	mov	r0, r3
 80064b6:	3708      	adds	r7, #8
 80064b8:	46bd      	mov	sp, r7
 80064ba:	bd80      	pop	{r7, pc}

080064bc <_ZN7TwoWire17beginTransmissionEh>:
{
  return requestFrom((uint8_t)address, (uint8_t)quantity, (uint8_t)sendStop);
}

void TwoWire::beginTransmission(uint8_t address)
{
 80064bc:	b480      	push	{r7}
 80064be:	b083      	sub	sp, #12
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
 80064c4:	460b      	mov	r3, r1
 80064c6:	70fb      	strb	r3, [r7, #3]
  // indicate that we are transmitting
  transmitting = 1;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2201      	movs	r2, #1
 80064cc:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
  // set address of targeted slave
  txAddress = address;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	78fa      	ldrb	r2, [r7, #3]
 80064d4:	741a      	strb	r2, [r3, #16]
  // reset tx buffer iterator vars
  txBufferIndex = 0;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2200      	movs	r2, #0
 80064da:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  txBufferLength = 0;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2200      	movs	r2, #0
 80064e2:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
}
 80064e6:	bf00      	nop
 80064e8:	370c      	adds	r7, #12
 80064ea:	46bd      	mov	sp, r7
 80064ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f0:	4770      	bx	lr

080064f2 <_ZN7TwoWire15endTransmissionEh>:
//  is very possible to leave the bus in a hung state if
//  no call to endTransmission(true) is made. Some I2C
//  devices will behave oddly if they do not see a STOP.
//
uint8_t TwoWire::endTransmission(uint8_t sendStop)
{
 80064f2:	b580      	push	{r7, lr}
 80064f4:	b086      	sub	sp, #24
 80064f6:	af02      	add	r7, sp, #8
 80064f8:	6078      	str	r0, [r7, #4]
 80064fa:	460b      	mov	r3, r1
 80064fc:	70fb      	strb	r3, [r7, #3]
  // transmit buffer (blocking)
  disableInterrupt();
 80064fe:	6878      	ldr	r0, [r7, #4]
 8006500:	f000 fbc2 	bl	8006c88 <_ZN7TwoWire16disableInterruptEv>

  int8_t ret = i2c_master_write((txAddress << 1), (const char *)txBuffer, txBufferLength, sendStop);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	7c1b      	ldrb	r3, [r3, #16]
 8006508:	0059      	lsls	r1, r3, #1
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	f103 0211 	add.w	r2, r3, #17
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8006516:	4618      	mov	r0, r3
 8006518:	78fb      	ldrb	r3, [r7, #3]
 800651a:	9300      	str	r3, [sp, #0]
 800651c:	4603      	mov	r3, r0
 800651e:	6878      	ldr	r0, [r7, #4]
 8006520:	f000 fa00 	bl	8006924 <_ZN7TwoWire16i2c_master_writeEiPKcii>
 8006524:	4603      	mov	r3, r0
 8006526:	73fb      	strb	r3, [r7, #15]
  // reset tx buffer iterator vars
  txBufferIndex = 0;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2200      	movs	r2, #0
 800652c:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  txBufferLength = 0;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2200      	movs	r2, #0
 8006534:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  // indicate that we are done transmitting
  transmitting = 0;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2200      	movs	r2, #0
 800653c:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33

  enableInterrupt();
 8006540:	6878      	ldr	r0, [r7, #4]
 8006542:	f000 fb6f 	bl	8006c24 <_ZN7TwoWire15enableInterruptEv>

  return ret;
 8006546:	7bfb      	ldrb	r3, [r7, #15]
}
 8006548:	4618      	mov	r0, r3
 800654a:	3710      	adds	r7, #16
 800654c:	46bd      	mov	sp, r7
 800654e:	bd80      	pop	{r7, pc}

08006550 <_ZN7TwoWire15endTransmissionEv>:

//  This provides backwards compatibility with the original
//  definition, and expected behaviour, of endTransmission
//
uint8_t TwoWire::endTransmission(void)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b082      	sub	sp, #8
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
  return endTransmission(true);
 8006558:	2101      	movs	r1, #1
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f7ff ffc9 	bl	80064f2 <_ZN7TwoWire15endTransmissionEh>
 8006560:	4603      	mov	r3, r0
}
 8006562:	4618      	mov	r0, r3
 8006564:	3708      	adds	r7, #8
 8006566:	46bd      	mov	sp, r7
 8006568:	bd80      	pop	{r7, pc}

0800656a <_ZN7TwoWire5writeEh>:

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(uint8_t data)
{
 800656a:	b580      	push	{r7, lr}
 800656c:	b082      	sub	sp, #8
 800656e:	af00      	add	r7, sp, #0
 8006570:	6078      	str	r0, [r7, #4]
 8006572:	460b      	mov	r3, r1
 8006574:	70fb      	strb	r3, [r7, #3]
  if(transmitting){
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 800657c:	2b00      	cmp	r3, #0
 800657e:	d01d      	beq.n	80065bc <_ZN7TwoWire5writeEh+0x52>
    // in master transmitter mode
    // don't bother if buffer is full
    if(txBufferLength >= BUFFER_LENGTH){
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8006586:	2b1f      	cmp	r3, #31
 8006588:	d901      	bls.n	800658e <_ZN7TwoWire5writeEh+0x24>
      return 0;
 800658a:	2300      	movs	r3, #0
 800658c:	e028      	b.n	80065e0 <_ZN7TwoWire5writeEh+0x76>
    }
    // put byte in tx buffer
    txBuffer[txBufferIndex] = data;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8006594:	4619      	mov	r1, r3
 8006596:	78fa      	ldrb	r2, [r7, #3]
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	440b      	add	r3, r1
 800659c:	745a      	strb	r2, [r3, #17]
    ++txBufferIndex;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80065a4:	3301      	adds	r3, #1
 80065a6:	b2da      	uxtb	r2, r3
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    // update amount in buffer
    txBufferLength = txBufferIndex;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 80065ba:	e010      	b.n	80065de <_ZN7TwoWire5writeEh+0x74>
  }else{
    // in slave send mode
  // transmit buffer (blocking)
    disableInterrupt();
 80065bc:	6878      	ldr	r0, [r7, #4]
 80065be:	f000 fb63 	bl	8006c88 <_ZN7TwoWire16disableInterruptEv>

    // reply to master
  i2c_slave_write((const char *)&data, 1);
 80065c2:	1cfb      	adds	r3, r7, #3
 80065c4:	2201      	movs	r2, #1
 80065c6:	4619      	mov	r1, r3
 80065c8:	6878      	ldr	r0, [r7, #4]
 80065ca:	f000 fa95 	bl	8006af8 <_ZN7TwoWire15i2c_slave_writeEPKci>

  enableInterrupt();
 80065ce:	6878      	ldr	r0, [r7, #4]
 80065d0:	f000 fb28 	bl	8006c24 <_ZN7TwoWire15enableInterruptEv>

  HAL_I2C_EnableListen_IT(&I2cHandle);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	333c      	adds	r3, #60	; 0x3c
 80065d8:	4618      	mov	r0, r3
 80065da:	f002 fe67 	bl	80092ac <HAL_I2C_EnableListen_IT>
  }
  return 1;
 80065de:	2301      	movs	r3, #1
}
 80065e0:	4618      	mov	r0, r3
 80065e2:	3708      	adds	r7, #8
 80065e4:	46bd      	mov	sp, r7
 80065e6:	bd80      	pop	{r7, pc}

080065e8 <_ZN7TwoWire5writeEPKhj>:

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(const uint8_t *data, size_t quantity)
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b086      	sub	sp, #24
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	60f8      	str	r0, [r7, #12]
 80065f0:	60b9      	str	r1, [r7, #8]
 80065f2:	607a      	str	r2, [r7, #4]
  if(transmitting){
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d013      	beq.n	8006626 <_ZN7TwoWire5writeEPKhj+0x3e>
  // in master transmitter mode
    for(size_t i = 0; i < quantity; ++i){
 80065fe:	2300      	movs	r3, #0
 8006600:	617b      	str	r3, [r7, #20]
 8006602:	697a      	ldr	r2, [r7, #20]
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	429a      	cmp	r2, r3
 8006608:	d21e      	bcs.n	8006648 <_ZN7TwoWire5writeEPKhj+0x60>
      write(data[i]);
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	68b9      	ldr	r1, [r7, #8]
 8006612:	697a      	ldr	r2, [r7, #20]
 8006614:	440a      	add	r2, r1
 8006616:	7812      	ldrb	r2, [r2, #0]
 8006618:	4611      	mov	r1, r2
 800661a:	68f8      	ldr	r0, [r7, #12]
 800661c:	4798      	blx	r3
    for(size_t i = 0; i < quantity; ++i){
 800661e:	697b      	ldr	r3, [r7, #20]
 8006620:	3301      	adds	r3, #1
 8006622:	617b      	str	r3, [r7, #20]
 8006624:	e7ed      	b.n	8006602 <_ZN7TwoWire5writeEPKhj+0x1a>
    }
  }else{
    // in slave send mode
    // reply to master
  disableInterrupt();
 8006626:	68f8      	ldr	r0, [r7, #12]
 8006628:	f000 fb2e 	bl	8006c88 <_ZN7TwoWire16disableInterruptEv>

  i2c_slave_write((const char *)data, quantity);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	461a      	mov	r2, r3
 8006630:	68b9      	ldr	r1, [r7, #8]
 8006632:	68f8      	ldr	r0, [r7, #12]
 8006634:	f000 fa60 	bl	8006af8 <_ZN7TwoWire15i2c_slave_writeEPKci>

  enableInterrupt();
 8006638:	68f8      	ldr	r0, [r7, #12]
 800663a:	f000 faf3 	bl	8006c24 <_ZN7TwoWire15enableInterruptEv>

  HAL_I2C_EnableListen_IT(&I2cHandle);
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	333c      	adds	r3, #60	; 0x3c
 8006642:	4618      	mov	r0, r3
 8006644:	f002 fe32 	bl	80092ac <HAL_I2C_EnableListen_IT>
  }
  return quantity;
 8006648:	687b      	ldr	r3, [r7, #4]
}
 800664a:	4618      	mov	r0, r3
 800664c:	3718      	adds	r7, #24
 800664e:	46bd      	mov	sp, r7
 8006650:	bd80      	pop	{r7, pc}

08006652 <_ZN7TwoWire9availableEv>:

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::available(void)
{
 8006652:	b480      	push	{r7}
 8006654:	b083      	sub	sp, #12
 8006656:	af00      	add	r7, sp, #0
 8006658:	6078      	str	r0, [r7, #4]
  return rxBufferLength - rxBufferIndex;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8006660:	b2db      	uxtb	r3, r3
 8006662:	461a      	mov	r2, r3
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 800666a:	b2db      	uxtb	r3, r3
 800666c:	1ad3      	subs	r3, r2, r3
}
 800666e:	4618      	mov	r0, r3
 8006670:	370c      	adds	r7, #12
 8006672:	46bd      	mov	sp, r7
 8006674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006678:	4770      	bx	lr

0800667a <_ZN7TwoWire4readEv>:

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::read(void)
{
 800667a:	b480      	push	{r7}
 800667c:	b085      	sub	sp, #20
 800667e:	af00      	add	r7, sp, #0
 8006680:	6078      	str	r0, [r7, #4]
  int value = -1;
 8006682:	f04f 33ff 	mov.w	r3, #4294967295
 8006686:	60fb      	str	r3, [r7, #12]

  // get each successive byte on each call
  if(rxBufferIndex < rxBufferLength){
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 800668e:	b2da      	uxtb	r2, r3
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8006696:	b2db      	uxtb	r3, r3
 8006698:	429a      	cmp	r2, r3
 800669a:	bf34      	ite	cc
 800669c:	2301      	movcc	r3, #1
 800669e:	2300      	movcs	r3, #0
 80066a0:	b2db      	uxtb	r3, r3
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d012      	beq.n	80066cc <_ZN7TwoWire4readEv+0x52>
    value = rxBuffer[rxBufferIndex];
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 80066ac:	b2db      	uxtb	r3, r3
 80066ae:	461a      	mov	r2, r3
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	4413      	add	r3, r2
 80066b4:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 80066b8:	60fb      	str	r3, [r7, #12]
    ++rxBufferIndex;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 80066c0:	b2db      	uxtb	r3, r3
 80066c2:	3301      	adds	r3, #1
 80066c4:	b2da      	uxtb	r2, r3
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  }

  return value;
 80066cc:	68fb      	ldr	r3, [r7, #12]
}
 80066ce:	4618      	mov	r0, r3
 80066d0:	3714      	adds	r7, #20
 80066d2:	46bd      	mov	sp, r7
 80066d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d8:	4770      	bx	lr

080066da <_ZN7TwoWire4peekEv>:

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::peek(void)
{
 80066da:	b480      	push	{r7}
 80066dc:	b085      	sub	sp, #20
 80066de:	af00      	add	r7, sp, #0
 80066e0:	6078      	str	r0, [r7, #4]
  int value = -1;
 80066e2:	f04f 33ff 	mov.w	r3, #4294967295
 80066e6:	60fb      	str	r3, [r7, #12]

  if(rxBufferIndex < rxBufferLength){
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 80066ee:	b2da      	uxtb	r2, r3
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80066f6:	b2db      	uxtb	r3, r3
 80066f8:	429a      	cmp	r2, r3
 80066fa:	bf34      	ite	cc
 80066fc:	2301      	movcc	r3, #1
 80066fe:	2300      	movcs	r3, #0
 8006700:	b2db      	uxtb	r3, r3
 8006702:	2b00      	cmp	r3, #0
 8006704:	d009      	beq.n	800671a <_ZN7TwoWire4peekEv+0x40>
    value = rxBuffer[rxBufferIndex];
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 800670c:	b2db      	uxtb	r3, r3
 800670e:	461a      	mov	r2, r3
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	4413      	add	r3, r2
 8006714:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8006718:	60fb      	str	r3, [r7, #12]
  }

  return value;
 800671a:	68fb      	ldr	r3, [r7, #12]
}
 800671c:	4618      	mov	r0, r3
 800671e:	3714      	adds	r7, #20
 8006720:	46bd      	mov	sp, r7
 8006722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006726:	4770      	bx	lr

08006728 <_ZN7TwoWire5flushEv>:

void TwoWire::flush(void)
{
 8006728:	b480      	push	{r7}
 800672a:	b083      	sub	sp, #12
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
  // XXX: to be implemented.
}
 8006730:	bf00      	nop
 8006732:	370c      	adds	r7, #12
 8006734:	46bd      	mov	sp, r7
 8006736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673a:	4770      	bx	lr

0800673c <_ZN7TwoWire16i2c_master_startEv>:
{
  user_onRequest = function;
}

int TwoWire::i2c_master_start()
{
 800673c:	b480      	push	{r7}
 800673e:	b085      	sub	sp, #20
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
    I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006748:	60bb      	str	r3, [r7, #8]

    int timeout;

    // Clear Acknowledge failure flag
    __HAL_I2C_CLEAR_FLAG(&I2cHandle, I2C_FLAG_AF);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800674e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006752:	615a      	str	r2, [r3, #20]

    // Wait the STOP condition has been previously correctly sent
  // This timeout can be avoid in some specific cases by simply clearing the STOP bit
    timeout = FLAG_TIMEOUT;
 8006754:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006758:	60fb      	str	r3, [r7, #12]
    while ((i2c->CR1 & I2C_CR1_STOP) == I2C_CR1_STOP) {
 800675a:	68bb      	ldr	r3, [r7, #8]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006762:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006766:	bf0c      	ite	eq
 8006768:	2301      	moveq	r3, #1
 800676a:	2300      	movne	r3, #0
 800676c:	b2db      	uxtb	r3, r3
 800676e:	2b00      	cmp	r3, #0
 8006770:	d00b      	beq.n	800678a <_ZN7TwoWire16i2c_master_startEv+0x4e>
        if ((timeout--) == 0) {
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	1e5a      	subs	r2, r3, #1
 8006776:	60fa      	str	r2, [r7, #12]
 8006778:	2b00      	cmp	r3, #0
 800677a:	bf0c      	ite	eq
 800677c:	2301      	moveq	r3, #1
 800677e:	2300      	movne	r3, #0
 8006780:	b2db      	uxtb	r3, r3
 8006782:	2b00      	cmp	r3, #0
 8006784:	d0e9      	beq.n	800675a <_ZN7TwoWire16i2c_master_startEv+0x1e>
            return 1;
 8006786:	2301      	movs	r3, #1
 8006788:	e021      	b.n	80067ce <_ZN7TwoWire16i2c_master_startEv+0x92>
        }
    }

    // Generate the START condition
    i2c->CR1 |= I2C_CR1_START;
 800678a:	68bb      	ldr	r3, [r7, #8]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006792:	68bb      	ldr	r3, [r7, #8]
 8006794:	601a      	str	r2, [r3, #0]

    // Wait the START condition has been correctly sent
    timeout = FLAG_TIMEOUT;
 8006796:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800679a:	60fb      	str	r3, [r7, #12]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_SB) == RESET) {
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067a0:	695b      	ldr	r3, [r3, #20]
 80067a2:	f003 0301 	and.w	r3, r3, #1
 80067a6:	2b01      	cmp	r3, #1
 80067a8:	bf14      	ite	ne
 80067aa:	2301      	movne	r3, #1
 80067ac:	2300      	moveq	r3, #0
 80067ae:	b2db      	uxtb	r3, r3
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d00b      	beq.n	80067cc <_ZN7TwoWire16i2c_master_startEv+0x90>
        if ((timeout--) == 0) {
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	1e5a      	subs	r2, r3, #1
 80067b8:	60fa      	str	r2, [r7, #12]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	bf0c      	ite	eq
 80067be:	2301      	moveq	r3, #1
 80067c0:	2300      	movne	r3, #0
 80067c2:	b2db      	uxtb	r3, r3
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d0e9      	beq.n	800679c <_ZN7TwoWire16i2c_master_startEv+0x60>
            return 1;
 80067c8:	2301      	movs	r3, #1
 80067ca:	e000      	b.n	80067ce <_ZN7TwoWire16i2c_master_startEv+0x92>
        }
    }

    return 0;
 80067cc:	2300      	movs	r3, #0
}
 80067ce:	4618      	mov	r0, r3
 80067d0:	3714      	adds	r7, #20
 80067d2:	46bd      	mov	sp, r7
 80067d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d8:	4770      	bx	lr

080067da <_ZN7TwoWire15i2c_master_stopEv>:

int TwoWire::i2c_master_stop()
{
 80067da:	b480      	push	{r7}
 80067dc:	b085      	sub	sp, #20
 80067de:	af00      	add	r7, sp, #0
 80067e0:	6078      	str	r0, [r7, #4]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067e6:	60fb      	str	r3, [r7, #12]

    // Generate the STOP condition
    i2c->CR1 |= I2C_CR1_STOP;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	601a      	str	r2, [r3, #0]

    return 0;
 80067f4:	2300      	movs	r3, #0
}
 80067f6:	4618      	mov	r0, r3
 80067f8:	3714      	adds	r7, #20
 80067fa:	46bd      	mov	sp, r7
 80067fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006800:	4770      	bx	lr

08006802 <_ZN7TwoWire15i2c_master_readEhPchh>:

int TwoWire::i2c_master_read(uint8_t address, char *data, uint8_t length, uint8_t stop)
{
 8006802:	b580      	push	{r7, lr}
 8006804:	b08a      	sub	sp, #40	; 0x28
 8006806:	af00      	add	r7, sp, #0
 8006808:	60f8      	str	r0, [r7, #12]
 800680a:	607a      	str	r2, [r7, #4]
 800680c:	461a      	mov	r2, r3
 800680e:	460b      	mov	r3, r1
 8006810:	72fb      	strb	r3, [r7, #11]
 8006812:	4613      	mov	r3, r2
 8006814:	72bb      	strb	r3, [r7, #10]
    I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800681a:	61fb      	str	r3, [r7, #28]
    int timeout;
    int count;
    int value;
    int ret;

    i2c_master_start();
 800681c:	68f8      	ldr	r0, [r7, #12]
 800681e:	f7ff ff8d 	bl	800673c <_ZN7TwoWire16i2c_master_startEv>

    // Wait until SB flag is set
    timeout = FLAG_TIMEOUT;
 8006822:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006826:	627b      	str	r3, [r7, #36]	; 0x24
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_SB) == RESET) {
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800682c:	695b      	ldr	r3, [r3, #20]
 800682e:	f003 0301 	and.w	r3, r3, #1
 8006832:	2b01      	cmp	r3, #1
 8006834:	bf14      	ite	ne
 8006836:	2301      	movne	r3, #1
 8006838:	2300      	moveq	r3, #0
 800683a:	b2db      	uxtb	r3, r3
 800683c:	2b00      	cmp	r3, #0
 800683e:	d008      	beq.n	8006852 <_ZN7TwoWire15i2c_master_readEhPchh+0x50>
        timeout--;
 8006840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006842:	3b01      	subs	r3, #1
 8006844:	627b      	str	r3, [r7, #36]	; 0x24
        if (timeout == 0) {
 8006846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006848:	2b00      	cmp	r3, #0
 800684a:	d1ed      	bne.n	8006828 <_ZN7TwoWire15i2c_master_readEhPchh+0x26>
            return -1;
 800684c:	f04f 33ff 	mov.w	r3, #4294967295
 8006850:	e064      	b.n	800691c <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
        }
    }

    i2c->DR = __HAL_I2C_7BIT_ADD_READ(address);
 8006852:	7afb      	ldrb	r3, [r7, #11]
 8006854:	f043 0301 	orr.w	r3, r3, #1
 8006858:	b2db      	uxtb	r3, r3
 800685a:	461a      	mov	r2, r3
 800685c:	69fb      	ldr	r3, [r7, #28]
 800685e:	611a      	str	r2, [r3, #16]

    // Wait address is acknowledged
    timeout = FLAG_TIMEOUT;
 8006860:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006864:	627b      	str	r3, [r7, #36]	; 0x24
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_ADDR) == RESET) {
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800686a:	695b      	ldr	r3, [r3, #20]
 800686c:	f003 0302 	and.w	r3, r3, #2
 8006870:	2b02      	cmp	r3, #2
 8006872:	bf14      	ite	ne
 8006874:	2301      	movne	r3, #1
 8006876:	2300      	moveq	r3, #0
 8006878:	b2db      	uxtb	r3, r3
 800687a:	2b00      	cmp	r3, #0
 800687c:	d008      	beq.n	8006890 <_ZN7TwoWire15i2c_master_readEhPchh+0x8e>
        timeout--;
 800687e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006880:	3b01      	subs	r3, #1
 8006882:	627b      	str	r3, [r7, #36]	; 0x24
        if (timeout == 0) {
 8006884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006886:	2b00      	cmp	r3, #0
 8006888:	d1ed      	bne.n	8006866 <_ZN7TwoWire15i2c_master_readEhPchh+0x64>
            return -1;
 800688a:	f04f 33ff 	mov.w	r3, #4294967295
 800688e:	e045      	b.n	800691c <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
        }
    }
    __HAL_I2C_CLEAR_ADDRFLAG(&I2cHandle);
 8006890:	2300      	movs	r3, #0
 8006892:	613b      	str	r3, [r7, #16]
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006898:	695b      	ldr	r3, [r3, #20]
 800689a:	613b      	str	r3, [r7, #16]
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068a0:	699b      	ldr	r3, [r3, #24]
 80068a2:	613b      	str	r3, [r7, #16]
 80068a4:	693b      	ldr	r3, [r7, #16]

    // Read all bytes except last one
    for (count = 0; count < (length - 1); count++) {
 80068a6:	2300      	movs	r3, #0
 80068a8:	623b      	str	r3, [r7, #32]
 80068aa:	7abb      	ldrb	r3, [r7, #10]
 80068ac:	3b01      	subs	r3, #1
 80068ae:	6a3a      	ldr	r2, [r7, #32]
 80068b0:	429a      	cmp	r2, r3
 80068b2:	da17      	bge.n	80068e4 <_ZN7TwoWire15i2c_master_readEhPchh+0xe2>
        ret = i2c_master_byte_read(&value, 0);
 80068b4:	f107 0314 	add.w	r3, r7, #20
 80068b8:	2200      	movs	r2, #0
 80068ba:	4619      	mov	r1, r3
 80068bc:	68f8      	ldr	r0, [r7, #12]
 80068be:	f000 f8a4 	bl	8006a0a <_ZN7TwoWire20i2c_master_byte_readEPii>
 80068c2:	61b8      	str	r0, [r7, #24]
        if(ret)
 80068c4:	69bb      	ldr	r3, [r7, #24]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d002      	beq.n	80068d0 <_ZN7TwoWire15i2c_master_readEhPchh+0xce>
        {
          return -1;
 80068ca:	f04f 33ff 	mov.w	r3, #4294967295
 80068ce:	e025      	b.n	800691c <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
        }
        data[count] = (char)value;
 80068d0:	6979      	ldr	r1, [r7, #20]
 80068d2:	6a3b      	ldr	r3, [r7, #32]
 80068d4:	687a      	ldr	r2, [r7, #4]
 80068d6:	4413      	add	r3, r2
 80068d8:	b2ca      	uxtb	r2, r1
 80068da:	701a      	strb	r2, [r3, #0]
    for (count = 0; count < (length - 1); count++) {
 80068dc:	6a3b      	ldr	r3, [r7, #32]
 80068de:	3301      	adds	r3, #1
 80068e0:	623b      	str	r3, [r7, #32]
 80068e2:	e7e2      	b.n	80068aa <_ZN7TwoWire15i2c_master_readEhPchh+0xa8>
    }

    // If not repeated start, send stop.
    // Warning: must be done BEFORE the data is read.
    if (stop) {
 80068e4:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d002      	beq.n	80068f2 <_ZN7TwoWire15i2c_master_readEhPchh+0xf0>
        i2c_master_stop();
 80068ec:	68f8      	ldr	r0, [r7, #12]
 80068ee:	f7ff ff74 	bl	80067da <_ZN7TwoWire15i2c_master_stopEv>
    }

    // Read the last byte
    ret = i2c_master_byte_read(&value, 1);
 80068f2:	f107 0314 	add.w	r3, r7, #20
 80068f6:	2201      	movs	r2, #1
 80068f8:	4619      	mov	r1, r3
 80068fa:	68f8      	ldr	r0, [r7, #12]
 80068fc:	f000 f885 	bl	8006a0a <_ZN7TwoWire20i2c_master_byte_readEPii>
 8006900:	61b8      	str	r0, [r7, #24]
    if(ret)
 8006902:	69bb      	ldr	r3, [r7, #24]
 8006904:	2b00      	cmp	r3, #0
 8006906:	d002      	beq.n	800690e <_ZN7TwoWire15i2c_master_readEhPchh+0x10c>
    {
      return -1;
 8006908:	f04f 33ff 	mov.w	r3, #4294967295
 800690c:	e006      	b.n	800691c <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
    }
    data[count] = (char)value;
 800690e:	6979      	ldr	r1, [r7, #20]
 8006910:	6a3b      	ldr	r3, [r7, #32]
 8006912:	687a      	ldr	r2, [r7, #4]
 8006914:	4413      	add	r3, r2
 8006916:	b2ca      	uxtb	r2, r1
 8006918:	701a      	strb	r2, [r3, #0]

    return length;
 800691a:	7abb      	ldrb	r3, [r7, #10]
}
 800691c:	4618      	mov	r0, r3
 800691e:	3728      	adds	r7, #40	; 0x28
 8006920:	46bd      	mov	sp, r7
 8006922:	bd80      	pop	{r7, pc}

08006924 <_ZN7TwoWire16i2c_master_writeEiPKcii>:

int TwoWire::i2c_master_write(int address, const char *data, int length, int stop)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b088      	sub	sp, #32
 8006928:	af00      	add	r7, sp, #0
 800692a:	60f8      	str	r0, [r7, #12]
 800692c:	60b9      	str	r1, [r7, #8]
 800692e:	607a      	str	r2, [r7, #4]
 8006930:	603b      	str	r3, [r7, #0]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006936:	617b      	str	r3, [r7, #20]
    int timeout;
    int count;

    i2c_master_start();
 8006938:	68f8      	ldr	r0, [r7, #12]
 800693a:	f7ff feff 	bl	800673c <_ZN7TwoWire16i2c_master_startEv>

    // Wait until SB flag is set
    timeout = FLAG_TIMEOUT;
 800693e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006942:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_SB) == RESET) {
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006948:	695b      	ldr	r3, [r3, #20]
 800694a:	f003 0301 	and.w	r3, r3, #1
 800694e:	2b01      	cmp	r3, #1
 8006950:	bf14      	ite	ne
 8006952:	2301      	movne	r3, #1
 8006954:	2300      	moveq	r3, #0
 8006956:	b2db      	uxtb	r3, r3
 8006958:	2b00      	cmp	r3, #0
 800695a:	d007      	beq.n	800696c <_ZN7TwoWire16i2c_master_writeEiPKcii+0x48>
        timeout--;
 800695c:	69fb      	ldr	r3, [r7, #28]
 800695e:	3b01      	subs	r3, #1
 8006960:	61fb      	str	r3, [r7, #28]
        if (timeout == 0) {
 8006962:	69fb      	ldr	r3, [r7, #28]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d1ed      	bne.n	8006944 <_ZN7TwoWire16i2c_master_writeEiPKcii+0x20>
            return 4;
 8006968:	2304      	movs	r3, #4
 800696a:	e04a      	b.n	8006a02 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xde>
        }
    }

    i2c->DR = __HAL_I2C_7BIT_ADD_WRITE(address);
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	b2db      	uxtb	r3, r3
 8006970:	f003 02fe 	and.w	r2, r3, #254	; 0xfe
 8006974:	697b      	ldr	r3, [r7, #20]
 8006976:	611a      	str	r2, [r3, #16]

    // Wait address is acknowledged
    timeout = FLAG_TIMEOUT;
 8006978:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800697c:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_ADDR) == RESET) {
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006982:	695b      	ldr	r3, [r3, #20]
 8006984:	f003 0302 	and.w	r3, r3, #2
 8006988:	2b02      	cmp	r3, #2
 800698a:	bf14      	ite	ne
 800698c:	2301      	movne	r3, #1
 800698e:	2300      	moveq	r3, #0
 8006990:	b2db      	uxtb	r3, r3
 8006992:	2b00      	cmp	r3, #0
 8006994:	d007      	beq.n	80069a6 <_ZN7TwoWire16i2c_master_writeEiPKcii+0x82>
        timeout--;
 8006996:	69fb      	ldr	r3, [r7, #28]
 8006998:	3b01      	subs	r3, #1
 800699a:	61fb      	str	r3, [r7, #28]
        if (timeout == 0) {
 800699c:	69fb      	ldr	r3, [r7, #28]
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d1ed      	bne.n	800697e <_ZN7TwoWire16i2c_master_writeEiPKcii+0x5a>
            return 2;
 80069a2:	2302      	movs	r3, #2
 80069a4:	e02d      	b.n	8006a02 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xde>
        }
    }
    __HAL_I2C_CLEAR_ADDRFLAG(&I2cHandle);
 80069a6:	2300      	movs	r3, #0
 80069a8:	613b      	str	r3, [r7, #16]
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069ae:	695b      	ldr	r3, [r3, #20]
 80069b0:	613b      	str	r3, [r7, #16]
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069b6:	699b      	ldr	r3, [r3, #24]
 80069b8:	613b      	str	r3, [r7, #16]
 80069ba:	693b      	ldr	r3, [r7, #16]

    for (count = 0; count < length; count++) {
 80069bc:	2300      	movs	r3, #0
 80069be:	61bb      	str	r3, [r7, #24]
 80069c0:	69ba      	ldr	r2, [r7, #24]
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	429a      	cmp	r2, r3
 80069c6:	da15      	bge.n	80069f4 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xd0>
        if (i2c_master_byte_write(data[count]) != 1) {
 80069c8:	69bb      	ldr	r3, [r7, #24]
 80069ca:	687a      	ldr	r2, [r7, #4]
 80069cc:	4413      	add	r3, r2
 80069ce:	781b      	ldrb	r3, [r3, #0]
 80069d0:	4619      	mov	r1, r3
 80069d2:	68f8      	ldr	r0, [r7, #12]
 80069d4:	f000 f85a 	bl	8006a8c <_ZN7TwoWire21i2c_master_byte_writeEi>
 80069d8:	4603      	mov	r3, r0
 80069da:	2b01      	cmp	r3, #1
 80069dc:	bf14      	ite	ne
 80069de:	2301      	movne	r3, #1
 80069e0:	2300      	moveq	r3, #0
 80069e2:	b2db      	uxtb	r3, r3
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d001      	beq.n	80069ec <_ZN7TwoWire16i2c_master_writeEiPKcii+0xc8>
            return 3;
 80069e8:	2303      	movs	r3, #3
 80069ea:	e00a      	b.n	8006a02 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xde>
    for (count = 0; count < length; count++) {
 80069ec:	69bb      	ldr	r3, [r7, #24]
 80069ee:	3301      	adds	r3, #1
 80069f0:	61bb      	str	r3, [r7, #24]
 80069f2:	e7e5      	b.n	80069c0 <_ZN7TwoWire16i2c_master_writeEiPKcii+0x9c>
        }
    }

    // If not repeated start, send stop.
    if (stop) {
 80069f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d002      	beq.n	8006a00 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xdc>
        i2c_master_stop();
 80069fa:	68f8      	ldr	r0, [r7, #12]
 80069fc:	f7ff feed 	bl	80067da <_ZN7TwoWire15i2c_master_stopEv>
    }

    return 0;
 8006a00:	2300      	movs	r3, #0
}
 8006a02:	4618      	mov	r0, r3
 8006a04:	3720      	adds	r7, #32
 8006a06:	46bd      	mov	sp, r7
 8006a08:	bd80      	pop	{r7, pc}

08006a0a <_ZN7TwoWire20i2c_master_byte_readEPii>:

int TwoWire::i2c_master_byte_read(int *value, int last)
{
 8006a0a:	b480      	push	{r7}
 8006a0c:	b087      	sub	sp, #28
 8006a0e:	af00      	add	r7, sp, #0
 8006a10:	60f8      	str	r0, [r7, #12]
 8006a12:	60b9      	str	r1, [r7, #8]
 8006a14:	607a      	str	r2, [r7, #4]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a1a:	613b      	str	r3, [r7, #16]
    int timeout;

    if (last) {
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d006      	beq.n	8006a30 <_ZN7TwoWire20i2c_master_byte_readEPii+0x26>
        // Don't acknowledge the last byte
        i2c->CR1 &= ~I2C_CR1_ACK;
 8006a22:	693b      	ldr	r3, [r7, #16]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006a2a:	693b      	ldr	r3, [r7, #16]
 8006a2c:	601a      	str	r2, [r3, #0]
 8006a2e:	e005      	b.n	8006a3c <_ZN7TwoWire20i2c_master_byte_readEPii+0x32>
    } else {
        // Acknowledge the byte
        i2c->CR1 |= I2C_CR1_ACK;
 8006a30:	693b      	ldr	r3, [r7, #16]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006a38:	693b      	ldr	r3, [r7, #16]
 8006a3a:	601a      	str	r2, [r3, #0]
    }

    // Wait until the byte is received
    timeout = FLAG_TIMEOUT;
 8006a3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006a40:	617b      	str	r3, [r7, #20]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_RXNE) == RESET) {
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a46:	695b      	ldr	r3, [r3, #20]
 8006a48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a4c:	2b40      	cmp	r3, #64	; 0x40
 8006a4e:	bf14      	ite	ne
 8006a50:	2301      	movne	r3, #1
 8006a52:	2300      	moveq	r3, #0
 8006a54:	b2db      	uxtb	r3, r3
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d00c      	beq.n	8006a74 <_ZN7TwoWire20i2c_master_byte_readEPii+0x6a>
        if ((timeout--) == 0) {
 8006a5a:	697b      	ldr	r3, [r7, #20]
 8006a5c:	1e5a      	subs	r2, r3, #1
 8006a5e:	617a      	str	r2, [r7, #20]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	bf0c      	ite	eq
 8006a64:	2301      	moveq	r3, #1
 8006a66:	2300      	movne	r3, #0
 8006a68:	b2db      	uxtb	r3, r3
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d0e9      	beq.n	8006a42 <_ZN7TwoWire20i2c_master_byte_readEPii+0x38>
            return -1;
 8006a6e:	f04f 33ff 	mov.w	r3, #4294967295
 8006a72:	e005      	b.n	8006a80 <_ZN7TwoWire20i2c_master_byte_readEPii+0x76>
        }
    }

    *value = (int)i2c->DR;
 8006a74:	693b      	ldr	r3, [r7, #16]
 8006a76:	691b      	ldr	r3, [r3, #16]
 8006a78:	461a      	mov	r2, r3
 8006a7a:	68bb      	ldr	r3, [r7, #8]
 8006a7c:	601a      	str	r2, [r3, #0]

    return 0;
 8006a7e:	2300      	movs	r3, #0
}
 8006a80:	4618      	mov	r0, r3
 8006a82:	371c      	adds	r7, #28
 8006a84:	46bd      	mov	sp, r7
 8006a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8a:	4770      	bx	lr

08006a8c <_ZN7TwoWire21i2c_master_byte_writeEi>:

int TwoWire::i2c_master_byte_write(int data)
{
 8006a8c:	b480      	push	{r7}
 8006a8e:	b085      	sub	sp, #20
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
 8006a94:	6039      	str	r1, [r7, #0]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a9a:	60bb      	str	r3, [r7, #8]
    int timeout;

    i2c->DR = (uint8_t)data;
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	b2db      	uxtb	r3, r3
 8006aa0:	461a      	mov	r2, r3
 8006aa2:	68bb      	ldr	r3, [r7, #8]
 8006aa4:	611a      	str	r2, [r3, #16]

    // Wait until the byte is transmitted
    timeout = FLAG_TIMEOUT;
 8006aa6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006aaa:	60fb      	str	r3, [r7, #12]
    while ((__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_TXE) == RESET) &&
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ab0:	695b      	ldr	r3, [r3, #20]
 8006ab2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ab6:	2b80      	cmp	r3, #128	; 0x80
 8006ab8:	d008      	beq.n	8006acc <_ZN7TwoWire21i2c_master_byte_writeEi+0x40>
            (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_BTF) == RESET)) {
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006abe:	695b      	ldr	r3, [r3, #20]
 8006ac0:	f003 0304 	and.w	r3, r3, #4
    while ((__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_TXE) == RESET) &&
 8006ac4:	2b04      	cmp	r3, #4
 8006ac6:	d001      	beq.n	8006acc <_ZN7TwoWire21i2c_master_byte_writeEi+0x40>
 8006ac8:	2301      	movs	r3, #1
 8006aca:	e000      	b.n	8006ace <_ZN7TwoWire21i2c_master_byte_writeEi+0x42>
 8006acc:	2300      	movs	r3, #0
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d00b      	beq.n	8006aea <_ZN7TwoWire21i2c_master_byte_writeEi+0x5e>
        if ((timeout--) == 0) {
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	1e5a      	subs	r2, r3, #1
 8006ad6:	60fa      	str	r2, [r7, #12]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	bf0c      	ite	eq
 8006adc:	2301      	moveq	r3, #1
 8006ade:	2300      	movne	r3, #0
 8006ae0:	b2db      	uxtb	r3, r3
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d0e2      	beq.n	8006aac <_ZN7TwoWire21i2c_master_byte_writeEi+0x20>
            return 0;
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	e000      	b.n	8006aec <_ZN7TwoWire21i2c_master_byte_writeEi+0x60>
        }
    }

    return 1;
 8006aea:	2301      	movs	r3, #1
}
 8006aec:	4618      	mov	r0, r3
 8006aee:	3714      	adds	r7, #20
 8006af0:	46bd      	mov	sp, r7
 8006af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af6:	4770      	bx	lr

08006af8 <_ZN7TwoWire15i2c_slave_writeEPKci>:

int TwoWire::i2c_slave_write(const char *data, int length)
{
 8006af8:	b480      	push	{r7}
 8006afa:	b089      	sub	sp, #36	; 0x24
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	60f8      	str	r0, [r7, #12]
 8006b00:	60b9      	str	r1, [r7, #8]
 8006b02:	607a      	str	r2, [r7, #4]
    uint32_t Timeout;
    int size = 0;
 8006b04:	2300      	movs	r3, #0
 8006b06:	61bb      	str	r3, [r7, #24]

    I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b0c:	617b      	str	r3, [r7, #20]

    while (length > 0) {
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	dd41      	ble.n	8006b98 <_ZN7TwoWire15i2c_slave_writeEPKci+0xa0>
        /* Wait until TXE flag is set */
        Timeout = FLAG_TIMEOUT;
 8006b14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006b18:	61fb      	str	r3, [r7, #28]
        while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_TXE) == RESET) {
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b1e:	695b      	ldr	r3, [r3, #20]
 8006b20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b24:	2b80      	cmp	r3, #128	; 0x80
 8006b26:	bf14      	ite	ne
 8006b28:	2301      	movne	r3, #1
 8006b2a:	2300      	moveq	r3, #0
 8006b2c:	b2db      	uxtb	r3, r3
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d008      	beq.n	8006b44 <_ZN7TwoWire15i2c_slave_writeEPKci+0x4c>
            Timeout--;
 8006b32:	69fb      	ldr	r3, [r7, #28]
 8006b34:	3b01      	subs	r3, #1
 8006b36:	61fb      	str	r3, [r7, #28]
            if (Timeout == 0) {
 8006b38:	69fb      	ldr	r3, [r7, #28]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d1ed      	bne.n	8006b1a <_ZN7TwoWire15i2c_slave_writeEPKci+0x22>
                return -1;
 8006b3e:	f04f 33ff 	mov.w	r3, #4294967295
 8006b42:	e068      	b.n	8006c16 <_ZN7TwoWire15i2c_slave_writeEPKci+0x11e>
            }
        }

        /* Write data to DR */
        i2c->DR = (*data++);
 8006b44:	68bb      	ldr	r3, [r7, #8]
 8006b46:	1c5a      	adds	r2, r3, #1
 8006b48:	60ba      	str	r2, [r7, #8]
 8006b4a:	781b      	ldrb	r3, [r3, #0]
 8006b4c:	461a      	mov	r2, r3
 8006b4e:	697b      	ldr	r3, [r7, #20]
 8006b50:	611a      	str	r2, [r3, #16]
        length--;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	3b01      	subs	r3, #1
 8006b56:	607b      	str	r3, [r7, #4]
        size++;
 8006b58:	69bb      	ldr	r3, [r7, #24]
 8006b5a:	3301      	adds	r3, #1
 8006b5c:	61bb      	str	r3, [r7, #24]

        if ((__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_BTF) == SET) && (length != 0)) {
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b62:	695b      	ldr	r3, [r3, #20]
 8006b64:	f003 0304 	and.w	r3, r3, #4
 8006b68:	2b04      	cmp	r3, #4
 8006b6a:	d104      	bne.n	8006b76 <_ZN7TwoWire15i2c_slave_writeEPKci+0x7e>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d001      	beq.n	8006b76 <_ZN7TwoWire15i2c_slave_writeEPKci+0x7e>
 8006b72:	2301      	movs	r3, #1
 8006b74:	e000      	b.n	8006b78 <_ZN7TwoWire15i2c_slave_writeEPKci+0x80>
 8006b76:	2300      	movs	r3, #0
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d0c8      	beq.n	8006b0e <_ZN7TwoWire15i2c_slave_writeEPKci+0x16>
            /* Write data to DR */
            i2c->DR = (*data++);
 8006b7c:	68bb      	ldr	r3, [r7, #8]
 8006b7e:	1c5a      	adds	r2, r3, #1
 8006b80:	60ba      	str	r2, [r7, #8]
 8006b82:	781b      	ldrb	r3, [r3, #0]
 8006b84:	461a      	mov	r2, r3
 8006b86:	697b      	ldr	r3, [r7, #20]
 8006b88:	611a      	str	r2, [r3, #16]
            length--;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	3b01      	subs	r3, #1
 8006b8e:	607b      	str	r3, [r7, #4]
            size++;
 8006b90:	69bb      	ldr	r3, [r7, #24]
 8006b92:	3301      	adds	r3, #1
 8006b94:	61bb      	str	r3, [r7, #24]
    while (length > 0) {
 8006b96:	e7ba      	b.n	8006b0e <_ZN7TwoWire15i2c_slave_writeEPKci+0x16>
        }
    }

    /* Wait until AF flag is set */
    Timeout = FLAG_TIMEOUT;
 8006b98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006b9c:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_AF) == RESET) {
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ba2:	695b      	ldr	r3, [r3, #20]
 8006ba4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ba8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006bac:	bf14      	ite	ne
 8006bae:	2301      	movne	r3, #1
 8006bb0:	2300      	moveq	r3, #0
 8006bb2:	b2db      	uxtb	r3, r3
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d008      	beq.n	8006bca <_ZN7TwoWire15i2c_slave_writeEPKci+0xd2>
        Timeout--;
 8006bb8:	69fb      	ldr	r3, [r7, #28]
 8006bba:	3b01      	subs	r3, #1
 8006bbc:	61fb      	str	r3, [r7, #28]
        if (Timeout == 0) {
 8006bbe:	69fb      	ldr	r3, [r7, #28]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d1ec      	bne.n	8006b9e <_ZN7TwoWire15i2c_slave_writeEPKci+0xa6>
            return -1;
 8006bc4:	f04f 33ff 	mov.w	r3, #4294967295
 8006bc8:	e025      	b.n	8006c16 <_ZN7TwoWire15i2c_slave_writeEPKci+0x11e>
        }
    }

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(&I2cHandle, I2C_FLAG_AF);
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bce:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006bd2:	615a      	str	r2, [r3, #20]

    /* Wait until BUSY flag is reset */
    Timeout = FLAG_TIMEOUT;
 8006bd4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006bd8:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_BUSY) == SET) {
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bde:	699b      	ldr	r3, [r3, #24]
 8006be0:	f003 0302 	and.w	r3, r3, #2
 8006be4:	2b02      	cmp	r3, #2
 8006be6:	bf0c      	ite	eq
 8006be8:	2301      	moveq	r3, #1
 8006bea:	2300      	movne	r3, #0
 8006bec:	b2db      	uxtb	r3, r3
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d008      	beq.n	8006c04 <_ZN7TwoWire15i2c_slave_writeEPKci+0x10c>
        Timeout--;
 8006bf2:	69fb      	ldr	r3, [r7, #28]
 8006bf4:	3b01      	subs	r3, #1
 8006bf6:	61fb      	str	r3, [r7, #28]
        if (Timeout == 0) {
 8006bf8:	69fb      	ldr	r3, [r7, #28]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d1ed      	bne.n	8006bda <_ZN7TwoWire15i2c_slave_writeEPKci+0xe2>
            return -1;
 8006bfe:	f04f 33ff 	mov.w	r3, #4294967295
 8006c02:	e008      	b.n	8006c16 <_ZN7TwoWire15i2c_slave_writeEPKci+0x11e>
        }
    }

    I2cHandle.State = HAL_I2C_STATE_READY;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	2220      	movs	r2, #32
 8006c08:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79

    /* Process Unlocked */
    __HAL_UNLOCK(&I2cHandle);
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	2200      	movs	r2, #0
 8006c10:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    return size;
 8006c14:	69bb      	ldr	r3, [r7, #24]
}
 8006c16:	4618      	mov	r0, r3
 8006c18:	3724      	adds	r7, #36	; 0x24
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c20:	4770      	bx	lr
	...

08006c24 <_ZN7TwoWire15enableInterruptEv>:
      }
    }
}

void TwoWire::enableInterrupt(void)
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	b082      	sub	sp, #8
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
    if(I2cHandle.Instance == I2C3)
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c30:	4a12      	ldr	r2, [pc, #72]	; (8006c7c <_ZN7TwoWire15enableInterruptEv+0x58>)
 8006c32:	4293      	cmp	r3, r2
 8006c34:	d106      	bne.n	8006c44 <_ZN7TwoWire15enableInterruptEv+0x20>
    {
      HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 8006c36:	2049      	movs	r0, #73	; 0x49
 8006c38:	f001 fcc2 	bl	80085c0 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 8006c3c:	2048      	movs	r0, #72	; 0x48
 8006c3e:	f001 fcbf 	bl	80085c0 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
    } else
    {
      // Do Nothing
    }
}
 8006c42:	e016      	b.n	8006c72 <_ZN7TwoWire15enableInterruptEv+0x4e>
    else if(I2cHandle.Instance == I2C2)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c48:	4a0d      	ldr	r2, [pc, #52]	; (8006c80 <_ZN7TwoWire15enableInterruptEv+0x5c>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d106      	bne.n	8006c5c <_ZN7TwoWire15enableInterruptEv+0x38>
      HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8006c4e:	2022      	movs	r0, #34	; 0x22
 8006c50:	f001 fcb6 	bl	80085c0 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8006c54:	2021      	movs	r0, #33	; 0x21
 8006c56:	f001 fcb3 	bl	80085c0 <HAL_NVIC_EnableIRQ>
}
 8006c5a:	e00a      	b.n	8006c72 <_ZN7TwoWire15enableInterruptEv+0x4e>
    else if (I2cHandle.Instance == I2C1)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c60:	4a08      	ldr	r2, [pc, #32]	; (8006c84 <_ZN7TwoWire15enableInterruptEv+0x60>)
 8006c62:	4293      	cmp	r3, r2
 8006c64:	d105      	bne.n	8006c72 <_ZN7TwoWire15enableInterruptEv+0x4e>
      HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8006c66:	2020      	movs	r0, #32
 8006c68:	f001 fcaa 	bl	80085c0 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8006c6c:	201f      	movs	r0, #31
 8006c6e:	f001 fca7 	bl	80085c0 <HAL_NVIC_EnableIRQ>
}
 8006c72:	bf00      	nop
 8006c74:	3708      	adds	r7, #8
 8006c76:	46bd      	mov	sp, r7
 8006c78:	bd80      	pop	{r7, pc}
 8006c7a:	bf00      	nop
 8006c7c:	40005c00 	.word	0x40005c00
 8006c80:	40005800 	.word	0x40005800
 8006c84:	40005400 	.word	0x40005400

08006c88 <_ZN7TwoWire16disableInterruptEv>:

void TwoWire::disableInterrupt(void)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b082      	sub	sp, #8
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
    if(I2cHandle.Instance == I2C3)
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c94:	4a12      	ldr	r2, [pc, #72]	; (8006ce0 <_ZN7TwoWire16disableInterruptEv+0x58>)
 8006c96:	4293      	cmp	r3, r2
 8006c98:	d106      	bne.n	8006ca8 <_ZN7TwoWire16disableInterruptEv+0x20>
    {
      HAL_NVIC_DisableIRQ(I2C3_ER_IRQn);
 8006c9a:	2049      	movs	r0, #73	; 0x49
 8006c9c:	f001 fc9e 	bl	80085dc <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C3_EV_IRQn);
 8006ca0:	2048      	movs	r0, #72	; 0x48
 8006ca2:	f001 fc9b 	bl	80085dc <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
    } else
    {
      // Do Nothing
    }
}
 8006ca6:	e016      	b.n	8006cd6 <_ZN7TwoWire16disableInterruptEv+0x4e>
    else if(I2cHandle.Instance == I2C2)
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006cac:	4a0d      	ldr	r2, [pc, #52]	; (8006ce4 <_ZN7TwoWire16disableInterruptEv+0x5c>)
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d106      	bne.n	8006cc0 <_ZN7TwoWire16disableInterruptEv+0x38>
      HAL_NVIC_DisableIRQ(I2C2_ER_IRQn);
 8006cb2:	2022      	movs	r0, #34	; 0x22
 8006cb4:	f001 fc92 	bl	80085dc <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C2_EV_IRQn);
 8006cb8:	2021      	movs	r0, #33	; 0x21
 8006cba:	f001 fc8f 	bl	80085dc <HAL_NVIC_DisableIRQ>
}
 8006cbe:	e00a      	b.n	8006cd6 <_ZN7TwoWire16disableInterruptEv+0x4e>
    else if (I2cHandle.Instance == I2C1)
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006cc4:	4a08      	ldr	r2, [pc, #32]	; (8006ce8 <_ZN7TwoWire16disableInterruptEv+0x60>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d105      	bne.n	8006cd6 <_ZN7TwoWire16disableInterruptEv+0x4e>
      HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 8006cca:	2020      	movs	r0, #32
 8006ccc:	f001 fc86 	bl	80085dc <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 8006cd0:	201f      	movs	r0, #31
 8006cd2:	f001 fc83 	bl	80085dc <HAL_NVIC_DisableIRQ>
}
 8006cd6:	bf00      	nop
 8006cd8:	3708      	adds	r7, #8
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	bd80      	pop	{r7, pc}
 8006cde:	bf00      	nop
 8006ce0:	40005c00 	.word	0x40005c00
 8006ce4:	40005800 	.word	0x40005800
 8006ce8:	40005400 	.word	0x40005400

08006cec <_Z41__static_initialization_and_destruction_0ii>:

// Preinstantiate Objects //////////////////////////////////////////////////////

TwoWire Wire  = TwoWire(I2C1);
TwoWire Wire1 = TwoWire(I2C2);
TwoWire Wire2 = TwoWire(I2C3);
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b082      	sub	sp, #8
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
 8006cf4:	6039      	str	r1, [r7, #0]
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	2b01      	cmp	r3, #1
 8006cfa:	d110      	bne.n	8006d1e <_Z41__static_initialization_and_destruction_0ii+0x32>
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d10b      	bne.n	8006d1e <_Z41__static_initialization_and_destruction_0ii+0x32>
TwoWire Wire  = TwoWire(I2C1);
 8006d06:	4908      	ldr	r1, [pc, #32]	; (8006d28 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 8006d08:	4808      	ldr	r0, [pc, #32]	; (8006d2c <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8006d0a:	f7ff fb51 	bl	80063b0 <_ZN7TwoWireC1EP11I2C_TypeDef>
TwoWire Wire1 = TwoWire(I2C2);
 8006d0e:	4908      	ldr	r1, [pc, #32]	; (8006d30 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8006d10:	4808      	ldr	r0, [pc, #32]	; (8006d34 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 8006d12:	f7ff fb4d 	bl	80063b0 <_ZN7TwoWireC1EP11I2C_TypeDef>
TwoWire Wire2 = TwoWire(I2C3);
 8006d16:	4908      	ldr	r1, [pc, #32]	; (8006d38 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8006d18:	4808      	ldr	r0, [pc, #32]	; (8006d3c <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8006d1a:	f7ff fb49 	bl	80063b0 <_ZN7TwoWireC1EP11I2C_TypeDef>
 8006d1e:	bf00      	nop
 8006d20:	3708      	adds	r7, #8
 8006d22:	46bd      	mov	sp, r7
 8006d24:	bd80      	pop	{r7, pc}
 8006d26:	bf00      	nop
 8006d28:	40005400 	.word	0x40005400
 8006d2c:	200002f0 	.word	0x200002f0
 8006d30:	40005800 	.word	0x40005800
 8006d34:	200003a8 	.word	0x200003a8
 8006d38:	40005c00 	.word	0x40005c00
 8006d3c:	20000460 	.word	0x20000460

08006d40 <_GLOBAL__sub_I__ZN7TwoWireC2EP11I2C_TypeDef>:
 8006d40:	b580      	push	{r7, lr}
 8006d42:	af00      	add	r7, sp, #0
 8006d44:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8006d48:	2001      	movs	r0, #1
 8006d4a:	f7ff ffcf 	bl	8006cec <_Z41__static_initialization_and_destruction_0ii>
 8006d4e:	bd80      	pop	{r7, pc}

08006d50 <lps22hh_read_reg>:
  *
  */
int32_t lps22hh_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 8006d50:	b590      	push	{r4, r7, lr}
 8006d52:	b087      	sub	sp, #28
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	60f8      	str	r0, [r7, #12]
 8006d58:	607a      	str	r2, [r7, #4]
 8006d5a:	461a      	mov	r2, r3
 8006d5c:	460b      	mov	r3, r1
 8006d5e:	72fb      	strb	r3, [r7, #11]
 8006d60:	4613      	mov	r3, r2
 8006d62:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	685c      	ldr	r4, [r3, #4]
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	6898      	ldr	r0, [r3, #8]
 8006d6c:	893b      	ldrh	r3, [r7, #8]
 8006d6e:	7af9      	ldrb	r1, [r7, #11]
 8006d70:	687a      	ldr	r2, [r7, #4]
 8006d72:	47a0      	blx	r4
 8006d74:	6178      	str	r0, [r7, #20]

  return ret;
 8006d76:	697b      	ldr	r3, [r7, #20]
}
 8006d78:	4618      	mov	r0, r3
 8006d7a:	371c      	adds	r7, #28
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	bd90      	pop	{r4, r7, pc}

08006d80 <lps22hh_write_reg>:
  *
  */
int32_t lps22hh_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8006d80:	b590      	push	{r4, r7, lr}
 8006d82:	b087      	sub	sp, #28
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	60f8      	str	r0, [r7, #12]
 8006d88:	607a      	str	r2, [r7, #4]
 8006d8a:	461a      	mov	r2, r3
 8006d8c:	460b      	mov	r3, r1
 8006d8e:	72fb      	strb	r3, [r7, #11]
 8006d90:	4613      	mov	r3, r2
 8006d92:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681c      	ldr	r4, [r3, #0]
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	6898      	ldr	r0, [r3, #8]
 8006d9c:	893b      	ldrh	r3, [r7, #8]
 8006d9e:	7af9      	ldrb	r1, [r7, #11]
 8006da0:	687a      	ldr	r2, [r7, #4]
 8006da2:	47a0      	blx	r4
 8006da4:	6178      	str	r0, [r7, #20]

  return ret;
 8006da6:	697b      	ldr	r3, [r7, #20]
}
 8006da8:	4618      	mov	r0, r3
 8006daa:	371c      	adds	r7, #28
 8006dac:	46bd      	mov	sp, r7
 8006dae:	bd90      	pop	{r4, r7, pc}

08006db0 <lps22hh_from_lsb_to_hpa>:
  * @brief       These functions convert raw-data into engineering units.
  * @{
  *
  */
float_t lps22hh_from_lsb_to_hpa(uint32_t lsb)
{
 8006db0:	b480      	push	{r7}
 8006db2:	b083      	sub	sp, #12
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
  return ((float_t) lsb / 1048576.0f);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	ee07 3a90 	vmov	s15, r3
 8006dbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006dc2:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8006ddc <lps22hh_from_lsb_to_hpa+0x2c>
 8006dc6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006dca:	eef0 7a66 	vmov.f32	s15, s13
}
 8006dce:	eeb0 0a67 	vmov.f32	s0, s15
 8006dd2:	370c      	adds	r7, #12
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dda:	4770      	bx	lr
 8006ddc:	49800000 	.word	0x49800000

08006de0 <lps22hh_from_lsb_to_celsius>:

float_t lps22hh_from_lsb_to_celsius(int16_t lsb)
{
 8006de0:	b480      	push	{r7}
 8006de2:	b083      	sub	sp, #12
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	4603      	mov	r3, r0
 8006de8:	80fb      	strh	r3, [r7, #6]
  return ((float_t) lsb / 100.0f);
 8006dea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006dee:	ee07 3a90 	vmov	s15, r3
 8006df2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006df6:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8006e10 <lps22hh_from_lsb_to_celsius+0x30>
 8006dfa:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006dfe:	eef0 7a66 	vmov.f32	s15, s13
}
 8006e02:	eeb0 0a67 	vmov.f32	s0, s15
 8006e06:	370c      	adds	r7, #12
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0e:	4770      	bx	lr
 8006e10:	42c80000 	.word	0x42c80000

08006e14 <lps22hh_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b084      	sub	sp, #16
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
 8006e1c:	460b      	mov	r3, r1
 8006e1e:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 8006e20:	f107 0208 	add.w	r2, r7, #8
 8006e24:	2301      	movs	r3, #1
 8006e26:	2110      	movs	r1, #16
 8006e28:	6878      	ldr	r0, [r7, #4]
 8006e2a:	f7ff ff91 	bl	8006d50 <lps22hh_read_reg>
 8006e2e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d10f      	bne.n	8006e56 <lps22hh_block_data_update_set+0x42>
  {
    reg.bdu = val;
 8006e36:	78fb      	ldrb	r3, [r7, #3]
 8006e38:	f003 0301 	and.w	r3, r3, #1
 8006e3c:	b2da      	uxtb	r2, r3
 8006e3e:	7a3b      	ldrb	r3, [r7, #8]
 8006e40:	f362 0341 	bfi	r3, r2, #1, #1
 8006e44:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 8006e46:	f107 0208 	add.w	r2, r7, #8
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	2110      	movs	r1, #16
 8006e4e:	6878      	ldr	r0, [r7, #4]
 8006e50:	f7ff ff96 	bl	8006d80 <lps22hh_write_reg>
 8006e54:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8006e56:	68fb      	ldr	r3, [r7, #12]
}
 8006e58:	4618      	mov	r0, r3
 8006e5a:	3710      	adds	r7, #16
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	bd80      	pop	{r7, pc}

08006e60 <lps22hh_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_data_rate_set(stmdev_ctx_t *ctx, lps22hh_odr_t val)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b086      	sub	sp, #24
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
 8006e68:	460b      	mov	r3, r1
 8006e6a:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t ctrl_reg1;
  lps22hh_ctrl_reg2_t ctrl_reg2;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8006e6c:	f107 0210 	add.w	r2, r7, #16
 8006e70:	2301      	movs	r3, #1
 8006e72:	2110      	movs	r1, #16
 8006e74:	6878      	ldr	r0, [r7, #4]
 8006e76:	f7ff ff6b 	bl	8006d50 <lps22hh_read_reg>
 8006e7a:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8006e7c:	697b      	ldr	r3, [r7, #20]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d107      	bne.n	8006e92 <lps22hh_data_rate_set+0x32>
  {
    ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 8006e82:	f107 020c 	add.w	r2, r7, #12
 8006e86:	2301      	movs	r3, #1
 8006e88:	2111      	movs	r1, #17
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f7ff ff60 	bl	8006d50 <lps22hh_read_reg>
 8006e90:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8006e92:	697b      	ldr	r3, [r7, #20]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d10f      	bne.n	8006eb8 <lps22hh_data_rate_set+0x58>
  {
    ctrl_reg1.odr = (uint8_t)val & 0x07U;
 8006e98:	78fb      	ldrb	r3, [r7, #3]
 8006e9a:	f003 0307 	and.w	r3, r3, #7
 8006e9e:	b2da      	uxtb	r2, r3
 8006ea0:	7c3b      	ldrb	r3, [r7, #16]
 8006ea2:	f362 1306 	bfi	r3, r2, #4, #3
 8006ea6:	743b      	strb	r3, [r7, #16]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8006ea8:	f107 0210 	add.w	r2, r7, #16
 8006eac:	2301      	movs	r3, #1
 8006eae:	2110      	movs	r1, #16
 8006eb0:	6878      	ldr	r0, [r7, #4]
 8006eb2:	f7ff ff65 	bl	8006d80 <lps22hh_write_reg>
 8006eb6:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8006eb8:	697b      	ldr	r3, [r7, #20]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d119      	bne.n	8006ef2 <lps22hh_data_rate_set+0x92>
  {
    ctrl_reg2.low_noise_en = ((uint8_t)val & 0x10U) >> 4;
 8006ebe:	78fb      	ldrb	r3, [r7, #3]
 8006ec0:	091b      	lsrs	r3, r3, #4
 8006ec2:	f003 0301 	and.w	r3, r3, #1
 8006ec6:	b2da      	uxtb	r2, r3
 8006ec8:	7b3b      	ldrb	r3, [r7, #12]
 8006eca:	f362 0341 	bfi	r3, r2, #1, #1
 8006ece:	733b      	strb	r3, [r7, #12]
    ctrl_reg2.one_shot = ((uint8_t)val & 0x08U) >> 3;
 8006ed0:	78fb      	ldrb	r3, [r7, #3]
 8006ed2:	08db      	lsrs	r3, r3, #3
 8006ed4:	f003 0301 	and.w	r3, r3, #1
 8006ed8:	b2da      	uxtb	r2, r3
 8006eda:	7b3b      	ldrb	r3, [r7, #12]
 8006edc:	f362 0300 	bfi	r3, r2, #0, #1
 8006ee0:	733b      	strb	r3, [r7, #12]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 8006ee2:	f107 020c 	add.w	r2, r7, #12
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	2111      	movs	r1, #17
 8006eea:	6878      	ldr	r0, [r7, #4]
 8006eec:	f7ff ff48 	bl	8006d80 <lps22hh_write_reg>
 8006ef0:	6178      	str	r0, [r7, #20]
  }

  return ret;
 8006ef2:	697b      	ldr	r3, [r7, #20]
}
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	3718      	adds	r7, #24
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	bd80      	pop	{r7, pc}

08006efc <lps22hh_temp_flag_data_ready_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_temp_flag_data_ready_get(stmdev_ctx_t *ctx,
                                         uint8_t *val)
{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b084      	sub	sp, #16
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
 8006f04:	6039      	str	r1, [r7, #0]
  lps22hh_status_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_STATUS, (uint8_t *) &reg, 1);
 8006f06:	f107 0208 	add.w	r2, r7, #8
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	2127      	movs	r1, #39	; 0x27
 8006f0e:	6878      	ldr	r0, [r7, #4]
 8006f10:	f7ff ff1e 	bl	8006d50 <lps22hh_read_reg>
 8006f14:	60f8      	str	r0, [r7, #12]
  *val = reg.t_da;
 8006f16:	7a3b      	ldrb	r3, [r7, #8]
 8006f18:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006f1c:	b2db      	uxtb	r3, r3
 8006f1e:	461a      	mov	r2, r3
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	701a      	strb	r2, [r3, #0]

  return ret;
 8006f24:	68fb      	ldr	r3, [r7, #12]
}
 8006f26:	4618      	mov	r0, r3
 8006f28:	3710      	adds	r7, #16
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	bd80      	pop	{r7, pc}

08006f2e <lps22hh_pressure_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_pressure_raw_get(stmdev_ctx_t *ctx, uint32_t *buff)
{
 8006f2e:	b580      	push	{r7, lr}
 8006f30:	b084      	sub	sp, #16
 8006f32:	af00      	add	r7, sp, #0
 8006f34:	6078      	str	r0, [r7, #4]
 8006f36:	6039      	str	r1, [r7, #0]
  int32_t ret;

  uint8_t reg[3];
  ret =  lps22hh_read_reg(ctx, LPS22HH_PRESS_OUT_XL, reg, 3);
 8006f38:	f107 0208 	add.w	r2, r7, #8
 8006f3c:	2303      	movs	r3, #3
 8006f3e:	2128      	movs	r1, #40	; 0x28
 8006f40:	6878      	ldr	r0, [r7, #4]
 8006f42:	f7ff ff05 	bl	8006d50 <lps22hh_read_reg>
 8006f46:	60f8      	str	r0, [r7, #12]
  *buff = reg[2];
 8006f48:	7abb      	ldrb	r3, [r7, #10]
 8006f4a:	461a      	mov	r2, r3
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[1];
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	021b      	lsls	r3, r3, #8
 8006f56:	7a7a      	ldrb	r2, [r7, #9]
 8006f58:	441a      	add	r2, r3
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	021b      	lsls	r3, r3, #8
 8006f64:	7a3a      	ldrb	r2, [r7, #8]
 8006f66:	441a      	add	r2, r3
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	601a      	str	r2, [r3, #0]
  *buff *= 256;
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	021a      	lsls	r2, r3, #8
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	601a      	str	r2, [r3, #0]

  return ret;
 8006f76:	68fb      	ldr	r3, [r7, #12]
}
 8006f78:	4618      	mov	r0, r3
 8006f7a:	3710      	adds	r7, #16
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	bd80      	pop	{r7, pc}

08006f80 <lps22hh_temperature_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *buff)
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b084      	sub	sp, #16
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
 8006f88:	6039      	str	r1, [r7, #0]
  int32_t ret;

  uint8_t reg[2];
  ret =  lps22hh_read_reg(ctx, LPS22HH_TEMP_OUT_L, reg, 2);
 8006f8a:	f107 0208 	add.w	r2, r7, #8
 8006f8e:	2302      	movs	r3, #2
 8006f90:	212b      	movs	r1, #43	; 0x2b
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f7ff fedc 	bl	8006d50 <lps22hh_read_reg>
 8006f98:	60f8      	str	r0, [r7, #12]
  *buff = reg[1];
 8006f9a:	7a7b      	ldrb	r3, [r7, #9]
 8006f9c:	b21a      	sxth	r2, r3
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	801a      	strh	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006fa8:	b29b      	uxth	r3, r3
 8006faa:	021b      	lsls	r3, r3, #8
 8006fac:	b29a      	uxth	r2, r3
 8006fae:	7a3b      	ldrb	r3, [r7, #8]
 8006fb0:	b29b      	uxth	r3, r3
 8006fb2:	4413      	add	r3, r2
 8006fb4:	b29b      	uxth	r3, r3
 8006fb6:	b21a      	sxth	r2, r3
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	801a      	strh	r2, [r3, #0]

  return ret;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
}
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	3710      	adds	r7, #16
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	bd80      	pop	{r7, pc}

08006fc6 <lps22hh_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8006fc6:	b580      	push	{r7, lr}
 8006fc8:	b084      	sub	sp, #16
 8006fca:	af00      	add	r7, sp, #0
 8006fcc:	6078      	str	r0, [r7, #4]
 8006fce:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret =  lps22hh_read_reg(ctx, LPS22HH_WHO_AM_I, buff, 1);
 8006fd0:	2301      	movs	r3, #1
 8006fd2:	683a      	ldr	r2, [r7, #0]
 8006fd4:	210f      	movs	r1, #15
 8006fd6:	6878      	ldr	r0, [r7, #4]
 8006fd8:	f7ff feba 	bl	8006d50 <lps22hh_read_reg>
 8006fdc:	60f8      	str	r0, [r7, #12]

  return ret;
 8006fde:	68fb      	ldr	r3, [r7, #12]
}
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	3710      	adds	r7, #16
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	bd80      	pop	{r7, pc}

08006fe8 <lps22hh_reset_set>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b084      	sub	sp, #16
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
 8006ff0:	460b      	mov	r3, r1
 8006ff2:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 8006ff4:	f107 0208 	add.w	r2, r7, #8
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	2111      	movs	r1, #17
 8006ffc:	6878      	ldr	r0, [r7, #4]
 8006ffe:	f7ff fea7 	bl	8006d50 <lps22hh_read_reg>
 8007002:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d10f      	bne.n	800702a <lps22hh_reset_set+0x42>
  {
    reg.swreset = val;
 800700a:	78fb      	ldrb	r3, [r7, #3]
 800700c:	f003 0301 	and.w	r3, r3, #1
 8007010:	b2da      	uxtb	r2, r3
 8007012:	7a3b      	ldrb	r3, [r7, #8]
 8007014:	f362 0382 	bfi	r3, r2, #2, #1
 8007018:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 800701a:	f107 0208 	add.w	r2, r7, #8
 800701e:	2301      	movs	r3, #1
 8007020:	2111      	movs	r1, #17
 8007022:	6878      	ldr	r0, [r7, #4]
 8007024:	f7ff feac 	bl	8006d80 <lps22hh_write_reg>
 8007028:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800702a:	68fb      	ldr	r3, [r7, #12]
}
 800702c:	4618      	mov	r0, r3
 800702e:	3710      	adds	r7, #16
 8007030:	46bd      	mov	sp, r7
 8007032:	bd80      	pop	{r7, pc}

08007034 <lps22hh_reset_get>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8007034:	b580      	push	{r7, lr}
 8007036:	b084      	sub	sp, #16
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
 800703c:	6039      	str	r1, [r7, #0]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 800703e:	f107 0208 	add.w	r2, r7, #8
 8007042:	2301      	movs	r3, #1
 8007044:	2111      	movs	r1, #17
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f7ff fe82 	bl	8006d50 <lps22hh_read_reg>
 800704c:	60f8      	str	r0, [r7, #12]
  *val = reg.swreset;
 800704e:	7a3b      	ldrb	r3, [r7, #8]
 8007050:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007054:	b2db      	uxtb	r3, r3
 8007056:	461a      	mov	r2, r3
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	701a      	strb	r2, [r3, #0]

  return ret;
 800705c:	68fb      	ldr	r3, [r7, #12]
}
 800705e:	4618      	mov	r0, r3
 8007060:	3710      	adds	r7, #16
 8007062:	46bd      	mov	sp, r7
 8007064:	bd80      	pop	{r7, pc}

08007066 <lsm6dsr_read_reg>:
  *
  */
int32_t lsm6dsr_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 8007066:	b590      	push	{r4, r7, lr}
 8007068:	b087      	sub	sp, #28
 800706a:	af00      	add	r7, sp, #0
 800706c:	60f8      	str	r0, [r7, #12]
 800706e:	607a      	str	r2, [r7, #4]
 8007070:	461a      	mov	r2, r3
 8007072:	460b      	mov	r3, r1
 8007074:	72fb      	strb	r3, [r7, #11]
 8007076:	4613      	mov	r3, r2
 8007078:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	685c      	ldr	r4, [r3, #4]
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	6898      	ldr	r0, [r3, #8]
 8007082:	893b      	ldrh	r3, [r7, #8]
 8007084:	7af9      	ldrb	r1, [r7, #11]
 8007086:	687a      	ldr	r2, [r7, #4]
 8007088:	47a0      	blx	r4
 800708a:	6178      	str	r0, [r7, #20]

  return ret;
 800708c:	697b      	ldr	r3, [r7, #20]
}
 800708e:	4618      	mov	r0, r3
 8007090:	371c      	adds	r7, #28
 8007092:	46bd      	mov	sp, r7
 8007094:	bd90      	pop	{r4, r7, pc}

08007096 <lsm6dsr_write_reg>:
  *
  */
int32_t lsm6dsr_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8007096:	b590      	push	{r4, r7, lr}
 8007098:	b087      	sub	sp, #28
 800709a:	af00      	add	r7, sp, #0
 800709c:	60f8      	str	r0, [r7, #12]
 800709e:	607a      	str	r2, [r7, #4]
 80070a0:	461a      	mov	r2, r3
 80070a2:	460b      	mov	r3, r1
 80070a4:	72fb      	strb	r3, [r7, #11]
 80070a6:	4613      	mov	r3, r2
 80070a8:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681c      	ldr	r4, [r3, #0]
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	6898      	ldr	r0, [r3, #8]
 80070b2:	893b      	ldrh	r3, [r7, #8]
 80070b4:	7af9      	ldrb	r1, [r7, #11]
 80070b6:	687a      	ldr	r2, [r7, #4]
 80070b8:	47a0      	blx	r4
 80070ba:	6178      	str	r0, [r7, #20]

  return ret;
 80070bc:	697b      	ldr	r3, [r7, #20]
}
 80070be:	4618      	mov	r0, r3
 80070c0:	371c      	adds	r7, #28
 80070c2:	46bd      	mov	sp, r7
 80070c4:	bd90      	pop	{r4, r7, pc}
	...

080070c8 <lsm6dsr_from_fs2g_to_mg>:
  * @{
  *
  */

float_t lsm6dsr_from_fs2g_to_mg(int16_t lsb)
{
 80070c8:	b480      	push	{r7}
 80070ca:	b083      	sub	sp, #12
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	4603      	mov	r3, r0
 80070d0:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 0.061f);
 80070d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80070d6:	ee07 3a90 	vmov	s15, r3
 80070da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80070de:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80070f4 <lsm6dsr_from_fs2g_to_mg+0x2c>
 80070e2:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80070e6:	eeb0 0a67 	vmov.f32	s0, s15
 80070ea:	370c      	adds	r7, #12
 80070ec:	46bd      	mov	sp, r7
 80070ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f2:	4770      	bx	lr
 80070f4:	3d79db23 	.word	0x3d79db23

080070f8 <lsm6dsr_from_fs2000dps_to_mdps>:
{
  return ((float_t)lsb * 35.0f);
}

float_t lsm6dsr_from_fs2000dps_to_mdps(int16_t lsb)
{
 80070f8:	b480      	push	{r7}
 80070fa:	b083      	sub	sp, #12
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	4603      	mov	r3, r0
 8007100:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 70.0f);
 8007102:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007106:	ee07 3a90 	vmov	s15, r3
 800710a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800710e:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8007124 <lsm6dsr_from_fs2000dps_to_mdps+0x2c>
 8007112:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8007116:	eeb0 0a67 	vmov.f32	s0, s15
 800711a:	370c      	adds	r7, #12
 800711c:	46bd      	mov	sp, r7
 800711e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007122:	4770      	bx	lr
 8007124:	428c0000 	.word	0x428c0000

08007128 <lsm6dsr_from_lsb_to_celsius>:
{
  return ((float_t)lsb * 140.0f);
}

float_t lsm6dsr_from_lsb_to_celsius(int16_t lsb)
{
 8007128:	b480      	push	{r7}
 800712a:	b083      	sub	sp, #12
 800712c:	af00      	add	r7, sp, #0
 800712e:	4603      	mov	r3, r0
 8007130:	80fb      	strh	r3, [r7, #6]
  return (((float_t)lsb / 256.0f) + 25.0f);
 8007132:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007136:	ee07 3a90 	vmov	s15, r3
 800713a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800713e:	eddf 6a07 	vldr	s13, [pc, #28]	; 800715c <lsm6dsr_from_lsb_to_celsius+0x34>
 8007142:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007146:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 800714a:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 800714e:	eeb0 0a67 	vmov.f32	s0, s15
 8007152:	370c      	adds	r7, #12
 8007154:	46bd      	mov	sp, r7
 8007156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715a:	4770      	bx	lr
 800715c:	43800000 	.word	0x43800000

08007160 <lsm6dsr_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsr_fs_xl_t val)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	b084      	sub	sp, #16
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
 8007168:	460b      	mov	r3, r1
 800716a:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 800716c:	f107 0208 	add.w	r2, r7, #8
 8007170:	2301      	movs	r3, #1
 8007172:	2110      	movs	r1, #16
 8007174:	6878      	ldr	r0, [r7, #4]
 8007176:	f7ff ff76 	bl	8007066 <lsm6dsr_read_reg>
 800717a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	2b00      	cmp	r3, #0
 8007180:	d10f      	bne.n	80071a2 <lsm6dsr_xl_full_scale_set+0x42>
  {
    ctrl1_xl.fs_xl = (uint8_t)val;
 8007182:	78fb      	ldrb	r3, [r7, #3]
 8007184:	f003 0303 	and.w	r3, r3, #3
 8007188:	b2da      	uxtb	r2, r3
 800718a:	7a3b      	ldrb	r3, [r7, #8]
 800718c:	f362 0383 	bfi	r3, r2, #2, #2
 8007190:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 8007192:	f107 0208 	add.w	r2, r7, #8
 8007196:	2301      	movs	r3, #1
 8007198:	2110      	movs	r1, #16
 800719a:	6878      	ldr	r0, [r7, #4]
 800719c:	f7ff ff7b 	bl	8007096 <lsm6dsr_write_reg>
 80071a0:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 80071a2:	68fb      	ldr	r3, [r7, #12]
}
 80071a4:	4618      	mov	r0, r3
 80071a6:	3710      	adds	r7, #16
 80071a8:	46bd      	mov	sp, r7
 80071aa:	bd80      	pop	{r7, pc}

080071ac <lsm6dsr_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsr_odr_xl_t val)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b086      	sub	sp, #24
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
 80071b4:	460b      	mov	r3, r1
 80071b6:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_odr_xl_t odr_xl =  val;
 80071b8:	78fb      	ldrb	r3, [r7, #3]
 80071ba:	75fb      	strb	r3, [r7, #23]
  lsm6dsr_fsm_odr_t fsm_odr;
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsr_fsm_enable_get(ctx, &fsm_enable);
 80071bc:	f107 030c 	add.w	r3, r7, #12
 80071c0:	4619      	mov	r1, r3
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f000 fbb0 	bl	8007928 <lsm6dsr_fsm_enable_get>
 80071c8:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 80071ca:	693b      	ldr	r3, [r7, #16]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	f040 80c4 	bne.w	800735a <lsm6dsr_xl_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80071d2:	7b3b      	ldrb	r3, [r7, #12]
 80071d4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80071d8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 80071da:	7b3b      	ldrb	r3, [r7, #12]
 80071dc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80071e0:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80071e2:	4313      	orrs	r3, r2
 80071e4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 80071e6:	7b3b      	ldrb	r3, [r7, #12]
 80071e8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80071ec:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 80071ee:	4313      	orrs	r3, r2
 80071f0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 80071f2:	7b3b      	ldrb	r3, [r7, #12]
 80071f4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80071f8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 80071fa:	4313      	orrs	r3, r2
 80071fc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 80071fe:	7b3b      	ldrb	r3, [r7, #12]
 8007200:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8007204:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8007206:	4313      	orrs	r3, r2
 8007208:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 800720a:	7b3b      	ldrb	r3, [r7, #12]
 800720c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8007210:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8007212:	4313      	orrs	r3, r2
 8007214:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8007216:	7b3b      	ldrb	r3, [r7, #12]
 8007218:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800721c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 800721e:	4313      	orrs	r3, r2
 8007220:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8007222:	7b3b      	ldrb	r3, [r7, #12]
 8007224:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8007228:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 800722a:	4313      	orrs	r3, r2
 800722c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 800722e:	7b7b      	ldrb	r3, [r7, #13]
 8007230:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007234:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8007236:	4313      	orrs	r3, r2
 8007238:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 800723a:	7b7b      	ldrb	r3, [r7, #13]
 800723c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007240:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8007242:	4313      	orrs	r3, r2
 8007244:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8007246:	7b7b      	ldrb	r3, [r7, #13]
 8007248:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800724c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 800724e:	4313      	orrs	r3, r2
 8007250:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8007252:	7b7b      	ldrb	r3, [r7, #13]
 8007254:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007258:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 800725a:	4313      	orrs	r3, r2
 800725c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 800725e:	7b7b      	ldrb	r3, [r7, #13]
 8007260:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8007264:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8007266:	4313      	orrs	r3, r2
 8007268:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 800726a:	7b7b      	ldrb	r3, [r7, #13]
 800726c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8007270:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8007272:	4313      	orrs	r3, r2
 8007274:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8007276:	7b7b      	ldrb	r3, [r7, #13]
 8007278:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800727c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 800727e:	4313      	orrs	r3, r2
 8007280:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 8007282:	7b7b      	ldrb	r3, [r7, #13]
 8007284:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8007288:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 800728a:	4313      	orrs	r3, r2
 800728c:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800728e:	2b01      	cmp	r3, #1
 8007290:	d163      	bne.n	800735a <lsm6dsr_xl_data_rate_set+0x1ae>
    {
      ret =  lsm6dsr_fsm_data_rate_get(ctx, &fsm_odr);
 8007292:	f107 030b 	add.w	r3, r7, #11
 8007296:	4619      	mov	r1, r3
 8007298:	6878      	ldr	r0, [r7, #4]
 800729a:	f000 fb71 	bl	8007980 <lsm6dsr_fsm_data_rate_get>
 800729e:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 80072a0:	693b      	ldr	r3, [r7, #16]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d159      	bne.n	800735a <lsm6dsr_xl_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 80072a6:	7afb      	ldrb	r3, [r7, #11]
 80072a8:	2b03      	cmp	r3, #3
 80072aa:	d853      	bhi.n	8007354 <lsm6dsr_xl_data_rate_set+0x1a8>
 80072ac:	a201      	add	r2, pc, #4	; (adr r2, 80072b4 <lsm6dsr_xl_data_rate_set+0x108>)
 80072ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072b2:	bf00      	nop
 80072b4:	080072c5 	.word	0x080072c5
 80072b8:	080072d7 	.word	0x080072d7
 80072bc:	080072f5 	.word	0x080072f5
 80072c0:	0800731f 	.word	0x0800731f
        {
          case LSM6DSR_ODR_FSM_12Hz5:
            if (val == LSM6DSR_XL_ODR_OFF)
 80072c4:	78fb      	ldrb	r3, [r7, #3]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d102      	bne.n	80072d0 <lsm6dsr_xl_data_rate_set+0x124>
            {
              odr_xl = LSM6DSR_XL_ODR_12Hz5;
 80072ca:	2301      	movs	r3, #1
 80072cc:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 80072ce:	e045      	b.n	800735c <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 80072d0:	78fb      	ldrb	r3, [r7, #3]
 80072d2:	75fb      	strb	r3, [r7, #23]
            break;
 80072d4:	e042      	b.n	800735c <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_26Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 80072d6:	78fb      	ldrb	r3, [r7, #3]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d102      	bne.n	80072e2 <lsm6dsr_xl_data_rate_set+0x136>
            {
              odr_xl = LSM6DSR_XL_ODR_26Hz;
 80072dc:	2302      	movs	r3, #2
 80072de:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 80072e0:	e03c      	b.n	800735c <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 80072e2:	78fb      	ldrb	r3, [r7, #3]
 80072e4:	2b01      	cmp	r3, #1
 80072e6:	d102      	bne.n	80072ee <lsm6dsr_xl_data_rate_set+0x142>
              odr_xl = LSM6DSR_XL_ODR_26Hz;
 80072e8:	2302      	movs	r3, #2
 80072ea:	75fb      	strb	r3, [r7, #23]
            break;
 80072ec:	e036      	b.n	800735c <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 80072ee:	78fb      	ldrb	r3, [r7, #3]
 80072f0:	75fb      	strb	r3, [r7, #23]
            break;
 80072f2:	e033      	b.n	800735c <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_52Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 80072f4:	78fb      	ldrb	r3, [r7, #3]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d102      	bne.n	8007300 <lsm6dsr_xl_data_rate_set+0x154>
            {
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 80072fa:	2303      	movs	r3, #3
 80072fc:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 80072fe:	e02d      	b.n	800735c <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 8007300:	78fb      	ldrb	r3, [r7, #3]
 8007302:	2b01      	cmp	r3, #1
 8007304:	d102      	bne.n	800730c <lsm6dsr_xl_data_rate_set+0x160>
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 8007306:	2303      	movs	r3, #3
 8007308:	75fb      	strb	r3, [r7, #23]
            break;
 800730a:	e027      	b.n	800735c <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_26Hz)
 800730c:	78fb      	ldrb	r3, [r7, #3]
 800730e:	2b02      	cmp	r3, #2
 8007310:	d102      	bne.n	8007318 <lsm6dsr_xl_data_rate_set+0x16c>
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 8007312:	2303      	movs	r3, #3
 8007314:	75fb      	strb	r3, [r7, #23]
            break;
 8007316:	e021      	b.n	800735c <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8007318:	78fb      	ldrb	r3, [r7, #3]
 800731a:	75fb      	strb	r3, [r7, #23]
            break;
 800731c:	e01e      	b.n	800735c <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_104Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 800731e:	78fb      	ldrb	r3, [r7, #3]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d102      	bne.n	800732a <lsm6dsr_xl_data_rate_set+0x17e>
            {
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 8007324:	2304      	movs	r3, #4
 8007326:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8007328:	e018      	b.n	800735c <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 800732a:	78fb      	ldrb	r3, [r7, #3]
 800732c:	2b01      	cmp	r3, #1
 800732e:	d102      	bne.n	8007336 <lsm6dsr_xl_data_rate_set+0x18a>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 8007330:	2304      	movs	r3, #4
 8007332:	75fb      	strb	r3, [r7, #23]
            break;
 8007334:	e012      	b.n	800735c <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_26Hz)
 8007336:	78fb      	ldrb	r3, [r7, #3]
 8007338:	2b02      	cmp	r3, #2
 800733a:	d102      	bne.n	8007342 <lsm6dsr_xl_data_rate_set+0x196>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 800733c:	2304      	movs	r3, #4
 800733e:	75fb      	strb	r3, [r7, #23]
            break;
 8007340:	e00c      	b.n	800735c <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_52Hz)
 8007342:	78fb      	ldrb	r3, [r7, #3]
 8007344:	2b03      	cmp	r3, #3
 8007346:	d102      	bne.n	800734e <lsm6dsr_xl_data_rate_set+0x1a2>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 8007348:	2304      	movs	r3, #4
 800734a:	75fb      	strb	r3, [r7, #23]
            break;
 800734c:	e006      	b.n	800735c <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 800734e:	78fb      	ldrb	r3, [r7, #3]
 8007350:	75fb      	strb	r3, [r7, #23]
            break;
 8007352:	e003      	b.n	800735c <lsm6dsr_xl_data_rate_set+0x1b0>

          default:
            odr_xl = val;
 8007354:	78fb      	ldrb	r3, [r7, #3]
 8007356:	75fb      	strb	r3, [r7, #23]
            break;
 8007358:	e000      	b.n	800735c <lsm6dsr_xl_data_rate_set+0x1b0>
        }
      }
 800735a:	bf00      	nop
    }
  }

  if (ret == 0)
 800735c:	693b      	ldr	r3, [r7, #16]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d107      	bne.n	8007372 <lsm6dsr_xl_data_rate_set+0x1c6>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8007362:	f107 0208 	add.w	r2, r7, #8
 8007366:	2301      	movs	r3, #1
 8007368:	2110      	movs	r1, #16
 800736a:	6878      	ldr	r0, [r7, #4]
 800736c:	f7ff fe7b 	bl	8007066 <lsm6dsr_read_reg>
 8007370:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 8007372:	693b      	ldr	r3, [r7, #16]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d10f      	bne.n	8007398 <lsm6dsr_xl_data_rate_set+0x1ec>
  {
    ctrl1_xl.odr_xl = (uint8_t)odr_xl;
 8007378:	7dfb      	ldrb	r3, [r7, #23]
 800737a:	f003 030f 	and.w	r3, r3, #15
 800737e:	b2da      	uxtb	r2, r3
 8007380:	7a3b      	ldrb	r3, [r7, #8]
 8007382:	f362 1307 	bfi	r3, r2, #4, #4
 8007386:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 8007388:	f107 0208 	add.w	r2, r7, #8
 800738c:	2301      	movs	r3, #1
 800738e:	2110      	movs	r1, #16
 8007390:	6878      	ldr	r0, [r7, #4]
 8007392:	f7ff fe80 	bl	8007096 <lsm6dsr_write_reg>
 8007396:	6138      	str	r0, [r7, #16]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 8007398:	693b      	ldr	r3, [r7, #16]
}
 800739a:	4618      	mov	r0, r3
 800739c:	3718      	adds	r7, #24
 800739e:	46bd      	mov	sp, r7
 80073a0:	bd80      	pop	{r7, pc}
 80073a2:	bf00      	nop

080073a4 <lsm6dsr_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsr_fs_g_t val)
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b084      	sub	sp, #16
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
 80073ac:	460b      	mov	r3, r1
 80073ae:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 80073b0:	f107 0208 	add.w	r2, r7, #8
 80073b4:	2301      	movs	r3, #1
 80073b6:	2111      	movs	r1, #17
 80073b8:	6878      	ldr	r0, [r7, #4]
 80073ba:	f7ff fe54 	bl	8007066 <lsm6dsr_read_reg>
 80073be:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d10f      	bne.n	80073e6 <lsm6dsr_gy_full_scale_set+0x42>
  {
    ctrl2_g.fs_g = (uint8_t)val;
 80073c6:	78fb      	ldrb	r3, [r7, #3]
 80073c8:	f003 030f 	and.w	r3, r3, #15
 80073cc:	b2da      	uxtb	r2, r3
 80073ce:	7a3b      	ldrb	r3, [r7, #8]
 80073d0:	f362 0303 	bfi	r3, r2, #0, #4
 80073d4:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 80073d6:	f107 0208 	add.w	r2, r7, #8
 80073da:	2301      	movs	r3, #1
 80073dc:	2111      	movs	r1, #17
 80073de:	6878      	ldr	r0, [r7, #4]
 80073e0:	f7ff fe59 	bl	8007096 <lsm6dsr_write_reg>
 80073e4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80073e6:	68fb      	ldr	r3, [r7, #12]
}
 80073e8:	4618      	mov	r0, r3
 80073ea:	3710      	adds	r7, #16
 80073ec:	46bd      	mov	sp, r7
 80073ee:	bd80      	pop	{r7, pc}

080073f0 <lsm6dsr_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsr_odr_g_t val)
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b086      	sub	sp, #24
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
 80073f8:	460b      	mov	r3, r1
 80073fa:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_odr_g_t odr_gy =  val;
 80073fc:	78fb      	ldrb	r3, [r7, #3]
 80073fe:	75fb      	strb	r3, [r7, #23]
  lsm6dsr_fsm_odr_t fsm_odr;
  lsm6dsr_ctrl2_g_t ctrl2_g;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsr_fsm_enable_get(ctx, &fsm_enable);
 8007400:	f107 030c 	add.w	r3, r7, #12
 8007404:	4619      	mov	r1, r3
 8007406:	6878      	ldr	r0, [r7, #4]
 8007408:	f000 fa8e 	bl	8007928 <lsm6dsr_fsm_enable_get>
 800740c:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 800740e:	693b      	ldr	r3, [r7, #16]
 8007410:	2b00      	cmp	r3, #0
 8007412:	f040 80c4 	bne.w	800759e <lsm6dsr_gy_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8007416:	7b3b      	ldrb	r3, [r7, #12]
 8007418:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800741c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 800741e:	7b3b      	ldrb	r3, [r7, #12]
 8007420:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007424:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8007426:	4313      	orrs	r3, r2
 8007428:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 800742a:	7b3b      	ldrb	r3, [r7, #12]
 800742c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007430:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8007432:	4313      	orrs	r3, r2
 8007434:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8007436:	7b3b      	ldrb	r3, [r7, #12]
 8007438:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800743c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 800743e:	4313      	orrs	r3, r2
 8007440:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8007442:	7b3b      	ldrb	r3, [r7, #12]
 8007444:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8007448:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 800744a:	4313      	orrs	r3, r2
 800744c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 800744e:	7b3b      	ldrb	r3, [r7, #12]
 8007450:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8007454:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8007456:	4313      	orrs	r3, r2
 8007458:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 800745a:	7b3b      	ldrb	r3, [r7, #12]
 800745c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8007460:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8007462:	4313      	orrs	r3, r2
 8007464:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8007466:	7b3b      	ldrb	r3, [r7, #12]
 8007468:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800746c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 800746e:	4313      	orrs	r3, r2
 8007470:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8007472:	7b7b      	ldrb	r3, [r7, #13]
 8007474:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007478:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 800747a:	4313      	orrs	r3, r2
 800747c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 800747e:	7b7b      	ldrb	r3, [r7, #13]
 8007480:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007484:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8007486:	4313      	orrs	r3, r2
 8007488:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 800748a:	7b7b      	ldrb	r3, [r7, #13]
 800748c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007490:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8007492:	4313      	orrs	r3, r2
 8007494:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8007496:	7b7b      	ldrb	r3, [r7, #13]
 8007498:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800749c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 800749e:	4313      	orrs	r3, r2
 80074a0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 80074a2:	7b7b      	ldrb	r3, [r7, #13]
 80074a4:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80074a8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 80074aa:	4313      	orrs	r3, r2
 80074ac:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 80074ae:	7b7b      	ldrb	r3, [r7, #13]
 80074b0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80074b4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 80074b6:	4313      	orrs	r3, r2
 80074b8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 80074ba:	7b7b      	ldrb	r3, [r7, #13]
 80074bc:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80074c0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 80074c2:	4313      	orrs	r3, r2
 80074c4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 80074c6:	7b7b      	ldrb	r3, [r7, #13]
 80074c8:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80074cc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 80074ce:	4313      	orrs	r3, r2
 80074d0:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80074d2:	2b01      	cmp	r3, #1
 80074d4:	d163      	bne.n	800759e <lsm6dsr_gy_data_rate_set+0x1ae>
    {
      ret =  lsm6dsr_fsm_data_rate_get(ctx, &fsm_odr);
 80074d6:	f107 030b 	add.w	r3, r7, #11
 80074da:	4619      	mov	r1, r3
 80074dc:	6878      	ldr	r0, [r7, #4]
 80074de:	f000 fa4f 	bl	8007980 <lsm6dsr_fsm_data_rate_get>
 80074e2:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 80074e4:	693b      	ldr	r3, [r7, #16]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d159      	bne.n	800759e <lsm6dsr_gy_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 80074ea:	7afb      	ldrb	r3, [r7, #11]
 80074ec:	2b03      	cmp	r3, #3
 80074ee:	d853      	bhi.n	8007598 <lsm6dsr_gy_data_rate_set+0x1a8>
 80074f0:	a201      	add	r2, pc, #4	; (adr r2, 80074f8 <lsm6dsr_gy_data_rate_set+0x108>)
 80074f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074f6:	bf00      	nop
 80074f8:	08007509 	.word	0x08007509
 80074fc:	0800751b 	.word	0x0800751b
 8007500:	08007539 	.word	0x08007539
 8007504:	08007563 	.word	0x08007563
        {
          case LSM6DSR_ODR_FSM_12Hz5:
            if (val == LSM6DSR_GY_ODR_OFF)
 8007508:	78fb      	ldrb	r3, [r7, #3]
 800750a:	2b00      	cmp	r3, #0
 800750c:	d102      	bne.n	8007514 <lsm6dsr_gy_data_rate_set+0x124>
            {
              odr_gy = LSM6DSR_GY_ODR_12Hz5;
 800750e:	2301      	movs	r3, #1
 8007510:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8007512:	e045      	b.n	80075a0 <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8007514:	78fb      	ldrb	r3, [r7, #3]
 8007516:	75fb      	strb	r3, [r7, #23]
            break;
 8007518:	e042      	b.n	80075a0 <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_26Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 800751a:	78fb      	ldrb	r3, [r7, #3]
 800751c:	2b00      	cmp	r3, #0
 800751e:	d102      	bne.n	8007526 <lsm6dsr_gy_data_rate_set+0x136>
            {
              odr_gy = LSM6DSR_GY_ODR_26Hz;
 8007520:	2302      	movs	r3, #2
 8007522:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8007524:	e03c      	b.n	80075a0 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 8007526:	78fb      	ldrb	r3, [r7, #3]
 8007528:	2b01      	cmp	r3, #1
 800752a:	d102      	bne.n	8007532 <lsm6dsr_gy_data_rate_set+0x142>
              odr_gy = LSM6DSR_GY_ODR_26Hz;
 800752c:	2302      	movs	r3, #2
 800752e:	75fb      	strb	r3, [r7, #23]
            break;
 8007530:	e036      	b.n	80075a0 <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8007532:	78fb      	ldrb	r3, [r7, #3]
 8007534:	75fb      	strb	r3, [r7, #23]
            break;
 8007536:	e033      	b.n	80075a0 <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_52Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 8007538:	78fb      	ldrb	r3, [r7, #3]
 800753a:	2b00      	cmp	r3, #0
 800753c:	d102      	bne.n	8007544 <lsm6dsr_gy_data_rate_set+0x154>
            {
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 800753e:	2303      	movs	r3, #3
 8007540:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8007542:	e02d      	b.n	80075a0 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 8007544:	78fb      	ldrb	r3, [r7, #3]
 8007546:	2b01      	cmp	r3, #1
 8007548:	d102      	bne.n	8007550 <lsm6dsr_gy_data_rate_set+0x160>
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 800754a:	2303      	movs	r3, #3
 800754c:	75fb      	strb	r3, [r7, #23]
            break;
 800754e:	e027      	b.n	80075a0 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_26Hz)
 8007550:	78fb      	ldrb	r3, [r7, #3]
 8007552:	2b02      	cmp	r3, #2
 8007554:	d102      	bne.n	800755c <lsm6dsr_gy_data_rate_set+0x16c>
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 8007556:	2303      	movs	r3, #3
 8007558:	75fb      	strb	r3, [r7, #23]
            break;
 800755a:	e021      	b.n	80075a0 <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 800755c:	78fb      	ldrb	r3, [r7, #3]
 800755e:	75fb      	strb	r3, [r7, #23]
            break;
 8007560:	e01e      	b.n	80075a0 <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_104Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 8007562:	78fb      	ldrb	r3, [r7, #3]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d102      	bne.n	800756e <lsm6dsr_gy_data_rate_set+0x17e>
            {
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8007568:	2304      	movs	r3, #4
 800756a:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 800756c:	e018      	b.n	80075a0 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 800756e:	78fb      	ldrb	r3, [r7, #3]
 8007570:	2b01      	cmp	r3, #1
 8007572:	d102      	bne.n	800757a <lsm6dsr_gy_data_rate_set+0x18a>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8007574:	2304      	movs	r3, #4
 8007576:	75fb      	strb	r3, [r7, #23]
            break;
 8007578:	e012      	b.n	80075a0 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_26Hz)
 800757a:	78fb      	ldrb	r3, [r7, #3]
 800757c:	2b02      	cmp	r3, #2
 800757e:	d102      	bne.n	8007586 <lsm6dsr_gy_data_rate_set+0x196>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8007580:	2304      	movs	r3, #4
 8007582:	75fb      	strb	r3, [r7, #23]
            break;
 8007584:	e00c      	b.n	80075a0 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_52Hz)
 8007586:	78fb      	ldrb	r3, [r7, #3]
 8007588:	2b03      	cmp	r3, #3
 800758a:	d102      	bne.n	8007592 <lsm6dsr_gy_data_rate_set+0x1a2>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 800758c:	2304      	movs	r3, #4
 800758e:	75fb      	strb	r3, [r7, #23]
            break;
 8007590:	e006      	b.n	80075a0 <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8007592:	78fb      	ldrb	r3, [r7, #3]
 8007594:	75fb      	strb	r3, [r7, #23]
            break;
 8007596:	e003      	b.n	80075a0 <lsm6dsr_gy_data_rate_set+0x1b0>

          default:
            odr_gy = val;
 8007598:	78fb      	ldrb	r3, [r7, #3]
 800759a:	75fb      	strb	r3, [r7, #23]
            break;
 800759c:	e000      	b.n	80075a0 <lsm6dsr_gy_data_rate_set+0x1b0>
        }
      }
 800759e:	bf00      	nop
    }
  }

  if (ret == 0)
 80075a0:	693b      	ldr	r3, [r7, #16]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d107      	bne.n	80075b6 <lsm6dsr_gy_data_rate_set+0x1c6>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 80075a6:	f107 0208 	add.w	r2, r7, #8
 80075aa:	2301      	movs	r3, #1
 80075ac:	2111      	movs	r1, #17
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f7ff fd59 	bl	8007066 <lsm6dsr_read_reg>
 80075b4:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 80075b6:	693b      	ldr	r3, [r7, #16]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d10f      	bne.n	80075dc <lsm6dsr_gy_data_rate_set+0x1ec>
  {
    ctrl2_g.odr_g = (uint8_t)odr_gy;
 80075bc:	7dfb      	ldrb	r3, [r7, #23]
 80075be:	f003 030f 	and.w	r3, r3, #15
 80075c2:	b2da      	uxtb	r2, r3
 80075c4:	7a3b      	ldrb	r3, [r7, #8]
 80075c6:	f362 1307 	bfi	r3, r2, #4, #4
 80075ca:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 80075cc:	f107 0208 	add.w	r2, r7, #8
 80075d0:	2301      	movs	r3, #1
 80075d2:	2111      	movs	r1, #17
 80075d4:	6878      	ldr	r0, [r7, #4]
 80075d6:	f7ff fd5e 	bl	8007096 <lsm6dsr_write_reg>
 80075da:	6138      	str	r0, [r7, #16]
  }

  return ret;
 80075dc:	693b      	ldr	r3, [r7, #16]
}
 80075de:	4618      	mov	r0, r3
 80075e0:	3718      	adds	r7, #24
 80075e2:	46bd      	mov	sp, r7
 80075e4:	bd80      	pop	{r7, pc}
 80075e6:	bf00      	nop

080075e8 <lsm6dsr_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80075e8:	b580      	push	{r7, lr}
 80075ea:	b084      	sub	sp, #16
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	6078      	str	r0, [r7, #4]
 80075f0:	460b      	mov	r3, r1
 80075f2:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80075f4:	f107 0208 	add.w	r2, r7, #8
 80075f8:	2301      	movs	r3, #1
 80075fa:	2112      	movs	r1, #18
 80075fc:	6878      	ldr	r0, [r7, #4]
 80075fe:	f7ff fd32 	bl	8007066 <lsm6dsr_read_reg>
 8007602:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d10f      	bne.n	800762a <lsm6dsr_block_data_update_set+0x42>
  {
    ctrl3_c.bdu = (uint8_t)val;
 800760a:	78fb      	ldrb	r3, [r7, #3]
 800760c:	f003 0301 	and.w	r3, r3, #1
 8007610:	b2da      	uxtb	r2, r3
 8007612:	7a3b      	ldrb	r3, [r7, #8]
 8007614:	f362 1386 	bfi	r3, r2, #6, #1
 8007618:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 800761a:	f107 0208 	add.w	r2, r7, #8
 800761e:	2301      	movs	r3, #1
 8007620:	2112      	movs	r1, #18
 8007622:	6878      	ldr	r0, [r7, #4]
 8007624:	f7ff fd37 	bl	8007096 <lsm6dsr_write_reg>
 8007628:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800762a:	68fb      	ldr	r3, [r7, #12]
}
 800762c:	4618      	mov	r0, r3
 800762e:	3710      	adds	r7, #16
 8007630:	46bd      	mov	sp, r7
 8007632:	bd80      	pop	{r7, pc}

08007634 <lsm6dsr_xl_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 8007634:	b580      	push	{r7, lr}
 8007636:	b084      	sub	sp, #16
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
 800763c:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 800763e:	f107 0208 	add.w	r2, r7, #8
 8007642:	2301      	movs	r3, #1
 8007644:	211e      	movs	r1, #30
 8007646:	6878      	ldr	r0, [r7, #4]
 8007648:	f7ff fd0d 	bl	8007066 <lsm6dsr_read_reg>
 800764c:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.xlda;
 800764e:	7a3b      	ldrb	r3, [r7, #8]
 8007650:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007654:	b2db      	uxtb	r3, r3
 8007656:	461a      	mov	r2, r3
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	701a      	strb	r2, [r3, #0]

  return ret;
 800765c:	68fb      	ldr	r3, [r7, #12]
}
 800765e:	4618      	mov	r0, r3
 8007660:	3710      	adds	r7, #16
 8007662:	46bd      	mov	sp, r7
 8007664:	bd80      	pop	{r7, pc}

08007666 <lsm6dsr_gy_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 8007666:	b580      	push	{r7, lr}
 8007668:	b084      	sub	sp, #16
 800766a:	af00      	add	r7, sp, #0
 800766c:	6078      	str	r0, [r7, #4]
 800766e:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 8007670:	f107 0208 	add.w	r2, r7, #8
 8007674:	2301      	movs	r3, #1
 8007676:	211e      	movs	r1, #30
 8007678:	6878      	ldr	r0, [r7, #4]
 800767a:	f7ff fcf4 	bl	8007066 <lsm6dsr_read_reg>
 800767e:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.gda;
 8007680:	7a3b      	ldrb	r3, [r7, #8]
 8007682:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007686:	b2db      	uxtb	r3, r3
 8007688:	461a      	mov	r2, r3
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	701a      	strb	r2, [r3, #0]

  return ret;
 800768e:	68fb      	ldr	r3, [r7, #12]
}
 8007690:	4618      	mov	r0, r3
 8007692:	3710      	adds	r7, #16
 8007694:	46bd      	mov	sp, r7
 8007696:	bd80      	pop	{r7, pc}

08007698 <lsm6dsr_temp_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_temp_flag_data_ready_get(stmdev_ctx_t *ctx,
                                         uint8_t *val)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b084      	sub	sp, #16
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
 80076a0:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 80076a2:	f107 0208 	add.w	r2, r7, #8
 80076a6:	2301      	movs	r3, #1
 80076a8:	211e      	movs	r1, #30
 80076aa:	6878      	ldr	r0, [r7, #4]
 80076ac:	f7ff fcdb 	bl	8007066 <lsm6dsr_read_reg>
 80076b0:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.tda;
 80076b2:	7a3b      	ldrb	r3, [r7, #8]
 80076b4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80076b8:	b2db      	uxtb	r3, r3
 80076ba:	461a      	mov	r2, r3
 80076bc:	683b      	ldr	r3, [r7, #0]
 80076be:	701a      	strb	r2, [r3, #0]

  return ret;
 80076c0:	68fb      	ldr	r3, [r7, #12]
}
 80076c2:	4618      	mov	r0, r3
 80076c4:	3710      	adds	r7, #16
 80076c6:	46bd      	mov	sp, r7
 80076c8:	bd80      	pop	{r7, pc}

080076ca <lsm6dsr_temperature_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 80076ca:	b580      	push	{r7, lr}
 80076cc:	b084      	sub	sp, #16
 80076ce:	af00      	add	r7, sp, #0
 80076d0:	6078      	str	r0, [r7, #4]
 80076d2:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUT_TEMP_L, buff, 2);
 80076d4:	f107 0208 	add.w	r2, r7, #8
 80076d8:	2302      	movs	r3, #2
 80076da:	2120      	movs	r1, #32
 80076dc:	6878      	ldr	r0, [r7, #4]
 80076de:	f7ff fcc2 	bl	8007066 <lsm6dsr_read_reg>
 80076e2:	60f8      	str	r0, [r7, #12]
  val[0] = (int16_t)buff[1];
 80076e4:	7a7b      	ldrb	r3, [r7, #9]
 80076e6:	b21a      	sxth	r2, r3
 80076e8:	683b      	ldr	r3, [r7, #0]
 80076ea:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 80076ec:	683b      	ldr	r3, [r7, #0]
 80076ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80076f2:	b29b      	uxth	r3, r3
 80076f4:	021b      	lsls	r3, r3, #8
 80076f6:	b29a      	uxth	r2, r3
 80076f8:	7a3b      	ldrb	r3, [r7, #8]
 80076fa:	b29b      	uxth	r3, r3
 80076fc:	4413      	add	r3, r2
 80076fe:	b29b      	uxth	r3, r3
 8007700:	b21a      	sxth	r2, r3
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	801a      	strh	r2, [r3, #0]

  return ret;
 8007706:	68fb      	ldr	r3, [r7, #12]
}
 8007708:	4618      	mov	r0, r3
 800770a:	3710      	adds	r7, #16
 800770c:	46bd      	mov	sp, r7
 800770e:	bd80      	pop	{r7, pc}

08007710 <lsm6dsr_angular_rate_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_angular_rate_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8007710:	b580      	push	{r7, lr}
 8007712:	b086      	sub	sp, #24
 8007714:	af00      	add	r7, sp, #0
 8007716:	6078      	str	r0, [r7, #4]
 8007718:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUTX_L_G, buff, 6);
 800771a:	f107 020c 	add.w	r2, r7, #12
 800771e:	2306      	movs	r3, #6
 8007720:	2122      	movs	r1, #34	; 0x22
 8007722:	6878      	ldr	r0, [r7, #4]
 8007724:	f7ff fc9f 	bl	8007066 <lsm6dsr_read_reg>
 8007728:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 800772a:	7b7b      	ldrb	r3, [r7, #13]
 800772c:	b21a      	sxth	r2, r3
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007738:	b29b      	uxth	r3, r3
 800773a:	021b      	lsls	r3, r3, #8
 800773c:	b29a      	uxth	r2, r3
 800773e:	7b3b      	ldrb	r3, [r7, #12]
 8007740:	b29b      	uxth	r3, r3
 8007742:	4413      	add	r3, r2
 8007744:	b29b      	uxth	r3, r3
 8007746:	b21a      	sxth	r2, r3
 8007748:	683b      	ldr	r3, [r7, #0]
 800774a:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 800774c:	7bfa      	ldrb	r2, [r7, #15]
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	3302      	adds	r3, #2
 8007752:	b212      	sxth	r2, r2
 8007754:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	3302      	adds	r3, #2
 800775a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800775e:	b29b      	uxth	r3, r3
 8007760:	021b      	lsls	r3, r3, #8
 8007762:	b29a      	uxth	r2, r3
 8007764:	7bbb      	ldrb	r3, [r7, #14]
 8007766:	b29b      	uxth	r3, r3
 8007768:	4413      	add	r3, r2
 800776a:	b29a      	uxth	r2, r3
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	3302      	adds	r3, #2
 8007770:	b212      	sxth	r2, r2
 8007772:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8007774:	7c7a      	ldrb	r2, [r7, #17]
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	3304      	adds	r3, #4
 800777a:	b212      	sxth	r2, r2
 800777c:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	3304      	adds	r3, #4
 8007782:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007786:	b29b      	uxth	r3, r3
 8007788:	021b      	lsls	r3, r3, #8
 800778a:	b29a      	uxth	r2, r3
 800778c:	7c3b      	ldrb	r3, [r7, #16]
 800778e:	b29b      	uxth	r3, r3
 8007790:	4413      	add	r3, r2
 8007792:	b29a      	uxth	r2, r3
 8007794:	683b      	ldr	r3, [r7, #0]
 8007796:	3304      	adds	r3, #4
 8007798:	b212      	sxth	r2, r2
 800779a:	801a      	strh	r2, [r3, #0]

  return ret;
 800779c:	697b      	ldr	r3, [r7, #20]
}
 800779e:	4618      	mov	r0, r3
 80077a0:	3718      	adds	r7, #24
 80077a2:	46bd      	mov	sp, r7
 80077a4:	bd80      	pop	{r7, pc}

080077a6 <lsm6dsr_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 80077a6:	b580      	push	{r7, lr}
 80077a8:	b086      	sub	sp, #24
 80077aa:	af00      	add	r7, sp, #0
 80077ac:	6078      	str	r0, [r7, #4]
 80077ae:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUTX_L_A, buff, 6);
 80077b0:	f107 020c 	add.w	r2, r7, #12
 80077b4:	2306      	movs	r3, #6
 80077b6:	2128      	movs	r1, #40	; 0x28
 80077b8:	6878      	ldr	r0, [r7, #4]
 80077ba:	f7ff fc54 	bl	8007066 <lsm6dsr_read_reg>
 80077be:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 80077c0:	7b7b      	ldrb	r3, [r7, #13]
 80077c2:	b21a      	sxth	r2, r3
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 80077c8:	683b      	ldr	r3, [r7, #0]
 80077ca:	f9b3 3000 	ldrsh.w	r3, [r3]
 80077ce:	b29b      	uxth	r3, r3
 80077d0:	021b      	lsls	r3, r3, #8
 80077d2:	b29a      	uxth	r2, r3
 80077d4:	7b3b      	ldrb	r3, [r7, #12]
 80077d6:	b29b      	uxth	r3, r3
 80077d8:	4413      	add	r3, r2
 80077da:	b29b      	uxth	r3, r3
 80077dc:	b21a      	sxth	r2, r3
 80077de:	683b      	ldr	r3, [r7, #0]
 80077e0:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 80077e2:	7bfa      	ldrb	r2, [r7, #15]
 80077e4:	683b      	ldr	r3, [r7, #0]
 80077e6:	3302      	adds	r3, #2
 80077e8:	b212      	sxth	r2, r2
 80077ea:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	3302      	adds	r3, #2
 80077f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80077f4:	b29b      	uxth	r3, r3
 80077f6:	021b      	lsls	r3, r3, #8
 80077f8:	b29a      	uxth	r2, r3
 80077fa:	7bbb      	ldrb	r3, [r7, #14]
 80077fc:	b29b      	uxth	r3, r3
 80077fe:	4413      	add	r3, r2
 8007800:	b29a      	uxth	r2, r3
 8007802:	683b      	ldr	r3, [r7, #0]
 8007804:	3302      	adds	r3, #2
 8007806:	b212      	sxth	r2, r2
 8007808:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 800780a:	7c7a      	ldrb	r2, [r7, #17]
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	3304      	adds	r3, #4
 8007810:	b212      	sxth	r2, r2
 8007812:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	3304      	adds	r3, #4
 8007818:	f9b3 3000 	ldrsh.w	r3, [r3]
 800781c:	b29b      	uxth	r3, r3
 800781e:	021b      	lsls	r3, r3, #8
 8007820:	b29a      	uxth	r2, r3
 8007822:	7c3b      	ldrb	r3, [r7, #16]
 8007824:	b29b      	uxth	r3, r3
 8007826:	4413      	add	r3, r2
 8007828:	b29a      	uxth	r2, r3
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	3304      	adds	r3, #4
 800782e:	b212      	sxth	r2, r2
 8007830:	801a      	strh	r2, [r3, #0]

  return ret;
 8007832:	697b      	ldr	r3, [r7, #20]
}
 8007834:	4618      	mov	r0, r3
 8007836:	3718      	adds	r7, #24
 8007838:	46bd      	mov	sp, r7
 800783a:	bd80      	pop	{r7, pc}

0800783c <lsm6dsr_mem_bank_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_mem_bank_set(stmdev_ctx_t *ctx,
                             lsm6dsr_reg_access_t val)
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b084      	sub	sp, #16
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
 8007844:	460b      	mov	r3, r1
 8007846:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_func_cfg_access_t func_cfg_access;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_FUNC_CFG_ACCESS,
 8007848:	f107 0208 	add.w	r2, r7, #8
 800784c:	2301      	movs	r3, #1
 800784e:	2101      	movs	r1, #1
 8007850:	6878      	ldr	r0, [r7, #4]
 8007852:	f7ff fc08 	bl	8007066 <lsm6dsr_read_reg>
 8007856:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&func_cfg_access, 1);

  if (ret == 0)
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	2b00      	cmp	r3, #0
 800785c:	d10f      	bne.n	800787e <lsm6dsr_mem_bank_set+0x42>
  {
    func_cfg_access.reg_access = (uint8_t)val;
 800785e:	78fb      	ldrb	r3, [r7, #3]
 8007860:	f003 0303 	and.w	r3, r3, #3
 8007864:	b2da      	uxtb	r2, r3
 8007866:	7a3b      	ldrb	r3, [r7, #8]
 8007868:	f362 1387 	bfi	r3, r2, #6, #2
 800786c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_FUNC_CFG_ACCESS,
 800786e:	f107 0208 	add.w	r2, r7, #8
 8007872:	2301      	movs	r3, #1
 8007874:	2101      	movs	r1, #1
 8007876:	6878      	ldr	r0, [r7, #4]
 8007878:	f7ff fc0d 	bl	8007096 <lsm6dsr_write_reg>
 800787c:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&func_cfg_access, 1);
  }

  return ret;
 800787e:	68fb      	ldr	r3, [r7, #12]
}
 8007880:	4618      	mov	r0, r3
 8007882:	3710      	adds	r7, #16
 8007884:	46bd      	mov	sp, r7
 8007886:	bd80      	pop	{r7, pc}

08007888 <lsm6dsr_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8007888:	b580      	push	{r7, lr}
 800788a:	b084      	sub	sp, #16
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
 8007890:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_WHO_AM_I, buff, 1);
 8007892:	2301      	movs	r3, #1
 8007894:	683a      	ldr	r2, [r7, #0]
 8007896:	210f      	movs	r1, #15
 8007898:	6878      	ldr	r0, [r7, #4]
 800789a:	f7ff fbe4 	bl	8007066 <lsm6dsr_read_reg>
 800789e:	60f8      	str	r0, [r7, #12]

  return ret;
 80078a0:	68fb      	ldr	r3, [r7, #12]
}
 80078a2:	4618      	mov	r0, r3
 80078a4:	3710      	adds	r7, #16
 80078a6:	46bd      	mov	sp, r7
 80078a8:	bd80      	pop	{r7, pc}

080078aa <lsm6dsr_reset_set>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80078aa:	b580      	push	{r7, lr}
 80078ac:	b084      	sub	sp, #16
 80078ae:	af00      	add	r7, sp, #0
 80078b0:	6078      	str	r0, [r7, #4]
 80078b2:	460b      	mov	r3, r1
 80078b4:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80078b6:	f107 0208 	add.w	r2, r7, #8
 80078ba:	2301      	movs	r3, #1
 80078bc:	2112      	movs	r1, #18
 80078be:	6878      	ldr	r0, [r7, #4]
 80078c0:	f7ff fbd1 	bl	8007066 <lsm6dsr_read_reg>
 80078c4:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d10f      	bne.n	80078ec <lsm6dsr_reset_set+0x42>
  {
    ctrl3_c.sw_reset = (uint8_t)val;
 80078cc:	78fb      	ldrb	r3, [r7, #3]
 80078ce:	f003 0301 	and.w	r3, r3, #1
 80078d2:	b2da      	uxtb	r2, r3
 80078d4:	7a3b      	ldrb	r3, [r7, #8]
 80078d6:	f362 0300 	bfi	r3, r2, #0, #1
 80078da:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80078dc:	f107 0208 	add.w	r2, r7, #8
 80078e0:	2301      	movs	r3, #1
 80078e2:	2112      	movs	r1, #18
 80078e4:	6878      	ldr	r0, [r7, #4]
 80078e6:	f7ff fbd6 	bl	8007096 <lsm6dsr_write_reg>
 80078ea:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80078ec:	68fb      	ldr	r3, [r7, #12]
}
 80078ee:	4618      	mov	r0, r3
 80078f0:	3710      	adds	r7, #16
 80078f2:	46bd      	mov	sp, r7
 80078f4:	bd80      	pop	{r7, pc}

080078f6 <lsm6dsr_reset_get>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 80078f6:	b580      	push	{r7, lr}
 80078f8:	b084      	sub	sp, #16
 80078fa:	af00      	add	r7, sp, #0
 80078fc:	6078      	str	r0, [r7, #4]
 80078fe:	6039      	str	r1, [r7, #0]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8007900:	f107 0208 	add.w	r2, r7, #8
 8007904:	2301      	movs	r3, #1
 8007906:	2112      	movs	r1, #18
 8007908:	6878      	ldr	r0, [r7, #4]
 800790a:	f7ff fbac 	bl	8007066 <lsm6dsr_read_reg>
 800790e:	60f8      	str	r0, [r7, #12]
  *val = ctrl3_c.sw_reset;
 8007910:	7a3b      	ldrb	r3, [r7, #8]
 8007912:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007916:	b2db      	uxtb	r3, r3
 8007918:	461a      	mov	r2, r3
 800791a:	683b      	ldr	r3, [r7, #0]
 800791c:	701a      	strb	r2, [r3, #0]

  return ret;
 800791e:	68fb      	ldr	r3, [r7, #12]
}
 8007920:	4618      	mov	r0, r3
 8007922:	3710      	adds	r7, #16
 8007924:	46bd      	mov	sp, r7
 8007926:	bd80      	pop	{r7, pc}

08007928 <lsm6dsr_fsm_enable_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_fsm_enable_get(stmdev_ctx_t *ctx,
                               lsm6dsr_emb_fsm_enable_t *val)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b084      	sub	sp, #16
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
 8007930:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_EMBEDDED_FUNC_BANK);
 8007932:	2102      	movs	r1, #2
 8007934:	6878      	ldr	r0, [r7, #4]
 8007936:	f7ff ff81 	bl	800783c <lsm6dsr_mem_bank_set>
 800793a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d106      	bne.n	8007950 <lsm6dsr_fsm_enable_get+0x28>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_A,
                           (uint8_t *)&val->fsm_enable_a, 1);
 8007942:	683a      	ldr	r2, [r7, #0]
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_A,
 8007944:	2301      	movs	r3, #1
 8007946:	2146      	movs	r1, #70	; 0x46
 8007948:	6878      	ldr	r0, [r7, #4]
 800794a:	f7ff fb8c 	bl	8007066 <lsm6dsr_read_reg>
 800794e:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d107      	bne.n	8007966 <lsm6dsr_fsm_enable_get+0x3e>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_B,
                           (uint8_t *)&val->fsm_enable_b, 1);
 8007956:	683b      	ldr	r3, [r7, #0]
 8007958:	1c5a      	adds	r2, r3, #1
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_B,
 800795a:	2301      	movs	r3, #1
 800795c:	2147      	movs	r1, #71	; 0x47
 800795e:	6878      	ldr	r0, [r7, #4]
 8007960:	f7ff fb81 	bl	8007066 <lsm6dsr_read_reg>
 8007964:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d104      	bne.n	8007976 <lsm6dsr_fsm_enable_get+0x4e>
  {
    ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_USER_BANK);
 800796c:	2100      	movs	r1, #0
 800796e:	6878      	ldr	r0, [r7, #4]
 8007970:	f7ff ff64 	bl	800783c <lsm6dsr_mem_bank_set>
 8007974:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8007976:	68fb      	ldr	r3, [r7, #12]
}
 8007978:	4618      	mov	r0, r3
 800797a:	3710      	adds	r7, #16
 800797c:	46bd      	mov	sp, r7
 800797e:	bd80      	pop	{r7, pc}

08007980 <lsm6dsr_fsm_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_fsm_data_rate_get(stmdev_ctx_t *ctx,
                                  lsm6dsr_fsm_odr_t *val)
{
 8007980:	b580      	push	{r7, lr}
 8007982:	b084      	sub	sp, #16
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
 8007988:	6039      	str	r1, [r7, #0]
  lsm6dsr_emb_func_odr_cfg_b_t emb_func_odr_cfg_b;
  int32_t ret;

  ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_EMBEDDED_FUNC_BANK);
 800798a:	2102      	movs	r1, #2
 800798c:	6878      	ldr	r0, [r7, #4]
 800798e:	f7ff ff55 	bl	800783c <lsm6dsr_mem_bank_set>
 8007992:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	2b00      	cmp	r3, #0
 8007998:	d107      	bne.n	80079aa <lsm6dsr_fsm_data_rate_get+0x2a>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_EMB_FUNC_ODR_CFG_B,
 800799a:	f107 0208 	add.w	r2, r7, #8
 800799e:	2301      	movs	r3, #1
 80079a0:	215f      	movs	r1, #95	; 0x5f
 80079a2:	6878      	ldr	r0, [r7, #4]
 80079a4:	f7ff fb5f 	bl	8007066 <lsm6dsr_read_reg>
 80079a8:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&emb_func_odr_cfg_b, 1);
  }

  if (ret == 0)
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d104      	bne.n	80079ba <lsm6dsr_fsm_data_rate_get+0x3a>
  {
    ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_USER_BANK);
 80079b0:	2100      	movs	r1, #0
 80079b2:	6878      	ldr	r0, [r7, #4]
 80079b4:	f7ff ff42 	bl	800783c <lsm6dsr_mem_bank_set>
 80079b8:	60f8      	str	r0, [r7, #12]
  }

  switch (emb_func_odr_cfg_b.fsm_odr)
 80079ba:	7a3b      	ldrb	r3, [r7, #8]
 80079bc:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80079c0:	b2db      	uxtb	r3, r3
 80079c2:	2b03      	cmp	r3, #3
 80079c4:	d81a      	bhi.n	80079fc <lsm6dsr_fsm_data_rate_get+0x7c>
 80079c6:	a201      	add	r2, pc, #4	; (adr r2, 80079cc <lsm6dsr_fsm_data_rate_get+0x4c>)
 80079c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079cc:	080079dd 	.word	0x080079dd
 80079d0:	080079e5 	.word	0x080079e5
 80079d4:	080079ed 	.word	0x080079ed
 80079d8:	080079f5 	.word	0x080079f5
  {
    case LSM6DSR_ODR_FSM_12Hz5:
      *val = LSM6DSR_ODR_FSM_12Hz5;
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	2200      	movs	r2, #0
 80079e0:	701a      	strb	r2, [r3, #0]
      break;
 80079e2:	e00f      	b.n	8007a04 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_26Hz:
      *val = LSM6DSR_ODR_FSM_26Hz;
 80079e4:	683b      	ldr	r3, [r7, #0]
 80079e6:	2201      	movs	r2, #1
 80079e8:	701a      	strb	r2, [r3, #0]
      break;
 80079ea:	e00b      	b.n	8007a04 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_52Hz:
      *val = LSM6DSR_ODR_FSM_52Hz;
 80079ec:	683b      	ldr	r3, [r7, #0]
 80079ee:	2202      	movs	r2, #2
 80079f0:	701a      	strb	r2, [r3, #0]
      break;
 80079f2:	e007      	b.n	8007a04 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_104Hz:
      *val = LSM6DSR_ODR_FSM_104Hz;
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	2203      	movs	r2, #3
 80079f8:	701a      	strb	r2, [r3, #0]
      break;
 80079fa:	e003      	b.n	8007a04 <lsm6dsr_fsm_data_rate_get+0x84>

    default:
      *val = LSM6DSR_ODR_FSM_12Hz5;
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	2200      	movs	r2, #0
 8007a00:	701a      	strb	r2, [r3, #0]
      break;
 8007a02:	bf00      	nop
  }

  return ret;
 8007a04:	68fb      	ldr	r3, [r7, #12]
}
 8007a06:	4618      	mov	r0, r3
 8007a08:	3710      	adds	r7, #16
 8007a0a:	46bd      	mov	sp, r7
 8007a0c:	bd80      	pop	{r7, pc}
 8007a0e:	bf00      	nop

08007a10 <HAL_RTC_AlarmAEventCallback>:
RTC_TimeTypeDef sTime = {0};
RTC_DateTypeDef sDate = {0};
RTC_AlarmTypeDef sAlarm = {0};

/*You cannot put these in the user callbacks section and I don't know why (can put in user begin 4)*/
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc){
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b082      	sub	sp, #8
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&(rtos.huart),(uint8_t*)"AlarmA\r\n", 8, HAL_MAX_DELAY);
 8007a18:	f04f 33ff 	mov.w	r3, #4294967295
 8007a1c:	2208      	movs	r2, #8
 8007a1e:	4905      	ldr	r1, [pc, #20]	; (8007a34 <HAL_RTC_AlarmAEventCallback+0x24>)
 8007a20:	4805      	ldr	r0, [pc, #20]	; (8007a38 <HAL_RTC_AlarmAEventCallback+0x28>)
 8007a22:	f005 f8f4 	bl	800cc0e <HAL_UART_Transmit>
	flagA = 1;
 8007a26:	4b05      	ldr	r3, [pc, #20]	; (8007a3c <HAL_RTC_AlarmAEventCallback+0x2c>)
 8007a28:	2201      	movs	r2, #1
 8007a2a:	701a      	strb	r2, [r3, #0]
}
 8007a2c:	bf00      	nop
 8007a2e:	3708      	adds	r7, #8
 8007a30:	46bd      	mov	sp, r7
 8007a32:	bd80      	pop	{r7, pc}
 8007a34:	080184ec 	.word	0x080184ec
 8007a38:	200060fc 	.word	0x200060fc
 8007a3c:	20000518 	.word	0x20000518

08007a40 <MRT_SetupRTOS>:
}




void MRT_SetupRTOS(UART_HandleTypeDef uart,uint8_t sleepT){
 8007a40:	b084      	sub	sp, #16
 8007a42:	b580      	push	{r7, lr}
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	f107 0c08 	add.w	ip, r7, #8
 8007a4a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	rtos.huart = uart;
 8007a4e:	4b0e      	ldr	r3, [pc, #56]	; (8007a88 <MRT_SetupRTOS+0x48>)
 8007a50:	4618      	mov	r0, r3
 8007a52:	f107 0308 	add.w	r3, r7, #8
 8007a56:	2244      	movs	r2, #68	; 0x44
 8007a58:	4619      	mov	r1, r3
 8007a5a:	f009 fa17 	bl	8010e8c <memcpy>
	rtos.sleepTime = sleepT;
 8007a5e:	4a0a      	ldr	r2, [pc, #40]	; (8007a88 <MRT_SetupRTOS+0x48>)
 8007a60:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8007a64:	f882 3044 	strb.w	r3, [r2, #68]	; 0x44
	HAL_UART_Transmit(&(rtos.huart),"Setting up RTOS\r\n", 17, HAL_MAX_DELAY);
 8007a68:	f04f 33ff 	mov.w	r3, #4294967295
 8007a6c:	2211      	movs	r2, #17
 8007a6e:	4907      	ldr	r1, [pc, #28]	; (8007a8c <MRT_SetupRTOS+0x4c>)
 8007a70:	4805      	ldr	r0, [pc, #20]	; (8007a88 <MRT_SetupRTOS+0x48>)
 8007a72:	f005 f8cc 	bl	800cc0e <HAL_UART_Transmit>
	MRT_WUProcedure();
 8007a76:	f000 f80b 	bl	8007a90 <MRT_WUProcedure>
}
 8007a7a:	bf00      	nop
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007a82:	b004      	add	sp, #16
 8007a84:	4770      	bx	lr
 8007a86:	bf00      	nop
 8007a88:	200060fc 	.word	0x200060fc
 8007a8c:	08018504 	.word	0x08018504

08007a90 <MRT_WUProcedure>:



void MRT_WUProcedure(void){
 8007a90:	b580      	push	{r7, lr}
 8007a92:	b082      	sub	sp, #8
 8007a94:	af00      	add	r7, sp, #0

	//If WU flag set, wake up procedure
	if (__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET)
 8007a96:	4b14      	ldr	r3, [pc, #80]	; (8007ae8 <MRT_WUProcedure+0x58>)
 8007a98:	685b      	ldr	r3, [r3, #4]
 8007a9a:	f003 0302 	and.w	r3, r3, #2
 8007a9e:	2b02      	cmp	r3, #2
 8007aa0:	d11c      	bne.n	8007adc <MRT_WUProcedure+0x4c>
	{

		wu_flag = 1;
 8007aa2:	4b12      	ldr	r3, [pc, #72]	; (8007aec <MRT_WUProcedure+0x5c>)
 8007aa4:	2201      	movs	r2, #1
 8007aa6:	701a      	strb	r2, [r3, #0]

		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);  // clear the flag
 8007aa8:	4b0f      	ldr	r3, [pc, #60]	; (8007ae8 <MRT_WUProcedure+0x58>)
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	4a0e      	ldr	r2, [pc, #56]	; (8007ae8 <MRT_WUProcedure+0x58>)
 8007aae:	f043 0308 	orr.w	r3, r3, #8
 8007ab2:	6013      	str	r3, [r2, #0]

		/** display  the string **/
		char *str = "Wakeup from the STANDBY MODE\r\n";
 8007ab4:	4b0e      	ldr	r3, [pc, #56]	; (8007af0 <MRT_WUProcedure+0x60>)
 8007ab6:	607b      	str	r3, [r7, #4]
		HAL_UART_Transmit(&(rtos.huart), (uint8_t *)str, strlen (str), HAL_MAX_DELAY);
 8007ab8:	6878      	ldr	r0, [r7, #4]
 8007aba:	f7f8 fba3 	bl	8000204 <strlen>
 8007abe:	4603      	mov	r3, r0
 8007ac0:	b29a      	uxth	r2, r3
 8007ac2:	f04f 33ff 	mov.w	r3, #4294967295
 8007ac6:	6879      	ldr	r1, [r7, #4]
 8007ac8:	480a      	ldr	r0, [pc, #40]	; (8007af4 <MRT_WUProcedure+0x64>)
 8007aca:	f005 f8a0 	bl	800cc0e <HAL_UART_Transmit>

		/** Disable the WWAKEUP PIN **/
		HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);  // disable PA0
 8007ace:	f44f 7080 	mov.w	r0, #256	; 0x100
 8007ad2:	f002 f85b 	bl	8009b8c <HAL_PWR_DisableWakeUpPin>

		/** Deactivate the RTC wakeup  **/
		HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 8007ad6:	4808      	ldr	r0, [pc, #32]	; (8007af8 <MRT_WUProcedure+0x68>)
 8007ad8:	f003 fc56 	bl	800b388 <HAL_RTCEx_DeactivateWakeUpTimer>
	}

	MRT_ClearFlags();
 8007adc:	f000 f80e 	bl	8007afc <MRT_ClearFlags>
}
 8007ae0:	bf00      	nop
 8007ae2:	3708      	adds	r7, #8
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	bd80      	pop	{r7, pc}
 8007ae8:	40007000 	.word	0x40007000
 8007aec:	20000519 	.word	0x20000519
 8007af0:	08018518 	.word	0x08018518
 8007af4:	200060fc 	.word	0x200060fc
 8007af8:	20005e20 	.word	0x20005e20

08007afc <MRT_ClearFlags>:


void MRT_ClearFlags(void){
 8007afc:	b580      	push	{r7, lr}
 8007afe:	af00      	add	r7, sp, #0
	//Must be after alarm A was activated and before going to sleep

	HAL_UART_Transmit(&(rtos.huart),"Clearing the flags\r\n", 20, HAL_MAX_DELAY);
 8007b00:	f04f 33ff 	mov.w	r3, #4294967295
 8007b04:	2214      	movs	r2, #20
 8007b06:	4932      	ldr	r1, [pc, #200]	; (8007bd0 <MRT_ClearFlags+0xd4>)
 8007b08:	4832      	ldr	r0, [pc, #200]	; (8007bd4 <MRT_ClearFlags+0xd8>)
 8007b0a:	f005 f880 	bl	800cc0e <HAL_UART_Transmit>
	  	//Clear alarmA flag
	__HAL_RTC_WRITEPROTECTION_DISABLE(&hrtc);
 8007b0e:	4b32      	ldr	r3, [pc, #200]	; (8007bd8 <MRT_ClearFlags+0xdc>)
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	22ca      	movs	r2, #202	; 0xca
 8007b14:	625a      	str	r2, [r3, #36]	; 0x24
 8007b16:	4b30      	ldr	r3, [pc, #192]	; (8007bd8 <MRT_ClearFlags+0xdc>)
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	2253      	movs	r2, #83	; 0x53
 8007b1c:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRAF) != RESET){
 8007b1e:	e00f      	b.n	8007b40 <MRT_ClearFlags+0x44>
		HAL_UART_Transmit(&(rtos.huart),"Clearing alarm A flag\r\n", 23, HAL_MAX_DELAY);
 8007b20:	f04f 33ff 	mov.w	r3, #4294967295
 8007b24:	2217      	movs	r2, #23
 8007b26:	492d      	ldr	r1, [pc, #180]	; (8007bdc <MRT_ClearFlags+0xe0>)
 8007b28:	482a      	ldr	r0, [pc, #168]	; (8007bd4 <MRT_ClearFlags+0xd8>)
 8007b2a:	f005 f870 	bl	800cc0e <HAL_UART_Transmit>
		__HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8007b2e:	4b2a      	ldr	r3, [pc, #168]	; (8007bd8 <MRT_ClearFlags+0xdc>)
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	68db      	ldr	r3, [r3, #12]
 8007b34:	b2da      	uxtb	r2, r3
 8007b36:	4b28      	ldr	r3, [pc, #160]	; (8007bd8 <MRT_ClearFlags+0xdc>)
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8007b3e:	60da      	str	r2, [r3, #12]
	while (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRAF) != RESET){
 8007b40:	4b25      	ldr	r3, [pc, #148]	; (8007bd8 <MRT_ClearFlags+0xdc>)
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	68db      	ldr	r3, [r3, #12]
 8007b46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d1e8      	bne.n	8007b20 <MRT_ClearFlags+0x24>
	}
	__HAL_RTC_WRITEPROTECTION_ENABLE(&hrtc);
 8007b4e:	4b22      	ldr	r3, [pc, #136]	; (8007bd8 <MRT_ClearFlags+0xdc>)
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	22ff      	movs	r2, #255	; 0xff
 8007b54:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8007b56:	4b22      	ldr	r3, [pc, #136]	; (8007be0 <MRT_ClearFlags+0xe4>)
 8007b58:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007b5c:	615a      	str	r2, [r3, #20]


  	//Clear alarmB flag
	__HAL_RTC_WRITEPROTECTION_DISABLE(&hrtc);
 8007b5e:	4b1e      	ldr	r3, [pc, #120]	; (8007bd8 <MRT_ClearFlags+0xdc>)
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	22ca      	movs	r2, #202	; 0xca
 8007b64:	625a      	str	r2, [r3, #36]	; 0x24
 8007b66:	4b1c      	ldr	r3, [pc, #112]	; (8007bd8 <MRT_ClearFlags+0xdc>)
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	2253      	movs	r2, #83	; 0x53
 8007b6c:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRBF) != RESET){
 8007b6e:	e00f      	b.n	8007b90 <MRT_ClearFlags+0x94>
		HAL_UART_Transmit(&(rtos.huart),"Clearing alarm B flag\r\n", 23, HAL_MAX_DELAY);
 8007b70:	f04f 33ff 	mov.w	r3, #4294967295
 8007b74:	2217      	movs	r2, #23
 8007b76:	491b      	ldr	r1, [pc, #108]	; (8007be4 <MRT_ClearFlags+0xe8>)
 8007b78:	4816      	ldr	r0, [pc, #88]	; (8007bd4 <MRT_ClearFlags+0xd8>)
 8007b7a:	f005 f848 	bl	800cc0e <HAL_UART_Transmit>
		__HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRBF);
 8007b7e:	4b16      	ldr	r3, [pc, #88]	; (8007bd8 <MRT_ClearFlags+0xdc>)
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	68db      	ldr	r3, [r3, #12]
 8007b84:	b2da      	uxtb	r2, r3
 8007b86:	4b14      	ldr	r3, [pc, #80]	; (8007bd8 <MRT_ClearFlags+0xdc>)
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	f462 7220 	orn	r2, r2, #640	; 0x280
 8007b8e:	60da      	str	r2, [r3, #12]
	while (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRBF) != RESET){
 8007b90:	4b11      	ldr	r3, [pc, #68]	; (8007bd8 <MRT_ClearFlags+0xdc>)
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	68db      	ldr	r3, [r3, #12]
 8007b96:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d1e8      	bne.n	8007b70 <MRT_ClearFlags+0x74>
	}
	__HAL_RTC_WRITEPROTECTION_ENABLE(&hrtc);
 8007b9e:	4b0e      	ldr	r3, [pc, #56]	; (8007bd8 <MRT_ClearFlags+0xdc>)
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	22ff      	movs	r2, #255	; 0xff
 8007ba4:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8007ba6:	4b0e      	ldr	r3, [pc, #56]	; (8007be0 <MRT_ClearFlags+0xe4>)
 8007ba8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007bac:	615a      	str	r2, [r3, #20]


	/* Clear the WU FLAG */
	//HAL_UART_Transmit(&(rtos.huart),"Clearing WU flag\r\n", 18, HAL_MAX_DELAY);
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8007bae:	4b0e      	ldr	r3, [pc, #56]	; (8007be8 <MRT_ClearFlags+0xec>)
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	4a0d      	ldr	r2, [pc, #52]	; (8007be8 <MRT_ClearFlags+0xec>)
 8007bb4:	f043 0304 	orr.w	r3, r3, #4
 8007bb8:	6013      	str	r3, [r2, #0]

	/* clear the RTC Wake UP (WU) flag */
	//HAL_UART_Transmit(&(rtos.huart),"Clearing RTC WU flag\r\n", 22, HAL_MAX_DELAY);
	__HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);
 8007bba:	4b07      	ldr	r3, [pc, #28]	; (8007bd8 <MRT_ClearFlags+0xdc>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	68db      	ldr	r3, [r3, #12]
 8007bc0:	b2da      	uxtb	r2, r3
 8007bc2:	4b05      	ldr	r3, [pc, #20]	; (8007bd8 <MRT_ClearFlags+0xdc>)
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8007bca:	60da      	str	r2, [r3, #12]
}
 8007bcc:	bf00      	nop
 8007bce:	bd80      	pop	{r7, pc}
 8007bd0:	08018538 	.word	0x08018538
 8007bd4:	200060fc 	.word	0x200060fc
 8007bd8:	20005e20 	.word	0x20005e20
 8007bdc:	08018550 	.word	0x08018550
 8007be0:	40013c00 	.word	0x40013c00
 8007be4:	08018568 	.word	0x08018568
 8007be8:	40007000 	.word	0x40007000

08007bec <MRT_StandByMode>:

/*
 * This function is called to enter standby mode
 * @param seconds: time before it wakes up (max of 36 hours)
 */
void MRT_StandByMode( uint32_t seconds){
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b0a4      	sub	sp, #144	; 0x90
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&(rtos.huart),"\r\nStandByMode\r\n", 15, HAL_MAX_DELAY);
 8007bf4:	f04f 33ff 	mov.w	r3, #4294967295
 8007bf8:	220f      	movs	r2, #15
 8007bfa:	491b      	ldr	r1, [pc, #108]	; (8007c68 <MRT_StandByMode+0x7c>)
 8007bfc:	481b      	ldr	r0, [pc, #108]	; (8007c6c <MRT_StandByMode+0x80>)
 8007bfe:	f005 f806 	bl	800cc0e <HAL_UART_Transmit>

	/* Enable the WAKEUP PIN
	 * (Needs to be placed BEFORE clearing up the flags or else it wakes up as soon as we enter standby mode)*/
	HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8007c02:	f44f 7080 	mov.w	r0, #256	; 0x100
 8007c06:	f001 ffaf 	bl	8009b68 <HAL_PWR_EnableWakeUpPin>

	/*Clear the flags so it doesn't wake up as soon as it goes to sleep*/
	MRT_ClearFlags();
 8007c0a:	f7ff ff77 	bl	8007afc <MRT_ClearFlags>

	//Setup RTC wake up timer
	HAL_UART_Transmit(&(rtos.huart),"Setting up RTCW\r\n", 17, HAL_MAX_DELAY);
 8007c0e:	f04f 33ff 	mov.w	r3, #4294967295
 8007c12:	2211      	movs	r2, #17
 8007c14:	4916      	ldr	r1, [pc, #88]	; (8007c70 <MRT_StandByMode+0x84>)
 8007c16:	4815      	ldr	r0, [pc, #84]	; (8007c6c <MRT_StandByMode+0x80>)
 8007c18:	f004 fff9 	bl	800cc0e <HAL_UART_Transmit>
	  Error_Handler();
	}
	*/

	char* msg[30+sizeof(uint32_t)];
	sprintf(msg,"Going to sleep for %i seconds\r\n",seconds);
 8007c1c:	f107 0308 	add.w	r3, r7, #8
 8007c20:	687a      	ldr	r2, [r7, #4]
 8007c22:	4914      	ldr	r1, [pc, #80]	; (8007c74 <MRT_StandByMode+0x88>)
 8007c24:	4618      	mov	r0, r3
 8007c26:	f00a fc55 	bl	80124d4 <siprintf>
	HAL_UART_Transmit(&(rtos.huart), msg,strlen(msg),HAL_MAX_DELAY);
 8007c2a:	f107 0308 	add.w	r3, r7, #8
 8007c2e:	4618      	mov	r0, r3
 8007c30:	f7f8 fae8 	bl	8000204 <strlen>
 8007c34:	4603      	mov	r3, r0
 8007c36:	b29a      	uxth	r2, r3
 8007c38:	f107 0108 	add.w	r1, r7, #8
 8007c3c:	f04f 33ff 	mov.w	r3, #4294967295
 8007c40:	480a      	ldr	r0, [pc, #40]	; (8007c6c <MRT_StandByMode+0x80>)
 8007c42:	f004 ffe4 	bl	800cc0e <HAL_UART_Transmit>

	if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc,seconds, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 8007c46:	2204      	movs	r2, #4
 8007c48:	6879      	ldr	r1, [r7, #4]
 8007c4a:	480b      	ldr	r0, [pc, #44]	; (8007c78 <MRT_StandByMode+0x8c>)
 8007c4c:	f003 fadc 	bl	800b208 <HAL_RTCEx_SetWakeUpTimer_IT>
 8007c50:	4603      	mov	r3, r0
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d001      	beq.n	8007c5a <MRT_StandByMode+0x6e>
	{
	  Error_Handler();
 8007c56:	f7fa fe3b 	bl	80028d0 <Error_Handler>
	}

	HAL_PWR_EnterSTANDBYMode();
 8007c5a:	f001 ffab 	bl	8009bb4 <HAL_PWR_EnterSTANDBYMode>
}
 8007c5e:	bf00      	nop
 8007c60:	3790      	adds	r7, #144	; 0x90
 8007c62:	46bd      	mov	sp, r7
 8007c64:	bd80      	pop	{r7, pc}
 8007c66:	bf00      	nop
 8007c68:	08018580 	.word	0x08018580
 8007c6c:	200060fc 	.word	0x200060fc
 8007c70:	08018590 	.word	0x08018590
 8007c74:	080185a4 	.word	0x080185a4
 8007c78:	20005e20 	.word	0x20005e20

08007c7c <MRT_setAlarmA>:
	  }
}



void MRT_setAlarmA(uint8_t h, uint8_t m, uint8_t s){
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b082      	sub	sp, #8
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	4603      	mov	r3, r0
 8007c84:	71fb      	strb	r3, [r7, #7]
 8007c86:	460b      	mov	r3, r1
 8007c88:	71bb      	strb	r3, [r7, #6]
 8007c8a:	4613      	mov	r3, r2
 8007c8c:	717b      	strb	r3, [r7, #5]
	  /** Enable the Alarm A
	  */
	  sAlarm.AlarmTime.Hours = h;
 8007c8e:	4a18      	ldr	r2, [pc, #96]	; (8007cf0 <MRT_setAlarmA+0x74>)
 8007c90:	79fb      	ldrb	r3, [r7, #7]
 8007c92:	7013      	strb	r3, [r2, #0]
	  sAlarm.AlarmTime.Minutes = m;
 8007c94:	4a16      	ldr	r2, [pc, #88]	; (8007cf0 <MRT_setAlarmA+0x74>)
 8007c96:	79bb      	ldrb	r3, [r7, #6]
 8007c98:	7053      	strb	r3, [r2, #1]
	  sAlarm.AlarmTime.Seconds = s;
 8007c9a:	4a15      	ldr	r2, [pc, #84]	; (8007cf0 <MRT_setAlarmA+0x74>)
 8007c9c:	797b      	ldrb	r3, [r7, #5]
 8007c9e:	7093      	strb	r3, [r2, #2]
	  sAlarm.AlarmTime.SubSeconds = 0x0;
 8007ca0:	4b13      	ldr	r3, [pc, #76]	; (8007cf0 <MRT_setAlarmA+0x74>)
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	605a      	str	r2, [r3, #4]
	  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8007ca6:	4b12      	ldr	r3, [pc, #72]	; (8007cf0 <MRT_setAlarmA+0x74>)
 8007ca8:	2200      	movs	r2, #0
 8007caa:	60da      	str	r2, [r3, #12]
	  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8007cac:	4b10      	ldr	r3, [pc, #64]	; (8007cf0 <MRT_setAlarmA+0x74>)
 8007cae:	2200      	movs	r2, #0
 8007cb0:	611a      	str	r2, [r3, #16]
	  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8007cb2:	4b0f      	ldr	r3, [pc, #60]	; (8007cf0 <MRT_setAlarmA+0x74>)
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	615a      	str	r2, [r3, #20]
	  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8007cb8:	4b0d      	ldr	r3, [pc, #52]	; (8007cf0 <MRT_setAlarmA+0x74>)
 8007cba:	2200      	movs	r2, #0
 8007cbc:	619a      	str	r2, [r3, #24]
	  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8007cbe:	4b0c      	ldr	r3, [pc, #48]	; (8007cf0 <MRT_setAlarmA+0x74>)
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	61da      	str	r2, [r3, #28]
	  sAlarm.AlarmDateWeekDay = 0x1;
 8007cc4:	4b0a      	ldr	r3, [pc, #40]	; (8007cf0 <MRT_setAlarmA+0x74>)
 8007cc6:	2201      	movs	r2, #1
 8007cc8:	f883 2020 	strb.w	r2, [r3, #32]
	  sAlarm.Alarm = RTC_ALARM_A;
 8007ccc:	4b08      	ldr	r3, [pc, #32]	; (8007cf0 <MRT_setAlarmA+0x74>)
 8007cce:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007cd2:	625a      	str	r2, [r3, #36]	; 0x24
	  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8007cd4:	2201      	movs	r2, #1
 8007cd6:	4906      	ldr	r1, [pc, #24]	; (8007cf0 <MRT_setAlarmA+0x74>)
 8007cd8:	4806      	ldr	r0, [pc, #24]	; (8007cf4 <MRT_setAlarmA+0x78>)
 8007cda:	f003 f887 	bl	800adec <HAL_RTC_SetAlarm_IT>
 8007cde:	4603      	mov	r3, r0
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d001      	beq.n	8007ce8 <MRT_setAlarmA+0x6c>
	  {
	    Error_Handler();
 8007ce4:	f7fa fdf4 	bl	80028d0 <Error_Handler>
	  }
}
 8007ce8:	bf00      	nop
 8007cea:	3708      	adds	r7, #8
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bd80      	pop	{r7, pc}
 8007cf0:	20000534 	.word	0x20000534
 8007cf4:	20005e20 	.word	0x20005e20

08007cf8 <Max31855_Read_Temp>:
uint32_t sign=0;									  // Sign bit
uint8_t DATARX[4];                                    // Raw Data from MAX6675
//uint8_t DATATX = {0xFF, 0xFF, 0xFF, 0xFF};                                    // Raw Data from MAX6675

// ------------------- Functions ----------------
void Max31855_Read_Temp(void) {
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b082      	sub	sp, #8
 8007cfc:	af00      	add	r7, sp, #0
	int Temp = 0;                                        // Temperature Variable
 8007cfe:	2300      	movs	r3, #0
 8007d00:	607b      	str	r3, [r7, #4]
	HAL_GPIO_WritePin(SSPORT, SSPIN, GPIO_PIN_RESET); // Low State for SPI Communication
 8007d02:	2200      	movs	r2, #0
 8007d04:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007d08:	483f      	ldr	r0, [pc, #252]	; (8007e08 <Max31855_Read_Temp+0x110>)
 8007d0a:	f000 fe39 	bl	8008980 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi4, DATARX, 4, 1000);                // DATA Transfer
 8007d0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007d12:	2204      	movs	r2, #4
 8007d14:	493d      	ldr	r1, [pc, #244]	; (8007e0c <Max31855_Read_Temp+0x114>)
 8007d16:	483e      	ldr	r0, [pc, #248]	; (8007e10 <Max31855_Read_Temp+0x118>)
 8007d18:	f003 fd5d 	bl	800b7d6 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(SSPORT, SSPIN, GPIO_PIN_SET); // High State for SPI Communication
 8007d1c:	2201      	movs	r2, #1
 8007d1e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007d22:	4839      	ldr	r0, [pc, #228]	; (8007e08 <Max31855_Read_Temp+0x110>)
 8007d24:	f000 fe2c 	bl	8008980 <HAL_GPIO_WritePin>


	uint32_t v = DATARX[3] | (DATARX[2] << 8) | (DATARX[1] << 16) | (DATARX[0] << 24);
 8007d28:	4b38      	ldr	r3, [pc, #224]	; (8007e0c <Max31855_Read_Temp+0x114>)
 8007d2a:	78db      	ldrb	r3, [r3, #3]
 8007d2c:	461a      	mov	r2, r3
 8007d2e:	4b37      	ldr	r3, [pc, #220]	; (8007e0c <Max31855_Read_Temp+0x114>)
 8007d30:	789b      	ldrb	r3, [r3, #2]
 8007d32:	021b      	lsls	r3, r3, #8
 8007d34:	431a      	orrs	r2, r3
 8007d36:	4b35      	ldr	r3, [pc, #212]	; (8007e0c <Max31855_Read_Temp+0x114>)
 8007d38:	785b      	ldrb	r3, [r3, #1]
 8007d3a:	041b      	lsls	r3, r3, #16
 8007d3c:	431a      	orrs	r2, r3
 8007d3e:	4b33      	ldr	r3, [pc, #204]	; (8007e0c <Max31855_Read_Temp+0x114>)
 8007d40:	781b      	ldrb	r3, [r3, #0]
 8007d42:	061b      	lsls	r3, r3, #24
 8007d44:	4313      	orrs	r3, r2
 8007d46:	603b      	str	r3, [r7, #0]

	Error = v & 0x07;								  // Error Detection
 8007d48:	683b      	ldr	r3, [r7, #0]
 8007d4a:	b2db      	uxtb	r3, r3
 8007d4c:	f003 0307 	and.w	r3, r3, #7
 8007d50:	b2da      	uxtb	r2, r3
 8007d52:	4b30      	ldr	r3, [pc, #192]	; (8007e14 <Max31855_Read_Temp+0x11c>)
 8007d54:	701a      	strb	r2, [r3, #0]



		sign = (DATARX[0] & (0x80)) >> 7;					// Sign Bit calculation
 8007d56:	4b2d      	ldr	r3, [pc, #180]	; (8007e0c <Max31855_Read_Temp+0x114>)
 8007d58:	781b      	ldrb	r3, [r3, #0]
 8007d5a:	09db      	lsrs	r3, r3, #7
 8007d5c:	b2db      	uxtb	r3, r3
 8007d5e:	461a      	mov	r2, r3
 8007d60:	4b2d      	ldr	r3, [pc, #180]	; (8007e18 <Max31855_Read_Temp+0x120>)
 8007d62:	601a      	str	r2, [r3, #0]

		if (DATARX[3] & 0x07)								 // Returns Error Number
 8007d64:	4b29      	ldr	r3, [pc, #164]	; (8007e0c <Max31855_Read_Temp+0x114>)
 8007d66:	78db      	ldrb	r3, [r3, #3]
 8007d68:	f003 0307 	and.w	r3, r3, #7
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d00c      	beq.n	8007d8a <Max31855_Read_Temp+0x92>
			THERMO_TEMP = (-1 * (DATARX[3] & 0x07));
 8007d70:	4b26      	ldr	r3, [pc, #152]	; (8007e0c <Max31855_Read_Temp+0x114>)
 8007d72:	78db      	ldrb	r3, [r3, #3]
 8007d74:	f003 0307 	and.w	r3, r3, #7
 8007d78:	425b      	negs	r3, r3
 8007d7a:	ee07 3a90 	vmov	s15, r3
 8007d7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007d82:	4b26      	ldr	r3, [pc, #152]	; (8007e1c <Max31855_Read_Temp+0x124>)
 8007d84:	edc3 7a00 	vstr	s15, [r3]

	// LSB = 0.25 degrees C
	centigrade *= 0.25;
	return centigrade;
	*/
}
 8007d88:	e039      	b.n	8007dfe <Max31855_Read_Temp+0x106>
		else if (sign == 1) {								// Negative Temperature
 8007d8a:	4b23      	ldr	r3, [pc, #140]	; (8007e18 <Max31855_Read_Temp+0x120>)
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	2b01      	cmp	r3, #1
 8007d90:	d120      	bne.n	8007dd4 <Max31855_Read_Temp+0xdc>
			Temp = (DATARX[0] << 6) | (DATARX[1] >> 2);
 8007d92:	4b1e      	ldr	r3, [pc, #120]	; (8007e0c <Max31855_Read_Temp+0x114>)
 8007d94:	781b      	ldrb	r3, [r3, #0]
 8007d96:	019b      	lsls	r3, r3, #6
 8007d98:	4a1c      	ldr	r2, [pc, #112]	; (8007e0c <Max31855_Read_Temp+0x114>)
 8007d9a:	7852      	ldrb	r2, [r2, #1]
 8007d9c:	0892      	lsrs	r2, r2, #2
 8007d9e:	b2d2      	uxtb	r2, r2
 8007da0:	4313      	orrs	r3, r2
 8007da2:	607b      	str	r3, [r7, #4]
			Temp &= 0b01111111111111;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007daa:	607b      	str	r3, [r7, #4]
			Temp ^= 0b01111111111111;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	f483 53ff 	eor.w	r3, r3, #8160	; 0x1fe0
 8007db2:	f083 031f 	eor.w	r3, r3, #31
 8007db6:	607b      	str	r3, [r7, #4]
			THERMO_TEMP = ((float) -Temp / 4);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	425b      	negs	r3, r3
 8007dbc:	ee07 3a90 	vmov	s15, r3
 8007dc0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007dc4:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8007dc8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007dcc:	4b13      	ldr	r3, [pc, #76]	; (8007e1c <Max31855_Read_Temp+0x124>)
 8007dce:	edc3 7a00 	vstr	s15, [r3]
}
 8007dd2:	e014      	b.n	8007dfe <Max31855_Read_Temp+0x106>
			Temp = (DATARX[0] << 6) | (DATARX[1] >> 2);
 8007dd4:	4b0d      	ldr	r3, [pc, #52]	; (8007e0c <Max31855_Read_Temp+0x114>)
 8007dd6:	781b      	ldrb	r3, [r3, #0]
 8007dd8:	019b      	lsls	r3, r3, #6
 8007dda:	4a0c      	ldr	r2, [pc, #48]	; (8007e0c <Max31855_Read_Temp+0x114>)
 8007ddc:	7852      	ldrb	r2, [r2, #1]
 8007dde:	0892      	lsrs	r2, r2, #2
 8007de0:	b2d2      	uxtb	r2, r2
 8007de2:	4313      	orrs	r3, r2
 8007de4:	607b      	str	r3, [r7, #4]
			THERMO_TEMP = ((float) Temp / 4.0);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	ee07 3a90 	vmov	s15, r3
 8007dec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007df0:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8007df4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007df8:	4b08      	ldr	r3, [pc, #32]	; (8007e1c <Max31855_Read_Temp+0x124>)
 8007dfa:	edc3 7a00 	vstr	s15, [r3]
}
 8007dfe:	bf00      	nop
 8007e00:	3708      	adds	r7, #8
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}
 8007e06:	bf00      	nop
 8007e08:	40021000 	.word	0x40021000
 8007e0c:	20006144 	.word	0x20006144
 8007e10:	20005dc8 	.word	0x20005dc8
 8007e14:	2000055c 	.word	0x2000055c
 8007e18:	20000560 	.word	0x20000560
 8007e1c:	20005f4c 	.word	0x20005f4c

08007e20 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007e24:	4b0e      	ldr	r3, [pc, #56]	; (8007e60 <HAL_Init+0x40>)
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	4a0d      	ldr	r2, [pc, #52]	; (8007e60 <HAL_Init+0x40>)
 8007e2a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007e2e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8007e30:	4b0b      	ldr	r3, [pc, #44]	; (8007e60 <HAL_Init+0x40>)
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	4a0a      	ldr	r2, [pc, #40]	; (8007e60 <HAL_Init+0x40>)
 8007e36:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007e3a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007e3c:	4b08      	ldr	r3, [pc, #32]	; (8007e60 <HAL_Init+0x40>)
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	4a07      	ldr	r2, [pc, #28]	; (8007e60 <HAL_Init+0x40>)
 8007e42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007e46:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007e48:	2003      	movs	r0, #3
 8007e4a:	f000 fb92 	bl	8008572 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007e4e:	2000      	movs	r0, #0
 8007e50:	f7fb f880 	bl	8002f54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007e54:	f7fa fd44 	bl	80028e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007e58:	2300      	movs	r3, #0
}
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	bd80      	pop	{r7, pc}
 8007e5e:	bf00      	nop
 8007e60:	40023c00 	.word	0x40023c00

08007e64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007e64:	b480      	push	{r7}
 8007e66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007e68:	4b06      	ldr	r3, [pc, #24]	; (8007e84 <HAL_IncTick+0x20>)
 8007e6a:	781b      	ldrb	r3, [r3, #0]
 8007e6c:	461a      	mov	r2, r3
 8007e6e:	4b06      	ldr	r3, [pc, #24]	; (8007e88 <HAL_IncTick+0x24>)
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	4413      	add	r3, r2
 8007e74:	4a04      	ldr	r2, [pc, #16]	; (8007e88 <HAL_IncTick+0x24>)
 8007e76:	6013      	str	r3, [r2, #0]
}
 8007e78:	bf00      	nop
 8007e7a:	46bd      	mov	sp, r7
 8007e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e80:	4770      	bx	lr
 8007e82:	bf00      	nop
 8007e84:	20000024 	.word	0x20000024
 8007e88:	20006148 	.word	0x20006148

08007e8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	af00      	add	r7, sp, #0
  return uwTick;
 8007e90:	4b03      	ldr	r3, [pc, #12]	; (8007ea0 <HAL_GetTick+0x14>)
 8007e92:	681b      	ldr	r3, [r3, #0]
}
 8007e94:	4618      	mov	r0, r3
 8007e96:	46bd      	mov	sp, r7
 8007e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e9c:	4770      	bx	lr
 8007e9e:	bf00      	nop
 8007ea0:	20006148 	.word	0x20006148

08007ea4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b084      	sub	sp, #16
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007eac:	f7ff ffee 	bl	8007e8c <HAL_GetTick>
 8007eb0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ebc:	d005      	beq.n	8007eca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8007ebe:	4b0a      	ldr	r3, [pc, #40]	; (8007ee8 <HAL_Delay+0x44>)
 8007ec0:	781b      	ldrb	r3, [r3, #0]
 8007ec2:	461a      	mov	r2, r3
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	4413      	add	r3, r2
 8007ec8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8007eca:	bf00      	nop
 8007ecc:	f7ff ffde 	bl	8007e8c <HAL_GetTick>
 8007ed0:	4602      	mov	r2, r0
 8007ed2:	68bb      	ldr	r3, [r7, #8]
 8007ed4:	1ad3      	subs	r3, r2, r3
 8007ed6:	68fa      	ldr	r2, [r7, #12]
 8007ed8:	429a      	cmp	r2, r3
 8007eda:	d8f7      	bhi.n	8007ecc <HAL_Delay+0x28>
  {
  }
}
 8007edc:	bf00      	nop
 8007ede:	bf00      	nop
 8007ee0:	3710      	adds	r7, #16
 8007ee2:	46bd      	mov	sp, r7
 8007ee4:	bd80      	pop	{r7, pc}
 8007ee6:	bf00      	nop
 8007ee8:	20000024 	.word	0x20000024

08007eec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8007eec:	b580      	push	{r7, lr}
 8007eee:	b084      	sub	sp, #16
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d101      	bne.n	8007f02 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8007efe:	2301      	movs	r3, #1
 8007f00:	e033      	b.n	8007f6a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d109      	bne.n	8007f1e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007f0a:	6878      	ldr	r0, [r7, #4]
 8007f0c:	f7fa fd14 	bl	8002938 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2200      	movs	r2, #0
 8007f14:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	2200      	movs	r2, #0
 8007f1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f22:	f003 0310 	and.w	r3, r3, #16
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d118      	bne.n	8007f5c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f2e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8007f32:	f023 0302 	bic.w	r3, r3, #2
 8007f36:	f043 0202 	orr.w	r2, r3, #2
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8007f3e:	6878      	ldr	r0, [r7, #4]
 8007f40:	f000 f94a 	bl	80081d8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2200      	movs	r2, #0
 8007f48:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f4e:	f023 0303 	bic.w	r3, r3, #3
 8007f52:	f043 0201 	orr.w	r2, r3, #1
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	641a      	str	r2, [r3, #64]	; 0x40
 8007f5a:	e001      	b.n	8007f60 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8007f5c:	2301      	movs	r3, #1
 8007f5e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2200      	movs	r2, #0
 8007f64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8007f68:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	3710      	adds	r7, #16
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	bd80      	pop	{r7, pc}
	...

08007f74 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8007f74:	b480      	push	{r7}
 8007f76:	b085      	sub	sp, #20
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	6078      	str	r0, [r7, #4]
 8007f7c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8007f7e:	2300      	movs	r3, #0
 8007f80:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f88:	2b01      	cmp	r3, #1
 8007f8a:	d101      	bne.n	8007f90 <HAL_ADC_ConfigChannel+0x1c>
 8007f8c:	2302      	movs	r3, #2
 8007f8e:	e113      	b.n	80081b8 <HAL_ADC_ConfigChannel+0x244>
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2201      	movs	r2, #1
 8007f94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	2b09      	cmp	r3, #9
 8007f9e:	d925      	bls.n	8007fec <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	68d9      	ldr	r1, [r3, #12]
 8007fa6:	683b      	ldr	r3, [r7, #0]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	b29b      	uxth	r3, r3
 8007fac:	461a      	mov	r2, r3
 8007fae:	4613      	mov	r3, r2
 8007fb0:	005b      	lsls	r3, r3, #1
 8007fb2:	4413      	add	r3, r2
 8007fb4:	3b1e      	subs	r3, #30
 8007fb6:	2207      	movs	r2, #7
 8007fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8007fbc:	43da      	mvns	r2, r3
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	400a      	ands	r2, r1
 8007fc4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	68d9      	ldr	r1, [r3, #12]
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	689a      	ldr	r2, [r3, #8]
 8007fd0:	683b      	ldr	r3, [r7, #0]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	b29b      	uxth	r3, r3
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	4603      	mov	r3, r0
 8007fda:	005b      	lsls	r3, r3, #1
 8007fdc:	4403      	add	r3, r0
 8007fde:	3b1e      	subs	r3, #30
 8007fe0:	409a      	lsls	r2, r3
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	430a      	orrs	r2, r1
 8007fe8:	60da      	str	r2, [r3, #12]
 8007fea:	e022      	b.n	8008032 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	6919      	ldr	r1, [r3, #16]
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	b29b      	uxth	r3, r3
 8007ff8:	461a      	mov	r2, r3
 8007ffa:	4613      	mov	r3, r2
 8007ffc:	005b      	lsls	r3, r3, #1
 8007ffe:	4413      	add	r3, r2
 8008000:	2207      	movs	r2, #7
 8008002:	fa02 f303 	lsl.w	r3, r2, r3
 8008006:	43da      	mvns	r2, r3
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	400a      	ands	r2, r1
 800800e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	6919      	ldr	r1, [r3, #16]
 8008016:	683b      	ldr	r3, [r7, #0]
 8008018:	689a      	ldr	r2, [r3, #8]
 800801a:	683b      	ldr	r3, [r7, #0]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	b29b      	uxth	r3, r3
 8008020:	4618      	mov	r0, r3
 8008022:	4603      	mov	r3, r0
 8008024:	005b      	lsls	r3, r3, #1
 8008026:	4403      	add	r3, r0
 8008028:	409a      	lsls	r2, r3
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	430a      	orrs	r2, r1
 8008030:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	685b      	ldr	r3, [r3, #4]
 8008036:	2b06      	cmp	r3, #6
 8008038:	d824      	bhi.n	8008084 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	685a      	ldr	r2, [r3, #4]
 8008044:	4613      	mov	r3, r2
 8008046:	009b      	lsls	r3, r3, #2
 8008048:	4413      	add	r3, r2
 800804a:	3b05      	subs	r3, #5
 800804c:	221f      	movs	r2, #31
 800804e:	fa02 f303 	lsl.w	r3, r2, r3
 8008052:	43da      	mvns	r2, r3
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	400a      	ands	r2, r1
 800805a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	b29b      	uxth	r3, r3
 8008068:	4618      	mov	r0, r3
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	685a      	ldr	r2, [r3, #4]
 800806e:	4613      	mov	r3, r2
 8008070:	009b      	lsls	r3, r3, #2
 8008072:	4413      	add	r3, r2
 8008074:	3b05      	subs	r3, #5
 8008076:	fa00 f203 	lsl.w	r2, r0, r3
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	430a      	orrs	r2, r1
 8008080:	635a      	str	r2, [r3, #52]	; 0x34
 8008082:	e04c      	b.n	800811e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8008084:	683b      	ldr	r3, [r7, #0]
 8008086:	685b      	ldr	r3, [r3, #4]
 8008088:	2b0c      	cmp	r3, #12
 800808a:	d824      	bhi.n	80080d6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8008092:	683b      	ldr	r3, [r7, #0]
 8008094:	685a      	ldr	r2, [r3, #4]
 8008096:	4613      	mov	r3, r2
 8008098:	009b      	lsls	r3, r3, #2
 800809a:	4413      	add	r3, r2
 800809c:	3b23      	subs	r3, #35	; 0x23
 800809e:	221f      	movs	r2, #31
 80080a0:	fa02 f303 	lsl.w	r3, r2, r3
 80080a4:	43da      	mvns	r2, r3
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	400a      	ands	r2, r1
 80080ac:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80080b4:	683b      	ldr	r3, [r7, #0]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	b29b      	uxth	r3, r3
 80080ba:	4618      	mov	r0, r3
 80080bc:	683b      	ldr	r3, [r7, #0]
 80080be:	685a      	ldr	r2, [r3, #4]
 80080c0:	4613      	mov	r3, r2
 80080c2:	009b      	lsls	r3, r3, #2
 80080c4:	4413      	add	r3, r2
 80080c6:	3b23      	subs	r3, #35	; 0x23
 80080c8:	fa00 f203 	lsl.w	r2, r0, r3
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	430a      	orrs	r2, r1
 80080d2:	631a      	str	r2, [r3, #48]	; 0x30
 80080d4:	e023      	b.n	800811e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80080dc:	683b      	ldr	r3, [r7, #0]
 80080de:	685a      	ldr	r2, [r3, #4]
 80080e0:	4613      	mov	r3, r2
 80080e2:	009b      	lsls	r3, r3, #2
 80080e4:	4413      	add	r3, r2
 80080e6:	3b41      	subs	r3, #65	; 0x41
 80080e8:	221f      	movs	r2, #31
 80080ea:	fa02 f303 	lsl.w	r3, r2, r3
 80080ee:	43da      	mvns	r2, r3
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	400a      	ands	r2, r1
 80080f6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	b29b      	uxth	r3, r3
 8008104:	4618      	mov	r0, r3
 8008106:	683b      	ldr	r3, [r7, #0]
 8008108:	685a      	ldr	r2, [r3, #4]
 800810a:	4613      	mov	r3, r2
 800810c:	009b      	lsls	r3, r3, #2
 800810e:	4413      	add	r3, r2
 8008110:	3b41      	subs	r3, #65	; 0x41
 8008112:	fa00 f203 	lsl.w	r2, r0, r3
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	430a      	orrs	r2, r1
 800811c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800811e:	4b29      	ldr	r3, [pc, #164]	; (80081c4 <HAL_ADC_ConfigChannel+0x250>)
 8008120:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	4a28      	ldr	r2, [pc, #160]	; (80081c8 <HAL_ADC_ConfigChannel+0x254>)
 8008128:	4293      	cmp	r3, r2
 800812a:	d10f      	bne.n	800814c <HAL_ADC_ConfigChannel+0x1d8>
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	2b12      	cmp	r3, #18
 8008132:	d10b      	bne.n	800814c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	685b      	ldr	r3, [r3, #4]
 8008138:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	685b      	ldr	r3, [r3, #4]
 8008144:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	4a1d      	ldr	r2, [pc, #116]	; (80081c8 <HAL_ADC_ConfigChannel+0x254>)
 8008152:	4293      	cmp	r3, r2
 8008154:	d12b      	bne.n	80081ae <HAL_ADC_ConfigChannel+0x23a>
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	4a1c      	ldr	r2, [pc, #112]	; (80081cc <HAL_ADC_ConfigChannel+0x258>)
 800815c:	4293      	cmp	r3, r2
 800815e:	d003      	beq.n	8008168 <HAL_ADC_ConfigChannel+0x1f4>
 8008160:	683b      	ldr	r3, [r7, #0]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	2b11      	cmp	r3, #17
 8008166:	d122      	bne.n	80081ae <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	685b      	ldr	r3, [r3, #4]
 800816c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	685b      	ldr	r3, [r3, #4]
 8008178:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8008180:	683b      	ldr	r3, [r7, #0]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	4a11      	ldr	r2, [pc, #68]	; (80081cc <HAL_ADC_ConfigChannel+0x258>)
 8008186:	4293      	cmp	r3, r2
 8008188:	d111      	bne.n	80081ae <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800818a:	4b11      	ldr	r3, [pc, #68]	; (80081d0 <HAL_ADC_ConfigChannel+0x25c>)
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	4a11      	ldr	r2, [pc, #68]	; (80081d4 <HAL_ADC_ConfigChannel+0x260>)
 8008190:	fba2 2303 	umull	r2, r3, r2, r3
 8008194:	0c9a      	lsrs	r2, r3, #18
 8008196:	4613      	mov	r3, r2
 8008198:	009b      	lsls	r3, r3, #2
 800819a:	4413      	add	r3, r2
 800819c:	005b      	lsls	r3, r3, #1
 800819e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80081a0:	e002      	b.n	80081a8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80081a2:	68bb      	ldr	r3, [r7, #8]
 80081a4:	3b01      	subs	r3, #1
 80081a6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80081a8:	68bb      	ldr	r3, [r7, #8]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d1f9      	bne.n	80081a2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2200      	movs	r2, #0
 80081b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80081b6:	2300      	movs	r3, #0
}
 80081b8:	4618      	mov	r0, r3
 80081ba:	3714      	adds	r7, #20
 80081bc:	46bd      	mov	sp, r7
 80081be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c2:	4770      	bx	lr
 80081c4:	40012300 	.word	0x40012300
 80081c8:	40012000 	.word	0x40012000
 80081cc:	10000012 	.word	0x10000012
 80081d0:	20000004 	.word	0x20000004
 80081d4:	431bde83 	.word	0x431bde83

080081d8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80081d8:	b480      	push	{r7}
 80081da:	b085      	sub	sp, #20
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80081e0:	4b79      	ldr	r3, [pc, #484]	; (80083c8 <ADC_Init+0x1f0>)
 80081e2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	685b      	ldr	r3, [r3, #4]
 80081e8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	685a      	ldr	r2, [r3, #4]
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	685b      	ldr	r3, [r3, #4]
 80081f8:	431a      	orrs	r2, r3
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	685a      	ldr	r2, [r3, #4]
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800820c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	6859      	ldr	r1, [r3, #4]
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	691b      	ldr	r3, [r3, #16]
 8008218:	021a      	lsls	r2, r3, #8
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	430a      	orrs	r2, r1
 8008220:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	685a      	ldr	r2, [r3, #4]
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8008230:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	6859      	ldr	r1, [r3, #4]
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	689a      	ldr	r2, [r3, #8]
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	430a      	orrs	r2, r1
 8008242:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	689a      	ldr	r2, [r3, #8]
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008252:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	6899      	ldr	r1, [r3, #8]
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	68da      	ldr	r2, [r3, #12]
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	430a      	orrs	r2, r1
 8008264:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800826a:	4a58      	ldr	r2, [pc, #352]	; (80083cc <ADC_Init+0x1f4>)
 800826c:	4293      	cmp	r3, r2
 800826e:	d022      	beq.n	80082b6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	689a      	ldr	r2, [r3, #8]
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800827e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	6899      	ldr	r1, [r3, #8]
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	430a      	orrs	r2, r1
 8008290:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	689a      	ldr	r2, [r3, #8]
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80082a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	6899      	ldr	r1, [r3, #8]
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	430a      	orrs	r2, r1
 80082b2:	609a      	str	r2, [r3, #8]
 80082b4:	e00f      	b.n	80082d6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	689a      	ldr	r2, [r3, #8]
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80082c4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	689a      	ldr	r2, [r3, #8]
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80082d4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	689a      	ldr	r2, [r3, #8]
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	f022 0202 	bic.w	r2, r2, #2
 80082e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	6899      	ldr	r1, [r3, #8]
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	7e1b      	ldrb	r3, [r3, #24]
 80082f0:	005a      	lsls	r2, r3, #1
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	430a      	orrs	r2, r1
 80082f8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008300:	2b00      	cmp	r3, #0
 8008302:	d01b      	beq.n	800833c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	685a      	ldr	r2, [r3, #4]
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008312:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	685a      	ldr	r2, [r3, #4]
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8008322:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	6859      	ldr	r1, [r3, #4]
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800832e:	3b01      	subs	r3, #1
 8008330:	035a      	lsls	r2, r3, #13
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	430a      	orrs	r2, r1
 8008338:	605a      	str	r2, [r3, #4]
 800833a:	e007      	b.n	800834c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	685a      	ldr	r2, [r3, #4]
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800834a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800835a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	69db      	ldr	r3, [r3, #28]
 8008366:	3b01      	subs	r3, #1
 8008368:	051a      	lsls	r2, r3, #20
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	430a      	orrs	r2, r1
 8008370:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	689a      	ldr	r2, [r3, #8]
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8008380:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	6899      	ldr	r1, [r3, #8]
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800838e:	025a      	lsls	r2, r3, #9
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	430a      	orrs	r2, r1
 8008396:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	689a      	ldr	r2, [r3, #8]
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80083a6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	6899      	ldr	r1, [r3, #8]
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	695b      	ldr	r3, [r3, #20]
 80083b2:	029a      	lsls	r2, r3, #10
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	430a      	orrs	r2, r1
 80083ba:	609a      	str	r2, [r3, #8]
}
 80083bc:	bf00      	nop
 80083be:	3714      	adds	r7, #20
 80083c0:	46bd      	mov	sp, r7
 80083c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c6:	4770      	bx	lr
 80083c8:	40012300 	.word	0x40012300
 80083cc:	0f000001 	.word	0x0f000001

080083d0 <__NVIC_SetPriorityGrouping>:
{
 80083d0:	b480      	push	{r7}
 80083d2:	b085      	sub	sp, #20
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	f003 0307 	and.w	r3, r3, #7
 80083de:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80083e0:	4b0c      	ldr	r3, [pc, #48]	; (8008414 <__NVIC_SetPriorityGrouping+0x44>)
 80083e2:	68db      	ldr	r3, [r3, #12]
 80083e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80083e6:	68ba      	ldr	r2, [r7, #8]
 80083e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80083ec:	4013      	ands	r3, r2
 80083ee:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80083f4:	68bb      	ldr	r3, [r7, #8]
 80083f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80083f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80083fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008400:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008402:	4a04      	ldr	r2, [pc, #16]	; (8008414 <__NVIC_SetPriorityGrouping+0x44>)
 8008404:	68bb      	ldr	r3, [r7, #8]
 8008406:	60d3      	str	r3, [r2, #12]
}
 8008408:	bf00      	nop
 800840a:	3714      	adds	r7, #20
 800840c:	46bd      	mov	sp, r7
 800840e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008412:	4770      	bx	lr
 8008414:	e000ed00 	.word	0xe000ed00

08008418 <__NVIC_GetPriorityGrouping>:
{
 8008418:	b480      	push	{r7}
 800841a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800841c:	4b04      	ldr	r3, [pc, #16]	; (8008430 <__NVIC_GetPriorityGrouping+0x18>)
 800841e:	68db      	ldr	r3, [r3, #12]
 8008420:	0a1b      	lsrs	r3, r3, #8
 8008422:	f003 0307 	and.w	r3, r3, #7
}
 8008426:	4618      	mov	r0, r3
 8008428:	46bd      	mov	sp, r7
 800842a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842e:	4770      	bx	lr
 8008430:	e000ed00 	.word	0xe000ed00

08008434 <__NVIC_EnableIRQ>:
{
 8008434:	b480      	push	{r7}
 8008436:	b083      	sub	sp, #12
 8008438:	af00      	add	r7, sp, #0
 800843a:	4603      	mov	r3, r0
 800843c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800843e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008442:	2b00      	cmp	r3, #0
 8008444:	db0b      	blt.n	800845e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008446:	79fb      	ldrb	r3, [r7, #7]
 8008448:	f003 021f 	and.w	r2, r3, #31
 800844c:	4907      	ldr	r1, [pc, #28]	; (800846c <__NVIC_EnableIRQ+0x38>)
 800844e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008452:	095b      	lsrs	r3, r3, #5
 8008454:	2001      	movs	r0, #1
 8008456:	fa00 f202 	lsl.w	r2, r0, r2
 800845a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800845e:	bf00      	nop
 8008460:	370c      	adds	r7, #12
 8008462:	46bd      	mov	sp, r7
 8008464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008468:	4770      	bx	lr
 800846a:	bf00      	nop
 800846c:	e000e100 	.word	0xe000e100

08008470 <__NVIC_DisableIRQ>:
{
 8008470:	b480      	push	{r7}
 8008472:	b083      	sub	sp, #12
 8008474:	af00      	add	r7, sp, #0
 8008476:	4603      	mov	r3, r0
 8008478:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800847a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800847e:	2b00      	cmp	r3, #0
 8008480:	db12      	blt.n	80084a8 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008482:	79fb      	ldrb	r3, [r7, #7]
 8008484:	f003 021f 	and.w	r2, r3, #31
 8008488:	490a      	ldr	r1, [pc, #40]	; (80084b4 <__NVIC_DisableIRQ+0x44>)
 800848a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800848e:	095b      	lsrs	r3, r3, #5
 8008490:	2001      	movs	r0, #1
 8008492:	fa00 f202 	lsl.w	r2, r0, r2
 8008496:	3320      	adds	r3, #32
 8008498:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800849c:	f3bf 8f4f 	dsb	sy
}
 80084a0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80084a2:	f3bf 8f6f 	isb	sy
}
 80084a6:	bf00      	nop
}
 80084a8:	bf00      	nop
 80084aa:	370c      	adds	r7, #12
 80084ac:	46bd      	mov	sp, r7
 80084ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b2:	4770      	bx	lr
 80084b4:	e000e100 	.word	0xe000e100

080084b8 <__NVIC_SetPriority>:
{
 80084b8:	b480      	push	{r7}
 80084ba:	b083      	sub	sp, #12
 80084bc:	af00      	add	r7, sp, #0
 80084be:	4603      	mov	r3, r0
 80084c0:	6039      	str	r1, [r7, #0]
 80084c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80084c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	db0a      	blt.n	80084e2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80084cc:	683b      	ldr	r3, [r7, #0]
 80084ce:	b2da      	uxtb	r2, r3
 80084d0:	490c      	ldr	r1, [pc, #48]	; (8008504 <__NVIC_SetPriority+0x4c>)
 80084d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80084d6:	0112      	lsls	r2, r2, #4
 80084d8:	b2d2      	uxtb	r2, r2
 80084da:	440b      	add	r3, r1
 80084dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80084e0:	e00a      	b.n	80084f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	b2da      	uxtb	r2, r3
 80084e6:	4908      	ldr	r1, [pc, #32]	; (8008508 <__NVIC_SetPriority+0x50>)
 80084e8:	79fb      	ldrb	r3, [r7, #7]
 80084ea:	f003 030f 	and.w	r3, r3, #15
 80084ee:	3b04      	subs	r3, #4
 80084f0:	0112      	lsls	r2, r2, #4
 80084f2:	b2d2      	uxtb	r2, r2
 80084f4:	440b      	add	r3, r1
 80084f6:	761a      	strb	r2, [r3, #24]
}
 80084f8:	bf00      	nop
 80084fa:	370c      	adds	r7, #12
 80084fc:	46bd      	mov	sp, r7
 80084fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008502:	4770      	bx	lr
 8008504:	e000e100 	.word	0xe000e100
 8008508:	e000ed00 	.word	0xe000ed00

0800850c <NVIC_EncodePriority>:
{
 800850c:	b480      	push	{r7}
 800850e:	b089      	sub	sp, #36	; 0x24
 8008510:	af00      	add	r7, sp, #0
 8008512:	60f8      	str	r0, [r7, #12]
 8008514:	60b9      	str	r1, [r7, #8]
 8008516:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	f003 0307 	and.w	r3, r3, #7
 800851e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008520:	69fb      	ldr	r3, [r7, #28]
 8008522:	f1c3 0307 	rsb	r3, r3, #7
 8008526:	2b04      	cmp	r3, #4
 8008528:	bf28      	it	cs
 800852a:	2304      	movcs	r3, #4
 800852c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800852e:	69fb      	ldr	r3, [r7, #28]
 8008530:	3304      	adds	r3, #4
 8008532:	2b06      	cmp	r3, #6
 8008534:	d902      	bls.n	800853c <NVIC_EncodePriority+0x30>
 8008536:	69fb      	ldr	r3, [r7, #28]
 8008538:	3b03      	subs	r3, #3
 800853a:	e000      	b.n	800853e <NVIC_EncodePriority+0x32>
 800853c:	2300      	movs	r3, #0
 800853e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008540:	f04f 32ff 	mov.w	r2, #4294967295
 8008544:	69bb      	ldr	r3, [r7, #24]
 8008546:	fa02 f303 	lsl.w	r3, r2, r3
 800854a:	43da      	mvns	r2, r3
 800854c:	68bb      	ldr	r3, [r7, #8]
 800854e:	401a      	ands	r2, r3
 8008550:	697b      	ldr	r3, [r7, #20]
 8008552:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008554:	f04f 31ff 	mov.w	r1, #4294967295
 8008558:	697b      	ldr	r3, [r7, #20]
 800855a:	fa01 f303 	lsl.w	r3, r1, r3
 800855e:	43d9      	mvns	r1, r3
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008564:	4313      	orrs	r3, r2
}
 8008566:	4618      	mov	r0, r3
 8008568:	3724      	adds	r7, #36	; 0x24
 800856a:	46bd      	mov	sp, r7
 800856c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008570:	4770      	bx	lr

08008572 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008572:	b580      	push	{r7, lr}
 8008574:	b082      	sub	sp, #8
 8008576:	af00      	add	r7, sp, #0
 8008578:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800857a:	6878      	ldr	r0, [r7, #4]
 800857c:	f7ff ff28 	bl	80083d0 <__NVIC_SetPriorityGrouping>
}
 8008580:	bf00      	nop
 8008582:	3708      	adds	r7, #8
 8008584:	46bd      	mov	sp, r7
 8008586:	bd80      	pop	{r7, pc}

08008588 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8008588:	b580      	push	{r7, lr}
 800858a:	b086      	sub	sp, #24
 800858c:	af00      	add	r7, sp, #0
 800858e:	4603      	mov	r3, r0
 8008590:	60b9      	str	r1, [r7, #8]
 8008592:	607a      	str	r2, [r7, #4]
 8008594:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008596:	2300      	movs	r3, #0
 8008598:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800859a:	f7ff ff3d 	bl	8008418 <__NVIC_GetPriorityGrouping>
 800859e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80085a0:	687a      	ldr	r2, [r7, #4]
 80085a2:	68b9      	ldr	r1, [r7, #8]
 80085a4:	6978      	ldr	r0, [r7, #20]
 80085a6:	f7ff ffb1 	bl	800850c <NVIC_EncodePriority>
 80085aa:	4602      	mov	r2, r0
 80085ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80085b0:	4611      	mov	r1, r2
 80085b2:	4618      	mov	r0, r3
 80085b4:	f7ff ff80 	bl	80084b8 <__NVIC_SetPriority>
}
 80085b8:	bf00      	nop
 80085ba:	3718      	adds	r7, #24
 80085bc:	46bd      	mov	sp, r7
 80085be:	bd80      	pop	{r7, pc}

080085c0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80085c0:	b580      	push	{r7, lr}
 80085c2:	b082      	sub	sp, #8
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	4603      	mov	r3, r0
 80085c8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80085ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80085ce:	4618      	mov	r0, r3
 80085d0:	f7ff ff30 	bl	8008434 <__NVIC_EnableIRQ>
}
 80085d4:	bf00      	nop
 80085d6:	3708      	adds	r7, #8
 80085d8:	46bd      	mov	sp, r7
 80085da:	bd80      	pop	{r7, pc}

080085dc <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80085dc:	b580      	push	{r7, lr}
 80085de:	b082      	sub	sp, #8
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	4603      	mov	r3, r0
 80085e4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80085e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80085ea:	4618      	mov	r0, r3
 80085ec:	f7ff ff40 	bl	8008470 <__NVIC_DisableIRQ>
}
 80085f0:	bf00      	nop
 80085f2:	3708      	adds	r7, #8
 80085f4:	46bd      	mov	sp, r7
 80085f6:	bd80      	pop	{r7, pc}

080085f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80085f8:	b480      	push	{r7}
 80085fa:	b089      	sub	sp, #36	; 0x24
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
 8008600:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008602:	2300      	movs	r3, #0
 8008604:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008606:	2300      	movs	r3, #0
 8008608:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800860a:	2300      	movs	r3, #0
 800860c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800860e:	2300      	movs	r3, #0
 8008610:	61fb      	str	r3, [r7, #28]
 8008612:	e177      	b.n	8008904 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008614:	2201      	movs	r2, #1
 8008616:	69fb      	ldr	r3, [r7, #28]
 8008618:	fa02 f303 	lsl.w	r3, r2, r3
 800861c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800861e:	683b      	ldr	r3, [r7, #0]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	697a      	ldr	r2, [r7, #20]
 8008624:	4013      	ands	r3, r2
 8008626:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008628:	693a      	ldr	r2, [r7, #16]
 800862a:	697b      	ldr	r3, [r7, #20]
 800862c:	429a      	cmp	r2, r3
 800862e:	f040 8166 	bne.w	80088fe <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	685b      	ldr	r3, [r3, #4]
 8008636:	f003 0303 	and.w	r3, r3, #3
 800863a:	2b01      	cmp	r3, #1
 800863c:	d005      	beq.n	800864a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	685b      	ldr	r3, [r3, #4]
 8008642:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008646:	2b02      	cmp	r3, #2
 8008648:	d130      	bne.n	80086ac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	689b      	ldr	r3, [r3, #8]
 800864e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008650:	69fb      	ldr	r3, [r7, #28]
 8008652:	005b      	lsls	r3, r3, #1
 8008654:	2203      	movs	r2, #3
 8008656:	fa02 f303 	lsl.w	r3, r2, r3
 800865a:	43db      	mvns	r3, r3
 800865c:	69ba      	ldr	r2, [r7, #24]
 800865e:	4013      	ands	r3, r2
 8008660:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	68da      	ldr	r2, [r3, #12]
 8008666:	69fb      	ldr	r3, [r7, #28]
 8008668:	005b      	lsls	r3, r3, #1
 800866a:	fa02 f303 	lsl.w	r3, r2, r3
 800866e:	69ba      	ldr	r2, [r7, #24]
 8008670:	4313      	orrs	r3, r2
 8008672:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	69ba      	ldr	r2, [r7, #24]
 8008678:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	685b      	ldr	r3, [r3, #4]
 800867e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008680:	2201      	movs	r2, #1
 8008682:	69fb      	ldr	r3, [r7, #28]
 8008684:	fa02 f303 	lsl.w	r3, r2, r3
 8008688:	43db      	mvns	r3, r3
 800868a:	69ba      	ldr	r2, [r7, #24]
 800868c:	4013      	ands	r3, r2
 800868e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008690:	683b      	ldr	r3, [r7, #0]
 8008692:	685b      	ldr	r3, [r3, #4]
 8008694:	091b      	lsrs	r3, r3, #4
 8008696:	f003 0201 	and.w	r2, r3, #1
 800869a:	69fb      	ldr	r3, [r7, #28]
 800869c:	fa02 f303 	lsl.w	r3, r2, r3
 80086a0:	69ba      	ldr	r2, [r7, #24]
 80086a2:	4313      	orrs	r3, r2
 80086a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	69ba      	ldr	r2, [r7, #24]
 80086aa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80086ac:	683b      	ldr	r3, [r7, #0]
 80086ae:	685b      	ldr	r3, [r3, #4]
 80086b0:	f003 0303 	and.w	r3, r3, #3
 80086b4:	2b03      	cmp	r3, #3
 80086b6:	d017      	beq.n	80086e8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	68db      	ldr	r3, [r3, #12]
 80086bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80086be:	69fb      	ldr	r3, [r7, #28]
 80086c0:	005b      	lsls	r3, r3, #1
 80086c2:	2203      	movs	r2, #3
 80086c4:	fa02 f303 	lsl.w	r3, r2, r3
 80086c8:	43db      	mvns	r3, r3
 80086ca:	69ba      	ldr	r2, [r7, #24]
 80086cc:	4013      	ands	r3, r2
 80086ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	689a      	ldr	r2, [r3, #8]
 80086d4:	69fb      	ldr	r3, [r7, #28]
 80086d6:	005b      	lsls	r3, r3, #1
 80086d8:	fa02 f303 	lsl.w	r3, r2, r3
 80086dc:	69ba      	ldr	r2, [r7, #24]
 80086de:	4313      	orrs	r3, r2
 80086e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	69ba      	ldr	r2, [r7, #24]
 80086e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	685b      	ldr	r3, [r3, #4]
 80086ec:	f003 0303 	and.w	r3, r3, #3
 80086f0:	2b02      	cmp	r3, #2
 80086f2:	d123      	bne.n	800873c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80086f4:	69fb      	ldr	r3, [r7, #28]
 80086f6:	08da      	lsrs	r2, r3, #3
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	3208      	adds	r2, #8
 80086fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008700:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008702:	69fb      	ldr	r3, [r7, #28]
 8008704:	f003 0307 	and.w	r3, r3, #7
 8008708:	009b      	lsls	r3, r3, #2
 800870a:	220f      	movs	r2, #15
 800870c:	fa02 f303 	lsl.w	r3, r2, r3
 8008710:	43db      	mvns	r3, r3
 8008712:	69ba      	ldr	r2, [r7, #24]
 8008714:	4013      	ands	r3, r2
 8008716:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	691a      	ldr	r2, [r3, #16]
 800871c:	69fb      	ldr	r3, [r7, #28]
 800871e:	f003 0307 	and.w	r3, r3, #7
 8008722:	009b      	lsls	r3, r3, #2
 8008724:	fa02 f303 	lsl.w	r3, r2, r3
 8008728:	69ba      	ldr	r2, [r7, #24]
 800872a:	4313      	orrs	r3, r2
 800872c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800872e:	69fb      	ldr	r3, [r7, #28]
 8008730:	08da      	lsrs	r2, r3, #3
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	3208      	adds	r2, #8
 8008736:	69b9      	ldr	r1, [r7, #24]
 8008738:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008742:	69fb      	ldr	r3, [r7, #28]
 8008744:	005b      	lsls	r3, r3, #1
 8008746:	2203      	movs	r2, #3
 8008748:	fa02 f303 	lsl.w	r3, r2, r3
 800874c:	43db      	mvns	r3, r3
 800874e:	69ba      	ldr	r2, [r7, #24]
 8008750:	4013      	ands	r3, r2
 8008752:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	685b      	ldr	r3, [r3, #4]
 8008758:	f003 0203 	and.w	r2, r3, #3
 800875c:	69fb      	ldr	r3, [r7, #28]
 800875e:	005b      	lsls	r3, r3, #1
 8008760:	fa02 f303 	lsl.w	r3, r2, r3
 8008764:	69ba      	ldr	r2, [r7, #24]
 8008766:	4313      	orrs	r3, r2
 8008768:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	69ba      	ldr	r2, [r7, #24]
 800876e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	685b      	ldr	r3, [r3, #4]
 8008774:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008778:	2b00      	cmp	r3, #0
 800877a:	f000 80c0 	beq.w	80088fe <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800877e:	2300      	movs	r3, #0
 8008780:	60fb      	str	r3, [r7, #12]
 8008782:	4b66      	ldr	r3, [pc, #408]	; (800891c <HAL_GPIO_Init+0x324>)
 8008784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008786:	4a65      	ldr	r2, [pc, #404]	; (800891c <HAL_GPIO_Init+0x324>)
 8008788:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800878c:	6453      	str	r3, [r2, #68]	; 0x44
 800878e:	4b63      	ldr	r3, [pc, #396]	; (800891c <HAL_GPIO_Init+0x324>)
 8008790:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008792:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008796:	60fb      	str	r3, [r7, #12]
 8008798:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800879a:	4a61      	ldr	r2, [pc, #388]	; (8008920 <HAL_GPIO_Init+0x328>)
 800879c:	69fb      	ldr	r3, [r7, #28]
 800879e:	089b      	lsrs	r3, r3, #2
 80087a0:	3302      	adds	r3, #2
 80087a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80087a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80087a8:	69fb      	ldr	r3, [r7, #28]
 80087aa:	f003 0303 	and.w	r3, r3, #3
 80087ae:	009b      	lsls	r3, r3, #2
 80087b0:	220f      	movs	r2, #15
 80087b2:	fa02 f303 	lsl.w	r3, r2, r3
 80087b6:	43db      	mvns	r3, r3
 80087b8:	69ba      	ldr	r2, [r7, #24]
 80087ba:	4013      	ands	r3, r2
 80087bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	4a58      	ldr	r2, [pc, #352]	; (8008924 <HAL_GPIO_Init+0x32c>)
 80087c2:	4293      	cmp	r3, r2
 80087c4:	d037      	beq.n	8008836 <HAL_GPIO_Init+0x23e>
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	4a57      	ldr	r2, [pc, #348]	; (8008928 <HAL_GPIO_Init+0x330>)
 80087ca:	4293      	cmp	r3, r2
 80087cc:	d031      	beq.n	8008832 <HAL_GPIO_Init+0x23a>
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	4a56      	ldr	r2, [pc, #344]	; (800892c <HAL_GPIO_Init+0x334>)
 80087d2:	4293      	cmp	r3, r2
 80087d4:	d02b      	beq.n	800882e <HAL_GPIO_Init+0x236>
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	4a55      	ldr	r2, [pc, #340]	; (8008930 <HAL_GPIO_Init+0x338>)
 80087da:	4293      	cmp	r3, r2
 80087dc:	d025      	beq.n	800882a <HAL_GPIO_Init+0x232>
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	4a54      	ldr	r2, [pc, #336]	; (8008934 <HAL_GPIO_Init+0x33c>)
 80087e2:	4293      	cmp	r3, r2
 80087e4:	d01f      	beq.n	8008826 <HAL_GPIO_Init+0x22e>
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	4a53      	ldr	r2, [pc, #332]	; (8008938 <HAL_GPIO_Init+0x340>)
 80087ea:	4293      	cmp	r3, r2
 80087ec:	d019      	beq.n	8008822 <HAL_GPIO_Init+0x22a>
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	4a52      	ldr	r2, [pc, #328]	; (800893c <HAL_GPIO_Init+0x344>)
 80087f2:	4293      	cmp	r3, r2
 80087f4:	d013      	beq.n	800881e <HAL_GPIO_Init+0x226>
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	4a51      	ldr	r2, [pc, #324]	; (8008940 <HAL_GPIO_Init+0x348>)
 80087fa:	4293      	cmp	r3, r2
 80087fc:	d00d      	beq.n	800881a <HAL_GPIO_Init+0x222>
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	4a50      	ldr	r2, [pc, #320]	; (8008944 <HAL_GPIO_Init+0x34c>)
 8008802:	4293      	cmp	r3, r2
 8008804:	d007      	beq.n	8008816 <HAL_GPIO_Init+0x21e>
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	4a4f      	ldr	r2, [pc, #316]	; (8008948 <HAL_GPIO_Init+0x350>)
 800880a:	4293      	cmp	r3, r2
 800880c:	d101      	bne.n	8008812 <HAL_GPIO_Init+0x21a>
 800880e:	2309      	movs	r3, #9
 8008810:	e012      	b.n	8008838 <HAL_GPIO_Init+0x240>
 8008812:	230a      	movs	r3, #10
 8008814:	e010      	b.n	8008838 <HAL_GPIO_Init+0x240>
 8008816:	2308      	movs	r3, #8
 8008818:	e00e      	b.n	8008838 <HAL_GPIO_Init+0x240>
 800881a:	2307      	movs	r3, #7
 800881c:	e00c      	b.n	8008838 <HAL_GPIO_Init+0x240>
 800881e:	2306      	movs	r3, #6
 8008820:	e00a      	b.n	8008838 <HAL_GPIO_Init+0x240>
 8008822:	2305      	movs	r3, #5
 8008824:	e008      	b.n	8008838 <HAL_GPIO_Init+0x240>
 8008826:	2304      	movs	r3, #4
 8008828:	e006      	b.n	8008838 <HAL_GPIO_Init+0x240>
 800882a:	2303      	movs	r3, #3
 800882c:	e004      	b.n	8008838 <HAL_GPIO_Init+0x240>
 800882e:	2302      	movs	r3, #2
 8008830:	e002      	b.n	8008838 <HAL_GPIO_Init+0x240>
 8008832:	2301      	movs	r3, #1
 8008834:	e000      	b.n	8008838 <HAL_GPIO_Init+0x240>
 8008836:	2300      	movs	r3, #0
 8008838:	69fa      	ldr	r2, [r7, #28]
 800883a:	f002 0203 	and.w	r2, r2, #3
 800883e:	0092      	lsls	r2, r2, #2
 8008840:	4093      	lsls	r3, r2
 8008842:	69ba      	ldr	r2, [r7, #24]
 8008844:	4313      	orrs	r3, r2
 8008846:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008848:	4935      	ldr	r1, [pc, #212]	; (8008920 <HAL_GPIO_Init+0x328>)
 800884a:	69fb      	ldr	r3, [r7, #28]
 800884c:	089b      	lsrs	r3, r3, #2
 800884e:	3302      	adds	r3, #2
 8008850:	69ba      	ldr	r2, [r7, #24]
 8008852:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008856:	4b3d      	ldr	r3, [pc, #244]	; (800894c <HAL_GPIO_Init+0x354>)
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800885c:	693b      	ldr	r3, [r7, #16]
 800885e:	43db      	mvns	r3, r3
 8008860:	69ba      	ldr	r2, [r7, #24]
 8008862:	4013      	ands	r3, r2
 8008864:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	685b      	ldr	r3, [r3, #4]
 800886a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800886e:	2b00      	cmp	r3, #0
 8008870:	d003      	beq.n	800887a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8008872:	69ba      	ldr	r2, [r7, #24]
 8008874:	693b      	ldr	r3, [r7, #16]
 8008876:	4313      	orrs	r3, r2
 8008878:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800887a:	4a34      	ldr	r2, [pc, #208]	; (800894c <HAL_GPIO_Init+0x354>)
 800887c:	69bb      	ldr	r3, [r7, #24]
 800887e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8008880:	4b32      	ldr	r3, [pc, #200]	; (800894c <HAL_GPIO_Init+0x354>)
 8008882:	685b      	ldr	r3, [r3, #4]
 8008884:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008886:	693b      	ldr	r3, [r7, #16]
 8008888:	43db      	mvns	r3, r3
 800888a:	69ba      	ldr	r2, [r7, #24]
 800888c:	4013      	ands	r3, r2
 800888e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008890:	683b      	ldr	r3, [r7, #0]
 8008892:	685b      	ldr	r3, [r3, #4]
 8008894:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008898:	2b00      	cmp	r3, #0
 800889a:	d003      	beq.n	80088a4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800889c:	69ba      	ldr	r2, [r7, #24]
 800889e:	693b      	ldr	r3, [r7, #16]
 80088a0:	4313      	orrs	r3, r2
 80088a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80088a4:	4a29      	ldr	r2, [pc, #164]	; (800894c <HAL_GPIO_Init+0x354>)
 80088a6:	69bb      	ldr	r3, [r7, #24]
 80088a8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80088aa:	4b28      	ldr	r3, [pc, #160]	; (800894c <HAL_GPIO_Init+0x354>)
 80088ac:	689b      	ldr	r3, [r3, #8]
 80088ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80088b0:	693b      	ldr	r3, [r7, #16]
 80088b2:	43db      	mvns	r3, r3
 80088b4:	69ba      	ldr	r2, [r7, #24]
 80088b6:	4013      	ands	r3, r2
 80088b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80088ba:	683b      	ldr	r3, [r7, #0]
 80088bc:	685b      	ldr	r3, [r3, #4]
 80088be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d003      	beq.n	80088ce <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80088c6:	69ba      	ldr	r2, [r7, #24]
 80088c8:	693b      	ldr	r3, [r7, #16]
 80088ca:	4313      	orrs	r3, r2
 80088cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80088ce:	4a1f      	ldr	r2, [pc, #124]	; (800894c <HAL_GPIO_Init+0x354>)
 80088d0:	69bb      	ldr	r3, [r7, #24]
 80088d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80088d4:	4b1d      	ldr	r3, [pc, #116]	; (800894c <HAL_GPIO_Init+0x354>)
 80088d6:	68db      	ldr	r3, [r3, #12]
 80088d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80088da:	693b      	ldr	r3, [r7, #16]
 80088dc:	43db      	mvns	r3, r3
 80088de:	69ba      	ldr	r2, [r7, #24]
 80088e0:	4013      	ands	r3, r2
 80088e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80088e4:	683b      	ldr	r3, [r7, #0]
 80088e6:	685b      	ldr	r3, [r3, #4]
 80088e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d003      	beq.n	80088f8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80088f0:	69ba      	ldr	r2, [r7, #24]
 80088f2:	693b      	ldr	r3, [r7, #16]
 80088f4:	4313      	orrs	r3, r2
 80088f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80088f8:	4a14      	ldr	r2, [pc, #80]	; (800894c <HAL_GPIO_Init+0x354>)
 80088fa:	69bb      	ldr	r3, [r7, #24]
 80088fc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80088fe:	69fb      	ldr	r3, [r7, #28]
 8008900:	3301      	adds	r3, #1
 8008902:	61fb      	str	r3, [r7, #28]
 8008904:	69fb      	ldr	r3, [r7, #28]
 8008906:	2b0f      	cmp	r3, #15
 8008908:	f67f ae84 	bls.w	8008614 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800890c:	bf00      	nop
 800890e:	bf00      	nop
 8008910:	3724      	adds	r7, #36	; 0x24
 8008912:	46bd      	mov	sp, r7
 8008914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008918:	4770      	bx	lr
 800891a:	bf00      	nop
 800891c:	40023800 	.word	0x40023800
 8008920:	40013800 	.word	0x40013800
 8008924:	40020000 	.word	0x40020000
 8008928:	40020400 	.word	0x40020400
 800892c:	40020800 	.word	0x40020800
 8008930:	40020c00 	.word	0x40020c00
 8008934:	40021000 	.word	0x40021000
 8008938:	40021400 	.word	0x40021400
 800893c:	40021800 	.word	0x40021800
 8008940:	40021c00 	.word	0x40021c00
 8008944:	40022000 	.word	0x40022000
 8008948:	40022400 	.word	0x40022400
 800894c:	40013c00 	.word	0x40013c00

08008950 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008950:	b480      	push	{r7}
 8008952:	b085      	sub	sp, #20
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
 8008958:	460b      	mov	r3, r1
 800895a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	691a      	ldr	r2, [r3, #16]
 8008960:	887b      	ldrh	r3, [r7, #2]
 8008962:	4013      	ands	r3, r2
 8008964:	2b00      	cmp	r3, #0
 8008966:	d002      	beq.n	800896e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008968:	2301      	movs	r3, #1
 800896a:	73fb      	strb	r3, [r7, #15]
 800896c:	e001      	b.n	8008972 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800896e:	2300      	movs	r3, #0
 8008970:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008972:	7bfb      	ldrb	r3, [r7, #15]
}
 8008974:	4618      	mov	r0, r3
 8008976:	3714      	adds	r7, #20
 8008978:	46bd      	mov	sp, r7
 800897a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897e:	4770      	bx	lr

08008980 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008980:	b480      	push	{r7}
 8008982:	b083      	sub	sp, #12
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
 8008988:	460b      	mov	r3, r1
 800898a:	807b      	strh	r3, [r7, #2]
 800898c:	4613      	mov	r3, r2
 800898e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008990:	787b      	ldrb	r3, [r7, #1]
 8008992:	2b00      	cmp	r3, #0
 8008994:	d003      	beq.n	800899e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008996:	887a      	ldrh	r2, [r7, #2]
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800899c:	e003      	b.n	80089a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800899e:	887b      	ldrh	r3, [r7, #2]
 80089a0:	041a      	lsls	r2, r3, #16
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	619a      	str	r2, [r3, #24]
}
 80089a6:	bf00      	nop
 80089a8:	370c      	adds	r7, #12
 80089aa:	46bd      	mov	sp, r7
 80089ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b0:	4770      	bx	lr
	...

080089b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80089b4:	b580      	push	{r7, lr}
 80089b6:	b082      	sub	sp, #8
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	4603      	mov	r3, r0
 80089bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80089be:	4b08      	ldr	r3, [pc, #32]	; (80089e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80089c0:	695a      	ldr	r2, [r3, #20]
 80089c2:	88fb      	ldrh	r3, [r7, #6]
 80089c4:	4013      	ands	r3, r2
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d006      	beq.n	80089d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80089ca:	4a05      	ldr	r2, [pc, #20]	; (80089e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80089cc:	88fb      	ldrh	r3, [r7, #6]
 80089ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80089d0:	88fb      	ldrh	r3, [r7, #6]
 80089d2:	4618      	mov	r0, r3
 80089d4:	f7fa ff12 	bl	80037fc <HAL_GPIO_EXTI_Callback>
  }
}
 80089d8:	bf00      	nop
 80089da:	3708      	adds	r7, #8
 80089dc:	46bd      	mov	sp, r7
 80089de:	bd80      	pop	{r7, pc}
 80089e0:	40013c00 	.word	0x40013c00

080089e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80089e4:	b580      	push	{r7, lr}
 80089e6:	b084      	sub	sp, #16
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d101      	bne.n	80089f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80089f2:	2301      	movs	r3, #1
 80089f4:	e12b      	b.n	8008c4e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80089fc:	b2db      	uxtb	r3, r3
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d106      	bne.n	8008a10 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	2200      	movs	r2, #0
 8008a06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8008a0a:	6878      	ldr	r0, [r7, #4]
 8008a0c:	f7f9 ffd8 	bl	80029c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	2224      	movs	r2, #36	; 0x24
 8008a14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	681a      	ldr	r2, [r3, #0]
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	f022 0201 	bic.w	r2, r2, #1
 8008a26:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	681a      	ldr	r2, [r3, #0]
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008a36:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	681a      	ldr	r2, [r3, #0]
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008a46:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8008a48:	f001 fd16 	bl	800a478 <HAL_RCC_GetPCLK1Freq>
 8008a4c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	685b      	ldr	r3, [r3, #4]
 8008a52:	4a81      	ldr	r2, [pc, #516]	; (8008c58 <HAL_I2C_Init+0x274>)
 8008a54:	4293      	cmp	r3, r2
 8008a56:	d807      	bhi.n	8008a68 <HAL_I2C_Init+0x84>
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	4a80      	ldr	r2, [pc, #512]	; (8008c5c <HAL_I2C_Init+0x278>)
 8008a5c:	4293      	cmp	r3, r2
 8008a5e:	bf94      	ite	ls
 8008a60:	2301      	movls	r3, #1
 8008a62:	2300      	movhi	r3, #0
 8008a64:	b2db      	uxtb	r3, r3
 8008a66:	e006      	b.n	8008a76 <HAL_I2C_Init+0x92>
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	4a7d      	ldr	r2, [pc, #500]	; (8008c60 <HAL_I2C_Init+0x27c>)
 8008a6c:	4293      	cmp	r3, r2
 8008a6e:	bf94      	ite	ls
 8008a70:	2301      	movls	r3, #1
 8008a72:	2300      	movhi	r3, #0
 8008a74:	b2db      	uxtb	r3, r3
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d001      	beq.n	8008a7e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8008a7a:	2301      	movs	r3, #1
 8008a7c:	e0e7      	b.n	8008c4e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	4a78      	ldr	r2, [pc, #480]	; (8008c64 <HAL_I2C_Init+0x280>)
 8008a82:	fba2 2303 	umull	r2, r3, r2, r3
 8008a86:	0c9b      	lsrs	r3, r3, #18
 8008a88:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	685b      	ldr	r3, [r3, #4]
 8008a90:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	68ba      	ldr	r2, [r7, #8]
 8008a9a:	430a      	orrs	r2, r1
 8008a9c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	6a1b      	ldr	r3, [r3, #32]
 8008aa4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	685b      	ldr	r3, [r3, #4]
 8008aac:	4a6a      	ldr	r2, [pc, #424]	; (8008c58 <HAL_I2C_Init+0x274>)
 8008aae:	4293      	cmp	r3, r2
 8008ab0:	d802      	bhi.n	8008ab8 <HAL_I2C_Init+0xd4>
 8008ab2:	68bb      	ldr	r3, [r7, #8]
 8008ab4:	3301      	adds	r3, #1
 8008ab6:	e009      	b.n	8008acc <HAL_I2C_Init+0xe8>
 8008ab8:	68bb      	ldr	r3, [r7, #8]
 8008aba:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8008abe:	fb02 f303 	mul.w	r3, r2, r3
 8008ac2:	4a69      	ldr	r2, [pc, #420]	; (8008c68 <HAL_I2C_Init+0x284>)
 8008ac4:	fba2 2303 	umull	r2, r3, r2, r3
 8008ac8:	099b      	lsrs	r3, r3, #6
 8008aca:	3301      	adds	r3, #1
 8008acc:	687a      	ldr	r2, [r7, #4]
 8008ace:	6812      	ldr	r2, [r2, #0]
 8008ad0:	430b      	orrs	r3, r1
 8008ad2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	69db      	ldr	r3, [r3, #28]
 8008ada:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8008ade:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	685b      	ldr	r3, [r3, #4]
 8008ae6:	495c      	ldr	r1, [pc, #368]	; (8008c58 <HAL_I2C_Init+0x274>)
 8008ae8:	428b      	cmp	r3, r1
 8008aea:	d819      	bhi.n	8008b20 <HAL_I2C_Init+0x13c>
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	1e59      	subs	r1, r3, #1
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	685b      	ldr	r3, [r3, #4]
 8008af4:	005b      	lsls	r3, r3, #1
 8008af6:	fbb1 f3f3 	udiv	r3, r1, r3
 8008afa:	1c59      	adds	r1, r3, #1
 8008afc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8008b00:	400b      	ands	r3, r1
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d00a      	beq.n	8008b1c <HAL_I2C_Init+0x138>
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	1e59      	subs	r1, r3, #1
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	685b      	ldr	r3, [r3, #4]
 8008b0e:	005b      	lsls	r3, r3, #1
 8008b10:	fbb1 f3f3 	udiv	r3, r1, r3
 8008b14:	3301      	adds	r3, #1
 8008b16:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008b1a:	e051      	b.n	8008bc0 <HAL_I2C_Init+0x1dc>
 8008b1c:	2304      	movs	r3, #4
 8008b1e:	e04f      	b.n	8008bc0 <HAL_I2C_Init+0x1dc>
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	689b      	ldr	r3, [r3, #8]
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d111      	bne.n	8008b4c <HAL_I2C_Init+0x168>
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	1e58      	subs	r0, r3, #1
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	6859      	ldr	r1, [r3, #4]
 8008b30:	460b      	mov	r3, r1
 8008b32:	005b      	lsls	r3, r3, #1
 8008b34:	440b      	add	r3, r1
 8008b36:	fbb0 f3f3 	udiv	r3, r0, r3
 8008b3a:	3301      	adds	r3, #1
 8008b3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	bf0c      	ite	eq
 8008b44:	2301      	moveq	r3, #1
 8008b46:	2300      	movne	r3, #0
 8008b48:	b2db      	uxtb	r3, r3
 8008b4a:	e012      	b.n	8008b72 <HAL_I2C_Init+0x18e>
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	1e58      	subs	r0, r3, #1
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	6859      	ldr	r1, [r3, #4]
 8008b54:	460b      	mov	r3, r1
 8008b56:	009b      	lsls	r3, r3, #2
 8008b58:	440b      	add	r3, r1
 8008b5a:	0099      	lsls	r1, r3, #2
 8008b5c:	440b      	add	r3, r1
 8008b5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8008b62:	3301      	adds	r3, #1
 8008b64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	bf0c      	ite	eq
 8008b6c:	2301      	moveq	r3, #1
 8008b6e:	2300      	movne	r3, #0
 8008b70:	b2db      	uxtb	r3, r3
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d001      	beq.n	8008b7a <HAL_I2C_Init+0x196>
 8008b76:	2301      	movs	r3, #1
 8008b78:	e022      	b.n	8008bc0 <HAL_I2C_Init+0x1dc>
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	689b      	ldr	r3, [r3, #8]
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d10e      	bne.n	8008ba0 <HAL_I2C_Init+0x1bc>
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	1e58      	subs	r0, r3, #1
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	6859      	ldr	r1, [r3, #4]
 8008b8a:	460b      	mov	r3, r1
 8008b8c:	005b      	lsls	r3, r3, #1
 8008b8e:	440b      	add	r3, r1
 8008b90:	fbb0 f3f3 	udiv	r3, r0, r3
 8008b94:	3301      	adds	r3, #1
 8008b96:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008b9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008b9e:	e00f      	b.n	8008bc0 <HAL_I2C_Init+0x1dc>
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	1e58      	subs	r0, r3, #1
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	6859      	ldr	r1, [r3, #4]
 8008ba8:	460b      	mov	r3, r1
 8008baa:	009b      	lsls	r3, r3, #2
 8008bac:	440b      	add	r3, r1
 8008bae:	0099      	lsls	r1, r3, #2
 8008bb0:	440b      	add	r3, r1
 8008bb2:	fbb0 f3f3 	udiv	r3, r0, r3
 8008bb6:	3301      	adds	r3, #1
 8008bb8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008bbc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008bc0:	6879      	ldr	r1, [r7, #4]
 8008bc2:	6809      	ldr	r1, [r1, #0]
 8008bc4:	4313      	orrs	r3, r2
 8008bc6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	69da      	ldr	r2, [r3, #28]
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	6a1b      	ldr	r3, [r3, #32]
 8008bda:	431a      	orrs	r2, r3
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	430a      	orrs	r2, r1
 8008be2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	689b      	ldr	r3, [r3, #8]
 8008bea:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8008bee:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008bf2:	687a      	ldr	r2, [r7, #4]
 8008bf4:	6911      	ldr	r1, [r2, #16]
 8008bf6:	687a      	ldr	r2, [r7, #4]
 8008bf8:	68d2      	ldr	r2, [r2, #12]
 8008bfa:	4311      	orrs	r1, r2
 8008bfc:	687a      	ldr	r2, [r7, #4]
 8008bfe:	6812      	ldr	r2, [r2, #0]
 8008c00:	430b      	orrs	r3, r1
 8008c02:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	68db      	ldr	r3, [r3, #12]
 8008c0a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	695a      	ldr	r2, [r3, #20]
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	699b      	ldr	r3, [r3, #24]
 8008c16:	431a      	orrs	r2, r3
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	430a      	orrs	r2, r1
 8008c1e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	681a      	ldr	r2, [r3, #0]
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	f042 0201 	orr.w	r2, r2, #1
 8008c2e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	2200      	movs	r2, #0
 8008c34:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2220      	movs	r2, #32
 8008c3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	2200      	movs	r2, #0
 8008c42:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2200      	movs	r2, #0
 8008c48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008c4c:	2300      	movs	r3, #0
}
 8008c4e:	4618      	mov	r0, r3
 8008c50:	3710      	adds	r7, #16
 8008c52:	46bd      	mov	sp, r7
 8008c54:	bd80      	pop	{r7, pc}
 8008c56:	bf00      	nop
 8008c58:	000186a0 	.word	0x000186a0
 8008c5c:	001e847f 	.word	0x001e847f
 8008c60:	003d08ff 	.word	0x003d08ff
 8008c64:	431bde83 	.word	0x431bde83
 8008c68:	10624dd3 	.word	0x10624dd3

08008c6c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008c6c:	b580      	push	{r7, lr}
 8008c6e:	b088      	sub	sp, #32
 8008c70:	af02      	add	r7, sp, #8
 8008c72:	60f8      	str	r0, [r7, #12]
 8008c74:	4608      	mov	r0, r1
 8008c76:	4611      	mov	r1, r2
 8008c78:	461a      	mov	r2, r3
 8008c7a:	4603      	mov	r3, r0
 8008c7c:	817b      	strh	r3, [r7, #10]
 8008c7e:	460b      	mov	r3, r1
 8008c80:	813b      	strh	r3, [r7, #8]
 8008c82:	4613      	mov	r3, r2
 8008c84:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008c86:	f7ff f901 	bl	8007e8c <HAL_GetTick>
 8008c8a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008c92:	b2db      	uxtb	r3, r3
 8008c94:	2b20      	cmp	r3, #32
 8008c96:	f040 80d9 	bne.w	8008e4c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008c9a:	697b      	ldr	r3, [r7, #20]
 8008c9c:	9300      	str	r3, [sp, #0]
 8008c9e:	2319      	movs	r3, #25
 8008ca0:	2201      	movs	r2, #1
 8008ca2:	496d      	ldr	r1, [pc, #436]	; (8008e58 <HAL_I2C_Mem_Write+0x1ec>)
 8008ca4:	68f8      	ldr	r0, [r7, #12]
 8008ca6:	f000 fcb5 	bl	8009614 <I2C_WaitOnFlagUntilTimeout>
 8008caa:	4603      	mov	r3, r0
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d001      	beq.n	8008cb4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8008cb0:	2302      	movs	r3, #2
 8008cb2:	e0cc      	b.n	8008e4e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008cba:	2b01      	cmp	r3, #1
 8008cbc:	d101      	bne.n	8008cc2 <HAL_I2C_Mem_Write+0x56>
 8008cbe:	2302      	movs	r3, #2
 8008cc0:	e0c5      	b.n	8008e4e <HAL_I2C_Mem_Write+0x1e2>
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	2201      	movs	r2, #1
 8008cc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	f003 0301 	and.w	r3, r3, #1
 8008cd4:	2b01      	cmp	r3, #1
 8008cd6:	d007      	beq.n	8008ce8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	681a      	ldr	r2, [r3, #0]
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	f042 0201 	orr.w	r2, r2, #1
 8008ce6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	681a      	ldr	r2, [r3, #0]
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008cf6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	2221      	movs	r2, #33	; 0x21
 8008cfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	2240      	movs	r2, #64	; 0x40
 8008d04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	2200      	movs	r2, #0
 8008d0c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	6a3a      	ldr	r2, [r7, #32]
 8008d12:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008d18:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d1e:	b29a      	uxth	r2, r3
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	4a4d      	ldr	r2, [pc, #308]	; (8008e5c <HAL_I2C_Mem_Write+0x1f0>)
 8008d28:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008d2a:	88f8      	ldrh	r0, [r7, #6]
 8008d2c:	893a      	ldrh	r2, [r7, #8]
 8008d2e:	8979      	ldrh	r1, [r7, #10]
 8008d30:	697b      	ldr	r3, [r7, #20]
 8008d32:	9301      	str	r3, [sp, #4]
 8008d34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d36:	9300      	str	r3, [sp, #0]
 8008d38:	4603      	mov	r3, r0
 8008d3a:	68f8      	ldr	r0, [r7, #12]
 8008d3c:	f000 faec 	bl	8009318 <I2C_RequestMemoryWrite>
 8008d40:	4603      	mov	r3, r0
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d052      	beq.n	8008dec <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8008d46:	2301      	movs	r3, #1
 8008d48:	e081      	b.n	8008e4e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008d4a:	697a      	ldr	r2, [r7, #20]
 8008d4c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008d4e:	68f8      	ldr	r0, [r7, #12]
 8008d50:	f000 fd36 	bl	80097c0 <I2C_WaitOnTXEFlagUntilTimeout>
 8008d54:	4603      	mov	r3, r0
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d00d      	beq.n	8008d76 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d5e:	2b04      	cmp	r3, #4
 8008d60:	d107      	bne.n	8008d72 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	681a      	ldr	r2, [r3, #0]
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008d70:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008d72:	2301      	movs	r3, #1
 8008d74:	e06b      	b.n	8008e4e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d7a:	781a      	ldrb	r2, [r3, #0]
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d86:	1c5a      	adds	r2, r3, #1
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008d90:	3b01      	subs	r3, #1
 8008d92:	b29a      	uxth	r2, r3
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d9c:	b29b      	uxth	r3, r3
 8008d9e:	3b01      	subs	r3, #1
 8008da0:	b29a      	uxth	r2, r3
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	695b      	ldr	r3, [r3, #20]
 8008dac:	f003 0304 	and.w	r3, r3, #4
 8008db0:	2b04      	cmp	r3, #4
 8008db2:	d11b      	bne.n	8008dec <HAL_I2C_Mem_Write+0x180>
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d017      	beq.n	8008dec <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dc0:	781a      	ldrb	r2, [r3, #0]
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dcc:	1c5a      	adds	r2, r3, #1
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008dd6:	3b01      	subs	r3, #1
 8008dd8:	b29a      	uxth	r2, r3
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008de2:	b29b      	uxth	r3, r3
 8008de4:	3b01      	subs	r3, #1
 8008de6:	b29a      	uxth	r2, r3
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d1aa      	bne.n	8008d4a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008df4:	697a      	ldr	r2, [r7, #20]
 8008df6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008df8:	68f8      	ldr	r0, [r7, #12]
 8008dfa:	f000 fd22 	bl	8009842 <I2C_WaitOnBTFFlagUntilTimeout>
 8008dfe:	4603      	mov	r3, r0
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d00d      	beq.n	8008e20 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e08:	2b04      	cmp	r3, #4
 8008e0a:	d107      	bne.n	8008e1c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	681a      	ldr	r2, [r3, #0]
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008e1a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008e1c:	2301      	movs	r3, #1
 8008e1e:	e016      	b.n	8008e4e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	681a      	ldr	r2, [r3, #0]
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008e2e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	2220      	movs	r2, #32
 8008e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	2200      	movs	r2, #0
 8008e44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8008e48:	2300      	movs	r3, #0
 8008e4a:	e000      	b.n	8008e4e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8008e4c:	2302      	movs	r3, #2
  }
}
 8008e4e:	4618      	mov	r0, r3
 8008e50:	3718      	adds	r7, #24
 8008e52:	46bd      	mov	sp, r7
 8008e54:	bd80      	pop	{r7, pc}
 8008e56:	bf00      	nop
 8008e58:	00100002 	.word	0x00100002
 8008e5c:	ffff0000 	.word	0xffff0000

08008e60 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008e60:	b580      	push	{r7, lr}
 8008e62:	b08c      	sub	sp, #48	; 0x30
 8008e64:	af02      	add	r7, sp, #8
 8008e66:	60f8      	str	r0, [r7, #12]
 8008e68:	4608      	mov	r0, r1
 8008e6a:	4611      	mov	r1, r2
 8008e6c:	461a      	mov	r2, r3
 8008e6e:	4603      	mov	r3, r0
 8008e70:	817b      	strh	r3, [r7, #10]
 8008e72:	460b      	mov	r3, r1
 8008e74:	813b      	strh	r3, [r7, #8]
 8008e76:	4613      	mov	r3, r2
 8008e78:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008e7a:	f7ff f807 	bl	8007e8c <HAL_GetTick>
 8008e7e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e86:	b2db      	uxtb	r3, r3
 8008e88:	2b20      	cmp	r3, #32
 8008e8a:	f040 8208 	bne.w	800929e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e90:	9300      	str	r3, [sp, #0]
 8008e92:	2319      	movs	r3, #25
 8008e94:	2201      	movs	r2, #1
 8008e96:	497b      	ldr	r1, [pc, #492]	; (8009084 <HAL_I2C_Mem_Read+0x224>)
 8008e98:	68f8      	ldr	r0, [r7, #12]
 8008e9a:	f000 fbbb 	bl	8009614 <I2C_WaitOnFlagUntilTimeout>
 8008e9e:	4603      	mov	r3, r0
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d001      	beq.n	8008ea8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8008ea4:	2302      	movs	r3, #2
 8008ea6:	e1fb      	b.n	80092a0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008eae:	2b01      	cmp	r3, #1
 8008eb0:	d101      	bne.n	8008eb6 <HAL_I2C_Mem_Read+0x56>
 8008eb2:	2302      	movs	r3, #2
 8008eb4:	e1f4      	b.n	80092a0 <HAL_I2C_Mem_Read+0x440>
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	2201      	movs	r2, #1
 8008eba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	f003 0301 	and.w	r3, r3, #1
 8008ec8:	2b01      	cmp	r3, #1
 8008eca:	d007      	beq.n	8008edc <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	681a      	ldr	r2, [r3, #0]
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	f042 0201 	orr.w	r2, r2, #1
 8008eda:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	681a      	ldr	r2, [r3, #0]
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008eea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	2222      	movs	r2, #34	; 0x22
 8008ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	2240      	movs	r2, #64	; 0x40
 8008ef8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	2200      	movs	r2, #0
 8008f00:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008f06:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8008f0c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f12:	b29a      	uxth	r2, r3
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	4a5b      	ldr	r2, [pc, #364]	; (8009088 <HAL_I2C_Mem_Read+0x228>)
 8008f1c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008f1e:	88f8      	ldrh	r0, [r7, #6]
 8008f20:	893a      	ldrh	r2, [r7, #8]
 8008f22:	8979      	ldrh	r1, [r7, #10]
 8008f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f26:	9301      	str	r3, [sp, #4]
 8008f28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f2a:	9300      	str	r3, [sp, #0]
 8008f2c:	4603      	mov	r3, r0
 8008f2e:	68f8      	ldr	r0, [r7, #12]
 8008f30:	f000 fa88 	bl	8009444 <I2C_RequestMemoryRead>
 8008f34:	4603      	mov	r3, r0
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d001      	beq.n	8008f3e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8008f3a:	2301      	movs	r3, #1
 8008f3c:	e1b0      	b.n	80092a0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d113      	bne.n	8008f6e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008f46:	2300      	movs	r3, #0
 8008f48:	623b      	str	r3, [r7, #32]
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	695b      	ldr	r3, [r3, #20]
 8008f50:	623b      	str	r3, [r7, #32]
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	699b      	ldr	r3, [r3, #24]
 8008f58:	623b      	str	r3, [r7, #32]
 8008f5a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	681a      	ldr	r2, [r3, #0]
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008f6a:	601a      	str	r2, [r3, #0]
 8008f6c:	e184      	b.n	8009278 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f72:	2b01      	cmp	r3, #1
 8008f74:	d11b      	bne.n	8008fae <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	681a      	ldr	r2, [r3, #0]
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008f84:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008f86:	2300      	movs	r3, #0
 8008f88:	61fb      	str	r3, [r7, #28]
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	695b      	ldr	r3, [r3, #20]
 8008f90:	61fb      	str	r3, [r7, #28]
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	699b      	ldr	r3, [r3, #24]
 8008f98:	61fb      	str	r3, [r7, #28]
 8008f9a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	681a      	ldr	r2, [r3, #0]
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008faa:	601a      	str	r2, [r3, #0]
 8008fac:	e164      	b.n	8009278 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008fb2:	2b02      	cmp	r3, #2
 8008fb4:	d11b      	bne.n	8008fee <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	681a      	ldr	r2, [r3, #0]
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008fc4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	681a      	ldr	r2, [r3, #0]
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008fd4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008fd6:	2300      	movs	r3, #0
 8008fd8:	61bb      	str	r3, [r7, #24]
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	695b      	ldr	r3, [r3, #20]
 8008fe0:	61bb      	str	r3, [r7, #24]
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	699b      	ldr	r3, [r3, #24]
 8008fe8:	61bb      	str	r3, [r7, #24]
 8008fea:	69bb      	ldr	r3, [r7, #24]
 8008fec:	e144      	b.n	8009278 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008fee:	2300      	movs	r3, #0
 8008ff0:	617b      	str	r3, [r7, #20]
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	695b      	ldr	r3, [r3, #20]
 8008ff8:	617b      	str	r3, [r7, #20]
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	699b      	ldr	r3, [r3, #24]
 8009000:	617b      	str	r3, [r7, #20]
 8009002:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8009004:	e138      	b.n	8009278 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800900a:	2b03      	cmp	r3, #3
 800900c:	f200 80f1 	bhi.w	80091f2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009014:	2b01      	cmp	r3, #1
 8009016:	d123      	bne.n	8009060 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009018:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800901a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800901c:	68f8      	ldr	r0, [r7, #12]
 800901e:	f000 fc51 	bl	80098c4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009022:	4603      	mov	r3, r0
 8009024:	2b00      	cmp	r3, #0
 8009026:	d001      	beq.n	800902c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8009028:	2301      	movs	r3, #1
 800902a:	e139      	b.n	80092a0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	691a      	ldr	r2, [r3, #16]
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009036:	b2d2      	uxtb	r2, r2
 8009038:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800903e:	1c5a      	adds	r2, r3, #1
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009048:	3b01      	subs	r3, #1
 800904a:	b29a      	uxth	r2, r3
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009054:	b29b      	uxth	r3, r3
 8009056:	3b01      	subs	r3, #1
 8009058:	b29a      	uxth	r2, r3
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800905e:	e10b      	b.n	8009278 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009064:	2b02      	cmp	r3, #2
 8009066:	d14e      	bne.n	8009106 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800906a:	9300      	str	r3, [sp, #0]
 800906c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800906e:	2200      	movs	r2, #0
 8009070:	4906      	ldr	r1, [pc, #24]	; (800908c <HAL_I2C_Mem_Read+0x22c>)
 8009072:	68f8      	ldr	r0, [r7, #12]
 8009074:	f000 face 	bl	8009614 <I2C_WaitOnFlagUntilTimeout>
 8009078:	4603      	mov	r3, r0
 800907a:	2b00      	cmp	r3, #0
 800907c:	d008      	beq.n	8009090 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800907e:	2301      	movs	r3, #1
 8009080:	e10e      	b.n	80092a0 <HAL_I2C_Mem_Read+0x440>
 8009082:	bf00      	nop
 8009084:	00100002 	.word	0x00100002
 8009088:	ffff0000 	.word	0xffff0000
 800908c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	681a      	ldr	r2, [r3, #0]
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800909e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	691a      	ldr	r2, [r3, #16]
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090aa:	b2d2      	uxtb	r2, r2
 80090ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090b2:	1c5a      	adds	r2, r3, #1
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80090bc:	3b01      	subs	r3, #1
 80090be:	b29a      	uxth	r2, r3
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80090c8:	b29b      	uxth	r3, r3
 80090ca:	3b01      	subs	r3, #1
 80090cc:	b29a      	uxth	r2, r3
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	691a      	ldr	r2, [r3, #16]
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090dc:	b2d2      	uxtb	r2, r2
 80090de:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090e4:	1c5a      	adds	r2, r3, #1
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80090ee:	3b01      	subs	r3, #1
 80090f0:	b29a      	uxth	r2, r3
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80090fa:	b29b      	uxth	r3, r3
 80090fc:	3b01      	subs	r3, #1
 80090fe:	b29a      	uxth	r2, r3
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009104:	e0b8      	b.n	8009278 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009108:	9300      	str	r3, [sp, #0]
 800910a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800910c:	2200      	movs	r2, #0
 800910e:	4966      	ldr	r1, [pc, #408]	; (80092a8 <HAL_I2C_Mem_Read+0x448>)
 8009110:	68f8      	ldr	r0, [r7, #12]
 8009112:	f000 fa7f 	bl	8009614 <I2C_WaitOnFlagUntilTimeout>
 8009116:	4603      	mov	r3, r0
 8009118:	2b00      	cmp	r3, #0
 800911a:	d001      	beq.n	8009120 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800911c:	2301      	movs	r3, #1
 800911e:	e0bf      	b.n	80092a0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	681a      	ldr	r2, [r3, #0]
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800912e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	691a      	ldr	r2, [r3, #16]
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800913a:	b2d2      	uxtb	r2, r2
 800913c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009142:	1c5a      	adds	r2, r3, #1
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800914c:	3b01      	subs	r3, #1
 800914e:	b29a      	uxth	r2, r3
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009158:	b29b      	uxth	r3, r3
 800915a:	3b01      	subs	r3, #1
 800915c:	b29a      	uxth	r2, r3
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009164:	9300      	str	r3, [sp, #0]
 8009166:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009168:	2200      	movs	r2, #0
 800916a:	494f      	ldr	r1, [pc, #316]	; (80092a8 <HAL_I2C_Mem_Read+0x448>)
 800916c:	68f8      	ldr	r0, [r7, #12]
 800916e:	f000 fa51 	bl	8009614 <I2C_WaitOnFlagUntilTimeout>
 8009172:	4603      	mov	r3, r0
 8009174:	2b00      	cmp	r3, #0
 8009176:	d001      	beq.n	800917c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8009178:	2301      	movs	r3, #1
 800917a:	e091      	b.n	80092a0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	681a      	ldr	r2, [r3, #0]
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800918a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	691a      	ldr	r2, [r3, #16]
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009196:	b2d2      	uxtb	r2, r2
 8009198:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800919e:	1c5a      	adds	r2, r3, #1
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80091a8:	3b01      	subs	r3, #1
 80091aa:	b29a      	uxth	r2, r3
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80091b4:	b29b      	uxth	r3, r3
 80091b6:	3b01      	subs	r3, #1
 80091b8:	b29a      	uxth	r2, r3
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	691a      	ldr	r2, [r3, #16]
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091c8:	b2d2      	uxtb	r2, r2
 80091ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091d0:	1c5a      	adds	r2, r3, #1
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80091da:	3b01      	subs	r3, #1
 80091dc:	b29a      	uxth	r2, r3
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80091e6:	b29b      	uxth	r3, r3
 80091e8:	3b01      	subs	r3, #1
 80091ea:	b29a      	uxth	r2, r3
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	855a      	strh	r2, [r3, #42]	; 0x2a
 80091f0:	e042      	b.n	8009278 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80091f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091f4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80091f6:	68f8      	ldr	r0, [r7, #12]
 80091f8:	f000 fb64 	bl	80098c4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80091fc:	4603      	mov	r3, r0
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d001      	beq.n	8009206 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8009202:	2301      	movs	r3, #1
 8009204:	e04c      	b.n	80092a0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	691a      	ldr	r2, [r3, #16]
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009210:	b2d2      	uxtb	r2, r2
 8009212:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009218:	1c5a      	adds	r2, r3, #1
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009222:	3b01      	subs	r3, #1
 8009224:	b29a      	uxth	r2, r3
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800922e:	b29b      	uxth	r3, r3
 8009230:	3b01      	subs	r3, #1
 8009232:	b29a      	uxth	r2, r3
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	695b      	ldr	r3, [r3, #20]
 800923e:	f003 0304 	and.w	r3, r3, #4
 8009242:	2b04      	cmp	r3, #4
 8009244:	d118      	bne.n	8009278 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	691a      	ldr	r2, [r3, #16]
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009250:	b2d2      	uxtb	r2, r2
 8009252:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009258:	1c5a      	adds	r2, r3, #1
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009262:	3b01      	subs	r3, #1
 8009264:	b29a      	uxth	r2, r3
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800926e:	b29b      	uxth	r3, r3
 8009270:	3b01      	subs	r3, #1
 8009272:	b29a      	uxth	r2, r3
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800927c:	2b00      	cmp	r3, #0
 800927e:	f47f aec2 	bne.w	8009006 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	2220      	movs	r2, #32
 8009286:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	2200      	movs	r2, #0
 800928e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	2200      	movs	r2, #0
 8009296:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800929a:	2300      	movs	r3, #0
 800929c:	e000      	b.n	80092a0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800929e:	2302      	movs	r3, #2
  }
}
 80092a0:	4618      	mov	r0, r3
 80092a2:	3728      	adds	r7, #40	; 0x28
 80092a4:	46bd      	mov	sp, r7
 80092a6:	bd80      	pop	{r7, pc}
 80092a8:	00010004 	.word	0x00010004

080092ac <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 80092ac:	b480      	push	{r7}
 80092ae:	b083      	sub	sp, #12
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80092ba:	b2db      	uxtb	r3, r3
 80092bc:	2b20      	cmp	r3, #32
 80092be:	d124      	bne.n	800930a <HAL_I2C_EnableListen_IT+0x5e>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	2228      	movs	r2, #40	; 0x28
 80092c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	f003 0301 	and.w	r3, r3, #1
 80092d2:	2b01      	cmp	r3, #1
 80092d4:	d007      	beq.n	80092e6 <HAL_I2C_EnableListen_IT+0x3a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	681a      	ldr	r2, [r3, #0]
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	f042 0201 	orr.w	r2, r2, #1
 80092e4:	601a      	str	r2, [r3, #0]
    }

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	681a      	ldr	r2, [r3, #0]
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80092f4:	601a      	str	r2, [r3, #0]

    /* Enable EVT and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	685a      	ldr	r2, [r3, #4]
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8009304:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8009306:	2300      	movs	r3, #0
 8009308:	e000      	b.n	800930c <HAL_I2C_EnableListen_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800930a:	2302      	movs	r3, #2
  }
}
 800930c:	4618      	mov	r0, r3
 800930e:	370c      	adds	r7, #12
 8009310:	46bd      	mov	sp, r7
 8009312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009316:	4770      	bx	lr

08009318 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009318:	b580      	push	{r7, lr}
 800931a:	b088      	sub	sp, #32
 800931c:	af02      	add	r7, sp, #8
 800931e:	60f8      	str	r0, [r7, #12]
 8009320:	4608      	mov	r0, r1
 8009322:	4611      	mov	r1, r2
 8009324:	461a      	mov	r2, r3
 8009326:	4603      	mov	r3, r0
 8009328:	817b      	strh	r3, [r7, #10]
 800932a:	460b      	mov	r3, r1
 800932c:	813b      	strh	r3, [r7, #8]
 800932e:	4613      	mov	r3, r2
 8009330:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	681a      	ldr	r2, [r3, #0]
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009340:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009344:	9300      	str	r3, [sp, #0]
 8009346:	6a3b      	ldr	r3, [r7, #32]
 8009348:	2200      	movs	r2, #0
 800934a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800934e:	68f8      	ldr	r0, [r7, #12]
 8009350:	f000 f960 	bl	8009614 <I2C_WaitOnFlagUntilTimeout>
 8009354:	4603      	mov	r3, r0
 8009356:	2b00      	cmp	r3, #0
 8009358:	d00d      	beq.n	8009376 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009364:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009368:	d103      	bne.n	8009372 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009370:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009372:	2303      	movs	r3, #3
 8009374:	e05f      	b.n	8009436 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009376:	897b      	ldrh	r3, [r7, #10]
 8009378:	b2db      	uxtb	r3, r3
 800937a:	461a      	mov	r2, r3
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009384:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009388:	6a3a      	ldr	r2, [r7, #32]
 800938a:	492d      	ldr	r1, [pc, #180]	; (8009440 <I2C_RequestMemoryWrite+0x128>)
 800938c:	68f8      	ldr	r0, [r7, #12]
 800938e:	f000 f998 	bl	80096c2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009392:	4603      	mov	r3, r0
 8009394:	2b00      	cmp	r3, #0
 8009396:	d001      	beq.n	800939c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8009398:	2301      	movs	r3, #1
 800939a:	e04c      	b.n	8009436 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800939c:	2300      	movs	r3, #0
 800939e:	617b      	str	r3, [r7, #20]
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	695b      	ldr	r3, [r3, #20]
 80093a6:	617b      	str	r3, [r7, #20]
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	699b      	ldr	r3, [r3, #24]
 80093ae:	617b      	str	r3, [r7, #20]
 80093b0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80093b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80093b4:	6a39      	ldr	r1, [r7, #32]
 80093b6:	68f8      	ldr	r0, [r7, #12]
 80093b8:	f000 fa02 	bl	80097c0 <I2C_WaitOnTXEFlagUntilTimeout>
 80093bc:	4603      	mov	r3, r0
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d00d      	beq.n	80093de <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093c6:	2b04      	cmp	r3, #4
 80093c8:	d107      	bne.n	80093da <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	681a      	ldr	r2, [r3, #0]
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80093d8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80093da:	2301      	movs	r3, #1
 80093dc:	e02b      	b.n	8009436 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80093de:	88fb      	ldrh	r3, [r7, #6]
 80093e0:	2b01      	cmp	r3, #1
 80093e2:	d105      	bne.n	80093f0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80093e4:	893b      	ldrh	r3, [r7, #8]
 80093e6:	b2da      	uxtb	r2, r3
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	611a      	str	r2, [r3, #16]
 80093ee:	e021      	b.n	8009434 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80093f0:	893b      	ldrh	r3, [r7, #8]
 80093f2:	0a1b      	lsrs	r3, r3, #8
 80093f4:	b29b      	uxth	r3, r3
 80093f6:	b2da      	uxtb	r2, r3
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80093fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009400:	6a39      	ldr	r1, [r7, #32]
 8009402:	68f8      	ldr	r0, [r7, #12]
 8009404:	f000 f9dc 	bl	80097c0 <I2C_WaitOnTXEFlagUntilTimeout>
 8009408:	4603      	mov	r3, r0
 800940a:	2b00      	cmp	r3, #0
 800940c:	d00d      	beq.n	800942a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009412:	2b04      	cmp	r3, #4
 8009414:	d107      	bne.n	8009426 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	681a      	ldr	r2, [r3, #0]
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009424:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009426:	2301      	movs	r3, #1
 8009428:	e005      	b.n	8009436 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800942a:	893b      	ldrh	r3, [r7, #8]
 800942c:	b2da      	uxtb	r2, r3
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8009434:	2300      	movs	r3, #0
}
 8009436:	4618      	mov	r0, r3
 8009438:	3718      	adds	r7, #24
 800943a:	46bd      	mov	sp, r7
 800943c:	bd80      	pop	{r7, pc}
 800943e:	bf00      	nop
 8009440:	00010002 	.word	0x00010002

08009444 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009444:	b580      	push	{r7, lr}
 8009446:	b088      	sub	sp, #32
 8009448:	af02      	add	r7, sp, #8
 800944a:	60f8      	str	r0, [r7, #12]
 800944c:	4608      	mov	r0, r1
 800944e:	4611      	mov	r1, r2
 8009450:	461a      	mov	r2, r3
 8009452:	4603      	mov	r3, r0
 8009454:	817b      	strh	r3, [r7, #10]
 8009456:	460b      	mov	r3, r1
 8009458:	813b      	strh	r3, [r7, #8]
 800945a:	4613      	mov	r3, r2
 800945c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	681a      	ldr	r2, [r3, #0]
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800946c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	681a      	ldr	r2, [r3, #0]
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800947c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800947e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009480:	9300      	str	r3, [sp, #0]
 8009482:	6a3b      	ldr	r3, [r7, #32]
 8009484:	2200      	movs	r2, #0
 8009486:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800948a:	68f8      	ldr	r0, [r7, #12]
 800948c:	f000 f8c2 	bl	8009614 <I2C_WaitOnFlagUntilTimeout>
 8009490:	4603      	mov	r3, r0
 8009492:	2b00      	cmp	r3, #0
 8009494:	d00d      	beq.n	80094b2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80094a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80094a4:	d103      	bne.n	80094ae <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80094ac:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80094ae:	2303      	movs	r3, #3
 80094b0:	e0aa      	b.n	8009608 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80094b2:	897b      	ldrh	r3, [r7, #10]
 80094b4:	b2db      	uxtb	r3, r3
 80094b6:	461a      	mov	r2, r3
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80094c0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80094c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094c4:	6a3a      	ldr	r2, [r7, #32]
 80094c6:	4952      	ldr	r1, [pc, #328]	; (8009610 <I2C_RequestMemoryRead+0x1cc>)
 80094c8:	68f8      	ldr	r0, [r7, #12]
 80094ca:	f000 f8fa 	bl	80096c2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80094ce:	4603      	mov	r3, r0
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d001      	beq.n	80094d8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80094d4:	2301      	movs	r3, #1
 80094d6:	e097      	b.n	8009608 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80094d8:	2300      	movs	r3, #0
 80094da:	617b      	str	r3, [r7, #20]
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	695b      	ldr	r3, [r3, #20]
 80094e2:	617b      	str	r3, [r7, #20]
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	699b      	ldr	r3, [r3, #24]
 80094ea:	617b      	str	r3, [r7, #20]
 80094ec:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80094ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80094f0:	6a39      	ldr	r1, [r7, #32]
 80094f2:	68f8      	ldr	r0, [r7, #12]
 80094f4:	f000 f964 	bl	80097c0 <I2C_WaitOnTXEFlagUntilTimeout>
 80094f8:	4603      	mov	r3, r0
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d00d      	beq.n	800951a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009502:	2b04      	cmp	r3, #4
 8009504:	d107      	bne.n	8009516 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	681a      	ldr	r2, [r3, #0]
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009514:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009516:	2301      	movs	r3, #1
 8009518:	e076      	b.n	8009608 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800951a:	88fb      	ldrh	r3, [r7, #6]
 800951c:	2b01      	cmp	r3, #1
 800951e:	d105      	bne.n	800952c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009520:	893b      	ldrh	r3, [r7, #8]
 8009522:	b2da      	uxtb	r2, r3
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	611a      	str	r2, [r3, #16]
 800952a:	e021      	b.n	8009570 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800952c:	893b      	ldrh	r3, [r7, #8]
 800952e:	0a1b      	lsrs	r3, r3, #8
 8009530:	b29b      	uxth	r3, r3
 8009532:	b2da      	uxtb	r2, r3
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800953a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800953c:	6a39      	ldr	r1, [r7, #32]
 800953e:	68f8      	ldr	r0, [r7, #12]
 8009540:	f000 f93e 	bl	80097c0 <I2C_WaitOnTXEFlagUntilTimeout>
 8009544:	4603      	mov	r3, r0
 8009546:	2b00      	cmp	r3, #0
 8009548:	d00d      	beq.n	8009566 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800954e:	2b04      	cmp	r3, #4
 8009550:	d107      	bne.n	8009562 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	681a      	ldr	r2, [r3, #0]
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009560:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009562:	2301      	movs	r3, #1
 8009564:	e050      	b.n	8009608 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009566:	893b      	ldrh	r3, [r7, #8]
 8009568:	b2da      	uxtb	r2, r3
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009570:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009572:	6a39      	ldr	r1, [r7, #32]
 8009574:	68f8      	ldr	r0, [r7, #12]
 8009576:	f000 f923 	bl	80097c0 <I2C_WaitOnTXEFlagUntilTimeout>
 800957a:	4603      	mov	r3, r0
 800957c:	2b00      	cmp	r3, #0
 800957e:	d00d      	beq.n	800959c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009584:	2b04      	cmp	r3, #4
 8009586:	d107      	bne.n	8009598 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	681a      	ldr	r2, [r3, #0]
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009596:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009598:	2301      	movs	r3, #1
 800959a:	e035      	b.n	8009608 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	681a      	ldr	r2, [r3, #0]
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80095aa:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80095ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095ae:	9300      	str	r3, [sp, #0]
 80095b0:	6a3b      	ldr	r3, [r7, #32]
 80095b2:	2200      	movs	r2, #0
 80095b4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80095b8:	68f8      	ldr	r0, [r7, #12]
 80095ba:	f000 f82b 	bl	8009614 <I2C_WaitOnFlagUntilTimeout>
 80095be:	4603      	mov	r3, r0
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d00d      	beq.n	80095e0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80095ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80095d2:	d103      	bne.n	80095dc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80095da:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80095dc:	2303      	movs	r3, #3
 80095de:	e013      	b.n	8009608 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80095e0:	897b      	ldrh	r3, [r7, #10]
 80095e2:	b2db      	uxtb	r3, r3
 80095e4:	f043 0301 	orr.w	r3, r3, #1
 80095e8:	b2da      	uxtb	r2, r3
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80095f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095f2:	6a3a      	ldr	r2, [r7, #32]
 80095f4:	4906      	ldr	r1, [pc, #24]	; (8009610 <I2C_RequestMemoryRead+0x1cc>)
 80095f6:	68f8      	ldr	r0, [r7, #12]
 80095f8:	f000 f863 	bl	80096c2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80095fc:	4603      	mov	r3, r0
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d001      	beq.n	8009606 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8009602:	2301      	movs	r3, #1
 8009604:	e000      	b.n	8009608 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8009606:	2300      	movs	r3, #0
}
 8009608:	4618      	mov	r0, r3
 800960a:	3718      	adds	r7, #24
 800960c:	46bd      	mov	sp, r7
 800960e:	bd80      	pop	{r7, pc}
 8009610:	00010002 	.word	0x00010002

08009614 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b084      	sub	sp, #16
 8009618:	af00      	add	r7, sp, #0
 800961a:	60f8      	str	r0, [r7, #12]
 800961c:	60b9      	str	r1, [r7, #8]
 800961e:	603b      	str	r3, [r7, #0]
 8009620:	4613      	mov	r3, r2
 8009622:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009624:	e025      	b.n	8009672 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009626:	683b      	ldr	r3, [r7, #0]
 8009628:	f1b3 3fff 	cmp.w	r3, #4294967295
 800962c:	d021      	beq.n	8009672 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800962e:	f7fe fc2d 	bl	8007e8c <HAL_GetTick>
 8009632:	4602      	mov	r2, r0
 8009634:	69bb      	ldr	r3, [r7, #24]
 8009636:	1ad3      	subs	r3, r2, r3
 8009638:	683a      	ldr	r2, [r7, #0]
 800963a:	429a      	cmp	r2, r3
 800963c:	d302      	bcc.n	8009644 <I2C_WaitOnFlagUntilTimeout+0x30>
 800963e:	683b      	ldr	r3, [r7, #0]
 8009640:	2b00      	cmp	r3, #0
 8009642:	d116      	bne.n	8009672 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	2200      	movs	r2, #0
 8009648:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	2220      	movs	r2, #32
 800964e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	2200      	movs	r2, #0
 8009656:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800965e:	f043 0220 	orr.w	r2, r3, #32
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	2200      	movs	r2, #0
 800966a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800966e:	2301      	movs	r3, #1
 8009670:	e023      	b.n	80096ba <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009672:	68bb      	ldr	r3, [r7, #8]
 8009674:	0c1b      	lsrs	r3, r3, #16
 8009676:	b2db      	uxtb	r3, r3
 8009678:	2b01      	cmp	r3, #1
 800967a:	d10d      	bne.n	8009698 <I2C_WaitOnFlagUntilTimeout+0x84>
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	695b      	ldr	r3, [r3, #20]
 8009682:	43da      	mvns	r2, r3
 8009684:	68bb      	ldr	r3, [r7, #8]
 8009686:	4013      	ands	r3, r2
 8009688:	b29b      	uxth	r3, r3
 800968a:	2b00      	cmp	r3, #0
 800968c:	bf0c      	ite	eq
 800968e:	2301      	moveq	r3, #1
 8009690:	2300      	movne	r3, #0
 8009692:	b2db      	uxtb	r3, r3
 8009694:	461a      	mov	r2, r3
 8009696:	e00c      	b.n	80096b2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	699b      	ldr	r3, [r3, #24]
 800969e:	43da      	mvns	r2, r3
 80096a0:	68bb      	ldr	r3, [r7, #8]
 80096a2:	4013      	ands	r3, r2
 80096a4:	b29b      	uxth	r3, r3
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	bf0c      	ite	eq
 80096aa:	2301      	moveq	r3, #1
 80096ac:	2300      	movne	r3, #0
 80096ae:	b2db      	uxtb	r3, r3
 80096b0:	461a      	mov	r2, r3
 80096b2:	79fb      	ldrb	r3, [r7, #7]
 80096b4:	429a      	cmp	r2, r3
 80096b6:	d0b6      	beq.n	8009626 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80096b8:	2300      	movs	r3, #0
}
 80096ba:	4618      	mov	r0, r3
 80096bc:	3710      	adds	r7, #16
 80096be:	46bd      	mov	sp, r7
 80096c0:	bd80      	pop	{r7, pc}

080096c2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80096c2:	b580      	push	{r7, lr}
 80096c4:	b084      	sub	sp, #16
 80096c6:	af00      	add	r7, sp, #0
 80096c8:	60f8      	str	r0, [r7, #12]
 80096ca:	60b9      	str	r1, [r7, #8]
 80096cc:	607a      	str	r2, [r7, #4]
 80096ce:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80096d0:	e051      	b.n	8009776 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	695b      	ldr	r3, [r3, #20]
 80096d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80096dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80096e0:	d123      	bne.n	800972a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	681a      	ldr	r2, [r3, #0]
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80096f0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80096fa:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	2200      	movs	r2, #0
 8009700:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	2220      	movs	r2, #32
 8009706:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	2200      	movs	r2, #0
 800970e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009716:	f043 0204 	orr.w	r2, r3, #4
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	2200      	movs	r2, #0
 8009722:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009726:	2301      	movs	r3, #1
 8009728:	e046      	b.n	80097b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009730:	d021      	beq.n	8009776 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009732:	f7fe fbab 	bl	8007e8c <HAL_GetTick>
 8009736:	4602      	mov	r2, r0
 8009738:	683b      	ldr	r3, [r7, #0]
 800973a:	1ad3      	subs	r3, r2, r3
 800973c:	687a      	ldr	r2, [r7, #4]
 800973e:	429a      	cmp	r2, r3
 8009740:	d302      	bcc.n	8009748 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	2b00      	cmp	r3, #0
 8009746:	d116      	bne.n	8009776 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	2200      	movs	r2, #0
 800974c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	2220      	movs	r2, #32
 8009752:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	2200      	movs	r2, #0
 800975a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009762:	f043 0220 	orr.w	r2, r3, #32
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	2200      	movs	r2, #0
 800976e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009772:	2301      	movs	r3, #1
 8009774:	e020      	b.n	80097b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009776:	68bb      	ldr	r3, [r7, #8]
 8009778:	0c1b      	lsrs	r3, r3, #16
 800977a:	b2db      	uxtb	r3, r3
 800977c:	2b01      	cmp	r3, #1
 800977e:	d10c      	bne.n	800979a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	695b      	ldr	r3, [r3, #20]
 8009786:	43da      	mvns	r2, r3
 8009788:	68bb      	ldr	r3, [r7, #8]
 800978a:	4013      	ands	r3, r2
 800978c:	b29b      	uxth	r3, r3
 800978e:	2b00      	cmp	r3, #0
 8009790:	bf14      	ite	ne
 8009792:	2301      	movne	r3, #1
 8009794:	2300      	moveq	r3, #0
 8009796:	b2db      	uxtb	r3, r3
 8009798:	e00b      	b.n	80097b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	699b      	ldr	r3, [r3, #24]
 80097a0:	43da      	mvns	r2, r3
 80097a2:	68bb      	ldr	r3, [r7, #8]
 80097a4:	4013      	ands	r3, r2
 80097a6:	b29b      	uxth	r3, r3
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	bf14      	ite	ne
 80097ac:	2301      	movne	r3, #1
 80097ae:	2300      	moveq	r3, #0
 80097b0:	b2db      	uxtb	r3, r3
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d18d      	bne.n	80096d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80097b6:	2300      	movs	r3, #0
}
 80097b8:	4618      	mov	r0, r3
 80097ba:	3710      	adds	r7, #16
 80097bc:	46bd      	mov	sp, r7
 80097be:	bd80      	pop	{r7, pc}

080097c0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80097c0:	b580      	push	{r7, lr}
 80097c2:	b084      	sub	sp, #16
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	60f8      	str	r0, [r7, #12]
 80097c8:	60b9      	str	r1, [r7, #8]
 80097ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80097cc:	e02d      	b.n	800982a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80097ce:	68f8      	ldr	r0, [r7, #12]
 80097d0:	f000 f8ce 	bl	8009970 <I2C_IsAcknowledgeFailed>
 80097d4:	4603      	mov	r3, r0
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d001      	beq.n	80097de <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80097da:	2301      	movs	r3, #1
 80097dc:	e02d      	b.n	800983a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80097de:	68bb      	ldr	r3, [r7, #8]
 80097e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097e4:	d021      	beq.n	800982a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80097e6:	f7fe fb51 	bl	8007e8c <HAL_GetTick>
 80097ea:	4602      	mov	r2, r0
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	1ad3      	subs	r3, r2, r3
 80097f0:	68ba      	ldr	r2, [r7, #8]
 80097f2:	429a      	cmp	r2, r3
 80097f4:	d302      	bcc.n	80097fc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80097f6:	68bb      	ldr	r3, [r7, #8]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d116      	bne.n	800982a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	2200      	movs	r2, #0
 8009800:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	2220      	movs	r2, #32
 8009806:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	2200      	movs	r2, #0
 800980e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009816:	f043 0220 	orr.w	r2, r3, #32
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	2200      	movs	r2, #0
 8009822:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009826:	2301      	movs	r3, #1
 8009828:	e007      	b.n	800983a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	695b      	ldr	r3, [r3, #20]
 8009830:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009834:	2b80      	cmp	r3, #128	; 0x80
 8009836:	d1ca      	bne.n	80097ce <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009838:	2300      	movs	r3, #0
}
 800983a:	4618      	mov	r0, r3
 800983c:	3710      	adds	r7, #16
 800983e:	46bd      	mov	sp, r7
 8009840:	bd80      	pop	{r7, pc}

08009842 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009842:	b580      	push	{r7, lr}
 8009844:	b084      	sub	sp, #16
 8009846:	af00      	add	r7, sp, #0
 8009848:	60f8      	str	r0, [r7, #12]
 800984a:	60b9      	str	r1, [r7, #8]
 800984c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800984e:	e02d      	b.n	80098ac <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009850:	68f8      	ldr	r0, [r7, #12]
 8009852:	f000 f88d 	bl	8009970 <I2C_IsAcknowledgeFailed>
 8009856:	4603      	mov	r3, r0
 8009858:	2b00      	cmp	r3, #0
 800985a:	d001      	beq.n	8009860 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800985c:	2301      	movs	r3, #1
 800985e:	e02d      	b.n	80098bc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009860:	68bb      	ldr	r3, [r7, #8]
 8009862:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009866:	d021      	beq.n	80098ac <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009868:	f7fe fb10 	bl	8007e8c <HAL_GetTick>
 800986c:	4602      	mov	r2, r0
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	1ad3      	subs	r3, r2, r3
 8009872:	68ba      	ldr	r2, [r7, #8]
 8009874:	429a      	cmp	r2, r3
 8009876:	d302      	bcc.n	800987e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8009878:	68bb      	ldr	r3, [r7, #8]
 800987a:	2b00      	cmp	r3, #0
 800987c:	d116      	bne.n	80098ac <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	2200      	movs	r2, #0
 8009882:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	2220      	movs	r2, #32
 8009888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	2200      	movs	r2, #0
 8009890:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009898:	f043 0220 	orr.w	r2, r3, #32
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	2200      	movs	r2, #0
 80098a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80098a8:	2301      	movs	r3, #1
 80098aa:	e007      	b.n	80098bc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	695b      	ldr	r3, [r3, #20]
 80098b2:	f003 0304 	and.w	r3, r3, #4
 80098b6:	2b04      	cmp	r3, #4
 80098b8:	d1ca      	bne.n	8009850 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80098ba:	2300      	movs	r3, #0
}
 80098bc:	4618      	mov	r0, r3
 80098be:	3710      	adds	r7, #16
 80098c0:	46bd      	mov	sp, r7
 80098c2:	bd80      	pop	{r7, pc}

080098c4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80098c4:	b580      	push	{r7, lr}
 80098c6:	b084      	sub	sp, #16
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	60f8      	str	r0, [r7, #12]
 80098cc:	60b9      	str	r1, [r7, #8]
 80098ce:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80098d0:	e042      	b.n	8009958 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	695b      	ldr	r3, [r3, #20]
 80098d8:	f003 0310 	and.w	r3, r3, #16
 80098dc:	2b10      	cmp	r3, #16
 80098de:	d119      	bne.n	8009914 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	f06f 0210 	mvn.w	r2, #16
 80098e8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	2200      	movs	r2, #0
 80098ee:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	2220      	movs	r2, #32
 80098f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	2200      	movs	r2, #0
 80098fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	2200      	movs	r2, #0
 800990c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009910:	2301      	movs	r3, #1
 8009912:	e029      	b.n	8009968 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009914:	f7fe faba 	bl	8007e8c <HAL_GetTick>
 8009918:	4602      	mov	r2, r0
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	1ad3      	subs	r3, r2, r3
 800991e:	68ba      	ldr	r2, [r7, #8]
 8009920:	429a      	cmp	r2, r3
 8009922:	d302      	bcc.n	800992a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8009924:	68bb      	ldr	r3, [r7, #8]
 8009926:	2b00      	cmp	r3, #0
 8009928:	d116      	bne.n	8009958 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	2200      	movs	r2, #0
 800992e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	2220      	movs	r2, #32
 8009934:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	2200      	movs	r2, #0
 800993c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009944:	f043 0220 	orr.w	r2, r3, #32
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	2200      	movs	r2, #0
 8009950:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009954:	2301      	movs	r3, #1
 8009956:	e007      	b.n	8009968 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	695b      	ldr	r3, [r3, #20]
 800995e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009962:	2b40      	cmp	r3, #64	; 0x40
 8009964:	d1b5      	bne.n	80098d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8009966:	2300      	movs	r3, #0
}
 8009968:	4618      	mov	r0, r3
 800996a:	3710      	adds	r7, #16
 800996c:	46bd      	mov	sp, r7
 800996e:	bd80      	pop	{r7, pc}

08009970 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8009970:	b480      	push	{r7}
 8009972:	b083      	sub	sp, #12
 8009974:	af00      	add	r7, sp, #0
 8009976:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	695b      	ldr	r3, [r3, #20]
 800997e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009982:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009986:	d11b      	bne.n	80099c0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009990:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	2200      	movs	r2, #0
 8009996:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	2220      	movs	r2, #32
 800999c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	2200      	movs	r2, #0
 80099a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099ac:	f043 0204 	orr.w	r2, r3, #4
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	2200      	movs	r2, #0
 80099b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80099bc:	2301      	movs	r3, #1
 80099be:	e000      	b.n	80099c2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80099c0:	2300      	movs	r3, #0
}
 80099c2:	4618      	mov	r0, r3
 80099c4:	370c      	adds	r7, #12
 80099c6:	46bd      	mov	sp, r7
 80099c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099cc:	4770      	bx	lr

080099ce <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80099ce:	b480      	push	{r7}
 80099d0:	b083      	sub	sp, #12
 80099d2:	af00      	add	r7, sp, #0
 80099d4:	6078      	str	r0, [r7, #4]
 80099d6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80099de:	b2db      	uxtb	r3, r3
 80099e0:	2b20      	cmp	r3, #32
 80099e2:	d129      	bne.n	8009a38 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	2224      	movs	r2, #36	; 0x24
 80099e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	681a      	ldr	r2, [r3, #0]
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	f022 0201 	bic.w	r2, r2, #1
 80099fa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	f022 0210 	bic.w	r2, r2, #16
 8009a0a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	683a      	ldr	r2, [r7, #0]
 8009a18:	430a      	orrs	r2, r1
 8009a1a:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	681a      	ldr	r2, [r3, #0]
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	f042 0201 	orr.w	r2, r2, #1
 8009a2a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	2220      	movs	r2, #32
 8009a30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8009a34:	2300      	movs	r3, #0
 8009a36:	e000      	b.n	8009a3a <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8009a38:	2302      	movs	r3, #2
  }
}
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	370c      	adds	r7, #12
 8009a3e:	46bd      	mov	sp, r7
 8009a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a44:	4770      	bx	lr

08009a46 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009a46:	b480      	push	{r7}
 8009a48:	b085      	sub	sp, #20
 8009a4a:	af00      	add	r7, sp, #0
 8009a4c:	6078      	str	r0, [r7, #4]
 8009a4e:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8009a50:	2300      	movs	r3, #0
 8009a52:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009a5a:	b2db      	uxtb	r3, r3
 8009a5c:	2b20      	cmp	r3, #32
 8009a5e:	d12a      	bne.n	8009ab6 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	2224      	movs	r2, #36	; 0x24
 8009a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	681a      	ldr	r2, [r3, #0]
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	f022 0201 	bic.w	r2, r2, #1
 8009a76:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a7e:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8009a80:	89fb      	ldrh	r3, [r7, #14]
 8009a82:	f023 030f 	bic.w	r3, r3, #15
 8009a86:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8009a88:	683b      	ldr	r3, [r7, #0]
 8009a8a:	b29a      	uxth	r2, r3
 8009a8c:	89fb      	ldrh	r3, [r7, #14]
 8009a8e:	4313      	orrs	r3, r2
 8009a90:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	89fa      	ldrh	r2, [r7, #14]
 8009a98:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	681a      	ldr	r2, [r3, #0]
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	f042 0201 	orr.w	r2, r2, #1
 8009aa8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	2220      	movs	r2, #32
 8009aae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	e000      	b.n	8009ab8 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8009ab6:	2302      	movs	r3, #2
  }
}
 8009ab8:	4618      	mov	r0, r3
 8009aba:	3714      	adds	r7, #20
 8009abc:	46bd      	mov	sp, r7
 8009abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac2:	4770      	bx	lr

08009ac4 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8009ac4:	b580      	push	{r7, lr}
 8009ac6:	b084      	sub	sp, #16
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d101      	bne.n	8009ad6 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8009ad2:	2301      	movs	r3, #1
 8009ad4:	e034      	b.n	8009b40 <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8009ade:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	f245 5255 	movw	r2, #21845	; 0x5555
 8009ae8:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	687a      	ldr	r2, [r7, #4]
 8009af0:	6852      	ldr	r2, [r2, #4]
 8009af2:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	687a      	ldr	r2, [r7, #4]
 8009afa:	6892      	ldr	r2, [r2, #8]
 8009afc:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8009afe:	f7fe f9c5 	bl	8007e8c <HAL_GetTick>
 8009b02:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8009b04:	e00f      	b.n	8009b26 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8009b06:	f7fe f9c1 	bl	8007e8c <HAL_GetTick>
 8009b0a:	4602      	mov	r2, r0
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	1ad3      	subs	r3, r2, r3
 8009b10:	2b31      	cmp	r3, #49	; 0x31
 8009b12:	d908      	bls.n	8009b26 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	68db      	ldr	r3, [r3, #12]
 8009b1a:	f003 0303 	and.w	r3, r3, #3
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d001      	beq.n	8009b26 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8009b22:	2303      	movs	r3, #3
 8009b24:	e00c      	b.n	8009b40 <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	68db      	ldr	r3, [r3, #12]
 8009b2c:	f003 0303 	and.w	r3, r3, #3
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d1e8      	bne.n	8009b06 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8009b3c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009b3e:	2300      	movs	r3, #0
}
 8009b40:	4618      	mov	r0, r3
 8009b42:	3710      	adds	r7, #16
 8009b44:	46bd      	mov	sp, r7
 8009b46:	bd80      	pop	{r7, pc}

08009b48 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8009b48:	b480      	push	{r7}
 8009b4a:	b083      	sub	sp, #12
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8009b58:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009b5a:	2300      	movs	r3, #0
}
 8009b5c:	4618      	mov	r0, r3
 8009b5e:	370c      	adds	r7, #12
 8009b60:	46bd      	mov	sp, r7
 8009b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b66:	4770      	bx	lr

08009b68 <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 8009b68:	b480      	push	{r7}
 8009b6a:	b083      	sub	sp, #12
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  /* Enable the wake up pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 8009b70:	4b05      	ldr	r3, [pc, #20]	; (8009b88 <HAL_PWR_EnableWakeUpPin+0x20>)
 8009b72:	685a      	ldr	r2, [r3, #4]
 8009b74:	4904      	ldr	r1, [pc, #16]	; (8009b88 <HAL_PWR_EnableWakeUpPin+0x20>)
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	4313      	orrs	r3, r2
 8009b7a:	604b      	str	r3, [r1, #4]
}
 8009b7c:	bf00      	nop
 8009b7e:	370c      	adds	r7, #12
 8009b80:	46bd      	mov	sp, r7
 8009b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b86:	4770      	bx	lr
 8009b88:	40007000 	.word	0x40007000

08009b8c <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 8009b8c:	b480      	push	{r7}
 8009b8e:	b083      	sub	sp, #12
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  

  /* Disable the wake up pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 8009b94:	4b06      	ldr	r3, [pc, #24]	; (8009bb0 <HAL_PWR_DisableWakeUpPin+0x24>)
 8009b96:	685a      	ldr	r2, [r3, #4]
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	43db      	mvns	r3, r3
 8009b9c:	4904      	ldr	r1, [pc, #16]	; (8009bb0 <HAL_PWR_DisableWakeUpPin+0x24>)
 8009b9e:	4013      	ands	r3, r2
 8009ba0:	604b      	str	r3, [r1, #4]
}
 8009ba2:	bf00      	nop
 8009ba4:	370c      	adds	r7, #12
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bac:	4770      	bx	lr
 8009bae:	bf00      	nop
 8009bb0:	40007000 	.word	0x40007000

08009bb4 <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8009bb4:	b480      	push	{r7}
 8009bb6:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 8009bb8:	4b08      	ldr	r3, [pc, #32]	; (8009bdc <HAL_PWR_EnterSTANDBYMode+0x28>)
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	4a07      	ldr	r2, [pc, #28]	; (8009bdc <HAL_PWR_EnterSTANDBYMode+0x28>)
 8009bbe:	f043 0302 	orr.w	r3, r3, #2
 8009bc2:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8009bc4:	4b06      	ldr	r3, [pc, #24]	; (8009be0 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8009bc6:	691b      	ldr	r3, [r3, #16]
 8009bc8:	4a05      	ldr	r2, [pc, #20]	; (8009be0 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8009bca:	f043 0304 	orr.w	r3, r3, #4
 8009bce:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8009bd0:	bf30      	wfi
}
 8009bd2:	bf00      	nop
 8009bd4:	46bd      	mov	sp, r7
 8009bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bda:	4770      	bx	lr
 8009bdc:	40007000 	.word	0x40007000
 8009be0:	e000ed00 	.word	0xe000ed00

08009be4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009be4:	b580      	push	{r7, lr}
 8009be6:	b086      	sub	sp, #24
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d101      	bne.n	8009bf6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009bf2:	2301      	movs	r3, #1
 8009bf4:	e264      	b.n	800a0c0 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	f003 0301 	and.w	r3, r3, #1
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d075      	beq.n	8009cee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009c02:	4ba3      	ldr	r3, [pc, #652]	; (8009e90 <HAL_RCC_OscConfig+0x2ac>)
 8009c04:	689b      	ldr	r3, [r3, #8]
 8009c06:	f003 030c 	and.w	r3, r3, #12
 8009c0a:	2b04      	cmp	r3, #4
 8009c0c:	d00c      	beq.n	8009c28 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009c0e:	4ba0      	ldr	r3, [pc, #640]	; (8009e90 <HAL_RCC_OscConfig+0x2ac>)
 8009c10:	689b      	ldr	r3, [r3, #8]
 8009c12:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009c16:	2b08      	cmp	r3, #8
 8009c18:	d112      	bne.n	8009c40 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009c1a:	4b9d      	ldr	r3, [pc, #628]	; (8009e90 <HAL_RCC_OscConfig+0x2ac>)
 8009c1c:	685b      	ldr	r3, [r3, #4]
 8009c1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009c22:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009c26:	d10b      	bne.n	8009c40 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009c28:	4b99      	ldr	r3, [pc, #612]	; (8009e90 <HAL_RCC_OscConfig+0x2ac>)
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d05b      	beq.n	8009cec <HAL_RCC_OscConfig+0x108>
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	685b      	ldr	r3, [r3, #4]
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d157      	bne.n	8009cec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009c3c:	2301      	movs	r3, #1
 8009c3e:	e23f      	b.n	800a0c0 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	685b      	ldr	r3, [r3, #4]
 8009c44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009c48:	d106      	bne.n	8009c58 <HAL_RCC_OscConfig+0x74>
 8009c4a:	4b91      	ldr	r3, [pc, #580]	; (8009e90 <HAL_RCC_OscConfig+0x2ac>)
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	4a90      	ldr	r2, [pc, #576]	; (8009e90 <HAL_RCC_OscConfig+0x2ac>)
 8009c50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009c54:	6013      	str	r3, [r2, #0]
 8009c56:	e01d      	b.n	8009c94 <HAL_RCC_OscConfig+0xb0>
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	685b      	ldr	r3, [r3, #4]
 8009c5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009c60:	d10c      	bne.n	8009c7c <HAL_RCC_OscConfig+0x98>
 8009c62:	4b8b      	ldr	r3, [pc, #556]	; (8009e90 <HAL_RCC_OscConfig+0x2ac>)
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	4a8a      	ldr	r2, [pc, #552]	; (8009e90 <HAL_RCC_OscConfig+0x2ac>)
 8009c68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009c6c:	6013      	str	r3, [r2, #0]
 8009c6e:	4b88      	ldr	r3, [pc, #544]	; (8009e90 <HAL_RCC_OscConfig+0x2ac>)
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	4a87      	ldr	r2, [pc, #540]	; (8009e90 <HAL_RCC_OscConfig+0x2ac>)
 8009c74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009c78:	6013      	str	r3, [r2, #0]
 8009c7a:	e00b      	b.n	8009c94 <HAL_RCC_OscConfig+0xb0>
 8009c7c:	4b84      	ldr	r3, [pc, #528]	; (8009e90 <HAL_RCC_OscConfig+0x2ac>)
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	4a83      	ldr	r2, [pc, #524]	; (8009e90 <HAL_RCC_OscConfig+0x2ac>)
 8009c82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009c86:	6013      	str	r3, [r2, #0]
 8009c88:	4b81      	ldr	r3, [pc, #516]	; (8009e90 <HAL_RCC_OscConfig+0x2ac>)
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	4a80      	ldr	r2, [pc, #512]	; (8009e90 <HAL_RCC_OscConfig+0x2ac>)
 8009c8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009c92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	685b      	ldr	r3, [r3, #4]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d013      	beq.n	8009cc4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009c9c:	f7fe f8f6 	bl	8007e8c <HAL_GetTick>
 8009ca0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009ca2:	e008      	b.n	8009cb6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009ca4:	f7fe f8f2 	bl	8007e8c <HAL_GetTick>
 8009ca8:	4602      	mov	r2, r0
 8009caa:	693b      	ldr	r3, [r7, #16]
 8009cac:	1ad3      	subs	r3, r2, r3
 8009cae:	2b64      	cmp	r3, #100	; 0x64
 8009cb0:	d901      	bls.n	8009cb6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009cb2:	2303      	movs	r3, #3
 8009cb4:	e204      	b.n	800a0c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009cb6:	4b76      	ldr	r3, [pc, #472]	; (8009e90 <HAL_RCC_OscConfig+0x2ac>)
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d0f0      	beq.n	8009ca4 <HAL_RCC_OscConfig+0xc0>
 8009cc2:	e014      	b.n	8009cee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009cc4:	f7fe f8e2 	bl	8007e8c <HAL_GetTick>
 8009cc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009cca:	e008      	b.n	8009cde <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009ccc:	f7fe f8de 	bl	8007e8c <HAL_GetTick>
 8009cd0:	4602      	mov	r2, r0
 8009cd2:	693b      	ldr	r3, [r7, #16]
 8009cd4:	1ad3      	subs	r3, r2, r3
 8009cd6:	2b64      	cmp	r3, #100	; 0x64
 8009cd8:	d901      	bls.n	8009cde <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009cda:	2303      	movs	r3, #3
 8009cdc:	e1f0      	b.n	800a0c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009cde:	4b6c      	ldr	r3, [pc, #432]	; (8009e90 <HAL_RCC_OscConfig+0x2ac>)
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d1f0      	bne.n	8009ccc <HAL_RCC_OscConfig+0xe8>
 8009cea:	e000      	b.n	8009cee <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009cec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	f003 0302 	and.w	r3, r3, #2
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d063      	beq.n	8009dc2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009cfa:	4b65      	ldr	r3, [pc, #404]	; (8009e90 <HAL_RCC_OscConfig+0x2ac>)
 8009cfc:	689b      	ldr	r3, [r3, #8]
 8009cfe:	f003 030c 	and.w	r3, r3, #12
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d00b      	beq.n	8009d1e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009d06:	4b62      	ldr	r3, [pc, #392]	; (8009e90 <HAL_RCC_OscConfig+0x2ac>)
 8009d08:	689b      	ldr	r3, [r3, #8]
 8009d0a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009d0e:	2b08      	cmp	r3, #8
 8009d10:	d11c      	bne.n	8009d4c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009d12:	4b5f      	ldr	r3, [pc, #380]	; (8009e90 <HAL_RCC_OscConfig+0x2ac>)
 8009d14:	685b      	ldr	r3, [r3, #4]
 8009d16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d116      	bne.n	8009d4c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009d1e:	4b5c      	ldr	r3, [pc, #368]	; (8009e90 <HAL_RCC_OscConfig+0x2ac>)
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	f003 0302 	and.w	r3, r3, #2
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d005      	beq.n	8009d36 <HAL_RCC_OscConfig+0x152>
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	68db      	ldr	r3, [r3, #12]
 8009d2e:	2b01      	cmp	r3, #1
 8009d30:	d001      	beq.n	8009d36 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8009d32:	2301      	movs	r3, #1
 8009d34:	e1c4      	b.n	800a0c0 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009d36:	4b56      	ldr	r3, [pc, #344]	; (8009e90 <HAL_RCC_OscConfig+0x2ac>)
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	691b      	ldr	r3, [r3, #16]
 8009d42:	00db      	lsls	r3, r3, #3
 8009d44:	4952      	ldr	r1, [pc, #328]	; (8009e90 <HAL_RCC_OscConfig+0x2ac>)
 8009d46:	4313      	orrs	r3, r2
 8009d48:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009d4a:	e03a      	b.n	8009dc2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	68db      	ldr	r3, [r3, #12]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d020      	beq.n	8009d96 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009d54:	4b4f      	ldr	r3, [pc, #316]	; (8009e94 <HAL_RCC_OscConfig+0x2b0>)
 8009d56:	2201      	movs	r2, #1
 8009d58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d5a:	f7fe f897 	bl	8007e8c <HAL_GetTick>
 8009d5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009d60:	e008      	b.n	8009d74 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009d62:	f7fe f893 	bl	8007e8c <HAL_GetTick>
 8009d66:	4602      	mov	r2, r0
 8009d68:	693b      	ldr	r3, [r7, #16]
 8009d6a:	1ad3      	subs	r3, r2, r3
 8009d6c:	2b02      	cmp	r3, #2
 8009d6e:	d901      	bls.n	8009d74 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009d70:	2303      	movs	r3, #3
 8009d72:	e1a5      	b.n	800a0c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009d74:	4b46      	ldr	r3, [pc, #280]	; (8009e90 <HAL_RCC_OscConfig+0x2ac>)
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	f003 0302 	and.w	r3, r3, #2
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d0f0      	beq.n	8009d62 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009d80:	4b43      	ldr	r3, [pc, #268]	; (8009e90 <HAL_RCC_OscConfig+0x2ac>)
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	691b      	ldr	r3, [r3, #16]
 8009d8c:	00db      	lsls	r3, r3, #3
 8009d8e:	4940      	ldr	r1, [pc, #256]	; (8009e90 <HAL_RCC_OscConfig+0x2ac>)
 8009d90:	4313      	orrs	r3, r2
 8009d92:	600b      	str	r3, [r1, #0]
 8009d94:	e015      	b.n	8009dc2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009d96:	4b3f      	ldr	r3, [pc, #252]	; (8009e94 <HAL_RCC_OscConfig+0x2b0>)
 8009d98:	2200      	movs	r2, #0
 8009d9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d9c:	f7fe f876 	bl	8007e8c <HAL_GetTick>
 8009da0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009da2:	e008      	b.n	8009db6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009da4:	f7fe f872 	bl	8007e8c <HAL_GetTick>
 8009da8:	4602      	mov	r2, r0
 8009daa:	693b      	ldr	r3, [r7, #16]
 8009dac:	1ad3      	subs	r3, r2, r3
 8009dae:	2b02      	cmp	r3, #2
 8009db0:	d901      	bls.n	8009db6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009db2:	2303      	movs	r3, #3
 8009db4:	e184      	b.n	800a0c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009db6:	4b36      	ldr	r3, [pc, #216]	; (8009e90 <HAL_RCC_OscConfig+0x2ac>)
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	f003 0302 	and.w	r3, r3, #2
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d1f0      	bne.n	8009da4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	f003 0308 	and.w	r3, r3, #8
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d030      	beq.n	8009e30 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	695b      	ldr	r3, [r3, #20]
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d016      	beq.n	8009e04 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009dd6:	4b30      	ldr	r3, [pc, #192]	; (8009e98 <HAL_RCC_OscConfig+0x2b4>)
 8009dd8:	2201      	movs	r2, #1
 8009dda:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009ddc:	f7fe f856 	bl	8007e8c <HAL_GetTick>
 8009de0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009de2:	e008      	b.n	8009df6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009de4:	f7fe f852 	bl	8007e8c <HAL_GetTick>
 8009de8:	4602      	mov	r2, r0
 8009dea:	693b      	ldr	r3, [r7, #16]
 8009dec:	1ad3      	subs	r3, r2, r3
 8009dee:	2b02      	cmp	r3, #2
 8009df0:	d901      	bls.n	8009df6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009df2:	2303      	movs	r3, #3
 8009df4:	e164      	b.n	800a0c0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009df6:	4b26      	ldr	r3, [pc, #152]	; (8009e90 <HAL_RCC_OscConfig+0x2ac>)
 8009df8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009dfa:	f003 0302 	and.w	r3, r3, #2
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d0f0      	beq.n	8009de4 <HAL_RCC_OscConfig+0x200>
 8009e02:	e015      	b.n	8009e30 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009e04:	4b24      	ldr	r3, [pc, #144]	; (8009e98 <HAL_RCC_OscConfig+0x2b4>)
 8009e06:	2200      	movs	r2, #0
 8009e08:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009e0a:	f7fe f83f 	bl	8007e8c <HAL_GetTick>
 8009e0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009e10:	e008      	b.n	8009e24 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009e12:	f7fe f83b 	bl	8007e8c <HAL_GetTick>
 8009e16:	4602      	mov	r2, r0
 8009e18:	693b      	ldr	r3, [r7, #16]
 8009e1a:	1ad3      	subs	r3, r2, r3
 8009e1c:	2b02      	cmp	r3, #2
 8009e1e:	d901      	bls.n	8009e24 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009e20:	2303      	movs	r3, #3
 8009e22:	e14d      	b.n	800a0c0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009e24:	4b1a      	ldr	r3, [pc, #104]	; (8009e90 <HAL_RCC_OscConfig+0x2ac>)
 8009e26:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009e28:	f003 0302 	and.w	r3, r3, #2
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d1f0      	bne.n	8009e12 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	f003 0304 	and.w	r3, r3, #4
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	f000 80a0 	beq.w	8009f7e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009e3e:	2300      	movs	r3, #0
 8009e40:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009e42:	4b13      	ldr	r3, [pc, #76]	; (8009e90 <HAL_RCC_OscConfig+0x2ac>)
 8009e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d10f      	bne.n	8009e6e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009e4e:	2300      	movs	r3, #0
 8009e50:	60bb      	str	r3, [r7, #8]
 8009e52:	4b0f      	ldr	r3, [pc, #60]	; (8009e90 <HAL_RCC_OscConfig+0x2ac>)
 8009e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e56:	4a0e      	ldr	r2, [pc, #56]	; (8009e90 <HAL_RCC_OscConfig+0x2ac>)
 8009e58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009e5c:	6413      	str	r3, [r2, #64]	; 0x40
 8009e5e:	4b0c      	ldr	r3, [pc, #48]	; (8009e90 <HAL_RCC_OscConfig+0x2ac>)
 8009e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009e66:	60bb      	str	r3, [r7, #8]
 8009e68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009e6a:	2301      	movs	r3, #1
 8009e6c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009e6e:	4b0b      	ldr	r3, [pc, #44]	; (8009e9c <HAL_RCC_OscConfig+0x2b8>)
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d121      	bne.n	8009ebe <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009e7a:	4b08      	ldr	r3, [pc, #32]	; (8009e9c <HAL_RCC_OscConfig+0x2b8>)
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	4a07      	ldr	r2, [pc, #28]	; (8009e9c <HAL_RCC_OscConfig+0x2b8>)
 8009e80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009e84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009e86:	f7fe f801 	bl	8007e8c <HAL_GetTick>
 8009e8a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009e8c:	e011      	b.n	8009eb2 <HAL_RCC_OscConfig+0x2ce>
 8009e8e:	bf00      	nop
 8009e90:	40023800 	.word	0x40023800
 8009e94:	42470000 	.word	0x42470000
 8009e98:	42470e80 	.word	0x42470e80
 8009e9c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009ea0:	f7fd fff4 	bl	8007e8c <HAL_GetTick>
 8009ea4:	4602      	mov	r2, r0
 8009ea6:	693b      	ldr	r3, [r7, #16]
 8009ea8:	1ad3      	subs	r3, r2, r3
 8009eaa:	2b02      	cmp	r3, #2
 8009eac:	d901      	bls.n	8009eb2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8009eae:	2303      	movs	r3, #3
 8009eb0:	e106      	b.n	800a0c0 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009eb2:	4b85      	ldr	r3, [pc, #532]	; (800a0c8 <HAL_RCC_OscConfig+0x4e4>)
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d0f0      	beq.n	8009ea0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	689b      	ldr	r3, [r3, #8]
 8009ec2:	2b01      	cmp	r3, #1
 8009ec4:	d106      	bne.n	8009ed4 <HAL_RCC_OscConfig+0x2f0>
 8009ec6:	4b81      	ldr	r3, [pc, #516]	; (800a0cc <HAL_RCC_OscConfig+0x4e8>)
 8009ec8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009eca:	4a80      	ldr	r2, [pc, #512]	; (800a0cc <HAL_RCC_OscConfig+0x4e8>)
 8009ecc:	f043 0301 	orr.w	r3, r3, #1
 8009ed0:	6713      	str	r3, [r2, #112]	; 0x70
 8009ed2:	e01c      	b.n	8009f0e <HAL_RCC_OscConfig+0x32a>
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	689b      	ldr	r3, [r3, #8]
 8009ed8:	2b05      	cmp	r3, #5
 8009eda:	d10c      	bne.n	8009ef6 <HAL_RCC_OscConfig+0x312>
 8009edc:	4b7b      	ldr	r3, [pc, #492]	; (800a0cc <HAL_RCC_OscConfig+0x4e8>)
 8009ede:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ee0:	4a7a      	ldr	r2, [pc, #488]	; (800a0cc <HAL_RCC_OscConfig+0x4e8>)
 8009ee2:	f043 0304 	orr.w	r3, r3, #4
 8009ee6:	6713      	str	r3, [r2, #112]	; 0x70
 8009ee8:	4b78      	ldr	r3, [pc, #480]	; (800a0cc <HAL_RCC_OscConfig+0x4e8>)
 8009eea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009eec:	4a77      	ldr	r2, [pc, #476]	; (800a0cc <HAL_RCC_OscConfig+0x4e8>)
 8009eee:	f043 0301 	orr.w	r3, r3, #1
 8009ef2:	6713      	str	r3, [r2, #112]	; 0x70
 8009ef4:	e00b      	b.n	8009f0e <HAL_RCC_OscConfig+0x32a>
 8009ef6:	4b75      	ldr	r3, [pc, #468]	; (800a0cc <HAL_RCC_OscConfig+0x4e8>)
 8009ef8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009efa:	4a74      	ldr	r2, [pc, #464]	; (800a0cc <HAL_RCC_OscConfig+0x4e8>)
 8009efc:	f023 0301 	bic.w	r3, r3, #1
 8009f00:	6713      	str	r3, [r2, #112]	; 0x70
 8009f02:	4b72      	ldr	r3, [pc, #456]	; (800a0cc <HAL_RCC_OscConfig+0x4e8>)
 8009f04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f06:	4a71      	ldr	r2, [pc, #452]	; (800a0cc <HAL_RCC_OscConfig+0x4e8>)
 8009f08:	f023 0304 	bic.w	r3, r3, #4
 8009f0c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	689b      	ldr	r3, [r3, #8]
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d015      	beq.n	8009f42 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009f16:	f7fd ffb9 	bl	8007e8c <HAL_GetTick>
 8009f1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009f1c:	e00a      	b.n	8009f34 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009f1e:	f7fd ffb5 	bl	8007e8c <HAL_GetTick>
 8009f22:	4602      	mov	r2, r0
 8009f24:	693b      	ldr	r3, [r7, #16]
 8009f26:	1ad3      	subs	r3, r2, r3
 8009f28:	f241 3288 	movw	r2, #5000	; 0x1388
 8009f2c:	4293      	cmp	r3, r2
 8009f2e:	d901      	bls.n	8009f34 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8009f30:	2303      	movs	r3, #3
 8009f32:	e0c5      	b.n	800a0c0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009f34:	4b65      	ldr	r3, [pc, #404]	; (800a0cc <HAL_RCC_OscConfig+0x4e8>)
 8009f36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f38:	f003 0302 	and.w	r3, r3, #2
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d0ee      	beq.n	8009f1e <HAL_RCC_OscConfig+0x33a>
 8009f40:	e014      	b.n	8009f6c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009f42:	f7fd ffa3 	bl	8007e8c <HAL_GetTick>
 8009f46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009f48:	e00a      	b.n	8009f60 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009f4a:	f7fd ff9f 	bl	8007e8c <HAL_GetTick>
 8009f4e:	4602      	mov	r2, r0
 8009f50:	693b      	ldr	r3, [r7, #16]
 8009f52:	1ad3      	subs	r3, r2, r3
 8009f54:	f241 3288 	movw	r2, #5000	; 0x1388
 8009f58:	4293      	cmp	r3, r2
 8009f5a:	d901      	bls.n	8009f60 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8009f5c:	2303      	movs	r3, #3
 8009f5e:	e0af      	b.n	800a0c0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009f60:	4b5a      	ldr	r3, [pc, #360]	; (800a0cc <HAL_RCC_OscConfig+0x4e8>)
 8009f62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f64:	f003 0302 	and.w	r3, r3, #2
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d1ee      	bne.n	8009f4a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009f6c:	7dfb      	ldrb	r3, [r7, #23]
 8009f6e:	2b01      	cmp	r3, #1
 8009f70:	d105      	bne.n	8009f7e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009f72:	4b56      	ldr	r3, [pc, #344]	; (800a0cc <HAL_RCC_OscConfig+0x4e8>)
 8009f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f76:	4a55      	ldr	r2, [pc, #340]	; (800a0cc <HAL_RCC_OscConfig+0x4e8>)
 8009f78:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009f7c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	699b      	ldr	r3, [r3, #24]
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	f000 809b 	beq.w	800a0be <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009f88:	4b50      	ldr	r3, [pc, #320]	; (800a0cc <HAL_RCC_OscConfig+0x4e8>)
 8009f8a:	689b      	ldr	r3, [r3, #8]
 8009f8c:	f003 030c 	and.w	r3, r3, #12
 8009f90:	2b08      	cmp	r3, #8
 8009f92:	d05c      	beq.n	800a04e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	699b      	ldr	r3, [r3, #24]
 8009f98:	2b02      	cmp	r3, #2
 8009f9a:	d141      	bne.n	800a020 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009f9c:	4b4c      	ldr	r3, [pc, #304]	; (800a0d0 <HAL_RCC_OscConfig+0x4ec>)
 8009f9e:	2200      	movs	r2, #0
 8009fa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009fa2:	f7fd ff73 	bl	8007e8c <HAL_GetTick>
 8009fa6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009fa8:	e008      	b.n	8009fbc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009faa:	f7fd ff6f 	bl	8007e8c <HAL_GetTick>
 8009fae:	4602      	mov	r2, r0
 8009fb0:	693b      	ldr	r3, [r7, #16]
 8009fb2:	1ad3      	subs	r3, r2, r3
 8009fb4:	2b02      	cmp	r3, #2
 8009fb6:	d901      	bls.n	8009fbc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8009fb8:	2303      	movs	r3, #3
 8009fba:	e081      	b.n	800a0c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009fbc:	4b43      	ldr	r3, [pc, #268]	; (800a0cc <HAL_RCC_OscConfig+0x4e8>)
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d1f0      	bne.n	8009faa <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	69da      	ldr	r2, [r3, #28]
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	6a1b      	ldr	r3, [r3, #32]
 8009fd0:	431a      	orrs	r2, r3
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fd6:	019b      	lsls	r3, r3, #6
 8009fd8:	431a      	orrs	r2, r3
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009fde:	085b      	lsrs	r3, r3, #1
 8009fe0:	3b01      	subs	r3, #1
 8009fe2:	041b      	lsls	r3, r3, #16
 8009fe4:	431a      	orrs	r2, r3
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fea:	061b      	lsls	r3, r3, #24
 8009fec:	4937      	ldr	r1, [pc, #220]	; (800a0cc <HAL_RCC_OscConfig+0x4e8>)
 8009fee:	4313      	orrs	r3, r2
 8009ff0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009ff2:	4b37      	ldr	r3, [pc, #220]	; (800a0d0 <HAL_RCC_OscConfig+0x4ec>)
 8009ff4:	2201      	movs	r2, #1
 8009ff6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009ff8:	f7fd ff48 	bl	8007e8c <HAL_GetTick>
 8009ffc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009ffe:	e008      	b.n	800a012 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a000:	f7fd ff44 	bl	8007e8c <HAL_GetTick>
 800a004:	4602      	mov	r2, r0
 800a006:	693b      	ldr	r3, [r7, #16]
 800a008:	1ad3      	subs	r3, r2, r3
 800a00a:	2b02      	cmp	r3, #2
 800a00c:	d901      	bls.n	800a012 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800a00e:	2303      	movs	r3, #3
 800a010:	e056      	b.n	800a0c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a012:	4b2e      	ldr	r3, [pc, #184]	; (800a0cc <HAL_RCC_OscConfig+0x4e8>)
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d0f0      	beq.n	800a000 <HAL_RCC_OscConfig+0x41c>
 800a01e:	e04e      	b.n	800a0be <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a020:	4b2b      	ldr	r3, [pc, #172]	; (800a0d0 <HAL_RCC_OscConfig+0x4ec>)
 800a022:	2200      	movs	r2, #0
 800a024:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a026:	f7fd ff31 	bl	8007e8c <HAL_GetTick>
 800a02a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a02c:	e008      	b.n	800a040 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a02e:	f7fd ff2d 	bl	8007e8c <HAL_GetTick>
 800a032:	4602      	mov	r2, r0
 800a034:	693b      	ldr	r3, [r7, #16]
 800a036:	1ad3      	subs	r3, r2, r3
 800a038:	2b02      	cmp	r3, #2
 800a03a:	d901      	bls.n	800a040 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800a03c:	2303      	movs	r3, #3
 800a03e:	e03f      	b.n	800a0c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a040:	4b22      	ldr	r3, [pc, #136]	; (800a0cc <HAL_RCC_OscConfig+0x4e8>)
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d1f0      	bne.n	800a02e <HAL_RCC_OscConfig+0x44a>
 800a04c:	e037      	b.n	800a0be <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	699b      	ldr	r3, [r3, #24]
 800a052:	2b01      	cmp	r3, #1
 800a054:	d101      	bne.n	800a05a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800a056:	2301      	movs	r3, #1
 800a058:	e032      	b.n	800a0c0 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800a05a:	4b1c      	ldr	r3, [pc, #112]	; (800a0cc <HAL_RCC_OscConfig+0x4e8>)
 800a05c:	685b      	ldr	r3, [r3, #4]
 800a05e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	699b      	ldr	r3, [r3, #24]
 800a064:	2b01      	cmp	r3, #1
 800a066:	d028      	beq.n	800a0ba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a072:	429a      	cmp	r2, r3
 800a074:	d121      	bne.n	800a0ba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a080:	429a      	cmp	r2, r3
 800a082:	d11a      	bne.n	800a0ba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a084:	68fa      	ldr	r2, [r7, #12]
 800a086:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800a08a:	4013      	ands	r3, r2
 800a08c:	687a      	ldr	r2, [r7, #4]
 800a08e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800a090:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a092:	4293      	cmp	r3, r2
 800a094:	d111      	bne.n	800a0ba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0a0:	085b      	lsrs	r3, r3, #1
 800a0a2:	3b01      	subs	r3, #1
 800a0a4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a0a6:	429a      	cmp	r2, r3
 800a0a8:	d107      	bne.n	800a0ba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0b4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a0b6:	429a      	cmp	r2, r3
 800a0b8:	d001      	beq.n	800a0be <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800a0ba:	2301      	movs	r3, #1
 800a0bc:	e000      	b.n	800a0c0 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800a0be:	2300      	movs	r3, #0
}
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	3718      	adds	r7, #24
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	bd80      	pop	{r7, pc}
 800a0c8:	40007000 	.word	0x40007000
 800a0cc:	40023800 	.word	0x40023800
 800a0d0:	42470060 	.word	0x42470060

0800a0d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a0d4:	b580      	push	{r7, lr}
 800a0d6:	b084      	sub	sp, #16
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	6078      	str	r0, [r7, #4]
 800a0dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d101      	bne.n	800a0e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a0e4:	2301      	movs	r3, #1
 800a0e6:	e0cc      	b.n	800a282 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a0e8:	4b68      	ldr	r3, [pc, #416]	; (800a28c <HAL_RCC_ClockConfig+0x1b8>)
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	f003 030f 	and.w	r3, r3, #15
 800a0f0:	683a      	ldr	r2, [r7, #0]
 800a0f2:	429a      	cmp	r2, r3
 800a0f4:	d90c      	bls.n	800a110 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a0f6:	4b65      	ldr	r3, [pc, #404]	; (800a28c <HAL_RCC_ClockConfig+0x1b8>)
 800a0f8:	683a      	ldr	r2, [r7, #0]
 800a0fa:	b2d2      	uxtb	r2, r2
 800a0fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a0fe:	4b63      	ldr	r3, [pc, #396]	; (800a28c <HAL_RCC_ClockConfig+0x1b8>)
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	f003 030f 	and.w	r3, r3, #15
 800a106:	683a      	ldr	r2, [r7, #0]
 800a108:	429a      	cmp	r2, r3
 800a10a:	d001      	beq.n	800a110 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800a10c:	2301      	movs	r3, #1
 800a10e:	e0b8      	b.n	800a282 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	f003 0302 	and.w	r3, r3, #2
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d020      	beq.n	800a15e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	f003 0304 	and.w	r3, r3, #4
 800a124:	2b00      	cmp	r3, #0
 800a126:	d005      	beq.n	800a134 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a128:	4b59      	ldr	r3, [pc, #356]	; (800a290 <HAL_RCC_ClockConfig+0x1bc>)
 800a12a:	689b      	ldr	r3, [r3, #8]
 800a12c:	4a58      	ldr	r2, [pc, #352]	; (800a290 <HAL_RCC_ClockConfig+0x1bc>)
 800a12e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800a132:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	f003 0308 	and.w	r3, r3, #8
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d005      	beq.n	800a14c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a140:	4b53      	ldr	r3, [pc, #332]	; (800a290 <HAL_RCC_ClockConfig+0x1bc>)
 800a142:	689b      	ldr	r3, [r3, #8]
 800a144:	4a52      	ldr	r2, [pc, #328]	; (800a290 <HAL_RCC_ClockConfig+0x1bc>)
 800a146:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800a14a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a14c:	4b50      	ldr	r3, [pc, #320]	; (800a290 <HAL_RCC_ClockConfig+0x1bc>)
 800a14e:	689b      	ldr	r3, [r3, #8]
 800a150:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	689b      	ldr	r3, [r3, #8]
 800a158:	494d      	ldr	r1, [pc, #308]	; (800a290 <HAL_RCC_ClockConfig+0x1bc>)
 800a15a:	4313      	orrs	r3, r2
 800a15c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	f003 0301 	and.w	r3, r3, #1
 800a166:	2b00      	cmp	r3, #0
 800a168:	d044      	beq.n	800a1f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	685b      	ldr	r3, [r3, #4]
 800a16e:	2b01      	cmp	r3, #1
 800a170:	d107      	bne.n	800a182 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a172:	4b47      	ldr	r3, [pc, #284]	; (800a290 <HAL_RCC_ClockConfig+0x1bc>)
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d119      	bne.n	800a1b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a17e:	2301      	movs	r3, #1
 800a180:	e07f      	b.n	800a282 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	685b      	ldr	r3, [r3, #4]
 800a186:	2b02      	cmp	r3, #2
 800a188:	d003      	beq.n	800a192 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a18e:	2b03      	cmp	r3, #3
 800a190:	d107      	bne.n	800a1a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a192:	4b3f      	ldr	r3, [pc, #252]	; (800a290 <HAL_RCC_ClockConfig+0x1bc>)
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d109      	bne.n	800a1b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a19e:	2301      	movs	r3, #1
 800a1a0:	e06f      	b.n	800a282 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a1a2:	4b3b      	ldr	r3, [pc, #236]	; (800a290 <HAL_RCC_ClockConfig+0x1bc>)
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	f003 0302 	and.w	r3, r3, #2
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d101      	bne.n	800a1b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a1ae:	2301      	movs	r3, #1
 800a1b0:	e067      	b.n	800a282 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a1b2:	4b37      	ldr	r3, [pc, #220]	; (800a290 <HAL_RCC_ClockConfig+0x1bc>)
 800a1b4:	689b      	ldr	r3, [r3, #8]
 800a1b6:	f023 0203 	bic.w	r2, r3, #3
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	685b      	ldr	r3, [r3, #4]
 800a1be:	4934      	ldr	r1, [pc, #208]	; (800a290 <HAL_RCC_ClockConfig+0x1bc>)
 800a1c0:	4313      	orrs	r3, r2
 800a1c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a1c4:	f7fd fe62 	bl	8007e8c <HAL_GetTick>
 800a1c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a1ca:	e00a      	b.n	800a1e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a1cc:	f7fd fe5e 	bl	8007e8c <HAL_GetTick>
 800a1d0:	4602      	mov	r2, r0
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	1ad3      	subs	r3, r2, r3
 800a1d6:	f241 3288 	movw	r2, #5000	; 0x1388
 800a1da:	4293      	cmp	r3, r2
 800a1dc:	d901      	bls.n	800a1e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800a1de:	2303      	movs	r3, #3
 800a1e0:	e04f      	b.n	800a282 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a1e2:	4b2b      	ldr	r3, [pc, #172]	; (800a290 <HAL_RCC_ClockConfig+0x1bc>)
 800a1e4:	689b      	ldr	r3, [r3, #8]
 800a1e6:	f003 020c 	and.w	r2, r3, #12
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	685b      	ldr	r3, [r3, #4]
 800a1ee:	009b      	lsls	r3, r3, #2
 800a1f0:	429a      	cmp	r2, r3
 800a1f2:	d1eb      	bne.n	800a1cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a1f4:	4b25      	ldr	r3, [pc, #148]	; (800a28c <HAL_RCC_ClockConfig+0x1b8>)
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	f003 030f 	and.w	r3, r3, #15
 800a1fc:	683a      	ldr	r2, [r7, #0]
 800a1fe:	429a      	cmp	r2, r3
 800a200:	d20c      	bcs.n	800a21c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a202:	4b22      	ldr	r3, [pc, #136]	; (800a28c <HAL_RCC_ClockConfig+0x1b8>)
 800a204:	683a      	ldr	r2, [r7, #0]
 800a206:	b2d2      	uxtb	r2, r2
 800a208:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a20a:	4b20      	ldr	r3, [pc, #128]	; (800a28c <HAL_RCC_ClockConfig+0x1b8>)
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	f003 030f 	and.w	r3, r3, #15
 800a212:	683a      	ldr	r2, [r7, #0]
 800a214:	429a      	cmp	r2, r3
 800a216:	d001      	beq.n	800a21c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800a218:	2301      	movs	r3, #1
 800a21a:	e032      	b.n	800a282 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	f003 0304 	and.w	r3, r3, #4
 800a224:	2b00      	cmp	r3, #0
 800a226:	d008      	beq.n	800a23a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a228:	4b19      	ldr	r3, [pc, #100]	; (800a290 <HAL_RCC_ClockConfig+0x1bc>)
 800a22a:	689b      	ldr	r3, [r3, #8]
 800a22c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	68db      	ldr	r3, [r3, #12]
 800a234:	4916      	ldr	r1, [pc, #88]	; (800a290 <HAL_RCC_ClockConfig+0x1bc>)
 800a236:	4313      	orrs	r3, r2
 800a238:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	f003 0308 	and.w	r3, r3, #8
 800a242:	2b00      	cmp	r3, #0
 800a244:	d009      	beq.n	800a25a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a246:	4b12      	ldr	r3, [pc, #72]	; (800a290 <HAL_RCC_ClockConfig+0x1bc>)
 800a248:	689b      	ldr	r3, [r3, #8]
 800a24a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	691b      	ldr	r3, [r3, #16]
 800a252:	00db      	lsls	r3, r3, #3
 800a254:	490e      	ldr	r1, [pc, #56]	; (800a290 <HAL_RCC_ClockConfig+0x1bc>)
 800a256:	4313      	orrs	r3, r2
 800a258:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800a25a:	f000 f821 	bl	800a2a0 <HAL_RCC_GetSysClockFreq>
 800a25e:	4602      	mov	r2, r0
 800a260:	4b0b      	ldr	r3, [pc, #44]	; (800a290 <HAL_RCC_ClockConfig+0x1bc>)
 800a262:	689b      	ldr	r3, [r3, #8]
 800a264:	091b      	lsrs	r3, r3, #4
 800a266:	f003 030f 	and.w	r3, r3, #15
 800a26a:	490a      	ldr	r1, [pc, #40]	; (800a294 <HAL_RCC_ClockConfig+0x1c0>)
 800a26c:	5ccb      	ldrb	r3, [r1, r3]
 800a26e:	fa22 f303 	lsr.w	r3, r2, r3
 800a272:	4a09      	ldr	r2, [pc, #36]	; (800a298 <HAL_RCC_ClockConfig+0x1c4>)
 800a274:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800a276:	4b09      	ldr	r3, [pc, #36]	; (800a29c <HAL_RCC_ClockConfig+0x1c8>)
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	4618      	mov	r0, r3
 800a27c:	f7f8 fe6a 	bl	8002f54 <HAL_InitTick>

  return HAL_OK;
 800a280:	2300      	movs	r3, #0
}
 800a282:	4618      	mov	r0, r3
 800a284:	3710      	adds	r7, #16
 800a286:	46bd      	mov	sp, r7
 800a288:	bd80      	pop	{r7, pc}
 800a28a:	bf00      	nop
 800a28c:	40023c00 	.word	0x40023c00
 800a290:	40023800 	.word	0x40023800
 800a294:	08018780 	.word	0x08018780
 800a298:	20000004 	.word	0x20000004
 800a29c:	20000020 	.word	0x20000020

0800a2a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a2a0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800a2a4:	b084      	sub	sp, #16
 800a2a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800a2a8:	2300      	movs	r3, #0
 800a2aa:	607b      	str	r3, [r7, #4]
 800a2ac:	2300      	movs	r3, #0
 800a2ae:	60fb      	str	r3, [r7, #12]
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800a2b4:	2300      	movs	r3, #0
 800a2b6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a2b8:	4b67      	ldr	r3, [pc, #412]	; (800a458 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800a2ba:	689b      	ldr	r3, [r3, #8]
 800a2bc:	f003 030c 	and.w	r3, r3, #12
 800a2c0:	2b08      	cmp	r3, #8
 800a2c2:	d00d      	beq.n	800a2e0 <HAL_RCC_GetSysClockFreq+0x40>
 800a2c4:	2b08      	cmp	r3, #8
 800a2c6:	f200 80bd 	bhi.w	800a444 <HAL_RCC_GetSysClockFreq+0x1a4>
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d002      	beq.n	800a2d4 <HAL_RCC_GetSysClockFreq+0x34>
 800a2ce:	2b04      	cmp	r3, #4
 800a2d0:	d003      	beq.n	800a2da <HAL_RCC_GetSysClockFreq+0x3a>
 800a2d2:	e0b7      	b.n	800a444 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a2d4:	4b61      	ldr	r3, [pc, #388]	; (800a45c <HAL_RCC_GetSysClockFreq+0x1bc>)
 800a2d6:	60bb      	str	r3, [r7, #8]
       break;
 800a2d8:	e0b7      	b.n	800a44a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a2da:	4b60      	ldr	r3, [pc, #384]	; (800a45c <HAL_RCC_GetSysClockFreq+0x1bc>)
 800a2dc:	60bb      	str	r3, [r7, #8]
      break;
 800a2de:	e0b4      	b.n	800a44a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a2e0:	4b5d      	ldr	r3, [pc, #372]	; (800a458 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800a2e2:	685b      	ldr	r3, [r3, #4]
 800a2e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a2e8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800a2ea:	4b5b      	ldr	r3, [pc, #364]	; (800a458 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800a2ec:	685b      	ldr	r3, [r3, #4]
 800a2ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d04d      	beq.n	800a392 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a2f6:	4b58      	ldr	r3, [pc, #352]	; (800a458 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800a2f8:	685b      	ldr	r3, [r3, #4]
 800a2fa:	099b      	lsrs	r3, r3, #6
 800a2fc:	461a      	mov	r2, r3
 800a2fe:	f04f 0300 	mov.w	r3, #0
 800a302:	f240 10ff 	movw	r0, #511	; 0x1ff
 800a306:	f04f 0100 	mov.w	r1, #0
 800a30a:	ea02 0800 	and.w	r8, r2, r0
 800a30e:	ea03 0901 	and.w	r9, r3, r1
 800a312:	4640      	mov	r0, r8
 800a314:	4649      	mov	r1, r9
 800a316:	f04f 0200 	mov.w	r2, #0
 800a31a:	f04f 0300 	mov.w	r3, #0
 800a31e:	014b      	lsls	r3, r1, #5
 800a320:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800a324:	0142      	lsls	r2, r0, #5
 800a326:	4610      	mov	r0, r2
 800a328:	4619      	mov	r1, r3
 800a32a:	ebb0 0008 	subs.w	r0, r0, r8
 800a32e:	eb61 0109 	sbc.w	r1, r1, r9
 800a332:	f04f 0200 	mov.w	r2, #0
 800a336:	f04f 0300 	mov.w	r3, #0
 800a33a:	018b      	lsls	r3, r1, #6
 800a33c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800a340:	0182      	lsls	r2, r0, #6
 800a342:	1a12      	subs	r2, r2, r0
 800a344:	eb63 0301 	sbc.w	r3, r3, r1
 800a348:	f04f 0000 	mov.w	r0, #0
 800a34c:	f04f 0100 	mov.w	r1, #0
 800a350:	00d9      	lsls	r1, r3, #3
 800a352:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a356:	00d0      	lsls	r0, r2, #3
 800a358:	4602      	mov	r2, r0
 800a35a:	460b      	mov	r3, r1
 800a35c:	eb12 0208 	adds.w	r2, r2, r8
 800a360:	eb43 0309 	adc.w	r3, r3, r9
 800a364:	f04f 0000 	mov.w	r0, #0
 800a368:	f04f 0100 	mov.w	r1, #0
 800a36c:	0299      	lsls	r1, r3, #10
 800a36e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800a372:	0290      	lsls	r0, r2, #10
 800a374:	4602      	mov	r2, r0
 800a376:	460b      	mov	r3, r1
 800a378:	4610      	mov	r0, r2
 800a37a:	4619      	mov	r1, r3
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	461a      	mov	r2, r3
 800a380:	f04f 0300 	mov.w	r3, #0
 800a384:	f7f6 fcf0 	bl	8000d68 <__aeabi_uldivmod>
 800a388:	4602      	mov	r2, r0
 800a38a:	460b      	mov	r3, r1
 800a38c:	4613      	mov	r3, r2
 800a38e:	60fb      	str	r3, [r7, #12]
 800a390:	e04a      	b.n	800a428 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a392:	4b31      	ldr	r3, [pc, #196]	; (800a458 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800a394:	685b      	ldr	r3, [r3, #4]
 800a396:	099b      	lsrs	r3, r3, #6
 800a398:	461a      	mov	r2, r3
 800a39a:	f04f 0300 	mov.w	r3, #0
 800a39e:	f240 10ff 	movw	r0, #511	; 0x1ff
 800a3a2:	f04f 0100 	mov.w	r1, #0
 800a3a6:	ea02 0400 	and.w	r4, r2, r0
 800a3aa:	ea03 0501 	and.w	r5, r3, r1
 800a3ae:	4620      	mov	r0, r4
 800a3b0:	4629      	mov	r1, r5
 800a3b2:	f04f 0200 	mov.w	r2, #0
 800a3b6:	f04f 0300 	mov.w	r3, #0
 800a3ba:	014b      	lsls	r3, r1, #5
 800a3bc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800a3c0:	0142      	lsls	r2, r0, #5
 800a3c2:	4610      	mov	r0, r2
 800a3c4:	4619      	mov	r1, r3
 800a3c6:	1b00      	subs	r0, r0, r4
 800a3c8:	eb61 0105 	sbc.w	r1, r1, r5
 800a3cc:	f04f 0200 	mov.w	r2, #0
 800a3d0:	f04f 0300 	mov.w	r3, #0
 800a3d4:	018b      	lsls	r3, r1, #6
 800a3d6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800a3da:	0182      	lsls	r2, r0, #6
 800a3dc:	1a12      	subs	r2, r2, r0
 800a3de:	eb63 0301 	sbc.w	r3, r3, r1
 800a3e2:	f04f 0000 	mov.w	r0, #0
 800a3e6:	f04f 0100 	mov.w	r1, #0
 800a3ea:	00d9      	lsls	r1, r3, #3
 800a3ec:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a3f0:	00d0      	lsls	r0, r2, #3
 800a3f2:	4602      	mov	r2, r0
 800a3f4:	460b      	mov	r3, r1
 800a3f6:	1912      	adds	r2, r2, r4
 800a3f8:	eb45 0303 	adc.w	r3, r5, r3
 800a3fc:	f04f 0000 	mov.w	r0, #0
 800a400:	f04f 0100 	mov.w	r1, #0
 800a404:	0299      	lsls	r1, r3, #10
 800a406:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800a40a:	0290      	lsls	r0, r2, #10
 800a40c:	4602      	mov	r2, r0
 800a40e:	460b      	mov	r3, r1
 800a410:	4610      	mov	r0, r2
 800a412:	4619      	mov	r1, r3
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	461a      	mov	r2, r3
 800a418:	f04f 0300 	mov.w	r3, #0
 800a41c:	f7f6 fca4 	bl	8000d68 <__aeabi_uldivmod>
 800a420:	4602      	mov	r2, r0
 800a422:	460b      	mov	r3, r1
 800a424:	4613      	mov	r3, r2
 800a426:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800a428:	4b0b      	ldr	r3, [pc, #44]	; (800a458 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800a42a:	685b      	ldr	r3, [r3, #4]
 800a42c:	0c1b      	lsrs	r3, r3, #16
 800a42e:	f003 0303 	and.w	r3, r3, #3
 800a432:	3301      	adds	r3, #1
 800a434:	005b      	lsls	r3, r3, #1
 800a436:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800a438:	68fa      	ldr	r2, [r7, #12]
 800a43a:	683b      	ldr	r3, [r7, #0]
 800a43c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a440:	60bb      	str	r3, [r7, #8]
      break;
 800a442:	e002      	b.n	800a44a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a444:	4b05      	ldr	r3, [pc, #20]	; (800a45c <HAL_RCC_GetSysClockFreq+0x1bc>)
 800a446:	60bb      	str	r3, [r7, #8]
      break;
 800a448:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a44a:	68bb      	ldr	r3, [r7, #8]
}
 800a44c:	4618      	mov	r0, r3
 800a44e:	3710      	adds	r7, #16
 800a450:	46bd      	mov	sp, r7
 800a452:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800a456:	bf00      	nop
 800a458:	40023800 	.word	0x40023800
 800a45c:	00f42400 	.word	0x00f42400

0800a460 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a460:	b480      	push	{r7}
 800a462:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a464:	4b03      	ldr	r3, [pc, #12]	; (800a474 <HAL_RCC_GetHCLKFreq+0x14>)
 800a466:	681b      	ldr	r3, [r3, #0]
}
 800a468:	4618      	mov	r0, r3
 800a46a:	46bd      	mov	sp, r7
 800a46c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a470:	4770      	bx	lr
 800a472:	bf00      	nop
 800a474:	20000004 	.word	0x20000004

0800a478 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a478:	b580      	push	{r7, lr}
 800a47a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800a47c:	f7ff fff0 	bl	800a460 <HAL_RCC_GetHCLKFreq>
 800a480:	4602      	mov	r2, r0
 800a482:	4b05      	ldr	r3, [pc, #20]	; (800a498 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a484:	689b      	ldr	r3, [r3, #8]
 800a486:	0a9b      	lsrs	r3, r3, #10
 800a488:	f003 0307 	and.w	r3, r3, #7
 800a48c:	4903      	ldr	r1, [pc, #12]	; (800a49c <HAL_RCC_GetPCLK1Freq+0x24>)
 800a48e:	5ccb      	ldrb	r3, [r1, r3]
 800a490:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a494:	4618      	mov	r0, r3
 800a496:	bd80      	pop	{r7, pc}
 800a498:	40023800 	.word	0x40023800
 800a49c:	08018790 	.word	0x08018790

0800a4a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a4a0:	b580      	push	{r7, lr}
 800a4a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800a4a4:	f7ff ffdc 	bl	800a460 <HAL_RCC_GetHCLKFreq>
 800a4a8:	4602      	mov	r2, r0
 800a4aa:	4b05      	ldr	r3, [pc, #20]	; (800a4c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a4ac:	689b      	ldr	r3, [r3, #8]
 800a4ae:	0b5b      	lsrs	r3, r3, #13
 800a4b0:	f003 0307 	and.w	r3, r3, #7
 800a4b4:	4903      	ldr	r1, [pc, #12]	; (800a4c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a4b6:	5ccb      	ldrb	r3, [r1, r3]
 800a4b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a4bc:	4618      	mov	r0, r3
 800a4be:	bd80      	pop	{r7, pc}
 800a4c0:	40023800 	.word	0x40023800
 800a4c4:	08018790 	.word	0x08018790

0800a4c8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a4c8:	b480      	push	{r7}
 800a4ca:	b083      	sub	sp, #12
 800a4cc:	af00      	add	r7, sp, #0
 800a4ce:	6078      	str	r0, [r7, #4]
 800a4d0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	220f      	movs	r2, #15
 800a4d6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800a4d8:	4b12      	ldr	r3, [pc, #72]	; (800a524 <HAL_RCC_GetClockConfig+0x5c>)
 800a4da:	689b      	ldr	r3, [r3, #8]
 800a4dc:	f003 0203 	and.w	r2, r3, #3
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800a4e4:	4b0f      	ldr	r3, [pc, #60]	; (800a524 <HAL_RCC_GetClockConfig+0x5c>)
 800a4e6:	689b      	ldr	r3, [r3, #8]
 800a4e8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800a4f0:	4b0c      	ldr	r3, [pc, #48]	; (800a524 <HAL_RCC_GetClockConfig+0x5c>)
 800a4f2:	689b      	ldr	r3, [r3, #8]
 800a4f4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800a4fc:	4b09      	ldr	r3, [pc, #36]	; (800a524 <HAL_RCC_GetClockConfig+0x5c>)
 800a4fe:	689b      	ldr	r3, [r3, #8]
 800a500:	08db      	lsrs	r3, r3, #3
 800a502:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800a50a:	4b07      	ldr	r3, [pc, #28]	; (800a528 <HAL_RCC_GetClockConfig+0x60>)
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	f003 020f 	and.w	r2, r3, #15
 800a512:	683b      	ldr	r3, [r7, #0]
 800a514:	601a      	str	r2, [r3, #0]
}
 800a516:	bf00      	nop
 800a518:	370c      	adds	r7, #12
 800a51a:	46bd      	mov	sp, r7
 800a51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a520:	4770      	bx	lr
 800a522:	bf00      	nop
 800a524:	40023800 	.word	0x40023800
 800a528:	40023c00 	.word	0x40023c00

0800a52c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a52c:	b580      	push	{r7, lr}
 800a52e:	b086      	sub	sp, #24
 800a530:	af00      	add	r7, sp, #0
 800a532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a534:	2300      	movs	r3, #0
 800a536:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800a538:	2300      	movs	r3, #0
 800a53a:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	f003 0301 	and.w	r3, r3, #1
 800a544:	2b00      	cmp	r3, #0
 800a546:	d10b      	bne.n	800a560 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a550:	2b00      	cmp	r3, #0
 800a552:	d105      	bne.n	800a560 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d075      	beq.n	800a64c <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800a560:	4bad      	ldr	r3, [pc, #692]	; (800a818 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800a562:	2200      	movs	r2, #0
 800a564:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a566:	f7fd fc91 	bl	8007e8c <HAL_GetTick>
 800a56a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a56c:	e008      	b.n	800a580 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a56e:	f7fd fc8d 	bl	8007e8c <HAL_GetTick>
 800a572:	4602      	mov	r2, r0
 800a574:	697b      	ldr	r3, [r7, #20]
 800a576:	1ad3      	subs	r3, r2, r3
 800a578:	2b02      	cmp	r3, #2
 800a57a:	d901      	bls.n	800a580 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a57c:	2303      	movs	r3, #3
 800a57e:	e18b      	b.n	800a898 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a580:	4ba6      	ldr	r3, [pc, #664]	; (800a81c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d1f0      	bne.n	800a56e <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	f003 0301 	and.w	r3, r3, #1
 800a594:	2b00      	cmp	r3, #0
 800a596:	d009      	beq.n	800a5ac <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	685b      	ldr	r3, [r3, #4]
 800a59c:	019a      	lsls	r2, r3, #6
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	689b      	ldr	r3, [r3, #8]
 800a5a2:	071b      	lsls	r3, r3, #28
 800a5a4:	499d      	ldr	r1, [pc, #628]	; (800a81c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a5a6:	4313      	orrs	r3, r2
 800a5a8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	f003 0302 	and.w	r3, r3, #2
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d01f      	beq.n	800a5f8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800a5b8:	4b98      	ldr	r3, [pc, #608]	; (800a81c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a5ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a5be:	0f1b      	lsrs	r3, r3, #28
 800a5c0:	f003 0307 	and.w	r3, r3, #7
 800a5c4:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	685b      	ldr	r3, [r3, #4]
 800a5ca:	019a      	lsls	r2, r3, #6
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	68db      	ldr	r3, [r3, #12]
 800a5d0:	061b      	lsls	r3, r3, #24
 800a5d2:	431a      	orrs	r2, r3
 800a5d4:	693b      	ldr	r3, [r7, #16]
 800a5d6:	071b      	lsls	r3, r3, #28
 800a5d8:	4990      	ldr	r1, [pc, #576]	; (800a81c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a5da:	4313      	orrs	r3, r2
 800a5dc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800a5e0:	4b8e      	ldr	r3, [pc, #568]	; (800a81c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a5e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a5e6:	f023 021f 	bic.w	r2, r3, #31
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	69db      	ldr	r3, [r3, #28]
 800a5ee:	3b01      	subs	r3, #1
 800a5f0:	498a      	ldr	r1, [pc, #552]	; (800a81c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a5f2:	4313      	orrs	r3, r2
 800a5f4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a600:	2b00      	cmp	r3, #0
 800a602:	d00d      	beq.n	800a620 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	685b      	ldr	r3, [r3, #4]
 800a608:	019a      	lsls	r2, r3, #6
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	68db      	ldr	r3, [r3, #12]
 800a60e:	061b      	lsls	r3, r3, #24
 800a610:	431a      	orrs	r2, r3
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	689b      	ldr	r3, [r3, #8]
 800a616:	071b      	lsls	r3, r3, #28
 800a618:	4980      	ldr	r1, [pc, #512]	; (800a81c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a61a:	4313      	orrs	r3, r2
 800a61c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800a620:	4b7d      	ldr	r3, [pc, #500]	; (800a818 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800a622:	2201      	movs	r2, #1
 800a624:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a626:	f7fd fc31 	bl	8007e8c <HAL_GetTick>
 800a62a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a62c:	e008      	b.n	800a640 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a62e:	f7fd fc2d 	bl	8007e8c <HAL_GetTick>
 800a632:	4602      	mov	r2, r0
 800a634:	697b      	ldr	r3, [r7, #20]
 800a636:	1ad3      	subs	r3, r2, r3
 800a638:	2b02      	cmp	r3, #2
 800a63a:	d901      	bls.n	800a640 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a63c:	2303      	movs	r3, #3
 800a63e:	e12b      	b.n	800a898 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a640:	4b76      	ldr	r3, [pc, #472]	; (800a81c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d0f0      	beq.n	800a62e <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	f003 0304 	and.w	r3, r3, #4
 800a654:	2b00      	cmp	r3, #0
 800a656:	d105      	bne.n	800a664 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800a660:	2b00      	cmp	r3, #0
 800a662:	d079      	beq.n	800a758 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800a664:	4b6e      	ldr	r3, [pc, #440]	; (800a820 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a666:	2200      	movs	r2, #0
 800a668:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a66a:	f7fd fc0f 	bl	8007e8c <HAL_GetTick>
 800a66e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800a670:	e008      	b.n	800a684 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800a672:	f7fd fc0b 	bl	8007e8c <HAL_GetTick>
 800a676:	4602      	mov	r2, r0
 800a678:	697b      	ldr	r3, [r7, #20]
 800a67a:	1ad3      	subs	r3, r2, r3
 800a67c:	2b02      	cmp	r3, #2
 800a67e:	d901      	bls.n	800a684 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a680:	2303      	movs	r3, #3
 800a682:	e109      	b.n	800a898 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800a684:	4b65      	ldr	r3, [pc, #404]	; (800a81c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a68c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a690:	d0ef      	beq.n	800a672 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	f003 0304 	and.w	r3, r3, #4
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d020      	beq.n	800a6e0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800a69e:	4b5f      	ldr	r3, [pc, #380]	; (800a81c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a6a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a6a4:	0f1b      	lsrs	r3, r3, #28
 800a6a6:	f003 0307 	and.w	r3, r3, #7
 800a6aa:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	691b      	ldr	r3, [r3, #16]
 800a6b0:	019a      	lsls	r2, r3, #6
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	695b      	ldr	r3, [r3, #20]
 800a6b6:	061b      	lsls	r3, r3, #24
 800a6b8:	431a      	orrs	r2, r3
 800a6ba:	693b      	ldr	r3, [r7, #16]
 800a6bc:	071b      	lsls	r3, r3, #28
 800a6be:	4957      	ldr	r1, [pc, #348]	; (800a81c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a6c0:	4313      	orrs	r3, r2
 800a6c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800a6c6:	4b55      	ldr	r3, [pc, #340]	; (800a81c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a6c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a6cc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	6a1b      	ldr	r3, [r3, #32]
 800a6d4:	3b01      	subs	r3, #1
 800a6d6:	021b      	lsls	r3, r3, #8
 800a6d8:	4950      	ldr	r1, [pc, #320]	; (800a81c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a6da:	4313      	orrs	r3, r2
 800a6dc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	f003 0308 	and.w	r3, r3, #8
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d01e      	beq.n	800a72a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800a6ec:	4b4b      	ldr	r3, [pc, #300]	; (800a81c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a6ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a6f2:	0e1b      	lsrs	r3, r3, #24
 800a6f4:	f003 030f 	and.w	r3, r3, #15
 800a6f8:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	691b      	ldr	r3, [r3, #16]
 800a6fe:	019a      	lsls	r2, r3, #6
 800a700:	693b      	ldr	r3, [r7, #16]
 800a702:	061b      	lsls	r3, r3, #24
 800a704:	431a      	orrs	r2, r3
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	699b      	ldr	r3, [r3, #24]
 800a70a:	071b      	lsls	r3, r3, #28
 800a70c:	4943      	ldr	r1, [pc, #268]	; (800a81c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a70e:	4313      	orrs	r3, r2
 800a710:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800a714:	4b41      	ldr	r3, [pc, #260]	; (800a81c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a716:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a71a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a722:	493e      	ldr	r1, [pc, #248]	; (800a81c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a724:	4313      	orrs	r3, r2
 800a726:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800a72a:	4b3d      	ldr	r3, [pc, #244]	; (800a820 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a72c:	2201      	movs	r2, #1
 800a72e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a730:	f7fd fbac 	bl	8007e8c <HAL_GetTick>
 800a734:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800a736:	e008      	b.n	800a74a <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800a738:	f7fd fba8 	bl	8007e8c <HAL_GetTick>
 800a73c:	4602      	mov	r2, r0
 800a73e:	697b      	ldr	r3, [r7, #20]
 800a740:	1ad3      	subs	r3, r2, r3
 800a742:	2b02      	cmp	r3, #2
 800a744:	d901      	bls.n	800a74a <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a746:	2303      	movs	r3, #3
 800a748:	e0a6      	b.n	800a898 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800a74a:	4b34      	ldr	r3, [pc, #208]	; (800a81c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a752:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a756:	d1ef      	bne.n	800a738 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	f003 0320 	and.w	r3, r3, #32
 800a760:	2b00      	cmp	r3, #0
 800a762:	f000 808d 	beq.w	800a880 <HAL_RCCEx_PeriphCLKConfig+0x354>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800a766:	2300      	movs	r3, #0
 800a768:	60fb      	str	r3, [r7, #12]
 800a76a:	4b2c      	ldr	r3, [pc, #176]	; (800a81c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a76c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a76e:	4a2b      	ldr	r2, [pc, #172]	; (800a81c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a770:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a774:	6413      	str	r3, [r2, #64]	; 0x40
 800a776:	4b29      	ldr	r3, [pc, #164]	; (800a81c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a77a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a77e:	60fb      	str	r3, [r7, #12]
 800a780:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800a782:	4b28      	ldr	r3, [pc, #160]	; (800a824 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	4a27      	ldr	r2, [pc, #156]	; (800a824 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800a788:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a78c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a78e:	f7fd fb7d 	bl	8007e8c <HAL_GetTick>
 800a792:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a794:	e008      	b.n	800a7a8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800a796:	f7fd fb79 	bl	8007e8c <HAL_GetTick>
 800a79a:	4602      	mov	r2, r0
 800a79c:	697b      	ldr	r3, [r7, #20]
 800a79e:	1ad3      	subs	r3, r2, r3
 800a7a0:	2b02      	cmp	r3, #2
 800a7a2:	d901      	bls.n	800a7a8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      {
        return HAL_TIMEOUT;
 800a7a4:	2303      	movs	r3, #3
 800a7a6:	e077      	b.n	800a898 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a7a8:	4b1e      	ldr	r3, [pc, #120]	; (800a824 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d0f0      	beq.n	800a796 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a7b4:	4b19      	ldr	r3, [pc, #100]	; (800a81c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a7b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a7b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a7bc:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a7be:	693b      	ldr	r3, [r7, #16]
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d039      	beq.n	800a838 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a7c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a7cc:	693a      	ldr	r2, [r7, #16]
 800a7ce:	429a      	cmp	r2, r3
 800a7d0:	d032      	beq.n	800a838 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a7d2:	4b12      	ldr	r3, [pc, #72]	; (800a81c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a7d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a7d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a7da:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800a7dc:	4b12      	ldr	r3, [pc, #72]	; (800a828 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800a7de:	2201      	movs	r2, #1
 800a7e0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a7e2:	4b11      	ldr	r3, [pc, #68]	; (800a828 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800a7e4:	2200      	movs	r2, #0
 800a7e6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800a7e8:	4a0c      	ldr	r2, [pc, #48]	; (800a81c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a7ea:	693b      	ldr	r3, [r7, #16]
 800a7ec:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800a7ee:	4b0b      	ldr	r3, [pc, #44]	; (800a81c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a7f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a7f2:	f003 0301 	and.w	r3, r3, #1
 800a7f6:	2b01      	cmp	r3, #1
 800a7f8:	d11e      	bne.n	800a838 <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800a7fa:	f7fd fb47 	bl	8007e8c <HAL_GetTick>
 800a7fe:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a800:	e014      	b.n	800a82c <HAL_RCCEx_PeriphCLKConfig+0x300>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a802:	f7fd fb43 	bl	8007e8c <HAL_GetTick>
 800a806:	4602      	mov	r2, r0
 800a808:	697b      	ldr	r3, [r7, #20]
 800a80a:	1ad3      	subs	r3, r2, r3
 800a80c:	f241 3288 	movw	r2, #5000	; 0x1388
 800a810:	4293      	cmp	r3, r2
 800a812:	d90b      	bls.n	800a82c <HAL_RCCEx_PeriphCLKConfig+0x300>
          {
            return HAL_TIMEOUT;
 800a814:	2303      	movs	r3, #3
 800a816:	e03f      	b.n	800a898 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 800a818:	42470068 	.word	0x42470068
 800a81c:	40023800 	.word	0x40023800
 800a820:	42470070 	.word	0x42470070
 800a824:	40007000 	.word	0x40007000
 800a828:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a82c:	4b1c      	ldr	r3, [pc, #112]	; (800a8a0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800a82e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a830:	f003 0302 	and.w	r3, r3, #2
 800a834:	2b00      	cmp	r3, #0
 800a836:	d0e4      	beq.n	800a802 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a83c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a840:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a844:	d10d      	bne.n	800a862 <HAL_RCCEx_PeriphCLKConfig+0x336>
 800a846:	4b16      	ldr	r3, [pc, #88]	; (800a8a0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800a848:	689b      	ldr	r3, [r3, #8]
 800a84a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a852:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800a856:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a85a:	4911      	ldr	r1, [pc, #68]	; (800a8a0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800a85c:	4313      	orrs	r3, r2
 800a85e:	608b      	str	r3, [r1, #8]
 800a860:	e005      	b.n	800a86e <HAL_RCCEx_PeriphCLKConfig+0x342>
 800a862:	4b0f      	ldr	r3, [pc, #60]	; (800a8a0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800a864:	689b      	ldr	r3, [r3, #8]
 800a866:	4a0e      	ldr	r2, [pc, #56]	; (800a8a0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800a868:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800a86c:	6093      	str	r3, [r2, #8]
 800a86e:	4b0c      	ldr	r3, [pc, #48]	; (800a8a0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800a870:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a876:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a87a:	4909      	ldr	r1, [pc, #36]	; (800a8a0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800a87c:	4313      	orrs	r3, r2
 800a87e:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	f003 0310 	and.w	r3, r3, #16
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d004      	beq.n	800a896 <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800a892:	4b04      	ldr	r3, [pc, #16]	; (800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800a894:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800a896:	2300      	movs	r3, #0
}
 800a898:	4618      	mov	r0, r3
 800a89a:	3718      	adds	r7, #24
 800a89c:	46bd      	mov	sp, r7
 800a89e:	bd80      	pop	{r7, pc}
 800a8a0:	40023800 	.word	0x40023800
 800a8a4:	424711e0 	.word	0x424711e0

0800a8a8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800a8a8:	b580      	push	{r7, lr}
 800a8aa:	b082      	sub	sp, #8
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d101      	bne.n	800a8ba <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800a8b6:	2301      	movs	r3, #1
 800a8b8:	e083      	b.n	800a9c2 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	7f5b      	ldrb	r3, [r3, #29]
 800a8be:	b2db      	uxtb	r3, r3
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d105      	bne.n	800a8d0 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	2200      	movs	r2, #0
 800a8c8:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800a8ca:	6878      	ldr	r0, [r7, #4]
 800a8cc:	f7f8 f94e 	bl	8002b6c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	2202      	movs	r2, #2
 800a8d4:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	22ca      	movs	r2, #202	; 0xca
 800a8dc:	625a      	str	r2, [r3, #36]	; 0x24
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	2253      	movs	r2, #83	; 0x53
 800a8e4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800a8e6:	6878      	ldr	r0, [r7, #4]
 800a8e8:	f000 fc26 	bl	800b138 <RTC_EnterInitMode>
 800a8ec:	4603      	mov	r3, r0
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d008      	beq.n	800a904 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	22ff      	movs	r2, #255	; 0xff
 800a8f8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	2204      	movs	r2, #4
 800a8fe:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800a900:	2301      	movs	r3, #1
 800a902:	e05e      	b.n	800a9c2 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	689b      	ldr	r3, [r3, #8]
 800a90a:	687a      	ldr	r2, [r7, #4]
 800a90c:	6812      	ldr	r2, [r2, #0]
 800a90e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a912:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a916:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	6899      	ldr	r1, [r3, #8]
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	685a      	ldr	r2, [r3, #4]
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	691b      	ldr	r3, [r3, #16]
 800a926:	431a      	orrs	r2, r3
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	695b      	ldr	r3, [r3, #20]
 800a92c:	431a      	orrs	r2, r3
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	430a      	orrs	r2, r1
 800a934:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	687a      	ldr	r2, [r7, #4]
 800a93c:	68d2      	ldr	r2, [r2, #12]
 800a93e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	6919      	ldr	r1, [r3, #16]
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	689b      	ldr	r3, [r3, #8]
 800a94a:	041a      	lsls	r2, r3, #16
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	430a      	orrs	r2, r1
 800a952:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	68da      	ldr	r2, [r3, #12]
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a962:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	689b      	ldr	r3, [r3, #8]
 800a96a:	f003 0320 	and.w	r3, r3, #32
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d10e      	bne.n	800a990 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a972:	6878      	ldr	r0, [r7, #4]
 800a974:	f000 fbb8 	bl	800b0e8 <HAL_RTC_WaitForSynchro>
 800a978:	4603      	mov	r3, r0
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d008      	beq.n	800a990 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	22ff      	movs	r2, #255	; 0xff
 800a984:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	2204      	movs	r2, #4
 800a98a:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800a98c:	2301      	movs	r3, #1
 800a98e:	e018      	b.n	800a9c2 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a99e:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	699a      	ldr	r2, [r3, #24]
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	430a      	orrs	r2, r1
 800a9b0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	22ff      	movs	r2, #255	; 0xff
 800a9b8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	2201      	movs	r2, #1
 800a9be:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800a9c0:	2300      	movs	r3, #0
  }
}
 800a9c2:	4618      	mov	r0, r3
 800a9c4:	3708      	adds	r7, #8
 800a9c6:	46bd      	mov	sp, r7
 800a9c8:	bd80      	pop	{r7, pc}

0800a9ca <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800a9ca:	b590      	push	{r4, r7, lr}
 800a9cc:	b087      	sub	sp, #28
 800a9ce:	af00      	add	r7, sp, #0
 800a9d0:	60f8      	str	r0, [r7, #12]
 800a9d2:	60b9      	str	r1, [r7, #8]
 800a9d4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800a9d6:	2300      	movs	r3, #0
 800a9d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	7f1b      	ldrb	r3, [r3, #28]
 800a9de:	2b01      	cmp	r3, #1
 800a9e0:	d101      	bne.n	800a9e6 <HAL_RTC_SetTime+0x1c>
 800a9e2:	2302      	movs	r3, #2
 800a9e4:	e0aa      	b.n	800ab3c <HAL_RTC_SetTime+0x172>
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	2201      	movs	r2, #1
 800a9ea:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	2202      	movs	r2, #2
 800a9f0:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d126      	bne.n	800aa46 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	689b      	ldr	r3, [r3, #8]
 800a9fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d102      	bne.n	800aa0c <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800aa06:	68bb      	ldr	r3, [r7, #8]
 800aa08:	2200      	movs	r2, #0
 800aa0a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800aa0c:	68bb      	ldr	r3, [r7, #8]
 800aa0e:	781b      	ldrb	r3, [r3, #0]
 800aa10:	4618      	mov	r0, r3
 800aa12:	f000 fbbd 	bl	800b190 <RTC_ByteToBcd2>
 800aa16:	4603      	mov	r3, r0
 800aa18:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800aa1a:	68bb      	ldr	r3, [r7, #8]
 800aa1c:	785b      	ldrb	r3, [r3, #1]
 800aa1e:	4618      	mov	r0, r3
 800aa20:	f000 fbb6 	bl	800b190 <RTC_ByteToBcd2>
 800aa24:	4603      	mov	r3, r0
 800aa26:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800aa28:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800aa2a:	68bb      	ldr	r3, [r7, #8]
 800aa2c:	789b      	ldrb	r3, [r3, #2]
 800aa2e:	4618      	mov	r0, r3
 800aa30:	f000 fbae 	bl	800b190 <RTC_ByteToBcd2>
 800aa34:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800aa36:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800aa3a:	68bb      	ldr	r3, [r7, #8]
 800aa3c:	78db      	ldrb	r3, [r3, #3]
 800aa3e:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800aa40:	4313      	orrs	r3, r2
 800aa42:	617b      	str	r3, [r7, #20]
 800aa44:	e018      	b.n	800aa78 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	689b      	ldr	r3, [r3, #8]
 800aa4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d102      	bne.n	800aa5a <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800aa54:	68bb      	ldr	r3, [r7, #8]
 800aa56:	2200      	movs	r2, #0
 800aa58:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800aa5a:	68bb      	ldr	r3, [r7, #8]
 800aa5c:	781b      	ldrb	r3, [r3, #0]
 800aa5e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800aa60:	68bb      	ldr	r3, [r7, #8]
 800aa62:	785b      	ldrb	r3, [r3, #1]
 800aa64:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800aa66:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800aa68:	68ba      	ldr	r2, [r7, #8]
 800aa6a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800aa6c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800aa6e:	68bb      	ldr	r3, [r7, #8]
 800aa70:	78db      	ldrb	r3, [r3, #3]
 800aa72:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800aa74:	4313      	orrs	r3, r2
 800aa76:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	22ca      	movs	r2, #202	; 0xca
 800aa7e:	625a      	str	r2, [r3, #36]	; 0x24
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	2253      	movs	r2, #83	; 0x53
 800aa86:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800aa88:	68f8      	ldr	r0, [r7, #12]
 800aa8a:	f000 fb55 	bl	800b138 <RTC_EnterInitMode>
 800aa8e:	4603      	mov	r3, r0
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d00b      	beq.n	800aaac <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	22ff      	movs	r2, #255	; 0xff
 800aa9a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	2204      	movs	r2, #4
 800aaa0:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	2200      	movs	r2, #0
 800aaa6:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800aaa8:	2301      	movs	r3, #1
 800aaaa:	e047      	b.n	800ab3c <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	681a      	ldr	r2, [r3, #0]
 800aab0:	697b      	ldr	r3, [r7, #20]
 800aab2:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800aab6:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800aaba:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	689a      	ldr	r2, [r3, #8]
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800aaca:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	6899      	ldr	r1, [r3, #8]
 800aad2:	68bb      	ldr	r3, [r7, #8]
 800aad4:	68da      	ldr	r2, [r3, #12]
 800aad6:	68bb      	ldr	r3, [r7, #8]
 800aad8:	691b      	ldr	r3, [r3, #16]
 800aada:	431a      	orrs	r2, r3
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	430a      	orrs	r2, r1
 800aae2:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	68da      	ldr	r2, [r3, #12]
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800aaf2:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	689b      	ldr	r3, [r3, #8]
 800aafa:	f003 0320 	and.w	r3, r3, #32
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d111      	bne.n	800ab26 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800ab02:	68f8      	ldr	r0, [r7, #12]
 800ab04:	f000 faf0 	bl	800b0e8 <HAL_RTC_WaitForSynchro>
 800ab08:	4603      	mov	r3, r0
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d00b      	beq.n	800ab26 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	22ff      	movs	r2, #255	; 0xff
 800ab14:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	2204      	movs	r2, #4
 800ab1a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	2200      	movs	r2, #0
 800ab20:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800ab22:	2301      	movs	r3, #1
 800ab24:	e00a      	b.n	800ab3c <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	22ff      	movs	r2, #255	; 0xff
 800ab2c:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	2201      	movs	r2, #1
 800ab32:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	2200      	movs	r2, #0
 800ab38:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800ab3a:	2300      	movs	r3, #0
  }
}
 800ab3c:	4618      	mov	r0, r3
 800ab3e:	371c      	adds	r7, #28
 800ab40:	46bd      	mov	sp, r7
 800ab42:	bd90      	pop	{r4, r7, pc}

0800ab44 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800ab44:	b580      	push	{r7, lr}
 800ab46:	b086      	sub	sp, #24
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	60f8      	str	r0, [r7, #12]
 800ab4c:	60b9      	str	r1, [r7, #8]
 800ab4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800ab50:	2300      	movs	r3, #0
 800ab52:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ab5a:	68bb      	ldr	r3, [r7, #8]
 800ab5c:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	691b      	ldr	r3, [r3, #16]
 800ab64:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800ab68:	68bb      	ldr	r3, [r7, #8]
 800ab6a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800ab76:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800ab7a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 800ab7c:	697b      	ldr	r3, [r7, #20]
 800ab7e:	0c1b      	lsrs	r3, r3, #16
 800ab80:	b2db      	uxtb	r3, r3
 800ab82:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ab86:	b2da      	uxtb	r2, r3
 800ab88:	68bb      	ldr	r3, [r7, #8]
 800ab8a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 800ab8c:	697b      	ldr	r3, [r7, #20]
 800ab8e:	0a1b      	lsrs	r3, r3, #8
 800ab90:	b2db      	uxtb	r3, r3
 800ab92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ab96:	b2da      	uxtb	r2, r3
 800ab98:	68bb      	ldr	r3, [r7, #8]
 800ab9a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 800ab9c:	697b      	ldr	r3, [r7, #20]
 800ab9e:	b2db      	uxtb	r3, r3
 800aba0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aba4:	b2da      	uxtb	r2, r3
 800aba6:	68bb      	ldr	r3, [r7, #8]
 800aba8:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 800abaa:	697b      	ldr	r3, [r7, #20]
 800abac:	0c1b      	lsrs	r3, r3, #16
 800abae:	b2db      	uxtb	r3, r3
 800abb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800abb4:	b2da      	uxtb	r2, r3
 800abb6:	68bb      	ldr	r3, [r7, #8]
 800abb8:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d11a      	bne.n	800abf6 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800abc0:	68bb      	ldr	r3, [r7, #8]
 800abc2:	781b      	ldrb	r3, [r3, #0]
 800abc4:	4618      	mov	r0, r3
 800abc6:	f000 fb01 	bl	800b1cc <RTC_Bcd2ToByte>
 800abca:	4603      	mov	r3, r0
 800abcc:	461a      	mov	r2, r3
 800abce:	68bb      	ldr	r3, [r7, #8]
 800abd0:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800abd2:	68bb      	ldr	r3, [r7, #8]
 800abd4:	785b      	ldrb	r3, [r3, #1]
 800abd6:	4618      	mov	r0, r3
 800abd8:	f000 faf8 	bl	800b1cc <RTC_Bcd2ToByte>
 800abdc:	4603      	mov	r3, r0
 800abde:	461a      	mov	r2, r3
 800abe0:	68bb      	ldr	r3, [r7, #8]
 800abe2:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800abe4:	68bb      	ldr	r3, [r7, #8]
 800abe6:	789b      	ldrb	r3, [r3, #2]
 800abe8:	4618      	mov	r0, r3
 800abea:	f000 faef 	bl	800b1cc <RTC_Bcd2ToByte>
 800abee:	4603      	mov	r3, r0
 800abf0:	461a      	mov	r2, r3
 800abf2:	68bb      	ldr	r3, [r7, #8]
 800abf4:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800abf6:	2300      	movs	r3, #0
}
 800abf8:	4618      	mov	r0, r3
 800abfa:	3718      	adds	r7, #24
 800abfc:	46bd      	mov	sp, r7
 800abfe:	bd80      	pop	{r7, pc}

0800ac00 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800ac00:	b590      	push	{r4, r7, lr}
 800ac02:	b087      	sub	sp, #28
 800ac04:	af00      	add	r7, sp, #0
 800ac06:	60f8      	str	r0, [r7, #12]
 800ac08:	60b9      	str	r1, [r7, #8]
 800ac0a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800ac0c:	2300      	movs	r3, #0
 800ac0e:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	7f1b      	ldrb	r3, [r3, #28]
 800ac14:	2b01      	cmp	r3, #1
 800ac16:	d101      	bne.n	800ac1c <HAL_RTC_SetDate+0x1c>
 800ac18:	2302      	movs	r3, #2
 800ac1a:	e094      	b.n	800ad46 <HAL_RTC_SetDate+0x146>
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	2201      	movs	r2, #1
 800ac20:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	2202      	movs	r2, #2
 800ac26:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d10e      	bne.n	800ac4c <HAL_RTC_SetDate+0x4c>
 800ac2e:	68bb      	ldr	r3, [r7, #8]
 800ac30:	785b      	ldrb	r3, [r3, #1]
 800ac32:	f003 0310 	and.w	r3, r3, #16
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d008      	beq.n	800ac4c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800ac3a:	68bb      	ldr	r3, [r7, #8]
 800ac3c:	785b      	ldrb	r3, [r3, #1]
 800ac3e:	f023 0310 	bic.w	r3, r3, #16
 800ac42:	b2db      	uxtb	r3, r3
 800ac44:	330a      	adds	r3, #10
 800ac46:	b2da      	uxtb	r2, r3
 800ac48:	68bb      	ldr	r3, [r7, #8]
 800ac4a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d11c      	bne.n	800ac8c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800ac52:	68bb      	ldr	r3, [r7, #8]
 800ac54:	78db      	ldrb	r3, [r3, #3]
 800ac56:	4618      	mov	r0, r3
 800ac58:	f000 fa9a 	bl	800b190 <RTC_ByteToBcd2>
 800ac5c:	4603      	mov	r3, r0
 800ac5e:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800ac60:	68bb      	ldr	r3, [r7, #8]
 800ac62:	785b      	ldrb	r3, [r3, #1]
 800ac64:	4618      	mov	r0, r3
 800ac66:	f000 fa93 	bl	800b190 <RTC_ByteToBcd2>
 800ac6a:	4603      	mov	r3, r0
 800ac6c:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800ac6e:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800ac70:	68bb      	ldr	r3, [r7, #8]
 800ac72:	789b      	ldrb	r3, [r3, #2]
 800ac74:	4618      	mov	r0, r3
 800ac76:	f000 fa8b 	bl	800b190 <RTC_ByteToBcd2>
 800ac7a:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800ac7c:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 800ac80:	68bb      	ldr	r3, [r7, #8]
 800ac82:	781b      	ldrb	r3, [r3, #0]
 800ac84:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800ac86:	4313      	orrs	r3, r2
 800ac88:	617b      	str	r3, [r7, #20]
 800ac8a:	e00e      	b.n	800acaa <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800ac8c:	68bb      	ldr	r3, [r7, #8]
 800ac8e:	78db      	ldrb	r3, [r3, #3]
 800ac90:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800ac92:	68bb      	ldr	r3, [r7, #8]
 800ac94:	785b      	ldrb	r3, [r3, #1]
 800ac96:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800ac98:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800ac9a:	68ba      	ldr	r2, [r7, #8]
 800ac9c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800ac9e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800aca0:	68bb      	ldr	r3, [r7, #8]
 800aca2:	781b      	ldrb	r3, [r3, #0]
 800aca4:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800aca6:	4313      	orrs	r3, r2
 800aca8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	22ca      	movs	r2, #202	; 0xca
 800acb0:	625a      	str	r2, [r3, #36]	; 0x24
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	2253      	movs	r2, #83	; 0x53
 800acb8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800acba:	68f8      	ldr	r0, [r7, #12]
 800acbc:	f000 fa3c 	bl	800b138 <RTC_EnterInitMode>
 800acc0:	4603      	mov	r3, r0
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d00b      	beq.n	800acde <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	22ff      	movs	r2, #255	; 0xff
 800accc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	2204      	movs	r2, #4
 800acd2:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	2200      	movs	r2, #0
 800acd8:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800acda:	2301      	movs	r3, #1
 800acdc:	e033      	b.n	800ad46 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	681a      	ldr	r2, [r3, #0]
 800ace2:	697b      	ldr	r3, [r7, #20]
 800ace4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800ace8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800acec:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	68da      	ldr	r2, [r3, #12]
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800acfc:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	689b      	ldr	r3, [r3, #8]
 800ad04:	f003 0320 	and.w	r3, r3, #32
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d111      	bne.n	800ad30 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800ad0c:	68f8      	ldr	r0, [r7, #12]
 800ad0e:	f000 f9eb 	bl	800b0e8 <HAL_RTC_WaitForSynchro>
 800ad12:	4603      	mov	r3, r0
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d00b      	beq.n	800ad30 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	22ff      	movs	r2, #255	; 0xff
 800ad1e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	2204      	movs	r2, #4
 800ad24:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	2200      	movs	r2, #0
 800ad2a:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800ad2c:	2301      	movs	r3, #1
 800ad2e:	e00a      	b.n	800ad46 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	22ff      	movs	r2, #255	; 0xff
 800ad36:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	2201      	movs	r2, #1
 800ad3c:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	2200      	movs	r2, #0
 800ad42:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800ad44:	2300      	movs	r3, #0
  }
}
 800ad46:	4618      	mov	r0, r3
 800ad48:	371c      	adds	r7, #28
 800ad4a:	46bd      	mov	sp, r7
 800ad4c:	bd90      	pop	{r4, r7, pc}

0800ad4e <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800ad4e:	b580      	push	{r7, lr}
 800ad50:	b086      	sub	sp, #24
 800ad52:	af00      	add	r7, sp, #0
 800ad54:	60f8      	str	r0, [r7, #12]
 800ad56:	60b9      	str	r1, [r7, #8]
 800ad58:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800ad5a:	2300      	movs	r3, #0
 800ad5c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	685b      	ldr	r3, [r3, #4]
 800ad64:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800ad68:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800ad6c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 800ad6e:	697b      	ldr	r3, [r7, #20]
 800ad70:	0c1b      	lsrs	r3, r3, #16
 800ad72:	b2da      	uxtb	r2, r3
 800ad74:	68bb      	ldr	r3, [r7, #8]
 800ad76:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 800ad78:	697b      	ldr	r3, [r7, #20]
 800ad7a:	0a1b      	lsrs	r3, r3, #8
 800ad7c:	b2db      	uxtb	r3, r3
 800ad7e:	f003 031f 	and.w	r3, r3, #31
 800ad82:	b2da      	uxtb	r2, r3
 800ad84:	68bb      	ldr	r3, [r7, #8]
 800ad86:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800ad88:	697b      	ldr	r3, [r7, #20]
 800ad8a:	b2db      	uxtb	r3, r3
 800ad8c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ad90:	b2da      	uxtb	r2, r3
 800ad92:	68bb      	ldr	r3, [r7, #8]
 800ad94:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 800ad96:	697b      	ldr	r3, [r7, #20]
 800ad98:	0b5b      	lsrs	r3, r3, #13
 800ad9a:	b2db      	uxtb	r3, r3
 800ad9c:	f003 0307 	and.w	r3, r3, #7
 800ada0:	b2da      	uxtb	r2, r3
 800ada2:	68bb      	ldr	r3, [r7, #8]
 800ada4:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d11a      	bne.n	800ade2 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800adac:	68bb      	ldr	r3, [r7, #8]
 800adae:	78db      	ldrb	r3, [r3, #3]
 800adb0:	4618      	mov	r0, r3
 800adb2:	f000 fa0b 	bl	800b1cc <RTC_Bcd2ToByte>
 800adb6:	4603      	mov	r3, r0
 800adb8:	461a      	mov	r2, r3
 800adba:	68bb      	ldr	r3, [r7, #8]
 800adbc:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800adbe:	68bb      	ldr	r3, [r7, #8]
 800adc0:	785b      	ldrb	r3, [r3, #1]
 800adc2:	4618      	mov	r0, r3
 800adc4:	f000 fa02 	bl	800b1cc <RTC_Bcd2ToByte>
 800adc8:	4603      	mov	r3, r0
 800adca:	461a      	mov	r2, r3
 800adcc:	68bb      	ldr	r3, [r7, #8]
 800adce:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800add0:	68bb      	ldr	r3, [r7, #8]
 800add2:	789b      	ldrb	r3, [r3, #2]
 800add4:	4618      	mov	r0, r3
 800add6:	f000 f9f9 	bl	800b1cc <RTC_Bcd2ToByte>
 800adda:	4603      	mov	r3, r0
 800addc:	461a      	mov	r2, r3
 800adde:	68bb      	ldr	r3, [r7, #8]
 800ade0:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800ade2:	2300      	movs	r3, #0
}
 800ade4:	4618      	mov	r0, r3
 800ade6:	3718      	adds	r7, #24
 800ade8:	46bd      	mov	sp, r7
 800adea:	bd80      	pop	{r7, pc}

0800adec <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800adec:	b590      	push	{r4, r7, lr}
 800adee:	b089      	sub	sp, #36	; 0x24
 800adf0:	af00      	add	r7, sp, #0
 800adf2:	60f8      	str	r0, [r7, #12]
 800adf4:	60b9      	str	r1, [r7, #8]
 800adf6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 800adf8:	2300      	movs	r3, #0
 800adfa:	61fb      	str	r3, [r7, #28]
 800adfc:	2300      	movs	r3, #0
 800adfe:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 800ae00:	4b93      	ldr	r3, [pc, #588]	; (800b050 <HAL_RTC_SetAlarm_IT+0x264>)
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	4a93      	ldr	r2, [pc, #588]	; (800b054 <HAL_RTC_SetAlarm_IT+0x268>)
 800ae06:	fba2 2303 	umull	r2, r3, r2, r3
 800ae0a:	0adb      	lsrs	r3, r3, #11
 800ae0c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800ae10:	fb02 f303 	mul.w	r3, r2, r3
 800ae14:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	7f1b      	ldrb	r3, [r3, #28]
 800ae1a:	2b01      	cmp	r3, #1
 800ae1c:	d101      	bne.n	800ae22 <HAL_RTC_SetAlarm_IT+0x36>
 800ae1e:	2302      	movs	r3, #2
 800ae20:	e111      	b.n	800b046 <HAL_RTC_SetAlarm_IT+0x25a>
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	2201      	movs	r2, #1
 800ae26:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	2202      	movs	r2, #2
 800ae2c:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d137      	bne.n	800aea4 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	689b      	ldr	r3, [r3, #8]
 800ae3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d102      	bne.n	800ae48 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800ae42:	68bb      	ldr	r3, [r7, #8]
 800ae44:	2200      	movs	r2, #0
 800ae46:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800ae48:	68bb      	ldr	r3, [r7, #8]
 800ae4a:	781b      	ldrb	r3, [r3, #0]
 800ae4c:	4618      	mov	r0, r3
 800ae4e:	f000 f99f 	bl	800b190 <RTC_ByteToBcd2>
 800ae52:	4603      	mov	r3, r0
 800ae54:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 800ae56:	68bb      	ldr	r3, [r7, #8]
 800ae58:	785b      	ldrb	r3, [r3, #1]
 800ae5a:	4618      	mov	r0, r3
 800ae5c:	f000 f998 	bl	800b190 <RTC_ByteToBcd2>
 800ae60:	4603      	mov	r3, r0
 800ae62:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800ae64:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800ae66:	68bb      	ldr	r3, [r7, #8]
 800ae68:	789b      	ldrb	r3, [r3, #2]
 800ae6a:	4618      	mov	r0, r3
 800ae6c:	f000 f990 	bl	800b190 <RTC_ByteToBcd2>
 800ae70:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 800ae72:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800ae76:	68bb      	ldr	r3, [r7, #8]
 800ae78:	78db      	ldrb	r3, [r3, #3]
 800ae7a:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800ae7c:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800ae80:	68bb      	ldr	r3, [r7, #8]
 800ae82:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ae86:	4618      	mov	r0, r3
 800ae88:	f000 f982 	bl	800b190 <RTC_ByteToBcd2>
 800ae8c:	4603      	mov	r3, r0
 800ae8e:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800ae90:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800ae94:	68bb      	ldr	r3, [r7, #8]
 800ae96:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800ae98:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800ae9a:	68bb      	ldr	r3, [r7, #8]
 800ae9c:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800ae9e:	4313      	orrs	r3, r2
 800aea0:	61fb      	str	r3, [r7, #28]
 800aea2:	e023      	b.n	800aeec <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	689b      	ldr	r3, [r3, #8]
 800aeaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d102      	bne.n	800aeb8 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800aeb2:	68bb      	ldr	r3, [r7, #8]
 800aeb4:	2200      	movs	r2, #0
 800aeb6:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800aeb8:	68bb      	ldr	r3, [r7, #8]
 800aeba:	781b      	ldrb	r3, [r3, #0]
 800aebc:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800aebe:	68bb      	ldr	r3, [r7, #8]
 800aec0:	785b      	ldrb	r3, [r3, #1]
 800aec2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800aec4:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800aec6:	68ba      	ldr	r2, [r7, #8]
 800aec8:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800aeca:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800aecc:	68bb      	ldr	r3, [r7, #8]
 800aece:	78db      	ldrb	r3, [r3, #3]
 800aed0:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800aed2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800aed4:	68bb      	ldr	r3, [r7, #8]
 800aed6:	f893 3020 	ldrb.w	r3, [r3, #32]
 800aeda:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800aedc:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800aede:	68bb      	ldr	r3, [r7, #8]
 800aee0:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800aee2:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800aee4:	68bb      	ldr	r3, [r7, #8]
 800aee6:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800aee8:	4313      	orrs	r3, r2
 800aeea:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 800aeec:	68bb      	ldr	r3, [r7, #8]
 800aeee:	685a      	ldr	r2, [r3, #4]
 800aef0:	68bb      	ldr	r3, [r7, #8]
 800aef2:	699b      	ldr	r3, [r3, #24]
 800aef4:	4313      	orrs	r3, r2
 800aef6:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	22ca      	movs	r2, #202	; 0xca
 800aefe:	625a      	str	r2, [r3, #36]	; 0x24
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	2253      	movs	r2, #83	; 0x53
 800af06:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 800af08:	68bb      	ldr	r3, [r7, #8]
 800af0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800af10:	d141      	bne.n	800af96 <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	689a      	ldr	r2, [r3, #8]
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800af20:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	68db      	ldr	r3, [r3, #12]
 800af28:	b2da      	uxtb	r2, r3
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800af32:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 800af34:	697b      	ldr	r3, [r7, #20]
 800af36:	1e5a      	subs	r2, r3, #1
 800af38:	617a      	str	r2, [r7, #20]
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d10b      	bne.n	800af56 <HAL_RTC_SetAlarm_IT+0x16a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	22ff      	movs	r2, #255	; 0xff
 800af44:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	2203      	movs	r2, #3
 800af4a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	2200      	movs	r2, #0
 800af50:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800af52:	2303      	movs	r3, #3
 800af54:	e077      	b.n	800b046 <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET);
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	68db      	ldr	r3, [r3, #12]
 800af5c:	f003 0301 	and.w	r3, r3, #1
 800af60:	2b00      	cmp	r3, #0
 800af62:	d0e7      	beq.n	800af34 <HAL_RTC_SetAlarm_IT+0x148>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	69fa      	ldr	r2, [r7, #28]
 800af6a:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	69ba      	ldr	r2, [r7, #24]
 800af72:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	689a      	ldr	r2, [r3, #8]
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800af82:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	689a      	ldr	r2, [r3, #8]
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800af92:	609a      	str	r2, [r3, #8]
 800af94:	e040      	b.n	800b018 <HAL_RTC_SetAlarm_IT+0x22c>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	689a      	ldr	r2, [r3, #8]
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800afa4:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	68db      	ldr	r3, [r3, #12]
 800afac:	b2da      	uxtb	r2, r3
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	f462 7220 	orn	r2, r2, #640	; 0x280
 800afb6:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 800afb8:	697b      	ldr	r3, [r7, #20]
 800afba:	1e5a      	subs	r2, r3, #1
 800afbc:	617a      	str	r2, [r7, #20]
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d10b      	bne.n	800afda <HAL_RTC_SetAlarm_IT+0x1ee>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	22ff      	movs	r2, #255	; 0xff
 800afc8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	2203      	movs	r2, #3
 800afce:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	2200      	movs	r2, #0
 800afd4:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800afd6:	2303      	movs	r3, #3
 800afd8:	e035      	b.n	800b046 <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET);
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	68db      	ldr	r3, [r3, #12]
 800afe0:	f003 0302 	and.w	r3, r3, #2
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d0e7      	beq.n	800afb8 <HAL_RTC_SetAlarm_IT+0x1cc>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	69fa      	ldr	r2, [r7, #28]
 800afee:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	69ba      	ldr	r2, [r7, #24]
 800aff6:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	689a      	ldr	r2, [r3, #8]
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b006:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	689a      	ldr	r2, [r3, #8]
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b016:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800b018:	4b0f      	ldr	r3, [pc, #60]	; (800b058 <HAL_RTC_SetAlarm_IT+0x26c>)
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	4a0e      	ldr	r2, [pc, #56]	; (800b058 <HAL_RTC_SetAlarm_IT+0x26c>)
 800b01e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b022:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT;
 800b024:	4b0c      	ldr	r3, [pc, #48]	; (800b058 <HAL_RTC_SetAlarm_IT+0x26c>)
 800b026:	689b      	ldr	r3, [r3, #8]
 800b028:	4a0b      	ldr	r2, [pc, #44]	; (800b058 <HAL_RTC_SetAlarm_IT+0x26c>)
 800b02a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b02e:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	22ff      	movs	r2, #255	; 0xff
 800b036:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	2201      	movs	r2, #1
 800b03c:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	2200      	movs	r2, #0
 800b042:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800b044:	2300      	movs	r3, #0
}
 800b046:	4618      	mov	r0, r3
 800b048:	3724      	adds	r7, #36	; 0x24
 800b04a:	46bd      	mov	sp, r7
 800b04c:	bd90      	pop	{r4, r7, pc}
 800b04e:	bf00      	nop
 800b050:	20000004 	.word	0x20000004
 800b054:	10624dd3 	.word	0x10624dd3
 800b058:	40013c00 	.word	0x40013c00

0800b05c <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 800b05c:	b580      	push	{r7, lr}
 800b05e:	b082      	sub	sp, #8
 800b060:	af00      	add	r7, sp, #0
 800b062:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != (uint32_t)RESET)
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	689b      	ldr	r3, [r3, #8]
 800b06a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d012      	beq.n	800b098 <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	68db      	ldr	r3, [r3, #12]
 800b078:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d00b      	beq.n	800b098 <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* AlarmA callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
    #else
      HAL_RTC_AlarmAEventCallback(hrtc);
 800b080:	6878      	ldr	r0, [r7, #4]
 800b082:	f7fc fcc5 	bl	8007a10 <HAL_RTC_AlarmAEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRAF);
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	68db      	ldr	r3, [r3, #12]
 800b08c:	b2da      	uxtb	r2, r3
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800b096:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != (uint32_t)RESET)
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	689b      	ldr	r3, [r3, #8]
 800b09e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d012      	beq.n	800b0cc <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != (uint32_t)RESET)
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	68db      	ldr	r3, [r3, #12]
 800b0ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d00b      	beq.n	800b0cc <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* AlarmB callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
    #else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 800b0b4:	6878      	ldr	r0, [r7, #4]
 800b0b6:	f000 f9bf 	bl	800b438 <HAL_RTCEx_AlarmBEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRBF);
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	68db      	ldr	r3, [r3, #12]
 800b0c0:	b2da      	uxtb	r2, r3
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	f462 7220 	orn	r2, r2, #640	; 0x280
 800b0ca:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800b0cc:	4b05      	ldr	r3, [pc, #20]	; (800b0e4 <HAL_RTC_AlarmIRQHandler+0x88>)
 800b0ce:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800b0d2:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	2201      	movs	r2, #1
 800b0d8:	775a      	strb	r2, [r3, #29]
}
 800b0da:	bf00      	nop
 800b0dc:	3708      	adds	r7, #8
 800b0de:	46bd      	mov	sp, r7
 800b0e0:	bd80      	pop	{r7, pc}
 800b0e2:	bf00      	nop
 800b0e4:	40013c00 	.word	0x40013c00

0800b0e8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800b0e8:	b580      	push	{r7, lr}
 800b0ea:	b084      	sub	sp, #16
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b0f0:	2300      	movs	r3, #0
 800b0f2:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	68da      	ldr	r2, [r3, #12]
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800b102:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800b104:	f7fc fec2 	bl	8007e8c <HAL_GetTick>
 800b108:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800b10a:	e009      	b.n	800b120 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800b10c:	f7fc febe 	bl	8007e8c <HAL_GetTick>
 800b110:	4602      	mov	r2, r0
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	1ad3      	subs	r3, r2, r3
 800b116:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b11a:	d901      	bls.n	800b120 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800b11c:	2303      	movs	r3, #3
 800b11e:	e007      	b.n	800b130 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	68db      	ldr	r3, [r3, #12]
 800b126:	f003 0320 	and.w	r3, r3, #32
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d0ee      	beq.n	800b10c <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800b12e:	2300      	movs	r3, #0
}
 800b130:	4618      	mov	r0, r3
 800b132:	3710      	adds	r7, #16
 800b134:	46bd      	mov	sp, r7
 800b136:	bd80      	pop	{r7, pc}

0800b138 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800b138:	b580      	push	{r7, lr}
 800b13a:	b084      	sub	sp, #16
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b140:	2300      	movs	r3, #0
 800b142:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	68db      	ldr	r3, [r3, #12]
 800b14a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d119      	bne.n	800b186 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	f04f 32ff 	mov.w	r2, #4294967295
 800b15a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800b15c:	f7fc fe96 	bl	8007e8c <HAL_GetTick>
 800b160:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800b162:	e009      	b.n	800b178 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800b164:	f7fc fe92 	bl	8007e8c <HAL_GetTick>
 800b168:	4602      	mov	r2, r0
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	1ad3      	subs	r3, r2, r3
 800b16e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b172:	d901      	bls.n	800b178 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800b174:	2303      	movs	r3, #3
 800b176:	e007      	b.n	800b188 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	68db      	ldr	r3, [r3, #12]
 800b17e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b182:	2b00      	cmp	r3, #0
 800b184:	d0ee      	beq.n	800b164 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800b186:	2300      	movs	r3, #0
}
 800b188:	4618      	mov	r0, r3
 800b18a:	3710      	adds	r7, #16
 800b18c:	46bd      	mov	sp, r7
 800b18e:	bd80      	pop	{r7, pc}

0800b190 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800b190:	b480      	push	{r7}
 800b192:	b085      	sub	sp, #20
 800b194:	af00      	add	r7, sp, #0
 800b196:	4603      	mov	r3, r0
 800b198:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800b19a:	2300      	movs	r3, #0
 800b19c:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 800b19e:	e005      	b.n	800b1ac <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	3301      	adds	r3, #1
 800b1a4:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800b1a6:	79fb      	ldrb	r3, [r7, #7]
 800b1a8:	3b0a      	subs	r3, #10
 800b1aa:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 800b1ac:	79fb      	ldrb	r3, [r7, #7]
 800b1ae:	2b09      	cmp	r3, #9
 800b1b0:	d8f6      	bhi.n	800b1a0 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	b2db      	uxtb	r3, r3
 800b1b6:	011b      	lsls	r3, r3, #4
 800b1b8:	b2da      	uxtb	r2, r3
 800b1ba:	79fb      	ldrb	r3, [r7, #7]
 800b1bc:	4313      	orrs	r3, r2
 800b1be:	b2db      	uxtb	r3, r3
}
 800b1c0:	4618      	mov	r0, r3
 800b1c2:	3714      	adds	r7, #20
 800b1c4:	46bd      	mov	sp, r7
 800b1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ca:	4770      	bx	lr

0800b1cc <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800b1cc:	b480      	push	{r7}
 800b1ce:	b085      	sub	sp, #20
 800b1d0:	af00      	add	r7, sp, #0
 800b1d2:	4603      	mov	r3, r0
 800b1d4:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800b1d6:	2300      	movs	r3, #0
 800b1d8:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800b1da:	79fb      	ldrb	r3, [r7, #7]
 800b1dc:	091b      	lsrs	r3, r3, #4
 800b1de:	b2db      	uxtb	r3, r3
 800b1e0:	461a      	mov	r2, r3
 800b1e2:	4613      	mov	r3, r2
 800b1e4:	009b      	lsls	r3, r3, #2
 800b1e6:	4413      	add	r3, r2
 800b1e8:	005b      	lsls	r3, r3, #1
 800b1ea:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800b1ec:	79fb      	ldrb	r3, [r7, #7]
 800b1ee:	f003 030f 	and.w	r3, r3, #15
 800b1f2:	b2da      	uxtb	r2, r3
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	b2db      	uxtb	r3, r3
 800b1f8:	4413      	add	r3, r2
 800b1fa:	b2db      	uxtb	r3, r3
}
 800b1fc:	4618      	mov	r0, r3
 800b1fe:	3714      	adds	r7, #20
 800b200:	46bd      	mov	sp, r7
 800b202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b206:	4770      	bx	lr

0800b208 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 800b208:	b480      	push	{r7}
 800b20a:	b087      	sub	sp, #28
 800b20c:	af00      	add	r7, sp, #0
 800b20e:	60f8      	str	r0, [r7, #12]
 800b210:	60b9      	str	r1, [r7, #8]
 800b212:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	7f1b      	ldrb	r3, [r3, #28]
 800b218:	2b01      	cmp	r3, #1
 800b21a:	d101      	bne.n	800b220 <HAL_RTCEx_SetWakeUpTimer_IT+0x18>
 800b21c:	2302      	movs	r3, #2
 800b21e:	e0a6      	b.n	800b36e <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	2201      	movs	r2, #1
 800b224:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	2202      	movs	r2, #2
 800b22a:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	22ca      	movs	r2, #202	; 0xca
 800b232:	625a      	str	r2, [r3, #36]	; 0x24
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	2253      	movs	r2, #83	; 0x53
 800b23a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check RTC WUTWF flag is reset only when wake up timer enabled */
  if((hrtc->Instance->CR & RTC_CR_WUTE) != RESET)
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	689b      	ldr	r3, [r3, #8]
 800b242:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b246:	2b00      	cmp	r3, #0
 800b248:	d022      	beq.n	800b290 <HAL_RTCEx_SetWakeUpTimer_IT+0x88>
  {
    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U);
 800b24a:	4b4c      	ldr	r3, [pc, #304]	; (800b37c <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	4a4c      	ldr	r2, [pc, #304]	; (800b380 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 800b250:	fba2 2303 	umull	r2, r3, r2, r3
 800b254:	0adb      	lsrs	r3, r3, #11
 800b256:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b25a:	fb02 f303 	mul.w	r3, r2, r3
 800b25e:	617b      	str	r3, [r7, #20]
    do
    {
      if(count-- == 0U)
 800b260:	697b      	ldr	r3, [r7, #20]
 800b262:	1e5a      	subs	r2, r3, #1
 800b264:	617a      	str	r2, [r7, #20]
 800b266:	2b00      	cmp	r3, #0
 800b268:	d10b      	bne.n	800b282 <HAL_RTCEx_SetWakeUpTimer_IT+0x7a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	22ff      	movs	r2, #255	; 0xff
 800b270:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	2203      	movs	r2, #3
 800b276:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	2200      	movs	r2, #0
 800b27c:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800b27e:	2303      	movs	r3, #3
 800b280:	e075      	b.n	800b36e <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
      }
    }
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == SET);
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	68db      	ldr	r3, [r3, #12]
 800b288:	f003 0304 	and.w	r3, r3, #4
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d1e7      	bne.n	800b260 <HAL_RTCEx_SetWakeUpTimer_IT+0x58>
  }

  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	689a      	ldr	r2, [r3, #8]
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b29e:	609a      	str	r2, [r3, #8]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U);
 800b2a0:	4b36      	ldr	r3, [pc, #216]	; (800b37c <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	4a36      	ldr	r2, [pc, #216]	; (800b380 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 800b2a6:	fba2 2303 	umull	r2, r3, r2, r3
 800b2aa:	0adb      	lsrs	r3, r3, #11
 800b2ac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b2b0:	fb02 f303 	mul.w	r3, r2, r3
 800b2b4:	617b      	str	r3, [r7, #20]
  do
  {
    if(count-- == 0U)
 800b2b6:	697b      	ldr	r3, [r7, #20]
 800b2b8:	1e5a      	subs	r2, r3, #1
 800b2ba:	617a      	str	r2, [r7, #20]
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d10b      	bne.n	800b2d8 <HAL_RTCEx_SetWakeUpTimer_IT+0xd0>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	22ff      	movs	r2, #255	; 0xff
 800b2c6:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	2203      	movs	r2, #3
 800b2cc:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	2200      	movs	r2, #0
 800b2d2:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 800b2d4:	2303      	movs	r3, #3
 800b2d6:	e04a      	b.n	800b36e <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
    }
  }
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET);
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	68db      	ldr	r3, [r3, #12]
 800b2de:	f003 0304 	and.w	r3, r3, #4
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d0e7      	beq.n	800b2b6 <HAL_RTCEx_SetWakeUpTimer_IT+0xae>

  /* Configure the Wake-up Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	68ba      	ldr	r2, [r7, #8]
 800b2ec:	615a      	str	r2, [r3, #20]

  /* Clear the Wake-up Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	689a      	ldr	r2, [r3, #8]
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	f022 0207 	bic.w	r2, r2, #7
 800b2fc:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	6899      	ldr	r1, [r3, #8]
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	687a      	ldr	r2, [r7, #4]
 800b30a:	430a      	orrs	r2, r1
 800b30c:	609a      	str	r2, [r3, #8]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 800b30e:	4b1d      	ldr	r3, [pc, #116]	; (800b384 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	4a1c      	ldr	r2, [pc, #112]	; (800b384 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800b314:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800b318:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT;
 800b31a:	4b1a      	ldr	r3, [pc, #104]	; (800b384 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800b31c:	689b      	ldr	r3, [r3, #8]
 800b31e:	4a19      	ldr	r2, [pc, #100]	; (800b384 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800b320:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800b324:	6093      	str	r3, [r2, #8]

  /* Clear RTC Wake Up timer Flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	68db      	ldr	r3, [r3, #12]
 800b32c:	b2da      	uxtb	r2, r3
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800b336:	60da      	str	r2, [r3, #12]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc,RTC_IT_WUT);
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	689a      	ldr	r2, [r3, #8]
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b346:	609a      	str	r2, [r3, #8]

  /* Enable the Wake-up Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	689a      	ldr	r2, [r3, #8]
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800b356:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	22ff      	movs	r2, #255	; 0xff
 800b35e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	2201      	movs	r2, #1
 800b364:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	2200      	movs	r2, #0
 800b36a:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800b36c:	2300      	movs	r3, #0
}
 800b36e:	4618      	mov	r0, r3
 800b370:	371c      	adds	r7, #28
 800b372:	46bd      	mov	sp, r7
 800b374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b378:	4770      	bx	lr
 800b37a:	bf00      	nop
 800b37c:	20000004 	.word	0x20000004
 800b380:	10624dd3 	.word	0x10624dd3
 800b384:	40013c00 	.word	0x40013c00

0800b388 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
uint32_t HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 800b388:	b580      	push	{r7, lr}
 800b38a:	b084      	sub	sp, #16
 800b38c:	af00      	add	r7, sp, #0
 800b38e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b390:	2300      	movs	r3, #0
 800b392:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	7f1b      	ldrb	r3, [r3, #28]
 800b398:	2b01      	cmp	r3, #1
 800b39a:	d101      	bne.n	800b3a0 <HAL_RTCEx_DeactivateWakeUpTimer+0x18>
 800b39c:	2302      	movs	r3, #2
 800b39e:	e047      	b.n	800b430 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	2201      	movs	r2, #1
 800b3a4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	2202      	movs	r2, #2
 800b3aa:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	22ca      	movs	r2, #202	; 0xca
 800b3b2:	625a      	str	r2, [r3, #36]	; 0x24
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	2253      	movs	r2, #83	; 0x53
 800b3ba:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Wake-up Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	689a      	ldr	r2, [r3, #8]
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b3ca:	609a      	str	r2, [r3, #8]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc,RTC_IT_WUT);
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	689a      	ldr	r2, [r3, #8]
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800b3da:	609a      	str	r2, [r3, #8]

  /* Get tick */
  tickstart = HAL_GetTick();
 800b3dc:	f7fc fd56 	bl	8007e8c <HAL_GetTick>
 800b3e0:	60f8      	str	r0, [r7, #12]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
 800b3e2:	e013      	b.n	800b40c <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800b3e4:	f7fc fd52 	bl	8007e8c <HAL_GetTick>
 800b3e8:	4602      	mov	r2, r0
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	1ad3      	subs	r3, r2, r3
 800b3ee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b3f2:	d90b      	bls.n	800b40c <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	22ff      	movs	r2, #255	; 0xff
 800b3fa:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	2203      	movs	r2, #3
 800b400:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	2200      	movs	r2, #0
 800b406:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 800b408:	2303      	movs	r3, #3
 800b40a:	e011      	b.n	800b430 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	68db      	ldr	r3, [r3, #12]
 800b412:	f003 0304 	and.w	r3, r3, #4
 800b416:	2b00      	cmp	r3, #0
 800b418:	d0e4      	beq.n	800b3e4 <HAL_RTCEx_DeactivateWakeUpTimer+0x5c>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	22ff      	movs	r2, #255	; 0xff
 800b420:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	2201      	movs	r2, #1
 800b426:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	2200      	movs	r2, #0
 800b42c:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800b42e:	2300      	movs	r3, #0
}
 800b430:	4618      	mov	r0, r3
 800b432:	3710      	adds	r7, #16
 800b434:	46bd      	mov	sp, r7
 800b436:	bd80      	pop	{r7, pc}

0800b438 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800b438:	b480      	push	{r7}
 800b43a:	b083      	sub	sp, #12
 800b43c:	af00      	add	r7, sp, #0
 800b43e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmBEventCallback could be implemented in the user file
   */
}
 800b440:	bf00      	nop
 800b442:	370c      	adds	r7, #12
 800b444:	46bd      	mov	sp, r7
 800b446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b44a:	4770      	bx	lr

0800b44c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b44c:	b580      	push	{r7, lr}
 800b44e:	b082      	sub	sp, #8
 800b450:	af00      	add	r7, sp, #0
 800b452:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	2b00      	cmp	r3, #0
 800b458:	d101      	bne.n	800b45e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b45a:	2301      	movs	r3, #1
 800b45c:	e07b      	b.n	800b556 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b462:	2b00      	cmp	r3, #0
 800b464:	d108      	bne.n	800b478 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	685b      	ldr	r3, [r3, #4]
 800b46a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b46e:	d009      	beq.n	800b484 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	2200      	movs	r2, #0
 800b474:	61da      	str	r2, [r3, #28]
 800b476:	e005      	b.n	800b484 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	2200      	movs	r2, #0
 800b47c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	2200      	movs	r2, #0
 800b482:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	2200      	movs	r2, #0
 800b488:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b490:	b2db      	uxtb	r3, r3
 800b492:	2b00      	cmp	r3, #0
 800b494:	d106      	bne.n	800b4a4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	2200      	movs	r2, #0
 800b49a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b49e:	6878      	ldr	r0, [r7, #4]
 800b4a0:	f7f7 fb96 	bl	8002bd0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	2202      	movs	r2, #2
 800b4a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	681a      	ldr	r2, [r3, #0]
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b4ba:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	685b      	ldr	r3, [r3, #4]
 800b4c0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	689b      	ldr	r3, [r3, #8]
 800b4c8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800b4cc:	431a      	orrs	r2, r3
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	68db      	ldr	r3, [r3, #12]
 800b4d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b4d6:	431a      	orrs	r2, r3
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	691b      	ldr	r3, [r3, #16]
 800b4dc:	f003 0302 	and.w	r3, r3, #2
 800b4e0:	431a      	orrs	r2, r3
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	695b      	ldr	r3, [r3, #20]
 800b4e6:	f003 0301 	and.w	r3, r3, #1
 800b4ea:	431a      	orrs	r2, r3
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	699b      	ldr	r3, [r3, #24]
 800b4f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b4f4:	431a      	orrs	r2, r3
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	69db      	ldr	r3, [r3, #28]
 800b4fa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b4fe:	431a      	orrs	r2, r3
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	6a1b      	ldr	r3, [r3, #32]
 800b504:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b508:	ea42 0103 	orr.w	r1, r2, r3
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b510:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	430a      	orrs	r2, r1
 800b51a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	699b      	ldr	r3, [r3, #24]
 800b520:	0c1b      	lsrs	r3, r3, #16
 800b522:	f003 0104 	and.w	r1, r3, #4
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b52a:	f003 0210 	and.w	r2, r3, #16
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	430a      	orrs	r2, r1
 800b534:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	69da      	ldr	r2, [r3, #28]
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b544:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	2200      	movs	r2, #0
 800b54a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	2201      	movs	r2, #1
 800b550:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800b554:	2300      	movs	r3, #0
}
 800b556:	4618      	mov	r0, r3
 800b558:	3708      	adds	r7, #8
 800b55a:	46bd      	mov	sp, r7
 800b55c:	bd80      	pop	{r7, pc}

0800b55e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b55e:	b580      	push	{r7, lr}
 800b560:	b088      	sub	sp, #32
 800b562:	af00      	add	r7, sp, #0
 800b564:	60f8      	str	r0, [r7, #12]
 800b566:	60b9      	str	r1, [r7, #8]
 800b568:	603b      	str	r3, [r7, #0]
 800b56a:	4613      	mov	r3, r2
 800b56c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b56e:	2300      	movs	r3, #0
 800b570:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b578:	2b01      	cmp	r3, #1
 800b57a:	d101      	bne.n	800b580 <HAL_SPI_Transmit+0x22>
 800b57c:	2302      	movs	r3, #2
 800b57e:	e126      	b.n	800b7ce <HAL_SPI_Transmit+0x270>
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	2201      	movs	r2, #1
 800b584:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b588:	f7fc fc80 	bl	8007e8c <HAL_GetTick>
 800b58c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800b58e:	88fb      	ldrh	r3, [r7, #6]
 800b590:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b598:	b2db      	uxtb	r3, r3
 800b59a:	2b01      	cmp	r3, #1
 800b59c:	d002      	beq.n	800b5a4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800b59e:	2302      	movs	r3, #2
 800b5a0:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b5a2:	e10b      	b.n	800b7bc <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800b5a4:	68bb      	ldr	r3, [r7, #8]
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d002      	beq.n	800b5b0 <HAL_SPI_Transmit+0x52>
 800b5aa:	88fb      	ldrh	r3, [r7, #6]
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d102      	bne.n	800b5b6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800b5b0:	2301      	movs	r3, #1
 800b5b2:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b5b4:	e102      	b.n	800b7bc <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	2203      	movs	r2, #3
 800b5ba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	2200      	movs	r2, #0
 800b5c2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	68ba      	ldr	r2, [r7, #8]
 800b5c8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	88fa      	ldrh	r2, [r7, #6]
 800b5ce:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	88fa      	ldrh	r2, [r7, #6]
 800b5d4:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	2200      	movs	r2, #0
 800b5da:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	2200      	movs	r2, #0
 800b5e0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	2200      	movs	r2, #0
 800b5e6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	2200      	movs	r2, #0
 800b5ec:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	2200      	movs	r2, #0
 800b5f2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	689b      	ldr	r3, [r3, #8]
 800b5f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b5fc:	d10f      	bne.n	800b61e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	681a      	ldr	r2, [r3, #0]
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b60c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	681a      	ldr	r2, [r3, #0]
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b61c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b628:	2b40      	cmp	r3, #64	; 0x40
 800b62a:	d007      	beq.n	800b63c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	681a      	ldr	r2, [r3, #0]
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b63a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	68db      	ldr	r3, [r3, #12]
 800b640:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b644:	d14b      	bne.n	800b6de <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	685b      	ldr	r3, [r3, #4]
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d002      	beq.n	800b654 <HAL_SPI_Transmit+0xf6>
 800b64e:	8afb      	ldrh	r3, [r7, #22]
 800b650:	2b01      	cmp	r3, #1
 800b652:	d13e      	bne.n	800b6d2 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b658:	881a      	ldrh	r2, [r3, #0]
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b664:	1c9a      	adds	r2, r3, #2
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b66e:	b29b      	uxth	r3, r3
 800b670:	3b01      	subs	r3, #1
 800b672:	b29a      	uxth	r2, r3
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800b678:	e02b      	b.n	800b6d2 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	689b      	ldr	r3, [r3, #8]
 800b680:	f003 0302 	and.w	r3, r3, #2
 800b684:	2b02      	cmp	r3, #2
 800b686:	d112      	bne.n	800b6ae <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b68c:	881a      	ldrh	r2, [r3, #0]
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b698:	1c9a      	adds	r2, r3, #2
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b6a2:	b29b      	uxth	r3, r3
 800b6a4:	3b01      	subs	r3, #1
 800b6a6:	b29a      	uxth	r2, r3
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	86da      	strh	r2, [r3, #54]	; 0x36
 800b6ac:	e011      	b.n	800b6d2 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b6ae:	f7fc fbed 	bl	8007e8c <HAL_GetTick>
 800b6b2:	4602      	mov	r2, r0
 800b6b4:	69bb      	ldr	r3, [r7, #24]
 800b6b6:	1ad3      	subs	r3, r2, r3
 800b6b8:	683a      	ldr	r2, [r7, #0]
 800b6ba:	429a      	cmp	r2, r3
 800b6bc:	d803      	bhi.n	800b6c6 <HAL_SPI_Transmit+0x168>
 800b6be:	683b      	ldr	r3, [r7, #0]
 800b6c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6c4:	d102      	bne.n	800b6cc <HAL_SPI_Transmit+0x16e>
 800b6c6:	683b      	ldr	r3, [r7, #0]
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d102      	bne.n	800b6d2 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800b6cc:	2303      	movs	r3, #3
 800b6ce:	77fb      	strb	r3, [r7, #31]
          goto error;
 800b6d0:	e074      	b.n	800b7bc <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b6d6:	b29b      	uxth	r3, r3
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d1ce      	bne.n	800b67a <HAL_SPI_Transmit+0x11c>
 800b6dc:	e04c      	b.n	800b778 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	685b      	ldr	r3, [r3, #4]
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d002      	beq.n	800b6ec <HAL_SPI_Transmit+0x18e>
 800b6e6:	8afb      	ldrh	r3, [r7, #22]
 800b6e8:	2b01      	cmp	r3, #1
 800b6ea:	d140      	bne.n	800b76e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	330c      	adds	r3, #12
 800b6f6:	7812      	ldrb	r2, [r2, #0]
 800b6f8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b6fe:	1c5a      	adds	r2, r3, #1
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b708:	b29b      	uxth	r3, r3
 800b70a:	3b01      	subs	r3, #1
 800b70c:	b29a      	uxth	r2, r3
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800b712:	e02c      	b.n	800b76e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	689b      	ldr	r3, [r3, #8]
 800b71a:	f003 0302 	and.w	r3, r3, #2
 800b71e:	2b02      	cmp	r3, #2
 800b720:	d113      	bne.n	800b74a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	330c      	adds	r3, #12
 800b72c:	7812      	ldrb	r2, [r2, #0]
 800b72e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b734:	1c5a      	adds	r2, r3, #1
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b73e:	b29b      	uxth	r3, r3
 800b740:	3b01      	subs	r3, #1
 800b742:	b29a      	uxth	r2, r3
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	86da      	strh	r2, [r3, #54]	; 0x36
 800b748:	e011      	b.n	800b76e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b74a:	f7fc fb9f 	bl	8007e8c <HAL_GetTick>
 800b74e:	4602      	mov	r2, r0
 800b750:	69bb      	ldr	r3, [r7, #24]
 800b752:	1ad3      	subs	r3, r2, r3
 800b754:	683a      	ldr	r2, [r7, #0]
 800b756:	429a      	cmp	r2, r3
 800b758:	d803      	bhi.n	800b762 <HAL_SPI_Transmit+0x204>
 800b75a:	683b      	ldr	r3, [r7, #0]
 800b75c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b760:	d102      	bne.n	800b768 <HAL_SPI_Transmit+0x20a>
 800b762:	683b      	ldr	r3, [r7, #0]
 800b764:	2b00      	cmp	r3, #0
 800b766:	d102      	bne.n	800b76e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800b768:	2303      	movs	r3, #3
 800b76a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800b76c:	e026      	b.n	800b7bc <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b772:	b29b      	uxth	r3, r3
 800b774:	2b00      	cmp	r3, #0
 800b776:	d1cd      	bne.n	800b714 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b778:	69ba      	ldr	r2, [r7, #24]
 800b77a:	6839      	ldr	r1, [r7, #0]
 800b77c:	68f8      	ldr	r0, [r7, #12]
 800b77e:	f000 fbcb 	bl	800bf18 <SPI_EndRxTxTransaction>
 800b782:	4603      	mov	r3, r0
 800b784:	2b00      	cmp	r3, #0
 800b786:	d002      	beq.n	800b78e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	2220      	movs	r2, #32
 800b78c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	689b      	ldr	r3, [r3, #8]
 800b792:	2b00      	cmp	r3, #0
 800b794:	d10a      	bne.n	800b7ac <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b796:	2300      	movs	r3, #0
 800b798:	613b      	str	r3, [r7, #16]
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	68db      	ldr	r3, [r3, #12]
 800b7a0:	613b      	str	r3, [r7, #16]
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	689b      	ldr	r3, [r3, #8]
 800b7a8:	613b      	str	r3, [r7, #16]
 800b7aa:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d002      	beq.n	800b7ba <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800b7b4:	2301      	movs	r3, #1
 800b7b6:	77fb      	strb	r3, [r7, #31]
 800b7b8:	e000      	b.n	800b7bc <HAL_SPI_Transmit+0x25e>
  }

error:
 800b7ba:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	2201      	movs	r2, #1
 800b7c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	2200      	movs	r2, #0
 800b7c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b7cc:	7ffb      	ldrb	r3, [r7, #31]
}
 800b7ce:	4618      	mov	r0, r3
 800b7d0:	3720      	adds	r7, #32
 800b7d2:	46bd      	mov	sp, r7
 800b7d4:	bd80      	pop	{r7, pc}

0800b7d6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b7d6:	b580      	push	{r7, lr}
 800b7d8:	b088      	sub	sp, #32
 800b7da:	af02      	add	r7, sp, #8
 800b7dc:	60f8      	str	r0, [r7, #12]
 800b7de:	60b9      	str	r1, [r7, #8]
 800b7e0:	603b      	str	r3, [r7, #0]
 800b7e2:	4613      	mov	r3, r2
 800b7e4:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b7e6:	2300      	movs	r3, #0
 800b7e8:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	685b      	ldr	r3, [r3, #4]
 800b7ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b7f2:	d112      	bne.n	800b81a <HAL_SPI_Receive+0x44>
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	689b      	ldr	r3, [r3, #8]
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d10e      	bne.n	800b81a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	2204      	movs	r2, #4
 800b800:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800b804:	88fa      	ldrh	r2, [r7, #6]
 800b806:	683b      	ldr	r3, [r7, #0]
 800b808:	9300      	str	r3, [sp, #0]
 800b80a:	4613      	mov	r3, r2
 800b80c:	68ba      	ldr	r2, [r7, #8]
 800b80e:	68b9      	ldr	r1, [r7, #8]
 800b810:	68f8      	ldr	r0, [r7, #12]
 800b812:	f000 f8f1 	bl	800b9f8 <HAL_SPI_TransmitReceive>
 800b816:	4603      	mov	r3, r0
 800b818:	e0ea      	b.n	800b9f0 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b820:	2b01      	cmp	r3, #1
 800b822:	d101      	bne.n	800b828 <HAL_SPI_Receive+0x52>
 800b824:	2302      	movs	r3, #2
 800b826:	e0e3      	b.n	800b9f0 <HAL_SPI_Receive+0x21a>
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	2201      	movs	r2, #1
 800b82c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b830:	f7fc fb2c 	bl	8007e8c <HAL_GetTick>
 800b834:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b83c:	b2db      	uxtb	r3, r3
 800b83e:	2b01      	cmp	r3, #1
 800b840:	d002      	beq.n	800b848 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800b842:	2302      	movs	r3, #2
 800b844:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b846:	e0ca      	b.n	800b9de <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800b848:	68bb      	ldr	r3, [r7, #8]
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d002      	beq.n	800b854 <HAL_SPI_Receive+0x7e>
 800b84e:	88fb      	ldrh	r3, [r7, #6]
 800b850:	2b00      	cmp	r3, #0
 800b852:	d102      	bne.n	800b85a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800b854:	2301      	movs	r3, #1
 800b856:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b858:	e0c1      	b.n	800b9de <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	2204      	movs	r2, #4
 800b85e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	2200      	movs	r2, #0
 800b866:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	68ba      	ldr	r2, [r7, #8]
 800b86c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	88fa      	ldrh	r2, [r7, #6]
 800b872:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	88fa      	ldrh	r2, [r7, #6]
 800b878:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	2200      	movs	r2, #0
 800b87e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800b880:	68fb      	ldr	r3, [r7, #12]
 800b882:	2200      	movs	r2, #0
 800b884:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	2200      	movs	r2, #0
 800b88a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	2200      	movs	r2, #0
 800b890:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	2200      	movs	r2, #0
 800b896:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	689b      	ldr	r3, [r3, #8]
 800b89c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b8a0:	d10f      	bne.n	800b8c2 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	681a      	ldr	r2, [r3, #0]
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b8b0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	681a      	ldr	r2, [r3, #0]
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800b8c0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b8cc:	2b40      	cmp	r3, #64	; 0x40
 800b8ce:	d007      	beq.n	800b8e0 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	681a      	ldr	r2, [r3, #0]
 800b8d6:	68fb      	ldr	r3, [r7, #12]
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b8de:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	68db      	ldr	r3, [r3, #12]
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d162      	bne.n	800b9ae <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800b8e8:	e02e      	b.n	800b948 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b8ea:	68fb      	ldr	r3, [r7, #12]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	689b      	ldr	r3, [r3, #8]
 800b8f0:	f003 0301 	and.w	r3, r3, #1
 800b8f4:	2b01      	cmp	r3, #1
 800b8f6:	d115      	bne.n	800b924 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	f103 020c 	add.w	r2, r3, #12
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b904:	7812      	ldrb	r2, [r2, #0]
 800b906:	b2d2      	uxtb	r2, r2
 800b908:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b90e:	1c5a      	adds	r2, r3, #1
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b918:	b29b      	uxth	r3, r3
 800b91a:	3b01      	subs	r3, #1
 800b91c:	b29a      	uxth	r2, r3
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b922:	e011      	b.n	800b948 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b924:	f7fc fab2 	bl	8007e8c <HAL_GetTick>
 800b928:	4602      	mov	r2, r0
 800b92a:	693b      	ldr	r3, [r7, #16]
 800b92c:	1ad3      	subs	r3, r2, r3
 800b92e:	683a      	ldr	r2, [r7, #0]
 800b930:	429a      	cmp	r2, r3
 800b932:	d803      	bhi.n	800b93c <HAL_SPI_Receive+0x166>
 800b934:	683b      	ldr	r3, [r7, #0]
 800b936:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b93a:	d102      	bne.n	800b942 <HAL_SPI_Receive+0x16c>
 800b93c:	683b      	ldr	r3, [r7, #0]
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d102      	bne.n	800b948 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800b942:	2303      	movs	r3, #3
 800b944:	75fb      	strb	r3, [r7, #23]
          goto error;
 800b946:	e04a      	b.n	800b9de <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b94c:	b29b      	uxth	r3, r3
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d1cb      	bne.n	800b8ea <HAL_SPI_Receive+0x114>
 800b952:	e031      	b.n	800b9b8 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	689b      	ldr	r3, [r3, #8]
 800b95a:	f003 0301 	and.w	r3, r3, #1
 800b95e:	2b01      	cmp	r3, #1
 800b960:	d113      	bne.n	800b98a <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	68da      	ldr	r2, [r3, #12]
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b96c:	b292      	uxth	r2, r2
 800b96e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b974:	1c9a      	adds	r2, r3, #2
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b97e:	b29b      	uxth	r3, r3
 800b980:	3b01      	subs	r3, #1
 800b982:	b29a      	uxth	r2, r3
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b988:	e011      	b.n	800b9ae <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b98a:	f7fc fa7f 	bl	8007e8c <HAL_GetTick>
 800b98e:	4602      	mov	r2, r0
 800b990:	693b      	ldr	r3, [r7, #16]
 800b992:	1ad3      	subs	r3, r2, r3
 800b994:	683a      	ldr	r2, [r7, #0]
 800b996:	429a      	cmp	r2, r3
 800b998:	d803      	bhi.n	800b9a2 <HAL_SPI_Receive+0x1cc>
 800b99a:	683b      	ldr	r3, [r7, #0]
 800b99c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9a0:	d102      	bne.n	800b9a8 <HAL_SPI_Receive+0x1d2>
 800b9a2:	683b      	ldr	r3, [r7, #0]
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d102      	bne.n	800b9ae <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800b9a8:	2303      	movs	r3, #3
 800b9aa:	75fb      	strb	r3, [r7, #23]
          goto error;
 800b9ac:	e017      	b.n	800b9de <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b9b2:	b29b      	uxth	r3, r3
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d1cd      	bne.n	800b954 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b9b8:	693a      	ldr	r2, [r7, #16]
 800b9ba:	6839      	ldr	r1, [r7, #0]
 800b9bc:	68f8      	ldr	r0, [r7, #12]
 800b9be:	f000 fa45 	bl	800be4c <SPI_EndRxTransaction>
 800b9c2:	4603      	mov	r3, r0
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d002      	beq.n	800b9ce <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	2220      	movs	r2, #32
 800b9cc:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d002      	beq.n	800b9dc <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800b9d6:	2301      	movs	r3, #1
 800b9d8:	75fb      	strb	r3, [r7, #23]
 800b9da:	e000      	b.n	800b9de <HAL_SPI_Receive+0x208>
  }

error :
 800b9dc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	2201      	movs	r2, #1
 800b9e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800b9e6:	68fb      	ldr	r3, [r7, #12]
 800b9e8:	2200      	movs	r2, #0
 800b9ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b9ee:	7dfb      	ldrb	r3, [r7, #23]
}
 800b9f0:	4618      	mov	r0, r3
 800b9f2:	3718      	adds	r7, #24
 800b9f4:	46bd      	mov	sp, r7
 800b9f6:	bd80      	pop	{r7, pc}

0800b9f8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800b9f8:	b580      	push	{r7, lr}
 800b9fa:	b08c      	sub	sp, #48	; 0x30
 800b9fc:	af00      	add	r7, sp, #0
 800b9fe:	60f8      	str	r0, [r7, #12]
 800ba00:	60b9      	str	r1, [r7, #8]
 800ba02:	607a      	str	r2, [r7, #4]
 800ba04:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800ba06:	2301      	movs	r3, #1
 800ba08:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ba16:	2b01      	cmp	r3, #1
 800ba18:	d101      	bne.n	800ba1e <HAL_SPI_TransmitReceive+0x26>
 800ba1a:	2302      	movs	r3, #2
 800ba1c:	e18a      	b.n	800bd34 <HAL_SPI_TransmitReceive+0x33c>
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	2201      	movs	r2, #1
 800ba22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ba26:	f7fc fa31 	bl	8007e8c <HAL_GetTick>
 800ba2a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ba32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	685b      	ldr	r3, [r3, #4]
 800ba3a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800ba3c:	887b      	ldrh	r3, [r7, #2]
 800ba3e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800ba40:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ba44:	2b01      	cmp	r3, #1
 800ba46:	d00f      	beq.n	800ba68 <HAL_SPI_TransmitReceive+0x70>
 800ba48:	69fb      	ldr	r3, [r7, #28]
 800ba4a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ba4e:	d107      	bne.n	800ba60 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	689b      	ldr	r3, [r3, #8]
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d103      	bne.n	800ba60 <HAL_SPI_TransmitReceive+0x68>
 800ba58:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ba5c:	2b04      	cmp	r3, #4
 800ba5e:	d003      	beq.n	800ba68 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800ba60:	2302      	movs	r3, #2
 800ba62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800ba66:	e15b      	b.n	800bd20 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800ba68:	68bb      	ldr	r3, [r7, #8]
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d005      	beq.n	800ba7a <HAL_SPI_TransmitReceive+0x82>
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	d002      	beq.n	800ba7a <HAL_SPI_TransmitReceive+0x82>
 800ba74:	887b      	ldrh	r3, [r7, #2]
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d103      	bne.n	800ba82 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800ba7a:	2301      	movs	r3, #1
 800ba7c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800ba80:	e14e      	b.n	800bd20 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ba88:	b2db      	uxtb	r3, r3
 800ba8a:	2b04      	cmp	r3, #4
 800ba8c:	d003      	beq.n	800ba96 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	2205      	movs	r2, #5
 800ba92:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	2200      	movs	r2, #0
 800ba9a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	687a      	ldr	r2, [r7, #4]
 800baa0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	887a      	ldrh	r2, [r7, #2]
 800baa6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	887a      	ldrh	r2, [r7, #2]
 800baac:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	68ba      	ldr	r2, [r7, #8]
 800bab2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	887a      	ldrh	r2, [r7, #2]
 800bab8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	887a      	ldrh	r2, [r7, #2]
 800babe:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	2200      	movs	r2, #0
 800bac4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	2200      	movs	r2, #0
 800baca:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bad6:	2b40      	cmp	r3, #64	; 0x40
 800bad8:	d007      	beq.n	800baea <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	681a      	ldr	r2, [r3, #0]
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bae8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	68db      	ldr	r3, [r3, #12]
 800baee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800baf2:	d178      	bne.n	800bbe6 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	685b      	ldr	r3, [r3, #4]
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d002      	beq.n	800bb02 <HAL_SPI_TransmitReceive+0x10a>
 800bafc:	8b7b      	ldrh	r3, [r7, #26]
 800bafe:	2b01      	cmp	r3, #1
 800bb00:	d166      	bne.n	800bbd0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bb02:	68fb      	ldr	r3, [r7, #12]
 800bb04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb06:	881a      	ldrh	r2, [r3, #0]
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb12:	1c9a      	adds	r2, r3, #2
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bb1c:	b29b      	uxth	r3, r3
 800bb1e:	3b01      	subs	r3, #1
 800bb20:	b29a      	uxth	r2, r3
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bb26:	e053      	b.n	800bbd0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	689b      	ldr	r3, [r3, #8]
 800bb2e:	f003 0302 	and.w	r3, r3, #2
 800bb32:	2b02      	cmp	r3, #2
 800bb34:	d11b      	bne.n	800bb6e <HAL_SPI_TransmitReceive+0x176>
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bb3a:	b29b      	uxth	r3, r3
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d016      	beq.n	800bb6e <HAL_SPI_TransmitReceive+0x176>
 800bb40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb42:	2b01      	cmp	r3, #1
 800bb44:	d113      	bne.n	800bb6e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb4a:	881a      	ldrh	r2, [r3, #0]
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb56:	1c9a      	adds	r2, r3, #2
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bb60:	b29b      	uxth	r3, r3
 800bb62:	3b01      	subs	r3, #1
 800bb64:	b29a      	uxth	r2, r3
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800bb6a:	2300      	movs	r3, #0
 800bb6c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	689b      	ldr	r3, [r3, #8]
 800bb74:	f003 0301 	and.w	r3, r3, #1
 800bb78:	2b01      	cmp	r3, #1
 800bb7a:	d119      	bne.n	800bbb0 <HAL_SPI_TransmitReceive+0x1b8>
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bb80:	b29b      	uxth	r3, r3
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d014      	beq.n	800bbb0 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	68da      	ldr	r2, [r3, #12]
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb90:	b292      	uxth	r2, r2
 800bb92:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb98:	1c9a      	adds	r2, r3, #2
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bba2:	b29b      	uxth	r3, r3
 800bba4:	3b01      	subs	r3, #1
 800bba6:	b29a      	uxth	r2, r3
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800bbac:	2301      	movs	r3, #1
 800bbae:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800bbb0:	f7fc f96c 	bl	8007e8c <HAL_GetTick>
 800bbb4:	4602      	mov	r2, r0
 800bbb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbb8:	1ad3      	subs	r3, r2, r3
 800bbba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bbbc:	429a      	cmp	r2, r3
 800bbbe:	d807      	bhi.n	800bbd0 <HAL_SPI_TransmitReceive+0x1d8>
 800bbc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbc6:	d003      	beq.n	800bbd0 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800bbc8:	2303      	movs	r3, #3
 800bbca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800bbce:	e0a7      	b.n	800bd20 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bbd4:	b29b      	uxth	r3, r3
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d1a6      	bne.n	800bb28 <HAL_SPI_TransmitReceive+0x130>
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bbde:	b29b      	uxth	r3, r3
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d1a1      	bne.n	800bb28 <HAL_SPI_TransmitReceive+0x130>
 800bbe4:	e07c      	b.n	800bce0 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	685b      	ldr	r3, [r3, #4]
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d002      	beq.n	800bbf4 <HAL_SPI_TransmitReceive+0x1fc>
 800bbee:	8b7b      	ldrh	r3, [r7, #26]
 800bbf0:	2b01      	cmp	r3, #1
 800bbf2:	d16b      	bne.n	800bccc <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	330c      	adds	r3, #12
 800bbfe:	7812      	ldrb	r2, [r2, #0]
 800bc00:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc06:	1c5a      	adds	r2, r3, #1
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800bc0c:	68fb      	ldr	r3, [r7, #12]
 800bc0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bc10:	b29b      	uxth	r3, r3
 800bc12:	3b01      	subs	r3, #1
 800bc14:	b29a      	uxth	r2, r3
 800bc16:	68fb      	ldr	r3, [r7, #12]
 800bc18:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bc1a:	e057      	b.n	800bccc <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	689b      	ldr	r3, [r3, #8]
 800bc22:	f003 0302 	and.w	r3, r3, #2
 800bc26:	2b02      	cmp	r3, #2
 800bc28:	d11c      	bne.n	800bc64 <HAL_SPI_TransmitReceive+0x26c>
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bc2e:	b29b      	uxth	r3, r3
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	d017      	beq.n	800bc64 <HAL_SPI_TransmitReceive+0x26c>
 800bc34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc36:	2b01      	cmp	r3, #1
 800bc38:	d114      	bne.n	800bc64 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bc3e:	68fb      	ldr	r3, [r7, #12]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	330c      	adds	r3, #12
 800bc44:	7812      	ldrb	r2, [r2, #0]
 800bc46:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc4c:	1c5a      	adds	r2, r3, #1
 800bc4e:	68fb      	ldr	r3, [r7, #12]
 800bc50:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bc56:	b29b      	uxth	r3, r3
 800bc58:	3b01      	subs	r3, #1
 800bc5a:	b29a      	uxth	r2, r3
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800bc60:	2300      	movs	r3, #0
 800bc62:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	689b      	ldr	r3, [r3, #8]
 800bc6a:	f003 0301 	and.w	r3, r3, #1
 800bc6e:	2b01      	cmp	r3, #1
 800bc70:	d119      	bne.n	800bca6 <HAL_SPI_TransmitReceive+0x2ae>
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bc76:	b29b      	uxth	r3, r3
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	d014      	beq.n	800bca6 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	68da      	ldr	r2, [r3, #12]
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc86:	b2d2      	uxtb	r2, r2
 800bc88:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc8e:	1c5a      	adds	r2, r3, #1
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bc98:	b29b      	uxth	r3, r3
 800bc9a:	3b01      	subs	r3, #1
 800bc9c:	b29a      	uxth	r2, r3
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800bca2:	2301      	movs	r3, #1
 800bca4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800bca6:	f7fc f8f1 	bl	8007e8c <HAL_GetTick>
 800bcaa:	4602      	mov	r2, r0
 800bcac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcae:	1ad3      	subs	r3, r2, r3
 800bcb0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bcb2:	429a      	cmp	r2, r3
 800bcb4:	d803      	bhi.n	800bcbe <HAL_SPI_TransmitReceive+0x2c6>
 800bcb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bcb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcbc:	d102      	bne.n	800bcc4 <HAL_SPI_TransmitReceive+0x2cc>
 800bcbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d103      	bne.n	800bccc <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800bcc4:	2303      	movs	r3, #3
 800bcc6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800bcca:	e029      	b.n	800bd20 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bcd0:	b29b      	uxth	r3, r3
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d1a2      	bne.n	800bc1c <HAL_SPI_TransmitReceive+0x224>
 800bcd6:	68fb      	ldr	r3, [r7, #12]
 800bcd8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bcda:	b29b      	uxth	r3, r3
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d19d      	bne.n	800bc1c <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bce0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bce2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800bce4:	68f8      	ldr	r0, [r7, #12]
 800bce6:	f000 f917 	bl	800bf18 <SPI_EndRxTxTransaction>
 800bcea:	4603      	mov	r3, r0
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	d006      	beq.n	800bcfe <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800bcf0:	2301      	movs	r3, #1
 800bcf2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	2220      	movs	r2, #32
 800bcfa:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800bcfc:	e010      	b.n	800bd20 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	689b      	ldr	r3, [r3, #8]
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d10b      	bne.n	800bd1e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bd06:	2300      	movs	r3, #0
 800bd08:	617b      	str	r3, [r7, #20]
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	68db      	ldr	r3, [r3, #12]
 800bd10:	617b      	str	r3, [r7, #20]
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	689b      	ldr	r3, [r3, #8]
 800bd18:	617b      	str	r3, [r7, #20]
 800bd1a:	697b      	ldr	r3, [r7, #20]
 800bd1c:	e000      	b.n	800bd20 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800bd1e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	2201      	movs	r2, #1
 800bd24:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	2200      	movs	r2, #0
 800bd2c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800bd30:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800bd34:	4618      	mov	r0, r3
 800bd36:	3730      	adds	r7, #48	; 0x30
 800bd38:	46bd      	mov	sp, r7
 800bd3a:	bd80      	pop	{r7, pc}

0800bd3c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800bd3c:	b580      	push	{r7, lr}
 800bd3e:	b088      	sub	sp, #32
 800bd40:	af00      	add	r7, sp, #0
 800bd42:	60f8      	str	r0, [r7, #12]
 800bd44:	60b9      	str	r1, [r7, #8]
 800bd46:	603b      	str	r3, [r7, #0]
 800bd48:	4613      	mov	r3, r2
 800bd4a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800bd4c:	f7fc f89e 	bl	8007e8c <HAL_GetTick>
 800bd50:	4602      	mov	r2, r0
 800bd52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd54:	1a9b      	subs	r3, r3, r2
 800bd56:	683a      	ldr	r2, [r7, #0]
 800bd58:	4413      	add	r3, r2
 800bd5a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800bd5c:	f7fc f896 	bl	8007e8c <HAL_GetTick>
 800bd60:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800bd62:	4b39      	ldr	r3, [pc, #228]	; (800be48 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	015b      	lsls	r3, r3, #5
 800bd68:	0d1b      	lsrs	r3, r3, #20
 800bd6a:	69fa      	ldr	r2, [r7, #28]
 800bd6c:	fb02 f303 	mul.w	r3, r2, r3
 800bd70:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800bd72:	e054      	b.n	800be1e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800bd74:	683b      	ldr	r3, [r7, #0]
 800bd76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd7a:	d050      	beq.n	800be1e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800bd7c:	f7fc f886 	bl	8007e8c <HAL_GetTick>
 800bd80:	4602      	mov	r2, r0
 800bd82:	69bb      	ldr	r3, [r7, #24]
 800bd84:	1ad3      	subs	r3, r2, r3
 800bd86:	69fa      	ldr	r2, [r7, #28]
 800bd88:	429a      	cmp	r2, r3
 800bd8a:	d902      	bls.n	800bd92 <SPI_WaitFlagStateUntilTimeout+0x56>
 800bd8c:	69fb      	ldr	r3, [r7, #28]
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	d13d      	bne.n	800be0e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	685a      	ldr	r2, [r3, #4]
 800bd98:	68fb      	ldr	r3, [r7, #12]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800bda0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	685b      	ldr	r3, [r3, #4]
 800bda6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bdaa:	d111      	bne.n	800bdd0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	689b      	ldr	r3, [r3, #8]
 800bdb0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bdb4:	d004      	beq.n	800bdc0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	689b      	ldr	r3, [r3, #8]
 800bdba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bdbe:	d107      	bne.n	800bdd0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	681a      	ldr	r2, [r3, #0]
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bdce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bdd4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bdd8:	d10f      	bne.n	800bdfa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	681a      	ldr	r2, [r3, #0]
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800bde8:	601a      	str	r2, [r3, #0]
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	681a      	ldr	r2, [r3, #0]
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800bdf8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	2201      	movs	r2, #1
 800bdfe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	2200      	movs	r2, #0
 800be06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800be0a:	2303      	movs	r3, #3
 800be0c:	e017      	b.n	800be3e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800be0e:	697b      	ldr	r3, [r7, #20]
 800be10:	2b00      	cmp	r3, #0
 800be12:	d101      	bne.n	800be18 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800be14:	2300      	movs	r3, #0
 800be16:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800be18:	697b      	ldr	r3, [r7, #20]
 800be1a:	3b01      	subs	r3, #1
 800be1c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	689a      	ldr	r2, [r3, #8]
 800be24:	68bb      	ldr	r3, [r7, #8]
 800be26:	4013      	ands	r3, r2
 800be28:	68ba      	ldr	r2, [r7, #8]
 800be2a:	429a      	cmp	r2, r3
 800be2c:	bf0c      	ite	eq
 800be2e:	2301      	moveq	r3, #1
 800be30:	2300      	movne	r3, #0
 800be32:	b2db      	uxtb	r3, r3
 800be34:	461a      	mov	r2, r3
 800be36:	79fb      	ldrb	r3, [r7, #7]
 800be38:	429a      	cmp	r2, r3
 800be3a:	d19b      	bne.n	800bd74 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800be3c:	2300      	movs	r3, #0
}
 800be3e:	4618      	mov	r0, r3
 800be40:	3720      	adds	r7, #32
 800be42:	46bd      	mov	sp, r7
 800be44:	bd80      	pop	{r7, pc}
 800be46:	bf00      	nop
 800be48:	20000004 	.word	0x20000004

0800be4c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800be4c:	b580      	push	{r7, lr}
 800be4e:	b086      	sub	sp, #24
 800be50:	af02      	add	r7, sp, #8
 800be52:	60f8      	str	r0, [r7, #12]
 800be54:	60b9      	str	r1, [r7, #8]
 800be56:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	685b      	ldr	r3, [r3, #4]
 800be5c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800be60:	d111      	bne.n	800be86 <SPI_EndRxTransaction+0x3a>
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	689b      	ldr	r3, [r3, #8]
 800be66:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800be6a:	d004      	beq.n	800be76 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	689b      	ldr	r3, [r3, #8]
 800be70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800be74:	d107      	bne.n	800be86 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	681a      	ldr	r2, [r3, #0]
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800be84:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	685b      	ldr	r3, [r3, #4]
 800be8a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800be8e:	d12a      	bne.n	800bee6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	689b      	ldr	r3, [r3, #8]
 800be94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800be98:	d012      	beq.n	800bec0 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	9300      	str	r3, [sp, #0]
 800be9e:	68bb      	ldr	r3, [r7, #8]
 800bea0:	2200      	movs	r2, #0
 800bea2:	2180      	movs	r1, #128	; 0x80
 800bea4:	68f8      	ldr	r0, [r7, #12]
 800bea6:	f7ff ff49 	bl	800bd3c <SPI_WaitFlagStateUntilTimeout>
 800beaa:	4603      	mov	r3, r0
 800beac:	2b00      	cmp	r3, #0
 800beae:	d02d      	beq.n	800bf0c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800beb4:	f043 0220 	orr.w	r2, r3, #32
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800bebc:	2303      	movs	r3, #3
 800bebe:	e026      	b.n	800bf0e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	9300      	str	r3, [sp, #0]
 800bec4:	68bb      	ldr	r3, [r7, #8]
 800bec6:	2200      	movs	r2, #0
 800bec8:	2101      	movs	r1, #1
 800beca:	68f8      	ldr	r0, [r7, #12]
 800becc:	f7ff ff36 	bl	800bd3c <SPI_WaitFlagStateUntilTimeout>
 800bed0:	4603      	mov	r3, r0
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d01a      	beq.n	800bf0c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bed6:	68fb      	ldr	r3, [r7, #12]
 800bed8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800beda:	f043 0220 	orr.w	r2, r3, #32
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800bee2:	2303      	movs	r3, #3
 800bee4:	e013      	b.n	800bf0e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	9300      	str	r3, [sp, #0]
 800beea:	68bb      	ldr	r3, [r7, #8]
 800beec:	2200      	movs	r2, #0
 800beee:	2101      	movs	r1, #1
 800bef0:	68f8      	ldr	r0, [r7, #12]
 800bef2:	f7ff ff23 	bl	800bd3c <SPI_WaitFlagStateUntilTimeout>
 800bef6:	4603      	mov	r3, r0
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d007      	beq.n	800bf0c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf00:	f043 0220 	orr.w	r2, r3, #32
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800bf08:	2303      	movs	r3, #3
 800bf0a:	e000      	b.n	800bf0e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800bf0c:	2300      	movs	r3, #0
}
 800bf0e:	4618      	mov	r0, r3
 800bf10:	3710      	adds	r7, #16
 800bf12:	46bd      	mov	sp, r7
 800bf14:	bd80      	pop	{r7, pc}
	...

0800bf18 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800bf18:	b580      	push	{r7, lr}
 800bf1a:	b088      	sub	sp, #32
 800bf1c:	af02      	add	r7, sp, #8
 800bf1e:	60f8      	str	r0, [r7, #12]
 800bf20:	60b9      	str	r1, [r7, #8]
 800bf22:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800bf24:	4b1b      	ldr	r3, [pc, #108]	; (800bf94 <SPI_EndRxTxTransaction+0x7c>)
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	4a1b      	ldr	r2, [pc, #108]	; (800bf98 <SPI_EndRxTxTransaction+0x80>)
 800bf2a:	fba2 2303 	umull	r2, r3, r2, r3
 800bf2e:	0d5b      	lsrs	r3, r3, #21
 800bf30:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800bf34:	fb02 f303 	mul.w	r3, r2, r3
 800bf38:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	685b      	ldr	r3, [r3, #4]
 800bf3e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bf42:	d112      	bne.n	800bf6a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	9300      	str	r3, [sp, #0]
 800bf48:	68bb      	ldr	r3, [r7, #8]
 800bf4a:	2200      	movs	r2, #0
 800bf4c:	2180      	movs	r1, #128	; 0x80
 800bf4e:	68f8      	ldr	r0, [r7, #12]
 800bf50:	f7ff fef4 	bl	800bd3c <SPI_WaitFlagStateUntilTimeout>
 800bf54:	4603      	mov	r3, r0
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d016      	beq.n	800bf88 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf5e:	f043 0220 	orr.w	r2, r3, #32
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800bf66:	2303      	movs	r3, #3
 800bf68:	e00f      	b.n	800bf8a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800bf6a:	697b      	ldr	r3, [r7, #20]
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d00a      	beq.n	800bf86 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800bf70:	697b      	ldr	r3, [r7, #20]
 800bf72:	3b01      	subs	r3, #1
 800bf74:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	689b      	ldr	r3, [r3, #8]
 800bf7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bf80:	2b80      	cmp	r3, #128	; 0x80
 800bf82:	d0f2      	beq.n	800bf6a <SPI_EndRxTxTransaction+0x52>
 800bf84:	e000      	b.n	800bf88 <SPI_EndRxTxTransaction+0x70>
        break;
 800bf86:	bf00      	nop
  }

  return HAL_OK;
 800bf88:	2300      	movs	r3, #0
}
 800bf8a:	4618      	mov	r0, r3
 800bf8c:	3718      	adds	r7, #24
 800bf8e:	46bd      	mov	sp, r7
 800bf90:	bd80      	pop	{r7, pc}
 800bf92:	bf00      	nop
 800bf94:	20000004 	.word	0x20000004
 800bf98:	165e9f81 	.word	0x165e9f81

0800bf9c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800bf9c:	b580      	push	{r7, lr}
 800bf9e:	b082      	sub	sp, #8
 800bfa0:	af00      	add	r7, sp, #0
 800bfa2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d101      	bne.n	800bfae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800bfaa:	2301      	movs	r3, #1
 800bfac:	e041      	b.n	800c032 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bfb4:	b2db      	uxtb	r3, r3
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d106      	bne.n	800bfc8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	2200      	movs	r2, #0
 800bfbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800bfc2:	6878      	ldr	r0, [r7, #4]
 800bfc4:	f000 f839 	bl	800c03a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	2202      	movs	r2, #2
 800bfcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	681a      	ldr	r2, [r3, #0]
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	3304      	adds	r3, #4
 800bfd8:	4619      	mov	r1, r3
 800bfda:	4610      	mov	r0, r2
 800bfdc:	f000 faea 	bl	800c5b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	2201      	movs	r2, #1
 800bfe4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	2201      	movs	r2, #1
 800bfec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	2201      	movs	r2, #1
 800bff4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	2201      	movs	r2, #1
 800bffc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	2201      	movs	r2, #1
 800c004:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	2201      	movs	r2, #1
 800c00c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	2201      	movs	r2, #1
 800c014:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	2201      	movs	r2, #1
 800c01c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	2201      	movs	r2, #1
 800c024:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	2201      	movs	r2, #1
 800c02c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c030:	2300      	movs	r3, #0
}
 800c032:	4618      	mov	r0, r3
 800c034:	3708      	adds	r7, #8
 800c036:	46bd      	mov	sp, r7
 800c038:	bd80      	pop	{r7, pc}

0800c03a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800c03a:	b480      	push	{r7}
 800c03c:	b083      	sub	sp, #12
 800c03e:	af00      	add	r7, sp, #0
 800c040:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800c042:	bf00      	nop
 800c044:	370c      	adds	r7, #12
 800c046:	46bd      	mov	sp, r7
 800c048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c04c:	4770      	bx	lr
	...

0800c050 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c050:	b480      	push	{r7}
 800c052:	b085      	sub	sp, #20
 800c054:	af00      	add	r7, sp, #0
 800c056:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c05e:	b2db      	uxtb	r3, r3
 800c060:	2b01      	cmp	r3, #1
 800c062:	d001      	beq.n	800c068 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800c064:	2301      	movs	r3, #1
 800c066:	e04e      	b.n	800c106 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	2202      	movs	r2, #2
 800c06c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	68da      	ldr	r2, [r3, #12]
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	f042 0201 	orr.w	r2, r2, #1
 800c07e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	681b      	ldr	r3, [r3, #0]
 800c084:	4a23      	ldr	r2, [pc, #140]	; (800c114 <HAL_TIM_Base_Start_IT+0xc4>)
 800c086:	4293      	cmp	r3, r2
 800c088:	d022      	beq.n	800c0d0 <HAL_TIM_Base_Start_IT+0x80>
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c092:	d01d      	beq.n	800c0d0 <HAL_TIM_Base_Start_IT+0x80>
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	4a1f      	ldr	r2, [pc, #124]	; (800c118 <HAL_TIM_Base_Start_IT+0xc8>)
 800c09a:	4293      	cmp	r3, r2
 800c09c:	d018      	beq.n	800c0d0 <HAL_TIM_Base_Start_IT+0x80>
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	4a1e      	ldr	r2, [pc, #120]	; (800c11c <HAL_TIM_Base_Start_IT+0xcc>)
 800c0a4:	4293      	cmp	r3, r2
 800c0a6:	d013      	beq.n	800c0d0 <HAL_TIM_Base_Start_IT+0x80>
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	4a1c      	ldr	r2, [pc, #112]	; (800c120 <HAL_TIM_Base_Start_IT+0xd0>)
 800c0ae:	4293      	cmp	r3, r2
 800c0b0:	d00e      	beq.n	800c0d0 <HAL_TIM_Base_Start_IT+0x80>
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	4a1b      	ldr	r2, [pc, #108]	; (800c124 <HAL_TIM_Base_Start_IT+0xd4>)
 800c0b8:	4293      	cmp	r3, r2
 800c0ba:	d009      	beq.n	800c0d0 <HAL_TIM_Base_Start_IT+0x80>
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	4a19      	ldr	r2, [pc, #100]	; (800c128 <HAL_TIM_Base_Start_IT+0xd8>)
 800c0c2:	4293      	cmp	r3, r2
 800c0c4:	d004      	beq.n	800c0d0 <HAL_TIM_Base_Start_IT+0x80>
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	4a18      	ldr	r2, [pc, #96]	; (800c12c <HAL_TIM_Base_Start_IT+0xdc>)
 800c0cc:	4293      	cmp	r3, r2
 800c0ce:	d111      	bne.n	800c0f4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	689b      	ldr	r3, [r3, #8]
 800c0d6:	f003 0307 	and.w	r3, r3, #7
 800c0da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	2b06      	cmp	r3, #6
 800c0e0:	d010      	beq.n	800c104 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	681a      	ldr	r2, [r3, #0]
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	681b      	ldr	r3, [r3, #0]
 800c0ec:	f042 0201 	orr.w	r2, r2, #1
 800c0f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c0f2:	e007      	b.n	800c104 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	681a      	ldr	r2, [r3, #0]
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	f042 0201 	orr.w	r2, r2, #1
 800c102:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c104:	2300      	movs	r3, #0
}
 800c106:	4618      	mov	r0, r3
 800c108:	3714      	adds	r7, #20
 800c10a:	46bd      	mov	sp, r7
 800c10c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c110:	4770      	bx	lr
 800c112:	bf00      	nop
 800c114:	40010000 	.word	0x40010000
 800c118:	40000400 	.word	0x40000400
 800c11c:	40000800 	.word	0x40000800
 800c120:	40000c00 	.word	0x40000c00
 800c124:	40010400 	.word	0x40010400
 800c128:	40014000 	.word	0x40014000
 800c12c:	40001800 	.word	0x40001800

0800c130 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c130:	b580      	push	{r7, lr}
 800c132:	b082      	sub	sp, #8
 800c134:	af00      	add	r7, sp, #0
 800c136:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d101      	bne.n	800c142 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c13e:	2301      	movs	r3, #1
 800c140:	e041      	b.n	800c1c6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c148:	b2db      	uxtb	r3, r3
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d106      	bne.n	800c15c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	2200      	movs	r2, #0
 800c152:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c156:	6878      	ldr	r0, [r7, #4]
 800c158:	f7f6 fdf0 	bl	8002d3c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	2202      	movs	r2, #2
 800c160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	681a      	ldr	r2, [r3, #0]
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	3304      	adds	r3, #4
 800c16c:	4619      	mov	r1, r3
 800c16e:	4610      	mov	r0, r2
 800c170:	f000 fa20 	bl	800c5b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	2201      	movs	r2, #1
 800c178:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	2201      	movs	r2, #1
 800c180:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	2201      	movs	r2, #1
 800c188:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	2201      	movs	r2, #1
 800c190:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	2201      	movs	r2, #1
 800c198:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	2201      	movs	r2, #1
 800c1a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	2201      	movs	r2, #1
 800c1a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	2201      	movs	r2, #1
 800c1b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	2201      	movs	r2, #1
 800c1b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	2201      	movs	r2, #1
 800c1c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c1c4:	2300      	movs	r3, #0
}
 800c1c6:	4618      	mov	r0, r3
 800c1c8:	3708      	adds	r7, #8
 800c1ca:	46bd      	mov	sp, r7
 800c1cc:	bd80      	pop	{r7, pc}

0800c1ce <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c1ce:	b580      	push	{r7, lr}
 800c1d0:	b082      	sub	sp, #8
 800c1d2:	af00      	add	r7, sp, #0
 800c1d4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	691b      	ldr	r3, [r3, #16]
 800c1dc:	f003 0302 	and.w	r3, r3, #2
 800c1e0:	2b02      	cmp	r3, #2
 800c1e2:	d122      	bne.n	800c22a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	68db      	ldr	r3, [r3, #12]
 800c1ea:	f003 0302 	and.w	r3, r3, #2
 800c1ee:	2b02      	cmp	r3, #2
 800c1f0:	d11b      	bne.n	800c22a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	f06f 0202 	mvn.w	r2, #2
 800c1fa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	2201      	movs	r2, #1
 800c200:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	699b      	ldr	r3, [r3, #24]
 800c208:	f003 0303 	and.w	r3, r3, #3
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d003      	beq.n	800c218 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c210:	6878      	ldr	r0, [r7, #4]
 800c212:	f000 f9b1 	bl	800c578 <HAL_TIM_IC_CaptureCallback>
 800c216:	e005      	b.n	800c224 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c218:	6878      	ldr	r0, [r7, #4]
 800c21a:	f000 f9a3 	bl	800c564 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c21e:	6878      	ldr	r0, [r7, #4]
 800c220:	f000 f9b4 	bl	800c58c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	2200      	movs	r2, #0
 800c228:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	691b      	ldr	r3, [r3, #16]
 800c230:	f003 0304 	and.w	r3, r3, #4
 800c234:	2b04      	cmp	r3, #4
 800c236:	d122      	bne.n	800c27e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	68db      	ldr	r3, [r3, #12]
 800c23e:	f003 0304 	and.w	r3, r3, #4
 800c242:	2b04      	cmp	r3, #4
 800c244:	d11b      	bne.n	800c27e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	f06f 0204 	mvn.w	r2, #4
 800c24e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	2202      	movs	r2, #2
 800c254:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	699b      	ldr	r3, [r3, #24]
 800c25c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c260:	2b00      	cmp	r3, #0
 800c262:	d003      	beq.n	800c26c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c264:	6878      	ldr	r0, [r7, #4]
 800c266:	f000 f987 	bl	800c578 <HAL_TIM_IC_CaptureCallback>
 800c26a:	e005      	b.n	800c278 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c26c:	6878      	ldr	r0, [r7, #4]
 800c26e:	f000 f979 	bl	800c564 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c272:	6878      	ldr	r0, [r7, #4]
 800c274:	f000 f98a 	bl	800c58c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	2200      	movs	r2, #0
 800c27c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	691b      	ldr	r3, [r3, #16]
 800c284:	f003 0308 	and.w	r3, r3, #8
 800c288:	2b08      	cmp	r3, #8
 800c28a:	d122      	bne.n	800c2d2 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	68db      	ldr	r3, [r3, #12]
 800c292:	f003 0308 	and.w	r3, r3, #8
 800c296:	2b08      	cmp	r3, #8
 800c298:	d11b      	bne.n	800c2d2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	f06f 0208 	mvn.w	r2, #8
 800c2a2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	2204      	movs	r2, #4
 800c2a8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	69db      	ldr	r3, [r3, #28]
 800c2b0:	f003 0303 	and.w	r3, r3, #3
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d003      	beq.n	800c2c0 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c2b8:	6878      	ldr	r0, [r7, #4]
 800c2ba:	f000 f95d 	bl	800c578 <HAL_TIM_IC_CaptureCallback>
 800c2be:	e005      	b.n	800c2cc <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c2c0:	6878      	ldr	r0, [r7, #4]
 800c2c2:	f000 f94f 	bl	800c564 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c2c6:	6878      	ldr	r0, [r7, #4]
 800c2c8:	f000 f960 	bl	800c58c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	2200      	movs	r2, #0
 800c2d0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	691b      	ldr	r3, [r3, #16]
 800c2d8:	f003 0310 	and.w	r3, r3, #16
 800c2dc:	2b10      	cmp	r3, #16
 800c2de:	d122      	bne.n	800c326 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	68db      	ldr	r3, [r3, #12]
 800c2e6:	f003 0310 	and.w	r3, r3, #16
 800c2ea:	2b10      	cmp	r3, #16
 800c2ec:	d11b      	bne.n	800c326 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	f06f 0210 	mvn.w	r2, #16
 800c2f6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	2208      	movs	r2, #8
 800c2fc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	69db      	ldr	r3, [r3, #28]
 800c304:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d003      	beq.n	800c314 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c30c:	6878      	ldr	r0, [r7, #4]
 800c30e:	f000 f933 	bl	800c578 <HAL_TIM_IC_CaptureCallback>
 800c312:	e005      	b.n	800c320 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c314:	6878      	ldr	r0, [r7, #4]
 800c316:	f000 f925 	bl	800c564 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c31a:	6878      	ldr	r0, [r7, #4]
 800c31c:	f000 f936 	bl	800c58c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	2200      	movs	r2, #0
 800c324:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	691b      	ldr	r3, [r3, #16]
 800c32c:	f003 0301 	and.w	r3, r3, #1
 800c330:	2b01      	cmp	r3, #1
 800c332:	d10e      	bne.n	800c352 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	68db      	ldr	r3, [r3, #12]
 800c33a:	f003 0301 	and.w	r3, r3, #1
 800c33e:	2b01      	cmp	r3, #1
 800c340:	d107      	bne.n	800c352 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	681b      	ldr	r3, [r3, #0]
 800c346:	f06f 0201 	mvn.w	r2, #1
 800c34a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c34c:	6878      	ldr	r0, [r7, #4]
 800c34e:	f7f6 faad 	bl	80028ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	691b      	ldr	r3, [r3, #16]
 800c358:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c35c:	2b80      	cmp	r3, #128	; 0x80
 800c35e:	d10e      	bne.n	800c37e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	681b      	ldr	r3, [r3, #0]
 800c364:	68db      	ldr	r3, [r3, #12]
 800c366:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c36a:	2b80      	cmp	r3, #128	; 0x80
 800c36c:	d107      	bne.n	800c37e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c376:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c378:	6878      	ldr	r0, [r7, #4]
 800c37a:	f000 fbf1 	bl	800cb60 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	691b      	ldr	r3, [r3, #16]
 800c384:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c388:	2b40      	cmp	r3, #64	; 0x40
 800c38a:	d10e      	bne.n	800c3aa <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	68db      	ldr	r3, [r3, #12]
 800c392:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c396:	2b40      	cmp	r3, #64	; 0x40
 800c398:	d107      	bne.n	800c3aa <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	681b      	ldr	r3, [r3, #0]
 800c39e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c3a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c3a4:	6878      	ldr	r0, [r7, #4]
 800c3a6:	f000 f8fb 	bl	800c5a0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	691b      	ldr	r3, [r3, #16]
 800c3b0:	f003 0320 	and.w	r3, r3, #32
 800c3b4:	2b20      	cmp	r3, #32
 800c3b6:	d10e      	bne.n	800c3d6 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	68db      	ldr	r3, [r3, #12]
 800c3be:	f003 0320 	and.w	r3, r3, #32
 800c3c2:	2b20      	cmp	r3, #32
 800c3c4:	d107      	bne.n	800c3d6 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	681b      	ldr	r3, [r3, #0]
 800c3ca:	f06f 0220 	mvn.w	r2, #32
 800c3ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c3d0:	6878      	ldr	r0, [r7, #4]
 800c3d2:	f000 fbbb 	bl	800cb4c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c3d6:	bf00      	nop
 800c3d8:	3708      	adds	r7, #8
 800c3da:	46bd      	mov	sp, r7
 800c3dc:	bd80      	pop	{r7, pc}
	...

0800c3e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c3e0:	b580      	push	{r7, lr}
 800c3e2:	b086      	sub	sp, #24
 800c3e4:	af00      	add	r7, sp, #0
 800c3e6:	60f8      	str	r0, [r7, #12]
 800c3e8:	60b9      	str	r1, [r7, #8]
 800c3ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c3ec:	2300      	movs	r3, #0
 800c3ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c3f6:	2b01      	cmp	r3, #1
 800c3f8:	d101      	bne.n	800c3fe <HAL_TIM_PWM_ConfigChannel+0x1e>
 800c3fa:	2302      	movs	r3, #2
 800c3fc:	e0ae      	b.n	800c55c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	2201      	movs	r2, #1
 800c402:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	2b0c      	cmp	r3, #12
 800c40a:	f200 809f 	bhi.w	800c54c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800c40e:	a201      	add	r2, pc, #4	; (adr r2, 800c414 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800c410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c414:	0800c449 	.word	0x0800c449
 800c418:	0800c54d 	.word	0x0800c54d
 800c41c:	0800c54d 	.word	0x0800c54d
 800c420:	0800c54d 	.word	0x0800c54d
 800c424:	0800c489 	.word	0x0800c489
 800c428:	0800c54d 	.word	0x0800c54d
 800c42c:	0800c54d 	.word	0x0800c54d
 800c430:	0800c54d 	.word	0x0800c54d
 800c434:	0800c4cb 	.word	0x0800c4cb
 800c438:	0800c54d 	.word	0x0800c54d
 800c43c:	0800c54d 	.word	0x0800c54d
 800c440:	0800c54d 	.word	0x0800c54d
 800c444:	0800c50b 	.word	0x0800c50b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c448:	68fb      	ldr	r3, [r7, #12]
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	68b9      	ldr	r1, [r7, #8]
 800c44e:	4618      	mov	r0, r3
 800c450:	f000 f950 	bl	800c6f4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	699a      	ldr	r2, [r3, #24]
 800c45a:	68fb      	ldr	r3, [r7, #12]
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	f042 0208 	orr.w	r2, r2, #8
 800c462:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	699a      	ldr	r2, [r3, #24]
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	f022 0204 	bic.w	r2, r2, #4
 800c472:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	6999      	ldr	r1, [r3, #24]
 800c47a:	68bb      	ldr	r3, [r7, #8]
 800c47c:	691a      	ldr	r2, [r3, #16]
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	430a      	orrs	r2, r1
 800c484:	619a      	str	r2, [r3, #24]
      break;
 800c486:	e064      	b.n	800c552 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	68b9      	ldr	r1, [r7, #8]
 800c48e:	4618      	mov	r0, r3
 800c490:	f000 f9a0 	bl	800c7d4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c494:	68fb      	ldr	r3, [r7, #12]
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	699a      	ldr	r2, [r3, #24]
 800c49a:	68fb      	ldr	r3, [r7, #12]
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c4a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	699a      	ldr	r2, [r3, #24]
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c4b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	6999      	ldr	r1, [r3, #24]
 800c4ba:	68bb      	ldr	r3, [r7, #8]
 800c4bc:	691b      	ldr	r3, [r3, #16]
 800c4be:	021a      	lsls	r2, r3, #8
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	430a      	orrs	r2, r1
 800c4c6:	619a      	str	r2, [r3, #24]
      break;
 800c4c8:	e043      	b.n	800c552 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c4ca:	68fb      	ldr	r3, [r7, #12]
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	68b9      	ldr	r1, [r7, #8]
 800c4d0:	4618      	mov	r0, r3
 800c4d2:	f000 f9f5 	bl	800c8c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c4d6:	68fb      	ldr	r3, [r7, #12]
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	69da      	ldr	r2, [r3, #28]
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	f042 0208 	orr.w	r2, r2, #8
 800c4e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c4e6:	68fb      	ldr	r3, [r7, #12]
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	69da      	ldr	r2, [r3, #28]
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	f022 0204 	bic.w	r2, r2, #4
 800c4f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c4f6:	68fb      	ldr	r3, [r7, #12]
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	69d9      	ldr	r1, [r3, #28]
 800c4fc:	68bb      	ldr	r3, [r7, #8]
 800c4fe:	691a      	ldr	r2, [r3, #16]
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	430a      	orrs	r2, r1
 800c506:	61da      	str	r2, [r3, #28]
      break;
 800c508:	e023      	b.n	800c552 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c50a:	68fb      	ldr	r3, [r7, #12]
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	68b9      	ldr	r1, [r7, #8]
 800c510:	4618      	mov	r0, r3
 800c512:	f000 fa49 	bl	800c9a8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c516:	68fb      	ldr	r3, [r7, #12]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	69da      	ldr	r2, [r3, #28]
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c524:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c526:	68fb      	ldr	r3, [r7, #12]
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	69da      	ldr	r2, [r3, #28]
 800c52c:	68fb      	ldr	r3, [r7, #12]
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c534:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	69d9      	ldr	r1, [r3, #28]
 800c53c:	68bb      	ldr	r3, [r7, #8]
 800c53e:	691b      	ldr	r3, [r3, #16]
 800c540:	021a      	lsls	r2, r3, #8
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	681b      	ldr	r3, [r3, #0]
 800c546:	430a      	orrs	r2, r1
 800c548:	61da      	str	r2, [r3, #28]
      break;
 800c54a:	e002      	b.n	800c552 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800c54c:	2301      	movs	r3, #1
 800c54e:	75fb      	strb	r3, [r7, #23]
      break;
 800c550:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	2200      	movs	r2, #0
 800c556:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800c55a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c55c:	4618      	mov	r0, r3
 800c55e:	3718      	adds	r7, #24
 800c560:	46bd      	mov	sp, r7
 800c562:	bd80      	pop	{r7, pc}

0800c564 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c564:	b480      	push	{r7}
 800c566:	b083      	sub	sp, #12
 800c568:	af00      	add	r7, sp, #0
 800c56a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c56c:	bf00      	nop
 800c56e:	370c      	adds	r7, #12
 800c570:	46bd      	mov	sp, r7
 800c572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c576:	4770      	bx	lr

0800c578 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c578:	b480      	push	{r7}
 800c57a:	b083      	sub	sp, #12
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c580:	bf00      	nop
 800c582:	370c      	adds	r7, #12
 800c584:	46bd      	mov	sp, r7
 800c586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c58a:	4770      	bx	lr

0800c58c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c58c:	b480      	push	{r7}
 800c58e:	b083      	sub	sp, #12
 800c590:	af00      	add	r7, sp, #0
 800c592:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c594:	bf00      	nop
 800c596:	370c      	adds	r7, #12
 800c598:	46bd      	mov	sp, r7
 800c59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c59e:	4770      	bx	lr

0800c5a0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c5a0:	b480      	push	{r7}
 800c5a2:	b083      	sub	sp, #12
 800c5a4:	af00      	add	r7, sp, #0
 800c5a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c5a8:	bf00      	nop
 800c5aa:	370c      	adds	r7, #12
 800c5ac:	46bd      	mov	sp, r7
 800c5ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5b2:	4770      	bx	lr

0800c5b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800c5b4:	b480      	push	{r7}
 800c5b6:	b085      	sub	sp, #20
 800c5b8:	af00      	add	r7, sp, #0
 800c5ba:	6078      	str	r0, [r7, #4]
 800c5bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	4a40      	ldr	r2, [pc, #256]	; (800c6c8 <TIM_Base_SetConfig+0x114>)
 800c5c8:	4293      	cmp	r3, r2
 800c5ca:	d013      	beq.n	800c5f4 <TIM_Base_SetConfig+0x40>
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c5d2:	d00f      	beq.n	800c5f4 <TIM_Base_SetConfig+0x40>
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	4a3d      	ldr	r2, [pc, #244]	; (800c6cc <TIM_Base_SetConfig+0x118>)
 800c5d8:	4293      	cmp	r3, r2
 800c5da:	d00b      	beq.n	800c5f4 <TIM_Base_SetConfig+0x40>
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	4a3c      	ldr	r2, [pc, #240]	; (800c6d0 <TIM_Base_SetConfig+0x11c>)
 800c5e0:	4293      	cmp	r3, r2
 800c5e2:	d007      	beq.n	800c5f4 <TIM_Base_SetConfig+0x40>
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	4a3b      	ldr	r2, [pc, #236]	; (800c6d4 <TIM_Base_SetConfig+0x120>)
 800c5e8:	4293      	cmp	r3, r2
 800c5ea:	d003      	beq.n	800c5f4 <TIM_Base_SetConfig+0x40>
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	4a3a      	ldr	r2, [pc, #232]	; (800c6d8 <TIM_Base_SetConfig+0x124>)
 800c5f0:	4293      	cmp	r3, r2
 800c5f2:	d108      	bne.n	800c606 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c5fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c5fc:	683b      	ldr	r3, [r7, #0]
 800c5fe:	685b      	ldr	r3, [r3, #4]
 800c600:	68fa      	ldr	r2, [r7, #12]
 800c602:	4313      	orrs	r3, r2
 800c604:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	4a2f      	ldr	r2, [pc, #188]	; (800c6c8 <TIM_Base_SetConfig+0x114>)
 800c60a:	4293      	cmp	r3, r2
 800c60c:	d02b      	beq.n	800c666 <TIM_Base_SetConfig+0xb2>
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c614:	d027      	beq.n	800c666 <TIM_Base_SetConfig+0xb2>
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	4a2c      	ldr	r2, [pc, #176]	; (800c6cc <TIM_Base_SetConfig+0x118>)
 800c61a:	4293      	cmp	r3, r2
 800c61c:	d023      	beq.n	800c666 <TIM_Base_SetConfig+0xb2>
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	4a2b      	ldr	r2, [pc, #172]	; (800c6d0 <TIM_Base_SetConfig+0x11c>)
 800c622:	4293      	cmp	r3, r2
 800c624:	d01f      	beq.n	800c666 <TIM_Base_SetConfig+0xb2>
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	4a2a      	ldr	r2, [pc, #168]	; (800c6d4 <TIM_Base_SetConfig+0x120>)
 800c62a:	4293      	cmp	r3, r2
 800c62c:	d01b      	beq.n	800c666 <TIM_Base_SetConfig+0xb2>
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	4a29      	ldr	r2, [pc, #164]	; (800c6d8 <TIM_Base_SetConfig+0x124>)
 800c632:	4293      	cmp	r3, r2
 800c634:	d017      	beq.n	800c666 <TIM_Base_SetConfig+0xb2>
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	4a28      	ldr	r2, [pc, #160]	; (800c6dc <TIM_Base_SetConfig+0x128>)
 800c63a:	4293      	cmp	r3, r2
 800c63c:	d013      	beq.n	800c666 <TIM_Base_SetConfig+0xb2>
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	4a27      	ldr	r2, [pc, #156]	; (800c6e0 <TIM_Base_SetConfig+0x12c>)
 800c642:	4293      	cmp	r3, r2
 800c644:	d00f      	beq.n	800c666 <TIM_Base_SetConfig+0xb2>
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	4a26      	ldr	r2, [pc, #152]	; (800c6e4 <TIM_Base_SetConfig+0x130>)
 800c64a:	4293      	cmp	r3, r2
 800c64c:	d00b      	beq.n	800c666 <TIM_Base_SetConfig+0xb2>
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	4a25      	ldr	r2, [pc, #148]	; (800c6e8 <TIM_Base_SetConfig+0x134>)
 800c652:	4293      	cmp	r3, r2
 800c654:	d007      	beq.n	800c666 <TIM_Base_SetConfig+0xb2>
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	4a24      	ldr	r2, [pc, #144]	; (800c6ec <TIM_Base_SetConfig+0x138>)
 800c65a:	4293      	cmp	r3, r2
 800c65c:	d003      	beq.n	800c666 <TIM_Base_SetConfig+0xb2>
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	4a23      	ldr	r2, [pc, #140]	; (800c6f0 <TIM_Base_SetConfig+0x13c>)
 800c662:	4293      	cmp	r3, r2
 800c664:	d108      	bne.n	800c678 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c66c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c66e:	683b      	ldr	r3, [r7, #0]
 800c670:	68db      	ldr	r3, [r3, #12]
 800c672:	68fa      	ldr	r2, [r7, #12]
 800c674:	4313      	orrs	r3, r2
 800c676:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c678:	68fb      	ldr	r3, [r7, #12]
 800c67a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800c67e:	683b      	ldr	r3, [r7, #0]
 800c680:	695b      	ldr	r3, [r3, #20]
 800c682:	4313      	orrs	r3, r2
 800c684:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	68fa      	ldr	r2, [r7, #12]
 800c68a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c68c:	683b      	ldr	r3, [r7, #0]
 800c68e:	689a      	ldr	r2, [r3, #8]
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c694:	683b      	ldr	r3, [r7, #0]
 800c696:	681a      	ldr	r2, [r3, #0]
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	4a0a      	ldr	r2, [pc, #40]	; (800c6c8 <TIM_Base_SetConfig+0x114>)
 800c6a0:	4293      	cmp	r3, r2
 800c6a2:	d003      	beq.n	800c6ac <TIM_Base_SetConfig+0xf8>
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	4a0c      	ldr	r2, [pc, #48]	; (800c6d8 <TIM_Base_SetConfig+0x124>)
 800c6a8:	4293      	cmp	r3, r2
 800c6aa:	d103      	bne.n	800c6b4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c6ac:	683b      	ldr	r3, [r7, #0]
 800c6ae:	691a      	ldr	r2, [r3, #16]
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	2201      	movs	r2, #1
 800c6b8:	615a      	str	r2, [r3, #20]
}
 800c6ba:	bf00      	nop
 800c6bc:	3714      	adds	r7, #20
 800c6be:	46bd      	mov	sp, r7
 800c6c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6c4:	4770      	bx	lr
 800c6c6:	bf00      	nop
 800c6c8:	40010000 	.word	0x40010000
 800c6cc:	40000400 	.word	0x40000400
 800c6d0:	40000800 	.word	0x40000800
 800c6d4:	40000c00 	.word	0x40000c00
 800c6d8:	40010400 	.word	0x40010400
 800c6dc:	40014000 	.word	0x40014000
 800c6e0:	40014400 	.word	0x40014400
 800c6e4:	40014800 	.word	0x40014800
 800c6e8:	40001800 	.word	0x40001800
 800c6ec:	40001c00 	.word	0x40001c00
 800c6f0:	40002000 	.word	0x40002000

0800c6f4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c6f4:	b480      	push	{r7}
 800c6f6:	b087      	sub	sp, #28
 800c6f8:	af00      	add	r7, sp, #0
 800c6fa:	6078      	str	r0, [r7, #4]
 800c6fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	6a1b      	ldr	r3, [r3, #32]
 800c702:	f023 0201 	bic.w	r2, r3, #1
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	6a1b      	ldr	r3, [r3, #32]
 800c70e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	685b      	ldr	r3, [r3, #4]
 800c714:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	699b      	ldr	r3, [r3, #24]
 800c71a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c722:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	f023 0303 	bic.w	r3, r3, #3
 800c72a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c72c:	683b      	ldr	r3, [r7, #0]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	68fa      	ldr	r2, [r7, #12]
 800c732:	4313      	orrs	r3, r2
 800c734:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c736:	697b      	ldr	r3, [r7, #20]
 800c738:	f023 0302 	bic.w	r3, r3, #2
 800c73c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c73e:	683b      	ldr	r3, [r7, #0]
 800c740:	689b      	ldr	r3, [r3, #8]
 800c742:	697a      	ldr	r2, [r7, #20]
 800c744:	4313      	orrs	r3, r2
 800c746:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	4a20      	ldr	r2, [pc, #128]	; (800c7cc <TIM_OC1_SetConfig+0xd8>)
 800c74c:	4293      	cmp	r3, r2
 800c74e:	d003      	beq.n	800c758 <TIM_OC1_SetConfig+0x64>
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	4a1f      	ldr	r2, [pc, #124]	; (800c7d0 <TIM_OC1_SetConfig+0xdc>)
 800c754:	4293      	cmp	r3, r2
 800c756:	d10c      	bne.n	800c772 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c758:	697b      	ldr	r3, [r7, #20]
 800c75a:	f023 0308 	bic.w	r3, r3, #8
 800c75e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c760:	683b      	ldr	r3, [r7, #0]
 800c762:	68db      	ldr	r3, [r3, #12]
 800c764:	697a      	ldr	r2, [r7, #20]
 800c766:	4313      	orrs	r3, r2
 800c768:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c76a:	697b      	ldr	r3, [r7, #20]
 800c76c:	f023 0304 	bic.w	r3, r3, #4
 800c770:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	4a15      	ldr	r2, [pc, #84]	; (800c7cc <TIM_OC1_SetConfig+0xd8>)
 800c776:	4293      	cmp	r3, r2
 800c778:	d003      	beq.n	800c782 <TIM_OC1_SetConfig+0x8e>
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	4a14      	ldr	r2, [pc, #80]	; (800c7d0 <TIM_OC1_SetConfig+0xdc>)
 800c77e:	4293      	cmp	r3, r2
 800c780:	d111      	bne.n	800c7a6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c782:	693b      	ldr	r3, [r7, #16]
 800c784:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c788:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c78a:	693b      	ldr	r3, [r7, #16]
 800c78c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c790:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c792:	683b      	ldr	r3, [r7, #0]
 800c794:	695b      	ldr	r3, [r3, #20]
 800c796:	693a      	ldr	r2, [r7, #16]
 800c798:	4313      	orrs	r3, r2
 800c79a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c79c:	683b      	ldr	r3, [r7, #0]
 800c79e:	699b      	ldr	r3, [r3, #24]
 800c7a0:	693a      	ldr	r2, [r7, #16]
 800c7a2:	4313      	orrs	r3, r2
 800c7a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	693a      	ldr	r2, [r7, #16]
 800c7aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	68fa      	ldr	r2, [r7, #12]
 800c7b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c7b2:	683b      	ldr	r3, [r7, #0]
 800c7b4:	685a      	ldr	r2, [r3, #4]
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	697a      	ldr	r2, [r7, #20]
 800c7be:	621a      	str	r2, [r3, #32]
}
 800c7c0:	bf00      	nop
 800c7c2:	371c      	adds	r7, #28
 800c7c4:	46bd      	mov	sp, r7
 800c7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ca:	4770      	bx	lr
 800c7cc:	40010000 	.word	0x40010000
 800c7d0:	40010400 	.word	0x40010400

0800c7d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c7d4:	b480      	push	{r7}
 800c7d6:	b087      	sub	sp, #28
 800c7d8:	af00      	add	r7, sp, #0
 800c7da:	6078      	str	r0, [r7, #4]
 800c7dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	6a1b      	ldr	r3, [r3, #32]
 800c7e2:	f023 0210 	bic.w	r2, r3, #16
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	6a1b      	ldr	r3, [r3, #32]
 800c7ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	685b      	ldr	r3, [r3, #4]
 800c7f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	699b      	ldr	r3, [r3, #24]
 800c7fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c802:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c80a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c80c:	683b      	ldr	r3, [r7, #0]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	021b      	lsls	r3, r3, #8
 800c812:	68fa      	ldr	r2, [r7, #12]
 800c814:	4313      	orrs	r3, r2
 800c816:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c818:	697b      	ldr	r3, [r7, #20]
 800c81a:	f023 0320 	bic.w	r3, r3, #32
 800c81e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c820:	683b      	ldr	r3, [r7, #0]
 800c822:	689b      	ldr	r3, [r3, #8]
 800c824:	011b      	lsls	r3, r3, #4
 800c826:	697a      	ldr	r2, [r7, #20]
 800c828:	4313      	orrs	r3, r2
 800c82a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	4a22      	ldr	r2, [pc, #136]	; (800c8b8 <TIM_OC2_SetConfig+0xe4>)
 800c830:	4293      	cmp	r3, r2
 800c832:	d003      	beq.n	800c83c <TIM_OC2_SetConfig+0x68>
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	4a21      	ldr	r2, [pc, #132]	; (800c8bc <TIM_OC2_SetConfig+0xe8>)
 800c838:	4293      	cmp	r3, r2
 800c83a:	d10d      	bne.n	800c858 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c83c:	697b      	ldr	r3, [r7, #20]
 800c83e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c842:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c844:	683b      	ldr	r3, [r7, #0]
 800c846:	68db      	ldr	r3, [r3, #12]
 800c848:	011b      	lsls	r3, r3, #4
 800c84a:	697a      	ldr	r2, [r7, #20]
 800c84c:	4313      	orrs	r3, r2
 800c84e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c850:	697b      	ldr	r3, [r7, #20]
 800c852:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c856:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	4a17      	ldr	r2, [pc, #92]	; (800c8b8 <TIM_OC2_SetConfig+0xe4>)
 800c85c:	4293      	cmp	r3, r2
 800c85e:	d003      	beq.n	800c868 <TIM_OC2_SetConfig+0x94>
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	4a16      	ldr	r2, [pc, #88]	; (800c8bc <TIM_OC2_SetConfig+0xe8>)
 800c864:	4293      	cmp	r3, r2
 800c866:	d113      	bne.n	800c890 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c868:	693b      	ldr	r3, [r7, #16]
 800c86a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c86e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c870:	693b      	ldr	r3, [r7, #16]
 800c872:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c876:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c878:	683b      	ldr	r3, [r7, #0]
 800c87a:	695b      	ldr	r3, [r3, #20]
 800c87c:	009b      	lsls	r3, r3, #2
 800c87e:	693a      	ldr	r2, [r7, #16]
 800c880:	4313      	orrs	r3, r2
 800c882:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c884:	683b      	ldr	r3, [r7, #0]
 800c886:	699b      	ldr	r3, [r3, #24]
 800c888:	009b      	lsls	r3, r3, #2
 800c88a:	693a      	ldr	r2, [r7, #16]
 800c88c:	4313      	orrs	r3, r2
 800c88e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	693a      	ldr	r2, [r7, #16]
 800c894:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	68fa      	ldr	r2, [r7, #12]
 800c89a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c89c:	683b      	ldr	r3, [r7, #0]
 800c89e:	685a      	ldr	r2, [r3, #4]
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	697a      	ldr	r2, [r7, #20]
 800c8a8:	621a      	str	r2, [r3, #32]
}
 800c8aa:	bf00      	nop
 800c8ac:	371c      	adds	r7, #28
 800c8ae:	46bd      	mov	sp, r7
 800c8b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8b4:	4770      	bx	lr
 800c8b6:	bf00      	nop
 800c8b8:	40010000 	.word	0x40010000
 800c8bc:	40010400 	.word	0x40010400

0800c8c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c8c0:	b480      	push	{r7}
 800c8c2:	b087      	sub	sp, #28
 800c8c4:	af00      	add	r7, sp, #0
 800c8c6:	6078      	str	r0, [r7, #4]
 800c8c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	6a1b      	ldr	r3, [r3, #32]
 800c8ce:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	6a1b      	ldr	r3, [r3, #32]
 800c8da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	685b      	ldr	r3, [r3, #4]
 800c8e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	69db      	ldr	r3, [r3, #28]
 800c8e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c8e8:	68fb      	ldr	r3, [r7, #12]
 800c8ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c8ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	f023 0303 	bic.w	r3, r3, #3
 800c8f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c8f8:	683b      	ldr	r3, [r7, #0]
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	68fa      	ldr	r2, [r7, #12]
 800c8fe:	4313      	orrs	r3, r2
 800c900:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c902:	697b      	ldr	r3, [r7, #20]
 800c904:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c908:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c90a:	683b      	ldr	r3, [r7, #0]
 800c90c:	689b      	ldr	r3, [r3, #8]
 800c90e:	021b      	lsls	r3, r3, #8
 800c910:	697a      	ldr	r2, [r7, #20]
 800c912:	4313      	orrs	r3, r2
 800c914:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	4a21      	ldr	r2, [pc, #132]	; (800c9a0 <TIM_OC3_SetConfig+0xe0>)
 800c91a:	4293      	cmp	r3, r2
 800c91c:	d003      	beq.n	800c926 <TIM_OC3_SetConfig+0x66>
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	4a20      	ldr	r2, [pc, #128]	; (800c9a4 <TIM_OC3_SetConfig+0xe4>)
 800c922:	4293      	cmp	r3, r2
 800c924:	d10d      	bne.n	800c942 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c926:	697b      	ldr	r3, [r7, #20]
 800c928:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c92c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c92e:	683b      	ldr	r3, [r7, #0]
 800c930:	68db      	ldr	r3, [r3, #12]
 800c932:	021b      	lsls	r3, r3, #8
 800c934:	697a      	ldr	r2, [r7, #20]
 800c936:	4313      	orrs	r3, r2
 800c938:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c93a:	697b      	ldr	r3, [r7, #20]
 800c93c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c940:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	4a16      	ldr	r2, [pc, #88]	; (800c9a0 <TIM_OC3_SetConfig+0xe0>)
 800c946:	4293      	cmp	r3, r2
 800c948:	d003      	beq.n	800c952 <TIM_OC3_SetConfig+0x92>
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	4a15      	ldr	r2, [pc, #84]	; (800c9a4 <TIM_OC3_SetConfig+0xe4>)
 800c94e:	4293      	cmp	r3, r2
 800c950:	d113      	bne.n	800c97a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c952:	693b      	ldr	r3, [r7, #16]
 800c954:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c958:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c95a:	693b      	ldr	r3, [r7, #16]
 800c95c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c960:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c962:	683b      	ldr	r3, [r7, #0]
 800c964:	695b      	ldr	r3, [r3, #20]
 800c966:	011b      	lsls	r3, r3, #4
 800c968:	693a      	ldr	r2, [r7, #16]
 800c96a:	4313      	orrs	r3, r2
 800c96c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c96e:	683b      	ldr	r3, [r7, #0]
 800c970:	699b      	ldr	r3, [r3, #24]
 800c972:	011b      	lsls	r3, r3, #4
 800c974:	693a      	ldr	r2, [r7, #16]
 800c976:	4313      	orrs	r3, r2
 800c978:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	693a      	ldr	r2, [r7, #16]
 800c97e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	68fa      	ldr	r2, [r7, #12]
 800c984:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c986:	683b      	ldr	r3, [r7, #0]
 800c988:	685a      	ldr	r2, [r3, #4]
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	697a      	ldr	r2, [r7, #20]
 800c992:	621a      	str	r2, [r3, #32]
}
 800c994:	bf00      	nop
 800c996:	371c      	adds	r7, #28
 800c998:	46bd      	mov	sp, r7
 800c99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c99e:	4770      	bx	lr
 800c9a0:	40010000 	.word	0x40010000
 800c9a4:	40010400 	.word	0x40010400

0800c9a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c9a8:	b480      	push	{r7}
 800c9aa:	b087      	sub	sp, #28
 800c9ac:	af00      	add	r7, sp, #0
 800c9ae:	6078      	str	r0, [r7, #4]
 800c9b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	6a1b      	ldr	r3, [r3, #32]
 800c9b6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	6a1b      	ldr	r3, [r3, #32]
 800c9c2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	685b      	ldr	r3, [r3, #4]
 800c9c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	69db      	ldr	r3, [r3, #28]
 800c9ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c9d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c9d8:	68fb      	ldr	r3, [r7, #12]
 800c9da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c9de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c9e0:	683b      	ldr	r3, [r7, #0]
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	021b      	lsls	r3, r3, #8
 800c9e6:	68fa      	ldr	r2, [r7, #12]
 800c9e8:	4313      	orrs	r3, r2
 800c9ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c9ec:	693b      	ldr	r3, [r7, #16]
 800c9ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c9f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c9f4:	683b      	ldr	r3, [r7, #0]
 800c9f6:	689b      	ldr	r3, [r3, #8]
 800c9f8:	031b      	lsls	r3, r3, #12
 800c9fa:	693a      	ldr	r2, [r7, #16]
 800c9fc:	4313      	orrs	r3, r2
 800c9fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	4a12      	ldr	r2, [pc, #72]	; (800ca4c <TIM_OC4_SetConfig+0xa4>)
 800ca04:	4293      	cmp	r3, r2
 800ca06:	d003      	beq.n	800ca10 <TIM_OC4_SetConfig+0x68>
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	4a11      	ldr	r2, [pc, #68]	; (800ca50 <TIM_OC4_SetConfig+0xa8>)
 800ca0c:	4293      	cmp	r3, r2
 800ca0e:	d109      	bne.n	800ca24 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ca10:	697b      	ldr	r3, [r7, #20]
 800ca12:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ca16:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ca18:	683b      	ldr	r3, [r7, #0]
 800ca1a:	695b      	ldr	r3, [r3, #20]
 800ca1c:	019b      	lsls	r3, r3, #6
 800ca1e:	697a      	ldr	r2, [r7, #20]
 800ca20:	4313      	orrs	r3, r2
 800ca22:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	697a      	ldr	r2, [r7, #20]
 800ca28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	68fa      	ldr	r2, [r7, #12]
 800ca2e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ca30:	683b      	ldr	r3, [r7, #0]
 800ca32:	685a      	ldr	r2, [r3, #4]
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	693a      	ldr	r2, [r7, #16]
 800ca3c:	621a      	str	r2, [r3, #32]
}
 800ca3e:	bf00      	nop
 800ca40:	371c      	adds	r7, #28
 800ca42:	46bd      	mov	sp, r7
 800ca44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca48:	4770      	bx	lr
 800ca4a:	bf00      	nop
 800ca4c:	40010000 	.word	0x40010000
 800ca50:	40010400 	.word	0x40010400

0800ca54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ca54:	b480      	push	{r7}
 800ca56:	b085      	sub	sp, #20
 800ca58:	af00      	add	r7, sp, #0
 800ca5a:	6078      	str	r0, [r7, #4]
 800ca5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ca64:	2b01      	cmp	r3, #1
 800ca66:	d101      	bne.n	800ca6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ca68:	2302      	movs	r3, #2
 800ca6a:	e05a      	b.n	800cb22 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	2201      	movs	r2, #1
 800ca70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	2202      	movs	r2, #2
 800ca78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	685b      	ldr	r3, [r3, #4]
 800ca82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	681b      	ldr	r3, [r3, #0]
 800ca88:	689b      	ldr	r3, [r3, #8]
 800ca8a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ca8c:	68fb      	ldr	r3, [r7, #12]
 800ca8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ca92:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ca94:	683b      	ldr	r3, [r7, #0]
 800ca96:	681b      	ldr	r3, [r3, #0]
 800ca98:	68fa      	ldr	r2, [r7, #12]
 800ca9a:	4313      	orrs	r3, r2
 800ca9c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	68fa      	ldr	r2, [r7, #12]
 800caa4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	681b      	ldr	r3, [r3, #0]
 800caaa:	4a21      	ldr	r2, [pc, #132]	; (800cb30 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800caac:	4293      	cmp	r3, r2
 800caae:	d022      	beq.n	800caf6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cab8:	d01d      	beq.n	800caf6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	681b      	ldr	r3, [r3, #0]
 800cabe:	4a1d      	ldr	r2, [pc, #116]	; (800cb34 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800cac0:	4293      	cmp	r3, r2
 800cac2:	d018      	beq.n	800caf6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	681b      	ldr	r3, [r3, #0]
 800cac8:	4a1b      	ldr	r2, [pc, #108]	; (800cb38 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800caca:	4293      	cmp	r3, r2
 800cacc:	d013      	beq.n	800caf6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	681b      	ldr	r3, [r3, #0]
 800cad2:	4a1a      	ldr	r2, [pc, #104]	; (800cb3c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800cad4:	4293      	cmp	r3, r2
 800cad6:	d00e      	beq.n	800caf6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	4a18      	ldr	r2, [pc, #96]	; (800cb40 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800cade:	4293      	cmp	r3, r2
 800cae0:	d009      	beq.n	800caf6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	4a17      	ldr	r2, [pc, #92]	; (800cb44 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800cae8:	4293      	cmp	r3, r2
 800caea:	d004      	beq.n	800caf6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	681b      	ldr	r3, [r3, #0]
 800caf0:	4a15      	ldr	r2, [pc, #84]	; (800cb48 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800caf2:	4293      	cmp	r3, r2
 800caf4:	d10c      	bne.n	800cb10 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800caf6:	68bb      	ldr	r3, [r7, #8]
 800caf8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cafc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800cafe:	683b      	ldr	r3, [r7, #0]
 800cb00:	685b      	ldr	r3, [r3, #4]
 800cb02:	68ba      	ldr	r2, [r7, #8]
 800cb04:	4313      	orrs	r3, r2
 800cb06:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	681b      	ldr	r3, [r3, #0]
 800cb0c:	68ba      	ldr	r2, [r7, #8]
 800cb0e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	2201      	movs	r2, #1
 800cb14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	2200      	movs	r2, #0
 800cb1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cb20:	2300      	movs	r3, #0
}
 800cb22:	4618      	mov	r0, r3
 800cb24:	3714      	adds	r7, #20
 800cb26:	46bd      	mov	sp, r7
 800cb28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb2c:	4770      	bx	lr
 800cb2e:	bf00      	nop
 800cb30:	40010000 	.word	0x40010000
 800cb34:	40000400 	.word	0x40000400
 800cb38:	40000800 	.word	0x40000800
 800cb3c:	40000c00 	.word	0x40000c00
 800cb40:	40010400 	.word	0x40010400
 800cb44:	40014000 	.word	0x40014000
 800cb48:	40001800 	.word	0x40001800

0800cb4c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800cb4c:	b480      	push	{r7}
 800cb4e:	b083      	sub	sp, #12
 800cb50:	af00      	add	r7, sp, #0
 800cb52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800cb54:	bf00      	nop
 800cb56:	370c      	adds	r7, #12
 800cb58:	46bd      	mov	sp, r7
 800cb5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb5e:	4770      	bx	lr

0800cb60 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800cb60:	b480      	push	{r7}
 800cb62:	b083      	sub	sp, #12
 800cb64:	af00      	add	r7, sp, #0
 800cb66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800cb68:	bf00      	nop
 800cb6a:	370c      	adds	r7, #12
 800cb6c:	46bd      	mov	sp, r7
 800cb6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb72:	4770      	bx	lr

0800cb74 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800cb74:	b580      	push	{r7, lr}
 800cb76:	b082      	sub	sp, #8
 800cb78:	af00      	add	r7, sp, #0
 800cb7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	d101      	bne.n	800cb86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800cb82:	2301      	movs	r3, #1
 800cb84:	e03f      	b.n	800cc06 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cb8c:	b2db      	uxtb	r3, r3
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	d106      	bne.n	800cba0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	2200      	movs	r2, #0
 800cb96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800cb9a:	6878      	ldr	r0, [r7, #4]
 800cb9c:	f7f6 f926 	bl	8002dec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	2224      	movs	r2, #36	; 0x24
 800cba4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	681b      	ldr	r3, [r3, #0]
 800cbac:	68da      	ldr	r2, [r3, #12]
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800cbb6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800cbb8:	6878      	ldr	r0, [r7, #4]
 800cbba:	f000 f9cb 	bl	800cf54 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	691a      	ldr	r2, [r3, #16]
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800cbcc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	695a      	ldr	r2, [r3, #20]
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800cbdc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	68da      	ldr	r2, [r3, #12]
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	681b      	ldr	r3, [r3, #0]
 800cbe8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800cbec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	2200      	movs	r2, #0
 800cbf2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	2220      	movs	r2, #32
 800cbf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	2220      	movs	r2, #32
 800cc00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800cc04:	2300      	movs	r3, #0
}
 800cc06:	4618      	mov	r0, r3
 800cc08:	3708      	adds	r7, #8
 800cc0a:	46bd      	mov	sp, r7
 800cc0c:	bd80      	pop	{r7, pc}

0800cc0e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800cc0e:	b580      	push	{r7, lr}
 800cc10:	b08a      	sub	sp, #40	; 0x28
 800cc12:	af02      	add	r7, sp, #8
 800cc14:	60f8      	str	r0, [r7, #12]
 800cc16:	60b9      	str	r1, [r7, #8]
 800cc18:	603b      	str	r3, [r7, #0]
 800cc1a:	4613      	mov	r3, r2
 800cc1c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800cc1e:	2300      	movs	r3, #0
 800cc20:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cc28:	b2db      	uxtb	r3, r3
 800cc2a:	2b20      	cmp	r3, #32
 800cc2c:	d17c      	bne.n	800cd28 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800cc2e:	68bb      	ldr	r3, [r7, #8]
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d002      	beq.n	800cc3a <HAL_UART_Transmit+0x2c>
 800cc34:	88fb      	ldrh	r3, [r7, #6]
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	d101      	bne.n	800cc3e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800cc3a:	2301      	movs	r3, #1
 800cc3c:	e075      	b.n	800cd2a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cc44:	2b01      	cmp	r3, #1
 800cc46:	d101      	bne.n	800cc4c <HAL_UART_Transmit+0x3e>
 800cc48:	2302      	movs	r3, #2
 800cc4a:	e06e      	b.n	800cd2a <HAL_UART_Transmit+0x11c>
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	2201      	movs	r2, #1
 800cc50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	2200      	movs	r2, #0
 800cc58:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	2221      	movs	r2, #33	; 0x21
 800cc5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800cc62:	f7fb f913 	bl	8007e8c <HAL_GetTick>
 800cc66:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	88fa      	ldrh	r2, [r7, #6]
 800cc6c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	88fa      	ldrh	r2, [r7, #6]
 800cc72:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cc74:	68fb      	ldr	r3, [r7, #12]
 800cc76:	689b      	ldr	r3, [r3, #8]
 800cc78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cc7c:	d108      	bne.n	800cc90 <HAL_UART_Transmit+0x82>
 800cc7e:	68fb      	ldr	r3, [r7, #12]
 800cc80:	691b      	ldr	r3, [r3, #16]
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d104      	bne.n	800cc90 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800cc86:	2300      	movs	r3, #0
 800cc88:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800cc8a:	68bb      	ldr	r3, [r7, #8]
 800cc8c:	61bb      	str	r3, [r7, #24]
 800cc8e:	e003      	b.n	800cc98 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800cc90:	68bb      	ldr	r3, [r7, #8]
 800cc92:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800cc94:	2300      	movs	r3, #0
 800cc96:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	2200      	movs	r2, #0
 800cc9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800cca0:	e02a      	b.n	800ccf8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800cca2:	683b      	ldr	r3, [r7, #0]
 800cca4:	9300      	str	r3, [sp, #0]
 800cca6:	697b      	ldr	r3, [r7, #20]
 800cca8:	2200      	movs	r2, #0
 800ccaa:	2180      	movs	r1, #128	; 0x80
 800ccac:	68f8      	ldr	r0, [r7, #12]
 800ccae:	f000 f8e2 	bl	800ce76 <UART_WaitOnFlagUntilTimeout>
 800ccb2:	4603      	mov	r3, r0
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	d001      	beq.n	800ccbc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800ccb8:	2303      	movs	r3, #3
 800ccba:	e036      	b.n	800cd2a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800ccbc:	69fb      	ldr	r3, [r7, #28]
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d10b      	bne.n	800ccda <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ccc2:	69bb      	ldr	r3, [r7, #24]
 800ccc4:	881b      	ldrh	r3, [r3, #0]
 800ccc6:	461a      	mov	r2, r3
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ccd0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800ccd2:	69bb      	ldr	r3, [r7, #24]
 800ccd4:	3302      	adds	r3, #2
 800ccd6:	61bb      	str	r3, [r7, #24]
 800ccd8:	e007      	b.n	800ccea <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800ccda:	69fb      	ldr	r3, [r7, #28]
 800ccdc:	781a      	ldrb	r2, [r3, #0]
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800cce4:	69fb      	ldr	r3, [r7, #28]
 800cce6:	3301      	adds	r3, #1
 800cce8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ccea:	68fb      	ldr	r3, [r7, #12]
 800ccec:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ccee:	b29b      	uxth	r3, r3
 800ccf0:	3b01      	subs	r3, #1
 800ccf2:	b29a      	uxth	r2, r3
 800ccf4:	68fb      	ldr	r3, [r7, #12]
 800ccf6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ccfc:	b29b      	uxth	r3, r3
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d1cf      	bne.n	800cca2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800cd02:	683b      	ldr	r3, [r7, #0]
 800cd04:	9300      	str	r3, [sp, #0]
 800cd06:	697b      	ldr	r3, [r7, #20]
 800cd08:	2200      	movs	r2, #0
 800cd0a:	2140      	movs	r1, #64	; 0x40
 800cd0c:	68f8      	ldr	r0, [r7, #12]
 800cd0e:	f000 f8b2 	bl	800ce76 <UART_WaitOnFlagUntilTimeout>
 800cd12:	4603      	mov	r3, r0
 800cd14:	2b00      	cmp	r3, #0
 800cd16:	d001      	beq.n	800cd1c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800cd18:	2303      	movs	r3, #3
 800cd1a:	e006      	b.n	800cd2a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	2220      	movs	r2, #32
 800cd20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800cd24:	2300      	movs	r3, #0
 800cd26:	e000      	b.n	800cd2a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800cd28:	2302      	movs	r3, #2
  }
}
 800cd2a:	4618      	mov	r0, r3
 800cd2c:	3720      	adds	r7, #32
 800cd2e:	46bd      	mov	sp, r7
 800cd30:	bd80      	pop	{r7, pc}

0800cd32 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800cd32:	b580      	push	{r7, lr}
 800cd34:	b08a      	sub	sp, #40	; 0x28
 800cd36:	af02      	add	r7, sp, #8
 800cd38:	60f8      	str	r0, [r7, #12]
 800cd3a:	60b9      	str	r1, [r7, #8]
 800cd3c:	603b      	str	r3, [r7, #0]
 800cd3e:	4613      	mov	r3, r2
 800cd40:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800cd42:	2300      	movs	r3, #0
 800cd44:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800cd4c:	b2db      	uxtb	r3, r3
 800cd4e:	2b20      	cmp	r3, #32
 800cd50:	f040 808c 	bne.w	800ce6c <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 800cd54:	68bb      	ldr	r3, [r7, #8]
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d002      	beq.n	800cd60 <HAL_UART_Receive+0x2e>
 800cd5a:	88fb      	ldrh	r3, [r7, #6]
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	d101      	bne.n	800cd64 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800cd60:	2301      	movs	r3, #1
 800cd62:	e084      	b.n	800ce6e <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cd6a:	2b01      	cmp	r3, #1
 800cd6c:	d101      	bne.n	800cd72 <HAL_UART_Receive+0x40>
 800cd6e:	2302      	movs	r3, #2
 800cd70:	e07d      	b.n	800ce6e <HAL_UART_Receive+0x13c>
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	2201      	movs	r2, #1
 800cd76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	2200      	movs	r2, #0
 800cd7e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	2222      	movs	r2, #34	; 0x22
 800cd84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	2200      	movs	r2, #0
 800cd8c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800cd8e:	f7fb f87d 	bl	8007e8c <HAL_GetTick>
 800cd92:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800cd94:	68fb      	ldr	r3, [r7, #12]
 800cd96:	88fa      	ldrh	r2, [r7, #6]
 800cd98:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800cd9a:	68fb      	ldr	r3, [r7, #12]
 800cd9c:	88fa      	ldrh	r2, [r7, #6]
 800cd9e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	689b      	ldr	r3, [r3, #8]
 800cda4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cda8:	d108      	bne.n	800cdbc <HAL_UART_Receive+0x8a>
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	691b      	ldr	r3, [r3, #16]
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d104      	bne.n	800cdbc <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 800cdb2:	2300      	movs	r3, #0
 800cdb4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800cdb6:	68bb      	ldr	r3, [r7, #8]
 800cdb8:	61bb      	str	r3, [r7, #24]
 800cdba:	e003      	b.n	800cdc4 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 800cdbc:	68bb      	ldr	r3, [r7, #8]
 800cdbe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800cdc0:	2300      	movs	r3, #0
 800cdc2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800cdc4:	68fb      	ldr	r3, [r7, #12]
 800cdc6:	2200      	movs	r2, #0
 800cdc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800cdcc:	e043      	b.n	800ce56 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800cdce:	683b      	ldr	r3, [r7, #0]
 800cdd0:	9300      	str	r3, [sp, #0]
 800cdd2:	697b      	ldr	r3, [r7, #20]
 800cdd4:	2200      	movs	r2, #0
 800cdd6:	2120      	movs	r1, #32
 800cdd8:	68f8      	ldr	r0, [r7, #12]
 800cdda:	f000 f84c 	bl	800ce76 <UART_WaitOnFlagUntilTimeout>
 800cdde:	4603      	mov	r3, r0
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d001      	beq.n	800cde8 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 800cde4:	2303      	movs	r3, #3
 800cde6:	e042      	b.n	800ce6e <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 800cde8:	69fb      	ldr	r3, [r7, #28]
 800cdea:	2b00      	cmp	r3, #0
 800cdec:	d10c      	bne.n	800ce08 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800cdee:	68fb      	ldr	r3, [r7, #12]
 800cdf0:	681b      	ldr	r3, [r3, #0]
 800cdf2:	685b      	ldr	r3, [r3, #4]
 800cdf4:	b29b      	uxth	r3, r3
 800cdf6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cdfa:	b29a      	uxth	r2, r3
 800cdfc:	69bb      	ldr	r3, [r7, #24]
 800cdfe:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800ce00:	69bb      	ldr	r3, [r7, #24]
 800ce02:	3302      	adds	r3, #2
 800ce04:	61bb      	str	r3, [r7, #24]
 800ce06:	e01f      	b.n	800ce48 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800ce08:	68fb      	ldr	r3, [r7, #12]
 800ce0a:	689b      	ldr	r3, [r3, #8]
 800ce0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ce10:	d007      	beq.n	800ce22 <HAL_UART_Receive+0xf0>
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	689b      	ldr	r3, [r3, #8]
 800ce16:	2b00      	cmp	r3, #0
 800ce18:	d10a      	bne.n	800ce30 <HAL_UART_Receive+0xfe>
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	691b      	ldr	r3, [r3, #16]
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d106      	bne.n	800ce30 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800ce22:	68fb      	ldr	r3, [r7, #12]
 800ce24:	681b      	ldr	r3, [r3, #0]
 800ce26:	685b      	ldr	r3, [r3, #4]
 800ce28:	b2da      	uxtb	r2, r3
 800ce2a:	69fb      	ldr	r3, [r7, #28]
 800ce2c:	701a      	strb	r2, [r3, #0]
 800ce2e:	e008      	b.n	800ce42 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	685b      	ldr	r3, [r3, #4]
 800ce36:	b2db      	uxtb	r3, r3
 800ce38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ce3c:	b2da      	uxtb	r2, r3
 800ce3e:	69fb      	ldr	r3, [r7, #28]
 800ce40:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800ce42:	69fb      	ldr	r3, [r7, #28]
 800ce44:	3301      	adds	r3, #1
 800ce46:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ce4c:	b29b      	uxth	r3, r3
 800ce4e:	3b01      	subs	r3, #1
 800ce50:	b29a      	uxth	r2, r3
 800ce52:	68fb      	ldr	r3, [r7, #12]
 800ce54:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ce5a:	b29b      	uxth	r3, r3
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d1b6      	bne.n	800cdce <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	2220      	movs	r2, #32
 800ce64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 800ce68:	2300      	movs	r3, #0
 800ce6a:	e000      	b.n	800ce6e <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 800ce6c:	2302      	movs	r3, #2
  }
}
 800ce6e:	4618      	mov	r0, r3
 800ce70:	3720      	adds	r7, #32
 800ce72:	46bd      	mov	sp, r7
 800ce74:	bd80      	pop	{r7, pc}

0800ce76 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800ce76:	b580      	push	{r7, lr}
 800ce78:	b090      	sub	sp, #64	; 0x40
 800ce7a:	af00      	add	r7, sp, #0
 800ce7c:	60f8      	str	r0, [r7, #12]
 800ce7e:	60b9      	str	r1, [r7, #8]
 800ce80:	603b      	str	r3, [r7, #0]
 800ce82:	4613      	mov	r3, r2
 800ce84:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ce86:	e050      	b.n	800cf2a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ce88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ce8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce8e:	d04c      	beq.n	800cf2a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800ce90:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d007      	beq.n	800cea6 <UART_WaitOnFlagUntilTimeout+0x30>
 800ce96:	f7fa fff9 	bl	8007e8c <HAL_GetTick>
 800ce9a:	4602      	mov	r2, r0
 800ce9c:	683b      	ldr	r3, [r7, #0]
 800ce9e:	1ad3      	subs	r3, r2, r3
 800cea0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800cea2:	429a      	cmp	r2, r3
 800cea4:	d241      	bcs.n	800cf2a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800cea6:	68fb      	ldr	r3, [r7, #12]
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	330c      	adds	r3, #12
 800ceac:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ceae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ceb0:	e853 3f00 	ldrex	r3, [r3]
 800ceb4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ceb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ceb8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800cebc:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cebe:	68fb      	ldr	r3, [r7, #12]
 800cec0:	681b      	ldr	r3, [r3, #0]
 800cec2:	330c      	adds	r3, #12
 800cec4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800cec6:	637a      	str	r2, [r7, #52]	; 0x34
 800cec8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ceca:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800cecc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800cece:	e841 2300 	strex	r3, r2, [r1]
 800ced2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800ced4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d1e5      	bne.n	800cea6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ceda:	68fb      	ldr	r3, [r7, #12]
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	3314      	adds	r3, #20
 800cee0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cee2:	697b      	ldr	r3, [r7, #20]
 800cee4:	e853 3f00 	ldrex	r3, [r3]
 800cee8:	613b      	str	r3, [r7, #16]
   return(result);
 800ceea:	693b      	ldr	r3, [r7, #16]
 800ceec:	f023 0301 	bic.w	r3, r3, #1
 800cef0:	63bb      	str	r3, [r7, #56]	; 0x38
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	3314      	adds	r3, #20
 800cef8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cefa:	623a      	str	r2, [r7, #32]
 800cefc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cefe:	69f9      	ldr	r1, [r7, #28]
 800cf00:	6a3a      	ldr	r2, [r7, #32]
 800cf02:	e841 2300 	strex	r3, r2, [r1]
 800cf06:	61bb      	str	r3, [r7, #24]
   return(result);
 800cf08:	69bb      	ldr	r3, [r7, #24]
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d1e5      	bne.n	800ceda <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	2220      	movs	r2, #32
 800cf12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	2220      	movs	r2, #32
 800cf1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800cf1e:	68fb      	ldr	r3, [r7, #12]
 800cf20:	2200      	movs	r2, #0
 800cf22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800cf26:	2303      	movs	r3, #3
 800cf28:	e00f      	b.n	800cf4a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cf2a:	68fb      	ldr	r3, [r7, #12]
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	681a      	ldr	r2, [r3, #0]
 800cf30:	68bb      	ldr	r3, [r7, #8]
 800cf32:	4013      	ands	r3, r2
 800cf34:	68ba      	ldr	r2, [r7, #8]
 800cf36:	429a      	cmp	r2, r3
 800cf38:	bf0c      	ite	eq
 800cf3a:	2301      	moveq	r3, #1
 800cf3c:	2300      	movne	r3, #0
 800cf3e:	b2db      	uxtb	r3, r3
 800cf40:	461a      	mov	r2, r3
 800cf42:	79fb      	ldrb	r3, [r7, #7]
 800cf44:	429a      	cmp	r2, r3
 800cf46:	d09f      	beq.n	800ce88 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800cf48:	2300      	movs	r3, #0
}
 800cf4a:	4618      	mov	r0, r3
 800cf4c:	3740      	adds	r7, #64	; 0x40
 800cf4e:	46bd      	mov	sp, r7
 800cf50:	bd80      	pop	{r7, pc}
	...

0800cf54 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cf54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf58:	b09f      	sub	sp, #124	; 0x7c
 800cf5a:	af00      	add	r7, sp, #0
 800cf5c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cf5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	691b      	ldr	r3, [r3, #16]
 800cf64:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800cf68:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cf6a:	68d9      	ldr	r1, [r3, #12]
 800cf6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cf6e:	681a      	ldr	r2, [r3, #0]
 800cf70:	ea40 0301 	orr.w	r3, r0, r1
 800cf74:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800cf76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cf78:	689a      	ldr	r2, [r3, #8]
 800cf7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cf7c:	691b      	ldr	r3, [r3, #16]
 800cf7e:	431a      	orrs	r2, r3
 800cf80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cf82:	695b      	ldr	r3, [r3, #20]
 800cf84:	431a      	orrs	r2, r3
 800cf86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cf88:	69db      	ldr	r3, [r3, #28]
 800cf8a:	4313      	orrs	r3, r2
 800cf8c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800cf8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cf90:	681b      	ldr	r3, [r3, #0]
 800cf92:	68db      	ldr	r3, [r3, #12]
 800cf94:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800cf98:	f021 010c 	bic.w	r1, r1, #12
 800cf9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cf9e:	681a      	ldr	r2, [r3, #0]
 800cfa0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800cfa2:	430b      	orrs	r3, r1
 800cfa4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800cfa6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cfa8:	681b      	ldr	r3, [r3, #0]
 800cfaa:	695b      	ldr	r3, [r3, #20]
 800cfac:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800cfb0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cfb2:	6999      	ldr	r1, [r3, #24]
 800cfb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cfb6:	681a      	ldr	r2, [r3, #0]
 800cfb8:	ea40 0301 	orr.w	r3, r0, r1
 800cfbc:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800cfbe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cfc0:	681a      	ldr	r2, [r3, #0]
 800cfc2:	4bc5      	ldr	r3, [pc, #788]	; (800d2d8 <UART_SetConfig+0x384>)
 800cfc4:	429a      	cmp	r2, r3
 800cfc6:	d004      	beq.n	800cfd2 <UART_SetConfig+0x7e>
 800cfc8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cfca:	681a      	ldr	r2, [r3, #0]
 800cfcc:	4bc3      	ldr	r3, [pc, #780]	; (800d2dc <UART_SetConfig+0x388>)
 800cfce:	429a      	cmp	r2, r3
 800cfd0:	d103      	bne.n	800cfda <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800cfd2:	f7fd fa65 	bl	800a4a0 <HAL_RCC_GetPCLK2Freq>
 800cfd6:	6778      	str	r0, [r7, #116]	; 0x74
 800cfd8:	e002      	b.n	800cfe0 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800cfda:	f7fd fa4d 	bl	800a478 <HAL_RCC_GetPCLK1Freq>
 800cfde:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cfe0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cfe2:	69db      	ldr	r3, [r3, #28]
 800cfe4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cfe8:	f040 80b6 	bne.w	800d158 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800cfec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800cfee:	461c      	mov	r4, r3
 800cff0:	f04f 0500 	mov.w	r5, #0
 800cff4:	4622      	mov	r2, r4
 800cff6:	462b      	mov	r3, r5
 800cff8:	1891      	adds	r1, r2, r2
 800cffa:	6439      	str	r1, [r7, #64]	; 0x40
 800cffc:	415b      	adcs	r3, r3
 800cffe:	647b      	str	r3, [r7, #68]	; 0x44
 800d000:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800d004:	1912      	adds	r2, r2, r4
 800d006:	eb45 0303 	adc.w	r3, r5, r3
 800d00a:	f04f 0000 	mov.w	r0, #0
 800d00e:	f04f 0100 	mov.w	r1, #0
 800d012:	00d9      	lsls	r1, r3, #3
 800d014:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800d018:	00d0      	lsls	r0, r2, #3
 800d01a:	4602      	mov	r2, r0
 800d01c:	460b      	mov	r3, r1
 800d01e:	1911      	adds	r1, r2, r4
 800d020:	6639      	str	r1, [r7, #96]	; 0x60
 800d022:	416b      	adcs	r3, r5
 800d024:	667b      	str	r3, [r7, #100]	; 0x64
 800d026:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d028:	685b      	ldr	r3, [r3, #4]
 800d02a:	461a      	mov	r2, r3
 800d02c:	f04f 0300 	mov.w	r3, #0
 800d030:	1891      	adds	r1, r2, r2
 800d032:	63b9      	str	r1, [r7, #56]	; 0x38
 800d034:	415b      	adcs	r3, r3
 800d036:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d038:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800d03c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800d040:	f7f3 fe92 	bl	8000d68 <__aeabi_uldivmod>
 800d044:	4602      	mov	r2, r0
 800d046:	460b      	mov	r3, r1
 800d048:	4ba5      	ldr	r3, [pc, #660]	; (800d2e0 <UART_SetConfig+0x38c>)
 800d04a:	fba3 2302 	umull	r2, r3, r3, r2
 800d04e:	095b      	lsrs	r3, r3, #5
 800d050:	011e      	lsls	r6, r3, #4
 800d052:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d054:	461c      	mov	r4, r3
 800d056:	f04f 0500 	mov.w	r5, #0
 800d05a:	4622      	mov	r2, r4
 800d05c:	462b      	mov	r3, r5
 800d05e:	1891      	adds	r1, r2, r2
 800d060:	6339      	str	r1, [r7, #48]	; 0x30
 800d062:	415b      	adcs	r3, r3
 800d064:	637b      	str	r3, [r7, #52]	; 0x34
 800d066:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800d06a:	1912      	adds	r2, r2, r4
 800d06c:	eb45 0303 	adc.w	r3, r5, r3
 800d070:	f04f 0000 	mov.w	r0, #0
 800d074:	f04f 0100 	mov.w	r1, #0
 800d078:	00d9      	lsls	r1, r3, #3
 800d07a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800d07e:	00d0      	lsls	r0, r2, #3
 800d080:	4602      	mov	r2, r0
 800d082:	460b      	mov	r3, r1
 800d084:	1911      	adds	r1, r2, r4
 800d086:	65b9      	str	r1, [r7, #88]	; 0x58
 800d088:	416b      	adcs	r3, r5
 800d08a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d08c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d08e:	685b      	ldr	r3, [r3, #4]
 800d090:	461a      	mov	r2, r3
 800d092:	f04f 0300 	mov.w	r3, #0
 800d096:	1891      	adds	r1, r2, r2
 800d098:	62b9      	str	r1, [r7, #40]	; 0x28
 800d09a:	415b      	adcs	r3, r3
 800d09c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d09e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800d0a2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800d0a6:	f7f3 fe5f 	bl	8000d68 <__aeabi_uldivmod>
 800d0aa:	4602      	mov	r2, r0
 800d0ac:	460b      	mov	r3, r1
 800d0ae:	4b8c      	ldr	r3, [pc, #560]	; (800d2e0 <UART_SetConfig+0x38c>)
 800d0b0:	fba3 1302 	umull	r1, r3, r3, r2
 800d0b4:	095b      	lsrs	r3, r3, #5
 800d0b6:	2164      	movs	r1, #100	; 0x64
 800d0b8:	fb01 f303 	mul.w	r3, r1, r3
 800d0bc:	1ad3      	subs	r3, r2, r3
 800d0be:	00db      	lsls	r3, r3, #3
 800d0c0:	3332      	adds	r3, #50	; 0x32
 800d0c2:	4a87      	ldr	r2, [pc, #540]	; (800d2e0 <UART_SetConfig+0x38c>)
 800d0c4:	fba2 2303 	umull	r2, r3, r2, r3
 800d0c8:	095b      	lsrs	r3, r3, #5
 800d0ca:	005b      	lsls	r3, r3, #1
 800d0cc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800d0d0:	441e      	add	r6, r3
 800d0d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d0d4:	4618      	mov	r0, r3
 800d0d6:	f04f 0100 	mov.w	r1, #0
 800d0da:	4602      	mov	r2, r0
 800d0dc:	460b      	mov	r3, r1
 800d0de:	1894      	adds	r4, r2, r2
 800d0e0:	623c      	str	r4, [r7, #32]
 800d0e2:	415b      	adcs	r3, r3
 800d0e4:	627b      	str	r3, [r7, #36]	; 0x24
 800d0e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800d0ea:	1812      	adds	r2, r2, r0
 800d0ec:	eb41 0303 	adc.w	r3, r1, r3
 800d0f0:	f04f 0400 	mov.w	r4, #0
 800d0f4:	f04f 0500 	mov.w	r5, #0
 800d0f8:	00dd      	lsls	r5, r3, #3
 800d0fa:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800d0fe:	00d4      	lsls	r4, r2, #3
 800d100:	4622      	mov	r2, r4
 800d102:	462b      	mov	r3, r5
 800d104:	1814      	adds	r4, r2, r0
 800d106:	653c      	str	r4, [r7, #80]	; 0x50
 800d108:	414b      	adcs	r3, r1
 800d10a:	657b      	str	r3, [r7, #84]	; 0x54
 800d10c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d10e:	685b      	ldr	r3, [r3, #4]
 800d110:	461a      	mov	r2, r3
 800d112:	f04f 0300 	mov.w	r3, #0
 800d116:	1891      	adds	r1, r2, r2
 800d118:	61b9      	str	r1, [r7, #24]
 800d11a:	415b      	adcs	r3, r3
 800d11c:	61fb      	str	r3, [r7, #28]
 800d11e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d122:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800d126:	f7f3 fe1f 	bl	8000d68 <__aeabi_uldivmod>
 800d12a:	4602      	mov	r2, r0
 800d12c:	460b      	mov	r3, r1
 800d12e:	4b6c      	ldr	r3, [pc, #432]	; (800d2e0 <UART_SetConfig+0x38c>)
 800d130:	fba3 1302 	umull	r1, r3, r3, r2
 800d134:	095b      	lsrs	r3, r3, #5
 800d136:	2164      	movs	r1, #100	; 0x64
 800d138:	fb01 f303 	mul.w	r3, r1, r3
 800d13c:	1ad3      	subs	r3, r2, r3
 800d13e:	00db      	lsls	r3, r3, #3
 800d140:	3332      	adds	r3, #50	; 0x32
 800d142:	4a67      	ldr	r2, [pc, #412]	; (800d2e0 <UART_SetConfig+0x38c>)
 800d144:	fba2 2303 	umull	r2, r3, r2, r3
 800d148:	095b      	lsrs	r3, r3, #5
 800d14a:	f003 0207 	and.w	r2, r3, #7
 800d14e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	4432      	add	r2, r6
 800d154:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800d156:	e0b9      	b.n	800d2cc <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800d158:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d15a:	461c      	mov	r4, r3
 800d15c:	f04f 0500 	mov.w	r5, #0
 800d160:	4622      	mov	r2, r4
 800d162:	462b      	mov	r3, r5
 800d164:	1891      	adds	r1, r2, r2
 800d166:	6139      	str	r1, [r7, #16]
 800d168:	415b      	adcs	r3, r3
 800d16a:	617b      	str	r3, [r7, #20]
 800d16c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800d170:	1912      	adds	r2, r2, r4
 800d172:	eb45 0303 	adc.w	r3, r5, r3
 800d176:	f04f 0000 	mov.w	r0, #0
 800d17a:	f04f 0100 	mov.w	r1, #0
 800d17e:	00d9      	lsls	r1, r3, #3
 800d180:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800d184:	00d0      	lsls	r0, r2, #3
 800d186:	4602      	mov	r2, r0
 800d188:	460b      	mov	r3, r1
 800d18a:	eb12 0804 	adds.w	r8, r2, r4
 800d18e:	eb43 0905 	adc.w	r9, r3, r5
 800d192:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d194:	685b      	ldr	r3, [r3, #4]
 800d196:	4618      	mov	r0, r3
 800d198:	f04f 0100 	mov.w	r1, #0
 800d19c:	f04f 0200 	mov.w	r2, #0
 800d1a0:	f04f 0300 	mov.w	r3, #0
 800d1a4:	008b      	lsls	r3, r1, #2
 800d1a6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800d1aa:	0082      	lsls	r2, r0, #2
 800d1ac:	4640      	mov	r0, r8
 800d1ae:	4649      	mov	r1, r9
 800d1b0:	f7f3 fdda 	bl	8000d68 <__aeabi_uldivmod>
 800d1b4:	4602      	mov	r2, r0
 800d1b6:	460b      	mov	r3, r1
 800d1b8:	4b49      	ldr	r3, [pc, #292]	; (800d2e0 <UART_SetConfig+0x38c>)
 800d1ba:	fba3 2302 	umull	r2, r3, r3, r2
 800d1be:	095b      	lsrs	r3, r3, #5
 800d1c0:	011e      	lsls	r6, r3, #4
 800d1c2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d1c4:	4618      	mov	r0, r3
 800d1c6:	f04f 0100 	mov.w	r1, #0
 800d1ca:	4602      	mov	r2, r0
 800d1cc:	460b      	mov	r3, r1
 800d1ce:	1894      	adds	r4, r2, r2
 800d1d0:	60bc      	str	r4, [r7, #8]
 800d1d2:	415b      	adcs	r3, r3
 800d1d4:	60fb      	str	r3, [r7, #12]
 800d1d6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800d1da:	1812      	adds	r2, r2, r0
 800d1dc:	eb41 0303 	adc.w	r3, r1, r3
 800d1e0:	f04f 0400 	mov.w	r4, #0
 800d1e4:	f04f 0500 	mov.w	r5, #0
 800d1e8:	00dd      	lsls	r5, r3, #3
 800d1ea:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800d1ee:	00d4      	lsls	r4, r2, #3
 800d1f0:	4622      	mov	r2, r4
 800d1f2:	462b      	mov	r3, r5
 800d1f4:	1814      	adds	r4, r2, r0
 800d1f6:	64bc      	str	r4, [r7, #72]	; 0x48
 800d1f8:	414b      	adcs	r3, r1
 800d1fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d1fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d1fe:	685b      	ldr	r3, [r3, #4]
 800d200:	4618      	mov	r0, r3
 800d202:	f04f 0100 	mov.w	r1, #0
 800d206:	f04f 0200 	mov.w	r2, #0
 800d20a:	f04f 0300 	mov.w	r3, #0
 800d20e:	008b      	lsls	r3, r1, #2
 800d210:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800d214:	0082      	lsls	r2, r0, #2
 800d216:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800d21a:	f7f3 fda5 	bl	8000d68 <__aeabi_uldivmod>
 800d21e:	4602      	mov	r2, r0
 800d220:	460b      	mov	r3, r1
 800d222:	4b2f      	ldr	r3, [pc, #188]	; (800d2e0 <UART_SetConfig+0x38c>)
 800d224:	fba3 1302 	umull	r1, r3, r3, r2
 800d228:	095b      	lsrs	r3, r3, #5
 800d22a:	2164      	movs	r1, #100	; 0x64
 800d22c:	fb01 f303 	mul.w	r3, r1, r3
 800d230:	1ad3      	subs	r3, r2, r3
 800d232:	011b      	lsls	r3, r3, #4
 800d234:	3332      	adds	r3, #50	; 0x32
 800d236:	4a2a      	ldr	r2, [pc, #168]	; (800d2e0 <UART_SetConfig+0x38c>)
 800d238:	fba2 2303 	umull	r2, r3, r2, r3
 800d23c:	095b      	lsrs	r3, r3, #5
 800d23e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d242:	441e      	add	r6, r3
 800d244:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d246:	4618      	mov	r0, r3
 800d248:	f04f 0100 	mov.w	r1, #0
 800d24c:	4602      	mov	r2, r0
 800d24e:	460b      	mov	r3, r1
 800d250:	1894      	adds	r4, r2, r2
 800d252:	603c      	str	r4, [r7, #0]
 800d254:	415b      	adcs	r3, r3
 800d256:	607b      	str	r3, [r7, #4]
 800d258:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d25c:	1812      	adds	r2, r2, r0
 800d25e:	eb41 0303 	adc.w	r3, r1, r3
 800d262:	f04f 0400 	mov.w	r4, #0
 800d266:	f04f 0500 	mov.w	r5, #0
 800d26a:	00dd      	lsls	r5, r3, #3
 800d26c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800d270:	00d4      	lsls	r4, r2, #3
 800d272:	4622      	mov	r2, r4
 800d274:	462b      	mov	r3, r5
 800d276:	eb12 0a00 	adds.w	sl, r2, r0
 800d27a:	eb43 0b01 	adc.w	fp, r3, r1
 800d27e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d280:	685b      	ldr	r3, [r3, #4]
 800d282:	4618      	mov	r0, r3
 800d284:	f04f 0100 	mov.w	r1, #0
 800d288:	f04f 0200 	mov.w	r2, #0
 800d28c:	f04f 0300 	mov.w	r3, #0
 800d290:	008b      	lsls	r3, r1, #2
 800d292:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800d296:	0082      	lsls	r2, r0, #2
 800d298:	4650      	mov	r0, sl
 800d29a:	4659      	mov	r1, fp
 800d29c:	f7f3 fd64 	bl	8000d68 <__aeabi_uldivmod>
 800d2a0:	4602      	mov	r2, r0
 800d2a2:	460b      	mov	r3, r1
 800d2a4:	4b0e      	ldr	r3, [pc, #56]	; (800d2e0 <UART_SetConfig+0x38c>)
 800d2a6:	fba3 1302 	umull	r1, r3, r3, r2
 800d2aa:	095b      	lsrs	r3, r3, #5
 800d2ac:	2164      	movs	r1, #100	; 0x64
 800d2ae:	fb01 f303 	mul.w	r3, r1, r3
 800d2b2:	1ad3      	subs	r3, r2, r3
 800d2b4:	011b      	lsls	r3, r3, #4
 800d2b6:	3332      	adds	r3, #50	; 0x32
 800d2b8:	4a09      	ldr	r2, [pc, #36]	; (800d2e0 <UART_SetConfig+0x38c>)
 800d2ba:	fba2 2303 	umull	r2, r3, r2, r3
 800d2be:	095b      	lsrs	r3, r3, #5
 800d2c0:	f003 020f 	and.w	r2, r3, #15
 800d2c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	4432      	add	r2, r6
 800d2ca:	609a      	str	r2, [r3, #8]
}
 800d2cc:	bf00      	nop
 800d2ce:	377c      	adds	r7, #124	; 0x7c
 800d2d0:	46bd      	mov	sp, r7
 800d2d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2d6:	bf00      	nop
 800d2d8:	40011000 	.word	0x40011000
 800d2dc:	40011400 	.word	0x40011400
 800d2e0:	51eb851f 	.word	0x51eb851f

0800d2e4 <sx126x_hal_write>:
 * @returns Operation status
 */


sx126x_hal_status_t sx126x_hal_write( const void* hspi, const uint8_t* command, const uint16_t command_length,
                                      const uint8_t* data, const uint16_t data_length ){
 800d2e4:	b580      	push	{r7, lr}
 800d2e6:	b086      	sub	sp, #24
 800d2e8:	af00      	add	r7, sp, #0
 800d2ea:	60f8      	str	r0, [r7, #12]
 800d2ec:	60b9      	str	r1, [r7, #8]
 800d2ee:	603b      	str	r3, [r7, #0]
 800d2f0:	4613      	mov	r3, r2
 800d2f2:	80fb      	strh	r3, [r7, #6]
    HAL_StatusTypeDef status;
    while(HAL_GPIO_ReadPin(BUSY_GPIO,BUSY) == GPIO_PIN_SET);
 800d2f4:	bf00      	nop
 800d2f6:	4b18      	ldr	r3, [pc, #96]	; (800d358 <sx126x_hal_write+0x74>)
 800d2f8:	681b      	ldr	r3, [r3, #0]
 800d2fa:	4a18      	ldr	r2, [pc, #96]	; (800d35c <sx126x_hal_write+0x78>)
 800d2fc:	8812      	ldrh	r2, [r2, #0]
 800d2fe:	4611      	mov	r1, r2
 800d300:	4618      	mov	r0, r3
 800d302:	f7fb fb25 	bl	8008950 <HAL_GPIO_ReadPin>
 800d306:	4603      	mov	r3, r0
 800d308:	2b01      	cmp	r3, #1
 800d30a:	d0f4      	beq.n	800d2f6 <sx126x_hal_write+0x12>
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_RESET);
 800d30c:	4b14      	ldr	r3, [pc, #80]	; (800d360 <sx126x_hal_write+0x7c>)
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	4a14      	ldr	r2, [pc, #80]	; (800d364 <sx126x_hal_write+0x80>)
 800d312:	8811      	ldrh	r1, [r2, #0]
 800d314:	2200      	movs	r2, #0
 800d316:	4618      	mov	r0, r3
 800d318:	f7fb fb32 	bl	8008980 <HAL_GPIO_WritePin>
    status = HAL_SPI_Transmit(hspi, command, command_length, 100);
 800d31c:	88fa      	ldrh	r2, [r7, #6]
 800d31e:	2364      	movs	r3, #100	; 0x64
 800d320:	68b9      	ldr	r1, [r7, #8]
 800d322:	68f8      	ldr	r0, [r7, #12]
 800d324:	f7fe f91b 	bl	800b55e <HAL_SPI_Transmit>
 800d328:	4603      	mov	r3, r0
 800d32a:	75fb      	strb	r3, [r7, #23]
    status = HAL_SPI_Transmit(hspi, data, data_length, 100);
 800d32c:	8c3a      	ldrh	r2, [r7, #32]
 800d32e:	2364      	movs	r3, #100	; 0x64
 800d330:	6839      	ldr	r1, [r7, #0]
 800d332:	68f8      	ldr	r0, [r7, #12]
 800d334:	f7fe f913 	bl	800b55e <HAL_SPI_Transmit>
 800d338:	4603      	mov	r3, r0
 800d33a:	75fb      	strb	r3, [r7, #23]
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_SET);
 800d33c:	4b08      	ldr	r3, [pc, #32]	; (800d360 <sx126x_hal_write+0x7c>)
 800d33e:	681b      	ldr	r3, [r3, #0]
 800d340:	4a08      	ldr	r2, [pc, #32]	; (800d364 <sx126x_hal_write+0x80>)
 800d342:	8811      	ldrh	r1, [r2, #0]
 800d344:	2201      	movs	r2, #1
 800d346:	4618      	mov	r0, r3
 800d348:	f7fb fb1a 	bl	8008980 <HAL_GPIO_WritePin>
    return status;
 800d34c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d34e:	4618      	mov	r0, r3
 800d350:	3718      	adds	r7, #24
 800d352:	46bd      	mov	sp, r7
 800d354:	bd80      	pop	{r7, pc}
 800d356:	bf00      	nop
 800d358:	20000578 	.word	0x20000578
 800d35c:	20000574 	.word	0x20000574
 800d360:	20000568 	.word	0x20000568
 800d364:	20000564 	.word	0x20000564

0800d368 <sx126x_hal_read>:
 * @param [in] data_length      Buffer size to be received
 *
 * @returns Operation status
 */
sx126x_hal_status_t sx126x_hal_read( const void* hspi, const uint8_t* command, const uint16_t command_length,
                                     uint8_t* data, const uint8_t offset ){
 800d368:	b580      	push	{r7, lr}
 800d36a:	b088      	sub	sp, #32
 800d36c:	af02      	add	r7, sp, #8
 800d36e:	60f8      	str	r0, [r7, #12]
 800d370:	60b9      	str	r1, [r7, #8]
 800d372:	603b      	str	r3, [r7, #0]
 800d374:	4613      	mov	r3, r2
 800d376:	80fb      	strh	r3, [r7, #6]
    HAL_StatusTypeDef status;
    while(HAL_GPIO_ReadPin(BUSY_GPIO, BUSY) == GPIO_PIN_SET);
 800d378:	bf00      	nop
 800d37a:	4b1e      	ldr	r3, [pc, #120]	; (800d3f4 <sx126x_hal_read+0x8c>)
 800d37c:	681b      	ldr	r3, [r3, #0]
 800d37e:	4a1e      	ldr	r2, [pc, #120]	; (800d3f8 <sx126x_hal_read+0x90>)
 800d380:	8812      	ldrh	r2, [r2, #0]
 800d382:	4611      	mov	r1, r2
 800d384:	4618      	mov	r0, r3
 800d386:	f7fb fae3 	bl	8008950 <HAL_GPIO_ReadPin>
 800d38a:	4603      	mov	r3, r0
 800d38c:	2b01      	cmp	r3, #1
 800d38e:	d0f4      	beq.n	800d37a <sx126x_hal_read+0x12>
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_RESET);
 800d390:	4b1a      	ldr	r3, [pc, #104]	; (800d3fc <sx126x_hal_read+0x94>)
 800d392:	681b      	ldr	r3, [r3, #0]
 800d394:	4a1a      	ldr	r2, [pc, #104]	; (800d400 <sx126x_hal_read+0x98>)
 800d396:	8811      	ldrh	r1, [r2, #0]
 800d398:	2200      	movs	r2, #0
 800d39a:	4618      	mov	r0, r3
 800d39c:	f7fb faf0 	bl	8008980 <HAL_GPIO_WritePin>
    status = HAL_SPI_Transmit(hspi, command, offset, 100);
 800d3a0:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d3a4:	b29a      	uxth	r2, r3
 800d3a6:	2364      	movs	r3, #100	; 0x64
 800d3a8:	68b9      	ldr	r1, [r7, #8]
 800d3aa:	68f8      	ldr	r0, [r7, #12]
 800d3ac:	f7fe f8d7 	bl	800b55e <HAL_SPI_Transmit>
 800d3b0:	4603      	mov	r3, r0
 800d3b2:	75fb      	strb	r3, [r7, #23]
    status = HAL_SPI_TransmitReceive(hspi, command+offset, data, command_length-offset, 100);
 800d3b4:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d3b8:	68ba      	ldr	r2, [r7, #8]
 800d3ba:	18d1      	adds	r1, r2, r3
 800d3bc:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d3c0:	b29b      	uxth	r3, r3
 800d3c2:	88fa      	ldrh	r2, [r7, #6]
 800d3c4:	1ad3      	subs	r3, r2, r3
 800d3c6:	b29b      	uxth	r3, r3
 800d3c8:	2264      	movs	r2, #100	; 0x64
 800d3ca:	9200      	str	r2, [sp, #0]
 800d3cc:	683a      	ldr	r2, [r7, #0]
 800d3ce:	68f8      	ldr	r0, [r7, #12]
 800d3d0:	f7fe fb12 	bl	800b9f8 <HAL_SPI_TransmitReceive>
 800d3d4:	4603      	mov	r3, r0
 800d3d6:	75fb      	strb	r3, [r7, #23]
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_SET);
 800d3d8:	4b08      	ldr	r3, [pc, #32]	; (800d3fc <sx126x_hal_read+0x94>)
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	4a08      	ldr	r2, [pc, #32]	; (800d400 <sx126x_hal_read+0x98>)
 800d3de:	8811      	ldrh	r1, [r2, #0]
 800d3e0:	2201      	movs	r2, #1
 800d3e2:	4618      	mov	r0, r3
 800d3e4:	f7fb facc 	bl	8008980 <HAL_GPIO_WritePin>
    return status;
 800d3e8:	7dfb      	ldrb	r3, [r7, #23]
}
 800d3ea:	4618      	mov	r0, r3
 800d3ec:	3718      	adds	r7, #24
 800d3ee:	46bd      	mov	sp, r7
 800d3f0:	bd80      	pop	{r7, pc}
 800d3f2:	bf00      	nop
 800d3f4:	20000578 	.word	0x20000578
 800d3f8:	20000574 	.word	0x20000574
 800d3fc:	20000568 	.word	0x20000568
 800d400:	20000564 	.word	0x20000564

0800d404 <set_NSS_pin>:
    status = HAL_SPI_TransmitReceive(&hspi, (uint8_t*)params, (uint8_t*)response, numOfParams, 100);
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_SET);
    return status;
}

void set_NSS_pin(GPIO_TypeDef* _NSS_GPIO, uint16_t _NSS){
 800d404:	b480      	push	{r7}
 800d406:	b083      	sub	sp, #12
 800d408:	af00      	add	r7, sp, #0
 800d40a:	6078      	str	r0, [r7, #4]
 800d40c:	460b      	mov	r3, r1
 800d40e:	807b      	strh	r3, [r7, #2]
    NSS = _NSS;
 800d410:	4a05      	ldr	r2, [pc, #20]	; (800d428 <set_NSS_pin+0x24>)
 800d412:	887b      	ldrh	r3, [r7, #2]
 800d414:	8013      	strh	r3, [r2, #0]
    NSS_GPIO = _NSS_GPIO;
 800d416:	4a05      	ldr	r2, [pc, #20]	; (800d42c <set_NSS_pin+0x28>)
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	6013      	str	r3, [r2, #0]
}
 800d41c:	bf00      	nop
 800d41e:	370c      	adds	r7, #12
 800d420:	46bd      	mov	sp, r7
 800d422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d426:	4770      	bx	lr
 800d428:	20000564 	.word	0x20000564
 800d42c:	20000568 	.word	0x20000568

0800d430 <set_BUSY_pin>:

void set_BUSY_pin(GPIO_TypeDef* _BUSY_GPIO, uint16_t _BUSY){
 800d430:	b480      	push	{r7}
 800d432:	b083      	sub	sp, #12
 800d434:	af00      	add	r7, sp, #0
 800d436:	6078      	str	r0, [r7, #4]
 800d438:	460b      	mov	r3, r1
 800d43a:	807b      	strh	r3, [r7, #2]
    BUSY = _BUSY;
 800d43c:	4a05      	ldr	r2, [pc, #20]	; (800d454 <set_BUSY_pin+0x24>)
 800d43e:	887b      	ldrh	r3, [r7, #2]
 800d440:	8013      	strh	r3, [r2, #0]
    BUSY_GPIO = _BUSY_GPIO;
 800d442:	4a05      	ldr	r2, [pc, #20]	; (800d458 <set_BUSY_pin+0x28>)
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	6013      	str	r3, [r2, #0]
}
 800d448:	bf00      	nop
 800d44a:	370c      	adds	r7, #12
 800d44c:	46bd      	mov	sp, r7
 800d44e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d452:	4770      	bx	lr
 800d454:	20000574 	.word	0x20000574
 800d458:	20000578 	.word	0x20000578

0800d45c <set_NRESET_pin>:

void set_NRESET_pin(GPIO_TypeDef* _NRESET_GPIO, uint16_t _NRESET){
 800d45c:	b480      	push	{r7}
 800d45e:	b083      	sub	sp, #12
 800d460:	af00      	add	r7, sp, #0
 800d462:	6078      	str	r0, [r7, #4]
 800d464:	460b      	mov	r3, r1
 800d466:	807b      	strh	r3, [r7, #2]
    NRESET = _NRESET;
 800d468:	4a05      	ldr	r2, [pc, #20]	; (800d480 <set_NRESET_pin+0x24>)
 800d46a:	887b      	ldrh	r3, [r7, #2]
 800d46c:	8013      	strh	r3, [r2, #0]
    NRESET_GPIO = _NRESET_GPIO;
 800d46e:	4a05      	ldr	r2, [pc, #20]	; (800d484 <set_NRESET_pin+0x28>)
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	6013      	str	r3, [r2, #0]
}
 800d474:	bf00      	nop
 800d476:	370c      	adds	r7, #12
 800d478:	46bd      	mov	sp, r7
 800d47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d47e:	4770      	bx	lr
 800d480:	2000056c 	.word	0x2000056c
 800d484:	20000570 	.word	0x20000570

0800d488 <set_DIO1_pin>:

void set_DIO1_pin(GPIO_TypeDef* _DIO1_GPIO, uint16_t _DIO1){
 800d488:	b480      	push	{r7}
 800d48a:	b083      	sub	sp, #12
 800d48c:	af00      	add	r7, sp, #0
 800d48e:	6078      	str	r0, [r7, #4]
 800d490:	460b      	mov	r3, r1
 800d492:	807b      	strh	r3, [r7, #2]
    DIO1 = _DIO1;
 800d494:	4a05      	ldr	r2, [pc, #20]	; (800d4ac <set_DIO1_pin+0x24>)
 800d496:	887b      	ldrh	r3, [r7, #2]
 800d498:	8013      	strh	r3, [r2, #0]
    DIO1_GPIO = _DIO1_GPIO;
 800d49a:	4a05      	ldr	r2, [pc, #20]	; (800d4b0 <set_DIO1_pin+0x28>)
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	6013      	str	r3, [r2, #0]
}
 800d4a0:	bf00      	nop
 800d4a2:	370c      	adds	r7, #12
 800d4a4:	46bd      	mov	sp, r7
 800d4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4aa:	4770      	bx	lr
 800d4ac:	2000057c 	.word	0x2000057c
 800d4b0:	20000580 	.word	0x20000580

0800d4b4 <set_hspi>:
void set_DIO3_pin(GPIO_TypeDef* _DIO3_GPIO, uint16_t _DIO3){
    DIO3 = _DIO3;
    DIO3_GPIO = _DIO3_GPIO;
}

void set_hspi(SPI_HandleTypeDef _hspi){
 800d4b4:	b084      	sub	sp, #16
 800d4b6:	b580      	push	{r7, lr}
 800d4b8:	af00      	add	r7, sp, #0
 800d4ba:	f107 0c08 	add.w	ip, r7, #8
 800d4be:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    hspi = _hspi;
 800d4c2:	4b07      	ldr	r3, [pc, #28]	; (800d4e0 <set_hspi+0x2c>)
 800d4c4:	4618      	mov	r0, r3
 800d4c6:	f107 0308 	add.w	r3, r7, #8
 800d4ca:	2258      	movs	r2, #88	; 0x58
 800d4cc:	4619      	mov	r1, r3
 800d4ce:	f003 fcdd 	bl	8010e8c <memcpy>
}
 800d4d2:	bf00      	nop
 800d4d4:	46bd      	mov	sp, r7
 800d4d6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d4da:	b004      	add	sp, #16
 800d4dc:	4770      	bx	lr
 800d4de:	bf00      	nop
 800d4e0:	20000584 	.word	0x20000584

0800d4e4 <Tx_setup>:

void Tx_setup(){
 800d4e4:	b580      	push	{r7, lr}
 800d4e6:	b086      	sub	sp, #24
 800d4e8:	af02      	add	r7, sp, #8
    //NEED TO ADD COMMAND ERROR HANDLING
    HAL_GPIO_WritePin(NRESET_GPIO, NRESET, GPIO_PIN_SET);
 800d4ea:	4b66      	ldr	r3, [pc, #408]	; (800d684 <Tx_setup+0x1a0>)
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	4a66      	ldr	r2, [pc, #408]	; (800d688 <Tx_setup+0x1a4>)
 800d4f0:	8811      	ldrh	r1, [r2, #0]
 800d4f2:	2201      	movs	r2, #1
 800d4f4:	4618      	mov	r0, r3
 800d4f6:	f7fb fa43 	bl	8008980 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_RESET);
 800d4fa:	4b64      	ldr	r3, [pc, #400]	; (800d68c <Tx_setup+0x1a8>)
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	4a64      	ldr	r2, [pc, #400]	; (800d690 <Tx_setup+0x1ac>)
 800d500:	8811      	ldrh	r1, [r2, #0]
 800d502:	2200      	movs	r2, #0
 800d504:	4618      	mov	r0, r3
 800d506:	f7fb fa3b 	bl	8008980 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 800d50a:	2032      	movs	r0, #50	; 0x32
 800d50c:	f7fa fcca 	bl	8007ea4 <HAL_Delay>
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_SET);             //make sure chip select is off
 800d510:	4b5e      	ldr	r3, [pc, #376]	; (800d68c <Tx_setup+0x1a8>)
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	4a5e      	ldr	r2, [pc, #376]	; (800d690 <Tx_setup+0x1ac>)
 800d516:	8811      	ldrh	r1, [r2, #0]
 800d518:	2201      	movs	r2, #1
 800d51a:	4618      	mov	r0, r3
 800d51c:	f7fb fa30 	bl	8008980 <HAL_GPIO_WritePin>

    //set to standby for setup
    sx126x_set_standby(&hspi, 0);
 800d520:	2100      	movs	r1, #0
 800d522:	485c      	ldr	r0, [pc, #368]	; (800d694 <Tx_setup+0x1b0>)
 800d524:	f000 f8f2 	bl	800d70c <sx126x_set_standby>

    //set general parameters
    sx126x_set_rf_freq(&hspi, frequency);                       //set rf frequency
 800d528:	4b5b      	ldr	r3, [pc, #364]	; (800d698 <Tx_setup+0x1b4>)
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	4619      	mov	r1, r3
 800d52e:	4859      	ldr	r0, [pc, #356]	; (800d694 <Tx_setup+0x1b0>)
 800d530:	f000 fa76 	bl	800da20 <sx126x_set_rf_freq>
    sx126x_set_pkt_type(&hspi, packet_type);                    //set packet type
 800d534:	4b59      	ldr	r3, [pc, #356]	; (800d69c <Tx_setup+0x1b8>)
 800d536:	781b      	ldrb	r3, [r3, #0]
 800d538:	4619      	mov	r1, r3
 800d53a:	4856      	ldr	r0, [pc, #344]	; (800d694 <Tx_setup+0x1b0>)
 800d53c:	f000 faaa 	bl	800da94 <sx126x_set_pkt_type>
    sx126x_set_rx_tx_fallback_mode(&hspi, fallback_mode);       //set rx tx fallback mode
 800d540:	4b57      	ldr	r3, [pc, #348]	; (800d6a0 <Tx_setup+0x1bc>)
 800d542:	781b      	ldrb	r3, [r3, #0]
 800d544:	4619      	mov	r1, r3
 800d546:	4853      	ldr	r0, [pc, #332]	; (800d694 <Tx_setup+0x1b0>)
 800d548:	f000 f977 	bl	800d83a <sx126x_set_rx_tx_fallback_mode>
    sx126x_set_dio2_as_rf_sw_ctrl(&hspi, 1);                    //set dio2 as rf sw -> 1 is to activate it 0 would be to have it as regular irq
 800d54c:	2101      	movs	r1, #1
 800d54e:	4851      	ldr	r0, [pc, #324]	; (800d694 <Tx_setup+0x1b0>)
 800d550:	f000 fa24 	bl	800d99c <sx126x_set_dio2_as_rf_sw_ctrl>
    sx126x_set_dio3_as_tcxo_ctrl(&hspi, tcxo_voltage_ctrl, 100);//set dio3 as tcxo ctrl, 100 is for the delay in ms
 800d554:	4b53      	ldr	r3, [pc, #332]	; (800d6a4 <Tx_setup+0x1c0>)
 800d556:	781b      	ldrb	r3, [r3, #0]
 800d558:	2264      	movs	r2, #100	; 0x64
 800d55a:	4619      	mov	r1, r3
 800d55c:	484d      	ldr	r0, [pc, #308]	; (800d694 <Tx_setup+0x1b0>)
 800d55e:	f000 fa37 	bl	800d9d0 <sx126x_set_dio3_as_tcxo_ctrl>

    //calibrate functions
    sx126x_cal(&hspi, cal_mask);                                //calibrate radio, mask chooses what to calibrate
 800d562:	4b51      	ldr	r3, [pc, #324]	; (800d6a8 <Tx_setup+0x1c4>)
 800d564:	781b      	ldrb	r3, [r3, #0]
 800d566:	4619      	mov	r1, r3
 800d568:	484a      	ldr	r0, [pc, #296]	; (800d694 <Tx_setup+0x1b0>)
 800d56a:	f000 f903 	bl	800d774 <sx126x_cal>
    HAL_Delay(50);
 800d56e:	2032      	movs	r0, #50	; 0x32
 800d570:	f7fa fc98 	bl	8007ea4 <HAL_Delay>
    sx126x_set_reg_mode(&hspi, regulator_mode);                 //ldo or dc-dc
 800d574:	4b4d      	ldr	r3, [pc, #308]	; (800d6ac <Tx_setup+0x1c8>)
 800d576:	781b      	ldrb	r3, [r3, #0]
 800d578:	4619      	mov	r1, r3
 800d57a:	4846      	ldr	r0, [pc, #280]	; (800d694 <Tx_setup+0x1b0>)
 800d57c:	f000 f8e0 	bl	800d740 <sx126x_set_reg_mode>
    sx126x_cal_img_hex(&hspi, cal_low_freq, cal_hi_freq);       //image calibration frequencies
 800d580:	4b4b      	ldr	r3, [pc, #300]	; (800d6b0 <Tx_setup+0x1cc>)
 800d582:	781b      	ldrb	r3, [r3, #0]
 800d584:	4a4b      	ldr	r2, [pc, #300]	; (800d6b4 <Tx_setup+0x1d0>)
 800d586:	7812      	ldrb	r2, [r2, #0]
 800d588:	4619      	mov	r1, r3
 800d58a:	4842      	ldr	r0, [pc, #264]	; (800d694 <Tx_setup+0x1b0>)
 800d58c:	f000 f90c 	bl	800d7a8 <sx126x_cal_img_hex>

    //set pa config
    struct sx126x_pa_cfg_params_s *params = malloc(sizeof(sx126x_pa_cfg_params_t));
 800d590:	2004      	movs	r0, #4
 800d592:	f003 fc6b 	bl	8010e6c <malloc>
 800d596:	4603      	mov	r3, r0
 800d598:	60fb      	str	r3, [r7, #12]
    params->pa_duty_cycle=pa_duty_cyc;
 800d59a:	4b47      	ldr	r3, [pc, #284]	; (800d6b8 <Tx_setup+0x1d4>)
 800d59c:	781a      	ldrb	r2, [r3, #0]
 800d59e:	68fb      	ldr	r3, [r7, #12]
 800d5a0:	701a      	strb	r2, [r3, #0]
    params->hp_max=pa_hp_max;
 800d5a2:	4b46      	ldr	r3, [pc, #280]	; (800d6bc <Tx_setup+0x1d8>)
 800d5a4:	781a      	ldrb	r2, [r3, #0]
 800d5a6:	68fb      	ldr	r3, [r7, #12]
 800d5a8:	705a      	strb	r2, [r3, #1]
    params->device_sel=pa_device_sel;
 800d5aa:	4b45      	ldr	r3, [pc, #276]	; (800d6c0 <Tx_setup+0x1dc>)
 800d5ac:	781a      	ldrb	r2, [r3, #0]
 800d5ae:	68fb      	ldr	r3, [r7, #12]
 800d5b0:	709a      	strb	r2, [r3, #2]
    params->pa_lut=pa_lut;
 800d5b2:	4b44      	ldr	r3, [pc, #272]	; (800d6c4 <Tx_setup+0x1e0>)
 800d5b4:	781a      	ldrb	r2, [r3, #0]
 800d5b6:	68fb      	ldr	r3, [r7, #12]
 800d5b8:	70da      	strb	r2, [r3, #3]
    sx126x_set_pa_cfg(&hspi, params);
 800d5ba:	68f9      	ldr	r1, [r7, #12]
 800d5bc:	4835      	ldr	r0, [pc, #212]	; (800d694 <Tx_setup+0x1b0>)
 800d5be:	f000 f917 	bl	800d7f0 <sx126x_set_pa_cfg>
    free(params);
 800d5c2:	68f8      	ldr	r0, [r7, #12]
 800d5c4:	f003 fc5a 	bl	8010e7c <free>

    //set transmission parameters
    sx126x_set_tx_params(&hspi, tx_power, ramp_time);
 800d5c8:	4b3f      	ldr	r3, [pc, #252]	; (800d6c8 <Tx_setup+0x1e4>)
 800d5ca:	781b      	ldrb	r3, [r3, #0]
 800d5cc:	b25b      	sxtb	r3, r3
 800d5ce:	4a3f      	ldr	r2, [pc, #252]	; (800d6cc <Tx_setup+0x1e8>)
 800d5d0:	7812      	ldrb	r2, [r2, #0]
 800d5d2:	4619      	mov	r1, r3
 800d5d4:	482f      	ldr	r0, [pc, #188]	; (800d694 <Tx_setup+0x1b0>)
 800d5d6:	f000 fa77 	bl	800dac8 <sx126x_set_tx_params>
    sx126x_set_buffer_base_address(&hspi, tx_address_base, rx_address_base);
 800d5da:	4b3d      	ldr	r3, [pc, #244]	; (800d6d0 <Tx_setup+0x1ec>)
 800d5dc:	781b      	ldrb	r3, [r3, #0]
 800d5de:	4a3d      	ldr	r2, [pc, #244]	; (800d6d4 <Tx_setup+0x1f0>)
 800d5e0:	7812      	ldrb	r2, [r2, #0]
 800d5e2:	4619      	mov	r1, r3
 800d5e4:	482b      	ldr	r0, [pc, #172]	; (800d694 <Tx_setup+0x1b0>)
 800d5e6:	f000 fb2d 	bl	800dc44 <sx126x_set_buffer_base_address>

    //set modulation parameters
    struct sx126x_mod_params_lora_s *mod_params = malloc(sizeof(sx126x_mod_params_lora_t));
 800d5ea:	2004      	movs	r0, #4
 800d5ec:	f003 fc3e 	bl	8010e6c <malloc>
 800d5f0:	4603      	mov	r3, r0
 800d5f2:	60bb      	str	r3, [r7, #8]
    mod_params->sf=lora_sf;
 800d5f4:	4b38      	ldr	r3, [pc, #224]	; (800d6d8 <Tx_setup+0x1f4>)
 800d5f6:	781a      	ldrb	r2, [r3, #0]
 800d5f8:	68bb      	ldr	r3, [r7, #8]
 800d5fa:	701a      	strb	r2, [r3, #0]
    mod_params->bw=lora_bw;
 800d5fc:	4b37      	ldr	r3, [pc, #220]	; (800d6dc <Tx_setup+0x1f8>)
 800d5fe:	781a      	ldrb	r2, [r3, #0]
 800d600:	68bb      	ldr	r3, [r7, #8]
 800d602:	705a      	strb	r2, [r3, #1]
    mod_params->cr=lora_cr;
 800d604:	4b36      	ldr	r3, [pc, #216]	; (800d6e0 <Tx_setup+0x1fc>)
 800d606:	781a      	ldrb	r2, [r3, #0]
 800d608:	68bb      	ldr	r3, [r7, #8]
 800d60a:	709a      	strb	r2, [r3, #2]
    mod_params->ldro=lora_ldro;
 800d60c:	4b35      	ldr	r3, [pc, #212]	; (800d6e4 <Tx_setup+0x200>)
 800d60e:	781a      	ldrb	r2, [r3, #0]
 800d610:	68bb      	ldr	r3, [r7, #8]
 800d612:	70da      	strb	r2, [r3, #3]
    sx126x_set_lora_mod_params(&hspi, mod_params);
 800d614:	68b9      	ldr	r1, [r7, #8]
 800d616:	481f      	ldr	r0, [pc, #124]	; (800d694 <Tx_setup+0x1b0>)
 800d618:	f000 fa7a 	bl	800db10 <sx126x_set_lora_mod_params>
    free(mod_params);
 800d61c:	68b8      	ldr	r0, [r7, #8]
 800d61e:	f003 fc2d 	bl	8010e7c <free>

    //set lora packet params
    struct sx126x_pkt_params_lora_s *lora_params = malloc(sizeof(sx126x_pkt_params_lora_t));
 800d622:	2006      	movs	r0, #6
 800d624:	f003 fc22 	bl	8010e6c <malloc>
 800d628:	4603      	mov	r3, r0
 800d62a:	607b      	str	r3, [r7, #4]
    lora_params->preamble_len_in_symb=pkt_preamble_len;
 800d62c:	4b2e      	ldr	r3, [pc, #184]	; (800d6e8 <Tx_setup+0x204>)
 800d62e:	881a      	ldrh	r2, [r3, #0]
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	801a      	strh	r2, [r3, #0]
    lora_params->header_type=header_type;
 800d634:	4b2d      	ldr	r3, [pc, #180]	; (800d6ec <Tx_setup+0x208>)
 800d636:	781a      	ldrb	r2, [r3, #0]
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	709a      	strb	r2, [r3, #2]
    lora_params->pld_len_in_bytes=payload_len;
 800d63c:	4b2c      	ldr	r3, [pc, #176]	; (800d6f0 <Tx_setup+0x20c>)
 800d63e:	781a      	ldrb	r2, [r3, #0]
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	70da      	strb	r2, [r3, #3]
    lora_params->crc_is_on=crc_is_on;
 800d644:	4b2b      	ldr	r3, [pc, #172]	; (800d6f4 <Tx_setup+0x210>)
 800d646:	781a      	ldrb	r2, [r3, #0]
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	711a      	strb	r2, [r3, #4]
    lora_params->invert_iq_is_on=invert_iq_is_on;
 800d64c:	4b2a      	ldr	r3, [pc, #168]	; (800d6f8 <Tx_setup+0x214>)
 800d64e:	781a      	ldrb	r2, [r3, #0]
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	715a      	strb	r2, [r3, #5]
    sx126x_set_lora_pkt_params(&hspi, lora_params);
 800d654:	6879      	ldr	r1, [r7, #4]
 800d656:	480f      	ldr	r0, [pc, #60]	; (800d694 <Tx_setup+0x1b0>)
 800d658:	f000 fa86 	bl	800db68 <sx126x_set_lora_pkt_params>
    free(lora_params);
 800d65c:	6878      	ldr	r0, [r7, #4]
 800d65e:	f003 fc0d 	bl	8010e7c <free>

    //set dio and irq parameters
    sx126x_set_dio_irq_params(&hspi, irq_mask, dio1_mask, dio2_mask, dio3_mask);
 800d662:	4b26      	ldr	r3, [pc, #152]	; (800d6fc <Tx_setup+0x218>)
 800d664:	8819      	ldrh	r1, [r3, #0]
 800d666:	4b26      	ldr	r3, [pc, #152]	; (800d700 <Tx_setup+0x21c>)
 800d668:	881a      	ldrh	r2, [r3, #0]
 800d66a:	4b26      	ldr	r3, [pc, #152]	; (800d704 <Tx_setup+0x220>)
 800d66c:	8818      	ldrh	r0, [r3, #0]
 800d66e:	4b26      	ldr	r3, [pc, #152]	; (800d708 <Tx_setup+0x224>)
 800d670:	881b      	ldrh	r3, [r3, #0]
 800d672:	9300      	str	r3, [sp, #0]
 800d674:	4603      	mov	r3, r0
 800d676:	4807      	ldr	r0, [pc, #28]	; (800d694 <Tx_setup+0x1b0>)
 800d678:	f000 f94c 	bl	800d914 <sx126x_set_dio_irq_params>

}
 800d67c:	bf00      	nop
 800d67e:	3710      	adds	r7, #16
 800d680:	46bd      	mov	sp, r7
 800d682:	bd80      	pop	{r7, pc}
 800d684:	20000570 	.word	0x20000570
 800d688:	2000056c 	.word	0x2000056c
 800d68c:	20000568 	.word	0x20000568
 800d690:	20000564 	.word	0x20000564
 800d694:	20000584 	.word	0x20000584
 800d698:	20000028 	.word	0x20000028
 800d69c:	2000002c 	.word	0x2000002c
 800d6a0:	2000002d 	.word	0x2000002d
 800d6a4:	2000002e 	.word	0x2000002e
 800d6a8:	20000030 	.word	0x20000030
 800d6ac:	2000002f 	.word	0x2000002f
 800d6b0:	20000031 	.word	0x20000031
 800d6b4:	20000032 	.word	0x20000032
 800d6b8:	20000033 	.word	0x20000033
 800d6bc:	20000034 	.word	0x20000034
 800d6c0:	200005dc 	.word	0x200005dc
 800d6c4:	20000035 	.word	0x20000035
 800d6c8:	20000036 	.word	0x20000036
 800d6cc:	20000037 	.word	0x20000037
 800d6d0:	200005dd 	.word	0x200005dd
 800d6d4:	200005de 	.word	0x200005de
 800d6d8:	20000038 	.word	0x20000038
 800d6dc:	20000039 	.word	0x20000039
 800d6e0:	2000003a 	.word	0x2000003a
 800d6e4:	200005df 	.word	0x200005df
 800d6e8:	2000003c 	.word	0x2000003c
 800d6ec:	200005e0 	.word	0x200005e0
 800d6f0:	2000003e 	.word	0x2000003e
 800d6f4:	2000003f 	.word	0x2000003f
 800d6f8:	200005e1 	.word	0x200005e1
 800d6fc:	20000040 	.word	0x20000040
 800d700:	20000042 	.word	0x20000042
 800d704:	200005e2 	.word	0x200005e2
 800d708:	200005e4 	.word	0x200005e4

0800d70c <sx126x_set_standby>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_SLEEP, 0, 0 );
}

sx126x_status_t sx126x_set_standby( const void* context, const sx126x_standby_cfg_t cfg )
{
 800d70c:	b580      	push	{r7, lr}
 800d70e:	b086      	sub	sp, #24
 800d710:	af02      	add	r7, sp, #8
 800d712:	6078      	str	r0, [r7, #4]
 800d714:	460b      	mov	r3, r1
 800d716:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_STANDBY] = { 0 };
 800d718:	2300      	movs	r3, #0
 800d71a:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_STANDBY;
 800d71c:	2380      	movs	r3, #128	; 0x80
 800d71e:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) cfg;
 800d720:	78fb      	ldrb	r3, [r7, #3]
 800d722:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_STANDBY, 0, 0 );
 800d724:	f107 010c 	add.w	r1, r7, #12
 800d728:	2300      	movs	r3, #0
 800d72a:	9300      	str	r3, [sp, #0]
 800d72c:	2300      	movs	r3, #0
 800d72e:	2202      	movs	r2, #2
 800d730:	6878      	ldr	r0, [r7, #4]
 800d732:	f7ff fdd7 	bl	800d2e4 <sx126x_hal_write>
 800d736:	4603      	mov	r3, r0
}
 800d738:	4618      	mov	r0, r3
 800d73a:	3710      	adds	r7, #16
 800d73c:	46bd      	mov	sp, r7
 800d73e:	bd80      	pop	{r7, pc}

0800d740 <sx126x_set_reg_mode>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_TX_INFINITE_PREAMBLE, 0, 0 );
}

sx126x_status_t sx126x_set_reg_mode( const void* context, const sx126x_reg_mod_t mode )
{
 800d740:	b580      	push	{r7, lr}
 800d742:	b086      	sub	sp, #24
 800d744:	af02      	add	r7, sp, #8
 800d746:	6078      	str	r0, [r7, #4]
 800d748:	460b      	mov	r3, r1
 800d74a:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_REGULATOR_MODE] = { 0 };
 800d74c:	2300      	movs	r3, #0
 800d74e:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_REGULATOR_MODE;
 800d750:	2396      	movs	r3, #150	; 0x96
 800d752:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) mode;
 800d754:	78fb      	ldrb	r3, [r7, #3]
 800d756:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_REGULATOR_MODE, 0, 0 );
 800d758:	f107 010c 	add.w	r1, r7, #12
 800d75c:	2300      	movs	r3, #0
 800d75e:	9300      	str	r3, [sp, #0]
 800d760:	2300      	movs	r3, #0
 800d762:	2202      	movs	r2, #2
 800d764:	6878      	ldr	r0, [r7, #4]
 800d766:	f7ff fdbd 	bl	800d2e4 <sx126x_hal_write>
 800d76a:	4603      	mov	r3, r0
}
 800d76c:	4618      	mov	r0, r3
 800d76e:	3710      	adds	r7, #16
 800d770:	46bd      	mov	sp, r7
 800d772:	bd80      	pop	{r7, pc}

0800d774 <sx126x_cal>:

sx126x_status_t sx126x_cal( const void* context, const sx126x_cal_mask_t param )
{
 800d774:	b580      	push	{r7, lr}
 800d776:	b086      	sub	sp, #24
 800d778:	af02      	add	r7, sp, #8
 800d77a:	6078      	str	r0, [r7, #4]
 800d77c:	460b      	mov	r3, r1
 800d77e:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_CALIBRATE] = { 0 };
 800d780:	2300      	movs	r3, #0
 800d782:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_CALIBRATE;
 800d784:	2389      	movs	r3, #137	; 0x89
 800d786:	733b      	strb	r3, [r7, #12]

    buf[1] = param;
 800d788:	78fb      	ldrb	r3, [r7, #3]
 800d78a:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_CALIBRATE, 0, 0 );
 800d78c:	f107 010c 	add.w	r1, r7, #12
 800d790:	2300      	movs	r3, #0
 800d792:	9300      	str	r3, [sp, #0]
 800d794:	2300      	movs	r3, #0
 800d796:	2202      	movs	r2, #2
 800d798:	6878      	ldr	r0, [r7, #4]
 800d79a:	f7ff fda3 	bl	800d2e4 <sx126x_hal_write>
 800d79e:	4603      	mov	r3, r0
}
 800d7a0:	4618      	mov	r0, r3
 800d7a2:	3710      	adds	r7, #16
 800d7a4:	46bd      	mov	sp, r7
 800d7a6:	bd80      	pop	{r7, pc}

0800d7a8 <sx126x_cal_img_hex>:

sx126x_status_t sx126x_cal_img_hex( const void* context, const uint8_t low_freq, const uint8_t high_freq)
{
 800d7a8:	b580      	push	{r7, lr}
 800d7aa:	b086      	sub	sp, #24
 800d7ac:	af02      	add	r7, sp, #8
 800d7ae:	6078      	str	r0, [r7, #4]
 800d7b0:	460b      	mov	r3, r1
 800d7b2:	70fb      	strb	r3, [r7, #3]
 800d7b4:	4613      	mov	r3, r2
 800d7b6:	70bb      	strb	r3, [r7, #2]
    uint8_t buf[SX126X_SIZE_CALIBRATE_IMAGE] = { 0 };
 800d7b8:	4b0c      	ldr	r3, [pc, #48]	; (800d7ec <sx126x_cal_img_hex+0x44>)
 800d7ba:	881b      	ldrh	r3, [r3, #0]
 800d7bc:	81bb      	strh	r3, [r7, #12]
 800d7be:	2300      	movs	r3, #0
 800d7c0:	73bb      	strb	r3, [r7, #14]

    buf[0] = SX126X_CALIBRATE_IMAGE;
 800d7c2:	2398      	movs	r3, #152	; 0x98
 800d7c4:	733b      	strb	r3, [r7, #12]
    buf[1] = low_freq;
 800d7c6:	78fb      	ldrb	r3, [r7, #3]
 800d7c8:	737b      	strb	r3, [r7, #13]
    buf[2] = high_freq;
 800d7ca:	78bb      	ldrb	r3, [r7, #2]
 800d7cc:	73bb      	strb	r3, [r7, #14]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_CALIBRATE_IMAGE, 0, 0 );
 800d7ce:	f107 010c 	add.w	r1, r7, #12
 800d7d2:	2300      	movs	r3, #0
 800d7d4:	9300      	str	r3, [sp, #0]
 800d7d6:	2300      	movs	r3, #0
 800d7d8:	2203      	movs	r2, #3
 800d7da:	6878      	ldr	r0, [r7, #4]
 800d7dc:	f7ff fd82 	bl	800d2e4 <sx126x_hal_write>
 800d7e0:	4603      	mov	r3, r0
}
 800d7e2:	4618      	mov	r0, r3
 800d7e4:	3710      	adds	r7, #16
 800d7e6:	46bd      	mov	sp, r7
 800d7e8:	bd80      	pop	{r7, pc}
 800d7ea:	bf00      	nop
 800d7ec:	0801865c 	.word	0x0801865c

0800d7f0 <sx126x_set_pa_cfg>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_CALIBRATE_IMAGE, 0, 0 );
}

sx126x_status_t sx126x_set_pa_cfg( const void* context, const sx126x_pa_cfg_params_t* params )
{
 800d7f0:	b580      	push	{r7, lr}
 800d7f2:	b086      	sub	sp, #24
 800d7f4:	af02      	add	r7, sp, #8
 800d7f6:	6078      	str	r0, [r7, #4]
 800d7f8:	6039      	str	r1, [r7, #0]
    uint8_t buf[SX126X_SIZE_SET_PA_CFG] = { 0 };
 800d7fa:	2300      	movs	r3, #0
 800d7fc:	60bb      	str	r3, [r7, #8]
 800d7fe:	2300      	movs	r3, #0
 800d800:	733b      	strb	r3, [r7, #12]

    buf[0] = SX126X_SET_PA_CFG;
 800d802:	2395      	movs	r3, #149	; 0x95
 800d804:	723b      	strb	r3, [r7, #8]
    buf[1] = params->pa_duty_cycle;
 800d806:	683b      	ldr	r3, [r7, #0]
 800d808:	781b      	ldrb	r3, [r3, #0]
 800d80a:	727b      	strb	r3, [r7, #9]
    buf[2] = params->hp_max;
 800d80c:	683b      	ldr	r3, [r7, #0]
 800d80e:	785b      	ldrb	r3, [r3, #1]
 800d810:	72bb      	strb	r3, [r7, #10]
    buf[3] = params->device_sel;
 800d812:	683b      	ldr	r3, [r7, #0]
 800d814:	789b      	ldrb	r3, [r3, #2]
 800d816:	72fb      	strb	r3, [r7, #11]
    buf[4] = params->pa_lut;
 800d818:	683b      	ldr	r3, [r7, #0]
 800d81a:	78db      	ldrb	r3, [r3, #3]
 800d81c:	733b      	strb	r3, [r7, #12]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PA_CFG, 0, 0 );
 800d81e:	f107 0108 	add.w	r1, r7, #8
 800d822:	2300      	movs	r3, #0
 800d824:	9300      	str	r3, [sp, #0]
 800d826:	2300      	movs	r3, #0
 800d828:	2205      	movs	r2, #5
 800d82a:	6878      	ldr	r0, [r7, #4]
 800d82c:	f7ff fd5a 	bl	800d2e4 <sx126x_hal_write>
 800d830:	4603      	mov	r3, r0
}
 800d832:	4618      	mov	r0, r3
 800d834:	3710      	adds	r7, #16
 800d836:	46bd      	mov	sp, r7
 800d838:	bd80      	pop	{r7, pc}

0800d83a <sx126x_set_rx_tx_fallback_mode>:

sx126x_status_t sx126x_set_rx_tx_fallback_mode( const void* context, const sx126x_fallback_modes_t fallback_mode )
{
 800d83a:	b580      	push	{r7, lr}
 800d83c:	b086      	sub	sp, #24
 800d83e:	af02      	add	r7, sp, #8
 800d840:	6078      	str	r0, [r7, #4]
 800d842:	460b      	mov	r3, r1
 800d844:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_RX_TX_FALLBACK_MODE] = { 0 };
 800d846:	2300      	movs	r3, #0
 800d848:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_RX_TX_FALLBACK_MODE;
 800d84a:	2393      	movs	r3, #147	; 0x93
 800d84c:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) fallback_mode;
 800d84e:	78fb      	ldrb	r3, [r7, #3]
 800d850:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_RX_TX_FALLBACK_MODE, 0, 0 );
 800d852:	f107 010c 	add.w	r1, r7, #12
 800d856:	2300      	movs	r3, #0
 800d858:	9300      	str	r3, [sp, #0]
 800d85a:	2300      	movs	r3, #0
 800d85c:	2202      	movs	r2, #2
 800d85e:	6878      	ldr	r0, [r7, #4]
 800d860:	f7ff fd40 	bl	800d2e4 <sx126x_hal_write>
 800d864:	4603      	mov	r3, r0
}
 800d866:	4618      	mov	r0, r3
 800d868:	3710      	adds	r7, #16
 800d86a:	46bd      	mov	sp, r7
 800d86c:	bd80      	pop	{r7, pc}
	...

0800d870 <sx126x_write_register>:
// Registers and buffer Access
//

sx126x_status_t sx126x_write_register( const void* context, const uint16_t address, const uint8_t* buffer,
                                       const uint8_t size )
{
 800d870:	b580      	push	{r7, lr}
 800d872:	b088      	sub	sp, #32
 800d874:	af02      	add	r7, sp, #8
 800d876:	60f8      	str	r0, [r7, #12]
 800d878:	607a      	str	r2, [r7, #4]
 800d87a:	461a      	mov	r2, r3
 800d87c:	460b      	mov	r3, r1
 800d87e:	817b      	strh	r3, [r7, #10]
 800d880:	4613      	mov	r3, r2
 800d882:	727b      	strb	r3, [r7, #9]
    uint8_t buf[SX126X_SIZE_WRITE_REGISTER] = { 0 };
 800d884:	4b0e      	ldr	r3, [pc, #56]	; (800d8c0 <sx126x_write_register+0x50>)
 800d886:	881b      	ldrh	r3, [r3, #0]
 800d888:	82bb      	strh	r3, [r7, #20]
 800d88a:	2300      	movs	r3, #0
 800d88c:	75bb      	strb	r3, [r7, #22]

    buf[0] = SX126X_WRITE_REGISTER;
 800d88e:	230d      	movs	r3, #13
 800d890:	753b      	strb	r3, [r7, #20]

    buf[1] = ( uint8_t )( address >> 8 );
 800d892:	897b      	ldrh	r3, [r7, #10]
 800d894:	0a1b      	lsrs	r3, r3, #8
 800d896:	b29b      	uxth	r3, r3
 800d898:	b2db      	uxtb	r3, r3
 800d89a:	757b      	strb	r3, [r7, #21]
    buf[2] = ( uint8_t )( address >> 0 );
 800d89c:	897b      	ldrh	r3, [r7, #10]
 800d89e:	b2db      	uxtb	r3, r3
 800d8a0:	75bb      	strb	r3, [r7, #22]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_WRITE_REGISTER, buffer, size );
 800d8a2:	7a7b      	ldrb	r3, [r7, #9]
 800d8a4:	b29b      	uxth	r3, r3
 800d8a6:	f107 0114 	add.w	r1, r7, #20
 800d8aa:	9300      	str	r3, [sp, #0]
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	2203      	movs	r2, #3
 800d8b0:	68f8      	ldr	r0, [r7, #12]
 800d8b2:	f7ff fd17 	bl	800d2e4 <sx126x_hal_write>
 800d8b6:	4603      	mov	r3, r0
}
 800d8b8:	4618      	mov	r0, r3
 800d8ba:	3718      	adds	r7, #24
 800d8bc:	46bd      	mov	sp, r7
 800d8be:	bd80      	pop	{r7, pc}
 800d8c0:	0801865c 	.word	0x0801865c

0800d8c4 <sx126x_read_register>:

sx126x_status_t sx126x_read_register( const void* context, const uint16_t address, uint8_t* buffer, const uint8_t size )
{
 800d8c4:	b580      	push	{r7, lr}
 800d8c6:	b088      	sub	sp, #32
 800d8c8:	af02      	add	r7, sp, #8
 800d8ca:	60f8      	str	r0, [r7, #12]
 800d8cc:	607a      	str	r2, [r7, #4]
 800d8ce:	461a      	mov	r2, r3
 800d8d0:	460b      	mov	r3, r1
 800d8d2:	817b      	strh	r3, [r7, #10]
 800d8d4:	4613      	mov	r3, r2
 800d8d6:	727b      	strb	r3, [r7, #9]
    uint8_t         buf[SX126X_SIZE_READ_REGISTER] = { 0 };
 800d8d8:	2300      	movs	r3, #0
 800d8da:	613b      	str	r3, [r7, #16]
    sx126x_status_t status                         = SX126X_STATUS_ERROR;
 800d8dc:	2303      	movs	r3, #3
 800d8de:	75fb      	strb	r3, [r7, #23]

    buf[0] = SX126X_READ_REGISTER;
 800d8e0:	231d      	movs	r3, #29
 800d8e2:	743b      	strb	r3, [r7, #16]

    buf[1] = ( uint8_t )( address >> 8 );
 800d8e4:	897b      	ldrh	r3, [r7, #10]
 800d8e6:	0a1b      	lsrs	r3, r3, #8
 800d8e8:	b29b      	uxth	r3, r3
 800d8ea:	b2db      	uxtb	r3, r3
 800d8ec:	747b      	strb	r3, [r7, #17]
    buf[2] = ( uint8_t )( address >> 0 );
 800d8ee:	897b      	ldrh	r3, [r7, #10]
 800d8f0:	b2db      	uxtb	r3, r3
 800d8f2:	74bb      	strb	r3, [r7, #18]

    status = ( sx126x_status_t ) sx126x_hal_read( context, buf, SX126X_SIZE_READ_REGISTER, buffer, size );
 800d8f4:	f107 0110 	add.w	r1, r7, #16
 800d8f8:	7a7b      	ldrb	r3, [r7, #9]
 800d8fa:	9300      	str	r3, [sp, #0]
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	2204      	movs	r2, #4
 800d900:	68f8      	ldr	r0, [r7, #12]
 800d902:	f7ff fd31 	bl	800d368 <sx126x_hal_read>
 800d906:	4603      	mov	r3, r0
 800d908:	75fb      	strb	r3, [r7, #23]

    return status;
 800d90a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d90c:	4618      	mov	r0, r3
 800d90e:	3718      	adds	r7, #24
 800d910:	46bd      	mov	sp, r7
 800d912:	bd80      	pop	{r7, pc}

0800d914 <sx126x_set_dio_irq_params>:
//
// DIO and IRQ Control Functions
//
sx126x_status_t sx126x_set_dio_irq_params( const void* context, const uint16_t irq_mask, const uint16_t dio1_mask,
                                           const uint16_t dio2_mask, const uint16_t dio3_mask )
{
 800d914:	b580      	push	{r7, lr}
 800d916:	b08a      	sub	sp, #40	; 0x28
 800d918:	af02      	add	r7, sp, #8
 800d91a:	60f8      	str	r0, [r7, #12]
 800d91c:	4608      	mov	r0, r1
 800d91e:	4611      	mov	r1, r2
 800d920:	461a      	mov	r2, r3
 800d922:	4603      	mov	r3, r0
 800d924:	817b      	strh	r3, [r7, #10]
 800d926:	460b      	mov	r3, r1
 800d928:	813b      	strh	r3, [r7, #8]
 800d92a:	4613      	mov	r3, r2
 800d92c:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = { 0 };
 800d92e:	2300      	movs	r3, #0
 800d930:	617b      	str	r3, [r7, #20]
 800d932:	f107 0318 	add.w	r3, r7, #24
 800d936:	2200      	movs	r2, #0
 800d938:	601a      	str	r2, [r3, #0]
 800d93a:	711a      	strb	r2, [r3, #4]

    buf[0] = SX126X_SET_DIO_IRQ_PARAMS;
 800d93c:	2308      	movs	r3, #8
 800d93e:	753b      	strb	r3, [r7, #20]

    buf[1] = ( uint8_t )( irq_mask >> 8 );
 800d940:	897b      	ldrh	r3, [r7, #10]
 800d942:	0a1b      	lsrs	r3, r3, #8
 800d944:	b29b      	uxth	r3, r3
 800d946:	b2db      	uxtb	r3, r3
 800d948:	757b      	strb	r3, [r7, #21]
    buf[2] = ( uint8_t )( irq_mask >> 0 );
 800d94a:	897b      	ldrh	r3, [r7, #10]
 800d94c:	b2db      	uxtb	r3, r3
 800d94e:	75bb      	strb	r3, [r7, #22]

    buf[3] = ( uint8_t )( dio1_mask >> 8 );
 800d950:	893b      	ldrh	r3, [r7, #8]
 800d952:	0a1b      	lsrs	r3, r3, #8
 800d954:	b29b      	uxth	r3, r3
 800d956:	b2db      	uxtb	r3, r3
 800d958:	75fb      	strb	r3, [r7, #23]
    buf[4] = ( uint8_t )( dio1_mask >> 0 );
 800d95a:	893b      	ldrh	r3, [r7, #8]
 800d95c:	b2db      	uxtb	r3, r3
 800d95e:	763b      	strb	r3, [r7, #24]

    buf[5] = ( uint8_t )( dio2_mask >> 8 );
 800d960:	88fb      	ldrh	r3, [r7, #6]
 800d962:	0a1b      	lsrs	r3, r3, #8
 800d964:	b29b      	uxth	r3, r3
 800d966:	b2db      	uxtb	r3, r3
 800d968:	767b      	strb	r3, [r7, #25]
    buf[6] = ( uint8_t )( dio2_mask >> 0 );
 800d96a:	88fb      	ldrh	r3, [r7, #6]
 800d96c:	b2db      	uxtb	r3, r3
 800d96e:	76bb      	strb	r3, [r7, #26]

    buf[7] = ( uint8_t )( dio3_mask >> 8 );
 800d970:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800d972:	0a1b      	lsrs	r3, r3, #8
 800d974:	b29b      	uxth	r3, r3
 800d976:	b2db      	uxtb	r3, r3
 800d978:	76fb      	strb	r3, [r7, #27]
    buf[8] = ( uint8_t )( dio3_mask >> 0 );
 800d97a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800d97c:	b2db      	uxtb	r3, r3
 800d97e:	773b      	strb	r3, [r7, #28]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_DIO_IRQ_PARAMS, 0, 0 );
 800d980:	f107 0114 	add.w	r1, r7, #20
 800d984:	2300      	movs	r3, #0
 800d986:	9300      	str	r3, [sp, #0]
 800d988:	2300      	movs	r3, #0
 800d98a:	2209      	movs	r2, #9
 800d98c:	68f8      	ldr	r0, [r7, #12]
 800d98e:	f7ff fca9 	bl	800d2e4 <sx126x_hal_write>
 800d992:	4603      	mov	r3, r0
}
 800d994:	4618      	mov	r0, r3
 800d996:	3720      	adds	r7, #32
 800d998:	46bd      	mov	sp, r7
 800d99a:	bd80      	pop	{r7, pc}

0800d99c <sx126x_set_dio2_as_rf_sw_ctrl>:
    }
    return status;
}

sx126x_status_t sx126x_set_dio2_as_rf_sw_ctrl( const void* context, const bool enable )
{
 800d99c:	b580      	push	{r7, lr}
 800d99e:	b086      	sub	sp, #24
 800d9a0:	af02      	add	r7, sp, #8
 800d9a2:	6078      	str	r0, [r7, #4]
 800d9a4:	460b      	mov	r3, r1
 800d9a6:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_DIO2_AS_RF_SWITCH_CTRL] = { 0 };
 800d9a8:	2300      	movs	r3, #0
 800d9aa:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_DIO2_AS_RF_SWITCH_CTRL;
 800d9ac:	239d      	movs	r3, #157	; 0x9d
 800d9ae:	733b      	strb	r3, [r7, #12]

    buf[1] = ( enable == true ) ? 1 : 0;
 800d9b0:	78fb      	ldrb	r3, [r7, #3]
 800d9b2:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_DIO2_AS_RF_SWITCH_CTRL, 0, 0 );
 800d9b4:	f107 010c 	add.w	r1, r7, #12
 800d9b8:	2300      	movs	r3, #0
 800d9ba:	9300      	str	r3, [sp, #0]
 800d9bc:	2300      	movs	r3, #0
 800d9be:	2202      	movs	r2, #2
 800d9c0:	6878      	ldr	r0, [r7, #4]
 800d9c2:	f7ff fc8f 	bl	800d2e4 <sx126x_hal_write>
 800d9c6:	4603      	mov	r3, r0
}
 800d9c8:	4618      	mov	r0, r3
 800d9ca:	3710      	adds	r7, #16
 800d9cc:	46bd      	mov	sp, r7
 800d9ce:	bd80      	pop	{r7, pc}

0800d9d0 <sx126x_set_dio3_as_tcxo_ctrl>:

sx126x_status_t sx126x_set_dio3_as_tcxo_ctrl( const void* context, const sx126x_tcxo_ctrl_voltages_t tcxo_voltage,
                                              const uint32_t timeout )
{
 800d9d0:	b580      	push	{r7, lr}
 800d9d2:	b088      	sub	sp, #32
 800d9d4:	af02      	add	r7, sp, #8
 800d9d6:	60f8      	str	r0, [r7, #12]
 800d9d8:	460b      	mov	r3, r1
 800d9da:	607a      	str	r2, [r7, #4]
 800d9dc:	72fb      	strb	r3, [r7, #11]
    uint8_t buf[SX126X_SIZE_SET_DIO3_AS_TCXO_CTRL] = { 0 };
 800d9de:	2300      	movs	r3, #0
 800d9e0:	613b      	str	r3, [r7, #16]
 800d9e2:	2300      	movs	r3, #0
 800d9e4:	753b      	strb	r3, [r7, #20]

    buf[0] = SX126X_SET_DIO3_AS_TCXO_CTRL;
 800d9e6:	2397      	movs	r3, #151	; 0x97
 800d9e8:	743b      	strb	r3, [r7, #16]

    buf[1] = ( uint8_t ) tcxo_voltage;
 800d9ea:	7afb      	ldrb	r3, [r7, #11]
 800d9ec:	747b      	strb	r3, [r7, #17]

    buf[2] = ( uint8_t )( timeout >> 16 );
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	0c1b      	lsrs	r3, r3, #16
 800d9f2:	b2db      	uxtb	r3, r3
 800d9f4:	74bb      	strb	r3, [r7, #18]
    buf[3] = ( uint8_t )( timeout >> 8 );
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	0a1b      	lsrs	r3, r3, #8
 800d9fa:	b2db      	uxtb	r3, r3
 800d9fc:	74fb      	strb	r3, [r7, #19]
    buf[4] = ( uint8_t )( timeout >> 0 );
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	b2db      	uxtb	r3, r3
 800da02:	753b      	strb	r3, [r7, #20]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_DIO3_AS_TCXO_CTRL, 0, 0 );
 800da04:	f107 0110 	add.w	r1, r7, #16
 800da08:	2300      	movs	r3, #0
 800da0a:	9300      	str	r3, [sp, #0]
 800da0c:	2300      	movs	r3, #0
 800da0e:	2205      	movs	r2, #5
 800da10:	68f8      	ldr	r0, [r7, #12]
 800da12:	f7ff fc67 	bl	800d2e4 <sx126x_hal_write>
 800da16:	4603      	mov	r3, r0
}
 800da18:	4618      	mov	r0, r3
 800da1a:	3718      	adds	r7, #24
 800da1c:	46bd      	mov	sp, r7
 800da1e:	bd80      	pop	{r7, pc}

0800da20 <sx126x_set_rf_freq>:
//
// RF Modulation and Packet-Related Functions
//

sx126x_status_t sx126x_set_rf_freq( const void* context, const uint32_t freq_in_hz )
{
 800da20:	b580      	push	{r7, lr}
 800da22:	b084      	sub	sp, #16
 800da24:	af00      	add	r7, sp, #0
 800da26:	6078      	str	r0, [r7, #4]
 800da28:	6039      	str	r1, [r7, #0]
    const uint32_t freq = sx126x_convert_freq_in_hz_to_pll_step( freq_in_hz );
 800da2a:	6838      	ldr	r0, [r7, #0]
 800da2c:	f000 f92e 	bl	800dc8c <sx126x_convert_freq_in_hz_to_pll_step>
 800da30:	60f8      	str	r0, [r7, #12]

    return sx126x_set_rf_freq_in_pll_steps( context, freq );
 800da32:	68f9      	ldr	r1, [r7, #12]
 800da34:	6878      	ldr	r0, [r7, #4]
 800da36:	f000 f805 	bl	800da44 <sx126x_set_rf_freq_in_pll_steps>
 800da3a:	4603      	mov	r3, r0
}
 800da3c:	4618      	mov	r0, r3
 800da3e:	3710      	adds	r7, #16
 800da40:	46bd      	mov	sp, r7
 800da42:	bd80      	pop	{r7, pc}

0800da44 <sx126x_set_rf_freq_in_pll_steps>:

sx126x_status_t sx126x_set_rf_freq_in_pll_steps( const void* context, const uint32_t freq )
{
 800da44:	b580      	push	{r7, lr}
 800da46:	b086      	sub	sp, #24
 800da48:	af02      	add	r7, sp, #8
 800da4a:	6078      	str	r0, [r7, #4]
 800da4c:	6039      	str	r1, [r7, #0]
    uint8_t buf[SX126X_SIZE_SET_RF_FREQUENCY] = { 0 };
 800da4e:	2300      	movs	r3, #0
 800da50:	60bb      	str	r3, [r7, #8]
 800da52:	2300      	movs	r3, #0
 800da54:	733b      	strb	r3, [r7, #12]

    buf[0] = SX126X_SET_RF_FREQUENCY;
 800da56:	2386      	movs	r3, #134	; 0x86
 800da58:	723b      	strb	r3, [r7, #8]

    buf[1] = ( uint8_t )( freq >> 24 );
 800da5a:	683b      	ldr	r3, [r7, #0]
 800da5c:	0e1b      	lsrs	r3, r3, #24
 800da5e:	b2db      	uxtb	r3, r3
 800da60:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( freq >> 16 );
 800da62:	683b      	ldr	r3, [r7, #0]
 800da64:	0c1b      	lsrs	r3, r3, #16
 800da66:	b2db      	uxtb	r3, r3
 800da68:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( freq >> 8 );
 800da6a:	683b      	ldr	r3, [r7, #0]
 800da6c:	0a1b      	lsrs	r3, r3, #8
 800da6e:	b2db      	uxtb	r3, r3
 800da70:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( freq >> 0 );
 800da72:	683b      	ldr	r3, [r7, #0]
 800da74:	b2db      	uxtb	r3, r3
 800da76:	733b      	strb	r3, [r7, #12]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_RF_FREQUENCY, 0, 0 );
 800da78:	f107 0108 	add.w	r1, r7, #8
 800da7c:	2300      	movs	r3, #0
 800da7e:	9300      	str	r3, [sp, #0]
 800da80:	2300      	movs	r3, #0
 800da82:	2205      	movs	r2, #5
 800da84:	6878      	ldr	r0, [r7, #4]
 800da86:	f7ff fc2d 	bl	800d2e4 <sx126x_hal_write>
 800da8a:	4603      	mov	r3, r0
}
 800da8c:	4618      	mov	r0, r3
 800da8e:	3710      	adds	r7, #16
 800da90:	46bd      	mov	sp, r7
 800da92:	bd80      	pop	{r7, pc}

0800da94 <sx126x_set_pkt_type>:

sx126x_status_t sx126x_set_pkt_type( const void* context, const sx126x_pkt_type_t pkt_type )
{
 800da94:	b580      	push	{r7, lr}
 800da96:	b086      	sub	sp, #24
 800da98:	af02      	add	r7, sp, #8
 800da9a:	6078      	str	r0, [r7, #4]
 800da9c:	460b      	mov	r3, r1
 800da9e:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_PKT_TYPE] = { 0 };
 800daa0:	2300      	movs	r3, #0
 800daa2:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_PKT_TYPE;
 800daa4:	238a      	movs	r3, #138	; 0x8a
 800daa6:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) pkt_type;
 800daa8:	78fb      	ldrb	r3, [r7, #3]
 800daaa:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PKT_TYPE, 0, 0 );
 800daac:	f107 010c 	add.w	r1, r7, #12
 800dab0:	2300      	movs	r3, #0
 800dab2:	9300      	str	r3, [sp, #0]
 800dab4:	2300      	movs	r3, #0
 800dab6:	2202      	movs	r2, #2
 800dab8:	6878      	ldr	r0, [r7, #4]
 800daba:	f7ff fc13 	bl	800d2e4 <sx126x_hal_write>
 800dabe:	4603      	mov	r3, r0
}
 800dac0:	4618      	mov	r0, r3
 800dac2:	3710      	adds	r7, #16
 800dac4:	46bd      	mov	sp, r7
 800dac6:	bd80      	pop	{r7, pc}

0800dac8 <sx126x_set_tx_params>:

    return status;
}

sx126x_status_t sx126x_set_tx_params( const void* context, const int8_t pwr_in_dbm, const sx126x_ramp_time_t ramp_time )
{
 800dac8:	b580      	push	{r7, lr}
 800daca:	b086      	sub	sp, #24
 800dacc:	af02      	add	r7, sp, #8
 800dace:	6078      	str	r0, [r7, #4]
 800dad0:	460b      	mov	r3, r1
 800dad2:	70fb      	strb	r3, [r7, #3]
 800dad4:	4613      	mov	r3, r2
 800dad6:	70bb      	strb	r3, [r7, #2]
    uint8_t buf[SX126X_SIZE_SET_TX_PARAMS] = { 0 };
 800dad8:	4b0c      	ldr	r3, [pc, #48]	; (800db0c <sx126x_set_tx_params+0x44>)
 800dada:	881b      	ldrh	r3, [r3, #0]
 800dadc:	81bb      	strh	r3, [r7, #12]
 800dade:	2300      	movs	r3, #0
 800dae0:	73bb      	strb	r3, [r7, #14]

    buf[0] = SX126X_SET_TX_PARAMS;
 800dae2:	238e      	movs	r3, #142	; 0x8e
 800dae4:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) pwr_in_dbm;
 800dae6:	78fb      	ldrb	r3, [r7, #3]
 800dae8:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t ) ramp_time;
 800daea:	78bb      	ldrb	r3, [r7, #2]
 800daec:	73bb      	strb	r3, [r7, #14]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_TX_PARAMS, 0, 0 );
 800daee:	f107 010c 	add.w	r1, r7, #12
 800daf2:	2300      	movs	r3, #0
 800daf4:	9300      	str	r3, [sp, #0]
 800daf6:	2300      	movs	r3, #0
 800daf8:	2203      	movs	r2, #3
 800dafa:	6878      	ldr	r0, [r7, #4]
 800dafc:	f7ff fbf2 	bl	800d2e4 <sx126x_hal_write>
 800db00:	4603      	mov	r3, r0
}
 800db02:	4618      	mov	r0, r3
 800db04:	3710      	adds	r7, #16
 800db06:	46bd      	mov	sp, r7
 800db08:	bd80      	pop	{r7, pc}
 800db0a:	bf00      	nop
 800db0c:	0801865c 	.word	0x0801865c

0800db10 <sx126x_set_lora_mod_params>:
    }
    return status;
}

sx126x_status_t sx126x_set_lora_mod_params( const void* context, const sx126x_mod_params_lora_t* params )
{
 800db10:	b580      	push	{r7, lr}
 800db12:	b086      	sub	sp, #24
 800db14:	af02      	add	r7, sp, #8
 800db16:	6078      	str	r0, [r7, #4]
 800db18:	6039      	str	r1, [r7, #0]
    sx126x_status_t status = SX126X_STATUS_ERROR;
 800db1a:	2303      	movs	r3, #3
 800db1c:	73fb      	strb	r3, [r7, #15]

    uint8_t buf[SX126X_SIZE_SET_MODULATION_PARAMS_LORA] = { 0 };
 800db1e:	2300      	movs	r3, #0
 800db20:	60bb      	str	r3, [r7, #8]
 800db22:	2300      	movs	r3, #0
 800db24:	733b      	strb	r3, [r7, #12]

    buf[0] = SX126X_SET_MODULATION_PARAMS;
 800db26:	238b      	movs	r3, #139	; 0x8b
 800db28:	723b      	strb	r3, [r7, #8]

    buf[1] = ( uint8_t )( params->sf );
 800db2a:	683b      	ldr	r3, [r7, #0]
 800db2c:	781b      	ldrb	r3, [r3, #0]
 800db2e:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( params->bw );
 800db30:	683b      	ldr	r3, [r7, #0]
 800db32:	785b      	ldrb	r3, [r3, #1]
 800db34:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( params->cr );
 800db36:	683b      	ldr	r3, [r7, #0]
 800db38:	789b      	ldrb	r3, [r3, #2]
 800db3a:	72fb      	strb	r3, [r7, #11]
    buf[4] = params->ldro & 0x01;
 800db3c:	683b      	ldr	r3, [r7, #0]
 800db3e:	78db      	ldrb	r3, [r3, #3]
 800db40:	f003 0301 	and.w	r3, r3, #1
 800db44:	b2db      	uxtb	r3, r3
 800db46:	733b      	strb	r3, [r7, #12]

    status = ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_MODULATION_PARAMS_LORA, 0, 0 );
 800db48:	f107 0108 	add.w	r1, r7, #8
 800db4c:	2300      	movs	r3, #0
 800db4e:	9300      	str	r3, [sp, #0]
 800db50:	2300      	movs	r3, #0
 800db52:	2205      	movs	r2, #5
 800db54:	6878      	ldr	r0, [r7, #4]
 800db56:	f7ff fbc5 	bl	800d2e4 <sx126x_hal_write>
 800db5a:	4603      	mov	r3, r0
 800db5c:	73fb      	strb	r3, [r7, #15]
        status = sx126x_tx_modulation_workaround( context, SX126X_PKT_TYPE_LORA, params->bw );
        // WORKAROUND END
    }
    */

    return status;
 800db5e:	7bfb      	ldrb	r3, [r7, #15]
}
 800db60:	4618      	mov	r0, r3
 800db62:	3710      	adds	r7, #16
 800db64:	46bd      	mov	sp, r7
 800db66:	bd80      	pop	{r7, pc}

0800db68 <sx126x_set_lora_pkt_params>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PKT_PARAMS_GFSK, 0, 0 );
}

sx126x_status_t sx126x_set_lora_pkt_params( const void* context, const sx126x_pkt_params_lora_t* params )
{
 800db68:	b580      	push	{r7, lr}
 800db6a:	b088      	sub	sp, #32
 800db6c:	af02      	add	r7, sp, #8
 800db6e:	6078      	str	r0, [r7, #4]
 800db70:	6039      	str	r1, [r7, #0]
    sx126x_status_t status = SX126X_STATUS_ERROR;
 800db72:	2303      	movs	r3, #3
 800db74:	75fb      	strb	r3, [r7, #23]

    uint8_t buf[SX126X_SIZE_SET_PKT_PARAMS_LORA] = { 0 };
 800db76:	2300      	movs	r3, #0
 800db78:	613b      	str	r3, [r7, #16]
 800db7a:	f107 0314 	add.w	r3, r7, #20
 800db7e:	2100      	movs	r1, #0
 800db80:	460a      	mov	r2, r1
 800db82:	801a      	strh	r2, [r3, #0]
 800db84:	460a      	mov	r2, r1
 800db86:	709a      	strb	r2, [r3, #2]

    buf[0] = SX126X_SET_PKT_PARAMS;
 800db88:	238c      	movs	r3, #140	; 0x8c
 800db8a:	743b      	strb	r3, [r7, #16]

    buf[1] = ( uint8_t )( params->preamble_len_in_symb >> 8 );
 800db8c:	683b      	ldr	r3, [r7, #0]
 800db8e:	881b      	ldrh	r3, [r3, #0]
 800db90:	0a1b      	lsrs	r3, r3, #8
 800db92:	b29b      	uxth	r3, r3
 800db94:	b2db      	uxtb	r3, r3
 800db96:	747b      	strb	r3, [r7, #17]
    buf[2] = ( uint8_t )( params->preamble_len_in_symb >> 0 );
 800db98:	683b      	ldr	r3, [r7, #0]
 800db9a:	881b      	ldrh	r3, [r3, #0]
 800db9c:	b2db      	uxtb	r3, r3
 800db9e:	74bb      	strb	r3, [r7, #18]
    buf[3] = ( uint8_t )( params->header_type );
 800dba0:	683b      	ldr	r3, [r7, #0]
 800dba2:	789b      	ldrb	r3, [r3, #2]
 800dba4:	74fb      	strb	r3, [r7, #19]
    buf[4] = params->pld_len_in_bytes;
 800dba6:	683b      	ldr	r3, [r7, #0]
 800dba8:	78db      	ldrb	r3, [r3, #3]
 800dbaa:	753b      	strb	r3, [r7, #20]
    buf[5] = ( uint8_t )( params->crc_is_on ? 1 : 0 );
 800dbac:	683b      	ldr	r3, [r7, #0]
 800dbae:	791b      	ldrb	r3, [r3, #4]
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	d001      	beq.n	800dbb8 <sx126x_set_lora_pkt_params+0x50>
 800dbb4:	2301      	movs	r3, #1
 800dbb6:	e000      	b.n	800dbba <sx126x_set_lora_pkt_params+0x52>
 800dbb8:	2300      	movs	r3, #0
 800dbba:	757b      	strb	r3, [r7, #21]
    buf[6] = ( uint8_t )( params->invert_iq_is_on ? 1 : 0 );
 800dbbc:	683b      	ldr	r3, [r7, #0]
 800dbbe:	795b      	ldrb	r3, [r3, #5]
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	d001      	beq.n	800dbc8 <sx126x_set_lora_pkt_params+0x60>
 800dbc4:	2301      	movs	r3, #1
 800dbc6:	e000      	b.n	800dbca <sx126x_set_lora_pkt_params+0x62>
 800dbc8:	2300      	movs	r3, #0
 800dbca:	75bb      	strb	r3, [r7, #22]

    status = ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PKT_PARAMS_LORA, 0, 0 );
 800dbcc:	f107 0110 	add.w	r1, r7, #16
 800dbd0:	2300      	movs	r3, #0
 800dbd2:	9300      	str	r3, [sp, #0]
 800dbd4:	2300      	movs	r3, #0
 800dbd6:	2207      	movs	r2, #7
 800dbd8:	6878      	ldr	r0, [r7, #4]
 800dbda:	f7ff fb83 	bl	800d2e4 <sx126x_hal_write>
 800dbde:	4603      	mov	r3, r0
 800dbe0:	75fb      	strb	r3, [r7, #23]

    // WORKAROUND - Optimizing the Inverted IQ Operation, see datasheet DS_SX1261-2_V1.2 15.4
    if( status == SX126X_STATUS_OK )
 800dbe2:	7dfb      	ldrb	r3, [r7, #23]
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	d127      	bne.n	800dc38 <sx126x_set_lora_pkt_params+0xd0>
    {
        uint8_t reg_value = 0;
 800dbe8:	2300      	movs	r3, #0
 800dbea:	73fb      	strb	r3, [r7, #15]

        status = sx126x_read_register( context, SX126X_REG_IRQ_POLARITY, &reg_value, 1 );
 800dbec:	f107 020f 	add.w	r2, r7, #15
 800dbf0:	2301      	movs	r3, #1
 800dbf2:	f240 7136 	movw	r1, #1846	; 0x736
 800dbf6:	6878      	ldr	r0, [r7, #4]
 800dbf8:	f7ff fe64 	bl	800d8c4 <sx126x_read_register>
 800dbfc:	4603      	mov	r3, r0
 800dbfe:	75fb      	strb	r3, [r7, #23]
        if( status == SX126X_STATUS_OK )
 800dc00:	7dfb      	ldrb	r3, [r7, #23]
 800dc02:	2b00      	cmp	r3, #0
 800dc04:	d118      	bne.n	800dc38 <sx126x_set_lora_pkt_params+0xd0>
        {
            if( params->invert_iq_is_on == true )
 800dc06:	683b      	ldr	r3, [r7, #0]
 800dc08:	795b      	ldrb	r3, [r3, #5]
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d005      	beq.n	800dc1a <sx126x_set_lora_pkt_params+0xb2>
            {
                reg_value &= ~( 1 << 2 );  // Bit 2 set to 0 when using inverted IQ polarity
 800dc0e:	7bfb      	ldrb	r3, [r7, #15]
 800dc10:	f023 0304 	bic.w	r3, r3, #4
 800dc14:	b2db      	uxtb	r3, r3
 800dc16:	73fb      	strb	r3, [r7, #15]
 800dc18:	e004      	b.n	800dc24 <sx126x_set_lora_pkt_params+0xbc>
            }
            else
            {
                reg_value |= ( 1 << 2 );  // Bit 2 set to 1 when using standard IQ polarity
 800dc1a:	7bfb      	ldrb	r3, [r7, #15]
 800dc1c:	f043 0304 	orr.w	r3, r3, #4
 800dc20:	b2db      	uxtb	r3, r3
 800dc22:	73fb      	strb	r3, [r7, #15]
            }
            status = sx126x_write_register( context, SX126X_REG_IRQ_POLARITY, &reg_value, 1 );
 800dc24:	f107 020f 	add.w	r2, r7, #15
 800dc28:	2301      	movs	r3, #1
 800dc2a:	f240 7136 	movw	r1, #1846	; 0x736
 800dc2e:	6878      	ldr	r0, [r7, #4]
 800dc30:	f7ff fe1e 	bl	800d870 <sx126x_write_register>
 800dc34:	4603      	mov	r3, r0
 800dc36:	75fb      	strb	r3, [r7, #23]
        }
    }
    // WORKAROUND END

    return status;
 800dc38:	7dfb      	ldrb	r3, [r7, #23]
}
 800dc3a:	4618      	mov	r0, r3
 800dc3c:	3718      	adds	r7, #24
 800dc3e:	46bd      	mov	sp, r7
 800dc40:	bd80      	pop	{r7, pc}
	...

0800dc44 <sx126x_set_buffer_base_address>:
    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_CAD_PARAMS, 0, 0 );
}

sx126x_status_t sx126x_set_buffer_base_address( const void* context, const uint8_t tx_base_address,
                                                const uint8_t rx_base_address )
{
 800dc44:	b580      	push	{r7, lr}
 800dc46:	b086      	sub	sp, #24
 800dc48:	af02      	add	r7, sp, #8
 800dc4a:	6078      	str	r0, [r7, #4]
 800dc4c:	460b      	mov	r3, r1
 800dc4e:	70fb      	strb	r3, [r7, #3]
 800dc50:	4613      	mov	r3, r2
 800dc52:	70bb      	strb	r3, [r7, #2]
    uint8_t buf[SX126X_SIZE_SET_BUFFER_BASE_ADDRESS] = { 0 };
 800dc54:	4b0c      	ldr	r3, [pc, #48]	; (800dc88 <sx126x_set_buffer_base_address+0x44>)
 800dc56:	881b      	ldrh	r3, [r3, #0]
 800dc58:	81bb      	strh	r3, [r7, #12]
 800dc5a:	2300      	movs	r3, #0
 800dc5c:	73bb      	strb	r3, [r7, #14]

    buf[0] = SX126X_SET_BUFFER_BASE_ADDRESS;
 800dc5e:	238f      	movs	r3, #143	; 0x8f
 800dc60:	733b      	strb	r3, [r7, #12]

    buf[1] = tx_base_address;
 800dc62:	78fb      	ldrb	r3, [r7, #3]
 800dc64:	737b      	strb	r3, [r7, #13]
    buf[2] = rx_base_address;
 800dc66:	78bb      	ldrb	r3, [r7, #2]
 800dc68:	73bb      	strb	r3, [r7, #14]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_BUFFER_BASE_ADDRESS, 0, 0 );
 800dc6a:	f107 010c 	add.w	r1, r7, #12
 800dc6e:	2300      	movs	r3, #0
 800dc70:	9300      	str	r3, [sp, #0]
 800dc72:	2300      	movs	r3, #0
 800dc74:	2203      	movs	r2, #3
 800dc76:	6878      	ldr	r0, [r7, #4]
 800dc78:	f7ff fb34 	bl	800d2e4 <sx126x_hal_write>
 800dc7c:	4603      	mov	r3, r0
}
 800dc7e:	4618      	mov	r0, r3
 800dc80:	3710      	adds	r7, #16
 800dc82:	46bd      	mov	sp, r7
 800dc84:	bd80      	pop	{r7, pc}
 800dc86:	bf00      	nop
 800dc88:	0801865c 	.word	0x0801865c

0800dc8c <sx126x_convert_freq_in_hz_to_pll_step>:

    return status;
}

uint32_t sx126x_convert_freq_in_hz_to_pll_step( uint32_t freq_in_hz )
{
 800dc8c:	b480      	push	{r7}
 800dc8e:	b085      	sub	sp, #20
 800dc90:	af00      	add	r7, sp, #0
 800dc92:	6078      	str	r0, [r7, #4]
    uint32_t steps_int;
    uint32_t steps_frac;

    // Get integer and fractional parts of the frequency computed with a PLL step scaled value
    steps_int  = freq_in_hz / SX126X_PLL_STEP_SCALED;
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	4a0f      	ldr	r2, [pc, #60]	; (800dcd4 <sx126x_convert_freq_in_hz_to_pll_step+0x48>)
 800dc98:	fba2 2303 	umull	r2, r3, r2, r3
 800dc9c:	0b1b      	lsrs	r3, r3, #12
 800dc9e:	60fb      	str	r3, [r7, #12]
    steps_frac = freq_in_hz - ( steps_int * SX126X_PLL_STEP_SCALED );
 800dca0:	68fb      	ldr	r3, [r7, #12]
 800dca2:	f643 5209 	movw	r2, #15625	; 0x3d09
 800dca6:	fb02 f303 	mul.w	r3, r2, r3
 800dcaa:	687a      	ldr	r2, [r7, #4]
 800dcac:	1ad3      	subs	r3, r2, r3
 800dcae:	60bb      	str	r3, [r7, #8]

    // Apply the scaling factor to retrieve a frequency in Hz (+ ceiling)
    return ( steps_int << SX126X_PLL_STEP_SHIFT_AMOUNT ) +
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	039a      	lsls	r2, r3, #14
           ( ( ( steps_frac << SX126X_PLL_STEP_SHIFT_AMOUNT ) + ( SX126X_PLL_STEP_SCALED >> 1 ) ) /
 800dcb4:	68bb      	ldr	r3, [r7, #8]
 800dcb6:	039b      	lsls	r3, r3, #14
 800dcb8:	f503 53f4 	add.w	r3, r3, #7808	; 0x1e80
 800dcbc:	3304      	adds	r3, #4
 800dcbe:	4905      	ldr	r1, [pc, #20]	; (800dcd4 <sx126x_convert_freq_in_hz_to_pll_step+0x48>)
 800dcc0:	fba1 1303 	umull	r1, r3, r1, r3
 800dcc4:	0b1b      	lsrs	r3, r3, #12
    return ( steps_int << SX126X_PLL_STEP_SHIFT_AMOUNT ) +
 800dcc6:	4413      	add	r3, r2
             SX126X_PLL_STEP_SCALED );
}
 800dcc8:	4618      	mov	r0, r3
 800dcca:	3714      	adds	r7, #20
 800dccc:	46bd      	mov	sp, r7
 800dcce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcd2:	4770      	bx	lr
 800dcd4:	431bde83 	.word	0x431bde83

0800dcd8 <__NVIC_SetPriority>:
{
 800dcd8:	b480      	push	{r7}
 800dcda:	b083      	sub	sp, #12
 800dcdc:	af00      	add	r7, sp, #0
 800dcde:	4603      	mov	r3, r0
 800dce0:	6039      	str	r1, [r7, #0]
 800dce2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800dce4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	db0a      	blt.n	800dd02 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800dcec:	683b      	ldr	r3, [r7, #0]
 800dcee:	b2da      	uxtb	r2, r3
 800dcf0:	490c      	ldr	r1, [pc, #48]	; (800dd24 <__NVIC_SetPriority+0x4c>)
 800dcf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dcf6:	0112      	lsls	r2, r2, #4
 800dcf8:	b2d2      	uxtb	r2, r2
 800dcfa:	440b      	add	r3, r1
 800dcfc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800dd00:	e00a      	b.n	800dd18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800dd02:	683b      	ldr	r3, [r7, #0]
 800dd04:	b2da      	uxtb	r2, r3
 800dd06:	4908      	ldr	r1, [pc, #32]	; (800dd28 <__NVIC_SetPriority+0x50>)
 800dd08:	79fb      	ldrb	r3, [r7, #7]
 800dd0a:	f003 030f 	and.w	r3, r3, #15
 800dd0e:	3b04      	subs	r3, #4
 800dd10:	0112      	lsls	r2, r2, #4
 800dd12:	b2d2      	uxtb	r2, r2
 800dd14:	440b      	add	r3, r1
 800dd16:	761a      	strb	r2, [r3, #24]
}
 800dd18:	bf00      	nop
 800dd1a:	370c      	adds	r7, #12
 800dd1c:	46bd      	mov	sp, r7
 800dd1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd22:	4770      	bx	lr
 800dd24:	e000e100 	.word	0xe000e100
 800dd28:	e000ed00 	.word	0xe000ed00

0800dd2c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800dd2c:	b580      	push	{r7, lr}
 800dd2e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800dd30:	4b05      	ldr	r3, [pc, #20]	; (800dd48 <SysTick_Handler+0x1c>)
 800dd32:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800dd34:	f001 fdba 	bl	800f8ac <xTaskGetSchedulerState>
 800dd38:	4603      	mov	r3, r0
 800dd3a:	2b01      	cmp	r3, #1
 800dd3c:	d001      	beq.n	800dd42 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800dd3e:	f002 fba3 	bl	8010488 <xPortSysTickHandler>
  }
}
 800dd42:	bf00      	nop
 800dd44:	bd80      	pop	{r7, pc}
 800dd46:	bf00      	nop
 800dd48:	e000e010 	.word	0xe000e010

0800dd4c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800dd4c:	b580      	push	{r7, lr}
 800dd4e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800dd50:	2100      	movs	r1, #0
 800dd52:	f06f 0004 	mvn.w	r0, #4
 800dd56:	f7ff ffbf 	bl	800dcd8 <__NVIC_SetPriority>
#endif
}
 800dd5a:	bf00      	nop
 800dd5c:	bd80      	pop	{r7, pc}
	...

0800dd60 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800dd60:	b480      	push	{r7}
 800dd62:	b083      	sub	sp, #12
 800dd64:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800dd66:	f3ef 8305 	mrs	r3, IPSR
 800dd6a:	603b      	str	r3, [r7, #0]
  return(result);
 800dd6c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	d003      	beq.n	800dd7a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800dd72:	f06f 0305 	mvn.w	r3, #5
 800dd76:	607b      	str	r3, [r7, #4]
 800dd78:	e00c      	b.n	800dd94 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800dd7a:	4b0a      	ldr	r3, [pc, #40]	; (800dda4 <osKernelInitialize+0x44>)
 800dd7c:	681b      	ldr	r3, [r3, #0]
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	d105      	bne.n	800dd8e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800dd82:	4b08      	ldr	r3, [pc, #32]	; (800dda4 <osKernelInitialize+0x44>)
 800dd84:	2201      	movs	r2, #1
 800dd86:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800dd88:	2300      	movs	r3, #0
 800dd8a:	607b      	str	r3, [r7, #4]
 800dd8c:	e002      	b.n	800dd94 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800dd8e:	f04f 33ff 	mov.w	r3, #4294967295
 800dd92:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800dd94:	687b      	ldr	r3, [r7, #4]
}
 800dd96:	4618      	mov	r0, r3
 800dd98:	370c      	adds	r7, #12
 800dd9a:	46bd      	mov	sp, r7
 800dd9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dda0:	4770      	bx	lr
 800dda2:	bf00      	nop
 800dda4:	200005e8 	.word	0x200005e8

0800dda8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800dda8:	b580      	push	{r7, lr}
 800ddaa:	b082      	sub	sp, #8
 800ddac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ddae:	f3ef 8305 	mrs	r3, IPSR
 800ddb2:	603b      	str	r3, [r7, #0]
  return(result);
 800ddb4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d003      	beq.n	800ddc2 <osKernelStart+0x1a>
    stat = osErrorISR;
 800ddba:	f06f 0305 	mvn.w	r3, #5
 800ddbe:	607b      	str	r3, [r7, #4]
 800ddc0:	e010      	b.n	800dde4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800ddc2:	4b0b      	ldr	r3, [pc, #44]	; (800ddf0 <osKernelStart+0x48>)
 800ddc4:	681b      	ldr	r3, [r3, #0]
 800ddc6:	2b01      	cmp	r3, #1
 800ddc8:	d109      	bne.n	800ddde <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800ddca:	f7ff ffbf 	bl	800dd4c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800ddce:	4b08      	ldr	r3, [pc, #32]	; (800ddf0 <osKernelStart+0x48>)
 800ddd0:	2202      	movs	r2, #2
 800ddd2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800ddd4:	f001 f8fe 	bl	800efd4 <vTaskStartScheduler>
      stat = osOK;
 800ddd8:	2300      	movs	r3, #0
 800ddda:	607b      	str	r3, [r7, #4]
 800dddc:	e002      	b.n	800dde4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800ddde:	f04f 33ff 	mov.w	r3, #4294967295
 800dde2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800dde4:	687b      	ldr	r3, [r7, #4]
}
 800dde6:	4618      	mov	r0, r3
 800dde8:	3708      	adds	r7, #8
 800ddea:	46bd      	mov	sp, r7
 800ddec:	bd80      	pop	{r7, pc}
 800ddee:	bf00      	nop
 800ddf0:	200005e8 	.word	0x200005e8

0800ddf4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800ddf4:	b580      	push	{r7, lr}
 800ddf6:	b08e      	sub	sp, #56	; 0x38
 800ddf8:	af04      	add	r7, sp, #16
 800ddfa:	60f8      	str	r0, [r7, #12]
 800ddfc:	60b9      	str	r1, [r7, #8]
 800ddfe:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800de00:	2300      	movs	r3, #0
 800de02:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800de04:	f3ef 8305 	mrs	r3, IPSR
 800de08:	617b      	str	r3, [r7, #20]
  return(result);
 800de0a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d17e      	bne.n	800df0e <osThreadNew+0x11a>
 800de10:	68fb      	ldr	r3, [r7, #12]
 800de12:	2b00      	cmp	r3, #0
 800de14:	d07b      	beq.n	800df0e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800de16:	2380      	movs	r3, #128	; 0x80
 800de18:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800de1a:	2318      	movs	r3, #24
 800de1c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800de1e:	2300      	movs	r3, #0
 800de20:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800de22:	f04f 33ff 	mov.w	r3, #4294967295
 800de26:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	d045      	beq.n	800deba <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	2b00      	cmp	r3, #0
 800de34:	d002      	beq.n	800de3c <osThreadNew+0x48>
        name = attr->name;
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	681b      	ldr	r3, [r3, #0]
 800de3a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	699b      	ldr	r3, [r3, #24]
 800de40:	2b00      	cmp	r3, #0
 800de42:	d002      	beq.n	800de4a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	699b      	ldr	r3, [r3, #24]
 800de48:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800de4a:	69fb      	ldr	r3, [r7, #28]
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	d008      	beq.n	800de62 <osThreadNew+0x6e>
 800de50:	69fb      	ldr	r3, [r7, #28]
 800de52:	2b38      	cmp	r3, #56	; 0x38
 800de54:	d805      	bhi.n	800de62 <osThreadNew+0x6e>
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	685b      	ldr	r3, [r3, #4]
 800de5a:	f003 0301 	and.w	r3, r3, #1
 800de5e:	2b00      	cmp	r3, #0
 800de60:	d001      	beq.n	800de66 <osThreadNew+0x72>
        return (NULL);
 800de62:	2300      	movs	r3, #0
 800de64:	e054      	b.n	800df10 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	695b      	ldr	r3, [r3, #20]
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d003      	beq.n	800de76 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	695b      	ldr	r3, [r3, #20]
 800de72:	089b      	lsrs	r3, r3, #2
 800de74:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	689b      	ldr	r3, [r3, #8]
 800de7a:	2b00      	cmp	r3, #0
 800de7c:	d00e      	beq.n	800de9c <osThreadNew+0xa8>
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	68db      	ldr	r3, [r3, #12]
 800de82:	2bbb      	cmp	r3, #187	; 0xbb
 800de84:	d90a      	bls.n	800de9c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	d006      	beq.n	800de9c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	695b      	ldr	r3, [r3, #20]
 800de92:	2b00      	cmp	r3, #0
 800de94:	d002      	beq.n	800de9c <osThreadNew+0xa8>
        mem = 1;
 800de96:	2301      	movs	r3, #1
 800de98:	61bb      	str	r3, [r7, #24]
 800de9a:	e010      	b.n	800debe <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	689b      	ldr	r3, [r3, #8]
 800dea0:	2b00      	cmp	r3, #0
 800dea2:	d10c      	bne.n	800debe <osThreadNew+0xca>
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	68db      	ldr	r3, [r3, #12]
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	d108      	bne.n	800debe <osThreadNew+0xca>
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	691b      	ldr	r3, [r3, #16]
 800deb0:	2b00      	cmp	r3, #0
 800deb2:	d104      	bne.n	800debe <osThreadNew+0xca>
          mem = 0;
 800deb4:	2300      	movs	r3, #0
 800deb6:	61bb      	str	r3, [r7, #24]
 800deb8:	e001      	b.n	800debe <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800deba:	2300      	movs	r3, #0
 800debc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800debe:	69bb      	ldr	r3, [r7, #24]
 800dec0:	2b01      	cmp	r3, #1
 800dec2:	d110      	bne.n	800dee6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800dec8:	687a      	ldr	r2, [r7, #4]
 800deca:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800decc:	9202      	str	r2, [sp, #8]
 800dece:	9301      	str	r3, [sp, #4]
 800ded0:	69fb      	ldr	r3, [r7, #28]
 800ded2:	9300      	str	r3, [sp, #0]
 800ded4:	68bb      	ldr	r3, [r7, #8]
 800ded6:	6a3a      	ldr	r2, [r7, #32]
 800ded8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800deda:	68f8      	ldr	r0, [r7, #12]
 800dedc:	f000 fe1c 	bl	800eb18 <xTaskCreateStatic>
 800dee0:	4603      	mov	r3, r0
 800dee2:	613b      	str	r3, [r7, #16]
 800dee4:	e013      	b.n	800df0e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800dee6:	69bb      	ldr	r3, [r7, #24]
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d110      	bne.n	800df0e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800deec:	6a3b      	ldr	r3, [r7, #32]
 800deee:	b29a      	uxth	r2, r3
 800def0:	f107 0310 	add.w	r3, r7, #16
 800def4:	9301      	str	r3, [sp, #4]
 800def6:	69fb      	ldr	r3, [r7, #28]
 800def8:	9300      	str	r3, [sp, #0]
 800defa:	68bb      	ldr	r3, [r7, #8]
 800defc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800defe:	68f8      	ldr	r0, [r7, #12]
 800df00:	f000 fe67 	bl	800ebd2 <xTaskCreate>
 800df04:	4603      	mov	r3, r0
 800df06:	2b01      	cmp	r3, #1
 800df08:	d001      	beq.n	800df0e <osThreadNew+0x11a>
            hTask = NULL;
 800df0a:	2300      	movs	r3, #0
 800df0c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800df0e:	693b      	ldr	r3, [r7, #16]
}
 800df10:	4618      	mov	r0, r3
 800df12:	3728      	adds	r7, #40	; 0x28
 800df14:	46bd      	mov	sp, r7
 800df16:	bd80      	pop	{r7, pc}

0800df18 <osThreadGetId>:
  }

  return (name);
}

osThreadId_t osThreadGetId (void) {
 800df18:	b580      	push	{r7, lr}
 800df1a:	b082      	sub	sp, #8
 800df1c:	af00      	add	r7, sp, #0
  osThreadId_t id;

  id = (osThreadId_t)xTaskGetCurrentTaskHandle();
 800df1e:	f001 fcb5 	bl	800f88c <xTaskGetCurrentTaskHandle>
 800df22:	6078      	str	r0, [r7, #4]

  return (id);
 800df24:	687b      	ldr	r3, [r7, #4]
}
 800df26:	4618      	mov	r0, r3
 800df28:	3708      	adds	r7, #8
 800df2a:	46bd      	mov	sp, r7
 800df2c:	bd80      	pop	{r7, pc}

0800df2e <osThreadExit>:

  return (stat);
}
#endif /* (configUSE_OS2_THREAD_SUSPEND_RESUME == 1) */

__NO_RETURN void osThreadExit (void) {
 800df2e:	b580      	push	{r7, lr}
 800df30:	af00      	add	r7, sp, #0
#ifndef USE_FreeRTOS_HEAP_1
  vTaskDelete (NULL);
 800df32:	2000      	movs	r0, #0
 800df34:	f000 ffa8 	bl	800ee88 <vTaskDelete>
#endif
  for (;;);
 800df38:	e7fe      	b.n	800df38 <osThreadExit+0xa>

0800df3a <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800df3a:	b580      	push	{r7, lr}
 800df3c:	b084      	sub	sp, #16
 800df3e:	af00      	add	r7, sp, #0
 800df40:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800df42:	f3ef 8305 	mrs	r3, IPSR
 800df46:	60bb      	str	r3, [r7, #8]
  return(result);
 800df48:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d003      	beq.n	800df56 <osDelay+0x1c>
    stat = osErrorISR;
 800df4e:	f06f 0305 	mvn.w	r3, #5
 800df52:	60fb      	str	r3, [r7, #12]
 800df54:	e007      	b.n	800df66 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800df56:	2300      	movs	r3, #0
 800df58:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d002      	beq.n	800df66 <osDelay+0x2c>
      vTaskDelay(ticks);
 800df60:	6878      	ldr	r0, [r7, #4]
 800df62:	f001 f803 	bl	800ef6c <vTaskDelay>
    }
  }

  return (stat);
 800df66:	68fb      	ldr	r3, [r7, #12]
}
 800df68:	4618      	mov	r0, r3
 800df6a:	3710      	adds	r7, #16
 800df6c:	46bd      	mov	sp, r7
 800df6e:	bd80      	pop	{r7, pc}

0800df70 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800df70:	b480      	push	{r7}
 800df72:	b085      	sub	sp, #20
 800df74:	af00      	add	r7, sp, #0
 800df76:	60f8      	str	r0, [r7, #12]
 800df78:	60b9      	str	r1, [r7, #8]
 800df7a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800df7c:	68fb      	ldr	r3, [r7, #12]
 800df7e:	4a07      	ldr	r2, [pc, #28]	; (800df9c <vApplicationGetIdleTaskMemory+0x2c>)
 800df80:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800df82:	68bb      	ldr	r3, [r7, #8]
 800df84:	4a06      	ldr	r2, [pc, #24]	; (800dfa0 <vApplicationGetIdleTaskMemory+0x30>)
 800df86:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	2280      	movs	r2, #128	; 0x80
 800df8c:	601a      	str	r2, [r3, #0]
}
 800df8e:	bf00      	nop
 800df90:	3714      	adds	r7, #20
 800df92:	46bd      	mov	sp, r7
 800df94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df98:	4770      	bx	lr
 800df9a:	bf00      	nop
 800df9c:	200005ec 	.word	0x200005ec
 800dfa0:	200006a8 	.word	0x200006a8

0800dfa4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800dfa4:	b480      	push	{r7}
 800dfa6:	b085      	sub	sp, #20
 800dfa8:	af00      	add	r7, sp, #0
 800dfaa:	60f8      	str	r0, [r7, #12]
 800dfac:	60b9      	str	r1, [r7, #8]
 800dfae:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800dfb0:	68fb      	ldr	r3, [r7, #12]
 800dfb2:	4a07      	ldr	r2, [pc, #28]	; (800dfd0 <vApplicationGetTimerTaskMemory+0x2c>)
 800dfb4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800dfb6:	68bb      	ldr	r3, [r7, #8]
 800dfb8:	4a06      	ldr	r2, [pc, #24]	; (800dfd4 <vApplicationGetTimerTaskMemory+0x30>)
 800dfba:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	f44f 7280 	mov.w	r2, #256	; 0x100
 800dfc2:	601a      	str	r2, [r3, #0]
}
 800dfc4:	bf00      	nop
 800dfc6:	3714      	adds	r7, #20
 800dfc8:	46bd      	mov	sp, r7
 800dfca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfce:	4770      	bx	lr
 800dfd0:	200008a8 	.word	0x200008a8
 800dfd4:	20000964 	.word	0x20000964

0800dfd8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800dfd8:	b480      	push	{r7}
 800dfda:	b083      	sub	sp, #12
 800dfdc:	af00      	add	r7, sp, #0
 800dfde:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	f103 0208 	add.w	r2, r3, #8
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	f04f 32ff 	mov.w	r2, #4294967295
 800dff0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	f103 0208 	add.w	r2, r3, #8
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	f103 0208 	add.w	r2, r3, #8
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	2200      	movs	r2, #0
 800e00a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800e00c:	bf00      	nop
 800e00e:	370c      	adds	r7, #12
 800e010:	46bd      	mov	sp, r7
 800e012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e016:	4770      	bx	lr

0800e018 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800e018:	b480      	push	{r7}
 800e01a:	b083      	sub	sp, #12
 800e01c:	af00      	add	r7, sp, #0
 800e01e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	2200      	movs	r2, #0
 800e024:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800e026:	bf00      	nop
 800e028:	370c      	adds	r7, #12
 800e02a:	46bd      	mov	sp, r7
 800e02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e030:	4770      	bx	lr

0800e032 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800e032:	b480      	push	{r7}
 800e034:	b085      	sub	sp, #20
 800e036:	af00      	add	r7, sp, #0
 800e038:	6078      	str	r0, [r7, #4]
 800e03a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	685b      	ldr	r3, [r3, #4]
 800e040:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800e042:	683b      	ldr	r3, [r7, #0]
 800e044:	68fa      	ldr	r2, [r7, #12]
 800e046:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800e048:	68fb      	ldr	r3, [r7, #12]
 800e04a:	689a      	ldr	r2, [r3, #8]
 800e04c:	683b      	ldr	r3, [r7, #0]
 800e04e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800e050:	68fb      	ldr	r3, [r7, #12]
 800e052:	689b      	ldr	r3, [r3, #8]
 800e054:	683a      	ldr	r2, [r7, #0]
 800e056:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800e058:	68fb      	ldr	r3, [r7, #12]
 800e05a:	683a      	ldr	r2, [r7, #0]
 800e05c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800e05e:	683b      	ldr	r3, [r7, #0]
 800e060:	687a      	ldr	r2, [r7, #4]
 800e062:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	681b      	ldr	r3, [r3, #0]
 800e068:	1c5a      	adds	r2, r3, #1
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	601a      	str	r2, [r3, #0]
}
 800e06e:	bf00      	nop
 800e070:	3714      	adds	r7, #20
 800e072:	46bd      	mov	sp, r7
 800e074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e078:	4770      	bx	lr

0800e07a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800e07a:	b480      	push	{r7}
 800e07c:	b085      	sub	sp, #20
 800e07e:	af00      	add	r7, sp, #0
 800e080:	6078      	str	r0, [r7, #4]
 800e082:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800e084:	683b      	ldr	r3, [r7, #0]
 800e086:	681b      	ldr	r3, [r3, #0]
 800e088:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800e08a:	68bb      	ldr	r3, [r7, #8]
 800e08c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e090:	d103      	bne.n	800e09a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	691b      	ldr	r3, [r3, #16]
 800e096:	60fb      	str	r3, [r7, #12]
 800e098:	e00c      	b.n	800e0b4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	3308      	adds	r3, #8
 800e09e:	60fb      	str	r3, [r7, #12]
 800e0a0:	e002      	b.n	800e0a8 <vListInsert+0x2e>
 800e0a2:	68fb      	ldr	r3, [r7, #12]
 800e0a4:	685b      	ldr	r3, [r3, #4]
 800e0a6:	60fb      	str	r3, [r7, #12]
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	685b      	ldr	r3, [r3, #4]
 800e0ac:	681b      	ldr	r3, [r3, #0]
 800e0ae:	68ba      	ldr	r2, [r7, #8]
 800e0b0:	429a      	cmp	r2, r3
 800e0b2:	d2f6      	bcs.n	800e0a2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800e0b4:	68fb      	ldr	r3, [r7, #12]
 800e0b6:	685a      	ldr	r2, [r3, #4]
 800e0b8:	683b      	ldr	r3, [r7, #0]
 800e0ba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800e0bc:	683b      	ldr	r3, [r7, #0]
 800e0be:	685b      	ldr	r3, [r3, #4]
 800e0c0:	683a      	ldr	r2, [r7, #0]
 800e0c2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800e0c4:	683b      	ldr	r3, [r7, #0]
 800e0c6:	68fa      	ldr	r2, [r7, #12]
 800e0c8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800e0ca:	68fb      	ldr	r3, [r7, #12]
 800e0cc:	683a      	ldr	r2, [r7, #0]
 800e0ce:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800e0d0:	683b      	ldr	r3, [r7, #0]
 800e0d2:	687a      	ldr	r2, [r7, #4]
 800e0d4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	681b      	ldr	r3, [r3, #0]
 800e0da:	1c5a      	adds	r2, r3, #1
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	601a      	str	r2, [r3, #0]
}
 800e0e0:	bf00      	nop
 800e0e2:	3714      	adds	r7, #20
 800e0e4:	46bd      	mov	sp, r7
 800e0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ea:	4770      	bx	lr

0800e0ec <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800e0ec:	b480      	push	{r7}
 800e0ee:	b085      	sub	sp, #20
 800e0f0:	af00      	add	r7, sp, #0
 800e0f2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	691b      	ldr	r3, [r3, #16]
 800e0f8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	685b      	ldr	r3, [r3, #4]
 800e0fe:	687a      	ldr	r2, [r7, #4]
 800e100:	6892      	ldr	r2, [r2, #8]
 800e102:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	689b      	ldr	r3, [r3, #8]
 800e108:	687a      	ldr	r2, [r7, #4]
 800e10a:	6852      	ldr	r2, [r2, #4]
 800e10c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800e10e:	68fb      	ldr	r3, [r7, #12]
 800e110:	685b      	ldr	r3, [r3, #4]
 800e112:	687a      	ldr	r2, [r7, #4]
 800e114:	429a      	cmp	r2, r3
 800e116:	d103      	bne.n	800e120 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	689a      	ldr	r2, [r3, #8]
 800e11c:	68fb      	ldr	r3, [r7, #12]
 800e11e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	2200      	movs	r2, #0
 800e124:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800e126:	68fb      	ldr	r3, [r7, #12]
 800e128:	681b      	ldr	r3, [r3, #0]
 800e12a:	1e5a      	subs	r2, r3, #1
 800e12c:	68fb      	ldr	r3, [r7, #12]
 800e12e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800e130:	68fb      	ldr	r3, [r7, #12]
 800e132:	681b      	ldr	r3, [r3, #0]
}
 800e134:	4618      	mov	r0, r3
 800e136:	3714      	adds	r7, #20
 800e138:	46bd      	mov	sp, r7
 800e13a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e13e:	4770      	bx	lr

0800e140 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800e140:	b580      	push	{r7, lr}
 800e142:	b084      	sub	sp, #16
 800e144:	af00      	add	r7, sp, #0
 800e146:	6078      	str	r0, [r7, #4]
 800e148:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800e14e:	68fb      	ldr	r3, [r7, #12]
 800e150:	2b00      	cmp	r3, #0
 800e152:	d10a      	bne.n	800e16a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800e154:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e158:	f383 8811 	msr	BASEPRI, r3
 800e15c:	f3bf 8f6f 	isb	sy
 800e160:	f3bf 8f4f 	dsb	sy
 800e164:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800e166:	bf00      	nop
 800e168:	e7fe      	b.n	800e168 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800e16a:	f002 f8fb 	bl	8010364 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e16e:	68fb      	ldr	r3, [r7, #12]
 800e170:	681a      	ldr	r2, [r3, #0]
 800e172:	68fb      	ldr	r3, [r7, #12]
 800e174:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e176:	68f9      	ldr	r1, [r7, #12]
 800e178:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800e17a:	fb01 f303 	mul.w	r3, r1, r3
 800e17e:	441a      	add	r2, r3
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800e184:	68fb      	ldr	r3, [r7, #12]
 800e186:	2200      	movs	r2, #0
 800e188:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800e18a:	68fb      	ldr	r3, [r7, #12]
 800e18c:	681a      	ldr	r2, [r3, #0]
 800e18e:	68fb      	ldr	r3, [r7, #12]
 800e190:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e192:	68fb      	ldr	r3, [r7, #12]
 800e194:	681a      	ldr	r2, [r3, #0]
 800e196:	68fb      	ldr	r3, [r7, #12]
 800e198:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e19a:	3b01      	subs	r3, #1
 800e19c:	68f9      	ldr	r1, [r7, #12]
 800e19e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800e1a0:	fb01 f303 	mul.w	r3, r1, r3
 800e1a4:	441a      	add	r2, r3
 800e1a6:	68fb      	ldr	r3, [r7, #12]
 800e1a8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	22ff      	movs	r2, #255	; 0xff
 800e1ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800e1b2:	68fb      	ldr	r3, [r7, #12]
 800e1b4:	22ff      	movs	r2, #255	; 0xff
 800e1b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800e1ba:	683b      	ldr	r3, [r7, #0]
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d114      	bne.n	800e1ea <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e1c0:	68fb      	ldr	r3, [r7, #12]
 800e1c2:	691b      	ldr	r3, [r3, #16]
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	d01a      	beq.n	800e1fe <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e1c8:	68fb      	ldr	r3, [r7, #12]
 800e1ca:	3310      	adds	r3, #16
 800e1cc:	4618      	mov	r0, r3
 800e1ce:	f001 f99b 	bl	800f508 <xTaskRemoveFromEventList>
 800e1d2:	4603      	mov	r3, r0
 800e1d4:	2b00      	cmp	r3, #0
 800e1d6:	d012      	beq.n	800e1fe <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800e1d8:	4b0c      	ldr	r3, [pc, #48]	; (800e20c <xQueueGenericReset+0xcc>)
 800e1da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e1de:	601a      	str	r2, [r3, #0]
 800e1e0:	f3bf 8f4f 	dsb	sy
 800e1e4:	f3bf 8f6f 	isb	sy
 800e1e8:	e009      	b.n	800e1fe <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800e1ea:	68fb      	ldr	r3, [r7, #12]
 800e1ec:	3310      	adds	r3, #16
 800e1ee:	4618      	mov	r0, r3
 800e1f0:	f7ff fef2 	bl	800dfd8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	3324      	adds	r3, #36	; 0x24
 800e1f8:	4618      	mov	r0, r3
 800e1fa:	f7ff feed 	bl	800dfd8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800e1fe:	f002 f8e1 	bl	80103c4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800e202:	2301      	movs	r3, #1
}
 800e204:	4618      	mov	r0, r3
 800e206:	3710      	adds	r7, #16
 800e208:	46bd      	mov	sp, r7
 800e20a:	bd80      	pop	{r7, pc}
 800e20c:	e000ed04 	.word	0xe000ed04

0800e210 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800e210:	b580      	push	{r7, lr}
 800e212:	b08e      	sub	sp, #56	; 0x38
 800e214:	af02      	add	r7, sp, #8
 800e216:	60f8      	str	r0, [r7, #12]
 800e218:	60b9      	str	r1, [r7, #8]
 800e21a:	607a      	str	r2, [r7, #4]
 800e21c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800e21e:	68fb      	ldr	r3, [r7, #12]
 800e220:	2b00      	cmp	r3, #0
 800e222:	d10a      	bne.n	800e23a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800e224:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e228:	f383 8811 	msr	BASEPRI, r3
 800e22c:	f3bf 8f6f 	isb	sy
 800e230:	f3bf 8f4f 	dsb	sy
 800e234:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800e236:	bf00      	nop
 800e238:	e7fe      	b.n	800e238 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800e23a:	683b      	ldr	r3, [r7, #0]
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	d10a      	bne.n	800e256 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800e240:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e244:	f383 8811 	msr	BASEPRI, r3
 800e248:	f3bf 8f6f 	isb	sy
 800e24c:	f3bf 8f4f 	dsb	sy
 800e250:	627b      	str	r3, [r7, #36]	; 0x24
}
 800e252:	bf00      	nop
 800e254:	e7fe      	b.n	800e254 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	2b00      	cmp	r3, #0
 800e25a:	d002      	beq.n	800e262 <xQueueGenericCreateStatic+0x52>
 800e25c:	68bb      	ldr	r3, [r7, #8]
 800e25e:	2b00      	cmp	r3, #0
 800e260:	d001      	beq.n	800e266 <xQueueGenericCreateStatic+0x56>
 800e262:	2301      	movs	r3, #1
 800e264:	e000      	b.n	800e268 <xQueueGenericCreateStatic+0x58>
 800e266:	2300      	movs	r3, #0
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d10a      	bne.n	800e282 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800e26c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e270:	f383 8811 	msr	BASEPRI, r3
 800e274:	f3bf 8f6f 	isb	sy
 800e278:	f3bf 8f4f 	dsb	sy
 800e27c:	623b      	str	r3, [r7, #32]
}
 800e27e:	bf00      	nop
 800e280:	e7fe      	b.n	800e280 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	2b00      	cmp	r3, #0
 800e286:	d102      	bne.n	800e28e <xQueueGenericCreateStatic+0x7e>
 800e288:	68bb      	ldr	r3, [r7, #8]
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	d101      	bne.n	800e292 <xQueueGenericCreateStatic+0x82>
 800e28e:	2301      	movs	r3, #1
 800e290:	e000      	b.n	800e294 <xQueueGenericCreateStatic+0x84>
 800e292:	2300      	movs	r3, #0
 800e294:	2b00      	cmp	r3, #0
 800e296:	d10a      	bne.n	800e2ae <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800e298:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e29c:	f383 8811 	msr	BASEPRI, r3
 800e2a0:	f3bf 8f6f 	isb	sy
 800e2a4:	f3bf 8f4f 	dsb	sy
 800e2a8:	61fb      	str	r3, [r7, #28]
}
 800e2aa:	bf00      	nop
 800e2ac:	e7fe      	b.n	800e2ac <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800e2ae:	2350      	movs	r3, #80	; 0x50
 800e2b0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800e2b2:	697b      	ldr	r3, [r7, #20]
 800e2b4:	2b50      	cmp	r3, #80	; 0x50
 800e2b6:	d00a      	beq.n	800e2ce <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800e2b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2bc:	f383 8811 	msr	BASEPRI, r3
 800e2c0:	f3bf 8f6f 	isb	sy
 800e2c4:	f3bf 8f4f 	dsb	sy
 800e2c8:	61bb      	str	r3, [r7, #24]
}
 800e2ca:	bf00      	nop
 800e2cc:	e7fe      	b.n	800e2cc <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800e2ce:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e2d0:	683b      	ldr	r3, [r7, #0]
 800e2d2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800e2d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e2d6:	2b00      	cmp	r3, #0
 800e2d8:	d00d      	beq.n	800e2f6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800e2da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e2dc:	2201      	movs	r2, #1
 800e2de:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800e2e2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800e2e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e2e8:	9300      	str	r3, [sp, #0]
 800e2ea:	4613      	mov	r3, r2
 800e2ec:	687a      	ldr	r2, [r7, #4]
 800e2ee:	68b9      	ldr	r1, [r7, #8]
 800e2f0:	68f8      	ldr	r0, [r7, #12]
 800e2f2:	f000 f805 	bl	800e300 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800e2f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800e2f8:	4618      	mov	r0, r3
 800e2fa:	3730      	adds	r7, #48	; 0x30
 800e2fc:	46bd      	mov	sp, r7
 800e2fe:	bd80      	pop	{r7, pc}

0800e300 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800e300:	b580      	push	{r7, lr}
 800e302:	b084      	sub	sp, #16
 800e304:	af00      	add	r7, sp, #0
 800e306:	60f8      	str	r0, [r7, #12]
 800e308:	60b9      	str	r1, [r7, #8]
 800e30a:	607a      	str	r2, [r7, #4]
 800e30c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800e30e:	68bb      	ldr	r3, [r7, #8]
 800e310:	2b00      	cmp	r3, #0
 800e312:	d103      	bne.n	800e31c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800e314:	69bb      	ldr	r3, [r7, #24]
 800e316:	69ba      	ldr	r2, [r7, #24]
 800e318:	601a      	str	r2, [r3, #0]
 800e31a:	e002      	b.n	800e322 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800e31c:	69bb      	ldr	r3, [r7, #24]
 800e31e:	687a      	ldr	r2, [r7, #4]
 800e320:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800e322:	69bb      	ldr	r3, [r7, #24]
 800e324:	68fa      	ldr	r2, [r7, #12]
 800e326:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800e328:	69bb      	ldr	r3, [r7, #24]
 800e32a:	68ba      	ldr	r2, [r7, #8]
 800e32c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800e32e:	2101      	movs	r1, #1
 800e330:	69b8      	ldr	r0, [r7, #24]
 800e332:	f7ff ff05 	bl	800e140 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800e336:	69bb      	ldr	r3, [r7, #24]
 800e338:	78fa      	ldrb	r2, [r7, #3]
 800e33a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800e33e:	bf00      	nop
 800e340:	3710      	adds	r7, #16
 800e342:	46bd      	mov	sp, r7
 800e344:	bd80      	pop	{r7, pc}
	...

0800e348 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800e348:	b580      	push	{r7, lr}
 800e34a:	b08e      	sub	sp, #56	; 0x38
 800e34c:	af00      	add	r7, sp, #0
 800e34e:	60f8      	str	r0, [r7, #12]
 800e350:	60b9      	str	r1, [r7, #8]
 800e352:	607a      	str	r2, [r7, #4]
 800e354:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800e356:	2300      	movs	r3, #0
 800e358:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e35a:	68fb      	ldr	r3, [r7, #12]
 800e35c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800e35e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e360:	2b00      	cmp	r3, #0
 800e362:	d10a      	bne.n	800e37a <xQueueGenericSend+0x32>
	__asm volatile
 800e364:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e368:	f383 8811 	msr	BASEPRI, r3
 800e36c:	f3bf 8f6f 	isb	sy
 800e370:	f3bf 8f4f 	dsb	sy
 800e374:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800e376:	bf00      	nop
 800e378:	e7fe      	b.n	800e378 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e37a:	68bb      	ldr	r3, [r7, #8]
 800e37c:	2b00      	cmp	r3, #0
 800e37e:	d103      	bne.n	800e388 <xQueueGenericSend+0x40>
 800e380:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e384:	2b00      	cmp	r3, #0
 800e386:	d101      	bne.n	800e38c <xQueueGenericSend+0x44>
 800e388:	2301      	movs	r3, #1
 800e38a:	e000      	b.n	800e38e <xQueueGenericSend+0x46>
 800e38c:	2300      	movs	r3, #0
 800e38e:	2b00      	cmp	r3, #0
 800e390:	d10a      	bne.n	800e3a8 <xQueueGenericSend+0x60>
	__asm volatile
 800e392:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e396:	f383 8811 	msr	BASEPRI, r3
 800e39a:	f3bf 8f6f 	isb	sy
 800e39e:	f3bf 8f4f 	dsb	sy
 800e3a2:	627b      	str	r3, [r7, #36]	; 0x24
}
 800e3a4:	bf00      	nop
 800e3a6:	e7fe      	b.n	800e3a6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e3a8:	683b      	ldr	r3, [r7, #0]
 800e3aa:	2b02      	cmp	r3, #2
 800e3ac:	d103      	bne.n	800e3b6 <xQueueGenericSend+0x6e>
 800e3ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e3b2:	2b01      	cmp	r3, #1
 800e3b4:	d101      	bne.n	800e3ba <xQueueGenericSend+0x72>
 800e3b6:	2301      	movs	r3, #1
 800e3b8:	e000      	b.n	800e3bc <xQueueGenericSend+0x74>
 800e3ba:	2300      	movs	r3, #0
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	d10a      	bne.n	800e3d6 <xQueueGenericSend+0x8e>
	__asm volatile
 800e3c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e3c4:	f383 8811 	msr	BASEPRI, r3
 800e3c8:	f3bf 8f6f 	isb	sy
 800e3cc:	f3bf 8f4f 	dsb	sy
 800e3d0:	623b      	str	r3, [r7, #32]
}
 800e3d2:	bf00      	nop
 800e3d4:	e7fe      	b.n	800e3d4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e3d6:	f001 fa69 	bl	800f8ac <xTaskGetSchedulerState>
 800e3da:	4603      	mov	r3, r0
 800e3dc:	2b00      	cmp	r3, #0
 800e3de:	d102      	bne.n	800e3e6 <xQueueGenericSend+0x9e>
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d101      	bne.n	800e3ea <xQueueGenericSend+0xa2>
 800e3e6:	2301      	movs	r3, #1
 800e3e8:	e000      	b.n	800e3ec <xQueueGenericSend+0xa4>
 800e3ea:	2300      	movs	r3, #0
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	d10a      	bne.n	800e406 <xQueueGenericSend+0xbe>
	__asm volatile
 800e3f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e3f4:	f383 8811 	msr	BASEPRI, r3
 800e3f8:	f3bf 8f6f 	isb	sy
 800e3fc:	f3bf 8f4f 	dsb	sy
 800e400:	61fb      	str	r3, [r7, #28]
}
 800e402:	bf00      	nop
 800e404:	e7fe      	b.n	800e404 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e406:	f001 ffad 	bl	8010364 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e40a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e40c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e40e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e410:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e412:	429a      	cmp	r2, r3
 800e414:	d302      	bcc.n	800e41c <xQueueGenericSend+0xd4>
 800e416:	683b      	ldr	r3, [r7, #0]
 800e418:	2b02      	cmp	r3, #2
 800e41a:	d129      	bne.n	800e470 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e41c:	683a      	ldr	r2, [r7, #0]
 800e41e:	68b9      	ldr	r1, [r7, #8]
 800e420:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e422:	f000 fa0b 	bl	800e83c <prvCopyDataToQueue>
 800e426:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e428:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e42a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	d010      	beq.n	800e452 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e430:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e432:	3324      	adds	r3, #36	; 0x24
 800e434:	4618      	mov	r0, r3
 800e436:	f001 f867 	bl	800f508 <xTaskRemoveFromEventList>
 800e43a:	4603      	mov	r3, r0
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	d013      	beq.n	800e468 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800e440:	4b3f      	ldr	r3, [pc, #252]	; (800e540 <xQueueGenericSend+0x1f8>)
 800e442:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e446:	601a      	str	r2, [r3, #0]
 800e448:	f3bf 8f4f 	dsb	sy
 800e44c:	f3bf 8f6f 	isb	sy
 800e450:	e00a      	b.n	800e468 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800e452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e454:	2b00      	cmp	r3, #0
 800e456:	d007      	beq.n	800e468 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800e458:	4b39      	ldr	r3, [pc, #228]	; (800e540 <xQueueGenericSend+0x1f8>)
 800e45a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e45e:	601a      	str	r2, [r3, #0]
 800e460:	f3bf 8f4f 	dsb	sy
 800e464:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800e468:	f001 ffac 	bl	80103c4 <vPortExitCritical>
				return pdPASS;
 800e46c:	2301      	movs	r3, #1
 800e46e:	e063      	b.n	800e538 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	2b00      	cmp	r3, #0
 800e474:	d103      	bne.n	800e47e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e476:	f001 ffa5 	bl	80103c4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800e47a:	2300      	movs	r3, #0
 800e47c:	e05c      	b.n	800e538 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e47e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e480:	2b00      	cmp	r3, #0
 800e482:	d106      	bne.n	800e492 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e484:	f107 0314 	add.w	r3, r7, #20
 800e488:	4618      	mov	r0, r3
 800e48a:	f001 f8a1 	bl	800f5d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e48e:	2301      	movs	r3, #1
 800e490:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e492:	f001 ff97 	bl	80103c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e496:	f000 fe0d 	bl	800f0b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e49a:	f001 ff63 	bl	8010364 <vPortEnterCritical>
 800e49e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4a0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e4a4:	b25b      	sxtb	r3, r3
 800e4a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e4aa:	d103      	bne.n	800e4b4 <xQueueGenericSend+0x16c>
 800e4ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4ae:	2200      	movs	r2, #0
 800e4b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e4b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4b6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e4ba:	b25b      	sxtb	r3, r3
 800e4bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e4c0:	d103      	bne.n	800e4ca <xQueueGenericSend+0x182>
 800e4c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4c4:	2200      	movs	r2, #0
 800e4c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e4ca:	f001 ff7b 	bl	80103c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e4ce:	1d3a      	adds	r2, r7, #4
 800e4d0:	f107 0314 	add.w	r3, r7, #20
 800e4d4:	4611      	mov	r1, r2
 800e4d6:	4618      	mov	r0, r3
 800e4d8:	f001 f890 	bl	800f5fc <xTaskCheckForTimeOut>
 800e4dc:	4603      	mov	r3, r0
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	d124      	bne.n	800e52c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800e4e2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e4e4:	f000 faa2 	bl	800ea2c <prvIsQueueFull>
 800e4e8:	4603      	mov	r3, r0
 800e4ea:	2b00      	cmp	r3, #0
 800e4ec:	d018      	beq.n	800e520 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800e4ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4f0:	3310      	adds	r3, #16
 800e4f2:	687a      	ldr	r2, [r7, #4]
 800e4f4:	4611      	mov	r1, r2
 800e4f6:	4618      	mov	r0, r3
 800e4f8:	f000 ffb6 	bl	800f468 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800e4fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e4fe:	f000 fa2d 	bl	800e95c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800e502:	f000 fde5 	bl	800f0d0 <xTaskResumeAll>
 800e506:	4603      	mov	r3, r0
 800e508:	2b00      	cmp	r3, #0
 800e50a:	f47f af7c 	bne.w	800e406 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800e50e:	4b0c      	ldr	r3, [pc, #48]	; (800e540 <xQueueGenericSend+0x1f8>)
 800e510:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e514:	601a      	str	r2, [r3, #0]
 800e516:	f3bf 8f4f 	dsb	sy
 800e51a:	f3bf 8f6f 	isb	sy
 800e51e:	e772      	b.n	800e406 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800e520:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e522:	f000 fa1b 	bl	800e95c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e526:	f000 fdd3 	bl	800f0d0 <xTaskResumeAll>
 800e52a:	e76c      	b.n	800e406 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800e52c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e52e:	f000 fa15 	bl	800e95c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e532:	f000 fdcd 	bl	800f0d0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800e536:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800e538:	4618      	mov	r0, r3
 800e53a:	3738      	adds	r7, #56	; 0x38
 800e53c:	46bd      	mov	sp, r7
 800e53e:	bd80      	pop	{r7, pc}
 800e540:	e000ed04 	.word	0xe000ed04

0800e544 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800e544:	b580      	push	{r7, lr}
 800e546:	b090      	sub	sp, #64	; 0x40
 800e548:	af00      	add	r7, sp, #0
 800e54a:	60f8      	str	r0, [r7, #12]
 800e54c:	60b9      	str	r1, [r7, #8]
 800e54e:	607a      	str	r2, [r7, #4]
 800e550:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800e552:	68fb      	ldr	r3, [r7, #12]
 800e554:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800e556:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e558:	2b00      	cmp	r3, #0
 800e55a:	d10a      	bne.n	800e572 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800e55c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e560:	f383 8811 	msr	BASEPRI, r3
 800e564:	f3bf 8f6f 	isb	sy
 800e568:	f3bf 8f4f 	dsb	sy
 800e56c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800e56e:	bf00      	nop
 800e570:	e7fe      	b.n	800e570 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e572:	68bb      	ldr	r3, [r7, #8]
 800e574:	2b00      	cmp	r3, #0
 800e576:	d103      	bne.n	800e580 <xQueueGenericSendFromISR+0x3c>
 800e578:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e57a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	d101      	bne.n	800e584 <xQueueGenericSendFromISR+0x40>
 800e580:	2301      	movs	r3, #1
 800e582:	e000      	b.n	800e586 <xQueueGenericSendFromISR+0x42>
 800e584:	2300      	movs	r3, #0
 800e586:	2b00      	cmp	r3, #0
 800e588:	d10a      	bne.n	800e5a0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800e58a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e58e:	f383 8811 	msr	BASEPRI, r3
 800e592:	f3bf 8f6f 	isb	sy
 800e596:	f3bf 8f4f 	dsb	sy
 800e59a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800e59c:	bf00      	nop
 800e59e:	e7fe      	b.n	800e59e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e5a0:	683b      	ldr	r3, [r7, #0]
 800e5a2:	2b02      	cmp	r3, #2
 800e5a4:	d103      	bne.n	800e5ae <xQueueGenericSendFromISR+0x6a>
 800e5a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e5a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e5aa:	2b01      	cmp	r3, #1
 800e5ac:	d101      	bne.n	800e5b2 <xQueueGenericSendFromISR+0x6e>
 800e5ae:	2301      	movs	r3, #1
 800e5b0:	e000      	b.n	800e5b4 <xQueueGenericSendFromISR+0x70>
 800e5b2:	2300      	movs	r3, #0
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	d10a      	bne.n	800e5ce <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800e5b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5bc:	f383 8811 	msr	BASEPRI, r3
 800e5c0:	f3bf 8f6f 	isb	sy
 800e5c4:	f3bf 8f4f 	dsb	sy
 800e5c8:	623b      	str	r3, [r7, #32]
}
 800e5ca:	bf00      	nop
 800e5cc:	e7fe      	b.n	800e5cc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e5ce:	f001 ffab 	bl	8010528 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800e5d2:	f3ef 8211 	mrs	r2, BASEPRI
 800e5d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5da:	f383 8811 	msr	BASEPRI, r3
 800e5de:	f3bf 8f6f 	isb	sy
 800e5e2:	f3bf 8f4f 	dsb	sy
 800e5e6:	61fa      	str	r2, [r7, #28]
 800e5e8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800e5ea:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e5ec:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e5ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e5f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e5f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e5f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e5f6:	429a      	cmp	r2, r3
 800e5f8:	d302      	bcc.n	800e600 <xQueueGenericSendFromISR+0xbc>
 800e5fa:	683b      	ldr	r3, [r7, #0]
 800e5fc:	2b02      	cmp	r3, #2
 800e5fe:	d12f      	bne.n	800e660 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800e600:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e602:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e606:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e60a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e60c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e60e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e610:	683a      	ldr	r2, [r7, #0]
 800e612:	68b9      	ldr	r1, [r7, #8]
 800e614:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e616:	f000 f911 	bl	800e83c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800e61a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800e61e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e622:	d112      	bne.n	800e64a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e624:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e628:	2b00      	cmp	r3, #0
 800e62a:	d016      	beq.n	800e65a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e62c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e62e:	3324      	adds	r3, #36	; 0x24
 800e630:	4618      	mov	r0, r3
 800e632:	f000 ff69 	bl	800f508 <xTaskRemoveFromEventList>
 800e636:	4603      	mov	r3, r0
 800e638:	2b00      	cmp	r3, #0
 800e63a:	d00e      	beq.n	800e65a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	2b00      	cmp	r3, #0
 800e640:	d00b      	beq.n	800e65a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	2201      	movs	r2, #1
 800e646:	601a      	str	r2, [r3, #0]
 800e648:	e007      	b.n	800e65a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800e64a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800e64e:	3301      	adds	r3, #1
 800e650:	b2db      	uxtb	r3, r3
 800e652:	b25a      	sxtb	r2, r3
 800e654:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e656:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800e65a:	2301      	movs	r3, #1
 800e65c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800e65e:	e001      	b.n	800e664 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800e660:	2300      	movs	r3, #0
 800e662:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e664:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e666:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800e668:	697b      	ldr	r3, [r7, #20]
 800e66a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800e66e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e670:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800e672:	4618      	mov	r0, r3
 800e674:	3740      	adds	r7, #64	; 0x40
 800e676:	46bd      	mov	sp, r7
 800e678:	bd80      	pop	{r7, pc}
	...

0800e67c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800e67c:	b580      	push	{r7, lr}
 800e67e:	b08c      	sub	sp, #48	; 0x30
 800e680:	af00      	add	r7, sp, #0
 800e682:	60f8      	str	r0, [r7, #12]
 800e684:	60b9      	str	r1, [r7, #8]
 800e686:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800e688:	2300      	movs	r3, #0
 800e68a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e68c:	68fb      	ldr	r3, [r7, #12]
 800e68e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800e690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e692:	2b00      	cmp	r3, #0
 800e694:	d10a      	bne.n	800e6ac <xQueueReceive+0x30>
	__asm volatile
 800e696:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e69a:	f383 8811 	msr	BASEPRI, r3
 800e69e:	f3bf 8f6f 	isb	sy
 800e6a2:	f3bf 8f4f 	dsb	sy
 800e6a6:	623b      	str	r3, [r7, #32]
}
 800e6a8:	bf00      	nop
 800e6aa:	e7fe      	b.n	800e6aa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e6ac:	68bb      	ldr	r3, [r7, #8]
 800e6ae:	2b00      	cmp	r3, #0
 800e6b0:	d103      	bne.n	800e6ba <xQueueReceive+0x3e>
 800e6b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e6b6:	2b00      	cmp	r3, #0
 800e6b8:	d101      	bne.n	800e6be <xQueueReceive+0x42>
 800e6ba:	2301      	movs	r3, #1
 800e6bc:	e000      	b.n	800e6c0 <xQueueReceive+0x44>
 800e6be:	2300      	movs	r3, #0
 800e6c0:	2b00      	cmp	r3, #0
 800e6c2:	d10a      	bne.n	800e6da <xQueueReceive+0x5e>
	__asm volatile
 800e6c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6c8:	f383 8811 	msr	BASEPRI, r3
 800e6cc:	f3bf 8f6f 	isb	sy
 800e6d0:	f3bf 8f4f 	dsb	sy
 800e6d4:	61fb      	str	r3, [r7, #28]
}
 800e6d6:	bf00      	nop
 800e6d8:	e7fe      	b.n	800e6d8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e6da:	f001 f8e7 	bl	800f8ac <xTaskGetSchedulerState>
 800e6de:	4603      	mov	r3, r0
 800e6e0:	2b00      	cmp	r3, #0
 800e6e2:	d102      	bne.n	800e6ea <xQueueReceive+0x6e>
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	2b00      	cmp	r3, #0
 800e6e8:	d101      	bne.n	800e6ee <xQueueReceive+0x72>
 800e6ea:	2301      	movs	r3, #1
 800e6ec:	e000      	b.n	800e6f0 <xQueueReceive+0x74>
 800e6ee:	2300      	movs	r3, #0
 800e6f0:	2b00      	cmp	r3, #0
 800e6f2:	d10a      	bne.n	800e70a <xQueueReceive+0x8e>
	__asm volatile
 800e6f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6f8:	f383 8811 	msr	BASEPRI, r3
 800e6fc:	f3bf 8f6f 	isb	sy
 800e700:	f3bf 8f4f 	dsb	sy
 800e704:	61bb      	str	r3, [r7, #24]
}
 800e706:	bf00      	nop
 800e708:	e7fe      	b.n	800e708 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e70a:	f001 fe2b 	bl	8010364 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e70e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e710:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e712:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e716:	2b00      	cmp	r3, #0
 800e718:	d01f      	beq.n	800e75a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800e71a:	68b9      	ldr	r1, [r7, #8]
 800e71c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e71e:	f000 f8f7 	bl	800e910 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800e722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e724:	1e5a      	subs	r2, r3, #1
 800e726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e728:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e72a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e72c:	691b      	ldr	r3, [r3, #16]
 800e72e:	2b00      	cmp	r3, #0
 800e730:	d00f      	beq.n	800e752 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e732:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e734:	3310      	adds	r3, #16
 800e736:	4618      	mov	r0, r3
 800e738:	f000 fee6 	bl	800f508 <xTaskRemoveFromEventList>
 800e73c:	4603      	mov	r3, r0
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d007      	beq.n	800e752 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800e742:	4b3d      	ldr	r3, [pc, #244]	; (800e838 <xQueueReceive+0x1bc>)
 800e744:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e748:	601a      	str	r2, [r3, #0]
 800e74a:	f3bf 8f4f 	dsb	sy
 800e74e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800e752:	f001 fe37 	bl	80103c4 <vPortExitCritical>
				return pdPASS;
 800e756:	2301      	movs	r3, #1
 800e758:	e069      	b.n	800e82e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d103      	bne.n	800e768 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e760:	f001 fe30 	bl	80103c4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800e764:	2300      	movs	r3, #0
 800e766:	e062      	b.n	800e82e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e768:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d106      	bne.n	800e77c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e76e:	f107 0310 	add.w	r3, r7, #16
 800e772:	4618      	mov	r0, r3
 800e774:	f000 ff2c 	bl	800f5d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e778:	2301      	movs	r3, #1
 800e77a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e77c:	f001 fe22 	bl	80103c4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e780:	f000 fc98 	bl	800f0b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e784:	f001 fdee 	bl	8010364 <vPortEnterCritical>
 800e788:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e78a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e78e:	b25b      	sxtb	r3, r3
 800e790:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e794:	d103      	bne.n	800e79e <xQueueReceive+0x122>
 800e796:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e798:	2200      	movs	r2, #0
 800e79a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e79e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e7a0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e7a4:	b25b      	sxtb	r3, r3
 800e7a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e7aa:	d103      	bne.n	800e7b4 <xQueueReceive+0x138>
 800e7ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e7ae:	2200      	movs	r2, #0
 800e7b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e7b4:	f001 fe06 	bl	80103c4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e7b8:	1d3a      	adds	r2, r7, #4
 800e7ba:	f107 0310 	add.w	r3, r7, #16
 800e7be:	4611      	mov	r1, r2
 800e7c0:	4618      	mov	r0, r3
 800e7c2:	f000 ff1b 	bl	800f5fc <xTaskCheckForTimeOut>
 800e7c6:	4603      	mov	r3, r0
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	d123      	bne.n	800e814 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e7cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e7ce:	f000 f917 	bl	800ea00 <prvIsQueueEmpty>
 800e7d2:	4603      	mov	r3, r0
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	d017      	beq.n	800e808 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800e7d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e7da:	3324      	adds	r3, #36	; 0x24
 800e7dc:	687a      	ldr	r2, [r7, #4]
 800e7de:	4611      	mov	r1, r2
 800e7e0:	4618      	mov	r0, r3
 800e7e2:	f000 fe41 	bl	800f468 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800e7e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e7e8:	f000 f8b8 	bl	800e95c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800e7ec:	f000 fc70 	bl	800f0d0 <xTaskResumeAll>
 800e7f0:	4603      	mov	r3, r0
 800e7f2:	2b00      	cmp	r3, #0
 800e7f4:	d189      	bne.n	800e70a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800e7f6:	4b10      	ldr	r3, [pc, #64]	; (800e838 <xQueueReceive+0x1bc>)
 800e7f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e7fc:	601a      	str	r2, [r3, #0]
 800e7fe:	f3bf 8f4f 	dsb	sy
 800e802:	f3bf 8f6f 	isb	sy
 800e806:	e780      	b.n	800e70a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800e808:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e80a:	f000 f8a7 	bl	800e95c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e80e:	f000 fc5f 	bl	800f0d0 <xTaskResumeAll>
 800e812:	e77a      	b.n	800e70a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800e814:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e816:	f000 f8a1 	bl	800e95c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e81a:	f000 fc59 	bl	800f0d0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e81e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e820:	f000 f8ee 	bl	800ea00 <prvIsQueueEmpty>
 800e824:	4603      	mov	r3, r0
 800e826:	2b00      	cmp	r3, #0
 800e828:	f43f af6f 	beq.w	800e70a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800e82c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800e82e:	4618      	mov	r0, r3
 800e830:	3730      	adds	r7, #48	; 0x30
 800e832:	46bd      	mov	sp, r7
 800e834:	bd80      	pop	{r7, pc}
 800e836:	bf00      	nop
 800e838:	e000ed04 	.word	0xe000ed04

0800e83c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800e83c:	b580      	push	{r7, lr}
 800e83e:	b086      	sub	sp, #24
 800e840:	af00      	add	r7, sp, #0
 800e842:	60f8      	str	r0, [r7, #12]
 800e844:	60b9      	str	r1, [r7, #8]
 800e846:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800e848:	2300      	movs	r3, #0
 800e84a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e84c:	68fb      	ldr	r3, [r7, #12]
 800e84e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e850:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800e852:	68fb      	ldr	r3, [r7, #12]
 800e854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e856:	2b00      	cmp	r3, #0
 800e858:	d10d      	bne.n	800e876 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e85a:	68fb      	ldr	r3, [r7, #12]
 800e85c:	681b      	ldr	r3, [r3, #0]
 800e85e:	2b00      	cmp	r3, #0
 800e860:	d14d      	bne.n	800e8fe <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800e862:	68fb      	ldr	r3, [r7, #12]
 800e864:	689b      	ldr	r3, [r3, #8]
 800e866:	4618      	mov	r0, r3
 800e868:	f001 f83e 	bl	800f8e8 <xTaskPriorityDisinherit>
 800e86c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800e86e:	68fb      	ldr	r3, [r7, #12]
 800e870:	2200      	movs	r2, #0
 800e872:	609a      	str	r2, [r3, #8]
 800e874:	e043      	b.n	800e8fe <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	2b00      	cmp	r3, #0
 800e87a:	d119      	bne.n	800e8b0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e87c:	68fb      	ldr	r3, [r7, #12]
 800e87e:	6858      	ldr	r0, [r3, #4]
 800e880:	68fb      	ldr	r3, [r7, #12]
 800e882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e884:	461a      	mov	r2, r3
 800e886:	68b9      	ldr	r1, [r7, #8]
 800e888:	f002 fb00 	bl	8010e8c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e88c:	68fb      	ldr	r3, [r7, #12]
 800e88e:	685a      	ldr	r2, [r3, #4]
 800e890:	68fb      	ldr	r3, [r7, #12]
 800e892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e894:	441a      	add	r2, r3
 800e896:	68fb      	ldr	r3, [r7, #12]
 800e898:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e89a:	68fb      	ldr	r3, [r7, #12]
 800e89c:	685a      	ldr	r2, [r3, #4]
 800e89e:	68fb      	ldr	r3, [r7, #12]
 800e8a0:	689b      	ldr	r3, [r3, #8]
 800e8a2:	429a      	cmp	r2, r3
 800e8a4:	d32b      	bcc.n	800e8fe <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800e8a6:	68fb      	ldr	r3, [r7, #12]
 800e8a8:	681a      	ldr	r2, [r3, #0]
 800e8aa:	68fb      	ldr	r3, [r7, #12]
 800e8ac:	605a      	str	r2, [r3, #4]
 800e8ae:	e026      	b.n	800e8fe <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800e8b0:	68fb      	ldr	r3, [r7, #12]
 800e8b2:	68d8      	ldr	r0, [r3, #12]
 800e8b4:	68fb      	ldr	r3, [r7, #12]
 800e8b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e8b8:	461a      	mov	r2, r3
 800e8ba:	68b9      	ldr	r1, [r7, #8]
 800e8bc:	f002 fae6 	bl	8010e8c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800e8c0:	68fb      	ldr	r3, [r7, #12]
 800e8c2:	68da      	ldr	r2, [r3, #12]
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e8c8:	425b      	negs	r3, r3
 800e8ca:	441a      	add	r2, r3
 800e8cc:	68fb      	ldr	r3, [r7, #12]
 800e8ce:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e8d0:	68fb      	ldr	r3, [r7, #12]
 800e8d2:	68da      	ldr	r2, [r3, #12]
 800e8d4:	68fb      	ldr	r3, [r7, #12]
 800e8d6:	681b      	ldr	r3, [r3, #0]
 800e8d8:	429a      	cmp	r2, r3
 800e8da:	d207      	bcs.n	800e8ec <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800e8dc:	68fb      	ldr	r3, [r7, #12]
 800e8de:	689a      	ldr	r2, [r3, #8]
 800e8e0:	68fb      	ldr	r3, [r7, #12]
 800e8e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e8e4:	425b      	negs	r3, r3
 800e8e6:	441a      	add	r2, r3
 800e8e8:	68fb      	ldr	r3, [r7, #12]
 800e8ea:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	2b02      	cmp	r3, #2
 800e8f0:	d105      	bne.n	800e8fe <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e8f2:	693b      	ldr	r3, [r7, #16]
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	d002      	beq.n	800e8fe <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800e8f8:	693b      	ldr	r3, [r7, #16]
 800e8fa:	3b01      	subs	r3, #1
 800e8fc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800e8fe:	693b      	ldr	r3, [r7, #16]
 800e900:	1c5a      	adds	r2, r3, #1
 800e902:	68fb      	ldr	r3, [r7, #12]
 800e904:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800e906:	697b      	ldr	r3, [r7, #20]
}
 800e908:	4618      	mov	r0, r3
 800e90a:	3718      	adds	r7, #24
 800e90c:	46bd      	mov	sp, r7
 800e90e:	bd80      	pop	{r7, pc}

0800e910 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800e910:	b580      	push	{r7, lr}
 800e912:	b082      	sub	sp, #8
 800e914:	af00      	add	r7, sp, #0
 800e916:	6078      	str	r0, [r7, #4]
 800e918:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e91e:	2b00      	cmp	r3, #0
 800e920:	d018      	beq.n	800e954 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	68da      	ldr	r2, [r3, #12]
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e92a:	441a      	add	r2, r3
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	68da      	ldr	r2, [r3, #12]
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	689b      	ldr	r3, [r3, #8]
 800e938:	429a      	cmp	r2, r3
 800e93a:	d303      	bcc.n	800e944 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	681a      	ldr	r2, [r3, #0]
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	68d9      	ldr	r1, [r3, #12]
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e94c:	461a      	mov	r2, r3
 800e94e:	6838      	ldr	r0, [r7, #0]
 800e950:	f002 fa9c 	bl	8010e8c <memcpy>
	}
}
 800e954:	bf00      	nop
 800e956:	3708      	adds	r7, #8
 800e958:	46bd      	mov	sp, r7
 800e95a:	bd80      	pop	{r7, pc}

0800e95c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800e95c:	b580      	push	{r7, lr}
 800e95e:	b084      	sub	sp, #16
 800e960:	af00      	add	r7, sp, #0
 800e962:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800e964:	f001 fcfe 	bl	8010364 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e96e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e970:	e011      	b.n	800e996 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e976:	2b00      	cmp	r3, #0
 800e978:	d012      	beq.n	800e9a0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	3324      	adds	r3, #36	; 0x24
 800e97e:	4618      	mov	r0, r3
 800e980:	f000 fdc2 	bl	800f508 <xTaskRemoveFromEventList>
 800e984:	4603      	mov	r3, r0
 800e986:	2b00      	cmp	r3, #0
 800e988:	d001      	beq.n	800e98e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800e98a:	f000 fe99 	bl	800f6c0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800e98e:	7bfb      	ldrb	r3, [r7, #15]
 800e990:	3b01      	subs	r3, #1
 800e992:	b2db      	uxtb	r3, r3
 800e994:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e996:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e99a:	2b00      	cmp	r3, #0
 800e99c:	dce9      	bgt.n	800e972 <prvUnlockQueue+0x16>
 800e99e:	e000      	b.n	800e9a2 <prvUnlockQueue+0x46>
					break;
 800e9a0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	22ff      	movs	r2, #255	; 0xff
 800e9a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800e9aa:	f001 fd0b 	bl	80103c4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800e9ae:	f001 fcd9 	bl	8010364 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e9b8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e9ba:	e011      	b.n	800e9e0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	691b      	ldr	r3, [r3, #16]
 800e9c0:	2b00      	cmp	r3, #0
 800e9c2:	d012      	beq.n	800e9ea <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	3310      	adds	r3, #16
 800e9c8:	4618      	mov	r0, r3
 800e9ca:	f000 fd9d 	bl	800f508 <xTaskRemoveFromEventList>
 800e9ce:	4603      	mov	r3, r0
 800e9d0:	2b00      	cmp	r3, #0
 800e9d2:	d001      	beq.n	800e9d8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800e9d4:	f000 fe74 	bl	800f6c0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800e9d8:	7bbb      	ldrb	r3, [r7, #14]
 800e9da:	3b01      	subs	r3, #1
 800e9dc:	b2db      	uxtb	r3, r3
 800e9de:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e9e0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e9e4:	2b00      	cmp	r3, #0
 800e9e6:	dce9      	bgt.n	800e9bc <prvUnlockQueue+0x60>
 800e9e8:	e000      	b.n	800e9ec <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800e9ea:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	22ff      	movs	r2, #255	; 0xff
 800e9f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800e9f4:	f001 fce6 	bl	80103c4 <vPortExitCritical>
}
 800e9f8:	bf00      	nop
 800e9fa:	3710      	adds	r7, #16
 800e9fc:	46bd      	mov	sp, r7
 800e9fe:	bd80      	pop	{r7, pc}

0800ea00 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800ea00:	b580      	push	{r7, lr}
 800ea02:	b084      	sub	sp, #16
 800ea04:	af00      	add	r7, sp, #0
 800ea06:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ea08:	f001 fcac 	bl	8010364 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ea10:	2b00      	cmp	r3, #0
 800ea12:	d102      	bne.n	800ea1a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800ea14:	2301      	movs	r3, #1
 800ea16:	60fb      	str	r3, [r7, #12]
 800ea18:	e001      	b.n	800ea1e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800ea1a:	2300      	movs	r3, #0
 800ea1c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ea1e:	f001 fcd1 	bl	80103c4 <vPortExitCritical>

	return xReturn;
 800ea22:	68fb      	ldr	r3, [r7, #12]
}
 800ea24:	4618      	mov	r0, r3
 800ea26:	3710      	adds	r7, #16
 800ea28:	46bd      	mov	sp, r7
 800ea2a:	bd80      	pop	{r7, pc}

0800ea2c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800ea2c:	b580      	push	{r7, lr}
 800ea2e:	b084      	sub	sp, #16
 800ea30:	af00      	add	r7, sp, #0
 800ea32:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ea34:	f001 fc96 	bl	8010364 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ea40:	429a      	cmp	r2, r3
 800ea42:	d102      	bne.n	800ea4a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800ea44:	2301      	movs	r3, #1
 800ea46:	60fb      	str	r3, [r7, #12]
 800ea48:	e001      	b.n	800ea4e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800ea4a:	2300      	movs	r3, #0
 800ea4c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ea4e:	f001 fcb9 	bl	80103c4 <vPortExitCritical>

	return xReturn;
 800ea52:	68fb      	ldr	r3, [r7, #12]
}
 800ea54:	4618      	mov	r0, r3
 800ea56:	3710      	adds	r7, #16
 800ea58:	46bd      	mov	sp, r7
 800ea5a:	bd80      	pop	{r7, pc}

0800ea5c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800ea5c:	b480      	push	{r7}
 800ea5e:	b085      	sub	sp, #20
 800ea60:	af00      	add	r7, sp, #0
 800ea62:	6078      	str	r0, [r7, #4]
 800ea64:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ea66:	2300      	movs	r3, #0
 800ea68:	60fb      	str	r3, [r7, #12]
 800ea6a:	e014      	b.n	800ea96 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800ea6c:	4a0f      	ldr	r2, [pc, #60]	; (800eaac <vQueueAddToRegistry+0x50>)
 800ea6e:	68fb      	ldr	r3, [r7, #12]
 800ea70:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800ea74:	2b00      	cmp	r3, #0
 800ea76:	d10b      	bne.n	800ea90 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800ea78:	490c      	ldr	r1, [pc, #48]	; (800eaac <vQueueAddToRegistry+0x50>)
 800ea7a:	68fb      	ldr	r3, [r7, #12]
 800ea7c:	683a      	ldr	r2, [r7, #0]
 800ea7e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800ea82:	4a0a      	ldr	r2, [pc, #40]	; (800eaac <vQueueAddToRegistry+0x50>)
 800ea84:	68fb      	ldr	r3, [r7, #12]
 800ea86:	00db      	lsls	r3, r3, #3
 800ea88:	4413      	add	r3, r2
 800ea8a:	687a      	ldr	r2, [r7, #4]
 800ea8c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800ea8e:	e006      	b.n	800ea9e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ea90:	68fb      	ldr	r3, [r7, #12]
 800ea92:	3301      	adds	r3, #1
 800ea94:	60fb      	str	r3, [r7, #12]
 800ea96:	68fb      	ldr	r3, [r7, #12]
 800ea98:	2b07      	cmp	r3, #7
 800ea9a:	d9e7      	bls.n	800ea6c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800ea9c:	bf00      	nop
 800ea9e:	bf00      	nop
 800eaa0:	3714      	adds	r7, #20
 800eaa2:	46bd      	mov	sp, r7
 800eaa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaa8:	4770      	bx	lr
 800eaaa:	bf00      	nop
 800eaac:	2000614c 	.word	0x2000614c

0800eab0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800eab0:	b580      	push	{r7, lr}
 800eab2:	b086      	sub	sp, #24
 800eab4:	af00      	add	r7, sp, #0
 800eab6:	60f8      	str	r0, [r7, #12]
 800eab8:	60b9      	str	r1, [r7, #8]
 800eaba:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800eabc:	68fb      	ldr	r3, [r7, #12]
 800eabe:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800eac0:	f001 fc50 	bl	8010364 <vPortEnterCritical>
 800eac4:	697b      	ldr	r3, [r7, #20]
 800eac6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800eaca:	b25b      	sxtb	r3, r3
 800eacc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ead0:	d103      	bne.n	800eada <vQueueWaitForMessageRestricted+0x2a>
 800ead2:	697b      	ldr	r3, [r7, #20]
 800ead4:	2200      	movs	r2, #0
 800ead6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800eada:	697b      	ldr	r3, [r7, #20]
 800eadc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800eae0:	b25b      	sxtb	r3, r3
 800eae2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eae6:	d103      	bne.n	800eaf0 <vQueueWaitForMessageRestricted+0x40>
 800eae8:	697b      	ldr	r3, [r7, #20]
 800eaea:	2200      	movs	r2, #0
 800eaec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800eaf0:	f001 fc68 	bl	80103c4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800eaf4:	697b      	ldr	r3, [r7, #20]
 800eaf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eaf8:	2b00      	cmp	r3, #0
 800eafa:	d106      	bne.n	800eb0a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800eafc:	697b      	ldr	r3, [r7, #20]
 800eafe:	3324      	adds	r3, #36	; 0x24
 800eb00:	687a      	ldr	r2, [r7, #4]
 800eb02:	68b9      	ldr	r1, [r7, #8]
 800eb04:	4618      	mov	r0, r3
 800eb06:	f000 fcd3 	bl	800f4b0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800eb0a:	6978      	ldr	r0, [r7, #20]
 800eb0c:	f7ff ff26 	bl	800e95c <prvUnlockQueue>
	}
 800eb10:	bf00      	nop
 800eb12:	3718      	adds	r7, #24
 800eb14:	46bd      	mov	sp, r7
 800eb16:	bd80      	pop	{r7, pc}

0800eb18 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800eb18:	b580      	push	{r7, lr}
 800eb1a:	b08e      	sub	sp, #56	; 0x38
 800eb1c:	af04      	add	r7, sp, #16
 800eb1e:	60f8      	str	r0, [r7, #12]
 800eb20:	60b9      	str	r1, [r7, #8]
 800eb22:	607a      	str	r2, [r7, #4]
 800eb24:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800eb26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d10a      	bne.n	800eb42 <xTaskCreateStatic+0x2a>
	__asm volatile
 800eb2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb30:	f383 8811 	msr	BASEPRI, r3
 800eb34:	f3bf 8f6f 	isb	sy
 800eb38:	f3bf 8f4f 	dsb	sy
 800eb3c:	623b      	str	r3, [r7, #32]
}
 800eb3e:	bf00      	nop
 800eb40:	e7fe      	b.n	800eb40 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800eb42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb44:	2b00      	cmp	r3, #0
 800eb46:	d10a      	bne.n	800eb5e <xTaskCreateStatic+0x46>
	__asm volatile
 800eb48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb4c:	f383 8811 	msr	BASEPRI, r3
 800eb50:	f3bf 8f6f 	isb	sy
 800eb54:	f3bf 8f4f 	dsb	sy
 800eb58:	61fb      	str	r3, [r7, #28]
}
 800eb5a:	bf00      	nop
 800eb5c:	e7fe      	b.n	800eb5c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800eb5e:	23bc      	movs	r3, #188	; 0xbc
 800eb60:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800eb62:	693b      	ldr	r3, [r7, #16]
 800eb64:	2bbc      	cmp	r3, #188	; 0xbc
 800eb66:	d00a      	beq.n	800eb7e <xTaskCreateStatic+0x66>
	__asm volatile
 800eb68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb6c:	f383 8811 	msr	BASEPRI, r3
 800eb70:	f3bf 8f6f 	isb	sy
 800eb74:	f3bf 8f4f 	dsb	sy
 800eb78:	61bb      	str	r3, [r7, #24]
}
 800eb7a:	bf00      	nop
 800eb7c:	e7fe      	b.n	800eb7c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800eb7e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800eb80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	d01e      	beq.n	800ebc4 <xTaskCreateStatic+0xac>
 800eb86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d01b      	beq.n	800ebc4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800eb8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb8e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800eb90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb92:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800eb94:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800eb96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb98:	2202      	movs	r2, #2
 800eb9a:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800eb9e:	2300      	movs	r3, #0
 800eba0:	9303      	str	r3, [sp, #12]
 800eba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eba4:	9302      	str	r3, [sp, #8]
 800eba6:	f107 0314 	add.w	r3, r7, #20
 800ebaa:	9301      	str	r3, [sp, #4]
 800ebac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebae:	9300      	str	r3, [sp, #0]
 800ebb0:	683b      	ldr	r3, [r7, #0]
 800ebb2:	687a      	ldr	r2, [r7, #4]
 800ebb4:	68b9      	ldr	r1, [r7, #8]
 800ebb6:	68f8      	ldr	r0, [r7, #12]
 800ebb8:	f000 f850 	bl	800ec5c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ebbc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ebbe:	f000 f8f3 	bl	800eda8 <prvAddNewTaskToReadyList>
 800ebc2:	e001      	b.n	800ebc8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800ebc4:	2300      	movs	r3, #0
 800ebc6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800ebc8:	697b      	ldr	r3, [r7, #20]
	}
 800ebca:	4618      	mov	r0, r3
 800ebcc:	3728      	adds	r7, #40	; 0x28
 800ebce:	46bd      	mov	sp, r7
 800ebd0:	bd80      	pop	{r7, pc}

0800ebd2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800ebd2:	b580      	push	{r7, lr}
 800ebd4:	b08c      	sub	sp, #48	; 0x30
 800ebd6:	af04      	add	r7, sp, #16
 800ebd8:	60f8      	str	r0, [r7, #12]
 800ebda:	60b9      	str	r1, [r7, #8]
 800ebdc:	603b      	str	r3, [r7, #0]
 800ebde:	4613      	mov	r3, r2
 800ebe0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ebe2:	88fb      	ldrh	r3, [r7, #6]
 800ebe4:	009b      	lsls	r3, r3, #2
 800ebe6:	4618      	mov	r0, r3
 800ebe8:	f001 fcde 	bl	80105a8 <pvPortMalloc>
 800ebec:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800ebee:	697b      	ldr	r3, [r7, #20]
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	d00e      	beq.n	800ec12 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800ebf4:	20bc      	movs	r0, #188	; 0xbc
 800ebf6:	f001 fcd7 	bl	80105a8 <pvPortMalloc>
 800ebfa:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800ebfc:	69fb      	ldr	r3, [r7, #28]
 800ebfe:	2b00      	cmp	r3, #0
 800ec00:	d003      	beq.n	800ec0a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800ec02:	69fb      	ldr	r3, [r7, #28]
 800ec04:	697a      	ldr	r2, [r7, #20]
 800ec06:	631a      	str	r2, [r3, #48]	; 0x30
 800ec08:	e005      	b.n	800ec16 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800ec0a:	6978      	ldr	r0, [r7, #20]
 800ec0c:	f001 fd98 	bl	8010740 <vPortFree>
 800ec10:	e001      	b.n	800ec16 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800ec12:	2300      	movs	r3, #0
 800ec14:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800ec16:	69fb      	ldr	r3, [r7, #28]
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	d017      	beq.n	800ec4c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800ec1c:	69fb      	ldr	r3, [r7, #28]
 800ec1e:	2200      	movs	r2, #0
 800ec20:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800ec24:	88fa      	ldrh	r2, [r7, #6]
 800ec26:	2300      	movs	r3, #0
 800ec28:	9303      	str	r3, [sp, #12]
 800ec2a:	69fb      	ldr	r3, [r7, #28]
 800ec2c:	9302      	str	r3, [sp, #8]
 800ec2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec30:	9301      	str	r3, [sp, #4]
 800ec32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec34:	9300      	str	r3, [sp, #0]
 800ec36:	683b      	ldr	r3, [r7, #0]
 800ec38:	68b9      	ldr	r1, [r7, #8]
 800ec3a:	68f8      	ldr	r0, [r7, #12]
 800ec3c:	f000 f80e 	bl	800ec5c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ec40:	69f8      	ldr	r0, [r7, #28]
 800ec42:	f000 f8b1 	bl	800eda8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800ec46:	2301      	movs	r3, #1
 800ec48:	61bb      	str	r3, [r7, #24]
 800ec4a:	e002      	b.n	800ec52 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ec4c:	f04f 33ff 	mov.w	r3, #4294967295
 800ec50:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ec52:	69bb      	ldr	r3, [r7, #24]
	}
 800ec54:	4618      	mov	r0, r3
 800ec56:	3720      	adds	r7, #32
 800ec58:	46bd      	mov	sp, r7
 800ec5a:	bd80      	pop	{r7, pc}

0800ec5c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800ec5c:	b580      	push	{r7, lr}
 800ec5e:	b088      	sub	sp, #32
 800ec60:	af00      	add	r7, sp, #0
 800ec62:	60f8      	str	r0, [r7, #12]
 800ec64:	60b9      	str	r1, [r7, #8]
 800ec66:	607a      	str	r2, [r7, #4]
 800ec68:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800ec6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec6c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	009b      	lsls	r3, r3, #2
 800ec72:	461a      	mov	r2, r3
 800ec74:	21a5      	movs	r1, #165	; 0xa5
 800ec76:	f002 f931 	bl	8010edc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800ec7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ec7e:	687b      	ldr	r3, [r7, #4]
 800ec80:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800ec84:	3b01      	subs	r3, #1
 800ec86:	009b      	lsls	r3, r3, #2
 800ec88:	4413      	add	r3, r2
 800ec8a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800ec8c:	69bb      	ldr	r3, [r7, #24]
 800ec8e:	f023 0307 	bic.w	r3, r3, #7
 800ec92:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ec94:	69bb      	ldr	r3, [r7, #24]
 800ec96:	f003 0307 	and.w	r3, r3, #7
 800ec9a:	2b00      	cmp	r3, #0
 800ec9c:	d00a      	beq.n	800ecb4 <prvInitialiseNewTask+0x58>
	__asm volatile
 800ec9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eca2:	f383 8811 	msr	BASEPRI, r3
 800eca6:	f3bf 8f6f 	isb	sy
 800ecaa:	f3bf 8f4f 	dsb	sy
 800ecae:	617b      	str	r3, [r7, #20]
}
 800ecb0:	bf00      	nop
 800ecb2:	e7fe      	b.n	800ecb2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800ecb4:	68bb      	ldr	r3, [r7, #8]
 800ecb6:	2b00      	cmp	r3, #0
 800ecb8:	d01f      	beq.n	800ecfa <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ecba:	2300      	movs	r3, #0
 800ecbc:	61fb      	str	r3, [r7, #28]
 800ecbe:	e012      	b.n	800ece6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ecc0:	68ba      	ldr	r2, [r7, #8]
 800ecc2:	69fb      	ldr	r3, [r7, #28]
 800ecc4:	4413      	add	r3, r2
 800ecc6:	7819      	ldrb	r1, [r3, #0]
 800ecc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ecca:	69fb      	ldr	r3, [r7, #28]
 800eccc:	4413      	add	r3, r2
 800ecce:	3334      	adds	r3, #52	; 0x34
 800ecd0:	460a      	mov	r2, r1
 800ecd2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800ecd4:	68ba      	ldr	r2, [r7, #8]
 800ecd6:	69fb      	ldr	r3, [r7, #28]
 800ecd8:	4413      	add	r3, r2
 800ecda:	781b      	ldrb	r3, [r3, #0]
 800ecdc:	2b00      	cmp	r3, #0
 800ecde:	d006      	beq.n	800ecee <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ece0:	69fb      	ldr	r3, [r7, #28]
 800ece2:	3301      	adds	r3, #1
 800ece4:	61fb      	str	r3, [r7, #28]
 800ece6:	69fb      	ldr	r3, [r7, #28]
 800ece8:	2b0f      	cmp	r3, #15
 800ecea:	d9e9      	bls.n	800ecc0 <prvInitialiseNewTask+0x64>
 800ecec:	e000      	b.n	800ecf0 <prvInitialiseNewTask+0x94>
			{
				break;
 800ecee:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ecf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ecf2:	2200      	movs	r2, #0
 800ecf4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800ecf8:	e003      	b.n	800ed02 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ecfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ecfc:	2200      	movs	r2, #0
 800ecfe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ed02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed04:	2b37      	cmp	r3, #55	; 0x37
 800ed06:	d901      	bls.n	800ed0c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ed08:	2337      	movs	r3, #55	; 0x37
 800ed0a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ed0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed0e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ed10:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ed12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed14:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ed16:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800ed18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed1a:	2200      	movs	r2, #0
 800ed1c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ed1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed20:	3304      	adds	r3, #4
 800ed22:	4618      	mov	r0, r3
 800ed24:	f7ff f978 	bl	800e018 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ed28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed2a:	3318      	adds	r3, #24
 800ed2c:	4618      	mov	r0, r3
 800ed2e:	f7ff f973 	bl	800e018 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ed32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ed36:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ed38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed3a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800ed3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed40:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ed42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ed46:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ed48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed4a:	2200      	movs	r2, #0
 800ed4c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ed50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed52:	2200      	movs	r2, #0
 800ed54:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800ed58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed5a:	3354      	adds	r3, #84	; 0x54
 800ed5c:	2260      	movs	r2, #96	; 0x60
 800ed5e:	2100      	movs	r1, #0
 800ed60:	4618      	mov	r0, r3
 800ed62:	f002 f8bb 	bl	8010edc <memset>
 800ed66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed68:	4a0c      	ldr	r2, [pc, #48]	; (800ed9c <prvInitialiseNewTask+0x140>)
 800ed6a:	659a      	str	r2, [r3, #88]	; 0x58
 800ed6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed6e:	4a0c      	ldr	r2, [pc, #48]	; (800eda0 <prvInitialiseNewTask+0x144>)
 800ed70:	65da      	str	r2, [r3, #92]	; 0x5c
 800ed72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed74:	4a0b      	ldr	r2, [pc, #44]	; (800eda4 <prvInitialiseNewTask+0x148>)
 800ed76:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ed78:	683a      	ldr	r2, [r7, #0]
 800ed7a:	68f9      	ldr	r1, [r7, #12]
 800ed7c:	69b8      	ldr	r0, [r7, #24]
 800ed7e:	f001 f9c3 	bl	8010108 <pxPortInitialiseStack>
 800ed82:	4602      	mov	r2, r0
 800ed84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ed86:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ed88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ed8a:	2b00      	cmp	r3, #0
 800ed8c:	d002      	beq.n	800ed94 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ed8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ed90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ed92:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ed94:	bf00      	nop
 800ed96:	3720      	adds	r7, #32
 800ed98:	46bd      	mov	sp, r7
 800ed9a:	bd80      	pop	{r7, pc}
 800ed9c:	08018814 	.word	0x08018814
 800eda0:	08018834 	.word	0x08018834
 800eda4:	080187f4 	.word	0x080187f4

0800eda8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800eda8:	b580      	push	{r7, lr}
 800edaa:	b082      	sub	sp, #8
 800edac:	af00      	add	r7, sp, #0
 800edae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800edb0:	f001 fad8 	bl	8010364 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800edb4:	4b2d      	ldr	r3, [pc, #180]	; (800ee6c <prvAddNewTaskToReadyList+0xc4>)
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	3301      	adds	r3, #1
 800edba:	4a2c      	ldr	r2, [pc, #176]	; (800ee6c <prvAddNewTaskToReadyList+0xc4>)
 800edbc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800edbe:	4b2c      	ldr	r3, [pc, #176]	; (800ee70 <prvAddNewTaskToReadyList+0xc8>)
 800edc0:	681b      	ldr	r3, [r3, #0]
 800edc2:	2b00      	cmp	r3, #0
 800edc4:	d109      	bne.n	800edda <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800edc6:	4a2a      	ldr	r2, [pc, #168]	; (800ee70 <prvAddNewTaskToReadyList+0xc8>)
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800edcc:	4b27      	ldr	r3, [pc, #156]	; (800ee6c <prvAddNewTaskToReadyList+0xc4>)
 800edce:	681b      	ldr	r3, [r3, #0]
 800edd0:	2b01      	cmp	r3, #1
 800edd2:	d110      	bne.n	800edf6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800edd4:	f000 fc98 	bl	800f708 <prvInitialiseTaskLists>
 800edd8:	e00d      	b.n	800edf6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800edda:	4b26      	ldr	r3, [pc, #152]	; (800ee74 <prvAddNewTaskToReadyList+0xcc>)
 800eddc:	681b      	ldr	r3, [r3, #0]
 800edde:	2b00      	cmp	r3, #0
 800ede0:	d109      	bne.n	800edf6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ede2:	4b23      	ldr	r3, [pc, #140]	; (800ee70 <prvAddNewTaskToReadyList+0xc8>)
 800ede4:	681b      	ldr	r3, [r3, #0]
 800ede6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800edec:	429a      	cmp	r2, r3
 800edee:	d802      	bhi.n	800edf6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800edf0:	4a1f      	ldr	r2, [pc, #124]	; (800ee70 <prvAddNewTaskToReadyList+0xc8>)
 800edf2:	687b      	ldr	r3, [r7, #4]
 800edf4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800edf6:	4b20      	ldr	r3, [pc, #128]	; (800ee78 <prvAddNewTaskToReadyList+0xd0>)
 800edf8:	681b      	ldr	r3, [r3, #0]
 800edfa:	3301      	adds	r3, #1
 800edfc:	4a1e      	ldr	r2, [pc, #120]	; (800ee78 <prvAddNewTaskToReadyList+0xd0>)
 800edfe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ee00:	4b1d      	ldr	r3, [pc, #116]	; (800ee78 <prvAddNewTaskToReadyList+0xd0>)
 800ee02:	681a      	ldr	r2, [r3, #0]
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ee0c:	4b1b      	ldr	r3, [pc, #108]	; (800ee7c <prvAddNewTaskToReadyList+0xd4>)
 800ee0e:	681b      	ldr	r3, [r3, #0]
 800ee10:	429a      	cmp	r2, r3
 800ee12:	d903      	bls.n	800ee1c <prvAddNewTaskToReadyList+0x74>
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ee18:	4a18      	ldr	r2, [pc, #96]	; (800ee7c <prvAddNewTaskToReadyList+0xd4>)
 800ee1a:	6013      	str	r3, [r2, #0]
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ee20:	4613      	mov	r3, r2
 800ee22:	009b      	lsls	r3, r3, #2
 800ee24:	4413      	add	r3, r2
 800ee26:	009b      	lsls	r3, r3, #2
 800ee28:	4a15      	ldr	r2, [pc, #84]	; (800ee80 <prvAddNewTaskToReadyList+0xd8>)
 800ee2a:	441a      	add	r2, r3
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	3304      	adds	r3, #4
 800ee30:	4619      	mov	r1, r3
 800ee32:	4610      	mov	r0, r2
 800ee34:	f7ff f8fd 	bl	800e032 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ee38:	f001 fac4 	bl	80103c4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ee3c:	4b0d      	ldr	r3, [pc, #52]	; (800ee74 <prvAddNewTaskToReadyList+0xcc>)
 800ee3e:	681b      	ldr	r3, [r3, #0]
 800ee40:	2b00      	cmp	r3, #0
 800ee42:	d00e      	beq.n	800ee62 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ee44:	4b0a      	ldr	r3, [pc, #40]	; (800ee70 <prvAddNewTaskToReadyList+0xc8>)
 800ee46:	681b      	ldr	r3, [r3, #0]
 800ee48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ee4e:	429a      	cmp	r2, r3
 800ee50:	d207      	bcs.n	800ee62 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ee52:	4b0c      	ldr	r3, [pc, #48]	; (800ee84 <prvAddNewTaskToReadyList+0xdc>)
 800ee54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ee58:	601a      	str	r2, [r3, #0]
 800ee5a:	f3bf 8f4f 	dsb	sy
 800ee5e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ee62:	bf00      	nop
 800ee64:	3708      	adds	r7, #8
 800ee66:	46bd      	mov	sp, r7
 800ee68:	bd80      	pop	{r7, pc}
 800ee6a:	bf00      	nop
 800ee6c:	20001238 	.word	0x20001238
 800ee70:	20000d64 	.word	0x20000d64
 800ee74:	20001244 	.word	0x20001244
 800ee78:	20001254 	.word	0x20001254
 800ee7c:	20001240 	.word	0x20001240
 800ee80:	20000d68 	.word	0x20000d68
 800ee84:	e000ed04 	.word	0xe000ed04

0800ee88 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800ee88:	b580      	push	{r7, lr}
 800ee8a:	b084      	sub	sp, #16
 800ee8c:	af00      	add	r7, sp, #0
 800ee8e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800ee90:	f001 fa68 	bl	8010364 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	2b00      	cmp	r3, #0
 800ee98:	d102      	bne.n	800eea0 <vTaskDelete+0x18>
 800ee9a:	4b2c      	ldr	r3, [pc, #176]	; (800ef4c <vTaskDelete+0xc4>)
 800ee9c:	681b      	ldr	r3, [r3, #0]
 800ee9e:	e000      	b.n	800eea2 <vTaskDelete+0x1a>
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800eea4:	68fb      	ldr	r3, [r7, #12]
 800eea6:	3304      	adds	r3, #4
 800eea8:	4618      	mov	r0, r3
 800eeaa:	f7ff f91f 	bl	800e0ec <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800eeae:	68fb      	ldr	r3, [r7, #12]
 800eeb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eeb2:	2b00      	cmp	r3, #0
 800eeb4:	d004      	beq.n	800eec0 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800eeb6:	68fb      	ldr	r3, [r7, #12]
 800eeb8:	3318      	adds	r3, #24
 800eeba:	4618      	mov	r0, r3
 800eebc:	f7ff f916 	bl	800e0ec <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800eec0:	4b23      	ldr	r3, [pc, #140]	; (800ef50 <vTaskDelete+0xc8>)
 800eec2:	681b      	ldr	r3, [r3, #0]
 800eec4:	3301      	adds	r3, #1
 800eec6:	4a22      	ldr	r2, [pc, #136]	; (800ef50 <vTaskDelete+0xc8>)
 800eec8:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800eeca:	4b20      	ldr	r3, [pc, #128]	; (800ef4c <vTaskDelete+0xc4>)
 800eecc:	681b      	ldr	r3, [r3, #0]
 800eece:	68fa      	ldr	r2, [r7, #12]
 800eed0:	429a      	cmp	r2, r3
 800eed2:	d10b      	bne.n	800eeec <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800eed4:	68fb      	ldr	r3, [r7, #12]
 800eed6:	3304      	adds	r3, #4
 800eed8:	4619      	mov	r1, r3
 800eeda:	481e      	ldr	r0, [pc, #120]	; (800ef54 <vTaskDelete+0xcc>)
 800eedc:	f7ff f8a9 	bl	800e032 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800eee0:	4b1d      	ldr	r3, [pc, #116]	; (800ef58 <vTaskDelete+0xd0>)
 800eee2:	681b      	ldr	r3, [r3, #0]
 800eee4:	3301      	adds	r3, #1
 800eee6:	4a1c      	ldr	r2, [pc, #112]	; (800ef58 <vTaskDelete+0xd0>)
 800eee8:	6013      	str	r3, [r2, #0]
 800eeea:	e009      	b.n	800ef00 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800eeec:	4b1b      	ldr	r3, [pc, #108]	; (800ef5c <vTaskDelete+0xd4>)
 800eeee:	681b      	ldr	r3, [r3, #0]
 800eef0:	3b01      	subs	r3, #1
 800eef2:	4a1a      	ldr	r2, [pc, #104]	; (800ef5c <vTaskDelete+0xd4>)
 800eef4:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 800eef6:	68f8      	ldr	r0, [r7, #12]
 800eef8:	f000 fc74 	bl	800f7e4 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800eefc:	f000 fca6 	bl	800f84c <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 800ef00:	f001 fa60 	bl	80103c4 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800ef04:	4b16      	ldr	r3, [pc, #88]	; (800ef60 <vTaskDelete+0xd8>)
 800ef06:	681b      	ldr	r3, [r3, #0]
 800ef08:	2b00      	cmp	r3, #0
 800ef0a:	d01b      	beq.n	800ef44 <vTaskDelete+0xbc>
		{
			if( pxTCB == pxCurrentTCB )
 800ef0c:	4b0f      	ldr	r3, [pc, #60]	; (800ef4c <vTaskDelete+0xc4>)
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	68fa      	ldr	r2, [r7, #12]
 800ef12:	429a      	cmp	r2, r3
 800ef14:	d116      	bne.n	800ef44 <vTaskDelete+0xbc>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800ef16:	4b13      	ldr	r3, [pc, #76]	; (800ef64 <vTaskDelete+0xdc>)
 800ef18:	681b      	ldr	r3, [r3, #0]
 800ef1a:	2b00      	cmp	r3, #0
 800ef1c:	d00a      	beq.n	800ef34 <vTaskDelete+0xac>
	__asm volatile
 800ef1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef22:	f383 8811 	msr	BASEPRI, r3
 800ef26:	f3bf 8f6f 	isb	sy
 800ef2a:	f3bf 8f4f 	dsb	sy
 800ef2e:	60bb      	str	r3, [r7, #8]
}
 800ef30:	bf00      	nop
 800ef32:	e7fe      	b.n	800ef32 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 800ef34:	4b0c      	ldr	r3, [pc, #48]	; (800ef68 <vTaskDelete+0xe0>)
 800ef36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ef3a:	601a      	str	r2, [r3, #0]
 800ef3c:	f3bf 8f4f 	dsb	sy
 800ef40:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800ef44:	bf00      	nop
 800ef46:	3710      	adds	r7, #16
 800ef48:	46bd      	mov	sp, r7
 800ef4a:	bd80      	pop	{r7, pc}
 800ef4c:	20000d64 	.word	0x20000d64
 800ef50:	20001254 	.word	0x20001254
 800ef54:	2000120c 	.word	0x2000120c
 800ef58:	20001220 	.word	0x20001220
 800ef5c:	20001238 	.word	0x20001238
 800ef60:	20001244 	.word	0x20001244
 800ef64:	20001260 	.word	0x20001260
 800ef68:	e000ed04 	.word	0xe000ed04

0800ef6c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ef6c:	b580      	push	{r7, lr}
 800ef6e:	b084      	sub	sp, #16
 800ef70:	af00      	add	r7, sp, #0
 800ef72:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ef74:	2300      	movs	r3, #0
 800ef76:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ef78:	687b      	ldr	r3, [r7, #4]
 800ef7a:	2b00      	cmp	r3, #0
 800ef7c:	d017      	beq.n	800efae <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ef7e:	4b13      	ldr	r3, [pc, #76]	; (800efcc <vTaskDelay+0x60>)
 800ef80:	681b      	ldr	r3, [r3, #0]
 800ef82:	2b00      	cmp	r3, #0
 800ef84:	d00a      	beq.n	800ef9c <vTaskDelay+0x30>
	__asm volatile
 800ef86:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef8a:	f383 8811 	msr	BASEPRI, r3
 800ef8e:	f3bf 8f6f 	isb	sy
 800ef92:	f3bf 8f4f 	dsb	sy
 800ef96:	60bb      	str	r3, [r7, #8]
}
 800ef98:	bf00      	nop
 800ef9a:	e7fe      	b.n	800ef9a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800ef9c:	f000 f88a 	bl	800f0b4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800efa0:	2100      	movs	r1, #0
 800efa2:	6878      	ldr	r0, [r7, #4]
 800efa4:	f000 fd0e 	bl	800f9c4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800efa8:	f000 f892 	bl	800f0d0 <xTaskResumeAll>
 800efac:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800efae:	68fb      	ldr	r3, [r7, #12]
 800efb0:	2b00      	cmp	r3, #0
 800efb2:	d107      	bne.n	800efc4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800efb4:	4b06      	ldr	r3, [pc, #24]	; (800efd0 <vTaskDelay+0x64>)
 800efb6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800efba:	601a      	str	r2, [r3, #0]
 800efbc:	f3bf 8f4f 	dsb	sy
 800efc0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800efc4:	bf00      	nop
 800efc6:	3710      	adds	r7, #16
 800efc8:	46bd      	mov	sp, r7
 800efca:	bd80      	pop	{r7, pc}
 800efcc:	20001260 	.word	0x20001260
 800efd0:	e000ed04 	.word	0xe000ed04

0800efd4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800efd4:	b580      	push	{r7, lr}
 800efd6:	b08a      	sub	sp, #40	; 0x28
 800efd8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800efda:	2300      	movs	r3, #0
 800efdc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800efde:	2300      	movs	r3, #0
 800efe0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800efe2:	463a      	mov	r2, r7
 800efe4:	1d39      	adds	r1, r7, #4
 800efe6:	f107 0308 	add.w	r3, r7, #8
 800efea:	4618      	mov	r0, r3
 800efec:	f7fe ffc0 	bl	800df70 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800eff0:	6839      	ldr	r1, [r7, #0]
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	68ba      	ldr	r2, [r7, #8]
 800eff6:	9202      	str	r2, [sp, #8]
 800eff8:	9301      	str	r3, [sp, #4]
 800effa:	2300      	movs	r3, #0
 800effc:	9300      	str	r3, [sp, #0]
 800effe:	2300      	movs	r3, #0
 800f000:	460a      	mov	r2, r1
 800f002:	4924      	ldr	r1, [pc, #144]	; (800f094 <vTaskStartScheduler+0xc0>)
 800f004:	4824      	ldr	r0, [pc, #144]	; (800f098 <vTaskStartScheduler+0xc4>)
 800f006:	f7ff fd87 	bl	800eb18 <xTaskCreateStatic>
 800f00a:	4603      	mov	r3, r0
 800f00c:	4a23      	ldr	r2, [pc, #140]	; (800f09c <vTaskStartScheduler+0xc8>)
 800f00e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800f010:	4b22      	ldr	r3, [pc, #136]	; (800f09c <vTaskStartScheduler+0xc8>)
 800f012:	681b      	ldr	r3, [r3, #0]
 800f014:	2b00      	cmp	r3, #0
 800f016:	d002      	beq.n	800f01e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800f018:	2301      	movs	r3, #1
 800f01a:	617b      	str	r3, [r7, #20]
 800f01c:	e001      	b.n	800f022 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800f01e:	2300      	movs	r3, #0
 800f020:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800f022:	697b      	ldr	r3, [r7, #20]
 800f024:	2b01      	cmp	r3, #1
 800f026:	d102      	bne.n	800f02e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800f028:	f000 fd20 	bl	800fa6c <xTimerCreateTimerTask>
 800f02c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800f02e:	697b      	ldr	r3, [r7, #20]
 800f030:	2b01      	cmp	r3, #1
 800f032:	d11b      	bne.n	800f06c <vTaskStartScheduler+0x98>
	__asm volatile
 800f034:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f038:	f383 8811 	msr	BASEPRI, r3
 800f03c:	f3bf 8f6f 	isb	sy
 800f040:	f3bf 8f4f 	dsb	sy
 800f044:	613b      	str	r3, [r7, #16]
}
 800f046:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800f048:	4b15      	ldr	r3, [pc, #84]	; (800f0a0 <vTaskStartScheduler+0xcc>)
 800f04a:	681b      	ldr	r3, [r3, #0]
 800f04c:	3354      	adds	r3, #84	; 0x54
 800f04e:	4a15      	ldr	r2, [pc, #84]	; (800f0a4 <vTaskStartScheduler+0xd0>)
 800f050:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800f052:	4b15      	ldr	r3, [pc, #84]	; (800f0a8 <vTaskStartScheduler+0xd4>)
 800f054:	f04f 32ff 	mov.w	r2, #4294967295
 800f058:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800f05a:	4b14      	ldr	r3, [pc, #80]	; (800f0ac <vTaskStartScheduler+0xd8>)
 800f05c:	2201      	movs	r2, #1
 800f05e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800f060:	4b13      	ldr	r3, [pc, #76]	; (800f0b0 <vTaskStartScheduler+0xdc>)
 800f062:	2200      	movs	r2, #0
 800f064:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800f066:	f001 f8db 	bl	8010220 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800f06a:	e00e      	b.n	800f08a <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800f06c:	697b      	ldr	r3, [r7, #20]
 800f06e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f072:	d10a      	bne.n	800f08a <vTaskStartScheduler+0xb6>
	__asm volatile
 800f074:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f078:	f383 8811 	msr	BASEPRI, r3
 800f07c:	f3bf 8f6f 	isb	sy
 800f080:	f3bf 8f4f 	dsb	sy
 800f084:	60fb      	str	r3, [r7, #12]
}
 800f086:	bf00      	nop
 800f088:	e7fe      	b.n	800f088 <vTaskStartScheduler+0xb4>
}
 800f08a:	bf00      	nop
 800f08c:	3718      	adds	r7, #24
 800f08e:	46bd      	mov	sp, r7
 800f090:	bd80      	pop	{r7, pc}
 800f092:	bf00      	nop
 800f094:	08018660 	.word	0x08018660
 800f098:	0800f6d9 	.word	0x0800f6d9
 800f09c:	2000125c 	.word	0x2000125c
 800f0a0:	20000d64 	.word	0x20000d64
 800f0a4:	2000004c 	.word	0x2000004c
 800f0a8:	20001258 	.word	0x20001258
 800f0ac:	20001244 	.word	0x20001244
 800f0b0:	2000123c 	.word	0x2000123c

0800f0b4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800f0b4:	b480      	push	{r7}
 800f0b6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800f0b8:	4b04      	ldr	r3, [pc, #16]	; (800f0cc <vTaskSuspendAll+0x18>)
 800f0ba:	681b      	ldr	r3, [r3, #0]
 800f0bc:	3301      	adds	r3, #1
 800f0be:	4a03      	ldr	r2, [pc, #12]	; (800f0cc <vTaskSuspendAll+0x18>)
 800f0c0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800f0c2:	bf00      	nop
 800f0c4:	46bd      	mov	sp, r7
 800f0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0ca:	4770      	bx	lr
 800f0cc:	20001260 	.word	0x20001260

0800f0d0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800f0d0:	b580      	push	{r7, lr}
 800f0d2:	b084      	sub	sp, #16
 800f0d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800f0d6:	2300      	movs	r3, #0
 800f0d8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800f0da:	2300      	movs	r3, #0
 800f0dc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800f0de:	4b42      	ldr	r3, [pc, #264]	; (800f1e8 <xTaskResumeAll+0x118>)
 800f0e0:	681b      	ldr	r3, [r3, #0]
 800f0e2:	2b00      	cmp	r3, #0
 800f0e4:	d10a      	bne.n	800f0fc <xTaskResumeAll+0x2c>
	__asm volatile
 800f0e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f0ea:	f383 8811 	msr	BASEPRI, r3
 800f0ee:	f3bf 8f6f 	isb	sy
 800f0f2:	f3bf 8f4f 	dsb	sy
 800f0f6:	603b      	str	r3, [r7, #0]
}
 800f0f8:	bf00      	nop
 800f0fa:	e7fe      	b.n	800f0fa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800f0fc:	f001 f932 	bl	8010364 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800f100:	4b39      	ldr	r3, [pc, #228]	; (800f1e8 <xTaskResumeAll+0x118>)
 800f102:	681b      	ldr	r3, [r3, #0]
 800f104:	3b01      	subs	r3, #1
 800f106:	4a38      	ldr	r2, [pc, #224]	; (800f1e8 <xTaskResumeAll+0x118>)
 800f108:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f10a:	4b37      	ldr	r3, [pc, #220]	; (800f1e8 <xTaskResumeAll+0x118>)
 800f10c:	681b      	ldr	r3, [r3, #0]
 800f10e:	2b00      	cmp	r3, #0
 800f110:	d162      	bne.n	800f1d8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800f112:	4b36      	ldr	r3, [pc, #216]	; (800f1ec <xTaskResumeAll+0x11c>)
 800f114:	681b      	ldr	r3, [r3, #0]
 800f116:	2b00      	cmp	r3, #0
 800f118:	d05e      	beq.n	800f1d8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800f11a:	e02f      	b.n	800f17c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f11c:	4b34      	ldr	r3, [pc, #208]	; (800f1f0 <xTaskResumeAll+0x120>)
 800f11e:	68db      	ldr	r3, [r3, #12]
 800f120:	68db      	ldr	r3, [r3, #12]
 800f122:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f124:	68fb      	ldr	r3, [r7, #12]
 800f126:	3318      	adds	r3, #24
 800f128:	4618      	mov	r0, r3
 800f12a:	f7fe ffdf 	bl	800e0ec <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f12e:	68fb      	ldr	r3, [r7, #12]
 800f130:	3304      	adds	r3, #4
 800f132:	4618      	mov	r0, r3
 800f134:	f7fe ffda 	bl	800e0ec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800f138:	68fb      	ldr	r3, [r7, #12]
 800f13a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f13c:	4b2d      	ldr	r3, [pc, #180]	; (800f1f4 <xTaskResumeAll+0x124>)
 800f13e:	681b      	ldr	r3, [r3, #0]
 800f140:	429a      	cmp	r2, r3
 800f142:	d903      	bls.n	800f14c <xTaskResumeAll+0x7c>
 800f144:	68fb      	ldr	r3, [r7, #12]
 800f146:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f148:	4a2a      	ldr	r2, [pc, #168]	; (800f1f4 <xTaskResumeAll+0x124>)
 800f14a:	6013      	str	r3, [r2, #0]
 800f14c:	68fb      	ldr	r3, [r7, #12]
 800f14e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f150:	4613      	mov	r3, r2
 800f152:	009b      	lsls	r3, r3, #2
 800f154:	4413      	add	r3, r2
 800f156:	009b      	lsls	r3, r3, #2
 800f158:	4a27      	ldr	r2, [pc, #156]	; (800f1f8 <xTaskResumeAll+0x128>)
 800f15a:	441a      	add	r2, r3
 800f15c:	68fb      	ldr	r3, [r7, #12]
 800f15e:	3304      	adds	r3, #4
 800f160:	4619      	mov	r1, r3
 800f162:	4610      	mov	r0, r2
 800f164:	f7fe ff65 	bl	800e032 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f16c:	4b23      	ldr	r3, [pc, #140]	; (800f1fc <xTaskResumeAll+0x12c>)
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f172:	429a      	cmp	r2, r3
 800f174:	d302      	bcc.n	800f17c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800f176:	4b22      	ldr	r3, [pc, #136]	; (800f200 <xTaskResumeAll+0x130>)
 800f178:	2201      	movs	r2, #1
 800f17a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800f17c:	4b1c      	ldr	r3, [pc, #112]	; (800f1f0 <xTaskResumeAll+0x120>)
 800f17e:	681b      	ldr	r3, [r3, #0]
 800f180:	2b00      	cmp	r3, #0
 800f182:	d1cb      	bne.n	800f11c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800f184:	68fb      	ldr	r3, [r7, #12]
 800f186:	2b00      	cmp	r3, #0
 800f188:	d001      	beq.n	800f18e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800f18a:	f000 fb5f 	bl	800f84c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800f18e:	4b1d      	ldr	r3, [pc, #116]	; (800f204 <xTaskResumeAll+0x134>)
 800f190:	681b      	ldr	r3, [r3, #0]
 800f192:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	2b00      	cmp	r3, #0
 800f198:	d010      	beq.n	800f1bc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800f19a:	f000 f847 	bl	800f22c <xTaskIncrementTick>
 800f19e:	4603      	mov	r3, r0
 800f1a0:	2b00      	cmp	r3, #0
 800f1a2:	d002      	beq.n	800f1aa <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800f1a4:	4b16      	ldr	r3, [pc, #88]	; (800f200 <xTaskResumeAll+0x130>)
 800f1a6:	2201      	movs	r2, #1
 800f1a8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	3b01      	subs	r3, #1
 800f1ae:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	2b00      	cmp	r3, #0
 800f1b4:	d1f1      	bne.n	800f19a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800f1b6:	4b13      	ldr	r3, [pc, #76]	; (800f204 <xTaskResumeAll+0x134>)
 800f1b8:	2200      	movs	r2, #0
 800f1ba:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800f1bc:	4b10      	ldr	r3, [pc, #64]	; (800f200 <xTaskResumeAll+0x130>)
 800f1be:	681b      	ldr	r3, [r3, #0]
 800f1c0:	2b00      	cmp	r3, #0
 800f1c2:	d009      	beq.n	800f1d8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800f1c4:	2301      	movs	r3, #1
 800f1c6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800f1c8:	4b0f      	ldr	r3, [pc, #60]	; (800f208 <xTaskResumeAll+0x138>)
 800f1ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f1ce:	601a      	str	r2, [r3, #0]
 800f1d0:	f3bf 8f4f 	dsb	sy
 800f1d4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f1d8:	f001 f8f4 	bl	80103c4 <vPortExitCritical>

	return xAlreadyYielded;
 800f1dc:	68bb      	ldr	r3, [r7, #8]
}
 800f1de:	4618      	mov	r0, r3
 800f1e0:	3710      	adds	r7, #16
 800f1e2:	46bd      	mov	sp, r7
 800f1e4:	bd80      	pop	{r7, pc}
 800f1e6:	bf00      	nop
 800f1e8:	20001260 	.word	0x20001260
 800f1ec:	20001238 	.word	0x20001238
 800f1f0:	200011f8 	.word	0x200011f8
 800f1f4:	20001240 	.word	0x20001240
 800f1f8:	20000d68 	.word	0x20000d68
 800f1fc:	20000d64 	.word	0x20000d64
 800f200:	2000124c 	.word	0x2000124c
 800f204:	20001248 	.word	0x20001248
 800f208:	e000ed04 	.word	0xe000ed04

0800f20c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800f20c:	b480      	push	{r7}
 800f20e:	b083      	sub	sp, #12
 800f210:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800f212:	4b05      	ldr	r3, [pc, #20]	; (800f228 <xTaskGetTickCount+0x1c>)
 800f214:	681b      	ldr	r3, [r3, #0]
 800f216:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800f218:	687b      	ldr	r3, [r7, #4]
}
 800f21a:	4618      	mov	r0, r3
 800f21c:	370c      	adds	r7, #12
 800f21e:	46bd      	mov	sp, r7
 800f220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f224:	4770      	bx	lr
 800f226:	bf00      	nop
 800f228:	2000123c 	.word	0x2000123c

0800f22c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800f22c:	b580      	push	{r7, lr}
 800f22e:	b086      	sub	sp, #24
 800f230:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800f232:	2300      	movs	r3, #0
 800f234:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f236:	4b4f      	ldr	r3, [pc, #316]	; (800f374 <xTaskIncrementTick+0x148>)
 800f238:	681b      	ldr	r3, [r3, #0]
 800f23a:	2b00      	cmp	r3, #0
 800f23c:	f040 808f 	bne.w	800f35e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800f240:	4b4d      	ldr	r3, [pc, #308]	; (800f378 <xTaskIncrementTick+0x14c>)
 800f242:	681b      	ldr	r3, [r3, #0]
 800f244:	3301      	adds	r3, #1
 800f246:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800f248:	4a4b      	ldr	r2, [pc, #300]	; (800f378 <xTaskIncrementTick+0x14c>)
 800f24a:	693b      	ldr	r3, [r7, #16]
 800f24c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800f24e:	693b      	ldr	r3, [r7, #16]
 800f250:	2b00      	cmp	r3, #0
 800f252:	d120      	bne.n	800f296 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800f254:	4b49      	ldr	r3, [pc, #292]	; (800f37c <xTaskIncrementTick+0x150>)
 800f256:	681b      	ldr	r3, [r3, #0]
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	2b00      	cmp	r3, #0
 800f25c:	d00a      	beq.n	800f274 <xTaskIncrementTick+0x48>
	__asm volatile
 800f25e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f262:	f383 8811 	msr	BASEPRI, r3
 800f266:	f3bf 8f6f 	isb	sy
 800f26a:	f3bf 8f4f 	dsb	sy
 800f26e:	603b      	str	r3, [r7, #0]
}
 800f270:	bf00      	nop
 800f272:	e7fe      	b.n	800f272 <xTaskIncrementTick+0x46>
 800f274:	4b41      	ldr	r3, [pc, #260]	; (800f37c <xTaskIncrementTick+0x150>)
 800f276:	681b      	ldr	r3, [r3, #0]
 800f278:	60fb      	str	r3, [r7, #12]
 800f27a:	4b41      	ldr	r3, [pc, #260]	; (800f380 <xTaskIncrementTick+0x154>)
 800f27c:	681b      	ldr	r3, [r3, #0]
 800f27e:	4a3f      	ldr	r2, [pc, #252]	; (800f37c <xTaskIncrementTick+0x150>)
 800f280:	6013      	str	r3, [r2, #0]
 800f282:	4a3f      	ldr	r2, [pc, #252]	; (800f380 <xTaskIncrementTick+0x154>)
 800f284:	68fb      	ldr	r3, [r7, #12]
 800f286:	6013      	str	r3, [r2, #0]
 800f288:	4b3e      	ldr	r3, [pc, #248]	; (800f384 <xTaskIncrementTick+0x158>)
 800f28a:	681b      	ldr	r3, [r3, #0]
 800f28c:	3301      	adds	r3, #1
 800f28e:	4a3d      	ldr	r2, [pc, #244]	; (800f384 <xTaskIncrementTick+0x158>)
 800f290:	6013      	str	r3, [r2, #0]
 800f292:	f000 fadb 	bl	800f84c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800f296:	4b3c      	ldr	r3, [pc, #240]	; (800f388 <xTaskIncrementTick+0x15c>)
 800f298:	681b      	ldr	r3, [r3, #0]
 800f29a:	693a      	ldr	r2, [r7, #16]
 800f29c:	429a      	cmp	r2, r3
 800f29e:	d349      	bcc.n	800f334 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f2a0:	4b36      	ldr	r3, [pc, #216]	; (800f37c <xTaskIncrementTick+0x150>)
 800f2a2:	681b      	ldr	r3, [r3, #0]
 800f2a4:	681b      	ldr	r3, [r3, #0]
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	d104      	bne.n	800f2b4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f2aa:	4b37      	ldr	r3, [pc, #220]	; (800f388 <xTaskIncrementTick+0x15c>)
 800f2ac:	f04f 32ff 	mov.w	r2, #4294967295
 800f2b0:	601a      	str	r2, [r3, #0]
					break;
 800f2b2:	e03f      	b.n	800f334 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f2b4:	4b31      	ldr	r3, [pc, #196]	; (800f37c <xTaskIncrementTick+0x150>)
 800f2b6:	681b      	ldr	r3, [r3, #0]
 800f2b8:	68db      	ldr	r3, [r3, #12]
 800f2ba:	68db      	ldr	r3, [r3, #12]
 800f2bc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800f2be:	68bb      	ldr	r3, [r7, #8]
 800f2c0:	685b      	ldr	r3, [r3, #4]
 800f2c2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800f2c4:	693a      	ldr	r2, [r7, #16]
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	429a      	cmp	r2, r3
 800f2ca:	d203      	bcs.n	800f2d4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800f2cc:	4a2e      	ldr	r2, [pc, #184]	; (800f388 <xTaskIncrementTick+0x15c>)
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800f2d2:	e02f      	b.n	800f334 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f2d4:	68bb      	ldr	r3, [r7, #8]
 800f2d6:	3304      	adds	r3, #4
 800f2d8:	4618      	mov	r0, r3
 800f2da:	f7fe ff07 	bl	800e0ec <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800f2de:	68bb      	ldr	r3, [r7, #8]
 800f2e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f2e2:	2b00      	cmp	r3, #0
 800f2e4:	d004      	beq.n	800f2f0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f2e6:	68bb      	ldr	r3, [r7, #8]
 800f2e8:	3318      	adds	r3, #24
 800f2ea:	4618      	mov	r0, r3
 800f2ec:	f7fe fefe 	bl	800e0ec <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800f2f0:	68bb      	ldr	r3, [r7, #8]
 800f2f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f2f4:	4b25      	ldr	r3, [pc, #148]	; (800f38c <xTaskIncrementTick+0x160>)
 800f2f6:	681b      	ldr	r3, [r3, #0]
 800f2f8:	429a      	cmp	r2, r3
 800f2fa:	d903      	bls.n	800f304 <xTaskIncrementTick+0xd8>
 800f2fc:	68bb      	ldr	r3, [r7, #8]
 800f2fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f300:	4a22      	ldr	r2, [pc, #136]	; (800f38c <xTaskIncrementTick+0x160>)
 800f302:	6013      	str	r3, [r2, #0]
 800f304:	68bb      	ldr	r3, [r7, #8]
 800f306:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f308:	4613      	mov	r3, r2
 800f30a:	009b      	lsls	r3, r3, #2
 800f30c:	4413      	add	r3, r2
 800f30e:	009b      	lsls	r3, r3, #2
 800f310:	4a1f      	ldr	r2, [pc, #124]	; (800f390 <xTaskIncrementTick+0x164>)
 800f312:	441a      	add	r2, r3
 800f314:	68bb      	ldr	r3, [r7, #8]
 800f316:	3304      	adds	r3, #4
 800f318:	4619      	mov	r1, r3
 800f31a:	4610      	mov	r0, r2
 800f31c:	f7fe fe89 	bl	800e032 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f320:	68bb      	ldr	r3, [r7, #8]
 800f322:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f324:	4b1b      	ldr	r3, [pc, #108]	; (800f394 <xTaskIncrementTick+0x168>)
 800f326:	681b      	ldr	r3, [r3, #0]
 800f328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f32a:	429a      	cmp	r2, r3
 800f32c:	d3b8      	bcc.n	800f2a0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800f32e:	2301      	movs	r3, #1
 800f330:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f332:	e7b5      	b.n	800f2a0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800f334:	4b17      	ldr	r3, [pc, #92]	; (800f394 <xTaskIncrementTick+0x168>)
 800f336:	681b      	ldr	r3, [r3, #0]
 800f338:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f33a:	4915      	ldr	r1, [pc, #84]	; (800f390 <xTaskIncrementTick+0x164>)
 800f33c:	4613      	mov	r3, r2
 800f33e:	009b      	lsls	r3, r3, #2
 800f340:	4413      	add	r3, r2
 800f342:	009b      	lsls	r3, r3, #2
 800f344:	440b      	add	r3, r1
 800f346:	681b      	ldr	r3, [r3, #0]
 800f348:	2b01      	cmp	r3, #1
 800f34a:	d901      	bls.n	800f350 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800f34c:	2301      	movs	r3, #1
 800f34e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800f350:	4b11      	ldr	r3, [pc, #68]	; (800f398 <xTaskIncrementTick+0x16c>)
 800f352:	681b      	ldr	r3, [r3, #0]
 800f354:	2b00      	cmp	r3, #0
 800f356:	d007      	beq.n	800f368 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800f358:	2301      	movs	r3, #1
 800f35a:	617b      	str	r3, [r7, #20]
 800f35c:	e004      	b.n	800f368 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800f35e:	4b0f      	ldr	r3, [pc, #60]	; (800f39c <xTaskIncrementTick+0x170>)
 800f360:	681b      	ldr	r3, [r3, #0]
 800f362:	3301      	adds	r3, #1
 800f364:	4a0d      	ldr	r2, [pc, #52]	; (800f39c <xTaskIncrementTick+0x170>)
 800f366:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800f368:	697b      	ldr	r3, [r7, #20]
}
 800f36a:	4618      	mov	r0, r3
 800f36c:	3718      	adds	r7, #24
 800f36e:	46bd      	mov	sp, r7
 800f370:	bd80      	pop	{r7, pc}
 800f372:	bf00      	nop
 800f374:	20001260 	.word	0x20001260
 800f378:	2000123c 	.word	0x2000123c
 800f37c:	200011f0 	.word	0x200011f0
 800f380:	200011f4 	.word	0x200011f4
 800f384:	20001250 	.word	0x20001250
 800f388:	20001258 	.word	0x20001258
 800f38c:	20001240 	.word	0x20001240
 800f390:	20000d68 	.word	0x20000d68
 800f394:	20000d64 	.word	0x20000d64
 800f398:	2000124c 	.word	0x2000124c
 800f39c:	20001248 	.word	0x20001248

0800f3a0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800f3a0:	b480      	push	{r7}
 800f3a2:	b085      	sub	sp, #20
 800f3a4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800f3a6:	4b2a      	ldr	r3, [pc, #168]	; (800f450 <vTaskSwitchContext+0xb0>)
 800f3a8:	681b      	ldr	r3, [r3, #0]
 800f3aa:	2b00      	cmp	r3, #0
 800f3ac:	d003      	beq.n	800f3b6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800f3ae:	4b29      	ldr	r3, [pc, #164]	; (800f454 <vTaskSwitchContext+0xb4>)
 800f3b0:	2201      	movs	r2, #1
 800f3b2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800f3b4:	e046      	b.n	800f444 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800f3b6:	4b27      	ldr	r3, [pc, #156]	; (800f454 <vTaskSwitchContext+0xb4>)
 800f3b8:	2200      	movs	r2, #0
 800f3ba:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f3bc:	4b26      	ldr	r3, [pc, #152]	; (800f458 <vTaskSwitchContext+0xb8>)
 800f3be:	681b      	ldr	r3, [r3, #0]
 800f3c0:	60fb      	str	r3, [r7, #12]
 800f3c2:	e010      	b.n	800f3e6 <vTaskSwitchContext+0x46>
 800f3c4:	68fb      	ldr	r3, [r7, #12]
 800f3c6:	2b00      	cmp	r3, #0
 800f3c8:	d10a      	bne.n	800f3e0 <vTaskSwitchContext+0x40>
	__asm volatile
 800f3ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f3ce:	f383 8811 	msr	BASEPRI, r3
 800f3d2:	f3bf 8f6f 	isb	sy
 800f3d6:	f3bf 8f4f 	dsb	sy
 800f3da:	607b      	str	r3, [r7, #4]
}
 800f3dc:	bf00      	nop
 800f3de:	e7fe      	b.n	800f3de <vTaskSwitchContext+0x3e>
 800f3e0:	68fb      	ldr	r3, [r7, #12]
 800f3e2:	3b01      	subs	r3, #1
 800f3e4:	60fb      	str	r3, [r7, #12]
 800f3e6:	491d      	ldr	r1, [pc, #116]	; (800f45c <vTaskSwitchContext+0xbc>)
 800f3e8:	68fa      	ldr	r2, [r7, #12]
 800f3ea:	4613      	mov	r3, r2
 800f3ec:	009b      	lsls	r3, r3, #2
 800f3ee:	4413      	add	r3, r2
 800f3f0:	009b      	lsls	r3, r3, #2
 800f3f2:	440b      	add	r3, r1
 800f3f4:	681b      	ldr	r3, [r3, #0]
 800f3f6:	2b00      	cmp	r3, #0
 800f3f8:	d0e4      	beq.n	800f3c4 <vTaskSwitchContext+0x24>
 800f3fa:	68fa      	ldr	r2, [r7, #12]
 800f3fc:	4613      	mov	r3, r2
 800f3fe:	009b      	lsls	r3, r3, #2
 800f400:	4413      	add	r3, r2
 800f402:	009b      	lsls	r3, r3, #2
 800f404:	4a15      	ldr	r2, [pc, #84]	; (800f45c <vTaskSwitchContext+0xbc>)
 800f406:	4413      	add	r3, r2
 800f408:	60bb      	str	r3, [r7, #8]
 800f40a:	68bb      	ldr	r3, [r7, #8]
 800f40c:	685b      	ldr	r3, [r3, #4]
 800f40e:	685a      	ldr	r2, [r3, #4]
 800f410:	68bb      	ldr	r3, [r7, #8]
 800f412:	605a      	str	r2, [r3, #4]
 800f414:	68bb      	ldr	r3, [r7, #8]
 800f416:	685a      	ldr	r2, [r3, #4]
 800f418:	68bb      	ldr	r3, [r7, #8]
 800f41a:	3308      	adds	r3, #8
 800f41c:	429a      	cmp	r2, r3
 800f41e:	d104      	bne.n	800f42a <vTaskSwitchContext+0x8a>
 800f420:	68bb      	ldr	r3, [r7, #8]
 800f422:	685b      	ldr	r3, [r3, #4]
 800f424:	685a      	ldr	r2, [r3, #4]
 800f426:	68bb      	ldr	r3, [r7, #8]
 800f428:	605a      	str	r2, [r3, #4]
 800f42a:	68bb      	ldr	r3, [r7, #8]
 800f42c:	685b      	ldr	r3, [r3, #4]
 800f42e:	68db      	ldr	r3, [r3, #12]
 800f430:	4a0b      	ldr	r2, [pc, #44]	; (800f460 <vTaskSwitchContext+0xc0>)
 800f432:	6013      	str	r3, [r2, #0]
 800f434:	4a08      	ldr	r2, [pc, #32]	; (800f458 <vTaskSwitchContext+0xb8>)
 800f436:	68fb      	ldr	r3, [r7, #12]
 800f438:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800f43a:	4b09      	ldr	r3, [pc, #36]	; (800f460 <vTaskSwitchContext+0xc0>)
 800f43c:	681b      	ldr	r3, [r3, #0]
 800f43e:	3354      	adds	r3, #84	; 0x54
 800f440:	4a08      	ldr	r2, [pc, #32]	; (800f464 <vTaskSwitchContext+0xc4>)
 800f442:	6013      	str	r3, [r2, #0]
}
 800f444:	bf00      	nop
 800f446:	3714      	adds	r7, #20
 800f448:	46bd      	mov	sp, r7
 800f44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f44e:	4770      	bx	lr
 800f450:	20001260 	.word	0x20001260
 800f454:	2000124c 	.word	0x2000124c
 800f458:	20001240 	.word	0x20001240
 800f45c:	20000d68 	.word	0x20000d68
 800f460:	20000d64 	.word	0x20000d64
 800f464:	2000004c 	.word	0x2000004c

0800f468 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800f468:	b580      	push	{r7, lr}
 800f46a:	b084      	sub	sp, #16
 800f46c:	af00      	add	r7, sp, #0
 800f46e:	6078      	str	r0, [r7, #4]
 800f470:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	2b00      	cmp	r3, #0
 800f476:	d10a      	bne.n	800f48e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800f478:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f47c:	f383 8811 	msr	BASEPRI, r3
 800f480:	f3bf 8f6f 	isb	sy
 800f484:	f3bf 8f4f 	dsb	sy
 800f488:	60fb      	str	r3, [r7, #12]
}
 800f48a:	bf00      	nop
 800f48c:	e7fe      	b.n	800f48c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f48e:	4b07      	ldr	r3, [pc, #28]	; (800f4ac <vTaskPlaceOnEventList+0x44>)
 800f490:	681b      	ldr	r3, [r3, #0]
 800f492:	3318      	adds	r3, #24
 800f494:	4619      	mov	r1, r3
 800f496:	6878      	ldr	r0, [r7, #4]
 800f498:	f7fe fdef 	bl	800e07a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800f49c:	2101      	movs	r1, #1
 800f49e:	6838      	ldr	r0, [r7, #0]
 800f4a0:	f000 fa90 	bl	800f9c4 <prvAddCurrentTaskToDelayedList>
}
 800f4a4:	bf00      	nop
 800f4a6:	3710      	adds	r7, #16
 800f4a8:	46bd      	mov	sp, r7
 800f4aa:	bd80      	pop	{r7, pc}
 800f4ac:	20000d64 	.word	0x20000d64

0800f4b0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800f4b0:	b580      	push	{r7, lr}
 800f4b2:	b086      	sub	sp, #24
 800f4b4:	af00      	add	r7, sp, #0
 800f4b6:	60f8      	str	r0, [r7, #12]
 800f4b8:	60b9      	str	r1, [r7, #8]
 800f4ba:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800f4bc:	68fb      	ldr	r3, [r7, #12]
 800f4be:	2b00      	cmp	r3, #0
 800f4c0:	d10a      	bne.n	800f4d8 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800f4c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4c6:	f383 8811 	msr	BASEPRI, r3
 800f4ca:	f3bf 8f6f 	isb	sy
 800f4ce:	f3bf 8f4f 	dsb	sy
 800f4d2:	617b      	str	r3, [r7, #20]
}
 800f4d4:	bf00      	nop
 800f4d6:	e7fe      	b.n	800f4d6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f4d8:	4b0a      	ldr	r3, [pc, #40]	; (800f504 <vTaskPlaceOnEventListRestricted+0x54>)
 800f4da:	681b      	ldr	r3, [r3, #0]
 800f4dc:	3318      	adds	r3, #24
 800f4de:	4619      	mov	r1, r3
 800f4e0:	68f8      	ldr	r0, [r7, #12]
 800f4e2:	f7fe fda6 	bl	800e032 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800f4e6:	687b      	ldr	r3, [r7, #4]
 800f4e8:	2b00      	cmp	r3, #0
 800f4ea:	d002      	beq.n	800f4f2 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800f4ec:	f04f 33ff 	mov.w	r3, #4294967295
 800f4f0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800f4f2:	6879      	ldr	r1, [r7, #4]
 800f4f4:	68b8      	ldr	r0, [r7, #8]
 800f4f6:	f000 fa65 	bl	800f9c4 <prvAddCurrentTaskToDelayedList>
	}
 800f4fa:	bf00      	nop
 800f4fc:	3718      	adds	r7, #24
 800f4fe:	46bd      	mov	sp, r7
 800f500:	bd80      	pop	{r7, pc}
 800f502:	bf00      	nop
 800f504:	20000d64 	.word	0x20000d64

0800f508 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800f508:	b580      	push	{r7, lr}
 800f50a:	b086      	sub	sp, #24
 800f50c:	af00      	add	r7, sp, #0
 800f50e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	68db      	ldr	r3, [r3, #12]
 800f514:	68db      	ldr	r3, [r3, #12]
 800f516:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800f518:	693b      	ldr	r3, [r7, #16]
 800f51a:	2b00      	cmp	r3, #0
 800f51c:	d10a      	bne.n	800f534 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800f51e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f522:	f383 8811 	msr	BASEPRI, r3
 800f526:	f3bf 8f6f 	isb	sy
 800f52a:	f3bf 8f4f 	dsb	sy
 800f52e:	60fb      	str	r3, [r7, #12]
}
 800f530:	bf00      	nop
 800f532:	e7fe      	b.n	800f532 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800f534:	693b      	ldr	r3, [r7, #16]
 800f536:	3318      	adds	r3, #24
 800f538:	4618      	mov	r0, r3
 800f53a:	f7fe fdd7 	bl	800e0ec <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f53e:	4b1e      	ldr	r3, [pc, #120]	; (800f5b8 <xTaskRemoveFromEventList+0xb0>)
 800f540:	681b      	ldr	r3, [r3, #0]
 800f542:	2b00      	cmp	r3, #0
 800f544:	d11d      	bne.n	800f582 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800f546:	693b      	ldr	r3, [r7, #16]
 800f548:	3304      	adds	r3, #4
 800f54a:	4618      	mov	r0, r3
 800f54c:	f7fe fdce 	bl	800e0ec <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800f550:	693b      	ldr	r3, [r7, #16]
 800f552:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f554:	4b19      	ldr	r3, [pc, #100]	; (800f5bc <xTaskRemoveFromEventList+0xb4>)
 800f556:	681b      	ldr	r3, [r3, #0]
 800f558:	429a      	cmp	r2, r3
 800f55a:	d903      	bls.n	800f564 <xTaskRemoveFromEventList+0x5c>
 800f55c:	693b      	ldr	r3, [r7, #16]
 800f55e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f560:	4a16      	ldr	r2, [pc, #88]	; (800f5bc <xTaskRemoveFromEventList+0xb4>)
 800f562:	6013      	str	r3, [r2, #0]
 800f564:	693b      	ldr	r3, [r7, #16]
 800f566:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f568:	4613      	mov	r3, r2
 800f56a:	009b      	lsls	r3, r3, #2
 800f56c:	4413      	add	r3, r2
 800f56e:	009b      	lsls	r3, r3, #2
 800f570:	4a13      	ldr	r2, [pc, #76]	; (800f5c0 <xTaskRemoveFromEventList+0xb8>)
 800f572:	441a      	add	r2, r3
 800f574:	693b      	ldr	r3, [r7, #16]
 800f576:	3304      	adds	r3, #4
 800f578:	4619      	mov	r1, r3
 800f57a:	4610      	mov	r0, r2
 800f57c:	f7fe fd59 	bl	800e032 <vListInsertEnd>
 800f580:	e005      	b.n	800f58e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800f582:	693b      	ldr	r3, [r7, #16]
 800f584:	3318      	adds	r3, #24
 800f586:	4619      	mov	r1, r3
 800f588:	480e      	ldr	r0, [pc, #56]	; (800f5c4 <xTaskRemoveFromEventList+0xbc>)
 800f58a:	f7fe fd52 	bl	800e032 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800f58e:	693b      	ldr	r3, [r7, #16]
 800f590:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f592:	4b0d      	ldr	r3, [pc, #52]	; (800f5c8 <xTaskRemoveFromEventList+0xc0>)
 800f594:	681b      	ldr	r3, [r3, #0]
 800f596:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f598:	429a      	cmp	r2, r3
 800f59a:	d905      	bls.n	800f5a8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800f59c:	2301      	movs	r3, #1
 800f59e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800f5a0:	4b0a      	ldr	r3, [pc, #40]	; (800f5cc <xTaskRemoveFromEventList+0xc4>)
 800f5a2:	2201      	movs	r2, #1
 800f5a4:	601a      	str	r2, [r3, #0]
 800f5a6:	e001      	b.n	800f5ac <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800f5a8:	2300      	movs	r3, #0
 800f5aa:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800f5ac:	697b      	ldr	r3, [r7, #20]
}
 800f5ae:	4618      	mov	r0, r3
 800f5b0:	3718      	adds	r7, #24
 800f5b2:	46bd      	mov	sp, r7
 800f5b4:	bd80      	pop	{r7, pc}
 800f5b6:	bf00      	nop
 800f5b8:	20001260 	.word	0x20001260
 800f5bc:	20001240 	.word	0x20001240
 800f5c0:	20000d68 	.word	0x20000d68
 800f5c4:	200011f8 	.word	0x200011f8
 800f5c8:	20000d64 	.word	0x20000d64
 800f5cc:	2000124c 	.word	0x2000124c

0800f5d0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800f5d0:	b480      	push	{r7}
 800f5d2:	b083      	sub	sp, #12
 800f5d4:	af00      	add	r7, sp, #0
 800f5d6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800f5d8:	4b06      	ldr	r3, [pc, #24]	; (800f5f4 <vTaskInternalSetTimeOutState+0x24>)
 800f5da:	681a      	ldr	r2, [r3, #0]
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800f5e0:	4b05      	ldr	r3, [pc, #20]	; (800f5f8 <vTaskInternalSetTimeOutState+0x28>)
 800f5e2:	681a      	ldr	r2, [r3, #0]
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	605a      	str	r2, [r3, #4]
}
 800f5e8:	bf00      	nop
 800f5ea:	370c      	adds	r7, #12
 800f5ec:	46bd      	mov	sp, r7
 800f5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5f2:	4770      	bx	lr
 800f5f4:	20001250 	.word	0x20001250
 800f5f8:	2000123c 	.word	0x2000123c

0800f5fc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800f5fc:	b580      	push	{r7, lr}
 800f5fe:	b088      	sub	sp, #32
 800f600:	af00      	add	r7, sp, #0
 800f602:	6078      	str	r0, [r7, #4]
 800f604:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800f606:	687b      	ldr	r3, [r7, #4]
 800f608:	2b00      	cmp	r3, #0
 800f60a:	d10a      	bne.n	800f622 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800f60c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f610:	f383 8811 	msr	BASEPRI, r3
 800f614:	f3bf 8f6f 	isb	sy
 800f618:	f3bf 8f4f 	dsb	sy
 800f61c:	613b      	str	r3, [r7, #16]
}
 800f61e:	bf00      	nop
 800f620:	e7fe      	b.n	800f620 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800f622:	683b      	ldr	r3, [r7, #0]
 800f624:	2b00      	cmp	r3, #0
 800f626:	d10a      	bne.n	800f63e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800f628:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f62c:	f383 8811 	msr	BASEPRI, r3
 800f630:	f3bf 8f6f 	isb	sy
 800f634:	f3bf 8f4f 	dsb	sy
 800f638:	60fb      	str	r3, [r7, #12]
}
 800f63a:	bf00      	nop
 800f63c:	e7fe      	b.n	800f63c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800f63e:	f000 fe91 	bl	8010364 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800f642:	4b1d      	ldr	r3, [pc, #116]	; (800f6b8 <xTaskCheckForTimeOut+0xbc>)
 800f644:	681b      	ldr	r3, [r3, #0]
 800f646:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800f648:	687b      	ldr	r3, [r7, #4]
 800f64a:	685b      	ldr	r3, [r3, #4]
 800f64c:	69ba      	ldr	r2, [r7, #24]
 800f64e:	1ad3      	subs	r3, r2, r3
 800f650:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800f652:	683b      	ldr	r3, [r7, #0]
 800f654:	681b      	ldr	r3, [r3, #0]
 800f656:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f65a:	d102      	bne.n	800f662 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800f65c:	2300      	movs	r3, #0
 800f65e:	61fb      	str	r3, [r7, #28]
 800f660:	e023      	b.n	800f6aa <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800f662:	687b      	ldr	r3, [r7, #4]
 800f664:	681a      	ldr	r2, [r3, #0]
 800f666:	4b15      	ldr	r3, [pc, #84]	; (800f6bc <xTaskCheckForTimeOut+0xc0>)
 800f668:	681b      	ldr	r3, [r3, #0]
 800f66a:	429a      	cmp	r2, r3
 800f66c:	d007      	beq.n	800f67e <xTaskCheckForTimeOut+0x82>
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	685b      	ldr	r3, [r3, #4]
 800f672:	69ba      	ldr	r2, [r7, #24]
 800f674:	429a      	cmp	r2, r3
 800f676:	d302      	bcc.n	800f67e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800f678:	2301      	movs	r3, #1
 800f67a:	61fb      	str	r3, [r7, #28]
 800f67c:	e015      	b.n	800f6aa <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800f67e:	683b      	ldr	r3, [r7, #0]
 800f680:	681b      	ldr	r3, [r3, #0]
 800f682:	697a      	ldr	r2, [r7, #20]
 800f684:	429a      	cmp	r2, r3
 800f686:	d20b      	bcs.n	800f6a0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800f688:	683b      	ldr	r3, [r7, #0]
 800f68a:	681a      	ldr	r2, [r3, #0]
 800f68c:	697b      	ldr	r3, [r7, #20]
 800f68e:	1ad2      	subs	r2, r2, r3
 800f690:	683b      	ldr	r3, [r7, #0]
 800f692:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800f694:	6878      	ldr	r0, [r7, #4]
 800f696:	f7ff ff9b 	bl	800f5d0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800f69a:	2300      	movs	r3, #0
 800f69c:	61fb      	str	r3, [r7, #28]
 800f69e:	e004      	b.n	800f6aa <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800f6a0:	683b      	ldr	r3, [r7, #0]
 800f6a2:	2200      	movs	r2, #0
 800f6a4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800f6a6:	2301      	movs	r3, #1
 800f6a8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800f6aa:	f000 fe8b 	bl	80103c4 <vPortExitCritical>

	return xReturn;
 800f6ae:	69fb      	ldr	r3, [r7, #28]
}
 800f6b0:	4618      	mov	r0, r3
 800f6b2:	3720      	adds	r7, #32
 800f6b4:	46bd      	mov	sp, r7
 800f6b6:	bd80      	pop	{r7, pc}
 800f6b8:	2000123c 	.word	0x2000123c
 800f6bc:	20001250 	.word	0x20001250

0800f6c0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800f6c0:	b480      	push	{r7}
 800f6c2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800f6c4:	4b03      	ldr	r3, [pc, #12]	; (800f6d4 <vTaskMissedYield+0x14>)
 800f6c6:	2201      	movs	r2, #1
 800f6c8:	601a      	str	r2, [r3, #0]
}
 800f6ca:	bf00      	nop
 800f6cc:	46bd      	mov	sp, r7
 800f6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6d2:	4770      	bx	lr
 800f6d4:	2000124c 	.word	0x2000124c

0800f6d8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800f6d8:	b580      	push	{r7, lr}
 800f6da:	b082      	sub	sp, #8
 800f6dc:	af00      	add	r7, sp, #0
 800f6de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800f6e0:	f000 f852 	bl	800f788 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800f6e4:	4b06      	ldr	r3, [pc, #24]	; (800f700 <prvIdleTask+0x28>)
 800f6e6:	681b      	ldr	r3, [r3, #0]
 800f6e8:	2b01      	cmp	r3, #1
 800f6ea:	d9f9      	bls.n	800f6e0 <prvIdleTask+0x8>
			{
				taskYIELD();
 800f6ec:	4b05      	ldr	r3, [pc, #20]	; (800f704 <prvIdleTask+0x2c>)
 800f6ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f6f2:	601a      	str	r2, [r3, #0]
 800f6f4:	f3bf 8f4f 	dsb	sy
 800f6f8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800f6fc:	e7f0      	b.n	800f6e0 <prvIdleTask+0x8>
 800f6fe:	bf00      	nop
 800f700:	20000d68 	.word	0x20000d68
 800f704:	e000ed04 	.word	0xe000ed04

0800f708 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800f708:	b580      	push	{r7, lr}
 800f70a:	b082      	sub	sp, #8
 800f70c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f70e:	2300      	movs	r3, #0
 800f710:	607b      	str	r3, [r7, #4]
 800f712:	e00c      	b.n	800f72e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800f714:	687a      	ldr	r2, [r7, #4]
 800f716:	4613      	mov	r3, r2
 800f718:	009b      	lsls	r3, r3, #2
 800f71a:	4413      	add	r3, r2
 800f71c:	009b      	lsls	r3, r3, #2
 800f71e:	4a12      	ldr	r2, [pc, #72]	; (800f768 <prvInitialiseTaskLists+0x60>)
 800f720:	4413      	add	r3, r2
 800f722:	4618      	mov	r0, r3
 800f724:	f7fe fc58 	bl	800dfd8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f728:	687b      	ldr	r3, [r7, #4]
 800f72a:	3301      	adds	r3, #1
 800f72c:	607b      	str	r3, [r7, #4]
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	2b37      	cmp	r3, #55	; 0x37
 800f732:	d9ef      	bls.n	800f714 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800f734:	480d      	ldr	r0, [pc, #52]	; (800f76c <prvInitialiseTaskLists+0x64>)
 800f736:	f7fe fc4f 	bl	800dfd8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800f73a:	480d      	ldr	r0, [pc, #52]	; (800f770 <prvInitialiseTaskLists+0x68>)
 800f73c:	f7fe fc4c 	bl	800dfd8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800f740:	480c      	ldr	r0, [pc, #48]	; (800f774 <prvInitialiseTaskLists+0x6c>)
 800f742:	f7fe fc49 	bl	800dfd8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800f746:	480c      	ldr	r0, [pc, #48]	; (800f778 <prvInitialiseTaskLists+0x70>)
 800f748:	f7fe fc46 	bl	800dfd8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800f74c:	480b      	ldr	r0, [pc, #44]	; (800f77c <prvInitialiseTaskLists+0x74>)
 800f74e:	f7fe fc43 	bl	800dfd8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800f752:	4b0b      	ldr	r3, [pc, #44]	; (800f780 <prvInitialiseTaskLists+0x78>)
 800f754:	4a05      	ldr	r2, [pc, #20]	; (800f76c <prvInitialiseTaskLists+0x64>)
 800f756:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800f758:	4b0a      	ldr	r3, [pc, #40]	; (800f784 <prvInitialiseTaskLists+0x7c>)
 800f75a:	4a05      	ldr	r2, [pc, #20]	; (800f770 <prvInitialiseTaskLists+0x68>)
 800f75c:	601a      	str	r2, [r3, #0]
}
 800f75e:	bf00      	nop
 800f760:	3708      	adds	r7, #8
 800f762:	46bd      	mov	sp, r7
 800f764:	bd80      	pop	{r7, pc}
 800f766:	bf00      	nop
 800f768:	20000d68 	.word	0x20000d68
 800f76c:	200011c8 	.word	0x200011c8
 800f770:	200011dc 	.word	0x200011dc
 800f774:	200011f8 	.word	0x200011f8
 800f778:	2000120c 	.word	0x2000120c
 800f77c:	20001224 	.word	0x20001224
 800f780:	200011f0 	.word	0x200011f0
 800f784:	200011f4 	.word	0x200011f4

0800f788 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800f788:	b580      	push	{r7, lr}
 800f78a:	b082      	sub	sp, #8
 800f78c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f78e:	e019      	b.n	800f7c4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800f790:	f000 fde8 	bl	8010364 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f794:	4b10      	ldr	r3, [pc, #64]	; (800f7d8 <prvCheckTasksWaitingTermination+0x50>)
 800f796:	68db      	ldr	r3, [r3, #12]
 800f798:	68db      	ldr	r3, [r3, #12]
 800f79a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	3304      	adds	r3, #4
 800f7a0:	4618      	mov	r0, r3
 800f7a2:	f7fe fca3 	bl	800e0ec <uxListRemove>
				--uxCurrentNumberOfTasks;
 800f7a6:	4b0d      	ldr	r3, [pc, #52]	; (800f7dc <prvCheckTasksWaitingTermination+0x54>)
 800f7a8:	681b      	ldr	r3, [r3, #0]
 800f7aa:	3b01      	subs	r3, #1
 800f7ac:	4a0b      	ldr	r2, [pc, #44]	; (800f7dc <prvCheckTasksWaitingTermination+0x54>)
 800f7ae:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800f7b0:	4b0b      	ldr	r3, [pc, #44]	; (800f7e0 <prvCheckTasksWaitingTermination+0x58>)
 800f7b2:	681b      	ldr	r3, [r3, #0]
 800f7b4:	3b01      	subs	r3, #1
 800f7b6:	4a0a      	ldr	r2, [pc, #40]	; (800f7e0 <prvCheckTasksWaitingTermination+0x58>)
 800f7b8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800f7ba:	f000 fe03 	bl	80103c4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800f7be:	6878      	ldr	r0, [r7, #4]
 800f7c0:	f000 f810 	bl	800f7e4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f7c4:	4b06      	ldr	r3, [pc, #24]	; (800f7e0 <prvCheckTasksWaitingTermination+0x58>)
 800f7c6:	681b      	ldr	r3, [r3, #0]
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	d1e1      	bne.n	800f790 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800f7cc:	bf00      	nop
 800f7ce:	bf00      	nop
 800f7d0:	3708      	adds	r7, #8
 800f7d2:	46bd      	mov	sp, r7
 800f7d4:	bd80      	pop	{r7, pc}
 800f7d6:	bf00      	nop
 800f7d8:	2000120c 	.word	0x2000120c
 800f7dc:	20001238 	.word	0x20001238
 800f7e0:	20001220 	.word	0x20001220

0800f7e4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800f7e4:	b580      	push	{r7, lr}
 800f7e6:	b084      	sub	sp, #16
 800f7e8:	af00      	add	r7, sp, #0
 800f7ea:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800f7ec:	687b      	ldr	r3, [r7, #4]
 800f7ee:	3354      	adds	r3, #84	; 0x54
 800f7f0:	4618      	mov	r0, r3
 800f7f2:	f002 fdb9 	bl	8012368 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800f7fc:	2b00      	cmp	r3, #0
 800f7fe:	d108      	bne.n	800f812 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f804:	4618      	mov	r0, r3
 800f806:	f000 ff9b 	bl	8010740 <vPortFree>
				vPortFree( pxTCB );
 800f80a:	6878      	ldr	r0, [r7, #4]
 800f80c:	f000 ff98 	bl	8010740 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800f810:	e018      	b.n	800f844 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800f812:	687b      	ldr	r3, [r7, #4]
 800f814:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800f818:	2b01      	cmp	r3, #1
 800f81a:	d103      	bne.n	800f824 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800f81c:	6878      	ldr	r0, [r7, #4]
 800f81e:	f000 ff8f 	bl	8010740 <vPortFree>
	}
 800f822:	e00f      	b.n	800f844 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800f82a:	2b02      	cmp	r3, #2
 800f82c:	d00a      	beq.n	800f844 <prvDeleteTCB+0x60>
	__asm volatile
 800f82e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f832:	f383 8811 	msr	BASEPRI, r3
 800f836:	f3bf 8f6f 	isb	sy
 800f83a:	f3bf 8f4f 	dsb	sy
 800f83e:	60fb      	str	r3, [r7, #12]
}
 800f840:	bf00      	nop
 800f842:	e7fe      	b.n	800f842 <prvDeleteTCB+0x5e>
	}
 800f844:	bf00      	nop
 800f846:	3710      	adds	r7, #16
 800f848:	46bd      	mov	sp, r7
 800f84a:	bd80      	pop	{r7, pc}

0800f84c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800f84c:	b480      	push	{r7}
 800f84e:	b083      	sub	sp, #12
 800f850:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f852:	4b0c      	ldr	r3, [pc, #48]	; (800f884 <prvResetNextTaskUnblockTime+0x38>)
 800f854:	681b      	ldr	r3, [r3, #0]
 800f856:	681b      	ldr	r3, [r3, #0]
 800f858:	2b00      	cmp	r3, #0
 800f85a:	d104      	bne.n	800f866 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800f85c:	4b0a      	ldr	r3, [pc, #40]	; (800f888 <prvResetNextTaskUnblockTime+0x3c>)
 800f85e:	f04f 32ff 	mov.w	r2, #4294967295
 800f862:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800f864:	e008      	b.n	800f878 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f866:	4b07      	ldr	r3, [pc, #28]	; (800f884 <prvResetNextTaskUnblockTime+0x38>)
 800f868:	681b      	ldr	r3, [r3, #0]
 800f86a:	68db      	ldr	r3, [r3, #12]
 800f86c:	68db      	ldr	r3, [r3, #12]
 800f86e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800f870:	687b      	ldr	r3, [r7, #4]
 800f872:	685b      	ldr	r3, [r3, #4]
 800f874:	4a04      	ldr	r2, [pc, #16]	; (800f888 <prvResetNextTaskUnblockTime+0x3c>)
 800f876:	6013      	str	r3, [r2, #0]
}
 800f878:	bf00      	nop
 800f87a:	370c      	adds	r7, #12
 800f87c:	46bd      	mov	sp, r7
 800f87e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f882:	4770      	bx	lr
 800f884:	200011f0 	.word	0x200011f0
 800f888:	20001258 	.word	0x20001258

0800f88c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800f88c:	b480      	push	{r7}
 800f88e:	b083      	sub	sp, #12
 800f890:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800f892:	4b05      	ldr	r3, [pc, #20]	; (800f8a8 <xTaskGetCurrentTaskHandle+0x1c>)
 800f894:	681b      	ldr	r3, [r3, #0]
 800f896:	607b      	str	r3, [r7, #4]

		return xReturn;
 800f898:	687b      	ldr	r3, [r7, #4]
	}
 800f89a:	4618      	mov	r0, r3
 800f89c:	370c      	adds	r7, #12
 800f89e:	46bd      	mov	sp, r7
 800f8a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8a4:	4770      	bx	lr
 800f8a6:	bf00      	nop
 800f8a8:	20000d64 	.word	0x20000d64

0800f8ac <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800f8ac:	b480      	push	{r7}
 800f8ae:	b083      	sub	sp, #12
 800f8b0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800f8b2:	4b0b      	ldr	r3, [pc, #44]	; (800f8e0 <xTaskGetSchedulerState+0x34>)
 800f8b4:	681b      	ldr	r3, [r3, #0]
 800f8b6:	2b00      	cmp	r3, #0
 800f8b8:	d102      	bne.n	800f8c0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800f8ba:	2301      	movs	r3, #1
 800f8bc:	607b      	str	r3, [r7, #4]
 800f8be:	e008      	b.n	800f8d2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f8c0:	4b08      	ldr	r3, [pc, #32]	; (800f8e4 <xTaskGetSchedulerState+0x38>)
 800f8c2:	681b      	ldr	r3, [r3, #0]
 800f8c4:	2b00      	cmp	r3, #0
 800f8c6:	d102      	bne.n	800f8ce <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800f8c8:	2302      	movs	r3, #2
 800f8ca:	607b      	str	r3, [r7, #4]
 800f8cc:	e001      	b.n	800f8d2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800f8ce:	2300      	movs	r3, #0
 800f8d0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800f8d2:	687b      	ldr	r3, [r7, #4]
	}
 800f8d4:	4618      	mov	r0, r3
 800f8d6:	370c      	adds	r7, #12
 800f8d8:	46bd      	mov	sp, r7
 800f8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8de:	4770      	bx	lr
 800f8e0:	20001244 	.word	0x20001244
 800f8e4:	20001260 	.word	0x20001260

0800f8e8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800f8e8:	b580      	push	{r7, lr}
 800f8ea:	b086      	sub	sp, #24
 800f8ec:	af00      	add	r7, sp, #0
 800f8ee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800f8f4:	2300      	movs	r3, #0
 800f8f6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	2b00      	cmp	r3, #0
 800f8fc:	d056      	beq.n	800f9ac <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800f8fe:	4b2e      	ldr	r3, [pc, #184]	; (800f9b8 <xTaskPriorityDisinherit+0xd0>)
 800f900:	681b      	ldr	r3, [r3, #0]
 800f902:	693a      	ldr	r2, [r7, #16]
 800f904:	429a      	cmp	r2, r3
 800f906:	d00a      	beq.n	800f91e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800f908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f90c:	f383 8811 	msr	BASEPRI, r3
 800f910:	f3bf 8f6f 	isb	sy
 800f914:	f3bf 8f4f 	dsb	sy
 800f918:	60fb      	str	r3, [r7, #12]
}
 800f91a:	bf00      	nop
 800f91c:	e7fe      	b.n	800f91c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800f91e:	693b      	ldr	r3, [r7, #16]
 800f920:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f922:	2b00      	cmp	r3, #0
 800f924:	d10a      	bne.n	800f93c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800f926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f92a:	f383 8811 	msr	BASEPRI, r3
 800f92e:	f3bf 8f6f 	isb	sy
 800f932:	f3bf 8f4f 	dsb	sy
 800f936:	60bb      	str	r3, [r7, #8]
}
 800f938:	bf00      	nop
 800f93a:	e7fe      	b.n	800f93a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800f93c:	693b      	ldr	r3, [r7, #16]
 800f93e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f940:	1e5a      	subs	r2, r3, #1
 800f942:	693b      	ldr	r3, [r7, #16]
 800f944:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800f946:	693b      	ldr	r3, [r7, #16]
 800f948:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f94a:	693b      	ldr	r3, [r7, #16]
 800f94c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f94e:	429a      	cmp	r2, r3
 800f950:	d02c      	beq.n	800f9ac <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800f952:	693b      	ldr	r3, [r7, #16]
 800f954:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f956:	2b00      	cmp	r3, #0
 800f958:	d128      	bne.n	800f9ac <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f95a:	693b      	ldr	r3, [r7, #16]
 800f95c:	3304      	adds	r3, #4
 800f95e:	4618      	mov	r0, r3
 800f960:	f7fe fbc4 	bl	800e0ec <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800f964:	693b      	ldr	r3, [r7, #16]
 800f966:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f968:	693b      	ldr	r3, [r7, #16]
 800f96a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f96c:	693b      	ldr	r3, [r7, #16]
 800f96e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f970:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800f974:	693b      	ldr	r3, [r7, #16]
 800f976:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800f978:	693b      	ldr	r3, [r7, #16]
 800f97a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f97c:	4b0f      	ldr	r3, [pc, #60]	; (800f9bc <xTaskPriorityDisinherit+0xd4>)
 800f97e:	681b      	ldr	r3, [r3, #0]
 800f980:	429a      	cmp	r2, r3
 800f982:	d903      	bls.n	800f98c <xTaskPriorityDisinherit+0xa4>
 800f984:	693b      	ldr	r3, [r7, #16]
 800f986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f988:	4a0c      	ldr	r2, [pc, #48]	; (800f9bc <xTaskPriorityDisinherit+0xd4>)
 800f98a:	6013      	str	r3, [r2, #0]
 800f98c:	693b      	ldr	r3, [r7, #16]
 800f98e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f990:	4613      	mov	r3, r2
 800f992:	009b      	lsls	r3, r3, #2
 800f994:	4413      	add	r3, r2
 800f996:	009b      	lsls	r3, r3, #2
 800f998:	4a09      	ldr	r2, [pc, #36]	; (800f9c0 <xTaskPriorityDisinherit+0xd8>)
 800f99a:	441a      	add	r2, r3
 800f99c:	693b      	ldr	r3, [r7, #16]
 800f99e:	3304      	adds	r3, #4
 800f9a0:	4619      	mov	r1, r3
 800f9a2:	4610      	mov	r0, r2
 800f9a4:	f7fe fb45 	bl	800e032 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800f9a8:	2301      	movs	r3, #1
 800f9aa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f9ac:	697b      	ldr	r3, [r7, #20]
	}
 800f9ae:	4618      	mov	r0, r3
 800f9b0:	3718      	adds	r7, #24
 800f9b2:	46bd      	mov	sp, r7
 800f9b4:	bd80      	pop	{r7, pc}
 800f9b6:	bf00      	nop
 800f9b8:	20000d64 	.word	0x20000d64
 800f9bc:	20001240 	.word	0x20001240
 800f9c0:	20000d68 	.word	0x20000d68

0800f9c4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800f9c4:	b580      	push	{r7, lr}
 800f9c6:	b084      	sub	sp, #16
 800f9c8:	af00      	add	r7, sp, #0
 800f9ca:	6078      	str	r0, [r7, #4]
 800f9cc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800f9ce:	4b21      	ldr	r3, [pc, #132]	; (800fa54 <prvAddCurrentTaskToDelayedList+0x90>)
 800f9d0:	681b      	ldr	r3, [r3, #0]
 800f9d2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f9d4:	4b20      	ldr	r3, [pc, #128]	; (800fa58 <prvAddCurrentTaskToDelayedList+0x94>)
 800f9d6:	681b      	ldr	r3, [r3, #0]
 800f9d8:	3304      	adds	r3, #4
 800f9da:	4618      	mov	r0, r3
 800f9dc:	f7fe fb86 	bl	800e0ec <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f9e6:	d10a      	bne.n	800f9fe <prvAddCurrentTaskToDelayedList+0x3a>
 800f9e8:	683b      	ldr	r3, [r7, #0]
 800f9ea:	2b00      	cmp	r3, #0
 800f9ec:	d007      	beq.n	800f9fe <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f9ee:	4b1a      	ldr	r3, [pc, #104]	; (800fa58 <prvAddCurrentTaskToDelayedList+0x94>)
 800f9f0:	681b      	ldr	r3, [r3, #0]
 800f9f2:	3304      	adds	r3, #4
 800f9f4:	4619      	mov	r1, r3
 800f9f6:	4819      	ldr	r0, [pc, #100]	; (800fa5c <prvAddCurrentTaskToDelayedList+0x98>)
 800f9f8:	f7fe fb1b 	bl	800e032 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800f9fc:	e026      	b.n	800fa4c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800f9fe:	68fa      	ldr	r2, [r7, #12]
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	4413      	add	r3, r2
 800fa04:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800fa06:	4b14      	ldr	r3, [pc, #80]	; (800fa58 <prvAddCurrentTaskToDelayedList+0x94>)
 800fa08:	681b      	ldr	r3, [r3, #0]
 800fa0a:	68ba      	ldr	r2, [r7, #8]
 800fa0c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800fa0e:	68ba      	ldr	r2, [r7, #8]
 800fa10:	68fb      	ldr	r3, [r7, #12]
 800fa12:	429a      	cmp	r2, r3
 800fa14:	d209      	bcs.n	800fa2a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800fa16:	4b12      	ldr	r3, [pc, #72]	; (800fa60 <prvAddCurrentTaskToDelayedList+0x9c>)
 800fa18:	681a      	ldr	r2, [r3, #0]
 800fa1a:	4b0f      	ldr	r3, [pc, #60]	; (800fa58 <prvAddCurrentTaskToDelayedList+0x94>)
 800fa1c:	681b      	ldr	r3, [r3, #0]
 800fa1e:	3304      	adds	r3, #4
 800fa20:	4619      	mov	r1, r3
 800fa22:	4610      	mov	r0, r2
 800fa24:	f7fe fb29 	bl	800e07a <vListInsert>
}
 800fa28:	e010      	b.n	800fa4c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800fa2a:	4b0e      	ldr	r3, [pc, #56]	; (800fa64 <prvAddCurrentTaskToDelayedList+0xa0>)
 800fa2c:	681a      	ldr	r2, [r3, #0]
 800fa2e:	4b0a      	ldr	r3, [pc, #40]	; (800fa58 <prvAddCurrentTaskToDelayedList+0x94>)
 800fa30:	681b      	ldr	r3, [r3, #0]
 800fa32:	3304      	adds	r3, #4
 800fa34:	4619      	mov	r1, r3
 800fa36:	4610      	mov	r0, r2
 800fa38:	f7fe fb1f 	bl	800e07a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800fa3c:	4b0a      	ldr	r3, [pc, #40]	; (800fa68 <prvAddCurrentTaskToDelayedList+0xa4>)
 800fa3e:	681b      	ldr	r3, [r3, #0]
 800fa40:	68ba      	ldr	r2, [r7, #8]
 800fa42:	429a      	cmp	r2, r3
 800fa44:	d202      	bcs.n	800fa4c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800fa46:	4a08      	ldr	r2, [pc, #32]	; (800fa68 <prvAddCurrentTaskToDelayedList+0xa4>)
 800fa48:	68bb      	ldr	r3, [r7, #8]
 800fa4a:	6013      	str	r3, [r2, #0]
}
 800fa4c:	bf00      	nop
 800fa4e:	3710      	adds	r7, #16
 800fa50:	46bd      	mov	sp, r7
 800fa52:	bd80      	pop	{r7, pc}
 800fa54:	2000123c 	.word	0x2000123c
 800fa58:	20000d64 	.word	0x20000d64
 800fa5c:	20001224 	.word	0x20001224
 800fa60:	200011f4 	.word	0x200011f4
 800fa64:	200011f0 	.word	0x200011f0
 800fa68:	20001258 	.word	0x20001258

0800fa6c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800fa6c:	b580      	push	{r7, lr}
 800fa6e:	b08a      	sub	sp, #40	; 0x28
 800fa70:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800fa72:	2300      	movs	r3, #0
 800fa74:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800fa76:	f000 fb07 	bl	8010088 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800fa7a:	4b1c      	ldr	r3, [pc, #112]	; (800faec <xTimerCreateTimerTask+0x80>)
 800fa7c:	681b      	ldr	r3, [r3, #0]
 800fa7e:	2b00      	cmp	r3, #0
 800fa80:	d021      	beq.n	800fac6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800fa82:	2300      	movs	r3, #0
 800fa84:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800fa86:	2300      	movs	r3, #0
 800fa88:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800fa8a:	1d3a      	adds	r2, r7, #4
 800fa8c:	f107 0108 	add.w	r1, r7, #8
 800fa90:	f107 030c 	add.w	r3, r7, #12
 800fa94:	4618      	mov	r0, r3
 800fa96:	f7fe fa85 	bl	800dfa4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800fa9a:	6879      	ldr	r1, [r7, #4]
 800fa9c:	68bb      	ldr	r3, [r7, #8]
 800fa9e:	68fa      	ldr	r2, [r7, #12]
 800faa0:	9202      	str	r2, [sp, #8]
 800faa2:	9301      	str	r3, [sp, #4]
 800faa4:	2302      	movs	r3, #2
 800faa6:	9300      	str	r3, [sp, #0]
 800faa8:	2300      	movs	r3, #0
 800faaa:	460a      	mov	r2, r1
 800faac:	4910      	ldr	r1, [pc, #64]	; (800faf0 <xTimerCreateTimerTask+0x84>)
 800faae:	4811      	ldr	r0, [pc, #68]	; (800faf4 <xTimerCreateTimerTask+0x88>)
 800fab0:	f7ff f832 	bl	800eb18 <xTaskCreateStatic>
 800fab4:	4603      	mov	r3, r0
 800fab6:	4a10      	ldr	r2, [pc, #64]	; (800faf8 <xTimerCreateTimerTask+0x8c>)
 800fab8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800faba:	4b0f      	ldr	r3, [pc, #60]	; (800faf8 <xTimerCreateTimerTask+0x8c>)
 800fabc:	681b      	ldr	r3, [r3, #0]
 800fabe:	2b00      	cmp	r3, #0
 800fac0:	d001      	beq.n	800fac6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800fac2:	2301      	movs	r3, #1
 800fac4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800fac6:	697b      	ldr	r3, [r7, #20]
 800fac8:	2b00      	cmp	r3, #0
 800faca:	d10a      	bne.n	800fae2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800facc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fad0:	f383 8811 	msr	BASEPRI, r3
 800fad4:	f3bf 8f6f 	isb	sy
 800fad8:	f3bf 8f4f 	dsb	sy
 800fadc:	613b      	str	r3, [r7, #16]
}
 800fade:	bf00      	nop
 800fae0:	e7fe      	b.n	800fae0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800fae2:	697b      	ldr	r3, [r7, #20]
}
 800fae4:	4618      	mov	r0, r3
 800fae6:	3718      	adds	r7, #24
 800fae8:	46bd      	mov	sp, r7
 800faea:	bd80      	pop	{r7, pc}
 800faec:	20001294 	.word	0x20001294
 800faf0:	08018668 	.word	0x08018668
 800faf4:	0800fc31 	.word	0x0800fc31
 800faf8:	20001298 	.word	0x20001298

0800fafc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800fafc:	b580      	push	{r7, lr}
 800fafe:	b08a      	sub	sp, #40	; 0x28
 800fb00:	af00      	add	r7, sp, #0
 800fb02:	60f8      	str	r0, [r7, #12]
 800fb04:	60b9      	str	r1, [r7, #8]
 800fb06:	607a      	str	r2, [r7, #4]
 800fb08:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800fb0a:	2300      	movs	r3, #0
 800fb0c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800fb0e:	68fb      	ldr	r3, [r7, #12]
 800fb10:	2b00      	cmp	r3, #0
 800fb12:	d10a      	bne.n	800fb2a <xTimerGenericCommand+0x2e>
	__asm volatile
 800fb14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb18:	f383 8811 	msr	BASEPRI, r3
 800fb1c:	f3bf 8f6f 	isb	sy
 800fb20:	f3bf 8f4f 	dsb	sy
 800fb24:	623b      	str	r3, [r7, #32]
}
 800fb26:	bf00      	nop
 800fb28:	e7fe      	b.n	800fb28 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800fb2a:	4b1a      	ldr	r3, [pc, #104]	; (800fb94 <xTimerGenericCommand+0x98>)
 800fb2c:	681b      	ldr	r3, [r3, #0]
 800fb2e:	2b00      	cmp	r3, #0
 800fb30:	d02a      	beq.n	800fb88 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800fb32:	68bb      	ldr	r3, [r7, #8]
 800fb34:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800fb36:	687b      	ldr	r3, [r7, #4]
 800fb38:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800fb3a:	68fb      	ldr	r3, [r7, #12]
 800fb3c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800fb3e:	68bb      	ldr	r3, [r7, #8]
 800fb40:	2b05      	cmp	r3, #5
 800fb42:	dc18      	bgt.n	800fb76 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800fb44:	f7ff feb2 	bl	800f8ac <xTaskGetSchedulerState>
 800fb48:	4603      	mov	r3, r0
 800fb4a:	2b02      	cmp	r3, #2
 800fb4c:	d109      	bne.n	800fb62 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800fb4e:	4b11      	ldr	r3, [pc, #68]	; (800fb94 <xTimerGenericCommand+0x98>)
 800fb50:	6818      	ldr	r0, [r3, #0]
 800fb52:	f107 0110 	add.w	r1, r7, #16
 800fb56:	2300      	movs	r3, #0
 800fb58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fb5a:	f7fe fbf5 	bl	800e348 <xQueueGenericSend>
 800fb5e:	6278      	str	r0, [r7, #36]	; 0x24
 800fb60:	e012      	b.n	800fb88 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800fb62:	4b0c      	ldr	r3, [pc, #48]	; (800fb94 <xTimerGenericCommand+0x98>)
 800fb64:	6818      	ldr	r0, [r3, #0]
 800fb66:	f107 0110 	add.w	r1, r7, #16
 800fb6a:	2300      	movs	r3, #0
 800fb6c:	2200      	movs	r2, #0
 800fb6e:	f7fe fbeb 	bl	800e348 <xQueueGenericSend>
 800fb72:	6278      	str	r0, [r7, #36]	; 0x24
 800fb74:	e008      	b.n	800fb88 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800fb76:	4b07      	ldr	r3, [pc, #28]	; (800fb94 <xTimerGenericCommand+0x98>)
 800fb78:	6818      	ldr	r0, [r3, #0]
 800fb7a:	f107 0110 	add.w	r1, r7, #16
 800fb7e:	2300      	movs	r3, #0
 800fb80:	683a      	ldr	r2, [r7, #0]
 800fb82:	f7fe fcdf 	bl	800e544 <xQueueGenericSendFromISR>
 800fb86:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800fb88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800fb8a:	4618      	mov	r0, r3
 800fb8c:	3728      	adds	r7, #40	; 0x28
 800fb8e:	46bd      	mov	sp, r7
 800fb90:	bd80      	pop	{r7, pc}
 800fb92:	bf00      	nop
 800fb94:	20001294 	.word	0x20001294

0800fb98 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800fb98:	b580      	push	{r7, lr}
 800fb9a:	b088      	sub	sp, #32
 800fb9c:	af02      	add	r7, sp, #8
 800fb9e:	6078      	str	r0, [r7, #4]
 800fba0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fba2:	4b22      	ldr	r3, [pc, #136]	; (800fc2c <prvProcessExpiredTimer+0x94>)
 800fba4:	681b      	ldr	r3, [r3, #0]
 800fba6:	68db      	ldr	r3, [r3, #12]
 800fba8:	68db      	ldr	r3, [r3, #12]
 800fbaa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800fbac:	697b      	ldr	r3, [r7, #20]
 800fbae:	3304      	adds	r3, #4
 800fbb0:	4618      	mov	r0, r3
 800fbb2:	f7fe fa9b 	bl	800e0ec <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800fbb6:	697b      	ldr	r3, [r7, #20]
 800fbb8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fbbc:	f003 0304 	and.w	r3, r3, #4
 800fbc0:	2b00      	cmp	r3, #0
 800fbc2:	d022      	beq.n	800fc0a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800fbc4:	697b      	ldr	r3, [r7, #20]
 800fbc6:	699a      	ldr	r2, [r3, #24]
 800fbc8:	687b      	ldr	r3, [r7, #4]
 800fbca:	18d1      	adds	r1, r2, r3
 800fbcc:	687b      	ldr	r3, [r7, #4]
 800fbce:	683a      	ldr	r2, [r7, #0]
 800fbd0:	6978      	ldr	r0, [r7, #20]
 800fbd2:	f000 f8d1 	bl	800fd78 <prvInsertTimerInActiveList>
 800fbd6:	4603      	mov	r3, r0
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	d01f      	beq.n	800fc1c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800fbdc:	2300      	movs	r3, #0
 800fbde:	9300      	str	r3, [sp, #0]
 800fbe0:	2300      	movs	r3, #0
 800fbe2:	687a      	ldr	r2, [r7, #4]
 800fbe4:	2100      	movs	r1, #0
 800fbe6:	6978      	ldr	r0, [r7, #20]
 800fbe8:	f7ff ff88 	bl	800fafc <xTimerGenericCommand>
 800fbec:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800fbee:	693b      	ldr	r3, [r7, #16]
 800fbf0:	2b00      	cmp	r3, #0
 800fbf2:	d113      	bne.n	800fc1c <prvProcessExpiredTimer+0x84>
	__asm volatile
 800fbf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fbf8:	f383 8811 	msr	BASEPRI, r3
 800fbfc:	f3bf 8f6f 	isb	sy
 800fc00:	f3bf 8f4f 	dsb	sy
 800fc04:	60fb      	str	r3, [r7, #12]
}
 800fc06:	bf00      	nop
 800fc08:	e7fe      	b.n	800fc08 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800fc0a:	697b      	ldr	r3, [r7, #20]
 800fc0c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fc10:	f023 0301 	bic.w	r3, r3, #1
 800fc14:	b2da      	uxtb	r2, r3
 800fc16:	697b      	ldr	r3, [r7, #20]
 800fc18:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800fc1c:	697b      	ldr	r3, [r7, #20]
 800fc1e:	6a1b      	ldr	r3, [r3, #32]
 800fc20:	6978      	ldr	r0, [r7, #20]
 800fc22:	4798      	blx	r3
}
 800fc24:	bf00      	nop
 800fc26:	3718      	adds	r7, #24
 800fc28:	46bd      	mov	sp, r7
 800fc2a:	bd80      	pop	{r7, pc}
 800fc2c:	2000128c 	.word	0x2000128c

0800fc30 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800fc30:	b580      	push	{r7, lr}
 800fc32:	b084      	sub	sp, #16
 800fc34:	af00      	add	r7, sp, #0
 800fc36:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800fc38:	f107 0308 	add.w	r3, r7, #8
 800fc3c:	4618      	mov	r0, r3
 800fc3e:	f000 f857 	bl	800fcf0 <prvGetNextExpireTime>
 800fc42:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800fc44:	68bb      	ldr	r3, [r7, #8]
 800fc46:	4619      	mov	r1, r3
 800fc48:	68f8      	ldr	r0, [r7, #12]
 800fc4a:	f000 f803 	bl	800fc54 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800fc4e:	f000 f8d5 	bl	800fdfc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800fc52:	e7f1      	b.n	800fc38 <prvTimerTask+0x8>

0800fc54 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800fc54:	b580      	push	{r7, lr}
 800fc56:	b084      	sub	sp, #16
 800fc58:	af00      	add	r7, sp, #0
 800fc5a:	6078      	str	r0, [r7, #4]
 800fc5c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800fc5e:	f7ff fa29 	bl	800f0b4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800fc62:	f107 0308 	add.w	r3, r7, #8
 800fc66:	4618      	mov	r0, r3
 800fc68:	f000 f866 	bl	800fd38 <prvSampleTimeNow>
 800fc6c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800fc6e:	68bb      	ldr	r3, [r7, #8]
 800fc70:	2b00      	cmp	r3, #0
 800fc72:	d130      	bne.n	800fcd6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800fc74:	683b      	ldr	r3, [r7, #0]
 800fc76:	2b00      	cmp	r3, #0
 800fc78:	d10a      	bne.n	800fc90 <prvProcessTimerOrBlockTask+0x3c>
 800fc7a:	687a      	ldr	r2, [r7, #4]
 800fc7c:	68fb      	ldr	r3, [r7, #12]
 800fc7e:	429a      	cmp	r2, r3
 800fc80:	d806      	bhi.n	800fc90 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800fc82:	f7ff fa25 	bl	800f0d0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800fc86:	68f9      	ldr	r1, [r7, #12]
 800fc88:	6878      	ldr	r0, [r7, #4]
 800fc8a:	f7ff ff85 	bl	800fb98 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800fc8e:	e024      	b.n	800fcda <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800fc90:	683b      	ldr	r3, [r7, #0]
 800fc92:	2b00      	cmp	r3, #0
 800fc94:	d008      	beq.n	800fca8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800fc96:	4b13      	ldr	r3, [pc, #76]	; (800fce4 <prvProcessTimerOrBlockTask+0x90>)
 800fc98:	681b      	ldr	r3, [r3, #0]
 800fc9a:	681b      	ldr	r3, [r3, #0]
 800fc9c:	2b00      	cmp	r3, #0
 800fc9e:	d101      	bne.n	800fca4 <prvProcessTimerOrBlockTask+0x50>
 800fca0:	2301      	movs	r3, #1
 800fca2:	e000      	b.n	800fca6 <prvProcessTimerOrBlockTask+0x52>
 800fca4:	2300      	movs	r3, #0
 800fca6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800fca8:	4b0f      	ldr	r3, [pc, #60]	; (800fce8 <prvProcessTimerOrBlockTask+0x94>)
 800fcaa:	6818      	ldr	r0, [r3, #0]
 800fcac:	687a      	ldr	r2, [r7, #4]
 800fcae:	68fb      	ldr	r3, [r7, #12]
 800fcb0:	1ad3      	subs	r3, r2, r3
 800fcb2:	683a      	ldr	r2, [r7, #0]
 800fcb4:	4619      	mov	r1, r3
 800fcb6:	f7fe fefb 	bl	800eab0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800fcba:	f7ff fa09 	bl	800f0d0 <xTaskResumeAll>
 800fcbe:	4603      	mov	r3, r0
 800fcc0:	2b00      	cmp	r3, #0
 800fcc2:	d10a      	bne.n	800fcda <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800fcc4:	4b09      	ldr	r3, [pc, #36]	; (800fcec <prvProcessTimerOrBlockTask+0x98>)
 800fcc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fcca:	601a      	str	r2, [r3, #0]
 800fccc:	f3bf 8f4f 	dsb	sy
 800fcd0:	f3bf 8f6f 	isb	sy
}
 800fcd4:	e001      	b.n	800fcda <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800fcd6:	f7ff f9fb 	bl	800f0d0 <xTaskResumeAll>
}
 800fcda:	bf00      	nop
 800fcdc:	3710      	adds	r7, #16
 800fcde:	46bd      	mov	sp, r7
 800fce0:	bd80      	pop	{r7, pc}
 800fce2:	bf00      	nop
 800fce4:	20001290 	.word	0x20001290
 800fce8:	20001294 	.word	0x20001294
 800fcec:	e000ed04 	.word	0xe000ed04

0800fcf0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800fcf0:	b480      	push	{r7}
 800fcf2:	b085      	sub	sp, #20
 800fcf4:	af00      	add	r7, sp, #0
 800fcf6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800fcf8:	4b0e      	ldr	r3, [pc, #56]	; (800fd34 <prvGetNextExpireTime+0x44>)
 800fcfa:	681b      	ldr	r3, [r3, #0]
 800fcfc:	681b      	ldr	r3, [r3, #0]
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	d101      	bne.n	800fd06 <prvGetNextExpireTime+0x16>
 800fd02:	2201      	movs	r2, #1
 800fd04:	e000      	b.n	800fd08 <prvGetNextExpireTime+0x18>
 800fd06:	2200      	movs	r2, #0
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	681b      	ldr	r3, [r3, #0]
 800fd10:	2b00      	cmp	r3, #0
 800fd12:	d105      	bne.n	800fd20 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800fd14:	4b07      	ldr	r3, [pc, #28]	; (800fd34 <prvGetNextExpireTime+0x44>)
 800fd16:	681b      	ldr	r3, [r3, #0]
 800fd18:	68db      	ldr	r3, [r3, #12]
 800fd1a:	681b      	ldr	r3, [r3, #0]
 800fd1c:	60fb      	str	r3, [r7, #12]
 800fd1e:	e001      	b.n	800fd24 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800fd20:	2300      	movs	r3, #0
 800fd22:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800fd24:	68fb      	ldr	r3, [r7, #12]
}
 800fd26:	4618      	mov	r0, r3
 800fd28:	3714      	adds	r7, #20
 800fd2a:	46bd      	mov	sp, r7
 800fd2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd30:	4770      	bx	lr
 800fd32:	bf00      	nop
 800fd34:	2000128c 	.word	0x2000128c

0800fd38 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800fd38:	b580      	push	{r7, lr}
 800fd3a:	b084      	sub	sp, #16
 800fd3c:	af00      	add	r7, sp, #0
 800fd3e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800fd40:	f7ff fa64 	bl	800f20c <xTaskGetTickCount>
 800fd44:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800fd46:	4b0b      	ldr	r3, [pc, #44]	; (800fd74 <prvSampleTimeNow+0x3c>)
 800fd48:	681b      	ldr	r3, [r3, #0]
 800fd4a:	68fa      	ldr	r2, [r7, #12]
 800fd4c:	429a      	cmp	r2, r3
 800fd4e:	d205      	bcs.n	800fd5c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800fd50:	f000 f936 	bl	800ffc0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800fd54:	687b      	ldr	r3, [r7, #4]
 800fd56:	2201      	movs	r2, #1
 800fd58:	601a      	str	r2, [r3, #0]
 800fd5a:	e002      	b.n	800fd62 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	2200      	movs	r2, #0
 800fd60:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800fd62:	4a04      	ldr	r2, [pc, #16]	; (800fd74 <prvSampleTimeNow+0x3c>)
 800fd64:	68fb      	ldr	r3, [r7, #12]
 800fd66:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800fd68:	68fb      	ldr	r3, [r7, #12]
}
 800fd6a:	4618      	mov	r0, r3
 800fd6c:	3710      	adds	r7, #16
 800fd6e:	46bd      	mov	sp, r7
 800fd70:	bd80      	pop	{r7, pc}
 800fd72:	bf00      	nop
 800fd74:	2000129c 	.word	0x2000129c

0800fd78 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800fd78:	b580      	push	{r7, lr}
 800fd7a:	b086      	sub	sp, #24
 800fd7c:	af00      	add	r7, sp, #0
 800fd7e:	60f8      	str	r0, [r7, #12]
 800fd80:	60b9      	str	r1, [r7, #8]
 800fd82:	607a      	str	r2, [r7, #4]
 800fd84:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800fd86:	2300      	movs	r3, #0
 800fd88:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800fd8a:	68fb      	ldr	r3, [r7, #12]
 800fd8c:	68ba      	ldr	r2, [r7, #8]
 800fd8e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800fd90:	68fb      	ldr	r3, [r7, #12]
 800fd92:	68fa      	ldr	r2, [r7, #12]
 800fd94:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800fd96:	68ba      	ldr	r2, [r7, #8]
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	429a      	cmp	r2, r3
 800fd9c:	d812      	bhi.n	800fdc4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fd9e:	687a      	ldr	r2, [r7, #4]
 800fda0:	683b      	ldr	r3, [r7, #0]
 800fda2:	1ad2      	subs	r2, r2, r3
 800fda4:	68fb      	ldr	r3, [r7, #12]
 800fda6:	699b      	ldr	r3, [r3, #24]
 800fda8:	429a      	cmp	r2, r3
 800fdaa:	d302      	bcc.n	800fdb2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800fdac:	2301      	movs	r3, #1
 800fdae:	617b      	str	r3, [r7, #20]
 800fdb0:	e01b      	b.n	800fdea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800fdb2:	4b10      	ldr	r3, [pc, #64]	; (800fdf4 <prvInsertTimerInActiveList+0x7c>)
 800fdb4:	681a      	ldr	r2, [r3, #0]
 800fdb6:	68fb      	ldr	r3, [r7, #12]
 800fdb8:	3304      	adds	r3, #4
 800fdba:	4619      	mov	r1, r3
 800fdbc:	4610      	mov	r0, r2
 800fdbe:	f7fe f95c 	bl	800e07a <vListInsert>
 800fdc2:	e012      	b.n	800fdea <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800fdc4:	687a      	ldr	r2, [r7, #4]
 800fdc6:	683b      	ldr	r3, [r7, #0]
 800fdc8:	429a      	cmp	r2, r3
 800fdca:	d206      	bcs.n	800fdda <prvInsertTimerInActiveList+0x62>
 800fdcc:	68ba      	ldr	r2, [r7, #8]
 800fdce:	683b      	ldr	r3, [r7, #0]
 800fdd0:	429a      	cmp	r2, r3
 800fdd2:	d302      	bcc.n	800fdda <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800fdd4:	2301      	movs	r3, #1
 800fdd6:	617b      	str	r3, [r7, #20]
 800fdd8:	e007      	b.n	800fdea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800fdda:	4b07      	ldr	r3, [pc, #28]	; (800fdf8 <prvInsertTimerInActiveList+0x80>)
 800fddc:	681a      	ldr	r2, [r3, #0]
 800fdde:	68fb      	ldr	r3, [r7, #12]
 800fde0:	3304      	adds	r3, #4
 800fde2:	4619      	mov	r1, r3
 800fde4:	4610      	mov	r0, r2
 800fde6:	f7fe f948 	bl	800e07a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800fdea:	697b      	ldr	r3, [r7, #20]
}
 800fdec:	4618      	mov	r0, r3
 800fdee:	3718      	adds	r7, #24
 800fdf0:	46bd      	mov	sp, r7
 800fdf2:	bd80      	pop	{r7, pc}
 800fdf4:	20001290 	.word	0x20001290
 800fdf8:	2000128c 	.word	0x2000128c

0800fdfc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800fdfc:	b580      	push	{r7, lr}
 800fdfe:	b08e      	sub	sp, #56	; 0x38
 800fe00:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800fe02:	e0ca      	b.n	800ff9a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	2b00      	cmp	r3, #0
 800fe08:	da18      	bge.n	800fe3c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800fe0a:	1d3b      	adds	r3, r7, #4
 800fe0c:	3304      	adds	r3, #4
 800fe0e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800fe10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	d10a      	bne.n	800fe2c <prvProcessReceivedCommands+0x30>
	__asm volatile
 800fe16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe1a:	f383 8811 	msr	BASEPRI, r3
 800fe1e:	f3bf 8f6f 	isb	sy
 800fe22:	f3bf 8f4f 	dsb	sy
 800fe26:	61fb      	str	r3, [r7, #28]
}
 800fe28:	bf00      	nop
 800fe2a:	e7fe      	b.n	800fe2a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800fe2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe2e:	681b      	ldr	r3, [r3, #0]
 800fe30:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fe32:	6850      	ldr	r0, [r2, #4]
 800fe34:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fe36:	6892      	ldr	r2, [r2, #8]
 800fe38:	4611      	mov	r1, r2
 800fe3a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800fe3c:	687b      	ldr	r3, [r7, #4]
 800fe3e:	2b00      	cmp	r3, #0
 800fe40:	f2c0 80aa 	blt.w	800ff98 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800fe44:	68fb      	ldr	r3, [r7, #12]
 800fe46:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800fe48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe4a:	695b      	ldr	r3, [r3, #20]
 800fe4c:	2b00      	cmp	r3, #0
 800fe4e:	d004      	beq.n	800fe5a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800fe50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe52:	3304      	adds	r3, #4
 800fe54:	4618      	mov	r0, r3
 800fe56:	f7fe f949 	bl	800e0ec <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800fe5a:	463b      	mov	r3, r7
 800fe5c:	4618      	mov	r0, r3
 800fe5e:	f7ff ff6b 	bl	800fd38 <prvSampleTimeNow>
 800fe62:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800fe64:	687b      	ldr	r3, [r7, #4]
 800fe66:	2b09      	cmp	r3, #9
 800fe68:	f200 8097 	bhi.w	800ff9a <prvProcessReceivedCommands+0x19e>
 800fe6c:	a201      	add	r2, pc, #4	; (adr r2, 800fe74 <prvProcessReceivedCommands+0x78>)
 800fe6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe72:	bf00      	nop
 800fe74:	0800fe9d 	.word	0x0800fe9d
 800fe78:	0800fe9d 	.word	0x0800fe9d
 800fe7c:	0800fe9d 	.word	0x0800fe9d
 800fe80:	0800ff11 	.word	0x0800ff11
 800fe84:	0800ff25 	.word	0x0800ff25
 800fe88:	0800ff6f 	.word	0x0800ff6f
 800fe8c:	0800fe9d 	.word	0x0800fe9d
 800fe90:	0800fe9d 	.word	0x0800fe9d
 800fe94:	0800ff11 	.word	0x0800ff11
 800fe98:	0800ff25 	.word	0x0800ff25
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800fe9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe9e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fea2:	f043 0301 	orr.w	r3, r3, #1
 800fea6:	b2da      	uxtb	r2, r3
 800fea8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800feaa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800feae:	68ba      	ldr	r2, [r7, #8]
 800feb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800feb2:	699b      	ldr	r3, [r3, #24]
 800feb4:	18d1      	adds	r1, r2, r3
 800feb6:	68bb      	ldr	r3, [r7, #8]
 800feb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800feba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800febc:	f7ff ff5c 	bl	800fd78 <prvInsertTimerInActiveList>
 800fec0:	4603      	mov	r3, r0
 800fec2:	2b00      	cmp	r3, #0
 800fec4:	d069      	beq.n	800ff9a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800fec6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fec8:	6a1b      	ldr	r3, [r3, #32]
 800feca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fecc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800fece:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fed0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fed4:	f003 0304 	and.w	r3, r3, #4
 800fed8:	2b00      	cmp	r3, #0
 800feda:	d05e      	beq.n	800ff9a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800fedc:	68ba      	ldr	r2, [r7, #8]
 800fede:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fee0:	699b      	ldr	r3, [r3, #24]
 800fee2:	441a      	add	r2, r3
 800fee4:	2300      	movs	r3, #0
 800fee6:	9300      	str	r3, [sp, #0]
 800fee8:	2300      	movs	r3, #0
 800feea:	2100      	movs	r1, #0
 800feec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800feee:	f7ff fe05 	bl	800fafc <xTimerGenericCommand>
 800fef2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800fef4:	6a3b      	ldr	r3, [r7, #32]
 800fef6:	2b00      	cmp	r3, #0
 800fef8:	d14f      	bne.n	800ff9a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800fefa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fefe:	f383 8811 	msr	BASEPRI, r3
 800ff02:	f3bf 8f6f 	isb	sy
 800ff06:	f3bf 8f4f 	dsb	sy
 800ff0a:	61bb      	str	r3, [r7, #24]
}
 800ff0c:	bf00      	nop
 800ff0e:	e7fe      	b.n	800ff0e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ff10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff12:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ff16:	f023 0301 	bic.w	r3, r3, #1
 800ff1a:	b2da      	uxtb	r2, r3
 800ff1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff1e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800ff22:	e03a      	b.n	800ff9a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ff24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff26:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ff2a:	f043 0301 	orr.w	r3, r3, #1
 800ff2e:	b2da      	uxtb	r2, r3
 800ff30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff32:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ff36:	68ba      	ldr	r2, [r7, #8]
 800ff38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff3a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ff3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff3e:	699b      	ldr	r3, [r3, #24]
 800ff40:	2b00      	cmp	r3, #0
 800ff42:	d10a      	bne.n	800ff5a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800ff44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff48:	f383 8811 	msr	BASEPRI, r3
 800ff4c:	f3bf 8f6f 	isb	sy
 800ff50:	f3bf 8f4f 	dsb	sy
 800ff54:	617b      	str	r3, [r7, #20]
}
 800ff56:	bf00      	nop
 800ff58:	e7fe      	b.n	800ff58 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ff5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff5c:	699a      	ldr	r2, [r3, #24]
 800ff5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff60:	18d1      	adds	r1, r2, r3
 800ff62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ff66:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ff68:	f7ff ff06 	bl	800fd78 <prvInsertTimerInActiveList>
					break;
 800ff6c:	e015      	b.n	800ff9a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ff6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff70:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ff74:	f003 0302 	and.w	r3, r3, #2
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	d103      	bne.n	800ff84 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800ff7c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ff7e:	f000 fbdf 	bl	8010740 <vPortFree>
 800ff82:	e00a      	b.n	800ff9a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ff84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff86:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ff8a:	f023 0301 	bic.w	r3, r3, #1
 800ff8e:	b2da      	uxtb	r2, r3
 800ff90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff92:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ff96:	e000      	b.n	800ff9a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800ff98:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ff9a:	4b08      	ldr	r3, [pc, #32]	; (800ffbc <prvProcessReceivedCommands+0x1c0>)
 800ff9c:	681b      	ldr	r3, [r3, #0]
 800ff9e:	1d39      	adds	r1, r7, #4
 800ffa0:	2200      	movs	r2, #0
 800ffa2:	4618      	mov	r0, r3
 800ffa4:	f7fe fb6a 	bl	800e67c <xQueueReceive>
 800ffa8:	4603      	mov	r3, r0
 800ffaa:	2b00      	cmp	r3, #0
 800ffac:	f47f af2a 	bne.w	800fe04 <prvProcessReceivedCommands+0x8>
	}
}
 800ffb0:	bf00      	nop
 800ffb2:	bf00      	nop
 800ffb4:	3730      	adds	r7, #48	; 0x30
 800ffb6:	46bd      	mov	sp, r7
 800ffb8:	bd80      	pop	{r7, pc}
 800ffba:	bf00      	nop
 800ffbc:	20001294 	.word	0x20001294

0800ffc0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ffc0:	b580      	push	{r7, lr}
 800ffc2:	b088      	sub	sp, #32
 800ffc4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ffc6:	e048      	b.n	801005a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ffc8:	4b2d      	ldr	r3, [pc, #180]	; (8010080 <prvSwitchTimerLists+0xc0>)
 800ffca:	681b      	ldr	r3, [r3, #0]
 800ffcc:	68db      	ldr	r3, [r3, #12]
 800ffce:	681b      	ldr	r3, [r3, #0]
 800ffd0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ffd2:	4b2b      	ldr	r3, [pc, #172]	; (8010080 <prvSwitchTimerLists+0xc0>)
 800ffd4:	681b      	ldr	r3, [r3, #0]
 800ffd6:	68db      	ldr	r3, [r3, #12]
 800ffd8:	68db      	ldr	r3, [r3, #12]
 800ffda:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ffdc:	68fb      	ldr	r3, [r7, #12]
 800ffde:	3304      	adds	r3, #4
 800ffe0:	4618      	mov	r0, r3
 800ffe2:	f7fe f883 	bl	800e0ec <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ffe6:	68fb      	ldr	r3, [r7, #12]
 800ffe8:	6a1b      	ldr	r3, [r3, #32]
 800ffea:	68f8      	ldr	r0, [r7, #12]
 800ffec:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ffee:	68fb      	ldr	r3, [r7, #12]
 800fff0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fff4:	f003 0304 	and.w	r3, r3, #4
 800fff8:	2b00      	cmp	r3, #0
 800fffa:	d02e      	beq.n	801005a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800fffc:	68fb      	ldr	r3, [r7, #12]
 800fffe:	699b      	ldr	r3, [r3, #24]
 8010000:	693a      	ldr	r2, [r7, #16]
 8010002:	4413      	add	r3, r2
 8010004:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8010006:	68ba      	ldr	r2, [r7, #8]
 8010008:	693b      	ldr	r3, [r7, #16]
 801000a:	429a      	cmp	r2, r3
 801000c:	d90e      	bls.n	801002c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801000e:	68fb      	ldr	r3, [r7, #12]
 8010010:	68ba      	ldr	r2, [r7, #8]
 8010012:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010014:	68fb      	ldr	r3, [r7, #12]
 8010016:	68fa      	ldr	r2, [r7, #12]
 8010018:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801001a:	4b19      	ldr	r3, [pc, #100]	; (8010080 <prvSwitchTimerLists+0xc0>)
 801001c:	681a      	ldr	r2, [r3, #0]
 801001e:	68fb      	ldr	r3, [r7, #12]
 8010020:	3304      	adds	r3, #4
 8010022:	4619      	mov	r1, r3
 8010024:	4610      	mov	r0, r2
 8010026:	f7fe f828 	bl	800e07a <vListInsert>
 801002a:	e016      	b.n	801005a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801002c:	2300      	movs	r3, #0
 801002e:	9300      	str	r3, [sp, #0]
 8010030:	2300      	movs	r3, #0
 8010032:	693a      	ldr	r2, [r7, #16]
 8010034:	2100      	movs	r1, #0
 8010036:	68f8      	ldr	r0, [r7, #12]
 8010038:	f7ff fd60 	bl	800fafc <xTimerGenericCommand>
 801003c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 801003e:	687b      	ldr	r3, [r7, #4]
 8010040:	2b00      	cmp	r3, #0
 8010042:	d10a      	bne.n	801005a <prvSwitchTimerLists+0x9a>
	__asm volatile
 8010044:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010048:	f383 8811 	msr	BASEPRI, r3
 801004c:	f3bf 8f6f 	isb	sy
 8010050:	f3bf 8f4f 	dsb	sy
 8010054:	603b      	str	r3, [r7, #0]
}
 8010056:	bf00      	nop
 8010058:	e7fe      	b.n	8010058 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801005a:	4b09      	ldr	r3, [pc, #36]	; (8010080 <prvSwitchTimerLists+0xc0>)
 801005c:	681b      	ldr	r3, [r3, #0]
 801005e:	681b      	ldr	r3, [r3, #0]
 8010060:	2b00      	cmp	r3, #0
 8010062:	d1b1      	bne.n	800ffc8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8010064:	4b06      	ldr	r3, [pc, #24]	; (8010080 <prvSwitchTimerLists+0xc0>)
 8010066:	681b      	ldr	r3, [r3, #0]
 8010068:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 801006a:	4b06      	ldr	r3, [pc, #24]	; (8010084 <prvSwitchTimerLists+0xc4>)
 801006c:	681b      	ldr	r3, [r3, #0]
 801006e:	4a04      	ldr	r2, [pc, #16]	; (8010080 <prvSwitchTimerLists+0xc0>)
 8010070:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8010072:	4a04      	ldr	r2, [pc, #16]	; (8010084 <prvSwitchTimerLists+0xc4>)
 8010074:	697b      	ldr	r3, [r7, #20]
 8010076:	6013      	str	r3, [r2, #0]
}
 8010078:	bf00      	nop
 801007a:	3718      	adds	r7, #24
 801007c:	46bd      	mov	sp, r7
 801007e:	bd80      	pop	{r7, pc}
 8010080:	2000128c 	.word	0x2000128c
 8010084:	20001290 	.word	0x20001290

08010088 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8010088:	b580      	push	{r7, lr}
 801008a:	b082      	sub	sp, #8
 801008c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 801008e:	f000 f969 	bl	8010364 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8010092:	4b15      	ldr	r3, [pc, #84]	; (80100e8 <prvCheckForValidListAndQueue+0x60>)
 8010094:	681b      	ldr	r3, [r3, #0]
 8010096:	2b00      	cmp	r3, #0
 8010098:	d120      	bne.n	80100dc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 801009a:	4814      	ldr	r0, [pc, #80]	; (80100ec <prvCheckForValidListAndQueue+0x64>)
 801009c:	f7fd ff9c 	bl	800dfd8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80100a0:	4813      	ldr	r0, [pc, #76]	; (80100f0 <prvCheckForValidListAndQueue+0x68>)
 80100a2:	f7fd ff99 	bl	800dfd8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80100a6:	4b13      	ldr	r3, [pc, #76]	; (80100f4 <prvCheckForValidListAndQueue+0x6c>)
 80100a8:	4a10      	ldr	r2, [pc, #64]	; (80100ec <prvCheckForValidListAndQueue+0x64>)
 80100aa:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80100ac:	4b12      	ldr	r3, [pc, #72]	; (80100f8 <prvCheckForValidListAndQueue+0x70>)
 80100ae:	4a10      	ldr	r2, [pc, #64]	; (80100f0 <prvCheckForValidListAndQueue+0x68>)
 80100b0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80100b2:	2300      	movs	r3, #0
 80100b4:	9300      	str	r3, [sp, #0]
 80100b6:	4b11      	ldr	r3, [pc, #68]	; (80100fc <prvCheckForValidListAndQueue+0x74>)
 80100b8:	4a11      	ldr	r2, [pc, #68]	; (8010100 <prvCheckForValidListAndQueue+0x78>)
 80100ba:	2110      	movs	r1, #16
 80100bc:	200a      	movs	r0, #10
 80100be:	f7fe f8a7 	bl	800e210 <xQueueGenericCreateStatic>
 80100c2:	4603      	mov	r3, r0
 80100c4:	4a08      	ldr	r2, [pc, #32]	; (80100e8 <prvCheckForValidListAndQueue+0x60>)
 80100c6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80100c8:	4b07      	ldr	r3, [pc, #28]	; (80100e8 <prvCheckForValidListAndQueue+0x60>)
 80100ca:	681b      	ldr	r3, [r3, #0]
 80100cc:	2b00      	cmp	r3, #0
 80100ce:	d005      	beq.n	80100dc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80100d0:	4b05      	ldr	r3, [pc, #20]	; (80100e8 <prvCheckForValidListAndQueue+0x60>)
 80100d2:	681b      	ldr	r3, [r3, #0]
 80100d4:	490b      	ldr	r1, [pc, #44]	; (8010104 <prvCheckForValidListAndQueue+0x7c>)
 80100d6:	4618      	mov	r0, r3
 80100d8:	f7fe fcc0 	bl	800ea5c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80100dc:	f000 f972 	bl	80103c4 <vPortExitCritical>
}
 80100e0:	bf00      	nop
 80100e2:	46bd      	mov	sp, r7
 80100e4:	bd80      	pop	{r7, pc}
 80100e6:	bf00      	nop
 80100e8:	20001294 	.word	0x20001294
 80100ec:	20001264 	.word	0x20001264
 80100f0:	20001278 	.word	0x20001278
 80100f4:	2000128c 	.word	0x2000128c
 80100f8:	20001290 	.word	0x20001290
 80100fc:	20001340 	.word	0x20001340
 8010100:	200012a0 	.word	0x200012a0
 8010104:	08018670 	.word	0x08018670

08010108 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8010108:	b480      	push	{r7}
 801010a:	b085      	sub	sp, #20
 801010c:	af00      	add	r7, sp, #0
 801010e:	60f8      	str	r0, [r7, #12]
 8010110:	60b9      	str	r1, [r7, #8]
 8010112:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8010114:	68fb      	ldr	r3, [r7, #12]
 8010116:	3b04      	subs	r3, #4
 8010118:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801011a:	68fb      	ldr	r3, [r7, #12]
 801011c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8010120:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010122:	68fb      	ldr	r3, [r7, #12]
 8010124:	3b04      	subs	r3, #4
 8010126:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8010128:	68bb      	ldr	r3, [r7, #8]
 801012a:	f023 0201 	bic.w	r2, r3, #1
 801012e:	68fb      	ldr	r3, [r7, #12]
 8010130:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010132:	68fb      	ldr	r3, [r7, #12]
 8010134:	3b04      	subs	r3, #4
 8010136:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8010138:	4a0c      	ldr	r2, [pc, #48]	; (801016c <pxPortInitialiseStack+0x64>)
 801013a:	68fb      	ldr	r3, [r7, #12]
 801013c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801013e:	68fb      	ldr	r3, [r7, #12]
 8010140:	3b14      	subs	r3, #20
 8010142:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8010144:	687a      	ldr	r2, [r7, #4]
 8010146:	68fb      	ldr	r3, [r7, #12]
 8010148:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801014a:	68fb      	ldr	r3, [r7, #12]
 801014c:	3b04      	subs	r3, #4
 801014e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8010150:	68fb      	ldr	r3, [r7, #12]
 8010152:	f06f 0202 	mvn.w	r2, #2
 8010156:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8010158:	68fb      	ldr	r3, [r7, #12]
 801015a:	3b20      	subs	r3, #32
 801015c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801015e:	68fb      	ldr	r3, [r7, #12]
}
 8010160:	4618      	mov	r0, r3
 8010162:	3714      	adds	r7, #20
 8010164:	46bd      	mov	sp, r7
 8010166:	f85d 7b04 	ldr.w	r7, [sp], #4
 801016a:	4770      	bx	lr
 801016c:	08010171 	.word	0x08010171

08010170 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8010170:	b480      	push	{r7}
 8010172:	b085      	sub	sp, #20
 8010174:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8010176:	2300      	movs	r3, #0
 8010178:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801017a:	4b12      	ldr	r3, [pc, #72]	; (80101c4 <prvTaskExitError+0x54>)
 801017c:	681b      	ldr	r3, [r3, #0]
 801017e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010182:	d00a      	beq.n	801019a <prvTaskExitError+0x2a>
	__asm volatile
 8010184:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010188:	f383 8811 	msr	BASEPRI, r3
 801018c:	f3bf 8f6f 	isb	sy
 8010190:	f3bf 8f4f 	dsb	sy
 8010194:	60fb      	str	r3, [r7, #12]
}
 8010196:	bf00      	nop
 8010198:	e7fe      	b.n	8010198 <prvTaskExitError+0x28>
	__asm volatile
 801019a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801019e:	f383 8811 	msr	BASEPRI, r3
 80101a2:	f3bf 8f6f 	isb	sy
 80101a6:	f3bf 8f4f 	dsb	sy
 80101aa:	60bb      	str	r3, [r7, #8]
}
 80101ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80101ae:	bf00      	nop
 80101b0:	687b      	ldr	r3, [r7, #4]
 80101b2:	2b00      	cmp	r3, #0
 80101b4:	d0fc      	beq.n	80101b0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80101b6:	bf00      	nop
 80101b8:	bf00      	nop
 80101ba:	3714      	adds	r7, #20
 80101bc:	46bd      	mov	sp, r7
 80101be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101c2:	4770      	bx	lr
 80101c4:	20000044 	.word	0x20000044
	...

080101d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80101d0:	4b07      	ldr	r3, [pc, #28]	; (80101f0 <pxCurrentTCBConst2>)
 80101d2:	6819      	ldr	r1, [r3, #0]
 80101d4:	6808      	ldr	r0, [r1, #0]
 80101d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80101da:	f380 8809 	msr	PSP, r0
 80101de:	f3bf 8f6f 	isb	sy
 80101e2:	f04f 0000 	mov.w	r0, #0
 80101e6:	f380 8811 	msr	BASEPRI, r0
 80101ea:	4770      	bx	lr
 80101ec:	f3af 8000 	nop.w

080101f0 <pxCurrentTCBConst2>:
 80101f0:	20000d64 	.word	0x20000d64
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80101f4:	bf00      	nop
 80101f6:	bf00      	nop

080101f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80101f8:	4808      	ldr	r0, [pc, #32]	; (801021c <prvPortStartFirstTask+0x24>)
 80101fa:	6800      	ldr	r0, [r0, #0]
 80101fc:	6800      	ldr	r0, [r0, #0]
 80101fe:	f380 8808 	msr	MSP, r0
 8010202:	f04f 0000 	mov.w	r0, #0
 8010206:	f380 8814 	msr	CONTROL, r0
 801020a:	b662      	cpsie	i
 801020c:	b661      	cpsie	f
 801020e:	f3bf 8f4f 	dsb	sy
 8010212:	f3bf 8f6f 	isb	sy
 8010216:	df00      	svc	0
 8010218:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801021a:	bf00      	nop
 801021c:	e000ed08 	.word	0xe000ed08

08010220 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8010220:	b580      	push	{r7, lr}
 8010222:	b086      	sub	sp, #24
 8010224:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8010226:	4b46      	ldr	r3, [pc, #280]	; (8010340 <xPortStartScheduler+0x120>)
 8010228:	681b      	ldr	r3, [r3, #0]
 801022a:	4a46      	ldr	r2, [pc, #280]	; (8010344 <xPortStartScheduler+0x124>)
 801022c:	4293      	cmp	r3, r2
 801022e:	d10a      	bne.n	8010246 <xPortStartScheduler+0x26>
	__asm volatile
 8010230:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010234:	f383 8811 	msr	BASEPRI, r3
 8010238:	f3bf 8f6f 	isb	sy
 801023c:	f3bf 8f4f 	dsb	sy
 8010240:	613b      	str	r3, [r7, #16]
}
 8010242:	bf00      	nop
 8010244:	e7fe      	b.n	8010244 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8010246:	4b3e      	ldr	r3, [pc, #248]	; (8010340 <xPortStartScheduler+0x120>)
 8010248:	681b      	ldr	r3, [r3, #0]
 801024a:	4a3f      	ldr	r2, [pc, #252]	; (8010348 <xPortStartScheduler+0x128>)
 801024c:	4293      	cmp	r3, r2
 801024e:	d10a      	bne.n	8010266 <xPortStartScheduler+0x46>
	__asm volatile
 8010250:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010254:	f383 8811 	msr	BASEPRI, r3
 8010258:	f3bf 8f6f 	isb	sy
 801025c:	f3bf 8f4f 	dsb	sy
 8010260:	60fb      	str	r3, [r7, #12]
}
 8010262:	bf00      	nop
 8010264:	e7fe      	b.n	8010264 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8010266:	4b39      	ldr	r3, [pc, #228]	; (801034c <xPortStartScheduler+0x12c>)
 8010268:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801026a:	697b      	ldr	r3, [r7, #20]
 801026c:	781b      	ldrb	r3, [r3, #0]
 801026e:	b2db      	uxtb	r3, r3
 8010270:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8010272:	697b      	ldr	r3, [r7, #20]
 8010274:	22ff      	movs	r2, #255	; 0xff
 8010276:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8010278:	697b      	ldr	r3, [r7, #20]
 801027a:	781b      	ldrb	r3, [r3, #0]
 801027c:	b2db      	uxtb	r3, r3
 801027e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8010280:	78fb      	ldrb	r3, [r7, #3]
 8010282:	b2db      	uxtb	r3, r3
 8010284:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8010288:	b2da      	uxtb	r2, r3
 801028a:	4b31      	ldr	r3, [pc, #196]	; (8010350 <xPortStartScheduler+0x130>)
 801028c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801028e:	4b31      	ldr	r3, [pc, #196]	; (8010354 <xPortStartScheduler+0x134>)
 8010290:	2207      	movs	r2, #7
 8010292:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010294:	e009      	b.n	80102aa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8010296:	4b2f      	ldr	r3, [pc, #188]	; (8010354 <xPortStartScheduler+0x134>)
 8010298:	681b      	ldr	r3, [r3, #0]
 801029a:	3b01      	subs	r3, #1
 801029c:	4a2d      	ldr	r2, [pc, #180]	; (8010354 <xPortStartScheduler+0x134>)
 801029e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80102a0:	78fb      	ldrb	r3, [r7, #3]
 80102a2:	b2db      	uxtb	r3, r3
 80102a4:	005b      	lsls	r3, r3, #1
 80102a6:	b2db      	uxtb	r3, r3
 80102a8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80102aa:	78fb      	ldrb	r3, [r7, #3]
 80102ac:	b2db      	uxtb	r3, r3
 80102ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80102b2:	2b80      	cmp	r3, #128	; 0x80
 80102b4:	d0ef      	beq.n	8010296 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80102b6:	4b27      	ldr	r3, [pc, #156]	; (8010354 <xPortStartScheduler+0x134>)
 80102b8:	681b      	ldr	r3, [r3, #0]
 80102ba:	f1c3 0307 	rsb	r3, r3, #7
 80102be:	2b04      	cmp	r3, #4
 80102c0:	d00a      	beq.n	80102d8 <xPortStartScheduler+0xb8>
	__asm volatile
 80102c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80102c6:	f383 8811 	msr	BASEPRI, r3
 80102ca:	f3bf 8f6f 	isb	sy
 80102ce:	f3bf 8f4f 	dsb	sy
 80102d2:	60bb      	str	r3, [r7, #8]
}
 80102d4:	bf00      	nop
 80102d6:	e7fe      	b.n	80102d6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80102d8:	4b1e      	ldr	r3, [pc, #120]	; (8010354 <xPortStartScheduler+0x134>)
 80102da:	681b      	ldr	r3, [r3, #0]
 80102dc:	021b      	lsls	r3, r3, #8
 80102de:	4a1d      	ldr	r2, [pc, #116]	; (8010354 <xPortStartScheduler+0x134>)
 80102e0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80102e2:	4b1c      	ldr	r3, [pc, #112]	; (8010354 <xPortStartScheduler+0x134>)
 80102e4:	681b      	ldr	r3, [r3, #0]
 80102e6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80102ea:	4a1a      	ldr	r2, [pc, #104]	; (8010354 <xPortStartScheduler+0x134>)
 80102ec:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80102ee:	687b      	ldr	r3, [r7, #4]
 80102f0:	b2da      	uxtb	r2, r3
 80102f2:	697b      	ldr	r3, [r7, #20]
 80102f4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80102f6:	4b18      	ldr	r3, [pc, #96]	; (8010358 <xPortStartScheduler+0x138>)
 80102f8:	681b      	ldr	r3, [r3, #0]
 80102fa:	4a17      	ldr	r2, [pc, #92]	; (8010358 <xPortStartScheduler+0x138>)
 80102fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8010300:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8010302:	4b15      	ldr	r3, [pc, #84]	; (8010358 <xPortStartScheduler+0x138>)
 8010304:	681b      	ldr	r3, [r3, #0]
 8010306:	4a14      	ldr	r2, [pc, #80]	; (8010358 <xPortStartScheduler+0x138>)
 8010308:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 801030c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 801030e:	f000 f8dd 	bl	80104cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8010312:	4b12      	ldr	r3, [pc, #72]	; (801035c <xPortStartScheduler+0x13c>)
 8010314:	2200      	movs	r2, #0
 8010316:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8010318:	f000 f8fc 	bl	8010514 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 801031c:	4b10      	ldr	r3, [pc, #64]	; (8010360 <xPortStartScheduler+0x140>)
 801031e:	681b      	ldr	r3, [r3, #0]
 8010320:	4a0f      	ldr	r2, [pc, #60]	; (8010360 <xPortStartScheduler+0x140>)
 8010322:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8010326:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8010328:	f7ff ff66 	bl	80101f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 801032c:	f7ff f838 	bl	800f3a0 <vTaskSwitchContext>
	prvTaskExitError();
 8010330:	f7ff ff1e 	bl	8010170 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8010334:	2300      	movs	r3, #0
}
 8010336:	4618      	mov	r0, r3
 8010338:	3718      	adds	r7, #24
 801033a:	46bd      	mov	sp, r7
 801033c:	bd80      	pop	{r7, pc}
 801033e:	bf00      	nop
 8010340:	e000ed00 	.word	0xe000ed00
 8010344:	410fc271 	.word	0x410fc271
 8010348:	410fc270 	.word	0x410fc270
 801034c:	e000e400 	.word	0xe000e400
 8010350:	20001390 	.word	0x20001390
 8010354:	20001394 	.word	0x20001394
 8010358:	e000ed20 	.word	0xe000ed20
 801035c:	20000044 	.word	0x20000044
 8010360:	e000ef34 	.word	0xe000ef34

08010364 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8010364:	b480      	push	{r7}
 8010366:	b083      	sub	sp, #12
 8010368:	af00      	add	r7, sp, #0
	__asm volatile
 801036a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801036e:	f383 8811 	msr	BASEPRI, r3
 8010372:	f3bf 8f6f 	isb	sy
 8010376:	f3bf 8f4f 	dsb	sy
 801037a:	607b      	str	r3, [r7, #4]
}
 801037c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801037e:	4b0f      	ldr	r3, [pc, #60]	; (80103bc <vPortEnterCritical+0x58>)
 8010380:	681b      	ldr	r3, [r3, #0]
 8010382:	3301      	adds	r3, #1
 8010384:	4a0d      	ldr	r2, [pc, #52]	; (80103bc <vPortEnterCritical+0x58>)
 8010386:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8010388:	4b0c      	ldr	r3, [pc, #48]	; (80103bc <vPortEnterCritical+0x58>)
 801038a:	681b      	ldr	r3, [r3, #0]
 801038c:	2b01      	cmp	r3, #1
 801038e:	d10f      	bne.n	80103b0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8010390:	4b0b      	ldr	r3, [pc, #44]	; (80103c0 <vPortEnterCritical+0x5c>)
 8010392:	681b      	ldr	r3, [r3, #0]
 8010394:	b2db      	uxtb	r3, r3
 8010396:	2b00      	cmp	r3, #0
 8010398:	d00a      	beq.n	80103b0 <vPortEnterCritical+0x4c>
	__asm volatile
 801039a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801039e:	f383 8811 	msr	BASEPRI, r3
 80103a2:	f3bf 8f6f 	isb	sy
 80103a6:	f3bf 8f4f 	dsb	sy
 80103aa:	603b      	str	r3, [r7, #0]
}
 80103ac:	bf00      	nop
 80103ae:	e7fe      	b.n	80103ae <vPortEnterCritical+0x4a>
	}
}
 80103b0:	bf00      	nop
 80103b2:	370c      	adds	r7, #12
 80103b4:	46bd      	mov	sp, r7
 80103b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103ba:	4770      	bx	lr
 80103bc:	20000044 	.word	0x20000044
 80103c0:	e000ed04 	.word	0xe000ed04

080103c4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80103c4:	b480      	push	{r7}
 80103c6:	b083      	sub	sp, #12
 80103c8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80103ca:	4b12      	ldr	r3, [pc, #72]	; (8010414 <vPortExitCritical+0x50>)
 80103cc:	681b      	ldr	r3, [r3, #0]
 80103ce:	2b00      	cmp	r3, #0
 80103d0:	d10a      	bne.n	80103e8 <vPortExitCritical+0x24>
	__asm volatile
 80103d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103d6:	f383 8811 	msr	BASEPRI, r3
 80103da:	f3bf 8f6f 	isb	sy
 80103de:	f3bf 8f4f 	dsb	sy
 80103e2:	607b      	str	r3, [r7, #4]
}
 80103e4:	bf00      	nop
 80103e6:	e7fe      	b.n	80103e6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80103e8:	4b0a      	ldr	r3, [pc, #40]	; (8010414 <vPortExitCritical+0x50>)
 80103ea:	681b      	ldr	r3, [r3, #0]
 80103ec:	3b01      	subs	r3, #1
 80103ee:	4a09      	ldr	r2, [pc, #36]	; (8010414 <vPortExitCritical+0x50>)
 80103f0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80103f2:	4b08      	ldr	r3, [pc, #32]	; (8010414 <vPortExitCritical+0x50>)
 80103f4:	681b      	ldr	r3, [r3, #0]
 80103f6:	2b00      	cmp	r3, #0
 80103f8:	d105      	bne.n	8010406 <vPortExitCritical+0x42>
 80103fa:	2300      	movs	r3, #0
 80103fc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80103fe:	683b      	ldr	r3, [r7, #0]
 8010400:	f383 8811 	msr	BASEPRI, r3
}
 8010404:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8010406:	bf00      	nop
 8010408:	370c      	adds	r7, #12
 801040a:	46bd      	mov	sp, r7
 801040c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010410:	4770      	bx	lr
 8010412:	bf00      	nop
 8010414:	20000044 	.word	0x20000044
	...

08010420 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8010420:	f3ef 8009 	mrs	r0, PSP
 8010424:	f3bf 8f6f 	isb	sy
 8010428:	4b15      	ldr	r3, [pc, #84]	; (8010480 <pxCurrentTCBConst>)
 801042a:	681a      	ldr	r2, [r3, #0]
 801042c:	f01e 0f10 	tst.w	lr, #16
 8010430:	bf08      	it	eq
 8010432:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8010436:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801043a:	6010      	str	r0, [r2, #0]
 801043c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8010440:	f04f 0050 	mov.w	r0, #80	; 0x50
 8010444:	f380 8811 	msr	BASEPRI, r0
 8010448:	f3bf 8f4f 	dsb	sy
 801044c:	f3bf 8f6f 	isb	sy
 8010450:	f7fe ffa6 	bl	800f3a0 <vTaskSwitchContext>
 8010454:	f04f 0000 	mov.w	r0, #0
 8010458:	f380 8811 	msr	BASEPRI, r0
 801045c:	bc09      	pop	{r0, r3}
 801045e:	6819      	ldr	r1, [r3, #0]
 8010460:	6808      	ldr	r0, [r1, #0]
 8010462:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010466:	f01e 0f10 	tst.w	lr, #16
 801046a:	bf08      	it	eq
 801046c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8010470:	f380 8809 	msr	PSP, r0
 8010474:	f3bf 8f6f 	isb	sy
 8010478:	4770      	bx	lr
 801047a:	bf00      	nop
 801047c:	f3af 8000 	nop.w

08010480 <pxCurrentTCBConst>:
 8010480:	20000d64 	.word	0x20000d64
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8010484:	bf00      	nop
 8010486:	bf00      	nop

08010488 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8010488:	b580      	push	{r7, lr}
 801048a:	b082      	sub	sp, #8
 801048c:	af00      	add	r7, sp, #0
	__asm volatile
 801048e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010492:	f383 8811 	msr	BASEPRI, r3
 8010496:	f3bf 8f6f 	isb	sy
 801049a:	f3bf 8f4f 	dsb	sy
 801049e:	607b      	str	r3, [r7, #4]
}
 80104a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80104a2:	f7fe fec3 	bl	800f22c <xTaskIncrementTick>
 80104a6:	4603      	mov	r3, r0
 80104a8:	2b00      	cmp	r3, #0
 80104aa:	d003      	beq.n	80104b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80104ac:	4b06      	ldr	r3, [pc, #24]	; (80104c8 <xPortSysTickHandler+0x40>)
 80104ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80104b2:	601a      	str	r2, [r3, #0]
 80104b4:	2300      	movs	r3, #0
 80104b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80104b8:	683b      	ldr	r3, [r7, #0]
 80104ba:	f383 8811 	msr	BASEPRI, r3
}
 80104be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80104c0:	bf00      	nop
 80104c2:	3708      	adds	r7, #8
 80104c4:	46bd      	mov	sp, r7
 80104c6:	bd80      	pop	{r7, pc}
 80104c8:	e000ed04 	.word	0xe000ed04

080104cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80104cc:	b480      	push	{r7}
 80104ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80104d0:	4b0b      	ldr	r3, [pc, #44]	; (8010500 <vPortSetupTimerInterrupt+0x34>)
 80104d2:	2200      	movs	r2, #0
 80104d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80104d6:	4b0b      	ldr	r3, [pc, #44]	; (8010504 <vPortSetupTimerInterrupt+0x38>)
 80104d8:	2200      	movs	r2, #0
 80104da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80104dc:	4b0a      	ldr	r3, [pc, #40]	; (8010508 <vPortSetupTimerInterrupt+0x3c>)
 80104de:	681b      	ldr	r3, [r3, #0]
 80104e0:	4a0a      	ldr	r2, [pc, #40]	; (801050c <vPortSetupTimerInterrupt+0x40>)
 80104e2:	fba2 2303 	umull	r2, r3, r2, r3
 80104e6:	099b      	lsrs	r3, r3, #6
 80104e8:	4a09      	ldr	r2, [pc, #36]	; (8010510 <vPortSetupTimerInterrupt+0x44>)
 80104ea:	3b01      	subs	r3, #1
 80104ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80104ee:	4b04      	ldr	r3, [pc, #16]	; (8010500 <vPortSetupTimerInterrupt+0x34>)
 80104f0:	2207      	movs	r2, #7
 80104f2:	601a      	str	r2, [r3, #0]
}
 80104f4:	bf00      	nop
 80104f6:	46bd      	mov	sp, r7
 80104f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104fc:	4770      	bx	lr
 80104fe:	bf00      	nop
 8010500:	e000e010 	.word	0xe000e010
 8010504:	e000e018 	.word	0xe000e018
 8010508:	20000004 	.word	0x20000004
 801050c:	10624dd3 	.word	0x10624dd3
 8010510:	e000e014 	.word	0xe000e014

08010514 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8010514:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8010524 <vPortEnableVFP+0x10>
 8010518:	6801      	ldr	r1, [r0, #0]
 801051a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801051e:	6001      	str	r1, [r0, #0]
 8010520:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8010522:	bf00      	nop
 8010524:	e000ed88 	.word	0xe000ed88

08010528 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8010528:	b480      	push	{r7}
 801052a:	b085      	sub	sp, #20
 801052c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801052e:	f3ef 8305 	mrs	r3, IPSR
 8010532:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8010534:	68fb      	ldr	r3, [r7, #12]
 8010536:	2b0f      	cmp	r3, #15
 8010538:	d914      	bls.n	8010564 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801053a:	4a17      	ldr	r2, [pc, #92]	; (8010598 <vPortValidateInterruptPriority+0x70>)
 801053c:	68fb      	ldr	r3, [r7, #12]
 801053e:	4413      	add	r3, r2
 8010540:	781b      	ldrb	r3, [r3, #0]
 8010542:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8010544:	4b15      	ldr	r3, [pc, #84]	; (801059c <vPortValidateInterruptPriority+0x74>)
 8010546:	781b      	ldrb	r3, [r3, #0]
 8010548:	7afa      	ldrb	r2, [r7, #11]
 801054a:	429a      	cmp	r2, r3
 801054c:	d20a      	bcs.n	8010564 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 801054e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010552:	f383 8811 	msr	BASEPRI, r3
 8010556:	f3bf 8f6f 	isb	sy
 801055a:	f3bf 8f4f 	dsb	sy
 801055e:	607b      	str	r3, [r7, #4]
}
 8010560:	bf00      	nop
 8010562:	e7fe      	b.n	8010562 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8010564:	4b0e      	ldr	r3, [pc, #56]	; (80105a0 <vPortValidateInterruptPriority+0x78>)
 8010566:	681b      	ldr	r3, [r3, #0]
 8010568:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 801056c:	4b0d      	ldr	r3, [pc, #52]	; (80105a4 <vPortValidateInterruptPriority+0x7c>)
 801056e:	681b      	ldr	r3, [r3, #0]
 8010570:	429a      	cmp	r2, r3
 8010572:	d90a      	bls.n	801058a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8010574:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010578:	f383 8811 	msr	BASEPRI, r3
 801057c:	f3bf 8f6f 	isb	sy
 8010580:	f3bf 8f4f 	dsb	sy
 8010584:	603b      	str	r3, [r7, #0]
}
 8010586:	bf00      	nop
 8010588:	e7fe      	b.n	8010588 <vPortValidateInterruptPriority+0x60>
	}
 801058a:	bf00      	nop
 801058c:	3714      	adds	r7, #20
 801058e:	46bd      	mov	sp, r7
 8010590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010594:	4770      	bx	lr
 8010596:	bf00      	nop
 8010598:	e000e3f0 	.word	0xe000e3f0
 801059c:	20001390 	.word	0x20001390
 80105a0:	e000ed0c 	.word	0xe000ed0c
 80105a4:	20001394 	.word	0x20001394

080105a8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80105a8:	b580      	push	{r7, lr}
 80105aa:	b08a      	sub	sp, #40	; 0x28
 80105ac:	af00      	add	r7, sp, #0
 80105ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80105b0:	2300      	movs	r3, #0
 80105b2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80105b4:	f7fe fd7e 	bl	800f0b4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80105b8:	4b5b      	ldr	r3, [pc, #364]	; (8010728 <pvPortMalloc+0x180>)
 80105ba:	681b      	ldr	r3, [r3, #0]
 80105bc:	2b00      	cmp	r3, #0
 80105be:	d101      	bne.n	80105c4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80105c0:	f000 f920 	bl	8010804 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80105c4:	4b59      	ldr	r3, [pc, #356]	; (801072c <pvPortMalloc+0x184>)
 80105c6:	681a      	ldr	r2, [r3, #0]
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	4013      	ands	r3, r2
 80105cc:	2b00      	cmp	r3, #0
 80105ce:	f040 8093 	bne.w	80106f8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80105d2:	687b      	ldr	r3, [r7, #4]
 80105d4:	2b00      	cmp	r3, #0
 80105d6:	d01d      	beq.n	8010614 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80105d8:	2208      	movs	r2, #8
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	4413      	add	r3, r2
 80105de:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80105e0:	687b      	ldr	r3, [r7, #4]
 80105e2:	f003 0307 	and.w	r3, r3, #7
 80105e6:	2b00      	cmp	r3, #0
 80105e8:	d014      	beq.n	8010614 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80105ea:	687b      	ldr	r3, [r7, #4]
 80105ec:	f023 0307 	bic.w	r3, r3, #7
 80105f0:	3308      	adds	r3, #8
 80105f2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	f003 0307 	and.w	r3, r3, #7
 80105fa:	2b00      	cmp	r3, #0
 80105fc:	d00a      	beq.n	8010614 <pvPortMalloc+0x6c>
	__asm volatile
 80105fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010602:	f383 8811 	msr	BASEPRI, r3
 8010606:	f3bf 8f6f 	isb	sy
 801060a:	f3bf 8f4f 	dsb	sy
 801060e:	617b      	str	r3, [r7, #20]
}
 8010610:	bf00      	nop
 8010612:	e7fe      	b.n	8010612 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	2b00      	cmp	r3, #0
 8010618:	d06e      	beq.n	80106f8 <pvPortMalloc+0x150>
 801061a:	4b45      	ldr	r3, [pc, #276]	; (8010730 <pvPortMalloc+0x188>)
 801061c:	681b      	ldr	r3, [r3, #0]
 801061e:	687a      	ldr	r2, [r7, #4]
 8010620:	429a      	cmp	r2, r3
 8010622:	d869      	bhi.n	80106f8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8010624:	4b43      	ldr	r3, [pc, #268]	; (8010734 <pvPortMalloc+0x18c>)
 8010626:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8010628:	4b42      	ldr	r3, [pc, #264]	; (8010734 <pvPortMalloc+0x18c>)
 801062a:	681b      	ldr	r3, [r3, #0]
 801062c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801062e:	e004      	b.n	801063a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8010630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010632:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8010634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010636:	681b      	ldr	r3, [r3, #0]
 8010638:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801063a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801063c:	685b      	ldr	r3, [r3, #4]
 801063e:	687a      	ldr	r2, [r7, #4]
 8010640:	429a      	cmp	r2, r3
 8010642:	d903      	bls.n	801064c <pvPortMalloc+0xa4>
 8010644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010646:	681b      	ldr	r3, [r3, #0]
 8010648:	2b00      	cmp	r3, #0
 801064a:	d1f1      	bne.n	8010630 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801064c:	4b36      	ldr	r3, [pc, #216]	; (8010728 <pvPortMalloc+0x180>)
 801064e:	681b      	ldr	r3, [r3, #0]
 8010650:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010652:	429a      	cmp	r2, r3
 8010654:	d050      	beq.n	80106f8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8010656:	6a3b      	ldr	r3, [r7, #32]
 8010658:	681b      	ldr	r3, [r3, #0]
 801065a:	2208      	movs	r2, #8
 801065c:	4413      	add	r3, r2
 801065e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8010660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010662:	681a      	ldr	r2, [r3, #0]
 8010664:	6a3b      	ldr	r3, [r7, #32]
 8010666:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8010668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801066a:	685a      	ldr	r2, [r3, #4]
 801066c:	687b      	ldr	r3, [r7, #4]
 801066e:	1ad2      	subs	r2, r2, r3
 8010670:	2308      	movs	r3, #8
 8010672:	005b      	lsls	r3, r3, #1
 8010674:	429a      	cmp	r2, r3
 8010676:	d91f      	bls.n	80106b8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8010678:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801067a:	687b      	ldr	r3, [r7, #4]
 801067c:	4413      	add	r3, r2
 801067e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010680:	69bb      	ldr	r3, [r7, #24]
 8010682:	f003 0307 	and.w	r3, r3, #7
 8010686:	2b00      	cmp	r3, #0
 8010688:	d00a      	beq.n	80106a0 <pvPortMalloc+0xf8>
	__asm volatile
 801068a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801068e:	f383 8811 	msr	BASEPRI, r3
 8010692:	f3bf 8f6f 	isb	sy
 8010696:	f3bf 8f4f 	dsb	sy
 801069a:	613b      	str	r3, [r7, #16]
}
 801069c:	bf00      	nop
 801069e:	e7fe      	b.n	801069e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80106a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80106a2:	685a      	ldr	r2, [r3, #4]
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	1ad2      	subs	r2, r2, r3
 80106a8:	69bb      	ldr	r3, [r7, #24]
 80106aa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80106ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80106ae:	687a      	ldr	r2, [r7, #4]
 80106b0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80106b2:	69b8      	ldr	r0, [r7, #24]
 80106b4:	f000 f908 	bl	80108c8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80106b8:	4b1d      	ldr	r3, [pc, #116]	; (8010730 <pvPortMalloc+0x188>)
 80106ba:	681a      	ldr	r2, [r3, #0]
 80106bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80106be:	685b      	ldr	r3, [r3, #4]
 80106c0:	1ad3      	subs	r3, r2, r3
 80106c2:	4a1b      	ldr	r2, [pc, #108]	; (8010730 <pvPortMalloc+0x188>)
 80106c4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80106c6:	4b1a      	ldr	r3, [pc, #104]	; (8010730 <pvPortMalloc+0x188>)
 80106c8:	681a      	ldr	r2, [r3, #0]
 80106ca:	4b1b      	ldr	r3, [pc, #108]	; (8010738 <pvPortMalloc+0x190>)
 80106cc:	681b      	ldr	r3, [r3, #0]
 80106ce:	429a      	cmp	r2, r3
 80106d0:	d203      	bcs.n	80106da <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80106d2:	4b17      	ldr	r3, [pc, #92]	; (8010730 <pvPortMalloc+0x188>)
 80106d4:	681b      	ldr	r3, [r3, #0]
 80106d6:	4a18      	ldr	r2, [pc, #96]	; (8010738 <pvPortMalloc+0x190>)
 80106d8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80106da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80106dc:	685a      	ldr	r2, [r3, #4]
 80106de:	4b13      	ldr	r3, [pc, #76]	; (801072c <pvPortMalloc+0x184>)
 80106e0:	681b      	ldr	r3, [r3, #0]
 80106e2:	431a      	orrs	r2, r3
 80106e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80106e6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80106e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80106ea:	2200      	movs	r2, #0
 80106ec:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80106ee:	4b13      	ldr	r3, [pc, #76]	; (801073c <pvPortMalloc+0x194>)
 80106f0:	681b      	ldr	r3, [r3, #0]
 80106f2:	3301      	adds	r3, #1
 80106f4:	4a11      	ldr	r2, [pc, #68]	; (801073c <pvPortMalloc+0x194>)
 80106f6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80106f8:	f7fe fcea 	bl	800f0d0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80106fc:	69fb      	ldr	r3, [r7, #28]
 80106fe:	f003 0307 	and.w	r3, r3, #7
 8010702:	2b00      	cmp	r3, #0
 8010704:	d00a      	beq.n	801071c <pvPortMalloc+0x174>
	__asm volatile
 8010706:	f04f 0350 	mov.w	r3, #80	; 0x50
 801070a:	f383 8811 	msr	BASEPRI, r3
 801070e:	f3bf 8f6f 	isb	sy
 8010712:	f3bf 8f4f 	dsb	sy
 8010716:	60fb      	str	r3, [r7, #12]
}
 8010718:	bf00      	nop
 801071a:	e7fe      	b.n	801071a <pvPortMalloc+0x172>
	return pvReturn;
 801071c:	69fb      	ldr	r3, [r7, #28]
}
 801071e:	4618      	mov	r0, r3
 8010720:	3728      	adds	r7, #40	; 0x28
 8010722:	46bd      	mov	sp, r7
 8010724:	bd80      	pop	{r7, pc}
 8010726:	bf00      	nop
 8010728:	200059f0 	.word	0x200059f0
 801072c:	20005a04 	.word	0x20005a04
 8010730:	200059f4 	.word	0x200059f4
 8010734:	200059e8 	.word	0x200059e8
 8010738:	200059f8 	.word	0x200059f8
 801073c:	200059fc 	.word	0x200059fc

08010740 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8010740:	b580      	push	{r7, lr}
 8010742:	b086      	sub	sp, #24
 8010744:	af00      	add	r7, sp, #0
 8010746:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	2b00      	cmp	r3, #0
 8010750:	d04d      	beq.n	80107ee <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8010752:	2308      	movs	r3, #8
 8010754:	425b      	negs	r3, r3
 8010756:	697a      	ldr	r2, [r7, #20]
 8010758:	4413      	add	r3, r2
 801075a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 801075c:	697b      	ldr	r3, [r7, #20]
 801075e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8010760:	693b      	ldr	r3, [r7, #16]
 8010762:	685a      	ldr	r2, [r3, #4]
 8010764:	4b24      	ldr	r3, [pc, #144]	; (80107f8 <vPortFree+0xb8>)
 8010766:	681b      	ldr	r3, [r3, #0]
 8010768:	4013      	ands	r3, r2
 801076a:	2b00      	cmp	r3, #0
 801076c:	d10a      	bne.n	8010784 <vPortFree+0x44>
	__asm volatile
 801076e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010772:	f383 8811 	msr	BASEPRI, r3
 8010776:	f3bf 8f6f 	isb	sy
 801077a:	f3bf 8f4f 	dsb	sy
 801077e:	60fb      	str	r3, [r7, #12]
}
 8010780:	bf00      	nop
 8010782:	e7fe      	b.n	8010782 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8010784:	693b      	ldr	r3, [r7, #16]
 8010786:	681b      	ldr	r3, [r3, #0]
 8010788:	2b00      	cmp	r3, #0
 801078a:	d00a      	beq.n	80107a2 <vPortFree+0x62>
	__asm volatile
 801078c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010790:	f383 8811 	msr	BASEPRI, r3
 8010794:	f3bf 8f6f 	isb	sy
 8010798:	f3bf 8f4f 	dsb	sy
 801079c:	60bb      	str	r3, [r7, #8]
}
 801079e:	bf00      	nop
 80107a0:	e7fe      	b.n	80107a0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80107a2:	693b      	ldr	r3, [r7, #16]
 80107a4:	685a      	ldr	r2, [r3, #4]
 80107a6:	4b14      	ldr	r3, [pc, #80]	; (80107f8 <vPortFree+0xb8>)
 80107a8:	681b      	ldr	r3, [r3, #0]
 80107aa:	4013      	ands	r3, r2
 80107ac:	2b00      	cmp	r3, #0
 80107ae:	d01e      	beq.n	80107ee <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80107b0:	693b      	ldr	r3, [r7, #16]
 80107b2:	681b      	ldr	r3, [r3, #0]
 80107b4:	2b00      	cmp	r3, #0
 80107b6:	d11a      	bne.n	80107ee <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80107b8:	693b      	ldr	r3, [r7, #16]
 80107ba:	685a      	ldr	r2, [r3, #4]
 80107bc:	4b0e      	ldr	r3, [pc, #56]	; (80107f8 <vPortFree+0xb8>)
 80107be:	681b      	ldr	r3, [r3, #0]
 80107c0:	43db      	mvns	r3, r3
 80107c2:	401a      	ands	r2, r3
 80107c4:	693b      	ldr	r3, [r7, #16]
 80107c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80107c8:	f7fe fc74 	bl	800f0b4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80107cc:	693b      	ldr	r3, [r7, #16]
 80107ce:	685a      	ldr	r2, [r3, #4]
 80107d0:	4b0a      	ldr	r3, [pc, #40]	; (80107fc <vPortFree+0xbc>)
 80107d2:	681b      	ldr	r3, [r3, #0]
 80107d4:	4413      	add	r3, r2
 80107d6:	4a09      	ldr	r2, [pc, #36]	; (80107fc <vPortFree+0xbc>)
 80107d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80107da:	6938      	ldr	r0, [r7, #16]
 80107dc:	f000 f874 	bl	80108c8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80107e0:	4b07      	ldr	r3, [pc, #28]	; (8010800 <vPortFree+0xc0>)
 80107e2:	681b      	ldr	r3, [r3, #0]
 80107e4:	3301      	adds	r3, #1
 80107e6:	4a06      	ldr	r2, [pc, #24]	; (8010800 <vPortFree+0xc0>)
 80107e8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80107ea:	f7fe fc71 	bl	800f0d0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80107ee:	bf00      	nop
 80107f0:	3718      	adds	r7, #24
 80107f2:	46bd      	mov	sp, r7
 80107f4:	bd80      	pop	{r7, pc}
 80107f6:	bf00      	nop
 80107f8:	20005a04 	.word	0x20005a04
 80107fc:	200059f4 	.word	0x200059f4
 8010800:	20005a00 	.word	0x20005a00

08010804 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8010804:	b480      	push	{r7}
 8010806:	b085      	sub	sp, #20
 8010808:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801080a:	f244 6350 	movw	r3, #18000	; 0x4650
 801080e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8010810:	4b27      	ldr	r3, [pc, #156]	; (80108b0 <prvHeapInit+0xac>)
 8010812:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8010814:	68fb      	ldr	r3, [r7, #12]
 8010816:	f003 0307 	and.w	r3, r3, #7
 801081a:	2b00      	cmp	r3, #0
 801081c:	d00c      	beq.n	8010838 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801081e:	68fb      	ldr	r3, [r7, #12]
 8010820:	3307      	adds	r3, #7
 8010822:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010824:	68fb      	ldr	r3, [r7, #12]
 8010826:	f023 0307 	bic.w	r3, r3, #7
 801082a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801082c:	68ba      	ldr	r2, [r7, #8]
 801082e:	68fb      	ldr	r3, [r7, #12]
 8010830:	1ad3      	subs	r3, r2, r3
 8010832:	4a1f      	ldr	r2, [pc, #124]	; (80108b0 <prvHeapInit+0xac>)
 8010834:	4413      	add	r3, r2
 8010836:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8010838:	68fb      	ldr	r3, [r7, #12]
 801083a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801083c:	4a1d      	ldr	r2, [pc, #116]	; (80108b4 <prvHeapInit+0xb0>)
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8010842:	4b1c      	ldr	r3, [pc, #112]	; (80108b4 <prvHeapInit+0xb0>)
 8010844:	2200      	movs	r2, #0
 8010846:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8010848:	687b      	ldr	r3, [r7, #4]
 801084a:	68ba      	ldr	r2, [r7, #8]
 801084c:	4413      	add	r3, r2
 801084e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8010850:	2208      	movs	r2, #8
 8010852:	68fb      	ldr	r3, [r7, #12]
 8010854:	1a9b      	subs	r3, r3, r2
 8010856:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010858:	68fb      	ldr	r3, [r7, #12]
 801085a:	f023 0307 	bic.w	r3, r3, #7
 801085e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8010860:	68fb      	ldr	r3, [r7, #12]
 8010862:	4a15      	ldr	r2, [pc, #84]	; (80108b8 <prvHeapInit+0xb4>)
 8010864:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8010866:	4b14      	ldr	r3, [pc, #80]	; (80108b8 <prvHeapInit+0xb4>)
 8010868:	681b      	ldr	r3, [r3, #0]
 801086a:	2200      	movs	r2, #0
 801086c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801086e:	4b12      	ldr	r3, [pc, #72]	; (80108b8 <prvHeapInit+0xb4>)
 8010870:	681b      	ldr	r3, [r3, #0]
 8010872:	2200      	movs	r2, #0
 8010874:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8010876:	687b      	ldr	r3, [r7, #4]
 8010878:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801087a:	683b      	ldr	r3, [r7, #0]
 801087c:	68fa      	ldr	r2, [r7, #12]
 801087e:	1ad2      	subs	r2, r2, r3
 8010880:	683b      	ldr	r3, [r7, #0]
 8010882:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8010884:	4b0c      	ldr	r3, [pc, #48]	; (80108b8 <prvHeapInit+0xb4>)
 8010886:	681a      	ldr	r2, [r3, #0]
 8010888:	683b      	ldr	r3, [r7, #0]
 801088a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801088c:	683b      	ldr	r3, [r7, #0]
 801088e:	685b      	ldr	r3, [r3, #4]
 8010890:	4a0a      	ldr	r2, [pc, #40]	; (80108bc <prvHeapInit+0xb8>)
 8010892:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010894:	683b      	ldr	r3, [r7, #0]
 8010896:	685b      	ldr	r3, [r3, #4]
 8010898:	4a09      	ldr	r2, [pc, #36]	; (80108c0 <prvHeapInit+0xbc>)
 801089a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801089c:	4b09      	ldr	r3, [pc, #36]	; (80108c4 <prvHeapInit+0xc0>)
 801089e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80108a2:	601a      	str	r2, [r3, #0]
}
 80108a4:	bf00      	nop
 80108a6:	3714      	adds	r7, #20
 80108a8:	46bd      	mov	sp, r7
 80108aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108ae:	4770      	bx	lr
 80108b0:	20001398 	.word	0x20001398
 80108b4:	200059e8 	.word	0x200059e8
 80108b8:	200059f0 	.word	0x200059f0
 80108bc:	200059f8 	.word	0x200059f8
 80108c0:	200059f4 	.word	0x200059f4
 80108c4:	20005a04 	.word	0x20005a04

080108c8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80108c8:	b480      	push	{r7}
 80108ca:	b085      	sub	sp, #20
 80108cc:	af00      	add	r7, sp, #0
 80108ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80108d0:	4b28      	ldr	r3, [pc, #160]	; (8010974 <prvInsertBlockIntoFreeList+0xac>)
 80108d2:	60fb      	str	r3, [r7, #12]
 80108d4:	e002      	b.n	80108dc <prvInsertBlockIntoFreeList+0x14>
 80108d6:	68fb      	ldr	r3, [r7, #12]
 80108d8:	681b      	ldr	r3, [r3, #0]
 80108da:	60fb      	str	r3, [r7, #12]
 80108dc:	68fb      	ldr	r3, [r7, #12]
 80108de:	681b      	ldr	r3, [r3, #0]
 80108e0:	687a      	ldr	r2, [r7, #4]
 80108e2:	429a      	cmp	r2, r3
 80108e4:	d8f7      	bhi.n	80108d6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80108e6:	68fb      	ldr	r3, [r7, #12]
 80108e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80108ea:	68fb      	ldr	r3, [r7, #12]
 80108ec:	685b      	ldr	r3, [r3, #4]
 80108ee:	68ba      	ldr	r2, [r7, #8]
 80108f0:	4413      	add	r3, r2
 80108f2:	687a      	ldr	r2, [r7, #4]
 80108f4:	429a      	cmp	r2, r3
 80108f6:	d108      	bne.n	801090a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80108f8:	68fb      	ldr	r3, [r7, #12]
 80108fa:	685a      	ldr	r2, [r3, #4]
 80108fc:	687b      	ldr	r3, [r7, #4]
 80108fe:	685b      	ldr	r3, [r3, #4]
 8010900:	441a      	add	r2, r3
 8010902:	68fb      	ldr	r3, [r7, #12]
 8010904:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8010906:	68fb      	ldr	r3, [r7, #12]
 8010908:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801090a:	687b      	ldr	r3, [r7, #4]
 801090c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	685b      	ldr	r3, [r3, #4]
 8010912:	68ba      	ldr	r2, [r7, #8]
 8010914:	441a      	add	r2, r3
 8010916:	68fb      	ldr	r3, [r7, #12]
 8010918:	681b      	ldr	r3, [r3, #0]
 801091a:	429a      	cmp	r2, r3
 801091c:	d118      	bne.n	8010950 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801091e:	68fb      	ldr	r3, [r7, #12]
 8010920:	681a      	ldr	r2, [r3, #0]
 8010922:	4b15      	ldr	r3, [pc, #84]	; (8010978 <prvInsertBlockIntoFreeList+0xb0>)
 8010924:	681b      	ldr	r3, [r3, #0]
 8010926:	429a      	cmp	r2, r3
 8010928:	d00d      	beq.n	8010946 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	685a      	ldr	r2, [r3, #4]
 801092e:	68fb      	ldr	r3, [r7, #12]
 8010930:	681b      	ldr	r3, [r3, #0]
 8010932:	685b      	ldr	r3, [r3, #4]
 8010934:	441a      	add	r2, r3
 8010936:	687b      	ldr	r3, [r7, #4]
 8010938:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801093a:	68fb      	ldr	r3, [r7, #12]
 801093c:	681b      	ldr	r3, [r3, #0]
 801093e:	681a      	ldr	r2, [r3, #0]
 8010940:	687b      	ldr	r3, [r7, #4]
 8010942:	601a      	str	r2, [r3, #0]
 8010944:	e008      	b.n	8010958 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8010946:	4b0c      	ldr	r3, [pc, #48]	; (8010978 <prvInsertBlockIntoFreeList+0xb0>)
 8010948:	681a      	ldr	r2, [r3, #0]
 801094a:	687b      	ldr	r3, [r7, #4]
 801094c:	601a      	str	r2, [r3, #0]
 801094e:	e003      	b.n	8010958 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8010950:	68fb      	ldr	r3, [r7, #12]
 8010952:	681a      	ldr	r2, [r3, #0]
 8010954:	687b      	ldr	r3, [r7, #4]
 8010956:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8010958:	68fa      	ldr	r2, [r7, #12]
 801095a:	687b      	ldr	r3, [r7, #4]
 801095c:	429a      	cmp	r2, r3
 801095e:	d002      	beq.n	8010966 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8010960:	68fb      	ldr	r3, [r7, #12]
 8010962:	687a      	ldr	r2, [r7, #4]
 8010964:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010966:	bf00      	nop
 8010968:	3714      	adds	r7, #20
 801096a:	46bd      	mov	sp, r7
 801096c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010970:	4770      	bx	lr
 8010972:	bf00      	nop
 8010974:	200059e8 	.word	0x200059e8
 8010978:	200059f0 	.word	0x200059f0

0801097c <_Znwj>:
 801097c:	2801      	cmp	r0, #1
 801097e:	bf38      	it	cc
 8010980:	2001      	movcc	r0, #1
 8010982:	b510      	push	{r4, lr}
 8010984:	4604      	mov	r4, r0
 8010986:	4620      	mov	r0, r4
 8010988:	f000 fa70 	bl	8010e6c <malloc>
 801098c:	b930      	cbnz	r0, 801099c <_Znwj+0x20>
 801098e:	f000 f81b 	bl	80109c8 <_ZSt15get_new_handlerv>
 8010992:	b908      	cbnz	r0, 8010998 <_Znwj+0x1c>
 8010994:	f000 f820 	bl	80109d8 <abort>
 8010998:	4780      	blx	r0
 801099a:	e7f4      	b.n	8010986 <_Znwj+0xa>
 801099c:	bd10      	pop	{r4, pc}

0801099e <__cxa_pure_virtual>:
 801099e:	b508      	push	{r3, lr}
 80109a0:	f000 f80c 	bl	80109bc <_ZSt9terminatev>

080109a4 <_ZN10__cxxabiv111__terminateEPFvvE>:
 80109a4:	b508      	push	{r3, lr}
 80109a6:	4780      	blx	r0
 80109a8:	f000 f816 	bl	80109d8 <abort>

080109ac <_ZSt13get_terminatev>:
 80109ac:	4b02      	ldr	r3, [pc, #8]	; (80109b8 <_ZSt13get_terminatev+0xc>)
 80109ae:	6818      	ldr	r0, [r3, #0]
 80109b0:	f3bf 8f5b 	dmb	ish
 80109b4:	4770      	bx	lr
 80109b6:	bf00      	nop
 80109b8:	20000048 	.word	0x20000048

080109bc <_ZSt9terminatev>:
 80109bc:	b508      	push	{r3, lr}
 80109be:	f7ff fff5 	bl	80109ac <_ZSt13get_terminatev>
 80109c2:	f7ff ffef 	bl	80109a4 <_ZN10__cxxabiv111__terminateEPFvvE>
	...

080109c8 <_ZSt15get_new_handlerv>:
 80109c8:	4b02      	ldr	r3, [pc, #8]	; (80109d4 <_ZSt15get_new_handlerv+0xc>)
 80109ca:	6818      	ldr	r0, [r3, #0]
 80109cc:	f3bf 8f5b 	dmb	ish
 80109d0:	4770      	bx	lr
 80109d2:	bf00      	nop
 80109d4:	20005a08 	.word	0x20005a08

080109d8 <abort>:
 80109d8:	b508      	push	{r3, lr}
 80109da:	2006      	movs	r0, #6
 80109dc:	f001 fd5e 	bl	801249c <raise>
 80109e0:	2001      	movs	r0, #1
 80109e2:	f7f2 fb5f 	bl	80030a4 <_exit>
	...

080109e8 <__errno>:
 80109e8:	4b01      	ldr	r3, [pc, #4]	; (80109f0 <__errno+0x8>)
 80109ea:	6818      	ldr	r0, [r3, #0]
 80109ec:	4770      	bx	lr
 80109ee:	bf00      	nop
 80109f0:	2000004c 	.word	0x2000004c

080109f4 <std>:
 80109f4:	2300      	movs	r3, #0
 80109f6:	b510      	push	{r4, lr}
 80109f8:	4604      	mov	r4, r0
 80109fa:	e9c0 3300 	strd	r3, r3, [r0]
 80109fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010a02:	6083      	str	r3, [r0, #8]
 8010a04:	8181      	strh	r1, [r0, #12]
 8010a06:	6643      	str	r3, [r0, #100]	; 0x64
 8010a08:	81c2      	strh	r2, [r0, #14]
 8010a0a:	6183      	str	r3, [r0, #24]
 8010a0c:	4619      	mov	r1, r3
 8010a0e:	2208      	movs	r2, #8
 8010a10:	305c      	adds	r0, #92	; 0x5c
 8010a12:	f000 fa63 	bl	8010edc <memset>
 8010a16:	4b05      	ldr	r3, [pc, #20]	; (8010a2c <std+0x38>)
 8010a18:	6263      	str	r3, [r4, #36]	; 0x24
 8010a1a:	4b05      	ldr	r3, [pc, #20]	; (8010a30 <std+0x3c>)
 8010a1c:	62a3      	str	r3, [r4, #40]	; 0x28
 8010a1e:	4b05      	ldr	r3, [pc, #20]	; (8010a34 <std+0x40>)
 8010a20:	62e3      	str	r3, [r4, #44]	; 0x2c
 8010a22:	4b05      	ldr	r3, [pc, #20]	; (8010a38 <std+0x44>)
 8010a24:	6224      	str	r4, [r4, #32]
 8010a26:	6323      	str	r3, [r4, #48]	; 0x30
 8010a28:	bd10      	pop	{r4, pc}
 8010a2a:	bf00      	nop
 8010a2c:	0801256d 	.word	0x0801256d
 8010a30:	08012593 	.word	0x08012593
 8010a34:	080125cb 	.word	0x080125cb
 8010a38:	080125ef 	.word	0x080125ef

08010a3c <_cleanup_r>:
 8010a3c:	4901      	ldr	r1, [pc, #4]	; (8010a44 <_cleanup_r+0x8>)
 8010a3e:	f000 b8af 	b.w	8010ba0 <_fwalk_reent>
 8010a42:	bf00      	nop
 8010a44:	08014935 	.word	0x08014935

08010a48 <__sfmoreglue>:
 8010a48:	b570      	push	{r4, r5, r6, lr}
 8010a4a:	1e4a      	subs	r2, r1, #1
 8010a4c:	2568      	movs	r5, #104	; 0x68
 8010a4e:	4355      	muls	r5, r2
 8010a50:	460e      	mov	r6, r1
 8010a52:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010a56:	f000 fd17 	bl	8011488 <_malloc_r>
 8010a5a:	4604      	mov	r4, r0
 8010a5c:	b140      	cbz	r0, 8010a70 <__sfmoreglue+0x28>
 8010a5e:	2100      	movs	r1, #0
 8010a60:	e9c0 1600 	strd	r1, r6, [r0]
 8010a64:	300c      	adds	r0, #12
 8010a66:	60a0      	str	r0, [r4, #8]
 8010a68:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8010a6c:	f000 fa36 	bl	8010edc <memset>
 8010a70:	4620      	mov	r0, r4
 8010a72:	bd70      	pop	{r4, r5, r6, pc}

08010a74 <__sfp_lock_acquire>:
 8010a74:	4801      	ldr	r0, [pc, #4]	; (8010a7c <__sfp_lock_acquire+0x8>)
 8010a76:	f000 b9f5 	b.w	8010e64 <__retarget_lock_acquire_recursive>
 8010a7a:	bf00      	nop
 8010a7c:	20006194 	.word	0x20006194

08010a80 <__sfp_lock_release>:
 8010a80:	4801      	ldr	r0, [pc, #4]	; (8010a88 <__sfp_lock_release+0x8>)
 8010a82:	f000 b9f1 	b.w	8010e68 <__retarget_lock_release_recursive>
 8010a86:	bf00      	nop
 8010a88:	20006194 	.word	0x20006194

08010a8c <__sinit_lock_acquire>:
 8010a8c:	4801      	ldr	r0, [pc, #4]	; (8010a94 <__sinit_lock_acquire+0x8>)
 8010a8e:	f000 b9e9 	b.w	8010e64 <__retarget_lock_acquire_recursive>
 8010a92:	bf00      	nop
 8010a94:	2000618f 	.word	0x2000618f

08010a98 <__sinit_lock_release>:
 8010a98:	4801      	ldr	r0, [pc, #4]	; (8010aa0 <__sinit_lock_release+0x8>)
 8010a9a:	f000 b9e5 	b.w	8010e68 <__retarget_lock_release_recursive>
 8010a9e:	bf00      	nop
 8010aa0:	2000618f 	.word	0x2000618f

08010aa4 <__sinit>:
 8010aa4:	b510      	push	{r4, lr}
 8010aa6:	4604      	mov	r4, r0
 8010aa8:	f7ff fff0 	bl	8010a8c <__sinit_lock_acquire>
 8010aac:	69a3      	ldr	r3, [r4, #24]
 8010aae:	b11b      	cbz	r3, 8010ab8 <__sinit+0x14>
 8010ab0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010ab4:	f7ff bff0 	b.w	8010a98 <__sinit_lock_release>
 8010ab8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8010abc:	6523      	str	r3, [r4, #80]	; 0x50
 8010abe:	4b13      	ldr	r3, [pc, #76]	; (8010b0c <__sinit+0x68>)
 8010ac0:	4a13      	ldr	r2, [pc, #76]	; (8010b10 <__sinit+0x6c>)
 8010ac2:	681b      	ldr	r3, [r3, #0]
 8010ac4:	62a2      	str	r2, [r4, #40]	; 0x28
 8010ac6:	42a3      	cmp	r3, r4
 8010ac8:	bf04      	itt	eq
 8010aca:	2301      	moveq	r3, #1
 8010acc:	61a3      	streq	r3, [r4, #24]
 8010ace:	4620      	mov	r0, r4
 8010ad0:	f000 f820 	bl	8010b14 <__sfp>
 8010ad4:	6060      	str	r0, [r4, #4]
 8010ad6:	4620      	mov	r0, r4
 8010ad8:	f000 f81c 	bl	8010b14 <__sfp>
 8010adc:	60a0      	str	r0, [r4, #8]
 8010ade:	4620      	mov	r0, r4
 8010ae0:	f000 f818 	bl	8010b14 <__sfp>
 8010ae4:	2200      	movs	r2, #0
 8010ae6:	60e0      	str	r0, [r4, #12]
 8010ae8:	2104      	movs	r1, #4
 8010aea:	6860      	ldr	r0, [r4, #4]
 8010aec:	f7ff ff82 	bl	80109f4 <std>
 8010af0:	68a0      	ldr	r0, [r4, #8]
 8010af2:	2201      	movs	r2, #1
 8010af4:	2109      	movs	r1, #9
 8010af6:	f7ff ff7d 	bl	80109f4 <std>
 8010afa:	68e0      	ldr	r0, [r4, #12]
 8010afc:	2202      	movs	r2, #2
 8010afe:	2112      	movs	r1, #18
 8010b00:	f7ff ff78 	bl	80109f4 <std>
 8010b04:	2301      	movs	r3, #1
 8010b06:	61a3      	str	r3, [r4, #24]
 8010b08:	e7d2      	b.n	8010ab0 <__sinit+0xc>
 8010b0a:	bf00      	nop
 8010b0c:	08018854 	.word	0x08018854
 8010b10:	08010a3d 	.word	0x08010a3d

08010b14 <__sfp>:
 8010b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010b16:	4607      	mov	r7, r0
 8010b18:	f7ff ffac 	bl	8010a74 <__sfp_lock_acquire>
 8010b1c:	4b1e      	ldr	r3, [pc, #120]	; (8010b98 <__sfp+0x84>)
 8010b1e:	681e      	ldr	r6, [r3, #0]
 8010b20:	69b3      	ldr	r3, [r6, #24]
 8010b22:	b913      	cbnz	r3, 8010b2a <__sfp+0x16>
 8010b24:	4630      	mov	r0, r6
 8010b26:	f7ff ffbd 	bl	8010aa4 <__sinit>
 8010b2a:	3648      	adds	r6, #72	; 0x48
 8010b2c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010b30:	3b01      	subs	r3, #1
 8010b32:	d503      	bpl.n	8010b3c <__sfp+0x28>
 8010b34:	6833      	ldr	r3, [r6, #0]
 8010b36:	b30b      	cbz	r3, 8010b7c <__sfp+0x68>
 8010b38:	6836      	ldr	r6, [r6, #0]
 8010b3a:	e7f7      	b.n	8010b2c <__sfp+0x18>
 8010b3c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010b40:	b9d5      	cbnz	r5, 8010b78 <__sfp+0x64>
 8010b42:	4b16      	ldr	r3, [pc, #88]	; (8010b9c <__sfp+0x88>)
 8010b44:	60e3      	str	r3, [r4, #12]
 8010b46:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8010b4a:	6665      	str	r5, [r4, #100]	; 0x64
 8010b4c:	f000 f988 	bl	8010e60 <__retarget_lock_init_recursive>
 8010b50:	f7ff ff96 	bl	8010a80 <__sfp_lock_release>
 8010b54:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8010b58:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8010b5c:	6025      	str	r5, [r4, #0]
 8010b5e:	61a5      	str	r5, [r4, #24]
 8010b60:	2208      	movs	r2, #8
 8010b62:	4629      	mov	r1, r5
 8010b64:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010b68:	f000 f9b8 	bl	8010edc <memset>
 8010b6c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010b70:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8010b74:	4620      	mov	r0, r4
 8010b76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010b78:	3468      	adds	r4, #104	; 0x68
 8010b7a:	e7d9      	b.n	8010b30 <__sfp+0x1c>
 8010b7c:	2104      	movs	r1, #4
 8010b7e:	4638      	mov	r0, r7
 8010b80:	f7ff ff62 	bl	8010a48 <__sfmoreglue>
 8010b84:	4604      	mov	r4, r0
 8010b86:	6030      	str	r0, [r6, #0]
 8010b88:	2800      	cmp	r0, #0
 8010b8a:	d1d5      	bne.n	8010b38 <__sfp+0x24>
 8010b8c:	f7ff ff78 	bl	8010a80 <__sfp_lock_release>
 8010b90:	230c      	movs	r3, #12
 8010b92:	603b      	str	r3, [r7, #0]
 8010b94:	e7ee      	b.n	8010b74 <__sfp+0x60>
 8010b96:	bf00      	nop
 8010b98:	08018854 	.word	0x08018854
 8010b9c:	ffff0001 	.word	0xffff0001

08010ba0 <_fwalk_reent>:
 8010ba0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010ba4:	4606      	mov	r6, r0
 8010ba6:	4688      	mov	r8, r1
 8010ba8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8010bac:	2700      	movs	r7, #0
 8010bae:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010bb2:	f1b9 0901 	subs.w	r9, r9, #1
 8010bb6:	d505      	bpl.n	8010bc4 <_fwalk_reent+0x24>
 8010bb8:	6824      	ldr	r4, [r4, #0]
 8010bba:	2c00      	cmp	r4, #0
 8010bbc:	d1f7      	bne.n	8010bae <_fwalk_reent+0xe>
 8010bbe:	4638      	mov	r0, r7
 8010bc0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010bc4:	89ab      	ldrh	r3, [r5, #12]
 8010bc6:	2b01      	cmp	r3, #1
 8010bc8:	d907      	bls.n	8010bda <_fwalk_reent+0x3a>
 8010bca:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010bce:	3301      	adds	r3, #1
 8010bd0:	d003      	beq.n	8010bda <_fwalk_reent+0x3a>
 8010bd2:	4629      	mov	r1, r5
 8010bd4:	4630      	mov	r0, r6
 8010bd6:	47c0      	blx	r8
 8010bd8:	4307      	orrs	r7, r0
 8010bda:	3568      	adds	r5, #104	; 0x68
 8010bdc:	e7e9      	b.n	8010bb2 <_fwalk_reent+0x12>
	...

08010be0 <__libc_init_array>:
 8010be0:	b570      	push	{r4, r5, r6, lr}
 8010be2:	4d0d      	ldr	r5, [pc, #52]	; (8010c18 <__libc_init_array+0x38>)
 8010be4:	4c0d      	ldr	r4, [pc, #52]	; (8010c1c <__libc_init_array+0x3c>)
 8010be6:	1b64      	subs	r4, r4, r5
 8010be8:	10a4      	asrs	r4, r4, #2
 8010bea:	2600      	movs	r6, #0
 8010bec:	42a6      	cmp	r6, r4
 8010bee:	d109      	bne.n	8010c04 <__libc_init_array+0x24>
 8010bf0:	4d0b      	ldr	r5, [pc, #44]	; (8010c20 <__libc_init_array+0x40>)
 8010bf2:	4c0c      	ldr	r4, [pc, #48]	; (8010c24 <__libc_init_array+0x44>)
 8010bf4:	f005 ff80 	bl	8016af8 <_init>
 8010bf8:	1b64      	subs	r4, r4, r5
 8010bfa:	10a4      	asrs	r4, r4, #2
 8010bfc:	2600      	movs	r6, #0
 8010bfe:	42a6      	cmp	r6, r4
 8010c00:	d105      	bne.n	8010c0e <__libc_init_array+0x2e>
 8010c02:	bd70      	pop	{r4, r5, r6, pc}
 8010c04:	f855 3b04 	ldr.w	r3, [r5], #4
 8010c08:	4798      	blx	r3
 8010c0a:	3601      	adds	r6, #1
 8010c0c:	e7ee      	b.n	8010bec <__libc_init_array+0xc>
 8010c0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8010c12:	4798      	blx	r3
 8010c14:	3601      	adds	r6, #1
 8010c16:	e7f2      	b.n	8010bfe <__libc_init_array+0x1e>
 8010c18:	08018e20 	.word	0x08018e20
 8010c1c:	08018e20 	.word	0x08018e20
 8010c20:	08018e20 	.word	0x08018e20
 8010c24:	08018e28 	.word	0x08018e28

08010c28 <isxdigit>:
 8010c28:	4b02      	ldr	r3, [pc, #8]	; (8010c34 <isxdigit+0xc>)
 8010c2a:	4418      	add	r0, r3
 8010c2c:	7840      	ldrb	r0, [r0, #1]
 8010c2e:	f000 0044 	and.w	r0, r0, #68	; 0x44
 8010c32:	4770      	bx	lr
 8010c34:	08018a90 	.word	0x08018a90

08010c38 <localtime>:
 8010c38:	b538      	push	{r3, r4, r5, lr}
 8010c3a:	4b0b      	ldr	r3, [pc, #44]	; (8010c68 <localtime+0x30>)
 8010c3c:	681d      	ldr	r5, [r3, #0]
 8010c3e:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8010c40:	4604      	mov	r4, r0
 8010c42:	b953      	cbnz	r3, 8010c5a <localtime+0x22>
 8010c44:	2024      	movs	r0, #36	; 0x24
 8010c46:	f000 f911 	bl	8010e6c <malloc>
 8010c4a:	4602      	mov	r2, r0
 8010c4c:	63e8      	str	r0, [r5, #60]	; 0x3c
 8010c4e:	b920      	cbnz	r0, 8010c5a <localtime+0x22>
 8010c50:	4b06      	ldr	r3, [pc, #24]	; (8010c6c <localtime+0x34>)
 8010c52:	4807      	ldr	r0, [pc, #28]	; (8010c70 <localtime+0x38>)
 8010c54:	2132      	movs	r1, #50	; 0x32
 8010c56:	f002 ff2d 	bl	8013ab4 <__assert_func>
 8010c5a:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 8010c5c:	4620      	mov	r0, r4
 8010c5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010c62:	f000 b807 	b.w	8010c74 <localtime_r>
 8010c66:	bf00      	nop
 8010c68:	2000004c 	.word	0x2000004c
 8010c6c:	08018858 	.word	0x08018858
 8010c70:	0801886f 	.word	0x0801886f

08010c74 <localtime_r>:
 8010c74:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8010c78:	4607      	mov	r7, r0
 8010c7a:	9101      	str	r1, [sp, #4]
 8010c7c:	f004 fa5a 	bl	8015134 <__gettzinfo>
 8010c80:	9901      	ldr	r1, [sp, #4]
 8010c82:	4680      	mov	r8, r0
 8010c84:	4638      	mov	r0, r7
 8010c86:	f004 fa59 	bl	801513c <gmtime_r>
 8010c8a:	6943      	ldr	r3, [r0, #20]
 8010c8c:	079a      	lsls	r2, r3, #30
 8010c8e:	4604      	mov	r4, r0
 8010c90:	f203 766c 	addw	r6, r3, #1900	; 0x76c
 8010c94:	d105      	bne.n	8010ca2 <localtime_r+0x2e>
 8010c96:	2264      	movs	r2, #100	; 0x64
 8010c98:	fb96 f3f2 	sdiv	r3, r6, r2
 8010c9c:	fb02 6313 	mls	r3, r2, r3, r6
 8010ca0:	bb7b      	cbnz	r3, 8010d02 <localtime_r+0x8e>
 8010ca2:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8010ca6:	fb96 f5f3 	sdiv	r5, r6, r3
 8010caa:	fb03 6515 	mls	r5, r3, r5, r6
 8010cae:	fab5 f585 	clz	r5, r5
 8010cb2:	096d      	lsrs	r5, r5, #5
 8010cb4:	4b68      	ldr	r3, [pc, #416]	; (8010e58 <localtime_r+0x1e4>)
 8010cb6:	2230      	movs	r2, #48	; 0x30
 8010cb8:	fb02 3505 	mla	r5, r2, r5, r3
 8010cbc:	f002 fc9a 	bl	80135f4 <__tz_lock>
 8010cc0:	f002 fca4 	bl	801360c <_tzset_unlocked>
 8010cc4:	4b65      	ldr	r3, [pc, #404]	; (8010e5c <localtime_r+0x1e8>)
 8010cc6:	681b      	ldr	r3, [r3, #0]
 8010cc8:	b353      	cbz	r3, 8010d20 <localtime_r+0xac>
 8010cca:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010cce:	42b3      	cmp	r3, r6
 8010cd0:	d119      	bne.n	8010d06 <localtime_r+0x92>
 8010cd2:	f8d8 1000 	ldr.w	r1, [r8]
 8010cd6:	e9d7 6700 	ldrd	r6, r7, [r7]
 8010cda:	e9d8 2308 	ldrd	r2, r3, [r8, #32]
 8010cde:	b9d1      	cbnz	r1, 8010d16 <localtime_r+0xa2>
 8010ce0:	4296      	cmp	r6, r2
 8010ce2:	eb77 0303 	sbcs.w	r3, r7, r3
 8010ce6:	da23      	bge.n	8010d30 <localtime_r+0xbc>
 8010ce8:	e9d8 2312 	ldrd	r2, r3, [r8, #72]	; 0x48
 8010cec:	4296      	cmp	r6, r2
 8010cee:	eb77 0303 	sbcs.w	r3, r7, r3
 8010cf2:	bfb4      	ite	lt
 8010cf4:	2301      	movlt	r3, #1
 8010cf6:	2300      	movge	r3, #0
 8010cf8:	6223      	str	r3, [r4, #32]
 8010cfa:	db1b      	blt.n	8010d34 <localtime_r+0xc0>
 8010cfc:	f8d8 1028 	ldr.w	r1, [r8, #40]	; 0x28
 8010d00:	e01a      	b.n	8010d38 <localtime_r+0xc4>
 8010d02:	2501      	movs	r5, #1
 8010d04:	e7d6      	b.n	8010cb4 <localtime_r+0x40>
 8010d06:	4630      	mov	r0, r6
 8010d08:	f002 fbcc 	bl	80134a4 <__tzcalc_limits>
 8010d0c:	2800      	cmp	r0, #0
 8010d0e:	d1e0      	bne.n	8010cd2 <localtime_r+0x5e>
 8010d10:	f04f 33ff 	mov.w	r3, #4294967295
 8010d14:	e004      	b.n	8010d20 <localtime_r+0xac>
 8010d16:	4296      	cmp	r6, r2
 8010d18:	eb77 0303 	sbcs.w	r3, r7, r3
 8010d1c:	da02      	bge.n	8010d24 <localtime_r+0xb0>
 8010d1e:	2300      	movs	r3, #0
 8010d20:	6223      	str	r3, [r4, #32]
 8010d22:	e7eb      	b.n	8010cfc <localtime_r+0x88>
 8010d24:	e9d8 2312 	ldrd	r2, r3, [r8, #72]	; 0x48
 8010d28:	4296      	cmp	r6, r2
 8010d2a:	eb77 0303 	sbcs.w	r3, r7, r3
 8010d2e:	daf6      	bge.n	8010d1e <localtime_r+0xaa>
 8010d30:	2301      	movs	r3, #1
 8010d32:	6223      	str	r3, [r4, #32]
 8010d34:	f8d8 1050 	ldr.w	r1, [r8, #80]	; 0x50
 8010d38:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8010d3c:	203c      	movs	r0, #60	; 0x3c
 8010d3e:	fb91 f6f3 	sdiv	r6, r1, r3
 8010d42:	fb03 1316 	mls	r3, r3, r6, r1
 8010d46:	6861      	ldr	r1, [r4, #4]
 8010d48:	fb93 f2f0 	sdiv	r2, r3, r0
 8010d4c:	fb00 3012 	mls	r0, r0, r2, r3
 8010d50:	6823      	ldr	r3, [r4, #0]
 8010d52:	1a89      	subs	r1, r1, r2
 8010d54:	68a2      	ldr	r2, [r4, #8]
 8010d56:	6061      	str	r1, [r4, #4]
 8010d58:	1a1b      	subs	r3, r3, r0
 8010d5a:	1b92      	subs	r2, r2, r6
 8010d5c:	2b3b      	cmp	r3, #59	; 0x3b
 8010d5e:	6023      	str	r3, [r4, #0]
 8010d60:	60a2      	str	r2, [r4, #8]
 8010d62:	dd35      	ble.n	8010dd0 <localtime_r+0x15c>
 8010d64:	3101      	adds	r1, #1
 8010d66:	6061      	str	r1, [r4, #4]
 8010d68:	3b3c      	subs	r3, #60	; 0x3c
 8010d6a:	6023      	str	r3, [r4, #0]
 8010d6c:	6863      	ldr	r3, [r4, #4]
 8010d6e:	2b3b      	cmp	r3, #59	; 0x3b
 8010d70:	dd34      	ble.n	8010ddc <localtime_r+0x168>
 8010d72:	3201      	adds	r2, #1
 8010d74:	60a2      	str	r2, [r4, #8]
 8010d76:	3b3c      	subs	r3, #60	; 0x3c
 8010d78:	6063      	str	r3, [r4, #4]
 8010d7a:	68a3      	ldr	r3, [r4, #8]
 8010d7c:	2b17      	cmp	r3, #23
 8010d7e:	dd33      	ble.n	8010de8 <localtime_r+0x174>
 8010d80:	69e2      	ldr	r2, [r4, #28]
 8010d82:	3201      	adds	r2, #1
 8010d84:	61e2      	str	r2, [r4, #28]
 8010d86:	69a2      	ldr	r2, [r4, #24]
 8010d88:	3201      	adds	r2, #1
 8010d8a:	2a06      	cmp	r2, #6
 8010d8c:	bfc8      	it	gt
 8010d8e:	2200      	movgt	r2, #0
 8010d90:	61a2      	str	r2, [r4, #24]
 8010d92:	68e2      	ldr	r2, [r4, #12]
 8010d94:	3b18      	subs	r3, #24
 8010d96:	3201      	adds	r2, #1
 8010d98:	60a3      	str	r3, [r4, #8]
 8010d9a:	6923      	ldr	r3, [r4, #16]
 8010d9c:	60e2      	str	r2, [r4, #12]
 8010d9e:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 8010da2:	428a      	cmp	r2, r1
 8010da4:	dd0e      	ble.n	8010dc4 <localtime_r+0x150>
 8010da6:	2b0b      	cmp	r3, #11
 8010da8:	eba2 0201 	sub.w	r2, r2, r1
 8010dac:	60e2      	str	r2, [r4, #12]
 8010dae:	f103 0201 	add.w	r2, r3, #1
 8010db2:	bf09      	itett	eq
 8010db4:	6963      	ldreq	r3, [r4, #20]
 8010db6:	6122      	strne	r2, [r4, #16]
 8010db8:	2200      	moveq	r2, #0
 8010dba:	3301      	addeq	r3, #1
 8010dbc:	bf02      	ittt	eq
 8010dbe:	6122      	streq	r2, [r4, #16]
 8010dc0:	6163      	streq	r3, [r4, #20]
 8010dc2:	61e2      	streq	r2, [r4, #28]
 8010dc4:	f002 fc1c 	bl	8013600 <__tz_unlock>
 8010dc8:	4620      	mov	r0, r4
 8010dca:	b002      	add	sp, #8
 8010dcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010dd0:	2b00      	cmp	r3, #0
 8010dd2:	dacb      	bge.n	8010d6c <localtime_r+0xf8>
 8010dd4:	3901      	subs	r1, #1
 8010dd6:	6061      	str	r1, [r4, #4]
 8010dd8:	333c      	adds	r3, #60	; 0x3c
 8010dda:	e7c6      	b.n	8010d6a <localtime_r+0xf6>
 8010ddc:	2b00      	cmp	r3, #0
 8010dde:	dacc      	bge.n	8010d7a <localtime_r+0x106>
 8010de0:	3a01      	subs	r2, #1
 8010de2:	60a2      	str	r2, [r4, #8]
 8010de4:	333c      	adds	r3, #60	; 0x3c
 8010de6:	e7c7      	b.n	8010d78 <localtime_r+0x104>
 8010de8:	2b00      	cmp	r3, #0
 8010dea:	daeb      	bge.n	8010dc4 <localtime_r+0x150>
 8010dec:	69e2      	ldr	r2, [r4, #28]
 8010dee:	3a01      	subs	r2, #1
 8010df0:	61e2      	str	r2, [r4, #28]
 8010df2:	69a2      	ldr	r2, [r4, #24]
 8010df4:	3a01      	subs	r2, #1
 8010df6:	bf48      	it	mi
 8010df8:	2206      	movmi	r2, #6
 8010dfa:	61a2      	str	r2, [r4, #24]
 8010dfc:	68e2      	ldr	r2, [r4, #12]
 8010dfe:	3318      	adds	r3, #24
 8010e00:	3a01      	subs	r2, #1
 8010e02:	60e2      	str	r2, [r4, #12]
 8010e04:	60a3      	str	r3, [r4, #8]
 8010e06:	2a00      	cmp	r2, #0
 8010e08:	d1dc      	bne.n	8010dc4 <localtime_r+0x150>
 8010e0a:	6923      	ldr	r3, [r4, #16]
 8010e0c:	3b01      	subs	r3, #1
 8010e0e:	d405      	bmi.n	8010e1c <localtime_r+0x1a8>
 8010e10:	6123      	str	r3, [r4, #16]
 8010e12:	6923      	ldr	r3, [r4, #16]
 8010e14:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 8010e18:	60e3      	str	r3, [r4, #12]
 8010e1a:	e7d3      	b.n	8010dc4 <localtime_r+0x150>
 8010e1c:	230b      	movs	r3, #11
 8010e1e:	6123      	str	r3, [r4, #16]
 8010e20:	6963      	ldr	r3, [r4, #20]
 8010e22:	1e5a      	subs	r2, r3, #1
 8010e24:	6162      	str	r2, [r4, #20]
 8010e26:	f203 726b 	addw	r2, r3, #1899	; 0x76b
 8010e2a:	0793      	lsls	r3, r2, #30
 8010e2c:	d105      	bne.n	8010e3a <localtime_r+0x1c6>
 8010e2e:	2164      	movs	r1, #100	; 0x64
 8010e30:	fb92 f3f1 	sdiv	r3, r2, r1
 8010e34:	fb01 2313 	mls	r3, r1, r3, r2
 8010e38:	b963      	cbnz	r3, 8010e54 <localtime_r+0x1e0>
 8010e3a:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8010e3e:	fb92 f3f1 	sdiv	r3, r2, r1
 8010e42:	fb01 2313 	mls	r3, r1, r3, r2
 8010e46:	fab3 f383 	clz	r3, r3
 8010e4a:	095b      	lsrs	r3, r3, #5
 8010e4c:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 8010e50:	61e3      	str	r3, [r4, #28]
 8010e52:	e7de      	b.n	8010e12 <localtime_r+0x19e>
 8010e54:	2301      	movs	r3, #1
 8010e56:	e7f9      	b.n	8010e4c <localtime_r+0x1d8>
 8010e58:	08018930 	.word	0x08018930
 8010e5c:	20005a30 	.word	0x20005a30

08010e60 <__retarget_lock_init_recursive>:
 8010e60:	4770      	bx	lr

08010e62 <__retarget_lock_acquire>:
 8010e62:	4770      	bx	lr

08010e64 <__retarget_lock_acquire_recursive>:
 8010e64:	4770      	bx	lr

08010e66 <__retarget_lock_release>:
 8010e66:	4770      	bx	lr

08010e68 <__retarget_lock_release_recursive>:
 8010e68:	4770      	bx	lr
	...

08010e6c <malloc>:
 8010e6c:	4b02      	ldr	r3, [pc, #8]	; (8010e78 <malloc+0xc>)
 8010e6e:	4601      	mov	r1, r0
 8010e70:	6818      	ldr	r0, [r3, #0]
 8010e72:	f000 bb09 	b.w	8011488 <_malloc_r>
 8010e76:	bf00      	nop
 8010e78:	2000004c 	.word	0x2000004c

08010e7c <free>:
 8010e7c:	4b02      	ldr	r3, [pc, #8]	; (8010e88 <free+0xc>)
 8010e7e:	4601      	mov	r1, r0
 8010e80:	6818      	ldr	r0, [r3, #0]
 8010e82:	f000 bab1 	b.w	80113e8 <_free_r>
 8010e86:	bf00      	nop
 8010e88:	2000004c 	.word	0x2000004c

08010e8c <memcpy>:
 8010e8c:	440a      	add	r2, r1
 8010e8e:	4291      	cmp	r1, r2
 8010e90:	f100 33ff 	add.w	r3, r0, #4294967295
 8010e94:	d100      	bne.n	8010e98 <memcpy+0xc>
 8010e96:	4770      	bx	lr
 8010e98:	b510      	push	{r4, lr}
 8010e9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010e9e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010ea2:	4291      	cmp	r1, r2
 8010ea4:	d1f9      	bne.n	8010e9a <memcpy+0xe>
 8010ea6:	bd10      	pop	{r4, pc}

08010ea8 <memmove>:
 8010ea8:	4288      	cmp	r0, r1
 8010eaa:	b510      	push	{r4, lr}
 8010eac:	eb01 0402 	add.w	r4, r1, r2
 8010eb0:	d902      	bls.n	8010eb8 <memmove+0x10>
 8010eb2:	4284      	cmp	r4, r0
 8010eb4:	4623      	mov	r3, r4
 8010eb6:	d807      	bhi.n	8010ec8 <memmove+0x20>
 8010eb8:	1e43      	subs	r3, r0, #1
 8010eba:	42a1      	cmp	r1, r4
 8010ebc:	d008      	beq.n	8010ed0 <memmove+0x28>
 8010ebe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010ec2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010ec6:	e7f8      	b.n	8010eba <memmove+0x12>
 8010ec8:	4402      	add	r2, r0
 8010eca:	4601      	mov	r1, r0
 8010ecc:	428a      	cmp	r2, r1
 8010ece:	d100      	bne.n	8010ed2 <memmove+0x2a>
 8010ed0:	bd10      	pop	{r4, pc}
 8010ed2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010ed6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010eda:	e7f7      	b.n	8010ecc <memmove+0x24>

08010edc <memset>:
 8010edc:	4402      	add	r2, r0
 8010ede:	4603      	mov	r3, r0
 8010ee0:	4293      	cmp	r3, r2
 8010ee2:	d100      	bne.n	8010ee6 <memset+0xa>
 8010ee4:	4770      	bx	lr
 8010ee6:	f803 1b01 	strb.w	r1, [r3], #1
 8010eea:	e7f9      	b.n	8010ee0 <memset+0x4>

08010eec <validate_structure>:
 8010eec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010eee:	6801      	ldr	r1, [r0, #0]
 8010ef0:	293b      	cmp	r1, #59	; 0x3b
 8010ef2:	4604      	mov	r4, r0
 8010ef4:	d911      	bls.n	8010f1a <validate_structure+0x2e>
 8010ef6:	223c      	movs	r2, #60	; 0x3c
 8010ef8:	4668      	mov	r0, sp
 8010efa:	f002 fe09 	bl	8013b10 <div>
 8010efe:	9a01      	ldr	r2, [sp, #4]
 8010f00:	6863      	ldr	r3, [r4, #4]
 8010f02:	9900      	ldr	r1, [sp, #0]
 8010f04:	2a00      	cmp	r2, #0
 8010f06:	440b      	add	r3, r1
 8010f08:	6063      	str	r3, [r4, #4]
 8010f0a:	bfbb      	ittet	lt
 8010f0c:	323c      	addlt	r2, #60	; 0x3c
 8010f0e:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8010f12:	6022      	strge	r2, [r4, #0]
 8010f14:	6022      	strlt	r2, [r4, #0]
 8010f16:	bfb8      	it	lt
 8010f18:	6063      	strlt	r3, [r4, #4]
 8010f1a:	6861      	ldr	r1, [r4, #4]
 8010f1c:	293b      	cmp	r1, #59	; 0x3b
 8010f1e:	d911      	bls.n	8010f44 <validate_structure+0x58>
 8010f20:	223c      	movs	r2, #60	; 0x3c
 8010f22:	4668      	mov	r0, sp
 8010f24:	f002 fdf4 	bl	8013b10 <div>
 8010f28:	9a01      	ldr	r2, [sp, #4]
 8010f2a:	68a3      	ldr	r3, [r4, #8]
 8010f2c:	9900      	ldr	r1, [sp, #0]
 8010f2e:	2a00      	cmp	r2, #0
 8010f30:	440b      	add	r3, r1
 8010f32:	60a3      	str	r3, [r4, #8]
 8010f34:	bfbb      	ittet	lt
 8010f36:	323c      	addlt	r2, #60	; 0x3c
 8010f38:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8010f3c:	6062      	strge	r2, [r4, #4]
 8010f3e:	6062      	strlt	r2, [r4, #4]
 8010f40:	bfb8      	it	lt
 8010f42:	60a3      	strlt	r3, [r4, #8]
 8010f44:	68a1      	ldr	r1, [r4, #8]
 8010f46:	2917      	cmp	r1, #23
 8010f48:	d911      	bls.n	8010f6e <validate_structure+0x82>
 8010f4a:	2218      	movs	r2, #24
 8010f4c:	4668      	mov	r0, sp
 8010f4e:	f002 fddf 	bl	8013b10 <div>
 8010f52:	9a01      	ldr	r2, [sp, #4]
 8010f54:	68e3      	ldr	r3, [r4, #12]
 8010f56:	9900      	ldr	r1, [sp, #0]
 8010f58:	2a00      	cmp	r2, #0
 8010f5a:	440b      	add	r3, r1
 8010f5c:	60e3      	str	r3, [r4, #12]
 8010f5e:	bfbb      	ittet	lt
 8010f60:	3218      	addlt	r2, #24
 8010f62:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8010f66:	60a2      	strge	r2, [r4, #8]
 8010f68:	60a2      	strlt	r2, [r4, #8]
 8010f6a:	bfb8      	it	lt
 8010f6c:	60e3      	strlt	r3, [r4, #12]
 8010f6e:	6921      	ldr	r1, [r4, #16]
 8010f70:	290b      	cmp	r1, #11
 8010f72:	d911      	bls.n	8010f98 <validate_structure+0xac>
 8010f74:	220c      	movs	r2, #12
 8010f76:	4668      	mov	r0, sp
 8010f78:	f002 fdca 	bl	8013b10 <div>
 8010f7c:	9a01      	ldr	r2, [sp, #4]
 8010f7e:	6963      	ldr	r3, [r4, #20]
 8010f80:	9900      	ldr	r1, [sp, #0]
 8010f82:	2a00      	cmp	r2, #0
 8010f84:	440b      	add	r3, r1
 8010f86:	6163      	str	r3, [r4, #20]
 8010f88:	bfbb      	ittet	lt
 8010f8a:	320c      	addlt	r2, #12
 8010f8c:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8010f90:	6122      	strge	r2, [r4, #16]
 8010f92:	6122      	strlt	r2, [r4, #16]
 8010f94:	bfb8      	it	lt
 8010f96:	6163      	strlt	r3, [r4, #20]
 8010f98:	6963      	ldr	r3, [r4, #20]
 8010f9a:	0799      	lsls	r1, r3, #30
 8010f9c:	d120      	bne.n	8010fe0 <validate_structure+0xf4>
 8010f9e:	2164      	movs	r1, #100	; 0x64
 8010fa0:	fb93 f2f1 	sdiv	r2, r3, r1
 8010fa4:	fb01 3212 	mls	r2, r1, r2, r3
 8010fa8:	b9e2      	cbnz	r2, 8010fe4 <validate_structure+0xf8>
 8010faa:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 8010fae:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8010fb2:	fb93 f2f1 	sdiv	r2, r3, r1
 8010fb6:	fb01 3312 	mls	r3, r1, r2, r3
 8010fba:	2b00      	cmp	r3, #0
 8010fbc:	bf14      	ite	ne
 8010fbe:	231c      	movne	r3, #28
 8010fc0:	231d      	moveq	r3, #29
 8010fc2:	68e2      	ldr	r2, [r4, #12]
 8010fc4:	2a00      	cmp	r2, #0
 8010fc6:	dc0f      	bgt.n	8010fe8 <validate_structure+0xfc>
 8010fc8:	4f33      	ldr	r7, [pc, #204]	; (8011098 <validate_structure+0x1ac>)
 8010fca:	260b      	movs	r6, #11
 8010fcc:	2064      	movs	r0, #100	; 0x64
 8010fce:	f44f 75c8 	mov.w	r5, #400	; 0x190
 8010fd2:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8010fd6:	f1bc 0f00 	cmp.w	ip, #0
 8010fda:	dd31      	ble.n	8011040 <validate_structure+0x154>
 8010fdc:	b003      	add	sp, #12
 8010fde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010fe0:	231c      	movs	r3, #28
 8010fe2:	e7ee      	b.n	8010fc2 <validate_structure+0xd6>
 8010fe4:	231d      	movs	r3, #29
 8010fe6:	e7ec      	b.n	8010fc2 <validate_structure+0xd6>
 8010fe8:	4f2b      	ldr	r7, [pc, #172]	; (8011098 <validate_structure+0x1ac>)
 8010fea:	f04f 0c00 	mov.w	ip, #0
 8010fee:	2564      	movs	r5, #100	; 0x64
 8010ff0:	f44f 76c8 	mov.w	r6, #400	; 0x190
 8010ff4:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 8010ff8:	2a01      	cmp	r2, #1
 8010ffa:	bf14      	ite	ne
 8010ffc:	f857 0022 	ldrne.w	r0, [r7, r2, lsl #2]
 8011000:	4618      	moveq	r0, r3
 8011002:	4281      	cmp	r1, r0
 8011004:	ddea      	ble.n	8010fdc <validate_structure+0xf0>
 8011006:	3201      	adds	r2, #1
 8011008:	1a09      	subs	r1, r1, r0
 801100a:	2a0c      	cmp	r2, #12
 801100c:	60e1      	str	r1, [r4, #12]
 801100e:	6122      	str	r2, [r4, #16]
 8011010:	d1f0      	bne.n	8010ff4 <validate_structure+0x108>
 8011012:	6963      	ldr	r3, [r4, #20]
 8011014:	1c5a      	adds	r2, r3, #1
 8011016:	0791      	lsls	r1, r2, #30
 8011018:	e9c4 c204 	strd	ip, r2, [r4, #16]
 801101c:	d137      	bne.n	801108e <validate_structure+0x1a2>
 801101e:	fb92 f1f5 	sdiv	r1, r2, r5
 8011022:	fb05 2211 	mls	r2, r5, r1, r2
 8011026:	2a00      	cmp	r2, #0
 8011028:	d133      	bne.n	8011092 <validate_structure+0x1a6>
 801102a:	f203 736d 	addw	r3, r3, #1901	; 0x76d
 801102e:	fb93 f2f6 	sdiv	r2, r3, r6
 8011032:	fb06 3312 	mls	r3, r6, r2, r3
 8011036:	2b00      	cmp	r3, #0
 8011038:	bf14      	ite	ne
 801103a:	231c      	movne	r3, #28
 801103c:	231d      	moveq	r3, #29
 801103e:	e7d9      	b.n	8010ff4 <validate_structure+0x108>
 8011040:	6921      	ldr	r1, [r4, #16]
 8011042:	3901      	subs	r1, #1
 8011044:	6121      	str	r1, [r4, #16]
 8011046:	3101      	adds	r1, #1
 8011048:	d114      	bne.n	8011074 <validate_structure+0x188>
 801104a:	6963      	ldr	r3, [r4, #20]
 801104c:	1e59      	subs	r1, r3, #1
 801104e:	078a      	lsls	r2, r1, #30
 8011050:	e9c4 6104 	strd	r6, r1, [r4, #16]
 8011054:	d117      	bne.n	8011086 <validate_structure+0x19a>
 8011056:	fb91 f2f0 	sdiv	r2, r1, r0
 801105a:	fb00 1112 	mls	r1, r0, r2, r1
 801105e:	b9a1      	cbnz	r1, 801108a <validate_structure+0x19e>
 8011060:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 8011064:	fb93 f2f5 	sdiv	r2, r3, r5
 8011068:	fb05 3312 	mls	r3, r5, r2, r3
 801106c:	2b00      	cmp	r3, #0
 801106e:	bf14      	ite	ne
 8011070:	231c      	movne	r3, #28
 8011072:	231d      	moveq	r3, #29
 8011074:	6922      	ldr	r2, [r4, #16]
 8011076:	2a01      	cmp	r2, #1
 8011078:	bf14      	ite	ne
 801107a:	f857 2022 	ldrne.w	r2, [r7, r2, lsl #2]
 801107e:	461a      	moveq	r2, r3
 8011080:	4462      	add	r2, ip
 8011082:	60e2      	str	r2, [r4, #12]
 8011084:	e7a5      	b.n	8010fd2 <validate_structure+0xe6>
 8011086:	231c      	movs	r3, #28
 8011088:	e7f4      	b.n	8011074 <validate_structure+0x188>
 801108a:	231d      	movs	r3, #29
 801108c:	e7f2      	b.n	8011074 <validate_structure+0x188>
 801108e:	231c      	movs	r3, #28
 8011090:	e7b0      	b.n	8010ff4 <validate_structure+0x108>
 8011092:	231d      	movs	r3, #29
 8011094:	e7ae      	b.n	8010ff4 <validate_structure+0x108>
 8011096:	bf00      	nop
 8011098:	080188d0 	.word	0x080188d0

0801109c <mktime>:
 801109c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80110a0:	b08b      	sub	sp, #44	; 0x2c
 80110a2:	4605      	mov	r5, r0
 80110a4:	f004 f846 	bl	8015134 <__gettzinfo>
 80110a8:	4607      	mov	r7, r0
 80110aa:	4628      	mov	r0, r5
 80110ac:	f7ff ff1e 	bl	8010eec <validate_structure>
 80110b0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80110b4:	f04f 0a3c 	mov.w	sl, #60	; 0x3c
 80110b8:	68a8      	ldr	r0, [r5, #8]
 80110ba:	696e      	ldr	r6, [r5, #20]
 80110bc:	fb0a 2303 	mla	r3, sl, r3, r2
 80110c0:	f44f 6a61 	mov.w	sl, #3600	; 0xe10
 80110c4:	fb0a 3a00 	mla	sl, sl, r0, r3
 80110c8:	e9d5 4303 	ldrd	r4, r3, [r5, #12]
 80110cc:	4ac3      	ldr	r2, [pc, #780]	; (80113dc <mktime+0x340>)
 80110ce:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80110d2:	3c01      	subs	r4, #1
 80110d4:	2b01      	cmp	r3, #1
 80110d6:	4414      	add	r4, r2
 80110d8:	dd11      	ble.n	80110fe <mktime+0x62>
 80110da:	07b1      	lsls	r1, r6, #30
 80110dc:	d10f      	bne.n	80110fe <mktime+0x62>
 80110de:	2264      	movs	r2, #100	; 0x64
 80110e0:	fb96 f3f2 	sdiv	r3, r6, r2
 80110e4:	fb02 6313 	mls	r3, r2, r3, r6
 80110e8:	b943      	cbnz	r3, 80110fc <mktime+0x60>
 80110ea:	f206 716c 	addw	r1, r6, #1900	; 0x76c
 80110ee:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80110f2:	fb91 f3f2 	sdiv	r3, r1, r2
 80110f6:	fb02 1313 	mls	r3, r2, r3, r1
 80110fa:	b903      	cbnz	r3, 80110fe <mktime+0x62>
 80110fc:	3401      	adds	r4, #1
 80110fe:	f506 531c 	add.w	r3, r6, #9984	; 0x2700
 8011102:	3310      	adds	r3, #16
 8011104:	f644 6220 	movw	r2, #20000	; 0x4e20
 8011108:	4293      	cmp	r3, r2
 801110a:	61ec      	str	r4, [r5, #28]
 801110c:	f200 8161 	bhi.w	80113d2 <mktime+0x336>
 8011110:	2e46      	cmp	r6, #70	; 0x46
 8011112:	dd77      	ble.n	8011204 <mktime+0x168>
 8011114:	2346      	movs	r3, #70	; 0x46
 8011116:	f240 1e6d 	movw	lr, #365	; 0x16d
 801111a:	2164      	movs	r1, #100	; 0x64
 801111c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8011120:	079a      	lsls	r2, r3, #30
 8011122:	d169      	bne.n	80111f8 <mktime+0x15c>
 8011124:	fb93 f2f1 	sdiv	r2, r3, r1
 8011128:	fb01 3212 	mls	r2, r1, r2, r3
 801112c:	2a00      	cmp	r2, #0
 801112e:	d166      	bne.n	80111fe <mktime+0x162>
 8011130:	f203 7c6c 	addw	ip, r3, #1900	; 0x76c
 8011134:	fb9c f2f0 	sdiv	r2, ip, r0
 8011138:	fb00 c212 	mls	r2, r0, r2, ip
 801113c:	2a00      	cmp	r2, #0
 801113e:	bf14      	ite	ne
 8011140:	4672      	movne	r2, lr
 8011142:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8011146:	3301      	adds	r3, #1
 8011148:	429e      	cmp	r6, r3
 801114a:	4414      	add	r4, r2
 801114c:	d1e8      	bne.n	8011120 <mktime+0x84>
 801114e:	4ba4      	ldr	r3, [pc, #656]	; (80113e0 <mktime+0x344>)
 8011150:	ea4f 7bea 	mov.w	fp, sl, asr #31
 8011154:	fbc3 ab04 	smlal	sl, fp, r3, r4
 8011158:	f002 fa4c 	bl	80135f4 <__tz_lock>
 801115c:	f002 fa56 	bl	801360c <_tzset_unlocked>
 8011160:	4ba0      	ldr	r3, [pc, #640]	; (80113e4 <mktime+0x348>)
 8011162:	f8d3 9000 	ldr.w	r9, [r3]
 8011166:	f1b9 0f00 	cmp.w	r9, #0
 801116a:	d03f      	beq.n	80111ec <mktime+0x150>
 801116c:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8011170:	6968      	ldr	r0, [r5, #20]
 8011172:	687b      	ldr	r3, [r7, #4]
 8011174:	f1b9 0f01 	cmp.w	r9, #1
 8011178:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 801117c:	46c8      	mov	r8, r9
 801117e:	bfa8      	it	ge
 8011180:	f04f 0801 	movge.w	r8, #1
 8011184:	4283      	cmp	r3, r0
 8011186:	d17f      	bne.n	8011288 <mktime+0x1ec>
 8011188:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801118a:	4619      	mov	r1, r3
 801118c:	17da      	asrs	r2, r3, #31
 801118e:	e9cd 1200 	strd	r1, r2, [sp]
 8011192:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8011196:	e9cd 1202 	strd	r1, r2, [sp, #8]
 801119a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801119e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80111a0:	1a80      	subs	r0, r0, r2
 80111a2:	eb61 71e2 	sbc.w	r1, r1, r2, asr #31
 80111a6:	4582      	cmp	sl, r0
 80111a8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80111ac:	eb7b 0101 	sbcs.w	r1, fp, r1
 80111b0:	da71      	bge.n	8011296 <mktime+0x1fa>
 80111b2:	9800      	ldr	r0, [sp, #0]
 80111b4:	6a39      	ldr	r1, [r7, #32]
 80111b6:	1a09      	subs	r1, r1, r0
 80111b8:	9104      	str	r1, [sp, #16]
 80111ba:	9801      	ldr	r0, [sp, #4]
 80111bc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80111be:	eb61 0100 	sbc.w	r1, r1, r0
 80111c2:	9105      	str	r1, [sp, #20]
 80111c4:	6839      	ldr	r1, [r7, #0]
 80111c6:	2900      	cmp	r1, #0
 80111c8:	d075      	beq.n	80112b6 <mktime+0x21a>
 80111ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80111ce:	4582      	cmp	sl, r0
 80111d0:	eb7b 0101 	sbcs.w	r1, fp, r1
 80111d4:	db05      	blt.n	80111e2 <mktime+0x146>
 80111d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80111da:	4582      	cmp	sl, r0
 80111dc:	eb7b 0101 	sbcs.w	r1, fp, r1
 80111e0:	db6f      	blt.n	80112c2 <mktime+0x226>
 80111e2:	f1b9 0f00 	cmp.w	r9, #0
 80111e6:	f04f 0900 	mov.w	r9, #0
 80111ea:	da6f      	bge.n	80112cc <mktime+0x230>
 80111ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80111ee:	eb1a 0a03 	adds.w	sl, sl, r3
 80111f2:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 80111f6:	e0ae      	b.n	8011356 <mktime+0x2ba>
 80111f8:	f240 126d 	movw	r2, #365	; 0x16d
 80111fc:	e7a3      	b.n	8011146 <mktime+0xaa>
 80111fe:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8011202:	e7a0      	b.n	8011146 <mktime+0xaa>
 8011204:	d0a3      	beq.n	801114e <mktime+0xb2>
 8011206:	2345      	movs	r3, #69	; 0x45
 8011208:	f240 1e6d 	movw	lr, #365	; 0x16d
 801120c:	2164      	movs	r1, #100	; 0x64
 801120e:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8011212:	e012      	b.n	801123a <mktime+0x19e>
 8011214:	bb62      	cbnz	r2, 8011270 <mktime+0x1d4>
 8011216:	fb93 f2f1 	sdiv	r2, r3, r1
 801121a:	fb01 3212 	mls	r2, r1, r2, r3
 801121e:	bb52      	cbnz	r2, 8011276 <mktime+0x1da>
 8011220:	f203 7c6c 	addw	ip, r3, #1900	; 0x76c
 8011224:	fb9c f2f0 	sdiv	r2, ip, r0
 8011228:	fb00 c212 	mls	r2, r0, r2, ip
 801122c:	2a00      	cmp	r2, #0
 801122e:	bf14      	ite	ne
 8011230:	4672      	movne	r2, lr
 8011232:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8011236:	1aa4      	subs	r4, r4, r2
 8011238:	3b01      	subs	r3, #1
 801123a:	429e      	cmp	r6, r3
 801123c:	f003 0203 	and.w	r2, r3, #3
 8011240:	dbe8      	blt.n	8011214 <mktime+0x178>
 8011242:	b9da      	cbnz	r2, 801127c <mktime+0x1e0>
 8011244:	2264      	movs	r2, #100	; 0x64
 8011246:	fb96 f3f2 	sdiv	r3, r6, r2
 801124a:	fb02 6313 	mls	r3, r2, r3, r6
 801124e:	b9c3      	cbnz	r3, 8011282 <mktime+0x1e6>
 8011250:	f206 716c 	addw	r1, r6, #1900	; 0x76c
 8011254:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8011258:	fb91 f3f2 	sdiv	r3, r1, r2
 801125c:	fb02 1313 	mls	r3, r2, r3, r1
 8011260:	2b00      	cmp	r3, #0
 8011262:	f240 136d 	movw	r3, #365	; 0x16d
 8011266:	bf08      	it	eq
 8011268:	f44f 73b7 	moveq.w	r3, #366	; 0x16e
 801126c:	1ae4      	subs	r4, r4, r3
 801126e:	e76e      	b.n	801114e <mktime+0xb2>
 8011270:	f240 126d 	movw	r2, #365	; 0x16d
 8011274:	e7df      	b.n	8011236 <mktime+0x19a>
 8011276:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 801127a:	e7dc      	b.n	8011236 <mktime+0x19a>
 801127c:	f240 136d 	movw	r3, #365	; 0x16d
 8011280:	e7f4      	b.n	801126c <mktime+0x1d0>
 8011282:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 8011286:	e7f1      	b.n	801126c <mktime+0x1d0>
 8011288:	f002 f90c 	bl	80134a4 <__tzcalc_limits>
 801128c:	2800      	cmp	r0, #0
 801128e:	f47f af7b 	bne.w	8011188 <mktime+0xec>
 8011292:	46c1      	mov	r9, r8
 8011294:	e054      	b.n	8011340 <mktime+0x2a4>
 8011296:	9800      	ldr	r0, [sp, #0]
 8011298:	9902      	ldr	r1, [sp, #8]
 801129a:	1a09      	subs	r1, r1, r0
 801129c:	9108      	str	r1, [sp, #32]
 801129e:	9801      	ldr	r0, [sp, #4]
 80112a0:	9903      	ldr	r1, [sp, #12]
 80112a2:	eb61 0100 	sbc.w	r1, r1, r0
 80112a6:	9109      	str	r1, [sp, #36]	; 0x24
 80112a8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80112ac:	4582      	cmp	sl, r0
 80112ae:	eb7b 0101 	sbcs.w	r1, fp, r1
 80112b2:	dbee      	blt.n	8011292 <mktime+0x1f6>
 80112b4:	e77d      	b.n	80111b2 <mktime+0x116>
 80112b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80112ba:	4582      	cmp	sl, r0
 80112bc:	eb7b 0101 	sbcs.w	r1, fp, r1
 80112c0:	db89      	blt.n	80111d6 <mktime+0x13a>
 80112c2:	f1b9 0f00 	cmp.w	r9, #0
 80112c6:	db3f      	blt.n	8011348 <mktime+0x2ac>
 80112c8:	f04f 0901 	mov.w	r9, #1
 80112cc:	ea88 0809 	eor.w	r8, r8, r9
 80112d0:	f1b8 0f01 	cmp.w	r8, #1
 80112d4:	d134      	bne.n	8011340 <mktime+0x2a4>
 80112d6:	f1b9 0f00 	cmp.w	r9, #0
 80112da:	d04f      	beq.n	801137c <mktime+0x2e0>
 80112dc:	1ad3      	subs	r3, r2, r3
 80112de:	682a      	ldr	r2, [r5, #0]
 80112e0:	f8d5 800c 	ldr.w	r8, [r5, #12]
 80112e4:	441a      	add	r2, r3
 80112e6:	eb1a 0a03 	adds.w	sl, sl, r3
 80112ea:	602a      	str	r2, [r5, #0]
 80112ec:	4628      	mov	r0, r5
 80112ee:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 80112f2:	f7ff fdfb 	bl	8010eec <validate_structure>
 80112f6:	68ea      	ldr	r2, [r5, #12]
 80112f8:	ebb2 0208 	subs.w	r2, r2, r8
 80112fc:	d020      	beq.n	8011340 <mktime+0x2a4>
 80112fe:	2a01      	cmp	r2, #1
 8011300:	dc3e      	bgt.n	8011380 <mktime+0x2e4>
 8011302:	1c90      	adds	r0, r2, #2
 8011304:	bfd8      	it	le
 8011306:	2201      	movle	r2, #1
 8011308:	69eb      	ldr	r3, [r5, #28]
 801130a:	18d3      	adds	r3, r2, r3
 801130c:	4414      	add	r4, r2
 801130e:	d540      	bpl.n	8011392 <mktime+0x2f6>
 8011310:	1e72      	subs	r2, r6, #1
 8011312:	0791      	lsls	r1, r2, #30
 8011314:	d137      	bne.n	8011386 <mktime+0x2ea>
 8011316:	2164      	movs	r1, #100	; 0x64
 8011318:	fb92 f3f1 	sdiv	r3, r2, r1
 801131c:	fb01 2313 	mls	r3, r1, r3, r2
 8011320:	bba3      	cbnz	r3, 801138c <mktime+0x2f0>
 8011322:	f206 766b 	addw	r6, r6, #1899	; 0x76b
 8011326:	f44f 72c8 	mov.w	r2, #400	; 0x190
 801132a:	fb96 f3f2 	sdiv	r3, r6, r2
 801132e:	fb02 6613 	mls	r6, r2, r3, r6
 8011332:	2e00      	cmp	r6, #0
 8011334:	f240 136d 	movw	r3, #365	; 0x16d
 8011338:	bf18      	it	ne
 801133a:	f44f 73b6 	movne.w	r3, #364	; 0x16c
 801133e:	61eb      	str	r3, [r5, #28]
 8011340:	f1b9 0f01 	cmp.w	r9, #1
 8011344:	f47f af52 	bne.w	80111ec <mktime+0x150>
 8011348:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801134a:	eb1a 0a03 	adds.w	sl, sl, r3
 801134e:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 8011352:	f04f 0901 	mov.w	r9, #1
 8011356:	f002 f953 	bl	8013600 <__tz_unlock>
 801135a:	3404      	adds	r4, #4
 801135c:	2307      	movs	r3, #7
 801135e:	fb94 f3f3 	sdiv	r3, r4, r3
 8011362:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8011366:	1ae4      	subs	r4, r4, r3
 8011368:	bf48      	it	mi
 801136a:	3407      	addmi	r4, #7
 801136c:	f8c5 9020 	str.w	r9, [r5, #32]
 8011370:	61ac      	str	r4, [r5, #24]
 8011372:	4650      	mov	r0, sl
 8011374:	4659      	mov	r1, fp
 8011376:	b00b      	add	sp, #44	; 0x2c
 8011378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801137c:	1a9b      	subs	r3, r3, r2
 801137e:	e7ae      	b.n	80112de <mktime+0x242>
 8011380:	f04f 32ff 	mov.w	r2, #4294967295
 8011384:	e7c0      	b.n	8011308 <mktime+0x26c>
 8011386:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 801138a:	e7d8      	b.n	801133e <mktime+0x2a2>
 801138c:	f240 136d 	movw	r3, #365	; 0x16d
 8011390:	e7d5      	b.n	801133e <mktime+0x2a2>
 8011392:	07b2      	lsls	r2, r6, #30
 8011394:	d117      	bne.n	80113c6 <mktime+0x32a>
 8011396:	2164      	movs	r1, #100	; 0x64
 8011398:	fb96 f2f1 	sdiv	r2, r6, r1
 801139c:	fb01 6212 	mls	r2, r1, r2, r6
 80113a0:	b9a2      	cbnz	r2, 80113cc <mktime+0x330>
 80113a2:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 80113a6:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80113aa:	fb96 f2f1 	sdiv	r2, r6, r1
 80113ae:	fb01 6612 	mls	r6, r1, r2, r6
 80113b2:	2e00      	cmp	r6, #0
 80113b4:	f240 126d 	movw	r2, #365	; 0x16d
 80113b8:	bf08      	it	eq
 80113ba:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 80113be:	4293      	cmp	r3, r2
 80113c0:	bfa8      	it	ge
 80113c2:	1a9b      	subge	r3, r3, r2
 80113c4:	e7bb      	b.n	801133e <mktime+0x2a2>
 80113c6:	f240 126d 	movw	r2, #365	; 0x16d
 80113ca:	e7f8      	b.n	80113be <mktime+0x322>
 80113cc:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 80113d0:	e7f5      	b.n	80113be <mktime+0x322>
 80113d2:	f04f 3aff 	mov.w	sl, #4294967295
 80113d6:	f04f 3bff 	mov.w	fp, #4294967295
 80113da:	e7ca      	b.n	8011372 <mktime+0x2d6>
 80113dc:	08018900 	.word	0x08018900
 80113e0:	00015180 	.word	0x00015180
 80113e4:	20005a30 	.word	0x20005a30

080113e8 <_free_r>:
 80113e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80113ea:	2900      	cmp	r1, #0
 80113ec:	d048      	beq.n	8011480 <_free_r+0x98>
 80113ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80113f2:	9001      	str	r0, [sp, #4]
 80113f4:	2b00      	cmp	r3, #0
 80113f6:	f1a1 0404 	sub.w	r4, r1, #4
 80113fa:	bfb8      	it	lt
 80113fc:	18e4      	addlt	r4, r4, r3
 80113fe:	f003 ffd9 	bl	80153b4 <__malloc_lock>
 8011402:	4a20      	ldr	r2, [pc, #128]	; (8011484 <_free_r+0x9c>)
 8011404:	9801      	ldr	r0, [sp, #4]
 8011406:	6813      	ldr	r3, [r2, #0]
 8011408:	4615      	mov	r5, r2
 801140a:	b933      	cbnz	r3, 801141a <_free_r+0x32>
 801140c:	6063      	str	r3, [r4, #4]
 801140e:	6014      	str	r4, [r2, #0]
 8011410:	b003      	add	sp, #12
 8011412:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011416:	f003 bfd3 	b.w	80153c0 <__malloc_unlock>
 801141a:	42a3      	cmp	r3, r4
 801141c:	d90b      	bls.n	8011436 <_free_r+0x4e>
 801141e:	6821      	ldr	r1, [r4, #0]
 8011420:	1862      	adds	r2, r4, r1
 8011422:	4293      	cmp	r3, r2
 8011424:	bf04      	itt	eq
 8011426:	681a      	ldreq	r2, [r3, #0]
 8011428:	685b      	ldreq	r3, [r3, #4]
 801142a:	6063      	str	r3, [r4, #4]
 801142c:	bf04      	itt	eq
 801142e:	1852      	addeq	r2, r2, r1
 8011430:	6022      	streq	r2, [r4, #0]
 8011432:	602c      	str	r4, [r5, #0]
 8011434:	e7ec      	b.n	8011410 <_free_r+0x28>
 8011436:	461a      	mov	r2, r3
 8011438:	685b      	ldr	r3, [r3, #4]
 801143a:	b10b      	cbz	r3, 8011440 <_free_r+0x58>
 801143c:	42a3      	cmp	r3, r4
 801143e:	d9fa      	bls.n	8011436 <_free_r+0x4e>
 8011440:	6811      	ldr	r1, [r2, #0]
 8011442:	1855      	adds	r5, r2, r1
 8011444:	42a5      	cmp	r5, r4
 8011446:	d10b      	bne.n	8011460 <_free_r+0x78>
 8011448:	6824      	ldr	r4, [r4, #0]
 801144a:	4421      	add	r1, r4
 801144c:	1854      	adds	r4, r2, r1
 801144e:	42a3      	cmp	r3, r4
 8011450:	6011      	str	r1, [r2, #0]
 8011452:	d1dd      	bne.n	8011410 <_free_r+0x28>
 8011454:	681c      	ldr	r4, [r3, #0]
 8011456:	685b      	ldr	r3, [r3, #4]
 8011458:	6053      	str	r3, [r2, #4]
 801145a:	4421      	add	r1, r4
 801145c:	6011      	str	r1, [r2, #0]
 801145e:	e7d7      	b.n	8011410 <_free_r+0x28>
 8011460:	d902      	bls.n	8011468 <_free_r+0x80>
 8011462:	230c      	movs	r3, #12
 8011464:	6003      	str	r3, [r0, #0]
 8011466:	e7d3      	b.n	8011410 <_free_r+0x28>
 8011468:	6825      	ldr	r5, [r4, #0]
 801146a:	1961      	adds	r1, r4, r5
 801146c:	428b      	cmp	r3, r1
 801146e:	bf04      	itt	eq
 8011470:	6819      	ldreq	r1, [r3, #0]
 8011472:	685b      	ldreq	r3, [r3, #4]
 8011474:	6063      	str	r3, [r4, #4]
 8011476:	bf04      	itt	eq
 8011478:	1949      	addeq	r1, r1, r5
 801147a:	6021      	streq	r1, [r4, #0]
 801147c:	6054      	str	r4, [r2, #4]
 801147e:	e7c7      	b.n	8011410 <_free_r+0x28>
 8011480:	b003      	add	sp, #12
 8011482:	bd30      	pop	{r4, r5, pc}
 8011484:	20005a0c 	.word	0x20005a0c

08011488 <_malloc_r>:
 8011488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801148a:	1ccd      	adds	r5, r1, #3
 801148c:	f025 0503 	bic.w	r5, r5, #3
 8011490:	3508      	adds	r5, #8
 8011492:	2d0c      	cmp	r5, #12
 8011494:	bf38      	it	cc
 8011496:	250c      	movcc	r5, #12
 8011498:	2d00      	cmp	r5, #0
 801149a:	4606      	mov	r6, r0
 801149c:	db01      	blt.n	80114a2 <_malloc_r+0x1a>
 801149e:	42a9      	cmp	r1, r5
 80114a0:	d903      	bls.n	80114aa <_malloc_r+0x22>
 80114a2:	230c      	movs	r3, #12
 80114a4:	6033      	str	r3, [r6, #0]
 80114a6:	2000      	movs	r0, #0
 80114a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80114aa:	f003 ff83 	bl	80153b4 <__malloc_lock>
 80114ae:	4921      	ldr	r1, [pc, #132]	; (8011534 <_malloc_r+0xac>)
 80114b0:	680a      	ldr	r2, [r1, #0]
 80114b2:	4614      	mov	r4, r2
 80114b4:	b99c      	cbnz	r4, 80114de <_malloc_r+0x56>
 80114b6:	4f20      	ldr	r7, [pc, #128]	; (8011538 <_malloc_r+0xb0>)
 80114b8:	683b      	ldr	r3, [r7, #0]
 80114ba:	b923      	cbnz	r3, 80114c6 <_malloc_r+0x3e>
 80114bc:	4621      	mov	r1, r4
 80114be:	4630      	mov	r0, r6
 80114c0:	f000 ffae 	bl	8012420 <_sbrk_r>
 80114c4:	6038      	str	r0, [r7, #0]
 80114c6:	4629      	mov	r1, r5
 80114c8:	4630      	mov	r0, r6
 80114ca:	f000 ffa9 	bl	8012420 <_sbrk_r>
 80114ce:	1c43      	adds	r3, r0, #1
 80114d0:	d123      	bne.n	801151a <_malloc_r+0x92>
 80114d2:	230c      	movs	r3, #12
 80114d4:	6033      	str	r3, [r6, #0]
 80114d6:	4630      	mov	r0, r6
 80114d8:	f003 ff72 	bl	80153c0 <__malloc_unlock>
 80114dc:	e7e3      	b.n	80114a6 <_malloc_r+0x1e>
 80114de:	6823      	ldr	r3, [r4, #0]
 80114e0:	1b5b      	subs	r3, r3, r5
 80114e2:	d417      	bmi.n	8011514 <_malloc_r+0x8c>
 80114e4:	2b0b      	cmp	r3, #11
 80114e6:	d903      	bls.n	80114f0 <_malloc_r+0x68>
 80114e8:	6023      	str	r3, [r4, #0]
 80114ea:	441c      	add	r4, r3
 80114ec:	6025      	str	r5, [r4, #0]
 80114ee:	e004      	b.n	80114fa <_malloc_r+0x72>
 80114f0:	6863      	ldr	r3, [r4, #4]
 80114f2:	42a2      	cmp	r2, r4
 80114f4:	bf0c      	ite	eq
 80114f6:	600b      	streq	r3, [r1, #0]
 80114f8:	6053      	strne	r3, [r2, #4]
 80114fa:	4630      	mov	r0, r6
 80114fc:	f003 ff60 	bl	80153c0 <__malloc_unlock>
 8011500:	f104 000b 	add.w	r0, r4, #11
 8011504:	1d23      	adds	r3, r4, #4
 8011506:	f020 0007 	bic.w	r0, r0, #7
 801150a:	1ac2      	subs	r2, r0, r3
 801150c:	d0cc      	beq.n	80114a8 <_malloc_r+0x20>
 801150e:	1a1b      	subs	r3, r3, r0
 8011510:	50a3      	str	r3, [r4, r2]
 8011512:	e7c9      	b.n	80114a8 <_malloc_r+0x20>
 8011514:	4622      	mov	r2, r4
 8011516:	6864      	ldr	r4, [r4, #4]
 8011518:	e7cc      	b.n	80114b4 <_malloc_r+0x2c>
 801151a:	1cc4      	adds	r4, r0, #3
 801151c:	f024 0403 	bic.w	r4, r4, #3
 8011520:	42a0      	cmp	r0, r4
 8011522:	d0e3      	beq.n	80114ec <_malloc_r+0x64>
 8011524:	1a21      	subs	r1, r4, r0
 8011526:	4630      	mov	r0, r6
 8011528:	f000 ff7a 	bl	8012420 <_sbrk_r>
 801152c:	3001      	adds	r0, #1
 801152e:	d1dd      	bne.n	80114ec <_malloc_r+0x64>
 8011530:	e7cf      	b.n	80114d2 <_malloc_r+0x4a>
 8011532:	bf00      	nop
 8011534:	20005a0c 	.word	0x20005a0c
 8011538:	20005a10 	.word	0x20005a10

0801153c <__cvt>:
 801153c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011540:	ec55 4b10 	vmov	r4, r5, d0
 8011544:	2d00      	cmp	r5, #0
 8011546:	460e      	mov	r6, r1
 8011548:	4619      	mov	r1, r3
 801154a:	462b      	mov	r3, r5
 801154c:	bfbb      	ittet	lt
 801154e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8011552:	461d      	movlt	r5, r3
 8011554:	2300      	movge	r3, #0
 8011556:	232d      	movlt	r3, #45	; 0x2d
 8011558:	700b      	strb	r3, [r1, #0]
 801155a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801155c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8011560:	4691      	mov	r9, r2
 8011562:	f023 0820 	bic.w	r8, r3, #32
 8011566:	bfbc      	itt	lt
 8011568:	4622      	movlt	r2, r4
 801156a:	4614      	movlt	r4, r2
 801156c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8011570:	d005      	beq.n	801157e <__cvt+0x42>
 8011572:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8011576:	d100      	bne.n	801157a <__cvt+0x3e>
 8011578:	3601      	adds	r6, #1
 801157a:	2102      	movs	r1, #2
 801157c:	e000      	b.n	8011580 <__cvt+0x44>
 801157e:	2103      	movs	r1, #3
 8011580:	ab03      	add	r3, sp, #12
 8011582:	9301      	str	r3, [sp, #4]
 8011584:	ab02      	add	r3, sp, #8
 8011586:	9300      	str	r3, [sp, #0]
 8011588:	ec45 4b10 	vmov	d0, r4, r5
 801158c:	4653      	mov	r3, sl
 801158e:	4632      	mov	r2, r6
 8011590:	f002 fb5e 	bl	8013c50 <_dtoa_r>
 8011594:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8011598:	4607      	mov	r7, r0
 801159a:	d102      	bne.n	80115a2 <__cvt+0x66>
 801159c:	f019 0f01 	tst.w	r9, #1
 80115a0:	d022      	beq.n	80115e8 <__cvt+0xac>
 80115a2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80115a6:	eb07 0906 	add.w	r9, r7, r6
 80115aa:	d110      	bne.n	80115ce <__cvt+0x92>
 80115ac:	783b      	ldrb	r3, [r7, #0]
 80115ae:	2b30      	cmp	r3, #48	; 0x30
 80115b0:	d10a      	bne.n	80115c8 <__cvt+0x8c>
 80115b2:	2200      	movs	r2, #0
 80115b4:	2300      	movs	r3, #0
 80115b6:	4620      	mov	r0, r4
 80115b8:	4629      	mov	r1, r5
 80115ba:	f7ef faa5 	bl	8000b08 <__aeabi_dcmpeq>
 80115be:	b918      	cbnz	r0, 80115c8 <__cvt+0x8c>
 80115c0:	f1c6 0601 	rsb	r6, r6, #1
 80115c4:	f8ca 6000 	str.w	r6, [sl]
 80115c8:	f8da 3000 	ldr.w	r3, [sl]
 80115cc:	4499      	add	r9, r3
 80115ce:	2200      	movs	r2, #0
 80115d0:	2300      	movs	r3, #0
 80115d2:	4620      	mov	r0, r4
 80115d4:	4629      	mov	r1, r5
 80115d6:	f7ef fa97 	bl	8000b08 <__aeabi_dcmpeq>
 80115da:	b108      	cbz	r0, 80115e0 <__cvt+0xa4>
 80115dc:	f8cd 900c 	str.w	r9, [sp, #12]
 80115e0:	2230      	movs	r2, #48	; 0x30
 80115e2:	9b03      	ldr	r3, [sp, #12]
 80115e4:	454b      	cmp	r3, r9
 80115e6:	d307      	bcc.n	80115f8 <__cvt+0xbc>
 80115e8:	9b03      	ldr	r3, [sp, #12]
 80115ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80115ec:	1bdb      	subs	r3, r3, r7
 80115ee:	4638      	mov	r0, r7
 80115f0:	6013      	str	r3, [r2, #0]
 80115f2:	b004      	add	sp, #16
 80115f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80115f8:	1c59      	adds	r1, r3, #1
 80115fa:	9103      	str	r1, [sp, #12]
 80115fc:	701a      	strb	r2, [r3, #0]
 80115fe:	e7f0      	b.n	80115e2 <__cvt+0xa6>

08011600 <__exponent>:
 8011600:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011602:	4603      	mov	r3, r0
 8011604:	2900      	cmp	r1, #0
 8011606:	bfb8      	it	lt
 8011608:	4249      	neglt	r1, r1
 801160a:	f803 2b02 	strb.w	r2, [r3], #2
 801160e:	bfb4      	ite	lt
 8011610:	222d      	movlt	r2, #45	; 0x2d
 8011612:	222b      	movge	r2, #43	; 0x2b
 8011614:	2909      	cmp	r1, #9
 8011616:	7042      	strb	r2, [r0, #1]
 8011618:	dd2a      	ble.n	8011670 <__exponent+0x70>
 801161a:	f10d 0407 	add.w	r4, sp, #7
 801161e:	46a4      	mov	ip, r4
 8011620:	270a      	movs	r7, #10
 8011622:	46a6      	mov	lr, r4
 8011624:	460a      	mov	r2, r1
 8011626:	fb91 f6f7 	sdiv	r6, r1, r7
 801162a:	fb07 1516 	mls	r5, r7, r6, r1
 801162e:	3530      	adds	r5, #48	; 0x30
 8011630:	2a63      	cmp	r2, #99	; 0x63
 8011632:	f104 34ff 	add.w	r4, r4, #4294967295
 8011636:	f80e 5c01 	strb.w	r5, [lr, #-1]
 801163a:	4631      	mov	r1, r6
 801163c:	dcf1      	bgt.n	8011622 <__exponent+0x22>
 801163e:	3130      	adds	r1, #48	; 0x30
 8011640:	f1ae 0502 	sub.w	r5, lr, #2
 8011644:	f804 1c01 	strb.w	r1, [r4, #-1]
 8011648:	1c44      	adds	r4, r0, #1
 801164a:	4629      	mov	r1, r5
 801164c:	4561      	cmp	r1, ip
 801164e:	d30a      	bcc.n	8011666 <__exponent+0x66>
 8011650:	f10d 0209 	add.w	r2, sp, #9
 8011654:	eba2 020e 	sub.w	r2, r2, lr
 8011658:	4565      	cmp	r5, ip
 801165a:	bf88      	it	hi
 801165c:	2200      	movhi	r2, #0
 801165e:	4413      	add	r3, r2
 8011660:	1a18      	subs	r0, r3, r0
 8011662:	b003      	add	sp, #12
 8011664:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011666:	f811 2b01 	ldrb.w	r2, [r1], #1
 801166a:	f804 2f01 	strb.w	r2, [r4, #1]!
 801166e:	e7ed      	b.n	801164c <__exponent+0x4c>
 8011670:	2330      	movs	r3, #48	; 0x30
 8011672:	3130      	adds	r1, #48	; 0x30
 8011674:	7083      	strb	r3, [r0, #2]
 8011676:	70c1      	strb	r1, [r0, #3]
 8011678:	1d03      	adds	r3, r0, #4
 801167a:	e7f1      	b.n	8011660 <__exponent+0x60>

0801167c <_printf_float>:
 801167c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011680:	ed2d 8b02 	vpush	{d8}
 8011684:	b08d      	sub	sp, #52	; 0x34
 8011686:	460c      	mov	r4, r1
 8011688:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 801168c:	4616      	mov	r6, r2
 801168e:	461f      	mov	r7, r3
 8011690:	4605      	mov	r5, r0
 8011692:	f003 fe03 	bl	801529c <_localeconv_r>
 8011696:	f8d0 a000 	ldr.w	sl, [r0]
 801169a:	4650      	mov	r0, sl
 801169c:	f7ee fdb2 	bl	8000204 <strlen>
 80116a0:	2300      	movs	r3, #0
 80116a2:	930a      	str	r3, [sp, #40]	; 0x28
 80116a4:	6823      	ldr	r3, [r4, #0]
 80116a6:	9305      	str	r3, [sp, #20]
 80116a8:	f8d8 3000 	ldr.w	r3, [r8]
 80116ac:	f894 b018 	ldrb.w	fp, [r4, #24]
 80116b0:	3307      	adds	r3, #7
 80116b2:	f023 0307 	bic.w	r3, r3, #7
 80116b6:	f103 0208 	add.w	r2, r3, #8
 80116ba:	f8c8 2000 	str.w	r2, [r8]
 80116be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116c2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80116c6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80116ca:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80116ce:	9307      	str	r3, [sp, #28]
 80116d0:	f8cd 8018 	str.w	r8, [sp, #24]
 80116d4:	ee08 0a10 	vmov	s16, r0
 80116d8:	4b9f      	ldr	r3, [pc, #636]	; (8011958 <_printf_float+0x2dc>)
 80116da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80116de:	f04f 32ff 	mov.w	r2, #4294967295
 80116e2:	f7ef fa43 	bl	8000b6c <__aeabi_dcmpun>
 80116e6:	bb88      	cbnz	r0, 801174c <_printf_float+0xd0>
 80116e8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80116ec:	4b9a      	ldr	r3, [pc, #616]	; (8011958 <_printf_float+0x2dc>)
 80116ee:	f04f 32ff 	mov.w	r2, #4294967295
 80116f2:	f7ef fa1d 	bl	8000b30 <__aeabi_dcmple>
 80116f6:	bb48      	cbnz	r0, 801174c <_printf_float+0xd0>
 80116f8:	2200      	movs	r2, #0
 80116fa:	2300      	movs	r3, #0
 80116fc:	4640      	mov	r0, r8
 80116fe:	4649      	mov	r1, r9
 8011700:	f7ef fa0c 	bl	8000b1c <__aeabi_dcmplt>
 8011704:	b110      	cbz	r0, 801170c <_printf_float+0x90>
 8011706:	232d      	movs	r3, #45	; 0x2d
 8011708:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801170c:	4b93      	ldr	r3, [pc, #588]	; (801195c <_printf_float+0x2e0>)
 801170e:	4894      	ldr	r0, [pc, #592]	; (8011960 <_printf_float+0x2e4>)
 8011710:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8011714:	bf94      	ite	ls
 8011716:	4698      	movls	r8, r3
 8011718:	4680      	movhi	r8, r0
 801171a:	2303      	movs	r3, #3
 801171c:	6123      	str	r3, [r4, #16]
 801171e:	9b05      	ldr	r3, [sp, #20]
 8011720:	f023 0204 	bic.w	r2, r3, #4
 8011724:	6022      	str	r2, [r4, #0]
 8011726:	f04f 0900 	mov.w	r9, #0
 801172a:	9700      	str	r7, [sp, #0]
 801172c:	4633      	mov	r3, r6
 801172e:	aa0b      	add	r2, sp, #44	; 0x2c
 8011730:	4621      	mov	r1, r4
 8011732:	4628      	mov	r0, r5
 8011734:	f000 f9d8 	bl	8011ae8 <_printf_common>
 8011738:	3001      	adds	r0, #1
 801173a:	f040 8090 	bne.w	801185e <_printf_float+0x1e2>
 801173e:	f04f 30ff 	mov.w	r0, #4294967295
 8011742:	b00d      	add	sp, #52	; 0x34
 8011744:	ecbd 8b02 	vpop	{d8}
 8011748:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801174c:	4642      	mov	r2, r8
 801174e:	464b      	mov	r3, r9
 8011750:	4640      	mov	r0, r8
 8011752:	4649      	mov	r1, r9
 8011754:	f7ef fa0a 	bl	8000b6c <__aeabi_dcmpun>
 8011758:	b140      	cbz	r0, 801176c <_printf_float+0xf0>
 801175a:	464b      	mov	r3, r9
 801175c:	2b00      	cmp	r3, #0
 801175e:	bfbc      	itt	lt
 8011760:	232d      	movlt	r3, #45	; 0x2d
 8011762:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8011766:	487f      	ldr	r0, [pc, #508]	; (8011964 <_printf_float+0x2e8>)
 8011768:	4b7f      	ldr	r3, [pc, #508]	; (8011968 <_printf_float+0x2ec>)
 801176a:	e7d1      	b.n	8011710 <_printf_float+0x94>
 801176c:	6863      	ldr	r3, [r4, #4]
 801176e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8011772:	9206      	str	r2, [sp, #24]
 8011774:	1c5a      	adds	r2, r3, #1
 8011776:	d13f      	bne.n	80117f8 <_printf_float+0x17c>
 8011778:	2306      	movs	r3, #6
 801177a:	6063      	str	r3, [r4, #4]
 801177c:	9b05      	ldr	r3, [sp, #20]
 801177e:	6861      	ldr	r1, [r4, #4]
 8011780:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8011784:	2300      	movs	r3, #0
 8011786:	9303      	str	r3, [sp, #12]
 8011788:	ab0a      	add	r3, sp, #40	; 0x28
 801178a:	e9cd b301 	strd	fp, r3, [sp, #4]
 801178e:	ab09      	add	r3, sp, #36	; 0x24
 8011790:	ec49 8b10 	vmov	d0, r8, r9
 8011794:	9300      	str	r3, [sp, #0]
 8011796:	6022      	str	r2, [r4, #0]
 8011798:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801179c:	4628      	mov	r0, r5
 801179e:	f7ff fecd 	bl	801153c <__cvt>
 80117a2:	9b06      	ldr	r3, [sp, #24]
 80117a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80117a6:	2b47      	cmp	r3, #71	; 0x47
 80117a8:	4680      	mov	r8, r0
 80117aa:	d108      	bne.n	80117be <_printf_float+0x142>
 80117ac:	1cc8      	adds	r0, r1, #3
 80117ae:	db02      	blt.n	80117b6 <_printf_float+0x13a>
 80117b0:	6863      	ldr	r3, [r4, #4]
 80117b2:	4299      	cmp	r1, r3
 80117b4:	dd41      	ble.n	801183a <_printf_float+0x1be>
 80117b6:	f1ab 0b02 	sub.w	fp, fp, #2
 80117ba:	fa5f fb8b 	uxtb.w	fp, fp
 80117be:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80117c2:	d820      	bhi.n	8011806 <_printf_float+0x18a>
 80117c4:	3901      	subs	r1, #1
 80117c6:	465a      	mov	r2, fp
 80117c8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80117cc:	9109      	str	r1, [sp, #36]	; 0x24
 80117ce:	f7ff ff17 	bl	8011600 <__exponent>
 80117d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80117d4:	1813      	adds	r3, r2, r0
 80117d6:	2a01      	cmp	r2, #1
 80117d8:	4681      	mov	r9, r0
 80117da:	6123      	str	r3, [r4, #16]
 80117dc:	dc02      	bgt.n	80117e4 <_printf_float+0x168>
 80117de:	6822      	ldr	r2, [r4, #0]
 80117e0:	07d2      	lsls	r2, r2, #31
 80117e2:	d501      	bpl.n	80117e8 <_printf_float+0x16c>
 80117e4:	3301      	adds	r3, #1
 80117e6:	6123      	str	r3, [r4, #16]
 80117e8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80117ec:	2b00      	cmp	r3, #0
 80117ee:	d09c      	beq.n	801172a <_printf_float+0xae>
 80117f0:	232d      	movs	r3, #45	; 0x2d
 80117f2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80117f6:	e798      	b.n	801172a <_printf_float+0xae>
 80117f8:	9a06      	ldr	r2, [sp, #24]
 80117fa:	2a47      	cmp	r2, #71	; 0x47
 80117fc:	d1be      	bne.n	801177c <_printf_float+0x100>
 80117fe:	2b00      	cmp	r3, #0
 8011800:	d1bc      	bne.n	801177c <_printf_float+0x100>
 8011802:	2301      	movs	r3, #1
 8011804:	e7b9      	b.n	801177a <_printf_float+0xfe>
 8011806:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 801180a:	d118      	bne.n	801183e <_printf_float+0x1c2>
 801180c:	2900      	cmp	r1, #0
 801180e:	6863      	ldr	r3, [r4, #4]
 8011810:	dd0b      	ble.n	801182a <_printf_float+0x1ae>
 8011812:	6121      	str	r1, [r4, #16]
 8011814:	b913      	cbnz	r3, 801181c <_printf_float+0x1a0>
 8011816:	6822      	ldr	r2, [r4, #0]
 8011818:	07d0      	lsls	r0, r2, #31
 801181a:	d502      	bpl.n	8011822 <_printf_float+0x1a6>
 801181c:	3301      	adds	r3, #1
 801181e:	440b      	add	r3, r1
 8011820:	6123      	str	r3, [r4, #16]
 8011822:	65a1      	str	r1, [r4, #88]	; 0x58
 8011824:	f04f 0900 	mov.w	r9, #0
 8011828:	e7de      	b.n	80117e8 <_printf_float+0x16c>
 801182a:	b913      	cbnz	r3, 8011832 <_printf_float+0x1b6>
 801182c:	6822      	ldr	r2, [r4, #0]
 801182e:	07d2      	lsls	r2, r2, #31
 8011830:	d501      	bpl.n	8011836 <_printf_float+0x1ba>
 8011832:	3302      	adds	r3, #2
 8011834:	e7f4      	b.n	8011820 <_printf_float+0x1a4>
 8011836:	2301      	movs	r3, #1
 8011838:	e7f2      	b.n	8011820 <_printf_float+0x1a4>
 801183a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 801183e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011840:	4299      	cmp	r1, r3
 8011842:	db05      	blt.n	8011850 <_printf_float+0x1d4>
 8011844:	6823      	ldr	r3, [r4, #0]
 8011846:	6121      	str	r1, [r4, #16]
 8011848:	07d8      	lsls	r0, r3, #31
 801184a:	d5ea      	bpl.n	8011822 <_printf_float+0x1a6>
 801184c:	1c4b      	adds	r3, r1, #1
 801184e:	e7e7      	b.n	8011820 <_printf_float+0x1a4>
 8011850:	2900      	cmp	r1, #0
 8011852:	bfd4      	ite	le
 8011854:	f1c1 0202 	rsble	r2, r1, #2
 8011858:	2201      	movgt	r2, #1
 801185a:	4413      	add	r3, r2
 801185c:	e7e0      	b.n	8011820 <_printf_float+0x1a4>
 801185e:	6823      	ldr	r3, [r4, #0]
 8011860:	055a      	lsls	r2, r3, #21
 8011862:	d407      	bmi.n	8011874 <_printf_float+0x1f8>
 8011864:	6923      	ldr	r3, [r4, #16]
 8011866:	4642      	mov	r2, r8
 8011868:	4631      	mov	r1, r6
 801186a:	4628      	mov	r0, r5
 801186c:	47b8      	blx	r7
 801186e:	3001      	adds	r0, #1
 8011870:	d12c      	bne.n	80118cc <_printf_float+0x250>
 8011872:	e764      	b.n	801173e <_printf_float+0xc2>
 8011874:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8011878:	f240 80e0 	bls.w	8011a3c <_printf_float+0x3c0>
 801187c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011880:	2200      	movs	r2, #0
 8011882:	2300      	movs	r3, #0
 8011884:	f7ef f940 	bl	8000b08 <__aeabi_dcmpeq>
 8011888:	2800      	cmp	r0, #0
 801188a:	d034      	beq.n	80118f6 <_printf_float+0x27a>
 801188c:	4a37      	ldr	r2, [pc, #220]	; (801196c <_printf_float+0x2f0>)
 801188e:	2301      	movs	r3, #1
 8011890:	4631      	mov	r1, r6
 8011892:	4628      	mov	r0, r5
 8011894:	47b8      	blx	r7
 8011896:	3001      	adds	r0, #1
 8011898:	f43f af51 	beq.w	801173e <_printf_float+0xc2>
 801189c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80118a0:	429a      	cmp	r2, r3
 80118a2:	db02      	blt.n	80118aa <_printf_float+0x22e>
 80118a4:	6823      	ldr	r3, [r4, #0]
 80118a6:	07d8      	lsls	r0, r3, #31
 80118a8:	d510      	bpl.n	80118cc <_printf_float+0x250>
 80118aa:	ee18 3a10 	vmov	r3, s16
 80118ae:	4652      	mov	r2, sl
 80118b0:	4631      	mov	r1, r6
 80118b2:	4628      	mov	r0, r5
 80118b4:	47b8      	blx	r7
 80118b6:	3001      	adds	r0, #1
 80118b8:	f43f af41 	beq.w	801173e <_printf_float+0xc2>
 80118bc:	f04f 0800 	mov.w	r8, #0
 80118c0:	f104 091a 	add.w	r9, r4, #26
 80118c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80118c6:	3b01      	subs	r3, #1
 80118c8:	4543      	cmp	r3, r8
 80118ca:	dc09      	bgt.n	80118e0 <_printf_float+0x264>
 80118cc:	6823      	ldr	r3, [r4, #0]
 80118ce:	079b      	lsls	r3, r3, #30
 80118d0:	f100 8105 	bmi.w	8011ade <_printf_float+0x462>
 80118d4:	68e0      	ldr	r0, [r4, #12]
 80118d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80118d8:	4298      	cmp	r0, r3
 80118da:	bfb8      	it	lt
 80118dc:	4618      	movlt	r0, r3
 80118de:	e730      	b.n	8011742 <_printf_float+0xc6>
 80118e0:	2301      	movs	r3, #1
 80118e2:	464a      	mov	r2, r9
 80118e4:	4631      	mov	r1, r6
 80118e6:	4628      	mov	r0, r5
 80118e8:	47b8      	blx	r7
 80118ea:	3001      	adds	r0, #1
 80118ec:	f43f af27 	beq.w	801173e <_printf_float+0xc2>
 80118f0:	f108 0801 	add.w	r8, r8, #1
 80118f4:	e7e6      	b.n	80118c4 <_printf_float+0x248>
 80118f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80118f8:	2b00      	cmp	r3, #0
 80118fa:	dc39      	bgt.n	8011970 <_printf_float+0x2f4>
 80118fc:	4a1b      	ldr	r2, [pc, #108]	; (801196c <_printf_float+0x2f0>)
 80118fe:	2301      	movs	r3, #1
 8011900:	4631      	mov	r1, r6
 8011902:	4628      	mov	r0, r5
 8011904:	47b8      	blx	r7
 8011906:	3001      	adds	r0, #1
 8011908:	f43f af19 	beq.w	801173e <_printf_float+0xc2>
 801190c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011910:	4313      	orrs	r3, r2
 8011912:	d102      	bne.n	801191a <_printf_float+0x29e>
 8011914:	6823      	ldr	r3, [r4, #0]
 8011916:	07d9      	lsls	r1, r3, #31
 8011918:	d5d8      	bpl.n	80118cc <_printf_float+0x250>
 801191a:	ee18 3a10 	vmov	r3, s16
 801191e:	4652      	mov	r2, sl
 8011920:	4631      	mov	r1, r6
 8011922:	4628      	mov	r0, r5
 8011924:	47b8      	blx	r7
 8011926:	3001      	adds	r0, #1
 8011928:	f43f af09 	beq.w	801173e <_printf_float+0xc2>
 801192c:	f04f 0900 	mov.w	r9, #0
 8011930:	f104 0a1a 	add.w	sl, r4, #26
 8011934:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011936:	425b      	negs	r3, r3
 8011938:	454b      	cmp	r3, r9
 801193a:	dc01      	bgt.n	8011940 <_printf_float+0x2c4>
 801193c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801193e:	e792      	b.n	8011866 <_printf_float+0x1ea>
 8011940:	2301      	movs	r3, #1
 8011942:	4652      	mov	r2, sl
 8011944:	4631      	mov	r1, r6
 8011946:	4628      	mov	r0, r5
 8011948:	47b8      	blx	r7
 801194a:	3001      	adds	r0, #1
 801194c:	f43f aef7 	beq.w	801173e <_printf_float+0xc2>
 8011950:	f109 0901 	add.w	r9, r9, #1
 8011954:	e7ee      	b.n	8011934 <_printf_float+0x2b8>
 8011956:	bf00      	nop
 8011958:	7fefffff 	.word	0x7fefffff
 801195c:	08018990 	.word	0x08018990
 8011960:	08018994 	.word	0x08018994
 8011964:	0801899c 	.word	0x0801899c
 8011968:	08018998 	.word	0x08018998
 801196c:	08018e01 	.word	0x08018e01
 8011970:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011972:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011974:	429a      	cmp	r2, r3
 8011976:	bfa8      	it	ge
 8011978:	461a      	movge	r2, r3
 801197a:	2a00      	cmp	r2, #0
 801197c:	4691      	mov	r9, r2
 801197e:	dc37      	bgt.n	80119f0 <_printf_float+0x374>
 8011980:	f04f 0b00 	mov.w	fp, #0
 8011984:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011988:	f104 021a 	add.w	r2, r4, #26
 801198c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801198e:	9305      	str	r3, [sp, #20]
 8011990:	eba3 0309 	sub.w	r3, r3, r9
 8011994:	455b      	cmp	r3, fp
 8011996:	dc33      	bgt.n	8011a00 <_printf_float+0x384>
 8011998:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801199c:	429a      	cmp	r2, r3
 801199e:	db3b      	blt.n	8011a18 <_printf_float+0x39c>
 80119a0:	6823      	ldr	r3, [r4, #0]
 80119a2:	07da      	lsls	r2, r3, #31
 80119a4:	d438      	bmi.n	8011a18 <_printf_float+0x39c>
 80119a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80119a8:	9b05      	ldr	r3, [sp, #20]
 80119aa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80119ac:	1ad3      	subs	r3, r2, r3
 80119ae:	eba2 0901 	sub.w	r9, r2, r1
 80119b2:	4599      	cmp	r9, r3
 80119b4:	bfa8      	it	ge
 80119b6:	4699      	movge	r9, r3
 80119b8:	f1b9 0f00 	cmp.w	r9, #0
 80119bc:	dc35      	bgt.n	8011a2a <_printf_float+0x3ae>
 80119be:	f04f 0800 	mov.w	r8, #0
 80119c2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80119c6:	f104 0a1a 	add.w	sl, r4, #26
 80119ca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80119ce:	1a9b      	subs	r3, r3, r2
 80119d0:	eba3 0309 	sub.w	r3, r3, r9
 80119d4:	4543      	cmp	r3, r8
 80119d6:	f77f af79 	ble.w	80118cc <_printf_float+0x250>
 80119da:	2301      	movs	r3, #1
 80119dc:	4652      	mov	r2, sl
 80119de:	4631      	mov	r1, r6
 80119e0:	4628      	mov	r0, r5
 80119e2:	47b8      	blx	r7
 80119e4:	3001      	adds	r0, #1
 80119e6:	f43f aeaa 	beq.w	801173e <_printf_float+0xc2>
 80119ea:	f108 0801 	add.w	r8, r8, #1
 80119ee:	e7ec      	b.n	80119ca <_printf_float+0x34e>
 80119f0:	4613      	mov	r3, r2
 80119f2:	4631      	mov	r1, r6
 80119f4:	4642      	mov	r2, r8
 80119f6:	4628      	mov	r0, r5
 80119f8:	47b8      	blx	r7
 80119fa:	3001      	adds	r0, #1
 80119fc:	d1c0      	bne.n	8011980 <_printf_float+0x304>
 80119fe:	e69e      	b.n	801173e <_printf_float+0xc2>
 8011a00:	2301      	movs	r3, #1
 8011a02:	4631      	mov	r1, r6
 8011a04:	4628      	mov	r0, r5
 8011a06:	9205      	str	r2, [sp, #20]
 8011a08:	47b8      	blx	r7
 8011a0a:	3001      	adds	r0, #1
 8011a0c:	f43f ae97 	beq.w	801173e <_printf_float+0xc2>
 8011a10:	9a05      	ldr	r2, [sp, #20]
 8011a12:	f10b 0b01 	add.w	fp, fp, #1
 8011a16:	e7b9      	b.n	801198c <_printf_float+0x310>
 8011a18:	ee18 3a10 	vmov	r3, s16
 8011a1c:	4652      	mov	r2, sl
 8011a1e:	4631      	mov	r1, r6
 8011a20:	4628      	mov	r0, r5
 8011a22:	47b8      	blx	r7
 8011a24:	3001      	adds	r0, #1
 8011a26:	d1be      	bne.n	80119a6 <_printf_float+0x32a>
 8011a28:	e689      	b.n	801173e <_printf_float+0xc2>
 8011a2a:	9a05      	ldr	r2, [sp, #20]
 8011a2c:	464b      	mov	r3, r9
 8011a2e:	4442      	add	r2, r8
 8011a30:	4631      	mov	r1, r6
 8011a32:	4628      	mov	r0, r5
 8011a34:	47b8      	blx	r7
 8011a36:	3001      	adds	r0, #1
 8011a38:	d1c1      	bne.n	80119be <_printf_float+0x342>
 8011a3a:	e680      	b.n	801173e <_printf_float+0xc2>
 8011a3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011a3e:	2a01      	cmp	r2, #1
 8011a40:	dc01      	bgt.n	8011a46 <_printf_float+0x3ca>
 8011a42:	07db      	lsls	r3, r3, #31
 8011a44:	d538      	bpl.n	8011ab8 <_printf_float+0x43c>
 8011a46:	2301      	movs	r3, #1
 8011a48:	4642      	mov	r2, r8
 8011a4a:	4631      	mov	r1, r6
 8011a4c:	4628      	mov	r0, r5
 8011a4e:	47b8      	blx	r7
 8011a50:	3001      	adds	r0, #1
 8011a52:	f43f ae74 	beq.w	801173e <_printf_float+0xc2>
 8011a56:	ee18 3a10 	vmov	r3, s16
 8011a5a:	4652      	mov	r2, sl
 8011a5c:	4631      	mov	r1, r6
 8011a5e:	4628      	mov	r0, r5
 8011a60:	47b8      	blx	r7
 8011a62:	3001      	adds	r0, #1
 8011a64:	f43f ae6b 	beq.w	801173e <_printf_float+0xc2>
 8011a68:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011a6c:	2200      	movs	r2, #0
 8011a6e:	2300      	movs	r3, #0
 8011a70:	f7ef f84a 	bl	8000b08 <__aeabi_dcmpeq>
 8011a74:	b9d8      	cbnz	r0, 8011aae <_printf_float+0x432>
 8011a76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011a78:	f108 0201 	add.w	r2, r8, #1
 8011a7c:	3b01      	subs	r3, #1
 8011a7e:	4631      	mov	r1, r6
 8011a80:	4628      	mov	r0, r5
 8011a82:	47b8      	blx	r7
 8011a84:	3001      	adds	r0, #1
 8011a86:	d10e      	bne.n	8011aa6 <_printf_float+0x42a>
 8011a88:	e659      	b.n	801173e <_printf_float+0xc2>
 8011a8a:	2301      	movs	r3, #1
 8011a8c:	4652      	mov	r2, sl
 8011a8e:	4631      	mov	r1, r6
 8011a90:	4628      	mov	r0, r5
 8011a92:	47b8      	blx	r7
 8011a94:	3001      	adds	r0, #1
 8011a96:	f43f ae52 	beq.w	801173e <_printf_float+0xc2>
 8011a9a:	f108 0801 	add.w	r8, r8, #1
 8011a9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011aa0:	3b01      	subs	r3, #1
 8011aa2:	4543      	cmp	r3, r8
 8011aa4:	dcf1      	bgt.n	8011a8a <_printf_float+0x40e>
 8011aa6:	464b      	mov	r3, r9
 8011aa8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8011aac:	e6dc      	b.n	8011868 <_printf_float+0x1ec>
 8011aae:	f04f 0800 	mov.w	r8, #0
 8011ab2:	f104 0a1a 	add.w	sl, r4, #26
 8011ab6:	e7f2      	b.n	8011a9e <_printf_float+0x422>
 8011ab8:	2301      	movs	r3, #1
 8011aba:	4642      	mov	r2, r8
 8011abc:	e7df      	b.n	8011a7e <_printf_float+0x402>
 8011abe:	2301      	movs	r3, #1
 8011ac0:	464a      	mov	r2, r9
 8011ac2:	4631      	mov	r1, r6
 8011ac4:	4628      	mov	r0, r5
 8011ac6:	47b8      	blx	r7
 8011ac8:	3001      	adds	r0, #1
 8011aca:	f43f ae38 	beq.w	801173e <_printf_float+0xc2>
 8011ace:	f108 0801 	add.w	r8, r8, #1
 8011ad2:	68e3      	ldr	r3, [r4, #12]
 8011ad4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011ad6:	1a5b      	subs	r3, r3, r1
 8011ad8:	4543      	cmp	r3, r8
 8011ada:	dcf0      	bgt.n	8011abe <_printf_float+0x442>
 8011adc:	e6fa      	b.n	80118d4 <_printf_float+0x258>
 8011ade:	f04f 0800 	mov.w	r8, #0
 8011ae2:	f104 0919 	add.w	r9, r4, #25
 8011ae6:	e7f4      	b.n	8011ad2 <_printf_float+0x456>

08011ae8 <_printf_common>:
 8011ae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011aec:	4616      	mov	r6, r2
 8011aee:	4699      	mov	r9, r3
 8011af0:	688a      	ldr	r2, [r1, #8]
 8011af2:	690b      	ldr	r3, [r1, #16]
 8011af4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011af8:	4293      	cmp	r3, r2
 8011afa:	bfb8      	it	lt
 8011afc:	4613      	movlt	r3, r2
 8011afe:	6033      	str	r3, [r6, #0]
 8011b00:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011b04:	4607      	mov	r7, r0
 8011b06:	460c      	mov	r4, r1
 8011b08:	b10a      	cbz	r2, 8011b0e <_printf_common+0x26>
 8011b0a:	3301      	adds	r3, #1
 8011b0c:	6033      	str	r3, [r6, #0]
 8011b0e:	6823      	ldr	r3, [r4, #0]
 8011b10:	0699      	lsls	r1, r3, #26
 8011b12:	bf42      	ittt	mi
 8011b14:	6833      	ldrmi	r3, [r6, #0]
 8011b16:	3302      	addmi	r3, #2
 8011b18:	6033      	strmi	r3, [r6, #0]
 8011b1a:	6825      	ldr	r5, [r4, #0]
 8011b1c:	f015 0506 	ands.w	r5, r5, #6
 8011b20:	d106      	bne.n	8011b30 <_printf_common+0x48>
 8011b22:	f104 0a19 	add.w	sl, r4, #25
 8011b26:	68e3      	ldr	r3, [r4, #12]
 8011b28:	6832      	ldr	r2, [r6, #0]
 8011b2a:	1a9b      	subs	r3, r3, r2
 8011b2c:	42ab      	cmp	r3, r5
 8011b2e:	dc26      	bgt.n	8011b7e <_printf_common+0x96>
 8011b30:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8011b34:	1e13      	subs	r3, r2, #0
 8011b36:	6822      	ldr	r2, [r4, #0]
 8011b38:	bf18      	it	ne
 8011b3a:	2301      	movne	r3, #1
 8011b3c:	0692      	lsls	r2, r2, #26
 8011b3e:	d42b      	bmi.n	8011b98 <_printf_common+0xb0>
 8011b40:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011b44:	4649      	mov	r1, r9
 8011b46:	4638      	mov	r0, r7
 8011b48:	47c0      	blx	r8
 8011b4a:	3001      	adds	r0, #1
 8011b4c:	d01e      	beq.n	8011b8c <_printf_common+0xa4>
 8011b4e:	6823      	ldr	r3, [r4, #0]
 8011b50:	68e5      	ldr	r5, [r4, #12]
 8011b52:	6832      	ldr	r2, [r6, #0]
 8011b54:	f003 0306 	and.w	r3, r3, #6
 8011b58:	2b04      	cmp	r3, #4
 8011b5a:	bf08      	it	eq
 8011b5c:	1aad      	subeq	r5, r5, r2
 8011b5e:	68a3      	ldr	r3, [r4, #8]
 8011b60:	6922      	ldr	r2, [r4, #16]
 8011b62:	bf0c      	ite	eq
 8011b64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011b68:	2500      	movne	r5, #0
 8011b6a:	4293      	cmp	r3, r2
 8011b6c:	bfc4      	itt	gt
 8011b6e:	1a9b      	subgt	r3, r3, r2
 8011b70:	18ed      	addgt	r5, r5, r3
 8011b72:	2600      	movs	r6, #0
 8011b74:	341a      	adds	r4, #26
 8011b76:	42b5      	cmp	r5, r6
 8011b78:	d11a      	bne.n	8011bb0 <_printf_common+0xc8>
 8011b7a:	2000      	movs	r0, #0
 8011b7c:	e008      	b.n	8011b90 <_printf_common+0xa8>
 8011b7e:	2301      	movs	r3, #1
 8011b80:	4652      	mov	r2, sl
 8011b82:	4649      	mov	r1, r9
 8011b84:	4638      	mov	r0, r7
 8011b86:	47c0      	blx	r8
 8011b88:	3001      	adds	r0, #1
 8011b8a:	d103      	bne.n	8011b94 <_printf_common+0xac>
 8011b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8011b90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011b94:	3501      	adds	r5, #1
 8011b96:	e7c6      	b.n	8011b26 <_printf_common+0x3e>
 8011b98:	18e1      	adds	r1, r4, r3
 8011b9a:	1c5a      	adds	r2, r3, #1
 8011b9c:	2030      	movs	r0, #48	; 0x30
 8011b9e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011ba2:	4422      	add	r2, r4
 8011ba4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011ba8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011bac:	3302      	adds	r3, #2
 8011bae:	e7c7      	b.n	8011b40 <_printf_common+0x58>
 8011bb0:	2301      	movs	r3, #1
 8011bb2:	4622      	mov	r2, r4
 8011bb4:	4649      	mov	r1, r9
 8011bb6:	4638      	mov	r0, r7
 8011bb8:	47c0      	blx	r8
 8011bba:	3001      	adds	r0, #1
 8011bbc:	d0e6      	beq.n	8011b8c <_printf_common+0xa4>
 8011bbe:	3601      	adds	r6, #1
 8011bc0:	e7d9      	b.n	8011b76 <_printf_common+0x8e>
	...

08011bc4 <_printf_i>:
 8011bc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011bc8:	460c      	mov	r4, r1
 8011bca:	4691      	mov	r9, r2
 8011bcc:	7e27      	ldrb	r7, [r4, #24]
 8011bce:	990c      	ldr	r1, [sp, #48]	; 0x30
 8011bd0:	2f78      	cmp	r7, #120	; 0x78
 8011bd2:	4680      	mov	r8, r0
 8011bd4:	469a      	mov	sl, r3
 8011bd6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011bda:	d807      	bhi.n	8011bec <_printf_i+0x28>
 8011bdc:	2f62      	cmp	r7, #98	; 0x62
 8011bde:	d80a      	bhi.n	8011bf6 <_printf_i+0x32>
 8011be0:	2f00      	cmp	r7, #0
 8011be2:	f000 80d8 	beq.w	8011d96 <_printf_i+0x1d2>
 8011be6:	2f58      	cmp	r7, #88	; 0x58
 8011be8:	f000 80a3 	beq.w	8011d32 <_printf_i+0x16e>
 8011bec:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8011bf0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8011bf4:	e03a      	b.n	8011c6c <_printf_i+0xa8>
 8011bf6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8011bfa:	2b15      	cmp	r3, #21
 8011bfc:	d8f6      	bhi.n	8011bec <_printf_i+0x28>
 8011bfe:	a001      	add	r0, pc, #4	; (adr r0, 8011c04 <_printf_i+0x40>)
 8011c00:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8011c04:	08011c5d 	.word	0x08011c5d
 8011c08:	08011c71 	.word	0x08011c71
 8011c0c:	08011bed 	.word	0x08011bed
 8011c10:	08011bed 	.word	0x08011bed
 8011c14:	08011bed 	.word	0x08011bed
 8011c18:	08011bed 	.word	0x08011bed
 8011c1c:	08011c71 	.word	0x08011c71
 8011c20:	08011bed 	.word	0x08011bed
 8011c24:	08011bed 	.word	0x08011bed
 8011c28:	08011bed 	.word	0x08011bed
 8011c2c:	08011bed 	.word	0x08011bed
 8011c30:	08011d7d 	.word	0x08011d7d
 8011c34:	08011ca1 	.word	0x08011ca1
 8011c38:	08011d5f 	.word	0x08011d5f
 8011c3c:	08011bed 	.word	0x08011bed
 8011c40:	08011bed 	.word	0x08011bed
 8011c44:	08011d9f 	.word	0x08011d9f
 8011c48:	08011bed 	.word	0x08011bed
 8011c4c:	08011ca1 	.word	0x08011ca1
 8011c50:	08011bed 	.word	0x08011bed
 8011c54:	08011bed 	.word	0x08011bed
 8011c58:	08011d67 	.word	0x08011d67
 8011c5c:	680b      	ldr	r3, [r1, #0]
 8011c5e:	1d1a      	adds	r2, r3, #4
 8011c60:	681b      	ldr	r3, [r3, #0]
 8011c62:	600a      	str	r2, [r1, #0]
 8011c64:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8011c68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011c6c:	2301      	movs	r3, #1
 8011c6e:	e0a3      	b.n	8011db8 <_printf_i+0x1f4>
 8011c70:	6825      	ldr	r5, [r4, #0]
 8011c72:	6808      	ldr	r0, [r1, #0]
 8011c74:	062e      	lsls	r6, r5, #24
 8011c76:	f100 0304 	add.w	r3, r0, #4
 8011c7a:	d50a      	bpl.n	8011c92 <_printf_i+0xce>
 8011c7c:	6805      	ldr	r5, [r0, #0]
 8011c7e:	600b      	str	r3, [r1, #0]
 8011c80:	2d00      	cmp	r5, #0
 8011c82:	da03      	bge.n	8011c8c <_printf_i+0xc8>
 8011c84:	232d      	movs	r3, #45	; 0x2d
 8011c86:	426d      	negs	r5, r5
 8011c88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011c8c:	485e      	ldr	r0, [pc, #376]	; (8011e08 <_printf_i+0x244>)
 8011c8e:	230a      	movs	r3, #10
 8011c90:	e019      	b.n	8011cc6 <_printf_i+0x102>
 8011c92:	f015 0f40 	tst.w	r5, #64	; 0x40
 8011c96:	6805      	ldr	r5, [r0, #0]
 8011c98:	600b      	str	r3, [r1, #0]
 8011c9a:	bf18      	it	ne
 8011c9c:	b22d      	sxthne	r5, r5
 8011c9e:	e7ef      	b.n	8011c80 <_printf_i+0xbc>
 8011ca0:	680b      	ldr	r3, [r1, #0]
 8011ca2:	6825      	ldr	r5, [r4, #0]
 8011ca4:	1d18      	adds	r0, r3, #4
 8011ca6:	6008      	str	r0, [r1, #0]
 8011ca8:	0628      	lsls	r0, r5, #24
 8011caa:	d501      	bpl.n	8011cb0 <_printf_i+0xec>
 8011cac:	681d      	ldr	r5, [r3, #0]
 8011cae:	e002      	b.n	8011cb6 <_printf_i+0xf2>
 8011cb0:	0669      	lsls	r1, r5, #25
 8011cb2:	d5fb      	bpl.n	8011cac <_printf_i+0xe8>
 8011cb4:	881d      	ldrh	r5, [r3, #0]
 8011cb6:	4854      	ldr	r0, [pc, #336]	; (8011e08 <_printf_i+0x244>)
 8011cb8:	2f6f      	cmp	r7, #111	; 0x6f
 8011cba:	bf0c      	ite	eq
 8011cbc:	2308      	moveq	r3, #8
 8011cbe:	230a      	movne	r3, #10
 8011cc0:	2100      	movs	r1, #0
 8011cc2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011cc6:	6866      	ldr	r6, [r4, #4]
 8011cc8:	60a6      	str	r6, [r4, #8]
 8011cca:	2e00      	cmp	r6, #0
 8011ccc:	bfa2      	ittt	ge
 8011cce:	6821      	ldrge	r1, [r4, #0]
 8011cd0:	f021 0104 	bicge.w	r1, r1, #4
 8011cd4:	6021      	strge	r1, [r4, #0]
 8011cd6:	b90d      	cbnz	r5, 8011cdc <_printf_i+0x118>
 8011cd8:	2e00      	cmp	r6, #0
 8011cda:	d04d      	beq.n	8011d78 <_printf_i+0x1b4>
 8011cdc:	4616      	mov	r6, r2
 8011cde:	fbb5 f1f3 	udiv	r1, r5, r3
 8011ce2:	fb03 5711 	mls	r7, r3, r1, r5
 8011ce6:	5dc7      	ldrb	r7, [r0, r7]
 8011ce8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8011cec:	462f      	mov	r7, r5
 8011cee:	42bb      	cmp	r3, r7
 8011cf0:	460d      	mov	r5, r1
 8011cf2:	d9f4      	bls.n	8011cde <_printf_i+0x11a>
 8011cf4:	2b08      	cmp	r3, #8
 8011cf6:	d10b      	bne.n	8011d10 <_printf_i+0x14c>
 8011cf8:	6823      	ldr	r3, [r4, #0]
 8011cfa:	07df      	lsls	r7, r3, #31
 8011cfc:	d508      	bpl.n	8011d10 <_printf_i+0x14c>
 8011cfe:	6923      	ldr	r3, [r4, #16]
 8011d00:	6861      	ldr	r1, [r4, #4]
 8011d02:	4299      	cmp	r1, r3
 8011d04:	bfde      	ittt	le
 8011d06:	2330      	movle	r3, #48	; 0x30
 8011d08:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011d0c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8011d10:	1b92      	subs	r2, r2, r6
 8011d12:	6122      	str	r2, [r4, #16]
 8011d14:	f8cd a000 	str.w	sl, [sp]
 8011d18:	464b      	mov	r3, r9
 8011d1a:	aa03      	add	r2, sp, #12
 8011d1c:	4621      	mov	r1, r4
 8011d1e:	4640      	mov	r0, r8
 8011d20:	f7ff fee2 	bl	8011ae8 <_printf_common>
 8011d24:	3001      	adds	r0, #1
 8011d26:	d14c      	bne.n	8011dc2 <_printf_i+0x1fe>
 8011d28:	f04f 30ff 	mov.w	r0, #4294967295
 8011d2c:	b004      	add	sp, #16
 8011d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011d32:	4835      	ldr	r0, [pc, #212]	; (8011e08 <_printf_i+0x244>)
 8011d34:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8011d38:	6823      	ldr	r3, [r4, #0]
 8011d3a:	680e      	ldr	r6, [r1, #0]
 8011d3c:	061f      	lsls	r7, r3, #24
 8011d3e:	f856 5b04 	ldr.w	r5, [r6], #4
 8011d42:	600e      	str	r6, [r1, #0]
 8011d44:	d514      	bpl.n	8011d70 <_printf_i+0x1ac>
 8011d46:	07d9      	lsls	r1, r3, #31
 8011d48:	bf44      	itt	mi
 8011d4a:	f043 0320 	orrmi.w	r3, r3, #32
 8011d4e:	6023      	strmi	r3, [r4, #0]
 8011d50:	b91d      	cbnz	r5, 8011d5a <_printf_i+0x196>
 8011d52:	6823      	ldr	r3, [r4, #0]
 8011d54:	f023 0320 	bic.w	r3, r3, #32
 8011d58:	6023      	str	r3, [r4, #0]
 8011d5a:	2310      	movs	r3, #16
 8011d5c:	e7b0      	b.n	8011cc0 <_printf_i+0xfc>
 8011d5e:	6823      	ldr	r3, [r4, #0]
 8011d60:	f043 0320 	orr.w	r3, r3, #32
 8011d64:	6023      	str	r3, [r4, #0]
 8011d66:	2378      	movs	r3, #120	; 0x78
 8011d68:	4828      	ldr	r0, [pc, #160]	; (8011e0c <_printf_i+0x248>)
 8011d6a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011d6e:	e7e3      	b.n	8011d38 <_printf_i+0x174>
 8011d70:	065e      	lsls	r6, r3, #25
 8011d72:	bf48      	it	mi
 8011d74:	b2ad      	uxthmi	r5, r5
 8011d76:	e7e6      	b.n	8011d46 <_printf_i+0x182>
 8011d78:	4616      	mov	r6, r2
 8011d7a:	e7bb      	b.n	8011cf4 <_printf_i+0x130>
 8011d7c:	680b      	ldr	r3, [r1, #0]
 8011d7e:	6826      	ldr	r6, [r4, #0]
 8011d80:	6960      	ldr	r0, [r4, #20]
 8011d82:	1d1d      	adds	r5, r3, #4
 8011d84:	600d      	str	r5, [r1, #0]
 8011d86:	0635      	lsls	r5, r6, #24
 8011d88:	681b      	ldr	r3, [r3, #0]
 8011d8a:	d501      	bpl.n	8011d90 <_printf_i+0x1cc>
 8011d8c:	6018      	str	r0, [r3, #0]
 8011d8e:	e002      	b.n	8011d96 <_printf_i+0x1d2>
 8011d90:	0671      	lsls	r1, r6, #25
 8011d92:	d5fb      	bpl.n	8011d8c <_printf_i+0x1c8>
 8011d94:	8018      	strh	r0, [r3, #0]
 8011d96:	2300      	movs	r3, #0
 8011d98:	6123      	str	r3, [r4, #16]
 8011d9a:	4616      	mov	r6, r2
 8011d9c:	e7ba      	b.n	8011d14 <_printf_i+0x150>
 8011d9e:	680b      	ldr	r3, [r1, #0]
 8011da0:	1d1a      	adds	r2, r3, #4
 8011da2:	600a      	str	r2, [r1, #0]
 8011da4:	681e      	ldr	r6, [r3, #0]
 8011da6:	6862      	ldr	r2, [r4, #4]
 8011da8:	2100      	movs	r1, #0
 8011daa:	4630      	mov	r0, r6
 8011dac:	f7ee fa38 	bl	8000220 <memchr>
 8011db0:	b108      	cbz	r0, 8011db6 <_printf_i+0x1f2>
 8011db2:	1b80      	subs	r0, r0, r6
 8011db4:	6060      	str	r0, [r4, #4]
 8011db6:	6863      	ldr	r3, [r4, #4]
 8011db8:	6123      	str	r3, [r4, #16]
 8011dba:	2300      	movs	r3, #0
 8011dbc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011dc0:	e7a8      	b.n	8011d14 <_printf_i+0x150>
 8011dc2:	6923      	ldr	r3, [r4, #16]
 8011dc4:	4632      	mov	r2, r6
 8011dc6:	4649      	mov	r1, r9
 8011dc8:	4640      	mov	r0, r8
 8011dca:	47d0      	blx	sl
 8011dcc:	3001      	adds	r0, #1
 8011dce:	d0ab      	beq.n	8011d28 <_printf_i+0x164>
 8011dd0:	6823      	ldr	r3, [r4, #0]
 8011dd2:	079b      	lsls	r3, r3, #30
 8011dd4:	d413      	bmi.n	8011dfe <_printf_i+0x23a>
 8011dd6:	68e0      	ldr	r0, [r4, #12]
 8011dd8:	9b03      	ldr	r3, [sp, #12]
 8011dda:	4298      	cmp	r0, r3
 8011ddc:	bfb8      	it	lt
 8011dde:	4618      	movlt	r0, r3
 8011de0:	e7a4      	b.n	8011d2c <_printf_i+0x168>
 8011de2:	2301      	movs	r3, #1
 8011de4:	4632      	mov	r2, r6
 8011de6:	4649      	mov	r1, r9
 8011de8:	4640      	mov	r0, r8
 8011dea:	47d0      	blx	sl
 8011dec:	3001      	adds	r0, #1
 8011dee:	d09b      	beq.n	8011d28 <_printf_i+0x164>
 8011df0:	3501      	adds	r5, #1
 8011df2:	68e3      	ldr	r3, [r4, #12]
 8011df4:	9903      	ldr	r1, [sp, #12]
 8011df6:	1a5b      	subs	r3, r3, r1
 8011df8:	42ab      	cmp	r3, r5
 8011dfa:	dcf2      	bgt.n	8011de2 <_printf_i+0x21e>
 8011dfc:	e7eb      	b.n	8011dd6 <_printf_i+0x212>
 8011dfe:	2500      	movs	r5, #0
 8011e00:	f104 0619 	add.w	r6, r4, #25
 8011e04:	e7f5      	b.n	8011df2 <_printf_i+0x22e>
 8011e06:	bf00      	nop
 8011e08:	080189a0 	.word	0x080189a0
 8011e0c:	080189b1 	.word	0x080189b1

08011e10 <_scanf_float>:
 8011e10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e14:	b087      	sub	sp, #28
 8011e16:	4617      	mov	r7, r2
 8011e18:	9303      	str	r3, [sp, #12]
 8011e1a:	688b      	ldr	r3, [r1, #8]
 8011e1c:	1e5a      	subs	r2, r3, #1
 8011e1e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8011e22:	bf83      	ittte	hi
 8011e24:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8011e28:	195b      	addhi	r3, r3, r5
 8011e2a:	9302      	strhi	r3, [sp, #8]
 8011e2c:	2300      	movls	r3, #0
 8011e2e:	bf86      	itte	hi
 8011e30:	f240 135d 	movwhi	r3, #349	; 0x15d
 8011e34:	608b      	strhi	r3, [r1, #8]
 8011e36:	9302      	strls	r3, [sp, #8]
 8011e38:	680b      	ldr	r3, [r1, #0]
 8011e3a:	468b      	mov	fp, r1
 8011e3c:	2500      	movs	r5, #0
 8011e3e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8011e42:	f84b 3b1c 	str.w	r3, [fp], #28
 8011e46:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8011e4a:	4680      	mov	r8, r0
 8011e4c:	460c      	mov	r4, r1
 8011e4e:	465e      	mov	r6, fp
 8011e50:	46aa      	mov	sl, r5
 8011e52:	46a9      	mov	r9, r5
 8011e54:	9501      	str	r5, [sp, #4]
 8011e56:	68a2      	ldr	r2, [r4, #8]
 8011e58:	b152      	cbz	r2, 8011e70 <_scanf_float+0x60>
 8011e5a:	683b      	ldr	r3, [r7, #0]
 8011e5c:	781b      	ldrb	r3, [r3, #0]
 8011e5e:	2b4e      	cmp	r3, #78	; 0x4e
 8011e60:	d864      	bhi.n	8011f2c <_scanf_float+0x11c>
 8011e62:	2b40      	cmp	r3, #64	; 0x40
 8011e64:	d83c      	bhi.n	8011ee0 <_scanf_float+0xd0>
 8011e66:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8011e6a:	b2c8      	uxtb	r0, r1
 8011e6c:	280e      	cmp	r0, #14
 8011e6e:	d93a      	bls.n	8011ee6 <_scanf_float+0xd6>
 8011e70:	f1b9 0f00 	cmp.w	r9, #0
 8011e74:	d003      	beq.n	8011e7e <_scanf_float+0x6e>
 8011e76:	6823      	ldr	r3, [r4, #0]
 8011e78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8011e7c:	6023      	str	r3, [r4, #0]
 8011e7e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011e82:	f1ba 0f01 	cmp.w	sl, #1
 8011e86:	f200 8113 	bhi.w	80120b0 <_scanf_float+0x2a0>
 8011e8a:	455e      	cmp	r6, fp
 8011e8c:	f200 8105 	bhi.w	801209a <_scanf_float+0x28a>
 8011e90:	2501      	movs	r5, #1
 8011e92:	4628      	mov	r0, r5
 8011e94:	b007      	add	sp, #28
 8011e96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e9a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8011e9e:	2a0d      	cmp	r2, #13
 8011ea0:	d8e6      	bhi.n	8011e70 <_scanf_float+0x60>
 8011ea2:	a101      	add	r1, pc, #4	; (adr r1, 8011ea8 <_scanf_float+0x98>)
 8011ea4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8011ea8:	08011fe7 	.word	0x08011fe7
 8011eac:	08011e71 	.word	0x08011e71
 8011eb0:	08011e71 	.word	0x08011e71
 8011eb4:	08011e71 	.word	0x08011e71
 8011eb8:	08012047 	.word	0x08012047
 8011ebc:	0801201f 	.word	0x0801201f
 8011ec0:	08011e71 	.word	0x08011e71
 8011ec4:	08011e71 	.word	0x08011e71
 8011ec8:	08011ff5 	.word	0x08011ff5
 8011ecc:	08011e71 	.word	0x08011e71
 8011ed0:	08011e71 	.word	0x08011e71
 8011ed4:	08011e71 	.word	0x08011e71
 8011ed8:	08011e71 	.word	0x08011e71
 8011edc:	08011fad 	.word	0x08011fad
 8011ee0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8011ee4:	e7db      	b.n	8011e9e <_scanf_float+0x8e>
 8011ee6:	290e      	cmp	r1, #14
 8011ee8:	d8c2      	bhi.n	8011e70 <_scanf_float+0x60>
 8011eea:	a001      	add	r0, pc, #4	; (adr r0, 8011ef0 <_scanf_float+0xe0>)
 8011eec:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8011ef0:	08011f9f 	.word	0x08011f9f
 8011ef4:	08011e71 	.word	0x08011e71
 8011ef8:	08011f9f 	.word	0x08011f9f
 8011efc:	08012033 	.word	0x08012033
 8011f00:	08011e71 	.word	0x08011e71
 8011f04:	08011f4d 	.word	0x08011f4d
 8011f08:	08011f89 	.word	0x08011f89
 8011f0c:	08011f89 	.word	0x08011f89
 8011f10:	08011f89 	.word	0x08011f89
 8011f14:	08011f89 	.word	0x08011f89
 8011f18:	08011f89 	.word	0x08011f89
 8011f1c:	08011f89 	.word	0x08011f89
 8011f20:	08011f89 	.word	0x08011f89
 8011f24:	08011f89 	.word	0x08011f89
 8011f28:	08011f89 	.word	0x08011f89
 8011f2c:	2b6e      	cmp	r3, #110	; 0x6e
 8011f2e:	d809      	bhi.n	8011f44 <_scanf_float+0x134>
 8011f30:	2b60      	cmp	r3, #96	; 0x60
 8011f32:	d8b2      	bhi.n	8011e9a <_scanf_float+0x8a>
 8011f34:	2b54      	cmp	r3, #84	; 0x54
 8011f36:	d077      	beq.n	8012028 <_scanf_float+0x218>
 8011f38:	2b59      	cmp	r3, #89	; 0x59
 8011f3a:	d199      	bne.n	8011e70 <_scanf_float+0x60>
 8011f3c:	2d07      	cmp	r5, #7
 8011f3e:	d197      	bne.n	8011e70 <_scanf_float+0x60>
 8011f40:	2508      	movs	r5, #8
 8011f42:	e029      	b.n	8011f98 <_scanf_float+0x188>
 8011f44:	2b74      	cmp	r3, #116	; 0x74
 8011f46:	d06f      	beq.n	8012028 <_scanf_float+0x218>
 8011f48:	2b79      	cmp	r3, #121	; 0x79
 8011f4a:	e7f6      	b.n	8011f3a <_scanf_float+0x12a>
 8011f4c:	6821      	ldr	r1, [r4, #0]
 8011f4e:	05c8      	lsls	r0, r1, #23
 8011f50:	d51a      	bpl.n	8011f88 <_scanf_float+0x178>
 8011f52:	9b02      	ldr	r3, [sp, #8]
 8011f54:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8011f58:	6021      	str	r1, [r4, #0]
 8011f5a:	f109 0901 	add.w	r9, r9, #1
 8011f5e:	b11b      	cbz	r3, 8011f68 <_scanf_float+0x158>
 8011f60:	3b01      	subs	r3, #1
 8011f62:	3201      	adds	r2, #1
 8011f64:	9302      	str	r3, [sp, #8]
 8011f66:	60a2      	str	r2, [r4, #8]
 8011f68:	68a3      	ldr	r3, [r4, #8]
 8011f6a:	3b01      	subs	r3, #1
 8011f6c:	60a3      	str	r3, [r4, #8]
 8011f6e:	6923      	ldr	r3, [r4, #16]
 8011f70:	3301      	adds	r3, #1
 8011f72:	6123      	str	r3, [r4, #16]
 8011f74:	687b      	ldr	r3, [r7, #4]
 8011f76:	3b01      	subs	r3, #1
 8011f78:	2b00      	cmp	r3, #0
 8011f7a:	607b      	str	r3, [r7, #4]
 8011f7c:	f340 8084 	ble.w	8012088 <_scanf_float+0x278>
 8011f80:	683b      	ldr	r3, [r7, #0]
 8011f82:	3301      	adds	r3, #1
 8011f84:	603b      	str	r3, [r7, #0]
 8011f86:	e766      	b.n	8011e56 <_scanf_float+0x46>
 8011f88:	eb1a 0f05 	cmn.w	sl, r5
 8011f8c:	f47f af70 	bne.w	8011e70 <_scanf_float+0x60>
 8011f90:	6822      	ldr	r2, [r4, #0]
 8011f92:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8011f96:	6022      	str	r2, [r4, #0]
 8011f98:	f806 3b01 	strb.w	r3, [r6], #1
 8011f9c:	e7e4      	b.n	8011f68 <_scanf_float+0x158>
 8011f9e:	6822      	ldr	r2, [r4, #0]
 8011fa0:	0610      	lsls	r0, r2, #24
 8011fa2:	f57f af65 	bpl.w	8011e70 <_scanf_float+0x60>
 8011fa6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8011faa:	e7f4      	b.n	8011f96 <_scanf_float+0x186>
 8011fac:	f1ba 0f00 	cmp.w	sl, #0
 8011fb0:	d10e      	bne.n	8011fd0 <_scanf_float+0x1c0>
 8011fb2:	f1b9 0f00 	cmp.w	r9, #0
 8011fb6:	d10e      	bne.n	8011fd6 <_scanf_float+0x1c6>
 8011fb8:	6822      	ldr	r2, [r4, #0]
 8011fba:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8011fbe:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8011fc2:	d108      	bne.n	8011fd6 <_scanf_float+0x1c6>
 8011fc4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8011fc8:	6022      	str	r2, [r4, #0]
 8011fca:	f04f 0a01 	mov.w	sl, #1
 8011fce:	e7e3      	b.n	8011f98 <_scanf_float+0x188>
 8011fd0:	f1ba 0f02 	cmp.w	sl, #2
 8011fd4:	d055      	beq.n	8012082 <_scanf_float+0x272>
 8011fd6:	2d01      	cmp	r5, #1
 8011fd8:	d002      	beq.n	8011fe0 <_scanf_float+0x1d0>
 8011fda:	2d04      	cmp	r5, #4
 8011fdc:	f47f af48 	bne.w	8011e70 <_scanf_float+0x60>
 8011fe0:	3501      	adds	r5, #1
 8011fe2:	b2ed      	uxtb	r5, r5
 8011fe4:	e7d8      	b.n	8011f98 <_scanf_float+0x188>
 8011fe6:	f1ba 0f01 	cmp.w	sl, #1
 8011fea:	f47f af41 	bne.w	8011e70 <_scanf_float+0x60>
 8011fee:	f04f 0a02 	mov.w	sl, #2
 8011ff2:	e7d1      	b.n	8011f98 <_scanf_float+0x188>
 8011ff4:	b97d      	cbnz	r5, 8012016 <_scanf_float+0x206>
 8011ff6:	f1b9 0f00 	cmp.w	r9, #0
 8011ffa:	f47f af3c 	bne.w	8011e76 <_scanf_float+0x66>
 8011ffe:	6822      	ldr	r2, [r4, #0]
 8012000:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8012004:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8012008:	f47f af39 	bne.w	8011e7e <_scanf_float+0x6e>
 801200c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8012010:	6022      	str	r2, [r4, #0]
 8012012:	2501      	movs	r5, #1
 8012014:	e7c0      	b.n	8011f98 <_scanf_float+0x188>
 8012016:	2d03      	cmp	r5, #3
 8012018:	d0e2      	beq.n	8011fe0 <_scanf_float+0x1d0>
 801201a:	2d05      	cmp	r5, #5
 801201c:	e7de      	b.n	8011fdc <_scanf_float+0x1cc>
 801201e:	2d02      	cmp	r5, #2
 8012020:	f47f af26 	bne.w	8011e70 <_scanf_float+0x60>
 8012024:	2503      	movs	r5, #3
 8012026:	e7b7      	b.n	8011f98 <_scanf_float+0x188>
 8012028:	2d06      	cmp	r5, #6
 801202a:	f47f af21 	bne.w	8011e70 <_scanf_float+0x60>
 801202e:	2507      	movs	r5, #7
 8012030:	e7b2      	b.n	8011f98 <_scanf_float+0x188>
 8012032:	6822      	ldr	r2, [r4, #0]
 8012034:	0591      	lsls	r1, r2, #22
 8012036:	f57f af1b 	bpl.w	8011e70 <_scanf_float+0x60>
 801203a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 801203e:	6022      	str	r2, [r4, #0]
 8012040:	f8cd 9004 	str.w	r9, [sp, #4]
 8012044:	e7a8      	b.n	8011f98 <_scanf_float+0x188>
 8012046:	6822      	ldr	r2, [r4, #0]
 8012048:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 801204c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8012050:	d006      	beq.n	8012060 <_scanf_float+0x250>
 8012052:	0550      	lsls	r0, r2, #21
 8012054:	f57f af0c 	bpl.w	8011e70 <_scanf_float+0x60>
 8012058:	f1b9 0f00 	cmp.w	r9, #0
 801205c:	f43f af0f 	beq.w	8011e7e <_scanf_float+0x6e>
 8012060:	0591      	lsls	r1, r2, #22
 8012062:	bf58      	it	pl
 8012064:	9901      	ldrpl	r1, [sp, #4]
 8012066:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801206a:	bf58      	it	pl
 801206c:	eba9 0101 	subpl.w	r1, r9, r1
 8012070:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8012074:	bf58      	it	pl
 8012076:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801207a:	6022      	str	r2, [r4, #0]
 801207c:	f04f 0900 	mov.w	r9, #0
 8012080:	e78a      	b.n	8011f98 <_scanf_float+0x188>
 8012082:	f04f 0a03 	mov.w	sl, #3
 8012086:	e787      	b.n	8011f98 <_scanf_float+0x188>
 8012088:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801208c:	4639      	mov	r1, r7
 801208e:	4640      	mov	r0, r8
 8012090:	4798      	blx	r3
 8012092:	2800      	cmp	r0, #0
 8012094:	f43f aedf 	beq.w	8011e56 <_scanf_float+0x46>
 8012098:	e6ea      	b.n	8011e70 <_scanf_float+0x60>
 801209a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801209e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80120a2:	463a      	mov	r2, r7
 80120a4:	4640      	mov	r0, r8
 80120a6:	4798      	blx	r3
 80120a8:	6923      	ldr	r3, [r4, #16]
 80120aa:	3b01      	subs	r3, #1
 80120ac:	6123      	str	r3, [r4, #16]
 80120ae:	e6ec      	b.n	8011e8a <_scanf_float+0x7a>
 80120b0:	1e6b      	subs	r3, r5, #1
 80120b2:	2b06      	cmp	r3, #6
 80120b4:	d825      	bhi.n	8012102 <_scanf_float+0x2f2>
 80120b6:	2d02      	cmp	r5, #2
 80120b8:	d836      	bhi.n	8012128 <_scanf_float+0x318>
 80120ba:	455e      	cmp	r6, fp
 80120bc:	f67f aee8 	bls.w	8011e90 <_scanf_float+0x80>
 80120c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80120c4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80120c8:	463a      	mov	r2, r7
 80120ca:	4640      	mov	r0, r8
 80120cc:	4798      	blx	r3
 80120ce:	6923      	ldr	r3, [r4, #16]
 80120d0:	3b01      	subs	r3, #1
 80120d2:	6123      	str	r3, [r4, #16]
 80120d4:	e7f1      	b.n	80120ba <_scanf_float+0x2aa>
 80120d6:	9802      	ldr	r0, [sp, #8]
 80120d8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80120dc:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80120e0:	9002      	str	r0, [sp, #8]
 80120e2:	463a      	mov	r2, r7
 80120e4:	4640      	mov	r0, r8
 80120e6:	4798      	blx	r3
 80120e8:	6923      	ldr	r3, [r4, #16]
 80120ea:	3b01      	subs	r3, #1
 80120ec:	6123      	str	r3, [r4, #16]
 80120ee:	f10a 3aff 	add.w	sl, sl, #4294967295
 80120f2:	fa5f fa8a 	uxtb.w	sl, sl
 80120f6:	f1ba 0f02 	cmp.w	sl, #2
 80120fa:	d1ec      	bne.n	80120d6 <_scanf_float+0x2c6>
 80120fc:	3d03      	subs	r5, #3
 80120fe:	b2ed      	uxtb	r5, r5
 8012100:	1b76      	subs	r6, r6, r5
 8012102:	6823      	ldr	r3, [r4, #0]
 8012104:	05da      	lsls	r2, r3, #23
 8012106:	d52f      	bpl.n	8012168 <_scanf_float+0x358>
 8012108:	055b      	lsls	r3, r3, #21
 801210a:	d510      	bpl.n	801212e <_scanf_float+0x31e>
 801210c:	455e      	cmp	r6, fp
 801210e:	f67f aebf 	bls.w	8011e90 <_scanf_float+0x80>
 8012112:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012116:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801211a:	463a      	mov	r2, r7
 801211c:	4640      	mov	r0, r8
 801211e:	4798      	blx	r3
 8012120:	6923      	ldr	r3, [r4, #16]
 8012122:	3b01      	subs	r3, #1
 8012124:	6123      	str	r3, [r4, #16]
 8012126:	e7f1      	b.n	801210c <_scanf_float+0x2fc>
 8012128:	46aa      	mov	sl, r5
 801212a:	9602      	str	r6, [sp, #8]
 801212c:	e7df      	b.n	80120ee <_scanf_float+0x2de>
 801212e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8012132:	6923      	ldr	r3, [r4, #16]
 8012134:	2965      	cmp	r1, #101	; 0x65
 8012136:	f103 33ff 	add.w	r3, r3, #4294967295
 801213a:	f106 35ff 	add.w	r5, r6, #4294967295
 801213e:	6123      	str	r3, [r4, #16]
 8012140:	d00c      	beq.n	801215c <_scanf_float+0x34c>
 8012142:	2945      	cmp	r1, #69	; 0x45
 8012144:	d00a      	beq.n	801215c <_scanf_float+0x34c>
 8012146:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801214a:	463a      	mov	r2, r7
 801214c:	4640      	mov	r0, r8
 801214e:	4798      	blx	r3
 8012150:	6923      	ldr	r3, [r4, #16]
 8012152:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8012156:	3b01      	subs	r3, #1
 8012158:	1eb5      	subs	r5, r6, #2
 801215a:	6123      	str	r3, [r4, #16]
 801215c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012160:	463a      	mov	r2, r7
 8012162:	4640      	mov	r0, r8
 8012164:	4798      	blx	r3
 8012166:	462e      	mov	r6, r5
 8012168:	6825      	ldr	r5, [r4, #0]
 801216a:	f015 0510 	ands.w	r5, r5, #16
 801216e:	d158      	bne.n	8012222 <_scanf_float+0x412>
 8012170:	7035      	strb	r5, [r6, #0]
 8012172:	6823      	ldr	r3, [r4, #0]
 8012174:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8012178:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801217c:	d11c      	bne.n	80121b8 <_scanf_float+0x3a8>
 801217e:	9b01      	ldr	r3, [sp, #4]
 8012180:	454b      	cmp	r3, r9
 8012182:	eba3 0209 	sub.w	r2, r3, r9
 8012186:	d124      	bne.n	80121d2 <_scanf_float+0x3c2>
 8012188:	2200      	movs	r2, #0
 801218a:	4659      	mov	r1, fp
 801218c:	4640      	mov	r0, r8
 801218e:	f001 f875 	bl	801327c <_strtod_r>
 8012192:	9b03      	ldr	r3, [sp, #12]
 8012194:	6821      	ldr	r1, [r4, #0]
 8012196:	681b      	ldr	r3, [r3, #0]
 8012198:	f011 0f02 	tst.w	r1, #2
 801219c:	ec57 6b10 	vmov	r6, r7, d0
 80121a0:	f103 0204 	add.w	r2, r3, #4
 80121a4:	d020      	beq.n	80121e8 <_scanf_float+0x3d8>
 80121a6:	9903      	ldr	r1, [sp, #12]
 80121a8:	600a      	str	r2, [r1, #0]
 80121aa:	681b      	ldr	r3, [r3, #0]
 80121ac:	e9c3 6700 	strd	r6, r7, [r3]
 80121b0:	68e3      	ldr	r3, [r4, #12]
 80121b2:	3301      	adds	r3, #1
 80121b4:	60e3      	str	r3, [r4, #12]
 80121b6:	e66c      	b.n	8011e92 <_scanf_float+0x82>
 80121b8:	9b04      	ldr	r3, [sp, #16]
 80121ba:	2b00      	cmp	r3, #0
 80121bc:	d0e4      	beq.n	8012188 <_scanf_float+0x378>
 80121be:	9905      	ldr	r1, [sp, #20]
 80121c0:	230a      	movs	r3, #10
 80121c2:	462a      	mov	r2, r5
 80121c4:	3101      	adds	r1, #1
 80121c6:	4640      	mov	r0, r8
 80121c8:	f001 f8e2 	bl	8013390 <_strtol_r>
 80121cc:	9b04      	ldr	r3, [sp, #16]
 80121ce:	9e05      	ldr	r6, [sp, #20]
 80121d0:	1ac2      	subs	r2, r0, r3
 80121d2:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80121d6:	429e      	cmp	r6, r3
 80121d8:	bf28      	it	cs
 80121da:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80121de:	4912      	ldr	r1, [pc, #72]	; (8012228 <_scanf_float+0x418>)
 80121e0:	4630      	mov	r0, r6
 80121e2:	f000 f977 	bl	80124d4 <siprintf>
 80121e6:	e7cf      	b.n	8012188 <_scanf_float+0x378>
 80121e8:	f011 0f04 	tst.w	r1, #4
 80121ec:	9903      	ldr	r1, [sp, #12]
 80121ee:	600a      	str	r2, [r1, #0]
 80121f0:	d1db      	bne.n	80121aa <_scanf_float+0x39a>
 80121f2:	f8d3 8000 	ldr.w	r8, [r3]
 80121f6:	ee10 2a10 	vmov	r2, s0
 80121fa:	ee10 0a10 	vmov	r0, s0
 80121fe:	463b      	mov	r3, r7
 8012200:	4639      	mov	r1, r7
 8012202:	f7ee fcb3 	bl	8000b6c <__aeabi_dcmpun>
 8012206:	b128      	cbz	r0, 8012214 <_scanf_float+0x404>
 8012208:	4808      	ldr	r0, [pc, #32]	; (801222c <_scanf_float+0x41c>)
 801220a:	f000 f919 	bl	8012440 <nanf>
 801220e:	ed88 0a00 	vstr	s0, [r8]
 8012212:	e7cd      	b.n	80121b0 <_scanf_float+0x3a0>
 8012214:	4630      	mov	r0, r6
 8012216:	4639      	mov	r1, r7
 8012218:	f7ee fd06 	bl	8000c28 <__aeabi_d2f>
 801221c:	f8c8 0000 	str.w	r0, [r8]
 8012220:	e7c6      	b.n	80121b0 <_scanf_float+0x3a0>
 8012222:	2500      	movs	r5, #0
 8012224:	e635      	b.n	8011e92 <_scanf_float+0x82>
 8012226:	bf00      	nop
 8012228:	080189c2 	.word	0x080189c2
 801222c:	08018a8f 	.word	0x08018a8f

08012230 <iprintf>:
 8012230:	b40f      	push	{r0, r1, r2, r3}
 8012232:	4b0a      	ldr	r3, [pc, #40]	; (801225c <iprintf+0x2c>)
 8012234:	b513      	push	{r0, r1, r4, lr}
 8012236:	681c      	ldr	r4, [r3, #0]
 8012238:	b124      	cbz	r4, 8012244 <iprintf+0x14>
 801223a:	69a3      	ldr	r3, [r4, #24]
 801223c:	b913      	cbnz	r3, 8012244 <iprintf+0x14>
 801223e:	4620      	mov	r0, r4
 8012240:	f7fe fc30 	bl	8010aa4 <__sinit>
 8012244:	ab05      	add	r3, sp, #20
 8012246:	9a04      	ldr	r2, [sp, #16]
 8012248:	68a1      	ldr	r1, [r4, #8]
 801224a:	9301      	str	r3, [sp, #4]
 801224c:	4620      	mov	r0, r4
 801224e:	f004 f905 	bl	801645c <_vfiprintf_r>
 8012252:	b002      	add	sp, #8
 8012254:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012258:	b004      	add	sp, #16
 801225a:	4770      	bx	lr
 801225c:	2000004c 	.word	0x2000004c

08012260 <_puts_r>:
 8012260:	b570      	push	{r4, r5, r6, lr}
 8012262:	460e      	mov	r6, r1
 8012264:	4605      	mov	r5, r0
 8012266:	b118      	cbz	r0, 8012270 <_puts_r+0x10>
 8012268:	6983      	ldr	r3, [r0, #24]
 801226a:	b90b      	cbnz	r3, 8012270 <_puts_r+0x10>
 801226c:	f7fe fc1a 	bl	8010aa4 <__sinit>
 8012270:	69ab      	ldr	r3, [r5, #24]
 8012272:	68ac      	ldr	r4, [r5, #8]
 8012274:	b913      	cbnz	r3, 801227c <_puts_r+0x1c>
 8012276:	4628      	mov	r0, r5
 8012278:	f7fe fc14 	bl	8010aa4 <__sinit>
 801227c:	4b2c      	ldr	r3, [pc, #176]	; (8012330 <_puts_r+0xd0>)
 801227e:	429c      	cmp	r4, r3
 8012280:	d120      	bne.n	80122c4 <_puts_r+0x64>
 8012282:	686c      	ldr	r4, [r5, #4]
 8012284:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012286:	07db      	lsls	r3, r3, #31
 8012288:	d405      	bmi.n	8012296 <_puts_r+0x36>
 801228a:	89a3      	ldrh	r3, [r4, #12]
 801228c:	0598      	lsls	r0, r3, #22
 801228e:	d402      	bmi.n	8012296 <_puts_r+0x36>
 8012290:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012292:	f7fe fde7 	bl	8010e64 <__retarget_lock_acquire_recursive>
 8012296:	89a3      	ldrh	r3, [r4, #12]
 8012298:	0719      	lsls	r1, r3, #28
 801229a:	d51d      	bpl.n	80122d8 <_puts_r+0x78>
 801229c:	6923      	ldr	r3, [r4, #16]
 801229e:	b1db      	cbz	r3, 80122d8 <_puts_r+0x78>
 80122a0:	3e01      	subs	r6, #1
 80122a2:	68a3      	ldr	r3, [r4, #8]
 80122a4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80122a8:	3b01      	subs	r3, #1
 80122aa:	60a3      	str	r3, [r4, #8]
 80122ac:	bb39      	cbnz	r1, 80122fe <_puts_r+0x9e>
 80122ae:	2b00      	cmp	r3, #0
 80122b0:	da38      	bge.n	8012324 <_puts_r+0xc4>
 80122b2:	4622      	mov	r2, r4
 80122b4:	210a      	movs	r1, #10
 80122b6:	4628      	mov	r0, r5
 80122b8:	f001 fb2a 	bl	8013910 <__swbuf_r>
 80122bc:	3001      	adds	r0, #1
 80122be:	d011      	beq.n	80122e4 <_puts_r+0x84>
 80122c0:	250a      	movs	r5, #10
 80122c2:	e011      	b.n	80122e8 <_puts_r+0x88>
 80122c4:	4b1b      	ldr	r3, [pc, #108]	; (8012334 <_puts_r+0xd4>)
 80122c6:	429c      	cmp	r4, r3
 80122c8:	d101      	bne.n	80122ce <_puts_r+0x6e>
 80122ca:	68ac      	ldr	r4, [r5, #8]
 80122cc:	e7da      	b.n	8012284 <_puts_r+0x24>
 80122ce:	4b1a      	ldr	r3, [pc, #104]	; (8012338 <_puts_r+0xd8>)
 80122d0:	429c      	cmp	r4, r3
 80122d2:	bf08      	it	eq
 80122d4:	68ec      	ldreq	r4, [r5, #12]
 80122d6:	e7d5      	b.n	8012284 <_puts_r+0x24>
 80122d8:	4621      	mov	r1, r4
 80122da:	4628      	mov	r0, r5
 80122dc:	f001 fb7c 	bl	80139d8 <__swsetup_r>
 80122e0:	2800      	cmp	r0, #0
 80122e2:	d0dd      	beq.n	80122a0 <_puts_r+0x40>
 80122e4:	f04f 35ff 	mov.w	r5, #4294967295
 80122e8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80122ea:	07da      	lsls	r2, r3, #31
 80122ec:	d405      	bmi.n	80122fa <_puts_r+0x9a>
 80122ee:	89a3      	ldrh	r3, [r4, #12]
 80122f0:	059b      	lsls	r3, r3, #22
 80122f2:	d402      	bmi.n	80122fa <_puts_r+0x9a>
 80122f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80122f6:	f7fe fdb7 	bl	8010e68 <__retarget_lock_release_recursive>
 80122fa:	4628      	mov	r0, r5
 80122fc:	bd70      	pop	{r4, r5, r6, pc}
 80122fe:	2b00      	cmp	r3, #0
 8012300:	da04      	bge.n	801230c <_puts_r+0xac>
 8012302:	69a2      	ldr	r2, [r4, #24]
 8012304:	429a      	cmp	r2, r3
 8012306:	dc06      	bgt.n	8012316 <_puts_r+0xb6>
 8012308:	290a      	cmp	r1, #10
 801230a:	d004      	beq.n	8012316 <_puts_r+0xb6>
 801230c:	6823      	ldr	r3, [r4, #0]
 801230e:	1c5a      	adds	r2, r3, #1
 8012310:	6022      	str	r2, [r4, #0]
 8012312:	7019      	strb	r1, [r3, #0]
 8012314:	e7c5      	b.n	80122a2 <_puts_r+0x42>
 8012316:	4622      	mov	r2, r4
 8012318:	4628      	mov	r0, r5
 801231a:	f001 faf9 	bl	8013910 <__swbuf_r>
 801231e:	3001      	adds	r0, #1
 8012320:	d1bf      	bne.n	80122a2 <_puts_r+0x42>
 8012322:	e7df      	b.n	80122e4 <_puts_r+0x84>
 8012324:	6823      	ldr	r3, [r4, #0]
 8012326:	250a      	movs	r5, #10
 8012328:	1c5a      	adds	r2, r3, #1
 801232a:	6022      	str	r2, [r4, #0]
 801232c:	701d      	strb	r5, [r3, #0]
 801232e:	e7db      	b.n	80122e8 <_puts_r+0x88>
 8012330:	08018814 	.word	0x08018814
 8012334:	08018834 	.word	0x08018834
 8012338:	080187f4 	.word	0x080187f4

0801233c <puts>:
 801233c:	4b02      	ldr	r3, [pc, #8]	; (8012348 <puts+0xc>)
 801233e:	4601      	mov	r1, r0
 8012340:	6818      	ldr	r0, [r3, #0]
 8012342:	f7ff bf8d 	b.w	8012260 <_puts_r>
 8012346:	bf00      	nop
 8012348:	2000004c 	.word	0x2000004c

0801234c <cleanup_glue>:
 801234c:	b538      	push	{r3, r4, r5, lr}
 801234e:	460c      	mov	r4, r1
 8012350:	6809      	ldr	r1, [r1, #0]
 8012352:	4605      	mov	r5, r0
 8012354:	b109      	cbz	r1, 801235a <cleanup_glue+0xe>
 8012356:	f7ff fff9 	bl	801234c <cleanup_glue>
 801235a:	4621      	mov	r1, r4
 801235c:	4628      	mov	r0, r5
 801235e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012362:	f7ff b841 	b.w	80113e8 <_free_r>
	...

08012368 <_reclaim_reent>:
 8012368:	4b2c      	ldr	r3, [pc, #176]	; (801241c <_reclaim_reent+0xb4>)
 801236a:	681b      	ldr	r3, [r3, #0]
 801236c:	4283      	cmp	r3, r0
 801236e:	b570      	push	{r4, r5, r6, lr}
 8012370:	4604      	mov	r4, r0
 8012372:	d051      	beq.n	8012418 <_reclaim_reent+0xb0>
 8012374:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8012376:	b143      	cbz	r3, 801238a <_reclaim_reent+0x22>
 8012378:	68db      	ldr	r3, [r3, #12]
 801237a:	2b00      	cmp	r3, #0
 801237c:	d14a      	bne.n	8012414 <_reclaim_reent+0xac>
 801237e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012380:	6819      	ldr	r1, [r3, #0]
 8012382:	b111      	cbz	r1, 801238a <_reclaim_reent+0x22>
 8012384:	4620      	mov	r0, r4
 8012386:	f7ff f82f 	bl	80113e8 <_free_r>
 801238a:	6961      	ldr	r1, [r4, #20]
 801238c:	b111      	cbz	r1, 8012394 <_reclaim_reent+0x2c>
 801238e:	4620      	mov	r0, r4
 8012390:	f7ff f82a 	bl	80113e8 <_free_r>
 8012394:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8012396:	b111      	cbz	r1, 801239e <_reclaim_reent+0x36>
 8012398:	4620      	mov	r0, r4
 801239a:	f7ff f825 	bl	80113e8 <_free_r>
 801239e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80123a0:	b111      	cbz	r1, 80123a8 <_reclaim_reent+0x40>
 80123a2:	4620      	mov	r0, r4
 80123a4:	f7ff f820 	bl	80113e8 <_free_r>
 80123a8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80123aa:	b111      	cbz	r1, 80123b2 <_reclaim_reent+0x4a>
 80123ac:	4620      	mov	r0, r4
 80123ae:	f7ff f81b 	bl	80113e8 <_free_r>
 80123b2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80123b4:	b111      	cbz	r1, 80123bc <_reclaim_reent+0x54>
 80123b6:	4620      	mov	r0, r4
 80123b8:	f7ff f816 	bl	80113e8 <_free_r>
 80123bc:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80123be:	b111      	cbz	r1, 80123c6 <_reclaim_reent+0x5e>
 80123c0:	4620      	mov	r0, r4
 80123c2:	f7ff f811 	bl	80113e8 <_free_r>
 80123c6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80123c8:	b111      	cbz	r1, 80123d0 <_reclaim_reent+0x68>
 80123ca:	4620      	mov	r0, r4
 80123cc:	f7ff f80c 	bl	80113e8 <_free_r>
 80123d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80123d2:	b111      	cbz	r1, 80123da <_reclaim_reent+0x72>
 80123d4:	4620      	mov	r0, r4
 80123d6:	f7ff f807 	bl	80113e8 <_free_r>
 80123da:	69a3      	ldr	r3, [r4, #24]
 80123dc:	b1e3      	cbz	r3, 8012418 <_reclaim_reent+0xb0>
 80123de:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80123e0:	4620      	mov	r0, r4
 80123e2:	4798      	blx	r3
 80123e4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80123e6:	b1b9      	cbz	r1, 8012418 <_reclaim_reent+0xb0>
 80123e8:	4620      	mov	r0, r4
 80123ea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80123ee:	f7ff bfad 	b.w	801234c <cleanup_glue>
 80123f2:	5949      	ldr	r1, [r1, r5]
 80123f4:	b941      	cbnz	r1, 8012408 <_reclaim_reent+0xa0>
 80123f6:	3504      	adds	r5, #4
 80123f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80123fa:	2d80      	cmp	r5, #128	; 0x80
 80123fc:	68d9      	ldr	r1, [r3, #12]
 80123fe:	d1f8      	bne.n	80123f2 <_reclaim_reent+0x8a>
 8012400:	4620      	mov	r0, r4
 8012402:	f7fe fff1 	bl	80113e8 <_free_r>
 8012406:	e7ba      	b.n	801237e <_reclaim_reent+0x16>
 8012408:	680e      	ldr	r6, [r1, #0]
 801240a:	4620      	mov	r0, r4
 801240c:	f7fe ffec 	bl	80113e8 <_free_r>
 8012410:	4631      	mov	r1, r6
 8012412:	e7ef      	b.n	80123f4 <_reclaim_reent+0x8c>
 8012414:	2500      	movs	r5, #0
 8012416:	e7ef      	b.n	80123f8 <_reclaim_reent+0x90>
 8012418:	bd70      	pop	{r4, r5, r6, pc}
 801241a:	bf00      	nop
 801241c:	2000004c 	.word	0x2000004c

08012420 <_sbrk_r>:
 8012420:	b538      	push	{r3, r4, r5, lr}
 8012422:	4d06      	ldr	r5, [pc, #24]	; (801243c <_sbrk_r+0x1c>)
 8012424:	2300      	movs	r3, #0
 8012426:	4604      	mov	r4, r0
 8012428:	4608      	mov	r0, r1
 801242a:	602b      	str	r3, [r5, #0]
 801242c:	f7f0 feb2 	bl	8003194 <_sbrk>
 8012430:	1c43      	adds	r3, r0, #1
 8012432:	d102      	bne.n	801243a <_sbrk_r+0x1a>
 8012434:	682b      	ldr	r3, [r5, #0]
 8012436:	b103      	cbz	r3, 801243a <_sbrk_r+0x1a>
 8012438:	6023      	str	r3, [r4, #0]
 801243a:	bd38      	pop	{r3, r4, r5, pc}
 801243c:	20006198 	.word	0x20006198

08012440 <nanf>:
 8012440:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8012448 <nanf+0x8>
 8012444:	4770      	bx	lr
 8012446:	bf00      	nop
 8012448:	7fc00000 	.word	0x7fc00000

0801244c <_raise_r>:
 801244c:	291f      	cmp	r1, #31
 801244e:	b538      	push	{r3, r4, r5, lr}
 8012450:	4604      	mov	r4, r0
 8012452:	460d      	mov	r5, r1
 8012454:	d904      	bls.n	8012460 <_raise_r+0x14>
 8012456:	2316      	movs	r3, #22
 8012458:	6003      	str	r3, [r0, #0]
 801245a:	f04f 30ff 	mov.w	r0, #4294967295
 801245e:	bd38      	pop	{r3, r4, r5, pc}
 8012460:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8012462:	b112      	cbz	r2, 801246a <_raise_r+0x1e>
 8012464:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012468:	b94b      	cbnz	r3, 801247e <_raise_r+0x32>
 801246a:	4620      	mov	r0, r4
 801246c:	f000 f830 	bl	80124d0 <_getpid_r>
 8012470:	462a      	mov	r2, r5
 8012472:	4601      	mov	r1, r0
 8012474:	4620      	mov	r0, r4
 8012476:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801247a:	f000 b817 	b.w	80124ac <_kill_r>
 801247e:	2b01      	cmp	r3, #1
 8012480:	d00a      	beq.n	8012498 <_raise_r+0x4c>
 8012482:	1c59      	adds	r1, r3, #1
 8012484:	d103      	bne.n	801248e <_raise_r+0x42>
 8012486:	2316      	movs	r3, #22
 8012488:	6003      	str	r3, [r0, #0]
 801248a:	2001      	movs	r0, #1
 801248c:	e7e7      	b.n	801245e <_raise_r+0x12>
 801248e:	2400      	movs	r4, #0
 8012490:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8012494:	4628      	mov	r0, r5
 8012496:	4798      	blx	r3
 8012498:	2000      	movs	r0, #0
 801249a:	e7e0      	b.n	801245e <_raise_r+0x12>

0801249c <raise>:
 801249c:	4b02      	ldr	r3, [pc, #8]	; (80124a8 <raise+0xc>)
 801249e:	4601      	mov	r1, r0
 80124a0:	6818      	ldr	r0, [r3, #0]
 80124a2:	f7ff bfd3 	b.w	801244c <_raise_r>
 80124a6:	bf00      	nop
 80124a8:	2000004c 	.word	0x2000004c

080124ac <_kill_r>:
 80124ac:	b538      	push	{r3, r4, r5, lr}
 80124ae:	4d07      	ldr	r5, [pc, #28]	; (80124cc <_kill_r+0x20>)
 80124b0:	2300      	movs	r3, #0
 80124b2:	4604      	mov	r4, r0
 80124b4:	4608      	mov	r0, r1
 80124b6:	4611      	mov	r1, r2
 80124b8:	602b      	str	r3, [r5, #0]
 80124ba:	f7f0 fde3 	bl	8003084 <_kill>
 80124be:	1c43      	adds	r3, r0, #1
 80124c0:	d102      	bne.n	80124c8 <_kill_r+0x1c>
 80124c2:	682b      	ldr	r3, [r5, #0]
 80124c4:	b103      	cbz	r3, 80124c8 <_kill_r+0x1c>
 80124c6:	6023      	str	r3, [r4, #0]
 80124c8:	bd38      	pop	{r3, r4, r5, pc}
 80124ca:	bf00      	nop
 80124cc:	20006198 	.word	0x20006198

080124d0 <_getpid_r>:
 80124d0:	f7f0 bdd0 	b.w	8003074 <_getpid>

080124d4 <siprintf>:
 80124d4:	b40e      	push	{r1, r2, r3}
 80124d6:	b500      	push	{lr}
 80124d8:	b09c      	sub	sp, #112	; 0x70
 80124da:	ab1d      	add	r3, sp, #116	; 0x74
 80124dc:	9002      	str	r0, [sp, #8]
 80124de:	9006      	str	r0, [sp, #24]
 80124e0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80124e4:	4809      	ldr	r0, [pc, #36]	; (801250c <siprintf+0x38>)
 80124e6:	9107      	str	r1, [sp, #28]
 80124e8:	9104      	str	r1, [sp, #16]
 80124ea:	4909      	ldr	r1, [pc, #36]	; (8012510 <siprintf+0x3c>)
 80124ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80124f0:	9105      	str	r1, [sp, #20]
 80124f2:	6800      	ldr	r0, [r0, #0]
 80124f4:	9301      	str	r3, [sp, #4]
 80124f6:	a902      	add	r1, sp, #8
 80124f8:	f003 fcb4 	bl	8015e64 <_svfiprintf_r>
 80124fc:	9b02      	ldr	r3, [sp, #8]
 80124fe:	2200      	movs	r2, #0
 8012500:	701a      	strb	r2, [r3, #0]
 8012502:	b01c      	add	sp, #112	; 0x70
 8012504:	f85d eb04 	ldr.w	lr, [sp], #4
 8012508:	b003      	add	sp, #12
 801250a:	4770      	bx	lr
 801250c:	2000004c 	.word	0x2000004c
 8012510:	ffff0208 	.word	0xffff0208

08012514 <siscanf>:
 8012514:	b40e      	push	{r1, r2, r3}
 8012516:	b510      	push	{r4, lr}
 8012518:	b09f      	sub	sp, #124	; 0x7c
 801251a:	ac21      	add	r4, sp, #132	; 0x84
 801251c:	f44f 7101 	mov.w	r1, #516	; 0x204
 8012520:	f854 2b04 	ldr.w	r2, [r4], #4
 8012524:	9201      	str	r2, [sp, #4]
 8012526:	f8ad 101c 	strh.w	r1, [sp, #28]
 801252a:	9004      	str	r0, [sp, #16]
 801252c:	9008      	str	r0, [sp, #32]
 801252e:	f7ed fe69 	bl	8000204 <strlen>
 8012532:	4b0c      	ldr	r3, [pc, #48]	; (8012564 <siscanf+0x50>)
 8012534:	9005      	str	r0, [sp, #20]
 8012536:	9009      	str	r0, [sp, #36]	; 0x24
 8012538:	930d      	str	r3, [sp, #52]	; 0x34
 801253a:	480b      	ldr	r0, [pc, #44]	; (8012568 <siscanf+0x54>)
 801253c:	9a01      	ldr	r2, [sp, #4]
 801253e:	6800      	ldr	r0, [r0, #0]
 8012540:	9403      	str	r4, [sp, #12]
 8012542:	2300      	movs	r3, #0
 8012544:	9311      	str	r3, [sp, #68]	; 0x44
 8012546:	9316      	str	r3, [sp, #88]	; 0x58
 8012548:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801254c:	f8ad 301e 	strh.w	r3, [sp, #30]
 8012550:	a904      	add	r1, sp, #16
 8012552:	4623      	mov	r3, r4
 8012554:	f003 fde0 	bl	8016118 <__ssvfiscanf_r>
 8012558:	b01f      	add	sp, #124	; 0x7c
 801255a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801255e:	b003      	add	sp, #12
 8012560:	4770      	bx	lr
 8012562:	bf00      	nop
 8012564:	0801258f 	.word	0x0801258f
 8012568:	2000004c 	.word	0x2000004c

0801256c <__sread>:
 801256c:	b510      	push	{r4, lr}
 801256e:	460c      	mov	r4, r1
 8012570:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012574:	f004 f9ee 	bl	8016954 <_read_r>
 8012578:	2800      	cmp	r0, #0
 801257a:	bfab      	itete	ge
 801257c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801257e:	89a3      	ldrhlt	r3, [r4, #12]
 8012580:	181b      	addge	r3, r3, r0
 8012582:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012586:	bfac      	ite	ge
 8012588:	6563      	strge	r3, [r4, #84]	; 0x54
 801258a:	81a3      	strhlt	r3, [r4, #12]
 801258c:	bd10      	pop	{r4, pc}

0801258e <__seofread>:
 801258e:	2000      	movs	r0, #0
 8012590:	4770      	bx	lr

08012592 <__swrite>:
 8012592:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012596:	461f      	mov	r7, r3
 8012598:	898b      	ldrh	r3, [r1, #12]
 801259a:	05db      	lsls	r3, r3, #23
 801259c:	4605      	mov	r5, r0
 801259e:	460c      	mov	r4, r1
 80125a0:	4616      	mov	r6, r2
 80125a2:	d505      	bpl.n	80125b0 <__swrite+0x1e>
 80125a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80125a8:	2302      	movs	r3, #2
 80125aa:	2200      	movs	r2, #0
 80125ac:	f002 fe7a 	bl	80152a4 <_lseek_r>
 80125b0:	89a3      	ldrh	r3, [r4, #12]
 80125b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80125b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80125ba:	81a3      	strh	r3, [r4, #12]
 80125bc:	4632      	mov	r2, r6
 80125be:	463b      	mov	r3, r7
 80125c0:	4628      	mov	r0, r5
 80125c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80125c6:	f001 b9f5 	b.w	80139b4 <_write_r>

080125ca <__sseek>:
 80125ca:	b510      	push	{r4, lr}
 80125cc:	460c      	mov	r4, r1
 80125ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80125d2:	f002 fe67 	bl	80152a4 <_lseek_r>
 80125d6:	1c43      	adds	r3, r0, #1
 80125d8:	89a3      	ldrh	r3, [r4, #12]
 80125da:	bf15      	itete	ne
 80125dc:	6560      	strne	r0, [r4, #84]	; 0x54
 80125de:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80125e2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80125e6:	81a3      	strheq	r3, [r4, #12]
 80125e8:	bf18      	it	ne
 80125ea:	81a3      	strhne	r3, [r4, #12]
 80125ec:	bd10      	pop	{r4, pc}

080125ee <__sclose>:
 80125ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80125f2:	f001 ba7d 	b.w	8013af0 <_close_r>

080125f6 <strcpy>:
 80125f6:	4603      	mov	r3, r0
 80125f8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80125fc:	f803 2b01 	strb.w	r2, [r3], #1
 8012600:	2a00      	cmp	r2, #0
 8012602:	d1f9      	bne.n	80125f8 <strcpy+0x2>
 8012604:	4770      	bx	lr

08012606 <strncmp>:
 8012606:	b510      	push	{r4, lr}
 8012608:	b16a      	cbz	r2, 8012626 <strncmp+0x20>
 801260a:	3901      	subs	r1, #1
 801260c:	1884      	adds	r4, r0, r2
 801260e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8012612:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8012616:	4293      	cmp	r3, r2
 8012618:	d103      	bne.n	8012622 <strncmp+0x1c>
 801261a:	42a0      	cmp	r0, r4
 801261c:	d001      	beq.n	8012622 <strncmp+0x1c>
 801261e:	2b00      	cmp	r3, #0
 8012620:	d1f5      	bne.n	801260e <strncmp+0x8>
 8012622:	1a98      	subs	r0, r3, r2
 8012624:	bd10      	pop	{r4, pc}
 8012626:	4610      	mov	r0, r2
 8012628:	e7fc      	b.n	8012624 <strncmp+0x1e>

0801262a <sulp>:
 801262a:	b570      	push	{r4, r5, r6, lr}
 801262c:	4604      	mov	r4, r0
 801262e:	460d      	mov	r5, r1
 8012630:	ec45 4b10 	vmov	d0, r4, r5
 8012634:	4616      	mov	r6, r2
 8012636:	f003 fa35 	bl	8015aa4 <__ulp>
 801263a:	ec51 0b10 	vmov	r0, r1, d0
 801263e:	b17e      	cbz	r6, 8012660 <sulp+0x36>
 8012640:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8012644:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8012648:	2b00      	cmp	r3, #0
 801264a:	dd09      	ble.n	8012660 <sulp+0x36>
 801264c:	051b      	lsls	r3, r3, #20
 801264e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8012652:	2400      	movs	r4, #0
 8012654:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8012658:	4622      	mov	r2, r4
 801265a:	462b      	mov	r3, r5
 801265c:	f7ed ffec 	bl	8000638 <__aeabi_dmul>
 8012660:	bd70      	pop	{r4, r5, r6, pc}
 8012662:	0000      	movs	r0, r0
 8012664:	0000      	movs	r0, r0
	...

08012668 <_strtod_l>:
 8012668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801266c:	b0a3      	sub	sp, #140	; 0x8c
 801266e:	461f      	mov	r7, r3
 8012670:	2300      	movs	r3, #0
 8012672:	931e      	str	r3, [sp, #120]	; 0x78
 8012674:	4ba4      	ldr	r3, [pc, #656]	; (8012908 <_strtod_l+0x2a0>)
 8012676:	9219      	str	r2, [sp, #100]	; 0x64
 8012678:	681b      	ldr	r3, [r3, #0]
 801267a:	9307      	str	r3, [sp, #28]
 801267c:	4604      	mov	r4, r0
 801267e:	4618      	mov	r0, r3
 8012680:	4688      	mov	r8, r1
 8012682:	f7ed fdbf 	bl	8000204 <strlen>
 8012686:	f04f 0a00 	mov.w	sl, #0
 801268a:	4605      	mov	r5, r0
 801268c:	f04f 0b00 	mov.w	fp, #0
 8012690:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8012694:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012696:	781a      	ldrb	r2, [r3, #0]
 8012698:	2a2b      	cmp	r2, #43	; 0x2b
 801269a:	d04c      	beq.n	8012736 <_strtod_l+0xce>
 801269c:	d839      	bhi.n	8012712 <_strtod_l+0xaa>
 801269e:	2a0d      	cmp	r2, #13
 80126a0:	d832      	bhi.n	8012708 <_strtod_l+0xa0>
 80126a2:	2a08      	cmp	r2, #8
 80126a4:	d832      	bhi.n	801270c <_strtod_l+0xa4>
 80126a6:	2a00      	cmp	r2, #0
 80126a8:	d03c      	beq.n	8012724 <_strtod_l+0xbc>
 80126aa:	2300      	movs	r3, #0
 80126ac:	930e      	str	r3, [sp, #56]	; 0x38
 80126ae:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80126b0:	7833      	ldrb	r3, [r6, #0]
 80126b2:	2b30      	cmp	r3, #48	; 0x30
 80126b4:	f040 80b4 	bne.w	8012820 <_strtod_l+0x1b8>
 80126b8:	7873      	ldrb	r3, [r6, #1]
 80126ba:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80126be:	2b58      	cmp	r3, #88	; 0x58
 80126c0:	d16c      	bne.n	801279c <_strtod_l+0x134>
 80126c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80126c4:	9301      	str	r3, [sp, #4]
 80126c6:	ab1e      	add	r3, sp, #120	; 0x78
 80126c8:	9702      	str	r7, [sp, #8]
 80126ca:	9300      	str	r3, [sp, #0]
 80126cc:	4a8f      	ldr	r2, [pc, #572]	; (801290c <_strtod_l+0x2a4>)
 80126ce:	ab1f      	add	r3, sp, #124	; 0x7c
 80126d0:	a91d      	add	r1, sp, #116	; 0x74
 80126d2:	4620      	mov	r0, r4
 80126d4:	f002 f9e4 	bl	8014aa0 <__gethex>
 80126d8:	f010 0707 	ands.w	r7, r0, #7
 80126dc:	4605      	mov	r5, r0
 80126de:	d005      	beq.n	80126ec <_strtod_l+0x84>
 80126e0:	2f06      	cmp	r7, #6
 80126e2:	d12a      	bne.n	801273a <_strtod_l+0xd2>
 80126e4:	3601      	adds	r6, #1
 80126e6:	2300      	movs	r3, #0
 80126e8:	961d      	str	r6, [sp, #116]	; 0x74
 80126ea:	930e      	str	r3, [sp, #56]	; 0x38
 80126ec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80126ee:	2b00      	cmp	r3, #0
 80126f0:	f040 8596 	bne.w	8013220 <_strtod_l+0xbb8>
 80126f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80126f6:	b1db      	cbz	r3, 8012730 <_strtod_l+0xc8>
 80126f8:	4652      	mov	r2, sl
 80126fa:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80126fe:	ec43 2b10 	vmov	d0, r2, r3
 8012702:	b023      	add	sp, #140	; 0x8c
 8012704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012708:	2a20      	cmp	r2, #32
 801270a:	d1ce      	bne.n	80126aa <_strtod_l+0x42>
 801270c:	3301      	adds	r3, #1
 801270e:	931d      	str	r3, [sp, #116]	; 0x74
 8012710:	e7c0      	b.n	8012694 <_strtod_l+0x2c>
 8012712:	2a2d      	cmp	r2, #45	; 0x2d
 8012714:	d1c9      	bne.n	80126aa <_strtod_l+0x42>
 8012716:	2201      	movs	r2, #1
 8012718:	920e      	str	r2, [sp, #56]	; 0x38
 801271a:	1c5a      	adds	r2, r3, #1
 801271c:	921d      	str	r2, [sp, #116]	; 0x74
 801271e:	785b      	ldrb	r3, [r3, #1]
 8012720:	2b00      	cmp	r3, #0
 8012722:	d1c4      	bne.n	80126ae <_strtod_l+0x46>
 8012724:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8012726:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 801272a:	2b00      	cmp	r3, #0
 801272c:	f040 8576 	bne.w	801321c <_strtod_l+0xbb4>
 8012730:	4652      	mov	r2, sl
 8012732:	465b      	mov	r3, fp
 8012734:	e7e3      	b.n	80126fe <_strtod_l+0x96>
 8012736:	2200      	movs	r2, #0
 8012738:	e7ee      	b.n	8012718 <_strtod_l+0xb0>
 801273a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801273c:	b13a      	cbz	r2, 801274e <_strtod_l+0xe6>
 801273e:	2135      	movs	r1, #53	; 0x35
 8012740:	a820      	add	r0, sp, #128	; 0x80
 8012742:	f003 faba 	bl	8015cba <__copybits>
 8012746:	991e      	ldr	r1, [sp, #120]	; 0x78
 8012748:	4620      	mov	r0, r4
 801274a:	f002 fe7f 	bl	801544c <_Bfree>
 801274e:	3f01      	subs	r7, #1
 8012750:	2f05      	cmp	r7, #5
 8012752:	d807      	bhi.n	8012764 <_strtod_l+0xfc>
 8012754:	e8df f007 	tbb	[pc, r7]
 8012758:	1d180b0e 	.word	0x1d180b0e
 801275c:	030e      	.short	0x030e
 801275e:	f04f 0b00 	mov.w	fp, #0
 8012762:	46da      	mov	sl, fp
 8012764:	0728      	lsls	r0, r5, #28
 8012766:	d5c1      	bpl.n	80126ec <_strtod_l+0x84>
 8012768:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 801276c:	e7be      	b.n	80126ec <_strtod_l+0x84>
 801276e:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8012772:	e7f7      	b.n	8012764 <_strtod_l+0xfc>
 8012774:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8012778:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 801277a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801277e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8012782:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8012786:	e7ed      	b.n	8012764 <_strtod_l+0xfc>
 8012788:	f8df b184 	ldr.w	fp, [pc, #388]	; 8012910 <_strtod_l+0x2a8>
 801278c:	f04f 0a00 	mov.w	sl, #0
 8012790:	e7e8      	b.n	8012764 <_strtod_l+0xfc>
 8012792:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8012796:	f04f 3aff 	mov.w	sl, #4294967295
 801279a:	e7e3      	b.n	8012764 <_strtod_l+0xfc>
 801279c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801279e:	1c5a      	adds	r2, r3, #1
 80127a0:	921d      	str	r2, [sp, #116]	; 0x74
 80127a2:	785b      	ldrb	r3, [r3, #1]
 80127a4:	2b30      	cmp	r3, #48	; 0x30
 80127a6:	d0f9      	beq.n	801279c <_strtod_l+0x134>
 80127a8:	2b00      	cmp	r3, #0
 80127aa:	d09f      	beq.n	80126ec <_strtod_l+0x84>
 80127ac:	2301      	movs	r3, #1
 80127ae:	f04f 0900 	mov.w	r9, #0
 80127b2:	9304      	str	r3, [sp, #16]
 80127b4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80127b6:	930a      	str	r3, [sp, #40]	; 0x28
 80127b8:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80127bc:	464f      	mov	r7, r9
 80127be:	220a      	movs	r2, #10
 80127c0:	981d      	ldr	r0, [sp, #116]	; 0x74
 80127c2:	7806      	ldrb	r6, [r0, #0]
 80127c4:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80127c8:	b2d9      	uxtb	r1, r3
 80127ca:	2909      	cmp	r1, #9
 80127cc:	d92a      	bls.n	8012824 <_strtod_l+0x1bc>
 80127ce:	9907      	ldr	r1, [sp, #28]
 80127d0:	462a      	mov	r2, r5
 80127d2:	f7ff ff18 	bl	8012606 <strncmp>
 80127d6:	b398      	cbz	r0, 8012840 <_strtod_l+0x1d8>
 80127d8:	2000      	movs	r0, #0
 80127da:	4633      	mov	r3, r6
 80127dc:	463d      	mov	r5, r7
 80127de:	9007      	str	r0, [sp, #28]
 80127e0:	4602      	mov	r2, r0
 80127e2:	2b65      	cmp	r3, #101	; 0x65
 80127e4:	d001      	beq.n	80127ea <_strtod_l+0x182>
 80127e6:	2b45      	cmp	r3, #69	; 0x45
 80127e8:	d118      	bne.n	801281c <_strtod_l+0x1b4>
 80127ea:	b91d      	cbnz	r5, 80127f4 <_strtod_l+0x18c>
 80127ec:	9b04      	ldr	r3, [sp, #16]
 80127ee:	4303      	orrs	r3, r0
 80127f0:	d098      	beq.n	8012724 <_strtod_l+0xbc>
 80127f2:	2500      	movs	r5, #0
 80127f4:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 80127f8:	f108 0301 	add.w	r3, r8, #1
 80127fc:	931d      	str	r3, [sp, #116]	; 0x74
 80127fe:	f898 3001 	ldrb.w	r3, [r8, #1]
 8012802:	2b2b      	cmp	r3, #43	; 0x2b
 8012804:	d075      	beq.n	80128f2 <_strtod_l+0x28a>
 8012806:	2b2d      	cmp	r3, #45	; 0x2d
 8012808:	d07b      	beq.n	8012902 <_strtod_l+0x29a>
 801280a:	f04f 0c00 	mov.w	ip, #0
 801280e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8012812:	2909      	cmp	r1, #9
 8012814:	f240 8082 	bls.w	801291c <_strtod_l+0x2b4>
 8012818:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 801281c:	2600      	movs	r6, #0
 801281e:	e09d      	b.n	801295c <_strtod_l+0x2f4>
 8012820:	2300      	movs	r3, #0
 8012822:	e7c4      	b.n	80127ae <_strtod_l+0x146>
 8012824:	2f08      	cmp	r7, #8
 8012826:	bfd8      	it	le
 8012828:	9909      	ldrle	r1, [sp, #36]	; 0x24
 801282a:	f100 0001 	add.w	r0, r0, #1
 801282e:	bfda      	itte	le
 8012830:	fb02 3301 	mlale	r3, r2, r1, r3
 8012834:	9309      	strle	r3, [sp, #36]	; 0x24
 8012836:	fb02 3909 	mlagt	r9, r2, r9, r3
 801283a:	3701      	adds	r7, #1
 801283c:	901d      	str	r0, [sp, #116]	; 0x74
 801283e:	e7bf      	b.n	80127c0 <_strtod_l+0x158>
 8012840:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012842:	195a      	adds	r2, r3, r5
 8012844:	921d      	str	r2, [sp, #116]	; 0x74
 8012846:	5d5b      	ldrb	r3, [r3, r5]
 8012848:	2f00      	cmp	r7, #0
 801284a:	d037      	beq.n	80128bc <_strtod_l+0x254>
 801284c:	9007      	str	r0, [sp, #28]
 801284e:	463d      	mov	r5, r7
 8012850:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8012854:	2a09      	cmp	r2, #9
 8012856:	d912      	bls.n	801287e <_strtod_l+0x216>
 8012858:	2201      	movs	r2, #1
 801285a:	e7c2      	b.n	80127e2 <_strtod_l+0x17a>
 801285c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801285e:	1c5a      	adds	r2, r3, #1
 8012860:	921d      	str	r2, [sp, #116]	; 0x74
 8012862:	785b      	ldrb	r3, [r3, #1]
 8012864:	3001      	adds	r0, #1
 8012866:	2b30      	cmp	r3, #48	; 0x30
 8012868:	d0f8      	beq.n	801285c <_strtod_l+0x1f4>
 801286a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 801286e:	2a08      	cmp	r2, #8
 8012870:	f200 84db 	bhi.w	801322a <_strtod_l+0xbc2>
 8012874:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8012876:	9007      	str	r0, [sp, #28]
 8012878:	2000      	movs	r0, #0
 801287a:	920a      	str	r2, [sp, #40]	; 0x28
 801287c:	4605      	mov	r5, r0
 801287e:	3b30      	subs	r3, #48	; 0x30
 8012880:	f100 0201 	add.w	r2, r0, #1
 8012884:	d014      	beq.n	80128b0 <_strtod_l+0x248>
 8012886:	9907      	ldr	r1, [sp, #28]
 8012888:	4411      	add	r1, r2
 801288a:	9107      	str	r1, [sp, #28]
 801288c:	462a      	mov	r2, r5
 801288e:	eb00 0e05 	add.w	lr, r0, r5
 8012892:	210a      	movs	r1, #10
 8012894:	4572      	cmp	r2, lr
 8012896:	d113      	bne.n	80128c0 <_strtod_l+0x258>
 8012898:	182a      	adds	r2, r5, r0
 801289a:	2a08      	cmp	r2, #8
 801289c:	f105 0501 	add.w	r5, r5, #1
 80128a0:	4405      	add	r5, r0
 80128a2:	dc1c      	bgt.n	80128de <_strtod_l+0x276>
 80128a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80128a6:	220a      	movs	r2, #10
 80128a8:	fb02 3301 	mla	r3, r2, r1, r3
 80128ac:	9309      	str	r3, [sp, #36]	; 0x24
 80128ae:	2200      	movs	r2, #0
 80128b0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80128b2:	1c59      	adds	r1, r3, #1
 80128b4:	911d      	str	r1, [sp, #116]	; 0x74
 80128b6:	785b      	ldrb	r3, [r3, #1]
 80128b8:	4610      	mov	r0, r2
 80128ba:	e7c9      	b.n	8012850 <_strtod_l+0x1e8>
 80128bc:	4638      	mov	r0, r7
 80128be:	e7d2      	b.n	8012866 <_strtod_l+0x1fe>
 80128c0:	2a08      	cmp	r2, #8
 80128c2:	dc04      	bgt.n	80128ce <_strtod_l+0x266>
 80128c4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80128c6:	434e      	muls	r6, r1
 80128c8:	9609      	str	r6, [sp, #36]	; 0x24
 80128ca:	3201      	adds	r2, #1
 80128cc:	e7e2      	b.n	8012894 <_strtod_l+0x22c>
 80128ce:	f102 0c01 	add.w	ip, r2, #1
 80128d2:	f1bc 0f10 	cmp.w	ip, #16
 80128d6:	bfd8      	it	le
 80128d8:	fb01 f909 	mulle.w	r9, r1, r9
 80128dc:	e7f5      	b.n	80128ca <_strtod_l+0x262>
 80128de:	2d10      	cmp	r5, #16
 80128e0:	bfdc      	itt	le
 80128e2:	220a      	movle	r2, #10
 80128e4:	fb02 3909 	mlale	r9, r2, r9, r3
 80128e8:	e7e1      	b.n	80128ae <_strtod_l+0x246>
 80128ea:	2300      	movs	r3, #0
 80128ec:	9307      	str	r3, [sp, #28]
 80128ee:	2201      	movs	r2, #1
 80128f0:	e77c      	b.n	80127ec <_strtod_l+0x184>
 80128f2:	f04f 0c00 	mov.w	ip, #0
 80128f6:	f108 0302 	add.w	r3, r8, #2
 80128fa:	931d      	str	r3, [sp, #116]	; 0x74
 80128fc:	f898 3002 	ldrb.w	r3, [r8, #2]
 8012900:	e785      	b.n	801280e <_strtod_l+0x1a6>
 8012902:	f04f 0c01 	mov.w	ip, #1
 8012906:	e7f6      	b.n	80128f6 <_strtod_l+0x28e>
 8012908:	08018c78 	.word	0x08018c78
 801290c:	080189c8 	.word	0x080189c8
 8012910:	7ff00000 	.word	0x7ff00000
 8012914:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012916:	1c59      	adds	r1, r3, #1
 8012918:	911d      	str	r1, [sp, #116]	; 0x74
 801291a:	785b      	ldrb	r3, [r3, #1]
 801291c:	2b30      	cmp	r3, #48	; 0x30
 801291e:	d0f9      	beq.n	8012914 <_strtod_l+0x2ac>
 8012920:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8012924:	2908      	cmp	r1, #8
 8012926:	f63f af79 	bhi.w	801281c <_strtod_l+0x1b4>
 801292a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 801292e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012930:	9308      	str	r3, [sp, #32]
 8012932:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012934:	1c59      	adds	r1, r3, #1
 8012936:	911d      	str	r1, [sp, #116]	; 0x74
 8012938:	785b      	ldrb	r3, [r3, #1]
 801293a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 801293e:	2e09      	cmp	r6, #9
 8012940:	d937      	bls.n	80129b2 <_strtod_l+0x34a>
 8012942:	9e08      	ldr	r6, [sp, #32]
 8012944:	1b89      	subs	r1, r1, r6
 8012946:	2908      	cmp	r1, #8
 8012948:	f644 661f 	movw	r6, #19999	; 0x4e1f
 801294c:	dc02      	bgt.n	8012954 <_strtod_l+0x2ec>
 801294e:	4576      	cmp	r6, lr
 8012950:	bfa8      	it	ge
 8012952:	4676      	movge	r6, lr
 8012954:	f1bc 0f00 	cmp.w	ip, #0
 8012958:	d000      	beq.n	801295c <_strtod_l+0x2f4>
 801295a:	4276      	negs	r6, r6
 801295c:	2d00      	cmp	r5, #0
 801295e:	d14f      	bne.n	8012a00 <_strtod_l+0x398>
 8012960:	9904      	ldr	r1, [sp, #16]
 8012962:	4301      	orrs	r1, r0
 8012964:	f47f aec2 	bne.w	80126ec <_strtod_l+0x84>
 8012968:	2a00      	cmp	r2, #0
 801296a:	f47f aedb 	bne.w	8012724 <_strtod_l+0xbc>
 801296e:	2b69      	cmp	r3, #105	; 0x69
 8012970:	d027      	beq.n	80129c2 <_strtod_l+0x35a>
 8012972:	dc24      	bgt.n	80129be <_strtod_l+0x356>
 8012974:	2b49      	cmp	r3, #73	; 0x49
 8012976:	d024      	beq.n	80129c2 <_strtod_l+0x35a>
 8012978:	2b4e      	cmp	r3, #78	; 0x4e
 801297a:	f47f aed3 	bne.w	8012724 <_strtod_l+0xbc>
 801297e:	499e      	ldr	r1, [pc, #632]	; (8012bf8 <_strtod_l+0x590>)
 8012980:	a81d      	add	r0, sp, #116	; 0x74
 8012982:	f002 fae5 	bl	8014f50 <__match>
 8012986:	2800      	cmp	r0, #0
 8012988:	f43f aecc 	beq.w	8012724 <_strtod_l+0xbc>
 801298c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801298e:	781b      	ldrb	r3, [r3, #0]
 8012990:	2b28      	cmp	r3, #40	; 0x28
 8012992:	d12d      	bne.n	80129f0 <_strtod_l+0x388>
 8012994:	4999      	ldr	r1, [pc, #612]	; (8012bfc <_strtod_l+0x594>)
 8012996:	aa20      	add	r2, sp, #128	; 0x80
 8012998:	a81d      	add	r0, sp, #116	; 0x74
 801299a:	f002 faed 	bl	8014f78 <__hexnan>
 801299e:	2805      	cmp	r0, #5
 80129a0:	d126      	bne.n	80129f0 <_strtod_l+0x388>
 80129a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80129a4:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 80129a8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80129ac:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80129b0:	e69c      	b.n	80126ec <_strtod_l+0x84>
 80129b2:	210a      	movs	r1, #10
 80129b4:	fb01 3e0e 	mla	lr, r1, lr, r3
 80129b8:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80129bc:	e7b9      	b.n	8012932 <_strtod_l+0x2ca>
 80129be:	2b6e      	cmp	r3, #110	; 0x6e
 80129c0:	e7db      	b.n	801297a <_strtod_l+0x312>
 80129c2:	498f      	ldr	r1, [pc, #572]	; (8012c00 <_strtod_l+0x598>)
 80129c4:	a81d      	add	r0, sp, #116	; 0x74
 80129c6:	f002 fac3 	bl	8014f50 <__match>
 80129ca:	2800      	cmp	r0, #0
 80129cc:	f43f aeaa 	beq.w	8012724 <_strtod_l+0xbc>
 80129d0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80129d2:	498c      	ldr	r1, [pc, #560]	; (8012c04 <_strtod_l+0x59c>)
 80129d4:	3b01      	subs	r3, #1
 80129d6:	a81d      	add	r0, sp, #116	; 0x74
 80129d8:	931d      	str	r3, [sp, #116]	; 0x74
 80129da:	f002 fab9 	bl	8014f50 <__match>
 80129de:	b910      	cbnz	r0, 80129e6 <_strtod_l+0x37e>
 80129e0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80129e2:	3301      	adds	r3, #1
 80129e4:	931d      	str	r3, [sp, #116]	; 0x74
 80129e6:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8012c14 <_strtod_l+0x5ac>
 80129ea:	f04f 0a00 	mov.w	sl, #0
 80129ee:	e67d      	b.n	80126ec <_strtod_l+0x84>
 80129f0:	4885      	ldr	r0, [pc, #532]	; (8012c08 <_strtod_l+0x5a0>)
 80129f2:	f003 ffc1 	bl	8016978 <nan>
 80129f6:	ed8d 0b04 	vstr	d0, [sp, #16]
 80129fa:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80129fe:	e675      	b.n	80126ec <_strtod_l+0x84>
 8012a00:	9b07      	ldr	r3, [sp, #28]
 8012a02:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012a04:	1af3      	subs	r3, r6, r3
 8012a06:	2f00      	cmp	r7, #0
 8012a08:	bf08      	it	eq
 8012a0a:	462f      	moveq	r7, r5
 8012a0c:	2d10      	cmp	r5, #16
 8012a0e:	9308      	str	r3, [sp, #32]
 8012a10:	46a8      	mov	r8, r5
 8012a12:	bfa8      	it	ge
 8012a14:	f04f 0810 	movge.w	r8, #16
 8012a18:	f7ed fd94 	bl	8000544 <__aeabi_ui2d>
 8012a1c:	2d09      	cmp	r5, #9
 8012a1e:	4682      	mov	sl, r0
 8012a20:	468b      	mov	fp, r1
 8012a22:	dd13      	ble.n	8012a4c <_strtod_l+0x3e4>
 8012a24:	4b79      	ldr	r3, [pc, #484]	; (8012c0c <_strtod_l+0x5a4>)
 8012a26:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8012a2a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8012a2e:	f7ed fe03 	bl	8000638 <__aeabi_dmul>
 8012a32:	4682      	mov	sl, r0
 8012a34:	4648      	mov	r0, r9
 8012a36:	468b      	mov	fp, r1
 8012a38:	f7ed fd84 	bl	8000544 <__aeabi_ui2d>
 8012a3c:	4602      	mov	r2, r0
 8012a3e:	460b      	mov	r3, r1
 8012a40:	4650      	mov	r0, sl
 8012a42:	4659      	mov	r1, fp
 8012a44:	f7ed fc42 	bl	80002cc <__adddf3>
 8012a48:	4682      	mov	sl, r0
 8012a4a:	468b      	mov	fp, r1
 8012a4c:	2d0f      	cmp	r5, #15
 8012a4e:	dc38      	bgt.n	8012ac2 <_strtod_l+0x45a>
 8012a50:	9b08      	ldr	r3, [sp, #32]
 8012a52:	2b00      	cmp	r3, #0
 8012a54:	f43f ae4a 	beq.w	80126ec <_strtod_l+0x84>
 8012a58:	dd24      	ble.n	8012aa4 <_strtod_l+0x43c>
 8012a5a:	2b16      	cmp	r3, #22
 8012a5c:	dc0b      	bgt.n	8012a76 <_strtod_l+0x40e>
 8012a5e:	4d6b      	ldr	r5, [pc, #428]	; (8012c0c <_strtod_l+0x5a4>)
 8012a60:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8012a64:	e9d5 0100 	ldrd	r0, r1, [r5]
 8012a68:	4652      	mov	r2, sl
 8012a6a:	465b      	mov	r3, fp
 8012a6c:	f7ed fde4 	bl	8000638 <__aeabi_dmul>
 8012a70:	4682      	mov	sl, r0
 8012a72:	468b      	mov	fp, r1
 8012a74:	e63a      	b.n	80126ec <_strtod_l+0x84>
 8012a76:	9a08      	ldr	r2, [sp, #32]
 8012a78:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8012a7c:	4293      	cmp	r3, r2
 8012a7e:	db20      	blt.n	8012ac2 <_strtod_l+0x45a>
 8012a80:	4c62      	ldr	r4, [pc, #392]	; (8012c0c <_strtod_l+0x5a4>)
 8012a82:	f1c5 050f 	rsb	r5, r5, #15
 8012a86:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8012a8a:	4652      	mov	r2, sl
 8012a8c:	465b      	mov	r3, fp
 8012a8e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012a92:	f7ed fdd1 	bl	8000638 <__aeabi_dmul>
 8012a96:	9b08      	ldr	r3, [sp, #32]
 8012a98:	1b5d      	subs	r5, r3, r5
 8012a9a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8012a9e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8012aa2:	e7e3      	b.n	8012a6c <_strtod_l+0x404>
 8012aa4:	9b08      	ldr	r3, [sp, #32]
 8012aa6:	3316      	adds	r3, #22
 8012aa8:	db0b      	blt.n	8012ac2 <_strtod_l+0x45a>
 8012aaa:	9b07      	ldr	r3, [sp, #28]
 8012aac:	4a57      	ldr	r2, [pc, #348]	; (8012c0c <_strtod_l+0x5a4>)
 8012aae:	1b9e      	subs	r6, r3, r6
 8012ab0:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8012ab4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8012ab8:	4650      	mov	r0, sl
 8012aba:	4659      	mov	r1, fp
 8012abc:	f7ed fee6 	bl	800088c <__aeabi_ddiv>
 8012ac0:	e7d6      	b.n	8012a70 <_strtod_l+0x408>
 8012ac2:	9b08      	ldr	r3, [sp, #32]
 8012ac4:	eba5 0808 	sub.w	r8, r5, r8
 8012ac8:	4498      	add	r8, r3
 8012aca:	f1b8 0f00 	cmp.w	r8, #0
 8012ace:	dd71      	ble.n	8012bb4 <_strtod_l+0x54c>
 8012ad0:	f018 030f 	ands.w	r3, r8, #15
 8012ad4:	d00a      	beq.n	8012aec <_strtod_l+0x484>
 8012ad6:	494d      	ldr	r1, [pc, #308]	; (8012c0c <_strtod_l+0x5a4>)
 8012ad8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8012adc:	4652      	mov	r2, sl
 8012ade:	465b      	mov	r3, fp
 8012ae0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012ae4:	f7ed fda8 	bl	8000638 <__aeabi_dmul>
 8012ae8:	4682      	mov	sl, r0
 8012aea:	468b      	mov	fp, r1
 8012aec:	f038 080f 	bics.w	r8, r8, #15
 8012af0:	d04d      	beq.n	8012b8e <_strtod_l+0x526>
 8012af2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8012af6:	dd22      	ble.n	8012b3e <_strtod_l+0x4d6>
 8012af8:	2500      	movs	r5, #0
 8012afa:	462e      	mov	r6, r5
 8012afc:	9509      	str	r5, [sp, #36]	; 0x24
 8012afe:	9507      	str	r5, [sp, #28]
 8012b00:	2322      	movs	r3, #34	; 0x22
 8012b02:	f8df b110 	ldr.w	fp, [pc, #272]	; 8012c14 <_strtod_l+0x5ac>
 8012b06:	6023      	str	r3, [r4, #0]
 8012b08:	f04f 0a00 	mov.w	sl, #0
 8012b0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012b0e:	2b00      	cmp	r3, #0
 8012b10:	f43f adec 	beq.w	80126ec <_strtod_l+0x84>
 8012b14:	991e      	ldr	r1, [sp, #120]	; 0x78
 8012b16:	4620      	mov	r0, r4
 8012b18:	f002 fc98 	bl	801544c <_Bfree>
 8012b1c:	9907      	ldr	r1, [sp, #28]
 8012b1e:	4620      	mov	r0, r4
 8012b20:	f002 fc94 	bl	801544c <_Bfree>
 8012b24:	4631      	mov	r1, r6
 8012b26:	4620      	mov	r0, r4
 8012b28:	f002 fc90 	bl	801544c <_Bfree>
 8012b2c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012b2e:	4620      	mov	r0, r4
 8012b30:	f002 fc8c 	bl	801544c <_Bfree>
 8012b34:	4629      	mov	r1, r5
 8012b36:	4620      	mov	r0, r4
 8012b38:	f002 fc88 	bl	801544c <_Bfree>
 8012b3c:	e5d6      	b.n	80126ec <_strtod_l+0x84>
 8012b3e:	2300      	movs	r3, #0
 8012b40:	ea4f 1828 	mov.w	r8, r8, asr #4
 8012b44:	4650      	mov	r0, sl
 8012b46:	4659      	mov	r1, fp
 8012b48:	4699      	mov	r9, r3
 8012b4a:	f1b8 0f01 	cmp.w	r8, #1
 8012b4e:	dc21      	bgt.n	8012b94 <_strtod_l+0x52c>
 8012b50:	b10b      	cbz	r3, 8012b56 <_strtod_l+0x4ee>
 8012b52:	4682      	mov	sl, r0
 8012b54:	468b      	mov	fp, r1
 8012b56:	4b2e      	ldr	r3, [pc, #184]	; (8012c10 <_strtod_l+0x5a8>)
 8012b58:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8012b5c:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8012b60:	4652      	mov	r2, sl
 8012b62:	465b      	mov	r3, fp
 8012b64:	e9d9 0100 	ldrd	r0, r1, [r9]
 8012b68:	f7ed fd66 	bl	8000638 <__aeabi_dmul>
 8012b6c:	4b29      	ldr	r3, [pc, #164]	; (8012c14 <_strtod_l+0x5ac>)
 8012b6e:	460a      	mov	r2, r1
 8012b70:	400b      	ands	r3, r1
 8012b72:	4929      	ldr	r1, [pc, #164]	; (8012c18 <_strtod_l+0x5b0>)
 8012b74:	428b      	cmp	r3, r1
 8012b76:	4682      	mov	sl, r0
 8012b78:	d8be      	bhi.n	8012af8 <_strtod_l+0x490>
 8012b7a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8012b7e:	428b      	cmp	r3, r1
 8012b80:	bf86      	itte	hi
 8012b82:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8012c1c <_strtod_l+0x5b4>
 8012b86:	f04f 3aff 	movhi.w	sl, #4294967295
 8012b8a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8012b8e:	2300      	movs	r3, #0
 8012b90:	9304      	str	r3, [sp, #16]
 8012b92:	e081      	b.n	8012c98 <_strtod_l+0x630>
 8012b94:	f018 0f01 	tst.w	r8, #1
 8012b98:	d007      	beq.n	8012baa <_strtod_l+0x542>
 8012b9a:	4b1d      	ldr	r3, [pc, #116]	; (8012c10 <_strtod_l+0x5a8>)
 8012b9c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8012ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ba4:	f7ed fd48 	bl	8000638 <__aeabi_dmul>
 8012ba8:	2301      	movs	r3, #1
 8012baa:	f109 0901 	add.w	r9, r9, #1
 8012bae:	ea4f 0868 	mov.w	r8, r8, asr #1
 8012bb2:	e7ca      	b.n	8012b4a <_strtod_l+0x4e2>
 8012bb4:	d0eb      	beq.n	8012b8e <_strtod_l+0x526>
 8012bb6:	f1c8 0800 	rsb	r8, r8, #0
 8012bba:	f018 020f 	ands.w	r2, r8, #15
 8012bbe:	d00a      	beq.n	8012bd6 <_strtod_l+0x56e>
 8012bc0:	4b12      	ldr	r3, [pc, #72]	; (8012c0c <_strtod_l+0x5a4>)
 8012bc2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012bc6:	4650      	mov	r0, sl
 8012bc8:	4659      	mov	r1, fp
 8012bca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bce:	f7ed fe5d 	bl	800088c <__aeabi_ddiv>
 8012bd2:	4682      	mov	sl, r0
 8012bd4:	468b      	mov	fp, r1
 8012bd6:	ea5f 1828 	movs.w	r8, r8, asr #4
 8012bda:	d0d8      	beq.n	8012b8e <_strtod_l+0x526>
 8012bdc:	f1b8 0f1f 	cmp.w	r8, #31
 8012be0:	dd1e      	ble.n	8012c20 <_strtod_l+0x5b8>
 8012be2:	2500      	movs	r5, #0
 8012be4:	462e      	mov	r6, r5
 8012be6:	9509      	str	r5, [sp, #36]	; 0x24
 8012be8:	9507      	str	r5, [sp, #28]
 8012bea:	2322      	movs	r3, #34	; 0x22
 8012bec:	f04f 0a00 	mov.w	sl, #0
 8012bf0:	f04f 0b00 	mov.w	fp, #0
 8012bf4:	6023      	str	r3, [r4, #0]
 8012bf6:	e789      	b.n	8012b0c <_strtod_l+0x4a4>
 8012bf8:	0801899d 	.word	0x0801899d
 8012bfc:	080189dc 	.word	0x080189dc
 8012c00:	08018995 	.word	0x08018995
 8012c04:	08018b94 	.word	0x08018b94
 8012c08:	08018a8f 	.word	0x08018a8f
 8012c0c:	08018d18 	.word	0x08018d18
 8012c10:	08018cf0 	.word	0x08018cf0
 8012c14:	7ff00000 	.word	0x7ff00000
 8012c18:	7ca00000 	.word	0x7ca00000
 8012c1c:	7fefffff 	.word	0x7fefffff
 8012c20:	f018 0310 	ands.w	r3, r8, #16
 8012c24:	bf18      	it	ne
 8012c26:	236a      	movne	r3, #106	; 0x6a
 8012c28:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8012fe0 <_strtod_l+0x978>
 8012c2c:	9304      	str	r3, [sp, #16]
 8012c2e:	4650      	mov	r0, sl
 8012c30:	4659      	mov	r1, fp
 8012c32:	2300      	movs	r3, #0
 8012c34:	f018 0f01 	tst.w	r8, #1
 8012c38:	d004      	beq.n	8012c44 <_strtod_l+0x5dc>
 8012c3a:	e9d9 2300 	ldrd	r2, r3, [r9]
 8012c3e:	f7ed fcfb 	bl	8000638 <__aeabi_dmul>
 8012c42:	2301      	movs	r3, #1
 8012c44:	ea5f 0868 	movs.w	r8, r8, asr #1
 8012c48:	f109 0908 	add.w	r9, r9, #8
 8012c4c:	d1f2      	bne.n	8012c34 <_strtod_l+0x5cc>
 8012c4e:	b10b      	cbz	r3, 8012c54 <_strtod_l+0x5ec>
 8012c50:	4682      	mov	sl, r0
 8012c52:	468b      	mov	fp, r1
 8012c54:	9b04      	ldr	r3, [sp, #16]
 8012c56:	b1bb      	cbz	r3, 8012c88 <_strtod_l+0x620>
 8012c58:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8012c5c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8012c60:	2b00      	cmp	r3, #0
 8012c62:	4659      	mov	r1, fp
 8012c64:	dd10      	ble.n	8012c88 <_strtod_l+0x620>
 8012c66:	2b1f      	cmp	r3, #31
 8012c68:	f340 8128 	ble.w	8012ebc <_strtod_l+0x854>
 8012c6c:	2b34      	cmp	r3, #52	; 0x34
 8012c6e:	bfde      	ittt	le
 8012c70:	3b20      	suble	r3, #32
 8012c72:	f04f 32ff 	movle.w	r2, #4294967295
 8012c76:	fa02 f303 	lslle.w	r3, r2, r3
 8012c7a:	f04f 0a00 	mov.w	sl, #0
 8012c7e:	bfcc      	ite	gt
 8012c80:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8012c84:	ea03 0b01 	andle.w	fp, r3, r1
 8012c88:	2200      	movs	r2, #0
 8012c8a:	2300      	movs	r3, #0
 8012c8c:	4650      	mov	r0, sl
 8012c8e:	4659      	mov	r1, fp
 8012c90:	f7ed ff3a 	bl	8000b08 <__aeabi_dcmpeq>
 8012c94:	2800      	cmp	r0, #0
 8012c96:	d1a4      	bne.n	8012be2 <_strtod_l+0x57a>
 8012c98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012c9a:	9300      	str	r3, [sp, #0]
 8012c9c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8012c9e:	462b      	mov	r3, r5
 8012ca0:	463a      	mov	r2, r7
 8012ca2:	4620      	mov	r0, r4
 8012ca4:	f002 fc3e 	bl	8015524 <__s2b>
 8012ca8:	9009      	str	r0, [sp, #36]	; 0x24
 8012caa:	2800      	cmp	r0, #0
 8012cac:	f43f af24 	beq.w	8012af8 <_strtod_l+0x490>
 8012cb0:	9b07      	ldr	r3, [sp, #28]
 8012cb2:	1b9e      	subs	r6, r3, r6
 8012cb4:	9b08      	ldr	r3, [sp, #32]
 8012cb6:	2b00      	cmp	r3, #0
 8012cb8:	bfb4      	ite	lt
 8012cba:	4633      	movlt	r3, r6
 8012cbc:	2300      	movge	r3, #0
 8012cbe:	9310      	str	r3, [sp, #64]	; 0x40
 8012cc0:	9b08      	ldr	r3, [sp, #32]
 8012cc2:	2500      	movs	r5, #0
 8012cc4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8012cc8:	9318      	str	r3, [sp, #96]	; 0x60
 8012cca:	462e      	mov	r6, r5
 8012ccc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012cce:	4620      	mov	r0, r4
 8012cd0:	6859      	ldr	r1, [r3, #4]
 8012cd2:	f002 fb7b 	bl	80153cc <_Balloc>
 8012cd6:	9007      	str	r0, [sp, #28]
 8012cd8:	2800      	cmp	r0, #0
 8012cda:	f43f af11 	beq.w	8012b00 <_strtod_l+0x498>
 8012cde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012ce0:	691a      	ldr	r2, [r3, #16]
 8012ce2:	3202      	adds	r2, #2
 8012ce4:	f103 010c 	add.w	r1, r3, #12
 8012ce8:	0092      	lsls	r2, r2, #2
 8012cea:	300c      	adds	r0, #12
 8012cec:	f7fe f8ce 	bl	8010e8c <memcpy>
 8012cf0:	ec4b ab10 	vmov	d0, sl, fp
 8012cf4:	aa20      	add	r2, sp, #128	; 0x80
 8012cf6:	a91f      	add	r1, sp, #124	; 0x7c
 8012cf8:	4620      	mov	r0, r4
 8012cfa:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8012cfe:	f002 ff4d 	bl	8015b9c <__d2b>
 8012d02:	901e      	str	r0, [sp, #120]	; 0x78
 8012d04:	2800      	cmp	r0, #0
 8012d06:	f43f aefb 	beq.w	8012b00 <_strtod_l+0x498>
 8012d0a:	2101      	movs	r1, #1
 8012d0c:	4620      	mov	r0, r4
 8012d0e:	f002 fca3 	bl	8015658 <__i2b>
 8012d12:	4606      	mov	r6, r0
 8012d14:	2800      	cmp	r0, #0
 8012d16:	f43f aef3 	beq.w	8012b00 <_strtod_l+0x498>
 8012d1a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8012d1c:	9904      	ldr	r1, [sp, #16]
 8012d1e:	2b00      	cmp	r3, #0
 8012d20:	bfab      	itete	ge
 8012d22:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8012d24:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8012d26:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8012d28:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8012d2c:	bfac      	ite	ge
 8012d2e:	eb03 0902 	addge.w	r9, r3, r2
 8012d32:	1ad7      	sublt	r7, r2, r3
 8012d34:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8012d36:	eba3 0801 	sub.w	r8, r3, r1
 8012d3a:	4490      	add	r8, r2
 8012d3c:	4ba3      	ldr	r3, [pc, #652]	; (8012fcc <_strtod_l+0x964>)
 8012d3e:	f108 38ff 	add.w	r8, r8, #4294967295
 8012d42:	4598      	cmp	r8, r3
 8012d44:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8012d48:	f280 80cc 	bge.w	8012ee4 <_strtod_l+0x87c>
 8012d4c:	eba3 0308 	sub.w	r3, r3, r8
 8012d50:	2b1f      	cmp	r3, #31
 8012d52:	eba2 0203 	sub.w	r2, r2, r3
 8012d56:	f04f 0101 	mov.w	r1, #1
 8012d5a:	f300 80b6 	bgt.w	8012eca <_strtod_l+0x862>
 8012d5e:	fa01 f303 	lsl.w	r3, r1, r3
 8012d62:	9311      	str	r3, [sp, #68]	; 0x44
 8012d64:	2300      	movs	r3, #0
 8012d66:	930c      	str	r3, [sp, #48]	; 0x30
 8012d68:	eb09 0802 	add.w	r8, r9, r2
 8012d6c:	9b04      	ldr	r3, [sp, #16]
 8012d6e:	45c1      	cmp	r9, r8
 8012d70:	4417      	add	r7, r2
 8012d72:	441f      	add	r7, r3
 8012d74:	464b      	mov	r3, r9
 8012d76:	bfa8      	it	ge
 8012d78:	4643      	movge	r3, r8
 8012d7a:	42bb      	cmp	r3, r7
 8012d7c:	bfa8      	it	ge
 8012d7e:	463b      	movge	r3, r7
 8012d80:	2b00      	cmp	r3, #0
 8012d82:	bfc2      	ittt	gt
 8012d84:	eba8 0803 	subgt.w	r8, r8, r3
 8012d88:	1aff      	subgt	r7, r7, r3
 8012d8a:	eba9 0903 	subgt.w	r9, r9, r3
 8012d8e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8012d90:	2b00      	cmp	r3, #0
 8012d92:	dd17      	ble.n	8012dc4 <_strtod_l+0x75c>
 8012d94:	4631      	mov	r1, r6
 8012d96:	461a      	mov	r2, r3
 8012d98:	4620      	mov	r0, r4
 8012d9a:	f002 fd19 	bl	80157d0 <__pow5mult>
 8012d9e:	4606      	mov	r6, r0
 8012da0:	2800      	cmp	r0, #0
 8012da2:	f43f aead 	beq.w	8012b00 <_strtod_l+0x498>
 8012da6:	4601      	mov	r1, r0
 8012da8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8012daa:	4620      	mov	r0, r4
 8012dac:	f002 fc6a 	bl	8015684 <__multiply>
 8012db0:	900f      	str	r0, [sp, #60]	; 0x3c
 8012db2:	2800      	cmp	r0, #0
 8012db4:	f43f aea4 	beq.w	8012b00 <_strtod_l+0x498>
 8012db8:	991e      	ldr	r1, [sp, #120]	; 0x78
 8012dba:	4620      	mov	r0, r4
 8012dbc:	f002 fb46 	bl	801544c <_Bfree>
 8012dc0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012dc2:	931e      	str	r3, [sp, #120]	; 0x78
 8012dc4:	f1b8 0f00 	cmp.w	r8, #0
 8012dc8:	f300 8091 	bgt.w	8012eee <_strtod_l+0x886>
 8012dcc:	9b08      	ldr	r3, [sp, #32]
 8012dce:	2b00      	cmp	r3, #0
 8012dd0:	dd08      	ble.n	8012de4 <_strtod_l+0x77c>
 8012dd2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8012dd4:	9907      	ldr	r1, [sp, #28]
 8012dd6:	4620      	mov	r0, r4
 8012dd8:	f002 fcfa 	bl	80157d0 <__pow5mult>
 8012ddc:	9007      	str	r0, [sp, #28]
 8012dde:	2800      	cmp	r0, #0
 8012de0:	f43f ae8e 	beq.w	8012b00 <_strtod_l+0x498>
 8012de4:	2f00      	cmp	r7, #0
 8012de6:	dd08      	ble.n	8012dfa <_strtod_l+0x792>
 8012de8:	9907      	ldr	r1, [sp, #28]
 8012dea:	463a      	mov	r2, r7
 8012dec:	4620      	mov	r0, r4
 8012dee:	f002 fd49 	bl	8015884 <__lshift>
 8012df2:	9007      	str	r0, [sp, #28]
 8012df4:	2800      	cmp	r0, #0
 8012df6:	f43f ae83 	beq.w	8012b00 <_strtod_l+0x498>
 8012dfa:	f1b9 0f00 	cmp.w	r9, #0
 8012dfe:	dd08      	ble.n	8012e12 <_strtod_l+0x7aa>
 8012e00:	4631      	mov	r1, r6
 8012e02:	464a      	mov	r2, r9
 8012e04:	4620      	mov	r0, r4
 8012e06:	f002 fd3d 	bl	8015884 <__lshift>
 8012e0a:	4606      	mov	r6, r0
 8012e0c:	2800      	cmp	r0, #0
 8012e0e:	f43f ae77 	beq.w	8012b00 <_strtod_l+0x498>
 8012e12:	9a07      	ldr	r2, [sp, #28]
 8012e14:	991e      	ldr	r1, [sp, #120]	; 0x78
 8012e16:	4620      	mov	r0, r4
 8012e18:	f002 fdbc 	bl	8015994 <__mdiff>
 8012e1c:	4605      	mov	r5, r0
 8012e1e:	2800      	cmp	r0, #0
 8012e20:	f43f ae6e 	beq.w	8012b00 <_strtod_l+0x498>
 8012e24:	68c3      	ldr	r3, [r0, #12]
 8012e26:	930f      	str	r3, [sp, #60]	; 0x3c
 8012e28:	2300      	movs	r3, #0
 8012e2a:	60c3      	str	r3, [r0, #12]
 8012e2c:	4631      	mov	r1, r6
 8012e2e:	f002 fd95 	bl	801595c <__mcmp>
 8012e32:	2800      	cmp	r0, #0
 8012e34:	da65      	bge.n	8012f02 <_strtod_l+0x89a>
 8012e36:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012e38:	ea53 030a 	orrs.w	r3, r3, sl
 8012e3c:	f040 8087 	bne.w	8012f4e <_strtod_l+0x8e6>
 8012e40:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012e44:	2b00      	cmp	r3, #0
 8012e46:	f040 8082 	bne.w	8012f4e <_strtod_l+0x8e6>
 8012e4a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8012e4e:	0d1b      	lsrs	r3, r3, #20
 8012e50:	051b      	lsls	r3, r3, #20
 8012e52:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8012e56:	d97a      	bls.n	8012f4e <_strtod_l+0x8e6>
 8012e58:	696b      	ldr	r3, [r5, #20]
 8012e5a:	b913      	cbnz	r3, 8012e62 <_strtod_l+0x7fa>
 8012e5c:	692b      	ldr	r3, [r5, #16]
 8012e5e:	2b01      	cmp	r3, #1
 8012e60:	dd75      	ble.n	8012f4e <_strtod_l+0x8e6>
 8012e62:	4629      	mov	r1, r5
 8012e64:	2201      	movs	r2, #1
 8012e66:	4620      	mov	r0, r4
 8012e68:	f002 fd0c 	bl	8015884 <__lshift>
 8012e6c:	4631      	mov	r1, r6
 8012e6e:	4605      	mov	r5, r0
 8012e70:	f002 fd74 	bl	801595c <__mcmp>
 8012e74:	2800      	cmp	r0, #0
 8012e76:	dd6a      	ble.n	8012f4e <_strtod_l+0x8e6>
 8012e78:	9904      	ldr	r1, [sp, #16]
 8012e7a:	4a55      	ldr	r2, [pc, #340]	; (8012fd0 <_strtod_l+0x968>)
 8012e7c:	465b      	mov	r3, fp
 8012e7e:	2900      	cmp	r1, #0
 8012e80:	f000 8085 	beq.w	8012f8e <_strtod_l+0x926>
 8012e84:	ea02 010b 	and.w	r1, r2, fp
 8012e88:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8012e8c:	dc7f      	bgt.n	8012f8e <_strtod_l+0x926>
 8012e8e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8012e92:	f77f aeaa 	ble.w	8012bea <_strtod_l+0x582>
 8012e96:	4a4f      	ldr	r2, [pc, #316]	; (8012fd4 <_strtod_l+0x96c>)
 8012e98:	2300      	movs	r3, #0
 8012e9a:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8012e9e:	4650      	mov	r0, sl
 8012ea0:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8012ea4:	4659      	mov	r1, fp
 8012ea6:	f7ed fbc7 	bl	8000638 <__aeabi_dmul>
 8012eaa:	460b      	mov	r3, r1
 8012eac:	4303      	orrs	r3, r0
 8012eae:	bf08      	it	eq
 8012eb0:	2322      	moveq	r3, #34	; 0x22
 8012eb2:	4682      	mov	sl, r0
 8012eb4:	468b      	mov	fp, r1
 8012eb6:	bf08      	it	eq
 8012eb8:	6023      	streq	r3, [r4, #0]
 8012eba:	e62b      	b.n	8012b14 <_strtod_l+0x4ac>
 8012ebc:	f04f 32ff 	mov.w	r2, #4294967295
 8012ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8012ec4:	ea03 0a0a 	and.w	sl, r3, sl
 8012ec8:	e6de      	b.n	8012c88 <_strtod_l+0x620>
 8012eca:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8012ece:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8012ed2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8012ed6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8012eda:	fa01 f308 	lsl.w	r3, r1, r8
 8012ede:	930c      	str	r3, [sp, #48]	; 0x30
 8012ee0:	9111      	str	r1, [sp, #68]	; 0x44
 8012ee2:	e741      	b.n	8012d68 <_strtod_l+0x700>
 8012ee4:	2300      	movs	r3, #0
 8012ee6:	930c      	str	r3, [sp, #48]	; 0x30
 8012ee8:	2301      	movs	r3, #1
 8012eea:	9311      	str	r3, [sp, #68]	; 0x44
 8012eec:	e73c      	b.n	8012d68 <_strtod_l+0x700>
 8012eee:	991e      	ldr	r1, [sp, #120]	; 0x78
 8012ef0:	4642      	mov	r2, r8
 8012ef2:	4620      	mov	r0, r4
 8012ef4:	f002 fcc6 	bl	8015884 <__lshift>
 8012ef8:	901e      	str	r0, [sp, #120]	; 0x78
 8012efa:	2800      	cmp	r0, #0
 8012efc:	f47f af66 	bne.w	8012dcc <_strtod_l+0x764>
 8012f00:	e5fe      	b.n	8012b00 <_strtod_l+0x498>
 8012f02:	465f      	mov	r7, fp
 8012f04:	d16e      	bne.n	8012fe4 <_strtod_l+0x97c>
 8012f06:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8012f08:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012f0c:	b342      	cbz	r2, 8012f60 <_strtod_l+0x8f8>
 8012f0e:	4a32      	ldr	r2, [pc, #200]	; (8012fd8 <_strtod_l+0x970>)
 8012f10:	4293      	cmp	r3, r2
 8012f12:	d128      	bne.n	8012f66 <_strtod_l+0x8fe>
 8012f14:	9b04      	ldr	r3, [sp, #16]
 8012f16:	4650      	mov	r0, sl
 8012f18:	b1eb      	cbz	r3, 8012f56 <_strtod_l+0x8ee>
 8012f1a:	4a2d      	ldr	r2, [pc, #180]	; (8012fd0 <_strtod_l+0x968>)
 8012f1c:	403a      	ands	r2, r7
 8012f1e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8012f22:	f04f 31ff 	mov.w	r1, #4294967295
 8012f26:	d819      	bhi.n	8012f5c <_strtod_l+0x8f4>
 8012f28:	0d12      	lsrs	r2, r2, #20
 8012f2a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8012f2e:	fa01 f303 	lsl.w	r3, r1, r3
 8012f32:	4298      	cmp	r0, r3
 8012f34:	d117      	bne.n	8012f66 <_strtod_l+0x8fe>
 8012f36:	4b29      	ldr	r3, [pc, #164]	; (8012fdc <_strtod_l+0x974>)
 8012f38:	429f      	cmp	r7, r3
 8012f3a:	d102      	bne.n	8012f42 <_strtod_l+0x8da>
 8012f3c:	3001      	adds	r0, #1
 8012f3e:	f43f addf 	beq.w	8012b00 <_strtod_l+0x498>
 8012f42:	4b23      	ldr	r3, [pc, #140]	; (8012fd0 <_strtod_l+0x968>)
 8012f44:	403b      	ands	r3, r7
 8012f46:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8012f4a:	f04f 0a00 	mov.w	sl, #0
 8012f4e:	9b04      	ldr	r3, [sp, #16]
 8012f50:	2b00      	cmp	r3, #0
 8012f52:	d1a0      	bne.n	8012e96 <_strtod_l+0x82e>
 8012f54:	e5de      	b.n	8012b14 <_strtod_l+0x4ac>
 8012f56:	f04f 33ff 	mov.w	r3, #4294967295
 8012f5a:	e7ea      	b.n	8012f32 <_strtod_l+0x8ca>
 8012f5c:	460b      	mov	r3, r1
 8012f5e:	e7e8      	b.n	8012f32 <_strtod_l+0x8ca>
 8012f60:	ea53 030a 	orrs.w	r3, r3, sl
 8012f64:	d088      	beq.n	8012e78 <_strtod_l+0x810>
 8012f66:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012f68:	b1db      	cbz	r3, 8012fa2 <_strtod_l+0x93a>
 8012f6a:	423b      	tst	r3, r7
 8012f6c:	d0ef      	beq.n	8012f4e <_strtod_l+0x8e6>
 8012f6e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012f70:	9a04      	ldr	r2, [sp, #16]
 8012f72:	4650      	mov	r0, sl
 8012f74:	4659      	mov	r1, fp
 8012f76:	b1c3      	cbz	r3, 8012faa <_strtod_l+0x942>
 8012f78:	f7ff fb57 	bl	801262a <sulp>
 8012f7c:	4602      	mov	r2, r0
 8012f7e:	460b      	mov	r3, r1
 8012f80:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8012f84:	f7ed f9a2 	bl	80002cc <__adddf3>
 8012f88:	4682      	mov	sl, r0
 8012f8a:	468b      	mov	fp, r1
 8012f8c:	e7df      	b.n	8012f4e <_strtod_l+0x8e6>
 8012f8e:	4013      	ands	r3, r2
 8012f90:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8012f94:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8012f98:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8012f9c:	f04f 3aff 	mov.w	sl, #4294967295
 8012fa0:	e7d5      	b.n	8012f4e <_strtod_l+0x8e6>
 8012fa2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012fa4:	ea13 0f0a 	tst.w	r3, sl
 8012fa8:	e7e0      	b.n	8012f6c <_strtod_l+0x904>
 8012faa:	f7ff fb3e 	bl	801262a <sulp>
 8012fae:	4602      	mov	r2, r0
 8012fb0:	460b      	mov	r3, r1
 8012fb2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8012fb6:	f7ed f987 	bl	80002c8 <__aeabi_dsub>
 8012fba:	2200      	movs	r2, #0
 8012fbc:	2300      	movs	r3, #0
 8012fbe:	4682      	mov	sl, r0
 8012fc0:	468b      	mov	fp, r1
 8012fc2:	f7ed fda1 	bl	8000b08 <__aeabi_dcmpeq>
 8012fc6:	2800      	cmp	r0, #0
 8012fc8:	d0c1      	beq.n	8012f4e <_strtod_l+0x8e6>
 8012fca:	e60e      	b.n	8012bea <_strtod_l+0x582>
 8012fcc:	fffffc02 	.word	0xfffffc02
 8012fd0:	7ff00000 	.word	0x7ff00000
 8012fd4:	39500000 	.word	0x39500000
 8012fd8:	000fffff 	.word	0x000fffff
 8012fdc:	7fefffff 	.word	0x7fefffff
 8012fe0:	080189f0 	.word	0x080189f0
 8012fe4:	4631      	mov	r1, r6
 8012fe6:	4628      	mov	r0, r5
 8012fe8:	f002 fe34 	bl	8015c54 <__ratio>
 8012fec:	ec59 8b10 	vmov	r8, r9, d0
 8012ff0:	ee10 0a10 	vmov	r0, s0
 8012ff4:	2200      	movs	r2, #0
 8012ff6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8012ffa:	4649      	mov	r1, r9
 8012ffc:	f7ed fd98 	bl	8000b30 <__aeabi_dcmple>
 8013000:	2800      	cmp	r0, #0
 8013002:	d07c      	beq.n	80130fe <_strtod_l+0xa96>
 8013004:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013006:	2b00      	cmp	r3, #0
 8013008:	d04c      	beq.n	80130a4 <_strtod_l+0xa3c>
 801300a:	4b95      	ldr	r3, [pc, #596]	; (8013260 <_strtod_l+0xbf8>)
 801300c:	2200      	movs	r2, #0
 801300e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8013012:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8013260 <_strtod_l+0xbf8>
 8013016:	f04f 0800 	mov.w	r8, #0
 801301a:	4b92      	ldr	r3, [pc, #584]	; (8013264 <_strtod_l+0xbfc>)
 801301c:	403b      	ands	r3, r7
 801301e:	9311      	str	r3, [sp, #68]	; 0x44
 8013020:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8013022:	4b91      	ldr	r3, [pc, #580]	; (8013268 <_strtod_l+0xc00>)
 8013024:	429a      	cmp	r2, r3
 8013026:	f040 80b2 	bne.w	801318e <_strtod_l+0xb26>
 801302a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801302e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8013032:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8013036:	ec4b ab10 	vmov	d0, sl, fp
 801303a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 801303e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8013042:	f002 fd2f 	bl	8015aa4 <__ulp>
 8013046:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801304a:	ec53 2b10 	vmov	r2, r3, d0
 801304e:	f7ed faf3 	bl	8000638 <__aeabi_dmul>
 8013052:	4652      	mov	r2, sl
 8013054:	465b      	mov	r3, fp
 8013056:	f7ed f939 	bl	80002cc <__adddf3>
 801305a:	460b      	mov	r3, r1
 801305c:	4981      	ldr	r1, [pc, #516]	; (8013264 <_strtod_l+0xbfc>)
 801305e:	4a83      	ldr	r2, [pc, #524]	; (801326c <_strtod_l+0xc04>)
 8013060:	4019      	ands	r1, r3
 8013062:	4291      	cmp	r1, r2
 8013064:	4682      	mov	sl, r0
 8013066:	d95e      	bls.n	8013126 <_strtod_l+0xabe>
 8013068:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801306a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 801306e:	4293      	cmp	r3, r2
 8013070:	d103      	bne.n	801307a <_strtod_l+0xa12>
 8013072:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013074:	3301      	adds	r3, #1
 8013076:	f43f ad43 	beq.w	8012b00 <_strtod_l+0x498>
 801307a:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8013278 <_strtod_l+0xc10>
 801307e:	f04f 3aff 	mov.w	sl, #4294967295
 8013082:	991e      	ldr	r1, [sp, #120]	; 0x78
 8013084:	4620      	mov	r0, r4
 8013086:	f002 f9e1 	bl	801544c <_Bfree>
 801308a:	9907      	ldr	r1, [sp, #28]
 801308c:	4620      	mov	r0, r4
 801308e:	f002 f9dd 	bl	801544c <_Bfree>
 8013092:	4631      	mov	r1, r6
 8013094:	4620      	mov	r0, r4
 8013096:	f002 f9d9 	bl	801544c <_Bfree>
 801309a:	4629      	mov	r1, r5
 801309c:	4620      	mov	r0, r4
 801309e:	f002 f9d5 	bl	801544c <_Bfree>
 80130a2:	e613      	b.n	8012ccc <_strtod_l+0x664>
 80130a4:	f1ba 0f00 	cmp.w	sl, #0
 80130a8:	d11b      	bne.n	80130e2 <_strtod_l+0xa7a>
 80130aa:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80130ae:	b9f3      	cbnz	r3, 80130ee <_strtod_l+0xa86>
 80130b0:	4b6b      	ldr	r3, [pc, #428]	; (8013260 <_strtod_l+0xbf8>)
 80130b2:	2200      	movs	r2, #0
 80130b4:	4640      	mov	r0, r8
 80130b6:	4649      	mov	r1, r9
 80130b8:	f7ed fd30 	bl	8000b1c <__aeabi_dcmplt>
 80130bc:	b9d0      	cbnz	r0, 80130f4 <_strtod_l+0xa8c>
 80130be:	4640      	mov	r0, r8
 80130c0:	4649      	mov	r1, r9
 80130c2:	4b6b      	ldr	r3, [pc, #428]	; (8013270 <_strtod_l+0xc08>)
 80130c4:	2200      	movs	r2, #0
 80130c6:	f7ed fab7 	bl	8000638 <__aeabi_dmul>
 80130ca:	4680      	mov	r8, r0
 80130cc:	4689      	mov	r9, r1
 80130ce:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80130d2:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 80130d6:	931b      	str	r3, [sp, #108]	; 0x6c
 80130d8:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 80130dc:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80130e0:	e79b      	b.n	801301a <_strtod_l+0x9b2>
 80130e2:	f1ba 0f01 	cmp.w	sl, #1
 80130e6:	d102      	bne.n	80130ee <_strtod_l+0xa86>
 80130e8:	2f00      	cmp	r7, #0
 80130ea:	f43f ad7e 	beq.w	8012bea <_strtod_l+0x582>
 80130ee:	4b61      	ldr	r3, [pc, #388]	; (8013274 <_strtod_l+0xc0c>)
 80130f0:	2200      	movs	r2, #0
 80130f2:	e78c      	b.n	801300e <_strtod_l+0x9a6>
 80130f4:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8013270 <_strtod_l+0xc08>
 80130f8:	f04f 0800 	mov.w	r8, #0
 80130fc:	e7e7      	b.n	80130ce <_strtod_l+0xa66>
 80130fe:	4b5c      	ldr	r3, [pc, #368]	; (8013270 <_strtod_l+0xc08>)
 8013100:	4640      	mov	r0, r8
 8013102:	4649      	mov	r1, r9
 8013104:	2200      	movs	r2, #0
 8013106:	f7ed fa97 	bl	8000638 <__aeabi_dmul>
 801310a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801310c:	4680      	mov	r8, r0
 801310e:	4689      	mov	r9, r1
 8013110:	b933      	cbnz	r3, 8013120 <_strtod_l+0xab8>
 8013112:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013116:	9012      	str	r0, [sp, #72]	; 0x48
 8013118:	9313      	str	r3, [sp, #76]	; 0x4c
 801311a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 801311e:	e7dd      	b.n	80130dc <_strtod_l+0xa74>
 8013120:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8013124:	e7f9      	b.n	801311a <_strtod_l+0xab2>
 8013126:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 801312a:	9b04      	ldr	r3, [sp, #16]
 801312c:	2b00      	cmp	r3, #0
 801312e:	d1a8      	bne.n	8013082 <_strtod_l+0xa1a>
 8013130:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8013134:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8013136:	0d1b      	lsrs	r3, r3, #20
 8013138:	051b      	lsls	r3, r3, #20
 801313a:	429a      	cmp	r2, r3
 801313c:	d1a1      	bne.n	8013082 <_strtod_l+0xa1a>
 801313e:	4640      	mov	r0, r8
 8013140:	4649      	mov	r1, r9
 8013142:	f7ed fe29 	bl	8000d98 <__aeabi_d2lz>
 8013146:	f7ed fa49 	bl	80005dc <__aeabi_l2d>
 801314a:	4602      	mov	r2, r0
 801314c:	460b      	mov	r3, r1
 801314e:	4640      	mov	r0, r8
 8013150:	4649      	mov	r1, r9
 8013152:	f7ed f8b9 	bl	80002c8 <__aeabi_dsub>
 8013156:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8013158:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801315c:	ea43 030a 	orr.w	r3, r3, sl
 8013160:	4313      	orrs	r3, r2
 8013162:	4680      	mov	r8, r0
 8013164:	4689      	mov	r9, r1
 8013166:	d053      	beq.n	8013210 <_strtod_l+0xba8>
 8013168:	a335      	add	r3, pc, #212	; (adr r3, 8013240 <_strtod_l+0xbd8>)
 801316a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801316e:	f7ed fcd5 	bl	8000b1c <__aeabi_dcmplt>
 8013172:	2800      	cmp	r0, #0
 8013174:	f47f acce 	bne.w	8012b14 <_strtod_l+0x4ac>
 8013178:	a333      	add	r3, pc, #204	; (adr r3, 8013248 <_strtod_l+0xbe0>)
 801317a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801317e:	4640      	mov	r0, r8
 8013180:	4649      	mov	r1, r9
 8013182:	f7ed fce9 	bl	8000b58 <__aeabi_dcmpgt>
 8013186:	2800      	cmp	r0, #0
 8013188:	f43f af7b 	beq.w	8013082 <_strtod_l+0xa1a>
 801318c:	e4c2      	b.n	8012b14 <_strtod_l+0x4ac>
 801318e:	9b04      	ldr	r3, [sp, #16]
 8013190:	b333      	cbz	r3, 80131e0 <_strtod_l+0xb78>
 8013192:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8013194:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8013198:	d822      	bhi.n	80131e0 <_strtod_l+0xb78>
 801319a:	a32d      	add	r3, pc, #180	; (adr r3, 8013250 <_strtod_l+0xbe8>)
 801319c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131a0:	4640      	mov	r0, r8
 80131a2:	4649      	mov	r1, r9
 80131a4:	f7ed fcc4 	bl	8000b30 <__aeabi_dcmple>
 80131a8:	b1a0      	cbz	r0, 80131d4 <_strtod_l+0xb6c>
 80131aa:	4649      	mov	r1, r9
 80131ac:	4640      	mov	r0, r8
 80131ae:	f7ed fd1b 	bl	8000be8 <__aeabi_d2uiz>
 80131b2:	2801      	cmp	r0, #1
 80131b4:	bf38      	it	cc
 80131b6:	2001      	movcc	r0, #1
 80131b8:	f7ed f9c4 	bl	8000544 <__aeabi_ui2d>
 80131bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80131be:	4680      	mov	r8, r0
 80131c0:	4689      	mov	r9, r1
 80131c2:	bb13      	cbnz	r3, 801320a <_strtod_l+0xba2>
 80131c4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80131c8:	9014      	str	r0, [sp, #80]	; 0x50
 80131ca:	9315      	str	r3, [sp, #84]	; 0x54
 80131cc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80131d0:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80131d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80131d6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80131d8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80131dc:	1a9b      	subs	r3, r3, r2
 80131de:	930d      	str	r3, [sp, #52]	; 0x34
 80131e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80131e4:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80131e8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80131ec:	f002 fc5a 	bl	8015aa4 <__ulp>
 80131f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80131f4:	ec53 2b10 	vmov	r2, r3, d0
 80131f8:	f7ed fa1e 	bl	8000638 <__aeabi_dmul>
 80131fc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8013200:	f7ed f864 	bl	80002cc <__adddf3>
 8013204:	4682      	mov	sl, r0
 8013206:	468b      	mov	fp, r1
 8013208:	e78f      	b.n	801312a <_strtod_l+0xac2>
 801320a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 801320e:	e7dd      	b.n	80131cc <_strtod_l+0xb64>
 8013210:	a311      	add	r3, pc, #68	; (adr r3, 8013258 <_strtod_l+0xbf0>)
 8013212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013216:	f7ed fc81 	bl	8000b1c <__aeabi_dcmplt>
 801321a:	e7b4      	b.n	8013186 <_strtod_l+0xb1e>
 801321c:	2300      	movs	r3, #0
 801321e:	930e      	str	r3, [sp, #56]	; 0x38
 8013220:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8013222:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8013224:	6013      	str	r3, [r2, #0]
 8013226:	f7ff ba65 	b.w	80126f4 <_strtod_l+0x8c>
 801322a:	2b65      	cmp	r3, #101	; 0x65
 801322c:	f43f ab5d 	beq.w	80128ea <_strtod_l+0x282>
 8013230:	2b45      	cmp	r3, #69	; 0x45
 8013232:	f43f ab5a 	beq.w	80128ea <_strtod_l+0x282>
 8013236:	2201      	movs	r2, #1
 8013238:	f7ff bb92 	b.w	8012960 <_strtod_l+0x2f8>
 801323c:	f3af 8000 	nop.w
 8013240:	94a03595 	.word	0x94a03595
 8013244:	3fdfffff 	.word	0x3fdfffff
 8013248:	35afe535 	.word	0x35afe535
 801324c:	3fe00000 	.word	0x3fe00000
 8013250:	ffc00000 	.word	0xffc00000
 8013254:	41dfffff 	.word	0x41dfffff
 8013258:	94a03595 	.word	0x94a03595
 801325c:	3fcfffff 	.word	0x3fcfffff
 8013260:	3ff00000 	.word	0x3ff00000
 8013264:	7ff00000 	.word	0x7ff00000
 8013268:	7fe00000 	.word	0x7fe00000
 801326c:	7c9fffff 	.word	0x7c9fffff
 8013270:	3fe00000 	.word	0x3fe00000
 8013274:	bff00000 	.word	0xbff00000
 8013278:	7fefffff 	.word	0x7fefffff

0801327c <_strtod_r>:
 801327c:	4b01      	ldr	r3, [pc, #4]	; (8013284 <_strtod_r+0x8>)
 801327e:	f7ff b9f3 	b.w	8012668 <_strtod_l>
 8013282:	bf00      	nop
 8013284:	20000114 	.word	0x20000114

08013288 <_strtol_l.isra.0>:
 8013288:	2b01      	cmp	r3, #1
 801328a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801328e:	d001      	beq.n	8013294 <_strtol_l.isra.0+0xc>
 8013290:	2b24      	cmp	r3, #36	; 0x24
 8013292:	d906      	bls.n	80132a2 <_strtol_l.isra.0+0x1a>
 8013294:	f7fd fba8 	bl	80109e8 <__errno>
 8013298:	2316      	movs	r3, #22
 801329a:	6003      	str	r3, [r0, #0]
 801329c:	2000      	movs	r0, #0
 801329e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80132a2:	4f3a      	ldr	r7, [pc, #232]	; (801338c <_strtol_l.isra.0+0x104>)
 80132a4:	468e      	mov	lr, r1
 80132a6:	4676      	mov	r6, lr
 80132a8:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80132ac:	5de5      	ldrb	r5, [r4, r7]
 80132ae:	f015 0508 	ands.w	r5, r5, #8
 80132b2:	d1f8      	bne.n	80132a6 <_strtol_l.isra.0+0x1e>
 80132b4:	2c2d      	cmp	r4, #45	; 0x2d
 80132b6:	d134      	bne.n	8013322 <_strtol_l.isra.0+0x9a>
 80132b8:	f89e 4000 	ldrb.w	r4, [lr]
 80132bc:	f04f 0801 	mov.w	r8, #1
 80132c0:	f106 0e02 	add.w	lr, r6, #2
 80132c4:	2b00      	cmp	r3, #0
 80132c6:	d05c      	beq.n	8013382 <_strtol_l.isra.0+0xfa>
 80132c8:	2b10      	cmp	r3, #16
 80132ca:	d10c      	bne.n	80132e6 <_strtol_l.isra.0+0x5e>
 80132cc:	2c30      	cmp	r4, #48	; 0x30
 80132ce:	d10a      	bne.n	80132e6 <_strtol_l.isra.0+0x5e>
 80132d0:	f89e 4000 	ldrb.w	r4, [lr]
 80132d4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80132d8:	2c58      	cmp	r4, #88	; 0x58
 80132da:	d14d      	bne.n	8013378 <_strtol_l.isra.0+0xf0>
 80132dc:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80132e0:	2310      	movs	r3, #16
 80132e2:	f10e 0e02 	add.w	lr, lr, #2
 80132e6:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80132ea:	f10c 3cff 	add.w	ip, ip, #4294967295
 80132ee:	2600      	movs	r6, #0
 80132f0:	fbbc f9f3 	udiv	r9, ip, r3
 80132f4:	4635      	mov	r5, r6
 80132f6:	fb03 ca19 	mls	sl, r3, r9, ip
 80132fa:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80132fe:	2f09      	cmp	r7, #9
 8013300:	d818      	bhi.n	8013334 <_strtol_l.isra.0+0xac>
 8013302:	463c      	mov	r4, r7
 8013304:	42a3      	cmp	r3, r4
 8013306:	dd24      	ble.n	8013352 <_strtol_l.isra.0+0xca>
 8013308:	2e00      	cmp	r6, #0
 801330a:	db1f      	blt.n	801334c <_strtol_l.isra.0+0xc4>
 801330c:	45a9      	cmp	r9, r5
 801330e:	d31d      	bcc.n	801334c <_strtol_l.isra.0+0xc4>
 8013310:	d101      	bne.n	8013316 <_strtol_l.isra.0+0x8e>
 8013312:	45a2      	cmp	sl, r4
 8013314:	db1a      	blt.n	801334c <_strtol_l.isra.0+0xc4>
 8013316:	fb05 4503 	mla	r5, r5, r3, r4
 801331a:	2601      	movs	r6, #1
 801331c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8013320:	e7eb      	b.n	80132fa <_strtol_l.isra.0+0x72>
 8013322:	2c2b      	cmp	r4, #43	; 0x2b
 8013324:	bf08      	it	eq
 8013326:	f89e 4000 	ldrbeq.w	r4, [lr]
 801332a:	46a8      	mov	r8, r5
 801332c:	bf08      	it	eq
 801332e:	f106 0e02 	addeq.w	lr, r6, #2
 8013332:	e7c7      	b.n	80132c4 <_strtol_l.isra.0+0x3c>
 8013334:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8013338:	2f19      	cmp	r7, #25
 801333a:	d801      	bhi.n	8013340 <_strtol_l.isra.0+0xb8>
 801333c:	3c37      	subs	r4, #55	; 0x37
 801333e:	e7e1      	b.n	8013304 <_strtol_l.isra.0+0x7c>
 8013340:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8013344:	2f19      	cmp	r7, #25
 8013346:	d804      	bhi.n	8013352 <_strtol_l.isra.0+0xca>
 8013348:	3c57      	subs	r4, #87	; 0x57
 801334a:	e7db      	b.n	8013304 <_strtol_l.isra.0+0x7c>
 801334c:	f04f 36ff 	mov.w	r6, #4294967295
 8013350:	e7e4      	b.n	801331c <_strtol_l.isra.0+0x94>
 8013352:	2e00      	cmp	r6, #0
 8013354:	da05      	bge.n	8013362 <_strtol_l.isra.0+0xda>
 8013356:	2322      	movs	r3, #34	; 0x22
 8013358:	6003      	str	r3, [r0, #0]
 801335a:	4665      	mov	r5, ip
 801335c:	b942      	cbnz	r2, 8013370 <_strtol_l.isra.0+0xe8>
 801335e:	4628      	mov	r0, r5
 8013360:	e79d      	b.n	801329e <_strtol_l.isra.0+0x16>
 8013362:	f1b8 0f00 	cmp.w	r8, #0
 8013366:	d000      	beq.n	801336a <_strtol_l.isra.0+0xe2>
 8013368:	426d      	negs	r5, r5
 801336a:	2a00      	cmp	r2, #0
 801336c:	d0f7      	beq.n	801335e <_strtol_l.isra.0+0xd6>
 801336e:	b10e      	cbz	r6, 8013374 <_strtol_l.isra.0+0xec>
 8013370:	f10e 31ff 	add.w	r1, lr, #4294967295
 8013374:	6011      	str	r1, [r2, #0]
 8013376:	e7f2      	b.n	801335e <_strtol_l.isra.0+0xd6>
 8013378:	2430      	movs	r4, #48	; 0x30
 801337a:	2b00      	cmp	r3, #0
 801337c:	d1b3      	bne.n	80132e6 <_strtol_l.isra.0+0x5e>
 801337e:	2308      	movs	r3, #8
 8013380:	e7b1      	b.n	80132e6 <_strtol_l.isra.0+0x5e>
 8013382:	2c30      	cmp	r4, #48	; 0x30
 8013384:	d0a4      	beq.n	80132d0 <_strtol_l.isra.0+0x48>
 8013386:	230a      	movs	r3, #10
 8013388:	e7ad      	b.n	80132e6 <_strtol_l.isra.0+0x5e>
 801338a:	bf00      	nop
 801338c:	08018a91 	.word	0x08018a91

08013390 <_strtol_r>:
 8013390:	f7ff bf7a 	b.w	8013288 <_strtol_l.isra.0>

08013394 <_strtoul_l.isra.0>:
 8013394:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013398:	4e3b      	ldr	r6, [pc, #236]	; (8013488 <_strtoul_l.isra.0+0xf4>)
 801339a:	4686      	mov	lr, r0
 801339c:	468c      	mov	ip, r1
 801339e:	4660      	mov	r0, ip
 80133a0:	f81c 4b01 	ldrb.w	r4, [ip], #1
 80133a4:	5da5      	ldrb	r5, [r4, r6]
 80133a6:	f015 0508 	ands.w	r5, r5, #8
 80133aa:	d1f8      	bne.n	801339e <_strtoul_l.isra.0+0xa>
 80133ac:	2c2d      	cmp	r4, #45	; 0x2d
 80133ae:	d134      	bne.n	801341a <_strtoul_l.isra.0+0x86>
 80133b0:	f89c 4000 	ldrb.w	r4, [ip]
 80133b4:	f04f 0801 	mov.w	r8, #1
 80133b8:	f100 0c02 	add.w	ip, r0, #2
 80133bc:	2b00      	cmp	r3, #0
 80133be:	d05e      	beq.n	801347e <_strtoul_l.isra.0+0xea>
 80133c0:	2b10      	cmp	r3, #16
 80133c2:	d10c      	bne.n	80133de <_strtoul_l.isra.0+0x4a>
 80133c4:	2c30      	cmp	r4, #48	; 0x30
 80133c6:	d10a      	bne.n	80133de <_strtoul_l.isra.0+0x4a>
 80133c8:	f89c 0000 	ldrb.w	r0, [ip]
 80133cc:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80133d0:	2858      	cmp	r0, #88	; 0x58
 80133d2:	d14f      	bne.n	8013474 <_strtoul_l.isra.0+0xe0>
 80133d4:	f89c 4001 	ldrb.w	r4, [ip, #1]
 80133d8:	2310      	movs	r3, #16
 80133da:	f10c 0c02 	add.w	ip, ip, #2
 80133de:	f04f 37ff 	mov.w	r7, #4294967295
 80133e2:	2500      	movs	r5, #0
 80133e4:	fbb7 f7f3 	udiv	r7, r7, r3
 80133e8:	fb03 f907 	mul.w	r9, r3, r7
 80133ec:	ea6f 0909 	mvn.w	r9, r9
 80133f0:	4628      	mov	r0, r5
 80133f2:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 80133f6:	2e09      	cmp	r6, #9
 80133f8:	d818      	bhi.n	801342c <_strtoul_l.isra.0+0x98>
 80133fa:	4634      	mov	r4, r6
 80133fc:	42a3      	cmp	r3, r4
 80133fe:	dd24      	ble.n	801344a <_strtoul_l.isra.0+0xb6>
 8013400:	2d00      	cmp	r5, #0
 8013402:	db1f      	blt.n	8013444 <_strtoul_l.isra.0+0xb0>
 8013404:	4287      	cmp	r7, r0
 8013406:	d31d      	bcc.n	8013444 <_strtoul_l.isra.0+0xb0>
 8013408:	d101      	bne.n	801340e <_strtoul_l.isra.0+0x7a>
 801340a:	45a1      	cmp	r9, r4
 801340c:	db1a      	blt.n	8013444 <_strtoul_l.isra.0+0xb0>
 801340e:	fb00 4003 	mla	r0, r0, r3, r4
 8013412:	2501      	movs	r5, #1
 8013414:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8013418:	e7eb      	b.n	80133f2 <_strtoul_l.isra.0+0x5e>
 801341a:	2c2b      	cmp	r4, #43	; 0x2b
 801341c:	bf08      	it	eq
 801341e:	f89c 4000 	ldrbeq.w	r4, [ip]
 8013422:	46a8      	mov	r8, r5
 8013424:	bf08      	it	eq
 8013426:	f100 0c02 	addeq.w	ip, r0, #2
 801342a:	e7c7      	b.n	80133bc <_strtoul_l.isra.0+0x28>
 801342c:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8013430:	2e19      	cmp	r6, #25
 8013432:	d801      	bhi.n	8013438 <_strtoul_l.isra.0+0xa4>
 8013434:	3c37      	subs	r4, #55	; 0x37
 8013436:	e7e1      	b.n	80133fc <_strtoul_l.isra.0+0x68>
 8013438:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 801343c:	2e19      	cmp	r6, #25
 801343e:	d804      	bhi.n	801344a <_strtoul_l.isra.0+0xb6>
 8013440:	3c57      	subs	r4, #87	; 0x57
 8013442:	e7db      	b.n	80133fc <_strtoul_l.isra.0+0x68>
 8013444:	f04f 35ff 	mov.w	r5, #4294967295
 8013448:	e7e4      	b.n	8013414 <_strtoul_l.isra.0+0x80>
 801344a:	2d00      	cmp	r5, #0
 801344c:	da07      	bge.n	801345e <_strtoul_l.isra.0+0xca>
 801344e:	2322      	movs	r3, #34	; 0x22
 8013450:	f8ce 3000 	str.w	r3, [lr]
 8013454:	f04f 30ff 	mov.w	r0, #4294967295
 8013458:	b942      	cbnz	r2, 801346c <_strtoul_l.isra.0+0xd8>
 801345a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801345e:	f1b8 0f00 	cmp.w	r8, #0
 8013462:	d000      	beq.n	8013466 <_strtoul_l.isra.0+0xd2>
 8013464:	4240      	negs	r0, r0
 8013466:	2a00      	cmp	r2, #0
 8013468:	d0f7      	beq.n	801345a <_strtoul_l.isra.0+0xc6>
 801346a:	b10d      	cbz	r5, 8013470 <_strtoul_l.isra.0+0xdc>
 801346c:	f10c 31ff 	add.w	r1, ip, #4294967295
 8013470:	6011      	str	r1, [r2, #0]
 8013472:	e7f2      	b.n	801345a <_strtoul_l.isra.0+0xc6>
 8013474:	2430      	movs	r4, #48	; 0x30
 8013476:	2b00      	cmp	r3, #0
 8013478:	d1b1      	bne.n	80133de <_strtoul_l.isra.0+0x4a>
 801347a:	2308      	movs	r3, #8
 801347c:	e7af      	b.n	80133de <_strtoul_l.isra.0+0x4a>
 801347e:	2c30      	cmp	r4, #48	; 0x30
 8013480:	d0a2      	beq.n	80133c8 <_strtoul_l.isra.0+0x34>
 8013482:	230a      	movs	r3, #10
 8013484:	e7ab      	b.n	80133de <_strtoul_l.isra.0+0x4a>
 8013486:	bf00      	nop
 8013488:	08018a91 	.word	0x08018a91

0801348c <_strtoul_r>:
 801348c:	f7ff bf82 	b.w	8013394 <_strtoul_l.isra.0>

08013490 <strtoul>:
 8013490:	4613      	mov	r3, r2
 8013492:	460a      	mov	r2, r1
 8013494:	4601      	mov	r1, r0
 8013496:	4802      	ldr	r0, [pc, #8]	; (80134a0 <strtoul+0x10>)
 8013498:	6800      	ldr	r0, [r0, #0]
 801349a:	f7ff bf7b 	b.w	8013394 <_strtoul_l.isra.0>
 801349e:	bf00      	nop
 80134a0:	2000004c 	.word	0x2000004c

080134a4 <__tzcalc_limits>:
 80134a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134a8:	4680      	mov	r8, r0
 80134aa:	f001 fe43 	bl	8015134 <__gettzinfo>
 80134ae:	f240 73b1 	movw	r3, #1969	; 0x7b1
 80134b2:	4598      	cmp	r8, r3
 80134b4:	f340 8098 	ble.w	80135e8 <__tzcalc_limits+0x144>
 80134b8:	f46f 63f6 	mvn.w	r3, #1968	; 0x7b0
 80134bc:	4443      	add	r3, r8
 80134be:	109b      	asrs	r3, r3, #2
 80134c0:	f240 126d 	movw	r2, #365	; 0x16d
 80134c4:	f2a8 75b2 	subw	r5, r8, #1970	; 0x7b2
 80134c8:	fb02 3505 	mla	r5, r2, r5, r3
 80134cc:	f06f 0263 	mvn.w	r2, #99	; 0x63
 80134d0:	f2a8 736d 	subw	r3, r8, #1901	; 0x76d
 80134d4:	fb93 f3f2 	sdiv	r3, r3, r2
 80134d8:	441d      	add	r5, r3
 80134da:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80134de:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 80134e2:	fb98 f7f3 	sdiv	r7, r8, r3
 80134e6:	fb03 8717 	mls	r7, r3, r7, r8
 80134ea:	4442      	add	r2, r8
 80134ec:	fab7 fc87 	clz	ip, r7
 80134f0:	fbb2 f2f3 	udiv	r2, r2, r3
 80134f4:	f008 0303 	and.w	r3, r8, #3
 80134f8:	4415      	add	r5, r2
 80134fa:	2264      	movs	r2, #100	; 0x64
 80134fc:	f8c0 8004 	str.w	r8, [r0, #4]
 8013500:	fb98 f6f2 	sdiv	r6, r8, r2
 8013504:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 8013508:	fb02 8616 	mls	r6, r2, r6, r8
 801350c:	4604      	mov	r4, r0
 801350e:	f100 0b50 	add.w	fp, r0, #80	; 0x50
 8013512:	9300      	str	r3, [sp, #0]
 8013514:	f04f 0e07 	mov.w	lr, #7
 8013518:	7a22      	ldrb	r2, [r4, #8]
 801351a:	6963      	ldr	r3, [r4, #20]
 801351c:	2a4a      	cmp	r2, #74	; 0x4a
 801351e:	d128      	bne.n	8013572 <__tzcalc_limits+0xce>
 8013520:	9900      	ldr	r1, [sp, #0]
 8013522:	18ea      	adds	r2, r5, r3
 8013524:	b901      	cbnz	r1, 8013528 <__tzcalc_limits+0x84>
 8013526:	b906      	cbnz	r6, 801352a <__tzcalc_limits+0x86>
 8013528:	bb0f      	cbnz	r7, 801356e <__tzcalc_limits+0xca>
 801352a:	2b3b      	cmp	r3, #59	; 0x3b
 801352c:	bfd4      	ite	le
 801352e:	2300      	movle	r3, #0
 8013530:	2301      	movgt	r3, #1
 8013532:	4413      	add	r3, r2
 8013534:	1e5a      	subs	r2, r3, #1
 8013536:	69a3      	ldr	r3, [r4, #24]
 8013538:	492c      	ldr	r1, [pc, #176]	; (80135ec <__tzcalc_limits+0x148>)
 801353a:	fb01 3202 	mla	r2, r1, r2, r3
 801353e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8013540:	4413      	add	r3, r2
 8013542:	461a      	mov	r2, r3
 8013544:	17db      	asrs	r3, r3, #31
 8013546:	e9c4 2308 	strd	r2, r3, [r4, #32]
 801354a:	3428      	adds	r4, #40	; 0x28
 801354c:	45a3      	cmp	fp, r4
 801354e:	d1e3      	bne.n	8013518 <__tzcalc_limits+0x74>
 8013550:	e9d0 4508 	ldrd	r4, r5, [r0, #32]
 8013554:	e9d0 2312 	ldrd	r2, r3, [r0, #72]	; 0x48
 8013558:	4294      	cmp	r4, r2
 801355a:	eb75 0303 	sbcs.w	r3, r5, r3
 801355e:	bfb4      	ite	lt
 8013560:	2301      	movlt	r3, #1
 8013562:	2300      	movge	r3, #0
 8013564:	6003      	str	r3, [r0, #0]
 8013566:	2001      	movs	r0, #1
 8013568:	b003      	add	sp, #12
 801356a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801356e:	2300      	movs	r3, #0
 8013570:	e7df      	b.n	8013532 <__tzcalc_limits+0x8e>
 8013572:	2a44      	cmp	r2, #68	; 0x44
 8013574:	d101      	bne.n	801357a <__tzcalc_limits+0xd6>
 8013576:	18ea      	adds	r2, r5, r3
 8013578:	e7dd      	b.n	8013536 <__tzcalc_limits+0x92>
 801357a:	9a00      	ldr	r2, [sp, #0]
 801357c:	bb72      	cbnz	r2, 80135dc <__tzcalc_limits+0x138>
 801357e:	2e00      	cmp	r6, #0
 8013580:	bf0c      	ite	eq
 8013582:	46e0      	moveq	r8, ip
 8013584:	f04f 0801 	movne.w	r8, #1
 8013588:	4919      	ldr	r1, [pc, #100]	; (80135f0 <__tzcalc_limits+0x14c>)
 801358a:	68e2      	ldr	r2, [r4, #12]
 801358c:	9201      	str	r2, [sp, #4]
 801358e:	f04f 0a30 	mov.w	sl, #48	; 0x30
 8013592:	fb0a 1808 	mla	r8, sl, r8, r1
 8013596:	462a      	mov	r2, r5
 8013598:	f04f 0900 	mov.w	r9, #0
 801359c:	f1a8 0804 	sub.w	r8, r8, #4
 80135a0:	9901      	ldr	r1, [sp, #4]
 80135a2:	f109 0901 	add.w	r9, r9, #1
 80135a6:	4549      	cmp	r1, r9
 80135a8:	f858 a029 	ldr.w	sl, [r8, r9, lsl #2]
 80135ac:	dc18      	bgt.n	80135e0 <__tzcalc_limits+0x13c>
 80135ae:	f102 0804 	add.w	r8, r2, #4
 80135b2:	fb98 f9fe 	sdiv	r9, r8, lr
 80135b6:	ebc9 09c9 	rsb	r9, r9, r9, lsl #3
 80135ba:	eba8 0909 	sub.w	r9, r8, r9
 80135be:	ebb3 0909 	subs.w	r9, r3, r9
 80135c2:	6923      	ldr	r3, [r4, #16]
 80135c4:	f103 33ff 	add.w	r3, r3, #4294967295
 80135c8:	bf48      	it	mi
 80135ca:	f109 0907 	addmi.w	r9, r9, #7
 80135ce:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80135d2:	444b      	add	r3, r9
 80135d4:	4553      	cmp	r3, sl
 80135d6:	da05      	bge.n	80135e4 <__tzcalc_limits+0x140>
 80135d8:	441a      	add	r2, r3
 80135da:	e7ac      	b.n	8013536 <__tzcalc_limits+0x92>
 80135dc:	46e0      	mov	r8, ip
 80135de:	e7d3      	b.n	8013588 <__tzcalc_limits+0xe4>
 80135e0:	4452      	add	r2, sl
 80135e2:	e7dd      	b.n	80135a0 <__tzcalc_limits+0xfc>
 80135e4:	3b07      	subs	r3, #7
 80135e6:	e7f5      	b.n	80135d4 <__tzcalc_limits+0x130>
 80135e8:	2000      	movs	r0, #0
 80135ea:	e7bd      	b.n	8013568 <__tzcalc_limits+0xc4>
 80135ec:	00015180 	.word	0x00015180
 80135f0:	08018930 	.word	0x08018930

080135f4 <__tz_lock>:
 80135f4:	4801      	ldr	r0, [pc, #4]	; (80135fc <__tz_lock+0x8>)
 80135f6:	f7fd bc34 	b.w	8010e62 <__retarget_lock_acquire>
 80135fa:	bf00      	nop
 80135fc:	20006193 	.word	0x20006193

08013600 <__tz_unlock>:
 8013600:	4801      	ldr	r0, [pc, #4]	; (8013608 <__tz_unlock+0x8>)
 8013602:	f7fd bc30 	b.w	8010e66 <__retarget_lock_release>
 8013606:	bf00      	nop
 8013608:	20006193 	.word	0x20006193

0801360c <_tzset_unlocked>:
 801360c:	4b01      	ldr	r3, [pc, #4]	; (8013614 <_tzset_unlocked+0x8>)
 801360e:	6818      	ldr	r0, [r3, #0]
 8013610:	f000 b802 	b.w	8013618 <_tzset_unlocked_r>
 8013614:	2000004c 	.word	0x2000004c

08013618 <_tzset_unlocked_r>:
 8013618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801361c:	b08d      	sub	sp, #52	; 0x34
 801361e:	4607      	mov	r7, r0
 8013620:	f001 fd88 	bl	8015134 <__gettzinfo>
 8013624:	49ae      	ldr	r1, [pc, #696]	; (80138e0 <_tzset_unlocked_r+0x2c8>)
 8013626:	4eaf      	ldr	r6, [pc, #700]	; (80138e4 <_tzset_unlocked_r+0x2cc>)
 8013628:	4605      	mov	r5, r0
 801362a:	4638      	mov	r0, r7
 801362c:	f001 fd7a 	bl	8015124 <_getenv_r>
 8013630:	4604      	mov	r4, r0
 8013632:	b970      	cbnz	r0, 8013652 <_tzset_unlocked_r+0x3a>
 8013634:	4bac      	ldr	r3, [pc, #688]	; (80138e8 <_tzset_unlocked_r+0x2d0>)
 8013636:	4aad      	ldr	r2, [pc, #692]	; (80138ec <_tzset_unlocked_r+0x2d4>)
 8013638:	6018      	str	r0, [r3, #0]
 801363a:	4bad      	ldr	r3, [pc, #692]	; (80138f0 <_tzset_unlocked_r+0x2d8>)
 801363c:	6018      	str	r0, [r3, #0]
 801363e:	4bad      	ldr	r3, [pc, #692]	; (80138f4 <_tzset_unlocked_r+0x2dc>)
 8013640:	6830      	ldr	r0, [r6, #0]
 8013642:	e9c3 2200 	strd	r2, r2, [r3]
 8013646:	f7fd fc19 	bl	8010e7c <free>
 801364a:	6034      	str	r4, [r6, #0]
 801364c:	b00d      	add	sp, #52	; 0x34
 801364e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013652:	6831      	ldr	r1, [r6, #0]
 8013654:	2900      	cmp	r1, #0
 8013656:	d15f      	bne.n	8013718 <_tzset_unlocked_r+0x100>
 8013658:	6830      	ldr	r0, [r6, #0]
 801365a:	f7fd fc0f 	bl	8010e7c <free>
 801365e:	4620      	mov	r0, r4
 8013660:	f7ec fdd0 	bl	8000204 <strlen>
 8013664:	1c41      	adds	r1, r0, #1
 8013666:	4638      	mov	r0, r7
 8013668:	f7fd ff0e 	bl	8011488 <_malloc_r>
 801366c:	6030      	str	r0, [r6, #0]
 801366e:	2800      	cmp	r0, #0
 8013670:	d157      	bne.n	8013722 <_tzset_unlocked_r+0x10a>
 8013672:	7823      	ldrb	r3, [r4, #0]
 8013674:	4aa0      	ldr	r2, [pc, #640]	; (80138f8 <_tzset_unlocked_r+0x2e0>)
 8013676:	49a1      	ldr	r1, [pc, #644]	; (80138fc <_tzset_unlocked_r+0x2e4>)
 8013678:	2b3a      	cmp	r3, #58	; 0x3a
 801367a:	bf08      	it	eq
 801367c:	3401      	addeq	r4, #1
 801367e:	ae0a      	add	r6, sp, #40	; 0x28
 8013680:	4633      	mov	r3, r6
 8013682:	4620      	mov	r0, r4
 8013684:	f7fe ff46 	bl	8012514 <siscanf>
 8013688:	2800      	cmp	r0, #0
 801368a:	dddf      	ble.n	801364c <_tzset_unlocked_r+0x34>
 801368c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801368e:	18e7      	adds	r7, r4, r3
 8013690:	5ce3      	ldrb	r3, [r4, r3]
 8013692:	2b2d      	cmp	r3, #45	; 0x2d
 8013694:	d149      	bne.n	801372a <_tzset_unlocked_r+0x112>
 8013696:	3701      	adds	r7, #1
 8013698:	f04f 34ff 	mov.w	r4, #4294967295
 801369c:	f10d 0a20 	add.w	sl, sp, #32
 80136a0:	f10d 0b1e 	add.w	fp, sp, #30
 80136a4:	f04f 0800 	mov.w	r8, #0
 80136a8:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 80136ac:	4994      	ldr	r1, [pc, #592]	; (8013900 <_tzset_unlocked_r+0x2e8>)
 80136ae:	9603      	str	r6, [sp, #12]
 80136b0:	f8cd b000 	str.w	fp, [sp]
 80136b4:	4633      	mov	r3, r6
 80136b6:	aa07      	add	r2, sp, #28
 80136b8:	4638      	mov	r0, r7
 80136ba:	f8ad 801e 	strh.w	r8, [sp, #30]
 80136be:	f8ad 8020 	strh.w	r8, [sp, #32]
 80136c2:	f7fe ff27 	bl	8012514 <siscanf>
 80136c6:	4540      	cmp	r0, r8
 80136c8:	ddc0      	ble.n	801364c <_tzset_unlocked_r+0x34>
 80136ca:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 80136ce:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 80136d2:	f8df 9238 	ldr.w	r9, [pc, #568]	; 801390c <_tzset_unlocked_r+0x2f4>
 80136d6:	213c      	movs	r1, #60	; 0x3c
 80136d8:	fb01 2203 	mla	r2, r1, r3, r2
 80136dc:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 80136e0:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80136e4:	fb01 2303 	mla	r3, r1, r3, r2
 80136e8:	435c      	muls	r4, r3
 80136ea:	62ac      	str	r4, [r5, #40]	; 0x28
 80136ec:	4c81      	ldr	r4, [pc, #516]	; (80138f4 <_tzset_unlocked_r+0x2dc>)
 80136ee:	4b82      	ldr	r3, [pc, #520]	; (80138f8 <_tzset_unlocked_r+0x2e0>)
 80136f0:	6023      	str	r3, [r4, #0]
 80136f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80136f4:	4981      	ldr	r1, [pc, #516]	; (80138fc <_tzset_unlocked_r+0x2e4>)
 80136f6:	441f      	add	r7, r3
 80136f8:	464a      	mov	r2, r9
 80136fa:	4633      	mov	r3, r6
 80136fc:	4638      	mov	r0, r7
 80136fe:	f7fe ff09 	bl	8012514 <siscanf>
 8013702:	4540      	cmp	r0, r8
 8013704:	dc16      	bgt.n	8013734 <_tzset_unlocked_r+0x11c>
 8013706:	6823      	ldr	r3, [r4, #0]
 8013708:	6063      	str	r3, [r4, #4]
 801370a:	4b77      	ldr	r3, [pc, #476]	; (80138e8 <_tzset_unlocked_r+0x2d0>)
 801370c:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 801370e:	601a      	str	r2, [r3, #0]
 8013710:	4b77      	ldr	r3, [pc, #476]	; (80138f0 <_tzset_unlocked_r+0x2d8>)
 8013712:	f8c3 8000 	str.w	r8, [r3]
 8013716:	e799      	b.n	801364c <_tzset_unlocked_r+0x34>
 8013718:	f7ec fd6a 	bl	80001f0 <strcmp>
 801371c:	2800      	cmp	r0, #0
 801371e:	d19b      	bne.n	8013658 <_tzset_unlocked_r+0x40>
 8013720:	e794      	b.n	801364c <_tzset_unlocked_r+0x34>
 8013722:	4621      	mov	r1, r4
 8013724:	f7fe ff67 	bl	80125f6 <strcpy>
 8013728:	e7a3      	b.n	8013672 <_tzset_unlocked_r+0x5a>
 801372a:	2b2b      	cmp	r3, #43	; 0x2b
 801372c:	bf08      	it	eq
 801372e:	3701      	addeq	r7, #1
 8013730:	2401      	movs	r4, #1
 8013732:	e7b3      	b.n	801369c <_tzset_unlocked_r+0x84>
 8013734:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013736:	f8c4 9004 	str.w	r9, [r4, #4]
 801373a:	18fc      	adds	r4, r7, r3
 801373c:	5cfb      	ldrb	r3, [r7, r3]
 801373e:	2b2d      	cmp	r3, #45	; 0x2d
 8013740:	f040 808b 	bne.w	801385a <_tzset_unlocked_r+0x242>
 8013744:	3401      	adds	r4, #1
 8013746:	f04f 37ff 	mov.w	r7, #4294967295
 801374a:	2300      	movs	r3, #0
 801374c:	f8ad 301c 	strh.w	r3, [sp, #28]
 8013750:	f8ad 301e 	strh.w	r3, [sp, #30]
 8013754:	f8ad 3020 	strh.w	r3, [sp, #32]
 8013758:	930a      	str	r3, [sp, #40]	; 0x28
 801375a:	e9cd a602 	strd	sl, r6, [sp, #8]
 801375e:	e9cd b600 	strd	fp, r6, [sp]
 8013762:	4967      	ldr	r1, [pc, #412]	; (8013900 <_tzset_unlocked_r+0x2e8>)
 8013764:	4633      	mov	r3, r6
 8013766:	aa07      	add	r2, sp, #28
 8013768:	4620      	mov	r0, r4
 801376a:	f7fe fed3 	bl	8012514 <siscanf>
 801376e:	2800      	cmp	r0, #0
 8013770:	dc78      	bgt.n	8013864 <_tzset_unlocked_r+0x24c>
 8013772:	6aaf      	ldr	r7, [r5, #40]	; 0x28
 8013774:	f5a7 6761 	sub.w	r7, r7, #3600	; 0xe10
 8013778:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801377a:	652f      	str	r7, [r5, #80]	; 0x50
 801377c:	441c      	add	r4, r3
 801377e:	462f      	mov	r7, r5
 8013780:	f04f 0900 	mov.w	r9, #0
 8013784:	7823      	ldrb	r3, [r4, #0]
 8013786:	2b2c      	cmp	r3, #44	; 0x2c
 8013788:	bf08      	it	eq
 801378a:	3401      	addeq	r4, #1
 801378c:	f894 8000 	ldrb.w	r8, [r4]
 8013790:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 8013794:	d178      	bne.n	8013888 <_tzset_unlocked_r+0x270>
 8013796:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 801379a:	e9cd 6301 	strd	r6, r3, [sp, #4]
 801379e:	ab09      	add	r3, sp, #36	; 0x24
 80137a0:	9300      	str	r3, [sp, #0]
 80137a2:	4958      	ldr	r1, [pc, #352]	; (8013904 <_tzset_unlocked_r+0x2ec>)
 80137a4:	9603      	str	r6, [sp, #12]
 80137a6:	4633      	mov	r3, r6
 80137a8:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 80137ac:	4620      	mov	r0, r4
 80137ae:	f7fe feb1 	bl	8012514 <siscanf>
 80137b2:	2803      	cmp	r0, #3
 80137b4:	f47f af4a 	bne.w	801364c <_tzset_unlocked_r+0x34>
 80137b8:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 80137bc:	1e4b      	subs	r3, r1, #1
 80137be:	2b0b      	cmp	r3, #11
 80137c0:	f63f af44 	bhi.w	801364c <_tzset_unlocked_r+0x34>
 80137c4:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 80137c8:	1e53      	subs	r3, r2, #1
 80137ca:	2b04      	cmp	r3, #4
 80137cc:	f63f af3e 	bhi.w	801364c <_tzset_unlocked_r+0x34>
 80137d0:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 80137d4:	2b06      	cmp	r3, #6
 80137d6:	f63f af39 	bhi.w	801364c <_tzset_unlocked_r+0x34>
 80137da:	e9c7 1203 	strd	r1, r2, [r7, #12]
 80137de:	f887 8008 	strb.w	r8, [r7, #8]
 80137e2:	617b      	str	r3, [r7, #20]
 80137e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80137e6:	eb04 0803 	add.w	r8, r4, r3
 80137ea:	2302      	movs	r3, #2
 80137ec:	f8ad 301c 	strh.w	r3, [sp, #28]
 80137f0:	2300      	movs	r3, #0
 80137f2:	f8ad 301e 	strh.w	r3, [sp, #30]
 80137f6:	f8ad 3020 	strh.w	r3, [sp, #32]
 80137fa:	930a      	str	r3, [sp, #40]	; 0x28
 80137fc:	f898 3000 	ldrb.w	r3, [r8]
 8013800:	2b2f      	cmp	r3, #47	; 0x2f
 8013802:	d109      	bne.n	8013818 <_tzset_unlocked_r+0x200>
 8013804:	e9cd a602 	strd	sl, r6, [sp, #8]
 8013808:	e9cd b600 	strd	fp, r6, [sp]
 801380c:	493e      	ldr	r1, [pc, #248]	; (8013908 <_tzset_unlocked_r+0x2f0>)
 801380e:	4633      	mov	r3, r6
 8013810:	aa07      	add	r2, sp, #28
 8013812:	4640      	mov	r0, r8
 8013814:	f7fe fe7e 	bl	8012514 <siscanf>
 8013818:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 801381c:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8013820:	213c      	movs	r1, #60	; 0x3c
 8013822:	fb01 2203 	mla	r2, r1, r3, r2
 8013826:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 801382a:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 801382e:	fb01 2303 	mla	r3, r1, r3, r2
 8013832:	61bb      	str	r3, [r7, #24]
 8013834:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8013836:	3728      	adds	r7, #40	; 0x28
 8013838:	4444      	add	r4, r8
 801383a:	f1b9 0f00 	cmp.w	r9, #0
 801383e:	d020      	beq.n	8013882 <_tzset_unlocked_r+0x26a>
 8013840:	6868      	ldr	r0, [r5, #4]
 8013842:	f7ff fe2f 	bl	80134a4 <__tzcalc_limits>
 8013846:	4b28      	ldr	r3, [pc, #160]	; (80138e8 <_tzset_unlocked_r+0x2d0>)
 8013848:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 801384a:	601a      	str	r2, [r3, #0]
 801384c:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 801384e:	1a9b      	subs	r3, r3, r2
 8013850:	4a27      	ldr	r2, [pc, #156]	; (80138f0 <_tzset_unlocked_r+0x2d8>)
 8013852:	bf18      	it	ne
 8013854:	2301      	movne	r3, #1
 8013856:	6013      	str	r3, [r2, #0]
 8013858:	e6f8      	b.n	801364c <_tzset_unlocked_r+0x34>
 801385a:	2b2b      	cmp	r3, #43	; 0x2b
 801385c:	bf08      	it	eq
 801385e:	3401      	addeq	r4, #1
 8013860:	2701      	movs	r7, #1
 8013862:	e772      	b.n	801374a <_tzset_unlocked_r+0x132>
 8013864:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8013868:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 801386c:	213c      	movs	r1, #60	; 0x3c
 801386e:	fb01 2203 	mla	r2, r1, r3, r2
 8013872:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8013876:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 801387a:	fb01 2303 	mla	r3, r1, r3, r2
 801387e:	435f      	muls	r7, r3
 8013880:	e77a      	b.n	8013778 <_tzset_unlocked_r+0x160>
 8013882:	f04f 0901 	mov.w	r9, #1
 8013886:	e77d      	b.n	8013784 <_tzset_unlocked_r+0x16c>
 8013888:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 801388c:	bf06      	itte	eq
 801388e:	3401      	addeq	r4, #1
 8013890:	4643      	moveq	r3, r8
 8013892:	2344      	movne	r3, #68	; 0x44
 8013894:	220a      	movs	r2, #10
 8013896:	a90b      	add	r1, sp, #44	; 0x2c
 8013898:	4620      	mov	r0, r4
 801389a:	9305      	str	r3, [sp, #20]
 801389c:	f7ff fdf8 	bl	8013490 <strtoul>
 80138a0:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 80138a4:	9b05      	ldr	r3, [sp, #20]
 80138a6:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 80138aa:	45a0      	cmp	r8, r4
 80138ac:	d114      	bne.n	80138d8 <_tzset_unlocked_r+0x2c0>
 80138ae:	234d      	movs	r3, #77	; 0x4d
 80138b0:	f1b9 0f00 	cmp.w	r9, #0
 80138b4:	d107      	bne.n	80138c6 <_tzset_unlocked_r+0x2ae>
 80138b6:	722b      	strb	r3, [r5, #8]
 80138b8:	2103      	movs	r1, #3
 80138ba:	2302      	movs	r3, #2
 80138bc:	e9c5 1303 	strd	r1, r3, [r5, #12]
 80138c0:	f8c5 9014 	str.w	r9, [r5, #20]
 80138c4:	e791      	b.n	80137ea <_tzset_unlocked_r+0x1d2>
 80138c6:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
 80138ca:	220b      	movs	r2, #11
 80138cc:	2301      	movs	r3, #1
 80138ce:	e9c5 230d 	strd	r2, r3, [r5, #52]	; 0x34
 80138d2:	2300      	movs	r3, #0
 80138d4:	63eb      	str	r3, [r5, #60]	; 0x3c
 80138d6:	e788      	b.n	80137ea <_tzset_unlocked_r+0x1d2>
 80138d8:	b280      	uxth	r0, r0
 80138da:	723b      	strb	r3, [r7, #8]
 80138dc:	6178      	str	r0, [r7, #20]
 80138de:	e784      	b.n	80137ea <_tzset_unlocked_r+0x1d2>
 80138e0:	08018a18 	.word	0x08018a18
 80138e4:	20005a2c 	.word	0x20005a2c
 80138e8:	20005a34 	.word	0x20005a34
 80138ec:	08018a1b 	.word	0x08018a1b
 80138f0:	20005a30 	.word	0x20005a30
 80138f4:	200000b0 	.word	0x200000b0
 80138f8:	20005a1f 	.word	0x20005a1f
 80138fc:	08018a1f 	.word	0x08018a1f
 8013900:	08018a42 	.word	0x08018a42
 8013904:	08018a2e 	.word	0x08018a2e
 8013908:	08018a41 	.word	0x08018a41
 801390c:	20005a14 	.word	0x20005a14

08013910 <__swbuf_r>:
 8013910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013912:	460e      	mov	r6, r1
 8013914:	4614      	mov	r4, r2
 8013916:	4605      	mov	r5, r0
 8013918:	b118      	cbz	r0, 8013922 <__swbuf_r+0x12>
 801391a:	6983      	ldr	r3, [r0, #24]
 801391c:	b90b      	cbnz	r3, 8013922 <__swbuf_r+0x12>
 801391e:	f7fd f8c1 	bl	8010aa4 <__sinit>
 8013922:	4b21      	ldr	r3, [pc, #132]	; (80139a8 <__swbuf_r+0x98>)
 8013924:	429c      	cmp	r4, r3
 8013926:	d12b      	bne.n	8013980 <__swbuf_r+0x70>
 8013928:	686c      	ldr	r4, [r5, #4]
 801392a:	69a3      	ldr	r3, [r4, #24]
 801392c:	60a3      	str	r3, [r4, #8]
 801392e:	89a3      	ldrh	r3, [r4, #12]
 8013930:	071a      	lsls	r2, r3, #28
 8013932:	d52f      	bpl.n	8013994 <__swbuf_r+0x84>
 8013934:	6923      	ldr	r3, [r4, #16]
 8013936:	b36b      	cbz	r3, 8013994 <__swbuf_r+0x84>
 8013938:	6923      	ldr	r3, [r4, #16]
 801393a:	6820      	ldr	r0, [r4, #0]
 801393c:	1ac0      	subs	r0, r0, r3
 801393e:	6963      	ldr	r3, [r4, #20]
 8013940:	b2f6      	uxtb	r6, r6
 8013942:	4283      	cmp	r3, r0
 8013944:	4637      	mov	r7, r6
 8013946:	dc04      	bgt.n	8013952 <__swbuf_r+0x42>
 8013948:	4621      	mov	r1, r4
 801394a:	4628      	mov	r0, r5
 801394c:	f000 fff2 	bl	8014934 <_fflush_r>
 8013950:	bb30      	cbnz	r0, 80139a0 <__swbuf_r+0x90>
 8013952:	68a3      	ldr	r3, [r4, #8]
 8013954:	3b01      	subs	r3, #1
 8013956:	60a3      	str	r3, [r4, #8]
 8013958:	6823      	ldr	r3, [r4, #0]
 801395a:	1c5a      	adds	r2, r3, #1
 801395c:	6022      	str	r2, [r4, #0]
 801395e:	701e      	strb	r6, [r3, #0]
 8013960:	6963      	ldr	r3, [r4, #20]
 8013962:	3001      	adds	r0, #1
 8013964:	4283      	cmp	r3, r0
 8013966:	d004      	beq.n	8013972 <__swbuf_r+0x62>
 8013968:	89a3      	ldrh	r3, [r4, #12]
 801396a:	07db      	lsls	r3, r3, #31
 801396c:	d506      	bpl.n	801397c <__swbuf_r+0x6c>
 801396e:	2e0a      	cmp	r6, #10
 8013970:	d104      	bne.n	801397c <__swbuf_r+0x6c>
 8013972:	4621      	mov	r1, r4
 8013974:	4628      	mov	r0, r5
 8013976:	f000 ffdd 	bl	8014934 <_fflush_r>
 801397a:	b988      	cbnz	r0, 80139a0 <__swbuf_r+0x90>
 801397c:	4638      	mov	r0, r7
 801397e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013980:	4b0a      	ldr	r3, [pc, #40]	; (80139ac <__swbuf_r+0x9c>)
 8013982:	429c      	cmp	r4, r3
 8013984:	d101      	bne.n	801398a <__swbuf_r+0x7a>
 8013986:	68ac      	ldr	r4, [r5, #8]
 8013988:	e7cf      	b.n	801392a <__swbuf_r+0x1a>
 801398a:	4b09      	ldr	r3, [pc, #36]	; (80139b0 <__swbuf_r+0xa0>)
 801398c:	429c      	cmp	r4, r3
 801398e:	bf08      	it	eq
 8013990:	68ec      	ldreq	r4, [r5, #12]
 8013992:	e7ca      	b.n	801392a <__swbuf_r+0x1a>
 8013994:	4621      	mov	r1, r4
 8013996:	4628      	mov	r0, r5
 8013998:	f000 f81e 	bl	80139d8 <__swsetup_r>
 801399c:	2800      	cmp	r0, #0
 801399e:	d0cb      	beq.n	8013938 <__swbuf_r+0x28>
 80139a0:	f04f 37ff 	mov.w	r7, #4294967295
 80139a4:	e7ea      	b.n	801397c <__swbuf_r+0x6c>
 80139a6:	bf00      	nop
 80139a8:	08018814 	.word	0x08018814
 80139ac:	08018834 	.word	0x08018834
 80139b0:	080187f4 	.word	0x080187f4

080139b4 <_write_r>:
 80139b4:	b538      	push	{r3, r4, r5, lr}
 80139b6:	4d07      	ldr	r5, [pc, #28]	; (80139d4 <_write_r+0x20>)
 80139b8:	4604      	mov	r4, r0
 80139ba:	4608      	mov	r0, r1
 80139bc:	4611      	mov	r1, r2
 80139be:	2200      	movs	r2, #0
 80139c0:	602a      	str	r2, [r5, #0]
 80139c2:	461a      	mov	r2, r3
 80139c4:	f7ef fb95 	bl	80030f2 <_write>
 80139c8:	1c43      	adds	r3, r0, #1
 80139ca:	d102      	bne.n	80139d2 <_write_r+0x1e>
 80139cc:	682b      	ldr	r3, [r5, #0]
 80139ce:	b103      	cbz	r3, 80139d2 <_write_r+0x1e>
 80139d0:	6023      	str	r3, [r4, #0]
 80139d2:	bd38      	pop	{r3, r4, r5, pc}
 80139d4:	20006198 	.word	0x20006198

080139d8 <__swsetup_r>:
 80139d8:	4b32      	ldr	r3, [pc, #200]	; (8013aa4 <__swsetup_r+0xcc>)
 80139da:	b570      	push	{r4, r5, r6, lr}
 80139dc:	681d      	ldr	r5, [r3, #0]
 80139de:	4606      	mov	r6, r0
 80139e0:	460c      	mov	r4, r1
 80139e2:	b125      	cbz	r5, 80139ee <__swsetup_r+0x16>
 80139e4:	69ab      	ldr	r3, [r5, #24]
 80139e6:	b913      	cbnz	r3, 80139ee <__swsetup_r+0x16>
 80139e8:	4628      	mov	r0, r5
 80139ea:	f7fd f85b 	bl	8010aa4 <__sinit>
 80139ee:	4b2e      	ldr	r3, [pc, #184]	; (8013aa8 <__swsetup_r+0xd0>)
 80139f0:	429c      	cmp	r4, r3
 80139f2:	d10f      	bne.n	8013a14 <__swsetup_r+0x3c>
 80139f4:	686c      	ldr	r4, [r5, #4]
 80139f6:	89a3      	ldrh	r3, [r4, #12]
 80139f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80139fc:	0719      	lsls	r1, r3, #28
 80139fe:	d42c      	bmi.n	8013a5a <__swsetup_r+0x82>
 8013a00:	06dd      	lsls	r5, r3, #27
 8013a02:	d411      	bmi.n	8013a28 <__swsetup_r+0x50>
 8013a04:	2309      	movs	r3, #9
 8013a06:	6033      	str	r3, [r6, #0]
 8013a08:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8013a0c:	81a3      	strh	r3, [r4, #12]
 8013a0e:	f04f 30ff 	mov.w	r0, #4294967295
 8013a12:	e03e      	b.n	8013a92 <__swsetup_r+0xba>
 8013a14:	4b25      	ldr	r3, [pc, #148]	; (8013aac <__swsetup_r+0xd4>)
 8013a16:	429c      	cmp	r4, r3
 8013a18:	d101      	bne.n	8013a1e <__swsetup_r+0x46>
 8013a1a:	68ac      	ldr	r4, [r5, #8]
 8013a1c:	e7eb      	b.n	80139f6 <__swsetup_r+0x1e>
 8013a1e:	4b24      	ldr	r3, [pc, #144]	; (8013ab0 <__swsetup_r+0xd8>)
 8013a20:	429c      	cmp	r4, r3
 8013a22:	bf08      	it	eq
 8013a24:	68ec      	ldreq	r4, [r5, #12]
 8013a26:	e7e6      	b.n	80139f6 <__swsetup_r+0x1e>
 8013a28:	0758      	lsls	r0, r3, #29
 8013a2a:	d512      	bpl.n	8013a52 <__swsetup_r+0x7a>
 8013a2c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013a2e:	b141      	cbz	r1, 8013a42 <__swsetup_r+0x6a>
 8013a30:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013a34:	4299      	cmp	r1, r3
 8013a36:	d002      	beq.n	8013a3e <__swsetup_r+0x66>
 8013a38:	4630      	mov	r0, r6
 8013a3a:	f7fd fcd5 	bl	80113e8 <_free_r>
 8013a3e:	2300      	movs	r3, #0
 8013a40:	6363      	str	r3, [r4, #52]	; 0x34
 8013a42:	89a3      	ldrh	r3, [r4, #12]
 8013a44:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013a48:	81a3      	strh	r3, [r4, #12]
 8013a4a:	2300      	movs	r3, #0
 8013a4c:	6063      	str	r3, [r4, #4]
 8013a4e:	6923      	ldr	r3, [r4, #16]
 8013a50:	6023      	str	r3, [r4, #0]
 8013a52:	89a3      	ldrh	r3, [r4, #12]
 8013a54:	f043 0308 	orr.w	r3, r3, #8
 8013a58:	81a3      	strh	r3, [r4, #12]
 8013a5a:	6923      	ldr	r3, [r4, #16]
 8013a5c:	b94b      	cbnz	r3, 8013a72 <__swsetup_r+0x9a>
 8013a5e:	89a3      	ldrh	r3, [r4, #12]
 8013a60:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013a64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013a68:	d003      	beq.n	8013a72 <__swsetup_r+0x9a>
 8013a6a:	4621      	mov	r1, r4
 8013a6c:	4630      	mov	r0, r6
 8013a6e:	f001 fc4f 	bl	8015310 <__smakebuf_r>
 8013a72:	89a0      	ldrh	r0, [r4, #12]
 8013a74:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013a78:	f010 0301 	ands.w	r3, r0, #1
 8013a7c:	d00a      	beq.n	8013a94 <__swsetup_r+0xbc>
 8013a7e:	2300      	movs	r3, #0
 8013a80:	60a3      	str	r3, [r4, #8]
 8013a82:	6963      	ldr	r3, [r4, #20]
 8013a84:	425b      	negs	r3, r3
 8013a86:	61a3      	str	r3, [r4, #24]
 8013a88:	6923      	ldr	r3, [r4, #16]
 8013a8a:	b943      	cbnz	r3, 8013a9e <__swsetup_r+0xc6>
 8013a8c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8013a90:	d1ba      	bne.n	8013a08 <__swsetup_r+0x30>
 8013a92:	bd70      	pop	{r4, r5, r6, pc}
 8013a94:	0781      	lsls	r1, r0, #30
 8013a96:	bf58      	it	pl
 8013a98:	6963      	ldrpl	r3, [r4, #20]
 8013a9a:	60a3      	str	r3, [r4, #8]
 8013a9c:	e7f4      	b.n	8013a88 <__swsetup_r+0xb0>
 8013a9e:	2000      	movs	r0, #0
 8013aa0:	e7f7      	b.n	8013a92 <__swsetup_r+0xba>
 8013aa2:	bf00      	nop
 8013aa4:	2000004c 	.word	0x2000004c
 8013aa8:	08018814 	.word	0x08018814
 8013aac:	08018834 	.word	0x08018834
 8013ab0:	080187f4 	.word	0x080187f4

08013ab4 <__assert_func>:
 8013ab4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013ab6:	4614      	mov	r4, r2
 8013ab8:	461a      	mov	r2, r3
 8013aba:	4b09      	ldr	r3, [pc, #36]	; (8013ae0 <__assert_func+0x2c>)
 8013abc:	681b      	ldr	r3, [r3, #0]
 8013abe:	4605      	mov	r5, r0
 8013ac0:	68d8      	ldr	r0, [r3, #12]
 8013ac2:	b14c      	cbz	r4, 8013ad8 <__assert_func+0x24>
 8013ac4:	4b07      	ldr	r3, [pc, #28]	; (8013ae4 <__assert_func+0x30>)
 8013ac6:	9100      	str	r1, [sp, #0]
 8013ac8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013acc:	4906      	ldr	r1, [pc, #24]	; (8013ae8 <__assert_func+0x34>)
 8013ace:	462b      	mov	r3, r5
 8013ad0:	f000 ff6c 	bl	80149ac <fiprintf>
 8013ad4:	f7fc ff80 	bl	80109d8 <abort>
 8013ad8:	4b04      	ldr	r3, [pc, #16]	; (8013aec <__assert_func+0x38>)
 8013ada:	461c      	mov	r4, r3
 8013adc:	e7f3      	b.n	8013ac6 <__assert_func+0x12>
 8013ade:	bf00      	nop
 8013ae0:	2000004c 	.word	0x2000004c
 8013ae4:	08018a54 	.word	0x08018a54
 8013ae8:	08018a61 	.word	0x08018a61
 8013aec:	08018a8f 	.word	0x08018a8f

08013af0 <_close_r>:
 8013af0:	b538      	push	{r3, r4, r5, lr}
 8013af2:	4d06      	ldr	r5, [pc, #24]	; (8013b0c <_close_r+0x1c>)
 8013af4:	2300      	movs	r3, #0
 8013af6:	4604      	mov	r4, r0
 8013af8:	4608      	mov	r0, r1
 8013afa:	602b      	str	r3, [r5, #0]
 8013afc:	f7ef fb15 	bl	800312a <_close>
 8013b00:	1c43      	adds	r3, r0, #1
 8013b02:	d102      	bne.n	8013b0a <_close_r+0x1a>
 8013b04:	682b      	ldr	r3, [r5, #0]
 8013b06:	b103      	cbz	r3, 8013b0a <_close_r+0x1a>
 8013b08:	6023      	str	r3, [r4, #0]
 8013b0a:	bd38      	pop	{r3, r4, r5, pc}
 8013b0c:	20006198 	.word	0x20006198

08013b10 <div>:
 8013b10:	2900      	cmp	r1, #0
 8013b12:	b510      	push	{r4, lr}
 8013b14:	fb91 f4f2 	sdiv	r4, r1, r2
 8013b18:	fb02 1314 	mls	r3, r2, r4, r1
 8013b1c:	db06      	blt.n	8013b2c <div+0x1c>
 8013b1e:	2b00      	cmp	r3, #0
 8013b20:	da01      	bge.n	8013b26 <div+0x16>
 8013b22:	3401      	adds	r4, #1
 8013b24:	1a9b      	subs	r3, r3, r2
 8013b26:	e9c0 4300 	strd	r4, r3, [r0]
 8013b2a:	bd10      	pop	{r4, pc}
 8013b2c:	2b00      	cmp	r3, #0
 8013b2e:	bfc4      	itt	gt
 8013b30:	f104 34ff 	addgt.w	r4, r4, #4294967295
 8013b34:	189b      	addgt	r3, r3, r2
 8013b36:	e7f6      	b.n	8013b26 <div+0x16>

08013b38 <quorem>:
 8013b38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b3c:	6903      	ldr	r3, [r0, #16]
 8013b3e:	690c      	ldr	r4, [r1, #16]
 8013b40:	42a3      	cmp	r3, r4
 8013b42:	4607      	mov	r7, r0
 8013b44:	f2c0 8081 	blt.w	8013c4a <quorem+0x112>
 8013b48:	3c01      	subs	r4, #1
 8013b4a:	f101 0814 	add.w	r8, r1, #20
 8013b4e:	f100 0514 	add.w	r5, r0, #20
 8013b52:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013b56:	9301      	str	r3, [sp, #4]
 8013b58:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8013b5c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013b60:	3301      	adds	r3, #1
 8013b62:	429a      	cmp	r2, r3
 8013b64:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8013b68:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8013b6c:	fbb2 f6f3 	udiv	r6, r2, r3
 8013b70:	d331      	bcc.n	8013bd6 <quorem+0x9e>
 8013b72:	f04f 0e00 	mov.w	lr, #0
 8013b76:	4640      	mov	r0, r8
 8013b78:	46ac      	mov	ip, r5
 8013b7a:	46f2      	mov	sl, lr
 8013b7c:	f850 2b04 	ldr.w	r2, [r0], #4
 8013b80:	b293      	uxth	r3, r2
 8013b82:	fb06 e303 	mla	r3, r6, r3, lr
 8013b86:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8013b8a:	b29b      	uxth	r3, r3
 8013b8c:	ebaa 0303 	sub.w	r3, sl, r3
 8013b90:	0c12      	lsrs	r2, r2, #16
 8013b92:	f8dc a000 	ldr.w	sl, [ip]
 8013b96:	fb06 e202 	mla	r2, r6, r2, lr
 8013b9a:	fa13 f38a 	uxtah	r3, r3, sl
 8013b9e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8013ba2:	fa1f fa82 	uxth.w	sl, r2
 8013ba6:	f8dc 2000 	ldr.w	r2, [ip]
 8013baa:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8013bae:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8013bb2:	b29b      	uxth	r3, r3
 8013bb4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013bb8:	4581      	cmp	r9, r0
 8013bba:	f84c 3b04 	str.w	r3, [ip], #4
 8013bbe:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8013bc2:	d2db      	bcs.n	8013b7c <quorem+0x44>
 8013bc4:	f855 300b 	ldr.w	r3, [r5, fp]
 8013bc8:	b92b      	cbnz	r3, 8013bd6 <quorem+0x9e>
 8013bca:	9b01      	ldr	r3, [sp, #4]
 8013bcc:	3b04      	subs	r3, #4
 8013bce:	429d      	cmp	r5, r3
 8013bd0:	461a      	mov	r2, r3
 8013bd2:	d32e      	bcc.n	8013c32 <quorem+0xfa>
 8013bd4:	613c      	str	r4, [r7, #16]
 8013bd6:	4638      	mov	r0, r7
 8013bd8:	f001 fec0 	bl	801595c <__mcmp>
 8013bdc:	2800      	cmp	r0, #0
 8013bde:	db24      	blt.n	8013c2a <quorem+0xf2>
 8013be0:	3601      	adds	r6, #1
 8013be2:	4628      	mov	r0, r5
 8013be4:	f04f 0c00 	mov.w	ip, #0
 8013be8:	f858 2b04 	ldr.w	r2, [r8], #4
 8013bec:	f8d0 e000 	ldr.w	lr, [r0]
 8013bf0:	b293      	uxth	r3, r2
 8013bf2:	ebac 0303 	sub.w	r3, ip, r3
 8013bf6:	0c12      	lsrs	r2, r2, #16
 8013bf8:	fa13 f38e 	uxtah	r3, r3, lr
 8013bfc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8013c00:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8013c04:	b29b      	uxth	r3, r3
 8013c06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013c0a:	45c1      	cmp	r9, r8
 8013c0c:	f840 3b04 	str.w	r3, [r0], #4
 8013c10:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8013c14:	d2e8      	bcs.n	8013be8 <quorem+0xb0>
 8013c16:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013c1a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013c1e:	b922      	cbnz	r2, 8013c2a <quorem+0xf2>
 8013c20:	3b04      	subs	r3, #4
 8013c22:	429d      	cmp	r5, r3
 8013c24:	461a      	mov	r2, r3
 8013c26:	d30a      	bcc.n	8013c3e <quorem+0x106>
 8013c28:	613c      	str	r4, [r7, #16]
 8013c2a:	4630      	mov	r0, r6
 8013c2c:	b003      	add	sp, #12
 8013c2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c32:	6812      	ldr	r2, [r2, #0]
 8013c34:	3b04      	subs	r3, #4
 8013c36:	2a00      	cmp	r2, #0
 8013c38:	d1cc      	bne.n	8013bd4 <quorem+0x9c>
 8013c3a:	3c01      	subs	r4, #1
 8013c3c:	e7c7      	b.n	8013bce <quorem+0x96>
 8013c3e:	6812      	ldr	r2, [r2, #0]
 8013c40:	3b04      	subs	r3, #4
 8013c42:	2a00      	cmp	r2, #0
 8013c44:	d1f0      	bne.n	8013c28 <quorem+0xf0>
 8013c46:	3c01      	subs	r4, #1
 8013c48:	e7eb      	b.n	8013c22 <quorem+0xea>
 8013c4a:	2000      	movs	r0, #0
 8013c4c:	e7ee      	b.n	8013c2c <quorem+0xf4>
	...

08013c50 <_dtoa_r>:
 8013c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c54:	ed2d 8b02 	vpush	{d8}
 8013c58:	ec57 6b10 	vmov	r6, r7, d0
 8013c5c:	b095      	sub	sp, #84	; 0x54
 8013c5e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8013c60:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8013c64:	9105      	str	r1, [sp, #20]
 8013c66:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8013c6a:	4604      	mov	r4, r0
 8013c6c:	9209      	str	r2, [sp, #36]	; 0x24
 8013c6e:	930f      	str	r3, [sp, #60]	; 0x3c
 8013c70:	b975      	cbnz	r5, 8013c90 <_dtoa_r+0x40>
 8013c72:	2010      	movs	r0, #16
 8013c74:	f7fd f8fa 	bl	8010e6c <malloc>
 8013c78:	4602      	mov	r2, r0
 8013c7a:	6260      	str	r0, [r4, #36]	; 0x24
 8013c7c:	b920      	cbnz	r0, 8013c88 <_dtoa_r+0x38>
 8013c7e:	4bb2      	ldr	r3, [pc, #712]	; (8013f48 <_dtoa_r+0x2f8>)
 8013c80:	21ea      	movs	r1, #234	; 0xea
 8013c82:	48b2      	ldr	r0, [pc, #712]	; (8013f4c <_dtoa_r+0x2fc>)
 8013c84:	f7ff ff16 	bl	8013ab4 <__assert_func>
 8013c88:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8013c8c:	6005      	str	r5, [r0, #0]
 8013c8e:	60c5      	str	r5, [r0, #12]
 8013c90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013c92:	6819      	ldr	r1, [r3, #0]
 8013c94:	b151      	cbz	r1, 8013cac <_dtoa_r+0x5c>
 8013c96:	685a      	ldr	r2, [r3, #4]
 8013c98:	604a      	str	r2, [r1, #4]
 8013c9a:	2301      	movs	r3, #1
 8013c9c:	4093      	lsls	r3, r2
 8013c9e:	608b      	str	r3, [r1, #8]
 8013ca0:	4620      	mov	r0, r4
 8013ca2:	f001 fbd3 	bl	801544c <_Bfree>
 8013ca6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013ca8:	2200      	movs	r2, #0
 8013caa:	601a      	str	r2, [r3, #0]
 8013cac:	1e3b      	subs	r3, r7, #0
 8013cae:	bfb9      	ittee	lt
 8013cb0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8013cb4:	9303      	strlt	r3, [sp, #12]
 8013cb6:	2300      	movge	r3, #0
 8013cb8:	f8c8 3000 	strge.w	r3, [r8]
 8013cbc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8013cc0:	4ba3      	ldr	r3, [pc, #652]	; (8013f50 <_dtoa_r+0x300>)
 8013cc2:	bfbc      	itt	lt
 8013cc4:	2201      	movlt	r2, #1
 8013cc6:	f8c8 2000 	strlt.w	r2, [r8]
 8013cca:	ea33 0309 	bics.w	r3, r3, r9
 8013cce:	d11b      	bne.n	8013d08 <_dtoa_r+0xb8>
 8013cd0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8013cd2:	f242 730f 	movw	r3, #9999	; 0x270f
 8013cd6:	6013      	str	r3, [r2, #0]
 8013cd8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013cdc:	4333      	orrs	r3, r6
 8013cde:	f000 857a 	beq.w	80147d6 <_dtoa_r+0xb86>
 8013ce2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013ce4:	b963      	cbnz	r3, 8013d00 <_dtoa_r+0xb0>
 8013ce6:	4b9b      	ldr	r3, [pc, #620]	; (8013f54 <_dtoa_r+0x304>)
 8013ce8:	e024      	b.n	8013d34 <_dtoa_r+0xe4>
 8013cea:	4b9b      	ldr	r3, [pc, #620]	; (8013f58 <_dtoa_r+0x308>)
 8013cec:	9300      	str	r3, [sp, #0]
 8013cee:	3308      	adds	r3, #8
 8013cf0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8013cf2:	6013      	str	r3, [r2, #0]
 8013cf4:	9800      	ldr	r0, [sp, #0]
 8013cf6:	b015      	add	sp, #84	; 0x54
 8013cf8:	ecbd 8b02 	vpop	{d8}
 8013cfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013d00:	4b94      	ldr	r3, [pc, #592]	; (8013f54 <_dtoa_r+0x304>)
 8013d02:	9300      	str	r3, [sp, #0]
 8013d04:	3303      	adds	r3, #3
 8013d06:	e7f3      	b.n	8013cf0 <_dtoa_r+0xa0>
 8013d08:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013d0c:	2200      	movs	r2, #0
 8013d0e:	ec51 0b17 	vmov	r0, r1, d7
 8013d12:	2300      	movs	r3, #0
 8013d14:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8013d18:	f7ec fef6 	bl	8000b08 <__aeabi_dcmpeq>
 8013d1c:	4680      	mov	r8, r0
 8013d1e:	b158      	cbz	r0, 8013d38 <_dtoa_r+0xe8>
 8013d20:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8013d22:	2301      	movs	r3, #1
 8013d24:	6013      	str	r3, [r2, #0]
 8013d26:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013d28:	2b00      	cmp	r3, #0
 8013d2a:	f000 8551 	beq.w	80147d0 <_dtoa_r+0xb80>
 8013d2e:	488b      	ldr	r0, [pc, #556]	; (8013f5c <_dtoa_r+0x30c>)
 8013d30:	6018      	str	r0, [r3, #0]
 8013d32:	1e43      	subs	r3, r0, #1
 8013d34:	9300      	str	r3, [sp, #0]
 8013d36:	e7dd      	b.n	8013cf4 <_dtoa_r+0xa4>
 8013d38:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8013d3c:	aa12      	add	r2, sp, #72	; 0x48
 8013d3e:	a913      	add	r1, sp, #76	; 0x4c
 8013d40:	4620      	mov	r0, r4
 8013d42:	f001 ff2b 	bl	8015b9c <__d2b>
 8013d46:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8013d4a:	4683      	mov	fp, r0
 8013d4c:	2d00      	cmp	r5, #0
 8013d4e:	d07c      	beq.n	8013e4a <_dtoa_r+0x1fa>
 8013d50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013d52:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8013d56:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013d5a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8013d5e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8013d62:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8013d66:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8013d6a:	4b7d      	ldr	r3, [pc, #500]	; (8013f60 <_dtoa_r+0x310>)
 8013d6c:	2200      	movs	r2, #0
 8013d6e:	4630      	mov	r0, r6
 8013d70:	4639      	mov	r1, r7
 8013d72:	f7ec faa9 	bl	80002c8 <__aeabi_dsub>
 8013d76:	a36e      	add	r3, pc, #440	; (adr r3, 8013f30 <_dtoa_r+0x2e0>)
 8013d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d7c:	f7ec fc5c 	bl	8000638 <__aeabi_dmul>
 8013d80:	a36d      	add	r3, pc, #436	; (adr r3, 8013f38 <_dtoa_r+0x2e8>)
 8013d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d86:	f7ec faa1 	bl	80002cc <__adddf3>
 8013d8a:	4606      	mov	r6, r0
 8013d8c:	4628      	mov	r0, r5
 8013d8e:	460f      	mov	r7, r1
 8013d90:	f7ec fbe8 	bl	8000564 <__aeabi_i2d>
 8013d94:	a36a      	add	r3, pc, #424	; (adr r3, 8013f40 <_dtoa_r+0x2f0>)
 8013d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d9a:	f7ec fc4d 	bl	8000638 <__aeabi_dmul>
 8013d9e:	4602      	mov	r2, r0
 8013da0:	460b      	mov	r3, r1
 8013da2:	4630      	mov	r0, r6
 8013da4:	4639      	mov	r1, r7
 8013da6:	f7ec fa91 	bl	80002cc <__adddf3>
 8013daa:	4606      	mov	r6, r0
 8013dac:	460f      	mov	r7, r1
 8013dae:	f7ec fef3 	bl	8000b98 <__aeabi_d2iz>
 8013db2:	2200      	movs	r2, #0
 8013db4:	4682      	mov	sl, r0
 8013db6:	2300      	movs	r3, #0
 8013db8:	4630      	mov	r0, r6
 8013dba:	4639      	mov	r1, r7
 8013dbc:	f7ec feae 	bl	8000b1c <__aeabi_dcmplt>
 8013dc0:	b148      	cbz	r0, 8013dd6 <_dtoa_r+0x186>
 8013dc2:	4650      	mov	r0, sl
 8013dc4:	f7ec fbce 	bl	8000564 <__aeabi_i2d>
 8013dc8:	4632      	mov	r2, r6
 8013dca:	463b      	mov	r3, r7
 8013dcc:	f7ec fe9c 	bl	8000b08 <__aeabi_dcmpeq>
 8013dd0:	b908      	cbnz	r0, 8013dd6 <_dtoa_r+0x186>
 8013dd2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013dd6:	f1ba 0f16 	cmp.w	sl, #22
 8013dda:	d854      	bhi.n	8013e86 <_dtoa_r+0x236>
 8013ddc:	4b61      	ldr	r3, [pc, #388]	; (8013f64 <_dtoa_r+0x314>)
 8013dde:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8013de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013de6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013dea:	f7ec fe97 	bl	8000b1c <__aeabi_dcmplt>
 8013dee:	2800      	cmp	r0, #0
 8013df0:	d04b      	beq.n	8013e8a <_dtoa_r+0x23a>
 8013df2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013df6:	2300      	movs	r3, #0
 8013df8:	930e      	str	r3, [sp, #56]	; 0x38
 8013dfa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8013dfc:	1b5d      	subs	r5, r3, r5
 8013dfe:	1e6b      	subs	r3, r5, #1
 8013e00:	9304      	str	r3, [sp, #16]
 8013e02:	bf43      	ittte	mi
 8013e04:	2300      	movmi	r3, #0
 8013e06:	f1c5 0801 	rsbmi	r8, r5, #1
 8013e0a:	9304      	strmi	r3, [sp, #16]
 8013e0c:	f04f 0800 	movpl.w	r8, #0
 8013e10:	f1ba 0f00 	cmp.w	sl, #0
 8013e14:	db3b      	blt.n	8013e8e <_dtoa_r+0x23e>
 8013e16:	9b04      	ldr	r3, [sp, #16]
 8013e18:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8013e1c:	4453      	add	r3, sl
 8013e1e:	9304      	str	r3, [sp, #16]
 8013e20:	2300      	movs	r3, #0
 8013e22:	9306      	str	r3, [sp, #24]
 8013e24:	9b05      	ldr	r3, [sp, #20]
 8013e26:	2b09      	cmp	r3, #9
 8013e28:	d869      	bhi.n	8013efe <_dtoa_r+0x2ae>
 8013e2a:	2b05      	cmp	r3, #5
 8013e2c:	bfc4      	itt	gt
 8013e2e:	3b04      	subgt	r3, #4
 8013e30:	9305      	strgt	r3, [sp, #20]
 8013e32:	9b05      	ldr	r3, [sp, #20]
 8013e34:	f1a3 0302 	sub.w	r3, r3, #2
 8013e38:	bfcc      	ite	gt
 8013e3a:	2500      	movgt	r5, #0
 8013e3c:	2501      	movle	r5, #1
 8013e3e:	2b03      	cmp	r3, #3
 8013e40:	d869      	bhi.n	8013f16 <_dtoa_r+0x2c6>
 8013e42:	e8df f003 	tbb	[pc, r3]
 8013e46:	4e2c      	.short	0x4e2c
 8013e48:	5a4c      	.short	0x5a4c
 8013e4a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8013e4e:	441d      	add	r5, r3
 8013e50:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8013e54:	2b20      	cmp	r3, #32
 8013e56:	bfc1      	itttt	gt
 8013e58:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8013e5c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8013e60:	fa09 f303 	lslgt.w	r3, r9, r3
 8013e64:	fa26 f000 	lsrgt.w	r0, r6, r0
 8013e68:	bfda      	itte	le
 8013e6a:	f1c3 0320 	rsble	r3, r3, #32
 8013e6e:	fa06 f003 	lslle.w	r0, r6, r3
 8013e72:	4318      	orrgt	r0, r3
 8013e74:	f7ec fb66 	bl	8000544 <__aeabi_ui2d>
 8013e78:	2301      	movs	r3, #1
 8013e7a:	4606      	mov	r6, r0
 8013e7c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8013e80:	3d01      	subs	r5, #1
 8013e82:	9310      	str	r3, [sp, #64]	; 0x40
 8013e84:	e771      	b.n	8013d6a <_dtoa_r+0x11a>
 8013e86:	2301      	movs	r3, #1
 8013e88:	e7b6      	b.n	8013df8 <_dtoa_r+0x1a8>
 8013e8a:	900e      	str	r0, [sp, #56]	; 0x38
 8013e8c:	e7b5      	b.n	8013dfa <_dtoa_r+0x1aa>
 8013e8e:	f1ca 0300 	rsb	r3, sl, #0
 8013e92:	9306      	str	r3, [sp, #24]
 8013e94:	2300      	movs	r3, #0
 8013e96:	eba8 080a 	sub.w	r8, r8, sl
 8013e9a:	930d      	str	r3, [sp, #52]	; 0x34
 8013e9c:	e7c2      	b.n	8013e24 <_dtoa_r+0x1d4>
 8013e9e:	2300      	movs	r3, #0
 8013ea0:	9308      	str	r3, [sp, #32]
 8013ea2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013ea4:	2b00      	cmp	r3, #0
 8013ea6:	dc39      	bgt.n	8013f1c <_dtoa_r+0x2cc>
 8013ea8:	f04f 0901 	mov.w	r9, #1
 8013eac:	f8cd 9004 	str.w	r9, [sp, #4]
 8013eb0:	464b      	mov	r3, r9
 8013eb2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8013eb6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8013eb8:	2200      	movs	r2, #0
 8013eba:	6042      	str	r2, [r0, #4]
 8013ebc:	2204      	movs	r2, #4
 8013ebe:	f102 0614 	add.w	r6, r2, #20
 8013ec2:	429e      	cmp	r6, r3
 8013ec4:	6841      	ldr	r1, [r0, #4]
 8013ec6:	d92f      	bls.n	8013f28 <_dtoa_r+0x2d8>
 8013ec8:	4620      	mov	r0, r4
 8013eca:	f001 fa7f 	bl	80153cc <_Balloc>
 8013ece:	9000      	str	r0, [sp, #0]
 8013ed0:	2800      	cmp	r0, #0
 8013ed2:	d14b      	bne.n	8013f6c <_dtoa_r+0x31c>
 8013ed4:	4b24      	ldr	r3, [pc, #144]	; (8013f68 <_dtoa_r+0x318>)
 8013ed6:	4602      	mov	r2, r0
 8013ed8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8013edc:	e6d1      	b.n	8013c82 <_dtoa_r+0x32>
 8013ede:	2301      	movs	r3, #1
 8013ee0:	e7de      	b.n	8013ea0 <_dtoa_r+0x250>
 8013ee2:	2300      	movs	r3, #0
 8013ee4:	9308      	str	r3, [sp, #32]
 8013ee6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013ee8:	eb0a 0903 	add.w	r9, sl, r3
 8013eec:	f109 0301 	add.w	r3, r9, #1
 8013ef0:	2b01      	cmp	r3, #1
 8013ef2:	9301      	str	r3, [sp, #4]
 8013ef4:	bfb8      	it	lt
 8013ef6:	2301      	movlt	r3, #1
 8013ef8:	e7dd      	b.n	8013eb6 <_dtoa_r+0x266>
 8013efa:	2301      	movs	r3, #1
 8013efc:	e7f2      	b.n	8013ee4 <_dtoa_r+0x294>
 8013efe:	2501      	movs	r5, #1
 8013f00:	2300      	movs	r3, #0
 8013f02:	9305      	str	r3, [sp, #20]
 8013f04:	9508      	str	r5, [sp, #32]
 8013f06:	f04f 39ff 	mov.w	r9, #4294967295
 8013f0a:	2200      	movs	r2, #0
 8013f0c:	f8cd 9004 	str.w	r9, [sp, #4]
 8013f10:	2312      	movs	r3, #18
 8013f12:	9209      	str	r2, [sp, #36]	; 0x24
 8013f14:	e7cf      	b.n	8013eb6 <_dtoa_r+0x266>
 8013f16:	2301      	movs	r3, #1
 8013f18:	9308      	str	r3, [sp, #32]
 8013f1a:	e7f4      	b.n	8013f06 <_dtoa_r+0x2b6>
 8013f1c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8013f20:	f8cd 9004 	str.w	r9, [sp, #4]
 8013f24:	464b      	mov	r3, r9
 8013f26:	e7c6      	b.n	8013eb6 <_dtoa_r+0x266>
 8013f28:	3101      	adds	r1, #1
 8013f2a:	6041      	str	r1, [r0, #4]
 8013f2c:	0052      	lsls	r2, r2, #1
 8013f2e:	e7c6      	b.n	8013ebe <_dtoa_r+0x26e>
 8013f30:	636f4361 	.word	0x636f4361
 8013f34:	3fd287a7 	.word	0x3fd287a7
 8013f38:	8b60c8b3 	.word	0x8b60c8b3
 8013f3c:	3fc68a28 	.word	0x3fc68a28
 8013f40:	509f79fb 	.word	0x509f79fb
 8013f44:	3fd34413 	.word	0x3fd34413
 8013f48:	08018858 	.word	0x08018858
 8013f4c:	08018b9e 	.word	0x08018b9e
 8013f50:	7ff00000 	.word	0x7ff00000
 8013f54:	08018b9a 	.word	0x08018b9a
 8013f58:	08018b91 	.word	0x08018b91
 8013f5c:	08018e02 	.word	0x08018e02
 8013f60:	3ff80000 	.word	0x3ff80000
 8013f64:	08018d18 	.word	0x08018d18
 8013f68:	08018bfd 	.word	0x08018bfd
 8013f6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013f6e:	9a00      	ldr	r2, [sp, #0]
 8013f70:	601a      	str	r2, [r3, #0]
 8013f72:	9b01      	ldr	r3, [sp, #4]
 8013f74:	2b0e      	cmp	r3, #14
 8013f76:	f200 80ad 	bhi.w	80140d4 <_dtoa_r+0x484>
 8013f7a:	2d00      	cmp	r5, #0
 8013f7c:	f000 80aa 	beq.w	80140d4 <_dtoa_r+0x484>
 8013f80:	f1ba 0f00 	cmp.w	sl, #0
 8013f84:	dd36      	ble.n	8013ff4 <_dtoa_r+0x3a4>
 8013f86:	4ac3      	ldr	r2, [pc, #780]	; (8014294 <_dtoa_r+0x644>)
 8013f88:	f00a 030f 	and.w	r3, sl, #15
 8013f8c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8013f90:	ed93 7b00 	vldr	d7, [r3]
 8013f94:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8013f98:	ea4f 172a 	mov.w	r7, sl, asr #4
 8013f9c:	eeb0 8a47 	vmov.f32	s16, s14
 8013fa0:	eef0 8a67 	vmov.f32	s17, s15
 8013fa4:	d016      	beq.n	8013fd4 <_dtoa_r+0x384>
 8013fa6:	4bbc      	ldr	r3, [pc, #752]	; (8014298 <_dtoa_r+0x648>)
 8013fa8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013fac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8013fb0:	f7ec fc6c 	bl	800088c <__aeabi_ddiv>
 8013fb4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013fb8:	f007 070f 	and.w	r7, r7, #15
 8013fbc:	2503      	movs	r5, #3
 8013fbe:	4eb6      	ldr	r6, [pc, #728]	; (8014298 <_dtoa_r+0x648>)
 8013fc0:	b957      	cbnz	r7, 8013fd8 <_dtoa_r+0x388>
 8013fc2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013fc6:	ec53 2b18 	vmov	r2, r3, d8
 8013fca:	f7ec fc5f 	bl	800088c <__aeabi_ddiv>
 8013fce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013fd2:	e029      	b.n	8014028 <_dtoa_r+0x3d8>
 8013fd4:	2502      	movs	r5, #2
 8013fd6:	e7f2      	b.n	8013fbe <_dtoa_r+0x36e>
 8013fd8:	07f9      	lsls	r1, r7, #31
 8013fda:	d508      	bpl.n	8013fee <_dtoa_r+0x39e>
 8013fdc:	ec51 0b18 	vmov	r0, r1, d8
 8013fe0:	e9d6 2300 	ldrd	r2, r3, [r6]
 8013fe4:	f7ec fb28 	bl	8000638 <__aeabi_dmul>
 8013fe8:	ec41 0b18 	vmov	d8, r0, r1
 8013fec:	3501      	adds	r5, #1
 8013fee:	107f      	asrs	r7, r7, #1
 8013ff0:	3608      	adds	r6, #8
 8013ff2:	e7e5      	b.n	8013fc0 <_dtoa_r+0x370>
 8013ff4:	f000 80a6 	beq.w	8014144 <_dtoa_r+0x4f4>
 8013ff8:	f1ca 0600 	rsb	r6, sl, #0
 8013ffc:	4ba5      	ldr	r3, [pc, #660]	; (8014294 <_dtoa_r+0x644>)
 8013ffe:	4fa6      	ldr	r7, [pc, #664]	; (8014298 <_dtoa_r+0x648>)
 8014000:	f006 020f 	and.w	r2, r6, #15
 8014004:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014008:	e9d3 2300 	ldrd	r2, r3, [r3]
 801400c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014010:	f7ec fb12 	bl	8000638 <__aeabi_dmul>
 8014014:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014018:	1136      	asrs	r6, r6, #4
 801401a:	2300      	movs	r3, #0
 801401c:	2502      	movs	r5, #2
 801401e:	2e00      	cmp	r6, #0
 8014020:	f040 8085 	bne.w	801412e <_dtoa_r+0x4de>
 8014024:	2b00      	cmp	r3, #0
 8014026:	d1d2      	bne.n	8013fce <_dtoa_r+0x37e>
 8014028:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801402a:	2b00      	cmp	r3, #0
 801402c:	f000 808c 	beq.w	8014148 <_dtoa_r+0x4f8>
 8014030:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8014034:	4b99      	ldr	r3, [pc, #612]	; (801429c <_dtoa_r+0x64c>)
 8014036:	2200      	movs	r2, #0
 8014038:	4630      	mov	r0, r6
 801403a:	4639      	mov	r1, r7
 801403c:	f7ec fd6e 	bl	8000b1c <__aeabi_dcmplt>
 8014040:	2800      	cmp	r0, #0
 8014042:	f000 8081 	beq.w	8014148 <_dtoa_r+0x4f8>
 8014046:	9b01      	ldr	r3, [sp, #4]
 8014048:	2b00      	cmp	r3, #0
 801404a:	d07d      	beq.n	8014148 <_dtoa_r+0x4f8>
 801404c:	f1b9 0f00 	cmp.w	r9, #0
 8014050:	dd3c      	ble.n	80140cc <_dtoa_r+0x47c>
 8014052:	f10a 33ff 	add.w	r3, sl, #4294967295
 8014056:	9307      	str	r3, [sp, #28]
 8014058:	2200      	movs	r2, #0
 801405a:	4b91      	ldr	r3, [pc, #580]	; (80142a0 <_dtoa_r+0x650>)
 801405c:	4630      	mov	r0, r6
 801405e:	4639      	mov	r1, r7
 8014060:	f7ec faea 	bl	8000638 <__aeabi_dmul>
 8014064:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014068:	3501      	adds	r5, #1
 801406a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 801406e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8014072:	4628      	mov	r0, r5
 8014074:	f7ec fa76 	bl	8000564 <__aeabi_i2d>
 8014078:	4632      	mov	r2, r6
 801407a:	463b      	mov	r3, r7
 801407c:	f7ec fadc 	bl	8000638 <__aeabi_dmul>
 8014080:	4b88      	ldr	r3, [pc, #544]	; (80142a4 <_dtoa_r+0x654>)
 8014082:	2200      	movs	r2, #0
 8014084:	f7ec f922 	bl	80002cc <__adddf3>
 8014088:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 801408c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014090:	9303      	str	r3, [sp, #12]
 8014092:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014094:	2b00      	cmp	r3, #0
 8014096:	d15c      	bne.n	8014152 <_dtoa_r+0x502>
 8014098:	4b83      	ldr	r3, [pc, #524]	; (80142a8 <_dtoa_r+0x658>)
 801409a:	2200      	movs	r2, #0
 801409c:	4630      	mov	r0, r6
 801409e:	4639      	mov	r1, r7
 80140a0:	f7ec f912 	bl	80002c8 <__aeabi_dsub>
 80140a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80140a8:	4606      	mov	r6, r0
 80140aa:	460f      	mov	r7, r1
 80140ac:	f7ec fd54 	bl	8000b58 <__aeabi_dcmpgt>
 80140b0:	2800      	cmp	r0, #0
 80140b2:	f040 8296 	bne.w	80145e2 <_dtoa_r+0x992>
 80140b6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80140ba:	4630      	mov	r0, r6
 80140bc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80140c0:	4639      	mov	r1, r7
 80140c2:	f7ec fd2b 	bl	8000b1c <__aeabi_dcmplt>
 80140c6:	2800      	cmp	r0, #0
 80140c8:	f040 8288 	bne.w	80145dc <_dtoa_r+0x98c>
 80140cc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80140d0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80140d4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80140d6:	2b00      	cmp	r3, #0
 80140d8:	f2c0 8158 	blt.w	801438c <_dtoa_r+0x73c>
 80140dc:	f1ba 0f0e 	cmp.w	sl, #14
 80140e0:	f300 8154 	bgt.w	801438c <_dtoa_r+0x73c>
 80140e4:	4b6b      	ldr	r3, [pc, #428]	; (8014294 <_dtoa_r+0x644>)
 80140e6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80140ea:	e9d3 8900 	ldrd	r8, r9, [r3]
 80140ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80140f0:	2b00      	cmp	r3, #0
 80140f2:	f280 80e3 	bge.w	80142bc <_dtoa_r+0x66c>
 80140f6:	9b01      	ldr	r3, [sp, #4]
 80140f8:	2b00      	cmp	r3, #0
 80140fa:	f300 80df 	bgt.w	80142bc <_dtoa_r+0x66c>
 80140fe:	f040 826d 	bne.w	80145dc <_dtoa_r+0x98c>
 8014102:	4b69      	ldr	r3, [pc, #420]	; (80142a8 <_dtoa_r+0x658>)
 8014104:	2200      	movs	r2, #0
 8014106:	4640      	mov	r0, r8
 8014108:	4649      	mov	r1, r9
 801410a:	f7ec fa95 	bl	8000638 <__aeabi_dmul>
 801410e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014112:	f7ec fd17 	bl	8000b44 <__aeabi_dcmpge>
 8014116:	9e01      	ldr	r6, [sp, #4]
 8014118:	4637      	mov	r7, r6
 801411a:	2800      	cmp	r0, #0
 801411c:	f040 8243 	bne.w	80145a6 <_dtoa_r+0x956>
 8014120:	9d00      	ldr	r5, [sp, #0]
 8014122:	2331      	movs	r3, #49	; 0x31
 8014124:	f805 3b01 	strb.w	r3, [r5], #1
 8014128:	f10a 0a01 	add.w	sl, sl, #1
 801412c:	e23f      	b.n	80145ae <_dtoa_r+0x95e>
 801412e:	07f2      	lsls	r2, r6, #31
 8014130:	d505      	bpl.n	801413e <_dtoa_r+0x4ee>
 8014132:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014136:	f7ec fa7f 	bl	8000638 <__aeabi_dmul>
 801413a:	3501      	adds	r5, #1
 801413c:	2301      	movs	r3, #1
 801413e:	1076      	asrs	r6, r6, #1
 8014140:	3708      	adds	r7, #8
 8014142:	e76c      	b.n	801401e <_dtoa_r+0x3ce>
 8014144:	2502      	movs	r5, #2
 8014146:	e76f      	b.n	8014028 <_dtoa_r+0x3d8>
 8014148:	9b01      	ldr	r3, [sp, #4]
 801414a:	f8cd a01c 	str.w	sl, [sp, #28]
 801414e:	930c      	str	r3, [sp, #48]	; 0x30
 8014150:	e78d      	b.n	801406e <_dtoa_r+0x41e>
 8014152:	9900      	ldr	r1, [sp, #0]
 8014154:	980c      	ldr	r0, [sp, #48]	; 0x30
 8014156:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014158:	4b4e      	ldr	r3, [pc, #312]	; (8014294 <_dtoa_r+0x644>)
 801415a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801415e:	4401      	add	r1, r0
 8014160:	9102      	str	r1, [sp, #8]
 8014162:	9908      	ldr	r1, [sp, #32]
 8014164:	eeb0 8a47 	vmov.f32	s16, s14
 8014168:	eef0 8a67 	vmov.f32	s17, s15
 801416c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014170:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8014174:	2900      	cmp	r1, #0
 8014176:	d045      	beq.n	8014204 <_dtoa_r+0x5b4>
 8014178:	494c      	ldr	r1, [pc, #304]	; (80142ac <_dtoa_r+0x65c>)
 801417a:	2000      	movs	r0, #0
 801417c:	f7ec fb86 	bl	800088c <__aeabi_ddiv>
 8014180:	ec53 2b18 	vmov	r2, r3, d8
 8014184:	f7ec f8a0 	bl	80002c8 <__aeabi_dsub>
 8014188:	9d00      	ldr	r5, [sp, #0]
 801418a:	ec41 0b18 	vmov	d8, r0, r1
 801418e:	4639      	mov	r1, r7
 8014190:	4630      	mov	r0, r6
 8014192:	f7ec fd01 	bl	8000b98 <__aeabi_d2iz>
 8014196:	900c      	str	r0, [sp, #48]	; 0x30
 8014198:	f7ec f9e4 	bl	8000564 <__aeabi_i2d>
 801419c:	4602      	mov	r2, r0
 801419e:	460b      	mov	r3, r1
 80141a0:	4630      	mov	r0, r6
 80141a2:	4639      	mov	r1, r7
 80141a4:	f7ec f890 	bl	80002c8 <__aeabi_dsub>
 80141a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80141aa:	3330      	adds	r3, #48	; 0x30
 80141ac:	f805 3b01 	strb.w	r3, [r5], #1
 80141b0:	ec53 2b18 	vmov	r2, r3, d8
 80141b4:	4606      	mov	r6, r0
 80141b6:	460f      	mov	r7, r1
 80141b8:	f7ec fcb0 	bl	8000b1c <__aeabi_dcmplt>
 80141bc:	2800      	cmp	r0, #0
 80141be:	d165      	bne.n	801428c <_dtoa_r+0x63c>
 80141c0:	4632      	mov	r2, r6
 80141c2:	463b      	mov	r3, r7
 80141c4:	4935      	ldr	r1, [pc, #212]	; (801429c <_dtoa_r+0x64c>)
 80141c6:	2000      	movs	r0, #0
 80141c8:	f7ec f87e 	bl	80002c8 <__aeabi_dsub>
 80141cc:	ec53 2b18 	vmov	r2, r3, d8
 80141d0:	f7ec fca4 	bl	8000b1c <__aeabi_dcmplt>
 80141d4:	2800      	cmp	r0, #0
 80141d6:	f040 80b9 	bne.w	801434c <_dtoa_r+0x6fc>
 80141da:	9b02      	ldr	r3, [sp, #8]
 80141dc:	429d      	cmp	r5, r3
 80141de:	f43f af75 	beq.w	80140cc <_dtoa_r+0x47c>
 80141e2:	4b2f      	ldr	r3, [pc, #188]	; (80142a0 <_dtoa_r+0x650>)
 80141e4:	ec51 0b18 	vmov	r0, r1, d8
 80141e8:	2200      	movs	r2, #0
 80141ea:	f7ec fa25 	bl	8000638 <__aeabi_dmul>
 80141ee:	4b2c      	ldr	r3, [pc, #176]	; (80142a0 <_dtoa_r+0x650>)
 80141f0:	ec41 0b18 	vmov	d8, r0, r1
 80141f4:	2200      	movs	r2, #0
 80141f6:	4630      	mov	r0, r6
 80141f8:	4639      	mov	r1, r7
 80141fa:	f7ec fa1d 	bl	8000638 <__aeabi_dmul>
 80141fe:	4606      	mov	r6, r0
 8014200:	460f      	mov	r7, r1
 8014202:	e7c4      	b.n	801418e <_dtoa_r+0x53e>
 8014204:	ec51 0b17 	vmov	r0, r1, d7
 8014208:	f7ec fa16 	bl	8000638 <__aeabi_dmul>
 801420c:	9b02      	ldr	r3, [sp, #8]
 801420e:	9d00      	ldr	r5, [sp, #0]
 8014210:	930c      	str	r3, [sp, #48]	; 0x30
 8014212:	ec41 0b18 	vmov	d8, r0, r1
 8014216:	4639      	mov	r1, r7
 8014218:	4630      	mov	r0, r6
 801421a:	f7ec fcbd 	bl	8000b98 <__aeabi_d2iz>
 801421e:	9011      	str	r0, [sp, #68]	; 0x44
 8014220:	f7ec f9a0 	bl	8000564 <__aeabi_i2d>
 8014224:	4602      	mov	r2, r0
 8014226:	460b      	mov	r3, r1
 8014228:	4630      	mov	r0, r6
 801422a:	4639      	mov	r1, r7
 801422c:	f7ec f84c 	bl	80002c8 <__aeabi_dsub>
 8014230:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014232:	3330      	adds	r3, #48	; 0x30
 8014234:	f805 3b01 	strb.w	r3, [r5], #1
 8014238:	9b02      	ldr	r3, [sp, #8]
 801423a:	429d      	cmp	r5, r3
 801423c:	4606      	mov	r6, r0
 801423e:	460f      	mov	r7, r1
 8014240:	f04f 0200 	mov.w	r2, #0
 8014244:	d134      	bne.n	80142b0 <_dtoa_r+0x660>
 8014246:	4b19      	ldr	r3, [pc, #100]	; (80142ac <_dtoa_r+0x65c>)
 8014248:	ec51 0b18 	vmov	r0, r1, d8
 801424c:	f7ec f83e 	bl	80002cc <__adddf3>
 8014250:	4602      	mov	r2, r0
 8014252:	460b      	mov	r3, r1
 8014254:	4630      	mov	r0, r6
 8014256:	4639      	mov	r1, r7
 8014258:	f7ec fc7e 	bl	8000b58 <__aeabi_dcmpgt>
 801425c:	2800      	cmp	r0, #0
 801425e:	d175      	bne.n	801434c <_dtoa_r+0x6fc>
 8014260:	ec53 2b18 	vmov	r2, r3, d8
 8014264:	4911      	ldr	r1, [pc, #68]	; (80142ac <_dtoa_r+0x65c>)
 8014266:	2000      	movs	r0, #0
 8014268:	f7ec f82e 	bl	80002c8 <__aeabi_dsub>
 801426c:	4602      	mov	r2, r0
 801426e:	460b      	mov	r3, r1
 8014270:	4630      	mov	r0, r6
 8014272:	4639      	mov	r1, r7
 8014274:	f7ec fc52 	bl	8000b1c <__aeabi_dcmplt>
 8014278:	2800      	cmp	r0, #0
 801427a:	f43f af27 	beq.w	80140cc <_dtoa_r+0x47c>
 801427e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8014280:	1e6b      	subs	r3, r5, #1
 8014282:	930c      	str	r3, [sp, #48]	; 0x30
 8014284:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014288:	2b30      	cmp	r3, #48	; 0x30
 801428a:	d0f8      	beq.n	801427e <_dtoa_r+0x62e>
 801428c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8014290:	e04a      	b.n	8014328 <_dtoa_r+0x6d8>
 8014292:	bf00      	nop
 8014294:	08018d18 	.word	0x08018d18
 8014298:	08018cf0 	.word	0x08018cf0
 801429c:	3ff00000 	.word	0x3ff00000
 80142a0:	40240000 	.word	0x40240000
 80142a4:	401c0000 	.word	0x401c0000
 80142a8:	40140000 	.word	0x40140000
 80142ac:	3fe00000 	.word	0x3fe00000
 80142b0:	4baf      	ldr	r3, [pc, #700]	; (8014570 <_dtoa_r+0x920>)
 80142b2:	f7ec f9c1 	bl	8000638 <__aeabi_dmul>
 80142b6:	4606      	mov	r6, r0
 80142b8:	460f      	mov	r7, r1
 80142ba:	e7ac      	b.n	8014216 <_dtoa_r+0x5c6>
 80142bc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80142c0:	9d00      	ldr	r5, [sp, #0]
 80142c2:	4642      	mov	r2, r8
 80142c4:	464b      	mov	r3, r9
 80142c6:	4630      	mov	r0, r6
 80142c8:	4639      	mov	r1, r7
 80142ca:	f7ec fadf 	bl	800088c <__aeabi_ddiv>
 80142ce:	f7ec fc63 	bl	8000b98 <__aeabi_d2iz>
 80142d2:	9002      	str	r0, [sp, #8]
 80142d4:	f7ec f946 	bl	8000564 <__aeabi_i2d>
 80142d8:	4642      	mov	r2, r8
 80142da:	464b      	mov	r3, r9
 80142dc:	f7ec f9ac 	bl	8000638 <__aeabi_dmul>
 80142e0:	4602      	mov	r2, r0
 80142e2:	460b      	mov	r3, r1
 80142e4:	4630      	mov	r0, r6
 80142e6:	4639      	mov	r1, r7
 80142e8:	f7eb ffee 	bl	80002c8 <__aeabi_dsub>
 80142ec:	9e02      	ldr	r6, [sp, #8]
 80142ee:	9f01      	ldr	r7, [sp, #4]
 80142f0:	3630      	adds	r6, #48	; 0x30
 80142f2:	f805 6b01 	strb.w	r6, [r5], #1
 80142f6:	9e00      	ldr	r6, [sp, #0]
 80142f8:	1bae      	subs	r6, r5, r6
 80142fa:	42b7      	cmp	r7, r6
 80142fc:	4602      	mov	r2, r0
 80142fe:	460b      	mov	r3, r1
 8014300:	d137      	bne.n	8014372 <_dtoa_r+0x722>
 8014302:	f7eb ffe3 	bl	80002cc <__adddf3>
 8014306:	4642      	mov	r2, r8
 8014308:	464b      	mov	r3, r9
 801430a:	4606      	mov	r6, r0
 801430c:	460f      	mov	r7, r1
 801430e:	f7ec fc23 	bl	8000b58 <__aeabi_dcmpgt>
 8014312:	b9c8      	cbnz	r0, 8014348 <_dtoa_r+0x6f8>
 8014314:	4642      	mov	r2, r8
 8014316:	464b      	mov	r3, r9
 8014318:	4630      	mov	r0, r6
 801431a:	4639      	mov	r1, r7
 801431c:	f7ec fbf4 	bl	8000b08 <__aeabi_dcmpeq>
 8014320:	b110      	cbz	r0, 8014328 <_dtoa_r+0x6d8>
 8014322:	9b02      	ldr	r3, [sp, #8]
 8014324:	07d9      	lsls	r1, r3, #31
 8014326:	d40f      	bmi.n	8014348 <_dtoa_r+0x6f8>
 8014328:	4620      	mov	r0, r4
 801432a:	4659      	mov	r1, fp
 801432c:	f001 f88e 	bl	801544c <_Bfree>
 8014330:	2300      	movs	r3, #0
 8014332:	702b      	strb	r3, [r5, #0]
 8014334:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014336:	f10a 0001 	add.w	r0, sl, #1
 801433a:	6018      	str	r0, [r3, #0]
 801433c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801433e:	2b00      	cmp	r3, #0
 8014340:	f43f acd8 	beq.w	8013cf4 <_dtoa_r+0xa4>
 8014344:	601d      	str	r5, [r3, #0]
 8014346:	e4d5      	b.n	8013cf4 <_dtoa_r+0xa4>
 8014348:	f8cd a01c 	str.w	sl, [sp, #28]
 801434c:	462b      	mov	r3, r5
 801434e:	461d      	mov	r5, r3
 8014350:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014354:	2a39      	cmp	r2, #57	; 0x39
 8014356:	d108      	bne.n	801436a <_dtoa_r+0x71a>
 8014358:	9a00      	ldr	r2, [sp, #0]
 801435a:	429a      	cmp	r2, r3
 801435c:	d1f7      	bne.n	801434e <_dtoa_r+0x6fe>
 801435e:	9a07      	ldr	r2, [sp, #28]
 8014360:	9900      	ldr	r1, [sp, #0]
 8014362:	3201      	adds	r2, #1
 8014364:	9207      	str	r2, [sp, #28]
 8014366:	2230      	movs	r2, #48	; 0x30
 8014368:	700a      	strb	r2, [r1, #0]
 801436a:	781a      	ldrb	r2, [r3, #0]
 801436c:	3201      	adds	r2, #1
 801436e:	701a      	strb	r2, [r3, #0]
 8014370:	e78c      	b.n	801428c <_dtoa_r+0x63c>
 8014372:	4b7f      	ldr	r3, [pc, #508]	; (8014570 <_dtoa_r+0x920>)
 8014374:	2200      	movs	r2, #0
 8014376:	f7ec f95f 	bl	8000638 <__aeabi_dmul>
 801437a:	2200      	movs	r2, #0
 801437c:	2300      	movs	r3, #0
 801437e:	4606      	mov	r6, r0
 8014380:	460f      	mov	r7, r1
 8014382:	f7ec fbc1 	bl	8000b08 <__aeabi_dcmpeq>
 8014386:	2800      	cmp	r0, #0
 8014388:	d09b      	beq.n	80142c2 <_dtoa_r+0x672>
 801438a:	e7cd      	b.n	8014328 <_dtoa_r+0x6d8>
 801438c:	9a08      	ldr	r2, [sp, #32]
 801438e:	2a00      	cmp	r2, #0
 8014390:	f000 80c4 	beq.w	801451c <_dtoa_r+0x8cc>
 8014394:	9a05      	ldr	r2, [sp, #20]
 8014396:	2a01      	cmp	r2, #1
 8014398:	f300 80a8 	bgt.w	80144ec <_dtoa_r+0x89c>
 801439c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801439e:	2a00      	cmp	r2, #0
 80143a0:	f000 80a0 	beq.w	80144e4 <_dtoa_r+0x894>
 80143a4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80143a8:	9e06      	ldr	r6, [sp, #24]
 80143aa:	4645      	mov	r5, r8
 80143ac:	9a04      	ldr	r2, [sp, #16]
 80143ae:	2101      	movs	r1, #1
 80143b0:	441a      	add	r2, r3
 80143b2:	4620      	mov	r0, r4
 80143b4:	4498      	add	r8, r3
 80143b6:	9204      	str	r2, [sp, #16]
 80143b8:	f001 f94e 	bl	8015658 <__i2b>
 80143bc:	4607      	mov	r7, r0
 80143be:	2d00      	cmp	r5, #0
 80143c0:	dd0b      	ble.n	80143da <_dtoa_r+0x78a>
 80143c2:	9b04      	ldr	r3, [sp, #16]
 80143c4:	2b00      	cmp	r3, #0
 80143c6:	dd08      	ble.n	80143da <_dtoa_r+0x78a>
 80143c8:	42ab      	cmp	r3, r5
 80143ca:	9a04      	ldr	r2, [sp, #16]
 80143cc:	bfa8      	it	ge
 80143ce:	462b      	movge	r3, r5
 80143d0:	eba8 0803 	sub.w	r8, r8, r3
 80143d4:	1aed      	subs	r5, r5, r3
 80143d6:	1ad3      	subs	r3, r2, r3
 80143d8:	9304      	str	r3, [sp, #16]
 80143da:	9b06      	ldr	r3, [sp, #24]
 80143dc:	b1fb      	cbz	r3, 801441e <_dtoa_r+0x7ce>
 80143de:	9b08      	ldr	r3, [sp, #32]
 80143e0:	2b00      	cmp	r3, #0
 80143e2:	f000 809f 	beq.w	8014524 <_dtoa_r+0x8d4>
 80143e6:	2e00      	cmp	r6, #0
 80143e8:	dd11      	ble.n	801440e <_dtoa_r+0x7be>
 80143ea:	4639      	mov	r1, r7
 80143ec:	4632      	mov	r2, r6
 80143ee:	4620      	mov	r0, r4
 80143f0:	f001 f9ee 	bl	80157d0 <__pow5mult>
 80143f4:	465a      	mov	r2, fp
 80143f6:	4601      	mov	r1, r0
 80143f8:	4607      	mov	r7, r0
 80143fa:	4620      	mov	r0, r4
 80143fc:	f001 f942 	bl	8015684 <__multiply>
 8014400:	4659      	mov	r1, fp
 8014402:	9007      	str	r0, [sp, #28]
 8014404:	4620      	mov	r0, r4
 8014406:	f001 f821 	bl	801544c <_Bfree>
 801440a:	9b07      	ldr	r3, [sp, #28]
 801440c:	469b      	mov	fp, r3
 801440e:	9b06      	ldr	r3, [sp, #24]
 8014410:	1b9a      	subs	r2, r3, r6
 8014412:	d004      	beq.n	801441e <_dtoa_r+0x7ce>
 8014414:	4659      	mov	r1, fp
 8014416:	4620      	mov	r0, r4
 8014418:	f001 f9da 	bl	80157d0 <__pow5mult>
 801441c:	4683      	mov	fp, r0
 801441e:	2101      	movs	r1, #1
 8014420:	4620      	mov	r0, r4
 8014422:	f001 f919 	bl	8015658 <__i2b>
 8014426:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014428:	2b00      	cmp	r3, #0
 801442a:	4606      	mov	r6, r0
 801442c:	dd7c      	ble.n	8014528 <_dtoa_r+0x8d8>
 801442e:	461a      	mov	r2, r3
 8014430:	4601      	mov	r1, r0
 8014432:	4620      	mov	r0, r4
 8014434:	f001 f9cc 	bl	80157d0 <__pow5mult>
 8014438:	9b05      	ldr	r3, [sp, #20]
 801443a:	2b01      	cmp	r3, #1
 801443c:	4606      	mov	r6, r0
 801443e:	dd76      	ble.n	801452e <_dtoa_r+0x8de>
 8014440:	2300      	movs	r3, #0
 8014442:	9306      	str	r3, [sp, #24]
 8014444:	6933      	ldr	r3, [r6, #16]
 8014446:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801444a:	6918      	ldr	r0, [r3, #16]
 801444c:	f001 f8b4 	bl	80155b8 <__hi0bits>
 8014450:	f1c0 0020 	rsb	r0, r0, #32
 8014454:	9b04      	ldr	r3, [sp, #16]
 8014456:	4418      	add	r0, r3
 8014458:	f010 001f 	ands.w	r0, r0, #31
 801445c:	f000 8086 	beq.w	801456c <_dtoa_r+0x91c>
 8014460:	f1c0 0320 	rsb	r3, r0, #32
 8014464:	2b04      	cmp	r3, #4
 8014466:	dd7f      	ble.n	8014568 <_dtoa_r+0x918>
 8014468:	f1c0 001c 	rsb	r0, r0, #28
 801446c:	9b04      	ldr	r3, [sp, #16]
 801446e:	4403      	add	r3, r0
 8014470:	4480      	add	r8, r0
 8014472:	4405      	add	r5, r0
 8014474:	9304      	str	r3, [sp, #16]
 8014476:	f1b8 0f00 	cmp.w	r8, #0
 801447a:	dd05      	ble.n	8014488 <_dtoa_r+0x838>
 801447c:	4659      	mov	r1, fp
 801447e:	4642      	mov	r2, r8
 8014480:	4620      	mov	r0, r4
 8014482:	f001 f9ff 	bl	8015884 <__lshift>
 8014486:	4683      	mov	fp, r0
 8014488:	9b04      	ldr	r3, [sp, #16]
 801448a:	2b00      	cmp	r3, #0
 801448c:	dd05      	ble.n	801449a <_dtoa_r+0x84a>
 801448e:	4631      	mov	r1, r6
 8014490:	461a      	mov	r2, r3
 8014492:	4620      	mov	r0, r4
 8014494:	f001 f9f6 	bl	8015884 <__lshift>
 8014498:	4606      	mov	r6, r0
 801449a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801449c:	2b00      	cmp	r3, #0
 801449e:	d069      	beq.n	8014574 <_dtoa_r+0x924>
 80144a0:	4631      	mov	r1, r6
 80144a2:	4658      	mov	r0, fp
 80144a4:	f001 fa5a 	bl	801595c <__mcmp>
 80144a8:	2800      	cmp	r0, #0
 80144aa:	da63      	bge.n	8014574 <_dtoa_r+0x924>
 80144ac:	2300      	movs	r3, #0
 80144ae:	4659      	mov	r1, fp
 80144b0:	220a      	movs	r2, #10
 80144b2:	4620      	mov	r0, r4
 80144b4:	f000 ffec 	bl	8015490 <__multadd>
 80144b8:	9b08      	ldr	r3, [sp, #32]
 80144ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 80144be:	4683      	mov	fp, r0
 80144c0:	2b00      	cmp	r3, #0
 80144c2:	f000 818f 	beq.w	80147e4 <_dtoa_r+0xb94>
 80144c6:	4639      	mov	r1, r7
 80144c8:	2300      	movs	r3, #0
 80144ca:	220a      	movs	r2, #10
 80144cc:	4620      	mov	r0, r4
 80144ce:	f000 ffdf 	bl	8015490 <__multadd>
 80144d2:	f1b9 0f00 	cmp.w	r9, #0
 80144d6:	4607      	mov	r7, r0
 80144d8:	f300 808e 	bgt.w	80145f8 <_dtoa_r+0x9a8>
 80144dc:	9b05      	ldr	r3, [sp, #20]
 80144de:	2b02      	cmp	r3, #2
 80144e0:	dc50      	bgt.n	8014584 <_dtoa_r+0x934>
 80144e2:	e089      	b.n	80145f8 <_dtoa_r+0x9a8>
 80144e4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80144e6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80144ea:	e75d      	b.n	80143a8 <_dtoa_r+0x758>
 80144ec:	9b01      	ldr	r3, [sp, #4]
 80144ee:	1e5e      	subs	r6, r3, #1
 80144f0:	9b06      	ldr	r3, [sp, #24]
 80144f2:	42b3      	cmp	r3, r6
 80144f4:	bfbf      	itttt	lt
 80144f6:	9b06      	ldrlt	r3, [sp, #24]
 80144f8:	9606      	strlt	r6, [sp, #24]
 80144fa:	1af2      	sublt	r2, r6, r3
 80144fc:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80144fe:	bfb6      	itet	lt
 8014500:	189b      	addlt	r3, r3, r2
 8014502:	1b9e      	subge	r6, r3, r6
 8014504:	930d      	strlt	r3, [sp, #52]	; 0x34
 8014506:	9b01      	ldr	r3, [sp, #4]
 8014508:	bfb8      	it	lt
 801450a:	2600      	movlt	r6, #0
 801450c:	2b00      	cmp	r3, #0
 801450e:	bfb5      	itete	lt
 8014510:	eba8 0503 	sublt.w	r5, r8, r3
 8014514:	9b01      	ldrge	r3, [sp, #4]
 8014516:	2300      	movlt	r3, #0
 8014518:	4645      	movge	r5, r8
 801451a:	e747      	b.n	80143ac <_dtoa_r+0x75c>
 801451c:	9e06      	ldr	r6, [sp, #24]
 801451e:	9f08      	ldr	r7, [sp, #32]
 8014520:	4645      	mov	r5, r8
 8014522:	e74c      	b.n	80143be <_dtoa_r+0x76e>
 8014524:	9a06      	ldr	r2, [sp, #24]
 8014526:	e775      	b.n	8014414 <_dtoa_r+0x7c4>
 8014528:	9b05      	ldr	r3, [sp, #20]
 801452a:	2b01      	cmp	r3, #1
 801452c:	dc18      	bgt.n	8014560 <_dtoa_r+0x910>
 801452e:	9b02      	ldr	r3, [sp, #8]
 8014530:	b9b3      	cbnz	r3, 8014560 <_dtoa_r+0x910>
 8014532:	9b03      	ldr	r3, [sp, #12]
 8014534:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014538:	b9a3      	cbnz	r3, 8014564 <_dtoa_r+0x914>
 801453a:	9b03      	ldr	r3, [sp, #12]
 801453c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014540:	0d1b      	lsrs	r3, r3, #20
 8014542:	051b      	lsls	r3, r3, #20
 8014544:	b12b      	cbz	r3, 8014552 <_dtoa_r+0x902>
 8014546:	9b04      	ldr	r3, [sp, #16]
 8014548:	3301      	adds	r3, #1
 801454a:	9304      	str	r3, [sp, #16]
 801454c:	f108 0801 	add.w	r8, r8, #1
 8014550:	2301      	movs	r3, #1
 8014552:	9306      	str	r3, [sp, #24]
 8014554:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014556:	2b00      	cmp	r3, #0
 8014558:	f47f af74 	bne.w	8014444 <_dtoa_r+0x7f4>
 801455c:	2001      	movs	r0, #1
 801455e:	e779      	b.n	8014454 <_dtoa_r+0x804>
 8014560:	2300      	movs	r3, #0
 8014562:	e7f6      	b.n	8014552 <_dtoa_r+0x902>
 8014564:	9b02      	ldr	r3, [sp, #8]
 8014566:	e7f4      	b.n	8014552 <_dtoa_r+0x902>
 8014568:	d085      	beq.n	8014476 <_dtoa_r+0x826>
 801456a:	4618      	mov	r0, r3
 801456c:	301c      	adds	r0, #28
 801456e:	e77d      	b.n	801446c <_dtoa_r+0x81c>
 8014570:	40240000 	.word	0x40240000
 8014574:	9b01      	ldr	r3, [sp, #4]
 8014576:	2b00      	cmp	r3, #0
 8014578:	dc38      	bgt.n	80145ec <_dtoa_r+0x99c>
 801457a:	9b05      	ldr	r3, [sp, #20]
 801457c:	2b02      	cmp	r3, #2
 801457e:	dd35      	ble.n	80145ec <_dtoa_r+0x99c>
 8014580:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8014584:	f1b9 0f00 	cmp.w	r9, #0
 8014588:	d10d      	bne.n	80145a6 <_dtoa_r+0x956>
 801458a:	4631      	mov	r1, r6
 801458c:	464b      	mov	r3, r9
 801458e:	2205      	movs	r2, #5
 8014590:	4620      	mov	r0, r4
 8014592:	f000 ff7d 	bl	8015490 <__multadd>
 8014596:	4601      	mov	r1, r0
 8014598:	4606      	mov	r6, r0
 801459a:	4658      	mov	r0, fp
 801459c:	f001 f9de 	bl	801595c <__mcmp>
 80145a0:	2800      	cmp	r0, #0
 80145a2:	f73f adbd 	bgt.w	8014120 <_dtoa_r+0x4d0>
 80145a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80145a8:	9d00      	ldr	r5, [sp, #0]
 80145aa:	ea6f 0a03 	mvn.w	sl, r3
 80145ae:	f04f 0800 	mov.w	r8, #0
 80145b2:	4631      	mov	r1, r6
 80145b4:	4620      	mov	r0, r4
 80145b6:	f000 ff49 	bl	801544c <_Bfree>
 80145ba:	2f00      	cmp	r7, #0
 80145bc:	f43f aeb4 	beq.w	8014328 <_dtoa_r+0x6d8>
 80145c0:	f1b8 0f00 	cmp.w	r8, #0
 80145c4:	d005      	beq.n	80145d2 <_dtoa_r+0x982>
 80145c6:	45b8      	cmp	r8, r7
 80145c8:	d003      	beq.n	80145d2 <_dtoa_r+0x982>
 80145ca:	4641      	mov	r1, r8
 80145cc:	4620      	mov	r0, r4
 80145ce:	f000 ff3d 	bl	801544c <_Bfree>
 80145d2:	4639      	mov	r1, r7
 80145d4:	4620      	mov	r0, r4
 80145d6:	f000 ff39 	bl	801544c <_Bfree>
 80145da:	e6a5      	b.n	8014328 <_dtoa_r+0x6d8>
 80145dc:	2600      	movs	r6, #0
 80145de:	4637      	mov	r7, r6
 80145e0:	e7e1      	b.n	80145a6 <_dtoa_r+0x956>
 80145e2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80145e4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80145e8:	4637      	mov	r7, r6
 80145ea:	e599      	b.n	8014120 <_dtoa_r+0x4d0>
 80145ec:	9b08      	ldr	r3, [sp, #32]
 80145ee:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80145f2:	2b00      	cmp	r3, #0
 80145f4:	f000 80fd 	beq.w	80147f2 <_dtoa_r+0xba2>
 80145f8:	2d00      	cmp	r5, #0
 80145fa:	dd05      	ble.n	8014608 <_dtoa_r+0x9b8>
 80145fc:	4639      	mov	r1, r7
 80145fe:	462a      	mov	r2, r5
 8014600:	4620      	mov	r0, r4
 8014602:	f001 f93f 	bl	8015884 <__lshift>
 8014606:	4607      	mov	r7, r0
 8014608:	9b06      	ldr	r3, [sp, #24]
 801460a:	2b00      	cmp	r3, #0
 801460c:	d05c      	beq.n	80146c8 <_dtoa_r+0xa78>
 801460e:	6879      	ldr	r1, [r7, #4]
 8014610:	4620      	mov	r0, r4
 8014612:	f000 fedb 	bl	80153cc <_Balloc>
 8014616:	4605      	mov	r5, r0
 8014618:	b928      	cbnz	r0, 8014626 <_dtoa_r+0x9d6>
 801461a:	4b80      	ldr	r3, [pc, #512]	; (801481c <_dtoa_r+0xbcc>)
 801461c:	4602      	mov	r2, r0
 801461e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8014622:	f7ff bb2e 	b.w	8013c82 <_dtoa_r+0x32>
 8014626:	693a      	ldr	r2, [r7, #16]
 8014628:	3202      	adds	r2, #2
 801462a:	0092      	lsls	r2, r2, #2
 801462c:	f107 010c 	add.w	r1, r7, #12
 8014630:	300c      	adds	r0, #12
 8014632:	f7fc fc2b 	bl	8010e8c <memcpy>
 8014636:	2201      	movs	r2, #1
 8014638:	4629      	mov	r1, r5
 801463a:	4620      	mov	r0, r4
 801463c:	f001 f922 	bl	8015884 <__lshift>
 8014640:	9b00      	ldr	r3, [sp, #0]
 8014642:	3301      	adds	r3, #1
 8014644:	9301      	str	r3, [sp, #4]
 8014646:	9b00      	ldr	r3, [sp, #0]
 8014648:	444b      	add	r3, r9
 801464a:	9307      	str	r3, [sp, #28]
 801464c:	9b02      	ldr	r3, [sp, #8]
 801464e:	f003 0301 	and.w	r3, r3, #1
 8014652:	46b8      	mov	r8, r7
 8014654:	9306      	str	r3, [sp, #24]
 8014656:	4607      	mov	r7, r0
 8014658:	9b01      	ldr	r3, [sp, #4]
 801465a:	4631      	mov	r1, r6
 801465c:	3b01      	subs	r3, #1
 801465e:	4658      	mov	r0, fp
 8014660:	9302      	str	r3, [sp, #8]
 8014662:	f7ff fa69 	bl	8013b38 <quorem>
 8014666:	4603      	mov	r3, r0
 8014668:	3330      	adds	r3, #48	; 0x30
 801466a:	9004      	str	r0, [sp, #16]
 801466c:	4641      	mov	r1, r8
 801466e:	4658      	mov	r0, fp
 8014670:	9308      	str	r3, [sp, #32]
 8014672:	f001 f973 	bl	801595c <__mcmp>
 8014676:	463a      	mov	r2, r7
 8014678:	4681      	mov	r9, r0
 801467a:	4631      	mov	r1, r6
 801467c:	4620      	mov	r0, r4
 801467e:	f001 f989 	bl	8015994 <__mdiff>
 8014682:	68c2      	ldr	r2, [r0, #12]
 8014684:	9b08      	ldr	r3, [sp, #32]
 8014686:	4605      	mov	r5, r0
 8014688:	bb02      	cbnz	r2, 80146cc <_dtoa_r+0xa7c>
 801468a:	4601      	mov	r1, r0
 801468c:	4658      	mov	r0, fp
 801468e:	f001 f965 	bl	801595c <__mcmp>
 8014692:	9b08      	ldr	r3, [sp, #32]
 8014694:	4602      	mov	r2, r0
 8014696:	4629      	mov	r1, r5
 8014698:	4620      	mov	r0, r4
 801469a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 801469e:	f000 fed5 	bl	801544c <_Bfree>
 80146a2:	9b05      	ldr	r3, [sp, #20]
 80146a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80146a6:	9d01      	ldr	r5, [sp, #4]
 80146a8:	ea43 0102 	orr.w	r1, r3, r2
 80146ac:	9b06      	ldr	r3, [sp, #24]
 80146ae:	430b      	orrs	r3, r1
 80146b0:	9b08      	ldr	r3, [sp, #32]
 80146b2:	d10d      	bne.n	80146d0 <_dtoa_r+0xa80>
 80146b4:	2b39      	cmp	r3, #57	; 0x39
 80146b6:	d029      	beq.n	801470c <_dtoa_r+0xabc>
 80146b8:	f1b9 0f00 	cmp.w	r9, #0
 80146bc:	dd01      	ble.n	80146c2 <_dtoa_r+0xa72>
 80146be:	9b04      	ldr	r3, [sp, #16]
 80146c0:	3331      	adds	r3, #49	; 0x31
 80146c2:	9a02      	ldr	r2, [sp, #8]
 80146c4:	7013      	strb	r3, [r2, #0]
 80146c6:	e774      	b.n	80145b2 <_dtoa_r+0x962>
 80146c8:	4638      	mov	r0, r7
 80146ca:	e7b9      	b.n	8014640 <_dtoa_r+0x9f0>
 80146cc:	2201      	movs	r2, #1
 80146ce:	e7e2      	b.n	8014696 <_dtoa_r+0xa46>
 80146d0:	f1b9 0f00 	cmp.w	r9, #0
 80146d4:	db06      	blt.n	80146e4 <_dtoa_r+0xa94>
 80146d6:	9905      	ldr	r1, [sp, #20]
 80146d8:	ea41 0909 	orr.w	r9, r1, r9
 80146dc:	9906      	ldr	r1, [sp, #24]
 80146de:	ea59 0101 	orrs.w	r1, r9, r1
 80146e2:	d120      	bne.n	8014726 <_dtoa_r+0xad6>
 80146e4:	2a00      	cmp	r2, #0
 80146e6:	ddec      	ble.n	80146c2 <_dtoa_r+0xa72>
 80146e8:	4659      	mov	r1, fp
 80146ea:	2201      	movs	r2, #1
 80146ec:	4620      	mov	r0, r4
 80146ee:	9301      	str	r3, [sp, #4]
 80146f0:	f001 f8c8 	bl	8015884 <__lshift>
 80146f4:	4631      	mov	r1, r6
 80146f6:	4683      	mov	fp, r0
 80146f8:	f001 f930 	bl	801595c <__mcmp>
 80146fc:	2800      	cmp	r0, #0
 80146fe:	9b01      	ldr	r3, [sp, #4]
 8014700:	dc02      	bgt.n	8014708 <_dtoa_r+0xab8>
 8014702:	d1de      	bne.n	80146c2 <_dtoa_r+0xa72>
 8014704:	07da      	lsls	r2, r3, #31
 8014706:	d5dc      	bpl.n	80146c2 <_dtoa_r+0xa72>
 8014708:	2b39      	cmp	r3, #57	; 0x39
 801470a:	d1d8      	bne.n	80146be <_dtoa_r+0xa6e>
 801470c:	9a02      	ldr	r2, [sp, #8]
 801470e:	2339      	movs	r3, #57	; 0x39
 8014710:	7013      	strb	r3, [r2, #0]
 8014712:	462b      	mov	r3, r5
 8014714:	461d      	mov	r5, r3
 8014716:	3b01      	subs	r3, #1
 8014718:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801471c:	2a39      	cmp	r2, #57	; 0x39
 801471e:	d050      	beq.n	80147c2 <_dtoa_r+0xb72>
 8014720:	3201      	adds	r2, #1
 8014722:	701a      	strb	r2, [r3, #0]
 8014724:	e745      	b.n	80145b2 <_dtoa_r+0x962>
 8014726:	2a00      	cmp	r2, #0
 8014728:	dd03      	ble.n	8014732 <_dtoa_r+0xae2>
 801472a:	2b39      	cmp	r3, #57	; 0x39
 801472c:	d0ee      	beq.n	801470c <_dtoa_r+0xabc>
 801472e:	3301      	adds	r3, #1
 8014730:	e7c7      	b.n	80146c2 <_dtoa_r+0xa72>
 8014732:	9a01      	ldr	r2, [sp, #4]
 8014734:	9907      	ldr	r1, [sp, #28]
 8014736:	f802 3c01 	strb.w	r3, [r2, #-1]
 801473a:	428a      	cmp	r2, r1
 801473c:	d02a      	beq.n	8014794 <_dtoa_r+0xb44>
 801473e:	4659      	mov	r1, fp
 8014740:	2300      	movs	r3, #0
 8014742:	220a      	movs	r2, #10
 8014744:	4620      	mov	r0, r4
 8014746:	f000 fea3 	bl	8015490 <__multadd>
 801474a:	45b8      	cmp	r8, r7
 801474c:	4683      	mov	fp, r0
 801474e:	f04f 0300 	mov.w	r3, #0
 8014752:	f04f 020a 	mov.w	r2, #10
 8014756:	4641      	mov	r1, r8
 8014758:	4620      	mov	r0, r4
 801475a:	d107      	bne.n	801476c <_dtoa_r+0xb1c>
 801475c:	f000 fe98 	bl	8015490 <__multadd>
 8014760:	4680      	mov	r8, r0
 8014762:	4607      	mov	r7, r0
 8014764:	9b01      	ldr	r3, [sp, #4]
 8014766:	3301      	adds	r3, #1
 8014768:	9301      	str	r3, [sp, #4]
 801476a:	e775      	b.n	8014658 <_dtoa_r+0xa08>
 801476c:	f000 fe90 	bl	8015490 <__multadd>
 8014770:	4639      	mov	r1, r7
 8014772:	4680      	mov	r8, r0
 8014774:	2300      	movs	r3, #0
 8014776:	220a      	movs	r2, #10
 8014778:	4620      	mov	r0, r4
 801477a:	f000 fe89 	bl	8015490 <__multadd>
 801477e:	4607      	mov	r7, r0
 8014780:	e7f0      	b.n	8014764 <_dtoa_r+0xb14>
 8014782:	f1b9 0f00 	cmp.w	r9, #0
 8014786:	9a00      	ldr	r2, [sp, #0]
 8014788:	bfcc      	ite	gt
 801478a:	464d      	movgt	r5, r9
 801478c:	2501      	movle	r5, #1
 801478e:	4415      	add	r5, r2
 8014790:	f04f 0800 	mov.w	r8, #0
 8014794:	4659      	mov	r1, fp
 8014796:	2201      	movs	r2, #1
 8014798:	4620      	mov	r0, r4
 801479a:	9301      	str	r3, [sp, #4]
 801479c:	f001 f872 	bl	8015884 <__lshift>
 80147a0:	4631      	mov	r1, r6
 80147a2:	4683      	mov	fp, r0
 80147a4:	f001 f8da 	bl	801595c <__mcmp>
 80147a8:	2800      	cmp	r0, #0
 80147aa:	dcb2      	bgt.n	8014712 <_dtoa_r+0xac2>
 80147ac:	d102      	bne.n	80147b4 <_dtoa_r+0xb64>
 80147ae:	9b01      	ldr	r3, [sp, #4]
 80147b0:	07db      	lsls	r3, r3, #31
 80147b2:	d4ae      	bmi.n	8014712 <_dtoa_r+0xac2>
 80147b4:	462b      	mov	r3, r5
 80147b6:	461d      	mov	r5, r3
 80147b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80147bc:	2a30      	cmp	r2, #48	; 0x30
 80147be:	d0fa      	beq.n	80147b6 <_dtoa_r+0xb66>
 80147c0:	e6f7      	b.n	80145b2 <_dtoa_r+0x962>
 80147c2:	9a00      	ldr	r2, [sp, #0]
 80147c4:	429a      	cmp	r2, r3
 80147c6:	d1a5      	bne.n	8014714 <_dtoa_r+0xac4>
 80147c8:	f10a 0a01 	add.w	sl, sl, #1
 80147cc:	2331      	movs	r3, #49	; 0x31
 80147ce:	e779      	b.n	80146c4 <_dtoa_r+0xa74>
 80147d0:	4b13      	ldr	r3, [pc, #76]	; (8014820 <_dtoa_r+0xbd0>)
 80147d2:	f7ff baaf 	b.w	8013d34 <_dtoa_r+0xe4>
 80147d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80147d8:	2b00      	cmp	r3, #0
 80147da:	f47f aa86 	bne.w	8013cea <_dtoa_r+0x9a>
 80147de:	4b11      	ldr	r3, [pc, #68]	; (8014824 <_dtoa_r+0xbd4>)
 80147e0:	f7ff baa8 	b.w	8013d34 <_dtoa_r+0xe4>
 80147e4:	f1b9 0f00 	cmp.w	r9, #0
 80147e8:	dc03      	bgt.n	80147f2 <_dtoa_r+0xba2>
 80147ea:	9b05      	ldr	r3, [sp, #20]
 80147ec:	2b02      	cmp	r3, #2
 80147ee:	f73f aec9 	bgt.w	8014584 <_dtoa_r+0x934>
 80147f2:	9d00      	ldr	r5, [sp, #0]
 80147f4:	4631      	mov	r1, r6
 80147f6:	4658      	mov	r0, fp
 80147f8:	f7ff f99e 	bl	8013b38 <quorem>
 80147fc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8014800:	f805 3b01 	strb.w	r3, [r5], #1
 8014804:	9a00      	ldr	r2, [sp, #0]
 8014806:	1aaa      	subs	r2, r5, r2
 8014808:	4591      	cmp	r9, r2
 801480a:	ddba      	ble.n	8014782 <_dtoa_r+0xb32>
 801480c:	4659      	mov	r1, fp
 801480e:	2300      	movs	r3, #0
 8014810:	220a      	movs	r2, #10
 8014812:	4620      	mov	r0, r4
 8014814:	f000 fe3c 	bl	8015490 <__multadd>
 8014818:	4683      	mov	fp, r0
 801481a:	e7eb      	b.n	80147f4 <_dtoa_r+0xba4>
 801481c:	08018bfd 	.word	0x08018bfd
 8014820:	08018e01 	.word	0x08018e01
 8014824:	08018b91 	.word	0x08018b91

08014828 <__sflush_r>:
 8014828:	898a      	ldrh	r2, [r1, #12]
 801482a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801482e:	4605      	mov	r5, r0
 8014830:	0710      	lsls	r0, r2, #28
 8014832:	460c      	mov	r4, r1
 8014834:	d458      	bmi.n	80148e8 <__sflush_r+0xc0>
 8014836:	684b      	ldr	r3, [r1, #4]
 8014838:	2b00      	cmp	r3, #0
 801483a:	dc05      	bgt.n	8014848 <__sflush_r+0x20>
 801483c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801483e:	2b00      	cmp	r3, #0
 8014840:	dc02      	bgt.n	8014848 <__sflush_r+0x20>
 8014842:	2000      	movs	r0, #0
 8014844:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014848:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801484a:	2e00      	cmp	r6, #0
 801484c:	d0f9      	beq.n	8014842 <__sflush_r+0x1a>
 801484e:	2300      	movs	r3, #0
 8014850:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8014854:	682f      	ldr	r7, [r5, #0]
 8014856:	602b      	str	r3, [r5, #0]
 8014858:	d032      	beq.n	80148c0 <__sflush_r+0x98>
 801485a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801485c:	89a3      	ldrh	r3, [r4, #12]
 801485e:	075a      	lsls	r2, r3, #29
 8014860:	d505      	bpl.n	801486e <__sflush_r+0x46>
 8014862:	6863      	ldr	r3, [r4, #4]
 8014864:	1ac0      	subs	r0, r0, r3
 8014866:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8014868:	b10b      	cbz	r3, 801486e <__sflush_r+0x46>
 801486a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801486c:	1ac0      	subs	r0, r0, r3
 801486e:	2300      	movs	r3, #0
 8014870:	4602      	mov	r2, r0
 8014872:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8014874:	6a21      	ldr	r1, [r4, #32]
 8014876:	4628      	mov	r0, r5
 8014878:	47b0      	blx	r6
 801487a:	1c43      	adds	r3, r0, #1
 801487c:	89a3      	ldrh	r3, [r4, #12]
 801487e:	d106      	bne.n	801488e <__sflush_r+0x66>
 8014880:	6829      	ldr	r1, [r5, #0]
 8014882:	291d      	cmp	r1, #29
 8014884:	d82c      	bhi.n	80148e0 <__sflush_r+0xb8>
 8014886:	4a2a      	ldr	r2, [pc, #168]	; (8014930 <__sflush_r+0x108>)
 8014888:	40ca      	lsrs	r2, r1
 801488a:	07d6      	lsls	r6, r2, #31
 801488c:	d528      	bpl.n	80148e0 <__sflush_r+0xb8>
 801488e:	2200      	movs	r2, #0
 8014890:	6062      	str	r2, [r4, #4]
 8014892:	04d9      	lsls	r1, r3, #19
 8014894:	6922      	ldr	r2, [r4, #16]
 8014896:	6022      	str	r2, [r4, #0]
 8014898:	d504      	bpl.n	80148a4 <__sflush_r+0x7c>
 801489a:	1c42      	adds	r2, r0, #1
 801489c:	d101      	bne.n	80148a2 <__sflush_r+0x7a>
 801489e:	682b      	ldr	r3, [r5, #0]
 80148a0:	b903      	cbnz	r3, 80148a4 <__sflush_r+0x7c>
 80148a2:	6560      	str	r0, [r4, #84]	; 0x54
 80148a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80148a6:	602f      	str	r7, [r5, #0]
 80148a8:	2900      	cmp	r1, #0
 80148aa:	d0ca      	beq.n	8014842 <__sflush_r+0x1a>
 80148ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80148b0:	4299      	cmp	r1, r3
 80148b2:	d002      	beq.n	80148ba <__sflush_r+0x92>
 80148b4:	4628      	mov	r0, r5
 80148b6:	f7fc fd97 	bl	80113e8 <_free_r>
 80148ba:	2000      	movs	r0, #0
 80148bc:	6360      	str	r0, [r4, #52]	; 0x34
 80148be:	e7c1      	b.n	8014844 <__sflush_r+0x1c>
 80148c0:	6a21      	ldr	r1, [r4, #32]
 80148c2:	2301      	movs	r3, #1
 80148c4:	4628      	mov	r0, r5
 80148c6:	47b0      	blx	r6
 80148c8:	1c41      	adds	r1, r0, #1
 80148ca:	d1c7      	bne.n	801485c <__sflush_r+0x34>
 80148cc:	682b      	ldr	r3, [r5, #0]
 80148ce:	2b00      	cmp	r3, #0
 80148d0:	d0c4      	beq.n	801485c <__sflush_r+0x34>
 80148d2:	2b1d      	cmp	r3, #29
 80148d4:	d001      	beq.n	80148da <__sflush_r+0xb2>
 80148d6:	2b16      	cmp	r3, #22
 80148d8:	d101      	bne.n	80148de <__sflush_r+0xb6>
 80148da:	602f      	str	r7, [r5, #0]
 80148dc:	e7b1      	b.n	8014842 <__sflush_r+0x1a>
 80148de:	89a3      	ldrh	r3, [r4, #12]
 80148e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80148e4:	81a3      	strh	r3, [r4, #12]
 80148e6:	e7ad      	b.n	8014844 <__sflush_r+0x1c>
 80148e8:	690f      	ldr	r7, [r1, #16]
 80148ea:	2f00      	cmp	r7, #0
 80148ec:	d0a9      	beq.n	8014842 <__sflush_r+0x1a>
 80148ee:	0793      	lsls	r3, r2, #30
 80148f0:	680e      	ldr	r6, [r1, #0]
 80148f2:	bf08      	it	eq
 80148f4:	694b      	ldreq	r3, [r1, #20]
 80148f6:	600f      	str	r7, [r1, #0]
 80148f8:	bf18      	it	ne
 80148fa:	2300      	movne	r3, #0
 80148fc:	eba6 0807 	sub.w	r8, r6, r7
 8014900:	608b      	str	r3, [r1, #8]
 8014902:	f1b8 0f00 	cmp.w	r8, #0
 8014906:	dd9c      	ble.n	8014842 <__sflush_r+0x1a>
 8014908:	6a21      	ldr	r1, [r4, #32]
 801490a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801490c:	4643      	mov	r3, r8
 801490e:	463a      	mov	r2, r7
 8014910:	4628      	mov	r0, r5
 8014912:	47b0      	blx	r6
 8014914:	2800      	cmp	r0, #0
 8014916:	dc06      	bgt.n	8014926 <__sflush_r+0xfe>
 8014918:	89a3      	ldrh	r3, [r4, #12]
 801491a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801491e:	81a3      	strh	r3, [r4, #12]
 8014920:	f04f 30ff 	mov.w	r0, #4294967295
 8014924:	e78e      	b.n	8014844 <__sflush_r+0x1c>
 8014926:	4407      	add	r7, r0
 8014928:	eba8 0800 	sub.w	r8, r8, r0
 801492c:	e7e9      	b.n	8014902 <__sflush_r+0xda>
 801492e:	bf00      	nop
 8014930:	20400001 	.word	0x20400001

08014934 <_fflush_r>:
 8014934:	b538      	push	{r3, r4, r5, lr}
 8014936:	690b      	ldr	r3, [r1, #16]
 8014938:	4605      	mov	r5, r0
 801493a:	460c      	mov	r4, r1
 801493c:	b913      	cbnz	r3, 8014944 <_fflush_r+0x10>
 801493e:	2500      	movs	r5, #0
 8014940:	4628      	mov	r0, r5
 8014942:	bd38      	pop	{r3, r4, r5, pc}
 8014944:	b118      	cbz	r0, 801494e <_fflush_r+0x1a>
 8014946:	6983      	ldr	r3, [r0, #24]
 8014948:	b90b      	cbnz	r3, 801494e <_fflush_r+0x1a>
 801494a:	f7fc f8ab 	bl	8010aa4 <__sinit>
 801494e:	4b14      	ldr	r3, [pc, #80]	; (80149a0 <_fflush_r+0x6c>)
 8014950:	429c      	cmp	r4, r3
 8014952:	d11b      	bne.n	801498c <_fflush_r+0x58>
 8014954:	686c      	ldr	r4, [r5, #4]
 8014956:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801495a:	2b00      	cmp	r3, #0
 801495c:	d0ef      	beq.n	801493e <_fflush_r+0xa>
 801495e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8014960:	07d0      	lsls	r0, r2, #31
 8014962:	d404      	bmi.n	801496e <_fflush_r+0x3a>
 8014964:	0599      	lsls	r1, r3, #22
 8014966:	d402      	bmi.n	801496e <_fflush_r+0x3a>
 8014968:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801496a:	f7fc fa7b 	bl	8010e64 <__retarget_lock_acquire_recursive>
 801496e:	4628      	mov	r0, r5
 8014970:	4621      	mov	r1, r4
 8014972:	f7ff ff59 	bl	8014828 <__sflush_r>
 8014976:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8014978:	07da      	lsls	r2, r3, #31
 801497a:	4605      	mov	r5, r0
 801497c:	d4e0      	bmi.n	8014940 <_fflush_r+0xc>
 801497e:	89a3      	ldrh	r3, [r4, #12]
 8014980:	059b      	lsls	r3, r3, #22
 8014982:	d4dd      	bmi.n	8014940 <_fflush_r+0xc>
 8014984:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014986:	f7fc fa6f 	bl	8010e68 <__retarget_lock_release_recursive>
 801498a:	e7d9      	b.n	8014940 <_fflush_r+0xc>
 801498c:	4b05      	ldr	r3, [pc, #20]	; (80149a4 <_fflush_r+0x70>)
 801498e:	429c      	cmp	r4, r3
 8014990:	d101      	bne.n	8014996 <_fflush_r+0x62>
 8014992:	68ac      	ldr	r4, [r5, #8]
 8014994:	e7df      	b.n	8014956 <_fflush_r+0x22>
 8014996:	4b04      	ldr	r3, [pc, #16]	; (80149a8 <_fflush_r+0x74>)
 8014998:	429c      	cmp	r4, r3
 801499a:	bf08      	it	eq
 801499c:	68ec      	ldreq	r4, [r5, #12]
 801499e:	e7da      	b.n	8014956 <_fflush_r+0x22>
 80149a0:	08018814 	.word	0x08018814
 80149a4:	08018834 	.word	0x08018834
 80149a8:	080187f4 	.word	0x080187f4

080149ac <fiprintf>:
 80149ac:	b40e      	push	{r1, r2, r3}
 80149ae:	b503      	push	{r0, r1, lr}
 80149b0:	4601      	mov	r1, r0
 80149b2:	ab03      	add	r3, sp, #12
 80149b4:	4805      	ldr	r0, [pc, #20]	; (80149cc <fiprintf+0x20>)
 80149b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80149ba:	6800      	ldr	r0, [r0, #0]
 80149bc:	9301      	str	r3, [sp, #4]
 80149be:	f001 fd4d 	bl	801645c <_vfiprintf_r>
 80149c2:	b002      	add	sp, #8
 80149c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80149c8:	b003      	add	sp, #12
 80149ca:	4770      	bx	lr
 80149cc:	2000004c 	.word	0x2000004c

080149d0 <rshift>:
 80149d0:	6903      	ldr	r3, [r0, #16]
 80149d2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80149d6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80149da:	ea4f 1261 	mov.w	r2, r1, asr #5
 80149de:	f100 0414 	add.w	r4, r0, #20
 80149e2:	dd45      	ble.n	8014a70 <rshift+0xa0>
 80149e4:	f011 011f 	ands.w	r1, r1, #31
 80149e8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80149ec:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80149f0:	d10c      	bne.n	8014a0c <rshift+0x3c>
 80149f2:	f100 0710 	add.w	r7, r0, #16
 80149f6:	4629      	mov	r1, r5
 80149f8:	42b1      	cmp	r1, r6
 80149fa:	d334      	bcc.n	8014a66 <rshift+0x96>
 80149fc:	1a9b      	subs	r3, r3, r2
 80149fe:	009b      	lsls	r3, r3, #2
 8014a00:	1eea      	subs	r2, r5, #3
 8014a02:	4296      	cmp	r6, r2
 8014a04:	bf38      	it	cc
 8014a06:	2300      	movcc	r3, #0
 8014a08:	4423      	add	r3, r4
 8014a0a:	e015      	b.n	8014a38 <rshift+0x68>
 8014a0c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8014a10:	f1c1 0820 	rsb	r8, r1, #32
 8014a14:	40cf      	lsrs	r7, r1
 8014a16:	f105 0e04 	add.w	lr, r5, #4
 8014a1a:	46a1      	mov	r9, r4
 8014a1c:	4576      	cmp	r6, lr
 8014a1e:	46f4      	mov	ip, lr
 8014a20:	d815      	bhi.n	8014a4e <rshift+0x7e>
 8014a22:	1a9b      	subs	r3, r3, r2
 8014a24:	009a      	lsls	r2, r3, #2
 8014a26:	3a04      	subs	r2, #4
 8014a28:	3501      	adds	r5, #1
 8014a2a:	42ae      	cmp	r6, r5
 8014a2c:	bf38      	it	cc
 8014a2e:	2200      	movcc	r2, #0
 8014a30:	18a3      	adds	r3, r4, r2
 8014a32:	50a7      	str	r7, [r4, r2]
 8014a34:	b107      	cbz	r7, 8014a38 <rshift+0x68>
 8014a36:	3304      	adds	r3, #4
 8014a38:	1b1a      	subs	r2, r3, r4
 8014a3a:	42a3      	cmp	r3, r4
 8014a3c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8014a40:	bf08      	it	eq
 8014a42:	2300      	moveq	r3, #0
 8014a44:	6102      	str	r2, [r0, #16]
 8014a46:	bf08      	it	eq
 8014a48:	6143      	streq	r3, [r0, #20]
 8014a4a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014a4e:	f8dc c000 	ldr.w	ip, [ip]
 8014a52:	fa0c fc08 	lsl.w	ip, ip, r8
 8014a56:	ea4c 0707 	orr.w	r7, ip, r7
 8014a5a:	f849 7b04 	str.w	r7, [r9], #4
 8014a5e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8014a62:	40cf      	lsrs	r7, r1
 8014a64:	e7da      	b.n	8014a1c <rshift+0x4c>
 8014a66:	f851 cb04 	ldr.w	ip, [r1], #4
 8014a6a:	f847 cf04 	str.w	ip, [r7, #4]!
 8014a6e:	e7c3      	b.n	80149f8 <rshift+0x28>
 8014a70:	4623      	mov	r3, r4
 8014a72:	e7e1      	b.n	8014a38 <rshift+0x68>

08014a74 <__hexdig_fun>:
 8014a74:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8014a78:	2b09      	cmp	r3, #9
 8014a7a:	d802      	bhi.n	8014a82 <__hexdig_fun+0xe>
 8014a7c:	3820      	subs	r0, #32
 8014a7e:	b2c0      	uxtb	r0, r0
 8014a80:	4770      	bx	lr
 8014a82:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8014a86:	2b05      	cmp	r3, #5
 8014a88:	d801      	bhi.n	8014a8e <__hexdig_fun+0x1a>
 8014a8a:	3847      	subs	r0, #71	; 0x47
 8014a8c:	e7f7      	b.n	8014a7e <__hexdig_fun+0xa>
 8014a8e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8014a92:	2b05      	cmp	r3, #5
 8014a94:	d801      	bhi.n	8014a9a <__hexdig_fun+0x26>
 8014a96:	3827      	subs	r0, #39	; 0x27
 8014a98:	e7f1      	b.n	8014a7e <__hexdig_fun+0xa>
 8014a9a:	2000      	movs	r0, #0
 8014a9c:	4770      	bx	lr
	...

08014aa0 <__gethex>:
 8014aa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014aa4:	ed2d 8b02 	vpush	{d8}
 8014aa8:	b089      	sub	sp, #36	; 0x24
 8014aaa:	ee08 0a10 	vmov	s16, r0
 8014aae:	9304      	str	r3, [sp, #16]
 8014ab0:	4bbc      	ldr	r3, [pc, #752]	; (8014da4 <__gethex+0x304>)
 8014ab2:	681b      	ldr	r3, [r3, #0]
 8014ab4:	9301      	str	r3, [sp, #4]
 8014ab6:	4618      	mov	r0, r3
 8014ab8:	468b      	mov	fp, r1
 8014aba:	4690      	mov	r8, r2
 8014abc:	f7eb fba2 	bl	8000204 <strlen>
 8014ac0:	9b01      	ldr	r3, [sp, #4]
 8014ac2:	f8db 2000 	ldr.w	r2, [fp]
 8014ac6:	4403      	add	r3, r0
 8014ac8:	4682      	mov	sl, r0
 8014aca:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8014ace:	9305      	str	r3, [sp, #20]
 8014ad0:	1c93      	adds	r3, r2, #2
 8014ad2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8014ad6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8014ada:	32fe      	adds	r2, #254	; 0xfe
 8014adc:	18d1      	adds	r1, r2, r3
 8014ade:	461f      	mov	r7, r3
 8014ae0:	f813 0b01 	ldrb.w	r0, [r3], #1
 8014ae4:	9100      	str	r1, [sp, #0]
 8014ae6:	2830      	cmp	r0, #48	; 0x30
 8014ae8:	d0f8      	beq.n	8014adc <__gethex+0x3c>
 8014aea:	f7ff ffc3 	bl	8014a74 <__hexdig_fun>
 8014aee:	4604      	mov	r4, r0
 8014af0:	2800      	cmp	r0, #0
 8014af2:	d13a      	bne.n	8014b6a <__gethex+0xca>
 8014af4:	9901      	ldr	r1, [sp, #4]
 8014af6:	4652      	mov	r2, sl
 8014af8:	4638      	mov	r0, r7
 8014afa:	f7fd fd84 	bl	8012606 <strncmp>
 8014afe:	4605      	mov	r5, r0
 8014b00:	2800      	cmp	r0, #0
 8014b02:	d168      	bne.n	8014bd6 <__gethex+0x136>
 8014b04:	f817 000a 	ldrb.w	r0, [r7, sl]
 8014b08:	eb07 060a 	add.w	r6, r7, sl
 8014b0c:	f7ff ffb2 	bl	8014a74 <__hexdig_fun>
 8014b10:	2800      	cmp	r0, #0
 8014b12:	d062      	beq.n	8014bda <__gethex+0x13a>
 8014b14:	4633      	mov	r3, r6
 8014b16:	7818      	ldrb	r0, [r3, #0]
 8014b18:	2830      	cmp	r0, #48	; 0x30
 8014b1a:	461f      	mov	r7, r3
 8014b1c:	f103 0301 	add.w	r3, r3, #1
 8014b20:	d0f9      	beq.n	8014b16 <__gethex+0x76>
 8014b22:	f7ff ffa7 	bl	8014a74 <__hexdig_fun>
 8014b26:	2301      	movs	r3, #1
 8014b28:	fab0 f480 	clz	r4, r0
 8014b2c:	0964      	lsrs	r4, r4, #5
 8014b2e:	4635      	mov	r5, r6
 8014b30:	9300      	str	r3, [sp, #0]
 8014b32:	463a      	mov	r2, r7
 8014b34:	4616      	mov	r6, r2
 8014b36:	3201      	adds	r2, #1
 8014b38:	7830      	ldrb	r0, [r6, #0]
 8014b3a:	f7ff ff9b 	bl	8014a74 <__hexdig_fun>
 8014b3e:	2800      	cmp	r0, #0
 8014b40:	d1f8      	bne.n	8014b34 <__gethex+0x94>
 8014b42:	9901      	ldr	r1, [sp, #4]
 8014b44:	4652      	mov	r2, sl
 8014b46:	4630      	mov	r0, r6
 8014b48:	f7fd fd5d 	bl	8012606 <strncmp>
 8014b4c:	b980      	cbnz	r0, 8014b70 <__gethex+0xd0>
 8014b4e:	b94d      	cbnz	r5, 8014b64 <__gethex+0xc4>
 8014b50:	eb06 050a 	add.w	r5, r6, sl
 8014b54:	462a      	mov	r2, r5
 8014b56:	4616      	mov	r6, r2
 8014b58:	3201      	adds	r2, #1
 8014b5a:	7830      	ldrb	r0, [r6, #0]
 8014b5c:	f7ff ff8a 	bl	8014a74 <__hexdig_fun>
 8014b60:	2800      	cmp	r0, #0
 8014b62:	d1f8      	bne.n	8014b56 <__gethex+0xb6>
 8014b64:	1bad      	subs	r5, r5, r6
 8014b66:	00ad      	lsls	r5, r5, #2
 8014b68:	e004      	b.n	8014b74 <__gethex+0xd4>
 8014b6a:	2400      	movs	r4, #0
 8014b6c:	4625      	mov	r5, r4
 8014b6e:	e7e0      	b.n	8014b32 <__gethex+0x92>
 8014b70:	2d00      	cmp	r5, #0
 8014b72:	d1f7      	bne.n	8014b64 <__gethex+0xc4>
 8014b74:	7833      	ldrb	r3, [r6, #0]
 8014b76:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8014b7a:	2b50      	cmp	r3, #80	; 0x50
 8014b7c:	d13b      	bne.n	8014bf6 <__gethex+0x156>
 8014b7e:	7873      	ldrb	r3, [r6, #1]
 8014b80:	2b2b      	cmp	r3, #43	; 0x2b
 8014b82:	d02c      	beq.n	8014bde <__gethex+0x13e>
 8014b84:	2b2d      	cmp	r3, #45	; 0x2d
 8014b86:	d02e      	beq.n	8014be6 <__gethex+0x146>
 8014b88:	1c71      	adds	r1, r6, #1
 8014b8a:	f04f 0900 	mov.w	r9, #0
 8014b8e:	7808      	ldrb	r0, [r1, #0]
 8014b90:	f7ff ff70 	bl	8014a74 <__hexdig_fun>
 8014b94:	1e43      	subs	r3, r0, #1
 8014b96:	b2db      	uxtb	r3, r3
 8014b98:	2b18      	cmp	r3, #24
 8014b9a:	d82c      	bhi.n	8014bf6 <__gethex+0x156>
 8014b9c:	f1a0 0210 	sub.w	r2, r0, #16
 8014ba0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8014ba4:	f7ff ff66 	bl	8014a74 <__hexdig_fun>
 8014ba8:	1e43      	subs	r3, r0, #1
 8014baa:	b2db      	uxtb	r3, r3
 8014bac:	2b18      	cmp	r3, #24
 8014bae:	d91d      	bls.n	8014bec <__gethex+0x14c>
 8014bb0:	f1b9 0f00 	cmp.w	r9, #0
 8014bb4:	d000      	beq.n	8014bb8 <__gethex+0x118>
 8014bb6:	4252      	negs	r2, r2
 8014bb8:	4415      	add	r5, r2
 8014bba:	f8cb 1000 	str.w	r1, [fp]
 8014bbe:	b1e4      	cbz	r4, 8014bfa <__gethex+0x15a>
 8014bc0:	9b00      	ldr	r3, [sp, #0]
 8014bc2:	2b00      	cmp	r3, #0
 8014bc4:	bf14      	ite	ne
 8014bc6:	2700      	movne	r7, #0
 8014bc8:	2706      	moveq	r7, #6
 8014bca:	4638      	mov	r0, r7
 8014bcc:	b009      	add	sp, #36	; 0x24
 8014bce:	ecbd 8b02 	vpop	{d8}
 8014bd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014bd6:	463e      	mov	r6, r7
 8014bd8:	4625      	mov	r5, r4
 8014bda:	2401      	movs	r4, #1
 8014bdc:	e7ca      	b.n	8014b74 <__gethex+0xd4>
 8014bde:	f04f 0900 	mov.w	r9, #0
 8014be2:	1cb1      	adds	r1, r6, #2
 8014be4:	e7d3      	b.n	8014b8e <__gethex+0xee>
 8014be6:	f04f 0901 	mov.w	r9, #1
 8014bea:	e7fa      	b.n	8014be2 <__gethex+0x142>
 8014bec:	230a      	movs	r3, #10
 8014bee:	fb03 0202 	mla	r2, r3, r2, r0
 8014bf2:	3a10      	subs	r2, #16
 8014bf4:	e7d4      	b.n	8014ba0 <__gethex+0x100>
 8014bf6:	4631      	mov	r1, r6
 8014bf8:	e7df      	b.n	8014bba <__gethex+0x11a>
 8014bfa:	1bf3      	subs	r3, r6, r7
 8014bfc:	3b01      	subs	r3, #1
 8014bfe:	4621      	mov	r1, r4
 8014c00:	2b07      	cmp	r3, #7
 8014c02:	dc0b      	bgt.n	8014c1c <__gethex+0x17c>
 8014c04:	ee18 0a10 	vmov	r0, s16
 8014c08:	f000 fbe0 	bl	80153cc <_Balloc>
 8014c0c:	4604      	mov	r4, r0
 8014c0e:	b940      	cbnz	r0, 8014c22 <__gethex+0x182>
 8014c10:	4b65      	ldr	r3, [pc, #404]	; (8014da8 <__gethex+0x308>)
 8014c12:	4602      	mov	r2, r0
 8014c14:	21de      	movs	r1, #222	; 0xde
 8014c16:	4865      	ldr	r0, [pc, #404]	; (8014dac <__gethex+0x30c>)
 8014c18:	f7fe ff4c 	bl	8013ab4 <__assert_func>
 8014c1c:	3101      	adds	r1, #1
 8014c1e:	105b      	asrs	r3, r3, #1
 8014c20:	e7ee      	b.n	8014c00 <__gethex+0x160>
 8014c22:	f100 0914 	add.w	r9, r0, #20
 8014c26:	f04f 0b00 	mov.w	fp, #0
 8014c2a:	f1ca 0301 	rsb	r3, sl, #1
 8014c2e:	f8cd 9008 	str.w	r9, [sp, #8]
 8014c32:	f8cd b000 	str.w	fp, [sp]
 8014c36:	9306      	str	r3, [sp, #24]
 8014c38:	42b7      	cmp	r7, r6
 8014c3a:	d340      	bcc.n	8014cbe <__gethex+0x21e>
 8014c3c:	9802      	ldr	r0, [sp, #8]
 8014c3e:	9b00      	ldr	r3, [sp, #0]
 8014c40:	f840 3b04 	str.w	r3, [r0], #4
 8014c44:	eba0 0009 	sub.w	r0, r0, r9
 8014c48:	1080      	asrs	r0, r0, #2
 8014c4a:	0146      	lsls	r6, r0, #5
 8014c4c:	6120      	str	r0, [r4, #16]
 8014c4e:	4618      	mov	r0, r3
 8014c50:	f000 fcb2 	bl	80155b8 <__hi0bits>
 8014c54:	1a30      	subs	r0, r6, r0
 8014c56:	f8d8 6000 	ldr.w	r6, [r8]
 8014c5a:	42b0      	cmp	r0, r6
 8014c5c:	dd63      	ble.n	8014d26 <__gethex+0x286>
 8014c5e:	1b87      	subs	r7, r0, r6
 8014c60:	4639      	mov	r1, r7
 8014c62:	4620      	mov	r0, r4
 8014c64:	f001 f84c 	bl	8015d00 <__any_on>
 8014c68:	4682      	mov	sl, r0
 8014c6a:	b1a8      	cbz	r0, 8014c98 <__gethex+0x1f8>
 8014c6c:	1e7b      	subs	r3, r7, #1
 8014c6e:	1159      	asrs	r1, r3, #5
 8014c70:	f003 021f 	and.w	r2, r3, #31
 8014c74:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8014c78:	f04f 0a01 	mov.w	sl, #1
 8014c7c:	fa0a f202 	lsl.w	r2, sl, r2
 8014c80:	420a      	tst	r2, r1
 8014c82:	d009      	beq.n	8014c98 <__gethex+0x1f8>
 8014c84:	4553      	cmp	r3, sl
 8014c86:	dd05      	ble.n	8014c94 <__gethex+0x1f4>
 8014c88:	1eb9      	subs	r1, r7, #2
 8014c8a:	4620      	mov	r0, r4
 8014c8c:	f001 f838 	bl	8015d00 <__any_on>
 8014c90:	2800      	cmp	r0, #0
 8014c92:	d145      	bne.n	8014d20 <__gethex+0x280>
 8014c94:	f04f 0a02 	mov.w	sl, #2
 8014c98:	4639      	mov	r1, r7
 8014c9a:	4620      	mov	r0, r4
 8014c9c:	f7ff fe98 	bl	80149d0 <rshift>
 8014ca0:	443d      	add	r5, r7
 8014ca2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014ca6:	42ab      	cmp	r3, r5
 8014ca8:	da4c      	bge.n	8014d44 <__gethex+0x2a4>
 8014caa:	ee18 0a10 	vmov	r0, s16
 8014cae:	4621      	mov	r1, r4
 8014cb0:	f000 fbcc 	bl	801544c <_Bfree>
 8014cb4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8014cb6:	2300      	movs	r3, #0
 8014cb8:	6013      	str	r3, [r2, #0]
 8014cba:	27a3      	movs	r7, #163	; 0xa3
 8014cbc:	e785      	b.n	8014bca <__gethex+0x12a>
 8014cbe:	1e73      	subs	r3, r6, #1
 8014cc0:	9a05      	ldr	r2, [sp, #20]
 8014cc2:	9303      	str	r3, [sp, #12]
 8014cc4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8014cc8:	4293      	cmp	r3, r2
 8014cca:	d019      	beq.n	8014d00 <__gethex+0x260>
 8014ccc:	f1bb 0f20 	cmp.w	fp, #32
 8014cd0:	d107      	bne.n	8014ce2 <__gethex+0x242>
 8014cd2:	9b02      	ldr	r3, [sp, #8]
 8014cd4:	9a00      	ldr	r2, [sp, #0]
 8014cd6:	f843 2b04 	str.w	r2, [r3], #4
 8014cda:	9302      	str	r3, [sp, #8]
 8014cdc:	2300      	movs	r3, #0
 8014cde:	9300      	str	r3, [sp, #0]
 8014ce0:	469b      	mov	fp, r3
 8014ce2:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8014ce6:	f7ff fec5 	bl	8014a74 <__hexdig_fun>
 8014cea:	9b00      	ldr	r3, [sp, #0]
 8014cec:	f000 000f 	and.w	r0, r0, #15
 8014cf0:	fa00 f00b 	lsl.w	r0, r0, fp
 8014cf4:	4303      	orrs	r3, r0
 8014cf6:	9300      	str	r3, [sp, #0]
 8014cf8:	f10b 0b04 	add.w	fp, fp, #4
 8014cfc:	9b03      	ldr	r3, [sp, #12]
 8014cfe:	e00d      	b.n	8014d1c <__gethex+0x27c>
 8014d00:	9b03      	ldr	r3, [sp, #12]
 8014d02:	9a06      	ldr	r2, [sp, #24]
 8014d04:	4413      	add	r3, r2
 8014d06:	42bb      	cmp	r3, r7
 8014d08:	d3e0      	bcc.n	8014ccc <__gethex+0x22c>
 8014d0a:	4618      	mov	r0, r3
 8014d0c:	9901      	ldr	r1, [sp, #4]
 8014d0e:	9307      	str	r3, [sp, #28]
 8014d10:	4652      	mov	r2, sl
 8014d12:	f7fd fc78 	bl	8012606 <strncmp>
 8014d16:	9b07      	ldr	r3, [sp, #28]
 8014d18:	2800      	cmp	r0, #0
 8014d1a:	d1d7      	bne.n	8014ccc <__gethex+0x22c>
 8014d1c:	461e      	mov	r6, r3
 8014d1e:	e78b      	b.n	8014c38 <__gethex+0x198>
 8014d20:	f04f 0a03 	mov.w	sl, #3
 8014d24:	e7b8      	b.n	8014c98 <__gethex+0x1f8>
 8014d26:	da0a      	bge.n	8014d3e <__gethex+0x29e>
 8014d28:	1a37      	subs	r7, r6, r0
 8014d2a:	4621      	mov	r1, r4
 8014d2c:	ee18 0a10 	vmov	r0, s16
 8014d30:	463a      	mov	r2, r7
 8014d32:	f000 fda7 	bl	8015884 <__lshift>
 8014d36:	1bed      	subs	r5, r5, r7
 8014d38:	4604      	mov	r4, r0
 8014d3a:	f100 0914 	add.w	r9, r0, #20
 8014d3e:	f04f 0a00 	mov.w	sl, #0
 8014d42:	e7ae      	b.n	8014ca2 <__gethex+0x202>
 8014d44:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8014d48:	42a8      	cmp	r0, r5
 8014d4a:	dd72      	ble.n	8014e32 <__gethex+0x392>
 8014d4c:	1b45      	subs	r5, r0, r5
 8014d4e:	42ae      	cmp	r6, r5
 8014d50:	dc36      	bgt.n	8014dc0 <__gethex+0x320>
 8014d52:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014d56:	2b02      	cmp	r3, #2
 8014d58:	d02a      	beq.n	8014db0 <__gethex+0x310>
 8014d5a:	2b03      	cmp	r3, #3
 8014d5c:	d02c      	beq.n	8014db8 <__gethex+0x318>
 8014d5e:	2b01      	cmp	r3, #1
 8014d60:	d115      	bne.n	8014d8e <__gethex+0x2ee>
 8014d62:	42ae      	cmp	r6, r5
 8014d64:	d113      	bne.n	8014d8e <__gethex+0x2ee>
 8014d66:	2e01      	cmp	r6, #1
 8014d68:	d10b      	bne.n	8014d82 <__gethex+0x2e2>
 8014d6a:	9a04      	ldr	r2, [sp, #16]
 8014d6c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8014d70:	6013      	str	r3, [r2, #0]
 8014d72:	2301      	movs	r3, #1
 8014d74:	6123      	str	r3, [r4, #16]
 8014d76:	f8c9 3000 	str.w	r3, [r9]
 8014d7a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014d7c:	2762      	movs	r7, #98	; 0x62
 8014d7e:	601c      	str	r4, [r3, #0]
 8014d80:	e723      	b.n	8014bca <__gethex+0x12a>
 8014d82:	1e71      	subs	r1, r6, #1
 8014d84:	4620      	mov	r0, r4
 8014d86:	f000 ffbb 	bl	8015d00 <__any_on>
 8014d8a:	2800      	cmp	r0, #0
 8014d8c:	d1ed      	bne.n	8014d6a <__gethex+0x2ca>
 8014d8e:	ee18 0a10 	vmov	r0, s16
 8014d92:	4621      	mov	r1, r4
 8014d94:	f000 fb5a 	bl	801544c <_Bfree>
 8014d98:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8014d9a:	2300      	movs	r3, #0
 8014d9c:	6013      	str	r3, [r2, #0]
 8014d9e:	2750      	movs	r7, #80	; 0x50
 8014da0:	e713      	b.n	8014bca <__gethex+0x12a>
 8014da2:	bf00      	nop
 8014da4:	08018c78 	.word	0x08018c78
 8014da8:	08018bfd 	.word	0x08018bfd
 8014dac:	08018c0e 	.word	0x08018c0e
 8014db0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014db2:	2b00      	cmp	r3, #0
 8014db4:	d1eb      	bne.n	8014d8e <__gethex+0x2ee>
 8014db6:	e7d8      	b.n	8014d6a <__gethex+0x2ca>
 8014db8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014dba:	2b00      	cmp	r3, #0
 8014dbc:	d1d5      	bne.n	8014d6a <__gethex+0x2ca>
 8014dbe:	e7e6      	b.n	8014d8e <__gethex+0x2ee>
 8014dc0:	1e6f      	subs	r7, r5, #1
 8014dc2:	f1ba 0f00 	cmp.w	sl, #0
 8014dc6:	d131      	bne.n	8014e2c <__gethex+0x38c>
 8014dc8:	b127      	cbz	r7, 8014dd4 <__gethex+0x334>
 8014dca:	4639      	mov	r1, r7
 8014dcc:	4620      	mov	r0, r4
 8014dce:	f000 ff97 	bl	8015d00 <__any_on>
 8014dd2:	4682      	mov	sl, r0
 8014dd4:	117b      	asrs	r3, r7, #5
 8014dd6:	2101      	movs	r1, #1
 8014dd8:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8014ddc:	f007 071f 	and.w	r7, r7, #31
 8014de0:	fa01 f707 	lsl.w	r7, r1, r7
 8014de4:	421f      	tst	r7, r3
 8014de6:	4629      	mov	r1, r5
 8014de8:	4620      	mov	r0, r4
 8014dea:	bf18      	it	ne
 8014dec:	f04a 0a02 	orrne.w	sl, sl, #2
 8014df0:	1b76      	subs	r6, r6, r5
 8014df2:	f7ff fded 	bl	80149d0 <rshift>
 8014df6:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8014dfa:	2702      	movs	r7, #2
 8014dfc:	f1ba 0f00 	cmp.w	sl, #0
 8014e00:	d048      	beq.n	8014e94 <__gethex+0x3f4>
 8014e02:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014e06:	2b02      	cmp	r3, #2
 8014e08:	d015      	beq.n	8014e36 <__gethex+0x396>
 8014e0a:	2b03      	cmp	r3, #3
 8014e0c:	d017      	beq.n	8014e3e <__gethex+0x39e>
 8014e0e:	2b01      	cmp	r3, #1
 8014e10:	d109      	bne.n	8014e26 <__gethex+0x386>
 8014e12:	f01a 0f02 	tst.w	sl, #2
 8014e16:	d006      	beq.n	8014e26 <__gethex+0x386>
 8014e18:	f8d9 0000 	ldr.w	r0, [r9]
 8014e1c:	ea4a 0a00 	orr.w	sl, sl, r0
 8014e20:	f01a 0f01 	tst.w	sl, #1
 8014e24:	d10e      	bne.n	8014e44 <__gethex+0x3a4>
 8014e26:	f047 0710 	orr.w	r7, r7, #16
 8014e2a:	e033      	b.n	8014e94 <__gethex+0x3f4>
 8014e2c:	f04f 0a01 	mov.w	sl, #1
 8014e30:	e7d0      	b.n	8014dd4 <__gethex+0x334>
 8014e32:	2701      	movs	r7, #1
 8014e34:	e7e2      	b.n	8014dfc <__gethex+0x35c>
 8014e36:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014e38:	f1c3 0301 	rsb	r3, r3, #1
 8014e3c:	9315      	str	r3, [sp, #84]	; 0x54
 8014e3e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014e40:	2b00      	cmp	r3, #0
 8014e42:	d0f0      	beq.n	8014e26 <__gethex+0x386>
 8014e44:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8014e48:	f104 0314 	add.w	r3, r4, #20
 8014e4c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8014e50:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8014e54:	f04f 0c00 	mov.w	ip, #0
 8014e58:	4618      	mov	r0, r3
 8014e5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8014e5e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8014e62:	d01c      	beq.n	8014e9e <__gethex+0x3fe>
 8014e64:	3201      	adds	r2, #1
 8014e66:	6002      	str	r2, [r0, #0]
 8014e68:	2f02      	cmp	r7, #2
 8014e6a:	f104 0314 	add.w	r3, r4, #20
 8014e6e:	d13f      	bne.n	8014ef0 <__gethex+0x450>
 8014e70:	f8d8 2000 	ldr.w	r2, [r8]
 8014e74:	3a01      	subs	r2, #1
 8014e76:	42b2      	cmp	r2, r6
 8014e78:	d10a      	bne.n	8014e90 <__gethex+0x3f0>
 8014e7a:	1171      	asrs	r1, r6, #5
 8014e7c:	2201      	movs	r2, #1
 8014e7e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014e82:	f006 061f 	and.w	r6, r6, #31
 8014e86:	fa02 f606 	lsl.w	r6, r2, r6
 8014e8a:	421e      	tst	r6, r3
 8014e8c:	bf18      	it	ne
 8014e8e:	4617      	movne	r7, r2
 8014e90:	f047 0720 	orr.w	r7, r7, #32
 8014e94:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014e96:	601c      	str	r4, [r3, #0]
 8014e98:	9b04      	ldr	r3, [sp, #16]
 8014e9a:	601d      	str	r5, [r3, #0]
 8014e9c:	e695      	b.n	8014bca <__gethex+0x12a>
 8014e9e:	4299      	cmp	r1, r3
 8014ea0:	f843 cc04 	str.w	ip, [r3, #-4]
 8014ea4:	d8d8      	bhi.n	8014e58 <__gethex+0x3b8>
 8014ea6:	68a3      	ldr	r3, [r4, #8]
 8014ea8:	459b      	cmp	fp, r3
 8014eaa:	db19      	blt.n	8014ee0 <__gethex+0x440>
 8014eac:	6861      	ldr	r1, [r4, #4]
 8014eae:	ee18 0a10 	vmov	r0, s16
 8014eb2:	3101      	adds	r1, #1
 8014eb4:	f000 fa8a 	bl	80153cc <_Balloc>
 8014eb8:	4681      	mov	r9, r0
 8014eba:	b918      	cbnz	r0, 8014ec4 <__gethex+0x424>
 8014ebc:	4b1a      	ldr	r3, [pc, #104]	; (8014f28 <__gethex+0x488>)
 8014ebe:	4602      	mov	r2, r0
 8014ec0:	2184      	movs	r1, #132	; 0x84
 8014ec2:	e6a8      	b.n	8014c16 <__gethex+0x176>
 8014ec4:	6922      	ldr	r2, [r4, #16]
 8014ec6:	3202      	adds	r2, #2
 8014ec8:	f104 010c 	add.w	r1, r4, #12
 8014ecc:	0092      	lsls	r2, r2, #2
 8014ece:	300c      	adds	r0, #12
 8014ed0:	f7fb ffdc 	bl	8010e8c <memcpy>
 8014ed4:	4621      	mov	r1, r4
 8014ed6:	ee18 0a10 	vmov	r0, s16
 8014eda:	f000 fab7 	bl	801544c <_Bfree>
 8014ede:	464c      	mov	r4, r9
 8014ee0:	6923      	ldr	r3, [r4, #16]
 8014ee2:	1c5a      	adds	r2, r3, #1
 8014ee4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8014ee8:	6122      	str	r2, [r4, #16]
 8014eea:	2201      	movs	r2, #1
 8014eec:	615a      	str	r2, [r3, #20]
 8014eee:	e7bb      	b.n	8014e68 <__gethex+0x3c8>
 8014ef0:	6922      	ldr	r2, [r4, #16]
 8014ef2:	455a      	cmp	r2, fp
 8014ef4:	dd0b      	ble.n	8014f0e <__gethex+0x46e>
 8014ef6:	2101      	movs	r1, #1
 8014ef8:	4620      	mov	r0, r4
 8014efa:	f7ff fd69 	bl	80149d0 <rshift>
 8014efe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014f02:	3501      	adds	r5, #1
 8014f04:	42ab      	cmp	r3, r5
 8014f06:	f6ff aed0 	blt.w	8014caa <__gethex+0x20a>
 8014f0a:	2701      	movs	r7, #1
 8014f0c:	e7c0      	b.n	8014e90 <__gethex+0x3f0>
 8014f0e:	f016 061f 	ands.w	r6, r6, #31
 8014f12:	d0fa      	beq.n	8014f0a <__gethex+0x46a>
 8014f14:	449a      	add	sl, r3
 8014f16:	f1c6 0620 	rsb	r6, r6, #32
 8014f1a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8014f1e:	f000 fb4b 	bl	80155b8 <__hi0bits>
 8014f22:	42b0      	cmp	r0, r6
 8014f24:	dbe7      	blt.n	8014ef6 <__gethex+0x456>
 8014f26:	e7f0      	b.n	8014f0a <__gethex+0x46a>
 8014f28:	08018bfd 	.word	0x08018bfd

08014f2c <L_shift>:
 8014f2c:	f1c2 0208 	rsb	r2, r2, #8
 8014f30:	0092      	lsls	r2, r2, #2
 8014f32:	b570      	push	{r4, r5, r6, lr}
 8014f34:	f1c2 0620 	rsb	r6, r2, #32
 8014f38:	6843      	ldr	r3, [r0, #4]
 8014f3a:	6804      	ldr	r4, [r0, #0]
 8014f3c:	fa03 f506 	lsl.w	r5, r3, r6
 8014f40:	432c      	orrs	r4, r5
 8014f42:	40d3      	lsrs	r3, r2
 8014f44:	6004      	str	r4, [r0, #0]
 8014f46:	f840 3f04 	str.w	r3, [r0, #4]!
 8014f4a:	4288      	cmp	r0, r1
 8014f4c:	d3f4      	bcc.n	8014f38 <L_shift+0xc>
 8014f4e:	bd70      	pop	{r4, r5, r6, pc}

08014f50 <__match>:
 8014f50:	b530      	push	{r4, r5, lr}
 8014f52:	6803      	ldr	r3, [r0, #0]
 8014f54:	3301      	adds	r3, #1
 8014f56:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014f5a:	b914      	cbnz	r4, 8014f62 <__match+0x12>
 8014f5c:	6003      	str	r3, [r0, #0]
 8014f5e:	2001      	movs	r0, #1
 8014f60:	bd30      	pop	{r4, r5, pc}
 8014f62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014f66:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8014f6a:	2d19      	cmp	r5, #25
 8014f6c:	bf98      	it	ls
 8014f6e:	3220      	addls	r2, #32
 8014f70:	42a2      	cmp	r2, r4
 8014f72:	d0f0      	beq.n	8014f56 <__match+0x6>
 8014f74:	2000      	movs	r0, #0
 8014f76:	e7f3      	b.n	8014f60 <__match+0x10>

08014f78 <__hexnan>:
 8014f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014f7c:	680b      	ldr	r3, [r1, #0]
 8014f7e:	6801      	ldr	r1, [r0, #0]
 8014f80:	115e      	asrs	r6, r3, #5
 8014f82:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8014f86:	f013 031f 	ands.w	r3, r3, #31
 8014f8a:	b087      	sub	sp, #28
 8014f8c:	bf18      	it	ne
 8014f8e:	3604      	addne	r6, #4
 8014f90:	2500      	movs	r5, #0
 8014f92:	1f37      	subs	r7, r6, #4
 8014f94:	4682      	mov	sl, r0
 8014f96:	4690      	mov	r8, r2
 8014f98:	9301      	str	r3, [sp, #4]
 8014f9a:	f846 5c04 	str.w	r5, [r6, #-4]
 8014f9e:	46b9      	mov	r9, r7
 8014fa0:	463c      	mov	r4, r7
 8014fa2:	9502      	str	r5, [sp, #8]
 8014fa4:	46ab      	mov	fp, r5
 8014fa6:	784a      	ldrb	r2, [r1, #1]
 8014fa8:	1c4b      	adds	r3, r1, #1
 8014faa:	9303      	str	r3, [sp, #12]
 8014fac:	b342      	cbz	r2, 8015000 <__hexnan+0x88>
 8014fae:	4610      	mov	r0, r2
 8014fb0:	9105      	str	r1, [sp, #20]
 8014fb2:	9204      	str	r2, [sp, #16]
 8014fb4:	f7ff fd5e 	bl	8014a74 <__hexdig_fun>
 8014fb8:	2800      	cmp	r0, #0
 8014fba:	d14f      	bne.n	801505c <__hexnan+0xe4>
 8014fbc:	9a04      	ldr	r2, [sp, #16]
 8014fbe:	9905      	ldr	r1, [sp, #20]
 8014fc0:	2a20      	cmp	r2, #32
 8014fc2:	d818      	bhi.n	8014ff6 <__hexnan+0x7e>
 8014fc4:	9b02      	ldr	r3, [sp, #8]
 8014fc6:	459b      	cmp	fp, r3
 8014fc8:	dd13      	ble.n	8014ff2 <__hexnan+0x7a>
 8014fca:	454c      	cmp	r4, r9
 8014fcc:	d206      	bcs.n	8014fdc <__hexnan+0x64>
 8014fce:	2d07      	cmp	r5, #7
 8014fd0:	dc04      	bgt.n	8014fdc <__hexnan+0x64>
 8014fd2:	462a      	mov	r2, r5
 8014fd4:	4649      	mov	r1, r9
 8014fd6:	4620      	mov	r0, r4
 8014fd8:	f7ff ffa8 	bl	8014f2c <L_shift>
 8014fdc:	4544      	cmp	r4, r8
 8014fde:	d950      	bls.n	8015082 <__hexnan+0x10a>
 8014fe0:	2300      	movs	r3, #0
 8014fe2:	f1a4 0904 	sub.w	r9, r4, #4
 8014fe6:	f844 3c04 	str.w	r3, [r4, #-4]
 8014fea:	f8cd b008 	str.w	fp, [sp, #8]
 8014fee:	464c      	mov	r4, r9
 8014ff0:	461d      	mov	r5, r3
 8014ff2:	9903      	ldr	r1, [sp, #12]
 8014ff4:	e7d7      	b.n	8014fa6 <__hexnan+0x2e>
 8014ff6:	2a29      	cmp	r2, #41	; 0x29
 8014ff8:	d156      	bne.n	80150a8 <__hexnan+0x130>
 8014ffa:	3102      	adds	r1, #2
 8014ffc:	f8ca 1000 	str.w	r1, [sl]
 8015000:	f1bb 0f00 	cmp.w	fp, #0
 8015004:	d050      	beq.n	80150a8 <__hexnan+0x130>
 8015006:	454c      	cmp	r4, r9
 8015008:	d206      	bcs.n	8015018 <__hexnan+0xa0>
 801500a:	2d07      	cmp	r5, #7
 801500c:	dc04      	bgt.n	8015018 <__hexnan+0xa0>
 801500e:	462a      	mov	r2, r5
 8015010:	4649      	mov	r1, r9
 8015012:	4620      	mov	r0, r4
 8015014:	f7ff ff8a 	bl	8014f2c <L_shift>
 8015018:	4544      	cmp	r4, r8
 801501a:	d934      	bls.n	8015086 <__hexnan+0x10e>
 801501c:	f1a8 0204 	sub.w	r2, r8, #4
 8015020:	4623      	mov	r3, r4
 8015022:	f853 1b04 	ldr.w	r1, [r3], #4
 8015026:	f842 1f04 	str.w	r1, [r2, #4]!
 801502a:	429f      	cmp	r7, r3
 801502c:	d2f9      	bcs.n	8015022 <__hexnan+0xaa>
 801502e:	1b3b      	subs	r3, r7, r4
 8015030:	f023 0303 	bic.w	r3, r3, #3
 8015034:	3304      	adds	r3, #4
 8015036:	3401      	adds	r4, #1
 8015038:	3e03      	subs	r6, #3
 801503a:	42b4      	cmp	r4, r6
 801503c:	bf88      	it	hi
 801503e:	2304      	movhi	r3, #4
 8015040:	4443      	add	r3, r8
 8015042:	2200      	movs	r2, #0
 8015044:	f843 2b04 	str.w	r2, [r3], #4
 8015048:	429f      	cmp	r7, r3
 801504a:	d2fb      	bcs.n	8015044 <__hexnan+0xcc>
 801504c:	683b      	ldr	r3, [r7, #0]
 801504e:	b91b      	cbnz	r3, 8015058 <__hexnan+0xe0>
 8015050:	4547      	cmp	r7, r8
 8015052:	d127      	bne.n	80150a4 <__hexnan+0x12c>
 8015054:	2301      	movs	r3, #1
 8015056:	603b      	str	r3, [r7, #0]
 8015058:	2005      	movs	r0, #5
 801505a:	e026      	b.n	80150aa <__hexnan+0x132>
 801505c:	3501      	adds	r5, #1
 801505e:	2d08      	cmp	r5, #8
 8015060:	f10b 0b01 	add.w	fp, fp, #1
 8015064:	dd06      	ble.n	8015074 <__hexnan+0xfc>
 8015066:	4544      	cmp	r4, r8
 8015068:	d9c3      	bls.n	8014ff2 <__hexnan+0x7a>
 801506a:	2300      	movs	r3, #0
 801506c:	f844 3c04 	str.w	r3, [r4, #-4]
 8015070:	2501      	movs	r5, #1
 8015072:	3c04      	subs	r4, #4
 8015074:	6822      	ldr	r2, [r4, #0]
 8015076:	f000 000f 	and.w	r0, r0, #15
 801507a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 801507e:	6022      	str	r2, [r4, #0]
 8015080:	e7b7      	b.n	8014ff2 <__hexnan+0x7a>
 8015082:	2508      	movs	r5, #8
 8015084:	e7b5      	b.n	8014ff2 <__hexnan+0x7a>
 8015086:	9b01      	ldr	r3, [sp, #4]
 8015088:	2b00      	cmp	r3, #0
 801508a:	d0df      	beq.n	801504c <__hexnan+0xd4>
 801508c:	f04f 32ff 	mov.w	r2, #4294967295
 8015090:	f1c3 0320 	rsb	r3, r3, #32
 8015094:	fa22 f303 	lsr.w	r3, r2, r3
 8015098:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801509c:	401a      	ands	r2, r3
 801509e:	f846 2c04 	str.w	r2, [r6, #-4]
 80150a2:	e7d3      	b.n	801504c <__hexnan+0xd4>
 80150a4:	3f04      	subs	r7, #4
 80150a6:	e7d1      	b.n	801504c <__hexnan+0xd4>
 80150a8:	2004      	movs	r0, #4
 80150aa:	b007      	add	sp, #28
 80150ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080150b0 <_findenv_r>:
 80150b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80150b4:	4607      	mov	r7, r0
 80150b6:	4689      	mov	r9, r1
 80150b8:	4616      	mov	r6, r2
 80150ba:	f001 fce7 	bl	8016a8c <__env_lock>
 80150be:	4b18      	ldr	r3, [pc, #96]	; (8015120 <_findenv_r+0x70>)
 80150c0:	681c      	ldr	r4, [r3, #0]
 80150c2:	469a      	mov	sl, r3
 80150c4:	b134      	cbz	r4, 80150d4 <_findenv_r+0x24>
 80150c6:	464b      	mov	r3, r9
 80150c8:	4698      	mov	r8, r3
 80150ca:	f813 1b01 	ldrb.w	r1, [r3], #1
 80150ce:	b139      	cbz	r1, 80150e0 <_findenv_r+0x30>
 80150d0:	293d      	cmp	r1, #61	; 0x3d
 80150d2:	d1f9      	bne.n	80150c8 <_findenv_r+0x18>
 80150d4:	4638      	mov	r0, r7
 80150d6:	f001 fcdf 	bl	8016a98 <__env_unlock>
 80150da:	2000      	movs	r0, #0
 80150dc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80150e0:	eba8 0809 	sub.w	r8, r8, r9
 80150e4:	46a3      	mov	fp, r4
 80150e6:	f854 0b04 	ldr.w	r0, [r4], #4
 80150ea:	2800      	cmp	r0, #0
 80150ec:	d0f2      	beq.n	80150d4 <_findenv_r+0x24>
 80150ee:	4642      	mov	r2, r8
 80150f0:	4649      	mov	r1, r9
 80150f2:	f7fd fa88 	bl	8012606 <strncmp>
 80150f6:	2800      	cmp	r0, #0
 80150f8:	d1f4      	bne.n	80150e4 <_findenv_r+0x34>
 80150fa:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80150fe:	eb03 0508 	add.w	r5, r3, r8
 8015102:	f813 3008 	ldrb.w	r3, [r3, r8]
 8015106:	2b3d      	cmp	r3, #61	; 0x3d
 8015108:	d1ec      	bne.n	80150e4 <_findenv_r+0x34>
 801510a:	f8da 3000 	ldr.w	r3, [sl]
 801510e:	ebab 0303 	sub.w	r3, fp, r3
 8015112:	109b      	asrs	r3, r3, #2
 8015114:	4638      	mov	r0, r7
 8015116:	6033      	str	r3, [r6, #0]
 8015118:	f001 fcbe 	bl	8016a98 <__env_unlock>
 801511c:	1c68      	adds	r0, r5, #1
 801511e:	e7dd      	b.n	80150dc <_findenv_r+0x2c>
 8015120:	20000000 	.word	0x20000000

08015124 <_getenv_r>:
 8015124:	b507      	push	{r0, r1, r2, lr}
 8015126:	aa01      	add	r2, sp, #4
 8015128:	f7ff ffc2 	bl	80150b0 <_findenv_r>
 801512c:	b003      	add	sp, #12
 801512e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08015134 <__gettzinfo>:
 8015134:	4800      	ldr	r0, [pc, #0]	; (8015138 <__gettzinfo+0x4>)
 8015136:	4770      	bx	lr
 8015138:	200000b8 	.word	0x200000b8

0801513c <gmtime_r>:
 801513c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015140:	e9d0 6700 	ldrd	r6, r7, [r0]
 8015144:	460c      	mov	r4, r1
 8015146:	4a51      	ldr	r2, [pc, #324]	; (801528c <gmtime_r+0x150>)
 8015148:	2300      	movs	r3, #0
 801514a:	4630      	mov	r0, r6
 801514c:	4639      	mov	r1, r7
 801514e:	f7eb fdbb 	bl	8000cc8 <__aeabi_ldivmod>
 8015152:	4639      	mov	r1, r7
 8015154:	4605      	mov	r5, r0
 8015156:	4a4d      	ldr	r2, [pc, #308]	; (801528c <gmtime_r+0x150>)
 8015158:	4630      	mov	r0, r6
 801515a:	2300      	movs	r3, #0
 801515c:	f7eb fdb4 	bl	8000cc8 <__aeabi_ldivmod>
 8015160:	2a00      	cmp	r2, #0
 8015162:	bfbc      	itt	lt
 8015164:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 8015168:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 801516c:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8015170:	f505 202f 	add.w	r0, r5, #716800	; 0xaf000
 8015174:	fbb2 f3f1 	udiv	r3, r2, r1
 8015178:	fb01 2213 	mls	r2, r1, r3, r2
 801517c:	f04f 013c 	mov.w	r1, #60	; 0x3c
 8015180:	bfac      	ite	ge
 8015182:	f600 206c 	addwge	r0, r0, #2668	; 0xa6c
 8015186:	f600 206b 	addwlt	r0, r0, #2667	; 0xa6b
 801518a:	60a3      	str	r3, [r4, #8]
 801518c:	fbb2 f3f1 	udiv	r3, r2, r1
 8015190:	fb01 2213 	mls	r2, r1, r3, r2
 8015194:	6063      	str	r3, [r4, #4]
 8015196:	6022      	str	r2, [r4, #0]
 8015198:	1cc3      	adds	r3, r0, #3
 801519a:	2207      	movs	r2, #7
 801519c:	fb93 f2f2 	sdiv	r2, r3, r2
 80151a0:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 80151a4:	1a9b      	subs	r3, r3, r2
 80151a6:	bf48      	it	mi
 80151a8:	3307      	addmi	r3, #7
 80151aa:	2800      	cmp	r0, #0
 80151ac:	61a3      	str	r3, [r4, #24]
 80151ae:	bfb8      	it	lt
 80151b0:	f5a0 330e 	sublt.w	r3, r0, #145408	; 0x23800
 80151b4:	4936      	ldr	r1, [pc, #216]	; (8015290 <gmtime_r+0x154>)
 80151b6:	bfae      	itee	ge
 80151b8:	fb90 f1f1 	sdivge	r1, r0, r1
 80151bc:	f5a3 732c 	sublt.w	r3, r3, #688	; 0x2b0
 80151c0:	fb93 f1f1 	sdivlt	r1, r3, r1
 80151c4:	4b33      	ldr	r3, [pc, #204]	; (8015294 <gmtime_r+0x158>)
 80151c6:	fb03 0001 	mla	r0, r3, r1, r0
 80151ca:	f648 62ac 	movw	r2, #36524	; 0x8eac
 80151ce:	fbb0 f2f2 	udiv	r2, r0, r2
 80151d2:	4402      	add	r2, r0
 80151d4:	f240 5cb4 	movw	ip, #1460	; 0x5b4
 80151d8:	fbb0 f3fc 	udiv	r3, r0, ip
 80151dc:	1ad2      	subs	r2, r2, r3
 80151de:	f240 176d 	movw	r7, #365	; 0x16d
 80151e2:	4b2d      	ldr	r3, [pc, #180]	; (8015298 <gmtime_r+0x15c>)
 80151e4:	fbb0 f3f3 	udiv	r3, r0, r3
 80151e8:	2664      	movs	r6, #100	; 0x64
 80151ea:	1ad3      	subs	r3, r2, r3
 80151ec:	fbb3 f5f7 	udiv	r5, r3, r7
 80151f0:	fbb3 f3fc 	udiv	r3, r3, ip
 80151f4:	fbb5 f2f6 	udiv	r2, r5, r6
 80151f8:	1ad3      	subs	r3, r2, r3
 80151fa:	4403      	add	r3, r0
 80151fc:	fb07 3315 	mls	r3, r7, r5, r3
 8015200:	2099      	movs	r0, #153	; 0x99
 8015202:	eb03 0c83 	add.w	ip, r3, r3, lsl #2
 8015206:	f10c 0c02 	add.w	ip, ip, #2
 801520a:	f103 0e01 	add.w	lr, r3, #1
 801520e:	fbbc f7f0 	udiv	r7, ip, r0
 8015212:	4378      	muls	r0, r7
 8015214:	3002      	adds	r0, #2
 8015216:	f04f 0805 	mov.w	r8, #5
 801521a:	fbb0 f0f8 	udiv	r0, r0, r8
 801521e:	ebae 0000 	sub.w	r0, lr, r0
 8015222:	f240 5ef9 	movw	lr, #1529	; 0x5f9
 8015226:	45f4      	cmp	ip, lr
 8015228:	bf94      	ite	ls
 801522a:	f04f 0c02 	movls.w	ip, #2
 801522e:	f06f 0c09 	mvnhi.w	ip, #9
 8015232:	4467      	add	r7, ip
 8015234:	f44f 7cc8 	mov.w	ip, #400	; 0x190
 8015238:	fb0c 5101 	mla	r1, ip, r1, r5
 801523c:	2f01      	cmp	r7, #1
 801523e:	bf98      	it	ls
 8015240:	3101      	addls	r1, #1
 8015242:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8015246:	d30c      	bcc.n	8015262 <gmtime_r+0x126>
 8015248:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 801524c:	61e3      	str	r3, [r4, #28]
 801524e:	f2a1 716c 	subw	r1, r1, #1900	; 0x76c
 8015252:	2300      	movs	r3, #0
 8015254:	60e0      	str	r0, [r4, #12]
 8015256:	e9c4 7104 	strd	r7, r1, [r4, #16]
 801525a:	6223      	str	r3, [r4, #32]
 801525c:	4620      	mov	r0, r4
 801525e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015262:	f015 0f03 	tst.w	r5, #3
 8015266:	d102      	bne.n	801526e <gmtime_r+0x132>
 8015268:	fb06 5212 	mls	r2, r6, r2, r5
 801526c:	b95a      	cbnz	r2, 8015286 <gmtime_r+0x14a>
 801526e:	f44f 76c8 	mov.w	r6, #400	; 0x190
 8015272:	fbb5 f2f6 	udiv	r2, r5, r6
 8015276:	fb06 5212 	mls	r2, r6, r2, r5
 801527a:	fab2 f282 	clz	r2, r2
 801527e:	0952      	lsrs	r2, r2, #5
 8015280:	333b      	adds	r3, #59	; 0x3b
 8015282:	4413      	add	r3, r2
 8015284:	e7e2      	b.n	801524c <gmtime_r+0x110>
 8015286:	2201      	movs	r2, #1
 8015288:	e7fa      	b.n	8015280 <gmtime_r+0x144>
 801528a:	bf00      	nop
 801528c:	00015180 	.word	0x00015180
 8015290:	00023ab1 	.word	0x00023ab1
 8015294:	fffdc54f 	.word	0xfffdc54f
 8015298:	00023ab0 	.word	0x00023ab0

0801529c <_localeconv_r>:
 801529c:	4800      	ldr	r0, [pc, #0]	; (80152a0 <_localeconv_r+0x4>)
 801529e:	4770      	bx	lr
 80152a0:	20000204 	.word	0x20000204

080152a4 <_lseek_r>:
 80152a4:	b538      	push	{r3, r4, r5, lr}
 80152a6:	4d07      	ldr	r5, [pc, #28]	; (80152c4 <_lseek_r+0x20>)
 80152a8:	4604      	mov	r4, r0
 80152aa:	4608      	mov	r0, r1
 80152ac:	4611      	mov	r1, r2
 80152ae:	2200      	movs	r2, #0
 80152b0:	602a      	str	r2, [r5, #0]
 80152b2:	461a      	mov	r2, r3
 80152b4:	f7ed ff60 	bl	8003178 <_lseek>
 80152b8:	1c43      	adds	r3, r0, #1
 80152ba:	d102      	bne.n	80152c2 <_lseek_r+0x1e>
 80152bc:	682b      	ldr	r3, [r5, #0]
 80152be:	b103      	cbz	r3, 80152c2 <_lseek_r+0x1e>
 80152c0:	6023      	str	r3, [r4, #0]
 80152c2:	bd38      	pop	{r3, r4, r5, pc}
 80152c4:	20006198 	.word	0x20006198

080152c8 <__swhatbuf_r>:
 80152c8:	b570      	push	{r4, r5, r6, lr}
 80152ca:	460e      	mov	r6, r1
 80152cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80152d0:	2900      	cmp	r1, #0
 80152d2:	b096      	sub	sp, #88	; 0x58
 80152d4:	4614      	mov	r4, r2
 80152d6:	461d      	mov	r5, r3
 80152d8:	da07      	bge.n	80152ea <__swhatbuf_r+0x22>
 80152da:	2300      	movs	r3, #0
 80152dc:	602b      	str	r3, [r5, #0]
 80152de:	89b3      	ldrh	r3, [r6, #12]
 80152e0:	061a      	lsls	r2, r3, #24
 80152e2:	d410      	bmi.n	8015306 <__swhatbuf_r+0x3e>
 80152e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80152e8:	e00e      	b.n	8015308 <__swhatbuf_r+0x40>
 80152ea:	466a      	mov	r2, sp
 80152ec:	f001 fbda 	bl	8016aa4 <_fstat_r>
 80152f0:	2800      	cmp	r0, #0
 80152f2:	dbf2      	blt.n	80152da <__swhatbuf_r+0x12>
 80152f4:	9a01      	ldr	r2, [sp, #4]
 80152f6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80152fa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80152fe:	425a      	negs	r2, r3
 8015300:	415a      	adcs	r2, r3
 8015302:	602a      	str	r2, [r5, #0]
 8015304:	e7ee      	b.n	80152e4 <__swhatbuf_r+0x1c>
 8015306:	2340      	movs	r3, #64	; 0x40
 8015308:	2000      	movs	r0, #0
 801530a:	6023      	str	r3, [r4, #0]
 801530c:	b016      	add	sp, #88	; 0x58
 801530e:	bd70      	pop	{r4, r5, r6, pc}

08015310 <__smakebuf_r>:
 8015310:	898b      	ldrh	r3, [r1, #12]
 8015312:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8015314:	079d      	lsls	r5, r3, #30
 8015316:	4606      	mov	r6, r0
 8015318:	460c      	mov	r4, r1
 801531a:	d507      	bpl.n	801532c <__smakebuf_r+0x1c>
 801531c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8015320:	6023      	str	r3, [r4, #0]
 8015322:	6123      	str	r3, [r4, #16]
 8015324:	2301      	movs	r3, #1
 8015326:	6163      	str	r3, [r4, #20]
 8015328:	b002      	add	sp, #8
 801532a:	bd70      	pop	{r4, r5, r6, pc}
 801532c:	ab01      	add	r3, sp, #4
 801532e:	466a      	mov	r2, sp
 8015330:	f7ff ffca 	bl	80152c8 <__swhatbuf_r>
 8015334:	9900      	ldr	r1, [sp, #0]
 8015336:	4605      	mov	r5, r0
 8015338:	4630      	mov	r0, r6
 801533a:	f7fc f8a5 	bl	8011488 <_malloc_r>
 801533e:	b948      	cbnz	r0, 8015354 <__smakebuf_r+0x44>
 8015340:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015344:	059a      	lsls	r2, r3, #22
 8015346:	d4ef      	bmi.n	8015328 <__smakebuf_r+0x18>
 8015348:	f023 0303 	bic.w	r3, r3, #3
 801534c:	f043 0302 	orr.w	r3, r3, #2
 8015350:	81a3      	strh	r3, [r4, #12]
 8015352:	e7e3      	b.n	801531c <__smakebuf_r+0xc>
 8015354:	4b0d      	ldr	r3, [pc, #52]	; (801538c <__smakebuf_r+0x7c>)
 8015356:	62b3      	str	r3, [r6, #40]	; 0x28
 8015358:	89a3      	ldrh	r3, [r4, #12]
 801535a:	6020      	str	r0, [r4, #0]
 801535c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015360:	81a3      	strh	r3, [r4, #12]
 8015362:	9b00      	ldr	r3, [sp, #0]
 8015364:	6163      	str	r3, [r4, #20]
 8015366:	9b01      	ldr	r3, [sp, #4]
 8015368:	6120      	str	r0, [r4, #16]
 801536a:	b15b      	cbz	r3, 8015384 <__smakebuf_r+0x74>
 801536c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015370:	4630      	mov	r0, r6
 8015372:	f001 fba9 	bl	8016ac8 <_isatty_r>
 8015376:	b128      	cbz	r0, 8015384 <__smakebuf_r+0x74>
 8015378:	89a3      	ldrh	r3, [r4, #12]
 801537a:	f023 0303 	bic.w	r3, r3, #3
 801537e:	f043 0301 	orr.w	r3, r3, #1
 8015382:	81a3      	strh	r3, [r4, #12]
 8015384:	89a0      	ldrh	r0, [r4, #12]
 8015386:	4305      	orrs	r5, r0
 8015388:	81a5      	strh	r5, [r4, #12]
 801538a:	e7cd      	b.n	8015328 <__smakebuf_r+0x18>
 801538c:	08010a3d 	.word	0x08010a3d

08015390 <__ascii_mbtowc>:
 8015390:	b082      	sub	sp, #8
 8015392:	b901      	cbnz	r1, 8015396 <__ascii_mbtowc+0x6>
 8015394:	a901      	add	r1, sp, #4
 8015396:	b142      	cbz	r2, 80153aa <__ascii_mbtowc+0x1a>
 8015398:	b14b      	cbz	r3, 80153ae <__ascii_mbtowc+0x1e>
 801539a:	7813      	ldrb	r3, [r2, #0]
 801539c:	600b      	str	r3, [r1, #0]
 801539e:	7812      	ldrb	r2, [r2, #0]
 80153a0:	1e10      	subs	r0, r2, #0
 80153a2:	bf18      	it	ne
 80153a4:	2001      	movne	r0, #1
 80153a6:	b002      	add	sp, #8
 80153a8:	4770      	bx	lr
 80153aa:	4610      	mov	r0, r2
 80153ac:	e7fb      	b.n	80153a6 <__ascii_mbtowc+0x16>
 80153ae:	f06f 0001 	mvn.w	r0, #1
 80153b2:	e7f8      	b.n	80153a6 <__ascii_mbtowc+0x16>

080153b4 <__malloc_lock>:
 80153b4:	4801      	ldr	r0, [pc, #4]	; (80153bc <__malloc_lock+0x8>)
 80153b6:	f7fb bd55 	b.w	8010e64 <__retarget_lock_acquire_recursive>
 80153ba:	bf00      	nop
 80153bc:	20006190 	.word	0x20006190

080153c0 <__malloc_unlock>:
 80153c0:	4801      	ldr	r0, [pc, #4]	; (80153c8 <__malloc_unlock+0x8>)
 80153c2:	f7fb bd51 	b.w	8010e68 <__retarget_lock_release_recursive>
 80153c6:	bf00      	nop
 80153c8:	20006190 	.word	0x20006190

080153cc <_Balloc>:
 80153cc:	b570      	push	{r4, r5, r6, lr}
 80153ce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80153d0:	4604      	mov	r4, r0
 80153d2:	460d      	mov	r5, r1
 80153d4:	b976      	cbnz	r6, 80153f4 <_Balloc+0x28>
 80153d6:	2010      	movs	r0, #16
 80153d8:	f7fb fd48 	bl	8010e6c <malloc>
 80153dc:	4602      	mov	r2, r0
 80153de:	6260      	str	r0, [r4, #36]	; 0x24
 80153e0:	b920      	cbnz	r0, 80153ec <_Balloc+0x20>
 80153e2:	4b18      	ldr	r3, [pc, #96]	; (8015444 <_Balloc+0x78>)
 80153e4:	4818      	ldr	r0, [pc, #96]	; (8015448 <_Balloc+0x7c>)
 80153e6:	2166      	movs	r1, #102	; 0x66
 80153e8:	f7fe fb64 	bl	8013ab4 <__assert_func>
 80153ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80153f0:	6006      	str	r6, [r0, #0]
 80153f2:	60c6      	str	r6, [r0, #12]
 80153f4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80153f6:	68f3      	ldr	r3, [r6, #12]
 80153f8:	b183      	cbz	r3, 801541c <_Balloc+0x50>
 80153fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80153fc:	68db      	ldr	r3, [r3, #12]
 80153fe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8015402:	b9b8      	cbnz	r0, 8015434 <_Balloc+0x68>
 8015404:	2101      	movs	r1, #1
 8015406:	fa01 f605 	lsl.w	r6, r1, r5
 801540a:	1d72      	adds	r2, r6, #5
 801540c:	0092      	lsls	r2, r2, #2
 801540e:	4620      	mov	r0, r4
 8015410:	f000 fc97 	bl	8015d42 <_calloc_r>
 8015414:	b160      	cbz	r0, 8015430 <_Balloc+0x64>
 8015416:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801541a:	e00e      	b.n	801543a <_Balloc+0x6e>
 801541c:	2221      	movs	r2, #33	; 0x21
 801541e:	2104      	movs	r1, #4
 8015420:	4620      	mov	r0, r4
 8015422:	f000 fc8e 	bl	8015d42 <_calloc_r>
 8015426:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015428:	60f0      	str	r0, [r6, #12]
 801542a:	68db      	ldr	r3, [r3, #12]
 801542c:	2b00      	cmp	r3, #0
 801542e:	d1e4      	bne.n	80153fa <_Balloc+0x2e>
 8015430:	2000      	movs	r0, #0
 8015432:	bd70      	pop	{r4, r5, r6, pc}
 8015434:	6802      	ldr	r2, [r0, #0]
 8015436:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801543a:	2300      	movs	r3, #0
 801543c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015440:	e7f7      	b.n	8015432 <_Balloc+0x66>
 8015442:	bf00      	nop
 8015444:	08018858 	.word	0x08018858
 8015448:	08018c8c 	.word	0x08018c8c

0801544c <_Bfree>:
 801544c:	b570      	push	{r4, r5, r6, lr}
 801544e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8015450:	4605      	mov	r5, r0
 8015452:	460c      	mov	r4, r1
 8015454:	b976      	cbnz	r6, 8015474 <_Bfree+0x28>
 8015456:	2010      	movs	r0, #16
 8015458:	f7fb fd08 	bl	8010e6c <malloc>
 801545c:	4602      	mov	r2, r0
 801545e:	6268      	str	r0, [r5, #36]	; 0x24
 8015460:	b920      	cbnz	r0, 801546c <_Bfree+0x20>
 8015462:	4b09      	ldr	r3, [pc, #36]	; (8015488 <_Bfree+0x3c>)
 8015464:	4809      	ldr	r0, [pc, #36]	; (801548c <_Bfree+0x40>)
 8015466:	218a      	movs	r1, #138	; 0x8a
 8015468:	f7fe fb24 	bl	8013ab4 <__assert_func>
 801546c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015470:	6006      	str	r6, [r0, #0]
 8015472:	60c6      	str	r6, [r0, #12]
 8015474:	b13c      	cbz	r4, 8015486 <_Bfree+0x3a>
 8015476:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8015478:	6862      	ldr	r2, [r4, #4]
 801547a:	68db      	ldr	r3, [r3, #12]
 801547c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015480:	6021      	str	r1, [r4, #0]
 8015482:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8015486:	bd70      	pop	{r4, r5, r6, pc}
 8015488:	08018858 	.word	0x08018858
 801548c:	08018c8c 	.word	0x08018c8c

08015490 <__multadd>:
 8015490:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015494:	690e      	ldr	r6, [r1, #16]
 8015496:	4607      	mov	r7, r0
 8015498:	4698      	mov	r8, r3
 801549a:	460c      	mov	r4, r1
 801549c:	f101 0014 	add.w	r0, r1, #20
 80154a0:	2300      	movs	r3, #0
 80154a2:	6805      	ldr	r5, [r0, #0]
 80154a4:	b2a9      	uxth	r1, r5
 80154a6:	fb02 8101 	mla	r1, r2, r1, r8
 80154aa:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80154ae:	0c2d      	lsrs	r5, r5, #16
 80154b0:	fb02 c505 	mla	r5, r2, r5, ip
 80154b4:	b289      	uxth	r1, r1
 80154b6:	3301      	adds	r3, #1
 80154b8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80154bc:	429e      	cmp	r6, r3
 80154be:	f840 1b04 	str.w	r1, [r0], #4
 80154c2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80154c6:	dcec      	bgt.n	80154a2 <__multadd+0x12>
 80154c8:	f1b8 0f00 	cmp.w	r8, #0
 80154cc:	d022      	beq.n	8015514 <__multadd+0x84>
 80154ce:	68a3      	ldr	r3, [r4, #8]
 80154d0:	42b3      	cmp	r3, r6
 80154d2:	dc19      	bgt.n	8015508 <__multadd+0x78>
 80154d4:	6861      	ldr	r1, [r4, #4]
 80154d6:	4638      	mov	r0, r7
 80154d8:	3101      	adds	r1, #1
 80154da:	f7ff ff77 	bl	80153cc <_Balloc>
 80154de:	4605      	mov	r5, r0
 80154e0:	b928      	cbnz	r0, 80154ee <__multadd+0x5e>
 80154e2:	4602      	mov	r2, r0
 80154e4:	4b0d      	ldr	r3, [pc, #52]	; (801551c <__multadd+0x8c>)
 80154e6:	480e      	ldr	r0, [pc, #56]	; (8015520 <__multadd+0x90>)
 80154e8:	21b5      	movs	r1, #181	; 0xb5
 80154ea:	f7fe fae3 	bl	8013ab4 <__assert_func>
 80154ee:	6922      	ldr	r2, [r4, #16]
 80154f0:	3202      	adds	r2, #2
 80154f2:	f104 010c 	add.w	r1, r4, #12
 80154f6:	0092      	lsls	r2, r2, #2
 80154f8:	300c      	adds	r0, #12
 80154fa:	f7fb fcc7 	bl	8010e8c <memcpy>
 80154fe:	4621      	mov	r1, r4
 8015500:	4638      	mov	r0, r7
 8015502:	f7ff ffa3 	bl	801544c <_Bfree>
 8015506:	462c      	mov	r4, r5
 8015508:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 801550c:	3601      	adds	r6, #1
 801550e:	f8c3 8014 	str.w	r8, [r3, #20]
 8015512:	6126      	str	r6, [r4, #16]
 8015514:	4620      	mov	r0, r4
 8015516:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801551a:	bf00      	nop
 801551c:	08018bfd 	.word	0x08018bfd
 8015520:	08018c8c 	.word	0x08018c8c

08015524 <__s2b>:
 8015524:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015528:	460c      	mov	r4, r1
 801552a:	4615      	mov	r5, r2
 801552c:	461f      	mov	r7, r3
 801552e:	2209      	movs	r2, #9
 8015530:	3308      	adds	r3, #8
 8015532:	4606      	mov	r6, r0
 8015534:	fb93 f3f2 	sdiv	r3, r3, r2
 8015538:	2100      	movs	r1, #0
 801553a:	2201      	movs	r2, #1
 801553c:	429a      	cmp	r2, r3
 801553e:	db09      	blt.n	8015554 <__s2b+0x30>
 8015540:	4630      	mov	r0, r6
 8015542:	f7ff ff43 	bl	80153cc <_Balloc>
 8015546:	b940      	cbnz	r0, 801555a <__s2b+0x36>
 8015548:	4602      	mov	r2, r0
 801554a:	4b19      	ldr	r3, [pc, #100]	; (80155b0 <__s2b+0x8c>)
 801554c:	4819      	ldr	r0, [pc, #100]	; (80155b4 <__s2b+0x90>)
 801554e:	21ce      	movs	r1, #206	; 0xce
 8015550:	f7fe fab0 	bl	8013ab4 <__assert_func>
 8015554:	0052      	lsls	r2, r2, #1
 8015556:	3101      	adds	r1, #1
 8015558:	e7f0      	b.n	801553c <__s2b+0x18>
 801555a:	9b08      	ldr	r3, [sp, #32]
 801555c:	6143      	str	r3, [r0, #20]
 801555e:	2d09      	cmp	r5, #9
 8015560:	f04f 0301 	mov.w	r3, #1
 8015564:	6103      	str	r3, [r0, #16]
 8015566:	dd16      	ble.n	8015596 <__s2b+0x72>
 8015568:	f104 0909 	add.w	r9, r4, #9
 801556c:	46c8      	mov	r8, r9
 801556e:	442c      	add	r4, r5
 8015570:	f818 3b01 	ldrb.w	r3, [r8], #1
 8015574:	4601      	mov	r1, r0
 8015576:	3b30      	subs	r3, #48	; 0x30
 8015578:	220a      	movs	r2, #10
 801557a:	4630      	mov	r0, r6
 801557c:	f7ff ff88 	bl	8015490 <__multadd>
 8015580:	45a0      	cmp	r8, r4
 8015582:	d1f5      	bne.n	8015570 <__s2b+0x4c>
 8015584:	f1a5 0408 	sub.w	r4, r5, #8
 8015588:	444c      	add	r4, r9
 801558a:	1b2d      	subs	r5, r5, r4
 801558c:	1963      	adds	r3, r4, r5
 801558e:	42bb      	cmp	r3, r7
 8015590:	db04      	blt.n	801559c <__s2b+0x78>
 8015592:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015596:	340a      	adds	r4, #10
 8015598:	2509      	movs	r5, #9
 801559a:	e7f6      	b.n	801558a <__s2b+0x66>
 801559c:	f814 3b01 	ldrb.w	r3, [r4], #1
 80155a0:	4601      	mov	r1, r0
 80155a2:	3b30      	subs	r3, #48	; 0x30
 80155a4:	220a      	movs	r2, #10
 80155a6:	4630      	mov	r0, r6
 80155a8:	f7ff ff72 	bl	8015490 <__multadd>
 80155ac:	e7ee      	b.n	801558c <__s2b+0x68>
 80155ae:	bf00      	nop
 80155b0:	08018bfd 	.word	0x08018bfd
 80155b4:	08018c8c 	.word	0x08018c8c

080155b8 <__hi0bits>:
 80155b8:	0c03      	lsrs	r3, r0, #16
 80155ba:	041b      	lsls	r3, r3, #16
 80155bc:	b9d3      	cbnz	r3, 80155f4 <__hi0bits+0x3c>
 80155be:	0400      	lsls	r0, r0, #16
 80155c0:	2310      	movs	r3, #16
 80155c2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80155c6:	bf04      	itt	eq
 80155c8:	0200      	lsleq	r0, r0, #8
 80155ca:	3308      	addeq	r3, #8
 80155cc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80155d0:	bf04      	itt	eq
 80155d2:	0100      	lsleq	r0, r0, #4
 80155d4:	3304      	addeq	r3, #4
 80155d6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80155da:	bf04      	itt	eq
 80155dc:	0080      	lsleq	r0, r0, #2
 80155de:	3302      	addeq	r3, #2
 80155e0:	2800      	cmp	r0, #0
 80155e2:	db05      	blt.n	80155f0 <__hi0bits+0x38>
 80155e4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80155e8:	f103 0301 	add.w	r3, r3, #1
 80155ec:	bf08      	it	eq
 80155ee:	2320      	moveq	r3, #32
 80155f0:	4618      	mov	r0, r3
 80155f2:	4770      	bx	lr
 80155f4:	2300      	movs	r3, #0
 80155f6:	e7e4      	b.n	80155c2 <__hi0bits+0xa>

080155f8 <__lo0bits>:
 80155f8:	6803      	ldr	r3, [r0, #0]
 80155fa:	f013 0207 	ands.w	r2, r3, #7
 80155fe:	4601      	mov	r1, r0
 8015600:	d00b      	beq.n	801561a <__lo0bits+0x22>
 8015602:	07da      	lsls	r2, r3, #31
 8015604:	d424      	bmi.n	8015650 <__lo0bits+0x58>
 8015606:	0798      	lsls	r0, r3, #30
 8015608:	bf49      	itett	mi
 801560a:	085b      	lsrmi	r3, r3, #1
 801560c:	089b      	lsrpl	r3, r3, #2
 801560e:	2001      	movmi	r0, #1
 8015610:	600b      	strmi	r3, [r1, #0]
 8015612:	bf5c      	itt	pl
 8015614:	600b      	strpl	r3, [r1, #0]
 8015616:	2002      	movpl	r0, #2
 8015618:	4770      	bx	lr
 801561a:	b298      	uxth	r0, r3
 801561c:	b9b0      	cbnz	r0, 801564c <__lo0bits+0x54>
 801561e:	0c1b      	lsrs	r3, r3, #16
 8015620:	2010      	movs	r0, #16
 8015622:	f013 0fff 	tst.w	r3, #255	; 0xff
 8015626:	bf04      	itt	eq
 8015628:	0a1b      	lsreq	r3, r3, #8
 801562a:	3008      	addeq	r0, #8
 801562c:	071a      	lsls	r2, r3, #28
 801562e:	bf04      	itt	eq
 8015630:	091b      	lsreq	r3, r3, #4
 8015632:	3004      	addeq	r0, #4
 8015634:	079a      	lsls	r2, r3, #30
 8015636:	bf04      	itt	eq
 8015638:	089b      	lsreq	r3, r3, #2
 801563a:	3002      	addeq	r0, #2
 801563c:	07da      	lsls	r2, r3, #31
 801563e:	d403      	bmi.n	8015648 <__lo0bits+0x50>
 8015640:	085b      	lsrs	r3, r3, #1
 8015642:	f100 0001 	add.w	r0, r0, #1
 8015646:	d005      	beq.n	8015654 <__lo0bits+0x5c>
 8015648:	600b      	str	r3, [r1, #0]
 801564a:	4770      	bx	lr
 801564c:	4610      	mov	r0, r2
 801564e:	e7e8      	b.n	8015622 <__lo0bits+0x2a>
 8015650:	2000      	movs	r0, #0
 8015652:	4770      	bx	lr
 8015654:	2020      	movs	r0, #32
 8015656:	4770      	bx	lr

08015658 <__i2b>:
 8015658:	b510      	push	{r4, lr}
 801565a:	460c      	mov	r4, r1
 801565c:	2101      	movs	r1, #1
 801565e:	f7ff feb5 	bl	80153cc <_Balloc>
 8015662:	4602      	mov	r2, r0
 8015664:	b928      	cbnz	r0, 8015672 <__i2b+0x1a>
 8015666:	4b05      	ldr	r3, [pc, #20]	; (801567c <__i2b+0x24>)
 8015668:	4805      	ldr	r0, [pc, #20]	; (8015680 <__i2b+0x28>)
 801566a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801566e:	f7fe fa21 	bl	8013ab4 <__assert_func>
 8015672:	2301      	movs	r3, #1
 8015674:	6144      	str	r4, [r0, #20]
 8015676:	6103      	str	r3, [r0, #16]
 8015678:	bd10      	pop	{r4, pc}
 801567a:	bf00      	nop
 801567c:	08018bfd 	.word	0x08018bfd
 8015680:	08018c8c 	.word	0x08018c8c

08015684 <__multiply>:
 8015684:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015688:	4614      	mov	r4, r2
 801568a:	690a      	ldr	r2, [r1, #16]
 801568c:	6923      	ldr	r3, [r4, #16]
 801568e:	429a      	cmp	r2, r3
 8015690:	bfb8      	it	lt
 8015692:	460b      	movlt	r3, r1
 8015694:	460d      	mov	r5, r1
 8015696:	bfbc      	itt	lt
 8015698:	4625      	movlt	r5, r4
 801569a:	461c      	movlt	r4, r3
 801569c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80156a0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80156a4:	68ab      	ldr	r3, [r5, #8]
 80156a6:	6869      	ldr	r1, [r5, #4]
 80156a8:	eb0a 0709 	add.w	r7, sl, r9
 80156ac:	42bb      	cmp	r3, r7
 80156ae:	b085      	sub	sp, #20
 80156b0:	bfb8      	it	lt
 80156b2:	3101      	addlt	r1, #1
 80156b4:	f7ff fe8a 	bl	80153cc <_Balloc>
 80156b8:	b930      	cbnz	r0, 80156c8 <__multiply+0x44>
 80156ba:	4602      	mov	r2, r0
 80156bc:	4b42      	ldr	r3, [pc, #264]	; (80157c8 <__multiply+0x144>)
 80156be:	4843      	ldr	r0, [pc, #268]	; (80157cc <__multiply+0x148>)
 80156c0:	f240 115d 	movw	r1, #349	; 0x15d
 80156c4:	f7fe f9f6 	bl	8013ab4 <__assert_func>
 80156c8:	f100 0614 	add.w	r6, r0, #20
 80156cc:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80156d0:	4633      	mov	r3, r6
 80156d2:	2200      	movs	r2, #0
 80156d4:	4543      	cmp	r3, r8
 80156d6:	d31e      	bcc.n	8015716 <__multiply+0x92>
 80156d8:	f105 0c14 	add.w	ip, r5, #20
 80156dc:	f104 0314 	add.w	r3, r4, #20
 80156e0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80156e4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80156e8:	9202      	str	r2, [sp, #8]
 80156ea:	ebac 0205 	sub.w	r2, ip, r5
 80156ee:	3a15      	subs	r2, #21
 80156f0:	f022 0203 	bic.w	r2, r2, #3
 80156f4:	3204      	adds	r2, #4
 80156f6:	f105 0115 	add.w	r1, r5, #21
 80156fa:	458c      	cmp	ip, r1
 80156fc:	bf38      	it	cc
 80156fe:	2204      	movcc	r2, #4
 8015700:	9201      	str	r2, [sp, #4]
 8015702:	9a02      	ldr	r2, [sp, #8]
 8015704:	9303      	str	r3, [sp, #12]
 8015706:	429a      	cmp	r2, r3
 8015708:	d808      	bhi.n	801571c <__multiply+0x98>
 801570a:	2f00      	cmp	r7, #0
 801570c:	dc55      	bgt.n	80157ba <__multiply+0x136>
 801570e:	6107      	str	r7, [r0, #16]
 8015710:	b005      	add	sp, #20
 8015712:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015716:	f843 2b04 	str.w	r2, [r3], #4
 801571a:	e7db      	b.n	80156d4 <__multiply+0x50>
 801571c:	f8b3 a000 	ldrh.w	sl, [r3]
 8015720:	f1ba 0f00 	cmp.w	sl, #0
 8015724:	d020      	beq.n	8015768 <__multiply+0xe4>
 8015726:	f105 0e14 	add.w	lr, r5, #20
 801572a:	46b1      	mov	r9, r6
 801572c:	2200      	movs	r2, #0
 801572e:	f85e 4b04 	ldr.w	r4, [lr], #4
 8015732:	f8d9 b000 	ldr.w	fp, [r9]
 8015736:	b2a1      	uxth	r1, r4
 8015738:	fa1f fb8b 	uxth.w	fp, fp
 801573c:	fb0a b101 	mla	r1, sl, r1, fp
 8015740:	4411      	add	r1, r2
 8015742:	f8d9 2000 	ldr.w	r2, [r9]
 8015746:	0c24      	lsrs	r4, r4, #16
 8015748:	0c12      	lsrs	r2, r2, #16
 801574a:	fb0a 2404 	mla	r4, sl, r4, r2
 801574e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8015752:	b289      	uxth	r1, r1
 8015754:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8015758:	45f4      	cmp	ip, lr
 801575a:	f849 1b04 	str.w	r1, [r9], #4
 801575e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8015762:	d8e4      	bhi.n	801572e <__multiply+0xaa>
 8015764:	9901      	ldr	r1, [sp, #4]
 8015766:	5072      	str	r2, [r6, r1]
 8015768:	9a03      	ldr	r2, [sp, #12]
 801576a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801576e:	3304      	adds	r3, #4
 8015770:	f1b9 0f00 	cmp.w	r9, #0
 8015774:	d01f      	beq.n	80157b6 <__multiply+0x132>
 8015776:	6834      	ldr	r4, [r6, #0]
 8015778:	f105 0114 	add.w	r1, r5, #20
 801577c:	46b6      	mov	lr, r6
 801577e:	f04f 0a00 	mov.w	sl, #0
 8015782:	880a      	ldrh	r2, [r1, #0]
 8015784:	f8be b002 	ldrh.w	fp, [lr, #2]
 8015788:	fb09 b202 	mla	r2, r9, r2, fp
 801578c:	4492      	add	sl, r2
 801578e:	b2a4      	uxth	r4, r4
 8015790:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8015794:	f84e 4b04 	str.w	r4, [lr], #4
 8015798:	f851 4b04 	ldr.w	r4, [r1], #4
 801579c:	f8be 2000 	ldrh.w	r2, [lr]
 80157a0:	0c24      	lsrs	r4, r4, #16
 80157a2:	fb09 2404 	mla	r4, r9, r4, r2
 80157a6:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80157aa:	458c      	cmp	ip, r1
 80157ac:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80157b0:	d8e7      	bhi.n	8015782 <__multiply+0xfe>
 80157b2:	9a01      	ldr	r2, [sp, #4]
 80157b4:	50b4      	str	r4, [r6, r2]
 80157b6:	3604      	adds	r6, #4
 80157b8:	e7a3      	b.n	8015702 <__multiply+0x7e>
 80157ba:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80157be:	2b00      	cmp	r3, #0
 80157c0:	d1a5      	bne.n	801570e <__multiply+0x8a>
 80157c2:	3f01      	subs	r7, #1
 80157c4:	e7a1      	b.n	801570a <__multiply+0x86>
 80157c6:	bf00      	nop
 80157c8:	08018bfd 	.word	0x08018bfd
 80157cc:	08018c8c 	.word	0x08018c8c

080157d0 <__pow5mult>:
 80157d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80157d4:	4615      	mov	r5, r2
 80157d6:	f012 0203 	ands.w	r2, r2, #3
 80157da:	4606      	mov	r6, r0
 80157dc:	460f      	mov	r7, r1
 80157de:	d007      	beq.n	80157f0 <__pow5mult+0x20>
 80157e0:	4c25      	ldr	r4, [pc, #148]	; (8015878 <__pow5mult+0xa8>)
 80157e2:	3a01      	subs	r2, #1
 80157e4:	2300      	movs	r3, #0
 80157e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80157ea:	f7ff fe51 	bl	8015490 <__multadd>
 80157ee:	4607      	mov	r7, r0
 80157f0:	10ad      	asrs	r5, r5, #2
 80157f2:	d03d      	beq.n	8015870 <__pow5mult+0xa0>
 80157f4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80157f6:	b97c      	cbnz	r4, 8015818 <__pow5mult+0x48>
 80157f8:	2010      	movs	r0, #16
 80157fa:	f7fb fb37 	bl	8010e6c <malloc>
 80157fe:	4602      	mov	r2, r0
 8015800:	6270      	str	r0, [r6, #36]	; 0x24
 8015802:	b928      	cbnz	r0, 8015810 <__pow5mult+0x40>
 8015804:	4b1d      	ldr	r3, [pc, #116]	; (801587c <__pow5mult+0xac>)
 8015806:	481e      	ldr	r0, [pc, #120]	; (8015880 <__pow5mult+0xb0>)
 8015808:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801580c:	f7fe f952 	bl	8013ab4 <__assert_func>
 8015810:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015814:	6004      	str	r4, [r0, #0]
 8015816:	60c4      	str	r4, [r0, #12]
 8015818:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801581c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015820:	b94c      	cbnz	r4, 8015836 <__pow5mult+0x66>
 8015822:	f240 2171 	movw	r1, #625	; 0x271
 8015826:	4630      	mov	r0, r6
 8015828:	f7ff ff16 	bl	8015658 <__i2b>
 801582c:	2300      	movs	r3, #0
 801582e:	f8c8 0008 	str.w	r0, [r8, #8]
 8015832:	4604      	mov	r4, r0
 8015834:	6003      	str	r3, [r0, #0]
 8015836:	f04f 0900 	mov.w	r9, #0
 801583a:	07eb      	lsls	r3, r5, #31
 801583c:	d50a      	bpl.n	8015854 <__pow5mult+0x84>
 801583e:	4639      	mov	r1, r7
 8015840:	4622      	mov	r2, r4
 8015842:	4630      	mov	r0, r6
 8015844:	f7ff ff1e 	bl	8015684 <__multiply>
 8015848:	4639      	mov	r1, r7
 801584a:	4680      	mov	r8, r0
 801584c:	4630      	mov	r0, r6
 801584e:	f7ff fdfd 	bl	801544c <_Bfree>
 8015852:	4647      	mov	r7, r8
 8015854:	106d      	asrs	r5, r5, #1
 8015856:	d00b      	beq.n	8015870 <__pow5mult+0xa0>
 8015858:	6820      	ldr	r0, [r4, #0]
 801585a:	b938      	cbnz	r0, 801586c <__pow5mult+0x9c>
 801585c:	4622      	mov	r2, r4
 801585e:	4621      	mov	r1, r4
 8015860:	4630      	mov	r0, r6
 8015862:	f7ff ff0f 	bl	8015684 <__multiply>
 8015866:	6020      	str	r0, [r4, #0]
 8015868:	f8c0 9000 	str.w	r9, [r0]
 801586c:	4604      	mov	r4, r0
 801586e:	e7e4      	b.n	801583a <__pow5mult+0x6a>
 8015870:	4638      	mov	r0, r7
 8015872:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015876:	bf00      	nop
 8015878:	08018de0 	.word	0x08018de0
 801587c:	08018858 	.word	0x08018858
 8015880:	08018c8c 	.word	0x08018c8c

08015884 <__lshift>:
 8015884:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015888:	460c      	mov	r4, r1
 801588a:	6849      	ldr	r1, [r1, #4]
 801588c:	6923      	ldr	r3, [r4, #16]
 801588e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8015892:	68a3      	ldr	r3, [r4, #8]
 8015894:	4607      	mov	r7, r0
 8015896:	4691      	mov	r9, r2
 8015898:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801589c:	f108 0601 	add.w	r6, r8, #1
 80158a0:	42b3      	cmp	r3, r6
 80158a2:	db0b      	blt.n	80158bc <__lshift+0x38>
 80158a4:	4638      	mov	r0, r7
 80158a6:	f7ff fd91 	bl	80153cc <_Balloc>
 80158aa:	4605      	mov	r5, r0
 80158ac:	b948      	cbnz	r0, 80158c2 <__lshift+0x3e>
 80158ae:	4602      	mov	r2, r0
 80158b0:	4b28      	ldr	r3, [pc, #160]	; (8015954 <__lshift+0xd0>)
 80158b2:	4829      	ldr	r0, [pc, #164]	; (8015958 <__lshift+0xd4>)
 80158b4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80158b8:	f7fe f8fc 	bl	8013ab4 <__assert_func>
 80158bc:	3101      	adds	r1, #1
 80158be:	005b      	lsls	r3, r3, #1
 80158c0:	e7ee      	b.n	80158a0 <__lshift+0x1c>
 80158c2:	2300      	movs	r3, #0
 80158c4:	f100 0114 	add.w	r1, r0, #20
 80158c8:	f100 0210 	add.w	r2, r0, #16
 80158cc:	4618      	mov	r0, r3
 80158ce:	4553      	cmp	r3, sl
 80158d0:	db33      	blt.n	801593a <__lshift+0xb6>
 80158d2:	6920      	ldr	r0, [r4, #16]
 80158d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80158d8:	f104 0314 	add.w	r3, r4, #20
 80158dc:	f019 091f 	ands.w	r9, r9, #31
 80158e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80158e4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80158e8:	d02b      	beq.n	8015942 <__lshift+0xbe>
 80158ea:	f1c9 0e20 	rsb	lr, r9, #32
 80158ee:	468a      	mov	sl, r1
 80158f0:	2200      	movs	r2, #0
 80158f2:	6818      	ldr	r0, [r3, #0]
 80158f4:	fa00 f009 	lsl.w	r0, r0, r9
 80158f8:	4302      	orrs	r2, r0
 80158fa:	f84a 2b04 	str.w	r2, [sl], #4
 80158fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8015902:	459c      	cmp	ip, r3
 8015904:	fa22 f20e 	lsr.w	r2, r2, lr
 8015908:	d8f3      	bhi.n	80158f2 <__lshift+0x6e>
 801590a:	ebac 0304 	sub.w	r3, ip, r4
 801590e:	3b15      	subs	r3, #21
 8015910:	f023 0303 	bic.w	r3, r3, #3
 8015914:	3304      	adds	r3, #4
 8015916:	f104 0015 	add.w	r0, r4, #21
 801591a:	4584      	cmp	ip, r0
 801591c:	bf38      	it	cc
 801591e:	2304      	movcc	r3, #4
 8015920:	50ca      	str	r2, [r1, r3]
 8015922:	b10a      	cbz	r2, 8015928 <__lshift+0xa4>
 8015924:	f108 0602 	add.w	r6, r8, #2
 8015928:	3e01      	subs	r6, #1
 801592a:	4638      	mov	r0, r7
 801592c:	612e      	str	r6, [r5, #16]
 801592e:	4621      	mov	r1, r4
 8015930:	f7ff fd8c 	bl	801544c <_Bfree>
 8015934:	4628      	mov	r0, r5
 8015936:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801593a:	f842 0f04 	str.w	r0, [r2, #4]!
 801593e:	3301      	adds	r3, #1
 8015940:	e7c5      	b.n	80158ce <__lshift+0x4a>
 8015942:	3904      	subs	r1, #4
 8015944:	f853 2b04 	ldr.w	r2, [r3], #4
 8015948:	f841 2f04 	str.w	r2, [r1, #4]!
 801594c:	459c      	cmp	ip, r3
 801594e:	d8f9      	bhi.n	8015944 <__lshift+0xc0>
 8015950:	e7ea      	b.n	8015928 <__lshift+0xa4>
 8015952:	bf00      	nop
 8015954:	08018bfd 	.word	0x08018bfd
 8015958:	08018c8c 	.word	0x08018c8c

0801595c <__mcmp>:
 801595c:	b530      	push	{r4, r5, lr}
 801595e:	6902      	ldr	r2, [r0, #16]
 8015960:	690c      	ldr	r4, [r1, #16]
 8015962:	1b12      	subs	r2, r2, r4
 8015964:	d10e      	bne.n	8015984 <__mcmp+0x28>
 8015966:	f100 0314 	add.w	r3, r0, #20
 801596a:	3114      	adds	r1, #20
 801596c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8015970:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8015974:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8015978:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801597c:	42a5      	cmp	r5, r4
 801597e:	d003      	beq.n	8015988 <__mcmp+0x2c>
 8015980:	d305      	bcc.n	801598e <__mcmp+0x32>
 8015982:	2201      	movs	r2, #1
 8015984:	4610      	mov	r0, r2
 8015986:	bd30      	pop	{r4, r5, pc}
 8015988:	4283      	cmp	r3, r0
 801598a:	d3f3      	bcc.n	8015974 <__mcmp+0x18>
 801598c:	e7fa      	b.n	8015984 <__mcmp+0x28>
 801598e:	f04f 32ff 	mov.w	r2, #4294967295
 8015992:	e7f7      	b.n	8015984 <__mcmp+0x28>

08015994 <__mdiff>:
 8015994:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015998:	460c      	mov	r4, r1
 801599a:	4606      	mov	r6, r0
 801599c:	4611      	mov	r1, r2
 801599e:	4620      	mov	r0, r4
 80159a0:	4617      	mov	r7, r2
 80159a2:	f7ff ffdb 	bl	801595c <__mcmp>
 80159a6:	1e05      	subs	r5, r0, #0
 80159a8:	d110      	bne.n	80159cc <__mdiff+0x38>
 80159aa:	4629      	mov	r1, r5
 80159ac:	4630      	mov	r0, r6
 80159ae:	f7ff fd0d 	bl	80153cc <_Balloc>
 80159b2:	b930      	cbnz	r0, 80159c2 <__mdiff+0x2e>
 80159b4:	4b39      	ldr	r3, [pc, #228]	; (8015a9c <__mdiff+0x108>)
 80159b6:	4602      	mov	r2, r0
 80159b8:	f240 2132 	movw	r1, #562	; 0x232
 80159bc:	4838      	ldr	r0, [pc, #224]	; (8015aa0 <__mdiff+0x10c>)
 80159be:	f7fe f879 	bl	8013ab4 <__assert_func>
 80159c2:	2301      	movs	r3, #1
 80159c4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80159c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80159cc:	bfa4      	itt	ge
 80159ce:	463b      	movge	r3, r7
 80159d0:	4627      	movge	r7, r4
 80159d2:	4630      	mov	r0, r6
 80159d4:	6879      	ldr	r1, [r7, #4]
 80159d6:	bfa6      	itte	ge
 80159d8:	461c      	movge	r4, r3
 80159da:	2500      	movge	r5, #0
 80159dc:	2501      	movlt	r5, #1
 80159de:	f7ff fcf5 	bl	80153cc <_Balloc>
 80159e2:	b920      	cbnz	r0, 80159ee <__mdiff+0x5a>
 80159e4:	4b2d      	ldr	r3, [pc, #180]	; (8015a9c <__mdiff+0x108>)
 80159e6:	4602      	mov	r2, r0
 80159e8:	f44f 7110 	mov.w	r1, #576	; 0x240
 80159ec:	e7e6      	b.n	80159bc <__mdiff+0x28>
 80159ee:	693e      	ldr	r6, [r7, #16]
 80159f0:	60c5      	str	r5, [r0, #12]
 80159f2:	6925      	ldr	r5, [r4, #16]
 80159f4:	f107 0114 	add.w	r1, r7, #20
 80159f8:	f104 0914 	add.w	r9, r4, #20
 80159fc:	f100 0e14 	add.w	lr, r0, #20
 8015a00:	f107 0210 	add.w	r2, r7, #16
 8015a04:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8015a08:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8015a0c:	46f2      	mov	sl, lr
 8015a0e:	2700      	movs	r7, #0
 8015a10:	f859 3b04 	ldr.w	r3, [r9], #4
 8015a14:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8015a18:	fa1f f883 	uxth.w	r8, r3
 8015a1c:	fa17 f78b 	uxtah	r7, r7, fp
 8015a20:	0c1b      	lsrs	r3, r3, #16
 8015a22:	eba7 0808 	sub.w	r8, r7, r8
 8015a26:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8015a2a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8015a2e:	fa1f f888 	uxth.w	r8, r8
 8015a32:	141f      	asrs	r7, r3, #16
 8015a34:	454d      	cmp	r5, r9
 8015a36:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8015a3a:	f84a 3b04 	str.w	r3, [sl], #4
 8015a3e:	d8e7      	bhi.n	8015a10 <__mdiff+0x7c>
 8015a40:	1b2b      	subs	r3, r5, r4
 8015a42:	3b15      	subs	r3, #21
 8015a44:	f023 0303 	bic.w	r3, r3, #3
 8015a48:	3304      	adds	r3, #4
 8015a4a:	3415      	adds	r4, #21
 8015a4c:	42a5      	cmp	r5, r4
 8015a4e:	bf38      	it	cc
 8015a50:	2304      	movcc	r3, #4
 8015a52:	4419      	add	r1, r3
 8015a54:	4473      	add	r3, lr
 8015a56:	469e      	mov	lr, r3
 8015a58:	460d      	mov	r5, r1
 8015a5a:	4565      	cmp	r5, ip
 8015a5c:	d30e      	bcc.n	8015a7c <__mdiff+0xe8>
 8015a5e:	f10c 0203 	add.w	r2, ip, #3
 8015a62:	1a52      	subs	r2, r2, r1
 8015a64:	f022 0203 	bic.w	r2, r2, #3
 8015a68:	3903      	subs	r1, #3
 8015a6a:	458c      	cmp	ip, r1
 8015a6c:	bf38      	it	cc
 8015a6e:	2200      	movcc	r2, #0
 8015a70:	441a      	add	r2, r3
 8015a72:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8015a76:	b17b      	cbz	r3, 8015a98 <__mdiff+0x104>
 8015a78:	6106      	str	r6, [r0, #16]
 8015a7a:	e7a5      	b.n	80159c8 <__mdiff+0x34>
 8015a7c:	f855 8b04 	ldr.w	r8, [r5], #4
 8015a80:	fa17 f488 	uxtah	r4, r7, r8
 8015a84:	1422      	asrs	r2, r4, #16
 8015a86:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8015a8a:	b2a4      	uxth	r4, r4
 8015a8c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8015a90:	f84e 4b04 	str.w	r4, [lr], #4
 8015a94:	1417      	asrs	r7, r2, #16
 8015a96:	e7e0      	b.n	8015a5a <__mdiff+0xc6>
 8015a98:	3e01      	subs	r6, #1
 8015a9a:	e7ea      	b.n	8015a72 <__mdiff+0xde>
 8015a9c:	08018bfd 	.word	0x08018bfd
 8015aa0:	08018c8c 	.word	0x08018c8c

08015aa4 <__ulp>:
 8015aa4:	b082      	sub	sp, #8
 8015aa6:	ed8d 0b00 	vstr	d0, [sp]
 8015aaa:	9b01      	ldr	r3, [sp, #4]
 8015aac:	4912      	ldr	r1, [pc, #72]	; (8015af8 <__ulp+0x54>)
 8015aae:	4019      	ands	r1, r3
 8015ab0:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8015ab4:	2900      	cmp	r1, #0
 8015ab6:	dd05      	ble.n	8015ac4 <__ulp+0x20>
 8015ab8:	2200      	movs	r2, #0
 8015aba:	460b      	mov	r3, r1
 8015abc:	ec43 2b10 	vmov	d0, r2, r3
 8015ac0:	b002      	add	sp, #8
 8015ac2:	4770      	bx	lr
 8015ac4:	4249      	negs	r1, r1
 8015ac6:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8015aca:	ea4f 5021 	mov.w	r0, r1, asr #20
 8015ace:	f04f 0200 	mov.w	r2, #0
 8015ad2:	f04f 0300 	mov.w	r3, #0
 8015ad6:	da04      	bge.n	8015ae2 <__ulp+0x3e>
 8015ad8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8015adc:	fa41 f300 	asr.w	r3, r1, r0
 8015ae0:	e7ec      	b.n	8015abc <__ulp+0x18>
 8015ae2:	f1a0 0114 	sub.w	r1, r0, #20
 8015ae6:	291e      	cmp	r1, #30
 8015ae8:	bfda      	itte	le
 8015aea:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8015aee:	fa20 f101 	lsrle.w	r1, r0, r1
 8015af2:	2101      	movgt	r1, #1
 8015af4:	460a      	mov	r2, r1
 8015af6:	e7e1      	b.n	8015abc <__ulp+0x18>
 8015af8:	7ff00000 	.word	0x7ff00000

08015afc <__b2d>:
 8015afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015afe:	6905      	ldr	r5, [r0, #16]
 8015b00:	f100 0714 	add.w	r7, r0, #20
 8015b04:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8015b08:	1f2e      	subs	r6, r5, #4
 8015b0a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8015b0e:	4620      	mov	r0, r4
 8015b10:	f7ff fd52 	bl	80155b8 <__hi0bits>
 8015b14:	f1c0 0320 	rsb	r3, r0, #32
 8015b18:	280a      	cmp	r0, #10
 8015b1a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8015b98 <__b2d+0x9c>
 8015b1e:	600b      	str	r3, [r1, #0]
 8015b20:	dc14      	bgt.n	8015b4c <__b2d+0x50>
 8015b22:	f1c0 0e0b 	rsb	lr, r0, #11
 8015b26:	fa24 f10e 	lsr.w	r1, r4, lr
 8015b2a:	42b7      	cmp	r7, r6
 8015b2c:	ea41 030c 	orr.w	r3, r1, ip
 8015b30:	bf34      	ite	cc
 8015b32:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8015b36:	2100      	movcs	r1, #0
 8015b38:	3015      	adds	r0, #21
 8015b3a:	fa04 f000 	lsl.w	r0, r4, r0
 8015b3e:	fa21 f10e 	lsr.w	r1, r1, lr
 8015b42:	ea40 0201 	orr.w	r2, r0, r1
 8015b46:	ec43 2b10 	vmov	d0, r2, r3
 8015b4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015b4c:	42b7      	cmp	r7, r6
 8015b4e:	bf3a      	itte	cc
 8015b50:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8015b54:	f1a5 0608 	subcc.w	r6, r5, #8
 8015b58:	2100      	movcs	r1, #0
 8015b5a:	380b      	subs	r0, #11
 8015b5c:	d017      	beq.n	8015b8e <__b2d+0x92>
 8015b5e:	f1c0 0c20 	rsb	ip, r0, #32
 8015b62:	fa04 f500 	lsl.w	r5, r4, r0
 8015b66:	42be      	cmp	r6, r7
 8015b68:	fa21 f40c 	lsr.w	r4, r1, ip
 8015b6c:	ea45 0504 	orr.w	r5, r5, r4
 8015b70:	bf8c      	ite	hi
 8015b72:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8015b76:	2400      	movls	r4, #0
 8015b78:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8015b7c:	fa01 f000 	lsl.w	r0, r1, r0
 8015b80:	fa24 f40c 	lsr.w	r4, r4, ip
 8015b84:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8015b88:	ea40 0204 	orr.w	r2, r0, r4
 8015b8c:	e7db      	b.n	8015b46 <__b2d+0x4a>
 8015b8e:	ea44 030c 	orr.w	r3, r4, ip
 8015b92:	460a      	mov	r2, r1
 8015b94:	e7d7      	b.n	8015b46 <__b2d+0x4a>
 8015b96:	bf00      	nop
 8015b98:	3ff00000 	.word	0x3ff00000

08015b9c <__d2b>:
 8015b9c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015ba0:	4689      	mov	r9, r1
 8015ba2:	2101      	movs	r1, #1
 8015ba4:	ec57 6b10 	vmov	r6, r7, d0
 8015ba8:	4690      	mov	r8, r2
 8015baa:	f7ff fc0f 	bl	80153cc <_Balloc>
 8015bae:	4604      	mov	r4, r0
 8015bb0:	b930      	cbnz	r0, 8015bc0 <__d2b+0x24>
 8015bb2:	4602      	mov	r2, r0
 8015bb4:	4b25      	ldr	r3, [pc, #148]	; (8015c4c <__d2b+0xb0>)
 8015bb6:	4826      	ldr	r0, [pc, #152]	; (8015c50 <__d2b+0xb4>)
 8015bb8:	f240 310a 	movw	r1, #778	; 0x30a
 8015bbc:	f7fd ff7a 	bl	8013ab4 <__assert_func>
 8015bc0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8015bc4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8015bc8:	bb35      	cbnz	r5, 8015c18 <__d2b+0x7c>
 8015bca:	2e00      	cmp	r6, #0
 8015bcc:	9301      	str	r3, [sp, #4]
 8015bce:	d028      	beq.n	8015c22 <__d2b+0x86>
 8015bd0:	4668      	mov	r0, sp
 8015bd2:	9600      	str	r6, [sp, #0]
 8015bd4:	f7ff fd10 	bl	80155f8 <__lo0bits>
 8015bd8:	9900      	ldr	r1, [sp, #0]
 8015bda:	b300      	cbz	r0, 8015c1e <__d2b+0x82>
 8015bdc:	9a01      	ldr	r2, [sp, #4]
 8015bde:	f1c0 0320 	rsb	r3, r0, #32
 8015be2:	fa02 f303 	lsl.w	r3, r2, r3
 8015be6:	430b      	orrs	r3, r1
 8015be8:	40c2      	lsrs	r2, r0
 8015bea:	6163      	str	r3, [r4, #20]
 8015bec:	9201      	str	r2, [sp, #4]
 8015bee:	9b01      	ldr	r3, [sp, #4]
 8015bf0:	61a3      	str	r3, [r4, #24]
 8015bf2:	2b00      	cmp	r3, #0
 8015bf4:	bf14      	ite	ne
 8015bf6:	2202      	movne	r2, #2
 8015bf8:	2201      	moveq	r2, #1
 8015bfa:	6122      	str	r2, [r4, #16]
 8015bfc:	b1d5      	cbz	r5, 8015c34 <__d2b+0x98>
 8015bfe:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8015c02:	4405      	add	r5, r0
 8015c04:	f8c9 5000 	str.w	r5, [r9]
 8015c08:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8015c0c:	f8c8 0000 	str.w	r0, [r8]
 8015c10:	4620      	mov	r0, r4
 8015c12:	b003      	add	sp, #12
 8015c14:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015c18:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8015c1c:	e7d5      	b.n	8015bca <__d2b+0x2e>
 8015c1e:	6161      	str	r1, [r4, #20]
 8015c20:	e7e5      	b.n	8015bee <__d2b+0x52>
 8015c22:	a801      	add	r0, sp, #4
 8015c24:	f7ff fce8 	bl	80155f8 <__lo0bits>
 8015c28:	9b01      	ldr	r3, [sp, #4]
 8015c2a:	6163      	str	r3, [r4, #20]
 8015c2c:	2201      	movs	r2, #1
 8015c2e:	6122      	str	r2, [r4, #16]
 8015c30:	3020      	adds	r0, #32
 8015c32:	e7e3      	b.n	8015bfc <__d2b+0x60>
 8015c34:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8015c38:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8015c3c:	f8c9 0000 	str.w	r0, [r9]
 8015c40:	6918      	ldr	r0, [r3, #16]
 8015c42:	f7ff fcb9 	bl	80155b8 <__hi0bits>
 8015c46:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8015c4a:	e7df      	b.n	8015c0c <__d2b+0x70>
 8015c4c:	08018bfd 	.word	0x08018bfd
 8015c50:	08018c8c 	.word	0x08018c8c

08015c54 <__ratio>:
 8015c54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015c58:	4688      	mov	r8, r1
 8015c5a:	4669      	mov	r1, sp
 8015c5c:	4681      	mov	r9, r0
 8015c5e:	f7ff ff4d 	bl	8015afc <__b2d>
 8015c62:	a901      	add	r1, sp, #4
 8015c64:	4640      	mov	r0, r8
 8015c66:	ec55 4b10 	vmov	r4, r5, d0
 8015c6a:	f7ff ff47 	bl	8015afc <__b2d>
 8015c6e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8015c72:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8015c76:	eba3 0c02 	sub.w	ip, r3, r2
 8015c7a:	e9dd 3200 	ldrd	r3, r2, [sp]
 8015c7e:	1a9b      	subs	r3, r3, r2
 8015c80:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8015c84:	ec51 0b10 	vmov	r0, r1, d0
 8015c88:	2b00      	cmp	r3, #0
 8015c8a:	bfd6      	itet	le
 8015c8c:	460a      	movle	r2, r1
 8015c8e:	462a      	movgt	r2, r5
 8015c90:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8015c94:	468b      	mov	fp, r1
 8015c96:	462f      	mov	r7, r5
 8015c98:	bfd4      	ite	le
 8015c9a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8015c9e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8015ca2:	4620      	mov	r0, r4
 8015ca4:	ee10 2a10 	vmov	r2, s0
 8015ca8:	465b      	mov	r3, fp
 8015caa:	4639      	mov	r1, r7
 8015cac:	f7ea fdee 	bl	800088c <__aeabi_ddiv>
 8015cb0:	ec41 0b10 	vmov	d0, r0, r1
 8015cb4:	b003      	add	sp, #12
 8015cb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08015cba <__copybits>:
 8015cba:	3901      	subs	r1, #1
 8015cbc:	b570      	push	{r4, r5, r6, lr}
 8015cbe:	1149      	asrs	r1, r1, #5
 8015cc0:	6914      	ldr	r4, [r2, #16]
 8015cc2:	3101      	adds	r1, #1
 8015cc4:	f102 0314 	add.w	r3, r2, #20
 8015cc8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8015ccc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8015cd0:	1f05      	subs	r5, r0, #4
 8015cd2:	42a3      	cmp	r3, r4
 8015cd4:	d30c      	bcc.n	8015cf0 <__copybits+0x36>
 8015cd6:	1aa3      	subs	r3, r4, r2
 8015cd8:	3b11      	subs	r3, #17
 8015cda:	f023 0303 	bic.w	r3, r3, #3
 8015cde:	3211      	adds	r2, #17
 8015ce0:	42a2      	cmp	r2, r4
 8015ce2:	bf88      	it	hi
 8015ce4:	2300      	movhi	r3, #0
 8015ce6:	4418      	add	r0, r3
 8015ce8:	2300      	movs	r3, #0
 8015cea:	4288      	cmp	r0, r1
 8015cec:	d305      	bcc.n	8015cfa <__copybits+0x40>
 8015cee:	bd70      	pop	{r4, r5, r6, pc}
 8015cf0:	f853 6b04 	ldr.w	r6, [r3], #4
 8015cf4:	f845 6f04 	str.w	r6, [r5, #4]!
 8015cf8:	e7eb      	b.n	8015cd2 <__copybits+0x18>
 8015cfa:	f840 3b04 	str.w	r3, [r0], #4
 8015cfe:	e7f4      	b.n	8015cea <__copybits+0x30>

08015d00 <__any_on>:
 8015d00:	f100 0214 	add.w	r2, r0, #20
 8015d04:	6900      	ldr	r0, [r0, #16]
 8015d06:	114b      	asrs	r3, r1, #5
 8015d08:	4298      	cmp	r0, r3
 8015d0a:	b510      	push	{r4, lr}
 8015d0c:	db11      	blt.n	8015d32 <__any_on+0x32>
 8015d0e:	dd0a      	ble.n	8015d26 <__any_on+0x26>
 8015d10:	f011 011f 	ands.w	r1, r1, #31
 8015d14:	d007      	beq.n	8015d26 <__any_on+0x26>
 8015d16:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8015d1a:	fa24 f001 	lsr.w	r0, r4, r1
 8015d1e:	fa00 f101 	lsl.w	r1, r0, r1
 8015d22:	428c      	cmp	r4, r1
 8015d24:	d10b      	bne.n	8015d3e <__any_on+0x3e>
 8015d26:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8015d2a:	4293      	cmp	r3, r2
 8015d2c:	d803      	bhi.n	8015d36 <__any_on+0x36>
 8015d2e:	2000      	movs	r0, #0
 8015d30:	bd10      	pop	{r4, pc}
 8015d32:	4603      	mov	r3, r0
 8015d34:	e7f7      	b.n	8015d26 <__any_on+0x26>
 8015d36:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015d3a:	2900      	cmp	r1, #0
 8015d3c:	d0f5      	beq.n	8015d2a <__any_on+0x2a>
 8015d3e:	2001      	movs	r0, #1
 8015d40:	e7f6      	b.n	8015d30 <__any_on+0x30>

08015d42 <_calloc_r>:
 8015d42:	b513      	push	{r0, r1, r4, lr}
 8015d44:	434a      	muls	r2, r1
 8015d46:	4611      	mov	r1, r2
 8015d48:	9201      	str	r2, [sp, #4]
 8015d4a:	f7fb fb9d 	bl	8011488 <_malloc_r>
 8015d4e:	4604      	mov	r4, r0
 8015d50:	b118      	cbz	r0, 8015d5a <_calloc_r+0x18>
 8015d52:	9a01      	ldr	r2, [sp, #4]
 8015d54:	2100      	movs	r1, #0
 8015d56:	f7fb f8c1 	bl	8010edc <memset>
 8015d5a:	4620      	mov	r0, r4
 8015d5c:	b002      	add	sp, #8
 8015d5e:	bd10      	pop	{r4, pc}

08015d60 <_realloc_r>:
 8015d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015d62:	4607      	mov	r7, r0
 8015d64:	4614      	mov	r4, r2
 8015d66:	460e      	mov	r6, r1
 8015d68:	b921      	cbnz	r1, 8015d74 <_realloc_r+0x14>
 8015d6a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8015d6e:	4611      	mov	r1, r2
 8015d70:	f7fb bb8a 	b.w	8011488 <_malloc_r>
 8015d74:	b922      	cbnz	r2, 8015d80 <_realloc_r+0x20>
 8015d76:	f7fb fb37 	bl	80113e8 <_free_r>
 8015d7a:	4625      	mov	r5, r4
 8015d7c:	4628      	mov	r0, r5
 8015d7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015d80:	f000 feb2 	bl	8016ae8 <_malloc_usable_size_r>
 8015d84:	42a0      	cmp	r0, r4
 8015d86:	d20f      	bcs.n	8015da8 <_realloc_r+0x48>
 8015d88:	4621      	mov	r1, r4
 8015d8a:	4638      	mov	r0, r7
 8015d8c:	f7fb fb7c 	bl	8011488 <_malloc_r>
 8015d90:	4605      	mov	r5, r0
 8015d92:	2800      	cmp	r0, #0
 8015d94:	d0f2      	beq.n	8015d7c <_realloc_r+0x1c>
 8015d96:	4631      	mov	r1, r6
 8015d98:	4622      	mov	r2, r4
 8015d9a:	f7fb f877 	bl	8010e8c <memcpy>
 8015d9e:	4631      	mov	r1, r6
 8015da0:	4638      	mov	r0, r7
 8015da2:	f7fb fb21 	bl	80113e8 <_free_r>
 8015da6:	e7e9      	b.n	8015d7c <_realloc_r+0x1c>
 8015da8:	4635      	mov	r5, r6
 8015daa:	e7e7      	b.n	8015d7c <_realloc_r+0x1c>

08015dac <__ssputs_r>:
 8015dac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015db0:	688e      	ldr	r6, [r1, #8]
 8015db2:	429e      	cmp	r6, r3
 8015db4:	4682      	mov	sl, r0
 8015db6:	460c      	mov	r4, r1
 8015db8:	4690      	mov	r8, r2
 8015dba:	461f      	mov	r7, r3
 8015dbc:	d838      	bhi.n	8015e30 <__ssputs_r+0x84>
 8015dbe:	898a      	ldrh	r2, [r1, #12]
 8015dc0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8015dc4:	d032      	beq.n	8015e2c <__ssputs_r+0x80>
 8015dc6:	6825      	ldr	r5, [r4, #0]
 8015dc8:	6909      	ldr	r1, [r1, #16]
 8015dca:	eba5 0901 	sub.w	r9, r5, r1
 8015dce:	6965      	ldr	r5, [r4, #20]
 8015dd0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015dd4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8015dd8:	3301      	adds	r3, #1
 8015dda:	444b      	add	r3, r9
 8015ddc:	106d      	asrs	r5, r5, #1
 8015dde:	429d      	cmp	r5, r3
 8015de0:	bf38      	it	cc
 8015de2:	461d      	movcc	r5, r3
 8015de4:	0553      	lsls	r3, r2, #21
 8015de6:	d531      	bpl.n	8015e4c <__ssputs_r+0xa0>
 8015de8:	4629      	mov	r1, r5
 8015dea:	f7fb fb4d 	bl	8011488 <_malloc_r>
 8015dee:	4606      	mov	r6, r0
 8015df0:	b950      	cbnz	r0, 8015e08 <__ssputs_r+0x5c>
 8015df2:	230c      	movs	r3, #12
 8015df4:	f8ca 3000 	str.w	r3, [sl]
 8015df8:	89a3      	ldrh	r3, [r4, #12]
 8015dfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015dfe:	81a3      	strh	r3, [r4, #12]
 8015e00:	f04f 30ff 	mov.w	r0, #4294967295
 8015e04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015e08:	6921      	ldr	r1, [r4, #16]
 8015e0a:	464a      	mov	r2, r9
 8015e0c:	f7fb f83e 	bl	8010e8c <memcpy>
 8015e10:	89a3      	ldrh	r3, [r4, #12]
 8015e12:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8015e16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015e1a:	81a3      	strh	r3, [r4, #12]
 8015e1c:	6126      	str	r6, [r4, #16]
 8015e1e:	6165      	str	r5, [r4, #20]
 8015e20:	444e      	add	r6, r9
 8015e22:	eba5 0509 	sub.w	r5, r5, r9
 8015e26:	6026      	str	r6, [r4, #0]
 8015e28:	60a5      	str	r5, [r4, #8]
 8015e2a:	463e      	mov	r6, r7
 8015e2c:	42be      	cmp	r6, r7
 8015e2e:	d900      	bls.n	8015e32 <__ssputs_r+0x86>
 8015e30:	463e      	mov	r6, r7
 8015e32:	4632      	mov	r2, r6
 8015e34:	6820      	ldr	r0, [r4, #0]
 8015e36:	4641      	mov	r1, r8
 8015e38:	f7fb f836 	bl	8010ea8 <memmove>
 8015e3c:	68a3      	ldr	r3, [r4, #8]
 8015e3e:	6822      	ldr	r2, [r4, #0]
 8015e40:	1b9b      	subs	r3, r3, r6
 8015e42:	4432      	add	r2, r6
 8015e44:	60a3      	str	r3, [r4, #8]
 8015e46:	6022      	str	r2, [r4, #0]
 8015e48:	2000      	movs	r0, #0
 8015e4a:	e7db      	b.n	8015e04 <__ssputs_r+0x58>
 8015e4c:	462a      	mov	r2, r5
 8015e4e:	f7ff ff87 	bl	8015d60 <_realloc_r>
 8015e52:	4606      	mov	r6, r0
 8015e54:	2800      	cmp	r0, #0
 8015e56:	d1e1      	bne.n	8015e1c <__ssputs_r+0x70>
 8015e58:	6921      	ldr	r1, [r4, #16]
 8015e5a:	4650      	mov	r0, sl
 8015e5c:	f7fb fac4 	bl	80113e8 <_free_r>
 8015e60:	e7c7      	b.n	8015df2 <__ssputs_r+0x46>
	...

08015e64 <_svfiprintf_r>:
 8015e64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015e68:	4698      	mov	r8, r3
 8015e6a:	898b      	ldrh	r3, [r1, #12]
 8015e6c:	061b      	lsls	r3, r3, #24
 8015e6e:	b09d      	sub	sp, #116	; 0x74
 8015e70:	4607      	mov	r7, r0
 8015e72:	460d      	mov	r5, r1
 8015e74:	4614      	mov	r4, r2
 8015e76:	d50e      	bpl.n	8015e96 <_svfiprintf_r+0x32>
 8015e78:	690b      	ldr	r3, [r1, #16]
 8015e7a:	b963      	cbnz	r3, 8015e96 <_svfiprintf_r+0x32>
 8015e7c:	2140      	movs	r1, #64	; 0x40
 8015e7e:	f7fb fb03 	bl	8011488 <_malloc_r>
 8015e82:	6028      	str	r0, [r5, #0]
 8015e84:	6128      	str	r0, [r5, #16]
 8015e86:	b920      	cbnz	r0, 8015e92 <_svfiprintf_r+0x2e>
 8015e88:	230c      	movs	r3, #12
 8015e8a:	603b      	str	r3, [r7, #0]
 8015e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8015e90:	e0d1      	b.n	8016036 <_svfiprintf_r+0x1d2>
 8015e92:	2340      	movs	r3, #64	; 0x40
 8015e94:	616b      	str	r3, [r5, #20]
 8015e96:	2300      	movs	r3, #0
 8015e98:	9309      	str	r3, [sp, #36]	; 0x24
 8015e9a:	2320      	movs	r3, #32
 8015e9c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8015ea0:	f8cd 800c 	str.w	r8, [sp, #12]
 8015ea4:	2330      	movs	r3, #48	; 0x30
 8015ea6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8016050 <_svfiprintf_r+0x1ec>
 8015eaa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8015eae:	f04f 0901 	mov.w	r9, #1
 8015eb2:	4623      	mov	r3, r4
 8015eb4:	469a      	mov	sl, r3
 8015eb6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015eba:	b10a      	cbz	r2, 8015ec0 <_svfiprintf_r+0x5c>
 8015ebc:	2a25      	cmp	r2, #37	; 0x25
 8015ebe:	d1f9      	bne.n	8015eb4 <_svfiprintf_r+0x50>
 8015ec0:	ebba 0b04 	subs.w	fp, sl, r4
 8015ec4:	d00b      	beq.n	8015ede <_svfiprintf_r+0x7a>
 8015ec6:	465b      	mov	r3, fp
 8015ec8:	4622      	mov	r2, r4
 8015eca:	4629      	mov	r1, r5
 8015ecc:	4638      	mov	r0, r7
 8015ece:	f7ff ff6d 	bl	8015dac <__ssputs_r>
 8015ed2:	3001      	adds	r0, #1
 8015ed4:	f000 80aa 	beq.w	801602c <_svfiprintf_r+0x1c8>
 8015ed8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015eda:	445a      	add	r2, fp
 8015edc:	9209      	str	r2, [sp, #36]	; 0x24
 8015ede:	f89a 3000 	ldrb.w	r3, [sl]
 8015ee2:	2b00      	cmp	r3, #0
 8015ee4:	f000 80a2 	beq.w	801602c <_svfiprintf_r+0x1c8>
 8015ee8:	2300      	movs	r3, #0
 8015eea:	f04f 32ff 	mov.w	r2, #4294967295
 8015eee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015ef2:	f10a 0a01 	add.w	sl, sl, #1
 8015ef6:	9304      	str	r3, [sp, #16]
 8015ef8:	9307      	str	r3, [sp, #28]
 8015efa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8015efe:	931a      	str	r3, [sp, #104]	; 0x68
 8015f00:	4654      	mov	r4, sl
 8015f02:	2205      	movs	r2, #5
 8015f04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015f08:	4851      	ldr	r0, [pc, #324]	; (8016050 <_svfiprintf_r+0x1ec>)
 8015f0a:	f7ea f989 	bl	8000220 <memchr>
 8015f0e:	9a04      	ldr	r2, [sp, #16]
 8015f10:	b9d8      	cbnz	r0, 8015f4a <_svfiprintf_r+0xe6>
 8015f12:	06d0      	lsls	r0, r2, #27
 8015f14:	bf44      	itt	mi
 8015f16:	2320      	movmi	r3, #32
 8015f18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015f1c:	0711      	lsls	r1, r2, #28
 8015f1e:	bf44      	itt	mi
 8015f20:	232b      	movmi	r3, #43	; 0x2b
 8015f22:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015f26:	f89a 3000 	ldrb.w	r3, [sl]
 8015f2a:	2b2a      	cmp	r3, #42	; 0x2a
 8015f2c:	d015      	beq.n	8015f5a <_svfiprintf_r+0xf6>
 8015f2e:	9a07      	ldr	r2, [sp, #28]
 8015f30:	4654      	mov	r4, sl
 8015f32:	2000      	movs	r0, #0
 8015f34:	f04f 0c0a 	mov.w	ip, #10
 8015f38:	4621      	mov	r1, r4
 8015f3a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015f3e:	3b30      	subs	r3, #48	; 0x30
 8015f40:	2b09      	cmp	r3, #9
 8015f42:	d94e      	bls.n	8015fe2 <_svfiprintf_r+0x17e>
 8015f44:	b1b0      	cbz	r0, 8015f74 <_svfiprintf_r+0x110>
 8015f46:	9207      	str	r2, [sp, #28]
 8015f48:	e014      	b.n	8015f74 <_svfiprintf_r+0x110>
 8015f4a:	eba0 0308 	sub.w	r3, r0, r8
 8015f4e:	fa09 f303 	lsl.w	r3, r9, r3
 8015f52:	4313      	orrs	r3, r2
 8015f54:	9304      	str	r3, [sp, #16]
 8015f56:	46a2      	mov	sl, r4
 8015f58:	e7d2      	b.n	8015f00 <_svfiprintf_r+0x9c>
 8015f5a:	9b03      	ldr	r3, [sp, #12]
 8015f5c:	1d19      	adds	r1, r3, #4
 8015f5e:	681b      	ldr	r3, [r3, #0]
 8015f60:	9103      	str	r1, [sp, #12]
 8015f62:	2b00      	cmp	r3, #0
 8015f64:	bfbb      	ittet	lt
 8015f66:	425b      	neglt	r3, r3
 8015f68:	f042 0202 	orrlt.w	r2, r2, #2
 8015f6c:	9307      	strge	r3, [sp, #28]
 8015f6e:	9307      	strlt	r3, [sp, #28]
 8015f70:	bfb8      	it	lt
 8015f72:	9204      	strlt	r2, [sp, #16]
 8015f74:	7823      	ldrb	r3, [r4, #0]
 8015f76:	2b2e      	cmp	r3, #46	; 0x2e
 8015f78:	d10c      	bne.n	8015f94 <_svfiprintf_r+0x130>
 8015f7a:	7863      	ldrb	r3, [r4, #1]
 8015f7c:	2b2a      	cmp	r3, #42	; 0x2a
 8015f7e:	d135      	bne.n	8015fec <_svfiprintf_r+0x188>
 8015f80:	9b03      	ldr	r3, [sp, #12]
 8015f82:	1d1a      	adds	r2, r3, #4
 8015f84:	681b      	ldr	r3, [r3, #0]
 8015f86:	9203      	str	r2, [sp, #12]
 8015f88:	2b00      	cmp	r3, #0
 8015f8a:	bfb8      	it	lt
 8015f8c:	f04f 33ff 	movlt.w	r3, #4294967295
 8015f90:	3402      	adds	r4, #2
 8015f92:	9305      	str	r3, [sp, #20]
 8015f94:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8016060 <_svfiprintf_r+0x1fc>
 8015f98:	7821      	ldrb	r1, [r4, #0]
 8015f9a:	2203      	movs	r2, #3
 8015f9c:	4650      	mov	r0, sl
 8015f9e:	f7ea f93f 	bl	8000220 <memchr>
 8015fa2:	b140      	cbz	r0, 8015fb6 <_svfiprintf_r+0x152>
 8015fa4:	2340      	movs	r3, #64	; 0x40
 8015fa6:	eba0 000a 	sub.w	r0, r0, sl
 8015faa:	fa03 f000 	lsl.w	r0, r3, r0
 8015fae:	9b04      	ldr	r3, [sp, #16]
 8015fb0:	4303      	orrs	r3, r0
 8015fb2:	3401      	adds	r4, #1
 8015fb4:	9304      	str	r3, [sp, #16]
 8015fb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015fba:	4826      	ldr	r0, [pc, #152]	; (8016054 <_svfiprintf_r+0x1f0>)
 8015fbc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8015fc0:	2206      	movs	r2, #6
 8015fc2:	f7ea f92d 	bl	8000220 <memchr>
 8015fc6:	2800      	cmp	r0, #0
 8015fc8:	d038      	beq.n	801603c <_svfiprintf_r+0x1d8>
 8015fca:	4b23      	ldr	r3, [pc, #140]	; (8016058 <_svfiprintf_r+0x1f4>)
 8015fcc:	bb1b      	cbnz	r3, 8016016 <_svfiprintf_r+0x1b2>
 8015fce:	9b03      	ldr	r3, [sp, #12]
 8015fd0:	3307      	adds	r3, #7
 8015fd2:	f023 0307 	bic.w	r3, r3, #7
 8015fd6:	3308      	adds	r3, #8
 8015fd8:	9303      	str	r3, [sp, #12]
 8015fda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015fdc:	4433      	add	r3, r6
 8015fde:	9309      	str	r3, [sp, #36]	; 0x24
 8015fe0:	e767      	b.n	8015eb2 <_svfiprintf_r+0x4e>
 8015fe2:	fb0c 3202 	mla	r2, ip, r2, r3
 8015fe6:	460c      	mov	r4, r1
 8015fe8:	2001      	movs	r0, #1
 8015fea:	e7a5      	b.n	8015f38 <_svfiprintf_r+0xd4>
 8015fec:	2300      	movs	r3, #0
 8015fee:	3401      	adds	r4, #1
 8015ff0:	9305      	str	r3, [sp, #20]
 8015ff2:	4619      	mov	r1, r3
 8015ff4:	f04f 0c0a 	mov.w	ip, #10
 8015ff8:	4620      	mov	r0, r4
 8015ffa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015ffe:	3a30      	subs	r2, #48	; 0x30
 8016000:	2a09      	cmp	r2, #9
 8016002:	d903      	bls.n	801600c <_svfiprintf_r+0x1a8>
 8016004:	2b00      	cmp	r3, #0
 8016006:	d0c5      	beq.n	8015f94 <_svfiprintf_r+0x130>
 8016008:	9105      	str	r1, [sp, #20]
 801600a:	e7c3      	b.n	8015f94 <_svfiprintf_r+0x130>
 801600c:	fb0c 2101 	mla	r1, ip, r1, r2
 8016010:	4604      	mov	r4, r0
 8016012:	2301      	movs	r3, #1
 8016014:	e7f0      	b.n	8015ff8 <_svfiprintf_r+0x194>
 8016016:	ab03      	add	r3, sp, #12
 8016018:	9300      	str	r3, [sp, #0]
 801601a:	462a      	mov	r2, r5
 801601c:	4b0f      	ldr	r3, [pc, #60]	; (801605c <_svfiprintf_r+0x1f8>)
 801601e:	a904      	add	r1, sp, #16
 8016020:	4638      	mov	r0, r7
 8016022:	f7fb fb2b 	bl	801167c <_printf_float>
 8016026:	1c42      	adds	r2, r0, #1
 8016028:	4606      	mov	r6, r0
 801602a:	d1d6      	bne.n	8015fda <_svfiprintf_r+0x176>
 801602c:	89ab      	ldrh	r3, [r5, #12]
 801602e:	065b      	lsls	r3, r3, #25
 8016030:	f53f af2c 	bmi.w	8015e8c <_svfiprintf_r+0x28>
 8016034:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016036:	b01d      	add	sp, #116	; 0x74
 8016038:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801603c:	ab03      	add	r3, sp, #12
 801603e:	9300      	str	r3, [sp, #0]
 8016040:	462a      	mov	r2, r5
 8016042:	4b06      	ldr	r3, [pc, #24]	; (801605c <_svfiprintf_r+0x1f8>)
 8016044:	a904      	add	r1, sp, #16
 8016046:	4638      	mov	r0, r7
 8016048:	f7fb fdbc 	bl	8011bc4 <_printf_i>
 801604c:	e7eb      	b.n	8016026 <_svfiprintf_r+0x1c2>
 801604e:	bf00      	nop
 8016050:	08018dec 	.word	0x08018dec
 8016054:	08018df6 	.word	0x08018df6
 8016058:	0801167d 	.word	0x0801167d
 801605c:	08015dad 	.word	0x08015dad
 8016060:	08018df2 	.word	0x08018df2

08016064 <_sungetc_r>:
 8016064:	b538      	push	{r3, r4, r5, lr}
 8016066:	1c4b      	adds	r3, r1, #1
 8016068:	4614      	mov	r4, r2
 801606a:	d103      	bne.n	8016074 <_sungetc_r+0x10>
 801606c:	f04f 35ff 	mov.w	r5, #4294967295
 8016070:	4628      	mov	r0, r5
 8016072:	bd38      	pop	{r3, r4, r5, pc}
 8016074:	8993      	ldrh	r3, [r2, #12]
 8016076:	f023 0320 	bic.w	r3, r3, #32
 801607a:	8193      	strh	r3, [r2, #12]
 801607c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801607e:	6852      	ldr	r2, [r2, #4]
 8016080:	b2cd      	uxtb	r5, r1
 8016082:	b18b      	cbz	r3, 80160a8 <_sungetc_r+0x44>
 8016084:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8016086:	4293      	cmp	r3, r2
 8016088:	dd08      	ble.n	801609c <_sungetc_r+0x38>
 801608a:	6823      	ldr	r3, [r4, #0]
 801608c:	1e5a      	subs	r2, r3, #1
 801608e:	6022      	str	r2, [r4, #0]
 8016090:	f803 5c01 	strb.w	r5, [r3, #-1]
 8016094:	6863      	ldr	r3, [r4, #4]
 8016096:	3301      	adds	r3, #1
 8016098:	6063      	str	r3, [r4, #4]
 801609a:	e7e9      	b.n	8016070 <_sungetc_r+0xc>
 801609c:	4621      	mov	r1, r4
 801609e:	f000 fcad 	bl	80169fc <__submore>
 80160a2:	2800      	cmp	r0, #0
 80160a4:	d0f1      	beq.n	801608a <_sungetc_r+0x26>
 80160a6:	e7e1      	b.n	801606c <_sungetc_r+0x8>
 80160a8:	6921      	ldr	r1, [r4, #16]
 80160aa:	6823      	ldr	r3, [r4, #0]
 80160ac:	b151      	cbz	r1, 80160c4 <_sungetc_r+0x60>
 80160ae:	4299      	cmp	r1, r3
 80160b0:	d208      	bcs.n	80160c4 <_sungetc_r+0x60>
 80160b2:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80160b6:	42a9      	cmp	r1, r5
 80160b8:	d104      	bne.n	80160c4 <_sungetc_r+0x60>
 80160ba:	3b01      	subs	r3, #1
 80160bc:	3201      	adds	r2, #1
 80160be:	6023      	str	r3, [r4, #0]
 80160c0:	6062      	str	r2, [r4, #4]
 80160c2:	e7d5      	b.n	8016070 <_sungetc_r+0xc>
 80160c4:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80160c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80160cc:	6363      	str	r3, [r4, #52]	; 0x34
 80160ce:	2303      	movs	r3, #3
 80160d0:	63a3      	str	r3, [r4, #56]	; 0x38
 80160d2:	4623      	mov	r3, r4
 80160d4:	f803 5f46 	strb.w	r5, [r3, #70]!
 80160d8:	6023      	str	r3, [r4, #0]
 80160da:	2301      	movs	r3, #1
 80160dc:	e7dc      	b.n	8016098 <_sungetc_r+0x34>

080160de <__ssrefill_r>:
 80160de:	b510      	push	{r4, lr}
 80160e0:	460c      	mov	r4, r1
 80160e2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80160e4:	b169      	cbz	r1, 8016102 <__ssrefill_r+0x24>
 80160e6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80160ea:	4299      	cmp	r1, r3
 80160ec:	d001      	beq.n	80160f2 <__ssrefill_r+0x14>
 80160ee:	f7fb f97b 	bl	80113e8 <_free_r>
 80160f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80160f4:	6063      	str	r3, [r4, #4]
 80160f6:	2000      	movs	r0, #0
 80160f8:	6360      	str	r0, [r4, #52]	; 0x34
 80160fa:	b113      	cbz	r3, 8016102 <__ssrefill_r+0x24>
 80160fc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80160fe:	6023      	str	r3, [r4, #0]
 8016100:	bd10      	pop	{r4, pc}
 8016102:	6923      	ldr	r3, [r4, #16]
 8016104:	6023      	str	r3, [r4, #0]
 8016106:	2300      	movs	r3, #0
 8016108:	6063      	str	r3, [r4, #4]
 801610a:	89a3      	ldrh	r3, [r4, #12]
 801610c:	f043 0320 	orr.w	r3, r3, #32
 8016110:	81a3      	strh	r3, [r4, #12]
 8016112:	f04f 30ff 	mov.w	r0, #4294967295
 8016116:	e7f3      	b.n	8016100 <__ssrefill_r+0x22>

08016118 <__ssvfiscanf_r>:
 8016118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801611c:	460c      	mov	r4, r1
 801611e:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8016122:	2100      	movs	r1, #0
 8016124:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8016128:	49b2      	ldr	r1, [pc, #712]	; (80163f4 <__ssvfiscanf_r+0x2dc>)
 801612a:	91a0      	str	r1, [sp, #640]	; 0x280
 801612c:	f10d 0804 	add.w	r8, sp, #4
 8016130:	49b1      	ldr	r1, [pc, #708]	; (80163f8 <__ssvfiscanf_r+0x2e0>)
 8016132:	4fb2      	ldr	r7, [pc, #712]	; (80163fc <__ssvfiscanf_r+0x2e4>)
 8016134:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 8016400 <__ssvfiscanf_r+0x2e8>
 8016138:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 801613c:	4606      	mov	r6, r0
 801613e:	91a1      	str	r1, [sp, #644]	; 0x284
 8016140:	9300      	str	r3, [sp, #0]
 8016142:	f892 a000 	ldrb.w	sl, [r2]
 8016146:	f1ba 0f00 	cmp.w	sl, #0
 801614a:	f000 8151 	beq.w	80163f0 <__ssvfiscanf_r+0x2d8>
 801614e:	f81a 3007 	ldrb.w	r3, [sl, r7]
 8016152:	f013 0308 	ands.w	r3, r3, #8
 8016156:	f102 0501 	add.w	r5, r2, #1
 801615a:	d019      	beq.n	8016190 <__ssvfiscanf_r+0x78>
 801615c:	6863      	ldr	r3, [r4, #4]
 801615e:	2b00      	cmp	r3, #0
 8016160:	dd0f      	ble.n	8016182 <__ssvfiscanf_r+0x6a>
 8016162:	6823      	ldr	r3, [r4, #0]
 8016164:	781a      	ldrb	r2, [r3, #0]
 8016166:	5cba      	ldrb	r2, [r7, r2]
 8016168:	0712      	lsls	r2, r2, #28
 801616a:	d401      	bmi.n	8016170 <__ssvfiscanf_r+0x58>
 801616c:	462a      	mov	r2, r5
 801616e:	e7e8      	b.n	8016142 <__ssvfiscanf_r+0x2a>
 8016170:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8016172:	3201      	adds	r2, #1
 8016174:	9245      	str	r2, [sp, #276]	; 0x114
 8016176:	6862      	ldr	r2, [r4, #4]
 8016178:	3301      	adds	r3, #1
 801617a:	3a01      	subs	r2, #1
 801617c:	6062      	str	r2, [r4, #4]
 801617e:	6023      	str	r3, [r4, #0]
 8016180:	e7ec      	b.n	801615c <__ssvfiscanf_r+0x44>
 8016182:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8016184:	4621      	mov	r1, r4
 8016186:	4630      	mov	r0, r6
 8016188:	4798      	blx	r3
 801618a:	2800      	cmp	r0, #0
 801618c:	d0e9      	beq.n	8016162 <__ssvfiscanf_r+0x4a>
 801618e:	e7ed      	b.n	801616c <__ssvfiscanf_r+0x54>
 8016190:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 8016194:	f040 8083 	bne.w	801629e <__ssvfiscanf_r+0x186>
 8016198:	9341      	str	r3, [sp, #260]	; 0x104
 801619a:	9343      	str	r3, [sp, #268]	; 0x10c
 801619c:	7853      	ldrb	r3, [r2, #1]
 801619e:	2b2a      	cmp	r3, #42	; 0x2a
 80161a0:	bf02      	ittt	eq
 80161a2:	2310      	moveq	r3, #16
 80161a4:	1c95      	addeq	r5, r2, #2
 80161a6:	9341      	streq	r3, [sp, #260]	; 0x104
 80161a8:	220a      	movs	r2, #10
 80161aa:	46ab      	mov	fp, r5
 80161ac:	f81b 1b01 	ldrb.w	r1, [fp], #1
 80161b0:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 80161b4:	2b09      	cmp	r3, #9
 80161b6:	d91d      	bls.n	80161f4 <__ssvfiscanf_r+0xdc>
 80161b8:	4891      	ldr	r0, [pc, #580]	; (8016400 <__ssvfiscanf_r+0x2e8>)
 80161ba:	2203      	movs	r2, #3
 80161bc:	f7ea f830 	bl	8000220 <memchr>
 80161c0:	b140      	cbz	r0, 80161d4 <__ssvfiscanf_r+0xbc>
 80161c2:	2301      	movs	r3, #1
 80161c4:	eba0 0009 	sub.w	r0, r0, r9
 80161c8:	fa03 f000 	lsl.w	r0, r3, r0
 80161cc:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80161ce:	4318      	orrs	r0, r3
 80161d0:	9041      	str	r0, [sp, #260]	; 0x104
 80161d2:	465d      	mov	r5, fp
 80161d4:	f815 3b01 	ldrb.w	r3, [r5], #1
 80161d8:	2b78      	cmp	r3, #120	; 0x78
 80161da:	d806      	bhi.n	80161ea <__ssvfiscanf_r+0xd2>
 80161dc:	2b57      	cmp	r3, #87	; 0x57
 80161de:	d810      	bhi.n	8016202 <__ssvfiscanf_r+0xea>
 80161e0:	2b25      	cmp	r3, #37	; 0x25
 80161e2:	d05c      	beq.n	801629e <__ssvfiscanf_r+0x186>
 80161e4:	d856      	bhi.n	8016294 <__ssvfiscanf_r+0x17c>
 80161e6:	2b00      	cmp	r3, #0
 80161e8:	d074      	beq.n	80162d4 <__ssvfiscanf_r+0x1bc>
 80161ea:	2303      	movs	r3, #3
 80161ec:	9347      	str	r3, [sp, #284]	; 0x11c
 80161ee:	230a      	movs	r3, #10
 80161f0:	9342      	str	r3, [sp, #264]	; 0x108
 80161f2:	e081      	b.n	80162f8 <__ssvfiscanf_r+0x1e0>
 80161f4:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80161f6:	fb02 1303 	mla	r3, r2, r3, r1
 80161fa:	3b30      	subs	r3, #48	; 0x30
 80161fc:	9343      	str	r3, [sp, #268]	; 0x10c
 80161fe:	465d      	mov	r5, fp
 8016200:	e7d3      	b.n	80161aa <__ssvfiscanf_r+0x92>
 8016202:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8016206:	2a20      	cmp	r2, #32
 8016208:	d8ef      	bhi.n	80161ea <__ssvfiscanf_r+0xd2>
 801620a:	a101      	add	r1, pc, #4	; (adr r1, 8016210 <__ssvfiscanf_r+0xf8>)
 801620c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8016210:	080162e3 	.word	0x080162e3
 8016214:	080161eb 	.word	0x080161eb
 8016218:	080161eb 	.word	0x080161eb
 801621c:	08016341 	.word	0x08016341
 8016220:	080161eb 	.word	0x080161eb
 8016224:	080161eb 	.word	0x080161eb
 8016228:	080161eb 	.word	0x080161eb
 801622c:	080161eb 	.word	0x080161eb
 8016230:	080161eb 	.word	0x080161eb
 8016234:	080161eb 	.word	0x080161eb
 8016238:	080161eb 	.word	0x080161eb
 801623c:	08016357 	.word	0x08016357
 8016240:	0801632d 	.word	0x0801632d
 8016244:	0801629b 	.word	0x0801629b
 8016248:	0801629b 	.word	0x0801629b
 801624c:	0801629b 	.word	0x0801629b
 8016250:	080161eb 	.word	0x080161eb
 8016254:	08016331 	.word	0x08016331
 8016258:	080161eb 	.word	0x080161eb
 801625c:	080161eb 	.word	0x080161eb
 8016260:	080161eb 	.word	0x080161eb
 8016264:	080161eb 	.word	0x080161eb
 8016268:	08016367 	.word	0x08016367
 801626c:	08016339 	.word	0x08016339
 8016270:	080162db 	.word	0x080162db
 8016274:	080161eb 	.word	0x080161eb
 8016278:	080161eb 	.word	0x080161eb
 801627c:	08016363 	.word	0x08016363
 8016280:	080161eb 	.word	0x080161eb
 8016284:	0801632d 	.word	0x0801632d
 8016288:	080161eb 	.word	0x080161eb
 801628c:	080161eb 	.word	0x080161eb
 8016290:	080162e3 	.word	0x080162e3
 8016294:	3b45      	subs	r3, #69	; 0x45
 8016296:	2b02      	cmp	r3, #2
 8016298:	d8a7      	bhi.n	80161ea <__ssvfiscanf_r+0xd2>
 801629a:	2305      	movs	r3, #5
 801629c:	e02b      	b.n	80162f6 <__ssvfiscanf_r+0x1de>
 801629e:	6863      	ldr	r3, [r4, #4]
 80162a0:	2b00      	cmp	r3, #0
 80162a2:	dd0d      	ble.n	80162c0 <__ssvfiscanf_r+0x1a8>
 80162a4:	6823      	ldr	r3, [r4, #0]
 80162a6:	781a      	ldrb	r2, [r3, #0]
 80162a8:	4552      	cmp	r2, sl
 80162aa:	f040 80a1 	bne.w	80163f0 <__ssvfiscanf_r+0x2d8>
 80162ae:	3301      	adds	r3, #1
 80162b0:	6862      	ldr	r2, [r4, #4]
 80162b2:	6023      	str	r3, [r4, #0]
 80162b4:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80162b6:	3a01      	subs	r2, #1
 80162b8:	3301      	adds	r3, #1
 80162ba:	6062      	str	r2, [r4, #4]
 80162bc:	9345      	str	r3, [sp, #276]	; 0x114
 80162be:	e755      	b.n	801616c <__ssvfiscanf_r+0x54>
 80162c0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80162c2:	4621      	mov	r1, r4
 80162c4:	4630      	mov	r0, r6
 80162c6:	4798      	blx	r3
 80162c8:	2800      	cmp	r0, #0
 80162ca:	d0eb      	beq.n	80162a4 <__ssvfiscanf_r+0x18c>
 80162cc:	9844      	ldr	r0, [sp, #272]	; 0x110
 80162ce:	2800      	cmp	r0, #0
 80162d0:	f040 8084 	bne.w	80163dc <__ssvfiscanf_r+0x2c4>
 80162d4:	f04f 30ff 	mov.w	r0, #4294967295
 80162d8:	e086      	b.n	80163e8 <__ssvfiscanf_r+0x2d0>
 80162da:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80162dc:	f042 0220 	orr.w	r2, r2, #32
 80162e0:	9241      	str	r2, [sp, #260]	; 0x104
 80162e2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80162e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80162e8:	9241      	str	r2, [sp, #260]	; 0x104
 80162ea:	2210      	movs	r2, #16
 80162ec:	2b6f      	cmp	r3, #111	; 0x6f
 80162ee:	9242      	str	r2, [sp, #264]	; 0x108
 80162f0:	bf34      	ite	cc
 80162f2:	2303      	movcc	r3, #3
 80162f4:	2304      	movcs	r3, #4
 80162f6:	9347      	str	r3, [sp, #284]	; 0x11c
 80162f8:	6863      	ldr	r3, [r4, #4]
 80162fa:	2b00      	cmp	r3, #0
 80162fc:	dd41      	ble.n	8016382 <__ssvfiscanf_r+0x26a>
 80162fe:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016300:	0659      	lsls	r1, r3, #25
 8016302:	d404      	bmi.n	801630e <__ssvfiscanf_r+0x1f6>
 8016304:	6823      	ldr	r3, [r4, #0]
 8016306:	781a      	ldrb	r2, [r3, #0]
 8016308:	5cba      	ldrb	r2, [r7, r2]
 801630a:	0712      	lsls	r2, r2, #28
 801630c:	d440      	bmi.n	8016390 <__ssvfiscanf_r+0x278>
 801630e:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8016310:	2b02      	cmp	r3, #2
 8016312:	dc4f      	bgt.n	80163b4 <__ssvfiscanf_r+0x29c>
 8016314:	466b      	mov	r3, sp
 8016316:	4622      	mov	r2, r4
 8016318:	a941      	add	r1, sp, #260	; 0x104
 801631a:	4630      	mov	r0, r6
 801631c:	f000 f9ce 	bl	80166bc <_scanf_chars>
 8016320:	2801      	cmp	r0, #1
 8016322:	d065      	beq.n	80163f0 <__ssvfiscanf_r+0x2d8>
 8016324:	2802      	cmp	r0, #2
 8016326:	f47f af21 	bne.w	801616c <__ssvfiscanf_r+0x54>
 801632a:	e7cf      	b.n	80162cc <__ssvfiscanf_r+0x1b4>
 801632c:	220a      	movs	r2, #10
 801632e:	e7dd      	b.n	80162ec <__ssvfiscanf_r+0x1d4>
 8016330:	2300      	movs	r3, #0
 8016332:	9342      	str	r3, [sp, #264]	; 0x108
 8016334:	2303      	movs	r3, #3
 8016336:	e7de      	b.n	80162f6 <__ssvfiscanf_r+0x1de>
 8016338:	2308      	movs	r3, #8
 801633a:	9342      	str	r3, [sp, #264]	; 0x108
 801633c:	2304      	movs	r3, #4
 801633e:	e7da      	b.n	80162f6 <__ssvfiscanf_r+0x1de>
 8016340:	4629      	mov	r1, r5
 8016342:	4640      	mov	r0, r8
 8016344:	f000 fb20 	bl	8016988 <__sccl>
 8016348:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801634a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801634e:	9341      	str	r3, [sp, #260]	; 0x104
 8016350:	4605      	mov	r5, r0
 8016352:	2301      	movs	r3, #1
 8016354:	e7cf      	b.n	80162f6 <__ssvfiscanf_r+0x1de>
 8016356:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016358:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801635c:	9341      	str	r3, [sp, #260]	; 0x104
 801635e:	2300      	movs	r3, #0
 8016360:	e7c9      	b.n	80162f6 <__ssvfiscanf_r+0x1de>
 8016362:	2302      	movs	r3, #2
 8016364:	e7c7      	b.n	80162f6 <__ssvfiscanf_r+0x1de>
 8016366:	9841      	ldr	r0, [sp, #260]	; 0x104
 8016368:	06c3      	lsls	r3, r0, #27
 801636a:	f53f aeff 	bmi.w	801616c <__ssvfiscanf_r+0x54>
 801636e:	9b00      	ldr	r3, [sp, #0]
 8016370:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8016372:	1d19      	adds	r1, r3, #4
 8016374:	9100      	str	r1, [sp, #0]
 8016376:	681b      	ldr	r3, [r3, #0]
 8016378:	07c0      	lsls	r0, r0, #31
 801637a:	bf4c      	ite	mi
 801637c:	801a      	strhmi	r2, [r3, #0]
 801637e:	601a      	strpl	r2, [r3, #0]
 8016380:	e6f4      	b.n	801616c <__ssvfiscanf_r+0x54>
 8016382:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8016384:	4621      	mov	r1, r4
 8016386:	4630      	mov	r0, r6
 8016388:	4798      	blx	r3
 801638a:	2800      	cmp	r0, #0
 801638c:	d0b7      	beq.n	80162fe <__ssvfiscanf_r+0x1e6>
 801638e:	e79d      	b.n	80162cc <__ssvfiscanf_r+0x1b4>
 8016390:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8016392:	3201      	adds	r2, #1
 8016394:	9245      	str	r2, [sp, #276]	; 0x114
 8016396:	6862      	ldr	r2, [r4, #4]
 8016398:	3a01      	subs	r2, #1
 801639a:	2a00      	cmp	r2, #0
 801639c:	6062      	str	r2, [r4, #4]
 801639e:	dd02      	ble.n	80163a6 <__ssvfiscanf_r+0x28e>
 80163a0:	3301      	adds	r3, #1
 80163a2:	6023      	str	r3, [r4, #0]
 80163a4:	e7ae      	b.n	8016304 <__ssvfiscanf_r+0x1ec>
 80163a6:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80163a8:	4621      	mov	r1, r4
 80163aa:	4630      	mov	r0, r6
 80163ac:	4798      	blx	r3
 80163ae:	2800      	cmp	r0, #0
 80163b0:	d0a8      	beq.n	8016304 <__ssvfiscanf_r+0x1ec>
 80163b2:	e78b      	b.n	80162cc <__ssvfiscanf_r+0x1b4>
 80163b4:	2b04      	cmp	r3, #4
 80163b6:	dc06      	bgt.n	80163c6 <__ssvfiscanf_r+0x2ae>
 80163b8:	466b      	mov	r3, sp
 80163ba:	4622      	mov	r2, r4
 80163bc:	a941      	add	r1, sp, #260	; 0x104
 80163be:	4630      	mov	r0, r6
 80163c0:	f000 f9d4 	bl	801676c <_scanf_i>
 80163c4:	e7ac      	b.n	8016320 <__ssvfiscanf_r+0x208>
 80163c6:	4b0f      	ldr	r3, [pc, #60]	; (8016404 <__ssvfiscanf_r+0x2ec>)
 80163c8:	2b00      	cmp	r3, #0
 80163ca:	f43f aecf 	beq.w	801616c <__ssvfiscanf_r+0x54>
 80163ce:	466b      	mov	r3, sp
 80163d0:	4622      	mov	r2, r4
 80163d2:	a941      	add	r1, sp, #260	; 0x104
 80163d4:	4630      	mov	r0, r6
 80163d6:	f7fb fd1b 	bl	8011e10 <_scanf_float>
 80163da:	e7a1      	b.n	8016320 <__ssvfiscanf_r+0x208>
 80163dc:	89a3      	ldrh	r3, [r4, #12]
 80163de:	f013 0f40 	tst.w	r3, #64	; 0x40
 80163e2:	bf18      	it	ne
 80163e4:	f04f 30ff 	movne.w	r0, #4294967295
 80163e8:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 80163ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80163f0:	9844      	ldr	r0, [sp, #272]	; 0x110
 80163f2:	e7f9      	b.n	80163e8 <__ssvfiscanf_r+0x2d0>
 80163f4:	08016065 	.word	0x08016065
 80163f8:	080160df 	.word	0x080160df
 80163fc:	08018a91 	.word	0x08018a91
 8016400:	08018df2 	.word	0x08018df2
 8016404:	08011e11 	.word	0x08011e11

08016408 <__sfputc_r>:
 8016408:	6893      	ldr	r3, [r2, #8]
 801640a:	3b01      	subs	r3, #1
 801640c:	2b00      	cmp	r3, #0
 801640e:	b410      	push	{r4}
 8016410:	6093      	str	r3, [r2, #8]
 8016412:	da08      	bge.n	8016426 <__sfputc_r+0x1e>
 8016414:	6994      	ldr	r4, [r2, #24]
 8016416:	42a3      	cmp	r3, r4
 8016418:	db01      	blt.n	801641e <__sfputc_r+0x16>
 801641a:	290a      	cmp	r1, #10
 801641c:	d103      	bne.n	8016426 <__sfputc_r+0x1e>
 801641e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016422:	f7fd ba75 	b.w	8013910 <__swbuf_r>
 8016426:	6813      	ldr	r3, [r2, #0]
 8016428:	1c58      	adds	r0, r3, #1
 801642a:	6010      	str	r0, [r2, #0]
 801642c:	7019      	strb	r1, [r3, #0]
 801642e:	4608      	mov	r0, r1
 8016430:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016434:	4770      	bx	lr

08016436 <__sfputs_r>:
 8016436:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016438:	4606      	mov	r6, r0
 801643a:	460f      	mov	r7, r1
 801643c:	4614      	mov	r4, r2
 801643e:	18d5      	adds	r5, r2, r3
 8016440:	42ac      	cmp	r4, r5
 8016442:	d101      	bne.n	8016448 <__sfputs_r+0x12>
 8016444:	2000      	movs	r0, #0
 8016446:	e007      	b.n	8016458 <__sfputs_r+0x22>
 8016448:	f814 1b01 	ldrb.w	r1, [r4], #1
 801644c:	463a      	mov	r2, r7
 801644e:	4630      	mov	r0, r6
 8016450:	f7ff ffda 	bl	8016408 <__sfputc_r>
 8016454:	1c43      	adds	r3, r0, #1
 8016456:	d1f3      	bne.n	8016440 <__sfputs_r+0xa>
 8016458:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801645c <_vfiprintf_r>:
 801645c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016460:	460d      	mov	r5, r1
 8016462:	b09d      	sub	sp, #116	; 0x74
 8016464:	4614      	mov	r4, r2
 8016466:	4698      	mov	r8, r3
 8016468:	4606      	mov	r6, r0
 801646a:	b118      	cbz	r0, 8016474 <_vfiprintf_r+0x18>
 801646c:	6983      	ldr	r3, [r0, #24]
 801646e:	b90b      	cbnz	r3, 8016474 <_vfiprintf_r+0x18>
 8016470:	f7fa fb18 	bl	8010aa4 <__sinit>
 8016474:	4b89      	ldr	r3, [pc, #548]	; (801669c <_vfiprintf_r+0x240>)
 8016476:	429d      	cmp	r5, r3
 8016478:	d11b      	bne.n	80164b2 <_vfiprintf_r+0x56>
 801647a:	6875      	ldr	r5, [r6, #4]
 801647c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801647e:	07d9      	lsls	r1, r3, #31
 8016480:	d405      	bmi.n	801648e <_vfiprintf_r+0x32>
 8016482:	89ab      	ldrh	r3, [r5, #12]
 8016484:	059a      	lsls	r2, r3, #22
 8016486:	d402      	bmi.n	801648e <_vfiprintf_r+0x32>
 8016488:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801648a:	f7fa fceb 	bl	8010e64 <__retarget_lock_acquire_recursive>
 801648e:	89ab      	ldrh	r3, [r5, #12]
 8016490:	071b      	lsls	r3, r3, #28
 8016492:	d501      	bpl.n	8016498 <_vfiprintf_r+0x3c>
 8016494:	692b      	ldr	r3, [r5, #16]
 8016496:	b9eb      	cbnz	r3, 80164d4 <_vfiprintf_r+0x78>
 8016498:	4629      	mov	r1, r5
 801649a:	4630      	mov	r0, r6
 801649c:	f7fd fa9c 	bl	80139d8 <__swsetup_r>
 80164a0:	b1c0      	cbz	r0, 80164d4 <_vfiprintf_r+0x78>
 80164a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80164a4:	07dc      	lsls	r4, r3, #31
 80164a6:	d50e      	bpl.n	80164c6 <_vfiprintf_r+0x6a>
 80164a8:	f04f 30ff 	mov.w	r0, #4294967295
 80164ac:	b01d      	add	sp, #116	; 0x74
 80164ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80164b2:	4b7b      	ldr	r3, [pc, #492]	; (80166a0 <_vfiprintf_r+0x244>)
 80164b4:	429d      	cmp	r5, r3
 80164b6:	d101      	bne.n	80164bc <_vfiprintf_r+0x60>
 80164b8:	68b5      	ldr	r5, [r6, #8]
 80164ba:	e7df      	b.n	801647c <_vfiprintf_r+0x20>
 80164bc:	4b79      	ldr	r3, [pc, #484]	; (80166a4 <_vfiprintf_r+0x248>)
 80164be:	429d      	cmp	r5, r3
 80164c0:	bf08      	it	eq
 80164c2:	68f5      	ldreq	r5, [r6, #12]
 80164c4:	e7da      	b.n	801647c <_vfiprintf_r+0x20>
 80164c6:	89ab      	ldrh	r3, [r5, #12]
 80164c8:	0598      	lsls	r0, r3, #22
 80164ca:	d4ed      	bmi.n	80164a8 <_vfiprintf_r+0x4c>
 80164cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80164ce:	f7fa fccb 	bl	8010e68 <__retarget_lock_release_recursive>
 80164d2:	e7e9      	b.n	80164a8 <_vfiprintf_r+0x4c>
 80164d4:	2300      	movs	r3, #0
 80164d6:	9309      	str	r3, [sp, #36]	; 0x24
 80164d8:	2320      	movs	r3, #32
 80164da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80164de:	f8cd 800c 	str.w	r8, [sp, #12]
 80164e2:	2330      	movs	r3, #48	; 0x30
 80164e4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80166a8 <_vfiprintf_r+0x24c>
 80164e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80164ec:	f04f 0901 	mov.w	r9, #1
 80164f0:	4623      	mov	r3, r4
 80164f2:	469a      	mov	sl, r3
 80164f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80164f8:	b10a      	cbz	r2, 80164fe <_vfiprintf_r+0xa2>
 80164fa:	2a25      	cmp	r2, #37	; 0x25
 80164fc:	d1f9      	bne.n	80164f2 <_vfiprintf_r+0x96>
 80164fe:	ebba 0b04 	subs.w	fp, sl, r4
 8016502:	d00b      	beq.n	801651c <_vfiprintf_r+0xc0>
 8016504:	465b      	mov	r3, fp
 8016506:	4622      	mov	r2, r4
 8016508:	4629      	mov	r1, r5
 801650a:	4630      	mov	r0, r6
 801650c:	f7ff ff93 	bl	8016436 <__sfputs_r>
 8016510:	3001      	adds	r0, #1
 8016512:	f000 80aa 	beq.w	801666a <_vfiprintf_r+0x20e>
 8016516:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8016518:	445a      	add	r2, fp
 801651a:	9209      	str	r2, [sp, #36]	; 0x24
 801651c:	f89a 3000 	ldrb.w	r3, [sl]
 8016520:	2b00      	cmp	r3, #0
 8016522:	f000 80a2 	beq.w	801666a <_vfiprintf_r+0x20e>
 8016526:	2300      	movs	r3, #0
 8016528:	f04f 32ff 	mov.w	r2, #4294967295
 801652c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016530:	f10a 0a01 	add.w	sl, sl, #1
 8016534:	9304      	str	r3, [sp, #16]
 8016536:	9307      	str	r3, [sp, #28]
 8016538:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801653c:	931a      	str	r3, [sp, #104]	; 0x68
 801653e:	4654      	mov	r4, sl
 8016540:	2205      	movs	r2, #5
 8016542:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016546:	4858      	ldr	r0, [pc, #352]	; (80166a8 <_vfiprintf_r+0x24c>)
 8016548:	f7e9 fe6a 	bl	8000220 <memchr>
 801654c:	9a04      	ldr	r2, [sp, #16]
 801654e:	b9d8      	cbnz	r0, 8016588 <_vfiprintf_r+0x12c>
 8016550:	06d1      	lsls	r1, r2, #27
 8016552:	bf44      	itt	mi
 8016554:	2320      	movmi	r3, #32
 8016556:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801655a:	0713      	lsls	r3, r2, #28
 801655c:	bf44      	itt	mi
 801655e:	232b      	movmi	r3, #43	; 0x2b
 8016560:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016564:	f89a 3000 	ldrb.w	r3, [sl]
 8016568:	2b2a      	cmp	r3, #42	; 0x2a
 801656a:	d015      	beq.n	8016598 <_vfiprintf_r+0x13c>
 801656c:	9a07      	ldr	r2, [sp, #28]
 801656e:	4654      	mov	r4, sl
 8016570:	2000      	movs	r0, #0
 8016572:	f04f 0c0a 	mov.w	ip, #10
 8016576:	4621      	mov	r1, r4
 8016578:	f811 3b01 	ldrb.w	r3, [r1], #1
 801657c:	3b30      	subs	r3, #48	; 0x30
 801657e:	2b09      	cmp	r3, #9
 8016580:	d94e      	bls.n	8016620 <_vfiprintf_r+0x1c4>
 8016582:	b1b0      	cbz	r0, 80165b2 <_vfiprintf_r+0x156>
 8016584:	9207      	str	r2, [sp, #28]
 8016586:	e014      	b.n	80165b2 <_vfiprintf_r+0x156>
 8016588:	eba0 0308 	sub.w	r3, r0, r8
 801658c:	fa09 f303 	lsl.w	r3, r9, r3
 8016590:	4313      	orrs	r3, r2
 8016592:	9304      	str	r3, [sp, #16]
 8016594:	46a2      	mov	sl, r4
 8016596:	e7d2      	b.n	801653e <_vfiprintf_r+0xe2>
 8016598:	9b03      	ldr	r3, [sp, #12]
 801659a:	1d19      	adds	r1, r3, #4
 801659c:	681b      	ldr	r3, [r3, #0]
 801659e:	9103      	str	r1, [sp, #12]
 80165a0:	2b00      	cmp	r3, #0
 80165a2:	bfbb      	ittet	lt
 80165a4:	425b      	neglt	r3, r3
 80165a6:	f042 0202 	orrlt.w	r2, r2, #2
 80165aa:	9307      	strge	r3, [sp, #28]
 80165ac:	9307      	strlt	r3, [sp, #28]
 80165ae:	bfb8      	it	lt
 80165b0:	9204      	strlt	r2, [sp, #16]
 80165b2:	7823      	ldrb	r3, [r4, #0]
 80165b4:	2b2e      	cmp	r3, #46	; 0x2e
 80165b6:	d10c      	bne.n	80165d2 <_vfiprintf_r+0x176>
 80165b8:	7863      	ldrb	r3, [r4, #1]
 80165ba:	2b2a      	cmp	r3, #42	; 0x2a
 80165bc:	d135      	bne.n	801662a <_vfiprintf_r+0x1ce>
 80165be:	9b03      	ldr	r3, [sp, #12]
 80165c0:	1d1a      	adds	r2, r3, #4
 80165c2:	681b      	ldr	r3, [r3, #0]
 80165c4:	9203      	str	r2, [sp, #12]
 80165c6:	2b00      	cmp	r3, #0
 80165c8:	bfb8      	it	lt
 80165ca:	f04f 33ff 	movlt.w	r3, #4294967295
 80165ce:	3402      	adds	r4, #2
 80165d0:	9305      	str	r3, [sp, #20]
 80165d2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80166b8 <_vfiprintf_r+0x25c>
 80165d6:	7821      	ldrb	r1, [r4, #0]
 80165d8:	2203      	movs	r2, #3
 80165da:	4650      	mov	r0, sl
 80165dc:	f7e9 fe20 	bl	8000220 <memchr>
 80165e0:	b140      	cbz	r0, 80165f4 <_vfiprintf_r+0x198>
 80165e2:	2340      	movs	r3, #64	; 0x40
 80165e4:	eba0 000a 	sub.w	r0, r0, sl
 80165e8:	fa03 f000 	lsl.w	r0, r3, r0
 80165ec:	9b04      	ldr	r3, [sp, #16]
 80165ee:	4303      	orrs	r3, r0
 80165f0:	3401      	adds	r4, #1
 80165f2:	9304      	str	r3, [sp, #16]
 80165f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80165f8:	482c      	ldr	r0, [pc, #176]	; (80166ac <_vfiprintf_r+0x250>)
 80165fa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80165fe:	2206      	movs	r2, #6
 8016600:	f7e9 fe0e 	bl	8000220 <memchr>
 8016604:	2800      	cmp	r0, #0
 8016606:	d03f      	beq.n	8016688 <_vfiprintf_r+0x22c>
 8016608:	4b29      	ldr	r3, [pc, #164]	; (80166b0 <_vfiprintf_r+0x254>)
 801660a:	bb1b      	cbnz	r3, 8016654 <_vfiprintf_r+0x1f8>
 801660c:	9b03      	ldr	r3, [sp, #12]
 801660e:	3307      	adds	r3, #7
 8016610:	f023 0307 	bic.w	r3, r3, #7
 8016614:	3308      	adds	r3, #8
 8016616:	9303      	str	r3, [sp, #12]
 8016618:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801661a:	443b      	add	r3, r7
 801661c:	9309      	str	r3, [sp, #36]	; 0x24
 801661e:	e767      	b.n	80164f0 <_vfiprintf_r+0x94>
 8016620:	fb0c 3202 	mla	r2, ip, r2, r3
 8016624:	460c      	mov	r4, r1
 8016626:	2001      	movs	r0, #1
 8016628:	e7a5      	b.n	8016576 <_vfiprintf_r+0x11a>
 801662a:	2300      	movs	r3, #0
 801662c:	3401      	adds	r4, #1
 801662e:	9305      	str	r3, [sp, #20]
 8016630:	4619      	mov	r1, r3
 8016632:	f04f 0c0a 	mov.w	ip, #10
 8016636:	4620      	mov	r0, r4
 8016638:	f810 2b01 	ldrb.w	r2, [r0], #1
 801663c:	3a30      	subs	r2, #48	; 0x30
 801663e:	2a09      	cmp	r2, #9
 8016640:	d903      	bls.n	801664a <_vfiprintf_r+0x1ee>
 8016642:	2b00      	cmp	r3, #0
 8016644:	d0c5      	beq.n	80165d2 <_vfiprintf_r+0x176>
 8016646:	9105      	str	r1, [sp, #20]
 8016648:	e7c3      	b.n	80165d2 <_vfiprintf_r+0x176>
 801664a:	fb0c 2101 	mla	r1, ip, r1, r2
 801664e:	4604      	mov	r4, r0
 8016650:	2301      	movs	r3, #1
 8016652:	e7f0      	b.n	8016636 <_vfiprintf_r+0x1da>
 8016654:	ab03      	add	r3, sp, #12
 8016656:	9300      	str	r3, [sp, #0]
 8016658:	462a      	mov	r2, r5
 801665a:	4b16      	ldr	r3, [pc, #88]	; (80166b4 <_vfiprintf_r+0x258>)
 801665c:	a904      	add	r1, sp, #16
 801665e:	4630      	mov	r0, r6
 8016660:	f7fb f80c 	bl	801167c <_printf_float>
 8016664:	4607      	mov	r7, r0
 8016666:	1c78      	adds	r0, r7, #1
 8016668:	d1d6      	bne.n	8016618 <_vfiprintf_r+0x1bc>
 801666a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801666c:	07d9      	lsls	r1, r3, #31
 801666e:	d405      	bmi.n	801667c <_vfiprintf_r+0x220>
 8016670:	89ab      	ldrh	r3, [r5, #12]
 8016672:	059a      	lsls	r2, r3, #22
 8016674:	d402      	bmi.n	801667c <_vfiprintf_r+0x220>
 8016676:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8016678:	f7fa fbf6 	bl	8010e68 <__retarget_lock_release_recursive>
 801667c:	89ab      	ldrh	r3, [r5, #12]
 801667e:	065b      	lsls	r3, r3, #25
 8016680:	f53f af12 	bmi.w	80164a8 <_vfiprintf_r+0x4c>
 8016684:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016686:	e711      	b.n	80164ac <_vfiprintf_r+0x50>
 8016688:	ab03      	add	r3, sp, #12
 801668a:	9300      	str	r3, [sp, #0]
 801668c:	462a      	mov	r2, r5
 801668e:	4b09      	ldr	r3, [pc, #36]	; (80166b4 <_vfiprintf_r+0x258>)
 8016690:	a904      	add	r1, sp, #16
 8016692:	4630      	mov	r0, r6
 8016694:	f7fb fa96 	bl	8011bc4 <_printf_i>
 8016698:	e7e4      	b.n	8016664 <_vfiprintf_r+0x208>
 801669a:	bf00      	nop
 801669c:	08018814 	.word	0x08018814
 80166a0:	08018834 	.word	0x08018834
 80166a4:	080187f4 	.word	0x080187f4
 80166a8:	08018dec 	.word	0x08018dec
 80166ac:	08018df6 	.word	0x08018df6
 80166b0:	0801167d 	.word	0x0801167d
 80166b4:	08016437 	.word	0x08016437
 80166b8:	08018df2 	.word	0x08018df2

080166bc <_scanf_chars>:
 80166bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80166c0:	4615      	mov	r5, r2
 80166c2:	688a      	ldr	r2, [r1, #8]
 80166c4:	4680      	mov	r8, r0
 80166c6:	460c      	mov	r4, r1
 80166c8:	b932      	cbnz	r2, 80166d8 <_scanf_chars+0x1c>
 80166ca:	698a      	ldr	r2, [r1, #24]
 80166cc:	2a00      	cmp	r2, #0
 80166ce:	bf0c      	ite	eq
 80166d0:	2201      	moveq	r2, #1
 80166d2:	f04f 32ff 	movne.w	r2, #4294967295
 80166d6:	608a      	str	r2, [r1, #8]
 80166d8:	6822      	ldr	r2, [r4, #0]
 80166da:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8016768 <_scanf_chars+0xac>
 80166de:	06d1      	lsls	r1, r2, #27
 80166e0:	bf5f      	itttt	pl
 80166e2:	681a      	ldrpl	r2, [r3, #0]
 80166e4:	1d11      	addpl	r1, r2, #4
 80166e6:	6019      	strpl	r1, [r3, #0]
 80166e8:	6816      	ldrpl	r6, [r2, #0]
 80166ea:	2700      	movs	r7, #0
 80166ec:	69a0      	ldr	r0, [r4, #24]
 80166ee:	b188      	cbz	r0, 8016714 <_scanf_chars+0x58>
 80166f0:	2801      	cmp	r0, #1
 80166f2:	d107      	bne.n	8016704 <_scanf_chars+0x48>
 80166f4:	682b      	ldr	r3, [r5, #0]
 80166f6:	781a      	ldrb	r2, [r3, #0]
 80166f8:	6963      	ldr	r3, [r4, #20]
 80166fa:	5c9b      	ldrb	r3, [r3, r2]
 80166fc:	b953      	cbnz	r3, 8016714 <_scanf_chars+0x58>
 80166fe:	bb27      	cbnz	r7, 801674a <_scanf_chars+0x8e>
 8016700:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016704:	2802      	cmp	r0, #2
 8016706:	d120      	bne.n	801674a <_scanf_chars+0x8e>
 8016708:	682b      	ldr	r3, [r5, #0]
 801670a:	781b      	ldrb	r3, [r3, #0]
 801670c:	f813 3009 	ldrb.w	r3, [r3, r9]
 8016710:	071b      	lsls	r3, r3, #28
 8016712:	d41a      	bmi.n	801674a <_scanf_chars+0x8e>
 8016714:	6823      	ldr	r3, [r4, #0]
 8016716:	06da      	lsls	r2, r3, #27
 8016718:	bf5e      	ittt	pl
 801671a:	682b      	ldrpl	r3, [r5, #0]
 801671c:	781b      	ldrbpl	r3, [r3, #0]
 801671e:	f806 3b01 	strbpl.w	r3, [r6], #1
 8016722:	682a      	ldr	r2, [r5, #0]
 8016724:	686b      	ldr	r3, [r5, #4]
 8016726:	3201      	adds	r2, #1
 8016728:	602a      	str	r2, [r5, #0]
 801672a:	68a2      	ldr	r2, [r4, #8]
 801672c:	3b01      	subs	r3, #1
 801672e:	3a01      	subs	r2, #1
 8016730:	606b      	str	r3, [r5, #4]
 8016732:	3701      	adds	r7, #1
 8016734:	60a2      	str	r2, [r4, #8]
 8016736:	b142      	cbz	r2, 801674a <_scanf_chars+0x8e>
 8016738:	2b00      	cmp	r3, #0
 801673a:	dcd7      	bgt.n	80166ec <_scanf_chars+0x30>
 801673c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8016740:	4629      	mov	r1, r5
 8016742:	4640      	mov	r0, r8
 8016744:	4798      	blx	r3
 8016746:	2800      	cmp	r0, #0
 8016748:	d0d0      	beq.n	80166ec <_scanf_chars+0x30>
 801674a:	6823      	ldr	r3, [r4, #0]
 801674c:	f013 0310 	ands.w	r3, r3, #16
 8016750:	d105      	bne.n	801675e <_scanf_chars+0xa2>
 8016752:	68e2      	ldr	r2, [r4, #12]
 8016754:	3201      	adds	r2, #1
 8016756:	60e2      	str	r2, [r4, #12]
 8016758:	69a2      	ldr	r2, [r4, #24]
 801675a:	b102      	cbz	r2, 801675e <_scanf_chars+0xa2>
 801675c:	7033      	strb	r3, [r6, #0]
 801675e:	6923      	ldr	r3, [r4, #16]
 8016760:	441f      	add	r7, r3
 8016762:	6127      	str	r7, [r4, #16]
 8016764:	2000      	movs	r0, #0
 8016766:	e7cb      	b.n	8016700 <_scanf_chars+0x44>
 8016768:	08018a91 	.word	0x08018a91

0801676c <_scanf_i>:
 801676c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016770:	4698      	mov	r8, r3
 8016772:	4b74      	ldr	r3, [pc, #464]	; (8016944 <_scanf_i+0x1d8>)
 8016774:	460c      	mov	r4, r1
 8016776:	4682      	mov	sl, r0
 8016778:	4616      	mov	r6, r2
 801677a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801677e:	b087      	sub	sp, #28
 8016780:	ab03      	add	r3, sp, #12
 8016782:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8016786:	4b70      	ldr	r3, [pc, #448]	; (8016948 <_scanf_i+0x1dc>)
 8016788:	69a1      	ldr	r1, [r4, #24]
 801678a:	4a70      	ldr	r2, [pc, #448]	; (801694c <_scanf_i+0x1e0>)
 801678c:	2903      	cmp	r1, #3
 801678e:	bf18      	it	ne
 8016790:	461a      	movne	r2, r3
 8016792:	68a3      	ldr	r3, [r4, #8]
 8016794:	9201      	str	r2, [sp, #4]
 8016796:	1e5a      	subs	r2, r3, #1
 8016798:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801679c:	bf88      	it	hi
 801679e:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80167a2:	4627      	mov	r7, r4
 80167a4:	bf82      	ittt	hi
 80167a6:	eb03 0905 	addhi.w	r9, r3, r5
 80167aa:	f240 135d 	movwhi	r3, #349	; 0x15d
 80167ae:	60a3      	strhi	r3, [r4, #8]
 80167b0:	f857 3b1c 	ldr.w	r3, [r7], #28
 80167b4:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80167b8:	bf98      	it	ls
 80167ba:	f04f 0900 	movls.w	r9, #0
 80167be:	6023      	str	r3, [r4, #0]
 80167c0:	463d      	mov	r5, r7
 80167c2:	f04f 0b00 	mov.w	fp, #0
 80167c6:	6831      	ldr	r1, [r6, #0]
 80167c8:	ab03      	add	r3, sp, #12
 80167ca:	7809      	ldrb	r1, [r1, #0]
 80167cc:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80167d0:	2202      	movs	r2, #2
 80167d2:	f7e9 fd25 	bl	8000220 <memchr>
 80167d6:	b328      	cbz	r0, 8016824 <_scanf_i+0xb8>
 80167d8:	f1bb 0f01 	cmp.w	fp, #1
 80167dc:	d159      	bne.n	8016892 <_scanf_i+0x126>
 80167de:	6862      	ldr	r2, [r4, #4]
 80167e0:	b92a      	cbnz	r2, 80167ee <_scanf_i+0x82>
 80167e2:	6822      	ldr	r2, [r4, #0]
 80167e4:	2308      	movs	r3, #8
 80167e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80167ea:	6063      	str	r3, [r4, #4]
 80167ec:	6022      	str	r2, [r4, #0]
 80167ee:	6822      	ldr	r2, [r4, #0]
 80167f0:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80167f4:	6022      	str	r2, [r4, #0]
 80167f6:	68a2      	ldr	r2, [r4, #8]
 80167f8:	1e51      	subs	r1, r2, #1
 80167fa:	60a1      	str	r1, [r4, #8]
 80167fc:	b192      	cbz	r2, 8016824 <_scanf_i+0xb8>
 80167fe:	6832      	ldr	r2, [r6, #0]
 8016800:	1c51      	adds	r1, r2, #1
 8016802:	6031      	str	r1, [r6, #0]
 8016804:	7812      	ldrb	r2, [r2, #0]
 8016806:	f805 2b01 	strb.w	r2, [r5], #1
 801680a:	6872      	ldr	r2, [r6, #4]
 801680c:	3a01      	subs	r2, #1
 801680e:	2a00      	cmp	r2, #0
 8016810:	6072      	str	r2, [r6, #4]
 8016812:	dc07      	bgt.n	8016824 <_scanf_i+0xb8>
 8016814:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8016818:	4631      	mov	r1, r6
 801681a:	4650      	mov	r0, sl
 801681c:	4790      	blx	r2
 801681e:	2800      	cmp	r0, #0
 8016820:	f040 8085 	bne.w	801692e <_scanf_i+0x1c2>
 8016824:	f10b 0b01 	add.w	fp, fp, #1
 8016828:	f1bb 0f03 	cmp.w	fp, #3
 801682c:	d1cb      	bne.n	80167c6 <_scanf_i+0x5a>
 801682e:	6863      	ldr	r3, [r4, #4]
 8016830:	b90b      	cbnz	r3, 8016836 <_scanf_i+0xca>
 8016832:	230a      	movs	r3, #10
 8016834:	6063      	str	r3, [r4, #4]
 8016836:	6863      	ldr	r3, [r4, #4]
 8016838:	4945      	ldr	r1, [pc, #276]	; (8016950 <_scanf_i+0x1e4>)
 801683a:	6960      	ldr	r0, [r4, #20]
 801683c:	1ac9      	subs	r1, r1, r3
 801683e:	f000 f8a3 	bl	8016988 <__sccl>
 8016842:	f04f 0b00 	mov.w	fp, #0
 8016846:	68a3      	ldr	r3, [r4, #8]
 8016848:	6822      	ldr	r2, [r4, #0]
 801684a:	2b00      	cmp	r3, #0
 801684c:	d03d      	beq.n	80168ca <_scanf_i+0x15e>
 801684e:	6831      	ldr	r1, [r6, #0]
 8016850:	6960      	ldr	r0, [r4, #20]
 8016852:	f891 c000 	ldrb.w	ip, [r1]
 8016856:	f810 000c 	ldrb.w	r0, [r0, ip]
 801685a:	2800      	cmp	r0, #0
 801685c:	d035      	beq.n	80168ca <_scanf_i+0x15e>
 801685e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8016862:	d124      	bne.n	80168ae <_scanf_i+0x142>
 8016864:	0510      	lsls	r0, r2, #20
 8016866:	d522      	bpl.n	80168ae <_scanf_i+0x142>
 8016868:	f10b 0b01 	add.w	fp, fp, #1
 801686c:	f1b9 0f00 	cmp.w	r9, #0
 8016870:	d003      	beq.n	801687a <_scanf_i+0x10e>
 8016872:	3301      	adds	r3, #1
 8016874:	f109 39ff 	add.w	r9, r9, #4294967295
 8016878:	60a3      	str	r3, [r4, #8]
 801687a:	6873      	ldr	r3, [r6, #4]
 801687c:	3b01      	subs	r3, #1
 801687e:	2b00      	cmp	r3, #0
 8016880:	6073      	str	r3, [r6, #4]
 8016882:	dd1b      	ble.n	80168bc <_scanf_i+0x150>
 8016884:	6833      	ldr	r3, [r6, #0]
 8016886:	3301      	adds	r3, #1
 8016888:	6033      	str	r3, [r6, #0]
 801688a:	68a3      	ldr	r3, [r4, #8]
 801688c:	3b01      	subs	r3, #1
 801688e:	60a3      	str	r3, [r4, #8]
 8016890:	e7d9      	b.n	8016846 <_scanf_i+0xda>
 8016892:	f1bb 0f02 	cmp.w	fp, #2
 8016896:	d1ae      	bne.n	80167f6 <_scanf_i+0x8a>
 8016898:	6822      	ldr	r2, [r4, #0]
 801689a:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 801689e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80168a2:	d1bf      	bne.n	8016824 <_scanf_i+0xb8>
 80168a4:	2310      	movs	r3, #16
 80168a6:	6063      	str	r3, [r4, #4]
 80168a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80168ac:	e7a2      	b.n	80167f4 <_scanf_i+0x88>
 80168ae:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80168b2:	6022      	str	r2, [r4, #0]
 80168b4:	780b      	ldrb	r3, [r1, #0]
 80168b6:	f805 3b01 	strb.w	r3, [r5], #1
 80168ba:	e7de      	b.n	801687a <_scanf_i+0x10e>
 80168bc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80168c0:	4631      	mov	r1, r6
 80168c2:	4650      	mov	r0, sl
 80168c4:	4798      	blx	r3
 80168c6:	2800      	cmp	r0, #0
 80168c8:	d0df      	beq.n	801688a <_scanf_i+0x11e>
 80168ca:	6823      	ldr	r3, [r4, #0]
 80168cc:	05d9      	lsls	r1, r3, #23
 80168ce:	d50d      	bpl.n	80168ec <_scanf_i+0x180>
 80168d0:	42bd      	cmp	r5, r7
 80168d2:	d909      	bls.n	80168e8 <_scanf_i+0x17c>
 80168d4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80168d8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80168dc:	4632      	mov	r2, r6
 80168de:	4650      	mov	r0, sl
 80168e0:	4798      	blx	r3
 80168e2:	f105 39ff 	add.w	r9, r5, #4294967295
 80168e6:	464d      	mov	r5, r9
 80168e8:	42bd      	cmp	r5, r7
 80168ea:	d028      	beq.n	801693e <_scanf_i+0x1d2>
 80168ec:	6822      	ldr	r2, [r4, #0]
 80168ee:	f012 0210 	ands.w	r2, r2, #16
 80168f2:	d113      	bne.n	801691c <_scanf_i+0x1b0>
 80168f4:	702a      	strb	r2, [r5, #0]
 80168f6:	6863      	ldr	r3, [r4, #4]
 80168f8:	9e01      	ldr	r6, [sp, #4]
 80168fa:	4639      	mov	r1, r7
 80168fc:	4650      	mov	r0, sl
 80168fe:	47b0      	blx	r6
 8016900:	f8d8 3000 	ldr.w	r3, [r8]
 8016904:	6821      	ldr	r1, [r4, #0]
 8016906:	1d1a      	adds	r2, r3, #4
 8016908:	f8c8 2000 	str.w	r2, [r8]
 801690c:	f011 0f20 	tst.w	r1, #32
 8016910:	681b      	ldr	r3, [r3, #0]
 8016912:	d00f      	beq.n	8016934 <_scanf_i+0x1c8>
 8016914:	6018      	str	r0, [r3, #0]
 8016916:	68e3      	ldr	r3, [r4, #12]
 8016918:	3301      	adds	r3, #1
 801691a:	60e3      	str	r3, [r4, #12]
 801691c:	1bed      	subs	r5, r5, r7
 801691e:	44ab      	add	fp, r5
 8016920:	6925      	ldr	r5, [r4, #16]
 8016922:	445d      	add	r5, fp
 8016924:	6125      	str	r5, [r4, #16]
 8016926:	2000      	movs	r0, #0
 8016928:	b007      	add	sp, #28
 801692a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801692e:	f04f 0b00 	mov.w	fp, #0
 8016932:	e7ca      	b.n	80168ca <_scanf_i+0x15e>
 8016934:	07ca      	lsls	r2, r1, #31
 8016936:	bf4c      	ite	mi
 8016938:	8018      	strhmi	r0, [r3, #0]
 801693a:	6018      	strpl	r0, [r3, #0]
 801693c:	e7eb      	b.n	8016916 <_scanf_i+0x1aa>
 801693e:	2001      	movs	r0, #1
 8016940:	e7f2      	b.n	8016928 <_scanf_i+0x1bc>
 8016942:	bf00      	nop
 8016944:	08018678 	.word	0x08018678
 8016948:	0801348d 	.word	0x0801348d
 801694c:	08013391 	.word	0x08013391
 8016950:	08018e16 	.word	0x08018e16

08016954 <_read_r>:
 8016954:	b538      	push	{r3, r4, r5, lr}
 8016956:	4d07      	ldr	r5, [pc, #28]	; (8016974 <_read_r+0x20>)
 8016958:	4604      	mov	r4, r0
 801695a:	4608      	mov	r0, r1
 801695c:	4611      	mov	r1, r2
 801695e:	2200      	movs	r2, #0
 8016960:	602a      	str	r2, [r5, #0]
 8016962:	461a      	mov	r2, r3
 8016964:	f7ec fba8 	bl	80030b8 <_read>
 8016968:	1c43      	adds	r3, r0, #1
 801696a:	d102      	bne.n	8016972 <_read_r+0x1e>
 801696c:	682b      	ldr	r3, [r5, #0]
 801696e:	b103      	cbz	r3, 8016972 <_read_r+0x1e>
 8016970:	6023      	str	r3, [r4, #0]
 8016972:	bd38      	pop	{r3, r4, r5, pc}
 8016974:	20006198 	.word	0x20006198

08016978 <nan>:
 8016978:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8016980 <nan+0x8>
 801697c:	4770      	bx	lr
 801697e:	bf00      	nop
 8016980:	00000000 	.word	0x00000000
 8016984:	7ff80000 	.word	0x7ff80000

08016988 <__sccl>:
 8016988:	b570      	push	{r4, r5, r6, lr}
 801698a:	780b      	ldrb	r3, [r1, #0]
 801698c:	4604      	mov	r4, r0
 801698e:	2b5e      	cmp	r3, #94	; 0x5e
 8016990:	bf0b      	itete	eq
 8016992:	784b      	ldrbeq	r3, [r1, #1]
 8016994:	1c48      	addne	r0, r1, #1
 8016996:	1c88      	addeq	r0, r1, #2
 8016998:	2200      	movne	r2, #0
 801699a:	bf08      	it	eq
 801699c:	2201      	moveq	r2, #1
 801699e:	1e61      	subs	r1, r4, #1
 80169a0:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 80169a4:	f801 2f01 	strb.w	r2, [r1, #1]!
 80169a8:	42a9      	cmp	r1, r5
 80169aa:	d1fb      	bne.n	80169a4 <__sccl+0x1c>
 80169ac:	b90b      	cbnz	r3, 80169b2 <__sccl+0x2a>
 80169ae:	3801      	subs	r0, #1
 80169b0:	bd70      	pop	{r4, r5, r6, pc}
 80169b2:	f082 0101 	eor.w	r1, r2, #1
 80169b6:	54e1      	strb	r1, [r4, r3]
 80169b8:	1c42      	adds	r2, r0, #1
 80169ba:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 80169be:	2d2d      	cmp	r5, #45	; 0x2d
 80169c0:	f102 36ff 	add.w	r6, r2, #4294967295
 80169c4:	4610      	mov	r0, r2
 80169c6:	d006      	beq.n	80169d6 <__sccl+0x4e>
 80169c8:	2d5d      	cmp	r5, #93	; 0x5d
 80169ca:	d0f1      	beq.n	80169b0 <__sccl+0x28>
 80169cc:	b90d      	cbnz	r5, 80169d2 <__sccl+0x4a>
 80169ce:	4630      	mov	r0, r6
 80169d0:	e7ee      	b.n	80169b0 <__sccl+0x28>
 80169d2:	462b      	mov	r3, r5
 80169d4:	e7ef      	b.n	80169b6 <__sccl+0x2e>
 80169d6:	7816      	ldrb	r6, [r2, #0]
 80169d8:	2e5d      	cmp	r6, #93	; 0x5d
 80169da:	d0fa      	beq.n	80169d2 <__sccl+0x4a>
 80169dc:	42b3      	cmp	r3, r6
 80169de:	dcf8      	bgt.n	80169d2 <__sccl+0x4a>
 80169e0:	4618      	mov	r0, r3
 80169e2:	3001      	adds	r0, #1
 80169e4:	4286      	cmp	r6, r0
 80169e6:	5421      	strb	r1, [r4, r0]
 80169e8:	dcfb      	bgt.n	80169e2 <__sccl+0x5a>
 80169ea:	43d8      	mvns	r0, r3
 80169ec:	4430      	add	r0, r6
 80169ee:	1c5d      	adds	r5, r3, #1
 80169f0:	42b3      	cmp	r3, r6
 80169f2:	bfa8      	it	ge
 80169f4:	2000      	movge	r0, #0
 80169f6:	182b      	adds	r3, r5, r0
 80169f8:	3202      	adds	r2, #2
 80169fa:	e7de      	b.n	80169ba <__sccl+0x32>

080169fc <__submore>:
 80169fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016a00:	460c      	mov	r4, r1
 8016a02:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8016a04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016a08:	4299      	cmp	r1, r3
 8016a0a:	d11d      	bne.n	8016a48 <__submore+0x4c>
 8016a0c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8016a10:	f7fa fd3a 	bl	8011488 <_malloc_r>
 8016a14:	b918      	cbnz	r0, 8016a1e <__submore+0x22>
 8016a16:	f04f 30ff 	mov.w	r0, #4294967295
 8016a1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016a1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8016a22:	63a3      	str	r3, [r4, #56]	; 0x38
 8016a24:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8016a28:	6360      	str	r0, [r4, #52]	; 0x34
 8016a2a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8016a2e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8016a32:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8016a36:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8016a3a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8016a3e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8016a42:	6020      	str	r0, [r4, #0]
 8016a44:	2000      	movs	r0, #0
 8016a46:	e7e8      	b.n	8016a1a <__submore+0x1e>
 8016a48:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8016a4a:	0077      	lsls	r7, r6, #1
 8016a4c:	463a      	mov	r2, r7
 8016a4e:	f7ff f987 	bl	8015d60 <_realloc_r>
 8016a52:	4605      	mov	r5, r0
 8016a54:	2800      	cmp	r0, #0
 8016a56:	d0de      	beq.n	8016a16 <__submore+0x1a>
 8016a58:	eb00 0806 	add.w	r8, r0, r6
 8016a5c:	4601      	mov	r1, r0
 8016a5e:	4632      	mov	r2, r6
 8016a60:	4640      	mov	r0, r8
 8016a62:	f7fa fa13 	bl	8010e8c <memcpy>
 8016a66:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8016a6a:	f8c4 8000 	str.w	r8, [r4]
 8016a6e:	e7e9      	b.n	8016a44 <__submore+0x48>

08016a70 <__ascii_wctomb>:
 8016a70:	b149      	cbz	r1, 8016a86 <__ascii_wctomb+0x16>
 8016a72:	2aff      	cmp	r2, #255	; 0xff
 8016a74:	bf85      	ittet	hi
 8016a76:	238a      	movhi	r3, #138	; 0x8a
 8016a78:	6003      	strhi	r3, [r0, #0]
 8016a7a:	700a      	strbls	r2, [r1, #0]
 8016a7c:	f04f 30ff 	movhi.w	r0, #4294967295
 8016a80:	bf98      	it	ls
 8016a82:	2001      	movls	r0, #1
 8016a84:	4770      	bx	lr
 8016a86:	4608      	mov	r0, r1
 8016a88:	4770      	bx	lr
	...

08016a8c <__env_lock>:
 8016a8c:	4801      	ldr	r0, [pc, #4]	; (8016a94 <__env_lock+0x8>)
 8016a8e:	f7fa b9e9 	b.w	8010e64 <__retarget_lock_acquire_recursive>
 8016a92:	bf00      	nop
 8016a94:	2000618e 	.word	0x2000618e

08016a98 <__env_unlock>:
 8016a98:	4801      	ldr	r0, [pc, #4]	; (8016aa0 <__env_unlock+0x8>)
 8016a9a:	f7fa b9e5 	b.w	8010e68 <__retarget_lock_release_recursive>
 8016a9e:	bf00      	nop
 8016aa0:	2000618e 	.word	0x2000618e

08016aa4 <_fstat_r>:
 8016aa4:	b538      	push	{r3, r4, r5, lr}
 8016aa6:	4d07      	ldr	r5, [pc, #28]	; (8016ac4 <_fstat_r+0x20>)
 8016aa8:	2300      	movs	r3, #0
 8016aaa:	4604      	mov	r4, r0
 8016aac:	4608      	mov	r0, r1
 8016aae:	4611      	mov	r1, r2
 8016ab0:	602b      	str	r3, [r5, #0]
 8016ab2:	f7ec fb46 	bl	8003142 <_fstat>
 8016ab6:	1c43      	adds	r3, r0, #1
 8016ab8:	d102      	bne.n	8016ac0 <_fstat_r+0x1c>
 8016aba:	682b      	ldr	r3, [r5, #0]
 8016abc:	b103      	cbz	r3, 8016ac0 <_fstat_r+0x1c>
 8016abe:	6023      	str	r3, [r4, #0]
 8016ac0:	bd38      	pop	{r3, r4, r5, pc}
 8016ac2:	bf00      	nop
 8016ac4:	20006198 	.word	0x20006198

08016ac8 <_isatty_r>:
 8016ac8:	b538      	push	{r3, r4, r5, lr}
 8016aca:	4d06      	ldr	r5, [pc, #24]	; (8016ae4 <_isatty_r+0x1c>)
 8016acc:	2300      	movs	r3, #0
 8016ace:	4604      	mov	r4, r0
 8016ad0:	4608      	mov	r0, r1
 8016ad2:	602b      	str	r3, [r5, #0]
 8016ad4:	f7ec fb45 	bl	8003162 <_isatty>
 8016ad8:	1c43      	adds	r3, r0, #1
 8016ada:	d102      	bne.n	8016ae2 <_isatty_r+0x1a>
 8016adc:	682b      	ldr	r3, [r5, #0]
 8016ade:	b103      	cbz	r3, 8016ae2 <_isatty_r+0x1a>
 8016ae0:	6023      	str	r3, [r4, #0]
 8016ae2:	bd38      	pop	{r3, r4, r5, pc}
 8016ae4:	20006198 	.word	0x20006198

08016ae8 <_malloc_usable_size_r>:
 8016ae8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016aec:	1f18      	subs	r0, r3, #4
 8016aee:	2b00      	cmp	r3, #0
 8016af0:	bfbc      	itt	lt
 8016af2:	580b      	ldrlt	r3, [r1, r0]
 8016af4:	18c0      	addlt	r0, r0, r3
 8016af6:	4770      	bx	lr

08016af8 <_init>:
 8016af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016afa:	bf00      	nop
 8016afc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016afe:	bc08      	pop	{r3}
 8016b00:	469e      	mov	lr, r3
 8016b02:	4770      	bx	lr

08016b04 <_fini>:
 8016b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016b06:	bf00      	nop
 8016b08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016b0a:	bc08      	pop	{r3}
 8016b0c:	469e      	mov	lr, r3
 8016b0e:	4770      	bx	lr
