{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v " "Source file: C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1670306548292 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1670306548292 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v " "Source file: C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1670306548569 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1670306548569 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v " "Source file: C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1670306548809 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1670306548809 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670306549611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670306549618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 14:02:29 2022 " "Processing started: Tue Dec 06 14:02:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670306549618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306549618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306549619 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DMEM_2port.qip " "Tcl Script File DMEM_2port.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DMEM_2port.qip " "set_global_assignment -name QIP_FILE DMEM_2port.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1670306549932 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1670306549932 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670306550824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306566214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306566214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306566249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306566249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306566276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306566276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Interface " "Found entity 1: PS2_Interface" {  } { { "PS2_Interface.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/PS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306566299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306566299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306566322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306566322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor1 " "Found entity 1: processor1" {  } { { "processor.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306566348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306566348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306566368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306566368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306566391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306566391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306566413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306566413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306566422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306566422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306566437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306566437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306566449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306566449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306566461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306566461 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_controller.v(140) " "Verilog HDL information at vga_controller.v(140): always construct contains both blocking and non-blocking assignments" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 140 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1670306566479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306566484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306566484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306566494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306566494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "img_index.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/img_index.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306566509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306566509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "img_data.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/img_data.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306566514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306566514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-Structure " "Found design unit 1: processor-Structure" {  } { { "processor.vhd" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/processor.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306567454 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhd" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/processor.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306567454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306567454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/reg_20_15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/reg_20_15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_20_15-Structure " "Found design unit 1: reg_20_15-Structure" {  } { { "output_files/reg_20_15.vhd" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/output_files/reg_20_15.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306567464 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_20_15 " "Found entity 1: reg_20_15" {  } { { "output_files/reg_20_15.vhd" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/output_files/reg_20_15.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306567464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306567464 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/frequency_divider_by2_10.v " "Can't analyze file -- file output_files/frequency_divider_by2_10.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670306567467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register15.v 1 1 " "Found 1 design units, including 1 entities, in source file register15.v" { { "Info" "ISGN_ENTITY_NAME" "1 register15 " "Found entity 1: register15" {  } { { "register15.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/register15.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306567482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306567482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2-a " "Found design unit 1: ps2-a" {  } { { "ps2.vhd" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/ps2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306567494 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "ps2.vhd" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/ps2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306567494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306567494 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclock skeleton.v(70) " "Verilog HDL Implicit Net warning at skeleton.v(70): created implicit net for \"inclock\"" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306567497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST skeleton.v(112) " "Verilog HDL Implicit Net warning at skeleton.v(112): created implicit net for \"DLY_RST\"" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306567497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK skeleton.v(113) " "Verilog HDL Implicit Net warning at skeleton.v(113): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306567497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK skeleton.v(113) " "Verilog HDL Implicit Net warning at skeleton.v(113): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306567497 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "debug_data processor.v(29) " "Verilog HDL Implicit Net warning at processor.v(29): created implicit net for \"debug_data\"" {  } { { "processor.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/processor.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306567497 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_controller.v(38) " "Verilog HDL Instantiation warning at vga_controller.v(38): instance has no name" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670306567508 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_controller.v(39) " "Verilog HDL Instantiation warning at vga_controller.v(39): instance has no name" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670306567509 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_controller.v(41) " "Verilog HDL Instantiation warning at vga_controller.v(41): instance has no name" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670306567509 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_controller.v(42) " "Verilog HDL Instantiation warning at vga_controller.v(42): instance has no name" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670306567509 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_controller.v(43) " "Verilog HDL Instantiation warning at vga_controller.v(43): instance has no name" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670306567509 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_controller.v(44) " "Verilog HDL Instantiation warning at vga_controller.v(44): instance has no name" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670306567509 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_controller.v(45) " "Verilog HDL Instantiation warning at vga_controller.v(45): instance has no name" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670306567509 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_controller.v(46) " "Verilog HDL Instantiation warning at vga_controller.v(46): instance has no name" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670306567509 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_controller.v(47) " "Verilog HDL Instantiation warning at vga_controller.v(47): instance has no name" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670306567509 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_controller.v(48) " "Verilog HDL Instantiation warning at vga_controller.v(48): instance has no name" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670306567509 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_controller.v(49) " "Verilog HDL Instantiation warning at vga_controller.v(49): instance has no name" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670306567509 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_controller.v(50) " "Verilog HDL Instantiation warning at vga_controller.v(50): instance has no name" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670306567509 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_controller.v(51) " "Verilog HDL Instantiation warning at vga_controller.v(51): instance has no name" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670306567509 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_controller.v(52) " "Verilog HDL Instantiation warning at vga_controller.v(52): instance has no name" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670306567509 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_controller.v(53) " "Verilog HDL Instantiation warning at vga_controller.v(53): instance has no name" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670306567509 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_controller.v(54) " "Verilog HDL Instantiation warning at vga_controller.v(54): instance has no name" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670306567509 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_controller.v(55) " "Verilog HDL Instantiation warning at vga_controller.v(55): instance has no name" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 55 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670306567509 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_controller.v(57) " "Verilog HDL Instantiation warning at vga_controller.v(57): instance has no name" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 57 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670306567510 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_controller.v(58) " "Verilog HDL Instantiation warning at vga_controller.v(58): instance has no name" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670306567510 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_controller.v(59) " "Verilog HDL Instantiation warning at vga_controller.v(59): instance has no name" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 59 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670306567510 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_controller.v(60) " "Verilog HDL Instantiation warning at vga_controller.v(60): instance has no name" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 60 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670306567510 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_controller.v(61) " "Verilog HDL Instantiation warning at vga_controller.v(61): instance has no name" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 61 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670306567510 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670306568127 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug_data_in skeleton.v(35) " "Output port \"debug_data_in\" at skeleton.v(35) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670306568136 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug_addr skeleton.v(36) " "Output port \"debug_addr\" at skeleton.v(36) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670306568136 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC skeleton.v(21) " "Output port \"VGA_SYNC\" at skeleton.v(21) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670306568136 "|skeleton"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:div " "Elaborating entity \"pll\" for hierarchy \"pll:div\"" {  } { { "skeleton.v" "div" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306568157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:div\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:div\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306568333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:div\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:div\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306568339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:div\|altpll:altpll_component " "Instantiated megafunction \"pll:div\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568340 ""}  } { { "pll.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670306568340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306568441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306568441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:div\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306568448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:myprocessor " "Elaborating entity \"processor\" for hierarchy \"processor:myprocessor\"" {  } { { "skeleton.v" "myprocessor" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306568471 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/mux.vhd" 8 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1670306568515 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux.vhd 2 1 " "Using design file mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-Structure " "Found design unit 1: mux-Structure" {  } { { "mux.vhd" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306568515 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/mux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306568515 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670306568515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux processor:myprocessor\|mux:fetch1 " "Elaborating entity \"mux\" for hierarchy \"processor:myprocessor\|mux:fetch1\"" {  } { { "processor.vhd" "fetch1" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/processor.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306568518 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg.vhd 2 1 " "Using design file reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-Structure " "Found design unit 1: reg-Structure" {  } { { "reg.vhd" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306568575 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/reg.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306568575 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670306568575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg processor:myprocessor\|reg:fetch2 " "Elaborating entity \"reg\" for hierarchy \"processor:myprocessor\|reg:fetch2\"" {  } { { "processor.vhd" "fetch2" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/processor.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306568579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem processor:myprocessor\|imem:fetch3 " "Elaborating entity \"imem\" for hierarchy \"processor:myprocessor\|imem:fetch3\"" {  } { { "processor.vhd" "fetch3" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/processor.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306568589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:myprocessor\|imem:fetch3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:myprocessor\|imem:fetch3\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/imem.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306568765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:myprocessor\|imem:fetch3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:myprocessor\|imem:fetch3\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/imem.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306568773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:myprocessor\|imem:fetch3\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:myprocessor\|imem:fetch3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306568773 ""}  } { { "imem.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/imem.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670306568773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2m81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2m81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2m81 " "Found entity 1: altsyncram_2m81" {  } { { "db/altsyncram_2m81.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/altsyncram_2m81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306568986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306568986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2m81 processor:myprocessor\|imem:fetch3\|altsyncram:altsyncram_component\|altsyncram_2m81:auto_generated " "Elaborating entity \"altsyncram_2m81\" for hierarchy \"processor:myprocessor\|imem:fetch3\|altsyncram:altsyncram_component\|altsyncram_2m81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306568999 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken0 " "Variable or input pin \"clocken0\" is defined but never used." {  } { { "db/altsyncram_2m81.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/altsyncram_2m81.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "imem.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/imem.v" 84 0 0 } } { "processor.vhd" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/processor.vhd" 122 0 0 } } { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 79 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1670306569010 "|skeleton|processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated"}
{ "Warning" "WSGN_SEARCH_FILE" "adder_rc.vhd 2 1 " "Using design file adder_rc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_rc-Structure " "Found design unit 1: adder_rc-Structure" {  } { { "adder_rc.vhd" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/adder_rc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306569100 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_rc " "Found entity 1: adder_rc" {  } { { "adder_rc.vhd" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/adder_rc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306569100 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670306569100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_rc processor:myprocessor\|adder_rc:fetch4 " "Elaborating entity \"adder_rc\" for hierarchy \"processor:myprocessor\|adder_rc:fetch4\"" {  } { { "processor.vhd" "fetch4" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/processor.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306569101 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control.vhd 2 1 " "Using design file control.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-Behavior " "Found design unit 1: control-Behavior" {  } { { "control.vhd" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/control.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306569152 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306569152 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670306569152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control processor:myprocessor\|control:decode1 " "Elaborating entity \"control\" for hierarchy \"processor:myprocessor\|control:decode1\"" {  } { { "processor.vhd" "decode1" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/processor.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306569156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux processor:myprocessor\|mux:decode2 " "Elaborating entity \"mux\" for hierarchy \"processor:myprocessor\|mux:decode2\"" {  } { { "processor.vhd" "decode2" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/processor.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306569173 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.v 1 1 " "Using design file regfile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306569273 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670306569273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile processor:myprocessor\|regfile:decode7 " "Elaborating entity \"regfile\" for hierarchy \"processor:myprocessor\|regfile:decode7\"" {  } { { "processor.vhd" "decode7" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/processor.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306569278 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(33) " "Verilog HDL Always Construct warning at regfile.v(33): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/regfile.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670306569306 "|skeleton|processor:myprocessor|regfile:decode7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux processor:myprocessor\|mux:execute01 " "Elaborating entity \"mux\" for hierarchy \"processor:myprocessor\|mux:execute01\"" {  } { { "processor.vhd" "execute01" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/processor.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306569330 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 2 1 " "Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Structure " "Found design unit 1: alu-Structure" {  } { { "alu.vhd" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/alu.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306569384 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/alu.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306569384 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670306569384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:myprocessor\|alu:execute02 " "Elaborating entity \"alu\" for hierarchy \"processor:myprocessor\|alu:execute02\"" {  } { { "processor.vhd" "execute02" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/processor.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306569386 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero_flag alu.vhd(27) " "Verilog HDL or VHDL warning at alu.vhd(27): object \"zero_flag\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/alu.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670306569390 "|skeleton|processor:myprocessor|alu:execute02"}
{ "Warning" "WSGN_SEARCH_FILE" "adder_cs.vhd 2 1 " "Using design file adder_cs.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_cs-Structure " "Found design unit 1: adder_cs-Structure" {  } { { "adder_cs.vhd" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/adder_cs.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306569433 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_cs " "Found entity 1: adder_cs" {  } { { "adder_cs.vhd" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/adder_cs.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306569433 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670306569433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_cs processor:myprocessor\|alu:execute02\|adder_cs:adder_inst " "Elaborating entity \"adder_cs\" for hierarchy \"processor:myprocessor\|alu:execute02\|adder_cs:adder_inst\"" {  } { { "alu.vhd" "adder_inst" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/alu.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306569437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux processor:myprocessor\|alu:execute02\|adder_cs:adder_inst\|mux:upper " "Elaborating entity \"mux\" for hierarchy \"processor:myprocessor\|alu:execute02\|adder_cs:adder_inst\|mux:upper\"" {  } { { "adder_cs.vhd" "upper" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/adder_cs.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306569461 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shifter.vhd 2 1 " "Using design file shifter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-Structure " "Found design unit 1: shifter-Structure" {  } { { "shifter.vhd" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/shifter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306569548 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.vhd" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/shifter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306569548 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670306569548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter processor:myprocessor\|alu:execute02\|shifter:shifter_inst " "Elaborating entity \"shifter\" for hierarchy \"processor:myprocessor\|alu:execute02\|shifter:shifter_inst\"" {  } { { "alu.vhd" "shifter_inst" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/alu.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306569563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem processor:myprocessor\|dmem:memory1 " "Elaborating entity \"dmem\" for hierarchy \"processor:myprocessor\|dmem:memory1\"" {  } { { "processor.vhd" "memory1" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/processor.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306569727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:myprocessor\|dmem:memory1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:myprocessor\|dmem:memory1\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/dmem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306569769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:myprocessor\|dmem:memory1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:myprocessor\|dmem:memory1\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/dmem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306569772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:myprocessor\|dmem:memory1\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:myprocessor\|dmem:memory1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306569772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306569772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dmem.mif " "Parameter \"init_file\" = \"dmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306569772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306569772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306569772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306569772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306569772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306569772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306569772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306569772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306569772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306569772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306569772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306569772 ""}  } { { "dmem.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/dmem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670306569772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8vc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8vc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8vc1 " "Found entity 1: altsyncram_8vc1" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306569926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306569926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8vc1 processor:myprocessor\|dmem:memory1\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated " "Elaborating entity \"altsyncram_8vc1\" for hierarchy \"processor:myprocessor\|dmem:memory1\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306569937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Interface PS2_Interface:myps2 " "Elaborating entity \"PS2_Interface\" for hierarchy \"PS2_Interface:myps2\"" {  } { { "skeleton.v" "myps2" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306569985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Interface:myps2\|PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\"" {  } { { "PS2_Interface.v" "PS2" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/PS2_Interface.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306569990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/PS2_Controller.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306569994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller.v" "PS2_Command_Out" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/PS2_Controller.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306570000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:mylcd " "Elaborating entity \"lcd\" for hierarchy \"lcd:mylcd\"" {  } { { "skeleton.v" "mylcd" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306570010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hexadecimal_To_Seven_Segment Hexadecimal_To_Seven_Segment:hex1 " "Elaborating entity \"Hexadecimal_To_Seven_Segment\" for hierarchy \"Hexadecimal_To_Seven_Segment:hex1\"" {  } { { "skeleton.v" "hex1" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306570021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "skeleton.v" "r0" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306570068 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670306570075 "|skeleton|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "skeleton.v" "p1" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306570080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306570148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306570154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 181 " "Parameter \"clk1_multiply_by\" = \"181\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306570154 ""}  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670306570154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ins " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ins\"" {  } { { "skeleton.v" "vga_ins" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306570212 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x vga_controller.v(94) " "Verilog HDL or VHDL warning at vga_controller.v(94): object \"x\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670306570225 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y vga_controller.v(95) " "Verilog HDL or VHDL warning at vga_controller.v(95): object \"y\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670306570225 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shifted vga_controller.v(96) " "Verilog HDL or VHDL warning at vga_controller.v(96): object \"shifted\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670306570226 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(152) " "Verilog HDL assignment warning at vga_controller.v(152): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670306570231 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WSGN_SEARCH_FILE" "frequency_divider_by2_10.v 1 1 " "Using design file frequency_divider_by2_10.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider_by2_10 " "Found entity 1: frequency_divider_by2_10" {  } { { "frequency_divider_by2_10.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/frequency_divider_by2_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306570596 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670306570596 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider_by2_10.v(14) " "Verilog HDL Instantiation warning at frequency_divider_by2_10.v(14): instance has no name" {  } { { "frequency_divider_by2_10.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/frequency_divider_by2_10.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670306570607 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider_by2_10.v(15) " "Verilog HDL Instantiation warning at frequency_divider_by2_10.v(15): instance has no name" {  } { { "frequency_divider_by2_10.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/frequency_divider_by2_10.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670306570607 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider_by2_10.v(16) " "Verilog HDL Instantiation warning at frequency_divider_by2_10.v(16): instance has no name" {  } { { "frequency_divider_by2_10.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/frequency_divider_by2_10.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670306570607 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider_by2_10.v(17) " "Verilog HDL Instantiation warning at frequency_divider_by2_10.v(17): instance has no name" {  } { { "frequency_divider_by2_10.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/frequency_divider_by2_10.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670306570608 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider_by2_10.v(18) " "Verilog HDL Instantiation warning at frequency_divider_by2_10.v(18): instance has no name" {  } { { "frequency_divider_by2_10.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/frequency_divider_by2_10.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670306570608 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider_by2_10.v(19) " "Verilog HDL Instantiation warning at frequency_divider_by2_10.v(19): instance has no name" {  } { { "frequency_divider_by2_10.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/frequency_divider_by2_10.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670306570608 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider_by2_10.v(20) " "Verilog HDL Instantiation warning at frequency_divider_by2_10.v(20): instance has no name" {  } { { "frequency_divider_by2_10.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/frequency_divider_by2_10.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670306570608 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider_by2_10.v(21) " "Verilog HDL Instantiation warning at frequency_divider_by2_10.v(21): instance has no name" {  } { { "frequency_divider_by2_10.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/frequency_divider_by2_10.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670306570608 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider_by2_10.v(22) " "Verilog HDL Instantiation warning at frequency_divider_by2_10.v(22): instance has no name" {  } { { "frequency_divider_by2_10.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/frequency_divider_by2_10.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670306570608 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divider_by2_10.v(23) " "Verilog HDL Instantiation warning at frequency_divider_by2_10.v(23): instance has no name" {  } { { "frequency_divider_by2_10.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/frequency_divider_by2_10.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1670306570608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider_by2_10 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3 " "Elaborating entity \"frequency_divider_by2_10\" for hierarchy \"vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\"" {  } { { "vga_controller.v" "comb_3" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306570616 ""}
{ "Warning" "WSGN_SEARCH_FILE" "frequency_divider_by2.v 1 1 " "Using design file frequency_divider_by2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider_by2 " "Found entity 1: frequency_divider_by2" {  } { { "frequency_divider_by2.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/frequency_divider_by2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306570701 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670306570701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider_by2 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_3 " "Elaborating entity \"frequency_divider_by2\" for hierarchy \"vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_3\"" {  } { { "frequency_divider_by2_10.v" "comb_3" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/frequency_divider_by2_10.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306570706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register15 vga_controller:vga_ins\|register15:comb_5 " "Elaborating entity \"register15\" for hierarchy \"vga_controller:vga_ins\|register15:comb_5\"" {  } { { "vga_controller.v" "comb_5" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306570985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_controller:vga_ins\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga_controller:vga_ins\|video_sync_generator:LTM_ins\"" {  } { { "vga_controller.v" "LTM_ins" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306571204 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(77) " "Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/video_sync_generator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670306571208 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(80) " "Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/video_sync_generator.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670306571208 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_index vga_controller:vga_ins\|img_index:img_index_inst " "Elaborating entity \"img_index\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\"" {  } { { "vga_controller.v" "img_index_inst" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306571267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "altsyncram_component" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/img_index.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306571293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/img_index.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306571295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306571295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306571295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306571295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab7_img_index.mif " "Parameter \"init_file\" = \"lab7_img_index.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306571295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306571295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306571295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306571295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306571295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306571295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306571295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306571295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306571295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306571295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306571295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306571295 ""}  } { { "img_index.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/img_index.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670306571295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pjc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pjc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pjc1 " "Found entity 1: altsyncram_pjc1" {  } { { "db/altsyncram_pjc1.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/altsyncram_pjc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306571379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306571379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pjc1 vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated " "Elaborating entity \"altsyncram_pjc1\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_pjc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306571383 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[8\] " "Synthesized away node \"vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/dmem.v" 85 0 0 } } { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 270 0 0 } } { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306571895 "|skeleton|vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[9\] " "Synthesized away node \"vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf" 252 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/dmem.v" 85 0 0 } } { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 270 0 0 } } { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306571895 "|skeleton|vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[10\] " "Synthesized away node \"vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/dmem.v" 85 0 0 } } { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 270 0 0 } } { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306571895 "|skeleton|vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[11\] " "Synthesized away node \"vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/dmem.v" 85 0 0 } } { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 270 0 0 } } { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306571895 "|skeleton|vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[12\] " "Synthesized away node \"vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/dmem.v" 85 0 0 } } { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 270 0 0 } } { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306571895 "|skeleton|vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[13\] " "Synthesized away node \"vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/dmem.v" 85 0 0 } } { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 270 0 0 } } { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306571895 "|skeleton|vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[14\] " "Synthesized away node \"vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/dmem.v" 85 0 0 } } { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 270 0 0 } } { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306571895 "|skeleton|vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[15\] " "Synthesized away node \"vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf" 396 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/dmem.v" 85 0 0 } } { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 270 0 0 } } { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306571895 "|skeleton|vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[16\] " "Synthesized away node \"vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/dmem.v" 85 0 0 } } { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 270 0 0 } } { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306571895 "|skeleton|vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[17\] " "Synthesized away node \"vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/dmem.v" 85 0 0 } } { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 270 0 0 } } { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306571895 "|skeleton|vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[18\] " "Synthesized away node \"vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/dmem.v" 85 0 0 } } { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 270 0 0 } } { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306571895 "|skeleton|vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[19\] " "Synthesized away node \"vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf" 492 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/dmem.v" 85 0 0 } } { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 270 0 0 } } { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306571895 "|skeleton|vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[20\] " "Synthesized away node \"vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf" 516 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/dmem.v" 85 0 0 } } { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 270 0 0 } } { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306571895 "|skeleton|vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[21\] " "Synthesized away node \"vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/dmem.v" 85 0 0 } } { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 270 0 0 } } { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306571895 "|skeleton|vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[22\] " "Synthesized away node \"vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/dmem.v" 85 0 0 } } { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 270 0 0 } } { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306571895 "|skeleton|vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[23\] " "Synthesized away node \"vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/dmem.v" 85 0 0 } } { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 270 0 0 } } { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306571895 "|skeleton|vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[24\] " "Synthesized away node \"vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf" 612 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/dmem.v" 85 0 0 } } { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 270 0 0 } } { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306571895 "|skeleton|vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[25\] " "Synthesized away node \"vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/dmem.v" 85 0 0 } } { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 270 0 0 } } { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306571895 "|skeleton|vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[26\] " "Synthesized away node \"vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/dmem.v" 85 0 0 } } { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 270 0 0 } } { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306571895 "|skeleton|vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[27\] " "Synthesized away node \"vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf" 684 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/dmem.v" 85 0 0 } } { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 270 0 0 } } { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306571895 "|skeleton|vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[28\] " "Synthesized away node \"vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf" 708 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/dmem.v" 85 0 0 } } { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 270 0 0 } } { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306571895 "|skeleton|vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[29\] " "Synthesized away node \"vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf" 732 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/dmem.v" 85 0 0 } } { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 270 0 0 } } { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306571895 "|skeleton|vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[30\] " "Synthesized away node \"vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf" 756 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/dmem.v" 85 0 0 } } { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 270 0 0 } } { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306571895 "|skeleton|vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[31\] " "Synthesized away node \"vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf" 780 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/dmem.v" 85 0 0 } } { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 270 0 0 } } { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306571895 "|skeleton|vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1670306571895 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1670306571895 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Div4\"" {  } { { "vga_controller.v" "Div4" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 186 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306577307 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Mod4\"" {  } { { "vga_controller.v" "Mod4" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 186 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306577307 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Div24 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Div24\"" {  } { { "vga_controller.v" "Div24" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 247 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306577307 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Mod0\"" {  } { { "vga_controller.v" "Mod0" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 159 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306577307 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Div0\"" {  } { { "vga_controller.v" "Div0" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 160 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306577307 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Mod1\"" {  } { { "vga_controller.v" "Mod1" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 160 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306577307 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Div1\"" {  } { { "vga_controller.v" "Div1" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 161 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306577307 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Mod2\"" {  } { { "vga_controller.v" "Mod2" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 161 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306577307 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Div3\"" {  } { { "vga_controller.v" "Div3" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 178 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306577307 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Div2\"" {  } { { "vga_controller.v" "Div2" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 177 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306577307 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1670306577307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Div4\"" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 186 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306577446 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Div4 " "Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306577446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306577446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306577446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306577446 ""}  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 186 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670306577446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/lpm_divide_ikm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306577524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306577524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306577596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306577596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_8af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306577657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306577657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306577789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306577789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306577925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306577925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Mod4\"" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 186 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306577992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Mod4 " "Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306577992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306577992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306577992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306577992 ""}  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 186 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670306577992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lcm " "Found entity 1: lpm_divide_lcm" {  } { { "db/lpm_divide_lcm.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/lpm_divide_lcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306578104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306578104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Div24 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Div24\"" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 247 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306578248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Div24 " "Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Div24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306578248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306578248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306578248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306578248 ""}  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 247 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670306578248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306578354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306578354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306578426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306578426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306578524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306578524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Mod0\"" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 159 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306578651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Mod0 " "Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306578651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306578651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306578651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306578651 ""}  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 159 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670306578651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/lpm_divide_3bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306578765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306578765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Div0\"" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 160 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306578908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Div0 " "Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306578908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306578908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306578908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306578908 ""}  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 160 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670306578908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Div1\"" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 161 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306579157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Div1 " "Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306579157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306579157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306579157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306579157 ""}  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 161 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670306579157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/lpm_divide_3jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306579249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306579249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306579296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306579296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_a7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670306579407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306579407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Div3\"" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 178 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306579670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Div3 " "Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306579670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306579670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306579670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670306579670 ""}  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 178 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670306579670 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "24 " "24 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670306582437 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd.sv" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/lcd.sv" 48 -1 0 } } { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 147 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1670306582659 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1670306582661 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[0\] GND " "Pin \"debug_data_in\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_data_in[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[1\] GND " "Pin \"debug_data_in\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_data_in[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[2\] GND " "Pin \"debug_data_in\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_data_in[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[3\] GND " "Pin \"debug_data_in\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_data_in[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[4\] GND " "Pin \"debug_data_in\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_data_in[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[5\] GND " "Pin \"debug_data_in\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_data_in[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[6\] GND " "Pin \"debug_data_in\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_data_in[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[7\] GND " "Pin \"debug_data_in\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_data_in[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[8\] GND " "Pin \"debug_data_in\[8\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_data_in[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[9\] GND " "Pin \"debug_data_in\[9\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_data_in[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[10\] GND " "Pin \"debug_data_in\[10\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_data_in[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[11\] GND " "Pin \"debug_data_in\[11\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_data_in[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[12\] GND " "Pin \"debug_data_in\[12\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_data_in[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[13\] GND " "Pin \"debug_data_in\[13\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_data_in[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[14\] GND " "Pin \"debug_data_in\[14\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_data_in[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[15\] GND " "Pin \"debug_data_in\[15\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_data_in[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[16\] GND " "Pin \"debug_data_in\[16\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_data_in[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[17\] GND " "Pin \"debug_data_in\[17\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_data_in[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[18\] GND " "Pin \"debug_data_in\[18\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_data_in[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[19\] GND " "Pin \"debug_data_in\[19\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_data_in[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[20\] GND " "Pin \"debug_data_in\[20\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_data_in[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[21\] GND " "Pin \"debug_data_in\[21\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_data_in[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[22\] GND " "Pin \"debug_data_in\[22\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_data_in[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[23\] GND " "Pin \"debug_data_in\[23\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_data_in[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[24\] GND " "Pin \"debug_data_in\[24\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_data_in[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[25\] GND " "Pin \"debug_data_in\[25\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_data_in[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[26\] GND " "Pin \"debug_data_in\[26\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_data_in[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[27\] GND " "Pin \"debug_data_in\[27\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_data_in[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[28\] GND " "Pin \"debug_data_in\[28\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_data_in[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[29\] GND " "Pin \"debug_data_in\[29\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_data_in[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[30\] GND " "Pin \"debug_data_in\[30\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_data_in[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[31\] GND " "Pin \"debug_data_in\[31\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_data_in[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[0\] GND " "Pin \"debug_addr\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[1\] GND " "Pin \"debug_addr\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[2\] GND " "Pin \"debug_addr\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[3\] GND " "Pin \"debug_addr\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[4\] GND " "Pin \"debug_addr\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[5\] GND " "Pin \"debug_addr\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[6\] GND " "Pin \"debug_addr\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[7\] GND " "Pin \"debug_addr\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[8\] GND " "Pin \"debug_addr\[8\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[9\] GND " "Pin \"debug_addr\[9\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[10\] GND " "Pin \"debug_addr\[10\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[11\] GND " "Pin \"debug_addr\[11\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|debug_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] VCC " "Pin \"leds\[0\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] VCC " "Pin \"leds\[1\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] VCC " "Pin \"leds\[3\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] VCC " "Pin \"leds\[5\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon VCC " "Pin \"lcd_blon\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|lcd_blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[0\] GND " "Pin \"seg1\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[1\] GND " "Pin \"seg1\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[2\] GND " "Pin \"seg1\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[3\] GND " "Pin \"seg1\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[4\] GND " "Pin \"seg1\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[5\] GND " "Pin \"seg1\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[6\] VCC " "Pin \"seg1\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[0\] GND " "Pin \"seg2\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[1\] GND " "Pin \"seg2\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[2\] GND " "Pin \"seg2\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[3\] GND " "Pin \"seg2\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[4\] GND " "Pin \"seg2\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[5\] GND " "Pin \"seg2\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[6\] VCC " "Pin \"seg2\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[0\] GND " "Pin \"seg3\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[1\] GND " "Pin \"seg3\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[2\] GND " "Pin \"seg3\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[3\] GND " "Pin \"seg3\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[4\] GND " "Pin \"seg3\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[5\] GND " "Pin \"seg3\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[6\] VCC " "Pin \"seg3\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[0\] GND " "Pin \"seg4\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[1\] GND " "Pin \"seg4\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[2\] GND " "Pin \"seg4\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[3\] GND " "Pin \"seg4\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[4\] GND " "Pin \"seg4\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[5\] GND " "Pin \"seg4\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[6\] VCC " "Pin \"seg4\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[0\] GND " "Pin \"seg5\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[1\] GND " "Pin \"seg5\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[2\] GND " "Pin \"seg5\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[3\] GND " "Pin \"seg5\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[4\] GND " "Pin \"seg5\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[5\] GND " "Pin \"seg5\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[6\] VCC " "Pin \"seg5\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[0\] GND " "Pin \"seg8\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[1\] GND " "Pin \"seg8\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[2\] GND " "Pin \"seg8\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[3\] GND " "Pin \"seg8\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[4\] GND " "Pin \"seg8\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[5\] GND " "Pin \"seg8\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[6\] VCC " "Pin \"seg8\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|seg8[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670306590061 "|skeleton|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670306590061 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670306590416 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670306598066 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|ALTSYNCRAM 10 " "Removed 10 MSB VCC or GND address nodes from RAM block \"vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/altsyncram_8vc1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dmem.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/dmem.v" 85 0 0 } } { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 270 0 0 } } { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 144 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306598122 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Div3\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 166 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 171 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 176 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 181 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_31_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 181 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"vga_controller:vga_ins\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/alt_u_div_47f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1670306598159 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1670306598159 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/output_files/skeleton.map.smsg " "Generated suppressed messages file C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/output_files/skeleton.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306598551 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670306599807 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670306599807 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll compensate_clock clock0 CLK\[0\] " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 113 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1670306600228 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 113 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1670306600228 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7773 " "Implemented 7773 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670306600803 ""} { "Info" "ICUT_CUT_TM_OPINS" "150 " "Implemented 150 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670306600803 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1670306600803 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7521 " "Implemented 7521 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670306600803 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670306600803 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1670306600803 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670306600803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 191 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 191 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4907 " "Peak virtual memory: 4907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670306600912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 14:03:20 2022 " "Processing ended: Tue Dec 06 14:03:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670306600912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670306600912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670306600912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670306600912 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DMEM_2port.qip " "Tcl Script File DMEM_2port.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DMEM_2port.qip " "set_global_assignment -name QIP_FILE DMEM_2port.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1670306603589 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1670306603589 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1670306603649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670306603653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 14:03:22 2022 " "Processing started: Tue Dec 06 14:03:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670306603653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1670306603653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Command: quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1670306603653 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1670306604068 ""}
{ "Info" "0" "" "Project  = skeleton" {  } {  } 0 0 "Project  = skeleton" 0 0 "Fitter" 0 0 1670306604068 ""}
{ "Info" "0" "" "Revision = skeleton" {  } {  } 0 0 "Revision = skeleton" 0 0 "Fitter" 0 0 1670306604069 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1670306604338 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "skeleton EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"skeleton\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1670306604413 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670306604506 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670306604506 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clock2 " "Compensate clock of PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has been set to clock2" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1670306604604 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/" { { 0 { 0 ""} 0 629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1670306604632 ""}  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1670306604632 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/" { { 0 { 0 ""} 0 2420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1670306604633 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/" { { 0 { 0 ""} 0 2420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1670306604633 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|ram_block1a0 " "Atom \"vga_controller:vga_ins\|dmem:dmem_ins\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1670306604639 "|skeleton|vga_controller:vga_ins|dmem:dmem_ins|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1670306604639 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1670306605651 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1670306605689 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670306606688 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670306606688 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670306606688 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670306606688 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670306606688 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670306606688 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670306606688 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670306606688 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670306606688 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1670306606688 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/" { { 0 { 0 ""} 0 13973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670306606723 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/" { { 0 { 0 ""} 0 13975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670306606723 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/" { { 0 { 0 ""} 0 13977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670306606723 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/" { { 0 { 0 ""} 0 13979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670306606723 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/" { { 0 { 0 ""} 0 13981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670306606723 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1670306606723 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1670306606734 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1670306607996 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "44 154 " "No exact pin location assignment(s) for 44 pins of 154 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1670306609364 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 VGA_Audio_PLL:p1\|altpll:altpll_component\|pll " "The input ports of the PLL pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and the PLL VGA_Audio_PLL:p1\|altpll:altpll_component\|pll are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 VGA_Audio_PLL:p1\|altpll:altpll_component\|pll ARESET " "PLL pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL VGA_Audio_PLL:p1\|altpll:altpll_component\|pll have different input signals for input port ARESET" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/" { { 0 { 0 ""} 0 2420 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1670306609420 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/" { { 0 { 0 ""} 0 2420 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1670306609420 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 Pin_Y2 " "PLL \"pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 70 0 0 } } { "db/pll_altpll.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/" { { 0 { 0 ""} 0 2420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1670306609456 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "skeleton.sdc " "Synopsys Design Constraints File file not found: 'skeleton.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1670306610778 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1670306610779 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1670306610824 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1670306610907 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1670306610907 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1670306610907 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670306611527 ""}  } { { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/" { { 0 { 0 ""} 0 13964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670306611527 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670306611527 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/" { { 0 { 0 ""} 0 2420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670306611527 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_1) " "Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670306611528 ""}  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670306611528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk  " "Automatically promoted node vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670306611528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk~0 " "Destination node vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk~0" {  } { { "frequency_divider_by2.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/frequency_divider_by2.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/" { { 0 { 0 ""} 0 10650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670306611528 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670306611528 ""}  } { { "frequency_divider_by2.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/frequency_divider_by2.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/" { { 0 { 0 ""} 0 2762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670306611528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:r0\|oRESET  " "Automatically promoted node Reset_Delay:r0\|oRESET " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670306611529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vga_ins\|last_score\[31\]~0 " "Destination node vga_controller:vga_ins\|last_score\[31\]~0" {  } { { "vga_controller.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/vga_controller.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/" { { 0 { 0 ""} 0 9617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670306611529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk~0 " "Destination node vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk~0" {  } { { "frequency_divider_by2.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/frequency_divider_by2.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/" { { 0 { 0 ""} 0 10650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670306611529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_11\|out_clk~0 " "Destination node vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_11\|out_clk~0" {  } { { "frequency_divider_by2.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/frequency_divider_by2.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/" { { 0 { 0 ""} 0 11688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670306611529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_10\|out_clk~0 " "Destination node vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_10\|out_clk~0" {  } { { "frequency_divider_by2.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/frequency_divider_by2.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/" { { 0 { 0 ""} 0 11689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670306611529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_9\|out_clk~0 " "Destination node vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_9\|out_clk~0" {  } { { "frequency_divider_by2.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/frequency_divider_by2.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/" { { 0 { 0 ""} 0 11690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670306611529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_8\|out_clk~0 " "Destination node vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_8\|out_clk~0" {  } { { "frequency_divider_by2.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/frequency_divider_by2.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/" { { 0 { 0 ""} 0 11691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670306611529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_7\|out_clk~0 " "Destination node vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_7\|out_clk~0" {  } { { "frequency_divider_by2.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/frequency_divider_by2.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/" { { 0 { 0 ""} 0 11692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670306611529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_6\|out_clk~0 " "Destination node vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_6\|out_clk~0" {  } { { "frequency_divider_by2.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/frequency_divider_by2.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/" { { 0 { 0 ""} 0 11693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670306611529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_5\|out_clk~0 " "Destination node vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_5\|out_clk~0" {  } { { "frequency_divider_by2.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/frequency_divider_by2.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/" { { 0 { 0 ""} 0 11694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670306611529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_4\|out_clk~0 " "Destination node vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_4\|out_clk~0" {  } { { "frequency_divider_by2.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/frequency_divider_by2.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/" { { 0 { 0 ""} 0 11695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670306611529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1670306611529 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670306611529 ""}  } { { "Reset_Delay.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/Reset_Delay.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670306611529 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1670306612638 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670306612639 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670306612651 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670306612655 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670306612677 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1670306612689 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1670306612689 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1670306612689 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1670306613056 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 Block RAM " "Packed 24 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1670306613056 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1670306613056 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "44 unused 2.5V 0 44 0 " "Number of I/O pins in group: 44 (unused VREF, 2.5V VCCIO, 0 input, 44 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1670306613097 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1670306613097 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1670306613097 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 19 37 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670306613104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670306613104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670306613104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670306613104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 15 50 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670306613104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 7 51 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670306613104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 11 61 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670306613104 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 29 42 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670306613104 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1670306613104 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1670306613104 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clk\[2\] VGA_CLK~output " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" output port clk\[2\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 113 0 0 } } { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 17 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1670306613238 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670306614304 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1670306614362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1670306617601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670306619888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1670306620036 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1670306648003 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:28 " "Fitter placement operations ending: elapsed time is 00:00:28" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670306648004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1670306649778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "38 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1670306666329 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1670306666329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1670306707393 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1670306707393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:53 " "Fitter routing operations ending: elapsed time is 00:00:53" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670306707400 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 11.42 " "Total time spent on timing analysis during the Fitter is 11.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1670306707785 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670306707839 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670306709529 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670306709534 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670306710995 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670306712937 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_clock a permanently disabled " "Pin ps2_clock has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ps2_clock } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_clock" } } } } { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670306714755 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_data a permanently disabled " "Pin ps2_data has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ps2_data } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_data" } } } } { "skeleton.v" "" { Text "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/skeleton.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670306714755 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1670306714755 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/output_files/skeleton.fit.smsg " "Generated suppressed messages file C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/output_files/skeleton.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1670306715256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5810 " "Peak virtual memory: 5810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670306718013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 14:05:18 2022 " "Processing ended: Tue Dec 06 14:05:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670306718013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:56 " "Elapsed time: 00:01:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670306718013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:49 " "Total CPU time (on all processors): 00:02:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670306718013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1670306718013 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1670306720229 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670306720241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 14:05:20 2022 " "Processing started: Tue Dec 06 14:05:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670306720241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1670306720241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Command: quartus_asm --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1670306720242 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DMEM_2port.qip " "Tcl Script File DMEM_2port.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DMEM_2port.qip " "set_global_assignment -name QIP_FILE DMEM_2port.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1670306720631 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1670306720631 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1670306725735 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1670306725882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670306726695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 14:05:26 2022 " "Processing ended: Tue Dec 06 14:05:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670306726695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670306726695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670306726695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1670306726695 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1670306727687 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DMEM_2port.qip " "Tcl Script File DMEM_2port.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DMEM_2port.qip " "set_global_assignment -name QIP_FILE DMEM_2port.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1670306729105 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1670306729105 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1670306729169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670306729169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 14:05:28 2022 " "Processing started: Tue Dec 06 14:05:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670306729169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1670306729169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta skeleton -c skeleton " "Command: quartus_sta skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1670306729170 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1670306729502 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1670306730802 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670306730872 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670306730872 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "skeleton.sdc " "Synopsys Design Constraints File file not found: 'skeleton.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1670306731922 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670306731922 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1670306731945 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{p1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|pll\|clk\[2\]\} \{p1\|altpll_component\|pll\|clk\[2\]\} " "create_generated_clock -source \{p1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|pll\|clk\[2\]\} \{p1\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1670306731945 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{div\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{div\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{div\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{div\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{div\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{div\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1670306731945 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670306731945 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670306731945 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk " "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670306731961 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_11\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_11\|out_clk " "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_11\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_11\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670306731961 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_10\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_10\|out_clk " "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_10\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_10\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670306731961 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_9\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_9\|out_clk " "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_9\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_9\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670306731961 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_8\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_8\|out_clk " "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_8\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_8\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670306731961 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_7\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_7\|out_clk " "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_7\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_7\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670306731961 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_6\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_6\|out_clk " "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_6\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_6\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670306731961 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_5\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_5\|out_clk " "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_5\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_5\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670306731961 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_4\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_4\|out_clk " "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_4\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_4\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670306731961 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_3\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_3\|out_clk " "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_3\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_3\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670306731961 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_12\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_12\|out_clk " "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_12\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_12\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670306731961 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_11\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_11\|out_clk " "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_11\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_11\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670306731961 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_10\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_10\|out_clk " "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_10\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_10\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670306731961 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_9\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_9\|out_clk " "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_9\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_9\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670306731961 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_8\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_8\|out_clk " "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_8\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_8\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670306731961 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_7\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_7\|out_clk " "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_7\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_7\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670306731961 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_6\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_6\|out_clk " "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_6\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_6\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670306731961 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_5\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_5\|out_clk " "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_5\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_5\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670306731961 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_4\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_4\|out_clk " "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_4\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_4\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670306731961 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_3\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_3\|out_clk " "create_clock -period 1.000 -name vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_3\|out_clk vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_3\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670306731961 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670306731961 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1670306732004 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670306732008 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1670306732012 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1670306732045 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670306732326 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670306732326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -75.466 " "Worst-case setup slack is -75.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -75.466            -748.049 p1\|altpll_component\|pll\|clk\[2\]  " "  -75.466            -748.049 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.409              -3.409 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_11\|out_clk  " "   -3.409              -3.409 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_11\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.289              -3.289 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_5\|out_clk  " "   -3.289              -3.289 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_5\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.269              -3.269 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_7\|out_clk  " "   -3.269              -3.269 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_7\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.267              -3.267 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_10\|out_clk  " "   -3.267              -3.267 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_10\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.215              -3.215 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_11\|out_clk  " "   -3.215              -3.215 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_11\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.185              -3.185 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_3\|out_clk  " "   -3.185              -3.185 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.174              -3.174 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_5\|out_clk  " "   -3.174              -3.174 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_5\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.165              -3.165 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_9\|out_clk  " "   -3.165              -3.165 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_9\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.149              -3.149 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_7\|out_clk  " "   -3.149              -3.149 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_7\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.109              -3.109 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_6\|out_clk  " "   -3.109              -3.109 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_6\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.099              -3.099 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_9\|out_clk  " "   -3.099              -3.099 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_9\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.009              -3.009 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_4\|out_clk  " "   -3.009              -3.009 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.978              -2.978 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_6\|out_clk  " "   -2.978              -2.978 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_6\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.965              -2.965 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_10\|out_clk  " "   -2.965              -2.965 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_10\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.963              -2.963 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_8\|out_clk  " "   -2.963              -2.963 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_8\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.928              -2.928 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_3\|out_clk  " "   -2.928              -2.928 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.922              -2.922 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_4\|out_clk  " "   -2.922              -2.922 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.918              -2.918 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_8\|out_clk  " "   -2.918              -2.918 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_8\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.722              -2.722 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_12\|out_clk  " "   -2.722              -2.722 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_12\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.157            -536.981 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk  " "   -2.157            -536.981 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.165               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.165               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.451               0.000 CLOCK_50  " "   11.451               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670306732328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.132 " "Worst-case hold slack is -1.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.132              -1.132 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk  " "   -1.132              -1.132 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.163              -0.163 p1\|altpll_component\|pll\|clk\[2\]  " "   -0.163              -0.163 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 CLOCK_50  " "    0.402               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_9\|out_clk  " "    0.455               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_9\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_11\|out_clk  " "    0.479               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_11\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_9\|out_clk  " "    0.489               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_9\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.516               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_4\|out_clk  " "    0.516               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.519               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_8\|out_clk  " "    0.519               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_8\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.525               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_6\|out_clk  " "    0.525               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_6\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.543               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_5\|out_clk  " "    0.543               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_5\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.549               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_3\|out_clk  " "    0.549               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.552               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_4\|out_clk  " "    0.552               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.553               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_11\|out_clk  " "    0.553               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_11\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.554               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_7\|out_clk  " "    0.554               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_7\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_6\|out_clk  " "    0.558               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_6\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_5\|out_clk  " "    0.558               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_5\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.570               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_10\|out_clk  " "    0.570               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_10\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_3\|out_clk  " "    0.589               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.632               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_7\|out_clk  " "    0.632               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_7\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.651               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_12\|out_clk  " "    0.651               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_12\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.651               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_8\|out_clk  " "    0.651               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_8\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.658               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_10\|out_clk  " "    0.658               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_10\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.064               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.064               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670306732376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.114 " "Worst-case recovery slack is -3.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.114            -934.067 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk  " "   -3.114            -934.067 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.085               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   13.085               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670306732383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.434 " "Worst-case removal slack is 3.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.434               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk  " "    3.434               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.303               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    5.303               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670306732390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.285 " "Worst-case minimum pulse width slack is -1.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -385.500 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk  " "   -1.285            -385.500 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_10\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_10\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_11\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_11\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_12\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_12\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_3\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_4\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_5\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_5\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_6\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_6\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_7\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_7\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_8\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_8\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_9\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_9\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_10\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_10\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_11\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_11\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_3\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_4\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_5\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_5\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_6\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_6\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_7\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_7\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_8\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_8\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_9\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_9\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.749               0.000 CLOCK_50  " "    9.749               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.698               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   19.698               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.689               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   24.689               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306732396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670306732396 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670306733745 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1670306733782 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1670306735281 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670306735981 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670306736180 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670306736180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -67.125 " "Worst-case setup slack is -67.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -67.125            -637.466 p1\|altpll_component\|pll\|clk\[2\]  " "  -67.125            -637.466 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.973              -2.973 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_11\|out_clk  " "   -2.973              -2.973 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_11\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.888              -2.888 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_7\|out_clk  " "   -2.888              -2.888 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_7\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.884              -2.884 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_5\|out_clk  " "   -2.884              -2.884 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_5\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.848              -2.848 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_10\|out_clk  " "   -2.848              -2.848 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_10\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.842              -2.842 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_11\|out_clk  " "   -2.842              -2.842 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_11\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.831              -2.831 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_3\|out_clk  " "   -2.831              -2.831 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.819              -2.819 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_5\|out_clk  " "   -2.819              -2.819 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_5\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.775              -2.775 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_7\|out_clk  " "   -2.775              -2.775 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_7\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.747              -2.747 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_9\|out_clk  " "   -2.747              -2.747 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_9\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.739              -2.739 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_6\|out_clk  " "   -2.739              -2.739 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_6\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.704              -2.704 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_9\|out_clk  " "   -2.704              -2.704 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_9\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.622              -2.622 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_4\|out_clk  " "   -2.622              -2.622 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.621              -2.621 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_6\|out_clk  " "   -2.621              -2.621 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_6\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.571              -2.571 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_8\|out_clk  " "   -2.571              -2.571 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_8\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.564              -2.564 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_3\|out_clk  " "   -2.564              -2.564 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.562              -2.562 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_10\|out_clk  " "   -2.562              -2.562 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_10\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.543              -2.543 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_4\|out_clk  " "   -2.543              -2.543 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.496              -2.496 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_8\|out_clk  " "   -2.496              -2.496 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_8\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.331              -2.331 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_12\|out_clk  " "   -2.331              -2.331 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_12\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.997            -518.938 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk  " "   -1.997            -518.938 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.849               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.849               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.197               0.000 CLOCK_50  " "   12.197               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670306736189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.869 " "Worst-case hold slack is -0.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.869              -0.869 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk  " "   -0.869              -0.869 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.270              -0.270 p1\|altpll_component\|pll\|clk\[2\]  " "   -0.270              -0.270 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 CLOCK_50  " "    0.354               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_9\|out_clk  " "    0.422               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_9\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_11\|out_clk  " "    0.434               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_11\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_9\|out_clk  " "    0.438               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_9\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.476               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_8\|out_clk  " "    0.476               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_8\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_4\|out_clk  " "    0.478               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_6\|out_clk  " "    0.483               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_6\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_4\|out_clk  " "    0.486               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_10\|out_clk  " "    0.504               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_10\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.508               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_3\|out_clk  " "    0.508               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.509               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_5\|out_clk  " "    0.509               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_5\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.509               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_5\|out_clk  " "    0.509               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_5\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_11\|out_clk  " "    0.510               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_11\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.516               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_6\|out_clk  " "    0.516               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_6\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.520               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_7\|out_clk  " "    0.520               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_7\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.547               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_3\|out_clk  " "    0.547               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.573               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_8\|out_clk  " "    0.573               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_8\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.583               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_12\|out_clk  " "    0.583               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_12\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_7\|out_clk  " "    0.584               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_7\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.606               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_10\|out_clk  " "    0.606               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_10\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.973               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.973               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670306736262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.803 " "Worst-case recovery slack is -2.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.803            -840.409 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk  " "   -2.803            -840.409 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.843               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   13.843               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670306736278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.165 " "Worst-case removal slack is 3.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.165               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk  " "    3.165               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.658               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    4.658               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670306736293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.285 " "Worst-case minimum pulse width slack is -1.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -385.500 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk  " "   -1.285            -385.500 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_10\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_10\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_11\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_11\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_12\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_12\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_3\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_4\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_5\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_5\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_6\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_6\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_7\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_7\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_8\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_8\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_9\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_9\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_10\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_10\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_11\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_11\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_3\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_4\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_5\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_5\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_6\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_6\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_7\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_7\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_8\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_8\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_9\|out_clk  " "   -1.285              -1.285 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_9\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.774               0.000 CLOCK_50  " "    9.774               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.689               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   19.689               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.681               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   24.681               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306736307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670306736307 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670306738538 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670306738922 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670306739009 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670306739009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.830 " "Worst-case setup slack is -31.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.830            -291.115 p1\|altpll_component\|pll\|clk\[2\]  " "  -31.830            -291.115 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.343              -1.343 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_11\|out_clk  " "   -1.343              -1.343 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_11\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.292              -1.292 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_5\|out_clk  " "   -1.292              -1.292 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_5\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.262              -1.262 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_7\|out_clk  " "   -1.262              -1.262 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_7\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.260              -1.260 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_10\|out_clk  " "   -1.260              -1.260 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_10\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.232              -1.232 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_11\|out_clk  " "   -1.232              -1.232 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_11\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.204              -1.204 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_9\|out_clk  " "   -1.204              -1.204 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_9\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.202              -1.202 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_3\|out_clk  " "   -1.202              -1.202 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.200              -1.200 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_5\|out_clk  " "   -1.200              -1.200 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_5\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.191              -1.191 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_6\|out_clk  " "   -1.191              -1.191 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_6\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.189              -1.189 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_7\|out_clk  " "   -1.189              -1.189 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_7\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.159              -1.159 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_4\|out_clk  " "   -1.159              -1.159 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.150              -1.150 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_10\|out_clk  " "   -1.150              -1.150 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_10\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.146              -1.146 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_9\|out_clk  " "   -1.146              -1.146 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_9\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.117              -1.117 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_6\|out_clk  " "   -1.117              -1.117 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_6\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.112              -1.112 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_4\|out_clk  " "   -1.112              -1.112 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.098              -1.098 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_8\|out_clk  " "   -1.098              -1.098 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_8\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.090              -1.090 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_8\|out_clk  " "   -1.090              -1.090 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_8\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.069              -1.069 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_3\|out_clk  " "   -1.069              -1.069 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.013            -229.444 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk  " "   -1.013            -229.444 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.999              -0.999 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_12\|out_clk  " "   -0.999              -0.999 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_12\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.818               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.818               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.698               0.000 CLOCK_50  " "   15.698               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670306739027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.539 " "Worst-case hold slack is -0.539" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.539              -0.539 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk  " "   -0.539              -0.539 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096              -0.096 p1\|altpll_component\|pll\|clk\[2\]  " "   -0.096              -0.096 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK_50  " "    0.181               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_9\|out_clk  " "    0.185               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_9\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_8\|out_clk  " "    0.223               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_8\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_4\|out_clk  " "    0.225               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_11\|out_clk  " "    0.226               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_11\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_6\|out_clk  " "    0.226               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_6\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_5\|out_clk  " "    0.227               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_5\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_11\|out_clk  " "    0.231               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_11\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_3\|out_clk  " "    0.232               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_7\|out_clk  " "    0.236               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_7\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_6\|out_clk  " "    0.237               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_6\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_9\|out_clk  " "    0.241               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_9\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_3\|out_clk  " "    0.244               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_4\|out_clk  " "    0.252               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_5\|out_clk  " "    0.254               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_5\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_10\|out_clk  " "    0.262               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_10\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_7\|out_clk  " "    0.267               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_7\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_10\|out_clk  " "    0.300               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_10\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_12\|out_clk  " "    0.304               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_12\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_8\|out_clk  " "    0.324               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_8\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.478               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670306739129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.408 " "Worst-case recovery slack is -1.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.408            -422.303 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk  " "   -1.408            -422.303 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.247               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   16.247               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670306739150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.966 " "Worst-case removal slack is 1.966" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.966               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk  " "    1.966               0.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.813               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    2.813               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670306739172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -300.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk  " "   -1.000            -300.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_12\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_10\|out_clk  " "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_10\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_11\|out_clk  " "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_11\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_12\|out_clk  " "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_12\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_3\|out_clk  " "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_4\|out_clk  " "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_5\|out_clk  " "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_5\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_6\|out_clk  " "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_6\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_7\|out_clk  " "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_7\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_8\|out_clk  " "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_8\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_9\|out_clk  " "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_3\|frequency_divider_by2:comb_9\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_10\|out_clk  " "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_10\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_11\|out_clk  " "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_11\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_3\|out_clk  " "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_4\|out_clk  " "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_4\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_5\|out_clk  " "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_5\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_6\|out_clk  " "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_6\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_7\|out_clk  " "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_7\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_8\|out_clk  " "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_8\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_9\|out_clk  " "   -1.000              -1.000 vga_controller:vga_ins\|frequency_divider_by2_10:comb_4\|frequency_divider_by2:comb_9\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.436               0.000 CLOCK_50  " "    9.436               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.752               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   19.752               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.760               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   24.760               0.000 div\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670306739190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670306739190 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670306743854 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670306743864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4937 " "Peak virtual memory: 4937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670306744240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 14:05:44 2022 " "Processing ended: Tue Dec 06 14:05:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670306744240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670306744240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670306744240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670306744240 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1670306746163 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670306746176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 14:05:45 2022 " "Processing started: Tue Dec 06 14:05:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670306746176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1670306746176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Command: quartus_eda --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1670306746176 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DMEM_2port.qip " "Tcl Script File DMEM_2port.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DMEM_2port.qip " "set_global_assignment -name QIP_FILE DMEM_2port.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1670306746738 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1670306746738 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_7_1200mv_85c_slow.vo C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/simulation/modelsim/ simulation " "Generated file skeleton_7_1200mv_85c_slow.vo in folder \"C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1670306750298 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_7_1200mv_0c_slow.vo C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/simulation/modelsim/ simulation " "Generated file skeleton_7_1200mv_0c_slow.vo in folder \"C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1670306751388 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_min_1200mv_0c_fast.vo C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/simulation/modelsim/ simulation " "Generated file skeleton_min_1200mv_0c_fast.vo in folder \"C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1670306752333 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton.vo C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/simulation/modelsim/ simulation " "Generated file skeleton.vo in folder \"C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1670306753316 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_7_1200mv_85c_v_slow.sdo C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/simulation/modelsim/ simulation " "Generated file skeleton_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1670306753910 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_7_1200mv_0c_v_slow.sdo C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/simulation/modelsim/ simulation " "Generated file skeleton_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1670306754505 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_min_1200mv_0c_v_fast.sdo C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/simulation/modelsim/ simulation " "Generated file skeleton_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1670306755438 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_v.sdo C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/simulation/modelsim/ simulation " "Generated file skeleton_v.sdo in folder \"C:/Users/15476/Desktop/course material/ece 550/final3/Tetris_Final_Project (1)/Tetris_Final_Project/skeleton_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1670306756493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670306756690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 14:05:56 2022 " "Processing ended: Tue Dec 06 14:05:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670306756690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670306756690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670306756690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1670306756690 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 210 s " "Quartus Prime Full Compilation was successful. 0 errors, 210 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1670306757630 ""}
