// Seed: 1859839309
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    output tri0 id_2,
    input tri id_3,
    output wor id_4
);
  logic id_6;
  ;
  wire id_7;
  ;
  logic [1 : 1 'b0] id_8;
  wire id_9[1 : -1];
  assign id_8 = -1'd0 == id_9 ? id_7 : id_8;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    output supply1 id_2,
    input tri1 id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_2,
      id_3,
      id_2
  );
  assign modCall_1.id_4 = 0;
endmodule
