Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto efa6c0298d674da0895771d923a8dd87 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot camera_tb_behav xil_defaultlib.camera_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.csi2_master [\csi2_master(input_clk=24000000,...]
Compiling architecture behavioral of entity xil_defaultlib.camera [camera_default]
Compiling architecture behavioral of entity xil_defaultlib.camera_tb
Built simulation snapshot camera_tb_behav
