<dec f='llvm/llvm/include/llvm/MCA/HardwareUnits/LSUnit.h' l='452' type='llvm::mca::LSUnitBase::Status llvm::mca::LSUnit::isAvailable(const llvm::mca::InstRef &amp; IR) const'/>
<doc f='llvm/llvm/include/llvm/MCA/HardwareUnits/LSUnit.h' l='450'>/// Returns LSU_AVAILABLE if there are enough load/store queue entries to
  /// accomodate instruction IR.</doc>
<inh f='llvm/llvm/include/llvm/MCA/HardwareUnits/LSUnit.h' l='251' c='_ZNK4llvm3mca10LSUnitBase11isAvailableERKNS0_7InstRefE'/>
<def f='llvm/llvm/lib/MCA/HardwareUnits/LSUnit.cpp' l='195' ll='202' type='LSUnit::Status llvm::mca::LSUnit::isAvailable(const llvm::mca::InstRef &amp; IR) const'/>
