xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"
xpm_fifo.sv,systemverilog,xpm,../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../Xilinx/Vivado/2024.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"
axis_infrastructure_v1_1_vl_rfs.v,verilog,axis_infrastructure_v1_1_1,../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v,incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"
axis_data_fifo_v2_0_vl_rfs.v,verilog,axis_data_fifo_v2_0_15,../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/2b6a/hdl/axis_data_fifo_v2_0_vl_rfs.v,incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"
LVDS_to_AXIS_axis_data_fifo_0_0.v,verilog,xil_defaultlib,../../../bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_axis_data_fifo_0_0/sim/LVDS_to_AXIS_axis_data_fifo_0_0.v,incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"
LVDS_to_AXIS_lvds_master_0_0.v,verilog,xil_defaultlib,../../../bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_lvds_master_0_0/sim/LVDS_to_AXIS_lvds_master_0_0.v,incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"
LVDS_to_AXIS_lvds_output_0_0.v,verilog,xil_defaultlib,../../../bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_lvds_output_0_0/sim/LVDS_to_AXIS_lvds_output_0_0.v,incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"
LVDS_to_AXIS_lvds_input_0_0.v,verilog,xil_defaultlib,../../../bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_lvds_input_0_0/sim/LVDS_to_AXIS_lvds_input_0_0.v,incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"
LVDS_to_AXIS_l_clk_in_0.v,verilog,xil_defaultlib,../../../bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_l_clk_in_0/sim/LVDS_to_AXIS_l_clk_in_0.v,incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"
LVDS_to_AXIS_sdo_0.v,verilog,xil_defaultlib,../../../bd/LVDS_to_AXIS/ip/LVDS_to_AXIS_sdo_0/sim/LVDS_to_AXIS_sdo_0.v,incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"
LVDS_to_AXIS.v,verilog,xil_defaultlib,../../../bd/LVDS_to_AXIS/sim/LVDS_to_AXIS.v,incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"incdir="../../../../LVDS_to_axis_production.gen/sources_1/bd/LVDS_to_AXIS/ipshared/434f/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
