Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov  7 01:18:24 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 339 register/latch pins with no clock driven by root clock pin: clk_1kHz_gen/output_clock_reg/Q (HIGH)

 There are 480 register/latch pins with no clock driven by root clock pin: clk_6p25MHz_gen/output_clock_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[10]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[11]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[12]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[13]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[14]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[15]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[16]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[6]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[7]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[8]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1823 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.367        0.000                      0                  130        0.113        0.000                      0                  130        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.367        0.000                      0                  130        0.113        0.000                      0                  130        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.828ns (19.987%)  route 3.315ns (80.013%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.626     5.147    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  clk_1kHz_gen/COUNT_reg[10]/Q
                         net (fo=3, routed)           1.186     6.789    clk_1kHz_gen/COUNT_reg[10]
    SLICE_X60Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.913 r  clk_1kHz_gen/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.417     7.331    clk_1kHz_gen/COUNT[0]_i_9__0_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.455 r  clk_1kHz_gen/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.432     7.886    clk_1kHz_gen/COUNT[0]_i_4__0_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.010 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.279     9.290    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X61Y55         FDRE                                         r  clk_1kHz_gen/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.849    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  clk_1kHz_gen/COUNT_reg[28]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y55         FDRE (Setup_fdre_C_R)       -0.429    14.657    clk_1kHz_gen/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.828ns (19.987%)  route 3.315ns (80.013%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.626     5.147    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  clk_1kHz_gen/COUNT_reg[10]/Q
                         net (fo=3, routed)           1.186     6.789    clk_1kHz_gen/COUNT_reg[10]
    SLICE_X60Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.913 r  clk_1kHz_gen/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.417     7.331    clk_1kHz_gen/COUNT[0]_i_9__0_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.455 r  clk_1kHz_gen/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.432     7.886    clk_1kHz_gen/COUNT[0]_i_4__0_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.010 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.279     9.290    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X61Y55         FDRE                                         r  clk_1kHz_gen/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.849    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  clk_1kHz_gen/COUNT_reg[29]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y55         FDRE (Setup_fdre_C_R)       -0.429    14.657    clk_1kHz_gen/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.828ns (19.987%)  route 3.315ns (80.013%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.626     5.147    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  clk_1kHz_gen/COUNT_reg[10]/Q
                         net (fo=3, routed)           1.186     6.789    clk_1kHz_gen/COUNT_reg[10]
    SLICE_X60Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.913 r  clk_1kHz_gen/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.417     7.331    clk_1kHz_gen/COUNT[0]_i_9__0_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.455 r  clk_1kHz_gen/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.432     7.886    clk_1kHz_gen/COUNT[0]_i_4__0_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.010 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.279     9.290    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X61Y55         FDRE                                         r  clk_1kHz_gen/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.849    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  clk_1kHz_gen/COUNT_reg[30]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y55         FDRE (Setup_fdre_C_R)       -0.429    14.657    clk_1kHz_gen/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.828ns (19.987%)  route 3.315ns (80.013%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.626     5.147    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  clk_1kHz_gen/COUNT_reg[10]/Q
                         net (fo=3, routed)           1.186     6.789    clk_1kHz_gen/COUNT_reg[10]
    SLICE_X60Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.913 r  clk_1kHz_gen/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.417     7.331    clk_1kHz_gen/COUNT[0]_i_9__0_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.455 r  clk_1kHz_gen/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.432     7.886    clk_1kHz_gen/COUNT[0]_i_4__0_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.010 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.279     9.290    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X61Y55         FDRE                                         r  clk_1kHz_gen/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.849    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  clk_1kHz_gen/COUNT_reg[31]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y55         FDRE (Setup_fdre_C_R)       -0.429    14.657    clk_1kHz_gen/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.828ns (20.696%)  route 3.173ns (79.304%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.626     5.147    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  clk_1kHz_gen/COUNT_reg[10]/Q
                         net (fo=3, routed)           1.186     6.789    clk_1kHz_gen/COUNT_reg[10]
    SLICE_X60Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.913 r  clk_1kHz_gen/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.417     7.331    clk_1kHz_gen/COUNT[0]_i_9__0_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.455 r  clk_1kHz_gen/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.432     7.886    clk_1kHz_gen/COUNT[0]_i_4__0_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.010 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.137     9.148    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X61Y54         FDRE                                         r  clk_1kHz_gen/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.849    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y54         FDRE                                         r  clk_1kHz_gen/COUNT_reg[24]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y54         FDRE (Setup_fdre_C_R)       -0.429    14.657    clk_1kHz_gen/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.828ns (20.696%)  route 3.173ns (79.304%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.626     5.147    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  clk_1kHz_gen/COUNT_reg[10]/Q
                         net (fo=3, routed)           1.186     6.789    clk_1kHz_gen/COUNT_reg[10]
    SLICE_X60Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.913 r  clk_1kHz_gen/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.417     7.331    clk_1kHz_gen/COUNT[0]_i_9__0_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.455 r  clk_1kHz_gen/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.432     7.886    clk_1kHz_gen/COUNT[0]_i_4__0_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.010 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.137     9.148    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X61Y54         FDRE                                         r  clk_1kHz_gen/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.849    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y54         FDRE                                         r  clk_1kHz_gen/COUNT_reg[25]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y54         FDRE (Setup_fdre_C_R)       -0.429    14.657    clk_1kHz_gen/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.828ns (20.696%)  route 3.173ns (79.304%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.626     5.147    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  clk_1kHz_gen/COUNT_reg[10]/Q
                         net (fo=3, routed)           1.186     6.789    clk_1kHz_gen/COUNT_reg[10]
    SLICE_X60Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.913 r  clk_1kHz_gen/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.417     7.331    clk_1kHz_gen/COUNT[0]_i_9__0_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.455 r  clk_1kHz_gen/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.432     7.886    clk_1kHz_gen/COUNT[0]_i_4__0_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.010 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.137     9.148    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X61Y54         FDRE                                         r  clk_1kHz_gen/COUNT_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.849    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y54         FDRE                                         r  clk_1kHz_gen/COUNT_reg[26]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y54         FDRE (Setup_fdre_C_R)       -0.429    14.657    clk_1kHz_gen/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.828ns (20.696%)  route 3.173ns (79.304%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.626     5.147    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  clk_1kHz_gen/COUNT_reg[10]/Q
                         net (fo=3, routed)           1.186     6.789    clk_1kHz_gen/COUNT_reg[10]
    SLICE_X60Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.913 r  clk_1kHz_gen/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.417     7.331    clk_1kHz_gen/COUNT[0]_i_9__0_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.455 r  clk_1kHz_gen/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.432     7.886    clk_1kHz_gen/COUNT[0]_i_4__0_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.010 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.137     9.148    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X61Y54         FDRE                                         r  clk_1kHz_gen/COUNT_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.849    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y54         FDRE                                         r  clk_1kHz_gen/COUNT_reg[27]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y54         FDRE (Setup_fdre_C_R)       -0.429    14.657    clk_1kHz_gen/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.828ns (21.512%)  route 3.021ns (78.488%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.626     5.147    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  clk_1kHz_gen/COUNT_reg[10]/Q
                         net (fo=3, routed)           1.186     6.789    clk_1kHz_gen/COUNT_reg[10]
    SLICE_X60Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.913 r  clk_1kHz_gen/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.417     7.331    clk_1kHz_gen/COUNT[0]_i_9__0_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.455 r  clk_1kHz_gen/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.432     7.886    clk_1kHz_gen/COUNT[0]_i_4__0_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.010 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          0.985     8.996    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X61Y53         FDRE                                         r  clk_1kHz_gen/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.849    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  clk_1kHz_gen/COUNT_reg[20]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y53         FDRE (Setup_fdre_C_R)       -0.429    14.657    clk_1kHz_gen/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.828ns (21.512%)  route 3.021ns (78.488%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.626     5.147    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  clk_1kHz_gen/COUNT_reg[10]/Q
                         net (fo=3, routed)           1.186     6.789    clk_1kHz_gen/COUNT_reg[10]
    SLICE_X60Y50         LUT6 (Prop_lut6_I0_O)        0.124     6.913 r  clk_1kHz_gen/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.417     7.331    clk_1kHz_gen/COUNT[0]_i_9__0_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.455 r  clk_1kHz_gen/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.432     7.886    clk_1kHz_gen/COUNT[0]_i_4__0_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.010 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          0.985     8.996    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X61Y53         FDRE                                         r  clk_1kHz_gen/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.849    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  clk_1kHz_gen/COUNT_reg[21]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y53         FDRE (Setup_fdre_C_R)       -0.429    14.657    clk_1kHz_gen/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  5.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 clk_1kHz_gen/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.355ns (73.034%)  route 0.131ns (26.966%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.595     1.478    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  clk_1kHz_gen/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clk_1kHz_gen/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.130     1.750    clk_1kHz_gen/COUNT_reg[7]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.910 r  clk_1kHz_gen/COUNT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.910    clk_1kHz_gen/COUNT_reg[4]_i_1__0_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.964 r  clk_1kHz_gen/COUNT_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.964    clk_1kHz_gen/COUNT_reg[8]_i_1__0_n_7
    SLICE_X61Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.863     1.990    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[8]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    clk_1kHz_gen/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 clk_1kHz_gen/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.366ns (73.631%)  route 0.131ns (26.369%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.595     1.478    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  clk_1kHz_gen/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clk_1kHz_gen/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.130     1.750    clk_1kHz_gen/COUNT_reg[7]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.910 r  clk_1kHz_gen/COUNT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.910    clk_1kHz_gen/COUNT_reg[4]_i_1__0_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.975 r  clk_1kHz_gen/COUNT_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.975    clk_1kHz_gen/COUNT_reg[8]_i_1__0_n_5
    SLICE_X61Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.863     1.990    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[10]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    clk_1kHz_gen/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 clk_1kHz_gen/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.391ns (74.894%)  route 0.131ns (25.106%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.595     1.478    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  clk_1kHz_gen/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clk_1kHz_gen/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.130     1.750    clk_1kHz_gen/COUNT_reg[7]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.910 r  clk_1kHz_gen/COUNT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.910    clk_1kHz_gen/COUNT_reg[4]_i_1__0_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.000 r  clk_1kHz_gen/COUNT_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.000    clk_1kHz_gen/COUNT_reg[8]_i_1__0_n_4
    SLICE_X61Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.863     1.990    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[11]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    clk_1kHz_gen/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 clk_1kHz_gen/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.391ns (74.894%)  route 0.131ns (25.106%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.595     1.478    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  clk_1kHz_gen/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clk_1kHz_gen/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.130     1.750    clk_1kHz_gen/COUNT_reg[7]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.910 r  clk_1kHz_gen/COUNT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.910    clk_1kHz_gen/COUNT_reg[4]_i_1__0_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.000 r  clk_1kHz_gen/COUNT_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.000    clk_1kHz_gen/COUNT_reg[8]_i_1__0_n_6
    SLICE_X61Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.863     1.990    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  clk_1kHz_gen/COUNT_reg[9]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    clk_1kHz_gen/COUNT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clk_1kHz_gen/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.394ns (75.037%)  route 0.131ns (24.963%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.595     1.478    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  clk_1kHz_gen/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clk_1kHz_gen/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.130     1.750    clk_1kHz_gen/COUNT_reg[7]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.910 r  clk_1kHz_gen/COUNT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.910    clk_1kHz_gen/COUNT_reg[4]_i_1__0_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.949 r  clk_1kHz_gen/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.949    clk_1kHz_gen/COUNT_reg[8]_i_1__0_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.003 r  clk_1kHz_gen/COUNT_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.003    clk_1kHz_gen/COUNT_reg[12]_i_1__0_n_7
    SLICE_X61Y51         FDRE                                         r  clk_1kHz_gen/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.863     1.990    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  clk_1kHz_gen/COUNT_reg[12]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y51         FDRE (Hold_fdre_C_D)         0.105     1.851    clk_1kHz_gen/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 clk_1kHz_gen/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.405ns (75.549%)  route 0.131ns (24.451%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.595     1.478    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  clk_1kHz_gen/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clk_1kHz_gen/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.130     1.750    clk_1kHz_gen/COUNT_reg[7]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.910 r  clk_1kHz_gen/COUNT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.910    clk_1kHz_gen/COUNT_reg[4]_i_1__0_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.949 r  clk_1kHz_gen/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.949    clk_1kHz_gen/COUNT_reg[8]_i_1__0_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.014 r  clk_1kHz_gen/COUNT_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.014    clk_1kHz_gen/COUNT_reg[12]_i_1__0_n_5
    SLICE_X61Y51         FDRE                                         r  clk_1kHz_gen/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.863     1.990    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  clk_1kHz_gen/COUNT_reg[14]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y51         FDRE (Hold_fdre_C_D)         0.105     1.851    clk_1kHz_gen/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 clk_1kHz_gen/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.430ns (76.639%)  route 0.131ns (23.361%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.595     1.478    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  clk_1kHz_gen/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clk_1kHz_gen/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.130     1.750    clk_1kHz_gen/COUNT_reg[7]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.910 r  clk_1kHz_gen/COUNT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.910    clk_1kHz_gen/COUNT_reg[4]_i_1__0_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.949 r  clk_1kHz_gen/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.949    clk_1kHz_gen/COUNT_reg[8]_i_1__0_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.039 r  clk_1kHz_gen/COUNT_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.039    clk_1kHz_gen/COUNT_reg[12]_i_1__0_n_6
    SLICE_X61Y51         FDRE                                         r  clk_1kHz_gen/COUNT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.863     1.990    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  clk_1kHz_gen/COUNT_reg[13]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y51         FDRE (Hold_fdre_C_D)         0.105     1.851    clk_1kHz_gen/COUNT_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 clk_1kHz_gen/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.430ns (76.639%)  route 0.131ns (23.361%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.595     1.478    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  clk_1kHz_gen/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clk_1kHz_gen/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.130     1.750    clk_1kHz_gen/COUNT_reg[7]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.910 r  clk_1kHz_gen/COUNT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.910    clk_1kHz_gen/COUNT_reg[4]_i_1__0_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.949 r  clk_1kHz_gen/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.949    clk_1kHz_gen/COUNT_reg[8]_i_1__0_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.039 r  clk_1kHz_gen/COUNT_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.039    clk_1kHz_gen/COUNT_reg[12]_i_1__0_n_4
    SLICE_X61Y51         FDRE                                         r  clk_1kHz_gen/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.863     1.990    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  clk_1kHz_gen/COUNT_reg[15]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y51         FDRE (Hold_fdre_C_D)         0.105     1.851    clk_1kHz_gen/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 clk_1kHz_gen/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.433ns (76.763%)  route 0.131ns (23.237%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.595     1.478    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  clk_1kHz_gen/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clk_1kHz_gen/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.130     1.750    clk_1kHz_gen/COUNT_reg[7]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.910 r  clk_1kHz_gen/COUNT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.910    clk_1kHz_gen/COUNT_reg[4]_i_1__0_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.949 r  clk_1kHz_gen/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.949    clk_1kHz_gen/COUNT_reg[8]_i_1__0_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.988 r  clk_1kHz_gen/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.988    clk_1kHz_gen/COUNT_reg[12]_i_1__0_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.042 r  clk_1kHz_gen/COUNT_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.042    clk_1kHz_gen/COUNT_reg[16]_i_1__0_n_7
    SLICE_X61Y52         FDRE                                         r  clk_1kHz_gen/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.863     1.990    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y52         FDRE                                         r  clk_1kHz_gen/COUNT_reg[16]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y52         FDRE (Hold_fdre_C_D)         0.105     1.851    clk_1kHz_gen/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 clk_1kHz_gen/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.444ns (77.208%)  route 0.131ns (22.792%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.595     1.478    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  clk_1kHz_gen/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clk_1kHz_gen/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.130     1.750    clk_1kHz_gen/COUNT_reg[7]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.910 r  clk_1kHz_gen/COUNT_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.910    clk_1kHz_gen/COUNT_reg[4]_i_1__0_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.949 r  clk_1kHz_gen/COUNT_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.949    clk_1kHz_gen/COUNT_reg[8]_i_1__0_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.988 r  clk_1kHz_gen/COUNT_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.988    clk_1kHz_gen/COUNT_reg[12]_i_1__0_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.053 r  clk_1kHz_gen/COUNT_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.053    clk_1kHz_gen/COUNT_reg[16]_i_1__0_n_5
    SLICE_X61Y52         FDRE                                         r  clk_1kHz_gen/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.863     1.990    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X61Y52         FDRE                                         r  clk_1kHz_gen/COUNT_reg[18]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y52         FDRE (Hold_fdre_C_D)         0.105     1.851    clk_1kHz_gen/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { basys_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  basys_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y48   clk_1kHz_gen/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y50   clk_1kHz_gen/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y50   clk_1kHz_gen/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y51   clk_1kHz_gen/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y51   clk_1kHz_gen/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y51   clk_1kHz_gen/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y51   clk_1kHz_gen/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y52   clk_1kHz_gen/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y52   clk_1kHz_gen/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y59   clk_6p25MHz_gen/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y59   clk_6p25MHz_gen/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y60   clk_6p25MHz_gen/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y60   clk_6p25MHz_gen/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y60   clk_6p25MHz_gen/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y60   clk_6p25MHz_gen/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y61   clk_6p25MHz_gen/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y61   clk_6p25MHz_gen/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y61   clk_6p25MHz_gen/COUNT_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y61   clk_6p25MHz_gen/COUNT_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y48   clk_1kHz_gen/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y48   clk_1kHz_gen/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y53   clk_1kHz_gen/COUNT_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y53   clk_1kHz_gen/COUNT_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y53   clk_1kHz_gen/COUNT_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y53   clk_1kHz_gen/COUNT_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   clk_1kHz_gen/COUNT_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   clk_1kHz_gen/COUNT_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   clk_1kHz_gen/COUNT_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   clk_1kHz_gen/COUNT_reg[27]/C



