# Copyright (c) 2024
# SPDX-License-Identifier: Apache-2.0

config SOC_WALLE_G
	bool
	help
	  walle_g - Custom FPGA SoC with split ram_code/ram_main layout
	  Features:
	  - Code region at 0x10000000, data SRAM at 0x10070000
	  - RV32IMC ISA (no A/F/D extensions)
	  - Efinix Sapphire-compatible interrupt and UART blocks

config SOC
	default "walle_g" if SOC_WALLE_G
