

================================================================
== Vitis HLS Report for 'p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s'
================================================================
* Date:           Tue Jun 25 13:53:36 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Layer_Norm.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.556 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      517|        ?|  5.170 us|         ?|  517|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                         |                                                                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                         Instance                                        |                                    Module                                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3_fu_157  |p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3  |      514|      514|  5.140 us|  5.140 us|  514|  514|       no|
        +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_265_1_VITIS_LOOP_267_2  |        3|        ?|         4|          1|          1|  1 ~ ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     388|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     2|      13|      97|    -|
|Memory           |        8|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     203|    -|
|Register         |        -|     -|     506|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        8|     3|     519|     720|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+----+----+----+-----+
    |                                         Instance                                        |                                    Module                                    | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+----+----+----+-----+
    |mul_32ns_27ns_59_1_1_U264                                                                |mul_32ns_27ns_59_1_1                                                          |        0|   2|   0|  20|    0|
    |grp_p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3_fu_157  |p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3  |        0|   0|  13|  77|    0|
    +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+----+----+----+-----+
    |Total                                                                                    |                                                                              |        0|   2|  13|  97|    0|
    +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    +---------------------------------+----------------------------+--------------+
    |             Instance            |           Module           |  Expression  |
    +---------------------------------+----------------------------+--------------+
    |mac_muladd_9s_9s_9ns_9_4_1_U265  |mac_muladd_9s_9s_9ns_9_4_1  |  i0 * i1 + i2|
    +---------------------------------+----------------------------+--------------+

    * Memory: 
    +---------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |                                     Module                                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |ram_V_U  |p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_AUTO_1R1W  |        8|  0|   0|    0|   512|  256|     1|       131072|
    +---------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                                                                |        8|  0|   0|    0|   512|  256|     1|       131072|
    +---------+--------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln265_fu_225_p2        |         +|   0|  0|  66|          59|           1|
    |i_fu_219_p2                |         +|   0|  0|  34|          27|           1|
    |j_fu_253_p2                |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln265_1_fu_201_p2     |      icmp|   0|  0|  27|          59|           1|
    |icmp_ln265_fu_236_p2       |      icmp|   0|  0|  27|          59|          59|
    |icmp_ln267_1_fu_196_p2     |      icmp|   0|  0|  17|          27|           1|
    |icmp_ln267_fu_231_p2       |      icmp|   0|  0|  17|          27|          27|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |j_2_fu_241_p3              |    select|   0|  0|  32|           1|          32|
    |select_ln265_fu_207_p3     |    select|   0|  0|  27|           1|           1|
    |cols_fu_168_p2             |       shl|   0|  0|  96|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 388|         296|         160|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  31|          6|    1|          6|
    |ap_done                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                    |   9|          2|    1|          2|
    |ap_phi_mux_i14_phi_fu_117_p4               |   9|          2|   27|         54|
    |ap_phi_mux_icmp_ln26715_phi_fu_106_p4      |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten12_phi_fu_128_p4  |   9|          2|   59|        118|
    |ap_phi_mux_j13_phi_fu_150_p4               |   9|          2|   32|         64|
    |ap_phi_mux_j_116_phi_fu_139_p4             |   9|          2|   32|         64|
    |cols_log_blk_n                             |   9|          2|    1|          2|
    |i14_reg_113                                |   9|          2|   27|         54|
    |icmp_ln26715_reg_103                       |   9|          2|    1|          2|
    |indvar_flatten12_reg_124                   |   9|          2|   59|        118|
    |j13_reg_146                                |   9|          2|   32|         64|
    |j_116_reg_135                              |   9|          2|   32|         64|
    |norm9_blk_n                                |   9|          2|    1|          2|
    |ram_V_address0                             |  14|          3|    9|         27|
    |ram_V_ce0                                  |  14|          3|    1|          3|
    |rows_blk_n                                 |   9|          2|    1|          2|
    |store_temp10_write                         |   9|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 203|         44|  319|        652|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                 Name                                                 | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln265_reg_312                                                                                     |  59|   0|   59|          0|
    |ap_CS_fsm                                                                                             |   5|   0|    5|          0|
    |ap_done_reg                                                                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                                               |   1|   0|    1|          0|
    |bound_reg_288                                                                                         |  59|   0|   59|          0|
    |empty_reg_276                                                                                         |   9|   0|    9|          0|
    |grp_p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3_fu_157_ap_start_reg  |   1|   0|    1|          0|
    |i14_reg_113                                                                                           |  27|   0|   27|          0|
    |i_reg_307                                                                                             |  27|   0|   27|          0|
    |icmp_ln265_reg_322                                                                                    |   1|   0|    1|          0|
    |icmp_ln26715_reg_103                                                                                  |   1|   0|    1|          0|
    |icmp_ln26715_reg_103_pp0_iter1_reg                                                                    |   1|   0|    1|          0|
    |icmp_ln267_reg_317                                                                                    |   1|   0|    1|          0|
    |indvar_flatten12_reg_124                                                                              |  59|   0|   59|          0|
    |j13_reg_146                                                                                           |  32|   0|   32|          0|
    |j_116_reg_135                                                                                         |  32|   0|   32|          0|
    |j_2_reg_326                                                                                           |  32|   0|   32|          0|
    |j_reg_336                                                                                             |  32|   0|   32|          0|
    |rows_read_reg_271                                                                                     |  32|   0|   32|          0|
    |trunc_ln_reg_281                                                                                      |  27|   0|   27|          0|
    |icmp_ln265_reg_322                                                                                    |  64|  32|    1|          0|
    +------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                 | 506|  32|  443|          0|
    +------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+-----------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u>|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u>|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u>|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u>|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u>|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u>|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u>|  return value|
|cols_log_dout                |   in|   32|     ap_fifo|                                                      cols_log|       pointer|
|cols_log_num_data_valid      |   in|    2|     ap_fifo|                                                      cols_log|       pointer|
|cols_log_fifo_cap            |   in|    2|     ap_fifo|                                                      cols_log|       pointer|
|cols_log_empty_n             |   in|    1|     ap_fifo|                                                      cols_log|       pointer|
|cols_log_read                |  out|    1|     ap_fifo|                                                      cols_log|       pointer|
|rows_dout                    |   in|   32|     ap_fifo|                                                          rows|       pointer|
|rows_num_data_valid          |   in|    2|     ap_fifo|                                                          rows|       pointer|
|rows_fifo_cap                |   in|    2|     ap_fifo|                                                          rows|       pointer|
|rows_empty_n                 |   in|    1|     ap_fifo|                                                          rows|       pointer|
|rows_read                    |  out|    1|     ap_fifo|                                                          rows|       pointer|
|norm9_dout                   |   in|  256|     ap_fifo|                                                         norm9|       pointer|
|norm9_num_data_valid         |   in|    5|     ap_fifo|                                                         norm9|       pointer|
|norm9_fifo_cap               |   in|    5|     ap_fifo|                                                         norm9|       pointer|
|norm9_empty_n                |   in|    1|     ap_fifo|                                                         norm9|       pointer|
|norm9_read                   |  out|    1|     ap_fifo|                                                         norm9|       pointer|
|store_temp10_din             |  out|  256|     ap_fifo|                                                  store_temp10|       pointer|
|store_temp10_num_data_valid  |   in|    5|     ap_fifo|                                                  store_temp10|       pointer|
|store_temp10_fifo_cap        |   in|    5|     ap_fifo|                                                  store_temp10|       pointer|
|store_temp10_full_n          |   in|    1|     ap_fifo|                                                  store_temp10|       pointer|
|store_temp10_write           |  out|    1|     ap_fifo|                                                  store_temp10|       pointer|
+-----------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

