#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Fri Jul 26 10:23:33 2019
# Process ID: 13388
# Current directory: /home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_axis_raw_unpack_0_0_synth_1
# Command line: vivado -log zsys_axis_raw_unpack_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zsys_axis_raw_unpack_0_0.tcl
# Log file: /home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_axis_raw_unpack_0_0_synth_1/zsys_axis_raw_unpack_0_0.vds
# Journal file: /home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_axis_raw_unpack_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source zsys_axis_raw_unpack_0_0.tcl -notrace
Command: synth_design -top zsys_axis_raw_unpack_0_0 -part xc7z010clg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg225'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13500 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1142.371 ; gain = 59.000 ; free physical = 1451 ; free virtual = 4406
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zsys_axis_raw_unpack_0_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_raw_unpack_0_0/synth/zsys_axis_raw_unpack_0_0.vhd:73]
	Parameter C_IMP_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'axis_raw_unpack_v1_0' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/axis_raw_unpack_v1_0.vhd:13' bound to instance 'U0' of component 'axis_raw_unpack_v1_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_raw_unpack_0_0/synth/zsys_axis_raw_unpack_0_0.vhd:114]
INFO: [Synth 8-638] synthesizing module 'axis_raw_unpack_v1_0' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/axis_raw_unpack_v1_0.vhd:36]
	Parameter C_IMP_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_TYPE bound to: 1 - type: integer 
WARNING: [Synth 8-614] signal 'buffer_full' is read in the process but is not in the sensitivity list [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/axis_raw_unpack_v1_0.vhd:169]
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-3491] module 'srl_fifo' declared at '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:13' bound to instance 'FIFO_inst' of component 'srl_fifo' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/axis_raw_unpack_v1_0.vhd:207]
INFO: [Synth 8-638] synthesizing module 'srl_fifo' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:29]
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_WIDTH bound to: 42 - type: integer 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRLC32E_1' to cell 'SRLC32E' [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo' (1#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/srl_fifo.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'axis_raw_unpack_v1_0' (2#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/axis_raw_unpack_v1_0.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'zsys_axis_raw_unpack_0_0' (3#1) [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_raw_unpack_0_0/synth/zsys_axis_raw_unpack_0_0.vhd:73]
WARNING: [Synth 8-3331] design axis_raw_unpack_v1_0 has unconnected port axis_aresetn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1182.871 ; gain = 99.500 ; free physical = 1347 ; free virtual = 4305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1182.871 ; gain = 99.500 ; free physical = 1330 ; free virtual = 4289
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1530.086 ; gain = 0.000 ; free physical = 426 ; free virtual = 3402
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1530.086 ; gain = 446.715 ; free physical = 284 ; free virtual = 3261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1530.086 ; gain = 446.715 ; free physical = 285 ; free virtual = 3262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1530.086 ; gain = 446.715 ; free physical = 289 ; free virtual = 3266
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "full_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "empty_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "addr_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sm_rx_state_reg' in module 'axis_raw_unpack_v1_0'
INFO: [Synth 8-802] inferred FSM for state register 'serial_out_gen.sm_tx_state_reg' in module 'axis_raw_unpack_v1_0'
WARNING: [Synth 8-6014] Unused sequential element sm_rx_state_reg was removed.  [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/axis_raw_unpack_v1_0.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element serial_out_gen.sm_tx_state_reg was removed.  [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/axis_raw_unpack_v1_0.vhd:228]
INFO: [Synth 8-5544] ROM "sm_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element sm_rx_state_reg was removed.  [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/axis_raw_unpack_v1_0.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element sm_rx_state_reg was removed.  [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/axis_raw_unpack_v1_0.vhd:84]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              000 |                              000
                   st_pa |                              001 |                              001
                   st_pb |                              010 |                              010
                   st_pc |                              011 |                              011
                   st_pd |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_rx_state_reg' using encoding 'sequential' in module 'axis_raw_unpack_v1_0'
WARNING: [Synth 8-6014] Unused sequential element sm_rx_state_reg was removed.  [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/axis_raw_unpack_v1_0.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element serial_out_gen.sm_tx_state_reg was removed.  [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/axis_raw_unpack_v1_0.vhd:228]
WARNING: [Synth 8-6014] Unused sequential element serial_out_gen.sm_tx_state_reg was removed.  [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/axis_raw_unpack_v1_0.vhd:228]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_wait |                              000 |                              000
                  st_txa |                              001 |                              001
                  st_txb |                              010 |                              010
                  st_txc |                              011 |                              011
                  st_txd |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'serial_out_gen.sm_tx_state_reg' using encoding 'sequential' in module 'axis_raw_unpack_v1_0'
WARNING: [Synth 8-6014] Unused sequential element serial_out_gen.sm_tx_state_reg was removed.  [/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ipshared/a7f5/hdl/axis_raw_unpack_v1_0.vhd:228]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1530.086 ; gain = 446.715 ; free physical = 223 ; free virtual = 3199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     40 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module axis_raw_unpack_v1_0 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     40 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 4     
	  13 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design zsys_axis_raw_unpack_0_0 has unconnected port axis_aresetn
INFO: [Synth 8-3886] merging instance 'U0/serial_out_gen.m_axis_tdata_reg[10]' (FDE) to 'U0/serial_out_gen.m_axis_tdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/serial_out_gen.m_axis_tdata_reg[11]' (FDE) to 'U0/serial_out_gen.m_axis_tdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/serial_out_gen.m_axis_tdata_reg[12]' (FDE) to 'U0/serial_out_gen.m_axis_tdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/serial_out_gen.m_axis_tdata_reg[13]' (FDE) to 'U0/serial_out_gen.m_axis_tdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/serial_out_gen.m_axis_tdata_reg[14]' (FDE) to 'U0/serial_out_gen.m_axis_tdata_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/serial_out_gen.m_axis_tdata_reg[15] )
INFO: [Synth 8-3332] Sequential element (U0/serial_out_gen.m_axis_tdata_reg[15]) is unused and will be removed from module zsys_axis_raw_unpack_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1530.086 ; gain = 446.715 ; free physical = 160 ; free virtual = 3137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1530.086 ; gain = 446.715 ; free physical = 897 ; free virtual = 3653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1530.086 ; gain = 446.715 ; free physical = 896 ; free virtual = 3652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1530.086 ; gain = 446.715 ; free physical = 881 ; free virtual = 3638
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1530.086 ; gain = 446.715 ; free physical = 886 ; free virtual = 3643
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1530.086 ; gain = 446.715 ; free physical = 885 ; free virtual = 3642
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1530.086 ; gain = 446.715 ; free physical = 881 ; free virtual = 3639
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1530.086 ; gain = 446.715 ; free physical = 880 ; free virtual = 3638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1530.086 ; gain = 446.715 ; free physical = 879 ; free virtual = 3637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1530.086 ; gain = 446.715 ; free physical = 878 ; free virtual = 3636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT2    |     9|
|2     |LUT3    |    45|
|3     |LUT4    |    50|
|4     |LUT5    |    15|
|5     |LUT6    |    30|
|6     |SRLC32E |    42|
|7     |FDRE    |   106|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------------+---------------------+------+
|      |Instance                     |Module               |Cells |
+------+-----------------------------+---------------------+------+
|1     |top                          |                     |   297|
|2     |  U0                         |axis_raw_unpack_v1_0 |   297|
|3     |    \fifo_buf_gen.FIFO_inst  |srl_fifo             |   120|
+------+-----------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1530.086 ; gain = 446.715 ; free physical = 878 ; free virtual = 3635
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1530.086 ; gain = 99.500 ; free physical = 900 ; free virtual = 3658
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1530.086 ; gain = 446.715 ; free physical = 900 ; free virtual = 3658
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

76 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1532.102 ; gain = 461.312 ; free physical = 832 ; free virtual = 3596
INFO: [Common 17-1381] The checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_axis_raw_unpack_0_0_synth_1/zsys_axis_raw_unpack_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_axis_raw_unpack_0_0/zsys_axis_raw_unpack_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.runs/zsys_axis_raw_unpack_0_0_synth_1/zsys_axis_raw_unpack_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1556.113 ; gain = 0.000 ; free physical = 945 ; free virtual = 3709
INFO: [Common 17-206] Exiting Vivado at Fri Jul 26 10:24:32 2019...
