Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/PESIT/Final year project/AsynARM/register_bank_test_isim_beh.exe -prj E:/PESIT/Final year project/AsynARM/register_bank_test_beh.prj work.register_bank_test work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/PESIT/Final year project/AsynARM/register_bank.v" into library work
WARNING:HDLCompiler:751 - "E:/PESIT/Final year project/AsynARM/register_bank.v" Line 30: Redeclaration of ansi port data_out is not allowed
WARNING:HDLCompiler:31 - "E:/PESIT/Final year project/AsynARM/register_bank.v" Line 30: <data_out> is already declared.
WARNING:HDLCompiler:770 - "E:/PESIT/Final year project/AsynARM/register_bank.v" Line 30: Second declaration of data_out ignored
Analyzing Verilog file "E:/PESIT/Final year project/AsynARM/register_bank_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module register_bank
Compiling module register_bank_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable E:/PESIT/Final year project/AsynARM/register_bank_test_isim_beh.exe
Fuse Memory Usage: 26224 KB
Fuse CPU Usage: 1091 ms
