Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Oct 20 22:33:41 2021
| Host         : DESKTOP-GBU6C7F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file iir_lookahead_timing_summary_routed.rpt -pb iir_lookahead_timing_summary_routed.pb -rpx iir_lookahead_timing_summary_routed.rpx -warn_on_violation
| Design       : iir_lookahead
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.010       -0.010                      1                   43        0.195        0.000                      0                   43        0.229        0.000                       0                    56  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 0.911}        1.821           549.149         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.010       -0.010                      1                   43        0.195        0.000                      0                   43        0.229        0.000                       0                    56  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            1  Failing Endpoint ,  Worst Slack       -0.010ns,  Total Violation       -0.010ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.010ns  (required time - arrival time)
  Source:                 xi_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Destination:            y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.821ns  (clk rise@1.821ns - clk rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 1.159ns (72.103%)  route 0.448ns (27.897%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.584ns = ( 5.405 - 1.821 ) 
    Source Clock Delay      (SCD):    4.022ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.544    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.623 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.399     4.022    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  xi_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.341     4.363 r  xi_reg[2][0]/Q
                         net (fo=2, routed)           0.326     4.688    xi_reg[2][0]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.097     4.785 r  y[3]_i_5/O
                         net (fo=1, routed)           0.000     4.785    y[3]_i_5_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.164 r  y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.164    y_reg[3]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.256 r  y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.256    y_reg[7]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     5.506 r  y_reg[11]_i_1/O[3]
                         net (fo=2, routed)           0.123     5.629    y_reg[11]_i_1_n_4
    SLICE_X1Y17          FDRE                                         r  y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.821     1.821 r  
    U7                                                0.000     1.821 r  clk (IN)
                         net (fo=0)                   0.000     1.821    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.776     2.597 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.484     4.080    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.253     5.405    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  y_reg[11]/C
                         clock pessimism              0.412     5.818    
                         clock uncertainty           -0.035     5.782    
    SLICE_X1Y17          FDRE (Setup_fdre_C_D)       -0.163     5.619    y_reg[11]
  -------------------------------------------------------------------
                         required time                          5.619    
                         arrival time                          -5.629    
  -------------------------------------------------------------------
                         slack                                 -0.010    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 xi_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Destination:            y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.821ns  (clk rise@1.821ns - clk rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 1.143ns (71.810%)  route 0.449ns (28.190%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.584ns = ( 5.405 - 1.821 ) 
    Source Clock Delay      (SCD):    4.022ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.544    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.623 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.399     4.022    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  xi_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.341     4.363 r  xi_reg[2][0]/Q
                         net (fo=2, routed)           0.326     4.688    xi_reg[2][0]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.097     4.785 r  y[3]_i_5/O
                         net (fo=1, routed)           0.000     4.785    y[3]_i_5_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.164 r  y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.164    y_reg[3]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.256 r  y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.256    y_reg[7]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234     5.490 r  y_reg[11]_i_1/O[1]
                         net (fo=2, routed)           0.123     5.613    y_reg[11]_i_1_n_6
    SLICE_X1Y17          FDRE                                         r  y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.821     1.821 r  
    U7                                                0.000     1.821 r  clk (IN)
                         net (fo=0)                   0.000     1.821    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.776     2.597 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.484     4.080    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.253     5.405    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  y_reg[9]/C
                         clock pessimism              0.412     5.818    
                         clock uncertainty           -0.035     5.782    
    SLICE_X1Y17          FDRE (Setup_fdre_C_D)       -0.137     5.645    y_reg[9]
  -------------------------------------------------------------------
                         required time                          5.645    
                         arrival time                          -5.613    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 xi_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Destination:            xi_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.821ns  (clk rise@1.821ns - clk rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.625ns (41.729%)  route 0.873ns (58.271%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.585ns = ( 5.406 - 1.821 ) 
    Source Clock Delay      (SCD):    4.020ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.544    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.623 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.397     4.020    clk_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  xi_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.341     4.361 r  xi_reg[1][0]/Q
                         net (fo=2, routed)           0.418     4.779    xi_reg[1][0]
    SLICE_X1Y15          LUT2 (Prop_lut2_I0_O)        0.097     4.876 r  xi[2][3]_i_5/O
                         net (fo=1, routed)           0.000     4.876    xi[2][3]_i_5_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     5.063 r  xi_reg[2][3]_i_1/O[0]
                         net (fo=1, routed)           0.455     5.517    xi_reg[2][3]_i_1_n_7
    SLICE_X1Y15          FDRE                                         r  xi_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.821     1.821 r  
    U7                                                0.000     1.821 r  clk (IN)
                         net (fo=0)                   0.000     1.821    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.776     2.597 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.484     4.080    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.254     5.406    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  xi_reg[2][0]/C
                         clock pessimism              0.377     5.784    
                         clock uncertainty           -0.035     5.748    
    SLICE_X1Y15          FDRE (Setup_fdre_C_D)       -0.191     5.557    xi_reg[2][0]
  -------------------------------------------------------------------
                         required time                          5.557    
                         arrival time                          -5.517    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 xi_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Destination:            y_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.821ns  (clk rise@1.821ns - clk rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 1.102ns (71.087%)  route 0.448ns (28.913%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.584ns = ( 5.405 - 1.821 ) 
    Source Clock Delay      (SCD):    4.022ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.544    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.623 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.399     4.022    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  xi_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.341     4.363 r  xi_reg[2][0]/Q
                         net (fo=2, routed)           0.326     4.688    xi_reg[2][0]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.097     4.785 r  y[3]_i_5/O
                         net (fo=1, routed)           0.000     4.785    y[3]_i_5_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.164 r  y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.164    y_reg[3]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.256 r  y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.256    y_reg[7]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.193     5.449 r  y_reg[11]_i_1/O[2]
                         net (fo=2, routed)           0.122     5.572    y_reg[11]_i_1_n_5
    SLICE_X1Y17          FDRE                                         r  y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.821     1.821 r  
    U7                                                0.000     1.821 r  clk (IN)
                         net (fo=0)                   0.000     1.821    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.776     2.597 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.484     4.080    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.253     5.405    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  y_reg[10]/C
                         clock pessimism              0.412     5.818    
                         clock uncertainty           -0.035     5.782    
    SLICE_X1Y17          FDRE (Setup_fdre_C_D)       -0.146     5.636    y_reg[10]
  -------------------------------------------------------------------
                         required time                          5.636    
                         arrival time                          -5.572    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 xi_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Destination:            y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.821ns  (clk rise@1.821ns - clk rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 1.067ns (70.409%)  route 0.448ns (29.591%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.585ns = ( 5.406 - 1.821 ) 
    Source Clock Delay      (SCD):    4.022ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.544    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.623 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.399     4.022    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  xi_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.341     4.363 r  xi_reg[2][0]/Q
                         net (fo=2, routed)           0.326     4.688    xi_reg[2][0]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.097     4.785 r  y[3]_i_5/O
                         net (fo=1, routed)           0.000     4.785    y[3]_i_5_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.164 r  y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.164    y_reg[3]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     5.414 r  y_reg[7]_i_1/O[3]
                         net (fo=2, routed)           0.123     5.537    y_reg[7]_i_1_n_4
    SLICE_X1Y16          FDRE                                         r  y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.821     1.821 r  
    U7                                                0.000     1.821 r  clk (IN)
                         net (fo=0)                   0.000     1.821    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.776     2.597 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.484     4.080    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.254     5.406    clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  y_reg[7]/C
                         clock pessimism              0.412     5.819    
                         clock uncertainty           -0.035     5.783    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)       -0.163     5.620    y_reg[7]
  -------------------------------------------------------------------
                         required time                          5.620    
                         arrival time                          -5.537    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Destination:            yi_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.821ns  (clk rise@1.821ns - clk rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 1.005ns (65.635%)  route 0.526ns (34.365%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.585ns = ( 5.406 - 1.821 ) 
    Source Clock Delay      (SCD):    4.021ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.544    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.623 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.398     4.021    clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.313     4.334 r  y_reg[7]/Q
                         net (fo=3, routed)           0.308     4.642    y_OBUF[7]
    SLICE_X2Y15          LUT2 (Prop_lut2_I1_O)        0.211     4.853 r  yi[3]_i_4/O
                         net (fo=1, routed)           0.000     4.853    yi[3]_i_4_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     5.334 r  yi_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.218     5.552    p_0_in[3]
    SLICE_X3Y15          FDRE                                         r  yi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.821     1.821 r  
    U7                                                0.000     1.821 r  clk (IN)
                         net (fo=0)                   0.000     1.821    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.776     2.597 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.484     4.080    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.254     5.406    clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  yi_reg[3]/C
                         clock pessimism              0.412     5.819    
                         clock uncertainty           -0.035     5.783    
    SLICE_X3Y15          FDRE (Setup_fdre_C_D)       -0.143     5.640    yi_reg[3]
  -------------------------------------------------------------------
                         required time                          5.640    
                         arrival time                          -5.552    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Destination:            yi_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.821ns  (clk rise@1.821ns - clk rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 1.083ns (71.558%)  route 0.430ns (28.442%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.585ns = ( 5.406 - 1.821 ) 
    Source Clock Delay      (SCD):    4.021ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.544    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.623 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.398     4.021    clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.313     4.334 r  y_reg[7]/Q
                         net (fo=3, routed)           0.308     4.642    y_OBUF[7]
    SLICE_X2Y15          LUT2 (Prop_lut2_I1_O)        0.211     4.853 r  yi[3]_i_4/O
                         net (fo=1, routed)           0.000     4.853    yi[3]_i_4_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.255 r  yi_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.255    yi_reg[3]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.412 r  yi_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.122     5.534    p_0_in[4]
    SLICE_X3Y16          FDRE                                         r  yi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.821     1.821 r  
    U7                                                0.000     1.821 r  clk (IN)
                         net (fo=0)                   0.000     1.821    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.776     2.597 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.484     4.080    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.254     5.406    clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  yi_reg[4]/C
                         clock pessimism              0.412     5.819    
                         clock uncertainty           -0.035     5.783    
    SLICE_X3Y16          FDRE (Setup_fdre_C_D)       -0.146     5.637    yi_reg[4]
  -------------------------------------------------------------------
                         required time                          5.637    
                         arrival time                          -5.534    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 xi_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Destination:            y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.821ns  (clk rise@1.821ns - clk rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 1.076ns (70.592%)  route 0.448ns (29.408%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.584ns = ( 5.405 - 1.821 ) 
    Source Clock Delay      (SCD):    4.022ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.544    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.623 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.399     4.022    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  xi_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.341     4.363 r  xi_reg[2][0]/Q
                         net (fo=2, routed)           0.326     4.688    xi_reg[2][0]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.097     4.785 r  y[3]_i_5/O
                         net (fo=1, routed)           0.000     4.785    y[3]_i_5_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.164 r  y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.164    y_reg[3]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.256 r  y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.256    y_reg[7]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.167     5.423 r  y_reg[11]_i_1/O[0]
                         net (fo=2, routed)           0.122     5.546    y_reg[11]_i_1_n_7
    SLICE_X1Y17          FDRE                                         r  y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.821     1.821 r  
    U7                                                0.000     1.821 r  clk (IN)
                         net (fo=0)                   0.000     1.821    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.776     2.597 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.484     4.080    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.253     5.405    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  y_reg[8]/C
                         clock pessimism              0.412     5.818    
                         clock uncertainty           -0.035     5.782    
    SLICE_X1Y17          FDRE (Setup_fdre_C_D)       -0.133     5.649    y_reg[8]
  -------------------------------------------------------------------
                         required time                          5.649    
                         arrival time                          -5.546    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 xi_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Destination:            y_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.821ns  (clk rise@1.821ns - clk rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 1.051ns (70.081%)  route 0.449ns (29.919%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.585ns = ( 5.406 - 1.821 ) 
    Source Clock Delay      (SCD):    4.022ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.544    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.623 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.399     4.022    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  xi_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.341     4.363 r  xi_reg[2][0]/Q
                         net (fo=2, routed)           0.326     4.688    xi_reg[2][0]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.097     4.785 r  y[3]_i_5/O
                         net (fo=1, routed)           0.000     4.785    y[3]_i_5_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.164 r  y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.164    y_reg[3]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234     5.398 r  y_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.123     5.521    y_reg[7]_i_1_n_6
    SLICE_X1Y16          FDRE                                         r  y_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.821     1.821 r  
    U7                                                0.000     1.821 r  clk (IN)
                         net (fo=0)                   0.000     1.821    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.776     2.597 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.484     4.080    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.254     5.406    clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  y_reg[5]_lopt_replica/C
                         clock pessimism              0.412     5.819    
                         clock uncertainty           -0.035     5.783    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)       -0.137     5.646    y_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.646    
                         arrival time                          -5.521    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 xi_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Destination:            y_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.821ns  (clk rise@1.821ns - clk rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 1.010ns (69.263%)  route 0.448ns (30.737%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.585ns = ( 5.406 - 1.821 ) 
    Source Clock Delay      (SCD):    4.022ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.908     0.908 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.636     2.544    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.623 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.399     4.022    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  xi_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.341     4.363 r  xi_reg[2][0]/Q
                         net (fo=2, routed)           0.326     4.688    xi_reg[2][0]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.097     4.785 r  y[3]_i_5/O
                         net (fo=1, routed)           0.000     4.785    y[3]_i_5_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.164 r  y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.164    y_reg[3]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.193     5.357 r  y_reg[7]_i_1/O[2]
                         net (fo=2, routed)           0.122     5.480    y_reg[7]_i_1_n_5
    SLICE_X1Y16          FDRE                                         r  y_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.821     1.821 r  
    U7                                                0.000     1.821 r  clk (IN)
                         net (fo=0)                   0.000     1.821    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.776     2.597 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.484     4.080    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.254     5.406    clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  y_reg[6]_lopt_replica/C
                         clock pessimism              0.412     5.819    
                         clock uncertainty           -0.035     5.783    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)       -0.146     5.637    y_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.637    
                         arrival time                          -5.480    
  -------------------------------------------------------------------
                         slack                                  0.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 yi_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Destination:            y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.256ns (74.852%)  route 0.086ns (25.148%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.619     1.594    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  yi_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.735 r  yi_reg[0]/Q
                         net (fo=1, routed)           0.086     1.821    yi[0]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.045     1.866 r  y[3]_i_5/O
                         net (fo=1, routed)           0.000     1.866    y[3]_i_5_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.936 r  y_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.936    y_reg[3]_i_1_n_7
    SLICE_X0Y15          FDRE                                         r  y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.887     2.111    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  y_reg[0]/C
                         clock pessimism             -0.504     1.607    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.134     1.741    y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 xi_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Destination:            y_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.250ns (73.462%)  route 0.090ns (26.538%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.619     1.594    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  xi_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.735 r  xi_reg[2][3]/Q
                         net (fo=2, routed)           0.090     1.825    xi_reg[2][3]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.045     1.870 r  y[3]_i_2/O
                         net (fo=1, routed)           0.000     1.870    y[3]_i_2_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.934 r  y_reg[3]_i_1/O[3]
                         net (fo=2, routed)           0.000     1.934    y_reg[3]_i_1_n_4
    SLICE_X0Y15          FDRE                                         r  y_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.887     2.111    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  y_reg[3]_lopt_replica/C
                         clock pessimism             -0.504     1.607    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.130     1.737    y_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 yi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Destination:            y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.252ns (72.527%)  route 0.095ns (27.473%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.619     1.594    clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  yi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.735 r  yi_reg[1]/Q
                         net (fo=1, routed)           0.095     1.831    yi[1]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.045     1.876 r  y[3]_i_4/O
                         net (fo=1, routed)           0.000     1.876    y[3]_i_4_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.942 r  y_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.942    y_reg[3]_i_1_n_6
    SLICE_X0Y15          FDRE                                         r  y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.887     2.111    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  y_reg[1]/C
                         clock pessimism             -0.503     1.608    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.134     1.742    y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 yi_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Destination:            y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.256ns (72.427%)  route 0.097ns (27.573%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.618     1.593    clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  yi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.734 r  yi_reg[4]/Q
                         net (fo=1, routed)           0.097     1.832    yi[4]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.045     1.877 r  y[7]_i_5/O
                         net (fo=1, routed)           0.000     1.877    y[7]_i_5_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.947 r  y_reg[7]_i_1/O[0]
                         net (fo=2, routed)           0.000     1.947    y_reg[7]_i_1_n_7
    SLICE_X0Y16          FDRE                                         r  y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.886     2.110    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  y_reg[4]/C
                         clock pessimism             -0.503     1.607    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.130     1.737    y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 xi_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Destination:            y_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.250ns (69.740%)  route 0.108ns (30.261%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.617     1.592    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  xi_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.733 r  xi_reg[2][11]/Q
                         net (fo=1, routed)           0.108     1.842    xi_reg[2][11]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.951 r  y_reg[11]_i_1/O[3]
                         net (fo=2, routed)           0.000     1.951    y_reg[11]_i_1_n_4
    SLICE_X0Y17          FDRE                                         r  y_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.885     2.109    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  y_reg[11]_lopt_replica/C
                         clock pessimism             -0.504     1.605    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.130     1.735    y_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 xi_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Destination:            y_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.250ns (67.607%)  route 0.120ns (32.393%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.618     1.593    clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  xi_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.734 r  xi_reg[2][7]/Q
                         net (fo=2, routed)           0.120     1.854    xi_reg[2][7]
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.045     1.899 r  y[7]_i_2/O
                         net (fo=1, routed)           0.000     1.899    y[7]_i_2_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.963 r  y_reg[7]_i_1/O[3]
                         net (fo=2, routed)           0.000     1.963    y_reg[7]_i_1_n_4
    SLICE_X0Y16          FDRE                                         r  y_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.886     2.110    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  y_reg[7]_lopt_replica/C
                         clock pessimism             -0.504     1.606    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.130     1.736    y_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 yi_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Destination:            y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.275ns (74.033%)  route 0.096ns (25.967%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.618     1.593    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  yi_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.757 r  yi_reg[5]/Q
                         net (fo=1, routed)           0.096     1.854    yi[5]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.045     1.899 r  y[7]_i_4/O
                         net (fo=1, routed)           0.000     1.899    y[7]_i_4_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.965 r  y_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.000     1.965    y_reg[7]_i_1_n_6
    SLICE_X0Y16          FDRE                                         r  y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.886     2.110    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  y_reg[5]/C
                         clock pessimism             -0.503     1.607    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.130     1.737    y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 yi_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Destination:            y_reg[9]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.275ns (74.033%)  route 0.096ns (25.967%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.617     1.592    clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  yi_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.756 r  yi_reg[9]/Q
                         net (fo=1, routed)           0.096     1.853    yi[9]
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.045     1.898 r  y[11]_i_2/O
                         net (fo=1, routed)           0.000     1.898    y[11]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.964 r  y_reg[11]_i_1/O[1]
                         net (fo=2, routed)           0.000     1.964    y_reg[11]_i_1_n_6
    SLICE_X0Y17          FDRE                                         r  y_reg[9]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.885     2.109    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  y_reg[9]_lopt_replica/C
                         clock pessimism             -0.503     1.606    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.130     1.736    y_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 y_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Destination:            yi_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.291ns (73.675%)  route 0.104ns (26.325%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.617     1.592    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.128     1.720 r  y_reg[9]/Q
                         net (fo=2, routed)           0.104     1.824    y_OBUF[9]
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.163     1.987 r  yi_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.987    p_0_in[6]
    SLICE_X2Y16          FDRE                                         r  yi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.886     2.110    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  yi_reg[6]/C
                         clock pessimism             -0.503     1.607    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.134     1.741    yi_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 xi_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Destination:            y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.911ns period=1.821ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.251ns (62.873%)  route 0.148ns (37.127%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.619     1.594    clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  xi_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.735 r  xi_reg[2][2]/Q
                         net (fo=2, routed)           0.148     1.883    xi_reg[2][2]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.045     1.928 r  y[3]_i_3/O
                         net (fo=1, routed)           0.000     1.928    y[3]_i_3_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.993 r  y_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.993    y_reg[3]_i_1_n_5
    SLICE_X0Y15          FDRE                                         r  y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.887     2.111    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  y_reg[2]/C
                         clock pessimism             -0.504     1.607    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.134     1.741    y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 0.911 }
Period(ns):         1.821
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         1.821       0.229      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         1.821       0.821      SLICE_X5Y15    xi_reg[1][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1.821       0.821      SLICE_X0Y20    xi_reg[1][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         1.821       0.821      SLICE_X0Y20    xi_reg[1][11]/C
Min Period        n/a     FDRE/C   n/a            1.000         1.821       0.821      SLICE_X1Y15    xi_reg[1][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         1.821       0.821      SLICE_X0Y18    xi_reg[1][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         1.821       0.821      SLICE_X0Y18    xi_reg[1][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         1.821       0.821      SLICE_X3Y16    xi_reg[1][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         1.821       0.821      SLICE_X3Y16    xi_reg[1][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         1.821       0.821      SLICE_X3Y15    xi_reg[1][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         0.910       0.410      SLICE_X5Y15    xi_reg[1][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.910       0.410      SLICE_X5Y15    xi_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         0.910       0.410      SLICE_X0Y20    xi_reg[1][10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.910       0.410      SLICE_X0Y20    xi_reg[1][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         0.910       0.410      SLICE_X0Y20    xi_reg[1][11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.910       0.410      SLICE_X0Y20    xi_reg[1][11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         0.910       0.410      SLICE_X1Y15    xi_reg[1][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.910       0.410      SLICE_X1Y15    xi_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         0.910       0.410      SLICE_X0Y18    xi_reg[1][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.910       0.410      SLICE_X0Y18    xi_reg[1][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.911       0.411      SLICE_X5Y15    xi_reg[1][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.911       0.411      SLICE_X5Y15    xi_reg[1][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.911       0.411      SLICE_X0Y20    xi_reg[1][10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.911       0.411      SLICE_X0Y20    xi_reg[1][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.911       0.411      SLICE_X0Y20    xi_reg[1][11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.911       0.411      SLICE_X0Y20    xi_reg[1][11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.911       0.411      SLICE_X1Y15    xi_reg[1][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.911       0.411      SLICE_X1Y15    xi_reg[1][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.911       0.411      SLICE_X0Y18    xi_reg[1][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.911       0.411      SLICE_X0Y18    xi_reg[1][2]/C



