/* ------------------------------------------------------------------------ */
/* Copyright (c) 2021-2025 Cadence Design Systems, Inc. ALL RIGHTS RESERVED.*/
/* These coded instructions, statements, and computer programs ('Cadence    */
/* Libraries') are the copyrighted works of Cadence Design Systems Inc.     */
/* Cadence IP is licensed for use with Cadence processor cores only and     */
/* must not be used for any other processors and platforms. Your use of the */
/* Cadence Libraries is subject to the terms of the license agreement you   */
/* have entered into with Cadence Design Systems, or a sublicense granted   */
/* to you by a direct Cadence license.                                      */
/* ------------------------------------------------------------------------ */
/*  IntegrIT, Ltd.   www.integrIT.com, info@integrIT.com                    */
/*                                                                          */
/* NatureDSP Signal Library for HiFi 3 and 3z DSP                                  */
/*                                                                          */
/* This library contains copyrighted materials, trade secrets and other     */
/* proprietary information of IntegrIT, Ltd. This software is licensed for  */
/* use with Cadence processor cores only and must not be used for any other */
/* processors and platforms. The license to use these sources was given to  */
/* Cadence, Inc. under Terms and Condition of a Software License Agreement  */
/* between Cadence, Inc. and IntegrIT, Ltd.                                 */
/* ------------------------------------------------------------------------ */
/*          Copyright (c) 2009-2021 IntegrIT, Limited.                      */
/*                      All Rights Reserved.                                */
/* ------------------------------------------------------------------------ */

/*
  NatureDSP Signal Processing Library. IIR part
    Bi-quad Real Block IIR, floating point, Direct Form I
    C code optimized for HiFi3
  IntegrIT, 2006-2018
*/

/*-------------------------------------------------------------------------
  Bi-quad Real Block IIR
  Computes a real IIR filter (cascaded IIR direct form I or II using 5 
  coefficients per bi-quad + gain term). Real input data are stored
  in vector x. The filter output result is stored in vector r. The filter 
  calculates N output samples using SOS and G matrices.
  NOTE:
  1. Bi-quad coefficients may be derived from standard SOS and G matrices 
  generated by MATLAB. However, typically biquad stages have big peaks 
  in their step response which may cause undesirable overflows at the 
  intermediate outputs. To avoid that the additional scale factors 
  coef_g[M] may be applied. These per-section scale factors may require 
  some tuning to find a compromise between quantization noise and possible 
  overflows. Output of the last section is directed to an additional 
  multiplier, with the gain factor being a power of two, either negative 
  or non-negative. It is specified through the total gain shift amount 
  parameter gain of each filter initialization function.
  2. 16x16 filters may suffer more from accumulation of the roundoff errors,
  so filters should be properly designed to match noise requirements

  Precision: 
  16x16         16-bit data, 16-bit coefficients, 16-bit intermediate stage outputs
  24x24         32-bit data, 24-bit coefficients, 32-bit intermediate stage outputs
  32x16         32-bit data, 16-bit coefficients, 32-bit intermediate stage outputs
  32x32         32-bit data, 32-bit coefficients, 32-bit intermediate stage outputs 
  f             floating point (DFI, DFII and DFIIt)

  Input:
  N             length of input sample block
  M             number of bi-quad sections
  s[]           scratch memory area (for fixed-point functions only). 
                Minimum number of bytes depends on selected filter structure 
                and precision:
                  BQRIIR16X16_DF1_SCRATCH_SIZE( N,  M ), or
                  BQRIIR16X16_DF2_SCRATCH_SIZE( N,  M ), or
                  BQRIIR24X24_DF1_SCRATCH_SIZE( N,  M ), or
                  BQRIIR24X24_DF2_SCRATCH_SIZE( N,  M ), or
                  BQRIIR32X16_DF1_SCRATCH_SIZE( N,  M ), or
                  BQRIIR32X16_DF2_SCRATCH_SIZE( N,  M ), or
                  BQRIIR32X32_DF1_SCRATCH_SIZE( N,  M ), or
                  BQRIIR32X32_DF2_SCRATCH_SIZE( N,  M ).
                If a particular macro returns zero, then the corresponding
                IIR doesn't require a scratch area and parameter s may 
                hold zero.
  coef_sos[M*5] filter coefficients stored in blocks of 5 numbers: 
                b0 b1 b2 a1 a2. 
                For fixed-point funcions, fixed point format of filter 
                coefficients is Q1.14 for 16x16 and 32x16, or Q1.30 for 32x32 and 
                24x24 (in the latter case 8 LSBs are actually ignored). 
  coef_g[M]     scale factor for each section, Q15 (for fixed-point 
                functions only). Please note that 24x24 DFI implementation 
                internally truncates scale factors to Q7 values.
  gain          total gain shift amount applied to output signal of the
                last section, -48..15
  x[N]          input samples, Q15, Q31 or floating point 
  Output:
  r[N]          output data, Q15, Q31 or floating point 

  Restriction:
  x,r,s,coef_g,coef_sos should not overlap
  N   - must be a multiple of 2
  s[] - whenever supplied must be aligned on an 8-bytes boundary
-------------------------------------------------------------------------*/

/* Portable data types. */
#include "NatureDSP_types.h"
/* Signal Processing Library API. */
#include "NatureDSP_Signal_iir.h"
/* Common utility and macros declarations. */
#include "common.h"
#include "common_fpu.h"
#include "bqciirf_df1.h"
#include <math.h>
#if !HAVE_VFPU && !HAVE_FPU
DISCARD_FUN(void,bqciirf_df1,( bqciirf_df1_handle_t _bqciir,
                      complex_float * restrict       z,
                const complex_float *                x, int N))
#else
// Process data. The filter instance is identified with a handle returned by
// the initializing function.
void bqciirf_df1( bqciirf_df1_handle_t _bqciir,
                      complex_float * restrict       z,
                const complex_float *                x, int N)
#if HAVE_VFPU
{
    bqciirf_df1_t *state;
    const ae_int32 * restrict pcf;
    const xtfloatx2* restrict pX;
          xtfloatx2* restrict pZ;
    const xtfloatx2 * restrict pDrd;
          xtfloatx2 * restrict pDwr;
    int n,m;
    int M;
    NASSERT(_bqciir);
    state=(bqciirf_df1_t*)(_bqciir);
//    if(N<=0) return;
    if(N<2) return;
    NASSERT(N>0);
    NASSERT(N%2==0);
    NASSERT(x);
    NASSERT(z);
    NASSERT(state);
    NASSERT(state->st);
    NASSERT(state->cf);
    M=state->M;
    NASSERT(M>0 && N>0);
    pDrd=(const xtfloatx2 *)state->st;
    pDwr=(      xtfloatx2 *)state->st;
    pcf=( const ae_int32 *)state->cf;
    pX=(xtfloatx2    *)x;

    for (m=0; m<M; m++)
    {
        ae_int32x2 tmp;
        xtfloatx2 dx0,dx1,dy0,dy1,dz;
        xtfloatx2 a1,a2 ,b0 ,b1,b2;
        xtfloatx2 t;
        pZ=(xtfloatx2    *)z;
        /* load delay lines and coefficients */
        XT_xtfloatx2_loadip(dx0,pDrd,sizeof(dx0));
        XT_xtfloatx2_loadip(dx1,pDrd,sizeof(dx1));
        XT_xtfloatx2_loadip(dy0,pDrd,sizeof(dy0));
        XT_xtfloatx2_loadip(dy1,pDrd,sizeof(dy1));
        tmp=AE_L32_X (pcf, 0*M*sizeof(float32_t)); b0 =XT_AE_MOVXTFLOATX2_FROMINT32X2(tmp);
        tmp=AE_L32_X (pcf, 1*M*sizeof(float32_t)); b1 =XT_AE_MOVXTFLOATX2_FROMINT32X2(tmp);
        tmp=AE_L32_X (pcf, 2*M*sizeof(float32_t)); b2 =XT_AE_MOVXTFLOATX2_FROMINT32X2(tmp);
        tmp=AE_L32_X (pcf, 3*M*sizeof(float32_t)); a1 =XT_AE_MOVXTFLOATX2_FROMINT32X2(tmp);
        tmp=AE_L32_X (pcf, 4*M*sizeof(float32_t)); a2 =XT_AE_MOVXTFLOATX2_FROMINT32X2(tmp);
        pcf++;
        for (n=0;n<N;n++)
        {
            XT_xtfloatx2_loadip(t,pX,sizeof(t));
            dz=XT_MUL_SX2  (b2,dx1);
            XT_MADDN_SX2(dz,b1,dx0);
            XT_MSUBN_SX2(dz,a2,dy1);
            XT_MADDN_SX2(dz,b0,t  );
            XT_MSUBN_SX2(dz,a1,dy0);
            dy1=dy0;
            dy0=dz ;
            dx1=dx0;
            dx0=t  ;
            XT_xtfloatx2_storeip(dz,pZ,sizeof(dz));
        }
        /* save delay lines  */
        XT_xtfloatx2_storeip(dx0,pDwr,sizeof(dx0));
        XT_xtfloatx2_storeip(dx1,pDwr,sizeof(dx1));
        XT_xtfloatx2_storeip(dy0,pDwr,sizeof(dy0));
        XT_xtfloatx2_storeip(dy1,pDwr,sizeof(dy1));

        pX=(const xtfloatx2*)z;    /* switch pointer to the input data to the pointer to the output */
        __Pragma("no_reorder");
    }
    /* final scaling */
    {
        xtfloatx2 scale2;
        int32_t s;
        s=state->gain;
        s=((s+127)&255)<<23;
        scale2=XT_AE_MOVXTFLOATX2_FROMF32X2(AE_MOVDA32X2(s,s));
        pZ=(xtfloatx2    *)z;
        for (n=0;n<N;n++)
        {
            xtfloatx2 t;
            XT_xtfloatx2_loadip(t,pX,sizeof(t));
            t=XT_MUL_SX2(t,scale2);
            XT_xtfloatx2_storeip(t,pZ,sizeof(t));
        }
    }
} /* bqciirf_df1() */
#else // scalar FPU:
{
    typedef struct 
    {
        float32_t re,im;
    } tComplex;
    bqciirf_df1_t *state;
    const float32_t *cf;
    const tComplex * restrict pDrd;
          tComplex * restrict pDwr;
    float32_t scale;
    int n,m;
    int M,M1;
    NASSERT(_bqciir);
    state=(bqciirf_df1_t*)(_bqciir);
    if(N<=0) return;
    NASSERT(N>0);
    NASSERT(N%2==0);
    NASSERT(x);
    NASSERT(z);
    NASSERT(state);
    NASSERT(state->st);
    NASSERT(state->cf);
    M=state->M;
    NASSERT(M>0 && N>0);
    M1 = (M+1-1)&~(1-1);  /* equal or bigger multiple of 1 */
    cf=state->cf;
    pDrd=(tComplex*)state->st;
    pDwr=(tComplex*)state->st;
    scale=STDLIB_MATH(ldexpf)(1.f,state->gain);

    for (m=0; m<M1; m+=1)
    {
        tComplex dx0,dx1,dy0,dy1;
        float32_t a1,a2,b0,b1,b2;
        tComplex t;
        /* load delay lines and coefficients */
         dx0=pDrd[0]; pDrd+=1;
         dx1=pDrd[0]; pDrd+=1;
         dy0=pDrd[0]; pDrd+=1;
         dy1=pDrd[0]; pDrd+=1;
         b0=cf[(m+0)+0*M]; 
         b1=cf[(m+0)+1*M]; 
         b2=cf[(m+0)+2*M]; 
         a1=cf[(m+0)+3*M]; 
         a2=cf[(m+0)+4*M]; 
        for (n=0;n<N;n++)
        {
            union { tComplex u; complex_float c; } dzp;
            t=((const tComplex*)x)[n]; 
            dzp.u.re =b0*(t  .re);
            dzp.u.re+=b1*(dx0.re);
            dzp.u.re+=b2*(dx1.re);
            dzp.u.re-=a1*(dy0.re);
            dzp.u.re-=a2*(dy1.re);
            dzp.u.im =b0*(t  .im);
            dzp.u.im+=b1*(dx0.im);
            dzp.u.im+=b2*(dx1.im);
            dzp.u.im-=a1*(dy0.im);
            dzp.u.im-=a2*(dy1.im);
            dy1=dy0;
            dy0=dzp.u;
            dx1=dx0;
            dx0=t  ;
            z[n]=dzp.c;
        }
        /* save delay lines  */
        pDwr[0]=dx0; pDwr+=1;
        pDwr[0]=dx1; pDwr+=1;
        pDwr[0]=dy0; pDwr+=1;
        pDwr[0]=dy1; pDwr+=1;

        x=z;    /* switch pointer to the input data to the pointer to the output */
    }
    /* final scaling */
    for (n=0;n<N;n++) 
    {
        tComplex zn;
        zn = ((const tComplex*)x)[n];
        zn.re*=scale;
        zn.im*=scale;
        ((tComplex*)z)[n]=zn;
    }
}
#endif
#endif
