<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>uvm_sqr_connections.svh</title><link rel="stylesheet" type="text/css" href="../styles/main.css" /><script type="text/javascript" src="../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="Sequence_Item_Pull_Ports"></a><a name="Topic1313"></a><div class="CTopic TSection LSystemVerilog first">
 <div class="CTitle">Sequence Item Pull Ports</div>
 <div class="CBody"><p>This section defines the port, export, and imp port classes for communicating sequence items between <a href="../index.html#File15:uvm_sequencer.svh:uvm_sequencer_" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,958);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_sequencer #(REQ,RSP)</a> and <a href="../index.html#File12:uvm_driver.svh:uvm_driver_" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1210);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_driver #(REQ,RSP)</a>.</p></div>
</div>

<a name="uvm_seq_item_pull_port_"></a><a name="Topic1314"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_seq_item_pull_port #(REQ,RSP)</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype1314"><div class="CPEntry Parent TClass"><div class="CPName">uvm_port_base<span class="TemplateSignature"> #(uvm_sqr_if_base #(REQ, RSP))</span></div></div><div class="CPEntry TClass Current"><div class="CPName">uvm_seq_item_pull_port#<span class="TemplateSignature"> #(<span class="SHKeyword">type</span> REQ=<span class="SHKeyword">int</span>, <span class="SHKeyword">type</span> RSP=REQ)</span></div></div></div>
 <div class="CBody"><p>UVM provides a port, export, and imp connector for use in sequencer-driver communication. All have standard port connector constructors, except that uvm_seq_item_pull_port's default min_size argument is 0; it can be left unconnected.</p></div>
</div>

<a name="uvm_seq_item_pull_export_"></a><a name="Topic1315"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_seq_item_pull_export #(REQ,RSP)</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype1315"><div class="CPEntry Parent TClass"><div class="CPName">uvm_port_base<span class="TemplateSignature"> #(uvm_sqr_if_base #(REQ, RSP))</span></div></div><div class="CPEntry TClass Current"><div class="CPName">uvm_seq_item_pull_export#<span class="TemplateSignature"> #(<span class="SHKeyword">type</span> REQ=<span class="SHKeyword">int</span>, <span class="SHKeyword">type</span> RSP=REQ)</span></div></div></div>
 <div class="CBody"><p>This export type is used in sequencer-driver communication. It has the standard constructor for exports.</p></div>
</div>

<a name="uvm_seq_item_pull_imp_"></a><a name="Topic1316"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_seq_item_pull_imp #(REQ,RSP,IMP)</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype1316"><div class="CPEntry Parent TClass"><div class="CPName">uvm_port_base<span class="TemplateSignature"> #(uvm_sqr_if_base #(REQ, RSP))</span></div></div><div class="CPEntry TClass Current"><div class="CPName">uvm_seq_item_pull_imp#<span class="TemplateSignature"> #(<span class="SHKeyword">type</span> REQ=<span class="SHKeyword">int</span>, <span class="SHKeyword">type</span> RSP=REQ, <span class="SHKeyword">type</span> IMP=<span class="SHKeyword">int</span>)</span></div></div></div>
 <div class="CBody"><p>This imp type is used in sequencer-driver communication. It has the standard constructor for imp-type ports.</p></div>
</div>

<a name="uvm_seq_item_pull_imp_.Functions"></a><a name="Topic1317"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Functions</div>
</div>

<a name="uvm_seq_item_pull_imp_.new"></a><a name="Topic1318"></a><div class="CTopic TFunction LSystemVerilog last">
 <div class="CTitle">new</div>
</div>

</body></html>