// Seed: 933186134
module module_0;
  bit id_2;
  always id_1 <= -1;
  assign module_1.type_1 = 0;
  assign id_1 = id_2;
  assign id_1 = id_2;
  wire id_3;
  wor id_4, id_5;
  initial id_4 = (-1);
  wire id_6;
  wire id_7, id_8;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input supply0 id_2,
    output supply1 id_3
);
  supply1 id_5;
  always_latch $display(id_0);
  parameter id_6 = -1'h0;
  module_0 modCall_1 ();
  assign id_5 = id_1 - id_6;
endmodule
