// Defining a high resolution counter module
// This module will increment the counter by 1 at each clock cycle
// It will also have a reset function and an output signal

module high_resolution_counter
(
    input clk, // Clock input
    input rst, // Reset input
    output reg [31:0] count // Output signal with 32 bits
);

// Defining a new internal parameter for the maximum count value
localparam MAX_COUNT = 1000000000; // 1 billion

// Initializing the counter to 0 at reset
always @(posedge rst) 
begin
    count <= 0;
end

// Incrementing the counter by 1 at each clock cycle
always @(posedge clk) 
begin
    if (count < MAX_COUNT) // Checking if the counter has reached the maximum count value
        count <= count + 1; // Incrementing the counter by 1
end

endmodule // End of the high_resolution_counter module