[{"DBLP title": "A fast and generic hybrid simulation approach using C virtual machine.", "DBLP authors": ["Lei Gao", "Stefan Kraemer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "year": 2007, "MAG papers": [{"PaperId": 2149362903, "PaperTitle": "a fast and generic hybrid simulation approach using c virtual machine", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"rwth aachen university": 5.0}}], "source": "ES"}, {"DBLP title": "Compiler generation from structural architecture descriptions.", "DBLP authors": ["Florian Brandner", "Dietmar Ebner", "Andreas Krall"], "year": 2007, "MAG papers": [{"PaperId": 2112085712, "PaperTitle": "compiler generation from structural architecture descriptions", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of vienna": 3.0}}], "source": "ES"}, {"DBLP title": "Non-transparent debugging for software-pipelined loops.", "DBLP authors": ["Hugo Venturini", "Fr\u00e9d\u00e9ric Riss", "Jean-Claude Fernandez", "Miguel Santana"], "year": 2007, "MAG papers": [{"PaperId": 2038291601, "PaperTitle": "non transparent debugging for software pipelined loops", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"stmicroelectronics": 3.0}}], "source": "ES"}, {"DBLP title": "An integrated ARM and multi-core DSP simulator.", "DBLP authors": ["Sharad Singhai", "MingYung Ko", "Sanjay Jinturkar", "Mayan Moudgill", "John Glossner"], "year": 2007, "MAG papers": [{"PaperId": 2113185708, "PaperTitle": "an integrated arm and multi core dsp simulator", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "SCCP/x: a compilation profile to support testing and verification of optimized code.", "DBLP authors": ["Raimund Kirner"], "year": 2007, "MAG papers": [{"PaperId": 2145329023, "PaperTitle": "sccp x a compilation profile to support testing and verification of optimized code", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"vienna university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Performance-driven syntax-directed synthesis of asynchronous processors.", "DBLP authors": ["Luis A. Plana", "Doug A. Edwards", "Sam Taylor", "Luis A. Tarazona", "Andrew Bardsley"], "year": 2007, "MAG papers": [{"PaperId": 2110119388, "PaperTitle": "performance driven syntax directed synthesis of asynchronous processors", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of manchester": 5.0}}], "source": "ES"}, {"DBLP title": "Stack size reduction of recursive programs.", "DBLP authors": ["Stefan Sch\u00e4ckeler", "Weijia Shang"], "year": 2007, "MAG papers": [{"PaperId": 2165874960, "PaperTitle": "stack size reduction of recursive programs", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"santa clara university": 2.0}}], "source": "ES"}, {"DBLP title": "Performance evaluation and optimization of dual-port SDRAM architecture for mobile embedded systems.", "DBLP authors": ["Hoeseok Yang", "Sungchan Kim", "Hae-woo Park", "Jinwoo Kim", "Soonhoi Ha"], "year": 2007, "MAG papers": [{"PaperId": 2116015356, "PaperTitle": "performance evaluation and optimization of dual port sdram architecture for mobile embedded systems", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"seoul national university": 5.0}}], "source": "ES"}, {"DBLP title": "A hybrid code compression technique using bitmask and prefix encoding with enhanced dictionary selection.", "DBLP authors": ["Syed Imtiaz Haider", "Leyla Nazhandali"], "year": 2007, "MAG papers": [{"PaperId": 2167891483, "PaperTitle": "a hybrid code compression technique using bitmask and prefix encoding with enhanced dictionary selection", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"virginia tech": 2.0}}], "source": "ES"}, {"DBLP title": "Lightweight barrier-based parallelization support for non-cache-coherent MPSoC platforms.", "DBLP authors": ["Andrea Marongiu", "Luca Benini", "Mahmut T. Kandemir"], "year": 2007, "MAG papers": [{"PaperId": 2110200491, "PaperTitle": "lightweight barrier based parallelization support for non cache coherent mpsoc platforms", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"pennsylvania state university": 1.0, "university of bologna": 2.0}}], "source": "ES"}, {"DBLP title": "Light-weight synchronization for inter-processor communication acceleration on embedded MPSoCs.", "DBLP authors": ["Chengmo Yang", "Alex Orailoglu"], "year": 2007, "MAG papers": [{"PaperId": 1982624012, "PaperTitle": "light weight synchronization for inter processor communication acceleration on embedded mpsocs", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Supporting multithreading in configurable soft processor cores.", "DBLP authors": ["Roger Moussali", "Nabil Ghanem", "Mazen A. R. Saghir"], "year": 2007, "MAG papers": [{"PaperId": 2164361660, "PaperTitle": "supporting multithreading in configurable soft processor cores", "Year": 2007, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"american university of beirut": 3.0}}], "source": "ES"}, {"DBLP title": "A group-based wear-leveling algorithm for large-capacity flash memory storage systems.", "DBLP authors": ["Dawoon Jung", "Yoon-Hee Chae", "Heeseung Jo", "Jinsoo Kim", "Joonwon Lee"], "year": 2007, "MAG papers": [{"PaperId": 2011197827, "PaperTitle": "a group based wear leveling algorithm for large capacity flash memory storage systems", "Year": 2007, "CitationCount": 91, "EstimatedCitation": 139, "Affiliations": {"kaist": 5.0}}], "source": "ES"}, {"DBLP title": "Facilitating compiler optimizations through the dynamic mapping of alternate register structures.", "DBLP authors": ["Christopher Zimmer", "Stephen Roderick Hines", "Prasad A. Kulkarni", "Gary S. Tyson", "David B. Whalley"], "year": 2007, "MAG papers": [{"PaperId": 2098139685, "PaperTitle": "facilitating compiler optimizations through the dynamic mapping of alternate register structures", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"florida state university": 5.0}}], "source": "ES"}, {"DBLP title": "Recursive function data allocation to scratch-pad memory.", "DBLP authors": ["Angel Dominguez", "Nghi Nguyen", "Rajeev Barua"], "year": 2007, "MAG papers": [{"PaperId": 2155548817, "PaperTitle": "recursive function data allocation to scratch pad memory", "Year": 2007, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of maryland college park": 3.0}}], "source": "ES"}, {"DBLP title": "Fragment cache management for dynamic binary translators in embedded systems with scratchpad.", "DBLP authors": ["Jos\u00e9 Baiocchi", "Bruce R. Childers", "Jack W. Davidson", "Jason Hiser", "Jonathan Misurda"], "year": 2007, "MAG papers": [{"PaperId": 2110252373, "PaperTitle": "fragment cache management for dynamic binary translators in embedded systems with scratchpad", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of pittsburgh": 3.0, "university of virginia": 2.0}}], "source": "ES"}, {"DBLP title": "Scratch-pad memory allocation without compiler support for java applications.", "DBLP authors": ["Nghi Nguyen", "Angel Dominguez", "Rajeev Barua"], "year": 2007, "MAG papers": [{"PaperId": 2145787376, "PaperTitle": "scratch pad memory allocation without compiler support for java applications", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of maryland college park": 3.0}}], "source": "ES"}, {"DBLP title": "Towards understanding architectural tradeoffs in MEMS closed-loop feedback control.", "DBLP authors": ["Greg Hoover", "Forrest Brewer", "Timothy Sherwood"], "year": 2007, "MAG papers": [{"PaperId": 2024937913, "PaperTitle": "towards understanding architectural tradeoffs in mems closed loop feedback control", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california santa barbara": 3.0}}], "source": "ES"}, {"DBLP title": "Application driven embedded system design: a face recognition case study.", "DBLP authors": ["Karthik Ramani", "Al Davis"], "year": 2007, "MAG papers": [{"PaperId": 2158295019, "PaperTitle": "application driven embedded system design a face recognition case study", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of utah": 2.0}}], "source": "ES"}, {"DBLP title": "Hierarchical coarse-grained stream compilation for software defined radio.", "DBLP authors": ["Yuan Lin", "Manjunath Kudlur", "Scott A. Mahlke", "Trevor N. Mudge"], "year": 2007, "MAG papers": [{"PaperId": 2138029242, "PaperTitle": "hierarchical coarse grained stream compilation for software defined radio", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "Rethinking custom ISE identification: a new processor-agnostic method.", "DBLP authors": ["Ajay K. Verma", "Philip Brisk", "Paolo Ienne"], "year": 2007, "MAG papers": [{"PaperId": 2039538849, "PaperTitle": "rethinking custom ise identification a new processor agnostic method", "Year": 2007, "CitationCount": 41, "EstimatedCitation": 63, "Affiliations": {"ecole normale superieure": 3.0}}], "source": "ES"}, {"DBLP title": "An efficient framework for dynamic reconfiguration of instruction-set customization.", "DBLP authors": ["Huynh Phung Huynh", "Joon Edward Sim", "Tulika Mitra"], "year": 2007, "MAG papers": [{"PaperId": 2158699670, "PaperTitle": "an efficient framework for dynamic reconfiguration of instruction set customization", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"national university of singapore": 3.0}}], "source": "ES"}, {"DBLP title": "Vertical object layout and compression for fixed heaps.", "DBLP authors": ["Ben L. Titzer", "Jens Palsberg"], "year": 2007, "MAG papers": [{"PaperId": 2017872908, "PaperTitle": "vertical object layout and compression for fixed heaps", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of california los angeles": 2.0}}, {"PaperId": 2500647958, "PaperTitle": "vertical object layout and compression for fixed heaps", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"sun microsystems laboratories": 1.0, "university of california los angeles": 1.0}}], "source": "ES"}, {"DBLP title": "Software controlled memory layout reorganization for irregular array access patterns.", "DBLP authors": ["Doosan Cho", "Ilya Issenin", "Nikil D. Dutt", "Jonghee W. Yoon", "Yunheung Paek"], "year": 2007, "MAG papers": [{"PaperId": 2148069128, "PaperTitle": "software controlled memory layout reorganization for irregular array access patterns", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"seoul national university": 3.0, "university of california irvine": 2.0}}], "source": "ES"}, {"DBLP title": "A self-maintained memory module supporting DMM.", "DBLP authors": ["Weixing Ji", "Feng Shi", "Baojun Qiao"], "year": 2007, "MAG papers": [{"PaperId": 2142263367, "PaperTitle": "a self maintained memory module supporting dmm", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"beijing institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Eliminating inter-process cache interference through cache reconfigurability for real-time and low-power embedded multi-tasking systems.", "DBLP authors": ["Rakesh Reddy", "Peter Petrov"], "year": 2007, "MAG papers": [{"PaperId": 2133915026, "PaperTitle": "eliminating inter process cache interference through cache reconfigurability for real time and low power embedded multi tasking systems", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of maryland college park": 2.0}}], "source": "ES"}, {"DBLP title": "An optimistic and conservative register assignment heuristic for chordal graphs.", "DBLP authors": ["Philip Brisk", "Ajay K. Verma", "Paolo Ienne"], "year": 2007, "MAG papers": [{"PaperId": 2134202448, "PaperTitle": "an optimistic and conservative register assignment heuristic for chordal graphs", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0}}], "source": "ES"}, {"DBLP title": "A simplified java bytecode compilation system for resource-constrained embedded processors.", "DBLP authors": ["Carmen Badea", "Alexandru Nicolau", "Alexander V. Veidenbaum"], "year": 2007, "MAG papers": [{"PaperId": 2170320849, "PaperTitle": "a simplified java bytecode compilation system for resource constrained embedded processors", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of california irvine": 3.0}}], "source": "ES"}, {"DBLP title": "A backtracking instruction scheduler using predicate-based code hoisting to fill delay slots.", "DBLP authors": ["Tom Vander Aa", "Bingfeng Mei", "Bjorn De Sutter"], "year": 2007, "MAG papers": [{"PaperId": 1999129298, "PaperTitle": "a backtracking instruction scheduler using predicate based code hoisting to fill delay slots", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"imec": 3.0}}], "source": "ES"}, {"DBLP title": "INTACTE: an interconnect area, delay, and energy estimation tool for microarchitectural explorations.", "DBLP authors": ["Rahul Nagpal", "Arvind Madan", "Bharadwaj Amrutur", "Y. N. Srikant"], "year": 2007, "MAG papers": [{"PaperId": 2168095680, "PaperTitle": "intacte an interconnect area delay and energy estimation tool for microarchitectural explorations", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"indian institute of science": 4.0}}], "source": "ES"}, {"DBLP title": "Cache leakage control mechanism for hard real-time systems.", "DBLP authors": ["Jaw-Wei Chi", "Chia-Lin Yang", "Yi-Jung Chen", "Jian-Jia Chen"], "year": 2007, "MAG papers": [{"PaperId": 2100584139, "PaperTitle": "cache leakage control mechanism for hard real time systems", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"national taiwan university": 4.0}}], "source": "ES"}, {"DBLP title": "Performance optimal processor throttling under thermal constraints.", "DBLP authors": ["Ravishankar Rao", "Sarma B. K. Vrudhula"], "year": 2007, "MAG papers": [{"PaperId": 2118542516, "PaperTitle": "performance optimal processor throttling under thermal constraints", "Year": 2007, "CitationCount": 50, "EstimatedCitation": 70, "Affiliations": {"arizona state university": 2.0}}], "source": "ES"}, {"DBLP title": "A low power front-end for embedded processors using a block-aware instruction set.", "DBLP authors": ["Ahmad Zmily", "Christos Kozyrakis"], "year": 2007, "MAG papers": [{"PaperId": 2141763576, "PaperTitle": "a low power front end for embedded processors using a block aware instruction set", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"stanford university": 2.0}}], "source": "ES"}]