/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* CE */
#define CE__0__INTTYPE CYREG_PICU12_INTTYPE0
#define CE__0__MASK 0x01u
#define CE__0__PC CYREG_PRT12_PC0
#define CE__0__PORT 12u
#define CE__0__SHIFT 0u
#define CE__AG CYREG_PRT12_AG
#define CE__BIE CYREG_PRT12_BIE
#define CE__BIT_MASK CYREG_PRT12_BIT_MASK
#define CE__BYP CYREG_PRT12_BYP
#define CE__DM0 CYREG_PRT12_DM0
#define CE__DM1 CYREG_PRT12_DM1
#define CE__DM2 CYREG_PRT12_DM2
#define CE__DR CYREG_PRT12_DR
#define CE__INP_DIS CYREG_PRT12_INP_DIS
#define CE__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define CE__MASK 0x01u
#define CE__PORT 12u
#define CE__PRT CYREG_PRT12_PRT
#define CE__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define CE__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define CE__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define CE__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define CE__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define CE__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define CE__PS CYREG_PRT12_PS
#define CE__SHIFT 0u
#define CE__SIO_CFG CYREG_PRT12_SIO_CFG
#define CE__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define CE__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define CE__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define CE__SLW CYREG_PRT12_SLW

/* N1 */
#define N1__0__INTTYPE CYREG_PICU2_INTTYPE3
#define N1__0__MASK 0x08u
#define N1__0__PC CYREG_PRT2_PC3
#define N1__0__PORT 2u
#define N1__0__SHIFT 3u
#define N1__AG CYREG_PRT2_AG
#define N1__AMUX CYREG_PRT2_AMUX
#define N1__BIE CYREG_PRT2_BIE
#define N1__BIT_MASK CYREG_PRT2_BIT_MASK
#define N1__BYP CYREG_PRT2_BYP
#define N1__CTL CYREG_PRT2_CTL
#define N1__DM0 CYREG_PRT2_DM0
#define N1__DM1 CYREG_PRT2_DM1
#define N1__DM2 CYREG_PRT2_DM2
#define N1__DR CYREG_PRT2_DR
#define N1__INP_DIS CYREG_PRT2_INP_DIS
#define N1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define N1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define N1__LCD_EN CYREG_PRT2_LCD_EN
#define N1__MASK 0x08u
#define N1__PORT 2u
#define N1__PRT CYREG_PRT2_PRT
#define N1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define N1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define N1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define N1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define N1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define N1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define N1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define N1__PS CYREG_PRT2_PS
#define N1__SHIFT 3u
#define N1__SLW CYREG_PRT2_SLW

/* N2 */
#define N2__0__INTTYPE CYREG_PICU2_INTTYPE5
#define N2__0__MASK 0x20u
#define N2__0__PC CYREG_PRT2_PC5
#define N2__0__PORT 2u
#define N2__0__SHIFT 5u
#define N2__AG CYREG_PRT2_AG
#define N2__AMUX CYREG_PRT2_AMUX
#define N2__BIE CYREG_PRT2_BIE
#define N2__BIT_MASK CYREG_PRT2_BIT_MASK
#define N2__BYP CYREG_PRT2_BYP
#define N2__CTL CYREG_PRT2_CTL
#define N2__DM0 CYREG_PRT2_DM0
#define N2__DM1 CYREG_PRT2_DM1
#define N2__DM2 CYREG_PRT2_DM2
#define N2__DR CYREG_PRT2_DR
#define N2__INP_DIS CYREG_PRT2_INP_DIS
#define N2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define N2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define N2__LCD_EN CYREG_PRT2_LCD_EN
#define N2__MASK 0x20u
#define N2__PORT 2u
#define N2__PRT CYREG_PRT2_PRT
#define N2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define N2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define N2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define N2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define N2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define N2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define N2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define N2__PS CYREG_PRT2_PS
#define N2__SHIFT 5u
#define N2__SLW CYREG_PRT2_SLW

/* P1 */
#define P1__0__INTTYPE CYREG_PICU2_INTTYPE6
#define P1__0__MASK 0x40u
#define P1__0__PC CYREG_PRT2_PC6
#define P1__0__PORT 2u
#define P1__0__SHIFT 6u
#define P1__AG CYREG_PRT2_AG
#define P1__AMUX CYREG_PRT2_AMUX
#define P1__BIE CYREG_PRT2_BIE
#define P1__BIT_MASK CYREG_PRT2_BIT_MASK
#define P1__BYP CYREG_PRT2_BYP
#define P1__CTL CYREG_PRT2_CTL
#define P1__DM0 CYREG_PRT2_DM0
#define P1__DM1 CYREG_PRT2_DM1
#define P1__DM2 CYREG_PRT2_DM2
#define P1__DR CYREG_PRT2_DR
#define P1__INP_DIS CYREG_PRT2_INP_DIS
#define P1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define P1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define P1__LCD_EN CYREG_PRT2_LCD_EN
#define P1__MASK 0x40u
#define P1__PORT 2u
#define P1__PRT CYREG_PRT2_PRT
#define P1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define P1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define P1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define P1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define P1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define P1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define P1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define P1__PS CYREG_PRT2_PS
#define P1__SHIFT 6u
#define P1__SLW CYREG_PRT2_SLW

/* P2 */
#define P2__0__INTTYPE CYREG_PICU2_INTTYPE4
#define P2__0__MASK 0x10u
#define P2__0__PC CYREG_PRT2_PC4
#define P2__0__PORT 2u
#define P2__0__SHIFT 4u
#define P2__AG CYREG_PRT2_AG
#define P2__AMUX CYREG_PRT2_AMUX
#define P2__BIE CYREG_PRT2_BIE
#define P2__BIT_MASK CYREG_PRT2_BIT_MASK
#define P2__BYP CYREG_PRT2_BYP
#define P2__CTL CYREG_PRT2_CTL
#define P2__DM0 CYREG_PRT2_DM0
#define P2__DM1 CYREG_PRT2_DM1
#define P2__DM2 CYREG_PRT2_DM2
#define P2__DR CYREG_PRT2_DR
#define P2__INP_DIS CYREG_PRT2_INP_DIS
#define P2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define P2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define P2__LCD_EN CYREG_PRT2_LCD_EN
#define P2__MASK 0x10u
#define P2__PORT 2u
#define P2__PRT CYREG_PRT2_PRT
#define P2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define P2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define P2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define P2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define P2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define P2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define P2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define P2__PS CYREG_PRT2_PS
#define P2__SHIFT 4u
#define P2__SLW CYREG_PRT2_SLW

/* Rx */
#define Rx__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx__0__MASK 0x40u
#define Rx__0__PC CYREG_PRT12_PC6
#define Rx__0__PORT 12u
#define Rx__0__SHIFT 6u
#define Rx__AG CYREG_PRT12_AG
#define Rx__BIE CYREG_PRT12_BIE
#define Rx__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx__BYP CYREG_PRT12_BYP
#define Rx__DM0 CYREG_PRT12_DM0
#define Rx__DM1 CYREG_PRT12_DM1
#define Rx__DM2 CYREG_PRT12_DM2
#define Rx__DR CYREG_PRT12_DR
#define Rx__INP_DIS CYREG_PRT12_INP_DIS
#define Rx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx__MASK 0x40u
#define Rx__PORT 12u
#define Rx__PRT CYREG_PRT12_PRT
#define Rx__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx__PS CYREG_PRT12_PS
#define Rx__SHIFT 6u
#define Rx__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx__SLW CYREG_PRT12_SLW

/* SS */
#define SS__0__INTTYPE CYREG_PICU12_INTTYPE5
#define SS__0__MASK 0x20u
#define SS__0__PC CYREG_PRT12_PC5
#define SS__0__PORT 12u
#define SS__0__SHIFT 5u
#define SS__AG CYREG_PRT12_AG
#define SS__BIE CYREG_PRT12_BIE
#define SS__BIT_MASK CYREG_PRT12_BIT_MASK
#define SS__BYP CYREG_PRT12_BYP
#define SS__DM0 CYREG_PRT12_DM0
#define SS__DM1 CYREG_PRT12_DM1
#define SS__DM2 CYREG_PRT12_DM2
#define SS__DR CYREG_PRT12_DR
#define SS__INP_DIS CYREG_PRT12_INP_DIS
#define SS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SS__MASK 0x20u
#define SS__PORT 12u
#define SS__PRT CYREG_PRT12_PRT
#define SS__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SS__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SS__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SS__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SS__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SS__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SS__PS CYREG_PRT12_PS
#define SS__SHIFT 5u
#define SS__SIO_CFG CYREG_PRT12_SIO_CFG
#define SS__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SS__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SS__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SS__SLW CYREG_PRT12_SLW

/* Tx */
#define Tx__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx__0__MASK 0x80u
#define Tx__0__PC CYREG_PRT12_PC7
#define Tx__0__PORT 12u
#define Tx__0__SHIFT 7u
#define Tx__AG CYREG_PRT12_AG
#define Tx__BIE CYREG_PRT12_BIE
#define Tx__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx__BYP CYREG_PRT12_BYP
#define Tx__DM0 CYREG_PRT12_DM0
#define Tx__DM1 CYREG_PRT12_DM1
#define Tx__DM2 CYREG_PRT12_DM2
#define Tx__DR CYREG_PRT12_DR
#define Tx__INP_DIS CYREG_PRT12_INP_DIS
#define Tx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx__MASK 0x80u
#define Tx__PORT 12u
#define Tx__PRT CYREG_PRT12_PRT
#define Tx__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx__PS CYREG_PRT12_PS
#define Tx__SHIFT 7u
#define Tx__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx__SLW CYREG_PRT12_SLW

/* IRQ */
#define IRQ__0__INTTYPE CYREG_PICU12_INTTYPE1
#define IRQ__0__MASK 0x02u
#define IRQ__0__PC CYREG_PRT12_PC1
#define IRQ__0__PORT 12u
#define IRQ__0__SHIFT 1u
#define IRQ__AG CYREG_PRT12_AG
#define IRQ__BIE CYREG_PRT12_BIE
#define IRQ__BIT_MASK CYREG_PRT12_BIT_MASK
#define IRQ__BYP CYREG_PRT12_BYP
#define IRQ__DM0 CYREG_PRT12_DM0
#define IRQ__DM1 CYREG_PRT12_DM1
#define IRQ__DM2 CYREG_PRT12_DM2
#define IRQ__DR CYREG_PRT12_DR
#define IRQ__INP_DIS CYREG_PRT12_INP_DIS
#define IRQ__INTSTAT CYREG_PICU12_INTSTAT
#define IRQ__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define IRQ__MASK 0x02u
#define IRQ__PORT 12u
#define IRQ__PRT CYREG_PRT12_PRT
#define IRQ__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define IRQ__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define IRQ__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define IRQ__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define IRQ__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define IRQ__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define IRQ__PS CYREG_PRT12_PS
#define IRQ__SHIFT 1u
#define IRQ__SIO_CFG CYREG_PRT12_SIO_CFG
#define IRQ__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define IRQ__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define IRQ__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define IRQ__SLW CYREG_PRT12_SLW
#define IRQ__SNAP CYREG_PICU12_SNAP

/* LED */
#define LED__0__INTTYPE CYREG_PICU2_INTTYPE1
#define LED__0__MASK 0x02u
#define LED__0__PC CYREG_PRT2_PC1
#define LED__0__PORT 2u
#define LED__0__SHIFT 1u
#define LED__AG CYREG_PRT2_AG
#define LED__AMUX CYREG_PRT2_AMUX
#define LED__BIE CYREG_PRT2_BIE
#define LED__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED__BYP CYREG_PRT2_BYP
#define LED__CTL CYREG_PRT2_CTL
#define LED__DM0 CYREG_PRT2_DM0
#define LED__DM1 CYREG_PRT2_DM1
#define LED__DM2 CYREG_PRT2_DM2
#define LED__DR CYREG_PRT2_DR
#define LED__INP_DIS CYREG_PRT2_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT2_LCD_EN
#define LED__MASK 0x02u
#define LED__PORT 2u
#define LED__PRT CYREG_PRT2_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED__PS CYREG_PRT2_PS
#define LED__SHIFT 1u
#define LED__SLW CYREG_PRT2_SLW

/* SPI */
#define SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define SPI_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB07_CTL
#define SPI_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define SPI_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB07_CTL
#define SPI_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define SPI_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB07_MSK
#define SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define SPI_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB07_MSK
#define SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define SPI_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB07_ST
#define SPI_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define SPI_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define SPI_BSPIM_RxStsReg__4__MASK 0x10u
#define SPI_BSPIM_RxStsReg__4__POS 4
#define SPI_BSPIM_RxStsReg__5__MASK 0x20u
#define SPI_BSPIM_RxStsReg__5__POS 5
#define SPI_BSPIM_RxStsReg__6__MASK 0x40u
#define SPI_BSPIM_RxStsReg__6__POS 6
#define SPI_BSPIM_RxStsReg__MASK 0x70u
#define SPI_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB08_MSK
#define SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define SPI_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB08_ST
#define SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define SPI_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define SPI_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB07_A0
#define SPI_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB07_A1
#define SPI_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define SPI_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB07_D0
#define SPI_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB07_D1
#define SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define SPI_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define SPI_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB07_F0
#define SPI_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB07_F1
#define SPI_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define SPI_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define SPI_BSPIM_TxStsReg__0__MASK 0x01u
#define SPI_BSPIM_TxStsReg__0__POS 0
#define SPI_BSPIM_TxStsReg__1__MASK 0x02u
#define SPI_BSPIM_TxStsReg__1__POS 1
#define SPI_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SPI_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define SPI_BSPIM_TxStsReg__2__MASK 0x04u
#define SPI_BSPIM_TxStsReg__2__POS 2
#define SPI_BSPIM_TxStsReg__3__MASK 0x08u
#define SPI_BSPIM_TxStsReg__3__POS 3
#define SPI_BSPIM_TxStsReg__4__MASK 0x10u
#define SPI_BSPIM_TxStsReg__4__POS 4
#define SPI_BSPIM_TxStsReg__MASK 0x1Fu
#define SPI_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB04_MSK
#define SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SPI_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB04_ST
#define SPI_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define SPI_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define SPI_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define SPI_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPI_IntClock__INDEX 0x00u
#define SPI_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPI_IntClock__PM_ACT_MSK 0x01u
#define SPI_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPI_IntClock__PM_STBY_MSK 0x01u

/* MISO */
#define MISO__0__INTTYPE CYREG_PICU12_INTTYPE2
#define MISO__0__MASK 0x04u
#define MISO__0__PC CYREG_PRT12_PC2
#define MISO__0__PORT 12u
#define MISO__0__SHIFT 2u
#define MISO__AG CYREG_PRT12_AG
#define MISO__BIE CYREG_PRT12_BIE
#define MISO__BIT_MASK CYREG_PRT12_BIT_MASK
#define MISO__BYP CYREG_PRT12_BYP
#define MISO__DM0 CYREG_PRT12_DM0
#define MISO__DM1 CYREG_PRT12_DM1
#define MISO__DM2 CYREG_PRT12_DM2
#define MISO__DR CYREG_PRT12_DR
#define MISO__INP_DIS CYREG_PRT12_INP_DIS
#define MISO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define MISO__MASK 0x04u
#define MISO__PORT 12u
#define MISO__PRT CYREG_PRT12_PRT
#define MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define MISO__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define MISO__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define MISO__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define MISO__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define MISO__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define MISO__PS CYREG_PRT12_PS
#define MISO__SHIFT 2u
#define MISO__SIO_CFG CYREG_PRT12_SIO_CFG
#define MISO__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define MISO__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define MISO__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define MISO__SLW CYREG_PRT12_SLW

/* MOSI */
#define MOSI__0__INTTYPE CYREG_PICU12_INTTYPE3
#define MOSI__0__MASK 0x08u
#define MOSI__0__PC CYREG_PRT12_PC3
#define MOSI__0__PORT 12u
#define MOSI__0__SHIFT 3u
#define MOSI__AG CYREG_PRT12_AG
#define MOSI__BIE CYREG_PRT12_BIE
#define MOSI__BIT_MASK CYREG_PRT12_BIT_MASK
#define MOSI__BYP CYREG_PRT12_BYP
#define MOSI__DM0 CYREG_PRT12_DM0
#define MOSI__DM1 CYREG_PRT12_DM1
#define MOSI__DM2 CYREG_PRT12_DM2
#define MOSI__DR CYREG_PRT12_DR
#define MOSI__INP_DIS CYREG_PRT12_INP_DIS
#define MOSI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define MOSI__MASK 0x08u
#define MOSI__PORT 12u
#define MOSI__PRT CYREG_PRT12_PRT
#define MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define MOSI__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define MOSI__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define MOSI__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define MOSI__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define MOSI__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define MOSI__PS CYREG_PRT12_PS
#define MOSI__SHIFT 3u
#define MOSI__SIO_CFG CYREG_PRT12_SIO_CFG
#define MOSI__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define MOSI__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define MOSI__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define MOSI__SLW CYREG_PRT12_SLW

/* SCLK */
#define SCLK__0__INTTYPE CYREG_PICU12_INTTYPE4
#define SCLK__0__MASK 0x10u
#define SCLK__0__PC CYREG_PRT12_PC4
#define SCLK__0__PORT 12u
#define SCLK__0__SHIFT 4u
#define SCLK__AG CYREG_PRT12_AG
#define SCLK__BIE CYREG_PRT12_BIE
#define SCLK__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCLK__BYP CYREG_PRT12_BYP
#define SCLK__DM0 CYREG_PRT12_DM0
#define SCLK__DM1 CYREG_PRT12_DM1
#define SCLK__DM2 CYREG_PRT12_DM2
#define SCLK__DR CYREG_PRT12_DR
#define SCLK__INP_DIS CYREG_PRT12_INP_DIS
#define SCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCLK__MASK 0x10u
#define SCLK__PORT 12u
#define SCLK__PRT CYREG_PRT12_PRT
#define SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCLK__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCLK__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCLK__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCLK__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCLK__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCLK__PS CYREG_PRT12_PS
#define SCLK__SHIFT 4u
#define SCLK__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCLK__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCLK__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCLK__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCLK__SLW CYREG_PRT12_SLW

/* UART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB10_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB10_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB10_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB10_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB10_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB10_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB10_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB10_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB10_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB10_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB10_F1
#define UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB09_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB09_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB12_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB12_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB12_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB12_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB12_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB12_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB09_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB09_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB09_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB09_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB09_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB09_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB14_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB14_ST
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x04u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x10u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x10u
#define UART_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_RXInternalInterrupt__INTC_MASK 0x01u
#define UART_RXInternalInterrupt__INTC_NUMBER 0u
#define UART_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define UART_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define UART_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_TXInternalInterrupt__INTC_MASK 0x02u
#define UART_TXInternalInterrupt__INTC_NUMBER 1u
#define UART_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define UART_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Clock */
#define Clock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock__CFG2_SRC_SEL_MASK 0x07u
#define Clock__INDEX 0x03u
#define Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock__PM_ACT_MSK 0x08u
#define Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock__PM_STBY_MSK 0x08u

/* Timer */
#define Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Timer_TimerUDB_rstSts_stsreg__1__POS 1
#define Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB09_MSK
#define Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB09_ST
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK 0x10u
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS 4
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB11_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB11_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x90u
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB11_MSK
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define Timer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B1_UDB08_A0
#define Timer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B1_UDB08_A1
#define Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define Timer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B1_UDB08_D0
#define Timer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B1_UDB08_D1
#define Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define Timer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B1_UDB08_F0
#define Timer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B1_UDB08_F1
#define Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define Timer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B1_UDB09_A0
#define Timer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B1_UDB09_A1
#define Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define Timer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B1_UDB09_D0
#define Timer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B1_UDB09_D1
#define Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define Timer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B1_UDB09_F0
#define Timer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B1_UDB09_F1

/* PWMHBro */
#define PWMHBro_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define PWMHBro_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define PWMHBro_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define PWMHBro_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define PWMHBro_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define PWMHBro_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define PWMHBro_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define PWMHBro_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define PWMHBro_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define PWMHBro_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWMHBro_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWMHBro_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define PWMHBro_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB12_CTL
#define PWMHBro_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define PWMHBro_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB12_CTL
#define PWMHBro_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define PWMHBro_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWMHBro_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define PWMHBro_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define PWMHBro_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB12_MSK
#define PWMHBro_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWMHBro_PWMUDB_genblk8_stsreg__0__POS 0
#define PWMHBro_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWMHBro_PWMUDB_genblk8_stsreg__1__POS 1
#define PWMHBro_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define PWMHBro_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define PWMHBro_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWMHBro_PWMUDB_genblk8_stsreg__2__POS 2
#define PWMHBro_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWMHBro_PWMUDB_genblk8_stsreg__3__POS 3
#define PWMHBro_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWMHBro_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB13_MSK
#define PWMHBro_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define PWMHBro_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB13_ST
#define PWMHBro_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define PWMHBro_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define PWMHBro_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define PWMHBro_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define PWMHBro_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define PWMHBro_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define PWMHBro_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define PWMHBro_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define PWMHBro_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB13_A0
#define PWMHBro_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB13_A1
#define PWMHBro_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define PWMHBro_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB13_D0
#define PWMHBro_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB13_D1
#define PWMHBro_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define PWMHBro_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define PWMHBro_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB13_F0
#define PWMHBro_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB13_F1

/* PWMSend */
#define PWMSend_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PWMSend_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define PWMSend_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define PWMSend_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define PWMSend_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define PWMSend_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define PWMSend_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define PWMSend_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define PWMSend_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define PWMSend_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWMSend_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWMSend_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PWMSend_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB11_CTL
#define PWMSend_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define PWMSend_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB11_CTL
#define PWMSend_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define PWMSend_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWMSend_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PWMSend_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PWMSend_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB11_MSK
#define PWMSend_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWMSend_PWMUDB_genblk8_stsreg__0__POS 0
#define PWMSend_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PWMSend_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define PWMSend_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWMSend_PWMUDB_genblk8_stsreg__2__POS 2
#define PWMSend_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWMSend_PWMUDB_genblk8_stsreg__3__POS 3
#define PWMSend_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWMSend_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB11_MSK
#define PWMSend_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PWMSend_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PWMSend_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PWMSend_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB11_ST_CTL
#define PWMSend_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB11_ST_CTL
#define PWMSend_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB11_ST
#define PWMSend_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define PWMSend_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define PWMSend_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define PWMSend_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define PWMSend_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define PWMSend_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define PWMSend_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define PWMSend_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define PWMSend_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB10_A0
#define PWMSend_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB10_A1
#define PWMSend_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define PWMSend_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB10_D0
#define PWMSend_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB10_D1
#define PWMSend_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define PWMSend_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define PWMSend_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB10_F0
#define PWMSend_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB10_F1
#define PWMSend_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define PWMSend_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define PWMSend_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define PWMSend_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define PWMSend_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PWMSend_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define PWMSend_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define PWMSend_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define PWMSend_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB11_A0
#define PWMSend_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB11_A1
#define PWMSend_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define PWMSend_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB11_D0
#define PWMSend_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB11_D1
#define PWMSend_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PWMSend_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define PWMSend_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB11_F0
#define PWMSend_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB11_F1
#define PWMSend_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PWMSend_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL

/* isr_IRQ */
#define isr_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_IRQ__INTC_MASK 0x800u
#define isr_IRQ__INTC_NUMBER 11u
#define isr_IRQ__INTC_PRIOR_NUM 7u
#define isr_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_11
#define isr_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* speaker */
#define speaker__0__INTTYPE CYREG_PICU3_INTTYPE0
#define speaker__0__MASK 0x01u
#define speaker__0__PC CYREG_PRT3_PC0
#define speaker__0__PORT 3u
#define speaker__0__SHIFT 0u
#define speaker__AG CYREG_PRT3_AG
#define speaker__AMUX CYREG_PRT3_AMUX
#define speaker__BIE CYREG_PRT3_BIE
#define speaker__BIT_MASK CYREG_PRT3_BIT_MASK
#define speaker__BYP CYREG_PRT3_BYP
#define speaker__CTL CYREG_PRT3_CTL
#define speaker__DM0 CYREG_PRT3_DM0
#define speaker__DM1 CYREG_PRT3_DM1
#define speaker__DM2 CYREG_PRT3_DM2
#define speaker__DR CYREG_PRT3_DR
#define speaker__INP_DIS CYREG_PRT3_INP_DIS
#define speaker__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define speaker__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define speaker__LCD_EN CYREG_PRT3_LCD_EN
#define speaker__MASK 0x01u
#define speaker__PORT 3u
#define speaker__PRT CYREG_PRT3_PRT
#define speaker__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define speaker__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define speaker__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define speaker__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define speaker__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define speaker__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define speaker__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define speaker__PS CYREG_PRT3_PS
#define speaker__SHIFT 0u
#define speaker__SLW CYREG_PRT3_SLW

/* PWMServo */
#define PWMServo_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWMServo_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWMServo_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define PWMServo_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB15_CTL
#define PWMServo_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define PWMServo_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB15_CTL
#define PWMServo_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define PWMServo_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWMServo_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWMServo_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWMServo_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB15_MSK
#define PWMServo_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWMServo_PWMUDB_genblk8_stsreg__0__POS 0
#define PWMServo_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWMServo_PWMUDB_genblk8_stsreg__2__POS 2
#define PWMServo_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWMServo_PWMUDB_genblk8_stsreg__3__POS 3
#define PWMServo_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWMServo_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB15_MSK
#define PWMServo_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWMServo_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWMServo_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define PWMServo_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB15_ST_CTL
#define PWMServo_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB15_ST_CTL
#define PWMServo_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB15_ST
#define PWMServo_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define PWMServo_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define PWMServo_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define PWMServo_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define PWMServo_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define PWMServo_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define PWMServo_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define PWMServo_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define PWMServo_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB14_A0
#define PWMServo_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB14_A1
#define PWMServo_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define PWMServo_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB14_D0
#define PWMServo_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB14_D1
#define PWMServo_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define PWMServo_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define PWMServo_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB14_F0
#define PWMServo_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB14_F1
#define PWMServo_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define PWMServo_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB15_A0
#define PWMServo_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB15_A1
#define PWMServo_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define PWMServo_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB15_D0
#define PWMServo_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB15_D1
#define PWMServo_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define PWMServo_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define PWMServo_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB15_F0
#define PWMServo_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB15_F1
#define PWMServo_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWMServo_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL

/* ServoPWM */
#define ServoPWM__0__INTTYPE CYREG_PICU2_INTTYPE0
#define ServoPWM__0__MASK 0x01u
#define ServoPWM__0__PC CYREG_PRT2_PC0
#define ServoPWM__0__PORT 2u
#define ServoPWM__0__SHIFT 0u
#define ServoPWM__AG CYREG_PRT2_AG
#define ServoPWM__AMUX CYREG_PRT2_AMUX
#define ServoPWM__BIE CYREG_PRT2_BIE
#define ServoPWM__BIT_MASK CYREG_PRT2_BIT_MASK
#define ServoPWM__BYP CYREG_PRT2_BYP
#define ServoPWM__CTL CYREG_PRT2_CTL
#define ServoPWM__DM0 CYREG_PRT2_DM0
#define ServoPWM__DM1 CYREG_PRT2_DM1
#define ServoPWM__DM2 CYREG_PRT2_DM2
#define ServoPWM__DR CYREG_PRT2_DR
#define ServoPWM__INP_DIS CYREG_PRT2_INP_DIS
#define ServoPWM__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define ServoPWM__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define ServoPWM__LCD_EN CYREG_PRT2_LCD_EN
#define ServoPWM__MASK 0x01u
#define ServoPWM__PORT 2u
#define ServoPWM__PRT CYREG_PRT2_PRT
#define ServoPWM__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define ServoPWM__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define ServoPWM__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define ServoPWM__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define ServoPWM__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define ServoPWM__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define ServoPWM__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define ServoPWM__PS CYREG_PRT2_PS
#define ServoPWM__SHIFT 0u
#define ServoPWM__SLW CYREG_PRT2_SLW

/* isr_send */
#define isr_send__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_send__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_send__INTC_MASK 0x04u
#define isr_send__INTC_NUMBER 2u
#define isr_send__INTC_PRIOR_NUM 7u
#define isr_send__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isr_send__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_send__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* HBroClock */
#define HBroClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define HBroClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define HBroClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define HBroClock__CFG2_SRC_SEL_MASK 0x07u
#define HBroClock__INDEX 0x01u
#define HBroClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define HBroClock__PM_ACT_MSK 0x02u
#define HBroClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define HBroClock__PM_STBY_MSK 0x02u

/* ServoClock */
#define ServoClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define ServoClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define ServoClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define ServoClock__CFG2_SRC_SEL_MASK 0x07u
#define ServoClock__INDEX 0x02u
#define ServoClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ServoClock__PM_ACT_MSK 0x04u
#define ServoClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ServoClock__PM_STBY_MSK 0x04u

/* SteeringPin */
#define SteeringPin__0__INTTYPE CYREG_PICU0_INTTYPE7
#define SteeringPin__0__MASK 0x80u
#define SteeringPin__0__PC CYREG_PRT0_PC7
#define SteeringPin__0__PORT 0u
#define SteeringPin__0__SHIFT 7u
#define SteeringPin__AG CYREG_PRT0_AG
#define SteeringPin__AMUX CYREG_PRT0_AMUX
#define SteeringPin__BIE CYREG_PRT0_BIE
#define SteeringPin__BIT_MASK CYREG_PRT0_BIT_MASK
#define SteeringPin__BYP CYREG_PRT0_BYP
#define SteeringPin__CTL CYREG_PRT0_CTL
#define SteeringPin__DM0 CYREG_PRT0_DM0
#define SteeringPin__DM1 CYREG_PRT0_DM1
#define SteeringPin__DM2 CYREG_PRT0_DM2
#define SteeringPin__DR CYREG_PRT0_DR
#define SteeringPin__INP_DIS CYREG_PRT0_INP_DIS
#define SteeringPin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SteeringPin__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SteeringPin__LCD_EN CYREG_PRT0_LCD_EN
#define SteeringPin__MASK 0x80u
#define SteeringPin__PORT 0u
#define SteeringPin__PRT CYREG_PRT0_PRT
#define SteeringPin__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SteeringPin__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SteeringPin__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SteeringPin__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SteeringPin__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SteeringPin__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SteeringPin__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SteeringPin__PS CYREG_PRT0_PS
#define SteeringPin__SHIFT 7u
#define SteeringPin__SLW CYREG_PRT0_SLW

/* ThrottlePin */
#define ThrottlePin__0__INTTYPE CYREG_PICU2_INTTYPE7
#define ThrottlePin__0__MASK 0x80u
#define ThrottlePin__0__PC CYREG_PRT2_PC7
#define ThrottlePin__0__PORT 2u
#define ThrottlePin__0__SHIFT 7u
#define ThrottlePin__AG CYREG_PRT2_AG
#define ThrottlePin__AMUX CYREG_PRT2_AMUX
#define ThrottlePin__BIE CYREG_PRT2_BIE
#define ThrottlePin__BIT_MASK CYREG_PRT2_BIT_MASK
#define ThrottlePin__BYP CYREG_PRT2_BYP
#define ThrottlePin__CTL CYREG_PRT2_CTL
#define ThrottlePin__DM0 CYREG_PRT2_DM0
#define ThrottlePin__DM1 CYREG_PRT2_DM1
#define ThrottlePin__DM2 CYREG_PRT2_DM2
#define ThrottlePin__DR CYREG_PRT2_DR
#define ThrottlePin__INP_DIS CYREG_PRT2_INP_DIS
#define ThrottlePin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define ThrottlePin__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define ThrottlePin__LCD_EN CYREG_PRT2_LCD_EN
#define ThrottlePin__MASK 0x80u
#define ThrottlePin__PORT 2u
#define ThrottlePin__PRT CYREG_PRT2_PRT
#define ThrottlePin__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define ThrottlePin__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define ThrottlePin__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define ThrottlePin__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define ThrottlePin__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define ThrottlePin__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define ThrottlePin__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define ThrottlePin__PS CYREG_PRT2_PS
#define ThrottlePin__SHIFT 7u
#define ThrottlePin__SLW CYREG_PRT2_SLW

/* SteeringTimer */
#define SteeringTimer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define SteeringTimer_TimerUDB_rstSts_stsreg__0__POS 0
#define SteeringTimer_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define SteeringTimer_TimerUDB_rstSts_stsreg__1__POS 1
#define SteeringTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define SteeringTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define SteeringTimer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define SteeringTimer_TimerUDB_rstSts_stsreg__2__POS 2
#define SteeringTimer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define SteeringTimer_TimerUDB_rstSts_stsreg__3__POS 3
#define SteeringTimer_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define SteeringTimer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB05_MSK
#define SteeringTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SteeringTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SteeringTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define SteeringTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define SteeringTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define SteeringTimer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB05_ST
#define SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK 0x10u
#define SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS 4
#define SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB05_CTL
#define SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB05_CTL
#define SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x90u
#define SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SteeringTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB05_MSK
#define SteeringTimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define SteeringTimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define SteeringTimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define SteeringTimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define SteeringTimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SteeringTimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define SteeringTimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define SteeringTimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define SteeringTimer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB04_A0
#define SteeringTimer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB04_A1
#define SteeringTimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define SteeringTimer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB04_D0
#define SteeringTimer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB04_D1
#define SteeringTimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SteeringTimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define SteeringTimer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB04_F0
#define SteeringTimer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB04_F1
#define SteeringTimer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define SteeringTimer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define SteeringTimer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define SteeringTimer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define SteeringTimer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define SteeringTimer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define SteeringTimer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define SteeringTimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define SteeringTimer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB05_A0
#define SteeringTimer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB05_A1
#define SteeringTimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define SteeringTimer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB05_D0
#define SteeringTimer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB05_D1
#define SteeringTimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define SteeringTimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define SteeringTimer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB05_F0
#define SteeringTimer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB05_F1
#define SteeringTimer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SteeringTimer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL

/* isr_steering_Fall */
#define isr_steering_Fall__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_steering_Fall__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_steering_Fall__INTC_MASK 0x08u
#define isr_steering_Fall__INTC_NUMBER 3u
#define isr_steering_Fall__INTC_PRIOR_NUM 7u
#define isr_steering_Fall__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_steering_Fall__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_steering_Fall__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_throttle_Fall */
#define isr_throttle_Fall__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_throttle_Fall__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_throttle_Fall__INTC_MASK 0x10u
#define isr_throttle_Fall__INTC_NUMBER 4u
#define isr_throttle_Fall__INTC_PRIOR_NUM 7u
#define isr_throttle_Fall__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_throttle_Fall__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_throttle_Fall__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "00_Basic_Tx"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000001Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO0 3.3
#define CYDEV_VDDIO0_MV 3300
#define CYDEV_VDDIO1 3.3
#define CYDEV_VDDIO1_MV 3300
#define CYDEV_VDDIO2 3.3
#define CYDEV_VDDIO2_MV 3300
#define CYDEV_VDDIO3 3.3
#define CYDEV_VDDIO3_MV 3300
#define CYDEV_VIO0 3.3
#define CYDEV_VIO0_MV 3300
#define CYDEV_VIO1 3.3
#define CYDEV_VIO1_MV 3300
#define CYDEV_VIO2 3.3
#define CYDEV_VIO2_MV 3300
#define CYDEV_VIO3 3.3
#define CYDEV_VIO3_MV 3300
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define CyScBoostClk__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define CyScBoostClk__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define CyScBoostClk__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define CyScBoostClk__CFG2_SRC_SEL_MASK 0x07u
#define CyScBoostClk__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define CyScBoostClk__CFG3_PHASE_DLY_MASK 0x0Fu
#define CyScBoostClk__INDEX 0x00u
#define CyScBoostClk__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define CyScBoostClk__PM_ACT_MSK 0x01u
#define CyScBoostClk__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define CyScBoostClk__PM_STBY_MSK 0x01u
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
