{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663476494302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663476494302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 18 12:48:14 2022 " "Processing started: Sun Sep 18 12:48:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663476494302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663476494302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Giraffe_ADC -c Giraffe_ADC " "Command: quartus_map --read_settings_files=on --write_settings_files=off Giraffe_ADC -c Giraffe_ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663476494302 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663476494941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "src/uart_tx.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/uart_tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663476504102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663476504102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/giraffe_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/giraffe_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Giraffe_ADC " "Found entity 1: Giraffe_ADC" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663476504102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663476504102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "src/clk_div.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663476504112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663476504112 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart_rdy Giraffe_ADC.v(64) " "Verilog HDL Implicit Net warning at Giraffe_ADC.v(64): created implicit net for \"uart_rdy\"" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663476504112 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(39) " "Verilog HDL Parameter Declaration warning at uart_tx.v(39): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/uart_tx.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/uart_tx.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1663476504112 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Giraffe_ADC " "Elaborating entity \"Giraffe_ADC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663476504172 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ack_unit_delay2 Giraffe_ADC.v(106) " "Verilog HDL or VHDL warning at Giraffe_ADC.v(106): object \"ack_unit_delay2\" assigned a value but never read" {  } { { "src/Giraffe_ADC.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1663476504172 "|Giraffe_ADC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:u_clk_div " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:u_clk_div\"" {  } { { "src/Giraffe_ADC.v" "u_clk_div" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663476504202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:u_uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:u_uart_tx\"" {  } { { "src/Giraffe_ADC.v" "u_uart_tx" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/Giraffe_ADC.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663476504205 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_bit uart_tx.v(60) " "Verilog HDL Always Construct warning at uart_tx.v(60): variable \"cnt_bit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/uart_tx.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/uart_tx.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1663476504212 "|Giraffe_ADC|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_bit uart_tx.v(65) " "Verilog HDL Always Construct warning at uart_tx.v(65): variable \"cnt_bit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/uart_tx.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/uart_tx.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1663476504212 "|Giraffe_ADC|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_bit uart_tx.v(70) " "Verilog HDL Always Construct warning at uart_tx.v(70): variable \"cnt_bit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/uart_tx.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/uart_tx.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1663476504212 "|Giraffe_ADC|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(114) " "Verilog HDL assignment warning at uart_tx.v(114): truncated value with size 32 to match size of target (4)" {  } { { "src/uart_tx.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/uart_tx.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663476504212 "|Giraffe_ADC|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(123) " "Verilog HDL assignment warning at uart_tx.v(123): truncated value with size 32 to match size of target (4)" {  } { { "src/uart_tx.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/uart_tx.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663476504212 "|Giraffe_ADC|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(133) " "Verilog HDL assignment warning at uart_tx.v(133): truncated value with size 32 to match size of target (4)" {  } { { "src/uart_tx.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/uart_tx.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1663476504212 "|Giraffe_ADC|uart_tx:u_uart_tx"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/uart_tx.v" "" { Text "C:/Users/mjg65/Documents/Quartus/Giraffe_ADC/src/uart_tx.v" 94 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1663476504731 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1663476504731 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1663476504865 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1663476505233 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1663476505511 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663476505511 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "152 " "Implemented 152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1663476505661 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1663476505661 ""} { "Info" "ICUT_CUT_TM_LCELLS" "136 " "Implemented 136 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1663476505661 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1663476505661 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663476505673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 18 12:48:25 2022 " "Processing ended: Sun Sep 18 12:48:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663476505673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663476505673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663476505673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663476505673 ""}
