{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1464561316226 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ConexionAtomNios EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"ConexionAtomNios\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1464561316468 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1464561316556 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1464561316556 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "de2i_150_pcie:system_inst\|de2i_150_pcie_altpll_qsys:altpll_qsys\|de2i_150_pcie_altpll_qsys_altpll_drn2:sd1\|pll7 clock3 " "Compensate clock of PLL \"de2i_150_pcie:system_inst\|de2i_150_pcie_altpll_qsys:altpll_qsys\|de2i_150_pcie_altpll_qsys_altpll_drn2:sd1\|pll7\" has been set to clock3" {  } { { "de2i_150_pcie/synthesis/submodules/de2i_150_pcie_altpll_qsys.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/de2i_150_pcie_altpll_qsys.v" 149 -1 0 } } { "" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 20593 10611 11489 0 0 ""}  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1464561316703 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1464561317779 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1464561317791 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1464561319256 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1464561319256 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1464561319256 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1464561319256 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1464561319256 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 48143 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1464561319296 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 48145 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1464561319296 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 48147 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1464561319296 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 48149 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1464561319296 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 48151 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1464561319296 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1464561319296 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1464561324659 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "2 " "Following 2 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_TX_p PCIE_TX_p(n) " "Pin \"PCIE_TX_p\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_TX_p(n)\"" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_p } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_p" } } } } { "ConexionAtomNios.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/ConexionAtomNios.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 473 10611 11489 0 0 ""} { 0 { 0 ""} 0 48153 10611 11489 0 0 ""}  }  } } { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_p(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1464561327078 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_RX_p PCIE_RX_p(n) " "Pin \"PCIE_RX_p\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_RX_p(n)\"" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_p } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_p" } } } } { "ConexionAtomNios.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/ConexionAtomNios.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 472 10611 11489 0 0 ""} { 0 { 0 ""} 0 48155 10611 11489 0 0 ""}  }  } } { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_p(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1464561327078 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1464561327078 ""}
{ "Warning" "WFHSSI_FHSSI_NOT_LVDS_IO_STD_GROUP" "" "Following pin(s) must use differential I/O standard -- the Fitter will automatically assign differential I/O standard to pin(s)" { { "Warning" "WFHSSI_FHSSI_AUTO_PROMOTE_DIFF_IO_STD" "PCIE_RX_p 1.5-V PCML " "Pin PCIE_RX_p must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_p } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_p" } } } } { "ConexionAtomNios.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/ConexionAtomNios.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 472 10611 11489 0 0 ""}  }  } }  } 0 167037 "Pin %1!s! must use differential I/O standard based on the netlist -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1464561327280 ""} { "Warning" "WFHSSI_FHSSI_AUTO_PROMOTE_DIFF_IO_STD" "PCIE_RX_p(n) 1.5-V PCML " "Pin PCIE_RX_p(n) must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_p(n) } } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 48155 10611 11489 0 0 ""}  }  } }  } 0 167037 "Pin %1!s! must use differential I/O standard based on the netlist -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1464561327280 ""} { "Warning" "WFHSSI_FHSSI_AUTO_PROMOTE_DIFF_IO_STD" "PCIE_TX_p 1.5-V PCML " "Pin PCIE_TX_p must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_p } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_p" } } } } { "ConexionAtomNios.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/ConexionAtomNios.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 473 10611 11489 0 0 ""}  }  } }  } 0 167037 "Pin %1!s! must use differential I/O standard based on the netlist -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1464561327280 ""} { "Warning" "WFHSSI_FHSSI_AUTO_PROMOTE_DIFF_IO_STD" "PCIE_TX_p(n) 1.5-V PCML " "Pin PCIE_TX_p(n) must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_p(n) } } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 48153 10611 11489 0 0 ""}  }  } }  } 0 167037 "Pin %1!s! must use differential I/O standard based on the netlist -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1464561327280 ""}  } {  } 0 167036 "Following pin(s) must use differential I/O standard -- the Fitter will automatically assign differential I/O standard to pin(s)" 0 0 "Fitter" 0 -1 1464561327280 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1464561328306 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1464561328306 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "de2i_150_pcie/synthesis/submodules/de2i_150_pcie_pcie_ip_altgx_internal.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/de2i_150_pcie_pcie_ip_altgx_internal.v" 449 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 5127 10611 11489 0 0 ""}  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1464561328306 ""}
{ "Info" "IFHSSI_FHSSI_MERGING_COMPLETE" "" "GXB Quad Optimizer operation is complete" {  } {  } 0 167012 "GXB Quad Optimizer operation is complete" 0 0 "Fitter" 0 -1 1464561328308 ""}
{ "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Current transceiver placement " "Current transceiver placement" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "QUAD_SIDE_LEFT " "QUAD_SIDE_LEFT" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PCIEHIP_X0_Y16_N5            de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip " "PCIEHIP_X0_Y16_N5            de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip" {  } { { "de2i_150_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2456 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 19124 10611 11489 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y1_N5    de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|cal_blk0 " "CALIBRATIONBLOCK_X0_Y1_N5    de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|cal_blk0" {  } { { "de2i_150_pcie/synthesis/submodules/de2i_150_pcie_pcie_ip_altgx_internal.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/de2i_150_pcie_pcie_ip_altgx_internal.v" 362 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 10996 10611 11489 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_1                         " "PLL_1                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_5                        de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 " "PLL_5                        de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/db/altpll_nn81.tdf" 36 2 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 5048 10611 11489 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_6                         " "PLL_6                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_7                         " "PLL_7                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_8                         " "PLL_8                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_2                         " "PLL_2                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL0 " "Atoms placed to IOBANK_QL0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y28_N6                de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|cent_unit0 " "CMU_X0_Y28_N6                de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|cent_unit0" {  } { { "de2i_150_pcie/synthesis/submodules/de2i_150_pcie_pcie_ip_altgx_internal.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/de2i_150_pcie_pcie_ip_altgx_internal.v" 449 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 5127 10611 11489 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                      PCIE_RX_p " "PIN_AC2                      PCIE_RX_p" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_p } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_p" } } } } { "ConexionAtomNios.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/ConexionAtomNios.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 472 10611 11489 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                      PCIE_RX_p~input " "PIN_AC2                      PCIE_RX_p~input" {  } { { "ConexionAtomNios.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/ConexionAtomNios.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 47905 10611 11489 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y16_N6              de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|receive_pma0 " "RXPMA_X0_Y16_N6              de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|receive_pma0" {  } { { "de2i_150_pcie/synthesis/submodules/de2i_150_pcie_pcie_ip_altgx_internal.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/de2i_150_pcie_pcie_ip_altgx_internal.v" 706 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 10199 10611 11489 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y16_N8              de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|receive_pcs0 " "RXPCS_X0_Y16_N8              de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|receive_pcs0" {  } { { "de2i_150_pcie/synthesis/submodules/de2i_150_pcie_pcie_ip_altgx_internal.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/de2i_150_pcie_pcie_ip_altgx_internal.v" 596 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 13509 10611 11489 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y16_N9              de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|transmit_pcs0 " "TXPCS_X0_Y16_N9              de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|transmit_pcs0" {  } { { "de2i_150_pcie/synthesis/submodules/de2i_150_pcie_pcie_ip_altgx_internal.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/de2i_150_pcie_pcie_ip_altgx_internal.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 5125 10611 11489 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y16_N7              de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|transmit_pma0 " "TXPMA_X0_Y16_N7              de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|transmit_pma0" {  } { { "de2i_150_pcie/synthesis/submodules/de2i_150_pcie_pcie_ip_altgx_internal.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/de2i_150_pcie_pcie_ip_altgx_internal.v" 859 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 13704 10611 11489 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                      PCIE_TX_p " "PIN_AB4                      PCIE_TX_p" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_p } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_p" } } } } { "ConexionAtomNios.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/ConexionAtomNios.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 473 10611 11489 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                      PCIE_TX_p~output " "PIN_AB4                      PCIE_TX_p~output" {  } { { "ConexionAtomNios.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/ConexionAtomNios.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 47904 10611 11489 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y22_N6               " "RXPMA_X0_Y22_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y22_N8               " "RXPCS_X0_Y22_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y22_N9               " "TXPCS_X0_Y22_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y22_N7               " "TXPMA_X0_Y22_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y29_N6               " "RXPMA_X0_Y29_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y29_N8               " "RXPCS_X0_Y29_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y29_N9               " "TXPCS_X0_Y29_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y29_N7               " "TXPMA_X0_Y29_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y35_N6               " "RXPMA_X0_Y35_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y35_N8               " "RXPCS_X0_Y35_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y35_N9               " "TXPCS_X0_Y35_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y35_N7               " "TXPMA_X0_Y35_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL1 " "Atoms placed to IOBANK_QL1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y62_N6                 " "CMU_X0_Y62_N6                " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y50_N6               " "RXPMA_X0_Y50_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y50_N8               " "RXPCS_X0_Y50_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y50_N9               " "TXPCS_X0_Y50_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y50_N7               " "TXPMA_X0_Y50_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y56_N6               " "RXPMA_X0_Y56_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y56_N8               " "RXPCS_X0_Y56_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y56_N9               " "TXPCS_X0_Y56_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y56_N7               " "TXPMA_X0_Y56_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y63_N6               " "RXPMA_X0_Y63_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y63_N8               " "RXPCS_X0_Y63_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y63_N9               " "TXPCS_X0_Y63_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y63_N7               " "TXPMA_X0_Y63_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y69_N6               " "RXPMA_X0_Y69_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y69_N8               " "RXPCS_X0_Y69_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y69_N9               " "TXPCS_X0_Y69_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y69_N7               " "TXPMA_X0_Y69_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1464561328314 ""}  } {  } 0 167097 "%1!s!" 0 0 "Fitter" 0 -1 1464561328314 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1464561328614 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1464561328614 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "de2i_150_pcie/synthesis/submodules/de2i_150_pcie_pcie_ip_altgx_internal.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/de2i_150_pcie_pcie_ip_altgx_internal.v" 449 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 5127 10611 11489 0 0 ""}  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1464561328614 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] 25 2 0 0 " "Implementing clock multiplication of 25, clock division of 2, and phase shift of 0 degrees (0 ps) for de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 5048 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1464561328698 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 5049 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1464561328698 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 5050 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1464561328698 ""}  } { { "db/altpll_nn81.tdf" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 5048 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1464561328698 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "de2i_150_pcie:system_inst\|de2i_150_pcie_altpll_qsys:altpll_qsys\|de2i_150_pcie_altpll_qsys_altpll_drn2:sd1\|pll7 MPLL PLL " "Implemented PLL \"de2i_150_pcie:system_inst\|de2i_150_pcie_altpll_qsys:altpll_qsys\|de2i_150_pcie_altpll_qsys_altpll_drn2:sd1\|pll7\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de2i_150_pcie:system_inst\|de2i_150_pcie_altpll_qsys:altpll_qsys\|de2i_150_pcie_altpll_qsys_altpll_drn2:sd1\|wire_pll7_clk\[3\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for de2i_150_pcie:system_inst\|de2i_150_pcie_altpll_qsys:altpll_qsys\|de2i_150_pcie_altpll_qsys_altpll_drn2:sd1\|wire_pll7_clk\[3\] port" {  } { { "de2i_150_pcie/synthesis/submodules/de2i_150_pcie_altpll_qsys.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/de2i_150_pcie_altpll_qsys.v" 149 -1 0 } } { "" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 20596 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1464561328720 ""}  } { { "de2i_150_pcie/synthesis/submodules/de2i_150_pcie_altpll_qsys.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/de2i_150_pcie_altpll_qsys.v" 149 -1 0 } } { "" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 20593 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1464561328720 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1464561330591 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1464561330591 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1464561330591 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1464561330591 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1464561330591 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1464561330591 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_pcie/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'de2i_150_pcie/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1464561330788 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_pcie/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: 'de2i_150_pcie/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1464561330836 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 14 *refclk_export port or pin or register or keeper or net or combinational node or node " "Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1464561331152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1464561331153 ""}  } { { "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1464561331153 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1464561331166 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1464561331166 ""}  } { { "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1464561331166 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1464561331178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1464561331178 ""}  } { { "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1464561331178 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1464561331179 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *_hssi_pcie_hip* clock " "Ignored filter at altera_pci_express.sdc(18): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1464561331179 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups altera_pci_express.sdc 18 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Ignored set_clock_groups at altera_pci_express.sdc(18): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\]" {  } { { "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1464561331180 ""}  } { { "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1464561331180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups altera_pci_express.sdc 18 Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements " "Ignored set_clock_groups at altera_pci_express.sdc(18): Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements" {  } { { "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1464561331180 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_pcie/synthesis/submodules/de2i_150_pcie_nios2_cpu.sdc " "Reading SDC File: 'de2i_150_pcie/synthesis/submodules/de2i_150_pcie_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1464561331208 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OSC_50_BANK2 " "Node: OSC_50_BANK2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register de2i_150_pcie:system_inst\|de2i_150_pcie_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_ju22:auto_generated\|ram_block1a27~portb_we_reg OSC_50_BANK2 " "Register de2i_150_pcie:system_inst\|de2i_150_pcie_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_ju22:auto_generated\|ram_block1a27~portb_we_reg is being clocked by OSC_50_BANK2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1464561331494 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1464561331494 "|ConexionAtomNios|OSC_50_BANK2"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1464561331736 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1464561331737 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: system_inst\|pcie_ip\|altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: system_inst\|pcie_ip\|altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|pll0\|auto_generated\|pll1\|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1464561331809 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: system_inst\|pcie_ip\|altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: system_inst\|pcie_ip\|altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|pll0\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1464561331809 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: system_inst\|pcie_ip\|altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: system_inst\|pcie_ip\|altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|pll0\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1464561331809 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: system_inst\|pcie_ip\|altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: system_inst\|pcie_ip\|altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|pll0\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1464561331809 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: system_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: system_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1464561331809 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1464561331809 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1464561331810 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1464561331811 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1464561331811 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1464561331811 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1464561331811 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_pcie:system_inst\|de2i_150_pcie_altpll_qsys:altpll_qsys\|de2i_150_pcie_altpll_qsys_altpll_drn2:sd1\|wire_pll7_clk\[3\] (placed in counter C0 of PLL_1) " "Automatically promoted node de2i_150_pcie:system_inst\|de2i_150_pcie_altpll_qsys:altpll_qsys\|de2i_150_pcie_altpll_qsys_altpll_drn2:sd1\|wire_pll7_clk\[3\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1464561334163 ""}  } { { "de2i_150_pcie/synthesis/submodules/de2i_150_pcie_altpll_qsys.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/de2i_150_pcie_altpll_qsys.v" 186 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 20593 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464561334163 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|core_clk_out  " "Automatically promoted node de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|core_clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1464561334163 ""}  } { { "de2i_150_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2456 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 19124 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464561334163 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OSC_50_BANK2~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p)) " "Automatically promoted node OSC_50_BANK2~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1464561334163 ""}  } { { "ConexionAtomNios.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/ConexionAtomNios.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 47908 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464561334163 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1464561334163 ""}  } { { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 47558 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464561334163 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr  " "Automatically promoted node de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1464561334164 ""}  } { { "de2i_150_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altpciexpav_stif_app.v" 455 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 18213 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464561334164 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_pcie:system_inst\|de2i_150_pcie_sgdma:sgdma\|reset_n  " "Automatically promoted node de2i_150_pcie:system_inst\|de2i_150_pcie_sgdma:sgdma\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1464561334164 ""}  } { { "de2i_150_pcie/synthesis/submodules/de2i_150_pcie_sgdma.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/de2i_150_pcie_sgdma.v" 2726 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 4951 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464561334164 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_pcie:system_inst\|altera_reset_controller:rst_controller_002\|r_sync_rst  " "Automatically promoted node de2i_150_pcie:system_inst\|altera_reset_controller:rst_controller_002\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1464561334164 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_pcie:system_inst\|altera_reset_controller:rst_controller_002\|WideOr0~0 " "Destination node de2i_150_pcie:system_inst\|altera_reset_controller:rst_controller_002\|WideOr0~0" {  } { { "de2i_150_pcie/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 23789 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1464561334164 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1464561334164 ""}  } { { "de2i_150_pcie/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 20636 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464561334164 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\|rstn_rr  " "Automatically promoted node de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\|rstn_rr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1464561334164 ""}  } { { "de2i_150_pcie/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altpciexpav_stif_cfg_status.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 14225 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464561334164 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_pcie:system_inst\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node de2i_150_pcie:system_inst\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1464561334164 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_pcie:system_inst\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node de2i_150_pcie:system_inst\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "de2i_150_pcie/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 23708 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1464561334164 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_pcie:system_inst\|de2i_150_pcie_nios2:nios2\|de2i_150_pcie_nios2_cpu:cpu\|W_rf_wren " "Destination node de2i_150_pcie:system_inst\|de2i_150_pcie_nios2:nios2\|de2i_150_pcie_nios2_cpu:cpu\|W_rf_wren" {  } { { "de2i_150_pcie/synthesis/submodules/de2i_150_pcie_nios2_cpu.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/de2i_150_pcie_nios2_cpu.v" 3596 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 20511 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1464561334164 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_pcie:system_inst\|de2i_150_pcie_nios2:nios2\|de2i_150_pcie_nios2_cpu:cpu\|de2i_150_pcie_nios2_cpu_nios2_oci:the_de2i_150_pcie_nios2_cpu_nios2_oci\|de2i_150_pcie_nios2_cpu_nios2_oci_debug:the_de2i_150_pcie_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node de2i_150_pcie:system_inst\|de2i_150_pcie_nios2:nios2\|de2i_150_pcie_nios2_cpu:cpu\|de2i_150_pcie_nios2_cpu_nios2_oci:the_de2i_150_pcie_nios2_cpu_nios2_oci\|de2i_150_pcie_nios2_cpu_nios2_oci_debug:the_de2i_150_pcie_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "de2i_150_pcie:system_inst\|de2i_150_pcie_nios2:nios2\|de2i_150_pcie_nios2_cpu:cpu\|de2i_150_pcie_nios2_cpu_nios2_oci:the_de2i_150_pcie_nios2_cpu_nios2_oci\|de2i_150_pcie_nios2_cpu_nios2_oci_debug:the_de2i_150_pcie_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 19763 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1464561334164 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1464561334164 ""}  } { { "de2i_150_pcie/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 526 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464561334164 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_pcie:system_inst\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node de2i_150_pcie:system_inst\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1464561334165 ""}  } { { "de2i_150_pcie/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 20618 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464561334165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1464561334165 ""}  } { { "de2i_150_pcie/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_reset_synchronizer.v" 75 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 4957 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464561334165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset\|arst_r\[2\]  " "Automatically promoted node de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset\|arst_r\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1464561334165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|cent_unit0 " "Destination node de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|cent_unit0" {  } { { "de2i_150_pcie/synthesis/submodules/de2i_150_pcie_pcie_ip_altgx_internal.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/de2i_150_pcie_pcie_ip_altgx_internal.v" 449 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 5127 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1464561334165 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1464561334165 ""}  } { { "de2i_150_pcie/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altpcie_rs_serdes.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 4965 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464561334165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|reset_n_rr  " "Automatically promoted node de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|reset_n_rr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1464561334165 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset\|arst_r\[2\] " "Destination node de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset\|arst_r\[2\]" {  } { { "de2i_150_pcie/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altpcie_rs_serdes.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 4965 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1464561334165 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1464561334165 ""}  } { { "de2i_150_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 5044 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464561334165 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_pcie:system_inst\|de2i_150_pcie_sgdma:sgdma\|de2i_150_pcie_sgdma_chain:the_de2i_150_pcie_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_pcie_sgdma:the_descriptor_read_which_resides_within_de2i_150_pcie_sgdma\|altshift_taps:desc_assembler_rtl_0\|shift_taps_78n:auto_generated\|dffe4  " "Automatically promoted node de2i_150_pcie:system_inst\|de2i_150_pcie_sgdma:sgdma\|de2i_150_pcie_sgdma_chain:the_de2i_150_pcie_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_pcie_sgdma:the_descriptor_read_which_resides_within_de2i_150_pcie_sgdma\|altshift_taps:desc_assembler_rtl_0\|shift_taps_78n:auto_generated\|dffe4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1464561334166 ""}  } { { "db/shift_taps_78n.tdf" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/db/shift_taps_78n.tdf" 40 2 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 22091 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464561334166 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn  " "Automatically promoted node de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1464561334166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]~0 " "Destination node de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]~0" {  } { { "de2i_150_pcie/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_reset_synchronizer.v" 75 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 30012 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1464561334166 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1464561334166 ""}  } { { "de2i_150_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 213 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 5045 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464561334166 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1464561337905 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1464561337957 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1464561337959 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1464561338022 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1464561338128 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1464561338218 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1464561338219 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1464561338254 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1464561338279 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1464561338319 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1464561338319 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1464561338618 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1464561338618 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "de2i_150_pcie/synthesis/submodules/de2i_150_pcie_pcie_ip_altgx_internal.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/de2i_150_pcie_pcie_ip_altgx_internal.v" 362 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 10996 10611 11489 0 0 ""}  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1464561338618 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "de2i_150_pcie/synthesis/submodules/de2i_150_pcie_pcie_ip_altgx_internal.v" "" { Text "D:/Documentos/Downloads/ConexionAtomNios/de2i_150_pcie/synthesis/submodules/de2i_150_pcie_pcie_ip_altgx_internal.v" 449 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 0 { 0 ""} 0 5127 10611 11489 0 0 ""}  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1464561338618 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|cent_unit0 DPRIO Reconfiguration " "GXB Central Management Unit (CMU) de2i_150_pcie:system_inst\|de2i_150_pcie_pcie_ip:pcie_ip\|de2i_150_pcie_pcie_ip_altgx_internal:altgx_internal\|de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8:de2i_150_pcie_pcie_ip_altgx_internal_alt_c3gxb_f6h8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the DPRIO Reconfiguration feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1464561338618 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:25 " "Fitter preparation operations ending: elapsed time is 00:00:25" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464561343648 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1464561343704 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1464561353595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464561359761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1464561360072 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1464561370586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464561370586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1464561374168 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "34 X47_Y46 X58_Y56 " "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X47_Y46 to location X58_Y56" {  } { { "loc" "" { Generic "D:/Documentos/Downloads/ConexionAtomNios/" { { 1 { 0 "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X47_Y46 to location X58_Y56"} { { 12 { 0 ""} 47 46 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1464561387321 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1464561387321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1464561389497 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1464561389497 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1464561389497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464561389503 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.56 " "Total time spent on timing analysis during the Fitter is 1.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1464561391088 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1464561393494 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1464561396260 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1464561396369 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1464561399073 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464561403362 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documentos/Downloads/ConexionAtomNios/output_files/ConexionAtomNios.fit.smsg " "Generated suppressed messages file D:/Documentos/Downloads/ConexionAtomNios/output_files/ConexionAtomNios.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1464561410817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 31 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1750 " "Peak virtual memory: 1750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1464561416944 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 29 16:36:56 2016 " "Processing ended: Sun May 29 16:36:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1464561416944 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:42 " "Elapsed time: 00:01:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1464561416944 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:06 " "Total CPU time (on all processors): 00:02:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1464561416944 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1464561416944 ""}
