{"index": 880, "svad": "This property verifies that when the active-high reset signal RxReset is asserted, the SlotTimer[5:0] is assigned to the value 6'h0 exactly one clock cycle later on the rising edge of the clock signal MRxClk. The property is disabled when RxReset is deasserted (equal to 0).", "reference_sva": "property p_SlotTimer_assignment_on_RxReset;\n    @(posedge MRxClk) disable iff (RxReset == 0)\n        (RxReset == 1) |-> ##1 (SlotTimer[5:0] == 6'h0);\nendproperty\nassert_p_SlotTimer_assignment_on_RxReset: assert property (p_SlotTimer_assignment_on_RxReset) else $error(\"Assertion failed: SlotTimer[5:0] is not assigned to 6'h0 one cycle after RxReset is asserted\");", "generated_sva": "property p_rx_reset_slot_timer;\n  @(posedge MRxClk) disable iff (!RxReset)\n  RxReset |=> (SlotTimer[5:0] == 6'h0);\nendproperty\n\nassert property (p_rx_reset_slot_timer);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_SlotTimer_assignment_on_RxReset\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `SlotTimer`, `h0`\n\n* **Clocks & Resets:**\n    * Primary Clock: `MRxClk` (posedge)\n    * Reset Signal: `RxReset` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `(RxReset == 1)`\n    * Response condition: `##1 (SlotTimer[5:0] == 6'h0)`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `(RxReset == 1)`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 (SlotTimer[5:0] == 6'h0)`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (RxReset == 0)`\n    * Property is disabled when reset `RxReset` is active high\n\n* **Assertion Structure:**\n    * `@(posedge MRxClk) (RxReset == 1) |-> ##1 (SlotTimer[5:0] == 6'h0)`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_SlotTimer_assignment_on_RxReset;\n    @(posedge MRxClk) disable iff (RxReset == 0)\n        (RxReset == 1) |-> ##1 (SlotTimer[5:0] == 6'h0);\nendproperty\nassert_p_SlotTimer_assignment_on_RxReset: assert property (p_SlotTimer_assignment_on_RxReset) else $error(\"Assertion failed: SlotTimer[5:0] is not assigned to 6'h0 one cycle after RxReset is asserted\");\n```\n\n**Summary:**\nProperty `p_SlotTimer_assignment_on_RxReset` uses overlapping implication synchronized to `MRxClk`.", "error_message": null, "generation_time": 38.2857391834259, "verification_time": 0.01563096046447754, "from_cache": false}