create_design o_ddr_o_delay_o_buf_clk_pll
add_design_file o_ddr_o_delay_o_buf_clk_pll.v
set_top_module o_ddr_o_delay_o_buf_clk_pll
# add_constraint_file constraints.sdc
add_constraint_file pin_constraints.pin
target_device 1VG28

analyze
synthesize
packing
place
route
sta
bitstream