
rgosh001_lab7_part1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000006  00800100  00000570  00000604  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000570  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000012  00800106  00800106  0000060a  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  0000060c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000097  00000000  00000000  00000cd8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      0000002f  00000000  00000000  00000d6f  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000000a0  00000000  00000000  00000d9e  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00000720  00000000  00000000  00000e3e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000225  00000000  00000000  0000155e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000006df  00000000  00000000  00001783  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  0000017c  00000000  00000000  00001e64  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000026d  00000000  00000000  00001fe0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000004d9  00000000  00000000  0000224d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000090  00000000  00000000  00002726  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	8a c0       	rjmp	.+276    	; 0x116 <__ctors_end>
   2:	00 00       	nop
   4:	a5 c0       	rjmp	.+330    	; 0x150 <__bad_interrupt>
   6:	00 00       	nop
   8:	a3 c0       	rjmp	.+326    	; 0x150 <__bad_interrupt>
   a:	00 00       	nop
   c:	a1 c0       	rjmp	.+322    	; 0x150 <__bad_interrupt>
   e:	00 00       	nop
  10:	9f c0       	rjmp	.+318    	; 0x150 <__bad_interrupt>
  12:	00 00       	nop
  14:	9d c0       	rjmp	.+314    	; 0x150 <__bad_interrupt>
  16:	00 00       	nop
  18:	9b c0       	rjmp	.+310    	; 0x150 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	99 c0       	rjmp	.+306    	; 0x150 <__bad_interrupt>
  1e:	00 00       	nop
  20:	97 c0       	rjmp	.+302    	; 0x150 <__bad_interrupt>
  22:	00 00       	nop
  24:	95 c0       	rjmp	.+298    	; 0x150 <__bad_interrupt>
  26:	00 00       	nop
  28:	93 c0       	rjmp	.+294    	; 0x150 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	91 c0       	rjmp	.+290    	; 0x150 <__bad_interrupt>
  2e:	00 00       	nop
  30:	8f c0       	rjmp	.+286    	; 0x150 <__bad_interrupt>
  32:	00 00       	nop
  34:	d1 c0       	rjmp	.+418    	; 0x1d8 <__vector_13>
  36:	00 00       	nop
  38:	8b c0       	rjmp	.+278    	; 0x150 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	89 c0       	rjmp	.+274    	; 0x150 <__bad_interrupt>
  3e:	00 00       	nop
  40:	87 c0       	rjmp	.+270    	; 0x150 <__bad_interrupt>
  42:	00 00       	nop
  44:	85 c0       	rjmp	.+266    	; 0x150 <__bad_interrupt>
  46:	00 00       	nop
  48:	83 c0       	rjmp	.+262    	; 0x150 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	81 c0       	rjmp	.+258    	; 0x150 <__bad_interrupt>
  4e:	00 00       	nop
  50:	7f c0       	rjmp	.+254    	; 0x150 <__bad_interrupt>
  52:	00 00       	nop
  54:	7d c0       	rjmp	.+250    	; 0x150 <__bad_interrupt>
  56:	00 00       	nop
  58:	7b c0       	rjmp	.+246    	; 0x150 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	79 c0       	rjmp	.+242    	; 0x150 <__bad_interrupt>
  5e:	00 00       	nop
  60:	77 c0       	rjmp	.+238    	; 0x150 <__bad_interrupt>
  62:	00 00       	nop
  64:	75 c0       	rjmp	.+234    	; 0x150 <__bad_interrupt>
  66:	00 00       	nop
  68:	73 c0       	rjmp	.+230    	; 0x150 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	71 c0       	rjmp	.+226    	; 0x150 <__bad_interrupt>
  6e:	00 00       	nop
  70:	6f c0       	rjmp	.+222    	; 0x150 <__bad_interrupt>
  72:	00 00       	nop
  74:	6d c0       	rjmp	.+218    	; 0x150 <__bad_interrupt>
  76:	00 00       	nop
  78:	6b c0       	rjmp	.+214    	; 0x150 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	69 c0       	rjmp	.+210    	; 0x150 <__bad_interrupt>
  7e:	00 00       	nop
  80:	67 c0       	rjmp	.+206    	; 0x150 <__bad_interrupt>
  82:	00 00       	nop
  84:	65 c0       	rjmp	.+202    	; 0x150 <__bad_interrupt>
  86:	00 00       	nop
  88:	63 c0       	rjmp	.+198    	; 0x150 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	6f 02       	muls	r22, r31
  8e:	ad 02       	muls	r26, r29
  90:	ad 02       	muls	r26, r29
  92:	ad 02       	muls	r26, r29
  94:	ad 02       	muls	r26, r29
  96:	ad 02       	muls	r26, r29
  98:	ad 02       	muls	r26, r29
  9a:	ad 02       	muls	r26, r29
  9c:	ad 02       	muls	r26, r29
  9e:	ad 02       	muls	r26, r29
  a0:	ad 02       	muls	r26, r29
  a2:	ad 02       	muls	r26, r29
  a4:	ad 02       	muls	r26, r29
  a6:	ad 02       	muls	r26, r29
  a8:	ad 02       	muls	r26, r29
  aa:	ad 02       	muls	r26, r29
  ac:	ad 02       	muls	r26, r29
  ae:	ad 02       	muls	r26, r29
  b0:	ad 02       	muls	r26, r29
  b2:	ad 02       	muls	r26, r29
  b4:	ad 02       	muls	r26, r29
  b6:	ad 02       	muls	r26, r29
  b8:	ad 02       	muls	r26, r29
  ba:	ad 02       	muls	r26, r29
  bc:	ad 02       	muls	r26, r29
  be:	ad 02       	muls	r26, r29
  c0:	ad 02       	muls	r26, r29
  c2:	ad 02       	muls	r26, r29
  c4:	ad 02       	muls	r26, r29
  c6:	ad 02       	muls	r26, r29
  c8:	ad 02       	muls	r26, r29
  ca:	ad 02       	muls	r26, r29
  cc:	ad 02       	muls	r26, r29
  ce:	ad 02       	muls	r26, r29
  d0:	ad 02       	muls	r26, r29
  d2:	aa 02       	muls	r26, r26
  d4:	ad 02       	muls	r26, r29
  d6:	ad 02       	muls	r26, r29
  d8:	ad 02       	muls	r26, r29
  da:	ad 02       	muls	r26, r29
  dc:	ad 02       	muls	r26, r29
  de:	ad 02       	muls	r26, r29
  e0:	a7 02       	muls	r26, r23
  e2:	ad 02       	muls	r26, r29
  e4:	ad 02       	muls	r26, r29
  e6:	ad 02       	muls	r26, r29
  e8:	ad 02       	muls	r26, r29
  ea:	ad 02       	muls	r26, r29
  ec:	97 02       	muls	r25, r23
  ee:	73 02       	muls	r23, r19
  f0:	77 02       	muls	r23, r23
  f2:	7b 02       	muls	r23, r27
  f4:	7f 02       	muls	r23, r31
  f6:	83 02       	muls	r24, r19
  f8:	87 02       	muls	r24, r23
  fa:	8b 02       	muls	r24, r27
  fc:	8f 02       	muls	r24, r31
  fe:	93 02       	muls	r25, r19
 100:	ad 02       	muls	r26, r29
 102:	ad 02       	muls	r26, r29
 104:	ad 02       	muls	r26, r29
 106:	ad 02       	muls	r26, r29
 108:	ad 02       	muls	r26, r29
 10a:	ad 02       	muls	r26, r29
 10c:	ad 02       	muls	r26, r29
 10e:	9a 02       	muls	r25, r26
 110:	9e 02       	muls	r25, r30
 112:	a1 02       	muls	r26, r17
 114:	a4 02       	muls	r26, r20

00000116 <__ctors_end>:
 116:	11 24       	eor	r1, r1
 118:	1f be       	out	0x3f, r1	; 63
 11a:	cf ef       	ldi	r28, 0xFF	; 255
 11c:	d0 e4       	ldi	r29, 0x40	; 64
 11e:	de bf       	out	0x3e, r29	; 62
 120:	cd bf       	out	0x3d, r28	; 61

00000122 <__do_copy_data>:
 122:	11 e0       	ldi	r17, 0x01	; 1
 124:	a0 e0       	ldi	r26, 0x00	; 0
 126:	b1 e0       	ldi	r27, 0x01	; 1
 128:	e0 e7       	ldi	r30, 0x70	; 112
 12a:	f5 e0       	ldi	r31, 0x05	; 5
 12c:	00 e0       	ldi	r16, 0x00	; 0
 12e:	0b bf       	out	0x3b, r16	; 59
 130:	02 c0       	rjmp	.+4      	; 0x136 <__do_copy_data+0x14>
 132:	07 90       	elpm	r0, Z+
 134:	0d 92       	st	X+, r0
 136:	a6 30       	cpi	r26, 0x06	; 6
 138:	b1 07       	cpc	r27, r17
 13a:	d9 f7       	brne	.-10     	; 0x132 <__do_copy_data+0x10>

0000013c <__do_clear_bss>:
 13c:	21 e0       	ldi	r18, 0x01	; 1
 13e:	a6 e0       	ldi	r26, 0x06	; 6
 140:	b1 e0       	ldi	r27, 0x01	; 1
 142:	01 c0       	rjmp	.+2      	; 0x146 <.do_clear_bss_start>

00000144 <.do_clear_bss_loop>:
 144:	1d 92       	st	X+, r1

00000146 <.do_clear_bss_start>:
 146:	a8 31       	cpi	r26, 0x18	; 24
 148:	b2 07       	cpc	r27, r18
 14a:	e1 f7       	brne	.-8      	; 0x144 <.do_clear_bss_loop>
 14c:	3a d1       	rcall	.+628    	; 0x3c2 <main>
 14e:	0e c2       	rjmp	.+1052   	; 0x56c <_exit>

00000150 <__bad_interrupt>:
 150:	57 cf       	rjmp	.-338    	; 0x0 <__vectors>

00000152 <GetBit>:
	//Enable global interrupts
	SREG |= 0x80;	// 0x80: 1000000
}

void TimerOff() {
	TCCR1B 	= 0x00; // bit3bit2bit1bit0=0000: timer off
 152:	21 e0       	ldi	r18, 0x01	; 1
 154:	30 e0       	ldi	r19, 0x00	; 0
 156:	a9 01       	movw	r20, r18
 158:	02 c0       	rjmp	.+4      	; 0x15e <GetBit+0xc>
 15a:	44 0f       	add	r20, r20
 15c:	55 1f       	adc	r21, r21
 15e:	6a 95       	dec	r22
 160:	e2 f7       	brpl	.-8      	; 0x15a <GetBit+0x8>
 162:	84 23       	and	r24, r20
 164:	08 95       	ret

00000166 <TimerSet>:
 166:	60 93 01 01 	sts	0x0101, r22
 16a:	70 93 02 01 	sts	0x0102, r23
 16e:	80 93 03 01 	sts	0x0103, r24
 172:	90 93 04 01 	sts	0x0104, r25
 176:	60 93 06 01 	sts	0x0106, r22
 17a:	70 93 07 01 	sts	0x0107, r23
 17e:	80 93 08 01 	sts	0x0108, r24
 182:	90 93 09 01 	sts	0x0109, r25
 186:	08 95       	ret

00000188 <TimerOn>:
 188:	8b e0       	ldi	r24, 0x0B	; 11
 18a:	80 93 81 00 	sts	0x0081, r24
 18e:	8d e7       	ldi	r24, 0x7D	; 125
 190:	90 e0       	ldi	r25, 0x00	; 0
 192:	90 93 89 00 	sts	0x0089, r25
 196:	80 93 88 00 	sts	0x0088, r24
 19a:	82 e0       	ldi	r24, 0x02	; 2
 19c:	80 93 6f 00 	sts	0x006F, r24
 1a0:	10 92 85 00 	sts	0x0085, r1
 1a4:	10 92 84 00 	sts	0x0084, r1
 1a8:	80 91 01 01 	lds	r24, 0x0101
 1ac:	90 91 02 01 	lds	r25, 0x0102
 1b0:	a0 91 03 01 	lds	r26, 0x0103
 1b4:	b0 91 04 01 	lds	r27, 0x0104
 1b8:	80 93 06 01 	sts	0x0106, r24
 1bc:	90 93 07 01 	sts	0x0107, r25
 1c0:	a0 93 08 01 	sts	0x0108, r26
 1c4:	b0 93 09 01 	sts	0x0109, r27
 1c8:	8f b7       	in	r24, 0x3f	; 63
 1ca:	80 68       	ori	r24, 0x80	; 128
 1cc:	8f bf       	out	0x3f, r24	; 63
 1ce:	08 95       	ret

000001d0 <TimerISR>:
}

void TimerISR() {
	TimerFlag = 1;
 1d0:	81 e0       	ldi	r24, 0x01	; 1
 1d2:	80 93 0a 01 	sts	0x010A, r24
 1d6:	08 95       	ret

000001d8 <__vector_13>:
}

// In our approach, the C programmer does not touch this ISR, but rather TimerISR()
ISR(TIMER1_COMPA_vect)
{
 1d8:	1f 92       	push	r1
 1da:	0f 92       	push	r0
 1dc:	0f b6       	in	r0, 0x3f	; 63
 1de:	0f 92       	push	r0
 1e0:	11 24       	eor	r1, r1
 1e2:	0b b6       	in	r0, 0x3b	; 59
 1e4:	0f 92       	push	r0
 1e6:	2f 93       	push	r18
 1e8:	3f 93       	push	r19
 1ea:	4f 93       	push	r20
 1ec:	5f 93       	push	r21
 1ee:	6f 93       	push	r22
 1f0:	7f 93       	push	r23
 1f2:	8f 93       	push	r24
 1f4:	9f 93       	push	r25
 1f6:	af 93       	push	r26
 1f8:	bf 93       	push	r27
 1fa:	ef 93       	push	r30
 1fc:	ff 93       	push	r31
	// CPU automatically calls when TCNT0 == OCR0 (every 1 ms per TimerOn settings)
	_avr_timer_cntcurr--; 			// Count down to 0 rather than up to TOP
 1fe:	80 91 06 01 	lds	r24, 0x0106
 202:	90 91 07 01 	lds	r25, 0x0107
 206:	a0 91 08 01 	lds	r26, 0x0108
 20a:	b0 91 09 01 	lds	r27, 0x0109
 20e:	01 97       	sbiw	r24, 0x01	; 1
 210:	a1 09       	sbc	r26, r1
 212:	b1 09       	sbc	r27, r1
 214:	80 93 06 01 	sts	0x0106, r24
 218:	90 93 07 01 	sts	0x0107, r25
 21c:	a0 93 08 01 	sts	0x0108, r26
 220:	b0 93 09 01 	sts	0x0109, r27
	if (_avr_timer_cntcurr == 0) { 	// results in a more efficient compare
 224:	89 2b       	or	r24, r25
 226:	8a 2b       	or	r24, r26
 228:	8b 2b       	or	r24, r27
 22a:	89 f4       	brne	.+34     	; 0x24e <__vector_13+0x76>
		TimerISR(); 				// Call the ISR that the user uses
 22c:	d1 df       	rcall	.-94     	; 0x1d0 <TimerISR>
		_avr_timer_cntcurr = _avr_timer_M;
 22e:	80 91 01 01 	lds	r24, 0x0101
 232:	90 91 02 01 	lds	r25, 0x0102
 236:	a0 91 03 01 	lds	r26, 0x0103
 23a:	b0 91 04 01 	lds	r27, 0x0104
 23e:	80 93 06 01 	sts	0x0106, r24
 242:	90 93 07 01 	sts	0x0107, r25
 246:	a0 93 08 01 	sts	0x0108, r26
 24a:	b0 93 09 01 	sts	0x0109, r27
	}
}
 24e:	ff 91       	pop	r31
 250:	ef 91       	pop	r30
 252:	bf 91       	pop	r27
 254:	af 91       	pop	r26
 256:	9f 91       	pop	r25
 258:	8f 91       	pop	r24
 25a:	7f 91       	pop	r23
 25c:	6f 91       	pop	r22
 25e:	5f 91       	pop	r21
 260:	4f 91       	pop	r20
 262:	3f 91       	pop	r19
 264:	2f 91       	pop	r18
 266:	0f 90       	pop	r0
 268:	0b be       	out	0x3b, r0	; 59
 26a:	0f 90       	pop	r0
 26c:	0f be       	out	0x3f, r0	; 63
 26e:	0f 90       	pop	r0
 270:	1f 90       	pop	r1
 272:	18 95       	reti

00000274 <GetKeypadKey>:
*/
unsigned char GetKeypadKey() {
	// Check keys in col 1
	// Enable col PC4 with 0, disable others with 1’s
	// The delay allows PORTC to stabilize before checking
	PORTC = 0xEF;
 274:	8f ee       	ldi	r24, 0xEF	; 239
 276:	88 b9       	out	0x08, r24	; 8
	asm("nop");
 278:	00 00       	nop
	if (GetBit(PINC,0)==0) { return('1'); }
 27a:	86 b1       	in	r24, 0x06	; 6
 27c:	60 e0       	ldi	r22, 0x00	; 0
 27e:	69 df       	rcall	.-302    	; 0x152 <GetBit>
 280:	88 23       	and	r24, r24
 282:	09 f4       	brne	.+2      	; 0x286 <GetKeypadKey+0x12>
 284:	5e c0       	rjmp	.+188    	; 0x342 <GetKeypadKey+0xce>
	if (GetBit(PINC,1)==0) { return('4'); }
 286:	86 b1       	in	r24, 0x06	; 6
 288:	61 e0       	ldi	r22, 0x01	; 1
 28a:	63 df       	rcall	.-314    	; 0x152 <GetBit>
 28c:	88 23       	and	r24, r24
 28e:	09 f4       	brne	.+2      	; 0x292 <GetKeypadKey+0x1e>
 290:	5a c0       	rjmp	.+180    	; 0x346 <GetKeypadKey+0xd2>
	if (GetBit(PINC,2)==0) { return('7'); }
 292:	86 b1       	in	r24, 0x06	; 6
 294:	62 e0       	ldi	r22, 0x02	; 2
 296:	5d df       	rcall	.-326    	; 0x152 <GetBit>
 298:	88 23       	and	r24, r24
 29a:	09 f4       	brne	.+2      	; 0x29e <GetKeypadKey+0x2a>
 29c:	56 c0       	rjmp	.+172    	; 0x34a <GetKeypadKey+0xd6>
	if (GetBit(PINC,3)==0) { return('*'); }
 29e:	86 b1       	in	r24, 0x06	; 6
 2a0:	63 e0       	ldi	r22, 0x03	; 3
 2a2:	57 df       	rcall	.-338    	; 0x152 <GetBit>
 2a4:	88 23       	and	r24, r24
 2a6:	09 f4       	brne	.+2      	; 0x2aa <GetKeypadKey+0x36>
 2a8:	52 c0       	rjmp	.+164    	; 0x34e <GetKeypadKey+0xda>
	
	// Check keys in col 2
	// Enable col PC5 with 0, disable others with 1’s
	// The delay allows PORTC to stabilize before checking
	PORTC = 0xDF;
 2aa:	8f ed       	ldi	r24, 0xDF	; 223
 2ac:	88 b9       	out	0x08, r24	; 8
	asm("nop");
 2ae:	00 00       	nop
	if (GetBit(PINC,0)==0) { return('2'); }
 2b0:	86 b1       	in	r24, 0x06	; 6
 2b2:	60 e0       	ldi	r22, 0x00	; 0
 2b4:	4e df       	rcall	.-356    	; 0x152 <GetBit>
 2b6:	88 23       	and	r24, r24
 2b8:	09 f4       	brne	.+2      	; 0x2bc <GetKeypadKey+0x48>
 2ba:	4b c0       	rjmp	.+150    	; 0x352 <GetKeypadKey+0xde>
	if (GetBit(PINC,1)==0) { return('5'); }
 2bc:	86 b1       	in	r24, 0x06	; 6
 2be:	61 e0       	ldi	r22, 0x01	; 1
 2c0:	48 df       	rcall	.-368    	; 0x152 <GetBit>
 2c2:	88 23       	and	r24, r24
 2c4:	09 f4       	brne	.+2      	; 0x2c8 <GetKeypadKey+0x54>
 2c6:	47 c0       	rjmp	.+142    	; 0x356 <GetKeypadKey+0xe2>
	if (GetBit(PINC,2)==0) { return('8'); }
 2c8:	86 b1       	in	r24, 0x06	; 6
 2ca:	62 e0       	ldi	r22, 0x02	; 2
 2cc:	42 df       	rcall	.-380    	; 0x152 <GetBit>
 2ce:	88 23       	and	r24, r24
 2d0:	09 f4       	brne	.+2      	; 0x2d4 <GetKeypadKey+0x60>
 2d2:	43 c0       	rjmp	.+134    	; 0x35a <GetKeypadKey+0xe6>
	if (GetBit(PINC,3)==0) { return('0'); }
 2d4:	86 b1       	in	r24, 0x06	; 6
 2d6:	63 e0       	ldi	r22, 0x03	; 3
 2d8:	3c df       	rcall	.-392    	; 0x152 <GetBit>
 2da:	88 23       	and	r24, r24
 2dc:	09 f4       	brne	.+2      	; 0x2e0 <GetKeypadKey+0x6c>
 2de:	3f c0       	rjmp	.+126    	; 0x35e <GetKeypadKey+0xea>
	
	// ... *****FINISH*****
	// Check keys in col 3
	// Enable col PC6 with 0, disable others with 1’s
	// The delay allows PORTC to stabilize before checking
	PORTC = 0xBF;
 2e0:	8f eb       	ldi	r24, 0xBF	; 191
 2e2:	88 b9       	out	0x08, r24	; 8
	asm("nop");
 2e4:	00 00       	nop
	if (GetBit(PINC,0)==0) { return('3'); }
 2e6:	86 b1       	in	r24, 0x06	; 6
 2e8:	60 e0       	ldi	r22, 0x00	; 0
 2ea:	33 df       	rcall	.-410    	; 0x152 <GetBit>
 2ec:	88 23       	and	r24, r24
 2ee:	09 f4       	brne	.+2      	; 0x2f2 <GetKeypadKey+0x7e>
 2f0:	38 c0       	rjmp	.+112    	; 0x362 <GetKeypadKey+0xee>
	if (GetBit(PINC,1)==0) { return('6'); }
 2f2:	86 b1       	in	r24, 0x06	; 6
 2f4:	61 e0       	ldi	r22, 0x01	; 1
 2f6:	2d df       	rcall	.-422    	; 0x152 <GetBit>
 2f8:	88 23       	and	r24, r24
 2fa:	a9 f1       	breq	.+106    	; 0x366 <GetKeypadKey+0xf2>
	if (GetBit(PINC,2)==0) { return('9'); }
 2fc:	86 b1       	in	r24, 0x06	; 6
 2fe:	62 e0       	ldi	r22, 0x02	; 2
 300:	28 df       	rcall	.-432    	; 0x152 <GetBit>
 302:	88 23       	and	r24, r24
 304:	91 f1       	breq	.+100    	; 0x36a <GetKeypadKey+0xf6>
	if (GetBit(PINC,3)==0) { return('#'); }
 306:	86 b1       	in	r24, 0x06	; 6
 308:	63 e0       	ldi	r22, 0x03	; 3
 30a:	23 df       	rcall	.-442    	; 0x152 <GetBit>
 30c:	88 23       	and	r24, r24
 30e:	79 f1       	breq	.+94     	; 0x36e <GetKeypadKey+0xfa>
	
	// ... *****FINISH*****
	// Check keys in col 4
	// Enable col PC7 with 0, disable others with 1’s
	// The delay allows PORTC to stabilize before checking
	PORTC = 0x7F;
 310:	8f e7       	ldi	r24, 0x7F	; 127
 312:	88 b9       	out	0x08, r24	; 8
	asm("nop");
 314:	00 00       	nop
	if (GetBit(PINC,0)==0) { return('A'); }
 316:	86 b1       	in	r24, 0x06	; 6
 318:	60 e0       	ldi	r22, 0x00	; 0
 31a:	1b df       	rcall	.-458    	; 0x152 <GetBit>
 31c:	88 23       	and	r24, r24
 31e:	49 f1       	breq	.+82     	; 0x372 <GetKeypadKey+0xfe>
	if (GetBit(PINC,1)==0) { return('B'); }
 320:	86 b1       	in	r24, 0x06	; 6
 322:	61 e0       	ldi	r22, 0x01	; 1
 324:	16 df       	rcall	.-468    	; 0x152 <GetBit>
 326:	88 23       	and	r24, r24
 328:	31 f1       	breq	.+76     	; 0x376 <GetKeypadKey+0x102>
	if (GetBit(PINC,2)==0) { return('C'); }
 32a:	86 b1       	in	r24, 0x06	; 6
 32c:	62 e0       	ldi	r22, 0x02	; 2
 32e:	11 df       	rcall	.-478    	; 0x152 <GetBit>
 330:	88 23       	and	r24, r24
 332:	19 f1       	breq	.+70     	; 0x37a <GetKeypadKey+0x106>
	if (GetBit(PINC,3)==0) { return('D'); }
 334:	86 b1       	in	r24, 0x06	; 6
 336:	63 e0       	ldi	r22, 0x03	; 3
 338:	0c df       	rcall	.-488    	; 0x152 <GetBit>
 33a:	81 11       	cpse	r24, r1
 33c:	20 c0       	rjmp	.+64     	; 0x37e <GetKeypadKey+0x10a>
 33e:	84 e4       	ldi	r24, 0x44	; 68
 340:	08 95       	ret
	// Check keys in col 1
	// Enable col PC4 with 0, disable others with 1’s
	// The delay allows PORTC to stabilize before checking
	PORTC = 0xEF;
	asm("nop");
	if (GetBit(PINC,0)==0) { return('1'); }
 342:	81 e3       	ldi	r24, 0x31	; 49
 344:	08 95       	ret
	if (GetBit(PINC,1)==0) { return('4'); }
 346:	84 e3       	ldi	r24, 0x34	; 52
 348:	08 95       	ret
	if (GetBit(PINC,2)==0) { return('7'); }
 34a:	87 e3       	ldi	r24, 0x37	; 55
 34c:	08 95       	ret
	if (GetBit(PINC,3)==0) { return('*'); }
 34e:	8a e2       	ldi	r24, 0x2A	; 42
 350:	08 95       	ret
	// Check keys in col 2
	// Enable col PC5 with 0, disable others with 1’s
	// The delay allows PORTC to stabilize before checking
	PORTC = 0xDF;
	asm("nop");
	if (GetBit(PINC,0)==0) { return('2'); }
 352:	82 e3       	ldi	r24, 0x32	; 50
 354:	08 95       	ret
	if (GetBit(PINC,1)==0) { return('5'); }
 356:	85 e3       	ldi	r24, 0x35	; 53
 358:	08 95       	ret
	if (GetBit(PINC,2)==0) { return('8'); }
 35a:	88 e3       	ldi	r24, 0x38	; 56
 35c:	08 95       	ret
	if (GetBit(PINC,3)==0) { return('0'); }
 35e:	80 e3       	ldi	r24, 0x30	; 48
 360:	08 95       	ret
	// Check keys in col 3
	// Enable col PC6 with 0, disable others with 1’s
	// The delay allows PORTC to stabilize before checking
	PORTC = 0xBF;
	asm("nop");
	if (GetBit(PINC,0)==0) { return('3'); }
 362:	83 e3       	ldi	r24, 0x33	; 51
 364:	08 95       	ret
	if (GetBit(PINC,1)==0) { return('6'); }
 366:	86 e3       	ldi	r24, 0x36	; 54
 368:	08 95       	ret
	if (GetBit(PINC,2)==0) { return('9'); }
 36a:	89 e3       	ldi	r24, 0x39	; 57
 36c:	08 95       	ret
	if (GetBit(PINC,3)==0) { return('#'); }
 36e:	83 e2       	ldi	r24, 0x23	; 35
 370:	08 95       	ret
	// Check keys in col 4
	// Enable col PC7 with 0, disable others with 1’s
	// The delay allows PORTC to stabilize before checking
	PORTC = 0x7F;
	asm("nop");
	if (GetBit(PINC,0)==0) { return('A'); }
 372:	81 e4       	ldi	r24, 0x41	; 65
 374:	08 95       	ret
	if (GetBit(PINC,1)==0) { return('B'); }
 376:	82 e4       	ldi	r24, 0x42	; 66
 378:	08 95       	ret
	if (GetBit(PINC,2)==0) { return('C'); }
 37a:	83 e4       	ldi	r24, 0x43	; 67
 37c:	08 95       	ret
	if (GetBit(PINC,3)==0) { return('D'); }
	// ... *****FINISH*****
	return('\0'); // default value
 37e:	80 e0       	ldi	r24, 0x00	; 0
}
 380:	08 95       	ret

00000382 <tick_funct>:

enum states {init, get} state;
int tick_funct(int state)
{
	switch (state)
 382:	00 97       	sbiw	r24, 0x00	; 0
 384:	19 f0       	breq	.+6      	; 0x38c <tick_funct+0xa>
 386:	01 97       	sbiw	r24, 0x01	; 1
 388:	51 f4       	brne	.+20     	; 0x39e <tick_funct+0x1c>
 38a:	05 c0       	rjmp	.+10     	; 0x396 <tick_funct+0x14>
	{
		case init:
		if (x == 0x1F)
 38c:	80 91 00 01 	lds	r24, 0x0100
 390:	8f 31       	cpi	r24, 0x1F	; 31
 392:	91 f4       	brne	.+36     	; 0x3b8 <tick_funct+0x36>
 394:	0b c0       	rjmp	.+22     	; 0x3ac <tick_funct+0x2a>
		}
		break;
		
		case get:
		state = init;
		x = 0x1F;
 396:	8f e1       	ldi	r24, 0x1F	; 31
 398:	80 93 00 01 	sts	0x0100, r24
		break;
 39c:	07 c0       	rjmp	.+14     	; 0x3ac <tick_funct+0x2a>
		
		default:
		state = init;
		x = 0x1F;
 39e:	8f e1       	ldi	r24, 0x1F	; 31
 3a0:	80 93 00 01 	sts	0x0100, r24
		break;
 3a4:	03 c0       	rjmp	.+6      	; 0x3ac <tick_funct+0x2a>
		
		default:
		break;
	}
	
	return state;
 3a6:	82 2f       	mov	r24, r18
 3a8:	93 2f       	mov	r25, r19
 3aa:	08 95       	ret
		break;
	}
	switch (state)
	{
		case init:
		x = GetKeypadKey();
 3ac:	63 df       	rcall	.-314    	; 0x274 <GetKeypadKey>
 3ae:	80 93 00 01 	sts	0x0100, r24
		break;
 3b2:	20 e0       	ldi	r18, 0x00	; 0
 3b4:	30 e0       	ldi	r19, 0x00	; 0
 3b6:	f7 cf       	rjmp	.-18     	; 0x3a6 <tick_funct+0x24>
		
		case get:
		get_value = x;
 3b8:	80 93 17 01 	sts	0x0117, r24
		{
			state = init;
		}
		else if (x != 0x1F)
		{
			state = get;
 3bc:	21 e0       	ldi	r18, 0x01	; 1
 3be:	30 e0       	ldi	r19, 0x00	; 0
		x = GetKeypadKey();
		break;
		
		case get:
		get_value = x;
		break;
 3c0:	f2 cf       	rjmp	.-28     	; 0x3a6 <tick_funct+0x24>

000003c2 <main>:
}

int main(void)
{
	// PORTB set to output, outputs init 0s
	DDRB = 0xFF; PORTB = 0x00;
 3c2:	8f ef       	ldi	r24, 0xFF	; 255
 3c4:	84 b9       	out	0x04, r24	; 4
 3c6:	15 b8       	out	0x05, r1	; 5
	// PC7..4 outputs init 0s, PC3..0 inputs init 1s
	DDRC = 0xF0; PORTC = 0x0F;
 3c8:	90 ef       	ldi	r25, 0xF0	; 240
 3ca:	97 b9       	out	0x07, r25	; 7
 3cc:	9f e0       	ldi	r25, 0x0F	; 15
 3ce:	98 b9       	out	0x08, r25	; 8
	static task task1;
	task *tasks[] = { &task1 };
	const unsigned short numTasks = sizeof(tasks)/sizeof(task*);
	
	//Task 1 -- ONLY TASK
	task1.state = -1;
 3d0:	80 93 0b 01 	sts	0x010B, r24
	task1.period = SMTick1_period;
 3d4:	82 e3       	ldi	r24, 0x32	; 50
 3d6:	90 e0       	ldi	r25, 0x00	; 0
 3d8:	a0 e0       	ldi	r26, 0x00	; 0
 3da:	b0 e0       	ldi	r27, 0x00	; 0
 3dc:	80 93 0c 01 	sts	0x010C, r24
 3e0:	90 93 0d 01 	sts	0x010D, r25
 3e4:	a0 93 0e 01 	sts	0x010E, r26
 3e8:	b0 93 0f 01 	sts	0x010F, r27
	task1.elapsedTime = SMTick1_period;
 3ec:	80 93 10 01 	sts	0x0110, r24
 3f0:	90 93 11 01 	sts	0x0111, r25
 3f4:	a0 93 12 01 	sts	0x0112, r26
 3f8:	b0 93 13 01 	sts	0x0113, r27
	task1.TickFct = &tick_funct;
 3fc:	81 ec       	ldi	r24, 0xC1	; 193
 3fe:	91 e0       	ldi	r25, 0x01	; 1
 400:	90 93 15 01 	sts	0x0115, r25
 404:	80 93 14 01 	sts	0x0114, r24
	
	// Set the timer and turn it on
	TimerSet(GCD);
 408:	62 e3       	ldi	r22, 0x32	; 50
 40a:	70 e0       	ldi	r23, 0x00	; 0
 40c:	80 e0       	ldi	r24, 0x00	; 0
 40e:	90 e0       	ldi	r25, 0x00	; 0
 410:	aa de       	rcall	.-684    	; 0x166 <TimerSet>
	TimerOn();
 412:	ba de       	rcall	.-652    	; 0x188 <TimerOn>
	
	unsigned short i;
	while(1)
	{ 	
		// Scheduler code
		for ( i = 0; i < numTasks; i++ ) {
 414:	80 e0       	ldi	r24, 0x00	; 0
 416:	90 e0       	ldi	r25, 0x00	; 0
			// Task is ready to tick
			if ( tasks[i]->elapsedTime ==
 418:	c0 e1       	ldi	r28, 0x10	; 16
 41a:	d1 e0       	ldi	r29, 0x01	; 1
			tasks[i]->period ) {
 41c:	0c e0       	ldi	r16, 0x0C	; 12
 41e:	11 e0       	ldi	r17, 0x01	; 1
	
	unsigned short i;
	while(1)
	{ 	
		// Scheduler code
		for ( i = 0; i < numTasks; i++ ) {
 420:	ee 24       	eor	r14, r14
 422:	e3 94       	inc	r14
 424:	f1 2c       	mov	r15, r1
			// Task is ready to tick
			if ( tasks[i]->elapsedTime ==
			tasks[i]->period ) {
				// Setting next state for task
				tasks[i]->state =
				tasks[i]->TickFct(tasks[i]->state);
 426:	0f 2e       	mov	r0, r31
 428:	f4 e1       	ldi	r31, 0x14	; 20
 42a:	8f 2e       	mov	r8, r31
 42c:	f1 e0       	ldi	r31, 0x01	; 1
 42e:	9f 2e       	mov	r9, r31
 430:	f0 2d       	mov	r31, r0
 432:	0f 2e       	mov	r0, r31
 434:	fb e0       	ldi	r31, 0x0B	; 11
 436:	af 2e       	mov	r10, r31
 438:	f1 e0       	ldi	r31, 0x01	; 1
 43a:	bf 2e       	mov	r11, r31
 43c:	f0 2d       	mov	r31, r0
			case 'C': PORTB = 0x0C; break;
			case 'D': PORTB = 0x0D; break;
			case '*': PORTB = 0x0E; break;
			case '#': PORTB = 0x0F; break;
			// Should never occur. Middle LED off.
			default: PORTB = 0x1B; break;
 43e:	0f 2e       	mov	r0, r31
 440:	fb e1       	ldi	r31, 0x1B	; 27
 442:	2f 2e       	mov	r2, r31
 444:	f0 2d       	mov	r31, r0
	
	unsigned short i;
	while(1)
	{ 	
		// Scheduler code
		for ( i = 0; i < numTasks; i++ ) {
 446:	c1 2c       	mov	r12, r1
 448:	d1 2c       	mov	r13, r1
			case 'A': PORTB = 0x0A; break;
			case 'B': PORTB = 0x0B; break;
			case 'C': PORTB = 0x0C; break;
			case 'D': PORTB = 0x0D; break;
			case '*': PORTB = 0x0E; break;
			case '#': PORTB = 0x0F; break;
 44a:	0f 2e       	mov	r0, r31
 44c:	ff e0       	ldi	r31, 0x0F	; 15
 44e:	3f 2e       	mov	r3, r31
 450:	f0 2d       	mov	r31, r0
			// . . . ***** FINISH *****
			case 'A': PORTB = 0x0A; break;
			case 'B': PORTB = 0x0B; break;
			case 'C': PORTB = 0x0C; break;
			case 'D': PORTB = 0x0D; break;
			case '*': PORTB = 0x0E; break;
 452:	0f 2e       	mov	r0, r31
 454:	fe e0       	ldi	r31, 0x0E	; 14
 456:	4f 2e       	mov	r4, r31
 458:	f0 2d       	mov	r31, r0
			case '0': PORTB = 0x00; break;
			// . . . ***** FINISH *****
			case 'A': PORTB = 0x0A; break;
			case 'B': PORTB = 0x0B; break;
			case 'C': PORTB = 0x0C; break;
			case 'D': PORTB = 0x0D; break;
 45a:	0f 2e       	mov	r0, r31
 45c:	fd e0       	ldi	r31, 0x0D	; 13
 45e:	5f 2e       	mov	r5, r31
 460:	f0 2d       	mov	r31, r0
			case '9': PORTB = 0x09; break;
			case '0': PORTB = 0x00; break;
			// . . . ***** FINISH *****
			case 'A': PORTB = 0x0A; break;
			case 'B': PORTB = 0x0B; break;
			case 'C': PORTB = 0x0C; break;
 462:	0f 2e       	mov	r0, r31
 464:	fc e0       	ldi	r31, 0x0C	; 12
 466:	6f 2e       	mov	r6, r31
 468:	f0 2d       	mov	r31, r0
			case '8': PORTB = 0x08; break;
			case '9': PORTB = 0x09; break;
			case '0': PORTB = 0x00; break;
			// . . . ***** FINISH *****
			case 'A': PORTB = 0x0A; break;
			case 'B': PORTB = 0x0B; break;
 46a:	0f 2e       	mov	r0, r31
 46c:	fb e0       	ldi	r31, 0x0B	; 11
 46e:	7f 2e       	mov	r7, r31
 470:	f0 2d       	mov	r31, r0
 472:	29 c0       	rjmp	.+82     	; 0x4c6 <main+0x104>
	while(1)
	{ 	
		// Scheduler code
		for ( i = 0; i < numTasks; i++ ) {
			// Task is ready to tick
			if ( tasks[i]->elapsedTime ==
 474:	48 81       	ld	r20, Y
 476:	59 81       	ldd	r21, Y+1	; 0x01
 478:	6a 81       	ldd	r22, Y+2	; 0x02
 47a:	7b 81       	ldd	r23, Y+3	; 0x03
 47c:	f8 01       	movw	r30, r16
 47e:	80 81       	ld	r24, Z
 480:	91 81       	ldd	r25, Z+1	; 0x01
 482:	a2 81       	ldd	r26, Z+2	; 0x02
 484:	b3 81       	ldd	r27, Z+3	; 0x03
 486:	48 17       	cp	r20, r24
 488:	59 07       	cpc	r21, r25
 48a:	6a 07       	cpc	r22, r26
 48c:	7b 07       	cpc	r23, r27
 48e:	79 f4       	brne	.+30     	; 0x4ae <main+0xec>
			tasks[i]->period ) {
				// Setting next state for task
				tasks[i]->state =
				tasks[i]->TickFct(tasks[i]->state);
 490:	d5 01       	movw	r26, r10
 492:	8c 91       	ld	r24, X
 494:	d4 01       	movw	r26, r8
 496:	ed 91       	ld	r30, X+
 498:	fc 91       	ld	r31, X
 49a:	99 27       	eor	r25, r25
 49c:	87 fd       	sbrc	r24, 7
 49e:	90 95       	com	r25
 4a0:	09 95       	icall
		for ( i = 0; i < numTasks; i++ ) {
			// Task is ready to tick
			if ( tasks[i]->elapsedTime ==
			tasks[i]->period ) {
				// Setting next state for task
				tasks[i]->state =
 4a2:	f5 01       	movw	r30, r10
 4a4:	80 83       	st	Z, r24
				tasks[i]->TickFct(tasks[i]->state);
				// Reset elapsed time for next tick.
				tasks[i]->elapsedTime = 0;
 4a6:	18 82       	st	Y, r1
 4a8:	19 82       	std	Y+1, r1	; 0x01
 4aa:	1a 82       	std	Y+2, r1	; 0x02
 4ac:	1b 82       	std	Y+3, r1	; 0x03
			}
			tasks[i]->elapsedTime += 1;
 4ae:	88 81       	ld	r24, Y
 4b0:	99 81       	ldd	r25, Y+1	; 0x01
 4b2:	aa 81       	ldd	r26, Y+2	; 0x02
 4b4:	bb 81       	ldd	r27, Y+3	; 0x03
 4b6:	01 96       	adiw	r24, 0x01	; 1
 4b8:	a1 1d       	adc	r26, r1
 4ba:	b1 1d       	adc	r27, r1
 4bc:	88 83       	st	Y, r24
 4be:	99 83       	std	Y+1, r25	; 0x01
 4c0:	aa 83       	std	Y+2, r26	; 0x02
 4c2:	bb 83       	std	Y+3, r27	; 0x03
	
	unsigned short i;
	while(1)
	{ 	
		// Scheduler code
		for ( i = 0; i < numTasks; i++ ) {
 4c4:	c7 01       	movw	r24, r14
 4c6:	89 2b       	or	r24, r25
 4c8:	a9 f2       	breq	.-86     	; 0x474 <main+0xb2>
			}
			tasks[i]->elapsedTime += 1;
		}
		
		//tick_funct();
		switch (get_value)
 4ca:	e0 91 17 01 	lds	r30, 0x0117
 4ce:	f0 e0       	ldi	r31, 0x00	; 0
 4d0:	e5 34       	cpi	r30, 0x45	; 69
 4d2:	f1 05       	cpc	r31, r1
 4d4:	08 f0       	brcs	.+2      	; 0x4d8 <main+0x116>
 4d6:	41 c0       	rjmp	.+130    	; 0x55a <main+0x198>
 4d8:	ea 5b       	subi	r30, 0xBA	; 186
 4da:	ff 4f       	sbci	r31, 0xFF	; 255
 4dc:	41 c0       	rjmp	.+130    	; 0x560 <__tablejump2__>
		{
			// All 5 LEDs on
			case '\0': PORTB = 0x1F; break;
 4de:	8f e1       	ldi	r24, 0x1F	; 31
 4e0:	85 b9       	out	0x05, r24	; 5
	
	unsigned short i;
	while(1)
	{ 	
		// Scheduler code
		for ( i = 0; i < numTasks; i++ ) {
 4e2:	c6 01       	movw	r24, r12
		
		//tick_funct();
		switch (get_value)
		{
			// All 5 LEDs on
			case '\0': PORTB = 0x1F; break;
 4e4:	f0 cf       	rjmp	.-32     	; 0x4c6 <main+0x104>
			// hex equivalent
			case '1': PORTB = 0x01; break;
 4e6:	81 e0       	ldi	r24, 0x01	; 1
 4e8:	85 b9       	out	0x05, r24	; 5
	
	unsigned short i;
	while(1)
	{ 	
		// Scheduler code
		for ( i = 0; i < numTasks; i++ ) {
 4ea:	c6 01       	movw	r24, r12
		switch (get_value)
		{
			// All 5 LEDs on
			case '\0': PORTB = 0x1F; break;
			// hex equivalent
			case '1': PORTB = 0x01; break;
 4ec:	ec cf       	rjmp	.-40     	; 0x4c6 <main+0x104>
			case '2': PORTB = 0x02; break;
 4ee:	82 e0       	ldi	r24, 0x02	; 2
 4f0:	85 b9       	out	0x05, r24	; 5
	
	unsigned short i;
	while(1)
	{ 	
		// Scheduler code
		for ( i = 0; i < numTasks; i++ ) {
 4f2:	c6 01       	movw	r24, r12
		{
			// All 5 LEDs on
			case '\0': PORTB = 0x1F; break;
			// hex equivalent
			case '1': PORTB = 0x01; break;
			case '2': PORTB = 0x02; break;
 4f4:	e8 cf       	rjmp	.-48     	; 0x4c6 <main+0x104>
			case '3': PORTB = 0x03; break;
 4f6:	83 e0       	ldi	r24, 0x03	; 3
 4f8:	85 b9       	out	0x05, r24	; 5
	
	unsigned short i;
	while(1)
	{ 	
		// Scheduler code
		for ( i = 0; i < numTasks; i++ ) {
 4fa:	c6 01       	movw	r24, r12
			// All 5 LEDs on
			case '\0': PORTB = 0x1F; break;
			// hex equivalent
			case '1': PORTB = 0x01; break;
			case '2': PORTB = 0x02; break;
			case '3': PORTB = 0x03; break;
 4fc:	e4 cf       	rjmp	.-56     	; 0x4c6 <main+0x104>
			case '4': PORTB = 0x04; break;
 4fe:	84 e0       	ldi	r24, 0x04	; 4
 500:	85 b9       	out	0x05, r24	; 5
	
	unsigned short i;
	while(1)
	{ 	
		// Scheduler code
		for ( i = 0; i < numTasks; i++ ) {
 502:	c6 01       	movw	r24, r12
			case '\0': PORTB = 0x1F; break;
			// hex equivalent
			case '1': PORTB = 0x01; break;
			case '2': PORTB = 0x02; break;
			case '3': PORTB = 0x03; break;
			case '4': PORTB = 0x04; break;
 504:	e0 cf       	rjmp	.-64     	; 0x4c6 <main+0x104>
			case '5': PORTB = 0x05; break;
 506:	85 e0       	ldi	r24, 0x05	; 5
 508:	85 b9       	out	0x05, r24	; 5
	
	unsigned short i;
	while(1)
	{ 	
		// Scheduler code
		for ( i = 0; i < numTasks; i++ ) {
 50a:	c6 01       	movw	r24, r12
			// hex equivalent
			case '1': PORTB = 0x01; break;
			case '2': PORTB = 0x02; break;
			case '3': PORTB = 0x03; break;
			case '4': PORTB = 0x04; break;
			case '5': PORTB = 0x05; break;
 50c:	dc cf       	rjmp	.-72     	; 0x4c6 <main+0x104>
			case '6': PORTB = 0x06; break;
 50e:	86 e0       	ldi	r24, 0x06	; 6
 510:	85 b9       	out	0x05, r24	; 5
	
	unsigned short i;
	while(1)
	{ 	
		// Scheduler code
		for ( i = 0; i < numTasks; i++ ) {
 512:	c6 01       	movw	r24, r12
			case '1': PORTB = 0x01; break;
			case '2': PORTB = 0x02; break;
			case '3': PORTB = 0x03; break;
			case '4': PORTB = 0x04; break;
			case '5': PORTB = 0x05; break;
			case '6': PORTB = 0x06; break;
 514:	d8 cf       	rjmp	.-80     	; 0x4c6 <main+0x104>
			case '7': PORTB = 0x07; break;
 516:	87 e0       	ldi	r24, 0x07	; 7
 518:	85 b9       	out	0x05, r24	; 5
	
	unsigned short i;
	while(1)
	{ 	
		// Scheduler code
		for ( i = 0; i < numTasks; i++ ) {
 51a:	c6 01       	movw	r24, r12
			case '2': PORTB = 0x02; break;
			case '3': PORTB = 0x03; break;
			case '4': PORTB = 0x04; break;
			case '5': PORTB = 0x05; break;
			case '6': PORTB = 0x06; break;
			case '7': PORTB = 0x07; break;
 51c:	d4 cf       	rjmp	.-88     	; 0x4c6 <main+0x104>
			case '8': PORTB = 0x08; break;
 51e:	88 e0       	ldi	r24, 0x08	; 8
 520:	85 b9       	out	0x05, r24	; 5
	
	unsigned short i;
	while(1)
	{ 	
		// Scheduler code
		for ( i = 0; i < numTasks; i++ ) {
 522:	c6 01       	movw	r24, r12
			case '3': PORTB = 0x03; break;
			case '4': PORTB = 0x04; break;
			case '5': PORTB = 0x05; break;
			case '6': PORTB = 0x06; break;
			case '7': PORTB = 0x07; break;
			case '8': PORTB = 0x08; break;
 524:	d0 cf       	rjmp	.-96     	; 0x4c6 <main+0x104>
			case '9': PORTB = 0x09; break;
 526:	89 e0       	ldi	r24, 0x09	; 9
 528:	85 b9       	out	0x05, r24	; 5
	
	unsigned short i;
	while(1)
	{ 	
		// Scheduler code
		for ( i = 0; i < numTasks; i++ ) {
 52a:	c6 01       	movw	r24, r12
			case '4': PORTB = 0x04; break;
			case '5': PORTB = 0x05; break;
			case '6': PORTB = 0x06; break;
			case '7': PORTB = 0x07; break;
			case '8': PORTB = 0x08; break;
			case '9': PORTB = 0x09; break;
 52c:	cc cf       	rjmp	.-104    	; 0x4c6 <main+0x104>
			case '0': PORTB = 0x00; break;
 52e:	15 b8       	out	0x05, r1	; 5
	
	unsigned short i;
	while(1)
	{ 	
		// Scheduler code
		for ( i = 0; i < numTasks; i++ ) {
 530:	c6 01       	movw	r24, r12
			case '5': PORTB = 0x05; break;
			case '6': PORTB = 0x06; break;
			case '7': PORTB = 0x07; break;
			case '8': PORTB = 0x08; break;
			case '9': PORTB = 0x09; break;
			case '0': PORTB = 0x00; break;
 532:	c9 cf       	rjmp	.-110    	; 0x4c6 <main+0x104>
			// . . . ***** FINISH *****
			case 'A': PORTB = 0x0A; break;
 534:	fa e0       	ldi	r31, 0x0A	; 10
 536:	f5 b9       	out	0x05, r31	; 5
	
	unsigned short i;
	while(1)
	{ 	
		// Scheduler code
		for ( i = 0; i < numTasks; i++ ) {
 538:	c6 01       	movw	r24, r12
			case '7': PORTB = 0x07; break;
			case '8': PORTB = 0x08; break;
			case '9': PORTB = 0x09; break;
			case '0': PORTB = 0x00; break;
			// . . . ***** FINISH *****
			case 'A': PORTB = 0x0A; break;
 53a:	c5 cf       	rjmp	.-118    	; 0x4c6 <main+0x104>
			case 'B': PORTB = 0x0B; break;
 53c:	75 b8       	out	0x05, r7	; 5
	
	unsigned short i;
	while(1)
	{ 	
		// Scheduler code
		for ( i = 0; i < numTasks; i++ ) {
 53e:	c6 01       	movw	r24, r12
			case '8': PORTB = 0x08; break;
			case '9': PORTB = 0x09; break;
			case '0': PORTB = 0x00; break;
			// . . . ***** FINISH *****
			case 'A': PORTB = 0x0A; break;
			case 'B': PORTB = 0x0B; break;
 540:	c2 cf       	rjmp	.-124    	; 0x4c6 <main+0x104>
			case 'C': PORTB = 0x0C; break;
 542:	65 b8       	out	0x05, r6	; 5
	
	unsigned short i;
	while(1)
	{ 	
		// Scheduler code
		for ( i = 0; i < numTasks; i++ ) {
 544:	c6 01       	movw	r24, r12
			case '9': PORTB = 0x09; break;
			case '0': PORTB = 0x00; break;
			// . . . ***** FINISH *****
			case 'A': PORTB = 0x0A; break;
			case 'B': PORTB = 0x0B; break;
			case 'C': PORTB = 0x0C; break;
 546:	bf cf       	rjmp	.-130    	; 0x4c6 <main+0x104>
			case 'D': PORTB = 0x0D; break;
 548:	55 b8       	out	0x05, r5	; 5
	
	unsigned short i;
	while(1)
	{ 	
		// Scheduler code
		for ( i = 0; i < numTasks; i++ ) {
 54a:	c6 01       	movw	r24, r12
			case '0': PORTB = 0x00; break;
			// . . . ***** FINISH *****
			case 'A': PORTB = 0x0A; break;
			case 'B': PORTB = 0x0B; break;
			case 'C': PORTB = 0x0C; break;
			case 'D': PORTB = 0x0D; break;
 54c:	bc cf       	rjmp	.-136    	; 0x4c6 <main+0x104>
			case '*': PORTB = 0x0E; break;
 54e:	45 b8       	out	0x05, r4	; 5
	
	unsigned short i;
	while(1)
	{ 	
		// Scheduler code
		for ( i = 0; i < numTasks; i++ ) {
 550:	c6 01       	movw	r24, r12
			// . . . ***** FINISH *****
			case 'A': PORTB = 0x0A; break;
			case 'B': PORTB = 0x0B; break;
			case 'C': PORTB = 0x0C; break;
			case 'D': PORTB = 0x0D; break;
			case '*': PORTB = 0x0E; break;
 552:	b9 cf       	rjmp	.-142    	; 0x4c6 <main+0x104>
			case '#': PORTB = 0x0F; break;
 554:	35 b8       	out	0x05, r3	; 5
	
	unsigned short i;
	while(1)
	{ 	
		// Scheduler code
		for ( i = 0; i < numTasks; i++ ) {
 556:	c6 01       	movw	r24, r12
			case 'A': PORTB = 0x0A; break;
			case 'B': PORTB = 0x0B; break;
			case 'C': PORTB = 0x0C; break;
			case 'D': PORTB = 0x0D; break;
			case '*': PORTB = 0x0E; break;
			case '#': PORTB = 0x0F; break;
 558:	b6 cf       	rjmp	.-148    	; 0x4c6 <main+0x104>
			// Should never occur. Middle LED off.
			default: PORTB = 0x1B; break;
 55a:	25 b8       	out	0x05, r2	; 5
	
	unsigned short i;
	while(1)
	{ 	
		// Scheduler code
		for ( i = 0; i < numTasks; i++ ) {
 55c:	c6 01       	movw	r24, r12
			case 'C': PORTB = 0x0C; break;
			case 'D': PORTB = 0x0D; break;
			case '*': PORTB = 0x0E; break;
			case '#': PORTB = 0x0F; break;
			// Should never occur. Middle LED off.
			default: PORTB = 0x1B; break;
 55e:	b3 cf       	rjmp	.-154    	; 0x4c6 <main+0x104>

00000560 <__tablejump2__>:
 560:	ee 0f       	add	r30, r30
 562:	ff 1f       	adc	r31, r31

00000564 <__tablejump__>:
 564:	05 90       	lpm	r0, Z+
 566:	f4 91       	lpm	r31, Z
 568:	e0 2d       	mov	r30, r0
 56a:	09 94       	ijmp

0000056c <_exit>:
 56c:	f8 94       	cli

0000056e <__stop_program>:
 56e:	ff cf       	rjmp	.-2      	; 0x56e <__stop_program>
