{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 21 20:31:06 2010 " "Info: Processing started: Sun Feb 21 20:31:06 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8bitbrain -c 8bitbrain " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 8bitbrain -c 8bitbrain" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-arch " "Info: Found design unit 1: controller-arch" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitbrain.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8bitbrain.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8bitbrain " "Info: Found entity 1: 8bitbrain" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s2p.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file s2p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s2p-arch " "Info: Found design unit 1: s2p-arch" {  } { { "s2p.vhd" "" { Text "c:/workspace/8bitbrain/s2p.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 s2p " "Info: Found entity 1: s2p" {  } { { "s2p.vhd" "" { Text "c:/workspace/8bitbrain/s2p.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mixer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mixer-arch " "Info: Found design unit 1: mixer-arch" {  } { { "mixer.vhd" "" { Text "c:/workspace/8bitbrain/mixer.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mixer " "Info: Found entity 1: mixer" {  } { { "mixer.vhd" "" { Text "c:/workspace/8bitbrain/mixer.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2s.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file p2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p2s-arch " "Info: Found design unit 1: p2s-arch" {  } { { "p2s.vhd" "" { Text "c:/workspace/8bitbrain/p2s.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 p2s " "Info: Found entity 1: p2s" {  } { { "p2s.vhd" "" { Text "c:/workspace/8bitbrain/p2s.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrgen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addrgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addrgen-arch " "Info: Found design unit 1: addrgen-arch" {  } { { "addrgen.vhd" "" { Text "c:/workspace/8bitbrain/addrgen.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 addrgen " "Info: Found entity 1: addrgen" {  } { { "addrgen.vhd" "" { Text "c:/workspace/8bitbrain/addrgen.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulator-arch " "Info: Found design unit 1: modulator-arch" {  } { { "modulator.vhd" "" { Text "c:/workspace/8bitbrain/modulator.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 modulator " "Info: Found entity 1: modulator" {  } { { "modulator.vhd" "" { Text "c:/workspace/8bitbrain/modulator.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_divide0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_divide0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_divide0-SYN " "Info: Found design unit 1: lpm_divide0-SYN" {  } { { "lpm_divide0.vhd" "" { Text "c:/workspace/8bitbrain/lpm_divide0.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide0 " "Info: Found entity 1: lpm_divide0" {  } { { "lpm_divide0.vhd" "" { Text "c:/workspace/8bitbrain/lpm_divide0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brain_pkg.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file brain_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 brain_pkg " "Info: Found design unit 1: brain_pkg" {  } { { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 brain_pkg-body " "Info: Found design unit 2: brain_pkg-body" {  } { { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllertest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file controllertest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controllertest " "Info: Found entity 1: controllertest" {  } { { "controllertest.bdf" "" { Schematic "c:/workspace/8bitbrain/controllertest.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2stest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file p2stest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 p2stest " "Info: Found entity 1: p2stest" {  } { { "p2stest.bdf" "" { Schematic "c:/workspace/8bitbrain/p2stest.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file btn_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 btn_reg-arch " "Info: Found design unit 1: btn_reg-arch" {  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 btn_reg " "Info: Found entity 1: btn_reg" {  } { { "btn_reg.vhd" "" { Text "c:/workspace/8bitbrain/btn_reg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixeradd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mixeradd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mixeradd-SYN " "Info: Found design unit 1: mixeradd-SYN" {  } { { "mixeradd.vhd" "" { Text "c:/workspace/8bitbrain/mixeradd.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mixeradd " "Info: Found entity 1: mixeradd" {  } { { "mixeradd.vhd" "" { Text "c:/workspace/8bitbrain/mixeradd.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixermult.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mixermult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mixermult-SYN " "Info: Found design unit 1: mixermult-SYN" {  } { { "mixermult.vhd" "" { Text "c:/workspace/8bitbrain/mixermult.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mixermult " "Info: Found entity 1: mixermult" {  } { { "mixermult.vhd" "" { Text "c:/workspace/8bitbrain/mixermult.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixersub.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mixersub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mixersub-SYN " "Info: Found design unit 1: mixersub-SYN" {  } { { "mixersub.vhd" "" { Text "c:/workspace/8bitbrain/mixersub.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mixersub " "Info: Found entity 1: mixersub" {  } { { "mixersub.vhd" "" { Text "c:/workspace/8bitbrain/mixersub.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "8bitbrain " "Info: Elaborating entity \"8bitbrain\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst8 " "Warning: Block or symbol \"NOT\" of instance \"inst8\" overlaps another block or symbol" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 232 -8 40 264 "inst8" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s2p s2p:inst " "Info: Elaborating entity \"s2p\" for hierarchy \"s2p:inst\"" {  } { { "8bitbrain.bdf" "inst" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 32 -64 88 160 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p2s p2s:inst5 " "Info: Elaborating entity \"p2s\" for hierarchy \"p2s:inst5\"" {  } { { "8bitbrain.bdf" "inst5" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 104 1384 1544 232 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_ioclk p2s.vhd(30) " "Warning (10492): VHDL Process Statement warning at p2s.vhd(30): signal \"i_ioclk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "p2s.vhd" "" { Text "c:/workspace/8bitbrain/p2s.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixer mixer:inst2 " "Info: Elaborating entity \"mixer\" for hierarchy \"mixer:inst2\"" {  } { { "8bitbrain.bdf" "inst2" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 120 1048 1248 216 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixeradd mixer:inst2\|mixeradd:add1 " "Info: Elaborating entity \"mixeradd\" for hierarchy \"mixer:inst2\|mixeradd:add1\"" {  } { { "mixer.vhd" "add1" { Text "c:/workspace/8bitbrain/mixer.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add mixer:inst2\|mixeradd:add1\|parallel_add:parallel_add_component " "Info: Elaborating entity \"parallel_add\" for hierarchy \"mixer:inst2\|mixeradd:add1\|parallel_add:parallel_add_component\"" {  } { { "mixeradd.vhd" "parallel_add_component" { Text "c:/workspace/8bitbrain/mixeradd.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mixer:inst2\|mixeradd:add1\|parallel_add:parallel_add_component " "Info: Elaborated megafunction instantiation \"mixer:inst2\|mixeradd:add1\|parallel_add:parallel_add_component\"" {  } { { "mixeradd.vhd" "" { Text "c:/workspace/8bitbrain/mixeradd.vhd" 90 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mixer:inst2\|mixeradd:add1\|parallel_add:parallel_add_component " "Info: Instantiated megafunction \"mixer:inst2\|mixeradd:add1\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Info: Parameter \"width\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 2 " "Info: Parameter \"size\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 13 " "Info: Parameter \"widthr\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Info: Parameter \"shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Info: Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Info: Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 0 " "Info: Parameter \"pipeline\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Info: Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Info: Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type parallel_add " "Info: Parameter \"lpm_type\" = \"parallel_add\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mixeradd.vhd" "" { Text "c:/workspace/8bitbrain/mixeradd.vhd" 90 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_mqe.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/par_add_mqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_mqe " "Info: Found entity 1: par_add_mqe" {  } { { "db/par_add_mqe.tdf" "" { Text "c:/workspace/8bitbrain/db/par_add_mqe.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_mqe mixer:inst2\|mixeradd:add1\|parallel_add:parallel_add_component\|par_add_mqe:auto_generated " "Info: Elaborating entity \"par_add_mqe\" for hierarchy \"mixer:inst2\|mixeradd:add1\|parallel_add:parallel_add_component\|par_add_mqe:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/parallel_add.tdf" 147 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixermult mixer:inst2\|mixermult:mult1 " "Info: Elaborating entity \"mixermult\" for hierarchy \"mixer:inst2\|mixermult:mult1\"" {  } { { "mixer.vhd" "mult1" { Text "c:/workspace/8bitbrain/mixer.vhd" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mixer:inst2\|mixermult:mult1\|lpm_mult:lpm_mult_component " "Info: Elaborating entity \"lpm_mult\" for hierarchy \"mixer:inst2\|mixermult:mult1\|lpm_mult:lpm_mult_component\"" {  } { { "mixermult.vhd" "lpm_mult_component" { Text "c:/workspace/8bitbrain/mixermult.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mixer:inst2\|mixermult:mult1\|lpm_mult:lpm_mult_component " "Info: Elaborated megafunction instantiation \"mixer:inst2\|mixermult:mult1\|lpm_mult:lpm_mult_component\"" {  } { { "mixermult.vhd" "" { Text "c:/workspace/8bitbrain/mixermult.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mixer:inst2\|mixermult:mult1\|lpm_mult:lpm_mult_component " "Info: Instantiated megafunction \"mixer:inst2\|mixermult:mult1\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=9 " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Info: Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 12 " "Info: Parameter \"lpm_widtha\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 12 " "Info: Parameter \"lpm_widthb\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 24 " "Info: Parameter \"lpm_widthp\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mixermult.vhd" "" { Text "c:/workspace/8bitbrain/mixermult.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_3bn.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_3bn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_3bn " "Info: Found entity 1: mult_3bn" {  } { { "db/mult_3bn.tdf" "" { Text "c:/workspace/8bitbrain/db/mult_3bn.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_3bn mixer:inst2\|mixermult:mult1\|lpm_mult:lpm_mult_component\|mult_3bn:auto_generated " "Info: Elaborating entity \"mult_3bn\" for hierarchy \"mixer:inst2\|mixermult:mult1\|lpm_mult:lpm_mult_component\|mult_3bn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixersub mixer:inst2\|mixersub:sub1 " "Info: Elaborating entity \"mixersub\" for hierarchy \"mixer:inst2\|mixersub:sub1\"" {  } { { "mixer.vhd" "sub1" { Text "c:/workspace/8bitbrain/mixer.vhd" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mixer:inst2\|mixersub:sub1\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"mixer:inst2\|mixersub:sub1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "mixersub.vhd" "lpm_add_sub_component" { Text "c:/workspace/8bitbrain/mixersub.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mixer:inst2\|mixersub:sub1\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"mixer:inst2\|mixersub:sub1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "mixersub.vhd" "" { Text "c:/workspace/8bitbrain/mixersub.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mixer:inst2\|mixersub:sub1\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"mixer:inst2\|mixersub:sub1\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Info: Parameter \"lpm_width\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mixersub.vhd" "" { Text "c:/workspace/8bitbrain/mixersub.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pmh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_pmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pmh " "Info: Found entity 1: add_sub_pmh" {  } { { "db/add_sub_pmh.tdf" "" { Text "c:/workspace/8bitbrain/db/add_sub_pmh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pmh mixer:inst2\|mixersub:sub1\|lpm_add_sub:lpm_add_sub_component\|add_sub_pmh:auto_generated " "Info: Elaborating entity \"add_sub_pmh\" for hierarchy \"mixer:inst2\|mixersub:sub1\|lpm_add_sub:lpm_add_sub_component\|add_sub_pmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulator modulator:inst3 " "Info: Elaborating entity \"modulator\" for hierarchy \"modulator:inst3\"" {  } { { "8bitbrain.bdf" "inst3" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 96 800 1008 320 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VASDRout modulator.vhd(11) " "Warning (10541): VHDL Signal Declaration warning at modulator.vhd(11): used implicit default value for signal \"VASDRout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "modulator.vhd" "" { Text "c:/workspace/8bitbrain/modulator.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst1 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:inst1\"" {  } { { "8bitbrain.bdf" "inst1" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 56 200 440 344 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VASDRld controller.vhd(16) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(16): used implicit default value for signal \"VASDRld\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VASDRout controller.vhd(17) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(17): used implicit default value for signal \"VASDRout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "q controller.vhd(17) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(17): used implicit default value for signal \"q\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "voice_sel controller.vhd(18) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(18): used implicit default value for signal \"voice_sel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VASDR_sel controller.vhd(18) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(18): used implicit default value for signal \"VASDR_sel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "q_ld controller.vhd(19) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(19): used implicit default value for signal \"q_ld\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "filtfreq_ld controller.vhd(19) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(19): used implicit default value for signal \"filtfreq_ld\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "filter_freq controller.vhd(21) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(21): used implicit default value for signal \"filter_freq\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prev_str_1 controller.vhd(26) " "Warning (10036): Verilog HDL or VHDL warning at controller.vhd(26): object \"prev_str_1\" assigned a value but never read" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prev_str_2 controller.vhd(26) " "Warning (10036): Verilog HDL or VHDL warning at controller.vhd(26): object \"prev_str_2\" assigned a value but never read" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prev_str_3 controller.vhd(26) " "Warning (10036): Verilog HDL or VHDL warning at controller.vhd(26): object \"prev_str_3\" assigned a value but never read" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p_bend_1 controller.vhd(27) " "Warning (10036): Verilog HDL or VHDL warning at controller.vhd(27): object \"p_bend_1\" assigned a value but never read" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p_bend_2 controller.vhd(27) " "Warning (10036): Verilog HDL or VHDL warning at controller.vhd(27): object \"p_bend_2\" assigned a value but never read" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p_bend_3 controller.vhd(27) " "Warning (10036): Verilog HDL or VHDL warning at controller.vhd(27): object \"p_bend_3\" assigned a value but never read" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curbtns controller.vhd(94) " "Warning (10492): VHDL Process Statement warning at controller.vhd(94): signal \"curbtns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curbtns controller.vhd(95) " "Warning (10492): VHDL Process Statement warning at controller.vhd(95): signal \"curbtns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "diff_btn_vec controller.vhd(92) " "Warning (10631): VHDL Process Statement warning at controller.vhd(92): inferring latch(es) for signal or variable \"diff_btn_vec\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 92 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ch1offset2 controller.vhd(92) " "Warning (10631): VHDL Process Statement warning at controller.vhd(92): inferring latch(es) for signal or variable \"ch1offset2\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 92 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ch1offset3 controller.vhd(92) " "Warning (10631): VHDL Process Statement warning at controller.vhd(92): inferring latch(es) for signal or variable \"ch1offset3\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 92 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "play_vec controller.vhd(271) " "Warning (10492): VHDL Process Statement warning at controller.vhd(271): signal \"play_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_play_vec controller.vhd(271) " "Warning (10492): VHDL Process Statement warning at controller.vhd(271): signal \"prev_play_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trig_vec controller.vhd(273) " "Warning (10492): VHDL Process Statement warning at controller.vhd(273): signal \"trig_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_trig_vec controller.vhd(273) " "Warning (10492): VHDL Process Statement warning at controller.vhd(273): signal \"prev_trig_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset3\[0\] controller.vhd(92) " "Info (10041): Inferred latch for \"ch1offset3\[0\]\" at controller.vhd(92)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset3\[1\] controller.vhd(92) " "Info (10041): Inferred latch for \"ch1offset3\[1\]\" at controller.vhd(92)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset3\[2\] controller.vhd(92) " "Info (10041): Inferred latch for \"ch1offset3\[2\]\" at controller.vhd(92)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset3\[3\] controller.vhd(92) " "Info (10041): Inferred latch for \"ch1offset3\[3\]\" at controller.vhd(92)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset3\[4\] controller.vhd(92) " "Info (10041): Inferred latch for \"ch1offset3\[4\]\" at controller.vhd(92)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset3\[5\] controller.vhd(92) " "Info (10041): Inferred latch for \"ch1offset3\[5\]\" at controller.vhd(92)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset2\[0\] controller.vhd(92) " "Info (10041): Inferred latch for \"ch1offset2\[0\]\" at controller.vhd(92)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset2\[1\] controller.vhd(92) " "Info (10041): Inferred latch for \"ch1offset2\[1\]\" at controller.vhd(92)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset2\[2\] controller.vhd(92) " "Info (10041): Inferred latch for \"ch1offset2\[2\]\" at controller.vhd(92)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset2\[3\] controller.vhd(92) " "Info (10041): Inferred latch for \"ch1offset2\[3\]\" at controller.vhd(92)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset2\[4\] controller.vhd(92) " "Info (10041): Inferred latch for \"ch1offset2\[4\]\" at controller.vhd(92)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch1offset2\[5\] controller.vhd(92) " "Info (10041): Inferred latch for \"ch1offset2\[5\]\" at controller.vhd(92)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diff_btn_vec\[1\] controller.vhd(92) " "Info (10041): Inferred latch for \"diff_btn_vec\[1\]\" at controller.vhd(92)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diff_btn_vec\[2\] controller.vhd(92) " "Info (10041): Inferred latch for \"diff_btn_vec\[2\]\" at controller.vhd(92)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diff_btn_vec\[3\] controller.vhd(92) " "Info (10041): Inferred latch for \"diff_btn_vec\[3\]\" at controller.vhd(92)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diff_btn_vec\[4\] controller.vhd(92) " "Info (10041): Inferred latch for \"diff_btn_vec\[4\]\" at controller.vhd(92)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diff_btn_vec\[5\] controller.vhd(92) " "Info (10041): Inferred latch for \"diff_btn_vec\[5\]\" at controller.vhd(92)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "diff_btn_vec\[6\] controller.vhd(92) " "Info (10041): Inferred latch for \"diff_btn_vec\[6\]\" at controller.vhd(92)" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btn_reg btn_reg:inst4 " "Info: Elaborating entity \"btn_reg\" for hierarchy \"btn_reg:inst4\"" {  } { { "8bitbrain.bdf" "inst4" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 136 -240 -80 232 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "wavegenerator.bdf 1 1 " "Warning: Using design file wavegenerator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wavegenerator " "Info: Found entity 1: wavegenerator" {  } { { "wavegenerator.bdf" "" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wavegenerator wavegenerator:inst6 " "Info: Elaborating entity \"wavegenerator\" for hierarchy \"wavegenerator:inst6\"" {  } { { "8bitbrain.bdf" "inst6" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 200 512 720 328 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "voice_sel " "Warning: Pin \"voice_sel\" not connected" {  } { { "wavegenerator.bdf" "" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 536 16 184 552 "voice_sel\[2..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "altsyncram0.tdf 1 1 " "Warning: Using design file altsyncram0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram0 " "Info: Found entity 1: altsyncram0" {  } { { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram0 wavegenerator:inst6\|altsyncram0:inst3 " "Info: Elaborating entity \"altsyncram0\" for hierarchy \"wavegenerator:inst6\|altsyncram0:inst3\"" {  } { { "wavegenerator.bdf" "inst3" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 136 344 600 248 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component\"" {  } { { "altsyncram0.tdf" "altsyncram_component" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component\"" {  } { { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Info: Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Info: Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Info: Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Info: Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Info: Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE triangle.mif " "Info: Parameter \"INIT_FILE\" = \"triangle.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Info: Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u1b1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_u1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u1b1 " "Info: Found entity 1: altsyncram_u1b1" {  } { { "db/altsyncram_u1b1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_u1b1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u1b1 wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component\|altsyncram_u1b1:auto_generated " "Info: Elaborating entity \"altsyncram_u1b1\" for hierarchy \"wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component\|altsyncram_u1b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EMIO_MIO_MIF_INVALID_WIDTH" "13 12 triangle.mif " "Error: Data at line 13 exceeds the specified width (12) in the Memory Initialization File \"triangle.mif\"" {  } { { "c:/workspace/8bitbrain/triangle.mif" "" { Text "c:/workspace/8bitbrain/triangle.mif" 13 -1 0 } }  } 0 0 "Data at line %1!d! exceeds the specified width (%2!d!) in the Memory Initialization File \"%3!s!\"" 0 0 "" 0 -1}
{ "Error" "EMIO_MIO_INVALID_LINE" "triangle.mif 13 " "Error: Memory Initialization File or Hexadecimal (Intel-Format) File \"triangle.mif\" contains illegal syntax at line 13" {  } { { "c:/workspace/8bitbrain/triangle.mif" "" { Text "c:/workspace/8bitbrain/triangle.mif" 13 -1 0 } }  } 0 0 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains illegal syntax at line %2!d!" 0 0 "" 0 -1}
{ "Error" "ECDB_CDB_CANT_READ_CONTENT_FILE_FOR_ROM" "triangle.mif  " "Error: Can't read Memory Initialization File or Hexadecimal (Intel-Format) File triangle.mif for ROM instance . If the file exists, it is not in correct format." {  } { { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } }  } 0 0 "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! for ROM instance %2!s!. If the file exists, it is not in correct format." 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component\|altsyncram_u1b1:auto_generated " "Error: Can't elaborate user hierarchy \"wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component\|altsyncram_u1b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 29 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 4 errors, 29 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Error: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 21 20:31:09 2010 " "Error: Processing ended: Sun Feb 21 20:31:09 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Error: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Error: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 29 s " "Error: Quartus II Full Compilation was unsuccessful. 6 errors, 29 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
