10:20:35 INFO  : Launching XSCT server: xsct -n -interactive /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/temp_xsdb_launch_script.tcl
10:20:37 INFO  : XSCT server has started successfully.
10:20:37 INFO  : Successfully done setting XSCT server connection channel  
10:20:38 INFO  : Successfully done setting SDK workspace  
10:20:40 INFO  : Registering command handlers for SDK TCF services
10:23:01 ERROR : Unexpected error occurred during generating bsp sources
java.lang.reflect.InvocationTargetException
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:398)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:481)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:242)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:895)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:930)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:905)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1078)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:124)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:78)
	at org.eclipse.ui.internal.handlers.HandlerProxy.execute(HandlerProxy.java:295)
	at org.eclipse.ui.internal.handlers.E4HandlerProxy.execute(E4HandlerProxy.java:90)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:55)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invokeUsingClass(InjectorImpl.java:282)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invoke(InjectorImpl.java:264)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.invoke(ContextInjectionFactory.java:132)
	at org.eclipse.e4.core.commands.internal.HandlerServiceHandler.execute(HandlerServiceHandler.java:152)
	at org.eclipse.core.commands.Command.executeWithChecks(Command.java:494)
	at org.eclipse.core.commands.ParameterizedCommand.executeWithChecks(ParameterizedCommand.java:488)
	at org.eclipse.e4.core.commands.internal.HandlerServiceImpl.executeHandler(HandlerServiceImpl.java:210)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.executeItem(HandledContributionItem.java:433)
	at org.eclipse.e4.ui.workbench.renderers.swt.AbstractContributionItem.handleWidgetSelection(AbstractContributionItem.java:454)
	at org.eclipse.e4.ui.workbench.renderers.swt.AbstractContributionItem$3.handleEvent(AbstractContributionItem.java:482)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5219)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1340)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4553)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4143)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)
Caused by: java.lang.NullPointerException
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
10:59:59 INFO  : Registering command handlers for SDK TCF services
11:00:00 INFO  : Launching XSCT server: xsct -n -interactive /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/temp_xsdb_launch_script.tcl
11:00:02 INFO  : XSCT server has started successfully.
11:00:02 INFO  : Successfully done setting XSCT server connection channel  
11:00:03 INFO  : Successfully done setting SDK workspace  
11:18:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:28:34 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
11:31:28 INFO  : Registering command handlers for SDK TCF services
11:31:30 INFO  : Launching XSCT server: xsct -n -interactive /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/temp_xsdb_launch_script.tcl
11:31:32 INFO  : XSCT server has started successfully.
11:31:32 INFO  : Successfully done setting XSCT server connection channel  
11:31:32 INFO  : Successfully done setting SDK workspace  
11:33:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:34:02 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/top.bit"
11:35:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:35:50 INFO  : 'jtag frequency' command is executed.
11:35:50 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
11:35:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:35:55 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
11:35:55 INFO  : Context for 'APU' is selected.
11:35:55 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
11:35:55 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:55 INFO  : Context for 'APU' is selected.
11:35:55 INFO  : 'stop' command is executed.
11:35:56 ERROR : Memory write error at 0xF800014C. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
11:35:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

11:37:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:37:41 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
11:37:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:37:54 INFO  : 'jtag frequency' command is executed.
11:37:54 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
11:37:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:37:59 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
11:37:59 INFO  : Context for 'APU' is selected.
11:37:59 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
11:37:59 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:59 INFO  : Context for 'APU' is selected.
11:37:59 INFO  : 'stop' command is executed.
11:38:00 INFO  : 'ps7_init' command is executed.
11:38:00 INFO  : 'configparams force-mem-access 0' command is executed.
11:38:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
configparams force-mem-access 0
----------------End of Script----------------

11:38:00 INFO  : Memory regions updated for context APU
11:38:00 INFO  : Memory regions updated for context MicroBlaze #2
11:38:00 INFO  : Memory regions updated for context MicroBlaze #0
11:38:00 INFO  : Memory regions updated for context MicroBlaze #1
11:38:00 INFO  : Memory regions updated for context MicroBlaze #3
11:38:00 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:38:00 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_arduino_grove_ledbar.elf_on_linux_agent.tcl'
11:38:57 INFO  : Disconnected from the channel tcfchan#1.
11:40:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:59 INFO  : Registering command handlers for SDK TCF services
11:54:01 INFO  : Launching XSCT server: xsct -n -interactive /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/temp_xsdb_launch_script.tcl
11:54:04 INFO  : XSCT server has started successfully.
11:54:05 INFO  : Successfully done setting XSCT server connection channel  
11:54:05 INFO  : Successfully done setting SDK workspace  
12:00:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:00:12 INFO  : 'jtag frequency' command is executed.
12:00:12 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
12:00:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:00:15 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
12:00:15 INFO  : Context for 'APU' is selected.
12:00:15 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
12:00:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:00:15 INFO  : Context for 'APU' is selected.
12:00:15 INFO  : 'stop' command is executed.
12:00:16 ERROR : Memory write error at 0xF8000108. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
12:00:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

12:07:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:09:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:09:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:09:22 ERROR : (XSDB Server)-code 1 -level 0 -errorcode NONE -errorinfo {Code 1 Time 1548043762179 Format {ftdi_write_data_submit failed: all fine}
    while executing
"error [lindex $data 0]"
    invoked from within
"if { [lindex $data 0] != "" } {
		    error [lindex $data 0]
		}"
    ("eval" body line 2)
    invoked from within
"eval $script"} -errorline 12

12:09:22 ERROR : ftdi_transfer_data_done failed: all fine
14:05:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:46:54 INFO  : Registering command handlers for SDK TCF services
14:46:56 INFO  : Launching XSCT server: xsct -n -interactive /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/temp_xsdb_launch_script.tcl
14:46:58 INFO  : XSCT server has started successfully.
14:46:58 INFO  : Successfully done setting XSCT server connection channel  
14:47:00 INFO  : Successfully done setting SDK workspace  
14:47:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:47:27 INFO  : 'jtag frequency' command is executed.
14:47:27 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:47:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:47:29 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:47:30 INFO  : Context for 'APU' is selected.
14:47:30 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:47:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:30 INFO  : Context for 'APU' is selected.
14:47:30 INFO  : 'stop' command is executed.
14:47:30 ERROR : Memory read error at 0xF8000714. Cannot flush JTAG server queue. ftdi_transfer_data_done failed: usb bulk read failed
14:47:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

14:49:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:49:09 INFO  : 'jtag frequency' command is executed.
14:49:09 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:49:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:49:14 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:49:14 INFO  : Context for 'APU' is selected.
14:49:14 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:49:14 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:14 INFO  : Context for 'APU' is selected.
14:49:14 INFO  : 'stop' command is executed.
14:49:15 INFO  : 'ps7_init' command is executed.
14:49:15 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
configparams force-mem-access 0
----------------End of Script----------------

14:49:16 INFO  : Memory regions updated for context APU
14:49:16 INFO  : Memory regions updated for context MicroBlaze #2
14:49:16 INFO  : Memory regions updated for context MicroBlaze #0
14:49:16 INFO  : Memory regions updated for context MicroBlaze #1
14:49:16 INFO  : Memory regions updated for context MicroBlaze #3
14:49:16 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:49:16 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_grove_ledbar.elf_on_linux_agent.tcl'
14:53:23 INFO  : Disconnected from the channel tcfchan#1.
14:54:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:54:28 INFO  : 'jtag frequency' command is executed.
14:54:28 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:54:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:54:34 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:54:34 INFO  : Context for 'APU' is selected.
14:54:42 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:54:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:42 INFO  : Context for 'APU' is selected.
14:54:42 INFO  : 'stop' command is executed.
14:54:43 INFO  : 'ps7_init' command is executed.
14:54:43 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:54:43 ERROR : Cannot stop MicroBlaze. MicroBlaze is held in reset
14:54:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
rst -processor
----------------End of Script----------------

14:56:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:56:40 INFO  : 'jtag frequency' command is executed.
14:56:40 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
14:56:40 INFO  : Context for 'APU' is selected.
14:56:40 INFO  : System reset is completed.
14:56:43 INFO  : 'after 3000' command is executed.
14:56:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:56:48 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
14:56:48 INFO  : Context for 'APU' is selected.
14:56:48 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
14:56:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:48 INFO  : Context for 'APU' is selected.
14:56:49 INFO  : 'ps7_init' command is executed.
14:56:49 INFO  : 'ps7_post_config' command is executed.
14:56:49 INFO  : Context for processor 'iop_arduino_mb' is selected.
14:56:49 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/grove_ledbar/Debug/grove_ledbar.elf' is downloaded to processor 'iop_arduino_mb'.
14:56:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/grove_ledbar/Debug/grove_ledbar.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:50 INFO  : Memory regions updated for context APU
14:56:50 INFO  : Memory regions updated for context MicroBlaze #2
14:56:50 INFO  : Memory regions updated for context MicroBlaze #0
14:56:50 INFO  : Memory regions updated for context MicroBlaze #1
14:56:50 INFO  : Memory regions updated for context MicroBlaze #3
14:56:50 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
14:56:50 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_grove_ledbar.elf_on_linux_agent.tcl'
14:58:10 INFO  : Disconnected from the channel tcfchan#2.
15:29:11 INFO  : Registering command handlers for SDK TCF services
15:29:12 INFO  : Launching XSCT server: xsct -n -interactive /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/temp_xsdb_launch_script.tcl
15:29:14 INFO  : XSCT server has started successfully.
15:29:15 INFO  : Successfully done setting XSCT server connection channel  
15:29:15 INFO  : Successfully done setting SDK workspace  
15:41:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:41:18 INFO  : 'jtag frequency' command is executed.
15:41:18 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:41:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:41:20 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:41:20 INFO  : Context for 'APU' is selected.
15:41:21 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:41:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:21 INFO  : Context for 'APU' is selected.
15:41:21 INFO  : 'stop' command is executed.
15:41:22 INFO  : 'ps7_init' command is executed.
15:41:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
configparams force-mem-access 0
----------------End of Script----------------

15:41:22 INFO  : Memory regions updated for context APU
15:41:22 INFO  : Memory regions updated for context MicroBlaze #2
15:41:22 INFO  : Memory regions updated for context MicroBlaze #0
15:41:22 INFO  : Memory regions updated for context MicroBlaze #1
15:41:22 INFO  : Memory regions updated for context MicroBlaze #3
15:41:22 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:41:22 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_arduino_4wdmoto.elf_on_linux_agent.tcl'
15:41:36 INFO  : Disconnected from the channel tcfchan#1.
15:41:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:41:46 INFO  : 'jtag frequency' command is executed.
15:41:46 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:41:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:41:50 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:41:50 INFO  : Context for 'APU' is selected.
15:42:00 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:42:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:00 INFO  : Context for 'APU' is selected.
15:42:00 INFO  : 'stop' command is executed.
15:42:01 INFO  : 'ps7_init' command is executed.
15:42:01 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:42:01 ERROR : Cannot stop MicroBlaze. MicroBlaze is held in reset
15:42:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
rst -processor
----------------End of Script----------------

15:42:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:42:14 INFO  : 'jtag frequency' command is executed.
15:42:14 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:42:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:42:19 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:42:19 INFO  : Context for 'APU' is selected.
15:42:19 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:42:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:19 INFO  : Context for 'APU' is selected.
15:42:19 INFO  : 'stop' command is executed.
15:42:20 INFO  : 'ps7_init' command is executed.
15:42:20 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:42:20 ERROR : Cannot stop MicroBlaze. MicroBlaze is held in reset
15:42:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
rst -processor
----------------End of Script----------------

15:42:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:42:47 INFO  : 'jtag frequency' command is executed.
15:42:47 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:42:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:42:53 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:42:53 INFO  : Context for 'APU' is selected.
15:42:53 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:42:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:53 INFO  : Context for 'APU' is selected.
15:42:53 INFO  : 'stop' command is executed.
15:42:54 INFO  : 'ps7_init' command is executed.
15:42:55 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:42:55 ERROR : Cannot stop MicroBlaze. MicroBlaze is held in reset
15:42:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
rst -processor
----------------End of Script----------------

15:43:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:43:14 INFO  : 'jtag frequency' command is executed.
15:43:14 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:43:14 INFO  : Context for 'APU' is selected.
15:43:14 INFO  : System reset is completed.
15:43:17 INFO  : 'after 3000' command is executed.
15:43:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:43:22 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:43:23 INFO  : Context for 'APU' is selected.
15:43:23 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:43:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:23 INFO  : Context for 'APU' is selected.
15:43:24 INFO  : 'ps7_init' command is executed.
15:43:24 INFO  : 'ps7_post_config' command is executed.
15:43:24 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:43:24 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf' is downloaded to processor 'iop_arduino_mb'.
15:43:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:24 INFO  : Memory regions updated for context APU
15:43:25 INFO  : Memory regions updated for context MicroBlaze #2
15:43:25 INFO  : Memory regions updated for context MicroBlaze #0
15:43:25 INFO  : Memory regions updated for context MicroBlaze #1
15:43:25 INFO  : Memory regions updated for context MicroBlaze #3
15:43:25 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:43:25 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_arduino_4wdmoto.elf_on_linux_agent.tcl'
15:44:29 INFO  : Disconnected from the channel tcfchan#2.
15:47:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:47:15 INFO  : 'jtag frequency' command is executed.
15:47:15 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:47:15 INFO  : Context for 'APU' is selected.
15:47:15 INFO  : System reset is completed.
15:47:18 INFO  : 'after 3000' command is executed.
15:47:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:47:24 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:47:24 INFO  : Context for 'APU' is selected.
15:47:31 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:47:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:31 INFO  : Context for 'APU' is selected.
15:47:32 INFO  : 'ps7_init' command is executed.
15:47:32 INFO  : 'ps7_post_config' command is executed.
15:47:32 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:47:32 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf' is downloaded to processor 'iop_arduino_mb'.
15:47:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:33 INFO  : Memory regions updated for context APU
15:47:33 INFO  : Memory regions updated for context MicroBlaze #2
15:47:33 INFO  : Memory regions updated for context MicroBlaze #0
15:47:33 INFO  : Memory regions updated for context MicroBlaze #1
15:47:33 INFO  : Memory regions updated for context MicroBlaze #3
15:47:33 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:47:33 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_arduino_4wdmoto.elf_on_linux_agent.tcl'
15:48:07 INFO  : Disconnected from the channel tcfchan#3.
15:48:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:48:12 INFO  : 'jtag frequency' command is executed.
15:48:12 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
15:48:12 INFO  : Context for 'APU' is selected.
15:48:12 INFO  : System reset is completed.
15:48:15 INFO  : 'after 3000' command is executed.
15:48:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:48:22 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
15:48:22 INFO  : Context for 'APU' is selected.
15:48:28 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
15:48:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:28 INFO  : Context for 'APU' is selected.
15:48:29 INFO  : 'ps7_init' command is executed.
15:48:29 INFO  : 'ps7_post_config' command is executed.
15:48:29 INFO  : Context for processor 'iop_arduino_mb' is selected.
15:48:29 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf' is downloaded to processor 'iop_arduino_mb'.
15:48:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_4wdmoto/Debug/arduino_4wdmoto.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:30 INFO  : Memory regions updated for context APU
15:48:30 INFO  : Memory regions updated for context MicroBlaze #2
15:48:30 INFO  : Memory regions updated for context MicroBlaze #0
15:48:30 INFO  : Memory regions updated for context MicroBlaze #1
15:48:30 INFO  : Memory regions updated for context MicroBlaze #3
15:48:30 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
15:48:30 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_arduino_4wdmoto.elf_on_linux_agent.tcl'
15:49:11 INFO  : Disconnected from the channel tcfchan#4.
19:40:35 INFO  : Registering command handlers for SDK TCF services
19:40:37 INFO  : Launching XSCT server: xsct -n -interactive /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/temp_xsdb_launch_script.tcl
19:40:39 INFO  : XSCT server has started successfully.
19:40:39 INFO  : Successfully done setting XSCT server connection channel  
19:40:39 INFO  : Successfully done setting SDK workspace  
19:42:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:42:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:42:28 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
19:42:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

19:42:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:42:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:42:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:42:28 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_cpp/system.mss : null
19:42:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

19:42:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:42:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:42:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:42:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

19:42:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:42:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:42:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:42:28 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

19:53:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories
ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:53:33 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
19:53:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

19:53:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:53:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:53:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:53:33 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_cpp/system.mss : null
19:53:33 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_cpp/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_cpp/system.mss'.
Design is not opened in the current session.


19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:53:45 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:53:45 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_cpp/system.mss : null
19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:53:45 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:53:45 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_cpp/system.mss : null
19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories
ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:53:45 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:53:45 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_cpp/system.mss : null
19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

19:53:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

19:54:18 ERROR : The Hardware Project referenced by this BSP (arduino_getsture_bsp) was not found in this workspace. As a result, this BSP will not build properly. To fix this error, please import the associated hardware project or recreate a new BSP targeting an existing hardware platform.
11:22:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:22:39 INFO  : 'jtag frequency' command is executed.
11:22:39 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
11:22:39 INFO  : Context for 'APU' is selected.
11:22:39 INFO  : System reset is completed.
11:22:42 INFO  : 'after 3000' command is executed.
11:22:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:22:45 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
11:22:45 INFO  : Context for 'APU' is selected.
11:22:45 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
11:22:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:22:46 INFO  : Context for 'APU' is selected.
11:22:47 INFO  : 'ps7_init' command is executed.
11:22:47 INFO  : 'ps7_post_config' command is executed.
11:22:47 INFO  : Context for processor 'iop_arduino_mb' is selected.
11:22:47 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_getsture/Debug/arduino_getsture.elf' is downloaded to processor 'iop_arduino_mb'.
11:22:48 INFO  : 'configparams force-mem-access 0' command is executed.
11:22:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_getsture/Debug/arduino_getsture.elf
configparams force-mem-access 0
----------------End of Script----------------

11:22:48 INFO  : Memory regions updated for context APU
11:22:48 INFO  : Memory regions updated for context MicroBlaze #2
11:22:48 INFO  : Memory regions updated for context MicroBlaze #0
11:22:48 INFO  : Memory regions updated for context MicroBlaze #1
11:22:48 INFO  : Memory regions updated for context MicroBlaze #3
11:22:48 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:22:48 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
11:22:59 INFO  : Disconnected from the channel tcfchan#1.
11:23:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:23:00 INFO  : 'jtag frequency' command is executed.
11:23:00 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
11:23:00 INFO  : Context for 'APU' is selected.
11:23:00 INFO  : System reset is completed.
11:23:03 INFO  : 'after 3000' command is executed.
11:23:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:23:06 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
11:23:06 INFO  : Context for 'APU' is selected.
11:23:16 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
11:23:16 INFO  : 'configparams force-mem-access 1' command is executed.
11:23:16 INFO  : Context for 'APU' is selected.
11:23:17 INFO  : 'ps7_init' command is executed.
11:23:18 INFO  : 'ps7_post_config' command is executed.
11:23:18 INFO  : Context for processor 'iop_arduino_mb' is selected.
11:23:18 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_getsture/Debug/arduino_getsture.elf' is downloaded to processor 'iop_arduino_mb'.
11:23:18 INFO  : 'configparams force-mem-access 0' command is executed.
11:23:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_getsture/Debug/arduino_getsture.elf
configparams force-mem-access 0
----------------End of Script----------------

11:23:18 INFO  : Memory regions updated for context APU
11:23:18 INFO  : Memory regions updated for context MicroBlaze #2
11:23:18 INFO  : Memory regions updated for context MicroBlaze #0
11:23:18 INFO  : Memory regions updated for context MicroBlaze #1
11:23:18 INFO  : Memory regions updated for context MicroBlaze #3
11:23:18 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:23:18 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
11:23:47 INFO  : Disconnected from the channel tcfchan#2.
11:23:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:23:48 INFO  : 'jtag frequency' command is executed.
11:23:48 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
11:23:48 INFO  : Context for 'APU' is selected.
11:23:49 INFO  : System reset is completed.
11:23:52 INFO  : 'after 3000' command is executed.
11:23:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:23:54 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
11:23:54 INFO  : Context for 'APU' is selected.
11:24:01 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
11:24:01 INFO  : 'configparams force-mem-access 1' command is executed.
11:24:01 INFO  : Context for 'APU' is selected.
11:24:02 INFO  : 'ps7_init' command is executed.
11:24:02 INFO  : 'ps7_post_config' command is executed.
11:24:02 INFO  : Context for processor 'iop_arduino_mb' is selected.
11:24:02 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_getsture/Debug/arduino_getsture.elf' is downloaded to processor 'iop_arduino_mb'.
11:24:02 INFO  : 'configparams force-mem-access 0' command is executed.
11:24:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_getsture/Debug/arduino_getsture.elf
configparams force-mem-access 0
----------------End of Script----------------

11:24:03 INFO  : Memory regions updated for context APU
11:24:03 INFO  : Memory regions updated for context MicroBlaze #2
11:24:03 INFO  : Memory regions updated for context MicroBlaze #0
11:24:03 INFO  : Memory regions updated for context MicroBlaze #1
11:24:03 INFO  : Memory regions updated for context MicroBlaze #3
11:24:03 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:24:03 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
11:30:36 INFO  : Disconnected from the channel tcfchan#3.
11:30:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:30:38 INFO  : 'jtag frequency' command is executed.
11:30:38 INFO  : Sourcing of '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl' is done.
11:30:38 INFO  : Context for 'APU' is selected.
11:30:38 INFO  : System reset is completed.
11:30:41 INFO  : 'after 3000' command is executed.
11:30:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:30:43 INFO  : FPGA configured successfully with bitstream "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit"
11:30:43 INFO  : Context for 'APU' is selected.
11:30:50 INFO  : Hardware design information is loaded from '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf'.
11:30:50 INFO  : 'configparams force-mem-access 1' command is executed.
11:30:50 INFO  : Context for 'APU' is selected.
11:30:51 INFO  : 'ps7_init' command is executed.
11:30:51 INFO  : 'ps7_post_config' command is executed.
11:30:51 INFO  : Context for processor 'iop_arduino_mb' is selected.
11:30:51 INFO  : The application '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_getsture/Debug/arduino_getsture.elf' is downloaded to processor 'iop_arduino_mb'.
11:30:51 INFO  : 'configparams force-mem-access 0' command is executed.
11:30:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/download.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/hw_base/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "microblaze*#2" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 1
dow /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/arduino_getsture/Debug/arduino_getsture.elf
configparams force-mem-access 0
----------------End of Script----------------

11:30:51 INFO  : Memory regions updated for context APU
11:30:52 INFO  : Memory regions updated for context MicroBlaze #2
11:30:52 INFO  : Memory regions updated for context MicroBlaze #0
11:30:52 INFO  : Memory regions updated for context MicroBlaze #1
11:30:52 INFO  : Memory regions updated for context MicroBlaze #3
11:30:52 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
11:30:52 INFO  : Launch script is exported to file '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local.tcl'
14:29:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:29:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

14:29:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:29:28 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:29:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:29:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

14:29:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

14:29:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:29:28 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_cpp/system.mss : null
14:29:28 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_cpp/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_cpp/system.mss'.
Design is not opened in the current session.


14:29:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:29:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories
ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

14:29:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:29:47 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:29:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:29:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

14:29:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

14:29:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:29:47 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_cpp/system.mss : null
14:29:47 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_cpp/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_cpp/system.mss'.
Design is not opened in the current session.


14:30:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:30:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

14:30:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

14:30:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:30:10 ERROR :  [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.
14:30:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core intrgpio of version 4.1 not found in repositories

14:30:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core mailbox_bram of version 0.1 not found in repositories

14:30:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1594] Core pynqmb of version 1.0 not found in repositories

14:30:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1452] Error: running open_sw_design.

14:30:10 INFO  : Unable to read in MSS file /home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_cpp/system.mss : null
14:30:10 ERROR : Failed to closesw "/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_cpp/system.mss"
Reason: Cannot close sw design '/home/junhonglin/Xilinx/PYNQ_Car/base.sdk/bsp_iop_arduino_mb_cpp/system.mss'.
Design is not opened in the current session.


