###############################################################################
# Created by write_sdc
# Wed Dec  6 16:57:44 2023
###############################################################################
current_design riscv_top
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 400.0000 [get_ports {clk}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {instr[0]}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {instr[10]}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {instr[11]}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {instr[12]}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {instr[13]}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {instr[14]}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {instr[15]}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {instr[16]}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {instr[17]}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {instr[18]}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {instr[19]}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {instr[1]}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {instr[20]}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {instr[21]}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {instr[22]}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {instr[23]}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {instr[24]}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {instr[25]}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {instr[26]}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {instr[27]}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {instr[28]}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {instr[29]}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {instr[2]}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {instr[30]}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {instr[31]}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {instr[3]}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {instr[4]}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {instr[5]}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {instr[6]}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {instr[7]}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {instr[8]}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {instr[9]}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {reset}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {valid}]
set_input_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {valid_reg}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataadr[0]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataadr[10]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataadr[11]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataadr[12]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataadr[13]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataadr[14]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataadr[15]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataadr[16]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataadr[17]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataadr[18]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataadr[19]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataadr[1]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataadr[20]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataadr[21]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataadr[22]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataadr[23]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataadr[24]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataadr[25]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataadr[26]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataadr[27]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataadr[28]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataadr[29]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataadr[2]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataadr[30]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataadr[31]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataadr[3]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataadr[4]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataadr[5]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataadr[6]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataadr[7]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataadr[8]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {dataadr[9]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {memwrite}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[0]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[10]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[11]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[12]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[13]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[14]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[15]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[16]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[17]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[18]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[19]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[1]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[20]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[21]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[22]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[23]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[24]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[25]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[26]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[27]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[28]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[29]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[2]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[30]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[31]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[3]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[4]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[5]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[6]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[7]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[8]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[9]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ready}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {suspend}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {writedata[0]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {writedata[10]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {writedata[11]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {writedata[12]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {writedata[13]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {writedata[14]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {writedata[15]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {writedata[16]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {writedata[17]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {writedata[18]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {writedata[19]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {writedata[1]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {writedata[20]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {writedata[21]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {writedata[22]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {writedata[23]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {writedata[24]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {writedata[25]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {writedata[26]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {writedata[27]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {writedata[28]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {writedata[29]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {writedata[2]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {writedata[30]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {writedata[31]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {writedata[3]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {writedata[4]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {writedata[5]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {writedata[6]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {writedata[7]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {writedata[8]}]
set_output_delay 50.0000 -clock [get_clocks {clk}] -add_delay [get_ports {writedata[9]}]
###############################################################################
# Environment
###############################################################################
###############################################################################
# Design Rules
###############################################################################
