# do mux2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/mostorero294/ArqComp/Quartus/Mux2 {/home/mostorero294/ArqComp/Quartus/Mux2/signext.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:55:57 on Sep 04,2019
# vlog -reportprogress 300 -sv -work work "+incdir+/home/mostorero294/ArqComp/Quartus/Mux2" /home/mostorero294/ArqComp/Quartus/Mux2/signext.sv 
# -- Compiling module signext
# 
# Top level modules:
# 	signext
# End time: 09:55:57 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/mostorero294/ArqComp/Quartus/Mux2 {/home/mostorero294/ArqComp/Quartus/Mux2/signext_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:55:57 on Sep 04,2019
# vlog -reportprogress 300 -sv -work work "+incdir+/home/mostorero294/ArqComp/Quartus/Mux2" /home/mostorero294/ArqComp/Quartus/Mux2/signext_tb.sv 
# -- Compiling module signext_tb
# 
# Top level modules:
# 	signext_tb
# End time: 09:55:57 on Sep 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  signext_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" signext_tb 
# Start time: 09:55:57 on Sep 04,2019
# Loading sv_std.std
# Loading work.signext_tb
# Loading work.signext
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 09:56:37 on Sep 04,2019, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
