<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/dev/Apple_IIe_MMU_3V3/firmware/impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/standard.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package 'standard'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package 'std_logic_1164'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body 'std_logic_1164'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package 'qsim_logic'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body 'qsim_logic'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package 'numeric_bit'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body 'numeric_bit'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package 'numeric_std'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body 'numeric_std'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package 'textio'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body 'textio'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package 'std_logic_textio'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body 'std_logic_textio'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_attr.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package 'attributes'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package 'std_logic_misc'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body 'std_logic_misc'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd(56,9-56,18) (VHDL-1014) analyzing package 'math_real'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd(685,14-685,23) (VHDL-1013) analyzing package body 'math_real'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package 'vl_types'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body 'vl_types'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package 'std_logic_arith'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body 'std_logic_arith'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package 'std_logic_signed'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body 'std_logic_signed'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package 'std_logic_unsigned'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body 'std_logic_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/synattr.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package 'attributes'
(VERI-1482) Analyzing Verilog file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.vhd'
(VHDL-1481) Analyzing VHDL file 'C:/dev/Apple_IIe_MMU_3V3/firmware/sources/COMMON/COMMON_INTERNALS.vhdl'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/COMMON/COMMON_INTERNALS.vhdl(17,8-17,24) (VHDL-1012) analyzing entity 'common_internals'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/COMMON/COMMON_INTERNALS.vhdl(32,14-32,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/dev/Apple_IIe_MMU_3V3/firmware/sources/COMMON/RA_MUX.vhdl'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/COMMON/RA_MUX.vhdl(16,8-16,14) (VHDL-1012) analyzing entity 'ra_mux'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/COMMON/RA_MUX.vhdl(34,14-34,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/dev/Apple_IIe_MMU_3V3/firmware/sources/COMMON/SOFT_SWITCHES_C00X.vhdl'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/COMMON/SOFT_SWITCHES_C00X.vhdl(18,8-18,26) (VHDL-1012) analyzing entity 'soft_switches_c00x'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/COMMON/SOFT_SWITCHES_C00X.vhdl(39,14-39,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/dev/Apple_IIe_MMU_3V3/firmware/sources/COMMON/SOFT_SWITCHES_C05X.vhdl'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/COMMON/SOFT_SWITCHES_C05X.vhdl(16,8-16,26) (VHDL-1012) analyzing entity 'soft_switches_c05x'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/COMMON/SOFT_SWITCHES_C05X.vhdl(34,14-34,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/dev/Apple_IIe_MMU_3V3/firmware/sources/CUSTOM/DELAY_OSCILLATOR/VENDOR/LATTICE/MACHXO2/DELAY_OSCILLATOR.vhdl'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/CUSTOM/DELAY_OSCILLATOR/VENDOR/LATTICE/MACHXO2/DELAY_OSCILLATOR.vhdl(20,8-20,24) (VHDL-1012) analyzing entity 'delay_oscillator'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/CUSTOM/DELAY_OSCILLATOR/VENDOR/LATTICE/MACHXO2/DELAY_OSCILLATOR.vhdl(26,14-26,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/dev/Apple_IIe_MMU_3V3/firmware/sources/CUSTOM/DRAM_HOLD_TIME/DELAY_CLK/DRAM_HOLD_TIME.vhdl'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/CUSTOM/DRAM_HOLD_TIME/DELAY_CLK/DRAM_HOLD_TIME.vhdl(20,8-20,22) (VHDL-1012) analyzing entity 'dram_hold_time'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/CUSTOM/DRAM_HOLD_TIME/DELAY_CLK/DRAM_HOLD_TIME.vhdl(31,14-31,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/dev/Apple_IIe_MMU_3V3/firmware/sources/CUSTOM/MMU_HOLD_TIME/DELAY_CLK/MMU_HOLD_TIME.vhdl'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/CUSTOM/MMU_HOLD_TIME/DELAY_CLK/MMU_HOLD_TIME.vhdl(20,8-20,21) (VHDL-1012) analyzing entity 'mmu_hold_time'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/CUSTOM/MMU_HOLD_TIME/DELAY_CLK/MMU_HOLD_TIME.vhdl(29,14-29,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/DEV_DECODER.vhdl'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/DEV_DECODER.vhdl(16,8-16,19) (VHDL-1012) analyzing entity 'dev_decoder'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/DEV_DECODER.vhdl(30,14-30,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_ADDR_DECODER.vhdl'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_ADDR_DECODER.vhdl(16,8-16,24) (VHDL-1012) analyzing entity 'mmu_addr_decoder'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_ADDR_DECODER.vhdl(53,14-53,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_CASEN.vhdl'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_CASEN.vhdl(18,8-18,17) (VHDL-1012) analyzing entity 'mmu_casen'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_CASEN.vhdl(36,14-36,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_CXXXOUT.vhdl'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_CXXXOUT.vhdl(17,8-17,19) (VHDL-1012) analyzing entity 'mmu_cxxxout'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_CXXXOUT.vhdl(28,14-28,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_EN80.vhdl'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_EN80.vhdl(17,8-17,16) (VHDL-1012) analyzing entity 'mmu_en80'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_EN80.vhdl(29,14-29,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_INTERNALS.vhdl'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_INTERNALS.vhdl(17,8-17,21) (VHDL-1012) analyzing entity 'mmu_internals'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_INTERNALS.vhdl(38,14-38,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_KBD.vhdl'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_KBD.vhdl(17,8-17,15) (VHDL-1012) analyzing entity 'mmu_kbd'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_KBD.vhdl(27,14-27,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_MD7.vhdl'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_MD7.vhdl(16,8-16,15) (VHDL-1012) analyzing entity 'mmu_md7'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_MD7.vhdl(37,14-37,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_MPON.vhdl'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_MPON.vhdl(17,8-17,16) (VHDL-1012) analyzing entity 'mmu_mpon'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_MPON.vhdl(28,14-28,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_RA.vhdl'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_RA.vhdl(17,8-17,14) (VHDL-1012) analyzing entity 'mmu_ra'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_RA.vhdl(32,14-32,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_ROMEN.vhdl'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_ROMEN.vhdl(17,8-17,17) (VHDL-1012) analyzing entity 'mmu_romen'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_ROMEN.vhdl(35,14-35,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_RW245.vhdl'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_RW245.vhdl(17,8-17,17) (VHDL-1012) analyzing entity 'mmu_rw245'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_RW245.vhdl(30,14-30,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_SELMB.vhdl'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_SELMB.vhdl(17,8-17,17) (VHDL-1012) analyzing entity 'mmu_selmb'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_SELMB.vhdl(35,14-35,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_SOFT_SWITCHES_C08X.vhdl'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_SOFT_SWITCHES_C08X.vhdl(17,8-17,30) (VHDL-1012) analyzing entity 'mmu_soft_switches_c08x'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_SOFT_SWITCHES_C08X.vhdl(33,14-33,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/dev/Apple_IIe_MMU_3V3/firmware/sources/TTL/LATCH_9334.vhdl'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/TTL/LATCH_9334.vhdl(17,8-17,18) (VHDL-1012) analyzing entity 'latch_9334'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/TTL/LATCH_9334.vhdl(30,14-30,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/dev/Apple_IIe_MMU_3V3/firmware/sources/TTL/LS138.vhdl'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/TTL/LS138.vhdl(18,8-18,13) (VHDL-1012) analyzing entity 'ls138'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/TTL/LS138.vhdl(27,14-27,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/dev/Apple_IIe_MMU_3V3/firmware/CUSTOM/MMU.vhdl'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/CUSTOM/MMU.vhdl(17,8-17,11) (VHDL-1012) analyzing entity 'mmu'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/CUSTOM/MMU.vhdl(41,14-41,17) (VHDL-1010) analyzing architecture 'rtl'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/CUSTOM/MMU.vhdl(17,8-17,11) (VHDL-1067) elaborating 'MMU(RTL)'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/CUSTOM/DELAY_OSCILLATOR/VENDOR/LATTICE/MACHXO2/DELAY_OSCILLATOR.vhdl(20,8-20,24) (VHDL-1067) elaborating 'DELAY_OSCILLATOR_uniq_0(RTL)'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/CUSTOM/DELAY_OSCILLATOR/VENDOR/LATTICE/MACHXO2/DELAY_OSCILLATOR.vhdl(41,5-47,7) (VHDL-1399) going to Verilog side to elaborate module 'OSCH'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793,8-1793,12) (VERI-1018) compiling module 'OSCH_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793,1-1798,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/CUSTOM/DELAY_OSCILLATOR/VENDOR/LATTICE/MACHXO2/DELAY_OSCILLATOR.vhdl(41,5-47,7) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/CUSTOM/MMU_HOLD_TIME/DELAY_CLK/MMU_HOLD_TIME.vhdl(20,8-20,21) (VHDL-1067) elaborating 'MMU_HOLD_TIME_uniq_0(RTL)'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_ADDR_DECODER.vhdl(16,8-16,24) (VHDL-1067) elaborating 'MMU_ADDR_DECODER_uniq_0(RTL)'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/TTL/LS138.vhdl(18,8-18,13) (VHDL-1067) elaborating 'LS138_uniq_0(RTL)'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_MPON.vhdl(17,8-17,16) (VHDL-1067) elaborating 'MMU_MPON_uniq_0(RTL)'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/DEV_DECODER.vhdl(16,8-16,19) (VHDL-1067) elaborating 'DEV_DECODER_uniq_0(RTL)'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/TTL/LS138.vhdl(18,8-18,13) (VHDL-1067) elaborating 'LS138_uniq_1(RTL)'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_SOFT_SWITCHES_C08X.vhdl(17,8-17,30) (VHDL-1067) elaborating 'MMU_SOFT_SWITCHES_C08X_uniq_0(RTL)'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/COMMON/SOFT_SWITCHES_C00X.vhdl(18,8-18,26) (VHDL-1067) elaborating 'SOFT_SWITCHES_C00X_uniq_0(RTL)'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/TTL/LATCH_9334.vhdl(17,8-17,18) (VHDL-1067) elaborating 'LATCH_9334_uniq_0(RTL)'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/COMMON/SOFT_SWITCHES_C05X.vhdl(16,8-16,26) (VHDL-1067) elaborating 'SOFT_SWITCHES_C05X_uniq_0(RTL)'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/COMMON/COMMON_INTERNALS.vhdl(17,8-17,24) (VHDL-1067) elaborating 'COMMON_INTERNALS_uniq_0(RTL)'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_SELMB.vhdl(17,8-17,17) (VHDL-1067) elaborating 'MMU_SELMB_uniq_0(RTL)'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_CASEN.vhdl(18,8-18,17) (VHDL-1067) elaborating 'MMU_CASEN_uniq_0(RTL)'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_INTERNALS.vhdl(17,8-17,21) (VHDL-1067) elaborating 'MMU_INTERNALS_uniq_0(RTL)'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_CXXXOUT.vhdl(17,8-17,19) (VHDL-1067) elaborating 'MMU_CXXXOUT_uniq_0(RTL)'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_RW245.vhdl(17,8-17,17) (VHDL-1067) elaborating 'MMU_RW245_uniq_0(RTL)'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_ROMEN.vhdl(17,8-17,17) (VHDL-1067) elaborating 'MMU_ROMEN_uniq_0(RTL)'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_MD7.vhdl(16,8-16,15) (VHDL-1067) elaborating 'MMU_MD7_uniq_0(RTL)'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_EN80.vhdl(17,8-17,16) (VHDL-1067) elaborating 'MMU_EN80_uniq_0(RTL)'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_KBD.vhdl(17,8-17,15) (VHDL-1067) elaborating 'MMU_KBD_uniq_0(RTL)'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/MMU/MMU_RA.vhdl(17,8-17,14) (VHDL-1067) elaborating 'MMU_RA_uniq_0(RTL)'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/COMMON/RA_MUX.vhdl(16,8-16,14) (VHDL-1067) elaborating 'RA_MUX_uniq_0(RTL)'
INFO - C:/dev/Apple_IIe_MMU_3V3/firmware/sources/CUSTOM/DRAM_HOLD_TIME/DELAY_CLK/DRAM_HOLD_TIME.vhdl(20,8-20,22) (VHDL-1067) elaborating 'DRAM_HOLD_TIME_uniq_0(RTL)'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793,1-1798,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
Done: design load finished with (0) errors, and (0) warnings

</PRE></BODY></HTML>