
SmartHome.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a544  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000046c  0800a6f8  0800a6f8  0001a6f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ab64  0800ab64  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800ab64  0800ab64  0001ab64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ab6c  0800ab6c  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ab6c  0800ab6c  0001ab6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ab70  0800ab70  0001ab70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800ab74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e4  2**0
                  CONTENTS
 10 .bss          0000436c  200001e4  200001e4  000201e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004550  20004550  000201e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY
 14 .debug_info   00015de3  00000000  00000000  00020257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000338e  00000000  00000000  0003603a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001378  00000000  00000000  000393c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000f1c  00000000  00000000  0003a740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000273c7  00000000  00000000  0003b65c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001700d  00000000  00000000  00062a23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000eef95  00000000  00000000  00079a30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000060f8  00000000  00000000  001689c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004b  00000000  00000000  0016eac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800a6dc 	.word	0x0800a6dc

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e8 	.word	0x200001e8
 80001ec:	0800a6dc 	.word	0x0800a6dc

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b970 	b.w	8000fa0 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f806 	bl	8000cd8 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__udivmoddi4>:
 8000cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cdc:	9e08      	ldr	r6, [sp, #32]
 8000cde:	460d      	mov	r5, r1
 8000ce0:	4604      	mov	r4, r0
 8000ce2:	460f      	mov	r7, r1
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d14a      	bne.n	8000d7e <__udivmoddi4+0xa6>
 8000ce8:	428a      	cmp	r2, r1
 8000cea:	4694      	mov	ip, r2
 8000cec:	d965      	bls.n	8000dba <__udivmoddi4+0xe2>
 8000cee:	fab2 f382 	clz	r3, r2
 8000cf2:	b143      	cbz	r3, 8000d06 <__udivmoddi4+0x2e>
 8000cf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cf8:	f1c3 0220 	rsb	r2, r3, #32
 8000cfc:	409f      	lsls	r7, r3
 8000cfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000d02:	4317      	orrs	r7, r2
 8000d04:	409c      	lsls	r4, r3
 8000d06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d0a:	fa1f f58c 	uxth.w	r5, ip
 8000d0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d12:	0c22      	lsrs	r2, r4, #16
 8000d14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d1c:	fb01 f005 	mul.w	r0, r1, r5
 8000d20:	4290      	cmp	r0, r2
 8000d22:	d90a      	bls.n	8000d3a <__udivmoddi4+0x62>
 8000d24:	eb1c 0202 	adds.w	r2, ip, r2
 8000d28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d2c:	f080 811c 	bcs.w	8000f68 <__udivmoddi4+0x290>
 8000d30:	4290      	cmp	r0, r2
 8000d32:	f240 8119 	bls.w	8000f68 <__udivmoddi4+0x290>
 8000d36:	3902      	subs	r1, #2
 8000d38:	4462      	add	r2, ip
 8000d3a:	1a12      	subs	r2, r2, r0
 8000d3c:	b2a4      	uxth	r4, r4
 8000d3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d4a:	fb00 f505 	mul.w	r5, r0, r5
 8000d4e:	42a5      	cmp	r5, r4
 8000d50:	d90a      	bls.n	8000d68 <__udivmoddi4+0x90>
 8000d52:	eb1c 0404 	adds.w	r4, ip, r4
 8000d56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d5a:	f080 8107 	bcs.w	8000f6c <__udivmoddi4+0x294>
 8000d5e:	42a5      	cmp	r5, r4
 8000d60:	f240 8104 	bls.w	8000f6c <__udivmoddi4+0x294>
 8000d64:	4464      	add	r4, ip
 8000d66:	3802      	subs	r0, #2
 8000d68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d6c:	1b64      	subs	r4, r4, r5
 8000d6e:	2100      	movs	r1, #0
 8000d70:	b11e      	cbz	r6, 8000d7a <__udivmoddi4+0xa2>
 8000d72:	40dc      	lsrs	r4, r3
 8000d74:	2300      	movs	r3, #0
 8000d76:	e9c6 4300 	strd	r4, r3, [r6]
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0xbc>
 8000d82:	2e00      	cmp	r6, #0
 8000d84:	f000 80ed 	beq.w	8000f62 <__udivmoddi4+0x28a>
 8000d88:	2100      	movs	r1, #0
 8000d8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d8e:	4608      	mov	r0, r1
 8000d90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d94:	fab3 f183 	clz	r1, r3
 8000d98:	2900      	cmp	r1, #0
 8000d9a:	d149      	bne.n	8000e30 <__udivmoddi4+0x158>
 8000d9c:	42ab      	cmp	r3, r5
 8000d9e:	d302      	bcc.n	8000da6 <__udivmoddi4+0xce>
 8000da0:	4282      	cmp	r2, r0
 8000da2:	f200 80f8 	bhi.w	8000f96 <__udivmoddi4+0x2be>
 8000da6:	1a84      	subs	r4, r0, r2
 8000da8:	eb65 0203 	sbc.w	r2, r5, r3
 8000dac:	2001      	movs	r0, #1
 8000dae:	4617      	mov	r7, r2
 8000db0:	2e00      	cmp	r6, #0
 8000db2:	d0e2      	beq.n	8000d7a <__udivmoddi4+0xa2>
 8000db4:	e9c6 4700 	strd	r4, r7, [r6]
 8000db8:	e7df      	b.n	8000d7a <__udivmoddi4+0xa2>
 8000dba:	b902      	cbnz	r2, 8000dbe <__udivmoddi4+0xe6>
 8000dbc:	deff      	udf	#255	; 0xff
 8000dbe:	fab2 f382 	clz	r3, r2
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	f040 8090 	bne.w	8000ee8 <__udivmoddi4+0x210>
 8000dc8:	1a8a      	subs	r2, r1, r2
 8000dca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dce:	fa1f fe8c 	uxth.w	lr, ip
 8000dd2:	2101      	movs	r1, #1
 8000dd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000dd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000ddc:	0c22      	lsrs	r2, r4, #16
 8000dde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000de2:	fb0e f005 	mul.w	r0, lr, r5
 8000de6:	4290      	cmp	r0, r2
 8000de8:	d908      	bls.n	8000dfc <__udivmoddi4+0x124>
 8000dea:	eb1c 0202 	adds.w	r2, ip, r2
 8000dee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x122>
 8000df4:	4290      	cmp	r0, r2
 8000df6:	f200 80cb 	bhi.w	8000f90 <__udivmoddi4+0x2b8>
 8000dfa:	4645      	mov	r5, r8
 8000dfc:	1a12      	subs	r2, r2, r0
 8000dfe:	b2a4      	uxth	r4, r4
 8000e00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e04:	fb07 2210 	mls	r2, r7, r0, r2
 8000e08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000e10:	45a6      	cmp	lr, r4
 8000e12:	d908      	bls.n	8000e26 <__udivmoddi4+0x14e>
 8000e14:	eb1c 0404 	adds.w	r4, ip, r4
 8000e18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e1c:	d202      	bcs.n	8000e24 <__udivmoddi4+0x14c>
 8000e1e:	45a6      	cmp	lr, r4
 8000e20:	f200 80bb 	bhi.w	8000f9a <__udivmoddi4+0x2c2>
 8000e24:	4610      	mov	r0, r2
 8000e26:	eba4 040e 	sub.w	r4, r4, lr
 8000e2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e2e:	e79f      	b.n	8000d70 <__udivmoddi4+0x98>
 8000e30:	f1c1 0720 	rsb	r7, r1, #32
 8000e34:	408b      	lsls	r3, r1
 8000e36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e42:	fa20 f307 	lsr.w	r3, r0, r7
 8000e46:	40fd      	lsrs	r5, r7
 8000e48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e4c:	4323      	orrs	r3, r4
 8000e4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e52:	fa1f fe8c 	uxth.w	lr, ip
 8000e56:	fb09 5518 	mls	r5, r9, r8, r5
 8000e5a:	0c1c      	lsrs	r4, r3, #16
 8000e5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e60:	fb08 f50e 	mul.w	r5, r8, lr
 8000e64:	42a5      	cmp	r5, r4
 8000e66:	fa02 f201 	lsl.w	r2, r2, r1
 8000e6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e6e:	d90b      	bls.n	8000e88 <__udivmoddi4+0x1b0>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e78:	f080 8088 	bcs.w	8000f8c <__udivmoddi4+0x2b4>
 8000e7c:	42a5      	cmp	r5, r4
 8000e7e:	f240 8085 	bls.w	8000f8c <__udivmoddi4+0x2b4>
 8000e82:	f1a8 0802 	sub.w	r8, r8, #2
 8000e86:	4464      	add	r4, ip
 8000e88:	1b64      	subs	r4, r4, r5
 8000e8a:	b29d      	uxth	r5, r3
 8000e8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e90:	fb09 4413 	mls	r4, r9, r3, r4
 8000e94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e9c:	45a6      	cmp	lr, r4
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x1da>
 8000ea0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ea8:	d26c      	bcs.n	8000f84 <__udivmoddi4+0x2ac>
 8000eaa:	45a6      	cmp	lr, r4
 8000eac:	d96a      	bls.n	8000f84 <__udivmoddi4+0x2ac>
 8000eae:	3b02      	subs	r3, #2
 8000eb0:	4464      	add	r4, ip
 8000eb2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000eb6:	fba3 9502 	umull	r9, r5, r3, r2
 8000eba:	eba4 040e 	sub.w	r4, r4, lr
 8000ebe:	42ac      	cmp	r4, r5
 8000ec0:	46c8      	mov	r8, r9
 8000ec2:	46ae      	mov	lr, r5
 8000ec4:	d356      	bcc.n	8000f74 <__udivmoddi4+0x29c>
 8000ec6:	d053      	beq.n	8000f70 <__udivmoddi4+0x298>
 8000ec8:	b156      	cbz	r6, 8000ee0 <__udivmoddi4+0x208>
 8000eca:	ebb0 0208 	subs.w	r2, r0, r8
 8000ece:	eb64 040e 	sbc.w	r4, r4, lr
 8000ed2:	fa04 f707 	lsl.w	r7, r4, r7
 8000ed6:	40ca      	lsrs	r2, r1
 8000ed8:	40cc      	lsrs	r4, r1
 8000eda:	4317      	orrs	r7, r2
 8000edc:	e9c6 7400 	strd	r7, r4, [r6]
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	2100      	movs	r1, #0
 8000ee4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee8:	f1c3 0120 	rsb	r1, r3, #32
 8000eec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ef0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ef4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ef8:	409d      	lsls	r5, r3
 8000efa:	432a      	orrs	r2, r5
 8000efc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f00:	fa1f fe8c 	uxth.w	lr, ip
 8000f04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f08:	fb07 1510 	mls	r5, r7, r0, r1
 8000f0c:	0c11      	lsrs	r1, r2, #16
 8000f0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f12:	fb00 f50e 	mul.w	r5, r0, lr
 8000f16:	428d      	cmp	r5, r1
 8000f18:	fa04 f403 	lsl.w	r4, r4, r3
 8000f1c:	d908      	bls.n	8000f30 <__udivmoddi4+0x258>
 8000f1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f26:	d22f      	bcs.n	8000f88 <__udivmoddi4+0x2b0>
 8000f28:	428d      	cmp	r5, r1
 8000f2a:	d92d      	bls.n	8000f88 <__udivmoddi4+0x2b0>
 8000f2c:	3802      	subs	r0, #2
 8000f2e:	4461      	add	r1, ip
 8000f30:	1b49      	subs	r1, r1, r5
 8000f32:	b292      	uxth	r2, r2
 8000f34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f38:	fb07 1115 	mls	r1, r7, r5, r1
 8000f3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f40:	fb05 f10e 	mul.w	r1, r5, lr
 8000f44:	4291      	cmp	r1, r2
 8000f46:	d908      	bls.n	8000f5a <__udivmoddi4+0x282>
 8000f48:	eb1c 0202 	adds.w	r2, ip, r2
 8000f4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f50:	d216      	bcs.n	8000f80 <__udivmoddi4+0x2a8>
 8000f52:	4291      	cmp	r1, r2
 8000f54:	d914      	bls.n	8000f80 <__udivmoddi4+0x2a8>
 8000f56:	3d02      	subs	r5, #2
 8000f58:	4462      	add	r2, ip
 8000f5a:	1a52      	subs	r2, r2, r1
 8000f5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f60:	e738      	b.n	8000dd4 <__udivmoddi4+0xfc>
 8000f62:	4631      	mov	r1, r6
 8000f64:	4630      	mov	r0, r6
 8000f66:	e708      	b.n	8000d7a <__udivmoddi4+0xa2>
 8000f68:	4639      	mov	r1, r7
 8000f6a:	e6e6      	b.n	8000d3a <__udivmoddi4+0x62>
 8000f6c:	4610      	mov	r0, r2
 8000f6e:	e6fb      	b.n	8000d68 <__udivmoddi4+0x90>
 8000f70:	4548      	cmp	r0, r9
 8000f72:	d2a9      	bcs.n	8000ec8 <__udivmoddi4+0x1f0>
 8000f74:	ebb9 0802 	subs.w	r8, r9, r2
 8000f78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f7c:	3b01      	subs	r3, #1
 8000f7e:	e7a3      	b.n	8000ec8 <__udivmoddi4+0x1f0>
 8000f80:	4645      	mov	r5, r8
 8000f82:	e7ea      	b.n	8000f5a <__udivmoddi4+0x282>
 8000f84:	462b      	mov	r3, r5
 8000f86:	e794      	b.n	8000eb2 <__udivmoddi4+0x1da>
 8000f88:	4640      	mov	r0, r8
 8000f8a:	e7d1      	b.n	8000f30 <__udivmoddi4+0x258>
 8000f8c:	46d0      	mov	r8, sl
 8000f8e:	e77b      	b.n	8000e88 <__udivmoddi4+0x1b0>
 8000f90:	3d02      	subs	r5, #2
 8000f92:	4462      	add	r2, ip
 8000f94:	e732      	b.n	8000dfc <__udivmoddi4+0x124>
 8000f96:	4608      	mov	r0, r1
 8000f98:	e70a      	b.n	8000db0 <__udivmoddi4+0xd8>
 8000f9a:	4464      	add	r4, ip
 8000f9c:	3802      	subs	r0, #2
 8000f9e:	e742      	b.n	8000e26 <__udivmoddi4+0x14e>

08000fa0 <__aeabi_idiv0>:
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop

08000fa4 <PID_Calc>:
uint32_t timerPID_pres = 0;
float last_error_pres = 0;
float integrated_error_pres = 0;
//extern UART_HandleTypeDef huart6;

int16_t PID_Calc(PidParameter PID, float current, float setPoint) {
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b08e      	sub	sp, #56	; 0x38
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	eef0 6a40 	vmov.f32	s13, s0
 8000fae:	eeb0 7a60 	vmov.f32	s14, s1
 8000fb2:	eef0 7a41 	vmov.f32	s15, s2
 8000fb6:	edc7 1a02 	vstr	s3, [r7, #8]
 8000fba:	ed87 2a01 	vstr	s4, [r7, #4]
 8000fbe:	edc7 6a03 	vstr	s13, [r7, #12]
 8000fc2:	ed87 7a04 	vstr	s14, [r7, #16]
 8000fc6:	edc7 7a05 	vstr	s15, [r7, #20]
	int16_t pidOut = 0;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	86fb      	strh	r3, [r7, #54]	; 0x36
	float pTerm = 0, iTerm = 0, dTerm = 0, dt = 10;
 8000fce:	f04f 0300 	mov.w	r3, #0
 8000fd2:	62bb      	str	r3, [r7, #40]	; 0x28
 8000fd4:	f04f 0300 	mov.w	r3, #0
 8000fd8:	627b      	str	r3, [r7, #36]	; 0x24
 8000fda:	f04f 0300 	mov.w	r3, #0
 8000fde:	633b      	str	r3, [r7, #48]	; 0x30
 8000fe0:	4b44      	ldr	r3, [pc, #272]	; (80010f4 <PID_Calc+0x150>)
 8000fe2:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t now = HAL_GetTick();
 8000fe4:	f001 fb0c 	bl	8002600 <HAL_GetTick>
 8000fe8:	6238      	str	r0, [r7, #32]
	if (now > timerPID_pres)
 8000fea:	4b43      	ldr	r3, [pc, #268]	; (80010f8 <PID_Calc+0x154>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	6a3a      	ldr	r2, [r7, #32]
 8000ff0:	429a      	cmp	r2, r3
 8000ff2:	d90b      	bls.n	800100c <PID_Calc+0x68>
		dt = (float) (HAL_GetTick() - timerPID_pres);
 8000ff4:	f001 fb04 	bl	8002600 <HAL_GetTick>
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	4b3f      	ldr	r3, [pc, #252]	; (80010f8 <PID_Calc+0x154>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	1ad3      	subs	r3, r2, r3
 8001000:	ee07 3a90 	vmov	s15, r3
 8001004:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001008:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	timerPID_pres = HAL_GetTick();
 800100c:	f001 faf8 	bl	8002600 <HAL_GetTick>
 8001010:	4603      	mov	r3, r0
 8001012:	4a39      	ldr	r2, [pc, #228]	; (80010f8 <PID_Calc+0x154>)
 8001014:	6013      	str	r3, [r2, #0]
	float error = setPoint - current;
 8001016:	ed97 7a01 	vldr	s14, [r7, #4]
 800101a:	edd7 7a02 	vldr	s15, [r7, #8]
 800101e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001022:	edc7 7a07 	vstr	s15, [r7, #28]

	pTerm = PID.Kp * error;
 8001026:	edd7 7a03 	vldr	s15, [r7, #12]
 800102a:	ed97 7a07 	vldr	s14, [r7, #28]
 800102e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001032:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	integrated_error_pres += error * dt;
 8001036:	ed97 7a07 	vldr	s14, [r7, #28]
 800103a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800103e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001042:	4b2e      	ldr	r3, [pc, #184]	; (80010fc <PID_Calc+0x158>)
 8001044:	edd3 7a00 	vldr	s15, [r3]
 8001048:	ee77 7a27 	vadd.f32	s15, s14, s15
 800104c:	4b2b      	ldr	r3, [pc, #172]	; (80010fc <PID_Calc+0x158>)
 800104e:	edc3 7a00 	vstr	s15, [r3]
	iTerm = PID.Ki * integrated_error_pres / 1000.0;
 8001052:	ed97 7a04 	vldr	s14, [r7, #16]
 8001056:	4b29      	ldr	r3, [pc, #164]	; (80010fc <PID_Calc+0x158>)
 8001058:	edd3 7a00 	vldr	s15, [r3]
 800105c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001060:	eddf 6a27 	vldr	s13, [pc, #156]	; 8001100 <PID_Calc+0x15c>
 8001064:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001068:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
//	if(iTerm>PWM_MAX/2) iTerm=PWM_MAX/2;
//	else if(iTerm<-PWM_MAX/2) iTerm=-PWM_MAX/2;

	if (dt != 0) {
 800106c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001070:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001074:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001078:	d014      	beq.n	80010a4 <PID_Calc+0x100>
		dTerm = 1000 * PID.Kd * (error - last_error_pres) / dt;
 800107a:	edd7 7a05 	vldr	s15, [r7, #20]
 800107e:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8001100 <PID_Calc+0x15c>
 8001082:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001086:	4b1f      	ldr	r3, [pc, #124]	; (8001104 <PID_Calc+0x160>)
 8001088:	edd3 7a00 	vldr	s15, [r3]
 800108c:	edd7 6a07 	vldr	s13, [r7, #28]
 8001090:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001094:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001098:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800109c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010a0:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	}

	pidOut = (int16_t) (pTerm + iTerm + dTerm);
 80010a4:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80010a8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80010ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010b0:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80010b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010bc:	ee17 3a90 	vmov	r3, s15
 80010c0:	86fb      	strh	r3, [r7, #54]	; 0x36

	last_error_pres = error;
 80010c2:	4a10      	ldr	r2, [pc, #64]	; (8001104 <PID_Calc+0x160>)
 80010c4:	69fb      	ldr	r3, [r7, #28]
 80010c6:	6013      	str	r3, [r2, #0]

	if (pidOut > PWM_MAX)
 80010c8:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80010cc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80010d0:	db03      	blt.n	80010da <PID_Calc+0x136>
		pidOut = PWM_MAX;
 80010d2:	f240 33e7 	movw	r3, #999	; 0x3e7
 80010d6:	86fb      	strh	r3, [r7, #54]	; 0x36
 80010d8:	e005      	b.n	80010e6 <PID_Calc+0x142>
	else if (pidOut < PWM_MIN)
 80010da:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80010de:	2b00      	cmp	r3, #0
 80010e0:	da01      	bge.n	80010e6 <PID_Calc+0x142>
		pidOut = PWM_MIN;
 80010e2:	2300      	movs	r3, #0
 80010e4:	86fb      	strh	r3, [r7, #54]	; 0x36
	return pidOut;
 80010e6:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3738      	adds	r7, #56	; 0x38
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	41200000 	.word	0x41200000
 80010f8:	20000200 	.word	0x20000200
 80010fc:	20000208 	.word	0x20000208
 8001100:	447a0000 	.word	0x447a0000
 8001104:	20000204 	.word	0x20000204

08001108 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory(StaticTask_t **ppxIdleTaskTCBBuffer,
		StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8001108:	b480      	push	{r7}
 800110a:	b085      	sub	sp, #20
 800110c:	af00      	add	r7, sp, #0
 800110e:	60f8      	str	r0, [r7, #12]
 8001110:	60b9      	str	r1, [r7, #8]
 8001112:	607a      	str	r2, [r7, #4]
	*ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	4a07      	ldr	r2, [pc, #28]	; (8001134 <vApplicationGetIdleTaskMemory+0x2c>)
 8001118:	601a      	str	r2, [r3, #0]
	*ppxIdleTaskStackBuffer = &xIdleStack[0];
 800111a:	68bb      	ldr	r3, [r7, #8]
 800111c:	4a06      	ldr	r2, [pc, #24]	; (8001138 <vApplicationGetIdleTaskMemory+0x30>)
 800111e:	601a      	str	r2, [r3, #0]
	*pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2280      	movs	r2, #128	; 0x80
 8001124:	601a      	str	r2, [r3, #0]
	/* place for user code */
}
 8001126:	bf00      	nop
 8001128:	3714      	adds	r7, #20
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr
 8001132:	bf00      	nop
 8001134:	2000020c 	.word	0x2000020c
 8001138:	200002ac 	.word	0x200002ac

0800113c <HAL_GPIO_EXTI_Callback>:
//		sum += adc_buffer;
//		count++;
//	}
////	flag_adc = 1;
//}
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800113c:	b480      	push	{r7}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
 8001142:	4603      	mov	r3, r0
 8001144:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == Thermostat_Pin) {
 8001146:	88fb      	ldrh	r3, [r7, #6]
 8001148:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800114c:	d112      	bne.n	8001174 <HAL_GPIO_EXTI_Callback+0x38>
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, 0);
//		HAL_GPIO_WritePin(Heater_Ctrl_GPIO_Port, Heater_Ctrl_Pin, 0);
		if (State_Machine == WORKING)
 800114e:	4b13      	ldr	r3, [pc, #76]	; (800119c <HAL_GPIO_EXTI_Callback+0x60>)
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	2b04      	cmp	r3, #4
 8001154:	d103      	bne.n	800115e <HAL_GPIO_EXTI_Callback+0x22>
			State_Machine = HEATER_BLOWING;
 8001156:	4b11      	ldr	r3, [pc, #68]	; (800119c <HAL_GPIO_EXTI_Callback+0x60>)
 8001158:	2205      	movs	r2, #5
 800115a:	701a      	strb	r2, [r3, #0]
 800115c:	e00a      	b.n	8001174 <HAL_GPIO_EXTI_Callback+0x38>
		else if (State_Machine == FAN_IDLE || State_Machine == FAN_ON)
 800115e:	4b0f      	ldr	r3, [pc, #60]	; (800119c <HAL_GPIO_EXTI_Callback+0x60>)
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	2b01      	cmp	r3, #1
 8001164:	d003      	beq.n	800116e <HAL_GPIO_EXTI_Callback+0x32>
 8001166:	4b0d      	ldr	r3, [pc, #52]	; (800119c <HAL_GPIO_EXTI_Callback+0x60>)
 8001168:	781b      	ldrb	r3, [r3, #0]
 800116a:	2b02      	cmp	r3, #2
 800116c:	d102      	bne.n	8001174 <HAL_GPIO_EXTI_Callback+0x38>
			State_Machine = BLOCK;
 800116e:	4b0b      	ldr	r3, [pc, #44]	; (800119c <HAL_GPIO_EXTI_Callback+0x60>)
 8001170:	2203      	movs	r2, #3
 8001172:	701a      	strb	r2, [r3, #0]
	}
	if (GPIO_Pin == Relay_Pin) {
 8001174:	88fb      	ldrh	r3, [r7, #6]
 8001176:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800117a:	d102      	bne.n	8001182 <HAL_GPIO_EXTI_Callback+0x46>
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, 0);
//		HAL_GPIO_WritePin(Fan_Ctrl_GPIO_Port, Fan_Ctrl_Pin, 0);
		State_Machine = BLOCK;
 800117c:	4b07      	ldr	r3, [pc, #28]	; (800119c <HAL_GPIO_EXTI_Callback+0x60>)
 800117e:	2203      	movs	r2, #3
 8001180:	701a      	strb	r2, [r3, #0]
	}
	if (GPIO_Pin == FC_Failure_Pin) {
 8001182:	88fb      	ldrh	r3, [r7, #6]
 8001184:	2b10      	cmp	r3, #16
 8001186:	d102      	bne.n	800118e <HAL_GPIO_EXTI_Callback+0x52>
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, 0);
//		HAL_GPIO_WritePin(FC_Ctrl_GPIO_Port, FC_Ctrl_Pin, 0);
		State_Machine = BLOCK;
 8001188:	4b04      	ldr	r3, [pc, #16]	; (800119c <HAL_GPIO_EXTI_Callback+0x60>)
 800118a:	2203      	movs	r2, #3
 800118c:	701a      	strb	r2, [r3, #0]
	}
}
 800118e:	bf00      	nop
 8001190:	370c      	adds	r7, #12
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop
 800119c:	200006a4 	.word	0x200006a4

080011a0 <calculate_crc8>:
//		HAL_UART_Receive_IT(&huart6, rx_buffer, 7);
////		HAL_UART_Transmit(&huart6, rx_buffer, 7, HAL_MAX_DELAY);
//	}
//}

uint8_t calculate_crc8(uint8_t *pcBlock, uint8_t len) {
 80011a0:	b480      	push	{r7}
 80011a2:	b085      	sub	sp, #20
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	460b      	mov	r3, r1
 80011aa:	70fb      	strb	r3, [r7, #3]
	uint8_t crc = 0xFF;
 80011ac:	23ff      	movs	r3, #255	; 0xff
 80011ae:	73fb      	strb	r3, [r7, #15]
	uint8_t i;

	while (len--) {
 80011b0:	e01f      	b.n	80011f2 <calculate_crc8+0x52>
		crc ^= *pcBlock++;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	1c5a      	adds	r2, r3, #1
 80011b6:	607a      	str	r2, [r7, #4]
 80011b8:	781a      	ldrb	r2, [r3, #0]
 80011ba:	7bfb      	ldrb	r3, [r7, #15]
 80011bc:	4053      	eors	r3, r2
 80011be:	73fb      	strb	r3, [r7, #15]

		for (i = 0; i < 8; i++)
 80011c0:	2300      	movs	r3, #0
 80011c2:	73bb      	strb	r3, [r7, #14]
 80011c4:	e012      	b.n	80011ec <calculate_crc8+0x4c>
			crc = crc & 0x80 ? (crc << 1) ^ CRC8_POLYNOMIAL : crc << 1;
 80011c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	da07      	bge.n	80011de <calculate_crc8+0x3e>
 80011ce:	7bfb      	ldrb	r3, [r7, #15]
 80011d0:	005b      	lsls	r3, r3, #1
 80011d2:	b25b      	sxtb	r3, r3
 80011d4:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 80011d8:	b25b      	sxtb	r3, r3
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	e002      	b.n	80011e4 <calculate_crc8+0x44>
 80011de:	7bfb      	ldrb	r3, [r7, #15]
 80011e0:	005b      	lsls	r3, r3, #1
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < 8; i++)
 80011e6:	7bbb      	ldrb	r3, [r7, #14]
 80011e8:	3301      	adds	r3, #1
 80011ea:	73bb      	strb	r3, [r7, #14]
 80011ec:	7bbb      	ldrb	r3, [r7, #14]
 80011ee:	2b07      	cmp	r3, #7
 80011f0:	d9e9      	bls.n	80011c6 <calculate_crc8+0x26>
	while (len--) {
 80011f2:	78fb      	ldrb	r3, [r7, #3]
 80011f4:	1e5a      	subs	r2, r3, #1
 80011f6:	70fa      	strb	r2, [r7, #3]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d1da      	bne.n	80011b2 <calculate_crc8+0x12>
	}

	return crc;
 80011fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3714      	adds	r7, #20
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
	...

0800120c <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
 8001214:	460b      	mov	r3, r1
 8001216:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART6)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a1f      	ldr	r2, [pc, #124]	; (800129c <HAL_UARTEx_RxEventCallback+0x90>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d138      	bne.n	8001294 <HAL_UARTEx_RxEventCallback+0x88>
	{
		if(RxBufDMA[0]==0xAA && RxBufDMA[Size-1]==0xFF && Size>2)
 8001222:	4b1f      	ldr	r3, [pc, #124]	; (80012a0 <HAL_UARTEx_RxEventCallback+0x94>)
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	2baa      	cmp	r3, #170	; 0xaa
 8001228:	d124      	bne.n	8001274 <HAL_UARTEx_RxEventCallback+0x68>
 800122a:	887b      	ldrh	r3, [r7, #2]
 800122c:	3b01      	subs	r3, #1
 800122e:	4a1c      	ldr	r2, [pc, #112]	; (80012a0 <HAL_UARTEx_RxEventCallback+0x94>)
 8001230:	5cd3      	ldrb	r3, [r2, r3]
 8001232:	2bff      	cmp	r3, #255	; 0xff
 8001234:	d11e      	bne.n	8001274 <HAL_UARTEx_RxEventCallback+0x68>
 8001236:	887b      	ldrh	r3, [r7, #2]
 8001238:	2b02      	cmp	r3, #2
 800123a:	d91b      	bls.n	8001274 <HAL_UARTEx_RxEventCallback+0x68>
		{
			memcpy ((uint8_t *)rx_buffer, RxBufDMA+1, Size-2);
 800123c:	4919      	ldr	r1, [pc, #100]	; (80012a4 <HAL_UARTEx_RxEventCallback+0x98>)
 800123e:	887b      	ldrh	r3, [r7, #2]
 8001240:	3b02      	subs	r3, #2
 8001242:	461a      	mov	r2, r3
 8001244:	4818      	ldr	r0, [pc, #96]	; (80012a8 <HAL_UARTEx_RxEventCallback+0x9c>)
 8001246:	f007 fb77 	bl	8008938 <memcpy>
			memset ((uint8_t *)rx_buffer+Size-2, 0, RxBuf_SIZE-(Size+2));
 800124a:	887b      	ldrh	r3, [r7, #2]
 800124c:	3b02      	subs	r3, #2
 800124e:	4a16      	ldr	r2, [pc, #88]	; (80012a8 <HAL_UARTEx_RxEventCallback+0x9c>)
 8001250:	1898      	adds	r0, r3, r2
 8001252:	887b      	ldrh	r3, [r7, #2]
 8001254:	f1c3 033e 	rsb	r3, r3, #62	; 0x3e
 8001258:	461a      	mov	r2, r3
 800125a:	2100      	movs	r1, #0
 800125c:	f007 fa97 	bl	800878e <memset>
			rx_length = Size-2;
 8001260:	887b      	ldrh	r3, [r7, #2]
 8001262:	b2db      	uxtb	r3, r3
 8001264:	3b02      	subs	r3, #2
 8001266:	b2da      	uxtb	r2, r3
 8001268:	4b10      	ldr	r3, [pc, #64]	; (80012ac <HAL_UARTEx_RxEventCallback+0xa0>)
 800126a:	701a      	strb	r2, [r3, #0]
			flag_receive = 1;
 800126c:	4b10      	ldr	r3, [pc, #64]	; (80012b0 <HAL_UARTEx_RxEventCallback+0xa4>)
 800126e:	2201      	movs	r2, #1
 8001270:	701a      	strb	r2, [r3, #0]
 8001272:	e002      	b.n	800127a <HAL_UARTEx_RxEventCallback+0x6e>
		}
		else
		{
			flag_receive = 0;
 8001274:	4b0e      	ldr	r3, [pc, #56]	; (80012b0 <HAL_UARTEx_RxEventCallback+0xa4>)
 8001276:	2200      	movs	r2, #0
 8001278:	701a      	strb	r2, [r3, #0]
		}

		/* start the DMA again */
		HAL_UARTEx_ReceiveToIdle_DMA(&huart6, (uint8_t *) RxBufDMA, RxBuf_SIZE);
 800127a:	2240      	movs	r2, #64	; 0x40
 800127c:	4908      	ldr	r1, [pc, #32]	; (80012a0 <HAL_UARTEx_RxEventCallback+0x94>)
 800127e:	480d      	ldr	r0, [pc, #52]	; (80012b4 <HAL_UARTEx_RxEventCallback+0xa8>)
 8001280:	f004 f943 	bl	800550a <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart6_rx, DMA_IT_HT);
 8001284:	4b0c      	ldr	r3, [pc, #48]	; (80012b8 <HAL_UARTEx_RxEventCallback+0xac>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	681a      	ldr	r2, [r3, #0]
 800128a:	4b0b      	ldr	r3, [pc, #44]	; (80012b8 <HAL_UARTEx_RxEventCallback+0xac>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f022 0208 	bic.w	r2, r2, #8
 8001292:	601a      	str	r2, [r3, #0]


	}

}
 8001294:	bf00      	nop
 8001296:	3708      	adds	r7, #8
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	40011400 	.word	0x40011400
 80012a0:	20000660 	.word	0x20000660
 80012a4:	20000661 	.word	0x20000661
 80012a8:	2000061c 	.word	0x2000061c
 80012ac:	2000065c 	.word	0x2000065c
 80012b0:	200005f4 	.word	0x200005f4
 80012b4:	2000053c 	.word	0x2000053c
 80012b8:	20000580 	.word	0x20000580

080012bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012bc:	b5b0      	push	{r4, r5, r7, lr}
 80012be:	b0a4      	sub	sp, #144	; 0x90
 80012c0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012c2:	f001 f937 	bl	8002534 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012c6:	f000 f89b 	bl	8001400 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012ca:	f000 fa51 	bl	8001770 <MX_GPIO_Init>
  MX_DMA_Init();
 80012ce:	f000 fa2f 	bl	8001730 <MX_DMA_Init>
  MX_ADC1_Init();
 80012d2:	f000 f905 	bl	80014e0 <MX_ADC1_Init>
  MX_TIM1_Init();
 80012d6:	f000 f955 	bl	8001584 <MX_TIM1_Init>
  MX_USART6_UART_Init();
 80012da:	f000 f9ff 	bl	80016dc <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
//	HAL_ADC_Start_DMA(&hadc1, &adc_buffer, 1);
//	HAL_UART_Receive_IT(&huart6, rx_buffer, 7);
  HAL_UARTEx_ReceiveToIdle_DMA(&huart6, RxBufDMA, RxBuf_SIZE);
 80012de:	2240      	movs	r2, #64	; 0x40
 80012e0:	4939      	ldr	r1, [pc, #228]	; (80013c8 <main+0x10c>)
 80012e2:	483a      	ldr	r0, [pc, #232]	; (80013cc <main+0x110>)
 80012e4:	f004 f911 	bl	800550a <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart6_rx, DMA_IT_HT);
 80012e8:	4b39      	ldr	r3, [pc, #228]	; (80013d0 <main+0x114>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	4b38      	ldr	r3, [pc, #224]	; (80013d0 <main+0x114>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f022 0208 	bic.w	r2, r2, #8
 80012f6:	601a      	str	r2, [r3, #0]

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80012f8:	2108      	movs	r1, #8
 80012fa:	4836      	ldr	r0, [pc, #216]	; (80013d4 <main+0x118>)
 80012fc:	f003 f9f6 	bl	80046ec <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001300:	210c      	movs	r1, #12
 8001302:	4834      	ldr	r0, [pc, #208]	; (80013d4 <main+0x118>)
 8001304:	f003 f9f2 	bl	80046ec <HAL_TIM_PWM_Start>
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of TaskReceiveData */
  osThreadDef(TaskReceiveData, StartTaskReceiveData, osPriorityNormal, 0, 128);
 8001308:	4b33      	ldr	r3, [pc, #204]	; (80013d8 <main+0x11c>)
 800130a:	f107 0474 	add.w	r4, r7, #116	; 0x74
 800130e:	461d      	mov	r5, r3
 8001310:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001312:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001314:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001318:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TaskReceiveDataHandle = osThreadCreate(osThread(TaskReceiveData), NULL);
 800131c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001320:	2100      	movs	r1, #0
 8001322:	4618      	mov	r0, r3
 8001324:	f005 fa65 	bl	80067f2 <osThreadCreate>
 8001328:	4603      	mov	r3, r0
 800132a:	4a2c      	ldr	r2, [pc, #176]	; (80013dc <main+0x120>)
 800132c:	6013      	str	r3, [r2, #0]

  /* definition and creation of TaskHeater */
  osThreadDef(TaskHeater, StartTaskHeater, osPriorityNormal, 0, 128);
 800132e:	4b2c      	ldr	r3, [pc, #176]	; (80013e0 <main+0x124>)
 8001330:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8001334:	461d      	mov	r5, r3
 8001336:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001338:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800133a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800133e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TaskHeaterHandle = osThreadCreate(osThread(TaskHeater), NULL);
 8001342:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001346:	2100      	movs	r1, #0
 8001348:	4618      	mov	r0, r3
 800134a:	f005 fa52 	bl	80067f2 <osThreadCreate>
 800134e:	4603      	mov	r3, r0
 8001350:	4a24      	ldr	r2, [pc, #144]	; (80013e4 <main+0x128>)
 8001352:	6013      	str	r3, [r2, #0]

  /* definition and creation of TaskFan */
  osThreadDef(TaskFan, StartTaskFan, osPriorityNormal, 0, 128);
 8001354:	4b24      	ldr	r3, [pc, #144]	; (80013e8 <main+0x12c>)
 8001356:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 800135a:	461d      	mov	r5, r3
 800135c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800135e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001360:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001364:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TaskFanHandle = osThreadCreate(osThread(TaskFan), NULL);
 8001368:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800136c:	2100      	movs	r1, #0
 800136e:	4618      	mov	r0, r3
 8001370:	f005 fa3f 	bl	80067f2 <osThreadCreate>
 8001374:	4603      	mov	r3, r0
 8001376:	4a1d      	ldr	r2, [pc, #116]	; (80013ec <main+0x130>)
 8001378:	6013      	str	r3, [r2, #0]

  /* definition and creation of TaskSendData */
  osThreadDef(TaskSendData, StartTaskSendData, osPriorityNormal, 0, 128);
 800137a:	4b1d      	ldr	r3, [pc, #116]	; (80013f0 <main+0x134>)
 800137c:	f107 0420 	add.w	r4, r7, #32
 8001380:	461d      	mov	r5, r3
 8001382:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001384:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001386:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800138a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TaskSendDataHandle = osThreadCreate(osThread(TaskSendData), NULL);
 800138e:	f107 0320 	add.w	r3, r7, #32
 8001392:	2100      	movs	r1, #0
 8001394:	4618      	mov	r0, r3
 8001396:	f005 fa2c 	bl	80067f2 <osThreadCreate>
 800139a:	4603      	mov	r3, r0
 800139c:	4a15      	ldr	r2, [pc, #84]	; (80013f4 <main+0x138>)
 800139e:	6013      	str	r3, [r2, #0]

  /* definition and creation of TaskReadTemp */
  osThreadDef(TaskReadTemp, StartTaskReadTemp, osPriorityNormal, 0, 128);
 80013a0:	4b15      	ldr	r3, [pc, #84]	; (80013f8 <main+0x13c>)
 80013a2:	1d3c      	adds	r4, r7, #4
 80013a4:	461d      	mov	r5, r3
 80013a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013aa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80013ae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TaskReadTempHandle = osThreadCreate(osThread(TaskReadTemp), NULL);
 80013b2:	1d3b      	adds	r3, r7, #4
 80013b4:	2100      	movs	r1, #0
 80013b6:	4618      	mov	r0, r3
 80013b8:	f005 fa1b 	bl	80067f2 <osThreadCreate>
 80013bc:	4603      	mov	r3, r0
 80013be:	4a0f      	ldr	r2, [pc, #60]	; (80013fc <main+0x140>)
 80013c0:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80013c2:	f005 fa0f 	bl	80067e4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 80013c6:	e7fe      	b.n	80013c6 <main+0x10a>
 80013c8:	20000660 	.word	0x20000660
 80013cc:	2000053c 	.word	0x2000053c
 80013d0:	20000580 	.word	0x20000580
 80013d4:	200004f4 	.word	0x200004f4
 80013d8:	0800a708 	.word	0x0800a708
 80013dc:	200005e0 	.word	0x200005e0
 80013e0:	0800a730 	.word	0x0800a730
 80013e4:	200005e4 	.word	0x200005e4
 80013e8:	0800a754 	.word	0x0800a754
 80013ec:	200005e8 	.word	0x200005e8
 80013f0:	0800a780 	.word	0x0800a780
 80013f4:	200005ec 	.word	0x200005ec
 80013f8:	0800a7ac 	.word	0x0800a7ac
 80013fc:	200005f0 	.word	0x200005f0

08001400 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b094      	sub	sp, #80	; 0x50
 8001404:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001406:	f107 0320 	add.w	r3, r7, #32
 800140a:	2230      	movs	r2, #48	; 0x30
 800140c:	2100      	movs	r1, #0
 800140e:	4618      	mov	r0, r3
 8001410:	f007 f9bd 	bl	800878e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001414:	f107 030c 	add.w	r3, r7, #12
 8001418:	2200      	movs	r2, #0
 800141a:	601a      	str	r2, [r3, #0]
 800141c:	605a      	str	r2, [r3, #4]
 800141e:	609a      	str	r2, [r3, #8]
 8001420:	60da      	str	r2, [r3, #12]
 8001422:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001424:	2300      	movs	r3, #0
 8001426:	60bb      	str	r3, [r7, #8]
 8001428:	4b2b      	ldr	r3, [pc, #172]	; (80014d8 <SystemClock_Config+0xd8>)
 800142a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800142c:	4a2a      	ldr	r2, [pc, #168]	; (80014d8 <SystemClock_Config+0xd8>)
 800142e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001432:	6413      	str	r3, [r2, #64]	; 0x40
 8001434:	4b28      	ldr	r3, [pc, #160]	; (80014d8 <SystemClock_Config+0xd8>)
 8001436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001438:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800143c:	60bb      	str	r3, [r7, #8]
 800143e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001440:	2300      	movs	r3, #0
 8001442:	607b      	str	r3, [r7, #4]
 8001444:	4b25      	ldr	r3, [pc, #148]	; (80014dc <SystemClock_Config+0xdc>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a24      	ldr	r2, [pc, #144]	; (80014dc <SystemClock_Config+0xdc>)
 800144a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800144e:	6013      	str	r3, [r2, #0]
 8001450:	4b22      	ldr	r3, [pc, #136]	; (80014dc <SystemClock_Config+0xdc>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001458:	607b      	str	r3, [r7, #4]
 800145a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800145c:	2301      	movs	r3, #1
 800145e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001460:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001464:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001466:	2302      	movs	r3, #2
 8001468:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800146a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800146e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8001470:	230f      	movs	r3, #15
 8001472:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001474:	23d8      	movs	r3, #216	; 0xd8
 8001476:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001478:	2302      	movs	r3, #2
 800147a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800147c:	2304      	movs	r3, #4
 800147e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001480:	f107 0320 	add.w	r3, r7, #32
 8001484:	4618      	mov	r0, r3
 8001486:	f002 fc31 	bl	8003cec <HAL_RCC_OscConfig>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001490:	f000 fdb4 	bl	8001ffc <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001494:	f002 fbda 	bl	8003c4c <HAL_PWREx_EnableOverDrive>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800149e:	f000 fdad 	bl	8001ffc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014a2:	230f      	movs	r3, #15
 80014a4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014a6:	2302      	movs	r3, #2
 80014a8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014aa:	2300      	movs	r3, #0
 80014ac:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80014ae:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80014b2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80014b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014b8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80014ba:	f107 030c 	add.w	r3, r7, #12
 80014be:	2105      	movs	r1, #5
 80014c0:	4618      	mov	r0, r3
 80014c2:	f002 fe8b 	bl	80041dc <HAL_RCC_ClockConfig>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80014cc:	f000 fd96 	bl	8001ffc <Error_Handler>
  }
}
 80014d0:	bf00      	nop
 80014d2:	3750      	adds	r7, #80	; 0x50
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	40023800 	.word	0x40023800
 80014dc:	40007000 	.word	0x40007000

080014e0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b084      	sub	sp, #16
 80014e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80014e6:	463b      	mov	r3, r7
 80014e8:	2200      	movs	r2, #0
 80014ea:	601a      	str	r2, [r3, #0]
 80014ec:	605a      	str	r2, [r3, #4]
 80014ee:	609a      	str	r2, [r3, #8]
 80014f0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80014f2:	4b21      	ldr	r3, [pc, #132]	; (8001578 <MX_ADC1_Init+0x98>)
 80014f4:	4a21      	ldr	r2, [pc, #132]	; (800157c <MX_ADC1_Init+0x9c>)
 80014f6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80014f8:	4b1f      	ldr	r3, [pc, #124]	; (8001578 <MX_ADC1_Init+0x98>)
 80014fa:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80014fe:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001500:	4b1d      	ldr	r3, [pc, #116]	; (8001578 <MX_ADC1_Init+0x98>)
 8001502:	2200      	movs	r2, #0
 8001504:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001506:	4b1c      	ldr	r3, [pc, #112]	; (8001578 <MX_ADC1_Init+0x98>)
 8001508:	2200      	movs	r2, #0
 800150a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800150c:	4b1a      	ldr	r3, [pc, #104]	; (8001578 <MX_ADC1_Init+0x98>)
 800150e:	2201      	movs	r2, #1
 8001510:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001512:	4b19      	ldr	r3, [pc, #100]	; (8001578 <MX_ADC1_Init+0x98>)
 8001514:	2200      	movs	r2, #0
 8001516:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800151a:	4b17      	ldr	r3, [pc, #92]	; (8001578 <MX_ADC1_Init+0x98>)
 800151c:	2200      	movs	r2, #0
 800151e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001520:	4b15      	ldr	r3, [pc, #84]	; (8001578 <MX_ADC1_Init+0x98>)
 8001522:	4a17      	ldr	r2, [pc, #92]	; (8001580 <MX_ADC1_Init+0xa0>)
 8001524:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001526:	4b14      	ldr	r3, [pc, #80]	; (8001578 <MX_ADC1_Init+0x98>)
 8001528:	2200      	movs	r2, #0
 800152a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800152c:	4b12      	ldr	r3, [pc, #72]	; (8001578 <MX_ADC1_Init+0x98>)
 800152e:	2201      	movs	r2, #1
 8001530:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001532:	4b11      	ldr	r3, [pc, #68]	; (8001578 <MX_ADC1_Init+0x98>)
 8001534:	2200      	movs	r2, #0
 8001536:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800153a:	4b0f      	ldr	r3, [pc, #60]	; (8001578 <MX_ADC1_Init+0x98>)
 800153c:	2201      	movs	r2, #1
 800153e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001540:	480d      	ldr	r0, [pc, #52]	; (8001578 <MX_ADC1_Init+0x98>)
 8001542:	f001 f869 	bl	8002618 <HAL_ADC_Init>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d001      	beq.n	8001550 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800154c:	f000 fd56 	bl	8001ffc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001550:	2305      	movs	r3, #5
 8001552:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001554:	2301      	movs	r3, #1
 8001556:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001558:	2307      	movs	r3, #7
 800155a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800155c:	463b      	mov	r3, r7
 800155e:	4619      	mov	r1, r3
 8001560:	4805      	ldr	r0, [pc, #20]	; (8001578 <MX_ADC1_Init+0x98>)
 8001562:	f001 fa3b 	bl	80029dc <HAL_ADC_ConfigChannel>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800156c:	f000 fd46 	bl	8001ffc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001570:	bf00      	nop
 8001572:	3710      	adds	r7, #16
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	200004ac 	.word	0x200004ac
 800157c:	40012000 	.word	0x40012000
 8001580:	0f000001 	.word	0x0f000001

08001584 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b096      	sub	sp, #88	; 0x58
 8001588:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800158a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800158e:	2200      	movs	r2, #0
 8001590:	601a      	str	r2, [r3, #0]
 8001592:	605a      	str	r2, [r3, #4]
 8001594:	609a      	str	r2, [r3, #8]
 8001596:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001598:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800159c:	2200      	movs	r2, #0
 800159e:	601a      	str	r2, [r3, #0]
 80015a0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015a6:	2200      	movs	r2, #0
 80015a8:	601a      	str	r2, [r3, #0]
 80015aa:	605a      	str	r2, [r3, #4]
 80015ac:	609a      	str	r2, [r3, #8]
 80015ae:	60da      	str	r2, [r3, #12]
 80015b0:	611a      	str	r2, [r3, #16]
 80015b2:	615a      	str	r2, [r3, #20]
 80015b4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80015b6:	1d3b      	adds	r3, r7, #4
 80015b8:	2220      	movs	r2, #32
 80015ba:	2100      	movs	r1, #0
 80015bc:	4618      	mov	r0, r3
 80015be:	f007 f8e6 	bl	800878e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80015c2:	4b44      	ldr	r3, [pc, #272]	; (80016d4 <MX_TIM1_Init+0x150>)
 80015c4:	4a44      	ldr	r2, [pc, #272]	; (80016d8 <MX_TIM1_Init+0x154>)
 80015c6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 9-1;
 80015c8:	4b42      	ldr	r3, [pc, #264]	; (80016d4 <MX_TIM1_Init+0x150>)
 80015ca:	2208      	movs	r2, #8
 80015cc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015ce:	4b41      	ldr	r3, [pc, #260]	; (80016d4 <MX_TIM1_Init+0x150>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 80015d4:	4b3f      	ldr	r3, [pc, #252]	; (80016d4 <MX_TIM1_Init+0x150>)
 80015d6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80015da:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015dc:	4b3d      	ldr	r3, [pc, #244]	; (80016d4 <MX_TIM1_Init+0x150>)
 80015de:	2200      	movs	r2, #0
 80015e0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80015e2:	4b3c      	ldr	r3, [pc, #240]	; (80016d4 <MX_TIM1_Init+0x150>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015e8:	4b3a      	ldr	r3, [pc, #232]	; (80016d4 <MX_TIM1_Init+0x150>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80015ee:	4839      	ldr	r0, [pc, #228]	; (80016d4 <MX_TIM1_Init+0x150>)
 80015f0:	f002 ffd4 	bl	800459c <HAL_TIM_Base_Init>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80015fa:	f000 fcff 	bl	8001ffc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001602:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001604:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001608:	4619      	mov	r1, r3
 800160a:	4832      	ldr	r0, [pc, #200]	; (80016d4 <MX_TIM1_Init+0x150>)
 800160c:	f003 f9f8 	bl	8004a00 <HAL_TIM_ConfigClockSource>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001616:	f000 fcf1 	bl	8001ffc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800161a:	482e      	ldr	r0, [pc, #184]	; (80016d4 <MX_TIM1_Init+0x150>)
 800161c:	f003 f80d 	bl	800463a <HAL_TIM_PWM_Init>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001626:	f000 fce9 	bl	8001ffc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800162a:	2300      	movs	r3, #0
 800162c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800162e:	2300      	movs	r3, #0
 8001630:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001632:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001636:	4619      	mov	r1, r3
 8001638:	4826      	ldr	r0, [pc, #152]	; (80016d4 <MX_TIM1_Init+0x150>)
 800163a:	f003 fdb9 	bl	80051b0 <HAL_TIMEx_MasterConfigSynchronization>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001644:	f000 fcda 	bl	8001ffc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001648:	2360      	movs	r3, #96	; 0x60
 800164a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800164c:	2300      	movs	r3, #0
 800164e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001650:	2300      	movs	r3, #0
 8001652:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001654:	2300      	movs	r3, #0
 8001656:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001658:	2300      	movs	r3, #0
 800165a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800165c:	2300      	movs	r3, #0
 800165e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001660:	2300      	movs	r3, #0
 8001662:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001664:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001668:	2208      	movs	r2, #8
 800166a:	4619      	mov	r1, r3
 800166c:	4819      	ldr	r0, [pc, #100]	; (80016d4 <MX_TIM1_Init+0x150>)
 800166e:	f003 f905 	bl	800487c <HAL_TIM_PWM_ConfigChannel>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001678:	f000 fcc0 	bl	8001ffc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800167c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001680:	220c      	movs	r2, #12
 8001682:	4619      	mov	r1, r3
 8001684:	4813      	ldr	r0, [pc, #76]	; (80016d4 <MX_TIM1_Init+0x150>)
 8001686:	f003 f8f9 	bl	800487c <HAL_TIM_PWM_ConfigChannel>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001690:	f000 fcb4 	bl	8001ffc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001694:	2300      	movs	r3, #0
 8001696:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001698:	2300      	movs	r3, #0
 800169a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800169c:	2300      	movs	r3, #0
 800169e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80016a0:	2300      	movs	r3, #0
 80016a2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80016a4:	2300      	movs	r3, #0
 80016a6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80016a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016ac:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80016ae:	2300      	movs	r3, #0
 80016b0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80016b2:	1d3b      	adds	r3, r7, #4
 80016b4:	4619      	mov	r1, r3
 80016b6:	4807      	ldr	r0, [pc, #28]	; (80016d4 <MX_TIM1_Init+0x150>)
 80016b8:	f003 fdf6 	bl	80052a8 <HAL_TIMEx_ConfigBreakDeadTime>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d001      	beq.n	80016c6 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80016c2:	f000 fc9b 	bl	8001ffc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80016c6:	4803      	ldr	r0, [pc, #12]	; (80016d4 <MX_TIM1_Init+0x150>)
 80016c8:	f000 fd30 	bl	800212c <HAL_TIM_MspPostInit>

}
 80016cc:	bf00      	nop
 80016ce:	3758      	adds	r7, #88	; 0x58
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	200004f4 	.word	0x200004f4
 80016d8:	40010000 	.word	0x40010000

080016dc <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80016e0:	4b11      	ldr	r3, [pc, #68]	; (8001728 <MX_USART6_UART_Init+0x4c>)
 80016e2:	4a12      	ldr	r2, [pc, #72]	; (800172c <MX_USART6_UART_Init+0x50>)
 80016e4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80016e6:	4b10      	ldr	r3, [pc, #64]	; (8001728 <MX_USART6_UART_Init+0x4c>)
 80016e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016ec:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80016ee:	4b0e      	ldr	r3, [pc, #56]	; (8001728 <MX_USART6_UART_Init+0x4c>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80016f4:	4b0c      	ldr	r3, [pc, #48]	; (8001728 <MX_USART6_UART_Init+0x4c>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80016fa:	4b0b      	ldr	r3, [pc, #44]	; (8001728 <MX_USART6_UART_Init+0x4c>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001700:	4b09      	ldr	r3, [pc, #36]	; (8001728 <MX_USART6_UART_Init+0x4c>)
 8001702:	220c      	movs	r2, #12
 8001704:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001706:	4b08      	ldr	r3, [pc, #32]	; (8001728 <MX_USART6_UART_Init+0x4c>)
 8001708:	2200      	movs	r2, #0
 800170a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800170c:	4b06      	ldr	r3, [pc, #24]	; (8001728 <MX_USART6_UART_Init+0x4c>)
 800170e:	2200      	movs	r2, #0
 8001710:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001712:	4805      	ldr	r0, [pc, #20]	; (8001728 <MX_USART6_UART_Init+0x4c>)
 8001714:	f003 fe1a 	bl	800534c <HAL_UART_Init>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d001      	beq.n	8001722 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800171e:	f000 fc6d 	bl	8001ffc <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001722:	bf00      	nop
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	2000053c 	.word	0x2000053c
 800172c:	40011400 	.word	0x40011400

08001730 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001736:	2300      	movs	r3, #0
 8001738:	607b      	str	r3, [r7, #4]
 800173a:	4b0c      	ldr	r3, [pc, #48]	; (800176c <MX_DMA_Init+0x3c>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173e:	4a0b      	ldr	r2, [pc, #44]	; (800176c <MX_DMA_Init+0x3c>)
 8001740:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001744:	6313      	str	r3, [r2, #48]	; 0x30
 8001746:	4b09      	ldr	r3, [pc, #36]	; (800176c <MX_DMA_Init+0x3c>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800174e:	607b      	str	r3, [r7, #4]
 8001750:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 8001752:	2200      	movs	r2, #0
 8001754:	2105      	movs	r1, #5
 8001756:	2039      	movs	r0, #57	; 0x39
 8001758:	f001 fc49 	bl	8002fee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800175c:	2039      	movs	r0, #57	; 0x39
 800175e:	f001 fc62 	bl	8003026 <HAL_NVIC_EnableIRQ>

}
 8001762:	bf00      	nop
 8001764:	3708      	adds	r7, #8
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	40023800 	.word	0x40023800

08001770 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b08a      	sub	sp, #40	; 0x28
 8001774:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001776:	f107 0314 	add.w	r3, r7, #20
 800177a:	2200      	movs	r2, #0
 800177c:	601a      	str	r2, [r3, #0]
 800177e:	605a      	str	r2, [r3, #4]
 8001780:	609a      	str	r2, [r3, #8]
 8001782:	60da      	str	r2, [r3, #12]
 8001784:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001786:	2300      	movs	r3, #0
 8001788:	613b      	str	r3, [r7, #16]
 800178a:	4b4e      	ldr	r3, [pc, #312]	; (80018c4 <MX_GPIO_Init+0x154>)
 800178c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178e:	4a4d      	ldr	r2, [pc, #308]	; (80018c4 <MX_GPIO_Init+0x154>)
 8001790:	f043 0304 	orr.w	r3, r3, #4
 8001794:	6313      	str	r3, [r2, #48]	; 0x30
 8001796:	4b4b      	ldr	r3, [pc, #300]	; (80018c4 <MX_GPIO_Init+0x154>)
 8001798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179a:	f003 0304 	and.w	r3, r3, #4
 800179e:	613b      	str	r3, [r7, #16]
 80017a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017a2:	2300      	movs	r3, #0
 80017a4:	60fb      	str	r3, [r7, #12]
 80017a6:	4b47      	ldr	r3, [pc, #284]	; (80018c4 <MX_GPIO_Init+0x154>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017aa:	4a46      	ldr	r2, [pc, #280]	; (80018c4 <MX_GPIO_Init+0x154>)
 80017ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017b0:	6313      	str	r3, [r2, #48]	; 0x30
 80017b2:	4b44      	ldr	r3, [pc, #272]	; (80018c4 <MX_GPIO_Init+0x154>)
 80017b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017ba:	60fb      	str	r3, [r7, #12]
 80017bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017be:	2300      	movs	r3, #0
 80017c0:	60bb      	str	r3, [r7, #8]
 80017c2:	4b40      	ldr	r3, [pc, #256]	; (80018c4 <MX_GPIO_Init+0x154>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c6:	4a3f      	ldr	r2, [pc, #252]	; (80018c4 <MX_GPIO_Init+0x154>)
 80017c8:	f043 0301 	orr.w	r3, r3, #1
 80017cc:	6313      	str	r3, [r2, #48]	; 0x30
 80017ce:	4b3d      	ldr	r3, [pc, #244]	; (80018c4 <MX_GPIO_Init+0x154>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d2:	f003 0301 	and.w	r3, r3, #1
 80017d6:	60bb      	str	r3, [r7, #8]
 80017d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80017da:	2300      	movs	r3, #0
 80017dc:	607b      	str	r3, [r7, #4]
 80017de:	4b39      	ldr	r3, [pc, #228]	; (80018c4 <MX_GPIO_Init+0x154>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e2:	4a38      	ldr	r2, [pc, #224]	; (80018c4 <MX_GPIO_Init+0x154>)
 80017e4:	f043 0310 	orr.w	r3, r3, #16
 80017e8:	6313      	str	r3, [r2, #48]	; 0x30
 80017ea:	4b36      	ldr	r3, [pc, #216]	; (80018c4 <MX_GPIO_Init+0x154>)
 80017ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ee:	f003 0310 	and.w	r3, r3, #16
 80017f2:	607b      	str	r3, [r7, #4]
 80017f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017f6:	2300      	movs	r3, #0
 80017f8:	603b      	str	r3, [r7, #0]
 80017fa:	4b32      	ldr	r3, [pc, #200]	; (80018c4 <MX_GPIO_Init+0x154>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fe:	4a31      	ldr	r2, [pc, #196]	; (80018c4 <MX_GPIO_Init+0x154>)
 8001800:	f043 0308 	orr.w	r3, r3, #8
 8001804:	6313      	str	r3, [r2, #48]	; 0x30
 8001806:	4b2f      	ldr	r3, [pc, #188]	; (80018c4 <MX_GPIO_Init+0x154>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180a:	f003 0308 	and.w	r3, r3, #8
 800180e:	603b      	str	r3, [r7, #0]
 8001810:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Heater_Ctrl_GPIO_Port, Heater_Ctrl_Pin, GPIO_PIN_RESET);
 8001812:	2200      	movs	r2, #0
 8001814:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001818:	482b      	ldr	r0, [pc, #172]	; (80018c8 <MX_GPIO_Init+0x158>)
 800181a:	f002 f9e5 	bl	8003be8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|FC_Ctrl_Pin
 800181e:	2200      	movs	r2, #0
 8001820:	f24e 010a 	movw	r1, #57354	; 0xe00a
 8001824:	4829      	ldr	r0, [pc, #164]	; (80018cc <MX_GPIO_Init+0x15c>)
 8001826:	f002 f9df 	bl	8003be8 <HAL_GPIO_WritePin>
                          |Fan_Ctrl_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : Thermostat_Pin Relay_Pin */
  GPIO_InitStruct.Pin = Thermostat_Pin|Relay_Pin;
 800182a:	f44f 6310 	mov.w	r3, #2304	; 0x900
 800182e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001830:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001834:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001836:	2302      	movs	r3, #2
 8001838:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800183a:	f107 0314 	add.w	r3, r7, #20
 800183e:	4619      	mov	r1, r3
 8001840:	4821      	ldr	r0, [pc, #132]	; (80018c8 <MX_GPIO_Init+0x158>)
 8001842:	f002 f80d 	bl	8003860 <HAL_GPIO_Init>

  /*Configure GPIO pin : Heater_Ctrl_Pin */
  GPIO_InitStruct.Pin = Heater_Ctrl_Pin;
 8001846:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800184a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800184c:	2301      	movs	r3, #1
 800184e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001850:	2300      	movs	r3, #0
 8001852:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001854:	2300      	movs	r3, #0
 8001856:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Heater_Ctrl_GPIO_Port, &GPIO_InitStruct);
 8001858:	f107 0314 	add.w	r3, r7, #20
 800185c:	4619      	mov	r1, r3
 800185e:	481a      	ldr	r0, [pc, #104]	; (80018c8 <MX_GPIO_Init+0x158>)
 8001860:	f001 fffe 	bl	8003860 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD13 PD14 PD15 FC_Ctrl_Pin
                           Fan_Ctrl_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|FC_Ctrl_Pin
 8001864:	f24e 030a 	movw	r3, #57354	; 0xe00a
 8001868:	617b      	str	r3, [r7, #20]
                          |Fan_Ctrl_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800186a:	2301      	movs	r3, #1
 800186c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186e:	2300      	movs	r3, #0
 8001870:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001872:	2300      	movs	r3, #0
 8001874:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001876:	f107 0314 	add.w	r3, r7, #20
 800187a:	4619      	mov	r1, r3
 800187c:	4813      	ldr	r0, [pc, #76]	; (80018cc <MX_GPIO_Init+0x15c>)
 800187e:	f001 ffef 	bl	8003860 <HAL_GPIO_Init>

  /*Configure GPIO pin : FC_Failure_Pin */
  GPIO_InitStruct.Pin = FC_Failure_Pin;
 8001882:	2310      	movs	r3, #16
 8001884:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001886:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800188a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800188c:	2302      	movs	r3, #2
 800188e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(FC_Failure_GPIO_Port, &GPIO_InitStruct);
 8001890:	f107 0314 	add.w	r3, r7, #20
 8001894:	4619      	mov	r1, r3
 8001896:	480d      	ldr	r0, [pc, #52]	; (80018cc <MX_GPIO_Init+0x15c>)
 8001898:	f001 ffe2 	bl	8003860 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 800189c:	2200      	movs	r2, #0
 800189e:	2105      	movs	r1, #5
 80018a0:	200a      	movs	r0, #10
 80018a2:	f001 fba4 	bl	8002fee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80018a6:	200a      	movs	r0, #10
 80018a8:	f001 fbbd 	bl	8003026 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 80018ac:	2200      	movs	r2, #0
 80018ae:	2105      	movs	r1, #5
 80018b0:	2017      	movs	r0, #23
 80018b2:	f001 fb9c 	bl	8002fee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80018b6:	2017      	movs	r0, #23
 80018b8:	f001 fbb5 	bl	8003026 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80018bc:	bf00      	nop
 80018be:	3728      	adds	r7, #40	; 0x28
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	40023800 	.word	0x40023800
 80018c8:	40021000 	.word	0x40021000
 80018cc:	40020c00 	.word	0x40020c00

080018d0 <readTemp>:

/* USER CODE BEGIN 4 */
float readTemp(uint32_t timeout) {
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start(&hadc1);
 80018d8:	481d      	ldr	r0, [pc, #116]	; (8001950 <readTemp+0x80>)
 80018da:	f000 fee1 	bl	80026a0 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, timeout);
 80018de:	6879      	ldr	r1, [r7, #4]
 80018e0:	481b      	ldr	r0, [pc, #108]	; (8001950 <readTemp+0x80>)
 80018e2:	f000 ffe2 	bl	80028aa <HAL_ADC_PollForConversion>
	float Temp = (float) HAL_ADC_GetValue(&hadc1) / 4095 * 3.3 * coeff_temp;
 80018e6:	481a      	ldr	r0, [pc, #104]	; (8001950 <readTemp+0x80>)
 80018e8:	f001 f86a 	bl	80029c0 <HAL_ADC_GetValue>
 80018ec:	ee07 0a90 	vmov	s15, r0
 80018f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018f4:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8001954 <readTemp+0x84>
 80018f8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80018fc:	ee16 0a90 	vmov	r0, s13
 8001900:	f7fe fe32 	bl	8000568 <__aeabi_f2d>
 8001904:	a310      	add	r3, pc, #64	; (adr r3, 8001948 <readTemp+0x78>)
 8001906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800190a:	f7fe fe85 	bl	8000618 <__aeabi_dmul>
 800190e:	4602      	mov	r2, r0
 8001910:	460b      	mov	r3, r1
 8001912:	4610      	mov	r0, r2
 8001914:	4619      	mov	r1, r3
 8001916:	f04f 0200 	mov.w	r2, #0
 800191a:	4b0f      	ldr	r3, [pc, #60]	; (8001958 <readTemp+0x88>)
 800191c:	f7fe fe7c 	bl	8000618 <__aeabi_dmul>
 8001920:	4602      	mov	r2, r0
 8001922:	460b      	mov	r3, r1
 8001924:	4610      	mov	r0, r2
 8001926:	4619      	mov	r1, r3
 8001928:	f7ff f96e 	bl	8000c08 <__aeabi_d2f>
 800192c:	4603      	mov	r3, r0
 800192e:	60fb      	str	r3, [r7, #12]
	HAL_ADC_Stop(&hadc1);
 8001930:	4807      	ldr	r0, [pc, #28]	; (8001950 <readTemp+0x80>)
 8001932:	f000 ff87 	bl	8002844 <HAL_ADC_Stop>
	return Temp;
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	ee07 3a90 	vmov	s15, r3
}
 800193c:	eeb0 0a67 	vmov.f32	s0, s15
 8001940:	3710      	adds	r7, #16
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	66666666 	.word	0x66666666
 800194c:	400a6666 	.word	0x400a6666
 8001950:	200004ac 	.word	0x200004ac
 8001954:	457ff000 	.word	0x457ff000
 8001958:	40140000 	.word	0x40140000

0800195c <StartTaskReceiveData>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTaskReceiveData */
void StartTaskReceiveData(void const * argument)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {
		if (flag_receive) {
 8001964:	4b9b      	ldr	r3, [pc, #620]	; (8001bd4 <StartTaskReceiveData+0x278>)
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	2b00      	cmp	r3, #0
 800196a:	f000 812e 	beq.w	8001bca <StartTaskReceiveData+0x26e>

			crc8 = calculate_crc8(rx_buffer, rx_length-1);
 800196e:	4b9a      	ldr	r3, [pc, #616]	; (8001bd8 <StartTaskReceiveData+0x27c>)
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	3b01      	subs	r3, #1
 8001974:	b2db      	uxtb	r3, r3
 8001976:	4619      	mov	r1, r3
 8001978:	4898      	ldr	r0, [pc, #608]	; (8001bdc <StartTaskReceiveData+0x280>)
 800197a:	f7ff fc11 	bl	80011a0 <calculate_crc8>
 800197e:	4603      	mov	r3, r0
 8001980:	461a      	mov	r2, r3
 8001982:	4b97      	ldr	r3, [pc, #604]	; (8001be0 <StartTaskReceiveData+0x284>)
 8001984:	701a      	strb	r2, [r3, #0]

			if (crc8 == rx_buffer[rx_length-1]) {
 8001986:	4b94      	ldr	r3, [pc, #592]	; (8001bd8 <StartTaskReceiveData+0x27c>)
 8001988:	781b      	ldrb	r3, [r3, #0]
 800198a:	3b01      	subs	r3, #1
 800198c:	4a93      	ldr	r2, [pc, #588]	; (8001bdc <StartTaskReceiveData+0x280>)
 800198e:	5cd2      	ldrb	r2, [r2, r3]
 8001990:	4b93      	ldr	r3, [pc, #588]	; (8001be0 <StartTaskReceiveData+0x284>)
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	429a      	cmp	r2, r3
 8001996:	f040 80fd 	bne.w	8001b94 <StartTaskReceiveData+0x238>
				//Send ack to server
				tx_buffer[0] = 2;
 800199a:	4b92      	ldr	r3, [pc, #584]	; (8001be4 <StartTaskReceiveData+0x288>)
 800199c:	2202      	movs	r2, #2
 800199e:	701a      	strb	r2, [r3, #0]
				tx_buffer[1] = 'a';
 80019a0:	4b90      	ldr	r3, [pc, #576]	; (8001be4 <StartTaskReceiveData+0x288>)
 80019a2:	2261      	movs	r2, #97	; 0x61
 80019a4:	705a      	strb	r2, [r3, #1]
				tx_buffer[2] = 1;
 80019a6:	4b8f      	ldr	r3, [pc, #572]	; (8001be4 <StartTaskReceiveData+0x288>)
 80019a8:	2201      	movs	r2, #1
 80019aa:	709a      	strb	r2, [r3, #2]

				tx_buffer[3] = calculate_crc8(tx_buffer, 3);
 80019ac:	2103      	movs	r1, #3
 80019ae:	488d      	ldr	r0, [pc, #564]	; (8001be4 <StartTaskReceiveData+0x288>)
 80019b0:	f7ff fbf6 	bl	80011a0 <calculate_crc8>
 80019b4:	4603      	mov	r3, r0
 80019b6:	461a      	mov	r2, r3
 80019b8:	4b8a      	ldr	r3, [pc, #552]	; (8001be4 <StartTaskReceiveData+0x288>)
 80019ba:	70da      	strb	r2, [r3, #3]

				HAL_UART_Transmit(&huart6, tx_buffer, 4, HAL_MAX_DELAY);
 80019bc:	f04f 33ff 	mov.w	r3, #4294967295
 80019c0:	2204      	movs	r2, #4
 80019c2:	4988      	ldr	r1, [pc, #544]	; (8001be4 <StartTaskReceiveData+0x288>)
 80019c4:	4888      	ldr	r0, [pc, #544]	; (8001be8 <StartTaskReceiveData+0x28c>)
 80019c6:	f003 fd0e 	bl	80053e6 <HAL_UART_Transmit>

				// Processing data
				for (i = 0; i < 4; i++) {
 80019ca:	4b88      	ldr	r3, [pc, #544]	; (8001bec <StartTaskReceiveData+0x290>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	701a      	strb	r2, [r3, #0]
 80019d0:	e00f      	b.n	80019f2 <StartTaskReceiveData+0x96>
					data32.cValue[i] = rx_buffer[2 + i];
 80019d2:	4b86      	ldr	r3, [pc, #536]	; (8001bec <StartTaskReceiveData+0x290>)
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	3302      	adds	r3, #2
 80019d8:	4a84      	ldr	r2, [pc, #528]	; (8001bec <StartTaskReceiveData+0x290>)
 80019da:	7812      	ldrb	r2, [r2, #0]
 80019dc:	4611      	mov	r1, r2
 80019de:	4a7f      	ldr	r2, [pc, #508]	; (8001bdc <StartTaskReceiveData+0x280>)
 80019e0:	5cd2      	ldrb	r2, [r2, r3]
 80019e2:	4b83      	ldr	r3, [pc, #524]	; (8001bf0 <StartTaskReceiveData+0x294>)
 80019e4:	545a      	strb	r2, [r3, r1]
				for (i = 0; i < 4; i++) {
 80019e6:	4b81      	ldr	r3, [pc, #516]	; (8001bec <StartTaskReceiveData+0x290>)
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	3301      	adds	r3, #1
 80019ec:	b2da      	uxtb	r2, r3
 80019ee:	4b7f      	ldr	r3, [pc, #508]	; (8001bec <StartTaskReceiveData+0x290>)
 80019f0:	701a      	strb	r2, [r3, #0]
 80019f2:	4b7e      	ldr	r3, [pc, #504]	; (8001bec <StartTaskReceiveData+0x290>)
 80019f4:	781b      	ldrb	r3, [r3, #0]
 80019f6:	2b03      	cmp	r3, #3
 80019f8:	d9eb      	bls.n	80019d2 <StartTaskReceiveData+0x76>
				}

				switch (rx_buffer[1]) {
 80019fa:	4b78      	ldr	r3, [pc, #480]	; (8001bdc <StartTaskReceiveData+0x280>)
 80019fc:	785b      	ldrb	r3, [r3, #1]
 80019fe:	3b63      	subs	r3, #99	; 0x63
 8001a00:	2b13      	cmp	r3, #19
 8001a02:	f200 80df 	bhi.w	8001bc4 <StartTaskReceiveData+0x268>
 8001a06:	a201      	add	r2, pc, #4	; (adr r2, 8001a0c <StartTaskReceiveData+0xb0>)
 8001a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a0c:	08001b2b 	.word	0x08001b2b
 8001a10:	08001b83 	.word	0x08001b83
 8001a14:	08001bc5 	.word	0x08001bc5
 8001a18:	08001b4d 	.word	0x08001b4d
 8001a1c:	08001bc5 	.word	0x08001bc5
 8001a20:	08001b07 	.word	0x08001b07
 8001a24:	08001b79 	.word	0x08001b79
 8001a28:	08001bc5 	.word	0x08001bc5
 8001a2c:	08001bc5 	.word	0x08001bc5
 8001a30:	08001bc5 	.word	0x08001bc5
 8001a34:	08001bc5 	.word	0x08001bc5
 8001a38:	08001bc5 	.word	0x08001bc5
 8001a3c:	08001bc5 	.word	0x08001bc5
 8001a40:	08001b6f 	.word	0x08001b6f
 8001a44:	08001bc5 	.word	0x08001bc5
 8001a48:	08001b8d 	.word	0x08001b8d
 8001a4c:	08001a91 	.word	0x08001a91
 8001a50:	08001a5d 	.word	0x08001a5d
 8001a54:	08001bc5 	.word	0x08001bc5
 8001a58:	08001a81 	.word	0x08001a81
				// Auto
				case 't': { //Temperature
					temp_set = data32.fValue;
 8001a5c:	4b64      	ldr	r3, [pc, #400]	; (8001bf0 <StartTaskReceiveData+0x294>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a64      	ldr	r2, [pc, #400]	; (8001bf4 <StartTaskReceiveData+0x298>)
 8001a62:	6013      	str	r3, [r2, #0]
					last_error_pres = 0;
 8001a64:	4b64      	ldr	r3, [pc, #400]	; (8001bf8 <StartTaskReceiveData+0x29c>)
 8001a66:	f04f 0200 	mov.w	r2, #0
 8001a6a:	601a      	str	r2, [r3, #0]
					integrated_error_pres = 0;
 8001a6c:	4b63      	ldr	r3, [pc, #396]	; (8001bfc <StartTaskReceiveData+0x2a0>)
 8001a6e:	f04f 0200 	mov.w	r2, #0
 8001a72:	601a      	str	r2, [r3, #0]
					timerPID_pres = HAL_GetTick();
 8001a74:	f000 fdc4 	bl	8002600 <HAL_GetTick>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	4a61      	ldr	r2, [pc, #388]	; (8001c00 <StartTaskReceiveData+0x2a4>)
 8001a7c:	6013      	str	r3, [r2, #0]
					break;
 8001a7e:	e0a1      	b.n	8001bc4 <StartTaskReceiveData+0x268>
				}
				case 'v': { // Fan speed
					flag_speed = 1;
 8001a80:	4b60      	ldr	r3, [pc, #384]	; (8001c04 <StartTaskReceiveData+0x2a8>)
 8001a82:	2201      	movs	r2, #1
 8001a84:	701a      	strb	r2, [r3, #0]
					speed_set = data32.fValue;
 8001a86:	4b5a      	ldr	r3, [pc, #360]	; (8001bf0 <StartTaskReceiveData+0x294>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a5f      	ldr	r2, [pc, #380]	; (8001c08 <StartTaskReceiveData+0x2ac>)
 8001a8c:	6013      	str	r3, [r2, #0]
					break;
 8001a8e:	e099      	b.n	8001bc4 <StartTaskReceiveData+0x268>
				}
				case 's': { //start/stop system
					if (data32.iValue) //start
 8001a90:	4b57      	ldr	r3, [pc, #348]	; (8001bf0 <StartTaskReceiveData+0x294>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d017      	beq.n	8001ac8 <StartTaskReceiveData+0x16c>
					{
						HAL_GPIO_WritePin(FC_Ctrl_GPIO_Port, FC_Ctrl_Pin, 1);
 8001a98:	2201      	movs	r2, #1
 8001a9a:	2102      	movs	r1, #2
 8001a9c:	485b      	ldr	r0, [pc, #364]	; (8001c0c <StartTaskReceiveData+0x2b0>)
 8001a9e:	f002 f8a3 	bl	8003be8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(Fan_Ctrl_GPIO_Port, Fan_Ctrl_Pin, 1);
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	2108      	movs	r1, #8
 8001aa6:	4859      	ldr	r0, [pc, #356]	; (8001c0c <StartTaskReceiveData+0x2b0>)
 8001aa8:	f002 f89e 	bl	8003be8 <HAL_GPIO_WritePin>
						if (State_Machine == STOP) {
 8001aac:	4b58      	ldr	r3, [pc, #352]	; (8001c10 <StartTaskReceiveData+0x2b4>)
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d128      	bne.n	8001b06 <StartTaskReceiveData+0x1aa>
							flag_speed = 1;
 8001ab4:	4b53      	ldr	r3, [pc, #332]	; (8001c04 <StartTaskReceiveData+0x2a8>)
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	701a      	strb	r2, [r3, #0]
							speed_set = 1500;
 8001aba:	4b53      	ldr	r3, [pc, #332]	; (8001c08 <StartTaskReceiveData+0x2ac>)
 8001abc:	4a55      	ldr	r2, [pc, #340]	; (8001c14 <StartTaskReceiveData+0x2b8>)
 8001abe:	601a      	str	r2, [r3, #0]
							State_Machine = FAN_IDLE;
 8001ac0:	4b53      	ldr	r3, [pc, #332]	; (8001c10 <StartTaskReceiveData+0x2b4>)
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	701a      	strb	r2, [r3, #0]
 8001ac6:	e01e      	b.n	8001b06 <StartTaskReceiveData+0x1aa>
						}
					} else //stop
					{
						HAL_GPIO_WritePin(Heater_Ctrl_GPIO_Port,
 8001ac8:	2200      	movs	r2, #0
 8001aca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ace:	4852      	ldr	r0, [pc, #328]	; (8001c18 <StartTaskReceiveData+0x2bc>)
 8001ad0:	f002 f88a 	bl	8003be8 <HAL_GPIO_WritePin>
								Heater_Ctrl_Pin, 0);
						if (State_Machine == WORKING)
 8001ad4:	4b4e      	ldr	r3, [pc, #312]	; (8001c10 <StartTaskReceiveData+0x2b4>)
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	2b04      	cmp	r3, #4
 8001ada:	d103      	bne.n	8001ae4 <StartTaskReceiveData+0x188>
							State_Machine = HEATER_BLOWING;
 8001adc:	4b4c      	ldr	r3, [pc, #304]	; (8001c10 <StartTaskReceiveData+0x2b4>)
 8001ade:	2205      	movs	r2, #5
 8001ae0:	701a      	strb	r2, [r3, #0]
 8001ae2:	e010      	b.n	8001b06 <StartTaskReceiveData+0x1aa>
						else if (State_Machine == BLOCK) {
 8001ae4:	4b4a      	ldr	r3, [pc, #296]	; (8001c10 <StartTaskReceiveData+0x2b4>)
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	2b03      	cmp	r3, #3
 8001aea:	d10c      	bne.n	8001b06 <StartTaskReceiveData+0x1aa>
							HAL_GPIO_WritePin(FC_Ctrl_GPIO_Port, FC_Ctrl_Pin,
 8001aec:	2200      	movs	r2, #0
 8001aee:	2102      	movs	r1, #2
 8001af0:	4846      	ldr	r0, [pc, #280]	; (8001c0c <StartTaskReceiveData+0x2b0>)
 8001af2:	f002 f879 	bl	8003be8 <HAL_GPIO_WritePin>
									0);
							HAL_GPIO_WritePin(Fan_Ctrl_GPIO_Port, Fan_Ctrl_Pin,
 8001af6:	2200      	movs	r2, #0
 8001af8:	2108      	movs	r1, #8
 8001afa:	4844      	ldr	r0, [pc, #272]	; (8001c0c <StartTaskReceiveData+0x2b0>)
 8001afc:	f002 f874 	bl	8003be8 <HAL_GPIO_WritePin>
									0);
							State_Machine = STOP;
 8001b00:	4b43      	ldr	r3, [pc, #268]	; (8001c10 <StartTaskReceiveData+0x2b4>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	701a      	strb	r2, [r3, #0]
					}
				}
					// Manual
				case 'h': //heater control
				{
					HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, data32.iValue); //green
 8001b06:	4b3a      	ldr	r3, [pc, #232]	; (8001bf0 <StartTaskReceiveData+0x294>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	b2db      	uxtb	r3, r3
 8001b0c:	461a      	mov	r2, r3
 8001b0e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b12:	483e      	ldr	r0, [pc, #248]	; (8001c0c <StartTaskReceiveData+0x2b0>)
 8001b14:	f002 f868 	bl	8003be8 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Heater_Ctrl_GPIO_Port, Heater_Ctrl_Pin,
							data32.iValue);
 8001b18:	4b35      	ldr	r3, [pc, #212]	; (8001bf0 <StartTaskReceiveData+0x294>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
					HAL_GPIO_WritePin(Heater_Ctrl_GPIO_Port, Heater_Ctrl_Pin,
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	461a      	mov	r2, r3
 8001b20:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b24:	483c      	ldr	r0, [pc, #240]	; (8001c18 <StartTaskReceiveData+0x2bc>)
 8001b26:	f002 f85f 	bl	8003be8 <HAL_GPIO_WritePin>
				}
				case 'c': //frequency converter control
				{
					HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, data32.iValue); //yellow
 8001b2a:	4b31      	ldr	r3, [pc, #196]	; (8001bf0 <StartTaskReceiveData+0x294>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	b2db      	uxtb	r3, r3
 8001b30:	461a      	mov	r2, r3
 8001b32:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b36:	4835      	ldr	r0, [pc, #212]	; (8001c0c <StartTaskReceiveData+0x2b0>)
 8001b38:	f002 f856 	bl	8003be8 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(FC_Ctrl_GPIO_Port, FC_Ctrl_Pin,
							data32.iValue);
 8001b3c:	4b2c      	ldr	r3, [pc, #176]	; (8001bf0 <StartTaskReceiveData+0x294>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
					HAL_GPIO_WritePin(FC_Ctrl_GPIO_Port, FC_Ctrl_Pin,
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	461a      	mov	r2, r3
 8001b44:	2102      	movs	r1, #2
 8001b46:	4831      	ldr	r0, [pc, #196]	; (8001c0c <StartTaskReceiveData+0x2b0>)
 8001b48:	f002 f84e 	bl	8003be8 <HAL_GPIO_WritePin>
				}
				case 'f': //fan control
				{
					HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, data32.iValue); //red
 8001b4c:	4b28      	ldr	r3, [pc, #160]	; (8001bf0 <StartTaskReceiveData+0x294>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	b2db      	uxtb	r3, r3
 8001b52:	461a      	mov	r2, r3
 8001b54:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b58:	482c      	ldr	r0, [pc, #176]	; (8001c0c <StartTaskReceiveData+0x2b0>)
 8001b5a:	f002 f845 	bl	8003be8 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Fan_Ctrl_GPIO_Port, Fan_Ctrl_Pin,
							data32.iValue);
 8001b5e:	4b24      	ldr	r3, [pc, #144]	; (8001bf0 <StartTaskReceiveData+0x294>)
 8001b60:	681b      	ldr	r3, [r3, #0]
					HAL_GPIO_WritePin(Fan_Ctrl_GPIO_Port, Fan_Ctrl_Pin,
 8001b62:	b2db      	uxtb	r3, r3
 8001b64:	461a      	mov	r2, r3
 8001b66:	2108      	movs	r1, #8
 8001b68:	4828      	ldr	r0, [pc, #160]	; (8001c0c <StartTaskReceiveData+0x2b0>)
 8001b6a:	f002 f83d 	bl	8003be8 <HAL_GPIO_WritePin>
				}
				case 'p': {
					PID_TEMP.Kp = data32.fValue;
 8001b6e:	4b20      	ldr	r3, [pc, #128]	; (8001bf0 <StartTaskReceiveData+0x294>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4a2a      	ldr	r2, [pc, #168]	; (8001c1c <StartTaskReceiveData+0x2c0>)
 8001b74:	6013      	str	r3, [r2, #0]
					break;
 8001b76:	e025      	b.n	8001bc4 <StartTaskReceiveData+0x268>
				}
				case 'i': //
				{
					PID_TEMP.Ki = data32.fValue;
 8001b78:	4b1d      	ldr	r3, [pc, #116]	; (8001bf0 <StartTaskReceiveData+0x294>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a27      	ldr	r2, [pc, #156]	; (8001c1c <StartTaskReceiveData+0x2c0>)
 8001b7e:	6053      	str	r3, [r2, #4]
					break;
 8001b80:	e020      	b.n	8001bc4 <StartTaskReceiveData+0x268>
				}
				case 'd': //
				{
					PID_TEMP.Kd = data32.fValue;
 8001b82:	4b1b      	ldr	r3, [pc, #108]	; (8001bf0 <StartTaskReceiveData+0x294>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4a25      	ldr	r2, [pc, #148]	; (8001c1c <StartTaskReceiveData+0x2c0>)
 8001b88:	6093      	str	r3, [r2, #8]
					break;
 8001b8a:	e01b      	b.n	8001bc4 <StartTaskReceiveData+0x268>
				}
				case 'r': {
					request = 1;
 8001b8c:	4b24      	ldr	r3, [pc, #144]	; (8001c20 <StartTaskReceiveData+0x2c4>)
 8001b8e:	2201      	movs	r2, #1
 8001b90:	701a      	strb	r2, [r3, #0]
 8001b92:	e017      	b.n	8001bc4 <StartTaskReceiveData+0x268>
				}
				}
			} else {
				tx_buffer[0] = 2;
 8001b94:	4b13      	ldr	r3, [pc, #76]	; (8001be4 <StartTaskReceiveData+0x288>)
 8001b96:	2202      	movs	r2, #2
 8001b98:	701a      	strb	r2, [r3, #0]
				tx_buffer[1] = 'a';
 8001b9a:	4b12      	ldr	r3, [pc, #72]	; (8001be4 <StartTaskReceiveData+0x288>)
 8001b9c:	2261      	movs	r2, #97	; 0x61
 8001b9e:	705a      	strb	r2, [r3, #1]
				tx_buffer[2] = 0;
 8001ba0:	4b10      	ldr	r3, [pc, #64]	; (8001be4 <StartTaskReceiveData+0x288>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	709a      	strb	r2, [r3, #2]

				tx_buffer[3] = calculate_crc8(tx_buffer, 3);
 8001ba6:	2103      	movs	r1, #3
 8001ba8:	480e      	ldr	r0, [pc, #56]	; (8001be4 <StartTaskReceiveData+0x288>)
 8001baa:	f7ff faf9 	bl	80011a0 <calculate_crc8>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	461a      	mov	r2, r3
 8001bb2:	4b0c      	ldr	r3, [pc, #48]	; (8001be4 <StartTaskReceiveData+0x288>)
 8001bb4:	70da      	strb	r2, [r3, #3]

				HAL_UART_Transmit(&huart6, tx_buffer, 4, HAL_MAX_DELAY);
 8001bb6:	f04f 33ff 	mov.w	r3, #4294967295
 8001bba:	2204      	movs	r2, #4
 8001bbc:	4909      	ldr	r1, [pc, #36]	; (8001be4 <StartTaskReceiveData+0x288>)
 8001bbe:	480a      	ldr	r0, [pc, #40]	; (8001be8 <StartTaskReceiveData+0x28c>)
 8001bc0:	f003 fc11 	bl	80053e6 <HAL_UART_Transmit>
			}
			flag_receive = 0;
 8001bc4:	4b03      	ldr	r3, [pc, #12]	; (8001bd4 <StartTaskReceiveData+0x278>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	701a      	strb	r2, [r3, #0]
		}

		osDelay(500);
 8001bca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001bce:	f004 fe5c 	bl	800688a <osDelay>
		if (flag_receive) {
 8001bd2:	e6c7      	b.n	8001964 <StartTaskReceiveData+0x8>
 8001bd4:	200005f4 	.word	0x200005f4
 8001bd8:	2000065c 	.word	0x2000065c
 8001bdc:	2000061c 	.word	0x2000061c
 8001be0:	200005f8 	.word	0x200005f8
 8001be4:	2000060c 	.word	0x2000060c
 8001be8:	2000053c 	.word	0x2000053c
 8001bec:	200005f7 	.word	0x200005f7
 8001bf0:	200006a0 	.word	0x200006a0
 8001bf4:	20000600 	.word	0x20000600
 8001bf8:	20000204 	.word	0x20000204
 8001bfc:	20000208 	.word	0x20000208
 8001c00:	20000200 	.word	0x20000200
 8001c04:	200005f5 	.word	0x200005f5
 8001c08:	20000604 	.word	0x20000604
 8001c0c:	40020c00 	.word	0x40020c00
 8001c10:	200006a4 	.word	0x200006a4
 8001c14:	44bb8000 	.word	0x44bb8000
 8001c18:	40021000 	.word	0x40021000
 8001c1c:	20000000 	.word	0x20000000
 8001c20:	200005f6 	.word	0x200005f6

08001c24 <StartTaskHeater>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTaskHeater */
void StartTaskHeater(void const * argument)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b082      	sub	sp, #8
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskHeater */
	/* Infinite loop */
	for (;;) {
		if (State_Machine == FAN_ON) {
 8001c2c:	4b26      	ldr	r3, [pc, #152]	; (8001cc8 <StartTaskHeater+0xa4>)
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	2b02      	cmp	r3, #2
 8001c32:	d108      	bne.n	8001c46 <StartTaskHeater+0x22>
			HAL_GPIO_WritePin(Heater_Ctrl_GPIO_Port, Heater_Ctrl_Pin, 1);
 8001c34:	2201      	movs	r2, #1
 8001c36:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c3a:	4824      	ldr	r0, [pc, #144]	; (8001ccc <StartTaskHeater+0xa8>)
 8001c3c:	f001 ffd4 	bl	8003be8 <HAL_GPIO_WritePin>
			State_Machine = WORKING;
 8001c40:	4b21      	ldr	r3, [pc, #132]	; (8001cc8 <StartTaskHeater+0xa4>)
 8001c42:	2204      	movs	r2, #4
 8001c44:	701a      	strb	r2, [r3, #0]
		}
		if (State_Machine == WORKING) {
 8001c46:	4b20      	ldr	r3, [pc, #128]	; (8001cc8 <StartTaskHeater+0xa4>)
 8001c48:	781b      	ldrb	r3, [r3, #0]
 8001c4a:	2b04      	cmp	r3, #4
 8001c4c:	d137      	bne.n	8001cbe <StartTaskHeater+0x9a>
			if (abs(temp - temp_set) > 1) {
 8001c4e:	4b20      	ldr	r3, [pc, #128]	; (8001cd0 <StartTaskHeater+0xac>)
 8001c50:	ed93 7a00 	vldr	s14, [r3]
 8001c54:	4b1f      	ldr	r3, [pc, #124]	; (8001cd4 <StartTaskHeater+0xb0>)
 8001c56:	edd3 7a00 	vldr	s15, [r3]
 8001c5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c5e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c62:	ee17 3a90 	vmov	r3, s15
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	bfb8      	it	lt
 8001c6a:	425b      	neglt	r3, r3
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	dd22      	ble.n	8001cb6 <StartTaskHeater+0x92>
				pwm_temp = PID_Calc(PID_TEMP, temp, temp_set);
 8001c70:	4b17      	ldr	r3, [pc, #92]	; (8001cd0 <StartTaskHeater+0xac>)
 8001c72:	ed93 6a00 	vldr	s12, [r3]
 8001c76:	4b17      	ldr	r3, [pc, #92]	; (8001cd4 <StartTaskHeater+0xb0>)
 8001c78:	edd3 5a00 	vldr	s11, [r3]
 8001c7c:	4b16      	ldr	r3, [pc, #88]	; (8001cd8 <StartTaskHeater+0xb4>)
 8001c7e:	edd3 6a00 	vldr	s13, [r3]
 8001c82:	ed93 7a01 	vldr	s14, [r3, #4]
 8001c86:	edd3 7a02 	vldr	s15, [r3, #8]
 8001c8a:	eeb0 2a65 	vmov.f32	s4, s11
 8001c8e:	eef0 1a46 	vmov.f32	s3, s12
 8001c92:	eeb0 0a66 	vmov.f32	s0, s13
 8001c96:	eef0 0a47 	vmov.f32	s1, s14
 8001c9a:	eeb0 1a67 	vmov.f32	s2, s15
 8001c9e:	f7ff f981 	bl	8000fa4 <PID_Calc>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	b29a      	uxth	r2, r3
 8001ca6:	4b0d      	ldr	r3, [pc, #52]	; (8001cdc <StartTaskHeater+0xb8>)
 8001ca8:	801a      	strh	r2, [r3, #0]
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, pwm_temp);
 8001caa:	4b0c      	ldr	r3, [pc, #48]	; (8001cdc <StartTaskHeater+0xb8>)
 8001cac:	881a      	ldrh	r2, [r3, #0]
 8001cae:	4b0c      	ldr	r3, [pc, #48]	; (8001ce0 <StartTaskHeater+0xbc>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	63da      	str	r2, [r3, #60]	; 0x3c
 8001cb4:	e003      	b.n	8001cbe <StartTaskHeater+0x9a>
			} else {
				osDelay(30000);
 8001cb6:	f247 5030 	movw	r0, #30000	; 0x7530
 8001cba:	f004 fde6 	bl	800688a <osDelay>
			}
		}
		osDelay(500);
 8001cbe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001cc2:	f004 fde2 	bl	800688a <osDelay>
		if (State_Machine == FAN_ON) {
 8001cc6:	e7b1      	b.n	8001c2c <StartTaskHeater+0x8>
 8001cc8:	200006a4 	.word	0x200006a4
 8001ccc:	40021000 	.word	0x40021000
 8001cd0:	200005fc 	.word	0x200005fc
 8001cd4:	20000600 	.word	0x20000600
 8001cd8:	20000000 	.word	0x20000000
 8001cdc:	20000608 	.word	0x20000608
 8001ce0:	200004f4 	.word	0x200004f4
 8001ce4:	00000000 	.word	0x00000000

08001ce8 <StartTaskFan>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTaskFan */
void StartTaskFan(void const * argument)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskFan */
	/* Infinite loop */
	for (;;) {
		if (State_Machine == FAN_IDLE || State_Machine == WORKING) {
 8001cf0:	4b2d      	ldr	r3, [pc, #180]	; (8001da8 <StartTaskFan+0xc0>)
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	2b01      	cmp	r3, #1
 8001cf6:	d003      	beq.n	8001d00 <StartTaskFan+0x18>
 8001cf8:	4b2b      	ldr	r3, [pc, #172]	; (8001da8 <StartTaskFan+0xc0>)
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	2b04      	cmp	r3, #4
 8001cfe:	d135      	bne.n	8001d6c <StartTaskFan+0x84>
			if (flag_speed) {
 8001d00:	4b2a      	ldr	r3, [pc, #168]	; (8001dac <StartTaskFan+0xc4>)
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d045      	beq.n	8001d94 <StartTaskFan+0xac>
				pwm_speed = (uint32_t) (speed_set * coeff_speed);
 8001d08:	4b29      	ldr	r3, [pc, #164]	; (8001db0 <StartTaskFan+0xc8>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f7fe fc2b 	bl	8000568 <__aeabi_f2d>
 8001d12:	a323      	add	r3, pc, #140	; (adr r3, 8001da0 <StartTaskFan+0xb8>)
 8001d14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d18:	f7fe fc7e 	bl	8000618 <__aeabi_dmul>
 8001d1c:	4602      	mov	r2, r0
 8001d1e:	460b      	mov	r3, r1
 8001d20:	4610      	mov	r0, r2
 8001d22:	4619      	mov	r1, r3
 8001d24:	f7fe ff50 	bl	8000bc8 <__aeabi_d2uiz>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	b29a      	uxth	r2, r3
 8001d2c:	4b21      	ldr	r3, [pc, #132]	; (8001db4 <StartTaskFan+0xcc>)
 8001d2e:	801a      	strh	r2, [r3, #0]
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, pwm_speed);
 8001d30:	4b20      	ldr	r3, [pc, #128]	; (8001db4 <StartTaskFan+0xcc>)
 8001d32:	881a      	ldrh	r2, [r3, #0]
 8001d34:	4b20      	ldr	r3, [pc, #128]	; (8001db8 <StartTaskFan+0xd0>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	641a      	str	r2, [r3, #64]	; 0x40

				if (State_Machine == FAN_IDLE && speed_set > 0) {
 8001d3a:	4b1b      	ldr	r3, [pc, #108]	; (8001da8 <StartTaskFan+0xc0>)
 8001d3c:	781b      	ldrb	r3, [r3, #0]
 8001d3e:	2b01      	cmp	r3, #1
 8001d40:	d110      	bne.n	8001d64 <StartTaskFan+0x7c>
 8001d42:	4b1b      	ldr	r3, [pc, #108]	; (8001db0 <StartTaskFan+0xc8>)
 8001d44:	edd3 7a00 	vldr	s15, [r3]
 8001d48:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d50:	dd08      	ble.n	8001d64 <StartTaskFan+0x7c>
					HAL_GPIO_WritePin(Heater_Ctrl_GPIO_Port, Heater_Ctrl_Pin,
 8001d52:	2201      	movs	r2, #1
 8001d54:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d58:	4818      	ldr	r0, [pc, #96]	; (8001dbc <StartTaskFan+0xd4>)
 8001d5a:	f001 ff45 	bl	8003be8 <HAL_GPIO_WritePin>
							1);
					State_Machine = FAN_ON;
 8001d5e:	4b12      	ldr	r3, [pc, #72]	; (8001da8 <StartTaskFan+0xc0>)
 8001d60:	2202      	movs	r2, #2
 8001d62:	701a      	strb	r2, [r3, #0]
				}
				flag_speed = 0;
 8001d64:	4b11      	ldr	r3, [pc, #68]	; (8001dac <StartTaskFan+0xc4>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	701a      	strb	r2, [r3, #0]
			if (flag_speed) {
 8001d6a:	e013      	b.n	8001d94 <StartTaskFan+0xac>
			}
		} else if (State_Machine == HEATER_BLOWING) {
 8001d6c:	4b0e      	ldr	r3, [pc, #56]	; (8001da8 <StartTaskFan+0xc0>)
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	2b05      	cmp	r3, #5
 8001d72:	d10f      	bne.n	8001d94 <StartTaskFan+0xac>
			osDelay(1800000);
 8001d74:	4812      	ldr	r0, [pc, #72]	; (8001dc0 <StartTaskFan+0xd8>)
 8001d76:	f004 fd88 	bl	800688a <osDelay>
			State_Machine = STOP;
 8001d7a:	4b0b      	ldr	r3, [pc, #44]	; (8001da8 <StartTaskFan+0xc0>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(Fan_Ctrl_GPIO_Port, Fan_Ctrl_Pin, 0);
 8001d80:	2200      	movs	r2, #0
 8001d82:	2108      	movs	r1, #8
 8001d84:	480f      	ldr	r0, [pc, #60]	; (8001dc4 <StartTaskFan+0xdc>)
 8001d86:	f001 ff2f 	bl	8003be8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(FC_Ctrl_GPIO_Port, FC_Ctrl_Pin, 0);
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	2102      	movs	r1, #2
 8001d8e:	480d      	ldr	r0, [pc, #52]	; (8001dc4 <StartTaskFan+0xdc>)
 8001d90:	f001 ff2a 	bl	8003be8 <HAL_GPIO_WritePin>
		}

		osDelay(5000);
 8001d94:	f241 3088 	movw	r0, #5000	; 0x1388
 8001d98:	f004 fd77 	bl	800688a <osDelay>
		if (State_Machine == FAN_IDLE || State_Machine == WORKING) {
 8001d9c:	e7a8      	b.n	8001cf0 <StartTaskFan+0x8>
 8001d9e:	bf00      	nop
 8001da0:	9999999a 	.word	0x9999999a
 8001da4:	3fc99999 	.word	0x3fc99999
 8001da8:	200006a4 	.word	0x200006a4
 8001dac:	200005f5 	.word	0x200005f5
 8001db0:	20000604 	.word	0x20000604
 8001db4:	2000060a 	.word	0x2000060a
 8001db8:	200004f4 	.word	0x200004f4
 8001dbc:	40021000 	.word	0x40021000
 8001dc0:	001b7740 	.word	0x001b7740
 8001dc4:	40020c00 	.word	0x40020c00

08001dc8 <StartTaskSendData>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTaskSendData */
void StartTaskSendData(void const * argument)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b084      	sub	sp, #16
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskSendData */
	/* Infinite loop */
	for (;;) {
		if (request) {
 8001dd0:	4b68      	ldr	r3, [pc, #416]	; (8001f74 <StartTaskSendData+0x1ac>)
 8001dd2:	781b      	ldrb	r3, [r3, #0]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	f000 80c8 	beq.w	8001f6a <StartTaskSendData+0x1a2>
			uint8_t state_heater = HAL_GPIO_ReadPin(Thermostat_GPIO_Port,
 8001dda:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001dde:	4866      	ldr	r0, [pc, #408]	; (8001f78 <StartTaskSendData+0x1b0>)
 8001de0:	f001 feea 	bl	8003bb8 <HAL_GPIO_ReadPin>
 8001de4:	4603      	mov	r3, r0
 8001de6:	72bb      	strb	r3, [r7, #10]
			Thermostat_Pin);
			uint8_t state_fan = HAL_GPIO_ReadPin(Relay_GPIO_Port, Relay_Pin);
 8001de8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001dec:	4862      	ldr	r0, [pc, #392]	; (8001f78 <StartTaskSendData+0x1b0>)
 8001dee:	f001 fee3 	bl	8003bb8 <HAL_GPIO_ReadPin>
 8001df2:	4603      	mov	r3, r0
 8001df4:	727b      	strb	r3, [r7, #9]
			uint8_t state_fc = HAL_GPIO_ReadPin(FC_Failure_GPIO_Port,
 8001df6:	2110      	movs	r1, #16
 8001df8:	4860      	ldr	r0, [pc, #384]	; (8001f7c <StartTaskSendData+0x1b4>)
 8001dfa:	f001 fedd 	bl	8003bb8 <HAL_GPIO_ReadPin>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	723b      	strb	r3, [r7, #8]
			FC_Failure_Pin);

			float sum = 0;
 8001e02:	f04f 0300 	mov.w	r3, #0
 8001e06:	60fb      	str	r3, [r7, #12]
			for (uint8_t i = 0; i < 10; i++) {
 8001e08:	2300      	movs	r3, #0
 8001e0a:	72fb      	strb	r3, [r7, #11]
 8001e0c:	e00e      	b.n	8001e2c <StartTaskSendData+0x64>
				sum += readTemp(1000);
 8001e0e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e12:	f7ff fd5d 	bl	80018d0 <readTemp>
 8001e16:	eeb0 7a40 	vmov.f32	s14, s0
 8001e1a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e1e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001e22:	edc7 7a03 	vstr	s15, [r7, #12]
			for (uint8_t i = 0; i < 10; i++) {
 8001e26:	7afb      	ldrb	r3, [r7, #11]
 8001e28:	3301      	adds	r3, #1
 8001e2a:	72fb      	strb	r3, [r7, #11]
 8001e2c:	7afb      	ldrb	r3, [r7, #11]
 8001e2e:	2b09      	cmp	r3, #9
 8001e30:	d9ed      	bls.n	8001e0e <StartTaskSendData+0x46>
			}
			temp = sum / 10;
 8001e32:	ed97 7a03 	vldr	s14, [r7, #12]
 8001e36:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001e3a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e3e:	4b50      	ldr	r3, [pc, #320]	; (8001f80 <StartTaskSendData+0x1b8>)
 8001e40:	edc3 7a00 	vstr	s15, [r3]

//			temp = readTemp(1000);

//			memset(tx_buffer,0,14);

			tx_buffer[0] = 10;
 8001e44:	4b4f      	ldr	r3, [pc, #316]	; (8001f84 <StartTaskSendData+0x1bc>)
 8001e46:	220a      	movs	r2, #10
 8001e48:	701a      	strb	r2, [r3, #0]
			tx_buffer[1] = 'd';
 8001e4a:	4b4e      	ldr	r3, [pc, #312]	; (8001f84 <StartTaskSendData+0x1bc>)
 8001e4c:	2264      	movs	r2, #100	; 0x64
 8001e4e:	705a      	strb	r2, [r3, #1]

			data32.fValue = temp_set;
 8001e50:	4b4d      	ldr	r3, [pc, #308]	; (8001f88 <StartTaskSendData+0x1c0>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a4d      	ldr	r2, [pc, #308]	; (8001f8c <StartTaskSendData+0x1c4>)
 8001e56:	6013      	str	r3, [r2, #0]
			for (i = 0; i < 4; i++) {
 8001e58:	4b4d      	ldr	r3, [pc, #308]	; (8001f90 <StartTaskSendData+0x1c8>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	701a      	strb	r2, [r3, #0]
 8001e5e:	e00f      	b.n	8001e80 <StartTaskSendData+0xb8>
				tx_buffer[i + 2] = data32.cValue[i];
 8001e60:	4b4b      	ldr	r3, [pc, #300]	; (8001f90 <StartTaskSendData+0x1c8>)
 8001e62:	781b      	ldrb	r3, [r3, #0]
 8001e64:	4619      	mov	r1, r3
 8001e66:	4b4a      	ldr	r3, [pc, #296]	; (8001f90 <StartTaskSendData+0x1c8>)
 8001e68:	781b      	ldrb	r3, [r3, #0]
 8001e6a:	3302      	adds	r3, #2
 8001e6c:	4a47      	ldr	r2, [pc, #284]	; (8001f8c <StartTaskSendData+0x1c4>)
 8001e6e:	5c51      	ldrb	r1, [r2, r1]
 8001e70:	4a44      	ldr	r2, [pc, #272]	; (8001f84 <StartTaskSendData+0x1bc>)
 8001e72:	54d1      	strb	r1, [r2, r3]
			for (i = 0; i < 4; i++) {
 8001e74:	4b46      	ldr	r3, [pc, #280]	; (8001f90 <StartTaskSendData+0x1c8>)
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	3301      	adds	r3, #1
 8001e7a:	b2da      	uxtb	r2, r3
 8001e7c:	4b44      	ldr	r3, [pc, #272]	; (8001f90 <StartTaskSendData+0x1c8>)
 8001e7e:	701a      	strb	r2, [r3, #0]
 8001e80:	4b43      	ldr	r3, [pc, #268]	; (8001f90 <StartTaskSendData+0x1c8>)
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	2b03      	cmp	r3, #3
 8001e86:	d9eb      	bls.n	8001e60 <StartTaskSendData+0x98>
			}

			data32.fValue = temp;
 8001e88:	4b3d      	ldr	r3, [pc, #244]	; (8001f80 <StartTaskSendData+0x1b8>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a3f      	ldr	r2, [pc, #252]	; (8001f8c <StartTaskSendData+0x1c4>)
 8001e8e:	6013      	str	r3, [r2, #0]
			for (i = 0; i < 4; i++) {
 8001e90:	4b3f      	ldr	r3, [pc, #252]	; (8001f90 <StartTaskSendData+0x1c8>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	701a      	strb	r2, [r3, #0]
 8001e96:	e00f      	b.n	8001eb8 <StartTaskSendData+0xf0>
				tx_buffer[i + 6] = data32.cValue[i];
 8001e98:	4b3d      	ldr	r3, [pc, #244]	; (8001f90 <StartTaskSendData+0x1c8>)
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	4b3c      	ldr	r3, [pc, #240]	; (8001f90 <StartTaskSendData+0x1c8>)
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	3306      	adds	r3, #6
 8001ea4:	4a39      	ldr	r2, [pc, #228]	; (8001f8c <StartTaskSendData+0x1c4>)
 8001ea6:	5c51      	ldrb	r1, [r2, r1]
 8001ea8:	4a36      	ldr	r2, [pc, #216]	; (8001f84 <StartTaskSendData+0x1bc>)
 8001eaa:	54d1      	strb	r1, [r2, r3]
			for (i = 0; i < 4; i++) {
 8001eac:	4b38      	ldr	r3, [pc, #224]	; (8001f90 <StartTaskSendData+0x1c8>)
 8001eae:	781b      	ldrb	r3, [r3, #0]
 8001eb0:	3301      	adds	r3, #1
 8001eb2:	b2da      	uxtb	r2, r3
 8001eb4:	4b36      	ldr	r3, [pc, #216]	; (8001f90 <StartTaskSendData+0x1c8>)
 8001eb6:	701a      	strb	r2, [r3, #0]
 8001eb8:	4b35      	ldr	r3, [pc, #212]	; (8001f90 <StartTaskSendData+0x1c8>)
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	2b03      	cmp	r3, #3
 8001ebe:	d9eb      	bls.n	8001e98 <StartTaskSendData+0xd0>
			}

			data32.fValue = pwm_temp / PWM_MAX * MAX_CAP;
 8001ec0:	4b34      	ldr	r3, [pc, #208]	; (8001f94 <StartTaskSendData+0x1cc>)
 8001ec2:	881a      	ldrh	r2, [r3, #0]
 8001ec4:	4b34      	ldr	r3, [pc, #208]	; (8001f98 <StartTaskSendData+0x1d0>)
 8001ec6:	fba3 1302 	umull	r1, r3, r3, r2
 8001eca:	1ad2      	subs	r2, r2, r3
 8001ecc:	0852      	lsrs	r2, r2, #1
 8001ece:	4413      	add	r3, r2
 8001ed0:	0a5b      	lsrs	r3, r3, #9
 8001ed2:	b29b      	uxth	r3, r3
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	f241 3388 	movw	r3, #5000	; 0x1388
 8001eda:	fb02 f303 	mul.w	r3, r2, r3
 8001ede:	ee07 3a90 	vmov	s15, r3
 8001ee2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ee6:	4b29      	ldr	r3, [pc, #164]	; (8001f8c <StartTaskSendData+0x1c4>)
 8001ee8:	edc3 7a00 	vstr	s15, [r3]
			for (i = 0; i < 4; i++) {
 8001eec:	4b28      	ldr	r3, [pc, #160]	; (8001f90 <StartTaskSendData+0x1c8>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	701a      	strb	r2, [r3, #0]
 8001ef2:	e00f      	b.n	8001f14 <StartTaskSendData+0x14c>
				tx_buffer[i + 10] = data32.cValue[i];
 8001ef4:	4b26      	ldr	r3, [pc, #152]	; (8001f90 <StartTaskSendData+0x1c8>)
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	4619      	mov	r1, r3
 8001efa:	4b25      	ldr	r3, [pc, #148]	; (8001f90 <StartTaskSendData+0x1c8>)
 8001efc:	781b      	ldrb	r3, [r3, #0]
 8001efe:	330a      	adds	r3, #10
 8001f00:	4a22      	ldr	r2, [pc, #136]	; (8001f8c <StartTaskSendData+0x1c4>)
 8001f02:	5c51      	ldrb	r1, [r2, r1]
 8001f04:	4a1f      	ldr	r2, [pc, #124]	; (8001f84 <StartTaskSendData+0x1bc>)
 8001f06:	54d1      	strb	r1, [r2, r3]
			for (i = 0; i < 4; i++) {
 8001f08:	4b21      	ldr	r3, [pc, #132]	; (8001f90 <StartTaskSendData+0x1c8>)
 8001f0a:	781b      	ldrb	r3, [r3, #0]
 8001f0c:	3301      	adds	r3, #1
 8001f0e:	b2da      	uxtb	r2, r3
 8001f10:	4b1f      	ldr	r3, [pc, #124]	; (8001f90 <StartTaskSendData+0x1c8>)
 8001f12:	701a      	strb	r2, [r3, #0]
 8001f14:	4b1e      	ldr	r3, [pc, #120]	; (8001f90 <StartTaskSendData+0x1c8>)
 8001f16:	781b      	ldrb	r3, [r3, #0]
 8001f18:	2b03      	cmp	r3, #3
 8001f1a:	d9eb      	bls.n	8001ef4 <StartTaskSendData+0x12c>
			}

			tx_buffer[14] = State_Machine << 3 | state_heater << 2
 8001f1c:	4b1f      	ldr	r3, [pc, #124]	; (8001f9c <StartTaskSendData+0x1d4>)
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	00db      	lsls	r3, r3, #3
 8001f22:	b25a      	sxtb	r2, r3
 8001f24:	7abb      	ldrb	r3, [r7, #10]
 8001f26:	009b      	lsls	r3, r3, #2
 8001f28:	b25b      	sxtb	r3, r3
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	b25a      	sxtb	r2, r3
					| state_fan << 1 | state_fc;
 8001f2e:	7a7b      	ldrb	r3, [r7, #9]
 8001f30:	005b      	lsls	r3, r3, #1
 8001f32:	b25b      	sxtb	r3, r3
 8001f34:	4313      	orrs	r3, r2
 8001f36:	b25a      	sxtb	r2, r3
 8001f38:	f997 3008 	ldrsb.w	r3, [r7, #8]
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	b25b      	sxtb	r3, r3
 8001f40:	b2da      	uxtb	r2, r3
			tx_buffer[14] = State_Machine << 3 | state_heater << 2
 8001f42:	4b10      	ldr	r3, [pc, #64]	; (8001f84 <StartTaskSendData+0x1bc>)
 8001f44:	739a      	strb	r2, [r3, #14]

			tx_buffer[15] = calculate_crc8(tx_buffer, 15);
 8001f46:	210f      	movs	r1, #15
 8001f48:	480e      	ldr	r0, [pc, #56]	; (8001f84 <StartTaskSendData+0x1bc>)
 8001f4a:	f7ff f929 	bl	80011a0 <calculate_crc8>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	461a      	mov	r2, r3
 8001f52:	4b0c      	ldr	r3, [pc, #48]	; (8001f84 <StartTaskSendData+0x1bc>)
 8001f54:	73da      	strb	r2, [r3, #15]

			HAL_UART_Transmit(&huart6, (uint8_t*) tx_buffer, 16, HAL_MAX_DELAY);
 8001f56:	f04f 33ff 	mov.w	r3, #4294967295
 8001f5a:	2210      	movs	r2, #16
 8001f5c:	4909      	ldr	r1, [pc, #36]	; (8001f84 <StartTaskSendData+0x1bc>)
 8001f5e:	4810      	ldr	r0, [pc, #64]	; (8001fa0 <StartTaskSendData+0x1d8>)
 8001f60:	f003 fa41 	bl	80053e6 <HAL_UART_Transmit>

			request = 0;
 8001f64:	4b03      	ldr	r3, [pc, #12]	; (8001f74 <StartTaskSendData+0x1ac>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	701a      	strb	r2, [r3, #0]
		}
		osDelay(1000);
 8001f6a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001f6e:	f004 fc8c 	bl	800688a <osDelay>
		if (request) {
 8001f72:	e72d      	b.n	8001dd0 <StartTaskSendData+0x8>
 8001f74:	200005f6 	.word	0x200005f6
 8001f78:	40021000 	.word	0x40021000
 8001f7c:	40020c00 	.word	0x40020c00
 8001f80:	200005fc 	.word	0x200005fc
 8001f84:	2000060c 	.word	0x2000060c
 8001f88:	20000600 	.word	0x20000600
 8001f8c:	200006a0 	.word	0x200006a0
 8001f90:	200005f7 	.word	0x200005f7
 8001f94:	20000608 	.word	0x20000608
 8001f98:	06680a41 	.word	0x06680a41
 8001f9c:	200006a4 	.word	0x200006a4
 8001fa0:	2000053c 	.word	0x2000053c

08001fa4 <StartTaskReadTemp>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTaskReadTemp */
void StartTaskReadTemp(void const * argument)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b084      	sub	sp, #16
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskReadTemp */
	/* Infinite loop */
	for (;;) {
		float sum = 0;
 8001fac:	f04f 0300 	mov.w	r3, #0
 8001fb0:	60fb      	str	r3, [r7, #12]
		for (uint8_t i = 0; i < 10; i++) {
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	72fb      	strb	r3, [r7, #11]
 8001fb6:	e00e      	b.n	8001fd6 <StartTaskReadTemp+0x32>
			sum += readTemp(1000);
 8001fb8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001fbc:	f7ff fc88 	bl	80018d0 <readTemp>
 8001fc0:	eeb0 7a40 	vmov.f32	s14, s0
 8001fc4:	edd7 7a03 	vldr	s15, [r7, #12]
 8001fc8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001fcc:	edc7 7a03 	vstr	s15, [r7, #12]
		for (uint8_t i = 0; i < 10; i++) {
 8001fd0:	7afb      	ldrb	r3, [r7, #11]
 8001fd2:	3301      	adds	r3, #1
 8001fd4:	72fb      	strb	r3, [r7, #11]
 8001fd6:	7afb      	ldrb	r3, [r7, #11]
 8001fd8:	2b09      	cmp	r3, #9
 8001fda:	d9ed      	bls.n	8001fb8 <StartTaskReadTemp+0x14>
		}
		temp = sum / 10;
 8001fdc:	ed97 7a03 	vldr	s14, [r7, #12]
 8001fe0:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001fe4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fe8:	4b03      	ldr	r3, [pc, #12]	; (8001ff8 <StartTaskReadTemp+0x54>)
 8001fea:	edc3 7a00 	vstr	s15, [r3]
		osDelay(1000);
 8001fee:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001ff2:	f004 fc4a 	bl	800688a <osDelay>
	for (;;) {
 8001ff6:	e7d9      	b.n	8001fac <StartTaskReadTemp+0x8>
 8001ff8:	200005fc 	.word	0x200005fc

08001ffc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002000:	b672      	cpsid	i
}
 8002002:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002004:	e7fe      	b.n	8002004 <Error_Handler+0x8>
	...

08002008 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800200e:	2300      	movs	r3, #0
 8002010:	607b      	str	r3, [r7, #4]
 8002012:	4b12      	ldr	r3, [pc, #72]	; (800205c <HAL_MspInit+0x54>)
 8002014:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002016:	4a11      	ldr	r2, [pc, #68]	; (800205c <HAL_MspInit+0x54>)
 8002018:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800201c:	6453      	str	r3, [r2, #68]	; 0x44
 800201e:	4b0f      	ldr	r3, [pc, #60]	; (800205c <HAL_MspInit+0x54>)
 8002020:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002022:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002026:	607b      	str	r3, [r7, #4]
 8002028:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800202a:	2300      	movs	r3, #0
 800202c:	603b      	str	r3, [r7, #0]
 800202e:	4b0b      	ldr	r3, [pc, #44]	; (800205c <HAL_MspInit+0x54>)
 8002030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002032:	4a0a      	ldr	r2, [pc, #40]	; (800205c <HAL_MspInit+0x54>)
 8002034:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002038:	6413      	str	r3, [r2, #64]	; 0x40
 800203a:	4b08      	ldr	r3, [pc, #32]	; (800205c <HAL_MspInit+0x54>)
 800203c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800203e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002042:	603b      	str	r3, [r7, #0]
 8002044:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002046:	2200      	movs	r2, #0
 8002048:	210f      	movs	r1, #15
 800204a:	f06f 0001 	mvn.w	r0, #1
 800204e:	f000 ffce 	bl	8002fee <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002052:	bf00      	nop
 8002054:	3708      	adds	r7, #8
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	40023800 	.word	0x40023800

08002060 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b08a      	sub	sp, #40	; 0x28
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002068:	f107 0314 	add.w	r3, r7, #20
 800206c:	2200      	movs	r2, #0
 800206e:	601a      	str	r2, [r3, #0]
 8002070:	605a      	str	r2, [r3, #4]
 8002072:	609a      	str	r2, [r3, #8]
 8002074:	60da      	str	r2, [r3, #12]
 8002076:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a17      	ldr	r2, [pc, #92]	; (80020dc <HAL_ADC_MspInit+0x7c>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d127      	bne.n	80020d2 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002082:	2300      	movs	r3, #0
 8002084:	613b      	str	r3, [r7, #16]
 8002086:	4b16      	ldr	r3, [pc, #88]	; (80020e0 <HAL_ADC_MspInit+0x80>)
 8002088:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800208a:	4a15      	ldr	r2, [pc, #84]	; (80020e0 <HAL_ADC_MspInit+0x80>)
 800208c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002090:	6453      	str	r3, [r2, #68]	; 0x44
 8002092:	4b13      	ldr	r3, [pc, #76]	; (80020e0 <HAL_ADC_MspInit+0x80>)
 8002094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002096:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800209a:	613b      	str	r3, [r7, #16]
 800209c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800209e:	2300      	movs	r3, #0
 80020a0:	60fb      	str	r3, [r7, #12]
 80020a2:	4b0f      	ldr	r3, [pc, #60]	; (80020e0 <HAL_ADC_MspInit+0x80>)
 80020a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a6:	4a0e      	ldr	r2, [pc, #56]	; (80020e0 <HAL_ADC_MspInit+0x80>)
 80020a8:	f043 0301 	orr.w	r3, r3, #1
 80020ac:	6313      	str	r3, [r2, #48]	; 0x30
 80020ae:	4b0c      	ldr	r3, [pc, #48]	; (80020e0 <HAL_ADC_MspInit+0x80>)
 80020b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b2:	f003 0301 	and.w	r3, r3, #1
 80020b6:	60fb      	str	r3, [r7, #12]
 80020b8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = ADC_Temp_Pin;
 80020ba:	2320      	movs	r3, #32
 80020bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020be:	2303      	movs	r3, #3
 80020c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c2:	2300      	movs	r3, #0
 80020c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC_Temp_GPIO_Port, &GPIO_InitStruct);
 80020c6:	f107 0314 	add.w	r3, r7, #20
 80020ca:	4619      	mov	r1, r3
 80020cc:	4805      	ldr	r0, [pc, #20]	; (80020e4 <HAL_ADC_MspInit+0x84>)
 80020ce:	f001 fbc7 	bl	8003860 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80020d2:	bf00      	nop
 80020d4:	3728      	adds	r7, #40	; 0x28
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	40012000 	.word	0x40012000
 80020e0:	40023800 	.word	0x40023800
 80020e4:	40020000 	.word	0x40020000

080020e8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b085      	sub	sp, #20
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a0b      	ldr	r2, [pc, #44]	; (8002124 <HAL_TIM_Base_MspInit+0x3c>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d10d      	bne.n	8002116 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020fa:	2300      	movs	r3, #0
 80020fc:	60fb      	str	r3, [r7, #12]
 80020fe:	4b0a      	ldr	r3, [pc, #40]	; (8002128 <HAL_TIM_Base_MspInit+0x40>)
 8002100:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002102:	4a09      	ldr	r2, [pc, #36]	; (8002128 <HAL_TIM_Base_MspInit+0x40>)
 8002104:	f043 0301 	orr.w	r3, r3, #1
 8002108:	6453      	str	r3, [r2, #68]	; 0x44
 800210a:	4b07      	ldr	r3, [pc, #28]	; (8002128 <HAL_TIM_Base_MspInit+0x40>)
 800210c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800210e:	f003 0301 	and.w	r3, r3, #1
 8002112:	60fb      	str	r3, [r7, #12]
 8002114:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002116:	bf00      	nop
 8002118:	3714      	adds	r7, #20
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr
 8002122:	bf00      	nop
 8002124:	40010000 	.word	0x40010000
 8002128:	40023800 	.word	0x40023800

0800212c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b088      	sub	sp, #32
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002134:	f107 030c 	add.w	r3, r7, #12
 8002138:	2200      	movs	r2, #0
 800213a:	601a      	str	r2, [r3, #0]
 800213c:	605a      	str	r2, [r3, #4]
 800213e:	609a      	str	r2, [r3, #8]
 8002140:	60da      	str	r2, [r3, #12]
 8002142:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a12      	ldr	r2, [pc, #72]	; (8002194 <HAL_TIM_MspPostInit+0x68>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d11e      	bne.n	800218c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800214e:	2300      	movs	r3, #0
 8002150:	60bb      	str	r3, [r7, #8]
 8002152:	4b11      	ldr	r3, [pc, #68]	; (8002198 <HAL_TIM_MspPostInit+0x6c>)
 8002154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002156:	4a10      	ldr	r2, [pc, #64]	; (8002198 <HAL_TIM_MspPostInit+0x6c>)
 8002158:	f043 0310 	orr.w	r3, r3, #16
 800215c:	6313      	str	r3, [r2, #48]	; 0x30
 800215e:	4b0e      	ldr	r3, [pc, #56]	; (8002198 <HAL_TIM_MspPostInit+0x6c>)
 8002160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002162:	f003 0310 	and.w	r3, r3, #16
 8002166:	60bb      	str	r3, [r7, #8]
 8002168:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = PWM_Heater_Pin|PWM_Fan_Pin;
 800216a:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800216e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002170:	2302      	movs	r3, #2
 8002172:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002174:	2300      	movs	r3, #0
 8002176:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002178:	2300      	movs	r3, #0
 800217a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800217c:	2301      	movs	r3, #1
 800217e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002180:	f107 030c 	add.w	r3, r7, #12
 8002184:	4619      	mov	r1, r3
 8002186:	4805      	ldr	r0, [pc, #20]	; (800219c <HAL_TIM_MspPostInit+0x70>)
 8002188:	f001 fb6a 	bl	8003860 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800218c:	bf00      	nop
 800218e:	3720      	adds	r7, #32
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}
 8002194:	40010000 	.word	0x40010000
 8002198:	40023800 	.word	0x40023800
 800219c:	40021000 	.word	0x40021000

080021a0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b08a      	sub	sp, #40	; 0x28
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021a8:	f107 0314 	add.w	r3, r7, #20
 80021ac:	2200      	movs	r2, #0
 80021ae:	601a      	str	r2, [r3, #0]
 80021b0:	605a      	str	r2, [r3, #4]
 80021b2:	609a      	str	r2, [r3, #8]
 80021b4:	60da      	str	r2, [r3, #12]
 80021b6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a34      	ldr	r2, [pc, #208]	; (8002290 <HAL_UART_MspInit+0xf0>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d162      	bne.n	8002288 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 80021c2:	2300      	movs	r3, #0
 80021c4:	613b      	str	r3, [r7, #16]
 80021c6:	4b33      	ldr	r3, [pc, #204]	; (8002294 <HAL_UART_MspInit+0xf4>)
 80021c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ca:	4a32      	ldr	r2, [pc, #200]	; (8002294 <HAL_UART_MspInit+0xf4>)
 80021cc:	f043 0320 	orr.w	r3, r3, #32
 80021d0:	6453      	str	r3, [r2, #68]	; 0x44
 80021d2:	4b30      	ldr	r3, [pc, #192]	; (8002294 <HAL_UART_MspInit+0xf4>)
 80021d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021d6:	f003 0320 	and.w	r3, r3, #32
 80021da:	613b      	str	r3, [r7, #16]
 80021dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021de:	2300      	movs	r3, #0
 80021e0:	60fb      	str	r3, [r7, #12]
 80021e2:	4b2c      	ldr	r3, [pc, #176]	; (8002294 <HAL_UART_MspInit+0xf4>)
 80021e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e6:	4a2b      	ldr	r2, [pc, #172]	; (8002294 <HAL_UART_MspInit+0xf4>)
 80021e8:	f043 0304 	orr.w	r3, r3, #4
 80021ec:	6313      	str	r3, [r2, #48]	; 0x30
 80021ee:	4b29      	ldr	r3, [pc, #164]	; (8002294 <HAL_UART_MspInit+0xf4>)
 80021f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f2:	f003 0304 	and.w	r3, r3, #4
 80021f6:	60fb      	str	r3, [r7, #12]
 80021f8:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80021fa:	23c0      	movs	r3, #192	; 0xc0
 80021fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021fe:	2302      	movs	r3, #2
 8002200:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002202:	2300      	movs	r3, #0
 8002204:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002206:	2303      	movs	r3, #3
 8002208:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800220a:	2308      	movs	r3, #8
 800220c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800220e:	f107 0314 	add.w	r3, r7, #20
 8002212:	4619      	mov	r1, r3
 8002214:	4820      	ldr	r0, [pc, #128]	; (8002298 <HAL_UART_MspInit+0xf8>)
 8002216:	f001 fb23 	bl	8003860 <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_RX Init */
    hdma_usart6_rx.Instance = DMA2_Stream1;
 800221a:	4b20      	ldr	r3, [pc, #128]	; (800229c <HAL_UART_MspInit+0xfc>)
 800221c:	4a20      	ldr	r2, [pc, #128]	; (80022a0 <HAL_UART_MspInit+0x100>)
 800221e:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8002220:	4b1e      	ldr	r3, [pc, #120]	; (800229c <HAL_UART_MspInit+0xfc>)
 8002222:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8002226:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002228:	4b1c      	ldr	r3, [pc, #112]	; (800229c <HAL_UART_MspInit+0xfc>)
 800222a:	2200      	movs	r2, #0
 800222c:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800222e:	4b1b      	ldr	r3, [pc, #108]	; (800229c <HAL_UART_MspInit+0xfc>)
 8002230:	2200      	movs	r2, #0
 8002232:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002234:	4b19      	ldr	r3, [pc, #100]	; (800229c <HAL_UART_MspInit+0xfc>)
 8002236:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800223a:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800223c:	4b17      	ldr	r3, [pc, #92]	; (800229c <HAL_UART_MspInit+0xfc>)
 800223e:	2200      	movs	r2, #0
 8002240:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002242:	4b16      	ldr	r3, [pc, #88]	; (800229c <HAL_UART_MspInit+0xfc>)
 8002244:	2200      	movs	r2, #0
 8002246:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8002248:	4b14      	ldr	r3, [pc, #80]	; (800229c <HAL_UART_MspInit+0xfc>)
 800224a:	2200      	movs	r2, #0
 800224c:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800224e:	4b13      	ldr	r3, [pc, #76]	; (800229c <HAL_UART_MspInit+0xfc>)
 8002250:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002254:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002256:	4b11      	ldr	r3, [pc, #68]	; (800229c <HAL_UART_MspInit+0xfc>)
 8002258:	2200      	movs	r2, #0
 800225a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 800225c:	480f      	ldr	r0, [pc, #60]	; (800229c <HAL_UART_MspInit+0xfc>)
 800225e:	f000 fefd 	bl	800305c <HAL_DMA_Init>
 8002262:	4603      	mov	r3, r0
 8002264:	2b00      	cmp	r3, #0
 8002266:	d001      	beq.n	800226c <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8002268:	f7ff fec8 	bl	8001ffc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	4a0b      	ldr	r2, [pc, #44]	; (800229c <HAL_UART_MspInit+0xfc>)
 8002270:	639a      	str	r2, [r3, #56]	; 0x38
 8002272:	4a0a      	ldr	r2, [pc, #40]	; (800229c <HAL_UART_MspInit+0xfc>)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8002278:	2200      	movs	r2, #0
 800227a:	2105      	movs	r1, #5
 800227c:	2047      	movs	r0, #71	; 0x47
 800227e:	f000 feb6 	bl	8002fee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002282:	2047      	movs	r0, #71	; 0x47
 8002284:	f000 fecf 	bl	8003026 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002288:	bf00      	nop
 800228a:	3728      	adds	r7, #40	; 0x28
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}
 8002290:	40011400 	.word	0x40011400
 8002294:	40023800 	.word	0x40023800
 8002298:	40020800 	.word	0x40020800
 800229c:	20000580 	.word	0x20000580
 80022a0:	40026428 	.word	0x40026428

080022a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 80022a8:	e7fe      	b.n	80022a8 <NMI_Handler+0x4>

080022aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022aa:	b480      	push	{r7}
 80022ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022ae:	e7fe      	b.n	80022ae <HardFault_Handler+0x4>

080022b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022b0:	b480      	push	{r7}
 80022b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022b4:	e7fe      	b.n	80022b4 <MemManage_Handler+0x4>

080022b6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022b6:	b480      	push	{r7}
 80022b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022ba:	e7fe      	b.n	80022ba <BusFault_Handler+0x4>

080022bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022c0:	e7fe      	b.n	80022c0 <UsageFault_Handler+0x4>

080022c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022c2:	b480      	push	{r7}
 80022c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022c6:	bf00      	nop
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr

080022d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022d4:	f000 f980 	bl	80025d8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80022d8:	f005 f886 	bl	80073e8 <xTaskGetSchedulerState>
 80022dc:	4603      	mov	r3, r0
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d001      	beq.n	80022e6 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80022e2:	f005 fac1 	bl	8007868 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022e6:	bf00      	nop
 80022e8:	bd80      	pop	{r7, pc}

080022ea <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80022ea:	b580      	push	{r7, lr}
 80022ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(FC_Failure_Pin);
 80022ee:	2010      	movs	r0, #16
 80022f0:	f001 fc94 	bl	8003c1c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80022f4:	bf00      	nop
 80022f6:	bd80      	pop	{r7, pc}

080022f8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Thermostat_Pin);
 80022fc:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002300:	f001 fc8c 	bl	8003c1c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002304:	bf00      	nop
 8002306:	bd80      	pop	{r7, pc}

08002308 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 800230c:	4802      	ldr	r0, [pc, #8]	; (8002318 <DMA2_Stream1_IRQHandler+0x10>)
 800230e:	f001 f83d 	bl	800338c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8002312:	bf00      	nop
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	20000580 	.word	0x20000580

0800231c <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002320:	4802      	ldr	r0, [pc, #8]	; (800232c <USART6_IRQHandler+0x10>)
 8002322:	f003 f957 	bl	80055d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002326:	bf00      	nop
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	2000053c 	.word	0x2000053c

08002330 <_getpid>:

/* Functions */
void initialise_monitor_handles() {
}

int _getpid(void) {
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0
	return 1;
 8002334:	2301      	movs	r3, #1
}
 8002336:	4618      	mov	r0, r3
 8002338:	46bd      	mov	sp, r7
 800233a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233e:	4770      	bx	lr

08002340 <_kill>:

int _kill(int pid, int sig) {
 8002340:	b580      	push	{r7, lr}
 8002342:	b082      	sub	sp, #8
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
 8002348:	6039      	str	r1, [r7, #0]
	(void) pid;
	(void) sig;
	errno = EINVAL;
 800234a:	f006 fac9 	bl	80088e0 <__errno>
 800234e:	4603      	mov	r3, r0
 8002350:	2216      	movs	r2, #22
 8002352:	601a      	str	r2, [r3, #0]
	return -1;
 8002354:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002358:	4618      	mov	r0, r3
 800235a:	3708      	adds	r7, #8
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}

08002360 <_exit>:

void _exit(int status) {
 8002360:	b580      	push	{r7, lr}
 8002362:	b082      	sub	sp, #8
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002368:	f04f 31ff 	mov.w	r1, #4294967295
 800236c:	6878      	ldr	r0, [r7, #4]
 800236e:	f7ff ffe7 	bl	8002340 <_kill>
	while (1) {
 8002372:	e7fe      	b.n	8002372 <_exit+0x12>

08002374 <_read>:
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 8002374:	b580      	push	{r7, lr}
 8002376:	b086      	sub	sp, #24
 8002378:	af00      	add	r7, sp, #0
 800237a:	60f8      	str	r0, [r7, #12]
 800237c:	60b9      	str	r1, [r7, #8]
 800237e:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002380:	2300      	movs	r3, #0
 8002382:	617b      	str	r3, [r7, #20]
 8002384:	e00a      	b.n	800239c <_read+0x28>
		*ptr++ = __io_getchar();
 8002386:	f3af 8000 	nop.w
 800238a:	4601      	mov	r1, r0
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	1c5a      	adds	r2, r3, #1
 8002390:	60ba      	str	r2, [r7, #8]
 8002392:	b2ca      	uxtb	r2, r1
 8002394:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002396:	697b      	ldr	r3, [r7, #20]
 8002398:	3301      	adds	r3, #1
 800239a:	617b      	str	r3, [r7, #20]
 800239c:	697a      	ldr	r2, [r7, #20]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	429a      	cmp	r2, r3
 80023a2:	dbf0      	blt.n	8002386 <_read+0x12>
	}

	return len;
 80023a4:	687b      	ldr	r3, [r7, #4]
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3718      	adds	r7, #24
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}

080023ae <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len) {
 80023ae:	b580      	push	{r7, lr}
 80023b0:	b086      	sub	sp, #24
 80023b2:	af00      	add	r7, sp, #0
 80023b4:	60f8      	str	r0, [r7, #12]
 80023b6:	60b9      	str	r1, [r7, #8]
 80023b8:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80023ba:	2300      	movs	r3, #0
 80023bc:	617b      	str	r3, [r7, #20]
 80023be:	e009      	b.n	80023d4 <_write+0x26>
		__io_putchar(*ptr++);
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	1c5a      	adds	r2, r3, #1
 80023c4:	60ba      	str	r2, [r7, #8]
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	4618      	mov	r0, r3
 80023ca:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80023ce:	697b      	ldr	r3, [r7, #20]
 80023d0:	3301      	adds	r3, #1
 80023d2:	617b      	str	r3, [r7, #20]
 80023d4:	697a      	ldr	r2, [r7, #20]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	429a      	cmp	r2, r3
 80023da:	dbf1      	blt.n	80023c0 <_write+0x12>
	}
	return len;
 80023dc:	687b      	ldr	r3, [r7, #4]
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3718      	adds	r7, #24
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}

080023e6 <_close>:

int _close(int file) {
 80023e6:	b480      	push	{r7}
 80023e8:	b083      	sub	sp, #12
 80023ea:	af00      	add	r7, sp, #0
 80023ec:	6078      	str	r0, [r7, #4]
	(void) file;
	return -1;
 80023ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	370c      	adds	r7, #12
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr

080023fe <_fstat>:

int _fstat(int file, struct stat *st) {
 80023fe:	b480      	push	{r7}
 8002400:	b083      	sub	sp, #12
 8002402:	af00      	add	r7, sp, #0
 8002404:	6078      	str	r0, [r7, #4]
 8002406:	6039      	str	r1, [r7, #0]
	(void) file;
	st->st_mode = S_IFCHR;
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800240e:	605a      	str	r2, [r3, #4]
	return 0;
 8002410:	2300      	movs	r3, #0
}
 8002412:	4618      	mov	r0, r3
 8002414:	370c      	adds	r7, #12
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr

0800241e <_isatty>:

int _isatty(int file) {
 800241e:	b480      	push	{r7}
 8002420:	b083      	sub	sp, #12
 8002422:	af00      	add	r7, sp, #0
 8002424:	6078      	str	r0, [r7, #4]
	(void) file;
	return 1;
 8002426:	2301      	movs	r3, #1
}
 8002428:	4618      	mov	r0, r3
 800242a:	370c      	adds	r7, #12
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr

08002434 <_lseek>:

int _lseek(int file, int ptr, int dir) {
 8002434:	b480      	push	{r7}
 8002436:	b085      	sub	sp, #20
 8002438:	af00      	add	r7, sp, #0
 800243a:	60f8      	str	r0, [r7, #12]
 800243c:	60b9      	str	r1, [r7, #8]
 800243e:	607a      	str	r2, [r7, #4]
	(void) file;
	(void) ptr;
	(void) dir;
	return 0;
 8002440:	2300      	movs	r3, #0
}
 8002442:	4618      	mov	r0, r3
 8002444:	3714      	adds	r7, #20
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr
	...

08002450 <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 8002450:	b580      	push	{r7, lr}
 8002452:	b086      	sub	sp, #24
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 8002458:	4a14      	ldr	r2, [pc, #80]	; (80024ac <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 800245a:	4b15      	ldr	r3, [pc, #84]	; (80024b0 <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 800245c:	1ad3      	subs	r3, r2, r3
 800245e:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 8002464:	4b13      	ldr	r3, [pc, #76]	; (80024b4 <_sbrk+0x64>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d102      	bne.n	8002472 <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 800246c:	4b11      	ldr	r3, [pc, #68]	; (80024b4 <_sbrk+0x64>)
 800246e:	4a12      	ldr	r2, [pc, #72]	; (80024b8 <_sbrk+0x68>)
 8002470:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 8002472:	4b10      	ldr	r3, [pc, #64]	; (80024b4 <_sbrk+0x64>)
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	4413      	add	r3, r2
 800247a:	693a      	ldr	r2, [r7, #16]
 800247c:	429a      	cmp	r2, r3
 800247e:	d207      	bcs.n	8002490 <_sbrk+0x40>
		errno = ENOMEM;
 8002480:	f006 fa2e 	bl	80088e0 <__errno>
 8002484:	4603      	mov	r3, r0
 8002486:	220c      	movs	r2, #12
 8002488:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 800248a:	f04f 33ff 	mov.w	r3, #4294967295
 800248e:	e009      	b.n	80024a4 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 8002490:	4b08      	ldr	r3, [pc, #32]	; (80024b4 <_sbrk+0x64>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 8002496:	4b07      	ldr	r3, [pc, #28]	; (80024b4 <_sbrk+0x64>)
 8002498:	681a      	ldr	r2, [r3, #0]
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	4413      	add	r3, r2
 800249e:	4a05      	ldr	r2, [pc, #20]	; (80024b4 <_sbrk+0x64>)
 80024a0:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 80024a2:	68fb      	ldr	r3, [r7, #12]
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	3718      	adds	r7, #24
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	20030000 	.word	0x20030000
 80024b0:	00000400 	.word	0x00000400
 80024b4:	200006a8 	.word	0x200006a8
 80024b8:	20004550 	.word	0x20004550

080024bc <SystemInit>:
 *         Initialize the FPU setting, vector table location and External memory 
 *         configuration.
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10 * 2) | (3UL << 11 * 2)); /* set CP10 and CP11 Full Access */
 80024c0:	4b06      	ldr	r3, [pc, #24]	; (80024dc <SystemInit+0x20>)
 80024c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024c6:	4a05      	ldr	r2, [pc, #20]	; (80024dc <SystemInit+0x20>)
 80024c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80024cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	/* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80024d0:	bf00      	nop
 80024d2:	46bd      	mov	sp, r7
 80024d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d8:	4770      	bx	lr
 80024da:	bf00      	nop
 80024dc:	e000ed00 	.word	0xe000ed00

080024e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80024e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002518 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80024e4:	480d      	ldr	r0, [pc, #52]	; (800251c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80024e6:	490e      	ldr	r1, [pc, #56]	; (8002520 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80024e8:	4a0e      	ldr	r2, [pc, #56]	; (8002524 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80024ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024ec:	e002      	b.n	80024f4 <LoopCopyDataInit>

080024ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024f2:	3304      	adds	r3, #4

080024f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024f8:	d3f9      	bcc.n	80024ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024fa:	4a0b      	ldr	r2, [pc, #44]	; (8002528 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80024fc:	4c0b      	ldr	r4, [pc, #44]	; (800252c <LoopFillZerobss+0x26>)
  movs r3, #0
 80024fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002500:	e001      	b.n	8002506 <LoopFillZerobss>

08002502 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002502:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002504:	3204      	adds	r2, #4

08002506 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002506:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002508:	d3fb      	bcc.n	8002502 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800250a:	f7ff ffd7 	bl	80024bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800250e:	f006 f9ed 	bl	80088ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002512:	f7fe fed3 	bl	80012bc <main>
  bx  lr    
 8002516:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002518:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800251c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002520:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002524:	0800ab74 	.word	0x0800ab74
  ldr r2, =_sbss
 8002528:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 800252c:	20004550 	.word	0x20004550

08002530 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002530:	e7fe      	b.n	8002530 <ADC_IRQHandler>
	...

08002534 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002538:	4b0e      	ldr	r3, [pc, #56]	; (8002574 <HAL_Init+0x40>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a0d      	ldr	r2, [pc, #52]	; (8002574 <HAL_Init+0x40>)
 800253e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002542:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002544:	4b0b      	ldr	r3, [pc, #44]	; (8002574 <HAL_Init+0x40>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a0a      	ldr	r2, [pc, #40]	; (8002574 <HAL_Init+0x40>)
 800254a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800254e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002550:	4b08      	ldr	r3, [pc, #32]	; (8002574 <HAL_Init+0x40>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a07      	ldr	r2, [pc, #28]	; (8002574 <HAL_Init+0x40>)
 8002556:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800255a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800255c:	2003      	movs	r0, #3
 800255e:	f000 fd3b 	bl	8002fd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002562:	200f      	movs	r0, #15
 8002564:	f000 f808 	bl	8002578 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002568:	f7ff fd4e 	bl	8002008 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800256c:	2300      	movs	r3, #0
}
 800256e:	4618      	mov	r0, r3
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop
 8002574:	40023c00 	.word	0x40023c00

08002578 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002580:	4b12      	ldr	r3, [pc, #72]	; (80025cc <HAL_InitTick+0x54>)
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	4b12      	ldr	r3, [pc, #72]	; (80025d0 <HAL_InitTick+0x58>)
 8002586:	781b      	ldrb	r3, [r3, #0]
 8002588:	4619      	mov	r1, r3
 800258a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800258e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002592:	fbb2 f3f3 	udiv	r3, r2, r3
 8002596:	4618      	mov	r0, r3
 8002598:	f000 fd53 	bl	8003042 <HAL_SYSTICK_Config>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d001      	beq.n	80025a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e00e      	b.n	80025c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2b0f      	cmp	r3, #15
 80025aa:	d80a      	bhi.n	80025c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025ac:	2200      	movs	r2, #0
 80025ae:	6879      	ldr	r1, [r7, #4]
 80025b0:	f04f 30ff 	mov.w	r0, #4294967295
 80025b4:	f000 fd1b 	bl	8002fee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025b8:	4a06      	ldr	r2, [pc, #24]	; (80025d4 <HAL_InitTick+0x5c>)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025be:	2300      	movs	r3, #0
 80025c0:	e000      	b.n	80025c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3708      	adds	r7, #8
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	2000000c 	.word	0x2000000c
 80025d0:	20000014 	.word	0x20000014
 80025d4:	20000010 	.word	0x20000010

080025d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025d8:	b480      	push	{r7}
 80025da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025dc:	4b06      	ldr	r3, [pc, #24]	; (80025f8 <HAL_IncTick+0x20>)
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	461a      	mov	r2, r3
 80025e2:	4b06      	ldr	r3, [pc, #24]	; (80025fc <HAL_IncTick+0x24>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4413      	add	r3, r2
 80025e8:	4a04      	ldr	r2, [pc, #16]	; (80025fc <HAL_IncTick+0x24>)
 80025ea:	6013      	str	r3, [r2, #0]
}
 80025ec:	bf00      	nop
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr
 80025f6:	bf00      	nop
 80025f8:	20000014 	.word	0x20000014
 80025fc:	200006ac 	.word	0x200006ac

08002600 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002600:	b480      	push	{r7}
 8002602:	af00      	add	r7, sp, #0
  return uwTick;
 8002604:	4b03      	ldr	r3, [pc, #12]	; (8002614 <HAL_GetTick+0x14>)
 8002606:	681b      	ldr	r3, [r3, #0]
}
 8002608:	4618      	mov	r0, r3
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr
 8002612:	bf00      	nop
 8002614:	200006ac 	.word	0x200006ac

08002618 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b084      	sub	sp, #16
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002620:	2300      	movs	r3, #0
 8002622:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d101      	bne.n	800262e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800262a:	2301      	movs	r3, #1
 800262c:	e033      	b.n	8002696 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002632:	2b00      	cmp	r3, #0
 8002634:	d109      	bne.n	800264a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002636:	6878      	ldr	r0, [r7, #4]
 8002638:	f7ff fd12 	bl	8002060 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2200      	movs	r2, #0
 8002640:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2200      	movs	r2, #0
 8002646:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800264e:	f003 0310 	and.w	r3, r3, #16
 8002652:	2b00      	cmp	r3, #0
 8002654:	d118      	bne.n	8002688 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800265e:	f023 0302 	bic.w	r3, r3, #2
 8002662:	f043 0202 	orr.w	r2, r3, #2
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800266a:	6878      	ldr	r0, [r7, #4]
 800266c:	f000 fae8 	bl	8002c40 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2200      	movs	r2, #0
 8002674:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800267a:	f023 0303 	bic.w	r3, r3, #3
 800267e:	f043 0201 	orr.w	r2, r3, #1
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	641a      	str	r2, [r3, #64]	; 0x40
 8002686:	e001      	b.n	800268c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2200      	movs	r2, #0
 8002690:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002694:	7bfb      	ldrb	r3, [r7, #15]
}
 8002696:	4618      	mov	r0, r3
 8002698:	3710      	adds	r7, #16
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}
	...

080026a0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b085      	sub	sp, #20
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80026a8:	2300      	movs	r3, #0
 80026aa:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	d101      	bne.n	80026ba <HAL_ADC_Start+0x1a>
 80026b6:	2302      	movs	r3, #2
 80026b8:	e0b2      	b.n	8002820 <HAL_ADC_Start+0x180>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2201      	movs	r2, #1
 80026be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	f003 0301 	and.w	r3, r3, #1
 80026cc:	2b01      	cmp	r3, #1
 80026ce:	d018      	beq.n	8002702 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	689a      	ldr	r2, [r3, #8]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f042 0201 	orr.w	r2, r2, #1
 80026de:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80026e0:	4b52      	ldr	r3, [pc, #328]	; (800282c <HAL_ADC_Start+0x18c>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a52      	ldr	r2, [pc, #328]	; (8002830 <HAL_ADC_Start+0x190>)
 80026e6:	fba2 2303 	umull	r2, r3, r2, r3
 80026ea:	0c9a      	lsrs	r2, r3, #18
 80026ec:	4613      	mov	r3, r2
 80026ee:	005b      	lsls	r3, r3, #1
 80026f0:	4413      	add	r3, r2
 80026f2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80026f4:	e002      	b.n	80026fc <HAL_ADC_Start+0x5c>
    {
      counter--;
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	3b01      	subs	r3, #1
 80026fa:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d1f9      	bne.n	80026f6 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	f003 0301 	and.w	r3, r3, #1
 800270c:	2b01      	cmp	r3, #1
 800270e:	d17a      	bne.n	8002806 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002714:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002718:	f023 0301 	bic.w	r3, r3, #1
 800271c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800272e:	2b00      	cmp	r3, #0
 8002730:	d007      	beq.n	8002742 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002736:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800273a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002746:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800274a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800274e:	d106      	bne.n	800275e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002754:	f023 0206 	bic.w	r2, r3, #6
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	645a      	str	r2, [r3, #68]	; 0x44
 800275c:	e002      	b.n	8002764 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2200      	movs	r2, #0
 8002768:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800276c:	4b31      	ldr	r3, [pc, #196]	; (8002834 <HAL_ADC_Start+0x194>)
 800276e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002778:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	f003 031f 	and.w	r3, r3, #31
 8002782:	2b00      	cmp	r3, #0
 8002784:	d12a      	bne.n	80027dc <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a2b      	ldr	r2, [pc, #172]	; (8002838 <HAL_ADC_Start+0x198>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d015      	beq.n	80027bc <HAL_ADC_Start+0x11c>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a29      	ldr	r2, [pc, #164]	; (800283c <HAL_ADC_Start+0x19c>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d105      	bne.n	80027a6 <HAL_ADC_Start+0x106>
 800279a:	4b26      	ldr	r3, [pc, #152]	; (8002834 <HAL_ADC_Start+0x194>)
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	f003 031f 	and.w	r3, r3, #31
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d00a      	beq.n	80027bc <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a25      	ldr	r2, [pc, #148]	; (8002840 <HAL_ADC_Start+0x1a0>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d136      	bne.n	800281e <HAL_ADC_Start+0x17e>
 80027b0:	4b20      	ldr	r3, [pc, #128]	; (8002834 <HAL_ADC_Start+0x194>)
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	f003 0310 	and.w	r3, r3, #16
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d130      	bne.n	800281e <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d129      	bne.n	800281e <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	689a      	ldr	r2, [r3, #8]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80027d8:	609a      	str	r2, [r3, #8]
 80027da:	e020      	b.n	800281e <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a15      	ldr	r2, [pc, #84]	; (8002838 <HAL_ADC_Start+0x198>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d11b      	bne.n	800281e <HAL_ADC_Start+0x17e>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d114      	bne.n	800281e <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	689a      	ldr	r2, [r3, #8]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002802:	609a      	str	r2, [r3, #8]
 8002804:	e00b      	b.n	800281e <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800280a:	f043 0210 	orr.w	r2, r3, #16
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002816:	f043 0201 	orr.w	r2, r3, #1
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800281e:	2300      	movs	r3, #0
}
 8002820:	4618      	mov	r0, r3
 8002822:	3714      	adds	r7, #20
 8002824:	46bd      	mov	sp, r7
 8002826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282a:	4770      	bx	lr
 800282c:	2000000c 	.word	0x2000000c
 8002830:	431bde83 	.word	0x431bde83
 8002834:	40012300 	.word	0x40012300
 8002838:	40012000 	.word	0x40012000
 800283c:	40012100 	.word	0x40012100
 8002840:	40012200 	.word	0x40012200

08002844 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002844:	b480      	push	{r7}
 8002846:	b083      	sub	sp, #12
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002852:	2b01      	cmp	r3, #1
 8002854:	d101      	bne.n	800285a <HAL_ADC_Stop+0x16>
 8002856:	2302      	movs	r3, #2
 8002858:	e021      	b.n	800289e <HAL_ADC_Stop+0x5a>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2201      	movs	r2, #1
 800285e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	689a      	ldr	r2, [r3, #8]
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f022 0201 	bic.w	r2, r2, #1
 8002870:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	689b      	ldr	r3, [r3, #8]
 8002878:	f003 0301 	and.w	r3, r3, #1
 800287c:	2b00      	cmp	r3, #0
 800287e:	d109      	bne.n	8002894 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002884:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002888:	f023 0301 	bic.w	r3, r3, #1
 800288c:	f043 0201 	orr.w	r2, r3, #1
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2200      	movs	r2, #0
 8002898:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800289c:	2300      	movs	r3, #0
}
 800289e:	4618      	mov	r0, r3
 80028a0:	370c      	adds	r7, #12
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr

080028aa <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80028aa:	b580      	push	{r7, lr}
 80028ac:	b084      	sub	sp, #16
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	6078      	str	r0, [r7, #4]
 80028b2:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80028b4:	2300      	movs	r3, #0
 80028b6:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028c6:	d113      	bne.n	80028f0 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	689b      	ldr	r3, [r3, #8]
 80028ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80028d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80028d6:	d10b      	bne.n	80028f0 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028dc:	f043 0220 	orr.w	r2, r3, #32
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2200      	movs	r2, #0
 80028e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80028ec:	2301      	movs	r3, #1
 80028ee:	e063      	b.n	80029b8 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80028f0:	f7ff fe86 	bl	8002600 <HAL_GetTick>
 80028f4:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80028f6:	e021      	b.n	800293c <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028fe:	d01d      	beq.n	800293c <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d007      	beq.n	8002916 <HAL_ADC_PollForConversion+0x6c>
 8002906:	f7ff fe7b 	bl	8002600 <HAL_GetTick>
 800290a:	4602      	mov	r2, r0
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	1ad3      	subs	r3, r2, r3
 8002910:	683a      	ldr	r2, [r7, #0]
 8002912:	429a      	cmp	r2, r3
 8002914:	d212      	bcs.n	800293c <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f003 0302 	and.w	r3, r3, #2
 8002920:	2b02      	cmp	r3, #2
 8002922:	d00b      	beq.n	800293c <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002928:	f043 0204 	orr.w	r2, r3, #4
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2200      	movs	r2, #0
 8002934:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002938:	2303      	movs	r3, #3
 800293a:	e03d      	b.n	80029b8 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f003 0302 	and.w	r3, r3, #2
 8002946:	2b02      	cmp	r3, #2
 8002948:	d1d6      	bne.n	80028f8 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f06f 0212 	mvn.w	r2, #18
 8002952:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002958:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	689b      	ldr	r3, [r3, #8]
 8002966:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800296a:	2b00      	cmp	r3, #0
 800296c:	d123      	bne.n	80029b6 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002972:	2b00      	cmp	r3, #0
 8002974:	d11f      	bne.n	80029b6 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800297c:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002980:	2b00      	cmp	r3, #0
 8002982:	d006      	beq.n	8002992 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800298e:	2b00      	cmp	r3, #0
 8002990:	d111      	bne.n	80029b6 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002996:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d105      	bne.n	80029b6 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ae:	f043 0201 	orr.w	r2, r3, #1
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80029b6:	2300      	movs	r3, #0
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	3710      	adds	r7, #16
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd80      	pop	{r7, pc}

080029c0 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80029c0:	b480      	push	{r7}
 80029c2:	b083      	sub	sp, #12
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	370c      	adds	r7, #12
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr
	...

080029dc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80029dc:	b480      	push	{r7}
 80029de:	b085      	sub	sp, #20
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
 80029e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80029e6:	2300      	movs	r3, #0
 80029e8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029f0:	2b01      	cmp	r3, #1
 80029f2:	d101      	bne.n	80029f8 <HAL_ADC_ConfigChannel+0x1c>
 80029f4:	2302      	movs	r3, #2
 80029f6:	e113      	b.n	8002c20 <HAL_ADC_ConfigChannel+0x244>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2201      	movs	r2, #1
 80029fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	2b09      	cmp	r3, #9
 8002a06:	d925      	bls.n	8002a54 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	68d9      	ldr	r1, [r3, #12]
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	b29b      	uxth	r3, r3
 8002a14:	461a      	mov	r2, r3
 8002a16:	4613      	mov	r3, r2
 8002a18:	005b      	lsls	r3, r3, #1
 8002a1a:	4413      	add	r3, r2
 8002a1c:	3b1e      	subs	r3, #30
 8002a1e:	2207      	movs	r2, #7
 8002a20:	fa02 f303 	lsl.w	r3, r2, r3
 8002a24:	43da      	mvns	r2, r3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	400a      	ands	r2, r1
 8002a2c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	68d9      	ldr	r1, [r3, #12]
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	689a      	ldr	r2, [r3, #8]
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	b29b      	uxth	r3, r3
 8002a3e:	4618      	mov	r0, r3
 8002a40:	4603      	mov	r3, r0
 8002a42:	005b      	lsls	r3, r3, #1
 8002a44:	4403      	add	r3, r0
 8002a46:	3b1e      	subs	r3, #30
 8002a48:	409a      	lsls	r2, r3
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	430a      	orrs	r2, r1
 8002a50:	60da      	str	r2, [r3, #12]
 8002a52:	e022      	b.n	8002a9a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	6919      	ldr	r1, [r3, #16]
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	b29b      	uxth	r3, r3
 8002a60:	461a      	mov	r2, r3
 8002a62:	4613      	mov	r3, r2
 8002a64:	005b      	lsls	r3, r3, #1
 8002a66:	4413      	add	r3, r2
 8002a68:	2207      	movs	r2, #7
 8002a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6e:	43da      	mvns	r2, r3
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	400a      	ands	r2, r1
 8002a76:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	6919      	ldr	r1, [r3, #16]
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	689a      	ldr	r2, [r3, #8]
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	b29b      	uxth	r3, r3
 8002a88:	4618      	mov	r0, r3
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	005b      	lsls	r3, r3, #1
 8002a8e:	4403      	add	r3, r0
 8002a90:	409a      	lsls	r2, r3
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	430a      	orrs	r2, r1
 8002a98:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	2b06      	cmp	r3, #6
 8002aa0:	d824      	bhi.n	8002aec <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	685a      	ldr	r2, [r3, #4]
 8002aac:	4613      	mov	r3, r2
 8002aae:	009b      	lsls	r3, r3, #2
 8002ab0:	4413      	add	r3, r2
 8002ab2:	3b05      	subs	r3, #5
 8002ab4:	221f      	movs	r2, #31
 8002ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aba:	43da      	mvns	r2, r3
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	400a      	ands	r2, r1
 8002ac2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	b29b      	uxth	r3, r3
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	685a      	ldr	r2, [r3, #4]
 8002ad6:	4613      	mov	r3, r2
 8002ad8:	009b      	lsls	r3, r3, #2
 8002ada:	4413      	add	r3, r2
 8002adc:	3b05      	subs	r3, #5
 8002ade:	fa00 f203 	lsl.w	r2, r0, r3
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	430a      	orrs	r2, r1
 8002ae8:	635a      	str	r2, [r3, #52]	; 0x34
 8002aea:	e04c      	b.n	8002b86 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	2b0c      	cmp	r3, #12
 8002af2:	d824      	bhi.n	8002b3e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	685a      	ldr	r2, [r3, #4]
 8002afe:	4613      	mov	r3, r2
 8002b00:	009b      	lsls	r3, r3, #2
 8002b02:	4413      	add	r3, r2
 8002b04:	3b23      	subs	r3, #35	; 0x23
 8002b06:	221f      	movs	r2, #31
 8002b08:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0c:	43da      	mvns	r2, r3
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	400a      	ands	r2, r1
 8002b14:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	b29b      	uxth	r3, r3
 8002b22:	4618      	mov	r0, r3
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	685a      	ldr	r2, [r3, #4]
 8002b28:	4613      	mov	r3, r2
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	4413      	add	r3, r2
 8002b2e:	3b23      	subs	r3, #35	; 0x23
 8002b30:	fa00 f203 	lsl.w	r2, r0, r3
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	430a      	orrs	r2, r1
 8002b3a:	631a      	str	r2, [r3, #48]	; 0x30
 8002b3c:	e023      	b.n	8002b86 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	685a      	ldr	r2, [r3, #4]
 8002b48:	4613      	mov	r3, r2
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	4413      	add	r3, r2
 8002b4e:	3b41      	subs	r3, #65	; 0x41
 8002b50:	221f      	movs	r2, #31
 8002b52:	fa02 f303 	lsl.w	r3, r2, r3
 8002b56:	43da      	mvns	r2, r3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	400a      	ands	r2, r1
 8002b5e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	b29b      	uxth	r3, r3
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	685a      	ldr	r2, [r3, #4]
 8002b72:	4613      	mov	r3, r2
 8002b74:	009b      	lsls	r3, r3, #2
 8002b76:	4413      	add	r3, r2
 8002b78:	3b41      	subs	r3, #65	; 0x41
 8002b7a:	fa00 f203 	lsl.w	r2, r0, r3
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	430a      	orrs	r2, r1
 8002b84:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b86:	4b29      	ldr	r3, [pc, #164]	; (8002c2c <HAL_ADC_ConfigChannel+0x250>)
 8002b88:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a28      	ldr	r2, [pc, #160]	; (8002c30 <HAL_ADC_ConfigChannel+0x254>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d10f      	bne.n	8002bb4 <HAL_ADC_ConfigChannel+0x1d8>
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	2b12      	cmp	r3, #18
 8002b9a:	d10b      	bne.n	8002bb4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a1d      	ldr	r2, [pc, #116]	; (8002c30 <HAL_ADC_ConfigChannel+0x254>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d12b      	bne.n	8002c16 <HAL_ADC_ConfigChannel+0x23a>
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4a1c      	ldr	r2, [pc, #112]	; (8002c34 <HAL_ADC_ConfigChannel+0x258>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d003      	beq.n	8002bd0 <HAL_ADC_ConfigChannel+0x1f4>
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	2b11      	cmp	r3, #17
 8002bce:	d122      	bne.n	8002c16 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a11      	ldr	r2, [pc, #68]	; (8002c34 <HAL_ADC_ConfigChannel+0x258>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d111      	bne.n	8002c16 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002bf2:	4b11      	ldr	r3, [pc, #68]	; (8002c38 <HAL_ADC_ConfigChannel+0x25c>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a11      	ldr	r2, [pc, #68]	; (8002c3c <HAL_ADC_ConfigChannel+0x260>)
 8002bf8:	fba2 2303 	umull	r2, r3, r2, r3
 8002bfc:	0c9a      	lsrs	r2, r3, #18
 8002bfe:	4613      	mov	r3, r2
 8002c00:	009b      	lsls	r3, r3, #2
 8002c02:	4413      	add	r3, r2
 8002c04:	005b      	lsls	r3, r3, #1
 8002c06:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002c08:	e002      	b.n	8002c10 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	3b01      	subs	r3, #1
 8002c0e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d1f9      	bne.n	8002c0a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002c1e:	2300      	movs	r3, #0
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	3714      	adds	r7, #20
 8002c24:	46bd      	mov	sp, r7
 8002c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2a:	4770      	bx	lr
 8002c2c:	40012300 	.word	0x40012300
 8002c30:	40012000 	.word	0x40012000
 8002c34:	10000012 	.word	0x10000012
 8002c38:	2000000c 	.word	0x2000000c
 8002c3c:	431bde83 	.word	0x431bde83

08002c40 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b085      	sub	sp, #20
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c48:	4b79      	ldr	r3, [pc, #484]	; (8002e30 <ADC_Init+0x1f0>)
 8002c4a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	685a      	ldr	r2, [r3, #4]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	431a      	orrs	r2, r3
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	685a      	ldr	r2, [r3, #4]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002c74:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	6859      	ldr	r1, [r3, #4]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	691b      	ldr	r3, [r3, #16]
 8002c80:	021a      	lsls	r2, r3, #8
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	430a      	orrs	r2, r1
 8002c88:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	685a      	ldr	r2, [r3, #4]
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002c98:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	6859      	ldr	r1, [r3, #4]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	689a      	ldr	r2, [r3, #8]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	430a      	orrs	r2, r1
 8002caa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	689a      	ldr	r2, [r3, #8]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002cba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	6899      	ldr	r1, [r3, #8]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	68da      	ldr	r2, [r3, #12]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	430a      	orrs	r2, r1
 8002ccc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cd2:	4a58      	ldr	r2, [pc, #352]	; (8002e34 <ADC_Init+0x1f4>)
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d022      	beq.n	8002d1e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	689a      	ldr	r2, [r3, #8]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002ce6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	6899      	ldr	r1, [r3, #8]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	430a      	orrs	r2, r1
 8002cf8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	689a      	ldr	r2, [r3, #8]
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002d08:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	6899      	ldr	r1, [r3, #8]
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	430a      	orrs	r2, r1
 8002d1a:	609a      	str	r2, [r3, #8]
 8002d1c:	e00f      	b.n	8002d3e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	689a      	ldr	r2, [r3, #8]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002d2c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	689a      	ldr	r2, [r3, #8]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002d3c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	689a      	ldr	r2, [r3, #8]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f022 0202 	bic.w	r2, r2, #2
 8002d4c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	6899      	ldr	r1, [r3, #8]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	7e1b      	ldrb	r3, [r3, #24]
 8002d58:	005a      	lsls	r2, r3, #1
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	430a      	orrs	r2, r1
 8002d60:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d01b      	beq.n	8002da4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	685a      	ldr	r2, [r3, #4]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d7a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	685a      	ldr	r2, [r3, #4]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002d8a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	6859      	ldr	r1, [r3, #4]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d96:	3b01      	subs	r3, #1
 8002d98:	035a      	lsls	r2, r3, #13
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	430a      	orrs	r2, r1
 8002da0:	605a      	str	r2, [r3, #4]
 8002da2:	e007      	b.n	8002db4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	685a      	ldr	r2, [r3, #4]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002db2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002dc2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	69db      	ldr	r3, [r3, #28]
 8002dce:	3b01      	subs	r3, #1
 8002dd0:	051a      	lsls	r2, r3, #20
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	430a      	orrs	r2, r1
 8002dd8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	689a      	ldr	r2, [r3, #8]
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002de8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	6899      	ldr	r1, [r3, #8]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002df6:	025a      	lsls	r2, r3, #9
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	430a      	orrs	r2, r1
 8002dfe:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	689a      	ldr	r2, [r3, #8]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e0e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	6899      	ldr	r1, [r3, #8]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	695b      	ldr	r3, [r3, #20]
 8002e1a:	029a      	lsls	r2, r3, #10
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	430a      	orrs	r2, r1
 8002e22:	609a      	str	r2, [r3, #8]
}
 8002e24:	bf00      	nop
 8002e26:	3714      	adds	r7, #20
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2e:	4770      	bx	lr
 8002e30:	40012300 	.word	0x40012300
 8002e34:	0f000001 	.word	0x0f000001

08002e38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b085      	sub	sp, #20
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	f003 0307 	and.w	r3, r3, #7
 8002e46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e48:	4b0c      	ldr	r3, [pc, #48]	; (8002e7c <__NVIC_SetPriorityGrouping+0x44>)
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e4e:	68ba      	ldr	r2, [r7, #8]
 8002e50:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002e54:	4013      	ands	r3, r2
 8002e56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e60:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002e64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e6a:	4a04      	ldr	r2, [pc, #16]	; (8002e7c <__NVIC_SetPriorityGrouping+0x44>)
 8002e6c:	68bb      	ldr	r3, [r7, #8]
 8002e6e:	60d3      	str	r3, [r2, #12]
}
 8002e70:	bf00      	nop
 8002e72:	3714      	adds	r7, #20
 8002e74:	46bd      	mov	sp, r7
 8002e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7a:	4770      	bx	lr
 8002e7c:	e000ed00 	.word	0xe000ed00

08002e80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e80:	b480      	push	{r7}
 8002e82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e84:	4b04      	ldr	r3, [pc, #16]	; (8002e98 <__NVIC_GetPriorityGrouping+0x18>)
 8002e86:	68db      	ldr	r3, [r3, #12]
 8002e88:	0a1b      	lsrs	r3, r3, #8
 8002e8a:	f003 0307 	and.w	r3, r3, #7
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	46bd      	mov	sp, r7
 8002e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e96:	4770      	bx	lr
 8002e98:	e000ed00 	.word	0xe000ed00

08002e9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b083      	sub	sp, #12
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	db0b      	blt.n	8002ec6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002eae:	79fb      	ldrb	r3, [r7, #7]
 8002eb0:	f003 021f 	and.w	r2, r3, #31
 8002eb4:	4907      	ldr	r1, [pc, #28]	; (8002ed4 <__NVIC_EnableIRQ+0x38>)
 8002eb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eba:	095b      	lsrs	r3, r3, #5
 8002ebc:	2001      	movs	r0, #1
 8002ebe:	fa00 f202 	lsl.w	r2, r0, r2
 8002ec2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002ec6:	bf00      	nop
 8002ec8:	370c      	adds	r7, #12
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop
 8002ed4:	e000e100 	.word	0xe000e100

08002ed8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	4603      	mov	r3, r0
 8002ee0:	6039      	str	r1, [r7, #0]
 8002ee2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ee4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	db0a      	blt.n	8002f02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	b2da      	uxtb	r2, r3
 8002ef0:	490c      	ldr	r1, [pc, #48]	; (8002f24 <__NVIC_SetPriority+0x4c>)
 8002ef2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ef6:	0112      	lsls	r2, r2, #4
 8002ef8:	b2d2      	uxtb	r2, r2
 8002efa:	440b      	add	r3, r1
 8002efc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f00:	e00a      	b.n	8002f18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	b2da      	uxtb	r2, r3
 8002f06:	4908      	ldr	r1, [pc, #32]	; (8002f28 <__NVIC_SetPriority+0x50>)
 8002f08:	79fb      	ldrb	r3, [r7, #7]
 8002f0a:	f003 030f 	and.w	r3, r3, #15
 8002f0e:	3b04      	subs	r3, #4
 8002f10:	0112      	lsls	r2, r2, #4
 8002f12:	b2d2      	uxtb	r2, r2
 8002f14:	440b      	add	r3, r1
 8002f16:	761a      	strb	r2, [r3, #24]
}
 8002f18:	bf00      	nop
 8002f1a:	370c      	adds	r7, #12
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f22:	4770      	bx	lr
 8002f24:	e000e100 	.word	0xe000e100
 8002f28:	e000ed00 	.word	0xe000ed00

08002f2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b089      	sub	sp, #36	; 0x24
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	60f8      	str	r0, [r7, #12]
 8002f34:	60b9      	str	r1, [r7, #8]
 8002f36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	f003 0307 	and.w	r3, r3, #7
 8002f3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f40:	69fb      	ldr	r3, [r7, #28]
 8002f42:	f1c3 0307 	rsb	r3, r3, #7
 8002f46:	2b04      	cmp	r3, #4
 8002f48:	bf28      	it	cs
 8002f4a:	2304      	movcs	r3, #4
 8002f4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f4e:	69fb      	ldr	r3, [r7, #28]
 8002f50:	3304      	adds	r3, #4
 8002f52:	2b06      	cmp	r3, #6
 8002f54:	d902      	bls.n	8002f5c <NVIC_EncodePriority+0x30>
 8002f56:	69fb      	ldr	r3, [r7, #28]
 8002f58:	3b03      	subs	r3, #3
 8002f5a:	e000      	b.n	8002f5e <NVIC_EncodePriority+0x32>
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f60:	f04f 32ff 	mov.w	r2, #4294967295
 8002f64:	69bb      	ldr	r3, [r7, #24]
 8002f66:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6a:	43da      	mvns	r2, r3
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	401a      	ands	r2, r3
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f74:	f04f 31ff 	mov.w	r1, #4294967295
 8002f78:	697b      	ldr	r3, [r7, #20]
 8002f7a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f7e:	43d9      	mvns	r1, r3
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f84:	4313      	orrs	r3, r2
         );
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3724      	adds	r7, #36	; 0x24
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f90:	4770      	bx	lr
	...

08002f94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b082      	sub	sp, #8
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	3b01      	subs	r3, #1
 8002fa0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002fa4:	d301      	bcc.n	8002faa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e00f      	b.n	8002fca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002faa:	4a0a      	ldr	r2, [pc, #40]	; (8002fd4 <SysTick_Config+0x40>)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	3b01      	subs	r3, #1
 8002fb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fb2:	210f      	movs	r1, #15
 8002fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8002fb8:	f7ff ff8e 	bl	8002ed8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fbc:	4b05      	ldr	r3, [pc, #20]	; (8002fd4 <SysTick_Config+0x40>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fc2:	4b04      	ldr	r3, [pc, #16]	; (8002fd4 <SysTick_Config+0x40>)
 8002fc4:	2207      	movs	r2, #7
 8002fc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fc8:	2300      	movs	r3, #0
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	3708      	adds	r7, #8
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	bf00      	nop
 8002fd4:	e000e010 	.word	0xe000e010

08002fd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b082      	sub	sp, #8
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fe0:	6878      	ldr	r0, [r7, #4]
 8002fe2:	f7ff ff29 	bl	8002e38 <__NVIC_SetPriorityGrouping>
}
 8002fe6:	bf00      	nop
 8002fe8:	3708      	adds	r7, #8
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}

08002fee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002fee:	b580      	push	{r7, lr}
 8002ff0:	b086      	sub	sp, #24
 8002ff2:	af00      	add	r7, sp, #0
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	60b9      	str	r1, [r7, #8]
 8002ff8:	607a      	str	r2, [r7, #4]
 8002ffa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003000:	f7ff ff3e 	bl	8002e80 <__NVIC_GetPriorityGrouping>
 8003004:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	68b9      	ldr	r1, [r7, #8]
 800300a:	6978      	ldr	r0, [r7, #20]
 800300c:	f7ff ff8e 	bl	8002f2c <NVIC_EncodePriority>
 8003010:	4602      	mov	r2, r0
 8003012:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003016:	4611      	mov	r1, r2
 8003018:	4618      	mov	r0, r3
 800301a:	f7ff ff5d 	bl	8002ed8 <__NVIC_SetPriority>
}
 800301e:	bf00      	nop
 8003020:	3718      	adds	r7, #24
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}

08003026 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003026:	b580      	push	{r7, lr}
 8003028:	b082      	sub	sp, #8
 800302a:	af00      	add	r7, sp, #0
 800302c:	4603      	mov	r3, r0
 800302e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003030:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003034:	4618      	mov	r0, r3
 8003036:	f7ff ff31 	bl	8002e9c <__NVIC_EnableIRQ>
}
 800303a:	bf00      	nop
 800303c:	3708      	adds	r7, #8
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}

08003042 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003042:	b580      	push	{r7, lr}
 8003044:	b082      	sub	sp, #8
 8003046:	af00      	add	r7, sp, #0
 8003048:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800304a:	6878      	ldr	r0, [r7, #4]
 800304c:	f7ff ffa2 	bl	8002f94 <SysTick_Config>
 8003050:	4603      	mov	r3, r0
}
 8003052:	4618      	mov	r0, r3
 8003054:	3708      	adds	r7, #8
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}
	...

0800305c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b086      	sub	sp, #24
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003064:	2300      	movs	r3, #0
 8003066:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003068:	f7ff faca 	bl	8002600 <HAL_GetTick>
 800306c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d101      	bne.n	8003078 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003074:	2301      	movs	r3, #1
 8003076:	e099      	b.n	80031ac <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2202      	movs	r2, #2
 800307c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2200      	movs	r2, #0
 8003084:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f022 0201 	bic.w	r2, r2, #1
 8003096:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003098:	e00f      	b.n	80030ba <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800309a:	f7ff fab1 	bl	8002600 <HAL_GetTick>
 800309e:	4602      	mov	r2, r0
 80030a0:	693b      	ldr	r3, [r7, #16]
 80030a2:	1ad3      	subs	r3, r2, r3
 80030a4:	2b05      	cmp	r3, #5
 80030a6:	d908      	bls.n	80030ba <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2220      	movs	r2, #32
 80030ac:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2203      	movs	r2, #3
 80030b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80030b6:	2303      	movs	r3, #3
 80030b8:	e078      	b.n	80031ac <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 0301 	and.w	r3, r3, #1
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d1e8      	bne.n	800309a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80030d0:	697a      	ldr	r2, [r7, #20]
 80030d2:	4b38      	ldr	r3, [pc, #224]	; (80031b4 <HAL_DMA_Init+0x158>)
 80030d4:	4013      	ands	r3, r2
 80030d6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	685a      	ldr	r2, [r3, #4]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80030e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	691b      	ldr	r3, [r3, #16]
 80030ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	699b      	ldr	r3, [r3, #24]
 80030f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030fe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6a1b      	ldr	r3, [r3, #32]
 8003104:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003106:	697a      	ldr	r2, [r7, #20]
 8003108:	4313      	orrs	r3, r2
 800310a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003110:	2b04      	cmp	r3, #4
 8003112:	d107      	bne.n	8003124 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800311c:	4313      	orrs	r3, r2
 800311e:	697a      	ldr	r2, [r7, #20]
 8003120:	4313      	orrs	r3, r2
 8003122:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	697a      	ldr	r2, [r7, #20]
 800312a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	695b      	ldr	r3, [r3, #20]
 8003132:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	f023 0307 	bic.w	r3, r3, #7
 800313a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003140:	697a      	ldr	r2, [r7, #20]
 8003142:	4313      	orrs	r3, r2
 8003144:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800314a:	2b04      	cmp	r3, #4
 800314c:	d117      	bne.n	800317e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003152:	697a      	ldr	r2, [r7, #20]
 8003154:	4313      	orrs	r3, r2
 8003156:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800315c:	2b00      	cmp	r3, #0
 800315e:	d00e      	beq.n	800317e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003160:	6878      	ldr	r0, [r7, #4]
 8003162:	f000 fb01 	bl	8003768 <DMA_CheckFifoParam>
 8003166:	4603      	mov	r3, r0
 8003168:	2b00      	cmp	r3, #0
 800316a:	d008      	beq.n	800317e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2240      	movs	r2, #64	; 0x40
 8003170:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2201      	movs	r2, #1
 8003176:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800317a:	2301      	movs	r3, #1
 800317c:	e016      	b.n	80031ac <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	697a      	ldr	r2, [r7, #20]
 8003184:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f000 fab8 	bl	80036fc <DMA_CalcBaseAndBitshift>
 800318c:	4603      	mov	r3, r0
 800318e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003194:	223f      	movs	r2, #63	; 0x3f
 8003196:	409a      	lsls	r2, r3
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2200      	movs	r2, #0
 80031a0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2201      	movs	r2, #1
 80031a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80031aa:	2300      	movs	r3, #0
}
 80031ac:	4618      	mov	r0, r3
 80031ae:	3718      	adds	r7, #24
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}
 80031b4:	f010803f 	.word	0xf010803f

080031b8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b086      	sub	sp, #24
 80031bc:	af00      	add	r7, sp, #0
 80031be:	60f8      	str	r0, [r7, #12]
 80031c0:	60b9      	str	r1, [r7, #8]
 80031c2:	607a      	str	r2, [r7, #4]
 80031c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80031c6:	2300      	movs	r3, #0
 80031c8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031ce:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80031d6:	2b01      	cmp	r3, #1
 80031d8:	d101      	bne.n	80031de <HAL_DMA_Start_IT+0x26>
 80031da:	2302      	movs	r3, #2
 80031dc:	e040      	b.n	8003260 <HAL_DMA_Start_IT+0xa8>
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	2201      	movs	r2, #1
 80031e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	2b01      	cmp	r3, #1
 80031f0:	d12f      	bne.n	8003252 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2202      	movs	r2, #2
 80031f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2200      	movs	r2, #0
 80031fe:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	687a      	ldr	r2, [r7, #4]
 8003204:	68b9      	ldr	r1, [r7, #8]
 8003206:	68f8      	ldr	r0, [r7, #12]
 8003208:	f000 fa4a 	bl	80036a0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003210:	223f      	movs	r2, #63	; 0x3f
 8003212:	409a      	lsls	r2, r3
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f042 0216 	orr.w	r2, r2, #22
 8003226:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800322c:	2b00      	cmp	r3, #0
 800322e:	d007      	beq.n	8003240 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f042 0208 	orr.w	r2, r2, #8
 800323e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f042 0201 	orr.w	r2, r2, #1
 800324e:	601a      	str	r2, [r3, #0]
 8003250:	e005      	b.n	800325e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	2200      	movs	r2, #0
 8003256:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800325a:	2302      	movs	r3, #2
 800325c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800325e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003260:	4618      	mov	r0, r3
 8003262:	3718      	adds	r7, #24
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}

08003268 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b084      	sub	sp, #16
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003274:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003276:	f7ff f9c3 	bl	8002600 <HAL_GetTick>
 800327a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003282:	b2db      	uxtb	r3, r3
 8003284:	2b02      	cmp	r3, #2
 8003286:	d008      	beq.n	800329a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2280      	movs	r2, #128	; 0x80
 800328c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2200      	movs	r2, #0
 8003292:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	e052      	b.n	8003340 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f022 0216 	bic.w	r2, r2, #22
 80032a8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	695a      	ldr	r2, [r3, #20]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80032b8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d103      	bne.n	80032ca <HAL_DMA_Abort+0x62>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d007      	beq.n	80032da <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f022 0208 	bic.w	r2, r2, #8
 80032d8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	681a      	ldr	r2, [r3, #0]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f022 0201 	bic.w	r2, r2, #1
 80032e8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80032ea:	e013      	b.n	8003314 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80032ec:	f7ff f988 	bl	8002600 <HAL_GetTick>
 80032f0:	4602      	mov	r2, r0
 80032f2:	68bb      	ldr	r3, [r7, #8]
 80032f4:	1ad3      	subs	r3, r2, r3
 80032f6:	2b05      	cmp	r3, #5
 80032f8:	d90c      	bls.n	8003314 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2220      	movs	r2, #32
 80032fe:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2203      	movs	r2, #3
 8003304:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2200      	movs	r2, #0
 800330c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003310:	2303      	movs	r3, #3
 8003312:	e015      	b.n	8003340 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f003 0301 	and.w	r3, r3, #1
 800331e:	2b00      	cmp	r3, #0
 8003320:	d1e4      	bne.n	80032ec <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003326:	223f      	movs	r2, #63	; 0x3f
 8003328:	409a      	lsls	r2, r3
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2201      	movs	r2, #1
 8003332:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2200      	movs	r2, #0
 800333a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800333e:	2300      	movs	r3, #0
}
 8003340:	4618      	mov	r0, r3
 8003342:	3710      	adds	r7, #16
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}

08003348 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003348:	b480      	push	{r7}
 800334a:	b083      	sub	sp, #12
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003356:	b2db      	uxtb	r3, r3
 8003358:	2b02      	cmp	r3, #2
 800335a:	d004      	beq.n	8003366 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2280      	movs	r2, #128	; 0x80
 8003360:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e00c      	b.n	8003380 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2205      	movs	r2, #5
 800336a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f022 0201 	bic.w	r2, r2, #1
 800337c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800337e:	2300      	movs	r3, #0
}
 8003380:	4618      	mov	r0, r3
 8003382:	370c      	adds	r7, #12
 8003384:	46bd      	mov	sp, r7
 8003386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338a:	4770      	bx	lr

0800338c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b086      	sub	sp, #24
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003394:	2300      	movs	r3, #0
 8003396:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003398:	4b8e      	ldr	r3, [pc, #568]	; (80035d4 <HAL_DMA_IRQHandler+0x248>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a8e      	ldr	r2, [pc, #568]	; (80035d8 <HAL_DMA_IRQHandler+0x24c>)
 800339e:	fba2 2303 	umull	r2, r3, r2, r3
 80033a2:	0a9b      	lsrs	r3, r3, #10
 80033a4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033aa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033b6:	2208      	movs	r2, #8
 80033b8:	409a      	lsls	r2, r3
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	4013      	ands	r3, r2
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d01a      	beq.n	80033f8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f003 0304 	and.w	r3, r3, #4
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d013      	beq.n	80033f8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f022 0204 	bic.w	r2, r2, #4
 80033de:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033e4:	2208      	movs	r2, #8
 80033e6:	409a      	lsls	r2, r3
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033f0:	f043 0201 	orr.w	r2, r3, #1
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033fc:	2201      	movs	r2, #1
 80033fe:	409a      	lsls	r2, r3
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	4013      	ands	r3, r2
 8003404:	2b00      	cmp	r3, #0
 8003406:	d012      	beq.n	800342e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	695b      	ldr	r3, [r3, #20]
 800340e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003412:	2b00      	cmp	r3, #0
 8003414:	d00b      	beq.n	800342e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800341a:	2201      	movs	r2, #1
 800341c:	409a      	lsls	r2, r3
 800341e:	693b      	ldr	r3, [r7, #16]
 8003420:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003426:	f043 0202 	orr.w	r2, r3, #2
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003432:	2204      	movs	r2, #4
 8003434:	409a      	lsls	r2, r3
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	4013      	ands	r3, r2
 800343a:	2b00      	cmp	r3, #0
 800343c:	d012      	beq.n	8003464 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f003 0302 	and.w	r3, r3, #2
 8003448:	2b00      	cmp	r3, #0
 800344a:	d00b      	beq.n	8003464 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003450:	2204      	movs	r2, #4
 8003452:	409a      	lsls	r2, r3
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800345c:	f043 0204 	orr.w	r2, r3, #4
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003468:	2210      	movs	r2, #16
 800346a:	409a      	lsls	r2, r3
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	4013      	ands	r3, r2
 8003470:	2b00      	cmp	r3, #0
 8003472:	d043      	beq.n	80034fc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 0308 	and.w	r3, r3, #8
 800347e:	2b00      	cmp	r3, #0
 8003480:	d03c      	beq.n	80034fc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003486:	2210      	movs	r2, #16
 8003488:	409a      	lsls	r2, r3
 800348a:	693b      	ldr	r3, [r7, #16]
 800348c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003498:	2b00      	cmp	r3, #0
 800349a:	d018      	beq.n	80034ce <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d108      	bne.n	80034bc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d024      	beq.n	80034fc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	4798      	blx	r3
 80034ba:	e01f      	b.n	80034fc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d01b      	beq.n	80034fc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034c8:	6878      	ldr	r0, [r7, #4]
 80034ca:	4798      	blx	r3
 80034cc:	e016      	b.n	80034fc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d107      	bne.n	80034ec <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	681a      	ldr	r2, [r3, #0]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f022 0208 	bic.w	r2, r2, #8
 80034ea:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d003      	beq.n	80034fc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f8:	6878      	ldr	r0, [r7, #4]
 80034fa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003500:	2220      	movs	r2, #32
 8003502:	409a      	lsls	r2, r3
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	4013      	ands	r3, r2
 8003508:	2b00      	cmp	r3, #0
 800350a:	f000 808f 	beq.w	800362c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f003 0310 	and.w	r3, r3, #16
 8003518:	2b00      	cmp	r3, #0
 800351a:	f000 8087 	beq.w	800362c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003522:	2220      	movs	r2, #32
 8003524:	409a      	lsls	r2, r3
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003530:	b2db      	uxtb	r3, r3
 8003532:	2b05      	cmp	r3, #5
 8003534:	d136      	bne.n	80035a4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	681a      	ldr	r2, [r3, #0]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f022 0216 	bic.w	r2, r2, #22
 8003544:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	695a      	ldr	r2, [r3, #20]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003554:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800355a:	2b00      	cmp	r3, #0
 800355c:	d103      	bne.n	8003566 <HAL_DMA_IRQHandler+0x1da>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003562:	2b00      	cmp	r3, #0
 8003564:	d007      	beq.n	8003576 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f022 0208 	bic.w	r2, r2, #8
 8003574:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800357a:	223f      	movs	r2, #63	; 0x3f
 800357c:	409a      	lsls	r2, r3
 800357e:	693b      	ldr	r3, [r7, #16]
 8003580:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2201      	movs	r2, #1
 8003586:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2200      	movs	r2, #0
 800358e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003596:	2b00      	cmp	r3, #0
 8003598:	d07e      	beq.n	8003698 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	4798      	blx	r3
        }
        return;
 80035a2:	e079      	b.n	8003698 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d01d      	beq.n	80035ee <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d10d      	bne.n	80035dc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d031      	beq.n	800362c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035cc:	6878      	ldr	r0, [r7, #4]
 80035ce:	4798      	blx	r3
 80035d0:	e02c      	b.n	800362c <HAL_DMA_IRQHandler+0x2a0>
 80035d2:	bf00      	nop
 80035d4:	2000000c 	.word	0x2000000c
 80035d8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d023      	beq.n	800362c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035e8:	6878      	ldr	r0, [r7, #4]
 80035ea:	4798      	blx	r3
 80035ec:	e01e      	b.n	800362c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d10f      	bne.n	800361c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f022 0210 	bic.w	r2, r2, #16
 800360a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2201      	movs	r2, #1
 8003610:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2200      	movs	r2, #0
 8003618:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003620:	2b00      	cmp	r3, #0
 8003622:	d003      	beq.n	800362c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003628:	6878      	ldr	r0, [r7, #4]
 800362a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003630:	2b00      	cmp	r3, #0
 8003632:	d032      	beq.n	800369a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003638:	f003 0301 	and.w	r3, r3, #1
 800363c:	2b00      	cmp	r3, #0
 800363e:	d022      	beq.n	8003686 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2205      	movs	r2, #5
 8003644:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f022 0201 	bic.w	r2, r2, #1
 8003656:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	3301      	adds	r3, #1
 800365c:	60bb      	str	r3, [r7, #8]
 800365e:	697a      	ldr	r2, [r7, #20]
 8003660:	429a      	cmp	r2, r3
 8003662:	d307      	bcc.n	8003674 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f003 0301 	and.w	r3, r3, #1
 800366e:	2b00      	cmp	r3, #0
 8003670:	d1f2      	bne.n	8003658 <HAL_DMA_IRQHandler+0x2cc>
 8003672:	e000      	b.n	8003676 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003674:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2201      	movs	r2, #1
 800367a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2200      	movs	r2, #0
 8003682:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800368a:	2b00      	cmp	r3, #0
 800368c:	d005      	beq.n	800369a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003692:	6878      	ldr	r0, [r7, #4]
 8003694:	4798      	blx	r3
 8003696:	e000      	b.n	800369a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003698:	bf00      	nop
    }
  }
}
 800369a:	3718      	adds	r7, #24
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}

080036a0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b085      	sub	sp, #20
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	60f8      	str	r0, [r7, #12]
 80036a8:	60b9      	str	r1, [r7, #8]
 80036aa:	607a      	str	r2, [r7, #4]
 80036ac:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80036bc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	683a      	ldr	r2, [r7, #0]
 80036c4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	2b40      	cmp	r3, #64	; 0x40
 80036cc:	d108      	bne.n	80036e0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	687a      	ldr	r2, [r7, #4]
 80036d4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	68ba      	ldr	r2, [r7, #8]
 80036dc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80036de:	e007      	b.n	80036f0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	68ba      	ldr	r2, [r7, #8]
 80036e6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	687a      	ldr	r2, [r7, #4]
 80036ee:	60da      	str	r2, [r3, #12]
}
 80036f0:	bf00      	nop
 80036f2:	3714      	adds	r7, #20
 80036f4:	46bd      	mov	sp, r7
 80036f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fa:	4770      	bx	lr

080036fc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b085      	sub	sp, #20
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	b2db      	uxtb	r3, r3
 800370a:	3b10      	subs	r3, #16
 800370c:	4a14      	ldr	r2, [pc, #80]	; (8003760 <DMA_CalcBaseAndBitshift+0x64>)
 800370e:	fba2 2303 	umull	r2, r3, r2, r3
 8003712:	091b      	lsrs	r3, r3, #4
 8003714:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003716:	4a13      	ldr	r2, [pc, #76]	; (8003764 <DMA_CalcBaseAndBitshift+0x68>)
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	4413      	add	r3, r2
 800371c:	781b      	ldrb	r3, [r3, #0]
 800371e:	461a      	mov	r2, r3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2b03      	cmp	r3, #3
 8003728:	d909      	bls.n	800373e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003732:	f023 0303 	bic.w	r3, r3, #3
 8003736:	1d1a      	adds	r2, r3, #4
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	659a      	str	r2, [r3, #88]	; 0x58
 800373c:	e007      	b.n	800374e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003746:	f023 0303 	bic.w	r3, r3, #3
 800374a:	687a      	ldr	r2, [r7, #4]
 800374c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003752:	4618      	mov	r0, r3
 8003754:	3714      	adds	r7, #20
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr
 800375e:	bf00      	nop
 8003760:	aaaaaaab 	.word	0xaaaaaaab
 8003764:	0800a7e8 	.word	0x0800a7e8

08003768 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003768:	b480      	push	{r7}
 800376a:	b085      	sub	sp, #20
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003770:	2300      	movs	r3, #0
 8003772:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003778:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	699b      	ldr	r3, [r3, #24]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d11f      	bne.n	80037c2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	2b03      	cmp	r3, #3
 8003786:	d856      	bhi.n	8003836 <DMA_CheckFifoParam+0xce>
 8003788:	a201      	add	r2, pc, #4	; (adr r2, 8003790 <DMA_CheckFifoParam+0x28>)
 800378a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800378e:	bf00      	nop
 8003790:	080037a1 	.word	0x080037a1
 8003794:	080037b3 	.word	0x080037b3
 8003798:	080037a1 	.word	0x080037a1
 800379c:	08003837 	.word	0x08003837
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d046      	beq.n	800383a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037b0:	e043      	b.n	800383a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037b6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80037ba:	d140      	bne.n	800383e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037c0:	e03d      	b.n	800383e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	699b      	ldr	r3, [r3, #24]
 80037c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80037ca:	d121      	bne.n	8003810 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	2b03      	cmp	r3, #3
 80037d0:	d837      	bhi.n	8003842 <DMA_CheckFifoParam+0xda>
 80037d2:	a201      	add	r2, pc, #4	; (adr r2, 80037d8 <DMA_CheckFifoParam+0x70>)
 80037d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037d8:	080037e9 	.word	0x080037e9
 80037dc:	080037ef 	.word	0x080037ef
 80037e0:	080037e9 	.word	0x080037e9
 80037e4:	08003801 	.word	0x08003801
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	73fb      	strb	r3, [r7, #15]
      break;
 80037ec:	e030      	b.n	8003850 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d025      	beq.n	8003846 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037fe:	e022      	b.n	8003846 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003804:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003808:	d11f      	bne.n	800384a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800380e:	e01c      	b.n	800384a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	2b02      	cmp	r3, #2
 8003814:	d903      	bls.n	800381e <DMA_CheckFifoParam+0xb6>
 8003816:	68bb      	ldr	r3, [r7, #8]
 8003818:	2b03      	cmp	r3, #3
 800381a:	d003      	beq.n	8003824 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800381c:	e018      	b.n	8003850 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	73fb      	strb	r3, [r7, #15]
      break;
 8003822:	e015      	b.n	8003850 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003828:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800382c:	2b00      	cmp	r3, #0
 800382e:	d00e      	beq.n	800384e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	73fb      	strb	r3, [r7, #15]
      break;
 8003834:	e00b      	b.n	800384e <DMA_CheckFifoParam+0xe6>
      break;
 8003836:	bf00      	nop
 8003838:	e00a      	b.n	8003850 <DMA_CheckFifoParam+0xe8>
      break;
 800383a:	bf00      	nop
 800383c:	e008      	b.n	8003850 <DMA_CheckFifoParam+0xe8>
      break;
 800383e:	bf00      	nop
 8003840:	e006      	b.n	8003850 <DMA_CheckFifoParam+0xe8>
      break;
 8003842:	bf00      	nop
 8003844:	e004      	b.n	8003850 <DMA_CheckFifoParam+0xe8>
      break;
 8003846:	bf00      	nop
 8003848:	e002      	b.n	8003850 <DMA_CheckFifoParam+0xe8>
      break;   
 800384a:	bf00      	nop
 800384c:	e000      	b.n	8003850 <DMA_CheckFifoParam+0xe8>
      break;
 800384e:	bf00      	nop
    }
  } 
  
  return status; 
 8003850:	7bfb      	ldrb	r3, [r7, #15]
}
 8003852:	4618      	mov	r0, r3
 8003854:	3714      	adds	r7, #20
 8003856:	46bd      	mov	sp, r7
 8003858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385c:	4770      	bx	lr
 800385e:	bf00      	nop

08003860 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003860:	b480      	push	{r7}
 8003862:	b089      	sub	sp, #36	; 0x24
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
 8003868:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800386a:	2300      	movs	r3, #0
 800386c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800386e:	2300      	movs	r3, #0
 8003870:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003872:	2300      	movs	r3, #0
 8003874:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003876:	2300      	movs	r3, #0
 8003878:	61fb      	str	r3, [r7, #28]
 800387a:	e177      	b.n	8003b6c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800387c:	2201      	movs	r2, #1
 800387e:	69fb      	ldr	r3, [r7, #28]
 8003880:	fa02 f303 	lsl.w	r3, r2, r3
 8003884:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	697a      	ldr	r2, [r7, #20]
 800388c:	4013      	ands	r3, r2
 800388e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003890:	693a      	ldr	r2, [r7, #16]
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	429a      	cmp	r2, r3
 8003896:	f040 8166 	bne.w	8003b66 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	f003 0303 	and.w	r3, r3, #3
 80038a2:	2b01      	cmp	r3, #1
 80038a4:	d005      	beq.n	80038b2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80038ae:	2b02      	cmp	r3, #2
 80038b0:	d130      	bne.n	8003914 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	689b      	ldr	r3, [r3, #8]
 80038b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80038b8:	69fb      	ldr	r3, [r7, #28]
 80038ba:	005b      	lsls	r3, r3, #1
 80038bc:	2203      	movs	r2, #3
 80038be:	fa02 f303 	lsl.w	r3, r2, r3
 80038c2:	43db      	mvns	r3, r3
 80038c4:	69ba      	ldr	r2, [r7, #24]
 80038c6:	4013      	ands	r3, r2
 80038c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	68da      	ldr	r2, [r3, #12]
 80038ce:	69fb      	ldr	r3, [r7, #28]
 80038d0:	005b      	lsls	r3, r3, #1
 80038d2:	fa02 f303 	lsl.w	r3, r2, r3
 80038d6:	69ba      	ldr	r2, [r7, #24]
 80038d8:	4313      	orrs	r3, r2
 80038da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	69ba      	ldr	r2, [r7, #24]
 80038e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80038e8:	2201      	movs	r2, #1
 80038ea:	69fb      	ldr	r3, [r7, #28]
 80038ec:	fa02 f303 	lsl.w	r3, r2, r3
 80038f0:	43db      	mvns	r3, r3
 80038f2:	69ba      	ldr	r2, [r7, #24]
 80038f4:	4013      	ands	r3, r2
 80038f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	091b      	lsrs	r3, r3, #4
 80038fe:	f003 0201 	and.w	r2, r3, #1
 8003902:	69fb      	ldr	r3, [r7, #28]
 8003904:	fa02 f303 	lsl.w	r3, r2, r3
 8003908:	69ba      	ldr	r2, [r7, #24]
 800390a:	4313      	orrs	r3, r2
 800390c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	69ba      	ldr	r2, [r7, #24]
 8003912:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	f003 0303 	and.w	r3, r3, #3
 800391c:	2b03      	cmp	r3, #3
 800391e:	d017      	beq.n	8003950 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	68db      	ldr	r3, [r3, #12]
 8003924:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003926:	69fb      	ldr	r3, [r7, #28]
 8003928:	005b      	lsls	r3, r3, #1
 800392a:	2203      	movs	r2, #3
 800392c:	fa02 f303 	lsl.w	r3, r2, r3
 8003930:	43db      	mvns	r3, r3
 8003932:	69ba      	ldr	r2, [r7, #24]
 8003934:	4013      	ands	r3, r2
 8003936:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	689a      	ldr	r2, [r3, #8]
 800393c:	69fb      	ldr	r3, [r7, #28]
 800393e:	005b      	lsls	r3, r3, #1
 8003940:	fa02 f303 	lsl.w	r3, r2, r3
 8003944:	69ba      	ldr	r2, [r7, #24]
 8003946:	4313      	orrs	r3, r2
 8003948:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	69ba      	ldr	r2, [r7, #24]
 800394e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	f003 0303 	and.w	r3, r3, #3
 8003958:	2b02      	cmp	r3, #2
 800395a:	d123      	bne.n	80039a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800395c:	69fb      	ldr	r3, [r7, #28]
 800395e:	08da      	lsrs	r2, r3, #3
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	3208      	adds	r2, #8
 8003964:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003968:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800396a:	69fb      	ldr	r3, [r7, #28]
 800396c:	f003 0307 	and.w	r3, r3, #7
 8003970:	009b      	lsls	r3, r3, #2
 8003972:	220f      	movs	r2, #15
 8003974:	fa02 f303 	lsl.w	r3, r2, r3
 8003978:	43db      	mvns	r3, r3
 800397a:	69ba      	ldr	r2, [r7, #24]
 800397c:	4013      	ands	r3, r2
 800397e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	691a      	ldr	r2, [r3, #16]
 8003984:	69fb      	ldr	r3, [r7, #28]
 8003986:	f003 0307 	and.w	r3, r3, #7
 800398a:	009b      	lsls	r3, r3, #2
 800398c:	fa02 f303 	lsl.w	r3, r2, r3
 8003990:	69ba      	ldr	r2, [r7, #24]
 8003992:	4313      	orrs	r3, r2
 8003994:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003996:	69fb      	ldr	r3, [r7, #28]
 8003998:	08da      	lsrs	r2, r3, #3
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	3208      	adds	r2, #8
 800399e:	69b9      	ldr	r1, [r7, #24]
 80039a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80039aa:	69fb      	ldr	r3, [r7, #28]
 80039ac:	005b      	lsls	r3, r3, #1
 80039ae:	2203      	movs	r2, #3
 80039b0:	fa02 f303 	lsl.w	r3, r2, r3
 80039b4:	43db      	mvns	r3, r3
 80039b6:	69ba      	ldr	r2, [r7, #24]
 80039b8:	4013      	ands	r3, r2
 80039ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	f003 0203 	and.w	r2, r3, #3
 80039c4:	69fb      	ldr	r3, [r7, #28]
 80039c6:	005b      	lsls	r3, r3, #1
 80039c8:	fa02 f303 	lsl.w	r3, r2, r3
 80039cc:	69ba      	ldr	r2, [r7, #24]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	69ba      	ldr	r2, [r7, #24]
 80039d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	f000 80c0 	beq.w	8003b66 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039e6:	2300      	movs	r3, #0
 80039e8:	60fb      	str	r3, [r7, #12]
 80039ea:	4b66      	ldr	r3, [pc, #408]	; (8003b84 <HAL_GPIO_Init+0x324>)
 80039ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ee:	4a65      	ldr	r2, [pc, #404]	; (8003b84 <HAL_GPIO_Init+0x324>)
 80039f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80039f4:	6453      	str	r3, [r2, #68]	; 0x44
 80039f6:	4b63      	ldr	r3, [pc, #396]	; (8003b84 <HAL_GPIO_Init+0x324>)
 80039f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039fe:	60fb      	str	r3, [r7, #12]
 8003a00:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a02:	4a61      	ldr	r2, [pc, #388]	; (8003b88 <HAL_GPIO_Init+0x328>)
 8003a04:	69fb      	ldr	r3, [r7, #28]
 8003a06:	089b      	lsrs	r3, r3, #2
 8003a08:	3302      	adds	r3, #2
 8003a0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003a10:	69fb      	ldr	r3, [r7, #28]
 8003a12:	f003 0303 	and.w	r3, r3, #3
 8003a16:	009b      	lsls	r3, r3, #2
 8003a18:	220f      	movs	r2, #15
 8003a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1e:	43db      	mvns	r3, r3
 8003a20:	69ba      	ldr	r2, [r7, #24]
 8003a22:	4013      	ands	r3, r2
 8003a24:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	4a58      	ldr	r2, [pc, #352]	; (8003b8c <HAL_GPIO_Init+0x32c>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d037      	beq.n	8003a9e <HAL_GPIO_Init+0x23e>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	4a57      	ldr	r2, [pc, #348]	; (8003b90 <HAL_GPIO_Init+0x330>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d031      	beq.n	8003a9a <HAL_GPIO_Init+0x23a>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	4a56      	ldr	r2, [pc, #344]	; (8003b94 <HAL_GPIO_Init+0x334>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d02b      	beq.n	8003a96 <HAL_GPIO_Init+0x236>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	4a55      	ldr	r2, [pc, #340]	; (8003b98 <HAL_GPIO_Init+0x338>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d025      	beq.n	8003a92 <HAL_GPIO_Init+0x232>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	4a54      	ldr	r2, [pc, #336]	; (8003b9c <HAL_GPIO_Init+0x33c>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d01f      	beq.n	8003a8e <HAL_GPIO_Init+0x22e>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	4a53      	ldr	r2, [pc, #332]	; (8003ba0 <HAL_GPIO_Init+0x340>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d019      	beq.n	8003a8a <HAL_GPIO_Init+0x22a>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	4a52      	ldr	r2, [pc, #328]	; (8003ba4 <HAL_GPIO_Init+0x344>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d013      	beq.n	8003a86 <HAL_GPIO_Init+0x226>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	4a51      	ldr	r2, [pc, #324]	; (8003ba8 <HAL_GPIO_Init+0x348>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d00d      	beq.n	8003a82 <HAL_GPIO_Init+0x222>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	4a50      	ldr	r2, [pc, #320]	; (8003bac <HAL_GPIO_Init+0x34c>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d007      	beq.n	8003a7e <HAL_GPIO_Init+0x21e>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	4a4f      	ldr	r2, [pc, #316]	; (8003bb0 <HAL_GPIO_Init+0x350>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d101      	bne.n	8003a7a <HAL_GPIO_Init+0x21a>
 8003a76:	2309      	movs	r3, #9
 8003a78:	e012      	b.n	8003aa0 <HAL_GPIO_Init+0x240>
 8003a7a:	230a      	movs	r3, #10
 8003a7c:	e010      	b.n	8003aa0 <HAL_GPIO_Init+0x240>
 8003a7e:	2308      	movs	r3, #8
 8003a80:	e00e      	b.n	8003aa0 <HAL_GPIO_Init+0x240>
 8003a82:	2307      	movs	r3, #7
 8003a84:	e00c      	b.n	8003aa0 <HAL_GPIO_Init+0x240>
 8003a86:	2306      	movs	r3, #6
 8003a88:	e00a      	b.n	8003aa0 <HAL_GPIO_Init+0x240>
 8003a8a:	2305      	movs	r3, #5
 8003a8c:	e008      	b.n	8003aa0 <HAL_GPIO_Init+0x240>
 8003a8e:	2304      	movs	r3, #4
 8003a90:	e006      	b.n	8003aa0 <HAL_GPIO_Init+0x240>
 8003a92:	2303      	movs	r3, #3
 8003a94:	e004      	b.n	8003aa0 <HAL_GPIO_Init+0x240>
 8003a96:	2302      	movs	r3, #2
 8003a98:	e002      	b.n	8003aa0 <HAL_GPIO_Init+0x240>
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e000      	b.n	8003aa0 <HAL_GPIO_Init+0x240>
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	69fa      	ldr	r2, [r7, #28]
 8003aa2:	f002 0203 	and.w	r2, r2, #3
 8003aa6:	0092      	lsls	r2, r2, #2
 8003aa8:	4093      	lsls	r3, r2
 8003aaa:	69ba      	ldr	r2, [r7, #24]
 8003aac:	4313      	orrs	r3, r2
 8003aae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ab0:	4935      	ldr	r1, [pc, #212]	; (8003b88 <HAL_GPIO_Init+0x328>)
 8003ab2:	69fb      	ldr	r3, [r7, #28]
 8003ab4:	089b      	lsrs	r3, r3, #2
 8003ab6:	3302      	adds	r3, #2
 8003ab8:	69ba      	ldr	r2, [r7, #24]
 8003aba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003abe:	4b3d      	ldr	r3, [pc, #244]	; (8003bb4 <HAL_GPIO_Init+0x354>)
 8003ac0:	689b      	ldr	r3, [r3, #8]
 8003ac2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	43db      	mvns	r3, r3
 8003ac8:	69ba      	ldr	r2, [r7, #24]
 8003aca:	4013      	ands	r3, r2
 8003acc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d003      	beq.n	8003ae2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003ada:	69ba      	ldr	r2, [r7, #24]
 8003adc:	693b      	ldr	r3, [r7, #16]
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003ae2:	4a34      	ldr	r2, [pc, #208]	; (8003bb4 <HAL_GPIO_Init+0x354>)
 8003ae4:	69bb      	ldr	r3, [r7, #24]
 8003ae6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ae8:	4b32      	ldr	r3, [pc, #200]	; (8003bb4 <HAL_GPIO_Init+0x354>)
 8003aea:	68db      	ldr	r3, [r3, #12]
 8003aec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	43db      	mvns	r3, r3
 8003af2:	69ba      	ldr	r2, [r7, #24]
 8003af4:	4013      	ands	r3, r2
 8003af6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d003      	beq.n	8003b0c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003b04:	69ba      	ldr	r2, [r7, #24]
 8003b06:	693b      	ldr	r3, [r7, #16]
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003b0c:	4a29      	ldr	r2, [pc, #164]	; (8003bb4 <HAL_GPIO_Init+0x354>)
 8003b0e:	69bb      	ldr	r3, [r7, #24]
 8003b10:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003b12:	4b28      	ldr	r3, [pc, #160]	; (8003bb4 <HAL_GPIO_Init+0x354>)
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b18:	693b      	ldr	r3, [r7, #16]
 8003b1a:	43db      	mvns	r3, r3
 8003b1c:	69ba      	ldr	r2, [r7, #24]
 8003b1e:	4013      	ands	r3, r2
 8003b20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d003      	beq.n	8003b36 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003b2e:	69ba      	ldr	r2, [r7, #24]
 8003b30:	693b      	ldr	r3, [r7, #16]
 8003b32:	4313      	orrs	r3, r2
 8003b34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003b36:	4a1f      	ldr	r2, [pc, #124]	; (8003bb4 <HAL_GPIO_Init+0x354>)
 8003b38:	69bb      	ldr	r3, [r7, #24]
 8003b3a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b3c:	4b1d      	ldr	r3, [pc, #116]	; (8003bb4 <HAL_GPIO_Init+0x354>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	43db      	mvns	r3, r3
 8003b46:	69ba      	ldr	r2, [r7, #24]
 8003b48:	4013      	ands	r3, r2
 8003b4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d003      	beq.n	8003b60 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003b58:	69ba      	ldr	r2, [r7, #24]
 8003b5a:	693b      	ldr	r3, [r7, #16]
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003b60:	4a14      	ldr	r2, [pc, #80]	; (8003bb4 <HAL_GPIO_Init+0x354>)
 8003b62:	69bb      	ldr	r3, [r7, #24]
 8003b64:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b66:	69fb      	ldr	r3, [r7, #28]
 8003b68:	3301      	adds	r3, #1
 8003b6a:	61fb      	str	r3, [r7, #28]
 8003b6c:	69fb      	ldr	r3, [r7, #28]
 8003b6e:	2b0f      	cmp	r3, #15
 8003b70:	f67f ae84 	bls.w	800387c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003b74:	bf00      	nop
 8003b76:	bf00      	nop
 8003b78:	3724      	adds	r7, #36	; 0x24
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr
 8003b82:	bf00      	nop
 8003b84:	40023800 	.word	0x40023800
 8003b88:	40013800 	.word	0x40013800
 8003b8c:	40020000 	.word	0x40020000
 8003b90:	40020400 	.word	0x40020400
 8003b94:	40020800 	.word	0x40020800
 8003b98:	40020c00 	.word	0x40020c00
 8003b9c:	40021000 	.word	0x40021000
 8003ba0:	40021400 	.word	0x40021400
 8003ba4:	40021800 	.word	0x40021800
 8003ba8:	40021c00 	.word	0x40021c00
 8003bac:	40022000 	.word	0x40022000
 8003bb0:	40022400 	.word	0x40022400
 8003bb4:	40013c00 	.word	0x40013c00

08003bb8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b085      	sub	sp, #20
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
 8003bc0:	460b      	mov	r3, r1
 8003bc2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	691a      	ldr	r2, [r3, #16]
 8003bc8:	887b      	ldrh	r3, [r7, #2]
 8003bca:	4013      	ands	r3, r2
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d002      	beq.n	8003bd6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	73fb      	strb	r3, [r7, #15]
 8003bd4:	e001      	b.n	8003bda <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003bda:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	3714      	adds	r7, #20
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr

08003be8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b083      	sub	sp, #12
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
 8003bf0:	460b      	mov	r3, r1
 8003bf2:	807b      	strh	r3, [r7, #2]
 8003bf4:	4613      	mov	r3, r2
 8003bf6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003bf8:	787b      	ldrb	r3, [r7, #1]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d003      	beq.n	8003c06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003bfe:	887a      	ldrh	r2, [r7, #2]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003c04:	e003      	b.n	8003c0e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003c06:	887b      	ldrh	r3, [r7, #2]
 8003c08:	041a      	lsls	r2, r3, #16
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	619a      	str	r2, [r3, #24]
}
 8003c0e:	bf00      	nop
 8003c10:	370c      	adds	r7, #12
 8003c12:	46bd      	mov	sp, r7
 8003c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c18:	4770      	bx	lr
	...

08003c1c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b082      	sub	sp, #8
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	4603      	mov	r3, r0
 8003c24:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003c26:	4b08      	ldr	r3, [pc, #32]	; (8003c48 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c28:	695a      	ldr	r2, [r3, #20]
 8003c2a:	88fb      	ldrh	r3, [r7, #6]
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d006      	beq.n	8003c40 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003c32:	4a05      	ldr	r2, [pc, #20]	; (8003c48 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c34:	88fb      	ldrh	r3, [r7, #6]
 8003c36:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003c38:	88fb      	ldrh	r3, [r7, #6]
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	f7fd fa7e 	bl	800113c <HAL_GPIO_EXTI_Callback>
  }
}
 8003c40:	bf00      	nop
 8003c42:	3708      	adds	r7, #8
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}
 8003c48:	40013c00 	.word	0x40013c00

08003c4c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b082      	sub	sp, #8
 8003c50:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8003c52:	2300      	movs	r3, #0
 8003c54:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003c56:	2300      	movs	r3, #0
 8003c58:	603b      	str	r3, [r7, #0]
 8003c5a:	4b20      	ldr	r3, [pc, #128]	; (8003cdc <HAL_PWREx_EnableOverDrive+0x90>)
 8003c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c5e:	4a1f      	ldr	r2, [pc, #124]	; (8003cdc <HAL_PWREx_EnableOverDrive+0x90>)
 8003c60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c64:	6413      	str	r3, [r2, #64]	; 0x40
 8003c66:	4b1d      	ldr	r3, [pc, #116]	; (8003cdc <HAL_PWREx_EnableOverDrive+0x90>)
 8003c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c6e:	603b      	str	r3, [r7, #0]
 8003c70:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003c72:	4b1b      	ldr	r3, [pc, #108]	; (8003ce0 <HAL_PWREx_EnableOverDrive+0x94>)
 8003c74:	2201      	movs	r2, #1
 8003c76:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c78:	f7fe fcc2 	bl	8002600 <HAL_GetTick>
 8003c7c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003c7e:	e009      	b.n	8003c94 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003c80:	f7fe fcbe 	bl	8002600 <HAL_GetTick>
 8003c84:	4602      	mov	r2, r0
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	1ad3      	subs	r3, r2, r3
 8003c8a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003c8e:	d901      	bls.n	8003c94 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003c90:	2303      	movs	r3, #3
 8003c92:	e01f      	b.n	8003cd4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003c94:	4b13      	ldr	r3, [pc, #76]	; (8003ce4 <HAL_PWREx_EnableOverDrive+0x98>)
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ca0:	d1ee      	bne.n	8003c80 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003ca2:	4b11      	ldr	r3, [pc, #68]	; (8003ce8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003ca8:	f7fe fcaa 	bl	8002600 <HAL_GetTick>
 8003cac:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003cae:	e009      	b.n	8003cc4 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003cb0:	f7fe fca6 	bl	8002600 <HAL_GetTick>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	1ad3      	subs	r3, r2, r3
 8003cba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003cbe:	d901      	bls.n	8003cc4 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8003cc0:	2303      	movs	r3, #3
 8003cc2:	e007      	b.n	8003cd4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003cc4:	4b07      	ldr	r3, [pc, #28]	; (8003ce4 <HAL_PWREx_EnableOverDrive+0x98>)
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ccc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003cd0:	d1ee      	bne.n	8003cb0 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8003cd2:	2300      	movs	r3, #0
}
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	3708      	adds	r7, #8
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd80      	pop	{r7, pc}
 8003cdc:	40023800 	.word	0x40023800
 8003ce0:	420e0040 	.word	0x420e0040
 8003ce4:	40007000 	.word	0x40007000
 8003ce8:	420e0044 	.word	0x420e0044

08003cec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b086      	sub	sp, #24
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d101      	bne.n	8003cfe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e267      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 0301 	and.w	r3, r3, #1
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d075      	beq.n	8003df6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003d0a:	4b88      	ldr	r3, [pc, #544]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	f003 030c 	and.w	r3, r3, #12
 8003d12:	2b04      	cmp	r3, #4
 8003d14:	d00c      	beq.n	8003d30 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d16:	4b85      	ldr	r3, [pc, #532]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003d1e:	2b08      	cmp	r3, #8
 8003d20:	d112      	bne.n	8003d48 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d22:	4b82      	ldr	r3, [pc, #520]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d2a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d2e:	d10b      	bne.n	8003d48 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d30:	4b7e      	ldr	r3, [pc, #504]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d05b      	beq.n	8003df4 <HAL_RCC_OscConfig+0x108>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d157      	bne.n	8003df4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	e242      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d50:	d106      	bne.n	8003d60 <HAL_RCC_OscConfig+0x74>
 8003d52:	4b76      	ldr	r3, [pc, #472]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a75      	ldr	r2, [pc, #468]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003d58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d5c:	6013      	str	r3, [r2, #0]
 8003d5e:	e01d      	b.n	8003d9c <HAL_RCC_OscConfig+0xb0>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d68:	d10c      	bne.n	8003d84 <HAL_RCC_OscConfig+0x98>
 8003d6a:	4b70      	ldr	r3, [pc, #448]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a6f      	ldr	r2, [pc, #444]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003d70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d74:	6013      	str	r3, [r2, #0]
 8003d76:	4b6d      	ldr	r3, [pc, #436]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a6c      	ldr	r2, [pc, #432]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003d7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d80:	6013      	str	r3, [r2, #0]
 8003d82:	e00b      	b.n	8003d9c <HAL_RCC_OscConfig+0xb0>
 8003d84:	4b69      	ldr	r3, [pc, #420]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a68      	ldr	r2, [pc, #416]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003d8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d8e:	6013      	str	r3, [r2, #0]
 8003d90:	4b66      	ldr	r3, [pc, #408]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a65      	ldr	r2, [pc, #404]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003d96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d013      	beq.n	8003dcc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003da4:	f7fe fc2c 	bl	8002600 <HAL_GetTick>
 8003da8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003daa:	e008      	b.n	8003dbe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003dac:	f7fe fc28 	bl	8002600 <HAL_GetTick>
 8003db0:	4602      	mov	r2, r0
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	2b64      	cmp	r3, #100	; 0x64
 8003db8:	d901      	bls.n	8003dbe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003dba:	2303      	movs	r3, #3
 8003dbc:	e207      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dbe:	4b5b      	ldr	r3, [pc, #364]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d0f0      	beq.n	8003dac <HAL_RCC_OscConfig+0xc0>
 8003dca:	e014      	b.n	8003df6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dcc:	f7fe fc18 	bl	8002600 <HAL_GetTick>
 8003dd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dd2:	e008      	b.n	8003de6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003dd4:	f7fe fc14 	bl	8002600 <HAL_GetTick>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	1ad3      	subs	r3, r2, r3
 8003dde:	2b64      	cmp	r3, #100	; 0x64
 8003de0:	d901      	bls.n	8003de6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003de2:	2303      	movs	r3, #3
 8003de4:	e1f3      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003de6:	4b51      	ldr	r3, [pc, #324]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d1f0      	bne.n	8003dd4 <HAL_RCC_OscConfig+0xe8>
 8003df2:	e000      	b.n	8003df6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003df4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 0302 	and.w	r3, r3, #2
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d063      	beq.n	8003eca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003e02:	4b4a      	ldr	r3, [pc, #296]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	f003 030c 	and.w	r3, r3, #12
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d00b      	beq.n	8003e26 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e0e:	4b47      	ldr	r3, [pc, #284]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003e16:	2b08      	cmp	r3, #8
 8003e18:	d11c      	bne.n	8003e54 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e1a:	4b44      	ldr	r3, [pc, #272]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d116      	bne.n	8003e54 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e26:	4b41      	ldr	r3, [pc, #260]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f003 0302 	and.w	r3, r3, #2
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d005      	beq.n	8003e3e <HAL_RCC_OscConfig+0x152>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	68db      	ldr	r3, [r3, #12]
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	d001      	beq.n	8003e3e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e1c7      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e3e:	4b3b      	ldr	r3, [pc, #236]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	691b      	ldr	r3, [r3, #16]
 8003e4a:	00db      	lsls	r3, r3, #3
 8003e4c:	4937      	ldr	r1, [pc, #220]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e52:	e03a      	b.n	8003eca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	68db      	ldr	r3, [r3, #12]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d020      	beq.n	8003e9e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e5c:	4b34      	ldr	r3, [pc, #208]	; (8003f30 <HAL_RCC_OscConfig+0x244>)
 8003e5e:	2201      	movs	r2, #1
 8003e60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e62:	f7fe fbcd 	bl	8002600 <HAL_GetTick>
 8003e66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e68:	e008      	b.n	8003e7c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e6a:	f7fe fbc9 	bl	8002600 <HAL_GetTick>
 8003e6e:	4602      	mov	r2, r0
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	1ad3      	subs	r3, r2, r3
 8003e74:	2b02      	cmp	r3, #2
 8003e76:	d901      	bls.n	8003e7c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003e78:	2303      	movs	r3, #3
 8003e7a:	e1a8      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e7c:	4b2b      	ldr	r3, [pc, #172]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f003 0302 	and.w	r3, r3, #2
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d0f0      	beq.n	8003e6a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e88:	4b28      	ldr	r3, [pc, #160]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	691b      	ldr	r3, [r3, #16]
 8003e94:	00db      	lsls	r3, r3, #3
 8003e96:	4925      	ldr	r1, [pc, #148]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	600b      	str	r3, [r1, #0]
 8003e9c:	e015      	b.n	8003eca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e9e:	4b24      	ldr	r3, [pc, #144]	; (8003f30 <HAL_RCC_OscConfig+0x244>)
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ea4:	f7fe fbac 	bl	8002600 <HAL_GetTick>
 8003ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003eaa:	e008      	b.n	8003ebe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003eac:	f7fe fba8 	bl	8002600 <HAL_GetTick>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	1ad3      	subs	r3, r2, r3
 8003eb6:	2b02      	cmp	r3, #2
 8003eb8:	d901      	bls.n	8003ebe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	e187      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ebe:	4b1b      	ldr	r3, [pc, #108]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0302 	and.w	r3, r3, #2
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d1f0      	bne.n	8003eac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f003 0308 	and.w	r3, r3, #8
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d036      	beq.n	8003f44 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	695b      	ldr	r3, [r3, #20]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d016      	beq.n	8003f0c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ede:	4b15      	ldr	r3, [pc, #84]	; (8003f34 <HAL_RCC_OscConfig+0x248>)
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ee4:	f7fe fb8c 	bl	8002600 <HAL_GetTick>
 8003ee8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003eea:	e008      	b.n	8003efe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003eec:	f7fe fb88 	bl	8002600 <HAL_GetTick>
 8003ef0:	4602      	mov	r2, r0
 8003ef2:	693b      	ldr	r3, [r7, #16]
 8003ef4:	1ad3      	subs	r3, r2, r3
 8003ef6:	2b02      	cmp	r3, #2
 8003ef8:	d901      	bls.n	8003efe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003efa:	2303      	movs	r3, #3
 8003efc:	e167      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003efe:	4b0b      	ldr	r3, [pc, #44]	; (8003f2c <HAL_RCC_OscConfig+0x240>)
 8003f00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f02:	f003 0302 	and.w	r3, r3, #2
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d0f0      	beq.n	8003eec <HAL_RCC_OscConfig+0x200>
 8003f0a:	e01b      	b.n	8003f44 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f0c:	4b09      	ldr	r3, [pc, #36]	; (8003f34 <HAL_RCC_OscConfig+0x248>)
 8003f0e:	2200      	movs	r2, #0
 8003f10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f12:	f7fe fb75 	bl	8002600 <HAL_GetTick>
 8003f16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f18:	e00e      	b.n	8003f38 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f1a:	f7fe fb71 	bl	8002600 <HAL_GetTick>
 8003f1e:	4602      	mov	r2, r0
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	1ad3      	subs	r3, r2, r3
 8003f24:	2b02      	cmp	r3, #2
 8003f26:	d907      	bls.n	8003f38 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003f28:	2303      	movs	r3, #3
 8003f2a:	e150      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
 8003f2c:	40023800 	.word	0x40023800
 8003f30:	42470000 	.word	0x42470000
 8003f34:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f38:	4b88      	ldr	r3, [pc, #544]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8003f3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f3c:	f003 0302 	and.w	r3, r3, #2
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d1ea      	bne.n	8003f1a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f003 0304 	and.w	r3, r3, #4
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	f000 8097 	beq.w	8004080 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f52:	2300      	movs	r3, #0
 8003f54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f56:	4b81      	ldr	r3, [pc, #516]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8003f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d10f      	bne.n	8003f82 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f62:	2300      	movs	r3, #0
 8003f64:	60bb      	str	r3, [r7, #8]
 8003f66:	4b7d      	ldr	r3, [pc, #500]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8003f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f6a:	4a7c      	ldr	r2, [pc, #496]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8003f6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f70:	6413      	str	r3, [r2, #64]	; 0x40
 8003f72:	4b7a      	ldr	r3, [pc, #488]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8003f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f7a:	60bb      	str	r3, [r7, #8]
 8003f7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f82:	4b77      	ldr	r3, [pc, #476]	; (8004160 <HAL_RCC_OscConfig+0x474>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d118      	bne.n	8003fc0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f8e:	4b74      	ldr	r3, [pc, #464]	; (8004160 <HAL_RCC_OscConfig+0x474>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4a73      	ldr	r2, [pc, #460]	; (8004160 <HAL_RCC_OscConfig+0x474>)
 8003f94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f9a:	f7fe fb31 	bl	8002600 <HAL_GetTick>
 8003f9e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fa0:	e008      	b.n	8003fb4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fa2:	f7fe fb2d 	bl	8002600 <HAL_GetTick>
 8003fa6:	4602      	mov	r2, r0
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	1ad3      	subs	r3, r2, r3
 8003fac:	2b02      	cmp	r3, #2
 8003fae:	d901      	bls.n	8003fb4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003fb0:	2303      	movs	r3, #3
 8003fb2:	e10c      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fb4:	4b6a      	ldr	r3, [pc, #424]	; (8004160 <HAL_RCC_OscConfig+0x474>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d0f0      	beq.n	8003fa2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	689b      	ldr	r3, [r3, #8]
 8003fc4:	2b01      	cmp	r3, #1
 8003fc6:	d106      	bne.n	8003fd6 <HAL_RCC_OscConfig+0x2ea>
 8003fc8:	4b64      	ldr	r3, [pc, #400]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8003fca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fcc:	4a63      	ldr	r2, [pc, #396]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8003fce:	f043 0301 	orr.w	r3, r3, #1
 8003fd2:	6713      	str	r3, [r2, #112]	; 0x70
 8003fd4:	e01c      	b.n	8004010 <HAL_RCC_OscConfig+0x324>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	2b05      	cmp	r3, #5
 8003fdc:	d10c      	bne.n	8003ff8 <HAL_RCC_OscConfig+0x30c>
 8003fde:	4b5f      	ldr	r3, [pc, #380]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8003fe0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fe2:	4a5e      	ldr	r2, [pc, #376]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8003fe4:	f043 0304 	orr.w	r3, r3, #4
 8003fe8:	6713      	str	r3, [r2, #112]	; 0x70
 8003fea:	4b5c      	ldr	r3, [pc, #368]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8003fec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fee:	4a5b      	ldr	r2, [pc, #364]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8003ff0:	f043 0301 	orr.w	r3, r3, #1
 8003ff4:	6713      	str	r3, [r2, #112]	; 0x70
 8003ff6:	e00b      	b.n	8004010 <HAL_RCC_OscConfig+0x324>
 8003ff8:	4b58      	ldr	r3, [pc, #352]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8003ffa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ffc:	4a57      	ldr	r2, [pc, #348]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8003ffe:	f023 0301 	bic.w	r3, r3, #1
 8004002:	6713      	str	r3, [r2, #112]	; 0x70
 8004004:	4b55      	ldr	r3, [pc, #340]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8004006:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004008:	4a54      	ldr	r2, [pc, #336]	; (800415c <HAL_RCC_OscConfig+0x470>)
 800400a:	f023 0304 	bic.w	r3, r3, #4
 800400e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d015      	beq.n	8004044 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004018:	f7fe faf2 	bl	8002600 <HAL_GetTick>
 800401c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800401e:	e00a      	b.n	8004036 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004020:	f7fe faee 	bl	8002600 <HAL_GetTick>
 8004024:	4602      	mov	r2, r0
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	1ad3      	subs	r3, r2, r3
 800402a:	f241 3288 	movw	r2, #5000	; 0x1388
 800402e:	4293      	cmp	r3, r2
 8004030:	d901      	bls.n	8004036 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004032:	2303      	movs	r3, #3
 8004034:	e0cb      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004036:	4b49      	ldr	r3, [pc, #292]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8004038:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800403a:	f003 0302 	and.w	r3, r3, #2
 800403e:	2b00      	cmp	r3, #0
 8004040:	d0ee      	beq.n	8004020 <HAL_RCC_OscConfig+0x334>
 8004042:	e014      	b.n	800406e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004044:	f7fe fadc 	bl	8002600 <HAL_GetTick>
 8004048:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800404a:	e00a      	b.n	8004062 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800404c:	f7fe fad8 	bl	8002600 <HAL_GetTick>
 8004050:	4602      	mov	r2, r0
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	1ad3      	subs	r3, r2, r3
 8004056:	f241 3288 	movw	r2, #5000	; 0x1388
 800405a:	4293      	cmp	r3, r2
 800405c:	d901      	bls.n	8004062 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800405e:	2303      	movs	r3, #3
 8004060:	e0b5      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004062:	4b3e      	ldr	r3, [pc, #248]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8004064:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004066:	f003 0302 	and.w	r3, r3, #2
 800406a:	2b00      	cmp	r3, #0
 800406c:	d1ee      	bne.n	800404c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800406e:	7dfb      	ldrb	r3, [r7, #23]
 8004070:	2b01      	cmp	r3, #1
 8004072:	d105      	bne.n	8004080 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004074:	4b39      	ldr	r3, [pc, #228]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8004076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004078:	4a38      	ldr	r2, [pc, #224]	; (800415c <HAL_RCC_OscConfig+0x470>)
 800407a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800407e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	699b      	ldr	r3, [r3, #24]
 8004084:	2b00      	cmp	r3, #0
 8004086:	f000 80a1 	beq.w	80041cc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800408a:	4b34      	ldr	r3, [pc, #208]	; (800415c <HAL_RCC_OscConfig+0x470>)
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	f003 030c 	and.w	r3, r3, #12
 8004092:	2b08      	cmp	r3, #8
 8004094:	d05c      	beq.n	8004150 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	699b      	ldr	r3, [r3, #24]
 800409a:	2b02      	cmp	r3, #2
 800409c:	d141      	bne.n	8004122 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800409e:	4b31      	ldr	r3, [pc, #196]	; (8004164 <HAL_RCC_OscConfig+0x478>)
 80040a0:	2200      	movs	r2, #0
 80040a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040a4:	f7fe faac 	bl	8002600 <HAL_GetTick>
 80040a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040aa:	e008      	b.n	80040be <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040ac:	f7fe faa8 	bl	8002600 <HAL_GetTick>
 80040b0:	4602      	mov	r2, r0
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	1ad3      	subs	r3, r2, r3
 80040b6:	2b02      	cmp	r3, #2
 80040b8:	d901      	bls.n	80040be <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80040ba:	2303      	movs	r3, #3
 80040bc:	e087      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040be:	4b27      	ldr	r3, [pc, #156]	; (800415c <HAL_RCC_OscConfig+0x470>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d1f0      	bne.n	80040ac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	69da      	ldr	r2, [r3, #28]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6a1b      	ldr	r3, [r3, #32]
 80040d2:	431a      	orrs	r2, r3
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d8:	019b      	lsls	r3, r3, #6
 80040da:	431a      	orrs	r2, r3
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040e0:	085b      	lsrs	r3, r3, #1
 80040e2:	3b01      	subs	r3, #1
 80040e4:	041b      	lsls	r3, r3, #16
 80040e6:	431a      	orrs	r2, r3
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040ec:	061b      	lsls	r3, r3, #24
 80040ee:	491b      	ldr	r1, [pc, #108]	; (800415c <HAL_RCC_OscConfig+0x470>)
 80040f0:	4313      	orrs	r3, r2
 80040f2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040f4:	4b1b      	ldr	r3, [pc, #108]	; (8004164 <HAL_RCC_OscConfig+0x478>)
 80040f6:	2201      	movs	r2, #1
 80040f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040fa:	f7fe fa81 	bl	8002600 <HAL_GetTick>
 80040fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004100:	e008      	b.n	8004114 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004102:	f7fe fa7d 	bl	8002600 <HAL_GetTick>
 8004106:	4602      	mov	r2, r0
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	1ad3      	subs	r3, r2, r3
 800410c:	2b02      	cmp	r3, #2
 800410e:	d901      	bls.n	8004114 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004110:	2303      	movs	r3, #3
 8004112:	e05c      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004114:	4b11      	ldr	r3, [pc, #68]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800411c:	2b00      	cmp	r3, #0
 800411e:	d0f0      	beq.n	8004102 <HAL_RCC_OscConfig+0x416>
 8004120:	e054      	b.n	80041cc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004122:	4b10      	ldr	r3, [pc, #64]	; (8004164 <HAL_RCC_OscConfig+0x478>)
 8004124:	2200      	movs	r2, #0
 8004126:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004128:	f7fe fa6a 	bl	8002600 <HAL_GetTick>
 800412c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800412e:	e008      	b.n	8004142 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004130:	f7fe fa66 	bl	8002600 <HAL_GetTick>
 8004134:	4602      	mov	r2, r0
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	1ad3      	subs	r3, r2, r3
 800413a:	2b02      	cmp	r3, #2
 800413c:	d901      	bls.n	8004142 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800413e:	2303      	movs	r3, #3
 8004140:	e045      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004142:	4b06      	ldr	r3, [pc, #24]	; (800415c <HAL_RCC_OscConfig+0x470>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800414a:	2b00      	cmp	r3, #0
 800414c:	d1f0      	bne.n	8004130 <HAL_RCC_OscConfig+0x444>
 800414e:	e03d      	b.n	80041cc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	699b      	ldr	r3, [r3, #24]
 8004154:	2b01      	cmp	r3, #1
 8004156:	d107      	bne.n	8004168 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	e038      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
 800415c:	40023800 	.word	0x40023800
 8004160:	40007000 	.word	0x40007000
 8004164:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004168:	4b1b      	ldr	r3, [pc, #108]	; (80041d8 <HAL_RCC_OscConfig+0x4ec>)
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	699b      	ldr	r3, [r3, #24]
 8004172:	2b01      	cmp	r3, #1
 8004174:	d028      	beq.n	80041c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004180:	429a      	cmp	r2, r3
 8004182:	d121      	bne.n	80041c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800418e:	429a      	cmp	r2, r3
 8004190:	d11a      	bne.n	80041c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004192:	68fa      	ldr	r2, [r7, #12]
 8004194:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004198:	4013      	ands	r3, r2
 800419a:	687a      	ldr	r2, [r7, #4]
 800419c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800419e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d111      	bne.n	80041c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041ae:	085b      	lsrs	r3, r3, #1
 80041b0:	3b01      	subs	r3, #1
 80041b2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80041b4:	429a      	cmp	r2, r3
 80041b6:	d107      	bne.n	80041c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041c2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041c4:	429a      	cmp	r2, r3
 80041c6:	d001      	beq.n	80041cc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80041c8:	2301      	movs	r3, #1
 80041ca:	e000      	b.n	80041ce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80041cc:	2300      	movs	r3, #0
}
 80041ce:	4618      	mov	r0, r3
 80041d0:	3718      	adds	r7, #24
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}
 80041d6:	bf00      	nop
 80041d8:	40023800 	.word	0x40023800

080041dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b084      	sub	sp, #16
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
 80041e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d101      	bne.n	80041f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041ec:	2301      	movs	r3, #1
 80041ee:	e0cc      	b.n	800438a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80041f0:	4b68      	ldr	r3, [pc, #416]	; (8004394 <HAL_RCC_ClockConfig+0x1b8>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 030f 	and.w	r3, r3, #15
 80041f8:	683a      	ldr	r2, [r7, #0]
 80041fa:	429a      	cmp	r2, r3
 80041fc:	d90c      	bls.n	8004218 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041fe:	4b65      	ldr	r3, [pc, #404]	; (8004394 <HAL_RCC_ClockConfig+0x1b8>)
 8004200:	683a      	ldr	r2, [r7, #0]
 8004202:	b2d2      	uxtb	r2, r2
 8004204:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004206:	4b63      	ldr	r3, [pc, #396]	; (8004394 <HAL_RCC_ClockConfig+0x1b8>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f003 030f 	and.w	r3, r3, #15
 800420e:	683a      	ldr	r2, [r7, #0]
 8004210:	429a      	cmp	r2, r3
 8004212:	d001      	beq.n	8004218 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004214:	2301      	movs	r3, #1
 8004216:	e0b8      	b.n	800438a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f003 0302 	and.w	r3, r3, #2
 8004220:	2b00      	cmp	r3, #0
 8004222:	d020      	beq.n	8004266 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f003 0304 	and.w	r3, r3, #4
 800422c:	2b00      	cmp	r3, #0
 800422e:	d005      	beq.n	800423c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004230:	4b59      	ldr	r3, [pc, #356]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	4a58      	ldr	r2, [pc, #352]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 8004236:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800423a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f003 0308 	and.w	r3, r3, #8
 8004244:	2b00      	cmp	r3, #0
 8004246:	d005      	beq.n	8004254 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004248:	4b53      	ldr	r3, [pc, #332]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 800424a:	689b      	ldr	r3, [r3, #8]
 800424c:	4a52      	ldr	r2, [pc, #328]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 800424e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004252:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004254:	4b50      	ldr	r3, [pc, #320]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	494d      	ldr	r1, [pc, #308]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 8004262:	4313      	orrs	r3, r2
 8004264:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f003 0301 	and.w	r3, r3, #1
 800426e:	2b00      	cmp	r3, #0
 8004270:	d044      	beq.n	80042fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	2b01      	cmp	r3, #1
 8004278:	d107      	bne.n	800428a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800427a:	4b47      	ldr	r3, [pc, #284]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004282:	2b00      	cmp	r3, #0
 8004284:	d119      	bne.n	80042ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	e07f      	b.n	800438a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	2b02      	cmp	r3, #2
 8004290:	d003      	beq.n	800429a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004296:	2b03      	cmp	r3, #3
 8004298:	d107      	bne.n	80042aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800429a:	4b3f      	ldr	r3, [pc, #252]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d109      	bne.n	80042ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	e06f      	b.n	800438a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042aa:	4b3b      	ldr	r3, [pc, #236]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f003 0302 	and.w	r3, r3, #2
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d101      	bne.n	80042ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e067      	b.n	800438a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80042ba:	4b37      	ldr	r3, [pc, #220]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	f023 0203 	bic.w	r2, r3, #3
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	4934      	ldr	r1, [pc, #208]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 80042c8:	4313      	orrs	r3, r2
 80042ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80042cc:	f7fe f998 	bl	8002600 <HAL_GetTick>
 80042d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042d2:	e00a      	b.n	80042ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042d4:	f7fe f994 	bl	8002600 <HAL_GetTick>
 80042d8:	4602      	mov	r2, r0
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	1ad3      	subs	r3, r2, r3
 80042de:	f241 3288 	movw	r2, #5000	; 0x1388
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d901      	bls.n	80042ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80042e6:	2303      	movs	r3, #3
 80042e8:	e04f      	b.n	800438a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042ea:	4b2b      	ldr	r3, [pc, #172]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 80042ec:	689b      	ldr	r3, [r3, #8]
 80042ee:	f003 020c 	and.w	r2, r3, #12
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	009b      	lsls	r3, r3, #2
 80042f8:	429a      	cmp	r2, r3
 80042fa:	d1eb      	bne.n	80042d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80042fc:	4b25      	ldr	r3, [pc, #148]	; (8004394 <HAL_RCC_ClockConfig+0x1b8>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f003 030f 	and.w	r3, r3, #15
 8004304:	683a      	ldr	r2, [r7, #0]
 8004306:	429a      	cmp	r2, r3
 8004308:	d20c      	bcs.n	8004324 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800430a:	4b22      	ldr	r3, [pc, #136]	; (8004394 <HAL_RCC_ClockConfig+0x1b8>)
 800430c:	683a      	ldr	r2, [r7, #0]
 800430e:	b2d2      	uxtb	r2, r2
 8004310:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004312:	4b20      	ldr	r3, [pc, #128]	; (8004394 <HAL_RCC_ClockConfig+0x1b8>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f003 030f 	and.w	r3, r3, #15
 800431a:	683a      	ldr	r2, [r7, #0]
 800431c:	429a      	cmp	r2, r3
 800431e:	d001      	beq.n	8004324 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004320:	2301      	movs	r3, #1
 8004322:	e032      	b.n	800438a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f003 0304 	and.w	r3, r3, #4
 800432c:	2b00      	cmp	r3, #0
 800432e:	d008      	beq.n	8004342 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004330:	4b19      	ldr	r3, [pc, #100]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	68db      	ldr	r3, [r3, #12]
 800433c:	4916      	ldr	r1, [pc, #88]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 800433e:	4313      	orrs	r3, r2
 8004340:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f003 0308 	and.w	r3, r3, #8
 800434a:	2b00      	cmp	r3, #0
 800434c:	d009      	beq.n	8004362 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800434e:	4b12      	ldr	r3, [pc, #72]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 8004350:	689b      	ldr	r3, [r3, #8]
 8004352:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	691b      	ldr	r3, [r3, #16]
 800435a:	00db      	lsls	r3, r3, #3
 800435c:	490e      	ldr	r1, [pc, #56]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 800435e:	4313      	orrs	r3, r2
 8004360:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004362:	f000 f821 	bl	80043a8 <HAL_RCC_GetSysClockFreq>
 8004366:	4602      	mov	r2, r0
 8004368:	4b0b      	ldr	r3, [pc, #44]	; (8004398 <HAL_RCC_ClockConfig+0x1bc>)
 800436a:	689b      	ldr	r3, [r3, #8]
 800436c:	091b      	lsrs	r3, r3, #4
 800436e:	f003 030f 	and.w	r3, r3, #15
 8004372:	490a      	ldr	r1, [pc, #40]	; (800439c <HAL_RCC_ClockConfig+0x1c0>)
 8004374:	5ccb      	ldrb	r3, [r1, r3]
 8004376:	fa22 f303 	lsr.w	r3, r2, r3
 800437a:	4a09      	ldr	r2, [pc, #36]	; (80043a0 <HAL_RCC_ClockConfig+0x1c4>)
 800437c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800437e:	4b09      	ldr	r3, [pc, #36]	; (80043a4 <HAL_RCC_ClockConfig+0x1c8>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4618      	mov	r0, r3
 8004384:	f7fe f8f8 	bl	8002578 <HAL_InitTick>

  return HAL_OK;
 8004388:	2300      	movs	r3, #0
}
 800438a:	4618      	mov	r0, r3
 800438c:	3710      	adds	r7, #16
 800438e:	46bd      	mov	sp, r7
 8004390:	bd80      	pop	{r7, pc}
 8004392:	bf00      	nop
 8004394:	40023c00 	.word	0x40023c00
 8004398:	40023800 	.word	0x40023800
 800439c:	0800a7d0 	.word	0x0800a7d0
 80043a0:	2000000c 	.word	0x2000000c
 80043a4:	20000010 	.word	0x20000010

080043a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80043ac:	b090      	sub	sp, #64	; 0x40
 80043ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80043b0:	2300      	movs	r3, #0
 80043b2:	637b      	str	r3, [r7, #52]	; 0x34
 80043b4:	2300      	movs	r3, #0
 80043b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80043b8:	2300      	movs	r3, #0
 80043ba:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80043bc:	2300      	movs	r3, #0
 80043be:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80043c0:	4b59      	ldr	r3, [pc, #356]	; (8004528 <HAL_RCC_GetSysClockFreq+0x180>)
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	f003 030c 	and.w	r3, r3, #12
 80043c8:	2b08      	cmp	r3, #8
 80043ca:	d00d      	beq.n	80043e8 <HAL_RCC_GetSysClockFreq+0x40>
 80043cc:	2b08      	cmp	r3, #8
 80043ce:	f200 80a1 	bhi.w	8004514 <HAL_RCC_GetSysClockFreq+0x16c>
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d002      	beq.n	80043dc <HAL_RCC_GetSysClockFreq+0x34>
 80043d6:	2b04      	cmp	r3, #4
 80043d8:	d003      	beq.n	80043e2 <HAL_RCC_GetSysClockFreq+0x3a>
 80043da:	e09b      	b.n	8004514 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80043dc:	4b53      	ldr	r3, [pc, #332]	; (800452c <HAL_RCC_GetSysClockFreq+0x184>)
 80043de:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80043e0:	e09b      	b.n	800451a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80043e2:	4b53      	ldr	r3, [pc, #332]	; (8004530 <HAL_RCC_GetSysClockFreq+0x188>)
 80043e4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80043e6:	e098      	b.n	800451a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80043e8:	4b4f      	ldr	r3, [pc, #316]	; (8004528 <HAL_RCC_GetSysClockFreq+0x180>)
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80043f0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80043f2:	4b4d      	ldr	r3, [pc, #308]	; (8004528 <HAL_RCC_GetSysClockFreq+0x180>)
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d028      	beq.n	8004450 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80043fe:	4b4a      	ldr	r3, [pc, #296]	; (8004528 <HAL_RCC_GetSysClockFreq+0x180>)
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	099b      	lsrs	r3, r3, #6
 8004404:	2200      	movs	r2, #0
 8004406:	623b      	str	r3, [r7, #32]
 8004408:	627a      	str	r2, [r7, #36]	; 0x24
 800440a:	6a3b      	ldr	r3, [r7, #32]
 800440c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004410:	2100      	movs	r1, #0
 8004412:	4b47      	ldr	r3, [pc, #284]	; (8004530 <HAL_RCC_GetSysClockFreq+0x188>)
 8004414:	fb03 f201 	mul.w	r2, r3, r1
 8004418:	2300      	movs	r3, #0
 800441a:	fb00 f303 	mul.w	r3, r0, r3
 800441e:	4413      	add	r3, r2
 8004420:	4a43      	ldr	r2, [pc, #268]	; (8004530 <HAL_RCC_GetSysClockFreq+0x188>)
 8004422:	fba0 1202 	umull	r1, r2, r0, r2
 8004426:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004428:	460a      	mov	r2, r1
 800442a:	62ba      	str	r2, [r7, #40]	; 0x28
 800442c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800442e:	4413      	add	r3, r2
 8004430:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004432:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004434:	2200      	movs	r2, #0
 8004436:	61bb      	str	r3, [r7, #24]
 8004438:	61fa      	str	r2, [r7, #28]
 800443a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800443e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004442:	f7fc fc31 	bl	8000ca8 <__aeabi_uldivmod>
 8004446:	4602      	mov	r2, r0
 8004448:	460b      	mov	r3, r1
 800444a:	4613      	mov	r3, r2
 800444c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800444e:	e053      	b.n	80044f8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004450:	4b35      	ldr	r3, [pc, #212]	; (8004528 <HAL_RCC_GetSysClockFreq+0x180>)
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	099b      	lsrs	r3, r3, #6
 8004456:	2200      	movs	r2, #0
 8004458:	613b      	str	r3, [r7, #16]
 800445a:	617a      	str	r2, [r7, #20]
 800445c:	693b      	ldr	r3, [r7, #16]
 800445e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004462:	f04f 0b00 	mov.w	fp, #0
 8004466:	4652      	mov	r2, sl
 8004468:	465b      	mov	r3, fp
 800446a:	f04f 0000 	mov.w	r0, #0
 800446e:	f04f 0100 	mov.w	r1, #0
 8004472:	0159      	lsls	r1, r3, #5
 8004474:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004478:	0150      	lsls	r0, r2, #5
 800447a:	4602      	mov	r2, r0
 800447c:	460b      	mov	r3, r1
 800447e:	ebb2 080a 	subs.w	r8, r2, sl
 8004482:	eb63 090b 	sbc.w	r9, r3, fp
 8004486:	f04f 0200 	mov.w	r2, #0
 800448a:	f04f 0300 	mov.w	r3, #0
 800448e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004492:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004496:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800449a:	ebb2 0408 	subs.w	r4, r2, r8
 800449e:	eb63 0509 	sbc.w	r5, r3, r9
 80044a2:	f04f 0200 	mov.w	r2, #0
 80044a6:	f04f 0300 	mov.w	r3, #0
 80044aa:	00eb      	lsls	r3, r5, #3
 80044ac:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80044b0:	00e2      	lsls	r2, r4, #3
 80044b2:	4614      	mov	r4, r2
 80044b4:	461d      	mov	r5, r3
 80044b6:	eb14 030a 	adds.w	r3, r4, sl
 80044ba:	603b      	str	r3, [r7, #0]
 80044bc:	eb45 030b 	adc.w	r3, r5, fp
 80044c0:	607b      	str	r3, [r7, #4]
 80044c2:	f04f 0200 	mov.w	r2, #0
 80044c6:	f04f 0300 	mov.w	r3, #0
 80044ca:	e9d7 4500 	ldrd	r4, r5, [r7]
 80044ce:	4629      	mov	r1, r5
 80044d0:	028b      	lsls	r3, r1, #10
 80044d2:	4621      	mov	r1, r4
 80044d4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80044d8:	4621      	mov	r1, r4
 80044da:	028a      	lsls	r2, r1, #10
 80044dc:	4610      	mov	r0, r2
 80044de:	4619      	mov	r1, r3
 80044e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044e2:	2200      	movs	r2, #0
 80044e4:	60bb      	str	r3, [r7, #8]
 80044e6:	60fa      	str	r2, [r7, #12]
 80044e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80044ec:	f7fc fbdc 	bl	8000ca8 <__aeabi_uldivmod>
 80044f0:	4602      	mov	r2, r0
 80044f2:	460b      	mov	r3, r1
 80044f4:	4613      	mov	r3, r2
 80044f6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80044f8:	4b0b      	ldr	r3, [pc, #44]	; (8004528 <HAL_RCC_GetSysClockFreq+0x180>)
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	0c1b      	lsrs	r3, r3, #16
 80044fe:	f003 0303 	and.w	r3, r3, #3
 8004502:	3301      	adds	r3, #1
 8004504:	005b      	lsls	r3, r3, #1
 8004506:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8004508:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800450a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800450c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004510:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004512:	e002      	b.n	800451a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004514:	4b05      	ldr	r3, [pc, #20]	; (800452c <HAL_RCC_GetSysClockFreq+0x184>)
 8004516:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004518:	bf00      	nop
    }
  }
  return sysclockfreq;
 800451a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800451c:	4618      	mov	r0, r3
 800451e:	3740      	adds	r7, #64	; 0x40
 8004520:	46bd      	mov	sp, r7
 8004522:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004526:	bf00      	nop
 8004528:	40023800 	.word	0x40023800
 800452c:	00f42400 	.word	0x00f42400
 8004530:	017d7840 	.word	0x017d7840

08004534 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004534:	b480      	push	{r7}
 8004536:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004538:	4b03      	ldr	r3, [pc, #12]	; (8004548 <HAL_RCC_GetHCLKFreq+0x14>)
 800453a:	681b      	ldr	r3, [r3, #0]
}
 800453c:	4618      	mov	r0, r3
 800453e:	46bd      	mov	sp, r7
 8004540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004544:	4770      	bx	lr
 8004546:	bf00      	nop
 8004548:	2000000c 	.word	0x2000000c

0800454c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004550:	f7ff fff0 	bl	8004534 <HAL_RCC_GetHCLKFreq>
 8004554:	4602      	mov	r2, r0
 8004556:	4b05      	ldr	r3, [pc, #20]	; (800456c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004558:	689b      	ldr	r3, [r3, #8]
 800455a:	0a9b      	lsrs	r3, r3, #10
 800455c:	f003 0307 	and.w	r3, r3, #7
 8004560:	4903      	ldr	r1, [pc, #12]	; (8004570 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004562:	5ccb      	ldrb	r3, [r1, r3]
 8004564:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004568:	4618      	mov	r0, r3
 800456a:	bd80      	pop	{r7, pc}
 800456c:	40023800 	.word	0x40023800
 8004570:	0800a7e0 	.word	0x0800a7e0

08004574 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004578:	f7ff ffdc 	bl	8004534 <HAL_RCC_GetHCLKFreq>
 800457c:	4602      	mov	r2, r0
 800457e:	4b05      	ldr	r3, [pc, #20]	; (8004594 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	0b5b      	lsrs	r3, r3, #13
 8004584:	f003 0307 	and.w	r3, r3, #7
 8004588:	4903      	ldr	r1, [pc, #12]	; (8004598 <HAL_RCC_GetPCLK2Freq+0x24>)
 800458a:	5ccb      	ldrb	r3, [r1, r3]
 800458c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004590:	4618      	mov	r0, r3
 8004592:	bd80      	pop	{r7, pc}
 8004594:	40023800 	.word	0x40023800
 8004598:	0800a7e0 	.word	0x0800a7e0

0800459c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b082      	sub	sp, #8
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d101      	bne.n	80045ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	e041      	b.n	8004632 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d106      	bne.n	80045c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2200      	movs	r2, #0
 80045be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80045c2:	6878      	ldr	r0, [r7, #4]
 80045c4:	f7fd fd90 	bl	80020e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2202      	movs	r2, #2
 80045cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681a      	ldr	r2, [r3, #0]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	3304      	adds	r3, #4
 80045d8:	4619      	mov	r1, r3
 80045da:	4610      	mov	r0, r2
 80045dc:	f000 fad8 	bl	8004b90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2201      	movs	r2, #1
 80045e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2201      	movs	r2, #1
 80045ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2201      	movs	r2, #1
 80045f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2201      	movs	r2, #1
 80045fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2201      	movs	r2, #1
 8004604:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2201      	movs	r2, #1
 800460c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2201      	movs	r2, #1
 8004614:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2201      	movs	r2, #1
 800461c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2201      	movs	r2, #1
 8004624:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2201      	movs	r2, #1
 800462c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004630:	2300      	movs	r3, #0
}
 8004632:	4618      	mov	r0, r3
 8004634:	3708      	adds	r7, #8
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}

0800463a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800463a:	b580      	push	{r7, lr}
 800463c:	b082      	sub	sp, #8
 800463e:	af00      	add	r7, sp, #0
 8004640:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d101      	bne.n	800464c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004648:	2301      	movs	r3, #1
 800464a:	e041      	b.n	80046d0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004652:	b2db      	uxtb	r3, r3
 8004654:	2b00      	cmp	r3, #0
 8004656:	d106      	bne.n	8004666 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2200      	movs	r2, #0
 800465c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004660:	6878      	ldr	r0, [r7, #4]
 8004662:	f000 f839 	bl	80046d8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2202      	movs	r2, #2
 800466a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	3304      	adds	r3, #4
 8004676:	4619      	mov	r1, r3
 8004678:	4610      	mov	r0, r2
 800467a:	f000 fa89 	bl	8004b90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2201      	movs	r2, #1
 8004682:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2201      	movs	r2, #1
 800468a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2201      	movs	r2, #1
 8004692:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2201      	movs	r2, #1
 800469a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2201      	movs	r2, #1
 80046a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2201      	movs	r2, #1
 80046aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2201      	movs	r2, #1
 80046b2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2201      	movs	r2, #1
 80046ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2201      	movs	r2, #1
 80046c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2201      	movs	r2, #1
 80046ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80046ce:	2300      	movs	r3, #0
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	3708      	adds	r7, #8
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bd80      	pop	{r7, pc}

080046d8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80046d8:	b480      	push	{r7}
 80046da:	b083      	sub	sp, #12
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80046e0:	bf00      	nop
 80046e2:	370c      	adds	r7, #12
 80046e4:	46bd      	mov	sp, r7
 80046e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ea:	4770      	bx	lr

080046ec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b084      	sub	sp, #16
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
 80046f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d109      	bne.n	8004710 <HAL_TIM_PWM_Start+0x24>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004702:	b2db      	uxtb	r3, r3
 8004704:	2b01      	cmp	r3, #1
 8004706:	bf14      	ite	ne
 8004708:	2301      	movne	r3, #1
 800470a:	2300      	moveq	r3, #0
 800470c:	b2db      	uxtb	r3, r3
 800470e:	e022      	b.n	8004756 <HAL_TIM_PWM_Start+0x6a>
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	2b04      	cmp	r3, #4
 8004714:	d109      	bne.n	800472a <HAL_TIM_PWM_Start+0x3e>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800471c:	b2db      	uxtb	r3, r3
 800471e:	2b01      	cmp	r3, #1
 8004720:	bf14      	ite	ne
 8004722:	2301      	movne	r3, #1
 8004724:	2300      	moveq	r3, #0
 8004726:	b2db      	uxtb	r3, r3
 8004728:	e015      	b.n	8004756 <HAL_TIM_PWM_Start+0x6a>
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	2b08      	cmp	r3, #8
 800472e:	d109      	bne.n	8004744 <HAL_TIM_PWM_Start+0x58>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004736:	b2db      	uxtb	r3, r3
 8004738:	2b01      	cmp	r3, #1
 800473a:	bf14      	ite	ne
 800473c:	2301      	movne	r3, #1
 800473e:	2300      	moveq	r3, #0
 8004740:	b2db      	uxtb	r3, r3
 8004742:	e008      	b.n	8004756 <HAL_TIM_PWM_Start+0x6a>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800474a:	b2db      	uxtb	r3, r3
 800474c:	2b01      	cmp	r3, #1
 800474e:	bf14      	ite	ne
 8004750:	2301      	movne	r3, #1
 8004752:	2300      	moveq	r3, #0
 8004754:	b2db      	uxtb	r3, r3
 8004756:	2b00      	cmp	r3, #0
 8004758:	d001      	beq.n	800475e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	e07c      	b.n	8004858 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d104      	bne.n	800476e <HAL_TIM_PWM_Start+0x82>
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2202      	movs	r2, #2
 8004768:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800476c:	e013      	b.n	8004796 <HAL_TIM_PWM_Start+0xaa>
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	2b04      	cmp	r3, #4
 8004772:	d104      	bne.n	800477e <HAL_TIM_PWM_Start+0x92>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2202      	movs	r2, #2
 8004778:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800477c:	e00b      	b.n	8004796 <HAL_TIM_PWM_Start+0xaa>
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	2b08      	cmp	r3, #8
 8004782:	d104      	bne.n	800478e <HAL_TIM_PWM_Start+0xa2>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2202      	movs	r2, #2
 8004788:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800478c:	e003      	b.n	8004796 <HAL_TIM_PWM_Start+0xaa>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2202      	movs	r2, #2
 8004792:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	2201      	movs	r2, #1
 800479c:	6839      	ldr	r1, [r7, #0]
 800479e:	4618      	mov	r0, r3
 80047a0:	f000 fce0 	bl	8005164 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a2d      	ldr	r2, [pc, #180]	; (8004860 <HAL_TIM_PWM_Start+0x174>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d004      	beq.n	80047b8 <HAL_TIM_PWM_Start+0xcc>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a2c      	ldr	r2, [pc, #176]	; (8004864 <HAL_TIM_PWM_Start+0x178>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d101      	bne.n	80047bc <HAL_TIM_PWM_Start+0xd0>
 80047b8:	2301      	movs	r3, #1
 80047ba:	e000      	b.n	80047be <HAL_TIM_PWM_Start+0xd2>
 80047bc:	2300      	movs	r3, #0
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d007      	beq.n	80047d2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80047d0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4a22      	ldr	r2, [pc, #136]	; (8004860 <HAL_TIM_PWM_Start+0x174>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d022      	beq.n	8004822 <HAL_TIM_PWM_Start+0x136>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047e4:	d01d      	beq.n	8004822 <HAL_TIM_PWM_Start+0x136>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4a1f      	ldr	r2, [pc, #124]	; (8004868 <HAL_TIM_PWM_Start+0x17c>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d018      	beq.n	8004822 <HAL_TIM_PWM_Start+0x136>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a1d      	ldr	r2, [pc, #116]	; (800486c <HAL_TIM_PWM_Start+0x180>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d013      	beq.n	8004822 <HAL_TIM_PWM_Start+0x136>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4a1c      	ldr	r2, [pc, #112]	; (8004870 <HAL_TIM_PWM_Start+0x184>)
 8004800:	4293      	cmp	r3, r2
 8004802:	d00e      	beq.n	8004822 <HAL_TIM_PWM_Start+0x136>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	4a16      	ldr	r2, [pc, #88]	; (8004864 <HAL_TIM_PWM_Start+0x178>)
 800480a:	4293      	cmp	r3, r2
 800480c:	d009      	beq.n	8004822 <HAL_TIM_PWM_Start+0x136>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4a18      	ldr	r2, [pc, #96]	; (8004874 <HAL_TIM_PWM_Start+0x188>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d004      	beq.n	8004822 <HAL_TIM_PWM_Start+0x136>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	4a16      	ldr	r2, [pc, #88]	; (8004878 <HAL_TIM_PWM_Start+0x18c>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d111      	bne.n	8004846 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	689b      	ldr	r3, [r3, #8]
 8004828:	f003 0307 	and.w	r3, r3, #7
 800482c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	2b06      	cmp	r3, #6
 8004832:	d010      	beq.n	8004856 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	681a      	ldr	r2, [r3, #0]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f042 0201 	orr.w	r2, r2, #1
 8004842:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004844:	e007      	b.n	8004856 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	681a      	ldr	r2, [r3, #0]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f042 0201 	orr.w	r2, r2, #1
 8004854:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004856:	2300      	movs	r3, #0
}
 8004858:	4618      	mov	r0, r3
 800485a:	3710      	adds	r7, #16
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}
 8004860:	40010000 	.word	0x40010000
 8004864:	40010400 	.word	0x40010400
 8004868:	40000400 	.word	0x40000400
 800486c:	40000800 	.word	0x40000800
 8004870:	40000c00 	.word	0x40000c00
 8004874:	40014000 	.word	0x40014000
 8004878:	40001800 	.word	0x40001800

0800487c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b086      	sub	sp, #24
 8004880:	af00      	add	r7, sp, #0
 8004882:	60f8      	str	r0, [r7, #12]
 8004884:	60b9      	str	r1, [r7, #8]
 8004886:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004888:	2300      	movs	r3, #0
 800488a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004892:	2b01      	cmp	r3, #1
 8004894:	d101      	bne.n	800489a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004896:	2302      	movs	r3, #2
 8004898:	e0ae      	b.n	80049f8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2201      	movs	r2, #1
 800489e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2b0c      	cmp	r3, #12
 80048a6:	f200 809f 	bhi.w	80049e8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80048aa:	a201      	add	r2, pc, #4	; (adr r2, 80048b0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80048ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048b0:	080048e5 	.word	0x080048e5
 80048b4:	080049e9 	.word	0x080049e9
 80048b8:	080049e9 	.word	0x080049e9
 80048bc:	080049e9 	.word	0x080049e9
 80048c0:	08004925 	.word	0x08004925
 80048c4:	080049e9 	.word	0x080049e9
 80048c8:	080049e9 	.word	0x080049e9
 80048cc:	080049e9 	.word	0x080049e9
 80048d0:	08004967 	.word	0x08004967
 80048d4:	080049e9 	.word	0x080049e9
 80048d8:	080049e9 	.word	0x080049e9
 80048dc:	080049e9 	.word	0x080049e9
 80048e0:	080049a7 	.word	0x080049a7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	68b9      	ldr	r1, [r7, #8]
 80048ea:	4618      	mov	r0, r3
 80048ec:	f000 f9f0 	bl	8004cd0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	699a      	ldr	r2, [r3, #24]
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f042 0208 	orr.w	r2, r2, #8
 80048fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	699a      	ldr	r2, [r3, #24]
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f022 0204 	bic.w	r2, r2, #4
 800490e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	6999      	ldr	r1, [r3, #24]
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	691a      	ldr	r2, [r3, #16]
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	430a      	orrs	r2, r1
 8004920:	619a      	str	r2, [r3, #24]
      break;
 8004922:	e064      	b.n	80049ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	68b9      	ldr	r1, [r7, #8]
 800492a:	4618      	mov	r0, r3
 800492c:	f000 fa40 	bl	8004db0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	699a      	ldr	r2, [r3, #24]
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800493e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	699a      	ldr	r2, [r3, #24]
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800494e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	6999      	ldr	r1, [r3, #24]
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	691b      	ldr	r3, [r3, #16]
 800495a:	021a      	lsls	r2, r3, #8
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	430a      	orrs	r2, r1
 8004962:	619a      	str	r2, [r3, #24]
      break;
 8004964:	e043      	b.n	80049ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	68b9      	ldr	r1, [r7, #8]
 800496c:	4618      	mov	r0, r3
 800496e:	f000 fa95 	bl	8004e9c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	69da      	ldr	r2, [r3, #28]
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f042 0208 	orr.w	r2, r2, #8
 8004980:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	69da      	ldr	r2, [r3, #28]
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f022 0204 	bic.w	r2, r2, #4
 8004990:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	69d9      	ldr	r1, [r3, #28]
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	691a      	ldr	r2, [r3, #16]
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	430a      	orrs	r2, r1
 80049a2:	61da      	str	r2, [r3, #28]
      break;
 80049a4:	e023      	b.n	80049ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	68b9      	ldr	r1, [r7, #8]
 80049ac:	4618      	mov	r0, r3
 80049ae:	f000 fae9 	bl	8004f84 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	69da      	ldr	r2, [r3, #28]
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80049c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	69da      	ldr	r2, [r3, #28]
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	69d9      	ldr	r1, [r3, #28]
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	691b      	ldr	r3, [r3, #16]
 80049dc:	021a      	lsls	r2, r3, #8
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	430a      	orrs	r2, r1
 80049e4:	61da      	str	r2, [r3, #28]
      break;
 80049e6:	e002      	b.n	80049ee <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80049e8:	2301      	movs	r3, #1
 80049ea:	75fb      	strb	r3, [r7, #23]
      break;
 80049ec:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2200      	movs	r2, #0
 80049f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80049f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80049f8:	4618      	mov	r0, r3
 80049fa:	3718      	adds	r7, #24
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bd80      	pop	{r7, pc}

08004a00 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b084      	sub	sp, #16
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
 8004a08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a14:	2b01      	cmp	r3, #1
 8004a16:	d101      	bne.n	8004a1c <HAL_TIM_ConfigClockSource+0x1c>
 8004a18:	2302      	movs	r3, #2
 8004a1a:	e0b4      	b.n	8004b86 <HAL_TIM_ConfigClockSource+0x186>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2202      	movs	r2, #2
 8004a28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	689b      	ldr	r3, [r3, #8]
 8004a32:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a34:	68bb      	ldr	r3, [r7, #8]
 8004a36:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004a3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004a42:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	68ba      	ldr	r2, [r7, #8]
 8004a4a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a54:	d03e      	beq.n	8004ad4 <HAL_TIM_ConfigClockSource+0xd4>
 8004a56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a5a:	f200 8087 	bhi.w	8004b6c <HAL_TIM_ConfigClockSource+0x16c>
 8004a5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a62:	f000 8086 	beq.w	8004b72 <HAL_TIM_ConfigClockSource+0x172>
 8004a66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a6a:	d87f      	bhi.n	8004b6c <HAL_TIM_ConfigClockSource+0x16c>
 8004a6c:	2b70      	cmp	r3, #112	; 0x70
 8004a6e:	d01a      	beq.n	8004aa6 <HAL_TIM_ConfigClockSource+0xa6>
 8004a70:	2b70      	cmp	r3, #112	; 0x70
 8004a72:	d87b      	bhi.n	8004b6c <HAL_TIM_ConfigClockSource+0x16c>
 8004a74:	2b60      	cmp	r3, #96	; 0x60
 8004a76:	d050      	beq.n	8004b1a <HAL_TIM_ConfigClockSource+0x11a>
 8004a78:	2b60      	cmp	r3, #96	; 0x60
 8004a7a:	d877      	bhi.n	8004b6c <HAL_TIM_ConfigClockSource+0x16c>
 8004a7c:	2b50      	cmp	r3, #80	; 0x50
 8004a7e:	d03c      	beq.n	8004afa <HAL_TIM_ConfigClockSource+0xfa>
 8004a80:	2b50      	cmp	r3, #80	; 0x50
 8004a82:	d873      	bhi.n	8004b6c <HAL_TIM_ConfigClockSource+0x16c>
 8004a84:	2b40      	cmp	r3, #64	; 0x40
 8004a86:	d058      	beq.n	8004b3a <HAL_TIM_ConfigClockSource+0x13a>
 8004a88:	2b40      	cmp	r3, #64	; 0x40
 8004a8a:	d86f      	bhi.n	8004b6c <HAL_TIM_ConfigClockSource+0x16c>
 8004a8c:	2b30      	cmp	r3, #48	; 0x30
 8004a8e:	d064      	beq.n	8004b5a <HAL_TIM_ConfigClockSource+0x15a>
 8004a90:	2b30      	cmp	r3, #48	; 0x30
 8004a92:	d86b      	bhi.n	8004b6c <HAL_TIM_ConfigClockSource+0x16c>
 8004a94:	2b20      	cmp	r3, #32
 8004a96:	d060      	beq.n	8004b5a <HAL_TIM_ConfigClockSource+0x15a>
 8004a98:	2b20      	cmp	r3, #32
 8004a9a:	d867      	bhi.n	8004b6c <HAL_TIM_ConfigClockSource+0x16c>
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d05c      	beq.n	8004b5a <HAL_TIM_ConfigClockSource+0x15a>
 8004aa0:	2b10      	cmp	r3, #16
 8004aa2:	d05a      	beq.n	8004b5a <HAL_TIM_ConfigClockSource+0x15a>
 8004aa4:	e062      	b.n	8004b6c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6818      	ldr	r0, [r3, #0]
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	6899      	ldr	r1, [r3, #8]
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	685a      	ldr	r2, [r3, #4]
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	68db      	ldr	r3, [r3, #12]
 8004ab6:	f000 fb35 	bl	8005124 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004ac8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	68ba      	ldr	r2, [r7, #8]
 8004ad0:	609a      	str	r2, [r3, #8]
      break;
 8004ad2:	e04f      	b.n	8004b74 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6818      	ldr	r0, [r3, #0]
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	6899      	ldr	r1, [r3, #8]
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	685a      	ldr	r2, [r3, #4]
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	f000 fb1e 	bl	8005124 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	689a      	ldr	r2, [r3, #8]
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004af6:	609a      	str	r2, [r3, #8]
      break;
 8004af8:	e03c      	b.n	8004b74 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6818      	ldr	r0, [r3, #0]
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	6859      	ldr	r1, [r3, #4]
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	68db      	ldr	r3, [r3, #12]
 8004b06:	461a      	mov	r2, r3
 8004b08:	f000 fa92 	bl	8005030 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	2150      	movs	r1, #80	; 0x50
 8004b12:	4618      	mov	r0, r3
 8004b14:	f000 faeb 	bl	80050ee <TIM_ITRx_SetConfig>
      break;
 8004b18:	e02c      	b.n	8004b74 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6818      	ldr	r0, [r3, #0]
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	6859      	ldr	r1, [r3, #4]
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	68db      	ldr	r3, [r3, #12]
 8004b26:	461a      	mov	r2, r3
 8004b28:	f000 fab1 	bl	800508e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	2160      	movs	r1, #96	; 0x60
 8004b32:	4618      	mov	r0, r3
 8004b34:	f000 fadb 	bl	80050ee <TIM_ITRx_SetConfig>
      break;
 8004b38:	e01c      	b.n	8004b74 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6818      	ldr	r0, [r3, #0]
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	6859      	ldr	r1, [r3, #4]
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	68db      	ldr	r3, [r3, #12]
 8004b46:	461a      	mov	r2, r3
 8004b48:	f000 fa72 	bl	8005030 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	2140      	movs	r1, #64	; 0x40
 8004b52:	4618      	mov	r0, r3
 8004b54:	f000 facb 	bl	80050ee <TIM_ITRx_SetConfig>
      break;
 8004b58:	e00c      	b.n	8004b74 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4619      	mov	r1, r3
 8004b64:	4610      	mov	r0, r2
 8004b66:	f000 fac2 	bl	80050ee <TIM_ITRx_SetConfig>
      break;
 8004b6a:	e003      	b.n	8004b74 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	73fb      	strb	r3, [r7, #15]
      break;
 8004b70:	e000      	b.n	8004b74 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004b72:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2201      	movs	r2, #1
 8004b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004b84:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b86:	4618      	mov	r0, r3
 8004b88:	3710      	adds	r7, #16
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bd80      	pop	{r7, pc}
	...

08004b90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004b90:	b480      	push	{r7}
 8004b92:	b085      	sub	sp, #20
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
 8004b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	4a40      	ldr	r2, [pc, #256]	; (8004ca4 <TIM_Base_SetConfig+0x114>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d013      	beq.n	8004bd0 <TIM_Base_SetConfig+0x40>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bae:	d00f      	beq.n	8004bd0 <TIM_Base_SetConfig+0x40>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	4a3d      	ldr	r2, [pc, #244]	; (8004ca8 <TIM_Base_SetConfig+0x118>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d00b      	beq.n	8004bd0 <TIM_Base_SetConfig+0x40>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	4a3c      	ldr	r2, [pc, #240]	; (8004cac <TIM_Base_SetConfig+0x11c>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d007      	beq.n	8004bd0 <TIM_Base_SetConfig+0x40>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	4a3b      	ldr	r2, [pc, #236]	; (8004cb0 <TIM_Base_SetConfig+0x120>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d003      	beq.n	8004bd0 <TIM_Base_SetConfig+0x40>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	4a3a      	ldr	r2, [pc, #232]	; (8004cb4 <TIM_Base_SetConfig+0x124>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d108      	bne.n	8004be2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bd6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	68fa      	ldr	r2, [r7, #12]
 8004bde:	4313      	orrs	r3, r2
 8004be0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	4a2f      	ldr	r2, [pc, #188]	; (8004ca4 <TIM_Base_SetConfig+0x114>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d02b      	beq.n	8004c42 <TIM_Base_SetConfig+0xb2>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bf0:	d027      	beq.n	8004c42 <TIM_Base_SetConfig+0xb2>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	4a2c      	ldr	r2, [pc, #176]	; (8004ca8 <TIM_Base_SetConfig+0x118>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d023      	beq.n	8004c42 <TIM_Base_SetConfig+0xb2>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	4a2b      	ldr	r2, [pc, #172]	; (8004cac <TIM_Base_SetConfig+0x11c>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d01f      	beq.n	8004c42 <TIM_Base_SetConfig+0xb2>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	4a2a      	ldr	r2, [pc, #168]	; (8004cb0 <TIM_Base_SetConfig+0x120>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d01b      	beq.n	8004c42 <TIM_Base_SetConfig+0xb2>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	4a29      	ldr	r2, [pc, #164]	; (8004cb4 <TIM_Base_SetConfig+0x124>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d017      	beq.n	8004c42 <TIM_Base_SetConfig+0xb2>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	4a28      	ldr	r2, [pc, #160]	; (8004cb8 <TIM_Base_SetConfig+0x128>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d013      	beq.n	8004c42 <TIM_Base_SetConfig+0xb2>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	4a27      	ldr	r2, [pc, #156]	; (8004cbc <TIM_Base_SetConfig+0x12c>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d00f      	beq.n	8004c42 <TIM_Base_SetConfig+0xb2>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	4a26      	ldr	r2, [pc, #152]	; (8004cc0 <TIM_Base_SetConfig+0x130>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d00b      	beq.n	8004c42 <TIM_Base_SetConfig+0xb2>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	4a25      	ldr	r2, [pc, #148]	; (8004cc4 <TIM_Base_SetConfig+0x134>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d007      	beq.n	8004c42 <TIM_Base_SetConfig+0xb2>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	4a24      	ldr	r2, [pc, #144]	; (8004cc8 <TIM_Base_SetConfig+0x138>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d003      	beq.n	8004c42 <TIM_Base_SetConfig+0xb2>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	4a23      	ldr	r2, [pc, #140]	; (8004ccc <TIM_Base_SetConfig+0x13c>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d108      	bne.n	8004c54 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	68db      	ldr	r3, [r3, #12]
 8004c4e:	68fa      	ldr	r2, [r7, #12]
 8004c50:	4313      	orrs	r3, r2
 8004c52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	695b      	ldr	r3, [r3, #20]
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	68fa      	ldr	r2, [r7, #12]
 8004c66:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	689a      	ldr	r2, [r3, #8]
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	4a0a      	ldr	r2, [pc, #40]	; (8004ca4 <TIM_Base_SetConfig+0x114>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d003      	beq.n	8004c88 <TIM_Base_SetConfig+0xf8>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	4a0c      	ldr	r2, [pc, #48]	; (8004cb4 <TIM_Base_SetConfig+0x124>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d103      	bne.n	8004c90 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	691a      	ldr	r2, [r3, #16]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2201      	movs	r2, #1
 8004c94:	615a      	str	r2, [r3, #20]
}
 8004c96:	bf00      	nop
 8004c98:	3714      	adds	r7, #20
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca0:	4770      	bx	lr
 8004ca2:	bf00      	nop
 8004ca4:	40010000 	.word	0x40010000
 8004ca8:	40000400 	.word	0x40000400
 8004cac:	40000800 	.word	0x40000800
 8004cb0:	40000c00 	.word	0x40000c00
 8004cb4:	40010400 	.word	0x40010400
 8004cb8:	40014000 	.word	0x40014000
 8004cbc:	40014400 	.word	0x40014400
 8004cc0:	40014800 	.word	0x40014800
 8004cc4:	40001800 	.word	0x40001800
 8004cc8:	40001c00 	.word	0x40001c00
 8004ccc:	40002000 	.word	0x40002000

08004cd0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b087      	sub	sp, #28
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
 8004cd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6a1b      	ldr	r3, [r3, #32]
 8004cde:	f023 0201 	bic.w	r2, r3, #1
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6a1b      	ldr	r3, [r3, #32]
 8004cea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	699b      	ldr	r3, [r3, #24]
 8004cf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	f023 0303 	bic.w	r3, r3, #3
 8004d06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	68fa      	ldr	r2, [r7, #12]
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	f023 0302 	bic.w	r3, r3, #2
 8004d18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	689b      	ldr	r3, [r3, #8]
 8004d1e:	697a      	ldr	r2, [r7, #20]
 8004d20:	4313      	orrs	r3, r2
 8004d22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	4a20      	ldr	r2, [pc, #128]	; (8004da8 <TIM_OC1_SetConfig+0xd8>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d003      	beq.n	8004d34 <TIM_OC1_SetConfig+0x64>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	4a1f      	ldr	r2, [pc, #124]	; (8004dac <TIM_OC1_SetConfig+0xdc>)
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d10c      	bne.n	8004d4e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	f023 0308 	bic.w	r3, r3, #8
 8004d3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	68db      	ldr	r3, [r3, #12]
 8004d40:	697a      	ldr	r2, [r7, #20]
 8004d42:	4313      	orrs	r3, r2
 8004d44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	f023 0304 	bic.w	r3, r3, #4
 8004d4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	4a15      	ldr	r2, [pc, #84]	; (8004da8 <TIM_OC1_SetConfig+0xd8>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d003      	beq.n	8004d5e <TIM_OC1_SetConfig+0x8e>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	4a14      	ldr	r2, [pc, #80]	; (8004dac <TIM_OC1_SetConfig+0xdc>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d111      	bne.n	8004d82 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004d5e:	693b      	ldr	r3, [r7, #16]
 8004d60:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004d64:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004d6c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	695b      	ldr	r3, [r3, #20]
 8004d72:	693a      	ldr	r2, [r7, #16]
 8004d74:	4313      	orrs	r3, r2
 8004d76:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	699b      	ldr	r3, [r3, #24]
 8004d7c:	693a      	ldr	r2, [r7, #16]
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	693a      	ldr	r2, [r7, #16]
 8004d86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	68fa      	ldr	r2, [r7, #12]
 8004d8c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	685a      	ldr	r2, [r3, #4]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	697a      	ldr	r2, [r7, #20]
 8004d9a:	621a      	str	r2, [r3, #32]
}
 8004d9c:	bf00      	nop
 8004d9e:	371c      	adds	r7, #28
 8004da0:	46bd      	mov	sp, r7
 8004da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da6:	4770      	bx	lr
 8004da8:	40010000 	.word	0x40010000
 8004dac:	40010400 	.word	0x40010400

08004db0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b087      	sub	sp, #28
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
 8004db8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6a1b      	ldr	r3, [r3, #32]
 8004dbe:	f023 0210 	bic.w	r2, r3, #16
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6a1b      	ldr	r3, [r3, #32]
 8004dca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	699b      	ldr	r3, [r3, #24]
 8004dd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004dde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004de6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	021b      	lsls	r3, r3, #8
 8004dee:	68fa      	ldr	r2, [r7, #12]
 8004df0:	4313      	orrs	r3, r2
 8004df2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	f023 0320 	bic.w	r3, r3, #32
 8004dfa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	689b      	ldr	r3, [r3, #8]
 8004e00:	011b      	lsls	r3, r3, #4
 8004e02:	697a      	ldr	r2, [r7, #20]
 8004e04:	4313      	orrs	r3, r2
 8004e06:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	4a22      	ldr	r2, [pc, #136]	; (8004e94 <TIM_OC2_SetConfig+0xe4>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d003      	beq.n	8004e18 <TIM_OC2_SetConfig+0x68>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	4a21      	ldr	r2, [pc, #132]	; (8004e98 <TIM_OC2_SetConfig+0xe8>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d10d      	bne.n	8004e34 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004e18:	697b      	ldr	r3, [r7, #20]
 8004e1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e1e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	68db      	ldr	r3, [r3, #12]
 8004e24:	011b      	lsls	r3, r3, #4
 8004e26:	697a      	ldr	r2, [r7, #20]
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e32:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	4a17      	ldr	r2, [pc, #92]	; (8004e94 <TIM_OC2_SetConfig+0xe4>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d003      	beq.n	8004e44 <TIM_OC2_SetConfig+0x94>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	4a16      	ldr	r2, [pc, #88]	; (8004e98 <TIM_OC2_SetConfig+0xe8>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d113      	bne.n	8004e6c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004e4a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004e4c:	693b      	ldr	r3, [r7, #16]
 8004e4e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004e52:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	695b      	ldr	r3, [r3, #20]
 8004e58:	009b      	lsls	r3, r3, #2
 8004e5a:	693a      	ldr	r2, [r7, #16]
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	699b      	ldr	r3, [r3, #24]
 8004e64:	009b      	lsls	r3, r3, #2
 8004e66:	693a      	ldr	r2, [r7, #16]
 8004e68:	4313      	orrs	r3, r2
 8004e6a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	693a      	ldr	r2, [r7, #16]
 8004e70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	68fa      	ldr	r2, [r7, #12]
 8004e76:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	685a      	ldr	r2, [r3, #4]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	697a      	ldr	r2, [r7, #20]
 8004e84:	621a      	str	r2, [r3, #32]
}
 8004e86:	bf00      	nop
 8004e88:	371c      	adds	r7, #28
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e90:	4770      	bx	lr
 8004e92:	bf00      	nop
 8004e94:	40010000 	.word	0x40010000
 8004e98:	40010400 	.word	0x40010400

08004e9c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b087      	sub	sp, #28
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
 8004ea4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6a1b      	ldr	r3, [r3, #32]
 8004eaa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6a1b      	ldr	r3, [r3, #32]
 8004eb6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	69db      	ldr	r3, [r3, #28]
 8004ec2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004eca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	f023 0303 	bic.w	r3, r3, #3
 8004ed2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	68fa      	ldr	r2, [r7, #12]
 8004eda:	4313      	orrs	r3, r2
 8004edc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ee4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	689b      	ldr	r3, [r3, #8]
 8004eea:	021b      	lsls	r3, r3, #8
 8004eec:	697a      	ldr	r2, [r7, #20]
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	4a21      	ldr	r2, [pc, #132]	; (8004f7c <TIM_OC3_SetConfig+0xe0>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d003      	beq.n	8004f02 <TIM_OC3_SetConfig+0x66>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	4a20      	ldr	r2, [pc, #128]	; (8004f80 <TIM_OC3_SetConfig+0xe4>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d10d      	bne.n	8004f1e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004f08:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	68db      	ldr	r3, [r3, #12]
 8004f0e:	021b      	lsls	r3, r3, #8
 8004f10:	697a      	ldr	r2, [r7, #20]
 8004f12:	4313      	orrs	r3, r2
 8004f14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004f1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	4a16      	ldr	r2, [pc, #88]	; (8004f7c <TIM_OC3_SetConfig+0xe0>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d003      	beq.n	8004f2e <TIM_OC3_SetConfig+0x92>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	4a15      	ldr	r2, [pc, #84]	; (8004f80 <TIM_OC3_SetConfig+0xe4>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d113      	bne.n	8004f56 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004f2e:	693b      	ldr	r3, [r7, #16]
 8004f30:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004f34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004f3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	695b      	ldr	r3, [r3, #20]
 8004f42:	011b      	lsls	r3, r3, #4
 8004f44:	693a      	ldr	r2, [r7, #16]
 8004f46:	4313      	orrs	r3, r2
 8004f48:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	699b      	ldr	r3, [r3, #24]
 8004f4e:	011b      	lsls	r3, r3, #4
 8004f50:	693a      	ldr	r2, [r7, #16]
 8004f52:	4313      	orrs	r3, r2
 8004f54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	693a      	ldr	r2, [r7, #16]
 8004f5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	68fa      	ldr	r2, [r7, #12]
 8004f60:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	685a      	ldr	r2, [r3, #4]
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	697a      	ldr	r2, [r7, #20]
 8004f6e:	621a      	str	r2, [r3, #32]
}
 8004f70:	bf00      	nop
 8004f72:	371c      	adds	r7, #28
 8004f74:	46bd      	mov	sp, r7
 8004f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7a:	4770      	bx	lr
 8004f7c:	40010000 	.word	0x40010000
 8004f80:	40010400 	.word	0x40010400

08004f84 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f84:	b480      	push	{r7}
 8004f86:	b087      	sub	sp, #28
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
 8004f8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6a1b      	ldr	r3, [r3, #32]
 8004f92:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6a1b      	ldr	r3, [r3, #32]
 8004f9e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	685b      	ldr	r3, [r3, #4]
 8004fa4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	69db      	ldr	r3, [r3, #28]
 8004faa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004fb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	021b      	lsls	r3, r3, #8
 8004fc2:	68fa      	ldr	r2, [r7, #12]
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004fc8:	693b      	ldr	r3, [r7, #16]
 8004fca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004fce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	031b      	lsls	r3, r3, #12
 8004fd6:	693a      	ldr	r2, [r7, #16]
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	4a12      	ldr	r2, [pc, #72]	; (8005028 <TIM_OC4_SetConfig+0xa4>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d003      	beq.n	8004fec <TIM_OC4_SetConfig+0x68>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	4a11      	ldr	r2, [pc, #68]	; (800502c <TIM_OC4_SetConfig+0xa8>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d109      	bne.n	8005000 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004fec:	697b      	ldr	r3, [r7, #20]
 8004fee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004ff2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	695b      	ldr	r3, [r3, #20]
 8004ff8:	019b      	lsls	r3, r3, #6
 8004ffa:	697a      	ldr	r2, [r7, #20]
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	697a      	ldr	r2, [r7, #20]
 8005004:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	68fa      	ldr	r2, [r7, #12]
 800500a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	685a      	ldr	r2, [r3, #4]
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	693a      	ldr	r2, [r7, #16]
 8005018:	621a      	str	r2, [r3, #32]
}
 800501a:	bf00      	nop
 800501c:	371c      	adds	r7, #28
 800501e:	46bd      	mov	sp, r7
 8005020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005024:	4770      	bx	lr
 8005026:	bf00      	nop
 8005028:	40010000 	.word	0x40010000
 800502c:	40010400 	.word	0x40010400

08005030 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005030:	b480      	push	{r7}
 8005032:	b087      	sub	sp, #28
 8005034:	af00      	add	r7, sp, #0
 8005036:	60f8      	str	r0, [r7, #12]
 8005038:	60b9      	str	r1, [r7, #8]
 800503a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	6a1b      	ldr	r3, [r3, #32]
 8005040:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	6a1b      	ldr	r3, [r3, #32]
 8005046:	f023 0201 	bic.w	r2, r3, #1
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	699b      	ldr	r3, [r3, #24]
 8005052:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005054:	693b      	ldr	r3, [r7, #16]
 8005056:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800505a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	011b      	lsls	r3, r3, #4
 8005060:	693a      	ldr	r2, [r7, #16]
 8005062:	4313      	orrs	r3, r2
 8005064:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	f023 030a 	bic.w	r3, r3, #10
 800506c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800506e:	697a      	ldr	r2, [r7, #20]
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	4313      	orrs	r3, r2
 8005074:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	693a      	ldr	r2, [r7, #16]
 800507a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	697a      	ldr	r2, [r7, #20]
 8005080:	621a      	str	r2, [r3, #32]
}
 8005082:	bf00      	nop
 8005084:	371c      	adds	r7, #28
 8005086:	46bd      	mov	sp, r7
 8005088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508c:	4770      	bx	lr

0800508e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800508e:	b480      	push	{r7}
 8005090:	b087      	sub	sp, #28
 8005092:	af00      	add	r7, sp, #0
 8005094:	60f8      	str	r0, [r7, #12]
 8005096:	60b9      	str	r1, [r7, #8]
 8005098:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	6a1b      	ldr	r3, [r3, #32]
 800509e:	f023 0210 	bic.w	r2, r3, #16
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	699b      	ldr	r3, [r3, #24]
 80050aa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	6a1b      	ldr	r3, [r3, #32]
 80050b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80050b8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	031b      	lsls	r3, r3, #12
 80050be:	697a      	ldr	r2, [r7, #20]
 80050c0:	4313      	orrs	r3, r2
 80050c2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80050c4:	693b      	ldr	r3, [r7, #16]
 80050c6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80050ca:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	011b      	lsls	r3, r3, #4
 80050d0:	693a      	ldr	r2, [r7, #16]
 80050d2:	4313      	orrs	r3, r2
 80050d4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	697a      	ldr	r2, [r7, #20]
 80050da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	693a      	ldr	r2, [r7, #16]
 80050e0:	621a      	str	r2, [r3, #32]
}
 80050e2:	bf00      	nop
 80050e4:	371c      	adds	r7, #28
 80050e6:	46bd      	mov	sp, r7
 80050e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ec:	4770      	bx	lr

080050ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80050ee:	b480      	push	{r7}
 80050f0:	b085      	sub	sp, #20
 80050f2:	af00      	add	r7, sp, #0
 80050f4:	6078      	str	r0, [r7, #4]
 80050f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	689b      	ldr	r3, [r3, #8]
 80050fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005104:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005106:	683a      	ldr	r2, [r7, #0]
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	4313      	orrs	r3, r2
 800510c:	f043 0307 	orr.w	r3, r3, #7
 8005110:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	68fa      	ldr	r2, [r7, #12]
 8005116:	609a      	str	r2, [r3, #8]
}
 8005118:	bf00      	nop
 800511a:	3714      	adds	r7, #20
 800511c:	46bd      	mov	sp, r7
 800511e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005122:	4770      	bx	lr

08005124 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005124:	b480      	push	{r7}
 8005126:	b087      	sub	sp, #28
 8005128:	af00      	add	r7, sp, #0
 800512a:	60f8      	str	r0, [r7, #12]
 800512c:	60b9      	str	r1, [r7, #8]
 800512e:	607a      	str	r2, [r7, #4]
 8005130:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	689b      	ldr	r3, [r3, #8]
 8005136:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005138:	697b      	ldr	r3, [r7, #20]
 800513a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800513e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	021a      	lsls	r2, r3, #8
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	431a      	orrs	r2, r3
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	4313      	orrs	r3, r2
 800514c:	697a      	ldr	r2, [r7, #20]
 800514e:	4313      	orrs	r3, r2
 8005150:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	697a      	ldr	r2, [r7, #20]
 8005156:	609a      	str	r2, [r3, #8]
}
 8005158:	bf00      	nop
 800515a:	371c      	adds	r7, #28
 800515c:	46bd      	mov	sp, r7
 800515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005162:	4770      	bx	lr

08005164 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005164:	b480      	push	{r7}
 8005166:	b087      	sub	sp, #28
 8005168:	af00      	add	r7, sp, #0
 800516a:	60f8      	str	r0, [r7, #12]
 800516c:	60b9      	str	r1, [r7, #8]
 800516e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	f003 031f 	and.w	r3, r3, #31
 8005176:	2201      	movs	r2, #1
 8005178:	fa02 f303 	lsl.w	r3, r2, r3
 800517c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	6a1a      	ldr	r2, [r3, #32]
 8005182:	697b      	ldr	r3, [r7, #20]
 8005184:	43db      	mvns	r3, r3
 8005186:	401a      	ands	r2, r3
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	6a1a      	ldr	r2, [r3, #32]
 8005190:	68bb      	ldr	r3, [r7, #8]
 8005192:	f003 031f 	and.w	r3, r3, #31
 8005196:	6879      	ldr	r1, [r7, #4]
 8005198:	fa01 f303 	lsl.w	r3, r1, r3
 800519c:	431a      	orrs	r2, r3
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	621a      	str	r2, [r3, #32]
}
 80051a2:	bf00      	nop
 80051a4:	371c      	adds	r7, #28
 80051a6:	46bd      	mov	sp, r7
 80051a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ac:	4770      	bx	lr
	...

080051b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b085      	sub	sp, #20
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
 80051b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	d101      	bne.n	80051c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80051c4:	2302      	movs	r3, #2
 80051c6:	e05a      	b.n	800527e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2201      	movs	r2, #1
 80051cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2202      	movs	r2, #2
 80051d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	68fa      	ldr	r2, [r7, #12]
 80051f6:	4313      	orrs	r3, r2
 80051f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	68fa      	ldr	r2, [r7, #12]
 8005200:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	4a21      	ldr	r2, [pc, #132]	; (800528c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005208:	4293      	cmp	r3, r2
 800520a:	d022      	beq.n	8005252 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005214:	d01d      	beq.n	8005252 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	4a1d      	ldr	r2, [pc, #116]	; (8005290 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800521c:	4293      	cmp	r3, r2
 800521e:	d018      	beq.n	8005252 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4a1b      	ldr	r2, [pc, #108]	; (8005294 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d013      	beq.n	8005252 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	4a1a      	ldr	r2, [pc, #104]	; (8005298 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d00e      	beq.n	8005252 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4a18      	ldr	r2, [pc, #96]	; (800529c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d009      	beq.n	8005252 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a17      	ldr	r2, [pc, #92]	; (80052a0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d004      	beq.n	8005252 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a15      	ldr	r2, [pc, #84]	; (80052a4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d10c      	bne.n	800526c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005258:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	68ba      	ldr	r2, [r7, #8]
 8005260:	4313      	orrs	r3, r2
 8005262:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	68ba      	ldr	r2, [r7, #8]
 800526a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2201      	movs	r2, #1
 8005270:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2200      	movs	r2, #0
 8005278:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800527c:	2300      	movs	r3, #0
}
 800527e:	4618      	mov	r0, r3
 8005280:	3714      	adds	r7, #20
 8005282:	46bd      	mov	sp, r7
 8005284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005288:	4770      	bx	lr
 800528a:	bf00      	nop
 800528c:	40010000 	.word	0x40010000
 8005290:	40000400 	.word	0x40000400
 8005294:	40000800 	.word	0x40000800
 8005298:	40000c00 	.word	0x40000c00
 800529c:	40010400 	.word	0x40010400
 80052a0:	40014000 	.word	0x40014000
 80052a4:	40001800 	.word	0x40001800

080052a8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80052a8:	b480      	push	{r7}
 80052aa:	b085      	sub	sp, #20
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
 80052b0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80052b2:	2300      	movs	r3, #0
 80052b4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052bc:	2b01      	cmp	r3, #1
 80052be:	d101      	bne.n	80052c4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80052c0:	2302      	movs	r3, #2
 80052c2:	e03d      	b.n	8005340 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2201      	movs	r2, #1
 80052c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	68db      	ldr	r3, [r3, #12]
 80052d6:	4313      	orrs	r3, r2
 80052d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	4313      	orrs	r3, r2
 80052e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	4313      	orrs	r3, r2
 80052f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4313      	orrs	r3, r2
 8005302:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	691b      	ldr	r3, [r3, #16]
 800530e:	4313      	orrs	r3, r2
 8005310:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	695b      	ldr	r3, [r3, #20]
 800531c:	4313      	orrs	r3, r2
 800531e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	69db      	ldr	r3, [r3, #28]
 800532a:	4313      	orrs	r3, r2
 800532c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	68fa      	ldr	r2, [r7, #12]
 8005334:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2200      	movs	r2, #0
 800533a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800533e:	2300      	movs	r3, #0
}
 8005340:	4618      	mov	r0, r3
 8005342:	3714      	adds	r7, #20
 8005344:	46bd      	mov	sp, r7
 8005346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534a:	4770      	bx	lr

0800534c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b082      	sub	sp, #8
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d101      	bne.n	800535e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	e03f      	b.n	80053de <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005364:	b2db      	uxtb	r3, r3
 8005366:	2b00      	cmp	r3, #0
 8005368:	d106      	bne.n	8005378 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2200      	movs	r2, #0
 800536e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	f7fc ff14 	bl	80021a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2224      	movs	r2, #36	; 0x24
 800537c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	68da      	ldr	r2, [r3, #12]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800538e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005390:	6878      	ldr	r0, [r7, #4]
 8005392:	f000 ff9b 	bl	80062cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	691a      	ldr	r2, [r3, #16]
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80053a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	695a      	ldr	r2, [r3, #20]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80053b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	68da      	ldr	r2, [r3, #12]
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80053c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2200      	movs	r2, #0
 80053ca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2220      	movs	r2, #32
 80053d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2220      	movs	r2, #32
 80053d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80053dc:	2300      	movs	r3, #0
}
 80053de:	4618      	mov	r0, r3
 80053e0:	3708      	adds	r7, #8
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}

080053e6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053e6:	b580      	push	{r7, lr}
 80053e8:	b08a      	sub	sp, #40	; 0x28
 80053ea:	af02      	add	r7, sp, #8
 80053ec:	60f8      	str	r0, [r7, #12]
 80053ee:	60b9      	str	r1, [r7, #8]
 80053f0:	603b      	str	r3, [r7, #0]
 80053f2:	4613      	mov	r3, r2
 80053f4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80053f6:	2300      	movs	r3, #0
 80053f8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005400:	b2db      	uxtb	r3, r3
 8005402:	2b20      	cmp	r3, #32
 8005404:	d17c      	bne.n	8005500 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d002      	beq.n	8005412 <HAL_UART_Transmit+0x2c>
 800540c:	88fb      	ldrh	r3, [r7, #6]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d101      	bne.n	8005416 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005412:	2301      	movs	r3, #1
 8005414:	e075      	b.n	8005502 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800541c:	2b01      	cmp	r3, #1
 800541e:	d101      	bne.n	8005424 <HAL_UART_Transmit+0x3e>
 8005420:	2302      	movs	r3, #2
 8005422:	e06e      	b.n	8005502 <HAL_UART_Transmit+0x11c>
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2201      	movs	r2, #1
 8005428:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2200      	movs	r2, #0
 8005430:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2221      	movs	r2, #33	; 0x21
 8005436:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800543a:	f7fd f8e1 	bl	8002600 <HAL_GetTick>
 800543e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	88fa      	ldrh	r2, [r7, #6]
 8005444:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	88fa      	ldrh	r2, [r7, #6]
 800544a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	689b      	ldr	r3, [r3, #8]
 8005450:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005454:	d108      	bne.n	8005468 <HAL_UART_Transmit+0x82>
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	691b      	ldr	r3, [r3, #16]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d104      	bne.n	8005468 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800545e:	2300      	movs	r3, #0
 8005460:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	61bb      	str	r3, [r7, #24]
 8005466:	e003      	b.n	8005470 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800546c:	2300      	movs	r3, #0
 800546e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	2200      	movs	r2, #0
 8005474:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005478:	e02a      	b.n	80054d0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	9300      	str	r3, [sp, #0]
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	2200      	movs	r2, #0
 8005482:	2180      	movs	r1, #128	; 0x80
 8005484:	68f8      	ldr	r0, [r7, #12]
 8005486:	f000 fc53 	bl	8005d30 <UART_WaitOnFlagUntilTimeout>
 800548a:	4603      	mov	r3, r0
 800548c:	2b00      	cmp	r3, #0
 800548e:	d001      	beq.n	8005494 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005490:	2303      	movs	r3, #3
 8005492:	e036      	b.n	8005502 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005494:	69fb      	ldr	r3, [r7, #28]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d10b      	bne.n	80054b2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800549a:	69bb      	ldr	r3, [r7, #24]
 800549c:	881b      	ldrh	r3, [r3, #0]
 800549e:	461a      	mov	r2, r3
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80054a8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80054aa:	69bb      	ldr	r3, [r7, #24]
 80054ac:	3302      	adds	r3, #2
 80054ae:	61bb      	str	r3, [r7, #24]
 80054b0:	e007      	b.n	80054c2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80054b2:	69fb      	ldr	r3, [r7, #28]
 80054b4:	781a      	ldrb	r2, [r3, #0]
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80054bc:	69fb      	ldr	r3, [r7, #28]
 80054be:	3301      	adds	r3, #1
 80054c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80054c6:	b29b      	uxth	r3, r3
 80054c8:	3b01      	subs	r3, #1
 80054ca:	b29a      	uxth	r2, r3
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80054d4:	b29b      	uxth	r3, r3
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d1cf      	bne.n	800547a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	9300      	str	r3, [sp, #0]
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	2200      	movs	r2, #0
 80054e2:	2140      	movs	r1, #64	; 0x40
 80054e4:	68f8      	ldr	r0, [r7, #12]
 80054e6:	f000 fc23 	bl	8005d30 <UART_WaitOnFlagUntilTimeout>
 80054ea:	4603      	mov	r3, r0
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d001      	beq.n	80054f4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80054f0:	2303      	movs	r3, #3
 80054f2:	e006      	b.n	8005502 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	2220      	movs	r2, #32
 80054f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80054fc:	2300      	movs	r3, #0
 80054fe:	e000      	b.n	8005502 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005500:	2302      	movs	r3, #2
  }
}
 8005502:	4618      	mov	r0, r3
 8005504:	3720      	adds	r7, #32
 8005506:	46bd      	mov	sp, r7
 8005508:	bd80      	pop	{r7, pc}

0800550a <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800550a:	b580      	push	{r7, lr}
 800550c:	b08c      	sub	sp, #48	; 0x30
 800550e:	af00      	add	r7, sp, #0
 8005510:	60f8      	str	r0, [r7, #12]
 8005512:	60b9      	str	r1, [r7, #8]
 8005514:	4613      	mov	r3, r2
 8005516:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800551e:	b2db      	uxtb	r3, r3
 8005520:	2b20      	cmp	r3, #32
 8005522:	d152      	bne.n	80055ca <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d002      	beq.n	8005530 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800552a:	88fb      	ldrh	r3, [r7, #6]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d101      	bne.n	8005534 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8005530:	2301      	movs	r3, #1
 8005532:	e04b      	b.n	80055cc <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800553a:	2b01      	cmp	r3, #1
 800553c:	d101      	bne.n	8005542 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 800553e:	2302      	movs	r3, #2
 8005540:	e044      	b.n	80055cc <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	2201      	movs	r2, #1
 8005546:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	2201      	movs	r2, #1
 800554e:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005550:	88fb      	ldrh	r3, [r7, #6]
 8005552:	461a      	mov	r2, r3
 8005554:	68b9      	ldr	r1, [r7, #8]
 8005556:	68f8      	ldr	r0, [r7, #12]
 8005558:	f000 fc58 	bl	8005e0c <UART_Start_Receive_DMA>
 800555c:	4603      	mov	r3, r0
 800555e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8005562:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005566:	2b00      	cmp	r3, #0
 8005568:	d12c      	bne.n	80055c4 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800556e:	2b01      	cmp	r3, #1
 8005570:	d125      	bne.n	80055be <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005572:	2300      	movs	r3, #0
 8005574:	613b      	str	r3, [r7, #16]
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	613b      	str	r3, [r7, #16]
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	613b      	str	r3, [r7, #16]
 8005586:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	330c      	adds	r3, #12
 800558e:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005590:	69bb      	ldr	r3, [r7, #24]
 8005592:	e853 3f00 	ldrex	r3, [r3]
 8005596:	617b      	str	r3, [r7, #20]
   return(result);
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	f043 0310 	orr.w	r3, r3, #16
 800559e:	62bb      	str	r3, [r7, #40]	; 0x28
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	330c      	adds	r3, #12
 80055a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80055a8:	627a      	str	r2, [r7, #36]	; 0x24
 80055aa:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ac:	6a39      	ldr	r1, [r7, #32]
 80055ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055b0:	e841 2300 	strex	r3, r2, [r1]
 80055b4:	61fb      	str	r3, [r7, #28]
   return(result);
 80055b6:	69fb      	ldr	r3, [r7, #28]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d1e5      	bne.n	8005588 <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 80055bc:	e002      	b.n	80055c4 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80055be:	2301      	movs	r3, #1
 80055c0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 80055c4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80055c8:	e000      	b.n	80055cc <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 80055ca:	2302      	movs	r3, #2
  }
}
 80055cc:	4618      	mov	r0, r3
 80055ce:	3730      	adds	r7, #48	; 0x30
 80055d0:	46bd      	mov	sp, r7
 80055d2:	bd80      	pop	{r7, pc}

080055d4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b0ba      	sub	sp, #232	; 0xe8
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	68db      	ldr	r3, [r3, #12]
 80055ec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	695b      	ldr	r3, [r3, #20]
 80055f6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80055fa:	2300      	movs	r3, #0
 80055fc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005600:	2300      	movs	r3, #0
 8005602:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005606:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800560a:	f003 030f 	and.w	r3, r3, #15
 800560e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005612:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005616:	2b00      	cmp	r3, #0
 8005618:	d10f      	bne.n	800563a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800561a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800561e:	f003 0320 	and.w	r3, r3, #32
 8005622:	2b00      	cmp	r3, #0
 8005624:	d009      	beq.n	800563a <HAL_UART_IRQHandler+0x66>
 8005626:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800562a:	f003 0320 	and.w	r3, r3, #32
 800562e:	2b00      	cmp	r3, #0
 8005630:	d003      	beq.n	800563a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f000 fd8f 	bl	8006156 <UART_Receive_IT>
      return;
 8005638:	e256      	b.n	8005ae8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800563a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800563e:	2b00      	cmp	r3, #0
 8005640:	f000 80de 	beq.w	8005800 <HAL_UART_IRQHandler+0x22c>
 8005644:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005648:	f003 0301 	and.w	r3, r3, #1
 800564c:	2b00      	cmp	r3, #0
 800564e:	d106      	bne.n	800565e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005650:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005654:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005658:	2b00      	cmp	r3, #0
 800565a:	f000 80d1 	beq.w	8005800 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800565e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005662:	f003 0301 	and.w	r3, r3, #1
 8005666:	2b00      	cmp	r3, #0
 8005668:	d00b      	beq.n	8005682 <HAL_UART_IRQHandler+0xae>
 800566a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800566e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005672:	2b00      	cmp	r3, #0
 8005674:	d005      	beq.n	8005682 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800567a:	f043 0201 	orr.w	r2, r3, #1
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005682:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005686:	f003 0304 	and.w	r3, r3, #4
 800568a:	2b00      	cmp	r3, #0
 800568c:	d00b      	beq.n	80056a6 <HAL_UART_IRQHandler+0xd2>
 800568e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005692:	f003 0301 	and.w	r3, r3, #1
 8005696:	2b00      	cmp	r3, #0
 8005698:	d005      	beq.n	80056a6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800569e:	f043 0202 	orr.w	r2, r3, #2
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80056a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056aa:	f003 0302 	and.w	r3, r3, #2
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d00b      	beq.n	80056ca <HAL_UART_IRQHandler+0xf6>
 80056b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80056b6:	f003 0301 	and.w	r3, r3, #1
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d005      	beq.n	80056ca <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056c2:	f043 0204 	orr.w	r2, r3, #4
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80056ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056ce:	f003 0308 	and.w	r3, r3, #8
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d011      	beq.n	80056fa <HAL_UART_IRQHandler+0x126>
 80056d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80056da:	f003 0320 	and.w	r3, r3, #32
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d105      	bne.n	80056ee <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80056e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80056e6:	f003 0301 	and.w	r3, r3, #1
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d005      	beq.n	80056fa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056f2:	f043 0208 	orr.w	r2, r3, #8
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056fe:	2b00      	cmp	r3, #0
 8005700:	f000 81ed 	beq.w	8005ade <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005704:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005708:	f003 0320 	and.w	r3, r3, #32
 800570c:	2b00      	cmp	r3, #0
 800570e:	d008      	beq.n	8005722 <HAL_UART_IRQHandler+0x14e>
 8005710:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005714:	f003 0320 	and.w	r3, r3, #32
 8005718:	2b00      	cmp	r3, #0
 800571a:	d002      	beq.n	8005722 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800571c:	6878      	ldr	r0, [r7, #4]
 800571e:	f000 fd1a 	bl	8006156 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	695b      	ldr	r3, [r3, #20]
 8005728:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800572c:	2b40      	cmp	r3, #64	; 0x40
 800572e:	bf0c      	ite	eq
 8005730:	2301      	moveq	r3, #1
 8005732:	2300      	movne	r3, #0
 8005734:	b2db      	uxtb	r3, r3
 8005736:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800573e:	f003 0308 	and.w	r3, r3, #8
 8005742:	2b00      	cmp	r3, #0
 8005744:	d103      	bne.n	800574e <HAL_UART_IRQHandler+0x17a>
 8005746:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800574a:	2b00      	cmp	r3, #0
 800574c:	d04f      	beq.n	80057ee <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800574e:	6878      	ldr	r0, [r7, #4]
 8005750:	f000 fc22 	bl	8005f98 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	695b      	ldr	r3, [r3, #20]
 800575a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800575e:	2b40      	cmp	r3, #64	; 0x40
 8005760:	d141      	bne.n	80057e6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	3314      	adds	r3, #20
 8005768:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800576c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005770:	e853 3f00 	ldrex	r3, [r3]
 8005774:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005778:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800577c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005780:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	3314      	adds	r3, #20
 800578a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800578e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005792:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005796:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800579a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800579e:	e841 2300 	strex	r3, r2, [r1]
 80057a2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80057a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d1d9      	bne.n	8005762 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d013      	beq.n	80057de <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057ba:	4a7d      	ldr	r2, [pc, #500]	; (80059b0 <HAL_UART_IRQHandler+0x3dc>)
 80057bc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057c2:	4618      	mov	r0, r3
 80057c4:	f7fd fdc0 	bl	8003348 <HAL_DMA_Abort_IT>
 80057c8:	4603      	mov	r3, r0
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d016      	beq.n	80057fc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057d4:	687a      	ldr	r2, [r7, #4]
 80057d6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80057d8:	4610      	mov	r0, r2
 80057da:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057dc:	e00e      	b.n	80057fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	f000 f9a4 	bl	8005b2c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057e4:	e00a      	b.n	80057fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f000 f9a0 	bl	8005b2c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057ec:	e006      	b.n	80057fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80057ee:	6878      	ldr	r0, [r7, #4]
 80057f0:	f000 f99c 	bl	8005b2c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2200      	movs	r2, #0
 80057f8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80057fa:	e170      	b.n	8005ade <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057fc:	bf00      	nop
    return;
 80057fe:	e16e      	b.n	8005ade <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005804:	2b01      	cmp	r3, #1
 8005806:	f040 814a 	bne.w	8005a9e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800580a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800580e:	f003 0310 	and.w	r3, r3, #16
 8005812:	2b00      	cmp	r3, #0
 8005814:	f000 8143 	beq.w	8005a9e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005818:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800581c:	f003 0310 	and.w	r3, r3, #16
 8005820:	2b00      	cmp	r3, #0
 8005822:	f000 813c 	beq.w	8005a9e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005826:	2300      	movs	r3, #0
 8005828:	60bb      	str	r3, [r7, #8]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	60bb      	str	r3, [r7, #8]
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	60bb      	str	r3, [r7, #8]
 800583a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	695b      	ldr	r3, [r3, #20]
 8005842:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005846:	2b40      	cmp	r3, #64	; 0x40
 8005848:	f040 80b4 	bne.w	80059b4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005858:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800585c:	2b00      	cmp	r3, #0
 800585e:	f000 8140 	beq.w	8005ae2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005866:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800586a:	429a      	cmp	r2, r3
 800586c:	f080 8139 	bcs.w	8005ae2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005876:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800587c:	69db      	ldr	r3, [r3, #28]
 800587e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005882:	f000 8088 	beq.w	8005996 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	330c      	adds	r3, #12
 800588c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005890:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005894:	e853 3f00 	ldrex	r3, [r3]
 8005898:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800589c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80058a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80058a4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	330c      	adds	r3, #12
 80058ae:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80058b2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80058b6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ba:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80058be:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80058c2:	e841 2300 	strex	r3, r2, [r1]
 80058c6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80058ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d1d9      	bne.n	8005886 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	3314      	adds	r3, #20
 80058d8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80058dc:	e853 3f00 	ldrex	r3, [r3]
 80058e0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80058e2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80058e4:	f023 0301 	bic.w	r3, r3, #1
 80058e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	3314      	adds	r3, #20
 80058f2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80058f6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80058fa:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058fc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80058fe:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005902:	e841 2300 	strex	r3, r2, [r1]
 8005906:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005908:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800590a:	2b00      	cmp	r3, #0
 800590c:	d1e1      	bne.n	80058d2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	3314      	adds	r3, #20
 8005914:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005916:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005918:	e853 3f00 	ldrex	r3, [r3]
 800591c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800591e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005920:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005924:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	3314      	adds	r3, #20
 800592e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005932:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005934:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005936:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005938:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800593a:	e841 2300 	strex	r3, r2, [r1]
 800593e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005940:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005942:	2b00      	cmp	r3, #0
 8005944:	d1e3      	bne.n	800590e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2220      	movs	r2, #32
 800594a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2200      	movs	r2, #0
 8005952:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	330c      	adds	r3, #12
 800595a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800595c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800595e:	e853 3f00 	ldrex	r3, [r3]
 8005962:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005964:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005966:	f023 0310 	bic.w	r3, r3, #16
 800596a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	330c      	adds	r3, #12
 8005974:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005978:	65ba      	str	r2, [r7, #88]	; 0x58
 800597a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800597c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800597e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005980:	e841 2300 	strex	r3, r2, [r1]
 8005984:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005986:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005988:	2b00      	cmp	r3, #0
 800598a:	d1e3      	bne.n	8005954 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005990:	4618      	mov	r0, r3
 8005992:	f7fd fc69 	bl	8003268 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800599e:	b29b      	uxth	r3, r3
 80059a0:	1ad3      	subs	r3, r2, r3
 80059a2:	b29b      	uxth	r3, r3
 80059a4:	4619      	mov	r1, r3
 80059a6:	6878      	ldr	r0, [r7, #4]
 80059a8:	f7fb fc30 	bl	800120c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80059ac:	e099      	b.n	8005ae2 <HAL_UART_IRQHandler+0x50e>
 80059ae:	bf00      	nop
 80059b0:	0800605f 	.word	0x0800605f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80059bc:	b29b      	uxth	r3, r3
 80059be:	1ad3      	subs	r3, r2, r3
 80059c0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80059c8:	b29b      	uxth	r3, r3
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	f000 808b 	beq.w	8005ae6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80059d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	f000 8086 	beq.w	8005ae6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	330c      	adds	r3, #12
 80059e0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059e4:	e853 3f00 	ldrex	r3, [r3]
 80059e8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80059ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059ec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80059f0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	330c      	adds	r3, #12
 80059fa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80059fe:	647a      	str	r2, [r7, #68]	; 0x44
 8005a00:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a02:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005a04:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005a06:	e841 2300 	strex	r3, r2, [r1]
 8005a0a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005a0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d1e3      	bne.n	80059da <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	3314      	adds	r3, #20
 8005a18:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a1c:	e853 3f00 	ldrex	r3, [r3]
 8005a20:	623b      	str	r3, [r7, #32]
   return(result);
 8005a22:	6a3b      	ldr	r3, [r7, #32]
 8005a24:	f023 0301 	bic.w	r3, r3, #1
 8005a28:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	3314      	adds	r3, #20
 8005a32:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005a36:	633a      	str	r2, [r7, #48]	; 0x30
 8005a38:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a3a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005a3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005a3e:	e841 2300 	strex	r3, r2, [r1]
 8005a42:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005a44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d1e3      	bne.n	8005a12 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2220      	movs	r2, #32
 8005a4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2200      	movs	r2, #0
 8005a56:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	330c      	adds	r3, #12
 8005a5e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	e853 3f00 	ldrex	r3, [r3]
 8005a66:	60fb      	str	r3, [r7, #12]
   return(result);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	f023 0310 	bic.w	r3, r3, #16
 8005a6e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	330c      	adds	r3, #12
 8005a78:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005a7c:	61fa      	str	r2, [r7, #28]
 8005a7e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a80:	69b9      	ldr	r1, [r7, #24]
 8005a82:	69fa      	ldr	r2, [r7, #28]
 8005a84:	e841 2300 	strex	r3, r2, [r1]
 8005a88:	617b      	str	r3, [r7, #20]
   return(result);
 8005a8a:	697b      	ldr	r3, [r7, #20]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d1e3      	bne.n	8005a58 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005a90:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005a94:	4619      	mov	r1, r3
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	f7fb fbb8 	bl	800120c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005a9c:	e023      	b.n	8005ae6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005a9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005aa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d009      	beq.n	8005abe <HAL_UART_IRQHandler+0x4ea>
 8005aaa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005aae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d003      	beq.n	8005abe <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005ab6:	6878      	ldr	r0, [r7, #4]
 8005ab8:	f000 fae5 	bl	8006086 <UART_Transmit_IT>
    return;
 8005abc:	e014      	b.n	8005ae8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005abe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ac2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d00e      	beq.n	8005ae8 <HAL_UART_IRQHandler+0x514>
 8005aca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ace:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d008      	beq.n	8005ae8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005ad6:	6878      	ldr	r0, [r7, #4]
 8005ad8:	f000 fb25 	bl	8006126 <UART_EndTransmit_IT>
    return;
 8005adc:	e004      	b.n	8005ae8 <HAL_UART_IRQHandler+0x514>
    return;
 8005ade:	bf00      	nop
 8005ae0:	e002      	b.n	8005ae8 <HAL_UART_IRQHandler+0x514>
      return;
 8005ae2:	bf00      	nop
 8005ae4:	e000      	b.n	8005ae8 <HAL_UART_IRQHandler+0x514>
      return;
 8005ae6:	bf00      	nop
  }
}
 8005ae8:	37e8      	adds	r7, #232	; 0xe8
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}
 8005aee:	bf00      	nop

08005af0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b083      	sub	sp, #12
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005af8:	bf00      	nop
 8005afa:	370c      	adds	r7, #12
 8005afc:	46bd      	mov	sp, r7
 8005afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b02:	4770      	bx	lr

08005b04 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005b04:	b480      	push	{r7}
 8005b06:	b083      	sub	sp, #12
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005b0c:	bf00      	nop
 8005b0e:	370c      	adds	r7, #12
 8005b10:	46bd      	mov	sp, r7
 8005b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b16:	4770      	bx	lr

08005b18 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005b18:	b480      	push	{r7}
 8005b1a:	b083      	sub	sp, #12
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005b20:	bf00      	nop
 8005b22:	370c      	adds	r7, #12
 8005b24:	46bd      	mov	sp, r7
 8005b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2a:	4770      	bx	lr

08005b2c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	b083      	sub	sp, #12
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005b34:	bf00      	nop
 8005b36:	370c      	adds	r7, #12
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr

08005b40 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b09c      	sub	sp, #112	; 0x70
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b4c:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d172      	bne.n	8005c42 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005b5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b5e:	2200      	movs	r2, #0
 8005b60:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005b62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	330c      	adds	r3, #12
 8005b68:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b6c:	e853 3f00 	ldrex	r3, [r3]
 8005b70:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005b72:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b74:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005b78:	66bb      	str	r3, [r7, #104]	; 0x68
 8005b7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	330c      	adds	r3, #12
 8005b80:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005b82:	65ba      	str	r2, [r7, #88]	; 0x58
 8005b84:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b86:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005b88:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005b8a:	e841 2300 	strex	r3, r2, [r1]
 8005b8e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005b90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d1e5      	bne.n	8005b62 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	3314      	adds	r3, #20
 8005b9c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ba0:	e853 3f00 	ldrex	r3, [r3]
 8005ba4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005ba6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ba8:	f023 0301 	bic.w	r3, r3, #1
 8005bac:	667b      	str	r3, [r7, #100]	; 0x64
 8005bae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	3314      	adds	r3, #20
 8005bb4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005bb6:	647a      	str	r2, [r7, #68]	; 0x44
 8005bb8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bba:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005bbc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005bbe:	e841 2300 	strex	r3, r2, [r1]
 8005bc2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005bc4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d1e5      	bne.n	8005b96 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005bca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	3314      	adds	r3, #20
 8005bd0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bd4:	e853 3f00 	ldrex	r3, [r3]
 8005bd8:	623b      	str	r3, [r7, #32]
   return(result);
 8005bda:	6a3b      	ldr	r3, [r7, #32]
 8005bdc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005be0:	663b      	str	r3, [r7, #96]	; 0x60
 8005be2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	3314      	adds	r3, #20
 8005be8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005bea:	633a      	str	r2, [r7, #48]	; 0x30
 8005bec:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005bf0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005bf2:	e841 2300 	strex	r3, r2, [r1]
 8005bf6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005bf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d1e5      	bne.n	8005bca <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005bfe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c00:	2220      	movs	r2, #32
 8005c02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c0a:	2b01      	cmp	r3, #1
 8005c0c:	d119      	bne.n	8005c42 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	330c      	adds	r3, #12
 8005c14:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c16:	693b      	ldr	r3, [r7, #16]
 8005c18:	e853 3f00 	ldrex	r3, [r3]
 8005c1c:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	f023 0310 	bic.w	r3, r3, #16
 8005c24:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005c26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	330c      	adds	r3, #12
 8005c2c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005c2e:	61fa      	str	r2, [r7, #28]
 8005c30:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c32:	69b9      	ldr	r1, [r7, #24]
 8005c34:	69fa      	ldr	r2, [r7, #28]
 8005c36:	e841 2300 	strex	r3, r2, [r1]
 8005c3a:	617b      	str	r3, [r7, #20]
   return(result);
 8005c3c:	697b      	ldr	r3, [r7, #20]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d1e5      	bne.n	8005c0e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c46:	2b01      	cmp	r3, #1
 8005c48:	d106      	bne.n	8005c58 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c4c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005c4e:	4619      	mov	r1, r3
 8005c50:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005c52:	f7fb fadb 	bl	800120c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005c56:	e002      	b.n	8005c5e <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8005c58:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005c5a:	f7ff ff53 	bl	8005b04 <HAL_UART_RxCpltCallback>
}
 8005c5e:	bf00      	nop
 8005c60:	3770      	adds	r7, #112	; 0x70
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bd80      	pop	{r7, pc}

08005c66 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005c66:	b580      	push	{r7, lr}
 8005c68:	b084      	sub	sp, #16
 8005c6a:	af00      	add	r7, sp, #0
 8005c6c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c72:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c78:	2b01      	cmp	r3, #1
 8005c7a:	d108      	bne.n	8005c8e <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005c80:	085b      	lsrs	r3, r3, #1
 8005c82:	b29b      	uxth	r3, r3
 8005c84:	4619      	mov	r1, r3
 8005c86:	68f8      	ldr	r0, [r7, #12]
 8005c88:	f7fb fac0 	bl	800120c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005c8c:	e002      	b.n	8005c94 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8005c8e:	68f8      	ldr	r0, [r7, #12]
 8005c90:	f7ff ff42 	bl	8005b18 <HAL_UART_RxHalfCpltCallback>
}
 8005c94:	bf00      	nop
 8005c96:	3710      	adds	r7, #16
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	bd80      	pop	{r7, pc}

08005c9c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b084      	sub	sp, #16
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cac:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005cae:	68bb      	ldr	r3, [r7, #8]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	695b      	ldr	r3, [r3, #20]
 8005cb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cb8:	2b80      	cmp	r3, #128	; 0x80
 8005cba:	bf0c      	ite	eq
 8005cbc:	2301      	moveq	r3, #1
 8005cbe:	2300      	movne	r3, #0
 8005cc0:	b2db      	uxtb	r3, r3
 8005cc2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cca:	b2db      	uxtb	r3, r3
 8005ccc:	2b21      	cmp	r3, #33	; 0x21
 8005cce:	d108      	bne.n	8005ce2 <UART_DMAError+0x46>
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d005      	beq.n	8005ce2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005cd6:	68bb      	ldr	r3, [r7, #8]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005cdc:	68b8      	ldr	r0, [r7, #8]
 8005cde:	f000 f933 	bl	8005f48 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	695b      	ldr	r3, [r3, #20]
 8005ce8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cec:	2b40      	cmp	r3, #64	; 0x40
 8005cee:	bf0c      	ite	eq
 8005cf0:	2301      	moveq	r3, #1
 8005cf2:	2300      	movne	r3, #0
 8005cf4:	b2db      	uxtb	r3, r3
 8005cf6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005cfe:	b2db      	uxtb	r3, r3
 8005d00:	2b22      	cmp	r3, #34	; 0x22
 8005d02:	d108      	bne.n	8005d16 <UART_DMAError+0x7a>
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d005      	beq.n	8005d16 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005d10:	68b8      	ldr	r0, [r7, #8]
 8005d12:	f000 f941 	bl	8005f98 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005d16:	68bb      	ldr	r3, [r7, #8]
 8005d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d1a:	f043 0210 	orr.w	r2, r3, #16
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005d22:	68b8      	ldr	r0, [r7, #8]
 8005d24:	f7ff ff02 	bl	8005b2c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005d28:	bf00      	nop
 8005d2a:	3710      	adds	r7, #16
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	bd80      	pop	{r7, pc}

08005d30 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b090      	sub	sp, #64	; 0x40
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	60f8      	str	r0, [r7, #12]
 8005d38:	60b9      	str	r1, [r7, #8]
 8005d3a:	603b      	str	r3, [r7, #0]
 8005d3c:	4613      	mov	r3, r2
 8005d3e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d40:	e050      	b.n	8005de4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d48:	d04c      	beq.n	8005de4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005d4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d007      	beq.n	8005d60 <UART_WaitOnFlagUntilTimeout+0x30>
 8005d50:	f7fc fc56 	bl	8002600 <HAL_GetTick>
 8005d54:	4602      	mov	r2, r0
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	1ad3      	subs	r3, r2, r3
 8005d5a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005d5c:	429a      	cmp	r2, r3
 8005d5e:	d241      	bcs.n	8005de4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	330c      	adds	r3, #12
 8005d66:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d6a:	e853 3f00 	ldrex	r3, [r3]
 8005d6e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d72:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005d76:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	330c      	adds	r3, #12
 8005d7e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005d80:	637a      	str	r2, [r7, #52]	; 0x34
 8005d82:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d84:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005d86:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005d88:	e841 2300 	strex	r3, r2, [r1]
 8005d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005d8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d1e5      	bne.n	8005d60 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	3314      	adds	r3, #20
 8005d9a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d9c:	697b      	ldr	r3, [r7, #20]
 8005d9e:	e853 3f00 	ldrex	r3, [r3]
 8005da2:	613b      	str	r3, [r7, #16]
   return(result);
 8005da4:	693b      	ldr	r3, [r7, #16]
 8005da6:	f023 0301 	bic.w	r3, r3, #1
 8005daa:	63bb      	str	r3, [r7, #56]	; 0x38
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	3314      	adds	r3, #20
 8005db2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005db4:	623a      	str	r2, [r7, #32]
 8005db6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005db8:	69f9      	ldr	r1, [r7, #28]
 8005dba:	6a3a      	ldr	r2, [r7, #32]
 8005dbc:	e841 2300 	strex	r3, r2, [r1]
 8005dc0:	61bb      	str	r3, [r7, #24]
   return(result);
 8005dc2:	69bb      	ldr	r3, [r7, #24]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d1e5      	bne.n	8005d94 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	2220      	movs	r2, #32
 8005dcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	2220      	movs	r2, #32
 8005dd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005de0:	2303      	movs	r3, #3
 8005de2:	e00f      	b.n	8005e04 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	681a      	ldr	r2, [r3, #0]
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	4013      	ands	r3, r2
 8005dee:	68ba      	ldr	r2, [r7, #8]
 8005df0:	429a      	cmp	r2, r3
 8005df2:	bf0c      	ite	eq
 8005df4:	2301      	moveq	r3, #1
 8005df6:	2300      	movne	r3, #0
 8005df8:	b2db      	uxtb	r3, r3
 8005dfa:	461a      	mov	r2, r3
 8005dfc:	79fb      	ldrb	r3, [r7, #7]
 8005dfe:	429a      	cmp	r2, r3
 8005e00:	d09f      	beq.n	8005d42 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005e02:	2300      	movs	r3, #0
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	3740      	adds	r7, #64	; 0x40
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	bd80      	pop	{r7, pc}

08005e0c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b098      	sub	sp, #96	; 0x60
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	60f8      	str	r0, [r7, #12]
 8005e14:	60b9      	str	r1, [r7, #8]
 8005e16:	4613      	mov	r3, r2
 8005e18:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005e1a:	68ba      	ldr	r2, [r7, #8]
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	88fa      	ldrh	r2, [r7, #6]
 8005e24:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	2222      	movs	r2, #34	; 0x22
 8005e30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e38:	4a40      	ldr	r2, [pc, #256]	; (8005f3c <UART_Start_Receive_DMA+0x130>)
 8005e3a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e40:	4a3f      	ldr	r2, [pc, #252]	; (8005f40 <UART_Start_Receive_DMA+0x134>)
 8005e42:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e48:	4a3e      	ldr	r2, [pc, #248]	; (8005f44 <UART_Start_Receive_DMA+0x138>)
 8005e4a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e50:	2200      	movs	r2, #0
 8005e52:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005e54:	f107 0308 	add.w	r3, r7, #8
 8005e58:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	3304      	adds	r3, #4
 8005e64:	4619      	mov	r1, r3
 8005e66:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005e68:	681a      	ldr	r2, [r3, #0]
 8005e6a:	88fb      	ldrh	r3, [r7, #6]
 8005e6c:	f7fd f9a4 	bl	80031b8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005e70:	2300      	movs	r3, #0
 8005e72:	613b      	str	r3, [r7, #16]
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	613b      	str	r3, [r7, #16]
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	685b      	ldr	r3, [r3, #4]
 8005e82:	613b      	str	r3, [r7, #16]
 8005e84:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	2200      	movs	r2, #0
 8005e8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	691b      	ldr	r3, [r3, #16]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d019      	beq.n	8005eca <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	330c      	adds	r3, #12
 8005e9c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e9e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ea0:	e853 3f00 	ldrex	r3, [r3]
 8005ea4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005ea6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ea8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005eac:	65bb      	str	r3, [r7, #88]	; 0x58
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	330c      	adds	r3, #12
 8005eb4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005eb6:	64fa      	str	r2, [r7, #76]	; 0x4c
 8005eb8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eba:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8005ebc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005ebe:	e841 2300 	strex	r3, r2, [r1]
 8005ec2:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8005ec4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d1e5      	bne.n	8005e96 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	3314      	adds	r3, #20
 8005ed0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ed2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ed4:	e853 3f00 	ldrex	r3, [r3]
 8005ed8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005eda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005edc:	f043 0301 	orr.w	r3, r3, #1
 8005ee0:	657b      	str	r3, [r7, #84]	; 0x54
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	3314      	adds	r3, #20
 8005ee8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005eea:	63ba      	str	r2, [r7, #56]	; 0x38
 8005eec:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eee:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005ef0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005ef2:	e841 2300 	strex	r3, r2, [r1]
 8005ef6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005ef8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d1e5      	bne.n	8005eca <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	3314      	adds	r3, #20
 8005f04:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f06:	69bb      	ldr	r3, [r7, #24]
 8005f08:	e853 3f00 	ldrex	r3, [r3]
 8005f0c:	617b      	str	r3, [r7, #20]
   return(result);
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f14:	653b      	str	r3, [r7, #80]	; 0x50
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	3314      	adds	r3, #20
 8005f1c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005f1e:	627a      	str	r2, [r7, #36]	; 0x24
 8005f20:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f22:	6a39      	ldr	r1, [r7, #32]
 8005f24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f26:	e841 2300 	strex	r3, r2, [r1]
 8005f2a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f2c:	69fb      	ldr	r3, [r7, #28]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d1e5      	bne.n	8005efe <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8005f32:	2300      	movs	r3, #0
}
 8005f34:	4618      	mov	r0, r3
 8005f36:	3760      	adds	r7, #96	; 0x60
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	bd80      	pop	{r7, pc}
 8005f3c:	08005b41 	.word	0x08005b41
 8005f40:	08005c67 	.word	0x08005c67
 8005f44:	08005c9d 	.word	0x08005c9d

08005f48 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	b089      	sub	sp, #36	; 0x24
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	330c      	adds	r3, #12
 8005f56:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	e853 3f00 	ldrex	r3, [r3]
 8005f5e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f60:	68bb      	ldr	r3, [r7, #8]
 8005f62:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005f66:	61fb      	str	r3, [r7, #28]
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	330c      	adds	r3, #12
 8005f6e:	69fa      	ldr	r2, [r7, #28]
 8005f70:	61ba      	str	r2, [r7, #24]
 8005f72:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f74:	6979      	ldr	r1, [r7, #20]
 8005f76:	69ba      	ldr	r2, [r7, #24]
 8005f78:	e841 2300 	strex	r3, r2, [r1]
 8005f7c:	613b      	str	r3, [r7, #16]
   return(result);
 8005f7e:	693b      	ldr	r3, [r7, #16]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d1e5      	bne.n	8005f50 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2220      	movs	r2, #32
 8005f88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8005f8c:	bf00      	nop
 8005f8e:	3724      	adds	r7, #36	; 0x24
 8005f90:	46bd      	mov	sp, r7
 8005f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f96:	4770      	bx	lr

08005f98 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b095      	sub	sp, #84	; 0x54
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	330c      	adds	r3, #12
 8005fa6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fa8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005faa:	e853 3f00 	ldrex	r3, [r3]
 8005fae:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005fb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fb2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005fb6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	330c      	adds	r3, #12
 8005fbe:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005fc0:	643a      	str	r2, [r7, #64]	; 0x40
 8005fc2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fc4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005fc6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005fc8:	e841 2300 	strex	r3, r2, [r1]
 8005fcc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005fce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d1e5      	bne.n	8005fa0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	3314      	adds	r3, #20
 8005fda:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fdc:	6a3b      	ldr	r3, [r7, #32]
 8005fde:	e853 3f00 	ldrex	r3, [r3]
 8005fe2:	61fb      	str	r3, [r7, #28]
   return(result);
 8005fe4:	69fb      	ldr	r3, [r7, #28]
 8005fe6:	f023 0301 	bic.w	r3, r3, #1
 8005fea:	64bb      	str	r3, [r7, #72]	; 0x48
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	3314      	adds	r3, #20
 8005ff2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005ff4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005ff6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ff8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005ffa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ffc:	e841 2300 	strex	r3, r2, [r1]
 8006000:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006004:	2b00      	cmp	r3, #0
 8006006:	d1e5      	bne.n	8005fd4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800600c:	2b01      	cmp	r3, #1
 800600e:	d119      	bne.n	8006044 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	330c      	adds	r3, #12
 8006016:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	e853 3f00 	ldrex	r3, [r3]
 800601e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006020:	68bb      	ldr	r3, [r7, #8]
 8006022:	f023 0310 	bic.w	r3, r3, #16
 8006026:	647b      	str	r3, [r7, #68]	; 0x44
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	330c      	adds	r3, #12
 800602e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006030:	61ba      	str	r2, [r7, #24]
 8006032:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006034:	6979      	ldr	r1, [r7, #20]
 8006036:	69ba      	ldr	r2, [r7, #24]
 8006038:	e841 2300 	strex	r3, r2, [r1]
 800603c:	613b      	str	r3, [r7, #16]
   return(result);
 800603e:	693b      	ldr	r3, [r7, #16]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d1e5      	bne.n	8006010 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2220      	movs	r2, #32
 8006048:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2200      	movs	r2, #0
 8006050:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006052:	bf00      	nop
 8006054:	3754      	adds	r7, #84	; 0x54
 8006056:	46bd      	mov	sp, r7
 8006058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605c:	4770      	bx	lr

0800605e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800605e:	b580      	push	{r7, lr}
 8006060:	b084      	sub	sp, #16
 8006062:	af00      	add	r7, sp, #0
 8006064:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800606a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	2200      	movs	r2, #0
 8006070:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2200      	movs	r2, #0
 8006076:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006078:	68f8      	ldr	r0, [r7, #12]
 800607a:	f7ff fd57 	bl	8005b2c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800607e:	bf00      	nop
 8006080:	3710      	adds	r7, #16
 8006082:	46bd      	mov	sp, r7
 8006084:	bd80      	pop	{r7, pc}

08006086 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006086:	b480      	push	{r7}
 8006088:	b085      	sub	sp, #20
 800608a:	af00      	add	r7, sp, #0
 800608c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006094:	b2db      	uxtb	r3, r3
 8006096:	2b21      	cmp	r3, #33	; 0x21
 8006098:	d13e      	bne.n	8006118 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	689b      	ldr	r3, [r3, #8]
 800609e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060a2:	d114      	bne.n	80060ce <UART_Transmit_IT+0x48>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	691b      	ldr	r3, [r3, #16]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d110      	bne.n	80060ce <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	6a1b      	ldr	r3, [r3, #32]
 80060b0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	881b      	ldrh	r3, [r3, #0]
 80060b6:	461a      	mov	r2, r3
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80060c0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6a1b      	ldr	r3, [r3, #32]
 80060c6:	1c9a      	adds	r2, r3, #2
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	621a      	str	r2, [r3, #32]
 80060cc:	e008      	b.n	80060e0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6a1b      	ldr	r3, [r3, #32]
 80060d2:	1c59      	adds	r1, r3, #1
 80060d4:	687a      	ldr	r2, [r7, #4]
 80060d6:	6211      	str	r1, [r2, #32]
 80060d8:	781a      	ldrb	r2, [r3, #0]
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80060e4:	b29b      	uxth	r3, r3
 80060e6:	3b01      	subs	r3, #1
 80060e8:	b29b      	uxth	r3, r3
 80060ea:	687a      	ldr	r2, [r7, #4]
 80060ec:	4619      	mov	r1, r3
 80060ee:	84d1      	strh	r1, [r2, #38]	; 0x26
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d10f      	bne.n	8006114 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	68da      	ldr	r2, [r3, #12]
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006102:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	68da      	ldr	r2, [r3, #12]
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006112:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006114:	2300      	movs	r3, #0
 8006116:	e000      	b.n	800611a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006118:	2302      	movs	r3, #2
  }
}
 800611a:	4618      	mov	r0, r3
 800611c:	3714      	adds	r7, #20
 800611e:	46bd      	mov	sp, r7
 8006120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006124:	4770      	bx	lr

08006126 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006126:	b580      	push	{r7, lr}
 8006128:	b082      	sub	sp, #8
 800612a:	af00      	add	r7, sp, #0
 800612c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	68da      	ldr	r2, [r3, #12]
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800613c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	2220      	movs	r2, #32
 8006142:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006146:	6878      	ldr	r0, [r7, #4]
 8006148:	f7ff fcd2 	bl	8005af0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800614c:	2300      	movs	r3, #0
}
 800614e:	4618      	mov	r0, r3
 8006150:	3708      	adds	r7, #8
 8006152:	46bd      	mov	sp, r7
 8006154:	bd80      	pop	{r7, pc}

08006156 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006156:	b580      	push	{r7, lr}
 8006158:	b08c      	sub	sp, #48	; 0x30
 800615a:	af00      	add	r7, sp, #0
 800615c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006164:	b2db      	uxtb	r3, r3
 8006166:	2b22      	cmp	r3, #34	; 0x22
 8006168:	f040 80ab 	bne.w	80062c2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	689b      	ldr	r3, [r3, #8]
 8006170:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006174:	d117      	bne.n	80061a6 <UART_Receive_IT+0x50>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	691b      	ldr	r3, [r3, #16]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d113      	bne.n	80061a6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800617e:	2300      	movs	r3, #0
 8006180:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006186:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	685b      	ldr	r3, [r3, #4]
 800618e:	b29b      	uxth	r3, r3
 8006190:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006194:	b29a      	uxth	r2, r3
 8006196:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006198:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800619e:	1c9a      	adds	r2, r3, #2
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	629a      	str	r2, [r3, #40]	; 0x28
 80061a4:	e026      	b.n	80061f4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061aa:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80061ac:	2300      	movs	r3, #0
 80061ae:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	689b      	ldr	r3, [r3, #8]
 80061b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061b8:	d007      	beq.n	80061ca <UART_Receive_IT+0x74>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	689b      	ldr	r3, [r3, #8]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d10a      	bne.n	80061d8 <UART_Receive_IT+0x82>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	691b      	ldr	r3, [r3, #16]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d106      	bne.n	80061d8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	685b      	ldr	r3, [r3, #4]
 80061d0:	b2da      	uxtb	r2, r3
 80061d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061d4:	701a      	strb	r2, [r3, #0]
 80061d6:	e008      	b.n	80061ea <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	685b      	ldr	r3, [r3, #4]
 80061de:	b2db      	uxtb	r3, r3
 80061e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80061e4:	b2da      	uxtb	r2, r3
 80061e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061e8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061ee:	1c5a      	adds	r2, r3, #1
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80061f8:	b29b      	uxth	r3, r3
 80061fa:	3b01      	subs	r3, #1
 80061fc:	b29b      	uxth	r3, r3
 80061fe:	687a      	ldr	r2, [r7, #4]
 8006200:	4619      	mov	r1, r3
 8006202:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006204:	2b00      	cmp	r3, #0
 8006206:	d15a      	bne.n	80062be <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	68da      	ldr	r2, [r3, #12]
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f022 0220 	bic.w	r2, r2, #32
 8006216:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	68da      	ldr	r2, [r3, #12]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006226:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	695a      	ldr	r2, [r3, #20]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f022 0201 	bic.w	r2, r2, #1
 8006236:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2220      	movs	r2, #32
 800623c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006244:	2b01      	cmp	r3, #1
 8006246:	d135      	bne.n	80062b4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2200      	movs	r2, #0
 800624c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	330c      	adds	r3, #12
 8006254:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006256:	697b      	ldr	r3, [r7, #20]
 8006258:	e853 3f00 	ldrex	r3, [r3]
 800625c:	613b      	str	r3, [r7, #16]
   return(result);
 800625e:	693b      	ldr	r3, [r7, #16]
 8006260:	f023 0310 	bic.w	r3, r3, #16
 8006264:	627b      	str	r3, [r7, #36]	; 0x24
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	330c      	adds	r3, #12
 800626c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800626e:	623a      	str	r2, [r7, #32]
 8006270:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006272:	69f9      	ldr	r1, [r7, #28]
 8006274:	6a3a      	ldr	r2, [r7, #32]
 8006276:	e841 2300 	strex	r3, r2, [r1]
 800627a:	61bb      	str	r3, [r7, #24]
   return(result);
 800627c:	69bb      	ldr	r3, [r7, #24]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d1e5      	bne.n	800624e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f003 0310 	and.w	r3, r3, #16
 800628c:	2b10      	cmp	r3, #16
 800628e:	d10a      	bne.n	80062a6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006290:	2300      	movs	r3, #0
 8006292:	60fb      	str	r3, [r7, #12]
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	60fb      	str	r3, [r7, #12]
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	60fb      	str	r3, [r7, #12]
 80062a4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80062aa:	4619      	mov	r1, r3
 80062ac:	6878      	ldr	r0, [r7, #4]
 80062ae:	f7fa ffad 	bl	800120c <HAL_UARTEx_RxEventCallback>
 80062b2:	e002      	b.n	80062ba <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80062b4:	6878      	ldr	r0, [r7, #4]
 80062b6:	f7ff fc25 	bl	8005b04 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80062ba:	2300      	movs	r3, #0
 80062bc:	e002      	b.n	80062c4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80062be:	2300      	movs	r3, #0
 80062c0:	e000      	b.n	80062c4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80062c2:	2302      	movs	r3, #2
  }
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3730      	adds	r7, #48	; 0x30
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}

080062cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80062cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80062d0:	b0c0      	sub	sp, #256	; 0x100
 80062d2:	af00      	add	r7, sp, #0
 80062d4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80062d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	691b      	ldr	r3, [r3, #16]
 80062e0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80062e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062e8:	68d9      	ldr	r1, [r3, #12]
 80062ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062ee:	681a      	ldr	r2, [r3, #0]
 80062f0:	ea40 0301 	orr.w	r3, r0, r1
 80062f4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80062f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062fa:	689a      	ldr	r2, [r3, #8]
 80062fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006300:	691b      	ldr	r3, [r3, #16]
 8006302:	431a      	orrs	r2, r3
 8006304:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006308:	695b      	ldr	r3, [r3, #20]
 800630a:	431a      	orrs	r2, r3
 800630c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006310:	69db      	ldr	r3, [r3, #28]
 8006312:	4313      	orrs	r3, r2
 8006314:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006318:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	68db      	ldr	r3, [r3, #12]
 8006320:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006324:	f021 010c 	bic.w	r1, r1, #12
 8006328:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800632c:	681a      	ldr	r2, [r3, #0]
 800632e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006332:	430b      	orrs	r3, r1
 8006334:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006336:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	695b      	ldr	r3, [r3, #20]
 800633e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006342:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006346:	6999      	ldr	r1, [r3, #24]
 8006348:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800634c:	681a      	ldr	r2, [r3, #0]
 800634e:	ea40 0301 	orr.w	r3, r0, r1
 8006352:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006354:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006358:	681a      	ldr	r2, [r3, #0]
 800635a:	4b8f      	ldr	r3, [pc, #572]	; (8006598 <UART_SetConfig+0x2cc>)
 800635c:	429a      	cmp	r2, r3
 800635e:	d005      	beq.n	800636c <UART_SetConfig+0xa0>
 8006360:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006364:	681a      	ldr	r2, [r3, #0]
 8006366:	4b8d      	ldr	r3, [pc, #564]	; (800659c <UART_SetConfig+0x2d0>)
 8006368:	429a      	cmp	r2, r3
 800636a:	d104      	bne.n	8006376 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800636c:	f7fe f902 	bl	8004574 <HAL_RCC_GetPCLK2Freq>
 8006370:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006374:	e003      	b.n	800637e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006376:	f7fe f8e9 	bl	800454c <HAL_RCC_GetPCLK1Freq>
 800637a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800637e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006382:	69db      	ldr	r3, [r3, #28]
 8006384:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006388:	f040 810c 	bne.w	80065a4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800638c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006390:	2200      	movs	r2, #0
 8006392:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006396:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800639a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800639e:	4622      	mov	r2, r4
 80063a0:	462b      	mov	r3, r5
 80063a2:	1891      	adds	r1, r2, r2
 80063a4:	65b9      	str	r1, [r7, #88]	; 0x58
 80063a6:	415b      	adcs	r3, r3
 80063a8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80063aa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80063ae:	4621      	mov	r1, r4
 80063b0:	eb12 0801 	adds.w	r8, r2, r1
 80063b4:	4629      	mov	r1, r5
 80063b6:	eb43 0901 	adc.w	r9, r3, r1
 80063ba:	f04f 0200 	mov.w	r2, #0
 80063be:	f04f 0300 	mov.w	r3, #0
 80063c2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80063c6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80063ca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80063ce:	4690      	mov	r8, r2
 80063d0:	4699      	mov	r9, r3
 80063d2:	4623      	mov	r3, r4
 80063d4:	eb18 0303 	adds.w	r3, r8, r3
 80063d8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80063dc:	462b      	mov	r3, r5
 80063de:	eb49 0303 	adc.w	r3, r9, r3
 80063e2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80063e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063ea:	685b      	ldr	r3, [r3, #4]
 80063ec:	2200      	movs	r2, #0
 80063ee:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80063f2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80063f6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80063fa:	460b      	mov	r3, r1
 80063fc:	18db      	adds	r3, r3, r3
 80063fe:	653b      	str	r3, [r7, #80]	; 0x50
 8006400:	4613      	mov	r3, r2
 8006402:	eb42 0303 	adc.w	r3, r2, r3
 8006406:	657b      	str	r3, [r7, #84]	; 0x54
 8006408:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800640c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006410:	f7fa fc4a 	bl	8000ca8 <__aeabi_uldivmod>
 8006414:	4602      	mov	r2, r0
 8006416:	460b      	mov	r3, r1
 8006418:	4b61      	ldr	r3, [pc, #388]	; (80065a0 <UART_SetConfig+0x2d4>)
 800641a:	fba3 2302 	umull	r2, r3, r3, r2
 800641e:	095b      	lsrs	r3, r3, #5
 8006420:	011c      	lsls	r4, r3, #4
 8006422:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006426:	2200      	movs	r2, #0
 8006428:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800642c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006430:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006434:	4642      	mov	r2, r8
 8006436:	464b      	mov	r3, r9
 8006438:	1891      	adds	r1, r2, r2
 800643a:	64b9      	str	r1, [r7, #72]	; 0x48
 800643c:	415b      	adcs	r3, r3
 800643e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006440:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006444:	4641      	mov	r1, r8
 8006446:	eb12 0a01 	adds.w	sl, r2, r1
 800644a:	4649      	mov	r1, r9
 800644c:	eb43 0b01 	adc.w	fp, r3, r1
 8006450:	f04f 0200 	mov.w	r2, #0
 8006454:	f04f 0300 	mov.w	r3, #0
 8006458:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800645c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006460:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006464:	4692      	mov	sl, r2
 8006466:	469b      	mov	fp, r3
 8006468:	4643      	mov	r3, r8
 800646a:	eb1a 0303 	adds.w	r3, sl, r3
 800646e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006472:	464b      	mov	r3, r9
 8006474:	eb4b 0303 	adc.w	r3, fp, r3
 8006478:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800647c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006480:	685b      	ldr	r3, [r3, #4]
 8006482:	2200      	movs	r2, #0
 8006484:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006488:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800648c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006490:	460b      	mov	r3, r1
 8006492:	18db      	adds	r3, r3, r3
 8006494:	643b      	str	r3, [r7, #64]	; 0x40
 8006496:	4613      	mov	r3, r2
 8006498:	eb42 0303 	adc.w	r3, r2, r3
 800649c:	647b      	str	r3, [r7, #68]	; 0x44
 800649e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80064a2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80064a6:	f7fa fbff 	bl	8000ca8 <__aeabi_uldivmod>
 80064aa:	4602      	mov	r2, r0
 80064ac:	460b      	mov	r3, r1
 80064ae:	4611      	mov	r1, r2
 80064b0:	4b3b      	ldr	r3, [pc, #236]	; (80065a0 <UART_SetConfig+0x2d4>)
 80064b2:	fba3 2301 	umull	r2, r3, r3, r1
 80064b6:	095b      	lsrs	r3, r3, #5
 80064b8:	2264      	movs	r2, #100	; 0x64
 80064ba:	fb02 f303 	mul.w	r3, r2, r3
 80064be:	1acb      	subs	r3, r1, r3
 80064c0:	00db      	lsls	r3, r3, #3
 80064c2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80064c6:	4b36      	ldr	r3, [pc, #216]	; (80065a0 <UART_SetConfig+0x2d4>)
 80064c8:	fba3 2302 	umull	r2, r3, r3, r2
 80064cc:	095b      	lsrs	r3, r3, #5
 80064ce:	005b      	lsls	r3, r3, #1
 80064d0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80064d4:	441c      	add	r4, r3
 80064d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80064da:	2200      	movs	r2, #0
 80064dc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80064e0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80064e4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80064e8:	4642      	mov	r2, r8
 80064ea:	464b      	mov	r3, r9
 80064ec:	1891      	adds	r1, r2, r2
 80064ee:	63b9      	str	r1, [r7, #56]	; 0x38
 80064f0:	415b      	adcs	r3, r3
 80064f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80064f4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80064f8:	4641      	mov	r1, r8
 80064fa:	1851      	adds	r1, r2, r1
 80064fc:	6339      	str	r1, [r7, #48]	; 0x30
 80064fe:	4649      	mov	r1, r9
 8006500:	414b      	adcs	r3, r1
 8006502:	637b      	str	r3, [r7, #52]	; 0x34
 8006504:	f04f 0200 	mov.w	r2, #0
 8006508:	f04f 0300 	mov.w	r3, #0
 800650c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006510:	4659      	mov	r1, fp
 8006512:	00cb      	lsls	r3, r1, #3
 8006514:	4651      	mov	r1, sl
 8006516:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800651a:	4651      	mov	r1, sl
 800651c:	00ca      	lsls	r2, r1, #3
 800651e:	4610      	mov	r0, r2
 8006520:	4619      	mov	r1, r3
 8006522:	4603      	mov	r3, r0
 8006524:	4642      	mov	r2, r8
 8006526:	189b      	adds	r3, r3, r2
 8006528:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800652c:	464b      	mov	r3, r9
 800652e:	460a      	mov	r2, r1
 8006530:	eb42 0303 	adc.w	r3, r2, r3
 8006534:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006538:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800653c:	685b      	ldr	r3, [r3, #4]
 800653e:	2200      	movs	r2, #0
 8006540:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006544:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006548:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800654c:	460b      	mov	r3, r1
 800654e:	18db      	adds	r3, r3, r3
 8006550:	62bb      	str	r3, [r7, #40]	; 0x28
 8006552:	4613      	mov	r3, r2
 8006554:	eb42 0303 	adc.w	r3, r2, r3
 8006558:	62fb      	str	r3, [r7, #44]	; 0x2c
 800655a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800655e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006562:	f7fa fba1 	bl	8000ca8 <__aeabi_uldivmod>
 8006566:	4602      	mov	r2, r0
 8006568:	460b      	mov	r3, r1
 800656a:	4b0d      	ldr	r3, [pc, #52]	; (80065a0 <UART_SetConfig+0x2d4>)
 800656c:	fba3 1302 	umull	r1, r3, r3, r2
 8006570:	095b      	lsrs	r3, r3, #5
 8006572:	2164      	movs	r1, #100	; 0x64
 8006574:	fb01 f303 	mul.w	r3, r1, r3
 8006578:	1ad3      	subs	r3, r2, r3
 800657a:	00db      	lsls	r3, r3, #3
 800657c:	3332      	adds	r3, #50	; 0x32
 800657e:	4a08      	ldr	r2, [pc, #32]	; (80065a0 <UART_SetConfig+0x2d4>)
 8006580:	fba2 2303 	umull	r2, r3, r2, r3
 8006584:	095b      	lsrs	r3, r3, #5
 8006586:	f003 0207 	and.w	r2, r3, #7
 800658a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4422      	add	r2, r4
 8006592:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006594:	e106      	b.n	80067a4 <UART_SetConfig+0x4d8>
 8006596:	bf00      	nop
 8006598:	40011000 	.word	0x40011000
 800659c:	40011400 	.word	0x40011400
 80065a0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80065a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80065a8:	2200      	movs	r2, #0
 80065aa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80065ae:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80065b2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80065b6:	4642      	mov	r2, r8
 80065b8:	464b      	mov	r3, r9
 80065ba:	1891      	adds	r1, r2, r2
 80065bc:	6239      	str	r1, [r7, #32]
 80065be:	415b      	adcs	r3, r3
 80065c0:	627b      	str	r3, [r7, #36]	; 0x24
 80065c2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80065c6:	4641      	mov	r1, r8
 80065c8:	1854      	adds	r4, r2, r1
 80065ca:	4649      	mov	r1, r9
 80065cc:	eb43 0501 	adc.w	r5, r3, r1
 80065d0:	f04f 0200 	mov.w	r2, #0
 80065d4:	f04f 0300 	mov.w	r3, #0
 80065d8:	00eb      	lsls	r3, r5, #3
 80065da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80065de:	00e2      	lsls	r2, r4, #3
 80065e0:	4614      	mov	r4, r2
 80065e2:	461d      	mov	r5, r3
 80065e4:	4643      	mov	r3, r8
 80065e6:	18e3      	adds	r3, r4, r3
 80065e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80065ec:	464b      	mov	r3, r9
 80065ee:	eb45 0303 	adc.w	r3, r5, r3
 80065f2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80065f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80065fa:	685b      	ldr	r3, [r3, #4]
 80065fc:	2200      	movs	r2, #0
 80065fe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006602:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006606:	f04f 0200 	mov.w	r2, #0
 800660a:	f04f 0300 	mov.w	r3, #0
 800660e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006612:	4629      	mov	r1, r5
 8006614:	008b      	lsls	r3, r1, #2
 8006616:	4621      	mov	r1, r4
 8006618:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800661c:	4621      	mov	r1, r4
 800661e:	008a      	lsls	r2, r1, #2
 8006620:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006624:	f7fa fb40 	bl	8000ca8 <__aeabi_uldivmod>
 8006628:	4602      	mov	r2, r0
 800662a:	460b      	mov	r3, r1
 800662c:	4b60      	ldr	r3, [pc, #384]	; (80067b0 <UART_SetConfig+0x4e4>)
 800662e:	fba3 2302 	umull	r2, r3, r3, r2
 8006632:	095b      	lsrs	r3, r3, #5
 8006634:	011c      	lsls	r4, r3, #4
 8006636:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800663a:	2200      	movs	r2, #0
 800663c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006640:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006644:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006648:	4642      	mov	r2, r8
 800664a:	464b      	mov	r3, r9
 800664c:	1891      	adds	r1, r2, r2
 800664e:	61b9      	str	r1, [r7, #24]
 8006650:	415b      	adcs	r3, r3
 8006652:	61fb      	str	r3, [r7, #28]
 8006654:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006658:	4641      	mov	r1, r8
 800665a:	1851      	adds	r1, r2, r1
 800665c:	6139      	str	r1, [r7, #16]
 800665e:	4649      	mov	r1, r9
 8006660:	414b      	adcs	r3, r1
 8006662:	617b      	str	r3, [r7, #20]
 8006664:	f04f 0200 	mov.w	r2, #0
 8006668:	f04f 0300 	mov.w	r3, #0
 800666c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006670:	4659      	mov	r1, fp
 8006672:	00cb      	lsls	r3, r1, #3
 8006674:	4651      	mov	r1, sl
 8006676:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800667a:	4651      	mov	r1, sl
 800667c:	00ca      	lsls	r2, r1, #3
 800667e:	4610      	mov	r0, r2
 8006680:	4619      	mov	r1, r3
 8006682:	4603      	mov	r3, r0
 8006684:	4642      	mov	r2, r8
 8006686:	189b      	adds	r3, r3, r2
 8006688:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800668c:	464b      	mov	r3, r9
 800668e:	460a      	mov	r2, r1
 8006690:	eb42 0303 	adc.w	r3, r2, r3
 8006694:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006698:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800669c:	685b      	ldr	r3, [r3, #4]
 800669e:	2200      	movs	r2, #0
 80066a0:	67bb      	str	r3, [r7, #120]	; 0x78
 80066a2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80066a4:	f04f 0200 	mov.w	r2, #0
 80066a8:	f04f 0300 	mov.w	r3, #0
 80066ac:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80066b0:	4649      	mov	r1, r9
 80066b2:	008b      	lsls	r3, r1, #2
 80066b4:	4641      	mov	r1, r8
 80066b6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80066ba:	4641      	mov	r1, r8
 80066bc:	008a      	lsls	r2, r1, #2
 80066be:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80066c2:	f7fa faf1 	bl	8000ca8 <__aeabi_uldivmod>
 80066c6:	4602      	mov	r2, r0
 80066c8:	460b      	mov	r3, r1
 80066ca:	4611      	mov	r1, r2
 80066cc:	4b38      	ldr	r3, [pc, #224]	; (80067b0 <UART_SetConfig+0x4e4>)
 80066ce:	fba3 2301 	umull	r2, r3, r3, r1
 80066d2:	095b      	lsrs	r3, r3, #5
 80066d4:	2264      	movs	r2, #100	; 0x64
 80066d6:	fb02 f303 	mul.w	r3, r2, r3
 80066da:	1acb      	subs	r3, r1, r3
 80066dc:	011b      	lsls	r3, r3, #4
 80066de:	3332      	adds	r3, #50	; 0x32
 80066e0:	4a33      	ldr	r2, [pc, #204]	; (80067b0 <UART_SetConfig+0x4e4>)
 80066e2:	fba2 2303 	umull	r2, r3, r2, r3
 80066e6:	095b      	lsrs	r3, r3, #5
 80066e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80066ec:	441c      	add	r4, r3
 80066ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80066f2:	2200      	movs	r2, #0
 80066f4:	673b      	str	r3, [r7, #112]	; 0x70
 80066f6:	677a      	str	r2, [r7, #116]	; 0x74
 80066f8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80066fc:	4642      	mov	r2, r8
 80066fe:	464b      	mov	r3, r9
 8006700:	1891      	adds	r1, r2, r2
 8006702:	60b9      	str	r1, [r7, #8]
 8006704:	415b      	adcs	r3, r3
 8006706:	60fb      	str	r3, [r7, #12]
 8006708:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800670c:	4641      	mov	r1, r8
 800670e:	1851      	adds	r1, r2, r1
 8006710:	6039      	str	r1, [r7, #0]
 8006712:	4649      	mov	r1, r9
 8006714:	414b      	adcs	r3, r1
 8006716:	607b      	str	r3, [r7, #4]
 8006718:	f04f 0200 	mov.w	r2, #0
 800671c:	f04f 0300 	mov.w	r3, #0
 8006720:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006724:	4659      	mov	r1, fp
 8006726:	00cb      	lsls	r3, r1, #3
 8006728:	4651      	mov	r1, sl
 800672a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800672e:	4651      	mov	r1, sl
 8006730:	00ca      	lsls	r2, r1, #3
 8006732:	4610      	mov	r0, r2
 8006734:	4619      	mov	r1, r3
 8006736:	4603      	mov	r3, r0
 8006738:	4642      	mov	r2, r8
 800673a:	189b      	adds	r3, r3, r2
 800673c:	66bb      	str	r3, [r7, #104]	; 0x68
 800673e:	464b      	mov	r3, r9
 8006740:	460a      	mov	r2, r1
 8006742:	eb42 0303 	adc.w	r3, r2, r3
 8006746:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006748:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800674c:	685b      	ldr	r3, [r3, #4]
 800674e:	2200      	movs	r2, #0
 8006750:	663b      	str	r3, [r7, #96]	; 0x60
 8006752:	667a      	str	r2, [r7, #100]	; 0x64
 8006754:	f04f 0200 	mov.w	r2, #0
 8006758:	f04f 0300 	mov.w	r3, #0
 800675c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006760:	4649      	mov	r1, r9
 8006762:	008b      	lsls	r3, r1, #2
 8006764:	4641      	mov	r1, r8
 8006766:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800676a:	4641      	mov	r1, r8
 800676c:	008a      	lsls	r2, r1, #2
 800676e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006772:	f7fa fa99 	bl	8000ca8 <__aeabi_uldivmod>
 8006776:	4602      	mov	r2, r0
 8006778:	460b      	mov	r3, r1
 800677a:	4b0d      	ldr	r3, [pc, #52]	; (80067b0 <UART_SetConfig+0x4e4>)
 800677c:	fba3 1302 	umull	r1, r3, r3, r2
 8006780:	095b      	lsrs	r3, r3, #5
 8006782:	2164      	movs	r1, #100	; 0x64
 8006784:	fb01 f303 	mul.w	r3, r1, r3
 8006788:	1ad3      	subs	r3, r2, r3
 800678a:	011b      	lsls	r3, r3, #4
 800678c:	3332      	adds	r3, #50	; 0x32
 800678e:	4a08      	ldr	r2, [pc, #32]	; (80067b0 <UART_SetConfig+0x4e4>)
 8006790:	fba2 2303 	umull	r2, r3, r2, r3
 8006794:	095b      	lsrs	r3, r3, #5
 8006796:	f003 020f 	and.w	r2, r3, #15
 800679a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	4422      	add	r2, r4
 80067a2:	609a      	str	r2, [r3, #8]
}
 80067a4:	bf00      	nop
 80067a6:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80067aa:	46bd      	mov	sp, r7
 80067ac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80067b0:	51eb851f 	.word	0x51eb851f

080067b4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80067b4:	b480      	push	{r7}
 80067b6:	b085      	sub	sp, #20
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	4603      	mov	r3, r0
 80067bc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80067be:	2300      	movs	r3, #0
 80067c0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80067c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80067c6:	2b84      	cmp	r3, #132	; 0x84
 80067c8:	d005      	beq.n	80067d6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80067ca:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	4413      	add	r3, r2
 80067d2:	3303      	adds	r3, #3
 80067d4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80067d6:	68fb      	ldr	r3, [r7, #12]
}
 80067d8:	4618      	mov	r0, r3
 80067da:	3714      	adds	r7, #20
 80067dc:	46bd      	mov	sp, r7
 80067de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e2:	4770      	bx	lr

080067e4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80067e8:	f000 faf6 	bl	8006dd8 <vTaskStartScheduler>
  
  return osOK;
 80067ec:	2300      	movs	r3, #0
}
 80067ee:	4618      	mov	r0, r3
 80067f0:	bd80      	pop	{r7, pc}

080067f2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80067f2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067f4:	b089      	sub	sp, #36	; 0x24
 80067f6:	af04      	add	r7, sp, #16
 80067f8:	6078      	str	r0, [r7, #4]
 80067fa:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	695b      	ldr	r3, [r3, #20]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d020      	beq.n	8006846 <osThreadCreate+0x54>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	699b      	ldr	r3, [r3, #24]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d01c      	beq.n	8006846 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	685c      	ldr	r4, [r3, #4]
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	691e      	ldr	r6, [r3, #16]
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800681e:	4618      	mov	r0, r3
 8006820:	f7ff ffc8 	bl	80067b4 <makeFreeRtosPriority>
 8006824:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	695b      	ldr	r3, [r3, #20]
 800682a:	687a      	ldr	r2, [r7, #4]
 800682c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800682e:	9202      	str	r2, [sp, #8]
 8006830:	9301      	str	r3, [sp, #4]
 8006832:	9100      	str	r1, [sp, #0]
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	4632      	mov	r2, r6
 8006838:	4629      	mov	r1, r5
 800683a:	4620      	mov	r0, r4
 800683c:	f000 f8ed 	bl	8006a1a <xTaskCreateStatic>
 8006840:	4603      	mov	r3, r0
 8006842:	60fb      	str	r3, [r7, #12]
 8006844:	e01c      	b.n	8006880 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	685c      	ldr	r4, [r3, #4]
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006852:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800685a:	4618      	mov	r0, r3
 800685c:	f7ff ffaa 	bl	80067b4 <makeFreeRtosPriority>
 8006860:	4602      	mov	r2, r0
 8006862:	f107 030c 	add.w	r3, r7, #12
 8006866:	9301      	str	r3, [sp, #4]
 8006868:	9200      	str	r2, [sp, #0]
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	4632      	mov	r2, r6
 800686e:	4629      	mov	r1, r5
 8006870:	4620      	mov	r0, r4
 8006872:	f000 f92f 	bl	8006ad4 <xTaskCreate>
 8006876:	4603      	mov	r3, r0
 8006878:	2b01      	cmp	r3, #1
 800687a:	d001      	beq.n	8006880 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800687c:	2300      	movs	r3, #0
 800687e:	e000      	b.n	8006882 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006880:	68fb      	ldr	r3, [r7, #12]
}
 8006882:	4618      	mov	r0, r3
 8006884:	3714      	adds	r7, #20
 8006886:	46bd      	mov	sp, r7
 8006888:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800688a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800688a:	b580      	push	{r7, lr}
 800688c:	b084      	sub	sp, #16
 800688e:	af00      	add	r7, sp, #0
 8006890:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d001      	beq.n	80068a0 <osDelay+0x16>
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	e000      	b.n	80068a2 <osDelay+0x18>
 80068a0:	2301      	movs	r3, #1
 80068a2:	4618      	mov	r0, r3
 80068a4:	f000 fa64 	bl	8006d70 <vTaskDelay>
  
  return osOK;
 80068a8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80068aa:	4618      	mov	r0, r3
 80068ac:	3710      	adds	r7, #16
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}

080068b2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80068b2:	b480      	push	{r7}
 80068b4:	b083      	sub	sp, #12
 80068b6:	af00      	add	r7, sp, #0
 80068b8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	f103 0208 	add.w	r2, r3, #8
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	f04f 32ff 	mov.w	r2, #4294967295
 80068ca:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	f103 0208 	add.w	r2, r3, #8
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	f103 0208 	add.w	r2, r3, #8
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2200      	movs	r2, #0
 80068e4:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80068e6:	bf00      	nop
 80068e8:	370c      	adds	r7, #12
 80068ea:	46bd      	mov	sp, r7
 80068ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f0:	4770      	bx	lr

080068f2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80068f2:	b480      	push	{r7}
 80068f4:	b083      	sub	sp, #12
 80068f6:	af00      	add	r7, sp, #0
 80068f8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2200      	movs	r2, #0
 80068fe:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006900:	bf00      	nop
 8006902:	370c      	adds	r7, #12
 8006904:	46bd      	mov	sp, r7
 8006906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690a:	4770      	bx	lr

0800690c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800690c:	b480      	push	{r7}
 800690e:	b085      	sub	sp, #20
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
 8006914:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	685b      	ldr	r3, [r3, #4]
 800691a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	68fa      	ldr	r2, [r7, #12]
 8006920:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	689a      	ldr	r2, [r3, #8]
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	689b      	ldr	r3, [r3, #8]
 800692e:	683a      	ldr	r2, [r7, #0]
 8006930:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	683a      	ldr	r2, [r7, #0]
 8006936:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	687a      	ldr	r2, [r7, #4]
 800693c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	1c5a      	adds	r2, r3, #1
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	601a      	str	r2, [r3, #0]
}
 8006948:	bf00      	nop
 800694a:	3714      	adds	r7, #20
 800694c:	46bd      	mov	sp, r7
 800694e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006952:	4770      	bx	lr

08006954 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006954:	b480      	push	{r7}
 8006956:	b085      	sub	sp, #20
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
 800695c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	f1b3 3fff 	cmp.w	r3, #4294967295
 800696a:	d103      	bne.n	8006974 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	691b      	ldr	r3, [r3, #16]
 8006970:	60fb      	str	r3, [r7, #12]
 8006972:	e00c      	b.n	800698e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	3308      	adds	r3, #8
 8006978:	60fb      	str	r3, [r7, #12]
 800697a:	e002      	b.n	8006982 <vListInsert+0x2e>
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	685b      	ldr	r3, [r3, #4]
 8006980:	60fb      	str	r3, [r7, #12]
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	685b      	ldr	r3, [r3, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	68ba      	ldr	r2, [r7, #8]
 800698a:	429a      	cmp	r2, r3
 800698c:	d2f6      	bcs.n	800697c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	685a      	ldr	r2, [r3, #4]
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	685b      	ldr	r3, [r3, #4]
 800699a:	683a      	ldr	r2, [r7, #0]
 800699c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	68fa      	ldr	r2, [r7, #12]
 80069a2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	683a      	ldr	r2, [r7, #0]
 80069a8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	687a      	ldr	r2, [r7, #4]
 80069ae:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	1c5a      	adds	r2, r3, #1
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	601a      	str	r2, [r3, #0]
}
 80069ba:	bf00      	nop
 80069bc:	3714      	adds	r7, #20
 80069be:	46bd      	mov	sp, r7
 80069c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c4:	4770      	bx	lr

080069c6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80069c6:	b480      	push	{r7}
 80069c8:	b085      	sub	sp, #20
 80069ca:	af00      	add	r7, sp, #0
 80069cc:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	691b      	ldr	r3, [r3, #16]
 80069d2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	685b      	ldr	r3, [r3, #4]
 80069d8:	687a      	ldr	r2, [r7, #4]
 80069da:	6892      	ldr	r2, [r2, #8]
 80069dc:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	689b      	ldr	r3, [r3, #8]
 80069e2:	687a      	ldr	r2, [r7, #4]
 80069e4:	6852      	ldr	r2, [r2, #4]
 80069e6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	685b      	ldr	r3, [r3, #4]
 80069ec:	687a      	ldr	r2, [r7, #4]
 80069ee:	429a      	cmp	r2, r3
 80069f0:	d103      	bne.n	80069fa <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	689a      	ldr	r2, [r3, #8]
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2200      	movs	r2, #0
 80069fe:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	1e5a      	subs	r2, r3, #1
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
}
 8006a0e:	4618      	mov	r0, r3
 8006a10:	3714      	adds	r7, #20
 8006a12:	46bd      	mov	sp, r7
 8006a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a18:	4770      	bx	lr

08006a1a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006a1a:	b580      	push	{r7, lr}
 8006a1c:	b08e      	sub	sp, #56	; 0x38
 8006a1e:	af04      	add	r7, sp, #16
 8006a20:	60f8      	str	r0, [r7, #12]
 8006a22:	60b9      	str	r1, [r7, #8]
 8006a24:	607a      	str	r2, [r7, #4]
 8006a26:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006a28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d10a      	bne.n	8006a44 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006a2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a32:	f383 8811 	msr	BASEPRI, r3
 8006a36:	f3bf 8f6f 	isb	sy
 8006a3a:	f3bf 8f4f 	dsb	sy
 8006a3e:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006a40:	bf00      	nop
 8006a42:	e7fe      	b.n	8006a42 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006a44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d10a      	bne.n	8006a60 <xTaskCreateStatic+0x46>
	__asm volatile
 8006a4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a4e:	f383 8811 	msr	BASEPRI, r3
 8006a52:	f3bf 8f6f 	isb	sy
 8006a56:	f3bf 8f4f 	dsb	sy
 8006a5a:	61fb      	str	r3, [r7, #28]
}
 8006a5c:	bf00      	nop
 8006a5e:	e7fe      	b.n	8006a5e <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006a60:	23a0      	movs	r3, #160	; 0xa0
 8006a62:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006a64:	693b      	ldr	r3, [r7, #16]
 8006a66:	2ba0      	cmp	r3, #160	; 0xa0
 8006a68:	d00a      	beq.n	8006a80 <xTaskCreateStatic+0x66>
	__asm volatile
 8006a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a6e:	f383 8811 	msr	BASEPRI, r3
 8006a72:	f3bf 8f6f 	isb	sy
 8006a76:	f3bf 8f4f 	dsb	sy
 8006a7a:	61bb      	str	r3, [r7, #24]
}
 8006a7c:	bf00      	nop
 8006a7e:	e7fe      	b.n	8006a7e <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006a80:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006a82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d01e      	beq.n	8006ac6 <xTaskCreateStatic+0xac>
 8006a88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d01b      	beq.n	8006ac6 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006a8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a90:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a94:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006a96:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a9a:	2202      	movs	r2, #2
 8006a9c:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	9303      	str	r3, [sp, #12]
 8006aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aa6:	9302      	str	r3, [sp, #8]
 8006aa8:	f107 0314 	add.w	r3, r7, #20
 8006aac:	9301      	str	r3, [sp, #4]
 8006aae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ab0:	9300      	str	r3, [sp, #0]
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	687a      	ldr	r2, [r7, #4]
 8006ab6:	68b9      	ldr	r1, [r7, #8]
 8006ab8:	68f8      	ldr	r0, [r7, #12]
 8006aba:	f000 f851 	bl	8006b60 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006abe:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006ac0:	f000 f8ec 	bl	8006c9c <prvAddNewTaskToReadyList>
 8006ac4:	e001      	b.n	8006aca <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006aca:	697b      	ldr	r3, [r7, #20]
	}
 8006acc:	4618      	mov	r0, r3
 8006ace:	3728      	adds	r7, #40	; 0x28
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bd80      	pop	{r7, pc}

08006ad4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b08c      	sub	sp, #48	; 0x30
 8006ad8:	af04      	add	r7, sp, #16
 8006ada:	60f8      	str	r0, [r7, #12]
 8006adc:	60b9      	str	r1, [r7, #8]
 8006ade:	603b      	str	r3, [r7, #0]
 8006ae0:	4613      	mov	r3, r2
 8006ae2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006ae4:	88fb      	ldrh	r3, [r7, #6]
 8006ae6:	009b      	lsls	r3, r3, #2
 8006ae8:	4618      	mov	r0, r3
 8006aea:	f000 ff0d 	bl	8007908 <pvPortMalloc>
 8006aee:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006af0:	697b      	ldr	r3, [r7, #20]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d00e      	beq.n	8006b14 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006af6:	20a0      	movs	r0, #160	; 0xa0
 8006af8:	f000 ff06 	bl	8007908 <pvPortMalloc>
 8006afc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006afe:	69fb      	ldr	r3, [r7, #28]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d003      	beq.n	8006b0c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006b04:	69fb      	ldr	r3, [r7, #28]
 8006b06:	697a      	ldr	r2, [r7, #20]
 8006b08:	631a      	str	r2, [r3, #48]	; 0x30
 8006b0a:	e005      	b.n	8006b18 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006b0c:	6978      	ldr	r0, [r7, #20]
 8006b0e:	f000 ffc7 	bl	8007aa0 <vPortFree>
 8006b12:	e001      	b.n	8006b18 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006b14:	2300      	movs	r3, #0
 8006b16:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006b18:	69fb      	ldr	r3, [r7, #28]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d017      	beq.n	8006b4e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006b1e:	69fb      	ldr	r3, [r7, #28]
 8006b20:	2200      	movs	r2, #0
 8006b22:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006b26:	88fa      	ldrh	r2, [r7, #6]
 8006b28:	2300      	movs	r3, #0
 8006b2a:	9303      	str	r3, [sp, #12]
 8006b2c:	69fb      	ldr	r3, [r7, #28]
 8006b2e:	9302      	str	r3, [sp, #8]
 8006b30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b32:	9301      	str	r3, [sp, #4]
 8006b34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b36:	9300      	str	r3, [sp, #0]
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	68b9      	ldr	r1, [r7, #8]
 8006b3c:	68f8      	ldr	r0, [r7, #12]
 8006b3e:	f000 f80f 	bl	8006b60 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006b42:	69f8      	ldr	r0, [r7, #28]
 8006b44:	f000 f8aa 	bl	8006c9c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006b48:	2301      	movs	r3, #1
 8006b4a:	61bb      	str	r3, [r7, #24]
 8006b4c:	e002      	b.n	8006b54 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006b4e:	f04f 33ff 	mov.w	r3, #4294967295
 8006b52:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006b54:	69bb      	ldr	r3, [r7, #24]
	}
 8006b56:	4618      	mov	r0, r3
 8006b58:	3720      	adds	r7, #32
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	bd80      	pop	{r7, pc}
	...

08006b60 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b088      	sub	sp, #32
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	60f8      	str	r0, [r7, #12]
 8006b68:	60b9      	str	r1, [r7, #8]
 8006b6a:	607a      	str	r2, [r7, #4]
 8006b6c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006b6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006b78:	3b01      	subs	r3, #1
 8006b7a:	009b      	lsls	r3, r3, #2
 8006b7c:	4413      	add	r3, r2
 8006b7e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006b80:	69bb      	ldr	r3, [r7, #24]
 8006b82:	f023 0307 	bic.w	r3, r3, #7
 8006b86:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006b88:	69bb      	ldr	r3, [r7, #24]
 8006b8a:	f003 0307 	and.w	r3, r3, #7
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d00a      	beq.n	8006ba8 <prvInitialiseNewTask+0x48>
	__asm volatile
 8006b92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b96:	f383 8811 	msr	BASEPRI, r3
 8006b9a:	f3bf 8f6f 	isb	sy
 8006b9e:	f3bf 8f4f 	dsb	sy
 8006ba2:	617b      	str	r3, [r7, #20]
}
 8006ba4:	bf00      	nop
 8006ba6:	e7fe      	b.n	8006ba6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006ba8:	68bb      	ldr	r3, [r7, #8]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d01f      	beq.n	8006bee <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006bae:	2300      	movs	r3, #0
 8006bb0:	61fb      	str	r3, [r7, #28]
 8006bb2:	e012      	b.n	8006bda <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006bb4:	68ba      	ldr	r2, [r7, #8]
 8006bb6:	69fb      	ldr	r3, [r7, #28]
 8006bb8:	4413      	add	r3, r2
 8006bba:	7819      	ldrb	r1, [r3, #0]
 8006bbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006bbe:	69fb      	ldr	r3, [r7, #28]
 8006bc0:	4413      	add	r3, r2
 8006bc2:	3334      	adds	r3, #52	; 0x34
 8006bc4:	460a      	mov	r2, r1
 8006bc6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006bc8:	68ba      	ldr	r2, [r7, #8]
 8006bca:	69fb      	ldr	r3, [r7, #28]
 8006bcc:	4413      	add	r3, r2
 8006bce:	781b      	ldrb	r3, [r3, #0]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d006      	beq.n	8006be2 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006bd4:	69fb      	ldr	r3, [r7, #28]
 8006bd6:	3301      	adds	r3, #1
 8006bd8:	61fb      	str	r3, [r7, #28]
 8006bda:	69fb      	ldr	r3, [r7, #28]
 8006bdc:	2b0f      	cmp	r3, #15
 8006bde:	d9e9      	bls.n	8006bb4 <prvInitialiseNewTask+0x54>
 8006be0:	e000      	b.n	8006be4 <prvInitialiseNewTask+0x84>
			{
				break;
 8006be2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006be4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006be6:	2200      	movs	r2, #0
 8006be8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006bec:	e003      	b.n	8006bf6 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006bee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bf0:	2200      	movs	r2, #0
 8006bf2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006bf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bf8:	2b06      	cmp	r3, #6
 8006bfa:	d901      	bls.n	8006c00 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006bfc:	2306      	movs	r3, #6
 8006bfe:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006c00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c02:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006c04:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006c06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c08:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006c0a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006c0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c0e:	2200      	movs	r2, #0
 8006c10:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006c12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c14:	3304      	adds	r3, #4
 8006c16:	4618      	mov	r0, r3
 8006c18:	f7ff fe6b 	bl	80068f2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006c1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c1e:	3318      	adds	r3, #24
 8006c20:	4618      	mov	r0, r3
 8006c22:	f7ff fe66 	bl	80068f2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006c26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c2a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c2e:	f1c3 0207 	rsb	r2, r3, #7
 8006c32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c34:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006c36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c3a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006c3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c3e:	2200      	movs	r2, #0
 8006c40:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006c44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c46:	2200      	movs	r2, #0
 8006c48:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006c4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c4e:	334c      	adds	r3, #76	; 0x4c
 8006c50:	224c      	movs	r2, #76	; 0x4c
 8006c52:	2100      	movs	r1, #0
 8006c54:	4618      	mov	r0, r3
 8006c56:	f001 fd9a 	bl	800878e <memset>
 8006c5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c5c:	4a0c      	ldr	r2, [pc, #48]	; (8006c90 <prvInitialiseNewTask+0x130>)
 8006c5e:	651a      	str	r2, [r3, #80]	; 0x50
 8006c60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c62:	4a0c      	ldr	r2, [pc, #48]	; (8006c94 <prvInitialiseNewTask+0x134>)
 8006c64:	655a      	str	r2, [r3, #84]	; 0x54
 8006c66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c68:	4a0b      	ldr	r2, [pc, #44]	; (8006c98 <prvInitialiseNewTask+0x138>)
 8006c6a:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006c6c:	683a      	ldr	r2, [r7, #0]
 8006c6e:	68f9      	ldr	r1, [r7, #12]
 8006c70:	69b8      	ldr	r0, [r7, #24]
 8006c72:	f000 fc3d 	bl	80074f0 <pxPortInitialiseStack>
 8006c76:	4602      	mov	r2, r0
 8006c78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c7a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006c7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d002      	beq.n	8006c88 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006c82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c86:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006c88:	bf00      	nop
 8006c8a:	3720      	adds	r7, #32
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	bd80      	pop	{r7, pc}
 8006c90:	20004404 	.word	0x20004404
 8006c94:	2000446c 	.word	0x2000446c
 8006c98:	200044d4 	.word	0x200044d4

08006c9c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b082      	sub	sp, #8
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006ca4:	f000 fd4e 	bl	8007744 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006ca8:	4b2a      	ldr	r3, [pc, #168]	; (8006d54 <prvAddNewTaskToReadyList+0xb8>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	3301      	adds	r3, #1
 8006cae:	4a29      	ldr	r2, [pc, #164]	; (8006d54 <prvAddNewTaskToReadyList+0xb8>)
 8006cb0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006cb2:	4b29      	ldr	r3, [pc, #164]	; (8006d58 <prvAddNewTaskToReadyList+0xbc>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d109      	bne.n	8006cce <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006cba:	4a27      	ldr	r2, [pc, #156]	; (8006d58 <prvAddNewTaskToReadyList+0xbc>)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006cc0:	4b24      	ldr	r3, [pc, #144]	; (8006d54 <prvAddNewTaskToReadyList+0xb8>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	2b01      	cmp	r3, #1
 8006cc6:	d110      	bne.n	8006cea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006cc8:	f000 facc 	bl	8007264 <prvInitialiseTaskLists>
 8006ccc:	e00d      	b.n	8006cea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006cce:	4b23      	ldr	r3, [pc, #140]	; (8006d5c <prvAddNewTaskToReadyList+0xc0>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d109      	bne.n	8006cea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006cd6:	4b20      	ldr	r3, [pc, #128]	; (8006d58 <prvAddNewTaskToReadyList+0xbc>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ce0:	429a      	cmp	r2, r3
 8006ce2:	d802      	bhi.n	8006cea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006ce4:	4a1c      	ldr	r2, [pc, #112]	; (8006d58 <prvAddNewTaskToReadyList+0xbc>)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006cea:	4b1d      	ldr	r3, [pc, #116]	; (8006d60 <prvAddNewTaskToReadyList+0xc4>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	3301      	adds	r3, #1
 8006cf0:	4a1b      	ldr	r2, [pc, #108]	; (8006d60 <prvAddNewTaskToReadyList+0xc4>)
 8006cf2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cf8:	2201      	movs	r2, #1
 8006cfa:	409a      	lsls	r2, r3
 8006cfc:	4b19      	ldr	r3, [pc, #100]	; (8006d64 <prvAddNewTaskToReadyList+0xc8>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	4313      	orrs	r3, r2
 8006d02:	4a18      	ldr	r2, [pc, #96]	; (8006d64 <prvAddNewTaskToReadyList+0xc8>)
 8006d04:	6013      	str	r3, [r2, #0]
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d0a:	4613      	mov	r3, r2
 8006d0c:	009b      	lsls	r3, r3, #2
 8006d0e:	4413      	add	r3, r2
 8006d10:	009b      	lsls	r3, r3, #2
 8006d12:	4a15      	ldr	r2, [pc, #84]	; (8006d68 <prvAddNewTaskToReadyList+0xcc>)
 8006d14:	441a      	add	r2, r3
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	3304      	adds	r3, #4
 8006d1a:	4619      	mov	r1, r3
 8006d1c:	4610      	mov	r0, r2
 8006d1e:	f7ff fdf5 	bl	800690c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006d22:	f000 fd3f 	bl	80077a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006d26:	4b0d      	ldr	r3, [pc, #52]	; (8006d5c <prvAddNewTaskToReadyList+0xc0>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d00e      	beq.n	8006d4c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006d2e:	4b0a      	ldr	r3, [pc, #40]	; (8006d58 <prvAddNewTaskToReadyList+0xbc>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d38:	429a      	cmp	r2, r3
 8006d3a:	d207      	bcs.n	8006d4c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006d3c:	4b0b      	ldr	r3, [pc, #44]	; (8006d6c <prvAddNewTaskToReadyList+0xd0>)
 8006d3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d42:	601a      	str	r2, [r3, #0]
 8006d44:	f3bf 8f4f 	dsb	sy
 8006d48:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006d4c:	bf00      	nop
 8006d4e:	3708      	adds	r7, #8
 8006d50:	46bd      	mov	sp, r7
 8006d52:	bd80      	pop	{r7, pc}
 8006d54:	200007b0 	.word	0x200007b0
 8006d58:	200006b0 	.word	0x200006b0
 8006d5c:	200007bc 	.word	0x200007bc
 8006d60:	200007cc 	.word	0x200007cc
 8006d64:	200007b8 	.word	0x200007b8
 8006d68:	200006b4 	.word	0x200006b4
 8006d6c:	e000ed04 	.word	0xe000ed04

08006d70 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b084      	sub	sp, #16
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006d78:	2300      	movs	r3, #0
 8006d7a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d017      	beq.n	8006db2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006d82:	4b13      	ldr	r3, [pc, #76]	; (8006dd0 <vTaskDelay+0x60>)
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d00a      	beq.n	8006da0 <vTaskDelay+0x30>
	__asm volatile
 8006d8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d8e:	f383 8811 	msr	BASEPRI, r3
 8006d92:	f3bf 8f6f 	isb	sy
 8006d96:	f3bf 8f4f 	dsb	sy
 8006d9a:	60bb      	str	r3, [r7, #8]
}
 8006d9c:	bf00      	nop
 8006d9e:	e7fe      	b.n	8006d9e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006da0:	f000 f884 	bl	8006eac <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006da4:	2100      	movs	r1, #0
 8006da6:	6878      	ldr	r0, [r7, #4]
 8006da8:	f000 fb3c 	bl	8007424 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006dac:	f000 f88c 	bl	8006ec8 <xTaskResumeAll>
 8006db0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d107      	bne.n	8006dc8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006db8:	4b06      	ldr	r3, [pc, #24]	; (8006dd4 <vTaskDelay+0x64>)
 8006dba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006dbe:	601a      	str	r2, [r3, #0]
 8006dc0:	f3bf 8f4f 	dsb	sy
 8006dc4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006dc8:	bf00      	nop
 8006dca:	3710      	adds	r7, #16
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	bd80      	pop	{r7, pc}
 8006dd0:	200007d8 	.word	0x200007d8
 8006dd4:	e000ed04 	.word	0xe000ed04

08006dd8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006dd8:	b580      	push	{r7, lr}
 8006dda:	b08a      	sub	sp, #40	; 0x28
 8006ddc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006dde:	2300      	movs	r3, #0
 8006de0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006de2:	2300      	movs	r3, #0
 8006de4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006de6:	463a      	mov	r2, r7
 8006de8:	1d39      	adds	r1, r7, #4
 8006dea:	f107 0308 	add.w	r3, r7, #8
 8006dee:	4618      	mov	r0, r3
 8006df0:	f7fa f98a 	bl	8001108 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006df4:	6839      	ldr	r1, [r7, #0]
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	68ba      	ldr	r2, [r7, #8]
 8006dfa:	9202      	str	r2, [sp, #8]
 8006dfc:	9301      	str	r3, [sp, #4]
 8006dfe:	2300      	movs	r3, #0
 8006e00:	9300      	str	r3, [sp, #0]
 8006e02:	2300      	movs	r3, #0
 8006e04:	460a      	mov	r2, r1
 8006e06:	4921      	ldr	r1, [pc, #132]	; (8006e8c <vTaskStartScheduler+0xb4>)
 8006e08:	4821      	ldr	r0, [pc, #132]	; (8006e90 <vTaskStartScheduler+0xb8>)
 8006e0a:	f7ff fe06 	bl	8006a1a <xTaskCreateStatic>
 8006e0e:	4603      	mov	r3, r0
 8006e10:	4a20      	ldr	r2, [pc, #128]	; (8006e94 <vTaskStartScheduler+0xbc>)
 8006e12:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006e14:	4b1f      	ldr	r3, [pc, #124]	; (8006e94 <vTaskStartScheduler+0xbc>)
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d002      	beq.n	8006e22 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006e1c:	2301      	movs	r3, #1
 8006e1e:	617b      	str	r3, [r7, #20]
 8006e20:	e001      	b.n	8006e26 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006e22:	2300      	movs	r3, #0
 8006e24:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006e26:	697b      	ldr	r3, [r7, #20]
 8006e28:	2b01      	cmp	r3, #1
 8006e2a:	d11b      	bne.n	8006e64 <vTaskStartScheduler+0x8c>
	__asm volatile
 8006e2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e30:	f383 8811 	msr	BASEPRI, r3
 8006e34:	f3bf 8f6f 	isb	sy
 8006e38:	f3bf 8f4f 	dsb	sy
 8006e3c:	613b      	str	r3, [r7, #16]
}
 8006e3e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006e40:	4b15      	ldr	r3, [pc, #84]	; (8006e98 <vTaskStartScheduler+0xc0>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	334c      	adds	r3, #76	; 0x4c
 8006e46:	4a15      	ldr	r2, [pc, #84]	; (8006e9c <vTaskStartScheduler+0xc4>)
 8006e48:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006e4a:	4b15      	ldr	r3, [pc, #84]	; (8006ea0 <vTaskStartScheduler+0xc8>)
 8006e4c:	f04f 32ff 	mov.w	r2, #4294967295
 8006e50:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006e52:	4b14      	ldr	r3, [pc, #80]	; (8006ea4 <vTaskStartScheduler+0xcc>)
 8006e54:	2201      	movs	r2, #1
 8006e56:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006e58:	4b13      	ldr	r3, [pc, #76]	; (8006ea8 <vTaskStartScheduler+0xd0>)
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006e5e:	f000 fbcf 	bl	8007600 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006e62:	e00e      	b.n	8006e82 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e6a:	d10a      	bne.n	8006e82 <vTaskStartScheduler+0xaa>
	__asm volatile
 8006e6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e70:	f383 8811 	msr	BASEPRI, r3
 8006e74:	f3bf 8f6f 	isb	sy
 8006e78:	f3bf 8f4f 	dsb	sy
 8006e7c:	60fb      	str	r3, [r7, #12]
}
 8006e7e:	bf00      	nop
 8006e80:	e7fe      	b.n	8006e80 <vTaskStartScheduler+0xa8>
}
 8006e82:	bf00      	nop
 8006e84:	3718      	adds	r7, #24
 8006e86:	46bd      	mov	sp, r7
 8006e88:	bd80      	pop	{r7, pc}
 8006e8a:	bf00      	nop
 8006e8c:	0800a7c8 	.word	0x0800a7c8
 8006e90:	08007235 	.word	0x08007235
 8006e94:	200007d4 	.word	0x200007d4
 8006e98:	200006b0 	.word	0x200006b0
 8006e9c:	20000074 	.word	0x20000074
 8006ea0:	200007d0 	.word	0x200007d0
 8006ea4:	200007bc 	.word	0x200007bc
 8006ea8:	200007b4 	.word	0x200007b4

08006eac <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006eac:	b480      	push	{r7}
 8006eae:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006eb0:	4b04      	ldr	r3, [pc, #16]	; (8006ec4 <vTaskSuspendAll+0x18>)
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	3301      	adds	r3, #1
 8006eb6:	4a03      	ldr	r2, [pc, #12]	; (8006ec4 <vTaskSuspendAll+0x18>)
 8006eb8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006eba:	bf00      	nop
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec2:	4770      	bx	lr
 8006ec4:	200007d8 	.word	0x200007d8

08006ec8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	b084      	sub	sp, #16
 8006ecc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006ece:	2300      	movs	r3, #0
 8006ed0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006ed6:	4b41      	ldr	r3, [pc, #260]	; (8006fdc <xTaskResumeAll+0x114>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d10a      	bne.n	8006ef4 <xTaskResumeAll+0x2c>
	__asm volatile
 8006ede:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ee2:	f383 8811 	msr	BASEPRI, r3
 8006ee6:	f3bf 8f6f 	isb	sy
 8006eea:	f3bf 8f4f 	dsb	sy
 8006eee:	603b      	str	r3, [r7, #0]
}
 8006ef0:	bf00      	nop
 8006ef2:	e7fe      	b.n	8006ef2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006ef4:	f000 fc26 	bl	8007744 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006ef8:	4b38      	ldr	r3, [pc, #224]	; (8006fdc <xTaskResumeAll+0x114>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	3b01      	subs	r3, #1
 8006efe:	4a37      	ldr	r2, [pc, #220]	; (8006fdc <xTaskResumeAll+0x114>)
 8006f00:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006f02:	4b36      	ldr	r3, [pc, #216]	; (8006fdc <xTaskResumeAll+0x114>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d161      	bne.n	8006fce <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006f0a:	4b35      	ldr	r3, [pc, #212]	; (8006fe0 <xTaskResumeAll+0x118>)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d05d      	beq.n	8006fce <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006f12:	e02e      	b.n	8006f72 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f14:	4b33      	ldr	r3, [pc, #204]	; (8006fe4 <xTaskResumeAll+0x11c>)
 8006f16:	68db      	ldr	r3, [r3, #12]
 8006f18:	68db      	ldr	r3, [r3, #12]
 8006f1a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	3318      	adds	r3, #24
 8006f20:	4618      	mov	r0, r3
 8006f22:	f7ff fd50 	bl	80069c6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	3304      	adds	r3, #4
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	f7ff fd4b 	bl	80069c6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f34:	2201      	movs	r2, #1
 8006f36:	409a      	lsls	r2, r3
 8006f38:	4b2b      	ldr	r3, [pc, #172]	; (8006fe8 <xTaskResumeAll+0x120>)
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	4313      	orrs	r3, r2
 8006f3e:	4a2a      	ldr	r2, [pc, #168]	; (8006fe8 <xTaskResumeAll+0x120>)
 8006f40:	6013      	str	r3, [r2, #0]
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f46:	4613      	mov	r3, r2
 8006f48:	009b      	lsls	r3, r3, #2
 8006f4a:	4413      	add	r3, r2
 8006f4c:	009b      	lsls	r3, r3, #2
 8006f4e:	4a27      	ldr	r2, [pc, #156]	; (8006fec <xTaskResumeAll+0x124>)
 8006f50:	441a      	add	r2, r3
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	3304      	adds	r3, #4
 8006f56:	4619      	mov	r1, r3
 8006f58:	4610      	mov	r0, r2
 8006f5a:	f7ff fcd7 	bl	800690c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f62:	4b23      	ldr	r3, [pc, #140]	; (8006ff0 <xTaskResumeAll+0x128>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f68:	429a      	cmp	r2, r3
 8006f6a:	d302      	bcc.n	8006f72 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8006f6c:	4b21      	ldr	r3, [pc, #132]	; (8006ff4 <xTaskResumeAll+0x12c>)
 8006f6e:	2201      	movs	r2, #1
 8006f70:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006f72:	4b1c      	ldr	r3, [pc, #112]	; (8006fe4 <xTaskResumeAll+0x11c>)
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d1cc      	bne.n	8006f14 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d001      	beq.n	8006f84 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006f80:	f000 fa12 	bl	80073a8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006f84:	4b1c      	ldr	r3, [pc, #112]	; (8006ff8 <xTaskResumeAll+0x130>)
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d010      	beq.n	8006fb2 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006f90:	f000 f836 	bl	8007000 <xTaskIncrementTick>
 8006f94:	4603      	mov	r3, r0
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d002      	beq.n	8006fa0 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8006f9a:	4b16      	ldr	r3, [pc, #88]	; (8006ff4 <xTaskResumeAll+0x12c>)
 8006f9c:	2201      	movs	r2, #1
 8006f9e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	3b01      	subs	r3, #1
 8006fa4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d1f1      	bne.n	8006f90 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8006fac:	4b12      	ldr	r3, [pc, #72]	; (8006ff8 <xTaskResumeAll+0x130>)
 8006fae:	2200      	movs	r2, #0
 8006fb0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006fb2:	4b10      	ldr	r3, [pc, #64]	; (8006ff4 <xTaskResumeAll+0x12c>)
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d009      	beq.n	8006fce <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006fba:	2301      	movs	r3, #1
 8006fbc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006fbe:	4b0f      	ldr	r3, [pc, #60]	; (8006ffc <xTaskResumeAll+0x134>)
 8006fc0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006fc4:	601a      	str	r2, [r3, #0]
 8006fc6:	f3bf 8f4f 	dsb	sy
 8006fca:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006fce:	f000 fbe9 	bl	80077a4 <vPortExitCritical>

	return xAlreadyYielded;
 8006fd2:	68bb      	ldr	r3, [r7, #8]
}
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	3710      	adds	r7, #16
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	bd80      	pop	{r7, pc}
 8006fdc:	200007d8 	.word	0x200007d8
 8006fe0:	200007b0 	.word	0x200007b0
 8006fe4:	20000770 	.word	0x20000770
 8006fe8:	200007b8 	.word	0x200007b8
 8006fec:	200006b4 	.word	0x200006b4
 8006ff0:	200006b0 	.word	0x200006b0
 8006ff4:	200007c4 	.word	0x200007c4
 8006ff8:	200007c0 	.word	0x200007c0
 8006ffc:	e000ed04 	.word	0xe000ed04

08007000 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b086      	sub	sp, #24
 8007004:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007006:	2300      	movs	r3, #0
 8007008:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800700a:	4b4e      	ldr	r3, [pc, #312]	; (8007144 <xTaskIncrementTick+0x144>)
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	2b00      	cmp	r3, #0
 8007010:	f040 808e 	bne.w	8007130 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007014:	4b4c      	ldr	r3, [pc, #304]	; (8007148 <xTaskIncrementTick+0x148>)
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	3301      	adds	r3, #1
 800701a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800701c:	4a4a      	ldr	r2, [pc, #296]	; (8007148 <xTaskIncrementTick+0x148>)
 800701e:	693b      	ldr	r3, [r7, #16]
 8007020:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007022:	693b      	ldr	r3, [r7, #16]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d120      	bne.n	800706a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007028:	4b48      	ldr	r3, [pc, #288]	; (800714c <xTaskIncrementTick+0x14c>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d00a      	beq.n	8007048 <xTaskIncrementTick+0x48>
	__asm volatile
 8007032:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007036:	f383 8811 	msr	BASEPRI, r3
 800703a:	f3bf 8f6f 	isb	sy
 800703e:	f3bf 8f4f 	dsb	sy
 8007042:	603b      	str	r3, [r7, #0]
}
 8007044:	bf00      	nop
 8007046:	e7fe      	b.n	8007046 <xTaskIncrementTick+0x46>
 8007048:	4b40      	ldr	r3, [pc, #256]	; (800714c <xTaskIncrementTick+0x14c>)
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	60fb      	str	r3, [r7, #12]
 800704e:	4b40      	ldr	r3, [pc, #256]	; (8007150 <xTaskIncrementTick+0x150>)
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	4a3e      	ldr	r2, [pc, #248]	; (800714c <xTaskIncrementTick+0x14c>)
 8007054:	6013      	str	r3, [r2, #0]
 8007056:	4a3e      	ldr	r2, [pc, #248]	; (8007150 <xTaskIncrementTick+0x150>)
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	6013      	str	r3, [r2, #0]
 800705c:	4b3d      	ldr	r3, [pc, #244]	; (8007154 <xTaskIncrementTick+0x154>)
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	3301      	adds	r3, #1
 8007062:	4a3c      	ldr	r2, [pc, #240]	; (8007154 <xTaskIncrementTick+0x154>)
 8007064:	6013      	str	r3, [r2, #0]
 8007066:	f000 f99f 	bl	80073a8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800706a:	4b3b      	ldr	r3, [pc, #236]	; (8007158 <xTaskIncrementTick+0x158>)
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	693a      	ldr	r2, [r7, #16]
 8007070:	429a      	cmp	r2, r3
 8007072:	d348      	bcc.n	8007106 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007074:	4b35      	ldr	r3, [pc, #212]	; (800714c <xTaskIncrementTick+0x14c>)
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d104      	bne.n	8007088 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800707e:	4b36      	ldr	r3, [pc, #216]	; (8007158 <xTaskIncrementTick+0x158>)
 8007080:	f04f 32ff 	mov.w	r2, #4294967295
 8007084:	601a      	str	r2, [r3, #0]
					break;
 8007086:	e03e      	b.n	8007106 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007088:	4b30      	ldr	r3, [pc, #192]	; (800714c <xTaskIncrementTick+0x14c>)
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	68db      	ldr	r3, [r3, #12]
 800708e:	68db      	ldr	r3, [r3, #12]
 8007090:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	685b      	ldr	r3, [r3, #4]
 8007096:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007098:	693a      	ldr	r2, [r7, #16]
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	429a      	cmp	r2, r3
 800709e:	d203      	bcs.n	80070a8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80070a0:	4a2d      	ldr	r2, [pc, #180]	; (8007158 <xTaskIncrementTick+0x158>)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80070a6:	e02e      	b.n	8007106 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	3304      	adds	r3, #4
 80070ac:	4618      	mov	r0, r3
 80070ae:	f7ff fc8a 	bl	80069c6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80070b2:	68bb      	ldr	r3, [r7, #8]
 80070b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d004      	beq.n	80070c4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80070ba:	68bb      	ldr	r3, [r7, #8]
 80070bc:	3318      	adds	r3, #24
 80070be:	4618      	mov	r0, r3
 80070c0:	f7ff fc81 	bl	80069c6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80070c4:	68bb      	ldr	r3, [r7, #8]
 80070c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070c8:	2201      	movs	r2, #1
 80070ca:	409a      	lsls	r2, r3
 80070cc:	4b23      	ldr	r3, [pc, #140]	; (800715c <xTaskIncrementTick+0x15c>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4313      	orrs	r3, r2
 80070d2:	4a22      	ldr	r2, [pc, #136]	; (800715c <xTaskIncrementTick+0x15c>)
 80070d4:	6013      	str	r3, [r2, #0]
 80070d6:	68bb      	ldr	r3, [r7, #8]
 80070d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070da:	4613      	mov	r3, r2
 80070dc:	009b      	lsls	r3, r3, #2
 80070de:	4413      	add	r3, r2
 80070e0:	009b      	lsls	r3, r3, #2
 80070e2:	4a1f      	ldr	r2, [pc, #124]	; (8007160 <xTaskIncrementTick+0x160>)
 80070e4:	441a      	add	r2, r3
 80070e6:	68bb      	ldr	r3, [r7, #8]
 80070e8:	3304      	adds	r3, #4
 80070ea:	4619      	mov	r1, r3
 80070ec:	4610      	mov	r0, r2
 80070ee:	f7ff fc0d 	bl	800690c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070f6:	4b1b      	ldr	r3, [pc, #108]	; (8007164 <xTaskIncrementTick+0x164>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070fc:	429a      	cmp	r2, r3
 80070fe:	d3b9      	bcc.n	8007074 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007100:	2301      	movs	r3, #1
 8007102:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007104:	e7b6      	b.n	8007074 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007106:	4b17      	ldr	r3, [pc, #92]	; (8007164 <xTaskIncrementTick+0x164>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800710c:	4914      	ldr	r1, [pc, #80]	; (8007160 <xTaskIncrementTick+0x160>)
 800710e:	4613      	mov	r3, r2
 8007110:	009b      	lsls	r3, r3, #2
 8007112:	4413      	add	r3, r2
 8007114:	009b      	lsls	r3, r3, #2
 8007116:	440b      	add	r3, r1
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	2b01      	cmp	r3, #1
 800711c:	d901      	bls.n	8007122 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800711e:	2301      	movs	r3, #1
 8007120:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007122:	4b11      	ldr	r3, [pc, #68]	; (8007168 <xTaskIncrementTick+0x168>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d007      	beq.n	800713a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800712a:	2301      	movs	r3, #1
 800712c:	617b      	str	r3, [r7, #20]
 800712e:	e004      	b.n	800713a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007130:	4b0e      	ldr	r3, [pc, #56]	; (800716c <xTaskIncrementTick+0x16c>)
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	3301      	adds	r3, #1
 8007136:	4a0d      	ldr	r2, [pc, #52]	; (800716c <xTaskIncrementTick+0x16c>)
 8007138:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800713a:	697b      	ldr	r3, [r7, #20]
}
 800713c:	4618      	mov	r0, r3
 800713e:	3718      	adds	r7, #24
 8007140:	46bd      	mov	sp, r7
 8007142:	bd80      	pop	{r7, pc}
 8007144:	200007d8 	.word	0x200007d8
 8007148:	200007b4 	.word	0x200007b4
 800714c:	20000768 	.word	0x20000768
 8007150:	2000076c 	.word	0x2000076c
 8007154:	200007c8 	.word	0x200007c8
 8007158:	200007d0 	.word	0x200007d0
 800715c:	200007b8 	.word	0x200007b8
 8007160:	200006b4 	.word	0x200006b4
 8007164:	200006b0 	.word	0x200006b0
 8007168:	200007c4 	.word	0x200007c4
 800716c:	200007c0 	.word	0x200007c0

08007170 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007170:	b480      	push	{r7}
 8007172:	b087      	sub	sp, #28
 8007174:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007176:	4b29      	ldr	r3, [pc, #164]	; (800721c <vTaskSwitchContext+0xac>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d003      	beq.n	8007186 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800717e:	4b28      	ldr	r3, [pc, #160]	; (8007220 <vTaskSwitchContext+0xb0>)
 8007180:	2201      	movs	r2, #1
 8007182:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007184:	e044      	b.n	8007210 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8007186:	4b26      	ldr	r3, [pc, #152]	; (8007220 <vTaskSwitchContext+0xb0>)
 8007188:	2200      	movs	r2, #0
 800718a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800718c:	4b25      	ldr	r3, [pc, #148]	; (8007224 <vTaskSwitchContext+0xb4>)
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	fab3 f383 	clz	r3, r3
 8007198:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800719a:	7afb      	ldrb	r3, [r7, #11]
 800719c:	f1c3 031f 	rsb	r3, r3, #31
 80071a0:	617b      	str	r3, [r7, #20]
 80071a2:	4921      	ldr	r1, [pc, #132]	; (8007228 <vTaskSwitchContext+0xb8>)
 80071a4:	697a      	ldr	r2, [r7, #20]
 80071a6:	4613      	mov	r3, r2
 80071a8:	009b      	lsls	r3, r3, #2
 80071aa:	4413      	add	r3, r2
 80071ac:	009b      	lsls	r3, r3, #2
 80071ae:	440b      	add	r3, r1
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d10a      	bne.n	80071cc <vTaskSwitchContext+0x5c>
	__asm volatile
 80071b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071ba:	f383 8811 	msr	BASEPRI, r3
 80071be:	f3bf 8f6f 	isb	sy
 80071c2:	f3bf 8f4f 	dsb	sy
 80071c6:	607b      	str	r3, [r7, #4]
}
 80071c8:	bf00      	nop
 80071ca:	e7fe      	b.n	80071ca <vTaskSwitchContext+0x5a>
 80071cc:	697a      	ldr	r2, [r7, #20]
 80071ce:	4613      	mov	r3, r2
 80071d0:	009b      	lsls	r3, r3, #2
 80071d2:	4413      	add	r3, r2
 80071d4:	009b      	lsls	r3, r3, #2
 80071d6:	4a14      	ldr	r2, [pc, #80]	; (8007228 <vTaskSwitchContext+0xb8>)
 80071d8:	4413      	add	r3, r2
 80071da:	613b      	str	r3, [r7, #16]
 80071dc:	693b      	ldr	r3, [r7, #16]
 80071de:	685b      	ldr	r3, [r3, #4]
 80071e0:	685a      	ldr	r2, [r3, #4]
 80071e2:	693b      	ldr	r3, [r7, #16]
 80071e4:	605a      	str	r2, [r3, #4]
 80071e6:	693b      	ldr	r3, [r7, #16]
 80071e8:	685a      	ldr	r2, [r3, #4]
 80071ea:	693b      	ldr	r3, [r7, #16]
 80071ec:	3308      	adds	r3, #8
 80071ee:	429a      	cmp	r2, r3
 80071f0:	d104      	bne.n	80071fc <vTaskSwitchContext+0x8c>
 80071f2:	693b      	ldr	r3, [r7, #16]
 80071f4:	685b      	ldr	r3, [r3, #4]
 80071f6:	685a      	ldr	r2, [r3, #4]
 80071f8:	693b      	ldr	r3, [r7, #16]
 80071fa:	605a      	str	r2, [r3, #4]
 80071fc:	693b      	ldr	r3, [r7, #16]
 80071fe:	685b      	ldr	r3, [r3, #4]
 8007200:	68db      	ldr	r3, [r3, #12]
 8007202:	4a0a      	ldr	r2, [pc, #40]	; (800722c <vTaskSwitchContext+0xbc>)
 8007204:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007206:	4b09      	ldr	r3, [pc, #36]	; (800722c <vTaskSwitchContext+0xbc>)
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	334c      	adds	r3, #76	; 0x4c
 800720c:	4a08      	ldr	r2, [pc, #32]	; (8007230 <vTaskSwitchContext+0xc0>)
 800720e:	6013      	str	r3, [r2, #0]
}
 8007210:	bf00      	nop
 8007212:	371c      	adds	r7, #28
 8007214:	46bd      	mov	sp, r7
 8007216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721a:	4770      	bx	lr
 800721c:	200007d8 	.word	0x200007d8
 8007220:	200007c4 	.word	0x200007c4
 8007224:	200007b8 	.word	0x200007b8
 8007228:	200006b4 	.word	0x200006b4
 800722c:	200006b0 	.word	0x200006b0
 8007230:	20000074 	.word	0x20000074

08007234 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007234:	b580      	push	{r7, lr}
 8007236:	b082      	sub	sp, #8
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800723c:	f000 f852 	bl	80072e4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007240:	4b06      	ldr	r3, [pc, #24]	; (800725c <prvIdleTask+0x28>)
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	2b01      	cmp	r3, #1
 8007246:	d9f9      	bls.n	800723c <prvIdleTask+0x8>
			{
				taskYIELD();
 8007248:	4b05      	ldr	r3, [pc, #20]	; (8007260 <prvIdleTask+0x2c>)
 800724a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800724e:	601a      	str	r2, [r3, #0]
 8007250:	f3bf 8f4f 	dsb	sy
 8007254:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007258:	e7f0      	b.n	800723c <prvIdleTask+0x8>
 800725a:	bf00      	nop
 800725c:	200006b4 	.word	0x200006b4
 8007260:	e000ed04 	.word	0xe000ed04

08007264 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007264:	b580      	push	{r7, lr}
 8007266:	b082      	sub	sp, #8
 8007268:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800726a:	2300      	movs	r3, #0
 800726c:	607b      	str	r3, [r7, #4]
 800726e:	e00c      	b.n	800728a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007270:	687a      	ldr	r2, [r7, #4]
 8007272:	4613      	mov	r3, r2
 8007274:	009b      	lsls	r3, r3, #2
 8007276:	4413      	add	r3, r2
 8007278:	009b      	lsls	r3, r3, #2
 800727a:	4a12      	ldr	r2, [pc, #72]	; (80072c4 <prvInitialiseTaskLists+0x60>)
 800727c:	4413      	add	r3, r2
 800727e:	4618      	mov	r0, r3
 8007280:	f7ff fb17 	bl	80068b2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	3301      	adds	r3, #1
 8007288:	607b      	str	r3, [r7, #4]
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2b06      	cmp	r3, #6
 800728e:	d9ef      	bls.n	8007270 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007290:	480d      	ldr	r0, [pc, #52]	; (80072c8 <prvInitialiseTaskLists+0x64>)
 8007292:	f7ff fb0e 	bl	80068b2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007296:	480d      	ldr	r0, [pc, #52]	; (80072cc <prvInitialiseTaskLists+0x68>)
 8007298:	f7ff fb0b 	bl	80068b2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800729c:	480c      	ldr	r0, [pc, #48]	; (80072d0 <prvInitialiseTaskLists+0x6c>)
 800729e:	f7ff fb08 	bl	80068b2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80072a2:	480c      	ldr	r0, [pc, #48]	; (80072d4 <prvInitialiseTaskLists+0x70>)
 80072a4:	f7ff fb05 	bl	80068b2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80072a8:	480b      	ldr	r0, [pc, #44]	; (80072d8 <prvInitialiseTaskLists+0x74>)
 80072aa:	f7ff fb02 	bl	80068b2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80072ae:	4b0b      	ldr	r3, [pc, #44]	; (80072dc <prvInitialiseTaskLists+0x78>)
 80072b0:	4a05      	ldr	r2, [pc, #20]	; (80072c8 <prvInitialiseTaskLists+0x64>)
 80072b2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80072b4:	4b0a      	ldr	r3, [pc, #40]	; (80072e0 <prvInitialiseTaskLists+0x7c>)
 80072b6:	4a05      	ldr	r2, [pc, #20]	; (80072cc <prvInitialiseTaskLists+0x68>)
 80072b8:	601a      	str	r2, [r3, #0]
}
 80072ba:	bf00      	nop
 80072bc:	3708      	adds	r7, #8
 80072be:	46bd      	mov	sp, r7
 80072c0:	bd80      	pop	{r7, pc}
 80072c2:	bf00      	nop
 80072c4:	200006b4 	.word	0x200006b4
 80072c8:	20000740 	.word	0x20000740
 80072cc:	20000754 	.word	0x20000754
 80072d0:	20000770 	.word	0x20000770
 80072d4:	20000784 	.word	0x20000784
 80072d8:	2000079c 	.word	0x2000079c
 80072dc:	20000768 	.word	0x20000768
 80072e0:	2000076c 	.word	0x2000076c

080072e4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b082      	sub	sp, #8
 80072e8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80072ea:	e019      	b.n	8007320 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80072ec:	f000 fa2a 	bl	8007744 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80072f0:	4b10      	ldr	r3, [pc, #64]	; (8007334 <prvCheckTasksWaitingTermination+0x50>)
 80072f2:	68db      	ldr	r3, [r3, #12]
 80072f4:	68db      	ldr	r3, [r3, #12]
 80072f6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	3304      	adds	r3, #4
 80072fc:	4618      	mov	r0, r3
 80072fe:	f7ff fb62 	bl	80069c6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007302:	4b0d      	ldr	r3, [pc, #52]	; (8007338 <prvCheckTasksWaitingTermination+0x54>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	3b01      	subs	r3, #1
 8007308:	4a0b      	ldr	r2, [pc, #44]	; (8007338 <prvCheckTasksWaitingTermination+0x54>)
 800730a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800730c:	4b0b      	ldr	r3, [pc, #44]	; (800733c <prvCheckTasksWaitingTermination+0x58>)
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	3b01      	subs	r3, #1
 8007312:	4a0a      	ldr	r2, [pc, #40]	; (800733c <prvCheckTasksWaitingTermination+0x58>)
 8007314:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007316:	f000 fa45 	bl	80077a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800731a:	6878      	ldr	r0, [r7, #4]
 800731c:	f000 f810 	bl	8007340 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007320:	4b06      	ldr	r3, [pc, #24]	; (800733c <prvCheckTasksWaitingTermination+0x58>)
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d1e1      	bne.n	80072ec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007328:	bf00      	nop
 800732a:	bf00      	nop
 800732c:	3708      	adds	r7, #8
 800732e:	46bd      	mov	sp, r7
 8007330:	bd80      	pop	{r7, pc}
 8007332:	bf00      	nop
 8007334:	20000784 	.word	0x20000784
 8007338:	200007b0 	.word	0x200007b0
 800733c:	20000798 	.word	0x20000798

08007340 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007340:	b580      	push	{r7, lr}
 8007342:	b084      	sub	sp, #16
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	334c      	adds	r3, #76	; 0x4c
 800734c:	4618      	mov	r0, r3
 800734e:	f001 fa3b 	bl	80087c8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8007358:	2b00      	cmp	r3, #0
 800735a:	d108      	bne.n	800736e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007360:	4618      	mov	r0, r3
 8007362:	f000 fb9d 	bl	8007aa0 <vPortFree>
				vPortFree( pxTCB );
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	f000 fb9a 	bl	8007aa0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800736c:	e018      	b.n	80073a0 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8007374:	2b01      	cmp	r3, #1
 8007376:	d103      	bne.n	8007380 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007378:	6878      	ldr	r0, [r7, #4]
 800737a:	f000 fb91 	bl	8007aa0 <vPortFree>
	}
 800737e:	e00f      	b.n	80073a0 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8007386:	2b02      	cmp	r3, #2
 8007388:	d00a      	beq.n	80073a0 <prvDeleteTCB+0x60>
	__asm volatile
 800738a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800738e:	f383 8811 	msr	BASEPRI, r3
 8007392:	f3bf 8f6f 	isb	sy
 8007396:	f3bf 8f4f 	dsb	sy
 800739a:	60fb      	str	r3, [r7, #12]
}
 800739c:	bf00      	nop
 800739e:	e7fe      	b.n	800739e <prvDeleteTCB+0x5e>
	}
 80073a0:	bf00      	nop
 80073a2:	3710      	adds	r7, #16
 80073a4:	46bd      	mov	sp, r7
 80073a6:	bd80      	pop	{r7, pc}

080073a8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80073a8:	b480      	push	{r7}
 80073aa:	b083      	sub	sp, #12
 80073ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80073ae:	4b0c      	ldr	r3, [pc, #48]	; (80073e0 <prvResetNextTaskUnblockTime+0x38>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d104      	bne.n	80073c2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80073b8:	4b0a      	ldr	r3, [pc, #40]	; (80073e4 <prvResetNextTaskUnblockTime+0x3c>)
 80073ba:	f04f 32ff 	mov.w	r2, #4294967295
 80073be:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80073c0:	e008      	b.n	80073d4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80073c2:	4b07      	ldr	r3, [pc, #28]	; (80073e0 <prvResetNextTaskUnblockTime+0x38>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	68db      	ldr	r3, [r3, #12]
 80073c8:	68db      	ldr	r3, [r3, #12]
 80073ca:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	685b      	ldr	r3, [r3, #4]
 80073d0:	4a04      	ldr	r2, [pc, #16]	; (80073e4 <prvResetNextTaskUnblockTime+0x3c>)
 80073d2:	6013      	str	r3, [r2, #0]
}
 80073d4:	bf00      	nop
 80073d6:	370c      	adds	r7, #12
 80073d8:	46bd      	mov	sp, r7
 80073da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073de:	4770      	bx	lr
 80073e0:	20000768 	.word	0x20000768
 80073e4:	200007d0 	.word	0x200007d0

080073e8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80073e8:	b480      	push	{r7}
 80073ea:	b083      	sub	sp, #12
 80073ec:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80073ee:	4b0b      	ldr	r3, [pc, #44]	; (800741c <xTaskGetSchedulerState+0x34>)
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d102      	bne.n	80073fc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80073f6:	2301      	movs	r3, #1
 80073f8:	607b      	str	r3, [r7, #4]
 80073fa:	e008      	b.n	800740e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80073fc:	4b08      	ldr	r3, [pc, #32]	; (8007420 <xTaskGetSchedulerState+0x38>)
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	2b00      	cmp	r3, #0
 8007402:	d102      	bne.n	800740a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007404:	2302      	movs	r3, #2
 8007406:	607b      	str	r3, [r7, #4]
 8007408:	e001      	b.n	800740e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800740a:	2300      	movs	r3, #0
 800740c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800740e:	687b      	ldr	r3, [r7, #4]
	}
 8007410:	4618      	mov	r0, r3
 8007412:	370c      	adds	r7, #12
 8007414:	46bd      	mov	sp, r7
 8007416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741a:	4770      	bx	lr
 800741c:	200007bc 	.word	0x200007bc
 8007420:	200007d8 	.word	0x200007d8

08007424 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b084      	sub	sp, #16
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
 800742c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800742e:	4b29      	ldr	r3, [pc, #164]	; (80074d4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007434:	4b28      	ldr	r3, [pc, #160]	; (80074d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	3304      	adds	r3, #4
 800743a:	4618      	mov	r0, r3
 800743c:	f7ff fac3 	bl	80069c6 <uxListRemove>
 8007440:	4603      	mov	r3, r0
 8007442:	2b00      	cmp	r3, #0
 8007444:	d10b      	bne.n	800745e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007446:	4b24      	ldr	r3, [pc, #144]	; (80074d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800744c:	2201      	movs	r2, #1
 800744e:	fa02 f303 	lsl.w	r3, r2, r3
 8007452:	43da      	mvns	r2, r3
 8007454:	4b21      	ldr	r3, [pc, #132]	; (80074dc <prvAddCurrentTaskToDelayedList+0xb8>)
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	4013      	ands	r3, r2
 800745a:	4a20      	ldr	r2, [pc, #128]	; (80074dc <prvAddCurrentTaskToDelayedList+0xb8>)
 800745c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007464:	d10a      	bne.n	800747c <prvAddCurrentTaskToDelayedList+0x58>
 8007466:	683b      	ldr	r3, [r7, #0]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d007      	beq.n	800747c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800746c:	4b1a      	ldr	r3, [pc, #104]	; (80074d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	3304      	adds	r3, #4
 8007472:	4619      	mov	r1, r3
 8007474:	481a      	ldr	r0, [pc, #104]	; (80074e0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8007476:	f7ff fa49 	bl	800690c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800747a:	e026      	b.n	80074ca <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800747c:	68fa      	ldr	r2, [r7, #12]
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	4413      	add	r3, r2
 8007482:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007484:	4b14      	ldr	r3, [pc, #80]	; (80074d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	68ba      	ldr	r2, [r7, #8]
 800748a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800748c:	68ba      	ldr	r2, [r7, #8]
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	429a      	cmp	r2, r3
 8007492:	d209      	bcs.n	80074a8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007494:	4b13      	ldr	r3, [pc, #76]	; (80074e4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8007496:	681a      	ldr	r2, [r3, #0]
 8007498:	4b0f      	ldr	r3, [pc, #60]	; (80074d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	3304      	adds	r3, #4
 800749e:	4619      	mov	r1, r3
 80074a0:	4610      	mov	r0, r2
 80074a2:	f7ff fa57 	bl	8006954 <vListInsert>
}
 80074a6:	e010      	b.n	80074ca <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80074a8:	4b0f      	ldr	r3, [pc, #60]	; (80074e8 <prvAddCurrentTaskToDelayedList+0xc4>)
 80074aa:	681a      	ldr	r2, [r3, #0]
 80074ac:	4b0a      	ldr	r3, [pc, #40]	; (80074d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	3304      	adds	r3, #4
 80074b2:	4619      	mov	r1, r3
 80074b4:	4610      	mov	r0, r2
 80074b6:	f7ff fa4d 	bl	8006954 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80074ba:	4b0c      	ldr	r3, [pc, #48]	; (80074ec <prvAddCurrentTaskToDelayedList+0xc8>)
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	68ba      	ldr	r2, [r7, #8]
 80074c0:	429a      	cmp	r2, r3
 80074c2:	d202      	bcs.n	80074ca <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80074c4:	4a09      	ldr	r2, [pc, #36]	; (80074ec <prvAddCurrentTaskToDelayedList+0xc8>)
 80074c6:	68bb      	ldr	r3, [r7, #8]
 80074c8:	6013      	str	r3, [r2, #0]
}
 80074ca:	bf00      	nop
 80074cc:	3710      	adds	r7, #16
 80074ce:	46bd      	mov	sp, r7
 80074d0:	bd80      	pop	{r7, pc}
 80074d2:	bf00      	nop
 80074d4:	200007b4 	.word	0x200007b4
 80074d8:	200006b0 	.word	0x200006b0
 80074dc:	200007b8 	.word	0x200007b8
 80074e0:	2000079c 	.word	0x2000079c
 80074e4:	2000076c 	.word	0x2000076c
 80074e8:	20000768 	.word	0x20000768
 80074ec:	200007d0 	.word	0x200007d0

080074f0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80074f0:	b480      	push	{r7}
 80074f2:	b085      	sub	sp, #20
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	60f8      	str	r0, [r7, #12]
 80074f8:	60b9      	str	r1, [r7, #8]
 80074fa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	3b04      	subs	r3, #4
 8007500:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007508:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	3b04      	subs	r3, #4
 800750e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	f023 0201 	bic.w	r2, r3, #1
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	3b04      	subs	r3, #4
 800751e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007520:	4a0c      	ldr	r2, [pc, #48]	; (8007554 <pxPortInitialiseStack+0x64>)
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	3b14      	subs	r3, #20
 800752a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800752c:	687a      	ldr	r2, [r7, #4]
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	3b04      	subs	r3, #4
 8007536:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	f06f 0202 	mvn.w	r2, #2
 800753e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	3b20      	subs	r3, #32
 8007544:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007546:	68fb      	ldr	r3, [r7, #12]
}
 8007548:	4618      	mov	r0, r3
 800754a:	3714      	adds	r7, #20
 800754c:	46bd      	mov	sp, r7
 800754e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007552:	4770      	bx	lr
 8007554:	08007559 	.word	0x08007559

08007558 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007558:	b480      	push	{r7}
 800755a:	b085      	sub	sp, #20
 800755c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800755e:	2300      	movs	r3, #0
 8007560:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007562:	4b12      	ldr	r3, [pc, #72]	; (80075ac <prvTaskExitError+0x54>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f1b3 3fff 	cmp.w	r3, #4294967295
 800756a:	d00a      	beq.n	8007582 <prvTaskExitError+0x2a>
	__asm volatile
 800756c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007570:	f383 8811 	msr	BASEPRI, r3
 8007574:	f3bf 8f6f 	isb	sy
 8007578:	f3bf 8f4f 	dsb	sy
 800757c:	60fb      	str	r3, [r7, #12]
}
 800757e:	bf00      	nop
 8007580:	e7fe      	b.n	8007580 <prvTaskExitError+0x28>
	__asm volatile
 8007582:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007586:	f383 8811 	msr	BASEPRI, r3
 800758a:	f3bf 8f6f 	isb	sy
 800758e:	f3bf 8f4f 	dsb	sy
 8007592:	60bb      	str	r3, [r7, #8]
}
 8007594:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007596:	bf00      	nop
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2b00      	cmp	r3, #0
 800759c:	d0fc      	beq.n	8007598 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800759e:	bf00      	nop
 80075a0:	bf00      	nop
 80075a2:	3714      	adds	r7, #20
 80075a4:	46bd      	mov	sp, r7
 80075a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075aa:	4770      	bx	lr
 80075ac:	20000018 	.word	0x20000018

080075b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80075b0:	4b07      	ldr	r3, [pc, #28]	; (80075d0 <pxCurrentTCBConst2>)
 80075b2:	6819      	ldr	r1, [r3, #0]
 80075b4:	6808      	ldr	r0, [r1, #0]
 80075b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075ba:	f380 8809 	msr	PSP, r0
 80075be:	f3bf 8f6f 	isb	sy
 80075c2:	f04f 0000 	mov.w	r0, #0
 80075c6:	f380 8811 	msr	BASEPRI, r0
 80075ca:	4770      	bx	lr
 80075cc:	f3af 8000 	nop.w

080075d0 <pxCurrentTCBConst2>:
 80075d0:	200006b0 	.word	0x200006b0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80075d4:	bf00      	nop
 80075d6:	bf00      	nop

080075d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80075d8:	4808      	ldr	r0, [pc, #32]	; (80075fc <prvPortStartFirstTask+0x24>)
 80075da:	6800      	ldr	r0, [r0, #0]
 80075dc:	6800      	ldr	r0, [r0, #0]
 80075de:	f380 8808 	msr	MSP, r0
 80075e2:	f04f 0000 	mov.w	r0, #0
 80075e6:	f380 8814 	msr	CONTROL, r0
 80075ea:	b662      	cpsie	i
 80075ec:	b661      	cpsie	f
 80075ee:	f3bf 8f4f 	dsb	sy
 80075f2:	f3bf 8f6f 	isb	sy
 80075f6:	df00      	svc	0
 80075f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80075fa:	bf00      	nop
 80075fc:	e000ed08 	.word	0xe000ed08

08007600 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b086      	sub	sp, #24
 8007604:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007606:	4b46      	ldr	r3, [pc, #280]	; (8007720 <xPortStartScheduler+0x120>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	4a46      	ldr	r2, [pc, #280]	; (8007724 <xPortStartScheduler+0x124>)
 800760c:	4293      	cmp	r3, r2
 800760e:	d10a      	bne.n	8007626 <xPortStartScheduler+0x26>
	__asm volatile
 8007610:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007614:	f383 8811 	msr	BASEPRI, r3
 8007618:	f3bf 8f6f 	isb	sy
 800761c:	f3bf 8f4f 	dsb	sy
 8007620:	613b      	str	r3, [r7, #16]
}
 8007622:	bf00      	nop
 8007624:	e7fe      	b.n	8007624 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007626:	4b3e      	ldr	r3, [pc, #248]	; (8007720 <xPortStartScheduler+0x120>)
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	4a3f      	ldr	r2, [pc, #252]	; (8007728 <xPortStartScheduler+0x128>)
 800762c:	4293      	cmp	r3, r2
 800762e:	d10a      	bne.n	8007646 <xPortStartScheduler+0x46>
	__asm volatile
 8007630:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007634:	f383 8811 	msr	BASEPRI, r3
 8007638:	f3bf 8f6f 	isb	sy
 800763c:	f3bf 8f4f 	dsb	sy
 8007640:	60fb      	str	r3, [r7, #12]
}
 8007642:	bf00      	nop
 8007644:	e7fe      	b.n	8007644 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007646:	4b39      	ldr	r3, [pc, #228]	; (800772c <xPortStartScheduler+0x12c>)
 8007648:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800764a:	697b      	ldr	r3, [r7, #20]
 800764c:	781b      	ldrb	r3, [r3, #0]
 800764e:	b2db      	uxtb	r3, r3
 8007650:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007652:	697b      	ldr	r3, [r7, #20]
 8007654:	22ff      	movs	r2, #255	; 0xff
 8007656:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007658:	697b      	ldr	r3, [r7, #20]
 800765a:	781b      	ldrb	r3, [r3, #0]
 800765c:	b2db      	uxtb	r3, r3
 800765e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007660:	78fb      	ldrb	r3, [r7, #3]
 8007662:	b2db      	uxtb	r3, r3
 8007664:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007668:	b2da      	uxtb	r2, r3
 800766a:	4b31      	ldr	r3, [pc, #196]	; (8007730 <xPortStartScheduler+0x130>)
 800766c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800766e:	4b31      	ldr	r3, [pc, #196]	; (8007734 <xPortStartScheduler+0x134>)
 8007670:	2207      	movs	r2, #7
 8007672:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007674:	e009      	b.n	800768a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007676:	4b2f      	ldr	r3, [pc, #188]	; (8007734 <xPortStartScheduler+0x134>)
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	3b01      	subs	r3, #1
 800767c:	4a2d      	ldr	r2, [pc, #180]	; (8007734 <xPortStartScheduler+0x134>)
 800767e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007680:	78fb      	ldrb	r3, [r7, #3]
 8007682:	b2db      	uxtb	r3, r3
 8007684:	005b      	lsls	r3, r3, #1
 8007686:	b2db      	uxtb	r3, r3
 8007688:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800768a:	78fb      	ldrb	r3, [r7, #3]
 800768c:	b2db      	uxtb	r3, r3
 800768e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007692:	2b80      	cmp	r3, #128	; 0x80
 8007694:	d0ef      	beq.n	8007676 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007696:	4b27      	ldr	r3, [pc, #156]	; (8007734 <xPortStartScheduler+0x134>)
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f1c3 0307 	rsb	r3, r3, #7
 800769e:	2b04      	cmp	r3, #4
 80076a0:	d00a      	beq.n	80076b8 <xPortStartScheduler+0xb8>
	__asm volatile
 80076a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076a6:	f383 8811 	msr	BASEPRI, r3
 80076aa:	f3bf 8f6f 	isb	sy
 80076ae:	f3bf 8f4f 	dsb	sy
 80076b2:	60bb      	str	r3, [r7, #8]
}
 80076b4:	bf00      	nop
 80076b6:	e7fe      	b.n	80076b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80076b8:	4b1e      	ldr	r3, [pc, #120]	; (8007734 <xPortStartScheduler+0x134>)
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	021b      	lsls	r3, r3, #8
 80076be:	4a1d      	ldr	r2, [pc, #116]	; (8007734 <xPortStartScheduler+0x134>)
 80076c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80076c2:	4b1c      	ldr	r3, [pc, #112]	; (8007734 <xPortStartScheduler+0x134>)
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80076ca:	4a1a      	ldr	r2, [pc, #104]	; (8007734 <xPortStartScheduler+0x134>)
 80076cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	b2da      	uxtb	r2, r3
 80076d2:	697b      	ldr	r3, [r7, #20]
 80076d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80076d6:	4b18      	ldr	r3, [pc, #96]	; (8007738 <xPortStartScheduler+0x138>)
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	4a17      	ldr	r2, [pc, #92]	; (8007738 <xPortStartScheduler+0x138>)
 80076dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80076e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80076e2:	4b15      	ldr	r3, [pc, #84]	; (8007738 <xPortStartScheduler+0x138>)
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	4a14      	ldr	r2, [pc, #80]	; (8007738 <xPortStartScheduler+0x138>)
 80076e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80076ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80076ee:	f000 f8dd 	bl	80078ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80076f2:	4b12      	ldr	r3, [pc, #72]	; (800773c <xPortStartScheduler+0x13c>)
 80076f4:	2200      	movs	r2, #0
 80076f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80076f8:	f000 f8fc 	bl	80078f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80076fc:	4b10      	ldr	r3, [pc, #64]	; (8007740 <xPortStartScheduler+0x140>)
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	4a0f      	ldr	r2, [pc, #60]	; (8007740 <xPortStartScheduler+0x140>)
 8007702:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007706:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007708:	f7ff ff66 	bl	80075d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800770c:	f7ff fd30 	bl	8007170 <vTaskSwitchContext>
	prvTaskExitError();
 8007710:	f7ff ff22 	bl	8007558 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007714:	2300      	movs	r3, #0
}
 8007716:	4618      	mov	r0, r3
 8007718:	3718      	adds	r7, #24
 800771a:	46bd      	mov	sp, r7
 800771c:	bd80      	pop	{r7, pc}
 800771e:	bf00      	nop
 8007720:	e000ed00 	.word	0xe000ed00
 8007724:	410fc271 	.word	0x410fc271
 8007728:	410fc270 	.word	0x410fc270
 800772c:	e000e400 	.word	0xe000e400
 8007730:	200007dc 	.word	0x200007dc
 8007734:	200007e0 	.word	0x200007e0
 8007738:	e000ed20 	.word	0xe000ed20
 800773c:	20000018 	.word	0x20000018
 8007740:	e000ef34 	.word	0xe000ef34

08007744 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007744:	b480      	push	{r7}
 8007746:	b083      	sub	sp, #12
 8007748:	af00      	add	r7, sp, #0
	__asm volatile
 800774a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800774e:	f383 8811 	msr	BASEPRI, r3
 8007752:	f3bf 8f6f 	isb	sy
 8007756:	f3bf 8f4f 	dsb	sy
 800775a:	607b      	str	r3, [r7, #4]
}
 800775c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800775e:	4b0f      	ldr	r3, [pc, #60]	; (800779c <vPortEnterCritical+0x58>)
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	3301      	adds	r3, #1
 8007764:	4a0d      	ldr	r2, [pc, #52]	; (800779c <vPortEnterCritical+0x58>)
 8007766:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007768:	4b0c      	ldr	r3, [pc, #48]	; (800779c <vPortEnterCritical+0x58>)
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	2b01      	cmp	r3, #1
 800776e:	d10f      	bne.n	8007790 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007770:	4b0b      	ldr	r3, [pc, #44]	; (80077a0 <vPortEnterCritical+0x5c>)
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	b2db      	uxtb	r3, r3
 8007776:	2b00      	cmp	r3, #0
 8007778:	d00a      	beq.n	8007790 <vPortEnterCritical+0x4c>
	__asm volatile
 800777a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800777e:	f383 8811 	msr	BASEPRI, r3
 8007782:	f3bf 8f6f 	isb	sy
 8007786:	f3bf 8f4f 	dsb	sy
 800778a:	603b      	str	r3, [r7, #0]
}
 800778c:	bf00      	nop
 800778e:	e7fe      	b.n	800778e <vPortEnterCritical+0x4a>
	}
}
 8007790:	bf00      	nop
 8007792:	370c      	adds	r7, #12
 8007794:	46bd      	mov	sp, r7
 8007796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779a:	4770      	bx	lr
 800779c:	20000018 	.word	0x20000018
 80077a0:	e000ed04 	.word	0xe000ed04

080077a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80077a4:	b480      	push	{r7}
 80077a6:	b083      	sub	sp, #12
 80077a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80077aa:	4b12      	ldr	r3, [pc, #72]	; (80077f4 <vPortExitCritical+0x50>)
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d10a      	bne.n	80077c8 <vPortExitCritical+0x24>
	__asm volatile
 80077b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077b6:	f383 8811 	msr	BASEPRI, r3
 80077ba:	f3bf 8f6f 	isb	sy
 80077be:	f3bf 8f4f 	dsb	sy
 80077c2:	607b      	str	r3, [r7, #4]
}
 80077c4:	bf00      	nop
 80077c6:	e7fe      	b.n	80077c6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80077c8:	4b0a      	ldr	r3, [pc, #40]	; (80077f4 <vPortExitCritical+0x50>)
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	3b01      	subs	r3, #1
 80077ce:	4a09      	ldr	r2, [pc, #36]	; (80077f4 <vPortExitCritical+0x50>)
 80077d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80077d2:	4b08      	ldr	r3, [pc, #32]	; (80077f4 <vPortExitCritical+0x50>)
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d105      	bne.n	80077e6 <vPortExitCritical+0x42>
 80077da:	2300      	movs	r3, #0
 80077dc:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80077de:	683b      	ldr	r3, [r7, #0]
 80077e0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80077e4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80077e6:	bf00      	nop
 80077e8:	370c      	adds	r7, #12
 80077ea:	46bd      	mov	sp, r7
 80077ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f0:	4770      	bx	lr
 80077f2:	bf00      	nop
 80077f4:	20000018 	.word	0x20000018
	...

08007800 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007800:	f3ef 8009 	mrs	r0, PSP
 8007804:	f3bf 8f6f 	isb	sy
 8007808:	4b15      	ldr	r3, [pc, #84]	; (8007860 <pxCurrentTCBConst>)
 800780a:	681a      	ldr	r2, [r3, #0]
 800780c:	f01e 0f10 	tst.w	lr, #16
 8007810:	bf08      	it	eq
 8007812:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007816:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800781a:	6010      	str	r0, [r2, #0]
 800781c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007820:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007824:	f380 8811 	msr	BASEPRI, r0
 8007828:	f3bf 8f4f 	dsb	sy
 800782c:	f3bf 8f6f 	isb	sy
 8007830:	f7ff fc9e 	bl	8007170 <vTaskSwitchContext>
 8007834:	f04f 0000 	mov.w	r0, #0
 8007838:	f380 8811 	msr	BASEPRI, r0
 800783c:	bc09      	pop	{r0, r3}
 800783e:	6819      	ldr	r1, [r3, #0]
 8007840:	6808      	ldr	r0, [r1, #0]
 8007842:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007846:	f01e 0f10 	tst.w	lr, #16
 800784a:	bf08      	it	eq
 800784c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007850:	f380 8809 	msr	PSP, r0
 8007854:	f3bf 8f6f 	isb	sy
 8007858:	4770      	bx	lr
 800785a:	bf00      	nop
 800785c:	f3af 8000 	nop.w

08007860 <pxCurrentTCBConst>:
 8007860:	200006b0 	.word	0x200006b0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007864:	bf00      	nop
 8007866:	bf00      	nop

08007868 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007868:	b580      	push	{r7, lr}
 800786a:	b082      	sub	sp, #8
 800786c:	af00      	add	r7, sp, #0
	__asm volatile
 800786e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007872:	f383 8811 	msr	BASEPRI, r3
 8007876:	f3bf 8f6f 	isb	sy
 800787a:	f3bf 8f4f 	dsb	sy
 800787e:	607b      	str	r3, [r7, #4]
}
 8007880:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007882:	f7ff fbbd 	bl	8007000 <xTaskIncrementTick>
 8007886:	4603      	mov	r3, r0
 8007888:	2b00      	cmp	r3, #0
 800788a:	d003      	beq.n	8007894 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800788c:	4b06      	ldr	r3, [pc, #24]	; (80078a8 <xPortSysTickHandler+0x40>)
 800788e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007892:	601a      	str	r2, [r3, #0]
 8007894:	2300      	movs	r3, #0
 8007896:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	f383 8811 	msr	BASEPRI, r3
}
 800789e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80078a0:	bf00      	nop
 80078a2:	3708      	adds	r7, #8
 80078a4:	46bd      	mov	sp, r7
 80078a6:	bd80      	pop	{r7, pc}
 80078a8:	e000ed04 	.word	0xe000ed04

080078ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80078ac:	b480      	push	{r7}
 80078ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80078b0:	4b0b      	ldr	r3, [pc, #44]	; (80078e0 <vPortSetupTimerInterrupt+0x34>)
 80078b2:	2200      	movs	r2, #0
 80078b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80078b6:	4b0b      	ldr	r3, [pc, #44]	; (80078e4 <vPortSetupTimerInterrupt+0x38>)
 80078b8:	2200      	movs	r2, #0
 80078ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80078bc:	4b0a      	ldr	r3, [pc, #40]	; (80078e8 <vPortSetupTimerInterrupt+0x3c>)
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	4a0a      	ldr	r2, [pc, #40]	; (80078ec <vPortSetupTimerInterrupt+0x40>)
 80078c2:	fba2 2303 	umull	r2, r3, r2, r3
 80078c6:	099b      	lsrs	r3, r3, #6
 80078c8:	4a09      	ldr	r2, [pc, #36]	; (80078f0 <vPortSetupTimerInterrupt+0x44>)
 80078ca:	3b01      	subs	r3, #1
 80078cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80078ce:	4b04      	ldr	r3, [pc, #16]	; (80078e0 <vPortSetupTimerInterrupt+0x34>)
 80078d0:	2207      	movs	r2, #7
 80078d2:	601a      	str	r2, [r3, #0]
}
 80078d4:	bf00      	nop
 80078d6:	46bd      	mov	sp, r7
 80078d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078dc:	4770      	bx	lr
 80078de:	bf00      	nop
 80078e0:	e000e010 	.word	0xe000e010
 80078e4:	e000e018 	.word	0xe000e018
 80078e8:	2000000c 	.word	0x2000000c
 80078ec:	10624dd3 	.word	0x10624dd3
 80078f0:	e000e014 	.word	0xe000e014

080078f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80078f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007904 <vPortEnableVFP+0x10>
 80078f8:	6801      	ldr	r1, [r0, #0]
 80078fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80078fe:	6001      	str	r1, [r0, #0]
 8007900:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007902:	bf00      	nop
 8007904:	e000ed88 	.word	0xe000ed88

08007908 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b08a      	sub	sp, #40	; 0x28
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007910:	2300      	movs	r3, #0
 8007912:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007914:	f7ff faca 	bl	8006eac <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007918:	4b5b      	ldr	r3, [pc, #364]	; (8007a88 <pvPortMalloc+0x180>)
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d101      	bne.n	8007924 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007920:	f000 f920 	bl	8007b64 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007924:	4b59      	ldr	r3, [pc, #356]	; (8007a8c <pvPortMalloc+0x184>)
 8007926:	681a      	ldr	r2, [r3, #0]
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	4013      	ands	r3, r2
 800792c:	2b00      	cmp	r3, #0
 800792e:	f040 8093 	bne.w	8007a58 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2b00      	cmp	r3, #0
 8007936:	d01d      	beq.n	8007974 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007938:	2208      	movs	r2, #8
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	4413      	add	r3, r2
 800793e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	f003 0307 	and.w	r3, r3, #7
 8007946:	2b00      	cmp	r3, #0
 8007948:	d014      	beq.n	8007974 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	f023 0307 	bic.w	r3, r3, #7
 8007950:	3308      	adds	r3, #8
 8007952:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	f003 0307 	and.w	r3, r3, #7
 800795a:	2b00      	cmp	r3, #0
 800795c:	d00a      	beq.n	8007974 <pvPortMalloc+0x6c>
	__asm volatile
 800795e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007962:	f383 8811 	msr	BASEPRI, r3
 8007966:	f3bf 8f6f 	isb	sy
 800796a:	f3bf 8f4f 	dsb	sy
 800796e:	617b      	str	r3, [r7, #20]
}
 8007970:	bf00      	nop
 8007972:	e7fe      	b.n	8007972 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d06e      	beq.n	8007a58 <pvPortMalloc+0x150>
 800797a:	4b45      	ldr	r3, [pc, #276]	; (8007a90 <pvPortMalloc+0x188>)
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	687a      	ldr	r2, [r7, #4]
 8007980:	429a      	cmp	r2, r3
 8007982:	d869      	bhi.n	8007a58 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007984:	4b43      	ldr	r3, [pc, #268]	; (8007a94 <pvPortMalloc+0x18c>)
 8007986:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007988:	4b42      	ldr	r3, [pc, #264]	; (8007a94 <pvPortMalloc+0x18c>)
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800798e:	e004      	b.n	800799a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007992:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800799a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800799c:	685b      	ldr	r3, [r3, #4]
 800799e:	687a      	ldr	r2, [r7, #4]
 80079a0:	429a      	cmp	r2, r3
 80079a2:	d903      	bls.n	80079ac <pvPortMalloc+0xa4>
 80079a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d1f1      	bne.n	8007990 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80079ac:	4b36      	ldr	r3, [pc, #216]	; (8007a88 <pvPortMalloc+0x180>)
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80079b2:	429a      	cmp	r2, r3
 80079b4:	d050      	beq.n	8007a58 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80079b6:	6a3b      	ldr	r3, [r7, #32]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	2208      	movs	r2, #8
 80079bc:	4413      	add	r3, r2
 80079be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80079c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079c2:	681a      	ldr	r2, [r3, #0]
 80079c4:	6a3b      	ldr	r3, [r7, #32]
 80079c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80079c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079ca:	685a      	ldr	r2, [r3, #4]
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	1ad2      	subs	r2, r2, r3
 80079d0:	2308      	movs	r3, #8
 80079d2:	005b      	lsls	r3, r3, #1
 80079d4:	429a      	cmp	r2, r3
 80079d6:	d91f      	bls.n	8007a18 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80079d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	4413      	add	r3, r2
 80079de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80079e0:	69bb      	ldr	r3, [r7, #24]
 80079e2:	f003 0307 	and.w	r3, r3, #7
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d00a      	beq.n	8007a00 <pvPortMalloc+0xf8>
	__asm volatile
 80079ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079ee:	f383 8811 	msr	BASEPRI, r3
 80079f2:	f3bf 8f6f 	isb	sy
 80079f6:	f3bf 8f4f 	dsb	sy
 80079fa:	613b      	str	r3, [r7, #16]
}
 80079fc:	bf00      	nop
 80079fe:	e7fe      	b.n	80079fe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a02:	685a      	ldr	r2, [r3, #4]
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	1ad2      	subs	r2, r2, r3
 8007a08:	69bb      	ldr	r3, [r7, #24]
 8007a0a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a0e:	687a      	ldr	r2, [r7, #4]
 8007a10:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007a12:	69b8      	ldr	r0, [r7, #24]
 8007a14:	f000 f908 	bl	8007c28 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007a18:	4b1d      	ldr	r3, [pc, #116]	; (8007a90 <pvPortMalloc+0x188>)
 8007a1a:	681a      	ldr	r2, [r3, #0]
 8007a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a1e:	685b      	ldr	r3, [r3, #4]
 8007a20:	1ad3      	subs	r3, r2, r3
 8007a22:	4a1b      	ldr	r2, [pc, #108]	; (8007a90 <pvPortMalloc+0x188>)
 8007a24:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007a26:	4b1a      	ldr	r3, [pc, #104]	; (8007a90 <pvPortMalloc+0x188>)
 8007a28:	681a      	ldr	r2, [r3, #0]
 8007a2a:	4b1b      	ldr	r3, [pc, #108]	; (8007a98 <pvPortMalloc+0x190>)
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	429a      	cmp	r2, r3
 8007a30:	d203      	bcs.n	8007a3a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007a32:	4b17      	ldr	r3, [pc, #92]	; (8007a90 <pvPortMalloc+0x188>)
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	4a18      	ldr	r2, [pc, #96]	; (8007a98 <pvPortMalloc+0x190>)
 8007a38:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a3c:	685a      	ldr	r2, [r3, #4]
 8007a3e:	4b13      	ldr	r3, [pc, #76]	; (8007a8c <pvPortMalloc+0x184>)
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	431a      	orrs	r2, r3
 8007a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a46:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007a4e:	4b13      	ldr	r3, [pc, #76]	; (8007a9c <pvPortMalloc+0x194>)
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	3301      	adds	r3, #1
 8007a54:	4a11      	ldr	r2, [pc, #68]	; (8007a9c <pvPortMalloc+0x194>)
 8007a56:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007a58:	f7ff fa36 	bl	8006ec8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007a5c:	69fb      	ldr	r3, [r7, #28]
 8007a5e:	f003 0307 	and.w	r3, r3, #7
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d00a      	beq.n	8007a7c <pvPortMalloc+0x174>
	__asm volatile
 8007a66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a6a:	f383 8811 	msr	BASEPRI, r3
 8007a6e:	f3bf 8f6f 	isb	sy
 8007a72:	f3bf 8f4f 	dsb	sy
 8007a76:	60fb      	str	r3, [r7, #12]
}
 8007a78:	bf00      	nop
 8007a7a:	e7fe      	b.n	8007a7a <pvPortMalloc+0x172>
	return pvReturn;
 8007a7c:	69fb      	ldr	r3, [r7, #28]
}
 8007a7e:	4618      	mov	r0, r3
 8007a80:	3728      	adds	r7, #40	; 0x28
 8007a82:	46bd      	mov	sp, r7
 8007a84:	bd80      	pop	{r7, pc}
 8007a86:	bf00      	nop
 8007a88:	200043ec 	.word	0x200043ec
 8007a8c:	20004400 	.word	0x20004400
 8007a90:	200043f0 	.word	0x200043f0
 8007a94:	200043e4 	.word	0x200043e4
 8007a98:	200043f4 	.word	0x200043f4
 8007a9c:	200043f8 	.word	0x200043f8

08007aa0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	b086      	sub	sp, #24
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d04d      	beq.n	8007b4e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007ab2:	2308      	movs	r3, #8
 8007ab4:	425b      	negs	r3, r3
 8007ab6:	697a      	ldr	r2, [r7, #20]
 8007ab8:	4413      	add	r3, r2
 8007aba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007abc:	697b      	ldr	r3, [r7, #20]
 8007abe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007ac0:	693b      	ldr	r3, [r7, #16]
 8007ac2:	685a      	ldr	r2, [r3, #4]
 8007ac4:	4b24      	ldr	r3, [pc, #144]	; (8007b58 <vPortFree+0xb8>)
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	4013      	ands	r3, r2
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d10a      	bne.n	8007ae4 <vPortFree+0x44>
	__asm volatile
 8007ace:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ad2:	f383 8811 	msr	BASEPRI, r3
 8007ad6:	f3bf 8f6f 	isb	sy
 8007ada:	f3bf 8f4f 	dsb	sy
 8007ade:	60fb      	str	r3, [r7, #12]
}
 8007ae0:	bf00      	nop
 8007ae2:	e7fe      	b.n	8007ae2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007ae4:	693b      	ldr	r3, [r7, #16]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d00a      	beq.n	8007b02 <vPortFree+0x62>
	__asm volatile
 8007aec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007af0:	f383 8811 	msr	BASEPRI, r3
 8007af4:	f3bf 8f6f 	isb	sy
 8007af8:	f3bf 8f4f 	dsb	sy
 8007afc:	60bb      	str	r3, [r7, #8]
}
 8007afe:	bf00      	nop
 8007b00:	e7fe      	b.n	8007b00 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007b02:	693b      	ldr	r3, [r7, #16]
 8007b04:	685a      	ldr	r2, [r3, #4]
 8007b06:	4b14      	ldr	r3, [pc, #80]	; (8007b58 <vPortFree+0xb8>)
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	4013      	ands	r3, r2
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d01e      	beq.n	8007b4e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007b10:	693b      	ldr	r3, [r7, #16]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d11a      	bne.n	8007b4e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007b18:	693b      	ldr	r3, [r7, #16]
 8007b1a:	685a      	ldr	r2, [r3, #4]
 8007b1c:	4b0e      	ldr	r3, [pc, #56]	; (8007b58 <vPortFree+0xb8>)
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	43db      	mvns	r3, r3
 8007b22:	401a      	ands	r2, r3
 8007b24:	693b      	ldr	r3, [r7, #16]
 8007b26:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007b28:	f7ff f9c0 	bl	8006eac <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007b2c:	693b      	ldr	r3, [r7, #16]
 8007b2e:	685a      	ldr	r2, [r3, #4]
 8007b30:	4b0a      	ldr	r3, [pc, #40]	; (8007b5c <vPortFree+0xbc>)
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	4413      	add	r3, r2
 8007b36:	4a09      	ldr	r2, [pc, #36]	; (8007b5c <vPortFree+0xbc>)
 8007b38:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007b3a:	6938      	ldr	r0, [r7, #16]
 8007b3c:	f000 f874 	bl	8007c28 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007b40:	4b07      	ldr	r3, [pc, #28]	; (8007b60 <vPortFree+0xc0>)
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	3301      	adds	r3, #1
 8007b46:	4a06      	ldr	r2, [pc, #24]	; (8007b60 <vPortFree+0xc0>)
 8007b48:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007b4a:	f7ff f9bd 	bl	8006ec8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007b4e:	bf00      	nop
 8007b50:	3718      	adds	r7, #24
 8007b52:	46bd      	mov	sp, r7
 8007b54:	bd80      	pop	{r7, pc}
 8007b56:	bf00      	nop
 8007b58:	20004400 	.word	0x20004400
 8007b5c:	200043f0 	.word	0x200043f0
 8007b60:	200043fc 	.word	0x200043fc

08007b64 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007b64:	b480      	push	{r7}
 8007b66:	b085      	sub	sp, #20
 8007b68:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007b6a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8007b6e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007b70:	4b27      	ldr	r3, [pc, #156]	; (8007c10 <prvHeapInit+0xac>)
 8007b72:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	f003 0307 	and.w	r3, r3, #7
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d00c      	beq.n	8007b98 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	3307      	adds	r3, #7
 8007b82:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	f023 0307 	bic.w	r3, r3, #7
 8007b8a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007b8c:	68ba      	ldr	r2, [r7, #8]
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	1ad3      	subs	r3, r2, r3
 8007b92:	4a1f      	ldr	r2, [pc, #124]	; (8007c10 <prvHeapInit+0xac>)
 8007b94:	4413      	add	r3, r2
 8007b96:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007b9c:	4a1d      	ldr	r2, [pc, #116]	; (8007c14 <prvHeapInit+0xb0>)
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007ba2:	4b1c      	ldr	r3, [pc, #112]	; (8007c14 <prvHeapInit+0xb0>)
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	68ba      	ldr	r2, [r7, #8]
 8007bac:	4413      	add	r3, r2
 8007bae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007bb0:	2208      	movs	r2, #8
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	1a9b      	subs	r3, r3, r2
 8007bb6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	f023 0307 	bic.w	r3, r3, #7
 8007bbe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	4a15      	ldr	r2, [pc, #84]	; (8007c18 <prvHeapInit+0xb4>)
 8007bc4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007bc6:	4b14      	ldr	r3, [pc, #80]	; (8007c18 <prvHeapInit+0xb4>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	2200      	movs	r2, #0
 8007bcc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007bce:	4b12      	ldr	r3, [pc, #72]	; (8007c18 <prvHeapInit+0xb4>)
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007bda:	683b      	ldr	r3, [r7, #0]
 8007bdc:	68fa      	ldr	r2, [r7, #12]
 8007bde:	1ad2      	subs	r2, r2, r3
 8007be0:	683b      	ldr	r3, [r7, #0]
 8007be2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007be4:	4b0c      	ldr	r3, [pc, #48]	; (8007c18 <prvHeapInit+0xb4>)
 8007be6:	681a      	ldr	r2, [r3, #0]
 8007be8:	683b      	ldr	r3, [r7, #0]
 8007bea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007bec:	683b      	ldr	r3, [r7, #0]
 8007bee:	685b      	ldr	r3, [r3, #4]
 8007bf0:	4a0a      	ldr	r2, [pc, #40]	; (8007c1c <prvHeapInit+0xb8>)
 8007bf2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	685b      	ldr	r3, [r3, #4]
 8007bf8:	4a09      	ldr	r2, [pc, #36]	; (8007c20 <prvHeapInit+0xbc>)
 8007bfa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007bfc:	4b09      	ldr	r3, [pc, #36]	; (8007c24 <prvHeapInit+0xc0>)
 8007bfe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007c02:	601a      	str	r2, [r3, #0]
}
 8007c04:	bf00      	nop
 8007c06:	3714      	adds	r7, #20
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0e:	4770      	bx	lr
 8007c10:	200007e4 	.word	0x200007e4
 8007c14:	200043e4 	.word	0x200043e4
 8007c18:	200043ec 	.word	0x200043ec
 8007c1c:	200043f4 	.word	0x200043f4
 8007c20:	200043f0 	.word	0x200043f0
 8007c24:	20004400 	.word	0x20004400

08007c28 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007c28:	b480      	push	{r7}
 8007c2a:	b085      	sub	sp, #20
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007c30:	4b28      	ldr	r3, [pc, #160]	; (8007cd4 <prvInsertBlockIntoFreeList+0xac>)
 8007c32:	60fb      	str	r3, [r7, #12]
 8007c34:	e002      	b.n	8007c3c <prvInsertBlockIntoFreeList+0x14>
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	60fb      	str	r3, [r7, #12]
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	687a      	ldr	r2, [r7, #4]
 8007c42:	429a      	cmp	r2, r3
 8007c44:	d8f7      	bhi.n	8007c36 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	685b      	ldr	r3, [r3, #4]
 8007c4e:	68ba      	ldr	r2, [r7, #8]
 8007c50:	4413      	add	r3, r2
 8007c52:	687a      	ldr	r2, [r7, #4]
 8007c54:	429a      	cmp	r2, r3
 8007c56:	d108      	bne.n	8007c6a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	685a      	ldr	r2, [r3, #4]
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	685b      	ldr	r3, [r3, #4]
 8007c60:	441a      	add	r2, r3
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	685b      	ldr	r3, [r3, #4]
 8007c72:	68ba      	ldr	r2, [r7, #8]
 8007c74:	441a      	add	r2, r3
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	429a      	cmp	r2, r3
 8007c7c:	d118      	bne.n	8007cb0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	681a      	ldr	r2, [r3, #0]
 8007c82:	4b15      	ldr	r3, [pc, #84]	; (8007cd8 <prvInsertBlockIntoFreeList+0xb0>)
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	429a      	cmp	r2, r3
 8007c88:	d00d      	beq.n	8007ca6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	685a      	ldr	r2, [r3, #4]
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	685b      	ldr	r3, [r3, #4]
 8007c94:	441a      	add	r2, r3
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	681a      	ldr	r2, [r3, #0]
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	601a      	str	r2, [r3, #0]
 8007ca4:	e008      	b.n	8007cb8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007ca6:	4b0c      	ldr	r3, [pc, #48]	; (8007cd8 <prvInsertBlockIntoFreeList+0xb0>)
 8007ca8:	681a      	ldr	r2, [r3, #0]
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	601a      	str	r2, [r3, #0]
 8007cae:	e003      	b.n	8007cb8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	681a      	ldr	r2, [r3, #0]
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007cb8:	68fa      	ldr	r2, [r7, #12]
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	429a      	cmp	r2, r3
 8007cbe:	d002      	beq.n	8007cc6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	687a      	ldr	r2, [r7, #4]
 8007cc4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007cc6:	bf00      	nop
 8007cc8:	3714      	adds	r7, #20
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd0:	4770      	bx	lr
 8007cd2:	bf00      	nop
 8007cd4:	200043e4 	.word	0x200043e4
 8007cd8:	200043ec 	.word	0x200043ec

08007cdc <__cvt>:
 8007cdc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007ce0:	ec55 4b10 	vmov	r4, r5, d0
 8007ce4:	2d00      	cmp	r5, #0
 8007ce6:	460e      	mov	r6, r1
 8007ce8:	4619      	mov	r1, r3
 8007cea:	462b      	mov	r3, r5
 8007cec:	bfbb      	ittet	lt
 8007cee:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007cf2:	461d      	movlt	r5, r3
 8007cf4:	2300      	movge	r3, #0
 8007cf6:	232d      	movlt	r3, #45	; 0x2d
 8007cf8:	700b      	strb	r3, [r1, #0]
 8007cfa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007cfc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007d00:	4691      	mov	r9, r2
 8007d02:	f023 0820 	bic.w	r8, r3, #32
 8007d06:	bfbc      	itt	lt
 8007d08:	4622      	movlt	r2, r4
 8007d0a:	4614      	movlt	r4, r2
 8007d0c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007d10:	d005      	beq.n	8007d1e <__cvt+0x42>
 8007d12:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007d16:	d100      	bne.n	8007d1a <__cvt+0x3e>
 8007d18:	3601      	adds	r6, #1
 8007d1a:	2102      	movs	r1, #2
 8007d1c:	e000      	b.n	8007d20 <__cvt+0x44>
 8007d1e:	2103      	movs	r1, #3
 8007d20:	ab03      	add	r3, sp, #12
 8007d22:	9301      	str	r3, [sp, #4]
 8007d24:	ab02      	add	r3, sp, #8
 8007d26:	9300      	str	r3, [sp, #0]
 8007d28:	ec45 4b10 	vmov	d0, r4, r5
 8007d2c:	4653      	mov	r3, sl
 8007d2e:	4632      	mov	r2, r6
 8007d30:	f000 fe9a 	bl	8008a68 <_dtoa_r>
 8007d34:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007d38:	4607      	mov	r7, r0
 8007d3a:	d102      	bne.n	8007d42 <__cvt+0x66>
 8007d3c:	f019 0f01 	tst.w	r9, #1
 8007d40:	d022      	beq.n	8007d88 <__cvt+0xac>
 8007d42:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007d46:	eb07 0906 	add.w	r9, r7, r6
 8007d4a:	d110      	bne.n	8007d6e <__cvt+0x92>
 8007d4c:	783b      	ldrb	r3, [r7, #0]
 8007d4e:	2b30      	cmp	r3, #48	; 0x30
 8007d50:	d10a      	bne.n	8007d68 <__cvt+0x8c>
 8007d52:	2200      	movs	r2, #0
 8007d54:	2300      	movs	r3, #0
 8007d56:	4620      	mov	r0, r4
 8007d58:	4629      	mov	r1, r5
 8007d5a:	f7f8 fec5 	bl	8000ae8 <__aeabi_dcmpeq>
 8007d5e:	b918      	cbnz	r0, 8007d68 <__cvt+0x8c>
 8007d60:	f1c6 0601 	rsb	r6, r6, #1
 8007d64:	f8ca 6000 	str.w	r6, [sl]
 8007d68:	f8da 3000 	ldr.w	r3, [sl]
 8007d6c:	4499      	add	r9, r3
 8007d6e:	2200      	movs	r2, #0
 8007d70:	2300      	movs	r3, #0
 8007d72:	4620      	mov	r0, r4
 8007d74:	4629      	mov	r1, r5
 8007d76:	f7f8 feb7 	bl	8000ae8 <__aeabi_dcmpeq>
 8007d7a:	b108      	cbz	r0, 8007d80 <__cvt+0xa4>
 8007d7c:	f8cd 900c 	str.w	r9, [sp, #12]
 8007d80:	2230      	movs	r2, #48	; 0x30
 8007d82:	9b03      	ldr	r3, [sp, #12]
 8007d84:	454b      	cmp	r3, r9
 8007d86:	d307      	bcc.n	8007d98 <__cvt+0xbc>
 8007d88:	9b03      	ldr	r3, [sp, #12]
 8007d8a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007d8c:	1bdb      	subs	r3, r3, r7
 8007d8e:	4638      	mov	r0, r7
 8007d90:	6013      	str	r3, [r2, #0]
 8007d92:	b004      	add	sp, #16
 8007d94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d98:	1c59      	adds	r1, r3, #1
 8007d9a:	9103      	str	r1, [sp, #12]
 8007d9c:	701a      	strb	r2, [r3, #0]
 8007d9e:	e7f0      	b.n	8007d82 <__cvt+0xa6>

08007da0 <__exponent>:
 8007da0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007da2:	4603      	mov	r3, r0
 8007da4:	2900      	cmp	r1, #0
 8007da6:	bfb8      	it	lt
 8007da8:	4249      	neglt	r1, r1
 8007daa:	f803 2b02 	strb.w	r2, [r3], #2
 8007dae:	bfb4      	ite	lt
 8007db0:	222d      	movlt	r2, #45	; 0x2d
 8007db2:	222b      	movge	r2, #43	; 0x2b
 8007db4:	2909      	cmp	r1, #9
 8007db6:	7042      	strb	r2, [r0, #1]
 8007db8:	dd2a      	ble.n	8007e10 <__exponent+0x70>
 8007dba:	f10d 0207 	add.w	r2, sp, #7
 8007dbe:	4617      	mov	r7, r2
 8007dc0:	260a      	movs	r6, #10
 8007dc2:	4694      	mov	ip, r2
 8007dc4:	fb91 f5f6 	sdiv	r5, r1, r6
 8007dc8:	fb06 1415 	mls	r4, r6, r5, r1
 8007dcc:	3430      	adds	r4, #48	; 0x30
 8007dce:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8007dd2:	460c      	mov	r4, r1
 8007dd4:	2c63      	cmp	r4, #99	; 0x63
 8007dd6:	f102 32ff 	add.w	r2, r2, #4294967295
 8007dda:	4629      	mov	r1, r5
 8007ddc:	dcf1      	bgt.n	8007dc2 <__exponent+0x22>
 8007dde:	3130      	adds	r1, #48	; 0x30
 8007de0:	f1ac 0402 	sub.w	r4, ip, #2
 8007de4:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007de8:	1c41      	adds	r1, r0, #1
 8007dea:	4622      	mov	r2, r4
 8007dec:	42ba      	cmp	r2, r7
 8007dee:	d30a      	bcc.n	8007e06 <__exponent+0x66>
 8007df0:	f10d 0209 	add.w	r2, sp, #9
 8007df4:	eba2 020c 	sub.w	r2, r2, ip
 8007df8:	42bc      	cmp	r4, r7
 8007dfa:	bf88      	it	hi
 8007dfc:	2200      	movhi	r2, #0
 8007dfe:	4413      	add	r3, r2
 8007e00:	1a18      	subs	r0, r3, r0
 8007e02:	b003      	add	sp, #12
 8007e04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e06:	f812 5b01 	ldrb.w	r5, [r2], #1
 8007e0a:	f801 5f01 	strb.w	r5, [r1, #1]!
 8007e0e:	e7ed      	b.n	8007dec <__exponent+0x4c>
 8007e10:	2330      	movs	r3, #48	; 0x30
 8007e12:	3130      	adds	r1, #48	; 0x30
 8007e14:	7083      	strb	r3, [r0, #2]
 8007e16:	70c1      	strb	r1, [r0, #3]
 8007e18:	1d03      	adds	r3, r0, #4
 8007e1a:	e7f1      	b.n	8007e00 <__exponent+0x60>

08007e1c <_printf_float>:
 8007e1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e20:	ed2d 8b02 	vpush	{d8}
 8007e24:	b08d      	sub	sp, #52	; 0x34
 8007e26:	460c      	mov	r4, r1
 8007e28:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007e2c:	4616      	mov	r6, r2
 8007e2e:	461f      	mov	r7, r3
 8007e30:	4605      	mov	r5, r0
 8007e32:	f000 fcb5 	bl	80087a0 <_localeconv_r>
 8007e36:	f8d0 a000 	ldr.w	sl, [r0]
 8007e3a:	4650      	mov	r0, sl
 8007e3c:	f7f8 fa28 	bl	8000290 <strlen>
 8007e40:	2300      	movs	r3, #0
 8007e42:	930a      	str	r3, [sp, #40]	; 0x28
 8007e44:	6823      	ldr	r3, [r4, #0]
 8007e46:	9305      	str	r3, [sp, #20]
 8007e48:	f8d8 3000 	ldr.w	r3, [r8]
 8007e4c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007e50:	3307      	adds	r3, #7
 8007e52:	f023 0307 	bic.w	r3, r3, #7
 8007e56:	f103 0208 	add.w	r2, r3, #8
 8007e5a:	f8c8 2000 	str.w	r2, [r8]
 8007e5e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007e62:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007e66:	9307      	str	r3, [sp, #28]
 8007e68:	f8cd 8018 	str.w	r8, [sp, #24]
 8007e6c:	ee08 0a10 	vmov	s16, r0
 8007e70:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8007e74:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007e78:	4b9e      	ldr	r3, [pc, #632]	; (80080f4 <_printf_float+0x2d8>)
 8007e7a:	f04f 32ff 	mov.w	r2, #4294967295
 8007e7e:	f7f8 fe65 	bl	8000b4c <__aeabi_dcmpun>
 8007e82:	bb88      	cbnz	r0, 8007ee8 <_printf_float+0xcc>
 8007e84:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007e88:	4b9a      	ldr	r3, [pc, #616]	; (80080f4 <_printf_float+0x2d8>)
 8007e8a:	f04f 32ff 	mov.w	r2, #4294967295
 8007e8e:	f7f8 fe3f 	bl	8000b10 <__aeabi_dcmple>
 8007e92:	bb48      	cbnz	r0, 8007ee8 <_printf_float+0xcc>
 8007e94:	2200      	movs	r2, #0
 8007e96:	2300      	movs	r3, #0
 8007e98:	4640      	mov	r0, r8
 8007e9a:	4649      	mov	r1, r9
 8007e9c:	f7f8 fe2e 	bl	8000afc <__aeabi_dcmplt>
 8007ea0:	b110      	cbz	r0, 8007ea8 <_printf_float+0x8c>
 8007ea2:	232d      	movs	r3, #45	; 0x2d
 8007ea4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007ea8:	4a93      	ldr	r2, [pc, #588]	; (80080f8 <_printf_float+0x2dc>)
 8007eaa:	4b94      	ldr	r3, [pc, #592]	; (80080fc <_printf_float+0x2e0>)
 8007eac:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007eb0:	bf94      	ite	ls
 8007eb2:	4690      	movls	r8, r2
 8007eb4:	4698      	movhi	r8, r3
 8007eb6:	2303      	movs	r3, #3
 8007eb8:	6123      	str	r3, [r4, #16]
 8007eba:	9b05      	ldr	r3, [sp, #20]
 8007ebc:	f023 0304 	bic.w	r3, r3, #4
 8007ec0:	6023      	str	r3, [r4, #0]
 8007ec2:	f04f 0900 	mov.w	r9, #0
 8007ec6:	9700      	str	r7, [sp, #0]
 8007ec8:	4633      	mov	r3, r6
 8007eca:	aa0b      	add	r2, sp, #44	; 0x2c
 8007ecc:	4621      	mov	r1, r4
 8007ece:	4628      	mov	r0, r5
 8007ed0:	f000 f9da 	bl	8008288 <_printf_common>
 8007ed4:	3001      	adds	r0, #1
 8007ed6:	f040 8090 	bne.w	8007ffa <_printf_float+0x1de>
 8007eda:	f04f 30ff 	mov.w	r0, #4294967295
 8007ede:	b00d      	add	sp, #52	; 0x34
 8007ee0:	ecbd 8b02 	vpop	{d8}
 8007ee4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ee8:	4642      	mov	r2, r8
 8007eea:	464b      	mov	r3, r9
 8007eec:	4640      	mov	r0, r8
 8007eee:	4649      	mov	r1, r9
 8007ef0:	f7f8 fe2c 	bl	8000b4c <__aeabi_dcmpun>
 8007ef4:	b140      	cbz	r0, 8007f08 <_printf_float+0xec>
 8007ef6:	464b      	mov	r3, r9
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	bfbc      	itt	lt
 8007efc:	232d      	movlt	r3, #45	; 0x2d
 8007efe:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007f02:	4a7f      	ldr	r2, [pc, #508]	; (8008100 <_printf_float+0x2e4>)
 8007f04:	4b7f      	ldr	r3, [pc, #508]	; (8008104 <_printf_float+0x2e8>)
 8007f06:	e7d1      	b.n	8007eac <_printf_float+0x90>
 8007f08:	6863      	ldr	r3, [r4, #4]
 8007f0a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007f0e:	9206      	str	r2, [sp, #24]
 8007f10:	1c5a      	adds	r2, r3, #1
 8007f12:	d13f      	bne.n	8007f94 <_printf_float+0x178>
 8007f14:	2306      	movs	r3, #6
 8007f16:	6063      	str	r3, [r4, #4]
 8007f18:	9b05      	ldr	r3, [sp, #20]
 8007f1a:	6861      	ldr	r1, [r4, #4]
 8007f1c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007f20:	2300      	movs	r3, #0
 8007f22:	9303      	str	r3, [sp, #12]
 8007f24:	ab0a      	add	r3, sp, #40	; 0x28
 8007f26:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007f2a:	ab09      	add	r3, sp, #36	; 0x24
 8007f2c:	ec49 8b10 	vmov	d0, r8, r9
 8007f30:	9300      	str	r3, [sp, #0]
 8007f32:	6022      	str	r2, [r4, #0]
 8007f34:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007f38:	4628      	mov	r0, r5
 8007f3a:	f7ff fecf 	bl	8007cdc <__cvt>
 8007f3e:	9b06      	ldr	r3, [sp, #24]
 8007f40:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007f42:	2b47      	cmp	r3, #71	; 0x47
 8007f44:	4680      	mov	r8, r0
 8007f46:	d108      	bne.n	8007f5a <_printf_float+0x13e>
 8007f48:	1cc8      	adds	r0, r1, #3
 8007f4a:	db02      	blt.n	8007f52 <_printf_float+0x136>
 8007f4c:	6863      	ldr	r3, [r4, #4]
 8007f4e:	4299      	cmp	r1, r3
 8007f50:	dd41      	ble.n	8007fd6 <_printf_float+0x1ba>
 8007f52:	f1ab 0302 	sub.w	r3, fp, #2
 8007f56:	fa5f fb83 	uxtb.w	fp, r3
 8007f5a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007f5e:	d820      	bhi.n	8007fa2 <_printf_float+0x186>
 8007f60:	3901      	subs	r1, #1
 8007f62:	465a      	mov	r2, fp
 8007f64:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007f68:	9109      	str	r1, [sp, #36]	; 0x24
 8007f6a:	f7ff ff19 	bl	8007da0 <__exponent>
 8007f6e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007f70:	1813      	adds	r3, r2, r0
 8007f72:	2a01      	cmp	r2, #1
 8007f74:	4681      	mov	r9, r0
 8007f76:	6123      	str	r3, [r4, #16]
 8007f78:	dc02      	bgt.n	8007f80 <_printf_float+0x164>
 8007f7a:	6822      	ldr	r2, [r4, #0]
 8007f7c:	07d2      	lsls	r2, r2, #31
 8007f7e:	d501      	bpl.n	8007f84 <_printf_float+0x168>
 8007f80:	3301      	adds	r3, #1
 8007f82:	6123      	str	r3, [r4, #16]
 8007f84:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d09c      	beq.n	8007ec6 <_printf_float+0xaa>
 8007f8c:	232d      	movs	r3, #45	; 0x2d
 8007f8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007f92:	e798      	b.n	8007ec6 <_printf_float+0xaa>
 8007f94:	9a06      	ldr	r2, [sp, #24]
 8007f96:	2a47      	cmp	r2, #71	; 0x47
 8007f98:	d1be      	bne.n	8007f18 <_printf_float+0xfc>
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d1bc      	bne.n	8007f18 <_printf_float+0xfc>
 8007f9e:	2301      	movs	r3, #1
 8007fa0:	e7b9      	b.n	8007f16 <_printf_float+0xfa>
 8007fa2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007fa6:	d118      	bne.n	8007fda <_printf_float+0x1be>
 8007fa8:	2900      	cmp	r1, #0
 8007faa:	6863      	ldr	r3, [r4, #4]
 8007fac:	dd0b      	ble.n	8007fc6 <_printf_float+0x1aa>
 8007fae:	6121      	str	r1, [r4, #16]
 8007fb0:	b913      	cbnz	r3, 8007fb8 <_printf_float+0x19c>
 8007fb2:	6822      	ldr	r2, [r4, #0]
 8007fb4:	07d0      	lsls	r0, r2, #31
 8007fb6:	d502      	bpl.n	8007fbe <_printf_float+0x1a2>
 8007fb8:	3301      	adds	r3, #1
 8007fba:	440b      	add	r3, r1
 8007fbc:	6123      	str	r3, [r4, #16]
 8007fbe:	65a1      	str	r1, [r4, #88]	; 0x58
 8007fc0:	f04f 0900 	mov.w	r9, #0
 8007fc4:	e7de      	b.n	8007f84 <_printf_float+0x168>
 8007fc6:	b913      	cbnz	r3, 8007fce <_printf_float+0x1b2>
 8007fc8:	6822      	ldr	r2, [r4, #0]
 8007fca:	07d2      	lsls	r2, r2, #31
 8007fcc:	d501      	bpl.n	8007fd2 <_printf_float+0x1b6>
 8007fce:	3302      	adds	r3, #2
 8007fd0:	e7f4      	b.n	8007fbc <_printf_float+0x1a0>
 8007fd2:	2301      	movs	r3, #1
 8007fd4:	e7f2      	b.n	8007fbc <_printf_float+0x1a0>
 8007fd6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007fda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007fdc:	4299      	cmp	r1, r3
 8007fde:	db05      	blt.n	8007fec <_printf_float+0x1d0>
 8007fe0:	6823      	ldr	r3, [r4, #0]
 8007fe2:	6121      	str	r1, [r4, #16]
 8007fe4:	07d8      	lsls	r0, r3, #31
 8007fe6:	d5ea      	bpl.n	8007fbe <_printf_float+0x1a2>
 8007fe8:	1c4b      	adds	r3, r1, #1
 8007fea:	e7e7      	b.n	8007fbc <_printf_float+0x1a0>
 8007fec:	2900      	cmp	r1, #0
 8007fee:	bfd4      	ite	le
 8007ff0:	f1c1 0202 	rsble	r2, r1, #2
 8007ff4:	2201      	movgt	r2, #1
 8007ff6:	4413      	add	r3, r2
 8007ff8:	e7e0      	b.n	8007fbc <_printf_float+0x1a0>
 8007ffa:	6823      	ldr	r3, [r4, #0]
 8007ffc:	055a      	lsls	r2, r3, #21
 8007ffe:	d407      	bmi.n	8008010 <_printf_float+0x1f4>
 8008000:	6923      	ldr	r3, [r4, #16]
 8008002:	4642      	mov	r2, r8
 8008004:	4631      	mov	r1, r6
 8008006:	4628      	mov	r0, r5
 8008008:	47b8      	blx	r7
 800800a:	3001      	adds	r0, #1
 800800c:	d12c      	bne.n	8008068 <_printf_float+0x24c>
 800800e:	e764      	b.n	8007eda <_printf_float+0xbe>
 8008010:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008014:	f240 80e0 	bls.w	80081d8 <_printf_float+0x3bc>
 8008018:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800801c:	2200      	movs	r2, #0
 800801e:	2300      	movs	r3, #0
 8008020:	f7f8 fd62 	bl	8000ae8 <__aeabi_dcmpeq>
 8008024:	2800      	cmp	r0, #0
 8008026:	d034      	beq.n	8008092 <_printf_float+0x276>
 8008028:	4a37      	ldr	r2, [pc, #220]	; (8008108 <_printf_float+0x2ec>)
 800802a:	2301      	movs	r3, #1
 800802c:	4631      	mov	r1, r6
 800802e:	4628      	mov	r0, r5
 8008030:	47b8      	blx	r7
 8008032:	3001      	adds	r0, #1
 8008034:	f43f af51 	beq.w	8007eda <_printf_float+0xbe>
 8008038:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800803c:	429a      	cmp	r2, r3
 800803e:	db02      	blt.n	8008046 <_printf_float+0x22a>
 8008040:	6823      	ldr	r3, [r4, #0]
 8008042:	07d8      	lsls	r0, r3, #31
 8008044:	d510      	bpl.n	8008068 <_printf_float+0x24c>
 8008046:	ee18 3a10 	vmov	r3, s16
 800804a:	4652      	mov	r2, sl
 800804c:	4631      	mov	r1, r6
 800804e:	4628      	mov	r0, r5
 8008050:	47b8      	blx	r7
 8008052:	3001      	adds	r0, #1
 8008054:	f43f af41 	beq.w	8007eda <_printf_float+0xbe>
 8008058:	f04f 0800 	mov.w	r8, #0
 800805c:	f104 091a 	add.w	r9, r4, #26
 8008060:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008062:	3b01      	subs	r3, #1
 8008064:	4543      	cmp	r3, r8
 8008066:	dc09      	bgt.n	800807c <_printf_float+0x260>
 8008068:	6823      	ldr	r3, [r4, #0]
 800806a:	079b      	lsls	r3, r3, #30
 800806c:	f100 8107 	bmi.w	800827e <_printf_float+0x462>
 8008070:	68e0      	ldr	r0, [r4, #12]
 8008072:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008074:	4298      	cmp	r0, r3
 8008076:	bfb8      	it	lt
 8008078:	4618      	movlt	r0, r3
 800807a:	e730      	b.n	8007ede <_printf_float+0xc2>
 800807c:	2301      	movs	r3, #1
 800807e:	464a      	mov	r2, r9
 8008080:	4631      	mov	r1, r6
 8008082:	4628      	mov	r0, r5
 8008084:	47b8      	blx	r7
 8008086:	3001      	adds	r0, #1
 8008088:	f43f af27 	beq.w	8007eda <_printf_float+0xbe>
 800808c:	f108 0801 	add.w	r8, r8, #1
 8008090:	e7e6      	b.n	8008060 <_printf_float+0x244>
 8008092:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008094:	2b00      	cmp	r3, #0
 8008096:	dc39      	bgt.n	800810c <_printf_float+0x2f0>
 8008098:	4a1b      	ldr	r2, [pc, #108]	; (8008108 <_printf_float+0x2ec>)
 800809a:	2301      	movs	r3, #1
 800809c:	4631      	mov	r1, r6
 800809e:	4628      	mov	r0, r5
 80080a0:	47b8      	blx	r7
 80080a2:	3001      	adds	r0, #1
 80080a4:	f43f af19 	beq.w	8007eda <_printf_float+0xbe>
 80080a8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80080ac:	4313      	orrs	r3, r2
 80080ae:	d102      	bne.n	80080b6 <_printf_float+0x29a>
 80080b0:	6823      	ldr	r3, [r4, #0]
 80080b2:	07d9      	lsls	r1, r3, #31
 80080b4:	d5d8      	bpl.n	8008068 <_printf_float+0x24c>
 80080b6:	ee18 3a10 	vmov	r3, s16
 80080ba:	4652      	mov	r2, sl
 80080bc:	4631      	mov	r1, r6
 80080be:	4628      	mov	r0, r5
 80080c0:	47b8      	blx	r7
 80080c2:	3001      	adds	r0, #1
 80080c4:	f43f af09 	beq.w	8007eda <_printf_float+0xbe>
 80080c8:	f04f 0900 	mov.w	r9, #0
 80080cc:	f104 0a1a 	add.w	sl, r4, #26
 80080d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080d2:	425b      	negs	r3, r3
 80080d4:	454b      	cmp	r3, r9
 80080d6:	dc01      	bgt.n	80080dc <_printf_float+0x2c0>
 80080d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080da:	e792      	b.n	8008002 <_printf_float+0x1e6>
 80080dc:	2301      	movs	r3, #1
 80080de:	4652      	mov	r2, sl
 80080e0:	4631      	mov	r1, r6
 80080e2:	4628      	mov	r0, r5
 80080e4:	47b8      	blx	r7
 80080e6:	3001      	adds	r0, #1
 80080e8:	f43f aef7 	beq.w	8007eda <_printf_float+0xbe>
 80080ec:	f109 0901 	add.w	r9, r9, #1
 80080f0:	e7ee      	b.n	80080d0 <_printf_float+0x2b4>
 80080f2:	bf00      	nop
 80080f4:	7fefffff 	.word	0x7fefffff
 80080f8:	0800a7f0 	.word	0x0800a7f0
 80080fc:	0800a7f4 	.word	0x0800a7f4
 8008100:	0800a7f8 	.word	0x0800a7f8
 8008104:	0800a7fc 	.word	0x0800a7fc
 8008108:	0800a800 	.word	0x0800a800
 800810c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800810e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008110:	429a      	cmp	r2, r3
 8008112:	bfa8      	it	ge
 8008114:	461a      	movge	r2, r3
 8008116:	2a00      	cmp	r2, #0
 8008118:	4691      	mov	r9, r2
 800811a:	dc37      	bgt.n	800818c <_printf_float+0x370>
 800811c:	f04f 0b00 	mov.w	fp, #0
 8008120:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008124:	f104 021a 	add.w	r2, r4, #26
 8008128:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800812a:	9305      	str	r3, [sp, #20]
 800812c:	eba3 0309 	sub.w	r3, r3, r9
 8008130:	455b      	cmp	r3, fp
 8008132:	dc33      	bgt.n	800819c <_printf_float+0x380>
 8008134:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008138:	429a      	cmp	r2, r3
 800813a:	db3b      	blt.n	80081b4 <_printf_float+0x398>
 800813c:	6823      	ldr	r3, [r4, #0]
 800813e:	07da      	lsls	r2, r3, #31
 8008140:	d438      	bmi.n	80081b4 <_printf_float+0x398>
 8008142:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008146:	eba2 0903 	sub.w	r9, r2, r3
 800814a:	9b05      	ldr	r3, [sp, #20]
 800814c:	1ad2      	subs	r2, r2, r3
 800814e:	4591      	cmp	r9, r2
 8008150:	bfa8      	it	ge
 8008152:	4691      	movge	r9, r2
 8008154:	f1b9 0f00 	cmp.w	r9, #0
 8008158:	dc35      	bgt.n	80081c6 <_printf_float+0x3aa>
 800815a:	f04f 0800 	mov.w	r8, #0
 800815e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008162:	f104 0a1a 	add.w	sl, r4, #26
 8008166:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800816a:	1a9b      	subs	r3, r3, r2
 800816c:	eba3 0309 	sub.w	r3, r3, r9
 8008170:	4543      	cmp	r3, r8
 8008172:	f77f af79 	ble.w	8008068 <_printf_float+0x24c>
 8008176:	2301      	movs	r3, #1
 8008178:	4652      	mov	r2, sl
 800817a:	4631      	mov	r1, r6
 800817c:	4628      	mov	r0, r5
 800817e:	47b8      	blx	r7
 8008180:	3001      	adds	r0, #1
 8008182:	f43f aeaa 	beq.w	8007eda <_printf_float+0xbe>
 8008186:	f108 0801 	add.w	r8, r8, #1
 800818a:	e7ec      	b.n	8008166 <_printf_float+0x34a>
 800818c:	4613      	mov	r3, r2
 800818e:	4631      	mov	r1, r6
 8008190:	4642      	mov	r2, r8
 8008192:	4628      	mov	r0, r5
 8008194:	47b8      	blx	r7
 8008196:	3001      	adds	r0, #1
 8008198:	d1c0      	bne.n	800811c <_printf_float+0x300>
 800819a:	e69e      	b.n	8007eda <_printf_float+0xbe>
 800819c:	2301      	movs	r3, #1
 800819e:	4631      	mov	r1, r6
 80081a0:	4628      	mov	r0, r5
 80081a2:	9205      	str	r2, [sp, #20]
 80081a4:	47b8      	blx	r7
 80081a6:	3001      	adds	r0, #1
 80081a8:	f43f ae97 	beq.w	8007eda <_printf_float+0xbe>
 80081ac:	9a05      	ldr	r2, [sp, #20]
 80081ae:	f10b 0b01 	add.w	fp, fp, #1
 80081b2:	e7b9      	b.n	8008128 <_printf_float+0x30c>
 80081b4:	ee18 3a10 	vmov	r3, s16
 80081b8:	4652      	mov	r2, sl
 80081ba:	4631      	mov	r1, r6
 80081bc:	4628      	mov	r0, r5
 80081be:	47b8      	blx	r7
 80081c0:	3001      	adds	r0, #1
 80081c2:	d1be      	bne.n	8008142 <_printf_float+0x326>
 80081c4:	e689      	b.n	8007eda <_printf_float+0xbe>
 80081c6:	9a05      	ldr	r2, [sp, #20]
 80081c8:	464b      	mov	r3, r9
 80081ca:	4442      	add	r2, r8
 80081cc:	4631      	mov	r1, r6
 80081ce:	4628      	mov	r0, r5
 80081d0:	47b8      	blx	r7
 80081d2:	3001      	adds	r0, #1
 80081d4:	d1c1      	bne.n	800815a <_printf_float+0x33e>
 80081d6:	e680      	b.n	8007eda <_printf_float+0xbe>
 80081d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80081da:	2a01      	cmp	r2, #1
 80081dc:	dc01      	bgt.n	80081e2 <_printf_float+0x3c6>
 80081de:	07db      	lsls	r3, r3, #31
 80081e0:	d53a      	bpl.n	8008258 <_printf_float+0x43c>
 80081e2:	2301      	movs	r3, #1
 80081e4:	4642      	mov	r2, r8
 80081e6:	4631      	mov	r1, r6
 80081e8:	4628      	mov	r0, r5
 80081ea:	47b8      	blx	r7
 80081ec:	3001      	adds	r0, #1
 80081ee:	f43f ae74 	beq.w	8007eda <_printf_float+0xbe>
 80081f2:	ee18 3a10 	vmov	r3, s16
 80081f6:	4652      	mov	r2, sl
 80081f8:	4631      	mov	r1, r6
 80081fa:	4628      	mov	r0, r5
 80081fc:	47b8      	blx	r7
 80081fe:	3001      	adds	r0, #1
 8008200:	f43f ae6b 	beq.w	8007eda <_printf_float+0xbe>
 8008204:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008208:	2200      	movs	r2, #0
 800820a:	2300      	movs	r3, #0
 800820c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8008210:	f7f8 fc6a 	bl	8000ae8 <__aeabi_dcmpeq>
 8008214:	b9d8      	cbnz	r0, 800824e <_printf_float+0x432>
 8008216:	f10a 33ff 	add.w	r3, sl, #4294967295
 800821a:	f108 0201 	add.w	r2, r8, #1
 800821e:	4631      	mov	r1, r6
 8008220:	4628      	mov	r0, r5
 8008222:	47b8      	blx	r7
 8008224:	3001      	adds	r0, #1
 8008226:	d10e      	bne.n	8008246 <_printf_float+0x42a>
 8008228:	e657      	b.n	8007eda <_printf_float+0xbe>
 800822a:	2301      	movs	r3, #1
 800822c:	4652      	mov	r2, sl
 800822e:	4631      	mov	r1, r6
 8008230:	4628      	mov	r0, r5
 8008232:	47b8      	blx	r7
 8008234:	3001      	adds	r0, #1
 8008236:	f43f ae50 	beq.w	8007eda <_printf_float+0xbe>
 800823a:	f108 0801 	add.w	r8, r8, #1
 800823e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008240:	3b01      	subs	r3, #1
 8008242:	4543      	cmp	r3, r8
 8008244:	dcf1      	bgt.n	800822a <_printf_float+0x40e>
 8008246:	464b      	mov	r3, r9
 8008248:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800824c:	e6da      	b.n	8008004 <_printf_float+0x1e8>
 800824e:	f04f 0800 	mov.w	r8, #0
 8008252:	f104 0a1a 	add.w	sl, r4, #26
 8008256:	e7f2      	b.n	800823e <_printf_float+0x422>
 8008258:	2301      	movs	r3, #1
 800825a:	4642      	mov	r2, r8
 800825c:	e7df      	b.n	800821e <_printf_float+0x402>
 800825e:	2301      	movs	r3, #1
 8008260:	464a      	mov	r2, r9
 8008262:	4631      	mov	r1, r6
 8008264:	4628      	mov	r0, r5
 8008266:	47b8      	blx	r7
 8008268:	3001      	adds	r0, #1
 800826a:	f43f ae36 	beq.w	8007eda <_printf_float+0xbe>
 800826e:	f108 0801 	add.w	r8, r8, #1
 8008272:	68e3      	ldr	r3, [r4, #12]
 8008274:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008276:	1a5b      	subs	r3, r3, r1
 8008278:	4543      	cmp	r3, r8
 800827a:	dcf0      	bgt.n	800825e <_printf_float+0x442>
 800827c:	e6f8      	b.n	8008070 <_printf_float+0x254>
 800827e:	f04f 0800 	mov.w	r8, #0
 8008282:	f104 0919 	add.w	r9, r4, #25
 8008286:	e7f4      	b.n	8008272 <_printf_float+0x456>

08008288 <_printf_common>:
 8008288:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800828c:	4616      	mov	r6, r2
 800828e:	4699      	mov	r9, r3
 8008290:	688a      	ldr	r2, [r1, #8]
 8008292:	690b      	ldr	r3, [r1, #16]
 8008294:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008298:	4293      	cmp	r3, r2
 800829a:	bfb8      	it	lt
 800829c:	4613      	movlt	r3, r2
 800829e:	6033      	str	r3, [r6, #0]
 80082a0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80082a4:	4607      	mov	r7, r0
 80082a6:	460c      	mov	r4, r1
 80082a8:	b10a      	cbz	r2, 80082ae <_printf_common+0x26>
 80082aa:	3301      	adds	r3, #1
 80082ac:	6033      	str	r3, [r6, #0]
 80082ae:	6823      	ldr	r3, [r4, #0]
 80082b0:	0699      	lsls	r1, r3, #26
 80082b2:	bf42      	ittt	mi
 80082b4:	6833      	ldrmi	r3, [r6, #0]
 80082b6:	3302      	addmi	r3, #2
 80082b8:	6033      	strmi	r3, [r6, #0]
 80082ba:	6825      	ldr	r5, [r4, #0]
 80082bc:	f015 0506 	ands.w	r5, r5, #6
 80082c0:	d106      	bne.n	80082d0 <_printf_common+0x48>
 80082c2:	f104 0a19 	add.w	sl, r4, #25
 80082c6:	68e3      	ldr	r3, [r4, #12]
 80082c8:	6832      	ldr	r2, [r6, #0]
 80082ca:	1a9b      	subs	r3, r3, r2
 80082cc:	42ab      	cmp	r3, r5
 80082ce:	dc26      	bgt.n	800831e <_printf_common+0x96>
 80082d0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80082d4:	1e13      	subs	r3, r2, #0
 80082d6:	6822      	ldr	r2, [r4, #0]
 80082d8:	bf18      	it	ne
 80082da:	2301      	movne	r3, #1
 80082dc:	0692      	lsls	r2, r2, #26
 80082de:	d42b      	bmi.n	8008338 <_printf_common+0xb0>
 80082e0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80082e4:	4649      	mov	r1, r9
 80082e6:	4638      	mov	r0, r7
 80082e8:	47c0      	blx	r8
 80082ea:	3001      	adds	r0, #1
 80082ec:	d01e      	beq.n	800832c <_printf_common+0xa4>
 80082ee:	6823      	ldr	r3, [r4, #0]
 80082f0:	6922      	ldr	r2, [r4, #16]
 80082f2:	f003 0306 	and.w	r3, r3, #6
 80082f6:	2b04      	cmp	r3, #4
 80082f8:	bf02      	ittt	eq
 80082fa:	68e5      	ldreq	r5, [r4, #12]
 80082fc:	6833      	ldreq	r3, [r6, #0]
 80082fe:	1aed      	subeq	r5, r5, r3
 8008300:	68a3      	ldr	r3, [r4, #8]
 8008302:	bf0c      	ite	eq
 8008304:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008308:	2500      	movne	r5, #0
 800830a:	4293      	cmp	r3, r2
 800830c:	bfc4      	itt	gt
 800830e:	1a9b      	subgt	r3, r3, r2
 8008310:	18ed      	addgt	r5, r5, r3
 8008312:	2600      	movs	r6, #0
 8008314:	341a      	adds	r4, #26
 8008316:	42b5      	cmp	r5, r6
 8008318:	d11a      	bne.n	8008350 <_printf_common+0xc8>
 800831a:	2000      	movs	r0, #0
 800831c:	e008      	b.n	8008330 <_printf_common+0xa8>
 800831e:	2301      	movs	r3, #1
 8008320:	4652      	mov	r2, sl
 8008322:	4649      	mov	r1, r9
 8008324:	4638      	mov	r0, r7
 8008326:	47c0      	blx	r8
 8008328:	3001      	adds	r0, #1
 800832a:	d103      	bne.n	8008334 <_printf_common+0xac>
 800832c:	f04f 30ff 	mov.w	r0, #4294967295
 8008330:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008334:	3501      	adds	r5, #1
 8008336:	e7c6      	b.n	80082c6 <_printf_common+0x3e>
 8008338:	18e1      	adds	r1, r4, r3
 800833a:	1c5a      	adds	r2, r3, #1
 800833c:	2030      	movs	r0, #48	; 0x30
 800833e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008342:	4422      	add	r2, r4
 8008344:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008348:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800834c:	3302      	adds	r3, #2
 800834e:	e7c7      	b.n	80082e0 <_printf_common+0x58>
 8008350:	2301      	movs	r3, #1
 8008352:	4622      	mov	r2, r4
 8008354:	4649      	mov	r1, r9
 8008356:	4638      	mov	r0, r7
 8008358:	47c0      	blx	r8
 800835a:	3001      	adds	r0, #1
 800835c:	d0e6      	beq.n	800832c <_printf_common+0xa4>
 800835e:	3601      	adds	r6, #1
 8008360:	e7d9      	b.n	8008316 <_printf_common+0x8e>
	...

08008364 <_printf_i>:
 8008364:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008368:	7e0f      	ldrb	r7, [r1, #24]
 800836a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800836c:	2f78      	cmp	r7, #120	; 0x78
 800836e:	4691      	mov	r9, r2
 8008370:	4680      	mov	r8, r0
 8008372:	460c      	mov	r4, r1
 8008374:	469a      	mov	sl, r3
 8008376:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800837a:	d807      	bhi.n	800838c <_printf_i+0x28>
 800837c:	2f62      	cmp	r7, #98	; 0x62
 800837e:	d80a      	bhi.n	8008396 <_printf_i+0x32>
 8008380:	2f00      	cmp	r7, #0
 8008382:	f000 80d4 	beq.w	800852e <_printf_i+0x1ca>
 8008386:	2f58      	cmp	r7, #88	; 0x58
 8008388:	f000 80c0 	beq.w	800850c <_printf_i+0x1a8>
 800838c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008390:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008394:	e03a      	b.n	800840c <_printf_i+0xa8>
 8008396:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800839a:	2b15      	cmp	r3, #21
 800839c:	d8f6      	bhi.n	800838c <_printf_i+0x28>
 800839e:	a101      	add	r1, pc, #4	; (adr r1, 80083a4 <_printf_i+0x40>)
 80083a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80083a4:	080083fd 	.word	0x080083fd
 80083a8:	08008411 	.word	0x08008411
 80083ac:	0800838d 	.word	0x0800838d
 80083b0:	0800838d 	.word	0x0800838d
 80083b4:	0800838d 	.word	0x0800838d
 80083b8:	0800838d 	.word	0x0800838d
 80083bc:	08008411 	.word	0x08008411
 80083c0:	0800838d 	.word	0x0800838d
 80083c4:	0800838d 	.word	0x0800838d
 80083c8:	0800838d 	.word	0x0800838d
 80083cc:	0800838d 	.word	0x0800838d
 80083d0:	08008515 	.word	0x08008515
 80083d4:	0800843d 	.word	0x0800843d
 80083d8:	080084cf 	.word	0x080084cf
 80083dc:	0800838d 	.word	0x0800838d
 80083e0:	0800838d 	.word	0x0800838d
 80083e4:	08008537 	.word	0x08008537
 80083e8:	0800838d 	.word	0x0800838d
 80083ec:	0800843d 	.word	0x0800843d
 80083f0:	0800838d 	.word	0x0800838d
 80083f4:	0800838d 	.word	0x0800838d
 80083f8:	080084d7 	.word	0x080084d7
 80083fc:	682b      	ldr	r3, [r5, #0]
 80083fe:	1d1a      	adds	r2, r3, #4
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	602a      	str	r2, [r5, #0]
 8008404:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008408:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800840c:	2301      	movs	r3, #1
 800840e:	e09f      	b.n	8008550 <_printf_i+0x1ec>
 8008410:	6820      	ldr	r0, [r4, #0]
 8008412:	682b      	ldr	r3, [r5, #0]
 8008414:	0607      	lsls	r7, r0, #24
 8008416:	f103 0104 	add.w	r1, r3, #4
 800841a:	6029      	str	r1, [r5, #0]
 800841c:	d501      	bpl.n	8008422 <_printf_i+0xbe>
 800841e:	681e      	ldr	r6, [r3, #0]
 8008420:	e003      	b.n	800842a <_printf_i+0xc6>
 8008422:	0646      	lsls	r6, r0, #25
 8008424:	d5fb      	bpl.n	800841e <_printf_i+0xba>
 8008426:	f9b3 6000 	ldrsh.w	r6, [r3]
 800842a:	2e00      	cmp	r6, #0
 800842c:	da03      	bge.n	8008436 <_printf_i+0xd2>
 800842e:	232d      	movs	r3, #45	; 0x2d
 8008430:	4276      	negs	r6, r6
 8008432:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008436:	485a      	ldr	r0, [pc, #360]	; (80085a0 <_printf_i+0x23c>)
 8008438:	230a      	movs	r3, #10
 800843a:	e012      	b.n	8008462 <_printf_i+0xfe>
 800843c:	682b      	ldr	r3, [r5, #0]
 800843e:	6820      	ldr	r0, [r4, #0]
 8008440:	1d19      	adds	r1, r3, #4
 8008442:	6029      	str	r1, [r5, #0]
 8008444:	0605      	lsls	r5, r0, #24
 8008446:	d501      	bpl.n	800844c <_printf_i+0xe8>
 8008448:	681e      	ldr	r6, [r3, #0]
 800844a:	e002      	b.n	8008452 <_printf_i+0xee>
 800844c:	0641      	lsls	r1, r0, #25
 800844e:	d5fb      	bpl.n	8008448 <_printf_i+0xe4>
 8008450:	881e      	ldrh	r6, [r3, #0]
 8008452:	4853      	ldr	r0, [pc, #332]	; (80085a0 <_printf_i+0x23c>)
 8008454:	2f6f      	cmp	r7, #111	; 0x6f
 8008456:	bf0c      	ite	eq
 8008458:	2308      	moveq	r3, #8
 800845a:	230a      	movne	r3, #10
 800845c:	2100      	movs	r1, #0
 800845e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008462:	6865      	ldr	r5, [r4, #4]
 8008464:	60a5      	str	r5, [r4, #8]
 8008466:	2d00      	cmp	r5, #0
 8008468:	bfa2      	ittt	ge
 800846a:	6821      	ldrge	r1, [r4, #0]
 800846c:	f021 0104 	bicge.w	r1, r1, #4
 8008470:	6021      	strge	r1, [r4, #0]
 8008472:	b90e      	cbnz	r6, 8008478 <_printf_i+0x114>
 8008474:	2d00      	cmp	r5, #0
 8008476:	d04b      	beq.n	8008510 <_printf_i+0x1ac>
 8008478:	4615      	mov	r5, r2
 800847a:	fbb6 f1f3 	udiv	r1, r6, r3
 800847e:	fb03 6711 	mls	r7, r3, r1, r6
 8008482:	5dc7      	ldrb	r7, [r0, r7]
 8008484:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008488:	4637      	mov	r7, r6
 800848a:	42bb      	cmp	r3, r7
 800848c:	460e      	mov	r6, r1
 800848e:	d9f4      	bls.n	800847a <_printf_i+0x116>
 8008490:	2b08      	cmp	r3, #8
 8008492:	d10b      	bne.n	80084ac <_printf_i+0x148>
 8008494:	6823      	ldr	r3, [r4, #0]
 8008496:	07de      	lsls	r6, r3, #31
 8008498:	d508      	bpl.n	80084ac <_printf_i+0x148>
 800849a:	6923      	ldr	r3, [r4, #16]
 800849c:	6861      	ldr	r1, [r4, #4]
 800849e:	4299      	cmp	r1, r3
 80084a0:	bfde      	ittt	le
 80084a2:	2330      	movle	r3, #48	; 0x30
 80084a4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80084a8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80084ac:	1b52      	subs	r2, r2, r5
 80084ae:	6122      	str	r2, [r4, #16]
 80084b0:	f8cd a000 	str.w	sl, [sp]
 80084b4:	464b      	mov	r3, r9
 80084b6:	aa03      	add	r2, sp, #12
 80084b8:	4621      	mov	r1, r4
 80084ba:	4640      	mov	r0, r8
 80084bc:	f7ff fee4 	bl	8008288 <_printf_common>
 80084c0:	3001      	adds	r0, #1
 80084c2:	d14a      	bne.n	800855a <_printf_i+0x1f6>
 80084c4:	f04f 30ff 	mov.w	r0, #4294967295
 80084c8:	b004      	add	sp, #16
 80084ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084ce:	6823      	ldr	r3, [r4, #0]
 80084d0:	f043 0320 	orr.w	r3, r3, #32
 80084d4:	6023      	str	r3, [r4, #0]
 80084d6:	4833      	ldr	r0, [pc, #204]	; (80085a4 <_printf_i+0x240>)
 80084d8:	2778      	movs	r7, #120	; 0x78
 80084da:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80084de:	6823      	ldr	r3, [r4, #0]
 80084e0:	6829      	ldr	r1, [r5, #0]
 80084e2:	061f      	lsls	r7, r3, #24
 80084e4:	f851 6b04 	ldr.w	r6, [r1], #4
 80084e8:	d402      	bmi.n	80084f0 <_printf_i+0x18c>
 80084ea:	065f      	lsls	r7, r3, #25
 80084ec:	bf48      	it	mi
 80084ee:	b2b6      	uxthmi	r6, r6
 80084f0:	07df      	lsls	r7, r3, #31
 80084f2:	bf48      	it	mi
 80084f4:	f043 0320 	orrmi.w	r3, r3, #32
 80084f8:	6029      	str	r1, [r5, #0]
 80084fa:	bf48      	it	mi
 80084fc:	6023      	strmi	r3, [r4, #0]
 80084fe:	b91e      	cbnz	r6, 8008508 <_printf_i+0x1a4>
 8008500:	6823      	ldr	r3, [r4, #0]
 8008502:	f023 0320 	bic.w	r3, r3, #32
 8008506:	6023      	str	r3, [r4, #0]
 8008508:	2310      	movs	r3, #16
 800850a:	e7a7      	b.n	800845c <_printf_i+0xf8>
 800850c:	4824      	ldr	r0, [pc, #144]	; (80085a0 <_printf_i+0x23c>)
 800850e:	e7e4      	b.n	80084da <_printf_i+0x176>
 8008510:	4615      	mov	r5, r2
 8008512:	e7bd      	b.n	8008490 <_printf_i+0x12c>
 8008514:	682b      	ldr	r3, [r5, #0]
 8008516:	6826      	ldr	r6, [r4, #0]
 8008518:	6961      	ldr	r1, [r4, #20]
 800851a:	1d18      	adds	r0, r3, #4
 800851c:	6028      	str	r0, [r5, #0]
 800851e:	0635      	lsls	r5, r6, #24
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	d501      	bpl.n	8008528 <_printf_i+0x1c4>
 8008524:	6019      	str	r1, [r3, #0]
 8008526:	e002      	b.n	800852e <_printf_i+0x1ca>
 8008528:	0670      	lsls	r0, r6, #25
 800852a:	d5fb      	bpl.n	8008524 <_printf_i+0x1c0>
 800852c:	8019      	strh	r1, [r3, #0]
 800852e:	2300      	movs	r3, #0
 8008530:	6123      	str	r3, [r4, #16]
 8008532:	4615      	mov	r5, r2
 8008534:	e7bc      	b.n	80084b0 <_printf_i+0x14c>
 8008536:	682b      	ldr	r3, [r5, #0]
 8008538:	1d1a      	adds	r2, r3, #4
 800853a:	602a      	str	r2, [r5, #0]
 800853c:	681d      	ldr	r5, [r3, #0]
 800853e:	6862      	ldr	r2, [r4, #4]
 8008540:	2100      	movs	r1, #0
 8008542:	4628      	mov	r0, r5
 8008544:	f7f7 fe54 	bl	80001f0 <memchr>
 8008548:	b108      	cbz	r0, 800854e <_printf_i+0x1ea>
 800854a:	1b40      	subs	r0, r0, r5
 800854c:	6060      	str	r0, [r4, #4]
 800854e:	6863      	ldr	r3, [r4, #4]
 8008550:	6123      	str	r3, [r4, #16]
 8008552:	2300      	movs	r3, #0
 8008554:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008558:	e7aa      	b.n	80084b0 <_printf_i+0x14c>
 800855a:	6923      	ldr	r3, [r4, #16]
 800855c:	462a      	mov	r2, r5
 800855e:	4649      	mov	r1, r9
 8008560:	4640      	mov	r0, r8
 8008562:	47d0      	blx	sl
 8008564:	3001      	adds	r0, #1
 8008566:	d0ad      	beq.n	80084c4 <_printf_i+0x160>
 8008568:	6823      	ldr	r3, [r4, #0]
 800856a:	079b      	lsls	r3, r3, #30
 800856c:	d413      	bmi.n	8008596 <_printf_i+0x232>
 800856e:	68e0      	ldr	r0, [r4, #12]
 8008570:	9b03      	ldr	r3, [sp, #12]
 8008572:	4298      	cmp	r0, r3
 8008574:	bfb8      	it	lt
 8008576:	4618      	movlt	r0, r3
 8008578:	e7a6      	b.n	80084c8 <_printf_i+0x164>
 800857a:	2301      	movs	r3, #1
 800857c:	4632      	mov	r2, r6
 800857e:	4649      	mov	r1, r9
 8008580:	4640      	mov	r0, r8
 8008582:	47d0      	blx	sl
 8008584:	3001      	adds	r0, #1
 8008586:	d09d      	beq.n	80084c4 <_printf_i+0x160>
 8008588:	3501      	adds	r5, #1
 800858a:	68e3      	ldr	r3, [r4, #12]
 800858c:	9903      	ldr	r1, [sp, #12]
 800858e:	1a5b      	subs	r3, r3, r1
 8008590:	42ab      	cmp	r3, r5
 8008592:	dcf2      	bgt.n	800857a <_printf_i+0x216>
 8008594:	e7eb      	b.n	800856e <_printf_i+0x20a>
 8008596:	2500      	movs	r5, #0
 8008598:	f104 0619 	add.w	r6, r4, #25
 800859c:	e7f5      	b.n	800858a <_printf_i+0x226>
 800859e:	bf00      	nop
 80085a0:	0800a802 	.word	0x0800a802
 80085a4:	0800a813 	.word	0x0800a813

080085a8 <std>:
 80085a8:	2300      	movs	r3, #0
 80085aa:	b510      	push	{r4, lr}
 80085ac:	4604      	mov	r4, r0
 80085ae:	e9c0 3300 	strd	r3, r3, [r0]
 80085b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80085b6:	6083      	str	r3, [r0, #8]
 80085b8:	8181      	strh	r1, [r0, #12]
 80085ba:	6643      	str	r3, [r0, #100]	; 0x64
 80085bc:	81c2      	strh	r2, [r0, #14]
 80085be:	6183      	str	r3, [r0, #24]
 80085c0:	4619      	mov	r1, r3
 80085c2:	2208      	movs	r2, #8
 80085c4:	305c      	adds	r0, #92	; 0x5c
 80085c6:	f000 f8e2 	bl	800878e <memset>
 80085ca:	4b05      	ldr	r3, [pc, #20]	; (80085e0 <std+0x38>)
 80085cc:	6263      	str	r3, [r4, #36]	; 0x24
 80085ce:	4b05      	ldr	r3, [pc, #20]	; (80085e4 <std+0x3c>)
 80085d0:	62a3      	str	r3, [r4, #40]	; 0x28
 80085d2:	4b05      	ldr	r3, [pc, #20]	; (80085e8 <std+0x40>)
 80085d4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80085d6:	4b05      	ldr	r3, [pc, #20]	; (80085ec <std+0x44>)
 80085d8:	6224      	str	r4, [r4, #32]
 80085da:	6323      	str	r3, [r4, #48]	; 0x30
 80085dc:	bd10      	pop	{r4, pc}
 80085de:	bf00      	nop
 80085e0:	08008709 	.word	0x08008709
 80085e4:	0800872b 	.word	0x0800872b
 80085e8:	08008763 	.word	0x08008763
 80085ec:	08008787 	.word	0x08008787

080085f0 <stdio_exit_handler>:
 80085f0:	4a02      	ldr	r2, [pc, #8]	; (80085fc <stdio_exit_handler+0xc>)
 80085f2:	4903      	ldr	r1, [pc, #12]	; (8008600 <stdio_exit_handler+0x10>)
 80085f4:	4803      	ldr	r0, [pc, #12]	; (8008604 <stdio_exit_handler+0x14>)
 80085f6:	f000 b869 	b.w	80086cc <_fwalk_sglue>
 80085fa:	bf00      	nop
 80085fc:	2000001c 	.word	0x2000001c
 8008600:	0800a051 	.word	0x0800a051
 8008604:	20000028 	.word	0x20000028

08008608 <cleanup_stdio>:
 8008608:	6841      	ldr	r1, [r0, #4]
 800860a:	4b0c      	ldr	r3, [pc, #48]	; (800863c <cleanup_stdio+0x34>)
 800860c:	4299      	cmp	r1, r3
 800860e:	b510      	push	{r4, lr}
 8008610:	4604      	mov	r4, r0
 8008612:	d001      	beq.n	8008618 <cleanup_stdio+0x10>
 8008614:	f001 fd1c 	bl	800a050 <_fflush_r>
 8008618:	68a1      	ldr	r1, [r4, #8]
 800861a:	4b09      	ldr	r3, [pc, #36]	; (8008640 <cleanup_stdio+0x38>)
 800861c:	4299      	cmp	r1, r3
 800861e:	d002      	beq.n	8008626 <cleanup_stdio+0x1e>
 8008620:	4620      	mov	r0, r4
 8008622:	f001 fd15 	bl	800a050 <_fflush_r>
 8008626:	68e1      	ldr	r1, [r4, #12]
 8008628:	4b06      	ldr	r3, [pc, #24]	; (8008644 <cleanup_stdio+0x3c>)
 800862a:	4299      	cmp	r1, r3
 800862c:	d004      	beq.n	8008638 <cleanup_stdio+0x30>
 800862e:	4620      	mov	r0, r4
 8008630:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008634:	f001 bd0c 	b.w	800a050 <_fflush_r>
 8008638:	bd10      	pop	{r4, pc}
 800863a:	bf00      	nop
 800863c:	20004404 	.word	0x20004404
 8008640:	2000446c 	.word	0x2000446c
 8008644:	200044d4 	.word	0x200044d4

08008648 <global_stdio_init.part.0>:
 8008648:	b510      	push	{r4, lr}
 800864a:	4b0b      	ldr	r3, [pc, #44]	; (8008678 <global_stdio_init.part.0+0x30>)
 800864c:	4c0b      	ldr	r4, [pc, #44]	; (800867c <global_stdio_init.part.0+0x34>)
 800864e:	4a0c      	ldr	r2, [pc, #48]	; (8008680 <global_stdio_init.part.0+0x38>)
 8008650:	601a      	str	r2, [r3, #0]
 8008652:	4620      	mov	r0, r4
 8008654:	2200      	movs	r2, #0
 8008656:	2104      	movs	r1, #4
 8008658:	f7ff ffa6 	bl	80085a8 <std>
 800865c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008660:	2201      	movs	r2, #1
 8008662:	2109      	movs	r1, #9
 8008664:	f7ff ffa0 	bl	80085a8 <std>
 8008668:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800866c:	2202      	movs	r2, #2
 800866e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008672:	2112      	movs	r1, #18
 8008674:	f7ff bf98 	b.w	80085a8 <std>
 8008678:	2000453c 	.word	0x2000453c
 800867c:	20004404 	.word	0x20004404
 8008680:	080085f1 	.word	0x080085f1

08008684 <__sfp_lock_acquire>:
 8008684:	4801      	ldr	r0, [pc, #4]	; (800868c <__sfp_lock_acquire+0x8>)
 8008686:	f000 b955 	b.w	8008934 <__retarget_lock_acquire_recursive>
 800868a:	bf00      	nop
 800868c:	20004545 	.word	0x20004545

08008690 <__sfp_lock_release>:
 8008690:	4801      	ldr	r0, [pc, #4]	; (8008698 <__sfp_lock_release+0x8>)
 8008692:	f000 b950 	b.w	8008936 <__retarget_lock_release_recursive>
 8008696:	bf00      	nop
 8008698:	20004545 	.word	0x20004545

0800869c <__sinit>:
 800869c:	b510      	push	{r4, lr}
 800869e:	4604      	mov	r4, r0
 80086a0:	f7ff fff0 	bl	8008684 <__sfp_lock_acquire>
 80086a4:	6a23      	ldr	r3, [r4, #32]
 80086a6:	b11b      	cbz	r3, 80086b0 <__sinit+0x14>
 80086a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80086ac:	f7ff bff0 	b.w	8008690 <__sfp_lock_release>
 80086b0:	4b04      	ldr	r3, [pc, #16]	; (80086c4 <__sinit+0x28>)
 80086b2:	6223      	str	r3, [r4, #32]
 80086b4:	4b04      	ldr	r3, [pc, #16]	; (80086c8 <__sinit+0x2c>)
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d1f5      	bne.n	80086a8 <__sinit+0xc>
 80086bc:	f7ff ffc4 	bl	8008648 <global_stdio_init.part.0>
 80086c0:	e7f2      	b.n	80086a8 <__sinit+0xc>
 80086c2:	bf00      	nop
 80086c4:	08008609 	.word	0x08008609
 80086c8:	2000453c 	.word	0x2000453c

080086cc <_fwalk_sglue>:
 80086cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086d0:	4607      	mov	r7, r0
 80086d2:	4688      	mov	r8, r1
 80086d4:	4614      	mov	r4, r2
 80086d6:	2600      	movs	r6, #0
 80086d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80086dc:	f1b9 0901 	subs.w	r9, r9, #1
 80086e0:	d505      	bpl.n	80086ee <_fwalk_sglue+0x22>
 80086e2:	6824      	ldr	r4, [r4, #0]
 80086e4:	2c00      	cmp	r4, #0
 80086e6:	d1f7      	bne.n	80086d8 <_fwalk_sglue+0xc>
 80086e8:	4630      	mov	r0, r6
 80086ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086ee:	89ab      	ldrh	r3, [r5, #12]
 80086f0:	2b01      	cmp	r3, #1
 80086f2:	d907      	bls.n	8008704 <_fwalk_sglue+0x38>
 80086f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80086f8:	3301      	adds	r3, #1
 80086fa:	d003      	beq.n	8008704 <_fwalk_sglue+0x38>
 80086fc:	4629      	mov	r1, r5
 80086fe:	4638      	mov	r0, r7
 8008700:	47c0      	blx	r8
 8008702:	4306      	orrs	r6, r0
 8008704:	3568      	adds	r5, #104	; 0x68
 8008706:	e7e9      	b.n	80086dc <_fwalk_sglue+0x10>

08008708 <__sread>:
 8008708:	b510      	push	{r4, lr}
 800870a:	460c      	mov	r4, r1
 800870c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008710:	f000 f8c2 	bl	8008898 <_read_r>
 8008714:	2800      	cmp	r0, #0
 8008716:	bfab      	itete	ge
 8008718:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800871a:	89a3      	ldrhlt	r3, [r4, #12]
 800871c:	181b      	addge	r3, r3, r0
 800871e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008722:	bfac      	ite	ge
 8008724:	6563      	strge	r3, [r4, #84]	; 0x54
 8008726:	81a3      	strhlt	r3, [r4, #12]
 8008728:	bd10      	pop	{r4, pc}

0800872a <__swrite>:
 800872a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800872e:	461f      	mov	r7, r3
 8008730:	898b      	ldrh	r3, [r1, #12]
 8008732:	05db      	lsls	r3, r3, #23
 8008734:	4605      	mov	r5, r0
 8008736:	460c      	mov	r4, r1
 8008738:	4616      	mov	r6, r2
 800873a:	d505      	bpl.n	8008748 <__swrite+0x1e>
 800873c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008740:	2302      	movs	r3, #2
 8008742:	2200      	movs	r2, #0
 8008744:	f000 f896 	bl	8008874 <_lseek_r>
 8008748:	89a3      	ldrh	r3, [r4, #12]
 800874a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800874e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008752:	81a3      	strh	r3, [r4, #12]
 8008754:	4632      	mov	r2, r6
 8008756:	463b      	mov	r3, r7
 8008758:	4628      	mov	r0, r5
 800875a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800875e:	f000 b8ad 	b.w	80088bc <_write_r>

08008762 <__sseek>:
 8008762:	b510      	push	{r4, lr}
 8008764:	460c      	mov	r4, r1
 8008766:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800876a:	f000 f883 	bl	8008874 <_lseek_r>
 800876e:	1c43      	adds	r3, r0, #1
 8008770:	89a3      	ldrh	r3, [r4, #12]
 8008772:	bf15      	itete	ne
 8008774:	6560      	strne	r0, [r4, #84]	; 0x54
 8008776:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800877a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800877e:	81a3      	strheq	r3, [r4, #12]
 8008780:	bf18      	it	ne
 8008782:	81a3      	strhne	r3, [r4, #12]
 8008784:	bd10      	pop	{r4, pc}

08008786 <__sclose>:
 8008786:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800878a:	f000 b80d 	b.w	80087a8 <_close_r>

0800878e <memset>:
 800878e:	4402      	add	r2, r0
 8008790:	4603      	mov	r3, r0
 8008792:	4293      	cmp	r3, r2
 8008794:	d100      	bne.n	8008798 <memset+0xa>
 8008796:	4770      	bx	lr
 8008798:	f803 1b01 	strb.w	r1, [r3], #1
 800879c:	e7f9      	b.n	8008792 <memset+0x4>
	...

080087a0 <_localeconv_r>:
 80087a0:	4800      	ldr	r0, [pc, #0]	; (80087a4 <_localeconv_r+0x4>)
 80087a2:	4770      	bx	lr
 80087a4:	20000168 	.word	0x20000168

080087a8 <_close_r>:
 80087a8:	b538      	push	{r3, r4, r5, lr}
 80087aa:	4d06      	ldr	r5, [pc, #24]	; (80087c4 <_close_r+0x1c>)
 80087ac:	2300      	movs	r3, #0
 80087ae:	4604      	mov	r4, r0
 80087b0:	4608      	mov	r0, r1
 80087b2:	602b      	str	r3, [r5, #0]
 80087b4:	f7f9 fe17 	bl	80023e6 <_close>
 80087b8:	1c43      	adds	r3, r0, #1
 80087ba:	d102      	bne.n	80087c2 <_close_r+0x1a>
 80087bc:	682b      	ldr	r3, [r5, #0]
 80087be:	b103      	cbz	r3, 80087c2 <_close_r+0x1a>
 80087c0:	6023      	str	r3, [r4, #0]
 80087c2:	bd38      	pop	{r3, r4, r5, pc}
 80087c4:	20004540 	.word	0x20004540

080087c8 <_reclaim_reent>:
 80087c8:	4b29      	ldr	r3, [pc, #164]	; (8008870 <_reclaim_reent+0xa8>)
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	4283      	cmp	r3, r0
 80087ce:	b570      	push	{r4, r5, r6, lr}
 80087d0:	4604      	mov	r4, r0
 80087d2:	d04b      	beq.n	800886c <_reclaim_reent+0xa4>
 80087d4:	69c3      	ldr	r3, [r0, #28]
 80087d6:	b143      	cbz	r3, 80087ea <_reclaim_reent+0x22>
 80087d8:	68db      	ldr	r3, [r3, #12]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d144      	bne.n	8008868 <_reclaim_reent+0xa0>
 80087de:	69e3      	ldr	r3, [r4, #28]
 80087e0:	6819      	ldr	r1, [r3, #0]
 80087e2:	b111      	cbz	r1, 80087ea <_reclaim_reent+0x22>
 80087e4:	4620      	mov	r0, r4
 80087e6:	f000 ff31 	bl	800964c <_free_r>
 80087ea:	6961      	ldr	r1, [r4, #20]
 80087ec:	b111      	cbz	r1, 80087f4 <_reclaim_reent+0x2c>
 80087ee:	4620      	mov	r0, r4
 80087f0:	f000 ff2c 	bl	800964c <_free_r>
 80087f4:	69e1      	ldr	r1, [r4, #28]
 80087f6:	b111      	cbz	r1, 80087fe <_reclaim_reent+0x36>
 80087f8:	4620      	mov	r0, r4
 80087fa:	f000 ff27 	bl	800964c <_free_r>
 80087fe:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008800:	b111      	cbz	r1, 8008808 <_reclaim_reent+0x40>
 8008802:	4620      	mov	r0, r4
 8008804:	f000 ff22 	bl	800964c <_free_r>
 8008808:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800880a:	b111      	cbz	r1, 8008812 <_reclaim_reent+0x4a>
 800880c:	4620      	mov	r0, r4
 800880e:	f000 ff1d 	bl	800964c <_free_r>
 8008812:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008814:	b111      	cbz	r1, 800881c <_reclaim_reent+0x54>
 8008816:	4620      	mov	r0, r4
 8008818:	f000 ff18 	bl	800964c <_free_r>
 800881c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800881e:	b111      	cbz	r1, 8008826 <_reclaim_reent+0x5e>
 8008820:	4620      	mov	r0, r4
 8008822:	f000 ff13 	bl	800964c <_free_r>
 8008826:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8008828:	b111      	cbz	r1, 8008830 <_reclaim_reent+0x68>
 800882a:	4620      	mov	r0, r4
 800882c:	f000 ff0e 	bl	800964c <_free_r>
 8008830:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8008832:	b111      	cbz	r1, 800883a <_reclaim_reent+0x72>
 8008834:	4620      	mov	r0, r4
 8008836:	f000 ff09 	bl	800964c <_free_r>
 800883a:	6a23      	ldr	r3, [r4, #32]
 800883c:	b1b3      	cbz	r3, 800886c <_reclaim_reent+0xa4>
 800883e:	4620      	mov	r0, r4
 8008840:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008844:	4718      	bx	r3
 8008846:	5949      	ldr	r1, [r1, r5]
 8008848:	b941      	cbnz	r1, 800885c <_reclaim_reent+0x94>
 800884a:	3504      	adds	r5, #4
 800884c:	69e3      	ldr	r3, [r4, #28]
 800884e:	2d80      	cmp	r5, #128	; 0x80
 8008850:	68d9      	ldr	r1, [r3, #12]
 8008852:	d1f8      	bne.n	8008846 <_reclaim_reent+0x7e>
 8008854:	4620      	mov	r0, r4
 8008856:	f000 fef9 	bl	800964c <_free_r>
 800885a:	e7c0      	b.n	80087de <_reclaim_reent+0x16>
 800885c:	680e      	ldr	r6, [r1, #0]
 800885e:	4620      	mov	r0, r4
 8008860:	f000 fef4 	bl	800964c <_free_r>
 8008864:	4631      	mov	r1, r6
 8008866:	e7ef      	b.n	8008848 <_reclaim_reent+0x80>
 8008868:	2500      	movs	r5, #0
 800886a:	e7ef      	b.n	800884c <_reclaim_reent+0x84>
 800886c:	bd70      	pop	{r4, r5, r6, pc}
 800886e:	bf00      	nop
 8008870:	20000074 	.word	0x20000074

08008874 <_lseek_r>:
 8008874:	b538      	push	{r3, r4, r5, lr}
 8008876:	4d07      	ldr	r5, [pc, #28]	; (8008894 <_lseek_r+0x20>)
 8008878:	4604      	mov	r4, r0
 800887a:	4608      	mov	r0, r1
 800887c:	4611      	mov	r1, r2
 800887e:	2200      	movs	r2, #0
 8008880:	602a      	str	r2, [r5, #0]
 8008882:	461a      	mov	r2, r3
 8008884:	f7f9 fdd6 	bl	8002434 <_lseek>
 8008888:	1c43      	adds	r3, r0, #1
 800888a:	d102      	bne.n	8008892 <_lseek_r+0x1e>
 800888c:	682b      	ldr	r3, [r5, #0]
 800888e:	b103      	cbz	r3, 8008892 <_lseek_r+0x1e>
 8008890:	6023      	str	r3, [r4, #0]
 8008892:	bd38      	pop	{r3, r4, r5, pc}
 8008894:	20004540 	.word	0x20004540

08008898 <_read_r>:
 8008898:	b538      	push	{r3, r4, r5, lr}
 800889a:	4d07      	ldr	r5, [pc, #28]	; (80088b8 <_read_r+0x20>)
 800889c:	4604      	mov	r4, r0
 800889e:	4608      	mov	r0, r1
 80088a0:	4611      	mov	r1, r2
 80088a2:	2200      	movs	r2, #0
 80088a4:	602a      	str	r2, [r5, #0]
 80088a6:	461a      	mov	r2, r3
 80088a8:	f7f9 fd64 	bl	8002374 <_read>
 80088ac:	1c43      	adds	r3, r0, #1
 80088ae:	d102      	bne.n	80088b6 <_read_r+0x1e>
 80088b0:	682b      	ldr	r3, [r5, #0]
 80088b2:	b103      	cbz	r3, 80088b6 <_read_r+0x1e>
 80088b4:	6023      	str	r3, [r4, #0]
 80088b6:	bd38      	pop	{r3, r4, r5, pc}
 80088b8:	20004540 	.word	0x20004540

080088bc <_write_r>:
 80088bc:	b538      	push	{r3, r4, r5, lr}
 80088be:	4d07      	ldr	r5, [pc, #28]	; (80088dc <_write_r+0x20>)
 80088c0:	4604      	mov	r4, r0
 80088c2:	4608      	mov	r0, r1
 80088c4:	4611      	mov	r1, r2
 80088c6:	2200      	movs	r2, #0
 80088c8:	602a      	str	r2, [r5, #0]
 80088ca:	461a      	mov	r2, r3
 80088cc:	f7f9 fd6f 	bl	80023ae <_write>
 80088d0:	1c43      	adds	r3, r0, #1
 80088d2:	d102      	bne.n	80088da <_write_r+0x1e>
 80088d4:	682b      	ldr	r3, [r5, #0]
 80088d6:	b103      	cbz	r3, 80088da <_write_r+0x1e>
 80088d8:	6023      	str	r3, [r4, #0]
 80088da:	bd38      	pop	{r3, r4, r5, pc}
 80088dc:	20004540 	.word	0x20004540

080088e0 <__errno>:
 80088e0:	4b01      	ldr	r3, [pc, #4]	; (80088e8 <__errno+0x8>)
 80088e2:	6818      	ldr	r0, [r3, #0]
 80088e4:	4770      	bx	lr
 80088e6:	bf00      	nop
 80088e8:	20000074 	.word	0x20000074

080088ec <__libc_init_array>:
 80088ec:	b570      	push	{r4, r5, r6, lr}
 80088ee:	4d0d      	ldr	r5, [pc, #52]	; (8008924 <__libc_init_array+0x38>)
 80088f0:	4c0d      	ldr	r4, [pc, #52]	; (8008928 <__libc_init_array+0x3c>)
 80088f2:	1b64      	subs	r4, r4, r5
 80088f4:	10a4      	asrs	r4, r4, #2
 80088f6:	2600      	movs	r6, #0
 80088f8:	42a6      	cmp	r6, r4
 80088fa:	d109      	bne.n	8008910 <__libc_init_array+0x24>
 80088fc:	4d0b      	ldr	r5, [pc, #44]	; (800892c <__libc_init_array+0x40>)
 80088fe:	4c0c      	ldr	r4, [pc, #48]	; (8008930 <__libc_init_array+0x44>)
 8008900:	f001 feec 	bl	800a6dc <_init>
 8008904:	1b64      	subs	r4, r4, r5
 8008906:	10a4      	asrs	r4, r4, #2
 8008908:	2600      	movs	r6, #0
 800890a:	42a6      	cmp	r6, r4
 800890c:	d105      	bne.n	800891a <__libc_init_array+0x2e>
 800890e:	bd70      	pop	{r4, r5, r6, pc}
 8008910:	f855 3b04 	ldr.w	r3, [r5], #4
 8008914:	4798      	blx	r3
 8008916:	3601      	adds	r6, #1
 8008918:	e7ee      	b.n	80088f8 <__libc_init_array+0xc>
 800891a:	f855 3b04 	ldr.w	r3, [r5], #4
 800891e:	4798      	blx	r3
 8008920:	3601      	adds	r6, #1
 8008922:	e7f2      	b.n	800890a <__libc_init_array+0x1e>
 8008924:	0800ab6c 	.word	0x0800ab6c
 8008928:	0800ab6c 	.word	0x0800ab6c
 800892c:	0800ab6c 	.word	0x0800ab6c
 8008930:	0800ab70 	.word	0x0800ab70

08008934 <__retarget_lock_acquire_recursive>:
 8008934:	4770      	bx	lr

08008936 <__retarget_lock_release_recursive>:
 8008936:	4770      	bx	lr

08008938 <memcpy>:
 8008938:	440a      	add	r2, r1
 800893a:	4291      	cmp	r1, r2
 800893c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008940:	d100      	bne.n	8008944 <memcpy+0xc>
 8008942:	4770      	bx	lr
 8008944:	b510      	push	{r4, lr}
 8008946:	f811 4b01 	ldrb.w	r4, [r1], #1
 800894a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800894e:	4291      	cmp	r1, r2
 8008950:	d1f9      	bne.n	8008946 <memcpy+0xe>
 8008952:	bd10      	pop	{r4, pc}

08008954 <quorem>:
 8008954:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008958:	6903      	ldr	r3, [r0, #16]
 800895a:	690c      	ldr	r4, [r1, #16]
 800895c:	42a3      	cmp	r3, r4
 800895e:	4607      	mov	r7, r0
 8008960:	db7e      	blt.n	8008a60 <quorem+0x10c>
 8008962:	3c01      	subs	r4, #1
 8008964:	f101 0814 	add.w	r8, r1, #20
 8008968:	f100 0514 	add.w	r5, r0, #20
 800896c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008970:	9301      	str	r3, [sp, #4]
 8008972:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008976:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800897a:	3301      	adds	r3, #1
 800897c:	429a      	cmp	r2, r3
 800897e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008982:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008986:	fbb2 f6f3 	udiv	r6, r2, r3
 800898a:	d331      	bcc.n	80089f0 <quorem+0x9c>
 800898c:	f04f 0e00 	mov.w	lr, #0
 8008990:	4640      	mov	r0, r8
 8008992:	46ac      	mov	ip, r5
 8008994:	46f2      	mov	sl, lr
 8008996:	f850 2b04 	ldr.w	r2, [r0], #4
 800899a:	b293      	uxth	r3, r2
 800899c:	fb06 e303 	mla	r3, r6, r3, lr
 80089a0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80089a4:	0c1a      	lsrs	r2, r3, #16
 80089a6:	b29b      	uxth	r3, r3
 80089a8:	ebaa 0303 	sub.w	r3, sl, r3
 80089ac:	f8dc a000 	ldr.w	sl, [ip]
 80089b0:	fa13 f38a 	uxtah	r3, r3, sl
 80089b4:	fb06 220e 	mla	r2, r6, lr, r2
 80089b8:	9300      	str	r3, [sp, #0]
 80089ba:	9b00      	ldr	r3, [sp, #0]
 80089bc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80089c0:	b292      	uxth	r2, r2
 80089c2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80089c6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80089ca:	f8bd 3000 	ldrh.w	r3, [sp]
 80089ce:	4581      	cmp	r9, r0
 80089d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80089d4:	f84c 3b04 	str.w	r3, [ip], #4
 80089d8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80089dc:	d2db      	bcs.n	8008996 <quorem+0x42>
 80089de:	f855 300b 	ldr.w	r3, [r5, fp]
 80089e2:	b92b      	cbnz	r3, 80089f0 <quorem+0x9c>
 80089e4:	9b01      	ldr	r3, [sp, #4]
 80089e6:	3b04      	subs	r3, #4
 80089e8:	429d      	cmp	r5, r3
 80089ea:	461a      	mov	r2, r3
 80089ec:	d32c      	bcc.n	8008a48 <quorem+0xf4>
 80089ee:	613c      	str	r4, [r7, #16]
 80089f0:	4638      	mov	r0, r7
 80089f2:	f001 f9a7 	bl	8009d44 <__mcmp>
 80089f6:	2800      	cmp	r0, #0
 80089f8:	db22      	blt.n	8008a40 <quorem+0xec>
 80089fa:	3601      	adds	r6, #1
 80089fc:	4629      	mov	r1, r5
 80089fe:	2000      	movs	r0, #0
 8008a00:	f858 2b04 	ldr.w	r2, [r8], #4
 8008a04:	f8d1 c000 	ldr.w	ip, [r1]
 8008a08:	b293      	uxth	r3, r2
 8008a0a:	1ac3      	subs	r3, r0, r3
 8008a0c:	0c12      	lsrs	r2, r2, #16
 8008a0e:	fa13 f38c 	uxtah	r3, r3, ip
 8008a12:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8008a16:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008a1a:	b29b      	uxth	r3, r3
 8008a1c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008a20:	45c1      	cmp	r9, r8
 8008a22:	f841 3b04 	str.w	r3, [r1], #4
 8008a26:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008a2a:	d2e9      	bcs.n	8008a00 <quorem+0xac>
 8008a2c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008a30:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008a34:	b922      	cbnz	r2, 8008a40 <quorem+0xec>
 8008a36:	3b04      	subs	r3, #4
 8008a38:	429d      	cmp	r5, r3
 8008a3a:	461a      	mov	r2, r3
 8008a3c:	d30a      	bcc.n	8008a54 <quorem+0x100>
 8008a3e:	613c      	str	r4, [r7, #16]
 8008a40:	4630      	mov	r0, r6
 8008a42:	b003      	add	sp, #12
 8008a44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a48:	6812      	ldr	r2, [r2, #0]
 8008a4a:	3b04      	subs	r3, #4
 8008a4c:	2a00      	cmp	r2, #0
 8008a4e:	d1ce      	bne.n	80089ee <quorem+0x9a>
 8008a50:	3c01      	subs	r4, #1
 8008a52:	e7c9      	b.n	80089e8 <quorem+0x94>
 8008a54:	6812      	ldr	r2, [r2, #0]
 8008a56:	3b04      	subs	r3, #4
 8008a58:	2a00      	cmp	r2, #0
 8008a5a:	d1f0      	bne.n	8008a3e <quorem+0xea>
 8008a5c:	3c01      	subs	r4, #1
 8008a5e:	e7eb      	b.n	8008a38 <quorem+0xe4>
 8008a60:	2000      	movs	r0, #0
 8008a62:	e7ee      	b.n	8008a42 <quorem+0xee>
 8008a64:	0000      	movs	r0, r0
	...

08008a68 <_dtoa_r>:
 8008a68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a6c:	ed2d 8b04 	vpush	{d8-d9}
 8008a70:	69c5      	ldr	r5, [r0, #28]
 8008a72:	b093      	sub	sp, #76	; 0x4c
 8008a74:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008a78:	ec57 6b10 	vmov	r6, r7, d0
 8008a7c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008a80:	9107      	str	r1, [sp, #28]
 8008a82:	4604      	mov	r4, r0
 8008a84:	920a      	str	r2, [sp, #40]	; 0x28
 8008a86:	930d      	str	r3, [sp, #52]	; 0x34
 8008a88:	b975      	cbnz	r5, 8008aa8 <_dtoa_r+0x40>
 8008a8a:	2010      	movs	r0, #16
 8008a8c:	f000 fe2a 	bl	80096e4 <malloc>
 8008a90:	4602      	mov	r2, r0
 8008a92:	61e0      	str	r0, [r4, #28]
 8008a94:	b920      	cbnz	r0, 8008aa0 <_dtoa_r+0x38>
 8008a96:	4bae      	ldr	r3, [pc, #696]	; (8008d50 <_dtoa_r+0x2e8>)
 8008a98:	21ef      	movs	r1, #239	; 0xef
 8008a9a:	48ae      	ldr	r0, [pc, #696]	; (8008d54 <_dtoa_r+0x2ec>)
 8008a9c:	f001 fb10 	bl	800a0c0 <__assert_func>
 8008aa0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008aa4:	6005      	str	r5, [r0, #0]
 8008aa6:	60c5      	str	r5, [r0, #12]
 8008aa8:	69e3      	ldr	r3, [r4, #28]
 8008aaa:	6819      	ldr	r1, [r3, #0]
 8008aac:	b151      	cbz	r1, 8008ac4 <_dtoa_r+0x5c>
 8008aae:	685a      	ldr	r2, [r3, #4]
 8008ab0:	604a      	str	r2, [r1, #4]
 8008ab2:	2301      	movs	r3, #1
 8008ab4:	4093      	lsls	r3, r2
 8008ab6:	608b      	str	r3, [r1, #8]
 8008ab8:	4620      	mov	r0, r4
 8008aba:	f000 ff07 	bl	80098cc <_Bfree>
 8008abe:	69e3      	ldr	r3, [r4, #28]
 8008ac0:	2200      	movs	r2, #0
 8008ac2:	601a      	str	r2, [r3, #0]
 8008ac4:	1e3b      	subs	r3, r7, #0
 8008ac6:	bfbb      	ittet	lt
 8008ac8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008acc:	9303      	strlt	r3, [sp, #12]
 8008ace:	2300      	movge	r3, #0
 8008ad0:	2201      	movlt	r2, #1
 8008ad2:	bfac      	ite	ge
 8008ad4:	f8c8 3000 	strge.w	r3, [r8]
 8008ad8:	f8c8 2000 	strlt.w	r2, [r8]
 8008adc:	4b9e      	ldr	r3, [pc, #632]	; (8008d58 <_dtoa_r+0x2f0>)
 8008ade:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8008ae2:	ea33 0308 	bics.w	r3, r3, r8
 8008ae6:	d11b      	bne.n	8008b20 <_dtoa_r+0xb8>
 8008ae8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008aea:	f242 730f 	movw	r3, #9999	; 0x270f
 8008aee:	6013      	str	r3, [r2, #0]
 8008af0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8008af4:	4333      	orrs	r3, r6
 8008af6:	f000 8593 	beq.w	8009620 <_dtoa_r+0xbb8>
 8008afa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008afc:	b963      	cbnz	r3, 8008b18 <_dtoa_r+0xb0>
 8008afe:	4b97      	ldr	r3, [pc, #604]	; (8008d5c <_dtoa_r+0x2f4>)
 8008b00:	e027      	b.n	8008b52 <_dtoa_r+0xea>
 8008b02:	4b97      	ldr	r3, [pc, #604]	; (8008d60 <_dtoa_r+0x2f8>)
 8008b04:	9300      	str	r3, [sp, #0]
 8008b06:	3308      	adds	r3, #8
 8008b08:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008b0a:	6013      	str	r3, [r2, #0]
 8008b0c:	9800      	ldr	r0, [sp, #0]
 8008b0e:	b013      	add	sp, #76	; 0x4c
 8008b10:	ecbd 8b04 	vpop	{d8-d9}
 8008b14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b18:	4b90      	ldr	r3, [pc, #576]	; (8008d5c <_dtoa_r+0x2f4>)
 8008b1a:	9300      	str	r3, [sp, #0]
 8008b1c:	3303      	adds	r3, #3
 8008b1e:	e7f3      	b.n	8008b08 <_dtoa_r+0xa0>
 8008b20:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008b24:	2200      	movs	r2, #0
 8008b26:	ec51 0b17 	vmov	r0, r1, d7
 8008b2a:	eeb0 8a47 	vmov.f32	s16, s14
 8008b2e:	eef0 8a67 	vmov.f32	s17, s15
 8008b32:	2300      	movs	r3, #0
 8008b34:	f7f7 ffd8 	bl	8000ae8 <__aeabi_dcmpeq>
 8008b38:	4681      	mov	r9, r0
 8008b3a:	b160      	cbz	r0, 8008b56 <_dtoa_r+0xee>
 8008b3c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008b3e:	2301      	movs	r3, #1
 8008b40:	6013      	str	r3, [r2, #0]
 8008b42:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	f000 8568 	beq.w	800961a <_dtoa_r+0xbb2>
 8008b4a:	4b86      	ldr	r3, [pc, #536]	; (8008d64 <_dtoa_r+0x2fc>)
 8008b4c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008b4e:	6013      	str	r3, [r2, #0]
 8008b50:	3b01      	subs	r3, #1
 8008b52:	9300      	str	r3, [sp, #0]
 8008b54:	e7da      	b.n	8008b0c <_dtoa_r+0xa4>
 8008b56:	aa10      	add	r2, sp, #64	; 0x40
 8008b58:	a911      	add	r1, sp, #68	; 0x44
 8008b5a:	4620      	mov	r0, r4
 8008b5c:	eeb0 0a48 	vmov.f32	s0, s16
 8008b60:	eef0 0a68 	vmov.f32	s1, s17
 8008b64:	f001 f994 	bl	8009e90 <__d2b>
 8008b68:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8008b6c:	4682      	mov	sl, r0
 8008b6e:	2d00      	cmp	r5, #0
 8008b70:	d07f      	beq.n	8008c72 <_dtoa_r+0x20a>
 8008b72:	ee18 3a90 	vmov	r3, s17
 8008b76:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008b7a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8008b7e:	ec51 0b18 	vmov	r0, r1, d8
 8008b82:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008b86:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008b8a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8008b8e:	4619      	mov	r1, r3
 8008b90:	2200      	movs	r2, #0
 8008b92:	4b75      	ldr	r3, [pc, #468]	; (8008d68 <_dtoa_r+0x300>)
 8008b94:	f7f7 fb88 	bl	80002a8 <__aeabi_dsub>
 8008b98:	a367      	add	r3, pc, #412	; (adr r3, 8008d38 <_dtoa_r+0x2d0>)
 8008b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b9e:	f7f7 fd3b 	bl	8000618 <__aeabi_dmul>
 8008ba2:	a367      	add	r3, pc, #412	; (adr r3, 8008d40 <_dtoa_r+0x2d8>)
 8008ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ba8:	f7f7 fb80 	bl	80002ac <__adddf3>
 8008bac:	4606      	mov	r6, r0
 8008bae:	4628      	mov	r0, r5
 8008bb0:	460f      	mov	r7, r1
 8008bb2:	f7f7 fcc7 	bl	8000544 <__aeabi_i2d>
 8008bb6:	a364      	add	r3, pc, #400	; (adr r3, 8008d48 <_dtoa_r+0x2e0>)
 8008bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bbc:	f7f7 fd2c 	bl	8000618 <__aeabi_dmul>
 8008bc0:	4602      	mov	r2, r0
 8008bc2:	460b      	mov	r3, r1
 8008bc4:	4630      	mov	r0, r6
 8008bc6:	4639      	mov	r1, r7
 8008bc8:	f7f7 fb70 	bl	80002ac <__adddf3>
 8008bcc:	4606      	mov	r6, r0
 8008bce:	460f      	mov	r7, r1
 8008bd0:	f7f7 ffd2 	bl	8000b78 <__aeabi_d2iz>
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	4683      	mov	fp, r0
 8008bd8:	2300      	movs	r3, #0
 8008bda:	4630      	mov	r0, r6
 8008bdc:	4639      	mov	r1, r7
 8008bde:	f7f7 ff8d 	bl	8000afc <__aeabi_dcmplt>
 8008be2:	b148      	cbz	r0, 8008bf8 <_dtoa_r+0x190>
 8008be4:	4658      	mov	r0, fp
 8008be6:	f7f7 fcad 	bl	8000544 <__aeabi_i2d>
 8008bea:	4632      	mov	r2, r6
 8008bec:	463b      	mov	r3, r7
 8008bee:	f7f7 ff7b 	bl	8000ae8 <__aeabi_dcmpeq>
 8008bf2:	b908      	cbnz	r0, 8008bf8 <_dtoa_r+0x190>
 8008bf4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008bf8:	f1bb 0f16 	cmp.w	fp, #22
 8008bfc:	d857      	bhi.n	8008cae <_dtoa_r+0x246>
 8008bfe:	4b5b      	ldr	r3, [pc, #364]	; (8008d6c <_dtoa_r+0x304>)
 8008c00:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c08:	ec51 0b18 	vmov	r0, r1, d8
 8008c0c:	f7f7 ff76 	bl	8000afc <__aeabi_dcmplt>
 8008c10:	2800      	cmp	r0, #0
 8008c12:	d04e      	beq.n	8008cb2 <_dtoa_r+0x24a>
 8008c14:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008c18:	2300      	movs	r3, #0
 8008c1a:	930c      	str	r3, [sp, #48]	; 0x30
 8008c1c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008c1e:	1b5b      	subs	r3, r3, r5
 8008c20:	1e5a      	subs	r2, r3, #1
 8008c22:	bf45      	ittet	mi
 8008c24:	f1c3 0301 	rsbmi	r3, r3, #1
 8008c28:	9305      	strmi	r3, [sp, #20]
 8008c2a:	2300      	movpl	r3, #0
 8008c2c:	2300      	movmi	r3, #0
 8008c2e:	9206      	str	r2, [sp, #24]
 8008c30:	bf54      	ite	pl
 8008c32:	9305      	strpl	r3, [sp, #20]
 8008c34:	9306      	strmi	r3, [sp, #24]
 8008c36:	f1bb 0f00 	cmp.w	fp, #0
 8008c3a:	db3c      	blt.n	8008cb6 <_dtoa_r+0x24e>
 8008c3c:	9b06      	ldr	r3, [sp, #24]
 8008c3e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8008c42:	445b      	add	r3, fp
 8008c44:	9306      	str	r3, [sp, #24]
 8008c46:	2300      	movs	r3, #0
 8008c48:	9308      	str	r3, [sp, #32]
 8008c4a:	9b07      	ldr	r3, [sp, #28]
 8008c4c:	2b09      	cmp	r3, #9
 8008c4e:	d868      	bhi.n	8008d22 <_dtoa_r+0x2ba>
 8008c50:	2b05      	cmp	r3, #5
 8008c52:	bfc4      	itt	gt
 8008c54:	3b04      	subgt	r3, #4
 8008c56:	9307      	strgt	r3, [sp, #28]
 8008c58:	9b07      	ldr	r3, [sp, #28]
 8008c5a:	f1a3 0302 	sub.w	r3, r3, #2
 8008c5e:	bfcc      	ite	gt
 8008c60:	2500      	movgt	r5, #0
 8008c62:	2501      	movle	r5, #1
 8008c64:	2b03      	cmp	r3, #3
 8008c66:	f200 8085 	bhi.w	8008d74 <_dtoa_r+0x30c>
 8008c6a:	e8df f003 	tbb	[pc, r3]
 8008c6e:	3b2e      	.short	0x3b2e
 8008c70:	5839      	.short	0x5839
 8008c72:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008c76:	441d      	add	r5, r3
 8008c78:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008c7c:	2b20      	cmp	r3, #32
 8008c7e:	bfc1      	itttt	gt
 8008c80:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008c84:	fa08 f803 	lslgt.w	r8, r8, r3
 8008c88:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8008c8c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8008c90:	bfd6      	itet	le
 8008c92:	f1c3 0320 	rsble	r3, r3, #32
 8008c96:	ea48 0003 	orrgt.w	r0, r8, r3
 8008c9a:	fa06 f003 	lslle.w	r0, r6, r3
 8008c9e:	f7f7 fc41 	bl	8000524 <__aeabi_ui2d>
 8008ca2:	2201      	movs	r2, #1
 8008ca4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8008ca8:	3d01      	subs	r5, #1
 8008caa:	920e      	str	r2, [sp, #56]	; 0x38
 8008cac:	e76f      	b.n	8008b8e <_dtoa_r+0x126>
 8008cae:	2301      	movs	r3, #1
 8008cb0:	e7b3      	b.n	8008c1a <_dtoa_r+0x1b2>
 8008cb2:	900c      	str	r0, [sp, #48]	; 0x30
 8008cb4:	e7b2      	b.n	8008c1c <_dtoa_r+0x1b4>
 8008cb6:	9b05      	ldr	r3, [sp, #20]
 8008cb8:	eba3 030b 	sub.w	r3, r3, fp
 8008cbc:	9305      	str	r3, [sp, #20]
 8008cbe:	f1cb 0300 	rsb	r3, fp, #0
 8008cc2:	9308      	str	r3, [sp, #32]
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	930b      	str	r3, [sp, #44]	; 0x2c
 8008cc8:	e7bf      	b.n	8008c4a <_dtoa_r+0x1e2>
 8008cca:	2300      	movs	r3, #0
 8008ccc:	9309      	str	r3, [sp, #36]	; 0x24
 8008cce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	dc52      	bgt.n	8008d7a <_dtoa_r+0x312>
 8008cd4:	2301      	movs	r3, #1
 8008cd6:	9301      	str	r3, [sp, #4]
 8008cd8:	9304      	str	r3, [sp, #16]
 8008cda:	461a      	mov	r2, r3
 8008cdc:	920a      	str	r2, [sp, #40]	; 0x28
 8008cde:	e00b      	b.n	8008cf8 <_dtoa_r+0x290>
 8008ce0:	2301      	movs	r3, #1
 8008ce2:	e7f3      	b.n	8008ccc <_dtoa_r+0x264>
 8008ce4:	2300      	movs	r3, #0
 8008ce6:	9309      	str	r3, [sp, #36]	; 0x24
 8008ce8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cea:	445b      	add	r3, fp
 8008cec:	9301      	str	r3, [sp, #4]
 8008cee:	3301      	adds	r3, #1
 8008cf0:	2b01      	cmp	r3, #1
 8008cf2:	9304      	str	r3, [sp, #16]
 8008cf4:	bfb8      	it	lt
 8008cf6:	2301      	movlt	r3, #1
 8008cf8:	69e0      	ldr	r0, [r4, #28]
 8008cfa:	2100      	movs	r1, #0
 8008cfc:	2204      	movs	r2, #4
 8008cfe:	f102 0614 	add.w	r6, r2, #20
 8008d02:	429e      	cmp	r6, r3
 8008d04:	d93d      	bls.n	8008d82 <_dtoa_r+0x31a>
 8008d06:	6041      	str	r1, [r0, #4]
 8008d08:	4620      	mov	r0, r4
 8008d0a:	f000 fd9f 	bl	800984c <_Balloc>
 8008d0e:	9000      	str	r0, [sp, #0]
 8008d10:	2800      	cmp	r0, #0
 8008d12:	d139      	bne.n	8008d88 <_dtoa_r+0x320>
 8008d14:	4b16      	ldr	r3, [pc, #88]	; (8008d70 <_dtoa_r+0x308>)
 8008d16:	4602      	mov	r2, r0
 8008d18:	f240 11af 	movw	r1, #431	; 0x1af
 8008d1c:	e6bd      	b.n	8008a9a <_dtoa_r+0x32>
 8008d1e:	2301      	movs	r3, #1
 8008d20:	e7e1      	b.n	8008ce6 <_dtoa_r+0x27e>
 8008d22:	2501      	movs	r5, #1
 8008d24:	2300      	movs	r3, #0
 8008d26:	9307      	str	r3, [sp, #28]
 8008d28:	9509      	str	r5, [sp, #36]	; 0x24
 8008d2a:	f04f 33ff 	mov.w	r3, #4294967295
 8008d2e:	9301      	str	r3, [sp, #4]
 8008d30:	9304      	str	r3, [sp, #16]
 8008d32:	2200      	movs	r2, #0
 8008d34:	2312      	movs	r3, #18
 8008d36:	e7d1      	b.n	8008cdc <_dtoa_r+0x274>
 8008d38:	636f4361 	.word	0x636f4361
 8008d3c:	3fd287a7 	.word	0x3fd287a7
 8008d40:	8b60c8b3 	.word	0x8b60c8b3
 8008d44:	3fc68a28 	.word	0x3fc68a28
 8008d48:	509f79fb 	.word	0x509f79fb
 8008d4c:	3fd34413 	.word	0x3fd34413
 8008d50:	0800a831 	.word	0x0800a831
 8008d54:	0800a848 	.word	0x0800a848
 8008d58:	7ff00000 	.word	0x7ff00000
 8008d5c:	0800a82d 	.word	0x0800a82d
 8008d60:	0800a824 	.word	0x0800a824
 8008d64:	0800a801 	.word	0x0800a801
 8008d68:	3ff80000 	.word	0x3ff80000
 8008d6c:	0800a938 	.word	0x0800a938
 8008d70:	0800a8a0 	.word	0x0800a8a0
 8008d74:	2301      	movs	r3, #1
 8008d76:	9309      	str	r3, [sp, #36]	; 0x24
 8008d78:	e7d7      	b.n	8008d2a <_dtoa_r+0x2c2>
 8008d7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d7c:	9301      	str	r3, [sp, #4]
 8008d7e:	9304      	str	r3, [sp, #16]
 8008d80:	e7ba      	b.n	8008cf8 <_dtoa_r+0x290>
 8008d82:	3101      	adds	r1, #1
 8008d84:	0052      	lsls	r2, r2, #1
 8008d86:	e7ba      	b.n	8008cfe <_dtoa_r+0x296>
 8008d88:	69e3      	ldr	r3, [r4, #28]
 8008d8a:	9a00      	ldr	r2, [sp, #0]
 8008d8c:	601a      	str	r2, [r3, #0]
 8008d8e:	9b04      	ldr	r3, [sp, #16]
 8008d90:	2b0e      	cmp	r3, #14
 8008d92:	f200 80a8 	bhi.w	8008ee6 <_dtoa_r+0x47e>
 8008d96:	2d00      	cmp	r5, #0
 8008d98:	f000 80a5 	beq.w	8008ee6 <_dtoa_r+0x47e>
 8008d9c:	f1bb 0f00 	cmp.w	fp, #0
 8008da0:	dd38      	ble.n	8008e14 <_dtoa_r+0x3ac>
 8008da2:	4bc0      	ldr	r3, [pc, #768]	; (80090a4 <_dtoa_r+0x63c>)
 8008da4:	f00b 020f 	and.w	r2, fp, #15
 8008da8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008dac:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008db0:	e9d3 6700 	ldrd	r6, r7, [r3]
 8008db4:	ea4f 182b 	mov.w	r8, fp, asr #4
 8008db8:	d019      	beq.n	8008dee <_dtoa_r+0x386>
 8008dba:	4bbb      	ldr	r3, [pc, #748]	; (80090a8 <_dtoa_r+0x640>)
 8008dbc:	ec51 0b18 	vmov	r0, r1, d8
 8008dc0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008dc4:	f7f7 fd52 	bl	800086c <__aeabi_ddiv>
 8008dc8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008dcc:	f008 080f 	and.w	r8, r8, #15
 8008dd0:	2503      	movs	r5, #3
 8008dd2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80090a8 <_dtoa_r+0x640>
 8008dd6:	f1b8 0f00 	cmp.w	r8, #0
 8008dda:	d10a      	bne.n	8008df2 <_dtoa_r+0x38a>
 8008ddc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008de0:	4632      	mov	r2, r6
 8008de2:	463b      	mov	r3, r7
 8008de4:	f7f7 fd42 	bl	800086c <__aeabi_ddiv>
 8008de8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008dec:	e02b      	b.n	8008e46 <_dtoa_r+0x3de>
 8008dee:	2502      	movs	r5, #2
 8008df0:	e7ef      	b.n	8008dd2 <_dtoa_r+0x36a>
 8008df2:	f018 0f01 	tst.w	r8, #1
 8008df6:	d008      	beq.n	8008e0a <_dtoa_r+0x3a2>
 8008df8:	4630      	mov	r0, r6
 8008dfa:	4639      	mov	r1, r7
 8008dfc:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008e00:	f7f7 fc0a 	bl	8000618 <__aeabi_dmul>
 8008e04:	3501      	adds	r5, #1
 8008e06:	4606      	mov	r6, r0
 8008e08:	460f      	mov	r7, r1
 8008e0a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008e0e:	f109 0908 	add.w	r9, r9, #8
 8008e12:	e7e0      	b.n	8008dd6 <_dtoa_r+0x36e>
 8008e14:	f000 809f 	beq.w	8008f56 <_dtoa_r+0x4ee>
 8008e18:	f1cb 0600 	rsb	r6, fp, #0
 8008e1c:	4ba1      	ldr	r3, [pc, #644]	; (80090a4 <_dtoa_r+0x63c>)
 8008e1e:	4fa2      	ldr	r7, [pc, #648]	; (80090a8 <_dtoa_r+0x640>)
 8008e20:	f006 020f 	and.w	r2, r6, #15
 8008e24:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e2c:	ec51 0b18 	vmov	r0, r1, d8
 8008e30:	f7f7 fbf2 	bl	8000618 <__aeabi_dmul>
 8008e34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008e38:	1136      	asrs	r6, r6, #4
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	2502      	movs	r5, #2
 8008e3e:	2e00      	cmp	r6, #0
 8008e40:	d17e      	bne.n	8008f40 <_dtoa_r+0x4d8>
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d1d0      	bne.n	8008de8 <_dtoa_r+0x380>
 8008e46:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008e48:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	f000 8084 	beq.w	8008f5a <_dtoa_r+0x4f2>
 8008e52:	4b96      	ldr	r3, [pc, #600]	; (80090ac <_dtoa_r+0x644>)
 8008e54:	2200      	movs	r2, #0
 8008e56:	4640      	mov	r0, r8
 8008e58:	4649      	mov	r1, r9
 8008e5a:	f7f7 fe4f 	bl	8000afc <__aeabi_dcmplt>
 8008e5e:	2800      	cmp	r0, #0
 8008e60:	d07b      	beq.n	8008f5a <_dtoa_r+0x4f2>
 8008e62:	9b04      	ldr	r3, [sp, #16]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d078      	beq.n	8008f5a <_dtoa_r+0x4f2>
 8008e68:	9b01      	ldr	r3, [sp, #4]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	dd39      	ble.n	8008ee2 <_dtoa_r+0x47a>
 8008e6e:	4b90      	ldr	r3, [pc, #576]	; (80090b0 <_dtoa_r+0x648>)
 8008e70:	2200      	movs	r2, #0
 8008e72:	4640      	mov	r0, r8
 8008e74:	4649      	mov	r1, r9
 8008e76:	f7f7 fbcf 	bl	8000618 <__aeabi_dmul>
 8008e7a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008e7e:	9e01      	ldr	r6, [sp, #4]
 8008e80:	f10b 37ff 	add.w	r7, fp, #4294967295
 8008e84:	3501      	adds	r5, #1
 8008e86:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008e8a:	4628      	mov	r0, r5
 8008e8c:	f7f7 fb5a 	bl	8000544 <__aeabi_i2d>
 8008e90:	4642      	mov	r2, r8
 8008e92:	464b      	mov	r3, r9
 8008e94:	f7f7 fbc0 	bl	8000618 <__aeabi_dmul>
 8008e98:	4b86      	ldr	r3, [pc, #536]	; (80090b4 <_dtoa_r+0x64c>)
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	f7f7 fa06 	bl	80002ac <__adddf3>
 8008ea0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8008ea4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008ea8:	9303      	str	r3, [sp, #12]
 8008eaa:	2e00      	cmp	r6, #0
 8008eac:	d158      	bne.n	8008f60 <_dtoa_r+0x4f8>
 8008eae:	4b82      	ldr	r3, [pc, #520]	; (80090b8 <_dtoa_r+0x650>)
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	4640      	mov	r0, r8
 8008eb4:	4649      	mov	r1, r9
 8008eb6:	f7f7 f9f7 	bl	80002a8 <__aeabi_dsub>
 8008eba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008ebe:	4680      	mov	r8, r0
 8008ec0:	4689      	mov	r9, r1
 8008ec2:	f7f7 fe39 	bl	8000b38 <__aeabi_dcmpgt>
 8008ec6:	2800      	cmp	r0, #0
 8008ec8:	f040 8296 	bne.w	80093f8 <_dtoa_r+0x990>
 8008ecc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008ed0:	4640      	mov	r0, r8
 8008ed2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008ed6:	4649      	mov	r1, r9
 8008ed8:	f7f7 fe10 	bl	8000afc <__aeabi_dcmplt>
 8008edc:	2800      	cmp	r0, #0
 8008ede:	f040 8289 	bne.w	80093f4 <_dtoa_r+0x98c>
 8008ee2:	ed8d 8b02 	vstr	d8, [sp, #8]
 8008ee6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	f2c0 814e 	blt.w	800918a <_dtoa_r+0x722>
 8008eee:	f1bb 0f0e 	cmp.w	fp, #14
 8008ef2:	f300 814a 	bgt.w	800918a <_dtoa_r+0x722>
 8008ef6:	4b6b      	ldr	r3, [pc, #428]	; (80090a4 <_dtoa_r+0x63c>)
 8008ef8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008efc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008f00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	f280 80dc 	bge.w	80090c0 <_dtoa_r+0x658>
 8008f08:	9b04      	ldr	r3, [sp, #16]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	f300 80d8 	bgt.w	80090c0 <_dtoa_r+0x658>
 8008f10:	f040 826f 	bne.w	80093f2 <_dtoa_r+0x98a>
 8008f14:	4b68      	ldr	r3, [pc, #416]	; (80090b8 <_dtoa_r+0x650>)
 8008f16:	2200      	movs	r2, #0
 8008f18:	4640      	mov	r0, r8
 8008f1a:	4649      	mov	r1, r9
 8008f1c:	f7f7 fb7c 	bl	8000618 <__aeabi_dmul>
 8008f20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008f24:	f7f7 fdfe 	bl	8000b24 <__aeabi_dcmpge>
 8008f28:	9e04      	ldr	r6, [sp, #16]
 8008f2a:	4637      	mov	r7, r6
 8008f2c:	2800      	cmp	r0, #0
 8008f2e:	f040 8245 	bne.w	80093bc <_dtoa_r+0x954>
 8008f32:	9d00      	ldr	r5, [sp, #0]
 8008f34:	2331      	movs	r3, #49	; 0x31
 8008f36:	f805 3b01 	strb.w	r3, [r5], #1
 8008f3a:	f10b 0b01 	add.w	fp, fp, #1
 8008f3e:	e241      	b.n	80093c4 <_dtoa_r+0x95c>
 8008f40:	07f2      	lsls	r2, r6, #31
 8008f42:	d505      	bpl.n	8008f50 <_dtoa_r+0x4e8>
 8008f44:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008f48:	f7f7 fb66 	bl	8000618 <__aeabi_dmul>
 8008f4c:	3501      	adds	r5, #1
 8008f4e:	2301      	movs	r3, #1
 8008f50:	1076      	asrs	r6, r6, #1
 8008f52:	3708      	adds	r7, #8
 8008f54:	e773      	b.n	8008e3e <_dtoa_r+0x3d6>
 8008f56:	2502      	movs	r5, #2
 8008f58:	e775      	b.n	8008e46 <_dtoa_r+0x3de>
 8008f5a:	9e04      	ldr	r6, [sp, #16]
 8008f5c:	465f      	mov	r7, fp
 8008f5e:	e792      	b.n	8008e86 <_dtoa_r+0x41e>
 8008f60:	9900      	ldr	r1, [sp, #0]
 8008f62:	4b50      	ldr	r3, [pc, #320]	; (80090a4 <_dtoa_r+0x63c>)
 8008f64:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008f68:	4431      	add	r1, r6
 8008f6a:	9102      	str	r1, [sp, #8]
 8008f6c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008f6e:	eeb0 9a47 	vmov.f32	s18, s14
 8008f72:	eef0 9a67 	vmov.f32	s19, s15
 8008f76:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008f7a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008f7e:	2900      	cmp	r1, #0
 8008f80:	d044      	beq.n	800900c <_dtoa_r+0x5a4>
 8008f82:	494e      	ldr	r1, [pc, #312]	; (80090bc <_dtoa_r+0x654>)
 8008f84:	2000      	movs	r0, #0
 8008f86:	f7f7 fc71 	bl	800086c <__aeabi_ddiv>
 8008f8a:	ec53 2b19 	vmov	r2, r3, d9
 8008f8e:	f7f7 f98b 	bl	80002a8 <__aeabi_dsub>
 8008f92:	9d00      	ldr	r5, [sp, #0]
 8008f94:	ec41 0b19 	vmov	d9, r0, r1
 8008f98:	4649      	mov	r1, r9
 8008f9a:	4640      	mov	r0, r8
 8008f9c:	f7f7 fdec 	bl	8000b78 <__aeabi_d2iz>
 8008fa0:	4606      	mov	r6, r0
 8008fa2:	f7f7 facf 	bl	8000544 <__aeabi_i2d>
 8008fa6:	4602      	mov	r2, r0
 8008fa8:	460b      	mov	r3, r1
 8008faa:	4640      	mov	r0, r8
 8008fac:	4649      	mov	r1, r9
 8008fae:	f7f7 f97b 	bl	80002a8 <__aeabi_dsub>
 8008fb2:	3630      	adds	r6, #48	; 0x30
 8008fb4:	f805 6b01 	strb.w	r6, [r5], #1
 8008fb8:	ec53 2b19 	vmov	r2, r3, d9
 8008fbc:	4680      	mov	r8, r0
 8008fbe:	4689      	mov	r9, r1
 8008fc0:	f7f7 fd9c 	bl	8000afc <__aeabi_dcmplt>
 8008fc4:	2800      	cmp	r0, #0
 8008fc6:	d164      	bne.n	8009092 <_dtoa_r+0x62a>
 8008fc8:	4642      	mov	r2, r8
 8008fca:	464b      	mov	r3, r9
 8008fcc:	4937      	ldr	r1, [pc, #220]	; (80090ac <_dtoa_r+0x644>)
 8008fce:	2000      	movs	r0, #0
 8008fd0:	f7f7 f96a 	bl	80002a8 <__aeabi_dsub>
 8008fd4:	ec53 2b19 	vmov	r2, r3, d9
 8008fd8:	f7f7 fd90 	bl	8000afc <__aeabi_dcmplt>
 8008fdc:	2800      	cmp	r0, #0
 8008fde:	f040 80b6 	bne.w	800914e <_dtoa_r+0x6e6>
 8008fe2:	9b02      	ldr	r3, [sp, #8]
 8008fe4:	429d      	cmp	r5, r3
 8008fe6:	f43f af7c 	beq.w	8008ee2 <_dtoa_r+0x47a>
 8008fea:	4b31      	ldr	r3, [pc, #196]	; (80090b0 <_dtoa_r+0x648>)
 8008fec:	ec51 0b19 	vmov	r0, r1, d9
 8008ff0:	2200      	movs	r2, #0
 8008ff2:	f7f7 fb11 	bl	8000618 <__aeabi_dmul>
 8008ff6:	4b2e      	ldr	r3, [pc, #184]	; (80090b0 <_dtoa_r+0x648>)
 8008ff8:	ec41 0b19 	vmov	d9, r0, r1
 8008ffc:	2200      	movs	r2, #0
 8008ffe:	4640      	mov	r0, r8
 8009000:	4649      	mov	r1, r9
 8009002:	f7f7 fb09 	bl	8000618 <__aeabi_dmul>
 8009006:	4680      	mov	r8, r0
 8009008:	4689      	mov	r9, r1
 800900a:	e7c5      	b.n	8008f98 <_dtoa_r+0x530>
 800900c:	ec51 0b17 	vmov	r0, r1, d7
 8009010:	f7f7 fb02 	bl	8000618 <__aeabi_dmul>
 8009014:	9b02      	ldr	r3, [sp, #8]
 8009016:	9d00      	ldr	r5, [sp, #0]
 8009018:	930f      	str	r3, [sp, #60]	; 0x3c
 800901a:	ec41 0b19 	vmov	d9, r0, r1
 800901e:	4649      	mov	r1, r9
 8009020:	4640      	mov	r0, r8
 8009022:	f7f7 fda9 	bl	8000b78 <__aeabi_d2iz>
 8009026:	4606      	mov	r6, r0
 8009028:	f7f7 fa8c 	bl	8000544 <__aeabi_i2d>
 800902c:	3630      	adds	r6, #48	; 0x30
 800902e:	4602      	mov	r2, r0
 8009030:	460b      	mov	r3, r1
 8009032:	4640      	mov	r0, r8
 8009034:	4649      	mov	r1, r9
 8009036:	f7f7 f937 	bl	80002a8 <__aeabi_dsub>
 800903a:	f805 6b01 	strb.w	r6, [r5], #1
 800903e:	9b02      	ldr	r3, [sp, #8]
 8009040:	429d      	cmp	r5, r3
 8009042:	4680      	mov	r8, r0
 8009044:	4689      	mov	r9, r1
 8009046:	f04f 0200 	mov.w	r2, #0
 800904a:	d124      	bne.n	8009096 <_dtoa_r+0x62e>
 800904c:	4b1b      	ldr	r3, [pc, #108]	; (80090bc <_dtoa_r+0x654>)
 800904e:	ec51 0b19 	vmov	r0, r1, d9
 8009052:	f7f7 f92b 	bl	80002ac <__adddf3>
 8009056:	4602      	mov	r2, r0
 8009058:	460b      	mov	r3, r1
 800905a:	4640      	mov	r0, r8
 800905c:	4649      	mov	r1, r9
 800905e:	f7f7 fd6b 	bl	8000b38 <__aeabi_dcmpgt>
 8009062:	2800      	cmp	r0, #0
 8009064:	d173      	bne.n	800914e <_dtoa_r+0x6e6>
 8009066:	ec53 2b19 	vmov	r2, r3, d9
 800906a:	4914      	ldr	r1, [pc, #80]	; (80090bc <_dtoa_r+0x654>)
 800906c:	2000      	movs	r0, #0
 800906e:	f7f7 f91b 	bl	80002a8 <__aeabi_dsub>
 8009072:	4602      	mov	r2, r0
 8009074:	460b      	mov	r3, r1
 8009076:	4640      	mov	r0, r8
 8009078:	4649      	mov	r1, r9
 800907a:	f7f7 fd3f 	bl	8000afc <__aeabi_dcmplt>
 800907e:	2800      	cmp	r0, #0
 8009080:	f43f af2f 	beq.w	8008ee2 <_dtoa_r+0x47a>
 8009084:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009086:	1e6b      	subs	r3, r5, #1
 8009088:	930f      	str	r3, [sp, #60]	; 0x3c
 800908a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800908e:	2b30      	cmp	r3, #48	; 0x30
 8009090:	d0f8      	beq.n	8009084 <_dtoa_r+0x61c>
 8009092:	46bb      	mov	fp, r7
 8009094:	e04a      	b.n	800912c <_dtoa_r+0x6c4>
 8009096:	4b06      	ldr	r3, [pc, #24]	; (80090b0 <_dtoa_r+0x648>)
 8009098:	f7f7 fabe 	bl	8000618 <__aeabi_dmul>
 800909c:	4680      	mov	r8, r0
 800909e:	4689      	mov	r9, r1
 80090a0:	e7bd      	b.n	800901e <_dtoa_r+0x5b6>
 80090a2:	bf00      	nop
 80090a4:	0800a938 	.word	0x0800a938
 80090a8:	0800a910 	.word	0x0800a910
 80090ac:	3ff00000 	.word	0x3ff00000
 80090b0:	40240000 	.word	0x40240000
 80090b4:	401c0000 	.word	0x401c0000
 80090b8:	40140000 	.word	0x40140000
 80090bc:	3fe00000 	.word	0x3fe00000
 80090c0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80090c4:	9d00      	ldr	r5, [sp, #0]
 80090c6:	4642      	mov	r2, r8
 80090c8:	464b      	mov	r3, r9
 80090ca:	4630      	mov	r0, r6
 80090cc:	4639      	mov	r1, r7
 80090ce:	f7f7 fbcd 	bl	800086c <__aeabi_ddiv>
 80090d2:	f7f7 fd51 	bl	8000b78 <__aeabi_d2iz>
 80090d6:	9001      	str	r0, [sp, #4]
 80090d8:	f7f7 fa34 	bl	8000544 <__aeabi_i2d>
 80090dc:	4642      	mov	r2, r8
 80090de:	464b      	mov	r3, r9
 80090e0:	f7f7 fa9a 	bl	8000618 <__aeabi_dmul>
 80090e4:	4602      	mov	r2, r0
 80090e6:	460b      	mov	r3, r1
 80090e8:	4630      	mov	r0, r6
 80090ea:	4639      	mov	r1, r7
 80090ec:	f7f7 f8dc 	bl	80002a8 <__aeabi_dsub>
 80090f0:	9e01      	ldr	r6, [sp, #4]
 80090f2:	9f04      	ldr	r7, [sp, #16]
 80090f4:	3630      	adds	r6, #48	; 0x30
 80090f6:	f805 6b01 	strb.w	r6, [r5], #1
 80090fa:	9e00      	ldr	r6, [sp, #0]
 80090fc:	1bae      	subs	r6, r5, r6
 80090fe:	42b7      	cmp	r7, r6
 8009100:	4602      	mov	r2, r0
 8009102:	460b      	mov	r3, r1
 8009104:	d134      	bne.n	8009170 <_dtoa_r+0x708>
 8009106:	f7f7 f8d1 	bl	80002ac <__adddf3>
 800910a:	4642      	mov	r2, r8
 800910c:	464b      	mov	r3, r9
 800910e:	4606      	mov	r6, r0
 8009110:	460f      	mov	r7, r1
 8009112:	f7f7 fd11 	bl	8000b38 <__aeabi_dcmpgt>
 8009116:	b9c8      	cbnz	r0, 800914c <_dtoa_r+0x6e4>
 8009118:	4642      	mov	r2, r8
 800911a:	464b      	mov	r3, r9
 800911c:	4630      	mov	r0, r6
 800911e:	4639      	mov	r1, r7
 8009120:	f7f7 fce2 	bl	8000ae8 <__aeabi_dcmpeq>
 8009124:	b110      	cbz	r0, 800912c <_dtoa_r+0x6c4>
 8009126:	9b01      	ldr	r3, [sp, #4]
 8009128:	07db      	lsls	r3, r3, #31
 800912a:	d40f      	bmi.n	800914c <_dtoa_r+0x6e4>
 800912c:	4651      	mov	r1, sl
 800912e:	4620      	mov	r0, r4
 8009130:	f000 fbcc 	bl	80098cc <_Bfree>
 8009134:	2300      	movs	r3, #0
 8009136:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009138:	702b      	strb	r3, [r5, #0]
 800913a:	f10b 0301 	add.w	r3, fp, #1
 800913e:	6013      	str	r3, [r2, #0]
 8009140:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009142:	2b00      	cmp	r3, #0
 8009144:	f43f ace2 	beq.w	8008b0c <_dtoa_r+0xa4>
 8009148:	601d      	str	r5, [r3, #0]
 800914a:	e4df      	b.n	8008b0c <_dtoa_r+0xa4>
 800914c:	465f      	mov	r7, fp
 800914e:	462b      	mov	r3, r5
 8009150:	461d      	mov	r5, r3
 8009152:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009156:	2a39      	cmp	r2, #57	; 0x39
 8009158:	d106      	bne.n	8009168 <_dtoa_r+0x700>
 800915a:	9a00      	ldr	r2, [sp, #0]
 800915c:	429a      	cmp	r2, r3
 800915e:	d1f7      	bne.n	8009150 <_dtoa_r+0x6e8>
 8009160:	9900      	ldr	r1, [sp, #0]
 8009162:	2230      	movs	r2, #48	; 0x30
 8009164:	3701      	adds	r7, #1
 8009166:	700a      	strb	r2, [r1, #0]
 8009168:	781a      	ldrb	r2, [r3, #0]
 800916a:	3201      	adds	r2, #1
 800916c:	701a      	strb	r2, [r3, #0]
 800916e:	e790      	b.n	8009092 <_dtoa_r+0x62a>
 8009170:	4ba3      	ldr	r3, [pc, #652]	; (8009400 <_dtoa_r+0x998>)
 8009172:	2200      	movs	r2, #0
 8009174:	f7f7 fa50 	bl	8000618 <__aeabi_dmul>
 8009178:	2200      	movs	r2, #0
 800917a:	2300      	movs	r3, #0
 800917c:	4606      	mov	r6, r0
 800917e:	460f      	mov	r7, r1
 8009180:	f7f7 fcb2 	bl	8000ae8 <__aeabi_dcmpeq>
 8009184:	2800      	cmp	r0, #0
 8009186:	d09e      	beq.n	80090c6 <_dtoa_r+0x65e>
 8009188:	e7d0      	b.n	800912c <_dtoa_r+0x6c4>
 800918a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800918c:	2a00      	cmp	r2, #0
 800918e:	f000 80ca 	beq.w	8009326 <_dtoa_r+0x8be>
 8009192:	9a07      	ldr	r2, [sp, #28]
 8009194:	2a01      	cmp	r2, #1
 8009196:	f300 80ad 	bgt.w	80092f4 <_dtoa_r+0x88c>
 800919a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800919c:	2a00      	cmp	r2, #0
 800919e:	f000 80a5 	beq.w	80092ec <_dtoa_r+0x884>
 80091a2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80091a6:	9e08      	ldr	r6, [sp, #32]
 80091a8:	9d05      	ldr	r5, [sp, #20]
 80091aa:	9a05      	ldr	r2, [sp, #20]
 80091ac:	441a      	add	r2, r3
 80091ae:	9205      	str	r2, [sp, #20]
 80091b0:	9a06      	ldr	r2, [sp, #24]
 80091b2:	2101      	movs	r1, #1
 80091b4:	441a      	add	r2, r3
 80091b6:	4620      	mov	r0, r4
 80091b8:	9206      	str	r2, [sp, #24]
 80091ba:	f000 fc3d 	bl	8009a38 <__i2b>
 80091be:	4607      	mov	r7, r0
 80091c0:	b165      	cbz	r5, 80091dc <_dtoa_r+0x774>
 80091c2:	9b06      	ldr	r3, [sp, #24]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	dd09      	ble.n	80091dc <_dtoa_r+0x774>
 80091c8:	42ab      	cmp	r3, r5
 80091ca:	9a05      	ldr	r2, [sp, #20]
 80091cc:	bfa8      	it	ge
 80091ce:	462b      	movge	r3, r5
 80091d0:	1ad2      	subs	r2, r2, r3
 80091d2:	9205      	str	r2, [sp, #20]
 80091d4:	9a06      	ldr	r2, [sp, #24]
 80091d6:	1aed      	subs	r5, r5, r3
 80091d8:	1ad3      	subs	r3, r2, r3
 80091da:	9306      	str	r3, [sp, #24]
 80091dc:	9b08      	ldr	r3, [sp, #32]
 80091de:	b1f3      	cbz	r3, 800921e <_dtoa_r+0x7b6>
 80091e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	f000 80a3 	beq.w	800932e <_dtoa_r+0x8c6>
 80091e8:	2e00      	cmp	r6, #0
 80091ea:	dd10      	ble.n	800920e <_dtoa_r+0x7a6>
 80091ec:	4639      	mov	r1, r7
 80091ee:	4632      	mov	r2, r6
 80091f0:	4620      	mov	r0, r4
 80091f2:	f000 fce1 	bl	8009bb8 <__pow5mult>
 80091f6:	4652      	mov	r2, sl
 80091f8:	4601      	mov	r1, r0
 80091fa:	4607      	mov	r7, r0
 80091fc:	4620      	mov	r0, r4
 80091fe:	f000 fc31 	bl	8009a64 <__multiply>
 8009202:	4651      	mov	r1, sl
 8009204:	4680      	mov	r8, r0
 8009206:	4620      	mov	r0, r4
 8009208:	f000 fb60 	bl	80098cc <_Bfree>
 800920c:	46c2      	mov	sl, r8
 800920e:	9b08      	ldr	r3, [sp, #32]
 8009210:	1b9a      	subs	r2, r3, r6
 8009212:	d004      	beq.n	800921e <_dtoa_r+0x7b6>
 8009214:	4651      	mov	r1, sl
 8009216:	4620      	mov	r0, r4
 8009218:	f000 fcce 	bl	8009bb8 <__pow5mult>
 800921c:	4682      	mov	sl, r0
 800921e:	2101      	movs	r1, #1
 8009220:	4620      	mov	r0, r4
 8009222:	f000 fc09 	bl	8009a38 <__i2b>
 8009226:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009228:	2b00      	cmp	r3, #0
 800922a:	4606      	mov	r6, r0
 800922c:	f340 8081 	ble.w	8009332 <_dtoa_r+0x8ca>
 8009230:	461a      	mov	r2, r3
 8009232:	4601      	mov	r1, r0
 8009234:	4620      	mov	r0, r4
 8009236:	f000 fcbf 	bl	8009bb8 <__pow5mult>
 800923a:	9b07      	ldr	r3, [sp, #28]
 800923c:	2b01      	cmp	r3, #1
 800923e:	4606      	mov	r6, r0
 8009240:	dd7a      	ble.n	8009338 <_dtoa_r+0x8d0>
 8009242:	f04f 0800 	mov.w	r8, #0
 8009246:	6933      	ldr	r3, [r6, #16]
 8009248:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800924c:	6918      	ldr	r0, [r3, #16]
 800924e:	f000 fba5 	bl	800999c <__hi0bits>
 8009252:	f1c0 0020 	rsb	r0, r0, #32
 8009256:	9b06      	ldr	r3, [sp, #24]
 8009258:	4418      	add	r0, r3
 800925a:	f010 001f 	ands.w	r0, r0, #31
 800925e:	f000 8094 	beq.w	800938a <_dtoa_r+0x922>
 8009262:	f1c0 0320 	rsb	r3, r0, #32
 8009266:	2b04      	cmp	r3, #4
 8009268:	f340 8085 	ble.w	8009376 <_dtoa_r+0x90e>
 800926c:	9b05      	ldr	r3, [sp, #20]
 800926e:	f1c0 001c 	rsb	r0, r0, #28
 8009272:	4403      	add	r3, r0
 8009274:	9305      	str	r3, [sp, #20]
 8009276:	9b06      	ldr	r3, [sp, #24]
 8009278:	4403      	add	r3, r0
 800927a:	4405      	add	r5, r0
 800927c:	9306      	str	r3, [sp, #24]
 800927e:	9b05      	ldr	r3, [sp, #20]
 8009280:	2b00      	cmp	r3, #0
 8009282:	dd05      	ble.n	8009290 <_dtoa_r+0x828>
 8009284:	4651      	mov	r1, sl
 8009286:	461a      	mov	r2, r3
 8009288:	4620      	mov	r0, r4
 800928a:	f000 fcef 	bl	8009c6c <__lshift>
 800928e:	4682      	mov	sl, r0
 8009290:	9b06      	ldr	r3, [sp, #24]
 8009292:	2b00      	cmp	r3, #0
 8009294:	dd05      	ble.n	80092a2 <_dtoa_r+0x83a>
 8009296:	4631      	mov	r1, r6
 8009298:	461a      	mov	r2, r3
 800929a:	4620      	mov	r0, r4
 800929c:	f000 fce6 	bl	8009c6c <__lshift>
 80092a0:	4606      	mov	r6, r0
 80092a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d072      	beq.n	800938e <_dtoa_r+0x926>
 80092a8:	4631      	mov	r1, r6
 80092aa:	4650      	mov	r0, sl
 80092ac:	f000 fd4a 	bl	8009d44 <__mcmp>
 80092b0:	2800      	cmp	r0, #0
 80092b2:	da6c      	bge.n	800938e <_dtoa_r+0x926>
 80092b4:	2300      	movs	r3, #0
 80092b6:	4651      	mov	r1, sl
 80092b8:	220a      	movs	r2, #10
 80092ba:	4620      	mov	r0, r4
 80092bc:	f000 fb28 	bl	8009910 <__multadd>
 80092c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092c2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80092c6:	4682      	mov	sl, r0
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	f000 81b0 	beq.w	800962e <_dtoa_r+0xbc6>
 80092ce:	2300      	movs	r3, #0
 80092d0:	4639      	mov	r1, r7
 80092d2:	220a      	movs	r2, #10
 80092d4:	4620      	mov	r0, r4
 80092d6:	f000 fb1b 	bl	8009910 <__multadd>
 80092da:	9b01      	ldr	r3, [sp, #4]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	4607      	mov	r7, r0
 80092e0:	f300 8096 	bgt.w	8009410 <_dtoa_r+0x9a8>
 80092e4:	9b07      	ldr	r3, [sp, #28]
 80092e6:	2b02      	cmp	r3, #2
 80092e8:	dc59      	bgt.n	800939e <_dtoa_r+0x936>
 80092ea:	e091      	b.n	8009410 <_dtoa_r+0x9a8>
 80092ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80092ee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80092f2:	e758      	b.n	80091a6 <_dtoa_r+0x73e>
 80092f4:	9b04      	ldr	r3, [sp, #16]
 80092f6:	1e5e      	subs	r6, r3, #1
 80092f8:	9b08      	ldr	r3, [sp, #32]
 80092fa:	42b3      	cmp	r3, r6
 80092fc:	bfbf      	itttt	lt
 80092fe:	9b08      	ldrlt	r3, [sp, #32]
 8009300:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8009302:	9608      	strlt	r6, [sp, #32]
 8009304:	1af3      	sublt	r3, r6, r3
 8009306:	bfb4      	ite	lt
 8009308:	18d2      	addlt	r2, r2, r3
 800930a:	1b9e      	subge	r6, r3, r6
 800930c:	9b04      	ldr	r3, [sp, #16]
 800930e:	bfbc      	itt	lt
 8009310:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8009312:	2600      	movlt	r6, #0
 8009314:	2b00      	cmp	r3, #0
 8009316:	bfb7      	itett	lt
 8009318:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800931c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8009320:	1a9d      	sublt	r5, r3, r2
 8009322:	2300      	movlt	r3, #0
 8009324:	e741      	b.n	80091aa <_dtoa_r+0x742>
 8009326:	9e08      	ldr	r6, [sp, #32]
 8009328:	9d05      	ldr	r5, [sp, #20]
 800932a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800932c:	e748      	b.n	80091c0 <_dtoa_r+0x758>
 800932e:	9a08      	ldr	r2, [sp, #32]
 8009330:	e770      	b.n	8009214 <_dtoa_r+0x7ac>
 8009332:	9b07      	ldr	r3, [sp, #28]
 8009334:	2b01      	cmp	r3, #1
 8009336:	dc19      	bgt.n	800936c <_dtoa_r+0x904>
 8009338:	9b02      	ldr	r3, [sp, #8]
 800933a:	b9bb      	cbnz	r3, 800936c <_dtoa_r+0x904>
 800933c:	9b03      	ldr	r3, [sp, #12]
 800933e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009342:	b99b      	cbnz	r3, 800936c <_dtoa_r+0x904>
 8009344:	9b03      	ldr	r3, [sp, #12]
 8009346:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800934a:	0d1b      	lsrs	r3, r3, #20
 800934c:	051b      	lsls	r3, r3, #20
 800934e:	b183      	cbz	r3, 8009372 <_dtoa_r+0x90a>
 8009350:	9b05      	ldr	r3, [sp, #20]
 8009352:	3301      	adds	r3, #1
 8009354:	9305      	str	r3, [sp, #20]
 8009356:	9b06      	ldr	r3, [sp, #24]
 8009358:	3301      	adds	r3, #1
 800935a:	9306      	str	r3, [sp, #24]
 800935c:	f04f 0801 	mov.w	r8, #1
 8009360:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009362:	2b00      	cmp	r3, #0
 8009364:	f47f af6f 	bne.w	8009246 <_dtoa_r+0x7de>
 8009368:	2001      	movs	r0, #1
 800936a:	e774      	b.n	8009256 <_dtoa_r+0x7ee>
 800936c:	f04f 0800 	mov.w	r8, #0
 8009370:	e7f6      	b.n	8009360 <_dtoa_r+0x8f8>
 8009372:	4698      	mov	r8, r3
 8009374:	e7f4      	b.n	8009360 <_dtoa_r+0x8f8>
 8009376:	d082      	beq.n	800927e <_dtoa_r+0x816>
 8009378:	9a05      	ldr	r2, [sp, #20]
 800937a:	331c      	adds	r3, #28
 800937c:	441a      	add	r2, r3
 800937e:	9205      	str	r2, [sp, #20]
 8009380:	9a06      	ldr	r2, [sp, #24]
 8009382:	441a      	add	r2, r3
 8009384:	441d      	add	r5, r3
 8009386:	9206      	str	r2, [sp, #24]
 8009388:	e779      	b.n	800927e <_dtoa_r+0x816>
 800938a:	4603      	mov	r3, r0
 800938c:	e7f4      	b.n	8009378 <_dtoa_r+0x910>
 800938e:	9b04      	ldr	r3, [sp, #16]
 8009390:	2b00      	cmp	r3, #0
 8009392:	dc37      	bgt.n	8009404 <_dtoa_r+0x99c>
 8009394:	9b07      	ldr	r3, [sp, #28]
 8009396:	2b02      	cmp	r3, #2
 8009398:	dd34      	ble.n	8009404 <_dtoa_r+0x99c>
 800939a:	9b04      	ldr	r3, [sp, #16]
 800939c:	9301      	str	r3, [sp, #4]
 800939e:	9b01      	ldr	r3, [sp, #4]
 80093a0:	b963      	cbnz	r3, 80093bc <_dtoa_r+0x954>
 80093a2:	4631      	mov	r1, r6
 80093a4:	2205      	movs	r2, #5
 80093a6:	4620      	mov	r0, r4
 80093a8:	f000 fab2 	bl	8009910 <__multadd>
 80093ac:	4601      	mov	r1, r0
 80093ae:	4606      	mov	r6, r0
 80093b0:	4650      	mov	r0, sl
 80093b2:	f000 fcc7 	bl	8009d44 <__mcmp>
 80093b6:	2800      	cmp	r0, #0
 80093b8:	f73f adbb 	bgt.w	8008f32 <_dtoa_r+0x4ca>
 80093bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093be:	9d00      	ldr	r5, [sp, #0]
 80093c0:	ea6f 0b03 	mvn.w	fp, r3
 80093c4:	f04f 0800 	mov.w	r8, #0
 80093c8:	4631      	mov	r1, r6
 80093ca:	4620      	mov	r0, r4
 80093cc:	f000 fa7e 	bl	80098cc <_Bfree>
 80093d0:	2f00      	cmp	r7, #0
 80093d2:	f43f aeab 	beq.w	800912c <_dtoa_r+0x6c4>
 80093d6:	f1b8 0f00 	cmp.w	r8, #0
 80093da:	d005      	beq.n	80093e8 <_dtoa_r+0x980>
 80093dc:	45b8      	cmp	r8, r7
 80093de:	d003      	beq.n	80093e8 <_dtoa_r+0x980>
 80093e0:	4641      	mov	r1, r8
 80093e2:	4620      	mov	r0, r4
 80093e4:	f000 fa72 	bl	80098cc <_Bfree>
 80093e8:	4639      	mov	r1, r7
 80093ea:	4620      	mov	r0, r4
 80093ec:	f000 fa6e 	bl	80098cc <_Bfree>
 80093f0:	e69c      	b.n	800912c <_dtoa_r+0x6c4>
 80093f2:	2600      	movs	r6, #0
 80093f4:	4637      	mov	r7, r6
 80093f6:	e7e1      	b.n	80093bc <_dtoa_r+0x954>
 80093f8:	46bb      	mov	fp, r7
 80093fa:	4637      	mov	r7, r6
 80093fc:	e599      	b.n	8008f32 <_dtoa_r+0x4ca>
 80093fe:	bf00      	nop
 8009400:	40240000 	.word	0x40240000
 8009404:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009406:	2b00      	cmp	r3, #0
 8009408:	f000 80c8 	beq.w	800959c <_dtoa_r+0xb34>
 800940c:	9b04      	ldr	r3, [sp, #16]
 800940e:	9301      	str	r3, [sp, #4]
 8009410:	2d00      	cmp	r5, #0
 8009412:	dd05      	ble.n	8009420 <_dtoa_r+0x9b8>
 8009414:	4639      	mov	r1, r7
 8009416:	462a      	mov	r2, r5
 8009418:	4620      	mov	r0, r4
 800941a:	f000 fc27 	bl	8009c6c <__lshift>
 800941e:	4607      	mov	r7, r0
 8009420:	f1b8 0f00 	cmp.w	r8, #0
 8009424:	d05b      	beq.n	80094de <_dtoa_r+0xa76>
 8009426:	6879      	ldr	r1, [r7, #4]
 8009428:	4620      	mov	r0, r4
 800942a:	f000 fa0f 	bl	800984c <_Balloc>
 800942e:	4605      	mov	r5, r0
 8009430:	b928      	cbnz	r0, 800943e <_dtoa_r+0x9d6>
 8009432:	4b83      	ldr	r3, [pc, #524]	; (8009640 <_dtoa_r+0xbd8>)
 8009434:	4602      	mov	r2, r0
 8009436:	f240 21ef 	movw	r1, #751	; 0x2ef
 800943a:	f7ff bb2e 	b.w	8008a9a <_dtoa_r+0x32>
 800943e:	693a      	ldr	r2, [r7, #16]
 8009440:	3202      	adds	r2, #2
 8009442:	0092      	lsls	r2, r2, #2
 8009444:	f107 010c 	add.w	r1, r7, #12
 8009448:	300c      	adds	r0, #12
 800944a:	f7ff fa75 	bl	8008938 <memcpy>
 800944e:	2201      	movs	r2, #1
 8009450:	4629      	mov	r1, r5
 8009452:	4620      	mov	r0, r4
 8009454:	f000 fc0a 	bl	8009c6c <__lshift>
 8009458:	9b00      	ldr	r3, [sp, #0]
 800945a:	3301      	adds	r3, #1
 800945c:	9304      	str	r3, [sp, #16]
 800945e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009462:	4413      	add	r3, r2
 8009464:	9308      	str	r3, [sp, #32]
 8009466:	9b02      	ldr	r3, [sp, #8]
 8009468:	f003 0301 	and.w	r3, r3, #1
 800946c:	46b8      	mov	r8, r7
 800946e:	9306      	str	r3, [sp, #24]
 8009470:	4607      	mov	r7, r0
 8009472:	9b04      	ldr	r3, [sp, #16]
 8009474:	4631      	mov	r1, r6
 8009476:	3b01      	subs	r3, #1
 8009478:	4650      	mov	r0, sl
 800947a:	9301      	str	r3, [sp, #4]
 800947c:	f7ff fa6a 	bl	8008954 <quorem>
 8009480:	4641      	mov	r1, r8
 8009482:	9002      	str	r0, [sp, #8]
 8009484:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009488:	4650      	mov	r0, sl
 800948a:	f000 fc5b 	bl	8009d44 <__mcmp>
 800948e:	463a      	mov	r2, r7
 8009490:	9005      	str	r0, [sp, #20]
 8009492:	4631      	mov	r1, r6
 8009494:	4620      	mov	r0, r4
 8009496:	f000 fc71 	bl	8009d7c <__mdiff>
 800949a:	68c2      	ldr	r2, [r0, #12]
 800949c:	4605      	mov	r5, r0
 800949e:	bb02      	cbnz	r2, 80094e2 <_dtoa_r+0xa7a>
 80094a0:	4601      	mov	r1, r0
 80094a2:	4650      	mov	r0, sl
 80094a4:	f000 fc4e 	bl	8009d44 <__mcmp>
 80094a8:	4602      	mov	r2, r0
 80094aa:	4629      	mov	r1, r5
 80094ac:	4620      	mov	r0, r4
 80094ae:	9209      	str	r2, [sp, #36]	; 0x24
 80094b0:	f000 fa0c 	bl	80098cc <_Bfree>
 80094b4:	9b07      	ldr	r3, [sp, #28]
 80094b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80094b8:	9d04      	ldr	r5, [sp, #16]
 80094ba:	ea43 0102 	orr.w	r1, r3, r2
 80094be:	9b06      	ldr	r3, [sp, #24]
 80094c0:	4319      	orrs	r1, r3
 80094c2:	d110      	bne.n	80094e6 <_dtoa_r+0xa7e>
 80094c4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80094c8:	d029      	beq.n	800951e <_dtoa_r+0xab6>
 80094ca:	9b05      	ldr	r3, [sp, #20]
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	dd02      	ble.n	80094d6 <_dtoa_r+0xa6e>
 80094d0:	9b02      	ldr	r3, [sp, #8]
 80094d2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80094d6:	9b01      	ldr	r3, [sp, #4]
 80094d8:	f883 9000 	strb.w	r9, [r3]
 80094dc:	e774      	b.n	80093c8 <_dtoa_r+0x960>
 80094de:	4638      	mov	r0, r7
 80094e0:	e7ba      	b.n	8009458 <_dtoa_r+0x9f0>
 80094e2:	2201      	movs	r2, #1
 80094e4:	e7e1      	b.n	80094aa <_dtoa_r+0xa42>
 80094e6:	9b05      	ldr	r3, [sp, #20]
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	db04      	blt.n	80094f6 <_dtoa_r+0xa8e>
 80094ec:	9907      	ldr	r1, [sp, #28]
 80094ee:	430b      	orrs	r3, r1
 80094f0:	9906      	ldr	r1, [sp, #24]
 80094f2:	430b      	orrs	r3, r1
 80094f4:	d120      	bne.n	8009538 <_dtoa_r+0xad0>
 80094f6:	2a00      	cmp	r2, #0
 80094f8:	dded      	ble.n	80094d6 <_dtoa_r+0xa6e>
 80094fa:	4651      	mov	r1, sl
 80094fc:	2201      	movs	r2, #1
 80094fe:	4620      	mov	r0, r4
 8009500:	f000 fbb4 	bl	8009c6c <__lshift>
 8009504:	4631      	mov	r1, r6
 8009506:	4682      	mov	sl, r0
 8009508:	f000 fc1c 	bl	8009d44 <__mcmp>
 800950c:	2800      	cmp	r0, #0
 800950e:	dc03      	bgt.n	8009518 <_dtoa_r+0xab0>
 8009510:	d1e1      	bne.n	80094d6 <_dtoa_r+0xa6e>
 8009512:	f019 0f01 	tst.w	r9, #1
 8009516:	d0de      	beq.n	80094d6 <_dtoa_r+0xa6e>
 8009518:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800951c:	d1d8      	bne.n	80094d0 <_dtoa_r+0xa68>
 800951e:	9a01      	ldr	r2, [sp, #4]
 8009520:	2339      	movs	r3, #57	; 0x39
 8009522:	7013      	strb	r3, [r2, #0]
 8009524:	462b      	mov	r3, r5
 8009526:	461d      	mov	r5, r3
 8009528:	3b01      	subs	r3, #1
 800952a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800952e:	2a39      	cmp	r2, #57	; 0x39
 8009530:	d06c      	beq.n	800960c <_dtoa_r+0xba4>
 8009532:	3201      	adds	r2, #1
 8009534:	701a      	strb	r2, [r3, #0]
 8009536:	e747      	b.n	80093c8 <_dtoa_r+0x960>
 8009538:	2a00      	cmp	r2, #0
 800953a:	dd07      	ble.n	800954c <_dtoa_r+0xae4>
 800953c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009540:	d0ed      	beq.n	800951e <_dtoa_r+0xab6>
 8009542:	9a01      	ldr	r2, [sp, #4]
 8009544:	f109 0301 	add.w	r3, r9, #1
 8009548:	7013      	strb	r3, [r2, #0]
 800954a:	e73d      	b.n	80093c8 <_dtoa_r+0x960>
 800954c:	9b04      	ldr	r3, [sp, #16]
 800954e:	9a08      	ldr	r2, [sp, #32]
 8009550:	f803 9c01 	strb.w	r9, [r3, #-1]
 8009554:	4293      	cmp	r3, r2
 8009556:	d043      	beq.n	80095e0 <_dtoa_r+0xb78>
 8009558:	4651      	mov	r1, sl
 800955a:	2300      	movs	r3, #0
 800955c:	220a      	movs	r2, #10
 800955e:	4620      	mov	r0, r4
 8009560:	f000 f9d6 	bl	8009910 <__multadd>
 8009564:	45b8      	cmp	r8, r7
 8009566:	4682      	mov	sl, r0
 8009568:	f04f 0300 	mov.w	r3, #0
 800956c:	f04f 020a 	mov.w	r2, #10
 8009570:	4641      	mov	r1, r8
 8009572:	4620      	mov	r0, r4
 8009574:	d107      	bne.n	8009586 <_dtoa_r+0xb1e>
 8009576:	f000 f9cb 	bl	8009910 <__multadd>
 800957a:	4680      	mov	r8, r0
 800957c:	4607      	mov	r7, r0
 800957e:	9b04      	ldr	r3, [sp, #16]
 8009580:	3301      	adds	r3, #1
 8009582:	9304      	str	r3, [sp, #16]
 8009584:	e775      	b.n	8009472 <_dtoa_r+0xa0a>
 8009586:	f000 f9c3 	bl	8009910 <__multadd>
 800958a:	4639      	mov	r1, r7
 800958c:	4680      	mov	r8, r0
 800958e:	2300      	movs	r3, #0
 8009590:	220a      	movs	r2, #10
 8009592:	4620      	mov	r0, r4
 8009594:	f000 f9bc 	bl	8009910 <__multadd>
 8009598:	4607      	mov	r7, r0
 800959a:	e7f0      	b.n	800957e <_dtoa_r+0xb16>
 800959c:	9b04      	ldr	r3, [sp, #16]
 800959e:	9301      	str	r3, [sp, #4]
 80095a0:	9d00      	ldr	r5, [sp, #0]
 80095a2:	4631      	mov	r1, r6
 80095a4:	4650      	mov	r0, sl
 80095a6:	f7ff f9d5 	bl	8008954 <quorem>
 80095aa:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80095ae:	9b00      	ldr	r3, [sp, #0]
 80095b0:	f805 9b01 	strb.w	r9, [r5], #1
 80095b4:	1aea      	subs	r2, r5, r3
 80095b6:	9b01      	ldr	r3, [sp, #4]
 80095b8:	4293      	cmp	r3, r2
 80095ba:	dd07      	ble.n	80095cc <_dtoa_r+0xb64>
 80095bc:	4651      	mov	r1, sl
 80095be:	2300      	movs	r3, #0
 80095c0:	220a      	movs	r2, #10
 80095c2:	4620      	mov	r0, r4
 80095c4:	f000 f9a4 	bl	8009910 <__multadd>
 80095c8:	4682      	mov	sl, r0
 80095ca:	e7ea      	b.n	80095a2 <_dtoa_r+0xb3a>
 80095cc:	9b01      	ldr	r3, [sp, #4]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	bfc8      	it	gt
 80095d2:	461d      	movgt	r5, r3
 80095d4:	9b00      	ldr	r3, [sp, #0]
 80095d6:	bfd8      	it	le
 80095d8:	2501      	movle	r5, #1
 80095da:	441d      	add	r5, r3
 80095dc:	f04f 0800 	mov.w	r8, #0
 80095e0:	4651      	mov	r1, sl
 80095e2:	2201      	movs	r2, #1
 80095e4:	4620      	mov	r0, r4
 80095e6:	f000 fb41 	bl	8009c6c <__lshift>
 80095ea:	4631      	mov	r1, r6
 80095ec:	4682      	mov	sl, r0
 80095ee:	f000 fba9 	bl	8009d44 <__mcmp>
 80095f2:	2800      	cmp	r0, #0
 80095f4:	dc96      	bgt.n	8009524 <_dtoa_r+0xabc>
 80095f6:	d102      	bne.n	80095fe <_dtoa_r+0xb96>
 80095f8:	f019 0f01 	tst.w	r9, #1
 80095fc:	d192      	bne.n	8009524 <_dtoa_r+0xabc>
 80095fe:	462b      	mov	r3, r5
 8009600:	461d      	mov	r5, r3
 8009602:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009606:	2a30      	cmp	r2, #48	; 0x30
 8009608:	d0fa      	beq.n	8009600 <_dtoa_r+0xb98>
 800960a:	e6dd      	b.n	80093c8 <_dtoa_r+0x960>
 800960c:	9a00      	ldr	r2, [sp, #0]
 800960e:	429a      	cmp	r2, r3
 8009610:	d189      	bne.n	8009526 <_dtoa_r+0xabe>
 8009612:	f10b 0b01 	add.w	fp, fp, #1
 8009616:	2331      	movs	r3, #49	; 0x31
 8009618:	e796      	b.n	8009548 <_dtoa_r+0xae0>
 800961a:	4b0a      	ldr	r3, [pc, #40]	; (8009644 <_dtoa_r+0xbdc>)
 800961c:	f7ff ba99 	b.w	8008b52 <_dtoa_r+0xea>
 8009620:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009622:	2b00      	cmp	r3, #0
 8009624:	f47f aa6d 	bne.w	8008b02 <_dtoa_r+0x9a>
 8009628:	4b07      	ldr	r3, [pc, #28]	; (8009648 <_dtoa_r+0xbe0>)
 800962a:	f7ff ba92 	b.w	8008b52 <_dtoa_r+0xea>
 800962e:	9b01      	ldr	r3, [sp, #4]
 8009630:	2b00      	cmp	r3, #0
 8009632:	dcb5      	bgt.n	80095a0 <_dtoa_r+0xb38>
 8009634:	9b07      	ldr	r3, [sp, #28]
 8009636:	2b02      	cmp	r3, #2
 8009638:	f73f aeb1 	bgt.w	800939e <_dtoa_r+0x936>
 800963c:	e7b0      	b.n	80095a0 <_dtoa_r+0xb38>
 800963e:	bf00      	nop
 8009640:	0800a8a0 	.word	0x0800a8a0
 8009644:	0800a800 	.word	0x0800a800
 8009648:	0800a824 	.word	0x0800a824

0800964c <_free_r>:
 800964c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800964e:	2900      	cmp	r1, #0
 8009650:	d044      	beq.n	80096dc <_free_r+0x90>
 8009652:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009656:	9001      	str	r0, [sp, #4]
 8009658:	2b00      	cmp	r3, #0
 800965a:	f1a1 0404 	sub.w	r4, r1, #4
 800965e:	bfb8      	it	lt
 8009660:	18e4      	addlt	r4, r4, r3
 8009662:	f000 f8e7 	bl	8009834 <__malloc_lock>
 8009666:	4a1e      	ldr	r2, [pc, #120]	; (80096e0 <_free_r+0x94>)
 8009668:	9801      	ldr	r0, [sp, #4]
 800966a:	6813      	ldr	r3, [r2, #0]
 800966c:	b933      	cbnz	r3, 800967c <_free_r+0x30>
 800966e:	6063      	str	r3, [r4, #4]
 8009670:	6014      	str	r4, [r2, #0]
 8009672:	b003      	add	sp, #12
 8009674:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009678:	f000 b8e2 	b.w	8009840 <__malloc_unlock>
 800967c:	42a3      	cmp	r3, r4
 800967e:	d908      	bls.n	8009692 <_free_r+0x46>
 8009680:	6825      	ldr	r5, [r4, #0]
 8009682:	1961      	adds	r1, r4, r5
 8009684:	428b      	cmp	r3, r1
 8009686:	bf01      	itttt	eq
 8009688:	6819      	ldreq	r1, [r3, #0]
 800968a:	685b      	ldreq	r3, [r3, #4]
 800968c:	1949      	addeq	r1, r1, r5
 800968e:	6021      	streq	r1, [r4, #0]
 8009690:	e7ed      	b.n	800966e <_free_r+0x22>
 8009692:	461a      	mov	r2, r3
 8009694:	685b      	ldr	r3, [r3, #4]
 8009696:	b10b      	cbz	r3, 800969c <_free_r+0x50>
 8009698:	42a3      	cmp	r3, r4
 800969a:	d9fa      	bls.n	8009692 <_free_r+0x46>
 800969c:	6811      	ldr	r1, [r2, #0]
 800969e:	1855      	adds	r5, r2, r1
 80096a0:	42a5      	cmp	r5, r4
 80096a2:	d10b      	bne.n	80096bc <_free_r+0x70>
 80096a4:	6824      	ldr	r4, [r4, #0]
 80096a6:	4421      	add	r1, r4
 80096a8:	1854      	adds	r4, r2, r1
 80096aa:	42a3      	cmp	r3, r4
 80096ac:	6011      	str	r1, [r2, #0]
 80096ae:	d1e0      	bne.n	8009672 <_free_r+0x26>
 80096b0:	681c      	ldr	r4, [r3, #0]
 80096b2:	685b      	ldr	r3, [r3, #4]
 80096b4:	6053      	str	r3, [r2, #4]
 80096b6:	440c      	add	r4, r1
 80096b8:	6014      	str	r4, [r2, #0]
 80096ba:	e7da      	b.n	8009672 <_free_r+0x26>
 80096bc:	d902      	bls.n	80096c4 <_free_r+0x78>
 80096be:	230c      	movs	r3, #12
 80096c0:	6003      	str	r3, [r0, #0]
 80096c2:	e7d6      	b.n	8009672 <_free_r+0x26>
 80096c4:	6825      	ldr	r5, [r4, #0]
 80096c6:	1961      	adds	r1, r4, r5
 80096c8:	428b      	cmp	r3, r1
 80096ca:	bf04      	itt	eq
 80096cc:	6819      	ldreq	r1, [r3, #0]
 80096ce:	685b      	ldreq	r3, [r3, #4]
 80096d0:	6063      	str	r3, [r4, #4]
 80096d2:	bf04      	itt	eq
 80096d4:	1949      	addeq	r1, r1, r5
 80096d6:	6021      	streq	r1, [r4, #0]
 80096d8:	6054      	str	r4, [r2, #4]
 80096da:	e7ca      	b.n	8009672 <_free_r+0x26>
 80096dc:	b003      	add	sp, #12
 80096de:	bd30      	pop	{r4, r5, pc}
 80096e0:	20004548 	.word	0x20004548

080096e4 <malloc>:
 80096e4:	4b02      	ldr	r3, [pc, #8]	; (80096f0 <malloc+0xc>)
 80096e6:	4601      	mov	r1, r0
 80096e8:	6818      	ldr	r0, [r3, #0]
 80096ea:	f000 b823 	b.w	8009734 <_malloc_r>
 80096ee:	bf00      	nop
 80096f0:	20000074 	.word	0x20000074

080096f4 <sbrk_aligned>:
 80096f4:	b570      	push	{r4, r5, r6, lr}
 80096f6:	4e0e      	ldr	r6, [pc, #56]	; (8009730 <sbrk_aligned+0x3c>)
 80096f8:	460c      	mov	r4, r1
 80096fa:	6831      	ldr	r1, [r6, #0]
 80096fc:	4605      	mov	r5, r0
 80096fe:	b911      	cbnz	r1, 8009706 <sbrk_aligned+0x12>
 8009700:	f000 fcce 	bl	800a0a0 <_sbrk_r>
 8009704:	6030      	str	r0, [r6, #0]
 8009706:	4621      	mov	r1, r4
 8009708:	4628      	mov	r0, r5
 800970a:	f000 fcc9 	bl	800a0a0 <_sbrk_r>
 800970e:	1c43      	adds	r3, r0, #1
 8009710:	d00a      	beq.n	8009728 <sbrk_aligned+0x34>
 8009712:	1cc4      	adds	r4, r0, #3
 8009714:	f024 0403 	bic.w	r4, r4, #3
 8009718:	42a0      	cmp	r0, r4
 800971a:	d007      	beq.n	800972c <sbrk_aligned+0x38>
 800971c:	1a21      	subs	r1, r4, r0
 800971e:	4628      	mov	r0, r5
 8009720:	f000 fcbe 	bl	800a0a0 <_sbrk_r>
 8009724:	3001      	adds	r0, #1
 8009726:	d101      	bne.n	800972c <sbrk_aligned+0x38>
 8009728:	f04f 34ff 	mov.w	r4, #4294967295
 800972c:	4620      	mov	r0, r4
 800972e:	bd70      	pop	{r4, r5, r6, pc}
 8009730:	2000454c 	.word	0x2000454c

08009734 <_malloc_r>:
 8009734:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009738:	1ccd      	adds	r5, r1, #3
 800973a:	f025 0503 	bic.w	r5, r5, #3
 800973e:	3508      	adds	r5, #8
 8009740:	2d0c      	cmp	r5, #12
 8009742:	bf38      	it	cc
 8009744:	250c      	movcc	r5, #12
 8009746:	2d00      	cmp	r5, #0
 8009748:	4607      	mov	r7, r0
 800974a:	db01      	blt.n	8009750 <_malloc_r+0x1c>
 800974c:	42a9      	cmp	r1, r5
 800974e:	d905      	bls.n	800975c <_malloc_r+0x28>
 8009750:	230c      	movs	r3, #12
 8009752:	603b      	str	r3, [r7, #0]
 8009754:	2600      	movs	r6, #0
 8009756:	4630      	mov	r0, r6
 8009758:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800975c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009830 <_malloc_r+0xfc>
 8009760:	f000 f868 	bl	8009834 <__malloc_lock>
 8009764:	f8d8 3000 	ldr.w	r3, [r8]
 8009768:	461c      	mov	r4, r3
 800976a:	bb5c      	cbnz	r4, 80097c4 <_malloc_r+0x90>
 800976c:	4629      	mov	r1, r5
 800976e:	4638      	mov	r0, r7
 8009770:	f7ff ffc0 	bl	80096f4 <sbrk_aligned>
 8009774:	1c43      	adds	r3, r0, #1
 8009776:	4604      	mov	r4, r0
 8009778:	d155      	bne.n	8009826 <_malloc_r+0xf2>
 800977a:	f8d8 4000 	ldr.w	r4, [r8]
 800977e:	4626      	mov	r6, r4
 8009780:	2e00      	cmp	r6, #0
 8009782:	d145      	bne.n	8009810 <_malloc_r+0xdc>
 8009784:	2c00      	cmp	r4, #0
 8009786:	d048      	beq.n	800981a <_malloc_r+0xe6>
 8009788:	6823      	ldr	r3, [r4, #0]
 800978a:	4631      	mov	r1, r6
 800978c:	4638      	mov	r0, r7
 800978e:	eb04 0903 	add.w	r9, r4, r3
 8009792:	f000 fc85 	bl	800a0a0 <_sbrk_r>
 8009796:	4581      	cmp	r9, r0
 8009798:	d13f      	bne.n	800981a <_malloc_r+0xe6>
 800979a:	6821      	ldr	r1, [r4, #0]
 800979c:	1a6d      	subs	r5, r5, r1
 800979e:	4629      	mov	r1, r5
 80097a0:	4638      	mov	r0, r7
 80097a2:	f7ff ffa7 	bl	80096f4 <sbrk_aligned>
 80097a6:	3001      	adds	r0, #1
 80097a8:	d037      	beq.n	800981a <_malloc_r+0xe6>
 80097aa:	6823      	ldr	r3, [r4, #0]
 80097ac:	442b      	add	r3, r5
 80097ae:	6023      	str	r3, [r4, #0]
 80097b0:	f8d8 3000 	ldr.w	r3, [r8]
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d038      	beq.n	800982a <_malloc_r+0xf6>
 80097b8:	685a      	ldr	r2, [r3, #4]
 80097ba:	42a2      	cmp	r2, r4
 80097bc:	d12b      	bne.n	8009816 <_malloc_r+0xe2>
 80097be:	2200      	movs	r2, #0
 80097c0:	605a      	str	r2, [r3, #4]
 80097c2:	e00f      	b.n	80097e4 <_malloc_r+0xb0>
 80097c4:	6822      	ldr	r2, [r4, #0]
 80097c6:	1b52      	subs	r2, r2, r5
 80097c8:	d41f      	bmi.n	800980a <_malloc_r+0xd6>
 80097ca:	2a0b      	cmp	r2, #11
 80097cc:	d917      	bls.n	80097fe <_malloc_r+0xca>
 80097ce:	1961      	adds	r1, r4, r5
 80097d0:	42a3      	cmp	r3, r4
 80097d2:	6025      	str	r5, [r4, #0]
 80097d4:	bf18      	it	ne
 80097d6:	6059      	strne	r1, [r3, #4]
 80097d8:	6863      	ldr	r3, [r4, #4]
 80097da:	bf08      	it	eq
 80097dc:	f8c8 1000 	streq.w	r1, [r8]
 80097e0:	5162      	str	r2, [r4, r5]
 80097e2:	604b      	str	r3, [r1, #4]
 80097e4:	4638      	mov	r0, r7
 80097e6:	f104 060b 	add.w	r6, r4, #11
 80097ea:	f000 f829 	bl	8009840 <__malloc_unlock>
 80097ee:	f026 0607 	bic.w	r6, r6, #7
 80097f2:	1d23      	adds	r3, r4, #4
 80097f4:	1af2      	subs	r2, r6, r3
 80097f6:	d0ae      	beq.n	8009756 <_malloc_r+0x22>
 80097f8:	1b9b      	subs	r3, r3, r6
 80097fa:	50a3      	str	r3, [r4, r2]
 80097fc:	e7ab      	b.n	8009756 <_malloc_r+0x22>
 80097fe:	42a3      	cmp	r3, r4
 8009800:	6862      	ldr	r2, [r4, #4]
 8009802:	d1dd      	bne.n	80097c0 <_malloc_r+0x8c>
 8009804:	f8c8 2000 	str.w	r2, [r8]
 8009808:	e7ec      	b.n	80097e4 <_malloc_r+0xb0>
 800980a:	4623      	mov	r3, r4
 800980c:	6864      	ldr	r4, [r4, #4]
 800980e:	e7ac      	b.n	800976a <_malloc_r+0x36>
 8009810:	4634      	mov	r4, r6
 8009812:	6876      	ldr	r6, [r6, #4]
 8009814:	e7b4      	b.n	8009780 <_malloc_r+0x4c>
 8009816:	4613      	mov	r3, r2
 8009818:	e7cc      	b.n	80097b4 <_malloc_r+0x80>
 800981a:	230c      	movs	r3, #12
 800981c:	603b      	str	r3, [r7, #0]
 800981e:	4638      	mov	r0, r7
 8009820:	f000 f80e 	bl	8009840 <__malloc_unlock>
 8009824:	e797      	b.n	8009756 <_malloc_r+0x22>
 8009826:	6025      	str	r5, [r4, #0]
 8009828:	e7dc      	b.n	80097e4 <_malloc_r+0xb0>
 800982a:	605b      	str	r3, [r3, #4]
 800982c:	deff      	udf	#255	; 0xff
 800982e:	bf00      	nop
 8009830:	20004548 	.word	0x20004548

08009834 <__malloc_lock>:
 8009834:	4801      	ldr	r0, [pc, #4]	; (800983c <__malloc_lock+0x8>)
 8009836:	f7ff b87d 	b.w	8008934 <__retarget_lock_acquire_recursive>
 800983a:	bf00      	nop
 800983c:	20004544 	.word	0x20004544

08009840 <__malloc_unlock>:
 8009840:	4801      	ldr	r0, [pc, #4]	; (8009848 <__malloc_unlock+0x8>)
 8009842:	f7ff b878 	b.w	8008936 <__retarget_lock_release_recursive>
 8009846:	bf00      	nop
 8009848:	20004544 	.word	0x20004544

0800984c <_Balloc>:
 800984c:	b570      	push	{r4, r5, r6, lr}
 800984e:	69c6      	ldr	r6, [r0, #28]
 8009850:	4604      	mov	r4, r0
 8009852:	460d      	mov	r5, r1
 8009854:	b976      	cbnz	r6, 8009874 <_Balloc+0x28>
 8009856:	2010      	movs	r0, #16
 8009858:	f7ff ff44 	bl	80096e4 <malloc>
 800985c:	4602      	mov	r2, r0
 800985e:	61e0      	str	r0, [r4, #28]
 8009860:	b920      	cbnz	r0, 800986c <_Balloc+0x20>
 8009862:	4b18      	ldr	r3, [pc, #96]	; (80098c4 <_Balloc+0x78>)
 8009864:	4818      	ldr	r0, [pc, #96]	; (80098c8 <_Balloc+0x7c>)
 8009866:	216b      	movs	r1, #107	; 0x6b
 8009868:	f000 fc2a 	bl	800a0c0 <__assert_func>
 800986c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009870:	6006      	str	r6, [r0, #0]
 8009872:	60c6      	str	r6, [r0, #12]
 8009874:	69e6      	ldr	r6, [r4, #28]
 8009876:	68f3      	ldr	r3, [r6, #12]
 8009878:	b183      	cbz	r3, 800989c <_Balloc+0x50>
 800987a:	69e3      	ldr	r3, [r4, #28]
 800987c:	68db      	ldr	r3, [r3, #12]
 800987e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009882:	b9b8      	cbnz	r0, 80098b4 <_Balloc+0x68>
 8009884:	2101      	movs	r1, #1
 8009886:	fa01 f605 	lsl.w	r6, r1, r5
 800988a:	1d72      	adds	r2, r6, #5
 800988c:	0092      	lsls	r2, r2, #2
 800988e:	4620      	mov	r0, r4
 8009890:	f000 fc34 	bl	800a0fc <_calloc_r>
 8009894:	b160      	cbz	r0, 80098b0 <_Balloc+0x64>
 8009896:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800989a:	e00e      	b.n	80098ba <_Balloc+0x6e>
 800989c:	2221      	movs	r2, #33	; 0x21
 800989e:	2104      	movs	r1, #4
 80098a0:	4620      	mov	r0, r4
 80098a2:	f000 fc2b 	bl	800a0fc <_calloc_r>
 80098a6:	69e3      	ldr	r3, [r4, #28]
 80098a8:	60f0      	str	r0, [r6, #12]
 80098aa:	68db      	ldr	r3, [r3, #12]
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d1e4      	bne.n	800987a <_Balloc+0x2e>
 80098b0:	2000      	movs	r0, #0
 80098b2:	bd70      	pop	{r4, r5, r6, pc}
 80098b4:	6802      	ldr	r2, [r0, #0]
 80098b6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80098ba:	2300      	movs	r3, #0
 80098bc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80098c0:	e7f7      	b.n	80098b2 <_Balloc+0x66>
 80098c2:	bf00      	nop
 80098c4:	0800a831 	.word	0x0800a831
 80098c8:	0800a8b1 	.word	0x0800a8b1

080098cc <_Bfree>:
 80098cc:	b570      	push	{r4, r5, r6, lr}
 80098ce:	69c6      	ldr	r6, [r0, #28]
 80098d0:	4605      	mov	r5, r0
 80098d2:	460c      	mov	r4, r1
 80098d4:	b976      	cbnz	r6, 80098f4 <_Bfree+0x28>
 80098d6:	2010      	movs	r0, #16
 80098d8:	f7ff ff04 	bl	80096e4 <malloc>
 80098dc:	4602      	mov	r2, r0
 80098de:	61e8      	str	r0, [r5, #28]
 80098e0:	b920      	cbnz	r0, 80098ec <_Bfree+0x20>
 80098e2:	4b09      	ldr	r3, [pc, #36]	; (8009908 <_Bfree+0x3c>)
 80098e4:	4809      	ldr	r0, [pc, #36]	; (800990c <_Bfree+0x40>)
 80098e6:	218f      	movs	r1, #143	; 0x8f
 80098e8:	f000 fbea 	bl	800a0c0 <__assert_func>
 80098ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80098f0:	6006      	str	r6, [r0, #0]
 80098f2:	60c6      	str	r6, [r0, #12]
 80098f4:	b13c      	cbz	r4, 8009906 <_Bfree+0x3a>
 80098f6:	69eb      	ldr	r3, [r5, #28]
 80098f8:	6862      	ldr	r2, [r4, #4]
 80098fa:	68db      	ldr	r3, [r3, #12]
 80098fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009900:	6021      	str	r1, [r4, #0]
 8009902:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009906:	bd70      	pop	{r4, r5, r6, pc}
 8009908:	0800a831 	.word	0x0800a831
 800990c:	0800a8b1 	.word	0x0800a8b1

08009910 <__multadd>:
 8009910:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009914:	690d      	ldr	r5, [r1, #16]
 8009916:	4607      	mov	r7, r0
 8009918:	460c      	mov	r4, r1
 800991a:	461e      	mov	r6, r3
 800991c:	f101 0c14 	add.w	ip, r1, #20
 8009920:	2000      	movs	r0, #0
 8009922:	f8dc 3000 	ldr.w	r3, [ip]
 8009926:	b299      	uxth	r1, r3
 8009928:	fb02 6101 	mla	r1, r2, r1, r6
 800992c:	0c1e      	lsrs	r6, r3, #16
 800992e:	0c0b      	lsrs	r3, r1, #16
 8009930:	fb02 3306 	mla	r3, r2, r6, r3
 8009934:	b289      	uxth	r1, r1
 8009936:	3001      	adds	r0, #1
 8009938:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800993c:	4285      	cmp	r5, r0
 800993e:	f84c 1b04 	str.w	r1, [ip], #4
 8009942:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009946:	dcec      	bgt.n	8009922 <__multadd+0x12>
 8009948:	b30e      	cbz	r6, 800998e <__multadd+0x7e>
 800994a:	68a3      	ldr	r3, [r4, #8]
 800994c:	42ab      	cmp	r3, r5
 800994e:	dc19      	bgt.n	8009984 <__multadd+0x74>
 8009950:	6861      	ldr	r1, [r4, #4]
 8009952:	4638      	mov	r0, r7
 8009954:	3101      	adds	r1, #1
 8009956:	f7ff ff79 	bl	800984c <_Balloc>
 800995a:	4680      	mov	r8, r0
 800995c:	b928      	cbnz	r0, 800996a <__multadd+0x5a>
 800995e:	4602      	mov	r2, r0
 8009960:	4b0c      	ldr	r3, [pc, #48]	; (8009994 <__multadd+0x84>)
 8009962:	480d      	ldr	r0, [pc, #52]	; (8009998 <__multadd+0x88>)
 8009964:	21ba      	movs	r1, #186	; 0xba
 8009966:	f000 fbab 	bl	800a0c0 <__assert_func>
 800996a:	6922      	ldr	r2, [r4, #16]
 800996c:	3202      	adds	r2, #2
 800996e:	f104 010c 	add.w	r1, r4, #12
 8009972:	0092      	lsls	r2, r2, #2
 8009974:	300c      	adds	r0, #12
 8009976:	f7fe ffdf 	bl	8008938 <memcpy>
 800997a:	4621      	mov	r1, r4
 800997c:	4638      	mov	r0, r7
 800997e:	f7ff ffa5 	bl	80098cc <_Bfree>
 8009982:	4644      	mov	r4, r8
 8009984:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009988:	3501      	adds	r5, #1
 800998a:	615e      	str	r6, [r3, #20]
 800998c:	6125      	str	r5, [r4, #16]
 800998e:	4620      	mov	r0, r4
 8009990:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009994:	0800a8a0 	.word	0x0800a8a0
 8009998:	0800a8b1 	.word	0x0800a8b1

0800999c <__hi0bits>:
 800999c:	0c03      	lsrs	r3, r0, #16
 800999e:	041b      	lsls	r3, r3, #16
 80099a0:	b9d3      	cbnz	r3, 80099d8 <__hi0bits+0x3c>
 80099a2:	0400      	lsls	r0, r0, #16
 80099a4:	2310      	movs	r3, #16
 80099a6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80099aa:	bf04      	itt	eq
 80099ac:	0200      	lsleq	r0, r0, #8
 80099ae:	3308      	addeq	r3, #8
 80099b0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80099b4:	bf04      	itt	eq
 80099b6:	0100      	lsleq	r0, r0, #4
 80099b8:	3304      	addeq	r3, #4
 80099ba:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80099be:	bf04      	itt	eq
 80099c0:	0080      	lsleq	r0, r0, #2
 80099c2:	3302      	addeq	r3, #2
 80099c4:	2800      	cmp	r0, #0
 80099c6:	db05      	blt.n	80099d4 <__hi0bits+0x38>
 80099c8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80099cc:	f103 0301 	add.w	r3, r3, #1
 80099d0:	bf08      	it	eq
 80099d2:	2320      	moveq	r3, #32
 80099d4:	4618      	mov	r0, r3
 80099d6:	4770      	bx	lr
 80099d8:	2300      	movs	r3, #0
 80099da:	e7e4      	b.n	80099a6 <__hi0bits+0xa>

080099dc <__lo0bits>:
 80099dc:	6803      	ldr	r3, [r0, #0]
 80099de:	f013 0207 	ands.w	r2, r3, #7
 80099e2:	d00c      	beq.n	80099fe <__lo0bits+0x22>
 80099e4:	07d9      	lsls	r1, r3, #31
 80099e6:	d422      	bmi.n	8009a2e <__lo0bits+0x52>
 80099e8:	079a      	lsls	r2, r3, #30
 80099ea:	bf49      	itett	mi
 80099ec:	085b      	lsrmi	r3, r3, #1
 80099ee:	089b      	lsrpl	r3, r3, #2
 80099f0:	6003      	strmi	r3, [r0, #0]
 80099f2:	2201      	movmi	r2, #1
 80099f4:	bf5c      	itt	pl
 80099f6:	6003      	strpl	r3, [r0, #0]
 80099f8:	2202      	movpl	r2, #2
 80099fa:	4610      	mov	r0, r2
 80099fc:	4770      	bx	lr
 80099fe:	b299      	uxth	r1, r3
 8009a00:	b909      	cbnz	r1, 8009a06 <__lo0bits+0x2a>
 8009a02:	0c1b      	lsrs	r3, r3, #16
 8009a04:	2210      	movs	r2, #16
 8009a06:	b2d9      	uxtb	r1, r3
 8009a08:	b909      	cbnz	r1, 8009a0e <__lo0bits+0x32>
 8009a0a:	3208      	adds	r2, #8
 8009a0c:	0a1b      	lsrs	r3, r3, #8
 8009a0e:	0719      	lsls	r1, r3, #28
 8009a10:	bf04      	itt	eq
 8009a12:	091b      	lsreq	r3, r3, #4
 8009a14:	3204      	addeq	r2, #4
 8009a16:	0799      	lsls	r1, r3, #30
 8009a18:	bf04      	itt	eq
 8009a1a:	089b      	lsreq	r3, r3, #2
 8009a1c:	3202      	addeq	r2, #2
 8009a1e:	07d9      	lsls	r1, r3, #31
 8009a20:	d403      	bmi.n	8009a2a <__lo0bits+0x4e>
 8009a22:	085b      	lsrs	r3, r3, #1
 8009a24:	f102 0201 	add.w	r2, r2, #1
 8009a28:	d003      	beq.n	8009a32 <__lo0bits+0x56>
 8009a2a:	6003      	str	r3, [r0, #0]
 8009a2c:	e7e5      	b.n	80099fa <__lo0bits+0x1e>
 8009a2e:	2200      	movs	r2, #0
 8009a30:	e7e3      	b.n	80099fa <__lo0bits+0x1e>
 8009a32:	2220      	movs	r2, #32
 8009a34:	e7e1      	b.n	80099fa <__lo0bits+0x1e>
	...

08009a38 <__i2b>:
 8009a38:	b510      	push	{r4, lr}
 8009a3a:	460c      	mov	r4, r1
 8009a3c:	2101      	movs	r1, #1
 8009a3e:	f7ff ff05 	bl	800984c <_Balloc>
 8009a42:	4602      	mov	r2, r0
 8009a44:	b928      	cbnz	r0, 8009a52 <__i2b+0x1a>
 8009a46:	4b05      	ldr	r3, [pc, #20]	; (8009a5c <__i2b+0x24>)
 8009a48:	4805      	ldr	r0, [pc, #20]	; (8009a60 <__i2b+0x28>)
 8009a4a:	f240 1145 	movw	r1, #325	; 0x145
 8009a4e:	f000 fb37 	bl	800a0c0 <__assert_func>
 8009a52:	2301      	movs	r3, #1
 8009a54:	6144      	str	r4, [r0, #20]
 8009a56:	6103      	str	r3, [r0, #16]
 8009a58:	bd10      	pop	{r4, pc}
 8009a5a:	bf00      	nop
 8009a5c:	0800a8a0 	.word	0x0800a8a0
 8009a60:	0800a8b1 	.word	0x0800a8b1

08009a64 <__multiply>:
 8009a64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a68:	4691      	mov	r9, r2
 8009a6a:	690a      	ldr	r2, [r1, #16]
 8009a6c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009a70:	429a      	cmp	r2, r3
 8009a72:	bfb8      	it	lt
 8009a74:	460b      	movlt	r3, r1
 8009a76:	460c      	mov	r4, r1
 8009a78:	bfbc      	itt	lt
 8009a7a:	464c      	movlt	r4, r9
 8009a7c:	4699      	movlt	r9, r3
 8009a7e:	6927      	ldr	r7, [r4, #16]
 8009a80:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009a84:	68a3      	ldr	r3, [r4, #8]
 8009a86:	6861      	ldr	r1, [r4, #4]
 8009a88:	eb07 060a 	add.w	r6, r7, sl
 8009a8c:	42b3      	cmp	r3, r6
 8009a8e:	b085      	sub	sp, #20
 8009a90:	bfb8      	it	lt
 8009a92:	3101      	addlt	r1, #1
 8009a94:	f7ff feda 	bl	800984c <_Balloc>
 8009a98:	b930      	cbnz	r0, 8009aa8 <__multiply+0x44>
 8009a9a:	4602      	mov	r2, r0
 8009a9c:	4b44      	ldr	r3, [pc, #272]	; (8009bb0 <__multiply+0x14c>)
 8009a9e:	4845      	ldr	r0, [pc, #276]	; (8009bb4 <__multiply+0x150>)
 8009aa0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8009aa4:	f000 fb0c 	bl	800a0c0 <__assert_func>
 8009aa8:	f100 0514 	add.w	r5, r0, #20
 8009aac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009ab0:	462b      	mov	r3, r5
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	4543      	cmp	r3, r8
 8009ab6:	d321      	bcc.n	8009afc <__multiply+0x98>
 8009ab8:	f104 0314 	add.w	r3, r4, #20
 8009abc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009ac0:	f109 0314 	add.w	r3, r9, #20
 8009ac4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009ac8:	9202      	str	r2, [sp, #8]
 8009aca:	1b3a      	subs	r2, r7, r4
 8009acc:	3a15      	subs	r2, #21
 8009ace:	f022 0203 	bic.w	r2, r2, #3
 8009ad2:	3204      	adds	r2, #4
 8009ad4:	f104 0115 	add.w	r1, r4, #21
 8009ad8:	428f      	cmp	r7, r1
 8009ada:	bf38      	it	cc
 8009adc:	2204      	movcc	r2, #4
 8009ade:	9201      	str	r2, [sp, #4]
 8009ae0:	9a02      	ldr	r2, [sp, #8]
 8009ae2:	9303      	str	r3, [sp, #12]
 8009ae4:	429a      	cmp	r2, r3
 8009ae6:	d80c      	bhi.n	8009b02 <__multiply+0x9e>
 8009ae8:	2e00      	cmp	r6, #0
 8009aea:	dd03      	ble.n	8009af4 <__multiply+0x90>
 8009aec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d05b      	beq.n	8009bac <__multiply+0x148>
 8009af4:	6106      	str	r6, [r0, #16]
 8009af6:	b005      	add	sp, #20
 8009af8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009afc:	f843 2b04 	str.w	r2, [r3], #4
 8009b00:	e7d8      	b.n	8009ab4 <__multiply+0x50>
 8009b02:	f8b3 a000 	ldrh.w	sl, [r3]
 8009b06:	f1ba 0f00 	cmp.w	sl, #0
 8009b0a:	d024      	beq.n	8009b56 <__multiply+0xf2>
 8009b0c:	f104 0e14 	add.w	lr, r4, #20
 8009b10:	46a9      	mov	r9, r5
 8009b12:	f04f 0c00 	mov.w	ip, #0
 8009b16:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009b1a:	f8d9 1000 	ldr.w	r1, [r9]
 8009b1e:	fa1f fb82 	uxth.w	fp, r2
 8009b22:	b289      	uxth	r1, r1
 8009b24:	fb0a 110b 	mla	r1, sl, fp, r1
 8009b28:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009b2c:	f8d9 2000 	ldr.w	r2, [r9]
 8009b30:	4461      	add	r1, ip
 8009b32:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009b36:	fb0a c20b 	mla	r2, sl, fp, ip
 8009b3a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009b3e:	b289      	uxth	r1, r1
 8009b40:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009b44:	4577      	cmp	r7, lr
 8009b46:	f849 1b04 	str.w	r1, [r9], #4
 8009b4a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009b4e:	d8e2      	bhi.n	8009b16 <__multiply+0xb2>
 8009b50:	9a01      	ldr	r2, [sp, #4]
 8009b52:	f845 c002 	str.w	ip, [r5, r2]
 8009b56:	9a03      	ldr	r2, [sp, #12]
 8009b58:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009b5c:	3304      	adds	r3, #4
 8009b5e:	f1b9 0f00 	cmp.w	r9, #0
 8009b62:	d021      	beq.n	8009ba8 <__multiply+0x144>
 8009b64:	6829      	ldr	r1, [r5, #0]
 8009b66:	f104 0c14 	add.w	ip, r4, #20
 8009b6a:	46ae      	mov	lr, r5
 8009b6c:	f04f 0a00 	mov.w	sl, #0
 8009b70:	f8bc b000 	ldrh.w	fp, [ip]
 8009b74:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009b78:	fb09 220b 	mla	r2, r9, fp, r2
 8009b7c:	4452      	add	r2, sl
 8009b7e:	b289      	uxth	r1, r1
 8009b80:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009b84:	f84e 1b04 	str.w	r1, [lr], #4
 8009b88:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009b8c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009b90:	f8be 1000 	ldrh.w	r1, [lr]
 8009b94:	fb09 110a 	mla	r1, r9, sl, r1
 8009b98:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8009b9c:	4567      	cmp	r7, ip
 8009b9e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009ba2:	d8e5      	bhi.n	8009b70 <__multiply+0x10c>
 8009ba4:	9a01      	ldr	r2, [sp, #4]
 8009ba6:	50a9      	str	r1, [r5, r2]
 8009ba8:	3504      	adds	r5, #4
 8009baa:	e799      	b.n	8009ae0 <__multiply+0x7c>
 8009bac:	3e01      	subs	r6, #1
 8009bae:	e79b      	b.n	8009ae8 <__multiply+0x84>
 8009bb0:	0800a8a0 	.word	0x0800a8a0
 8009bb4:	0800a8b1 	.word	0x0800a8b1

08009bb8 <__pow5mult>:
 8009bb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009bbc:	4615      	mov	r5, r2
 8009bbe:	f012 0203 	ands.w	r2, r2, #3
 8009bc2:	4606      	mov	r6, r0
 8009bc4:	460f      	mov	r7, r1
 8009bc6:	d007      	beq.n	8009bd8 <__pow5mult+0x20>
 8009bc8:	4c25      	ldr	r4, [pc, #148]	; (8009c60 <__pow5mult+0xa8>)
 8009bca:	3a01      	subs	r2, #1
 8009bcc:	2300      	movs	r3, #0
 8009bce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009bd2:	f7ff fe9d 	bl	8009910 <__multadd>
 8009bd6:	4607      	mov	r7, r0
 8009bd8:	10ad      	asrs	r5, r5, #2
 8009bda:	d03d      	beq.n	8009c58 <__pow5mult+0xa0>
 8009bdc:	69f4      	ldr	r4, [r6, #28]
 8009bde:	b97c      	cbnz	r4, 8009c00 <__pow5mult+0x48>
 8009be0:	2010      	movs	r0, #16
 8009be2:	f7ff fd7f 	bl	80096e4 <malloc>
 8009be6:	4602      	mov	r2, r0
 8009be8:	61f0      	str	r0, [r6, #28]
 8009bea:	b928      	cbnz	r0, 8009bf8 <__pow5mult+0x40>
 8009bec:	4b1d      	ldr	r3, [pc, #116]	; (8009c64 <__pow5mult+0xac>)
 8009bee:	481e      	ldr	r0, [pc, #120]	; (8009c68 <__pow5mult+0xb0>)
 8009bf0:	f240 11b3 	movw	r1, #435	; 0x1b3
 8009bf4:	f000 fa64 	bl	800a0c0 <__assert_func>
 8009bf8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009bfc:	6004      	str	r4, [r0, #0]
 8009bfe:	60c4      	str	r4, [r0, #12]
 8009c00:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8009c04:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009c08:	b94c      	cbnz	r4, 8009c1e <__pow5mult+0x66>
 8009c0a:	f240 2171 	movw	r1, #625	; 0x271
 8009c0e:	4630      	mov	r0, r6
 8009c10:	f7ff ff12 	bl	8009a38 <__i2b>
 8009c14:	2300      	movs	r3, #0
 8009c16:	f8c8 0008 	str.w	r0, [r8, #8]
 8009c1a:	4604      	mov	r4, r0
 8009c1c:	6003      	str	r3, [r0, #0]
 8009c1e:	f04f 0900 	mov.w	r9, #0
 8009c22:	07eb      	lsls	r3, r5, #31
 8009c24:	d50a      	bpl.n	8009c3c <__pow5mult+0x84>
 8009c26:	4639      	mov	r1, r7
 8009c28:	4622      	mov	r2, r4
 8009c2a:	4630      	mov	r0, r6
 8009c2c:	f7ff ff1a 	bl	8009a64 <__multiply>
 8009c30:	4639      	mov	r1, r7
 8009c32:	4680      	mov	r8, r0
 8009c34:	4630      	mov	r0, r6
 8009c36:	f7ff fe49 	bl	80098cc <_Bfree>
 8009c3a:	4647      	mov	r7, r8
 8009c3c:	106d      	asrs	r5, r5, #1
 8009c3e:	d00b      	beq.n	8009c58 <__pow5mult+0xa0>
 8009c40:	6820      	ldr	r0, [r4, #0]
 8009c42:	b938      	cbnz	r0, 8009c54 <__pow5mult+0x9c>
 8009c44:	4622      	mov	r2, r4
 8009c46:	4621      	mov	r1, r4
 8009c48:	4630      	mov	r0, r6
 8009c4a:	f7ff ff0b 	bl	8009a64 <__multiply>
 8009c4e:	6020      	str	r0, [r4, #0]
 8009c50:	f8c0 9000 	str.w	r9, [r0]
 8009c54:	4604      	mov	r4, r0
 8009c56:	e7e4      	b.n	8009c22 <__pow5mult+0x6a>
 8009c58:	4638      	mov	r0, r7
 8009c5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c5e:	bf00      	nop
 8009c60:	0800aa00 	.word	0x0800aa00
 8009c64:	0800a831 	.word	0x0800a831
 8009c68:	0800a8b1 	.word	0x0800a8b1

08009c6c <__lshift>:
 8009c6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c70:	460c      	mov	r4, r1
 8009c72:	6849      	ldr	r1, [r1, #4]
 8009c74:	6923      	ldr	r3, [r4, #16]
 8009c76:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009c7a:	68a3      	ldr	r3, [r4, #8]
 8009c7c:	4607      	mov	r7, r0
 8009c7e:	4691      	mov	r9, r2
 8009c80:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009c84:	f108 0601 	add.w	r6, r8, #1
 8009c88:	42b3      	cmp	r3, r6
 8009c8a:	db0b      	blt.n	8009ca4 <__lshift+0x38>
 8009c8c:	4638      	mov	r0, r7
 8009c8e:	f7ff fddd 	bl	800984c <_Balloc>
 8009c92:	4605      	mov	r5, r0
 8009c94:	b948      	cbnz	r0, 8009caa <__lshift+0x3e>
 8009c96:	4602      	mov	r2, r0
 8009c98:	4b28      	ldr	r3, [pc, #160]	; (8009d3c <__lshift+0xd0>)
 8009c9a:	4829      	ldr	r0, [pc, #164]	; (8009d40 <__lshift+0xd4>)
 8009c9c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8009ca0:	f000 fa0e 	bl	800a0c0 <__assert_func>
 8009ca4:	3101      	adds	r1, #1
 8009ca6:	005b      	lsls	r3, r3, #1
 8009ca8:	e7ee      	b.n	8009c88 <__lshift+0x1c>
 8009caa:	2300      	movs	r3, #0
 8009cac:	f100 0114 	add.w	r1, r0, #20
 8009cb0:	f100 0210 	add.w	r2, r0, #16
 8009cb4:	4618      	mov	r0, r3
 8009cb6:	4553      	cmp	r3, sl
 8009cb8:	db33      	blt.n	8009d22 <__lshift+0xb6>
 8009cba:	6920      	ldr	r0, [r4, #16]
 8009cbc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009cc0:	f104 0314 	add.w	r3, r4, #20
 8009cc4:	f019 091f 	ands.w	r9, r9, #31
 8009cc8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009ccc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009cd0:	d02b      	beq.n	8009d2a <__lshift+0xbe>
 8009cd2:	f1c9 0e20 	rsb	lr, r9, #32
 8009cd6:	468a      	mov	sl, r1
 8009cd8:	2200      	movs	r2, #0
 8009cda:	6818      	ldr	r0, [r3, #0]
 8009cdc:	fa00 f009 	lsl.w	r0, r0, r9
 8009ce0:	4310      	orrs	r0, r2
 8009ce2:	f84a 0b04 	str.w	r0, [sl], #4
 8009ce6:	f853 2b04 	ldr.w	r2, [r3], #4
 8009cea:	459c      	cmp	ip, r3
 8009cec:	fa22 f20e 	lsr.w	r2, r2, lr
 8009cf0:	d8f3      	bhi.n	8009cda <__lshift+0x6e>
 8009cf2:	ebac 0304 	sub.w	r3, ip, r4
 8009cf6:	3b15      	subs	r3, #21
 8009cf8:	f023 0303 	bic.w	r3, r3, #3
 8009cfc:	3304      	adds	r3, #4
 8009cfe:	f104 0015 	add.w	r0, r4, #21
 8009d02:	4584      	cmp	ip, r0
 8009d04:	bf38      	it	cc
 8009d06:	2304      	movcc	r3, #4
 8009d08:	50ca      	str	r2, [r1, r3]
 8009d0a:	b10a      	cbz	r2, 8009d10 <__lshift+0xa4>
 8009d0c:	f108 0602 	add.w	r6, r8, #2
 8009d10:	3e01      	subs	r6, #1
 8009d12:	4638      	mov	r0, r7
 8009d14:	612e      	str	r6, [r5, #16]
 8009d16:	4621      	mov	r1, r4
 8009d18:	f7ff fdd8 	bl	80098cc <_Bfree>
 8009d1c:	4628      	mov	r0, r5
 8009d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d22:	f842 0f04 	str.w	r0, [r2, #4]!
 8009d26:	3301      	adds	r3, #1
 8009d28:	e7c5      	b.n	8009cb6 <__lshift+0x4a>
 8009d2a:	3904      	subs	r1, #4
 8009d2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d30:	f841 2f04 	str.w	r2, [r1, #4]!
 8009d34:	459c      	cmp	ip, r3
 8009d36:	d8f9      	bhi.n	8009d2c <__lshift+0xc0>
 8009d38:	e7ea      	b.n	8009d10 <__lshift+0xa4>
 8009d3a:	bf00      	nop
 8009d3c:	0800a8a0 	.word	0x0800a8a0
 8009d40:	0800a8b1 	.word	0x0800a8b1

08009d44 <__mcmp>:
 8009d44:	b530      	push	{r4, r5, lr}
 8009d46:	6902      	ldr	r2, [r0, #16]
 8009d48:	690c      	ldr	r4, [r1, #16]
 8009d4a:	1b12      	subs	r2, r2, r4
 8009d4c:	d10e      	bne.n	8009d6c <__mcmp+0x28>
 8009d4e:	f100 0314 	add.w	r3, r0, #20
 8009d52:	3114      	adds	r1, #20
 8009d54:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009d58:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009d5c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009d60:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009d64:	42a5      	cmp	r5, r4
 8009d66:	d003      	beq.n	8009d70 <__mcmp+0x2c>
 8009d68:	d305      	bcc.n	8009d76 <__mcmp+0x32>
 8009d6a:	2201      	movs	r2, #1
 8009d6c:	4610      	mov	r0, r2
 8009d6e:	bd30      	pop	{r4, r5, pc}
 8009d70:	4283      	cmp	r3, r0
 8009d72:	d3f3      	bcc.n	8009d5c <__mcmp+0x18>
 8009d74:	e7fa      	b.n	8009d6c <__mcmp+0x28>
 8009d76:	f04f 32ff 	mov.w	r2, #4294967295
 8009d7a:	e7f7      	b.n	8009d6c <__mcmp+0x28>

08009d7c <__mdiff>:
 8009d7c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d80:	460c      	mov	r4, r1
 8009d82:	4606      	mov	r6, r0
 8009d84:	4611      	mov	r1, r2
 8009d86:	4620      	mov	r0, r4
 8009d88:	4690      	mov	r8, r2
 8009d8a:	f7ff ffdb 	bl	8009d44 <__mcmp>
 8009d8e:	1e05      	subs	r5, r0, #0
 8009d90:	d110      	bne.n	8009db4 <__mdiff+0x38>
 8009d92:	4629      	mov	r1, r5
 8009d94:	4630      	mov	r0, r6
 8009d96:	f7ff fd59 	bl	800984c <_Balloc>
 8009d9a:	b930      	cbnz	r0, 8009daa <__mdiff+0x2e>
 8009d9c:	4b3a      	ldr	r3, [pc, #232]	; (8009e88 <__mdiff+0x10c>)
 8009d9e:	4602      	mov	r2, r0
 8009da0:	f240 2137 	movw	r1, #567	; 0x237
 8009da4:	4839      	ldr	r0, [pc, #228]	; (8009e8c <__mdiff+0x110>)
 8009da6:	f000 f98b 	bl	800a0c0 <__assert_func>
 8009daa:	2301      	movs	r3, #1
 8009dac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009db0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009db4:	bfa4      	itt	ge
 8009db6:	4643      	movge	r3, r8
 8009db8:	46a0      	movge	r8, r4
 8009dba:	4630      	mov	r0, r6
 8009dbc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009dc0:	bfa6      	itte	ge
 8009dc2:	461c      	movge	r4, r3
 8009dc4:	2500      	movge	r5, #0
 8009dc6:	2501      	movlt	r5, #1
 8009dc8:	f7ff fd40 	bl	800984c <_Balloc>
 8009dcc:	b920      	cbnz	r0, 8009dd8 <__mdiff+0x5c>
 8009dce:	4b2e      	ldr	r3, [pc, #184]	; (8009e88 <__mdiff+0x10c>)
 8009dd0:	4602      	mov	r2, r0
 8009dd2:	f240 2145 	movw	r1, #581	; 0x245
 8009dd6:	e7e5      	b.n	8009da4 <__mdiff+0x28>
 8009dd8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009ddc:	6926      	ldr	r6, [r4, #16]
 8009dde:	60c5      	str	r5, [r0, #12]
 8009de0:	f104 0914 	add.w	r9, r4, #20
 8009de4:	f108 0514 	add.w	r5, r8, #20
 8009de8:	f100 0e14 	add.w	lr, r0, #20
 8009dec:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009df0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009df4:	f108 0210 	add.w	r2, r8, #16
 8009df8:	46f2      	mov	sl, lr
 8009dfa:	2100      	movs	r1, #0
 8009dfc:	f859 3b04 	ldr.w	r3, [r9], #4
 8009e00:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009e04:	fa11 f88b 	uxtah	r8, r1, fp
 8009e08:	b299      	uxth	r1, r3
 8009e0a:	0c1b      	lsrs	r3, r3, #16
 8009e0c:	eba8 0801 	sub.w	r8, r8, r1
 8009e10:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009e14:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009e18:	fa1f f888 	uxth.w	r8, r8
 8009e1c:	1419      	asrs	r1, r3, #16
 8009e1e:	454e      	cmp	r6, r9
 8009e20:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009e24:	f84a 3b04 	str.w	r3, [sl], #4
 8009e28:	d8e8      	bhi.n	8009dfc <__mdiff+0x80>
 8009e2a:	1b33      	subs	r3, r6, r4
 8009e2c:	3b15      	subs	r3, #21
 8009e2e:	f023 0303 	bic.w	r3, r3, #3
 8009e32:	3304      	adds	r3, #4
 8009e34:	3415      	adds	r4, #21
 8009e36:	42a6      	cmp	r6, r4
 8009e38:	bf38      	it	cc
 8009e3a:	2304      	movcc	r3, #4
 8009e3c:	441d      	add	r5, r3
 8009e3e:	4473      	add	r3, lr
 8009e40:	469e      	mov	lr, r3
 8009e42:	462e      	mov	r6, r5
 8009e44:	4566      	cmp	r6, ip
 8009e46:	d30e      	bcc.n	8009e66 <__mdiff+0xea>
 8009e48:	f10c 0203 	add.w	r2, ip, #3
 8009e4c:	1b52      	subs	r2, r2, r5
 8009e4e:	f022 0203 	bic.w	r2, r2, #3
 8009e52:	3d03      	subs	r5, #3
 8009e54:	45ac      	cmp	ip, r5
 8009e56:	bf38      	it	cc
 8009e58:	2200      	movcc	r2, #0
 8009e5a:	4413      	add	r3, r2
 8009e5c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8009e60:	b17a      	cbz	r2, 8009e82 <__mdiff+0x106>
 8009e62:	6107      	str	r7, [r0, #16]
 8009e64:	e7a4      	b.n	8009db0 <__mdiff+0x34>
 8009e66:	f856 8b04 	ldr.w	r8, [r6], #4
 8009e6a:	fa11 f288 	uxtah	r2, r1, r8
 8009e6e:	1414      	asrs	r4, r2, #16
 8009e70:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009e74:	b292      	uxth	r2, r2
 8009e76:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009e7a:	f84e 2b04 	str.w	r2, [lr], #4
 8009e7e:	1421      	asrs	r1, r4, #16
 8009e80:	e7e0      	b.n	8009e44 <__mdiff+0xc8>
 8009e82:	3f01      	subs	r7, #1
 8009e84:	e7ea      	b.n	8009e5c <__mdiff+0xe0>
 8009e86:	bf00      	nop
 8009e88:	0800a8a0 	.word	0x0800a8a0
 8009e8c:	0800a8b1 	.word	0x0800a8b1

08009e90 <__d2b>:
 8009e90:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009e94:	460f      	mov	r7, r1
 8009e96:	2101      	movs	r1, #1
 8009e98:	ec59 8b10 	vmov	r8, r9, d0
 8009e9c:	4616      	mov	r6, r2
 8009e9e:	f7ff fcd5 	bl	800984c <_Balloc>
 8009ea2:	4604      	mov	r4, r0
 8009ea4:	b930      	cbnz	r0, 8009eb4 <__d2b+0x24>
 8009ea6:	4602      	mov	r2, r0
 8009ea8:	4b24      	ldr	r3, [pc, #144]	; (8009f3c <__d2b+0xac>)
 8009eaa:	4825      	ldr	r0, [pc, #148]	; (8009f40 <__d2b+0xb0>)
 8009eac:	f240 310f 	movw	r1, #783	; 0x30f
 8009eb0:	f000 f906 	bl	800a0c0 <__assert_func>
 8009eb4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009eb8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009ebc:	bb2d      	cbnz	r5, 8009f0a <__d2b+0x7a>
 8009ebe:	9301      	str	r3, [sp, #4]
 8009ec0:	f1b8 0300 	subs.w	r3, r8, #0
 8009ec4:	d026      	beq.n	8009f14 <__d2b+0x84>
 8009ec6:	4668      	mov	r0, sp
 8009ec8:	9300      	str	r3, [sp, #0]
 8009eca:	f7ff fd87 	bl	80099dc <__lo0bits>
 8009ece:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009ed2:	b1e8      	cbz	r0, 8009f10 <__d2b+0x80>
 8009ed4:	f1c0 0320 	rsb	r3, r0, #32
 8009ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8009edc:	430b      	orrs	r3, r1
 8009ede:	40c2      	lsrs	r2, r0
 8009ee0:	6163      	str	r3, [r4, #20]
 8009ee2:	9201      	str	r2, [sp, #4]
 8009ee4:	9b01      	ldr	r3, [sp, #4]
 8009ee6:	61a3      	str	r3, [r4, #24]
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	bf14      	ite	ne
 8009eec:	2202      	movne	r2, #2
 8009eee:	2201      	moveq	r2, #1
 8009ef0:	6122      	str	r2, [r4, #16]
 8009ef2:	b1bd      	cbz	r5, 8009f24 <__d2b+0x94>
 8009ef4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009ef8:	4405      	add	r5, r0
 8009efa:	603d      	str	r5, [r7, #0]
 8009efc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009f00:	6030      	str	r0, [r6, #0]
 8009f02:	4620      	mov	r0, r4
 8009f04:	b003      	add	sp, #12
 8009f06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009f0a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009f0e:	e7d6      	b.n	8009ebe <__d2b+0x2e>
 8009f10:	6161      	str	r1, [r4, #20]
 8009f12:	e7e7      	b.n	8009ee4 <__d2b+0x54>
 8009f14:	a801      	add	r0, sp, #4
 8009f16:	f7ff fd61 	bl	80099dc <__lo0bits>
 8009f1a:	9b01      	ldr	r3, [sp, #4]
 8009f1c:	6163      	str	r3, [r4, #20]
 8009f1e:	3020      	adds	r0, #32
 8009f20:	2201      	movs	r2, #1
 8009f22:	e7e5      	b.n	8009ef0 <__d2b+0x60>
 8009f24:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009f28:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009f2c:	6038      	str	r0, [r7, #0]
 8009f2e:	6918      	ldr	r0, [r3, #16]
 8009f30:	f7ff fd34 	bl	800999c <__hi0bits>
 8009f34:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009f38:	e7e2      	b.n	8009f00 <__d2b+0x70>
 8009f3a:	bf00      	nop
 8009f3c:	0800a8a0 	.word	0x0800a8a0
 8009f40:	0800a8b1 	.word	0x0800a8b1

08009f44 <__sflush_r>:
 8009f44:	898a      	ldrh	r2, [r1, #12]
 8009f46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f4a:	4605      	mov	r5, r0
 8009f4c:	0710      	lsls	r0, r2, #28
 8009f4e:	460c      	mov	r4, r1
 8009f50:	d458      	bmi.n	800a004 <__sflush_r+0xc0>
 8009f52:	684b      	ldr	r3, [r1, #4]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	dc05      	bgt.n	8009f64 <__sflush_r+0x20>
 8009f58:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	dc02      	bgt.n	8009f64 <__sflush_r+0x20>
 8009f5e:	2000      	movs	r0, #0
 8009f60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f64:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009f66:	2e00      	cmp	r6, #0
 8009f68:	d0f9      	beq.n	8009f5e <__sflush_r+0x1a>
 8009f6a:	2300      	movs	r3, #0
 8009f6c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009f70:	682f      	ldr	r7, [r5, #0]
 8009f72:	6a21      	ldr	r1, [r4, #32]
 8009f74:	602b      	str	r3, [r5, #0]
 8009f76:	d032      	beq.n	8009fde <__sflush_r+0x9a>
 8009f78:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009f7a:	89a3      	ldrh	r3, [r4, #12]
 8009f7c:	075a      	lsls	r2, r3, #29
 8009f7e:	d505      	bpl.n	8009f8c <__sflush_r+0x48>
 8009f80:	6863      	ldr	r3, [r4, #4]
 8009f82:	1ac0      	subs	r0, r0, r3
 8009f84:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009f86:	b10b      	cbz	r3, 8009f8c <__sflush_r+0x48>
 8009f88:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009f8a:	1ac0      	subs	r0, r0, r3
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	4602      	mov	r2, r0
 8009f90:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009f92:	6a21      	ldr	r1, [r4, #32]
 8009f94:	4628      	mov	r0, r5
 8009f96:	47b0      	blx	r6
 8009f98:	1c43      	adds	r3, r0, #1
 8009f9a:	89a3      	ldrh	r3, [r4, #12]
 8009f9c:	d106      	bne.n	8009fac <__sflush_r+0x68>
 8009f9e:	6829      	ldr	r1, [r5, #0]
 8009fa0:	291d      	cmp	r1, #29
 8009fa2:	d82b      	bhi.n	8009ffc <__sflush_r+0xb8>
 8009fa4:	4a29      	ldr	r2, [pc, #164]	; (800a04c <__sflush_r+0x108>)
 8009fa6:	410a      	asrs	r2, r1
 8009fa8:	07d6      	lsls	r6, r2, #31
 8009faa:	d427      	bmi.n	8009ffc <__sflush_r+0xb8>
 8009fac:	2200      	movs	r2, #0
 8009fae:	6062      	str	r2, [r4, #4]
 8009fb0:	04d9      	lsls	r1, r3, #19
 8009fb2:	6922      	ldr	r2, [r4, #16]
 8009fb4:	6022      	str	r2, [r4, #0]
 8009fb6:	d504      	bpl.n	8009fc2 <__sflush_r+0x7e>
 8009fb8:	1c42      	adds	r2, r0, #1
 8009fba:	d101      	bne.n	8009fc0 <__sflush_r+0x7c>
 8009fbc:	682b      	ldr	r3, [r5, #0]
 8009fbe:	b903      	cbnz	r3, 8009fc2 <__sflush_r+0x7e>
 8009fc0:	6560      	str	r0, [r4, #84]	; 0x54
 8009fc2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009fc4:	602f      	str	r7, [r5, #0]
 8009fc6:	2900      	cmp	r1, #0
 8009fc8:	d0c9      	beq.n	8009f5e <__sflush_r+0x1a>
 8009fca:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009fce:	4299      	cmp	r1, r3
 8009fd0:	d002      	beq.n	8009fd8 <__sflush_r+0x94>
 8009fd2:	4628      	mov	r0, r5
 8009fd4:	f7ff fb3a 	bl	800964c <_free_r>
 8009fd8:	2000      	movs	r0, #0
 8009fda:	6360      	str	r0, [r4, #52]	; 0x34
 8009fdc:	e7c0      	b.n	8009f60 <__sflush_r+0x1c>
 8009fde:	2301      	movs	r3, #1
 8009fe0:	4628      	mov	r0, r5
 8009fe2:	47b0      	blx	r6
 8009fe4:	1c41      	adds	r1, r0, #1
 8009fe6:	d1c8      	bne.n	8009f7a <__sflush_r+0x36>
 8009fe8:	682b      	ldr	r3, [r5, #0]
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d0c5      	beq.n	8009f7a <__sflush_r+0x36>
 8009fee:	2b1d      	cmp	r3, #29
 8009ff0:	d001      	beq.n	8009ff6 <__sflush_r+0xb2>
 8009ff2:	2b16      	cmp	r3, #22
 8009ff4:	d101      	bne.n	8009ffa <__sflush_r+0xb6>
 8009ff6:	602f      	str	r7, [r5, #0]
 8009ff8:	e7b1      	b.n	8009f5e <__sflush_r+0x1a>
 8009ffa:	89a3      	ldrh	r3, [r4, #12]
 8009ffc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a000:	81a3      	strh	r3, [r4, #12]
 800a002:	e7ad      	b.n	8009f60 <__sflush_r+0x1c>
 800a004:	690f      	ldr	r7, [r1, #16]
 800a006:	2f00      	cmp	r7, #0
 800a008:	d0a9      	beq.n	8009f5e <__sflush_r+0x1a>
 800a00a:	0793      	lsls	r3, r2, #30
 800a00c:	680e      	ldr	r6, [r1, #0]
 800a00e:	bf08      	it	eq
 800a010:	694b      	ldreq	r3, [r1, #20]
 800a012:	600f      	str	r7, [r1, #0]
 800a014:	bf18      	it	ne
 800a016:	2300      	movne	r3, #0
 800a018:	eba6 0807 	sub.w	r8, r6, r7
 800a01c:	608b      	str	r3, [r1, #8]
 800a01e:	f1b8 0f00 	cmp.w	r8, #0
 800a022:	dd9c      	ble.n	8009f5e <__sflush_r+0x1a>
 800a024:	6a21      	ldr	r1, [r4, #32]
 800a026:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a028:	4643      	mov	r3, r8
 800a02a:	463a      	mov	r2, r7
 800a02c:	4628      	mov	r0, r5
 800a02e:	47b0      	blx	r6
 800a030:	2800      	cmp	r0, #0
 800a032:	dc06      	bgt.n	800a042 <__sflush_r+0xfe>
 800a034:	89a3      	ldrh	r3, [r4, #12]
 800a036:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a03a:	81a3      	strh	r3, [r4, #12]
 800a03c:	f04f 30ff 	mov.w	r0, #4294967295
 800a040:	e78e      	b.n	8009f60 <__sflush_r+0x1c>
 800a042:	4407      	add	r7, r0
 800a044:	eba8 0800 	sub.w	r8, r8, r0
 800a048:	e7e9      	b.n	800a01e <__sflush_r+0xda>
 800a04a:	bf00      	nop
 800a04c:	dfbffffe 	.word	0xdfbffffe

0800a050 <_fflush_r>:
 800a050:	b538      	push	{r3, r4, r5, lr}
 800a052:	690b      	ldr	r3, [r1, #16]
 800a054:	4605      	mov	r5, r0
 800a056:	460c      	mov	r4, r1
 800a058:	b913      	cbnz	r3, 800a060 <_fflush_r+0x10>
 800a05a:	2500      	movs	r5, #0
 800a05c:	4628      	mov	r0, r5
 800a05e:	bd38      	pop	{r3, r4, r5, pc}
 800a060:	b118      	cbz	r0, 800a06a <_fflush_r+0x1a>
 800a062:	6a03      	ldr	r3, [r0, #32]
 800a064:	b90b      	cbnz	r3, 800a06a <_fflush_r+0x1a>
 800a066:	f7fe fb19 	bl	800869c <__sinit>
 800a06a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d0f3      	beq.n	800a05a <_fflush_r+0xa>
 800a072:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a074:	07d0      	lsls	r0, r2, #31
 800a076:	d404      	bmi.n	800a082 <_fflush_r+0x32>
 800a078:	0599      	lsls	r1, r3, #22
 800a07a:	d402      	bmi.n	800a082 <_fflush_r+0x32>
 800a07c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a07e:	f7fe fc59 	bl	8008934 <__retarget_lock_acquire_recursive>
 800a082:	4628      	mov	r0, r5
 800a084:	4621      	mov	r1, r4
 800a086:	f7ff ff5d 	bl	8009f44 <__sflush_r>
 800a08a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a08c:	07da      	lsls	r2, r3, #31
 800a08e:	4605      	mov	r5, r0
 800a090:	d4e4      	bmi.n	800a05c <_fflush_r+0xc>
 800a092:	89a3      	ldrh	r3, [r4, #12]
 800a094:	059b      	lsls	r3, r3, #22
 800a096:	d4e1      	bmi.n	800a05c <_fflush_r+0xc>
 800a098:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a09a:	f7fe fc4c 	bl	8008936 <__retarget_lock_release_recursive>
 800a09e:	e7dd      	b.n	800a05c <_fflush_r+0xc>

0800a0a0 <_sbrk_r>:
 800a0a0:	b538      	push	{r3, r4, r5, lr}
 800a0a2:	4d06      	ldr	r5, [pc, #24]	; (800a0bc <_sbrk_r+0x1c>)
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	4604      	mov	r4, r0
 800a0a8:	4608      	mov	r0, r1
 800a0aa:	602b      	str	r3, [r5, #0]
 800a0ac:	f7f8 f9d0 	bl	8002450 <_sbrk>
 800a0b0:	1c43      	adds	r3, r0, #1
 800a0b2:	d102      	bne.n	800a0ba <_sbrk_r+0x1a>
 800a0b4:	682b      	ldr	r3, [r5, #0]
 800a0b6:	b103      	cbz	r3, 800a0ba <_sbrk_r+0x1a>
 800a0b8:	6023      	str	r3, [r4, #0]
 800a0ba:	bd38      	pop	{r3, r4, r5, pc}
 800a0bc:	20004540 	.word	0x20004540

0800a0c0 <__assert_func>:
 800a0c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a0c2:	4614      	mov	r4, r2
 800a0c4:	461a      	mov	r2, r3
 800a0c6:	4b09      	ldr	r3, [pc, #36]	; (800a0ec <__assert_func+0x2c>)
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	4605      	mov	r5, r0
 800a0cc:	68d8      	ldr	r0, [r3, #12]
 800a0ce:	b14c      	cbz	r4, 800a0e4 <__assert_func+0x24>
 800a0d0:	4b07      	ldr	r3, [pc, #28]	; (800a0f0 <__assert_func+0x30>)
 800a0d2:	9100      	str	r1, [sp, #0]
 800a0d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a0d8:	4906      	ldr	r1, [pc, #24]	; (800a0f4 <__assert_func+0x34>)
 800a0da:	462b      	mov	r3, r5
 800a0dc:	f000 f844 	bl	800a168 <fiprintf>
 800a0e0:	f000 f854 	bl	800a18c <abort>
 800a0e4:	4b04      	ldr	r3, [pc, #16]	; (800a0f8 <__assert_func+0x38>)
 800a0e6:	461c      	mov	r4, r3
 800a0e8:	e7f3      	b.n	800a0d2 <__assert_func+0x12>
 800a0ea:	bf00      	nop
 800a0ec:	20000074 	.word	0x20000074
 800a0f0:	0800aa16 	.word	0x0800aa16
 800a0f4:	0800aa23 	.word	0x0800aa23
 800a0f8:	0800aa51 	.word	0x0800aa51

0800a0fc <_calloc_r>:
 800a0fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a0fe:	fba1 2402 	umull	r2, r4, r1, r2
 800a102:	b94c      	cbnz	r4, 800a118 <_calloc_r+0x1c>
 800a104:	4611      	mov	r1, r2
 800a106:	9201      	str	r2, [sp, #4]
 800a108:	f7ff fb14 	bl	8009734 <_malloc_r>
 800a10c:	9a01      	ldr	r2, [sp, #4]
 800a10e:	4605      	mov	r5, r0
 800a110:	b930      	cbnz	r0, 800a120 <_calloc_r+0x24>
 800a112:	4628      	mov	r0, r5
 800a114:	b003      	add	sp, #12
 800a116:	bd30      	pop	{r4, r5, pc}
 800a118:	220c      	movs	r2, #12
 800a11a:	6002      	str	r2, [r0, #0]
 800a11c:	2500      	movs	r5, #0
 800a11e:	e7f8      	b.n	800a112 <_calloc_r+0x16>
 800a120:	4621      	mov	r1, r4
 800a122:	f7fe fb34 	bl	800878e <memset>
 800a126:	e7f4      	b.n	800a112 <_calloc_r+0x16>

0800a128 <__ascii_mbtowc>:
 800a128:	b082      	sub	sp, #8
 800a12a:	b901      	cbnz	r1, 800a12e <__ascii_mbtowc+0x6>
 800a12c:	a901      	add	r1, sp, #4
 800a12e:	b142      	cbz	r2, 800a142 <__ascii_mbtowc+0x1a>
 800a130:	b14b      	cbz	r3, 800a146 <__ascii_mbtowc+0x1e>
 800a132:	7813      	ldrb	r3, [r2, #0]
 800a134:	600b      	str	r3, [r1, #0]
 800a136:	7812      	ldrb	r2, [r2, #0]
 800a138:	1e10      	subs	r0, r2, #0
 800a13a:	bf18      	it	ne
 800a13c:	2001      	movne	r0, #1
 800a13e:	b002      	add	sp, #8
 800a140:	4770      	bx	lr
 800a142:	4610      	mov	r0, r2
 800a144:	e7fb      	b.n	800a13e <__ascii_mbtowc+0x16>
 800a146:	f06f 0001 	mvn.w	r0, #1
 800a14a:	e7f8      	b.n	800a13e <__ascii_mbtowc+0x16>

0800a14c <__ascii_wctomb>:
 800a14c:	b149      	cbz	r1, 800a162 <__ascii_wctomb+0x16>
 800a14e:	2aff      	cmp	r2, #255	; 0xff
 800a150:	bf85      	ittet	hi
 800a152:	238a      	movhi	r3, #138	; 0x8a
 800a154:	6003      	strhi	r3, [r0, #0]
 800a156:	700a      	strbls	r2, [r1, #0]
 800a158:	f04f 30ff 	movhi.w	r0, #4294967295
 800a15c:	bf98      	it	ls
 800a15e:	2001      	movls	r0, #1
 800a160:	4770      	bx	lr
 800a162:	4608      	mov	r0, r1
 800a164:	4770      	bx	lr
	...

0800a168 <fiprintf>:
 800a168:	b40e      	push	{r1, r2, r3}
 800a16a:	b503      	push	{r0, r1, lr}
 800a16c:	4601      	mov	r1, r0
 800a16e:	ab03      	add	r3, sp, #12
 800a170:	4805      	ldr	r0, [pc, #20]	; (800a188 <fiprintf+0x20>)
 800a172:	f853 2b04 	ldr.w	r2, [r3], #4
 800a176:	6800      	ldr	r0, [r0, #0]
 800a178:	9301      	str	r3, [sp, #4]
 800a17a:	f000 f837 	bl	800a1ec <_vfiprintf_r>
 800a17e:	b002      	add	sp, #8
 800a180:	f85d eb04 	ldr.w	lr, [sp], #4
 800a184:	b003      	add	sp, #12
 800a186:	4770      	bx	lr
 800a188:	20000074 	.word	0x20000074

0800a18c <abort>:
 800a18c:	b508      	push	{r3, lr}
 800a18e:	2006      	movs	r0, #6
 800a190:	f000 fa04 	bl	800a59c <raise>
 800a194:	2001      	movs	r0, #1
 800a196:	f7f8 f8e3 	bl	8002360 <_exit>

0800a19a <__sfputc_r>:
 800a19a:	6893      	ldr	r3, [r2, #8]
 800a19c:	3b01      	subs	r3, #1
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	b410      	push	{r4}
 800a1a2:	6093      	str	r3, [r2, #8]
 800a1a4:	da08      	bge.n	800a1b8 <__sfputc_r+0x1e>
 800a1a6:	6994      	ldr	r4, [r2, #24]
 800a1a8:	42a3      	cmp	r3, r4
 800a1aa:	db01      	blt.n	800a1b0 <__sfputc_r+0x16>
 800a1ac:	290a      	cmp	r1, #10
 800a1ae:	d103      	bne.n	800a1b8 <__sfputc_r+0x1e>
 800a1b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a1b4:	f000 b934 	b.w	800a420 <__swbuf_r>
 800a1b8:	6813      	ldr	r3, [r2, #0]
 800a1ba:	1c58      	adds	r0, r3, #1
 800a1bc:	6010      	str	r0, [r2, #0]
 800a1be:	7019      	strb	r1, [r3, #0]
 800a1c0:	4608      	mov	r0, r1
 800a1c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a1c6:	4770      	bx	lr

0800a1c8 <__sfputs_r>:
 800a1c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1ca:	4606      	mov	r6, r0
 800a1cc:	460f      	mov	r7, r1
 800a1ce:	4614      	mov	r4, r2
 800a1d0:	18d5      	adds	r5, r2, r3
 800a1d2:	42ac      	cmp	r4, r5
 800a1d4:	d101      	bne.n	800a1da <__sfputs_r+0x12>
 800a1d6:	2000      	movs	r0, #0
 800a1d8:	e007      	b.n	800a1ea <__sfputs_r+0x22>
 800a1da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1de:	463a      	mov	r2, r7
 800a1e0:	4630      	mov	r0, r6
 800a1e2:	f7ff ffda 	bl	800a19a <__sfputc_r>
 800a1e6:	1c43      	adds	r3, r0, #1
 800a1e8:	d1f3      	bne.n	800a1d2 <__sfputs_r+0xa>
 800a1ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a1ec <_vfiprintf_r>:
 800a1ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1f0:	460d      	mov	r5, r1
 800a1f2:	b09d      	sub	sp, #116	; 0x74
 800a1f4:	4614      	mov	r4, r2
 800a1f6:	4698      	mov	r8, r3
 800a1f8:	4606      	mov	r6, r0
 800a1fa:	b118      	cbz	r0, 800a204 <_vfiprintf_r+0x18>
 800a1fc:	6a03      	ldr	r3, [r0, #32]
 800a1fe:	b90b      	cbnz	r3, 800a204 <_vfiprintf_r+0x18>
 800a200:	f7fe fa4c 	bl	800869c <__sinit>
 800a204:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a206:	07d9      	lsls	r1, r3, #31
 800a208:	d405      	bmi.n	800a216 <_vfiprintf_r+0x2a>
 800a20a:	89ab      	ldrh	r3, [r5, #12]
 800a20c:	059a      	lsls	r2, r3, #22
 800a20e:	d402      	bmi.n	800a216 <_vfiprintf_r+0x2a>
 800a210:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a212:	f7fe fb8f 	bl	8008934 <__retarget_lock_acquire_recursive>
 800a216:	89ab      	ldrh	r3, [r5, #12]
 800a218:	071b      	lsls	r3, r3, #28
 800a21a:	d501      	bpl.n	800a220 <_vfiprintf_r+0x34>
 800a21c:	692b      	ldr	r3, [r5, #16]
 800a21e:	b99b      	cbnz	r3, 800a248 <_vfiprintf_r+0x5c>
 800a220:	4629      	mov	r1, r5
 800a222:	4630      	mov	r0, r6
 800a224:	f000 f93a 	bl	800a49c <__swsetup_r>
 800a228:	b170      	cbz	r0, 800a248 <_vfiprintf_r+0x5c>
 800a22a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a22c:	07dc      	lsls	r4, r3, #31
 800a22e:	d504      	bpl.n	800a23a <_vfiprintf_r+0x4e>
 800a230:	f04f 30ff 	mov.w	r0, #4294967295
 800a234:	b01d      	add	sp, #116	; 0x74
 800a236:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a23a:	89ab      	ldrh	r3, [r5, #12]
 800a23c:	0598      	lsls	r0, r3, #22
 800a23e:	d4f7      	bmi.n	800a230 <_vfiprintf_r+0x44>
 800a240:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a242:	f7fe fb78 	bl	8008936 <__retarget_lock_release_recursive>
 800a246:	e7f3      	b.n	800a230 <_vfiprintf_r+0x44>
 800a248:	2300      	movs	r3, #0
 800a24a:	9309      	str	r3, [sp, #36]	; 0x24
 800a24c:	2320      	movs	r3, #32
 800a24e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a252:	f8cd 800c 	str.w	r8, [sp, #12]
 800a256:	2330      	movs	r3, #48	; 0x30
 800a258:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800a40c <_vfiprintf_r+0x220>
 800a25c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a260:	f04f 0901 	mov.w	r9, #1
 800a264:	4623      	mov	r3, r4
 800a266:	469a      	mov	sl, r3
 800a268:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a26c:	b10a      	cbz	r2, 800a272 <_vfiprintf_r+0x86>
 800a26e:	2a25      	cmp	r2, #37	; 0x25
 800a270:	d1f9      	bne.n	800a266 <_vfiprintf_r+0x7a>
 800a272:	ebba 0b04 	subs.w	fp, sl, r4
 800a276:	d00b      	beq.n	800a290 <_vfiprintf_r+0xa4>
 800a278:	465b      	mov	r3, fp
 800a27a:	4622      	mov	r2, r4
 800a27c:	4629      	mov	r1, r5
 800a27e:	4630      	mov	r0, r6
 800a280:	f7ff ffa2 	bl	800a1c8 <__sfputs_r>
 800a284:	3001      	adds	r0, #1
 800a286:	f000 80a9 	beq.w	800a3dc <_vfiprintf_r+0x1f0>
 800a28a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a28c:	445a      	add	r2, fp
 800a28e:	9209      	str	r2, [sp, #36]	; 0x24
 800a290:	f89a 3000 	ldrb.w	r3, [sl]
 800a294:	2b00      	cmp	r3, #0
 800a296:	f000 80a1 	beq.w	800a3dc <_vfiprintf_r+0x1f0>
 800a29a:	2300      	movs	r3, #0
 800a29c:	f04f 32ff 	mov.w	r2, #4294967295
 800a2a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a2a4:	f10a 0a01 	add.w	sl, sl, #1
 800a2a8:	9304      	str	r3, [sp, #16]
 800a2aa:	9307      	str	r3, [sp, #28]
 800a2ac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a2b0:	931a      	str	r3, [sp, #104]	; 0x68
 800a2b2:	4654      	mov	r4, sl
 800a2b4:	2205      	movs	r2, #5
 800a2b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2ba:	4854      	ldr	r0, [pc, #336]	; (800a40c <_vfiprintf_r+0x220>)
 800a2bc:	f7f5 ff98 	bl	80001f0 <memchr>
 800a2c0:	9a04      	ldr	r2, [sp, #16]
 800a2c2:	b9d8      	cbnz	r0, 800a2fc <_vfiprintf_r+0x110>
 800a2c4:	06d1      	lsls	r1, r2, #27
 800a2c6:	bf44      	itt	mi
 800a2c8:	2320      	movmi	r3, #32
 800a2ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a2ce:	0713      	lsls	r3, r2, #28
 800a2d0:	bf44      	itt	mi
 800a2d2:	232b      	movmi	r3, #43	; 0x2b
 800a2d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a2d8:	f89a 3000 	ldrb.w	r3, [sl]
 800a2dc:	2b2a      	cmp	r3, #42	; 0x2a
 800a2de:	d015      	beq.n	800a30c <_vfiprintf_r+0x120>
 800a2e0:	9a07      	ldr	r2, [sp, #28]
 800a2e2:	4654      	mov	r4, sl
 800a2e4:	2000      	movs	r0, #0
 800a2e6:	f04f 0c0a 	mov.w	ip, #10
 800a2ea:	4621      	mov	r1, r4
 800a2ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a2f0:	3b30      	subs	r3, #48	; 0x30
 800a2f2:	2b09      	cmp	r3, #9
 800a2f4:	d94d      	bls.n	800a392 <_vfiprintf_r+0x1a6>
 800a2f6:	b1b0      	cbz	r0, 800a326 <_vfiprintf_r+0x13a>
 800a2f8:	9207      	str	r2, [sp, #28]
 800a2fa:	e014      	b.n	800a326 <_vfiprintf_r+0x13a>
 800a2fc:	eba0 0308 	sub.w	r3, r0, r8
 800a300:	fa09 f303 	lsl.w	r3, r9, r3
 800a304:	4313      	orrs	r3, r2
 800a306:	9304      	str	r3, [sp, #16]
 800a308:	46a2      	mov	sl, r4
 800a30a:	e7d2      	b.n	800a2b2 <_vfiprintf_r+0xc6>
 800a30c:	9b03      	ldr	r3, [sp, #12]
 800a30e:	1d19      	adds	r1, r3, #4
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	9103      	str	r1, [sp, #12]
 800a314:	2b00      	cmp	r3, #0
 800a316:	bfbb      	ittet	lt
 800a318:	425b      	neglt	r3, r3
 800a31a:	f042 0202 	orrlt.w	r2, r2, #2
 800a31e:	9307      	strge	r3, [sp, #28]
 800a320:	9307      	strlt	r3, [sp, #28]
 800a322:	bfb8      	it	lt
 800a324:	9204      	strlt	r2, [sp, #16]
 800a326:	7823      	ldrb	r3, [r4, #0]
 800a328:	2b2e      	cmp	r3, #46	; 0x2e
 800a32a:	d10c      	bne.n	800a346 <_vfiprintf_r+0x15a>
 800a32c:	7863      	ldrb	r3, [r4, #1]
 800a32e:	2b2a      	cmp	r3, #42	; 0x2a
 800a330:	d134      	bne.n	800a39c <_vfiprintf_r+0x1b0>
 800a332:	9b03      	ldr	r3, [sp, #12]
 800a334:	1d1a      	adds	r2, r3, #4
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	9203      	str	r2, [sp, #12]
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	bfb8      	it	lt
 800a33e:	f04f 33ff 	movlt.w	r3, #4294967295
 800a342:	3402      	adds	r4, #2
 800a344:	9305      	str	r3, [sp, #20]
 800a346:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800a41c <_vfiprintf_r+0x230>
 800a34a:	7821      	ldrb	r1, [r4, #0]
 800a34c:	2203      	movs	r2, #3
 800a34e:	4650      	mov	r0, sl
 800a350:	f7f5 ff4e 	bl	80001f0 <memchr>
 800a354:	b138      	cbz	r0, 800a366 <_vfiprintf_r+0x17a>
 800a356:	9b04      	ldr	r3, [sp, #16]
 800a358:	eba0 000a 	sub.w	r0, r0, sl
 800a35c:	2240      	movs	r2, #64	; 0x40
 800a35e:	4082      	lsls	r2, r0
 800a360:	4313      	orrs	r3, r2
 800a362:	3401      	adds	r4, #1
 800a364:	9304      	str	r3, [sp, #16]
 800a366:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a36a:	4829      	ldr	r0, [pc, #164]	; (800a410 <_vfiprintf_r+0x224>)
 800a36c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a370:	2206      	movs	r2, #6
 800a372:	f7f5 ff3d 	bl	80001f0 <memchr>
 800a376:	2800      	cmp	r0, #0
 800a378:	d03f      	beq.n	800a3fa <_vfiprintf_r+0x20e>
 800a37a:	4b26      	ldr	r3, [pc, #152]	; (800a414 <_vfiprintf_r+0x228>)
 800a37c:	bb1b      	cbnz	r3, 800a3c6 <_vfiprintf_r+0x1da>
 800a37e:	9b03      	ldr	r3, [sp, #12]
 800a380:	3307      	adds	r3, #7
 800a382:	f023 0307 	bic.w	r3, r3, #7
 800a386:	3308      	adds	r3, #8
 800a388:	9303      	str	r3, [sp, #12]
 800a38a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a38c:	443b      	add	r3, r7
 800a38e:	9309      	str	r3, [sp, #36]	; 0x24
 800a390:	e768      	b.n	800a264 <_vfiprintf_r+0x78>
 800a392:	fb0c 3202 	mla	r2, ip, r2, r3
 800a396:	460c      	mov	r4, r1
 800a398:	2001      	movs	r0, #1
 800a39a:	e7a6      	b.n	800a2ea <_vfiprintf_r+0xfe>
 800a39c:	2300      	movs	r3, #0
 800a39e:	3401      	adds	r4, #1
 800a3a0:	9305      	str	r3, [sp, #20]
 800a3a2:	4619      	mov	r1, r3
 800a3a4:	f04f 0c0a 	mov.w	ip, #10
 800a3a8:	4620      	mov	r0, r4
 800a3aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a3ae:	3a30      	subs	r2, #48	; 0x30
 800a3b0:	2a09      	cmp	r2, #9
 800a3b2:	d903      	bls.n	800a3bc <_vfiprintf_r+0x1d0>
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d0c6      	beq.n	800a346 <_vfiprintf_r+0x15a>
 800a3b8:	9105      	str	r1, [sp, #20]
 800a3ba:	e7c4      	b.n	800a346 <_vfiprintf_r+0x15a>
 800a3bc:	fb0c 2101 	mla	r1, ip, r1, r2
 800a3c0:	4604      	mov	r4, r0
 800a3c2:	2301      	movs	r3, #1
 800a3c4:	e7f0      	b.n	800a3a8 <_vfiprintf_r+0x1bc>
 800a3c6:	ab03      	add	r3, sp, #12
 800a3c8:	9300      	str	r3, [sp, #0]
 800a3ca:	462a      	mov	r2, r5
 800a3cc:	4b12      	ldr	r3, [pc, #72]	; (800a418 <_vfiprintf_r+0x22c>)
 800a3ce:	a904      	add	r1, sp, #16
 800a3d0:	4630      	mov	r0, r6
 800a3d2:	f7fd fd23 	bl	8007e1c <_printf_float>
 800a3d6:	4607      	mov	r7, r0
 800a3d8:	1c78      	adds	r0, r7, #1
 800a3da:	d1d6      	bne.n	800a38a <_vfiprintf_r+0x19e>
 800a3dc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a3de:	07d9      	lsls	r1, r3, #31
 800a3e0:	d405      	bmi.n	800a3ee <_vfiprintf_r+0x202>
 800a3e2:	89ab      	ldrh	r3, [r5, #12]
 800a3e4:	059a      	lsls	r2, r3, #22
 800a3e6:	d402      	bmi.n	800a3ee <_vfiprintf_r+0x202>
 800a3e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a3ea:	f7fe faa4 	bl	8008936 <__retarget_lock_release_recursive>
 800a3ee:	89ab      	ldrh	r3, [r5, #12]
 800a3f0:	065b      	lsls	r3, r3, #25
 800a3f2:	f53f af1d 	bmi.w	800a230 <_vfiprintf_r+0x44>
 800a3f6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a3f8:	e71c      	b.n	800a234 <_vfiprintf_r+0x48>
 800a3fa:	ab03      	add	r3, sp, #12
 800a3fc:	9300      	str	r3, [sp, #0]
 800a3fe:	462a      	mov	r2, r5
 800a400:	4b05      	ldr	r3, [pc, #20]	; (800a418 <_vfiprintf_r+0x22c>)
 800a402:	a904      	add	r1, sp, #16
 800a404:	4630      	mov	r0, r6
 800a406:	f7fd ffad 	bl	8008364 <_printf_i>
 800a40a:	e7e4      	b.n	800a3d6 <_vfiprintf_r+0x1ea>
 800a40c:	0800ab53 	.word	0x0800ab53
 800a410:	0800ab5d 	.word	0x0800ab5d
 800a414:	08007e1d 	.word	0x08007e1d
 800a418:	0800a1c9 	.word	0x0800a1c9
 800a41c:	0800ab59 	.word	0x0800ab59

0800a420 <__swbuf_r>:
 800a420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a422:	460e      	mov	r6, r1
 800a424:	4614      	mov	r4, r2
 800a426:	4605      	mov	r5, r0
 800a428:	b118      	cbz	r0, 800a432 <__swbuf_r+0x12>
 800a42a:	6a03      	ldr	r3, [r0, #32]
 800a42c:	b90b      	cbnz	r3, 800a432 <__swbuf_r+0x12>
 800a42e:	f7fe f935 	bl	800869c <__sinit>
 800a432:	69a3      	ldr	r3, [r4, #24]
 800a434:	60a3      	str	r3, [r4, #8]
 800a436:	89a3      	ldrh	r3, [r4, #12]
 800a438:	071a      	lsls	r2, r3, #28
 800a43a:	d525      	bpl.n	800a488 <__swbuf_r+0x68>
 800a43c:	6923      	ldr	r3, [r4, #16]
 800a43e:	b31b      	cbz	r3, 800a488 <__swbuf_r+0x68>
 800a440:	6823      	ldr	r3, [r4, #0]
 800a442:	6922      	ldr	r2, [r4, #16]
 800a444:	1a98      	subs	r0, r3, r2
 800a446:	6963      	ldr	r3, [r4, #20]
 800a448:	b2f6      	uxtb	r6, r6
 800a44a:	4283      	cmp	r3, r0
 800a44c:	4637      	mov	r7, r6
 800a44e:	dc04      	bgt.n	800a45a <__swbuf_r+0x3a>
 800a450:	4621      	mov	r1, r4
 800a452:	4628      	mov	r0, r5
 800a454:	f7ff fdfc 	bl	800a050 <_fflush_r>
 800a458:	b9e0      	cbnz	r0, 800a494 <__swbuf_r+0x74>
 800a45a:	68a3      	ldr	r3, [r4, #8]
 800a45c:	3b01      	subs	r3, #1
 800a45e:	60a3      	str	r3, [r4, #8]
 800a460:	6823      	ldr	r3, [r4, #0]
 800a462:	1c5a      	adds	r2, r3, #1
 800a464:	6022      	str	r2, [r4, #0]
 800a466:	701e      	strb	r6, [r3, #0]
 800a468:	6962      	ldr	r2, [r4, #20]
 800a46a:	1c43      	adds	r3, r0, #1
 800a46c:	429a      	cmp	r2, r3
 800a46e:	d004      	beq.n	800a47a <__swbuf_r+0x5a>
 800a470:	89a3      	ldrh	r3, [r4, #12]
 800a472:	07db      	lsls	r3, r3, #31
 800a474:	d506      	bpl.n	800a484 <__swbuf_r+0x64>
 800a476:	2e0a      	cmp	r6, #10
 800a478:	d104      	bne.n	800a484 <__swbuf_r+0x64>
 800a47a:	4621      	mov	r1, r4
 800a47c:	4628      	mov	r0, r5
 800a47e:	f7ff fde7 	bl	800a050 <_fflush_r>
 800a482:	b938      	cbnz	r0, 800a494 <__swbuf_r+0x74>
 800a484:	4638      	mov	r0, r7
 800a486:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a488:	4621      	mov	r1, r4
 800a48a:	4628      	mov	r0, r5
 800a48c:	f000 f806 	bl	800a49c <__swsetup_r>
 800a490:	2800      	cmp	r0, #0
 800a492:	d0d5      	beq.n	800a440 <__swbuf_r+0x20>
 800a494:	f04f 37ff 	mov.w	r7, #4294967295
 800a498:	e7f4      	b.n	800a484 <__swbuf_r+0x64>
	...

0800a49c <__swsetup_r>:
 800a49c:	b538      	push	{r3, r4, r5, lr}
 800a49e:	4b2a      	ldr	r3, [pc, #168]	; (800a548 <__swsetup_r+0xac>)
 800a4a0:	4605      	mov	r5, r0
 800a4a2:	6818      	ldr	r0, [r3, #0]
 800a4a4:	460c      	mov	r4, r1
 800a4a6:	b118      	cbz	r0, 800a4b0 <__swsetup_r+0x14>
 800a4a8:	6a03      	ldr	r3, [r0, #32]
 800a4aa:	b90b      	cbnz	r3, 800a4b0 <__swsetup_r+0x14>
 800a4ac:	f7fe f8f6 	bl	800869c <__sinit>
 800a4b0:	89a3      	ldrh	r3, [r4, #12]
 800a4b2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a4b6:	0718      	lsls	r0, r3, #28
 800a4b8:	d422      	bmi.n	800a500 <__swsetup_r+0x64>
 800a4ba:	06d9      	lsls	r1, r3, #27
 800a4bc:	d407      	bmi.n	800a4ce <__swsetup_r+0x32>
 800a4be:	2309      	movs	r3, #9
 800a4c0:	602b      	str	r3, [r5, #0]
 800a4c2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a4c6:	81a3      	strh	r3, [r4, #12]
 800a4c8:	f04f 30ff 	mov.w	r0, #4294967295
 800a4cc:	e034      	b.n	800a538 <__swsetup_r+0x9c>
 800a4ce:	0758      	lsls	r0, r3, #29
 800a4d0:	d512      	bpl.n	800a4f8 <__swsetup_r+0x5c>
 800a4d2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a4d4:	b141      	cbz	r1, 800a4e8 <__swsetup_r+0x4c>
 800a4d6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a4da:	4299      	cmp	r1, r3
 800a4dc:	d002      	beq.n	800a4e4 <__swsetup_r+0x48>
 800a4de:	4628      	mov	r0, r5
 800a4e0:	f7ff f8b4 	bl	800964c <_free_r>
 800a4e4:	2300      	movs	r3, #0
 800a4e6:	6363      	str	r3, [r4, #52]	; 0x34
 800a4e8:	89a3      	ldrh	r3, [r4, #12]
 800a4ea:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a4ee:	81a3      	strh	r3, [r4, #12]
 800a4f0:	2300      	movs	r3, #0
 800a4f2:	6063      	str	r3, [r4, #4]
 800a4f4:	6923      	ldr	r3, [r4, #16]
 800a4f6:	6023      	str	r3, [r4, #0]
 800a4f8:	89a3      	ldrh	r3, [r4, #12]
 800a4fa:	f043 0308 	orr.w	r3, r3, #8
 800a4fe:	81a3      	strh	r3, [r4, #12]
 800a500:	6923      	ldr	r3, [r4, #16]
 800a502:	b94b      	cbnz	r3, 800a518 <__swsetup_r+0x7c>
 800a504:	89a3      	ldrh	r3, [r4, #12]
 800a506:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a50a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a50e:	d003      	beq.n	800a518 <__swsetup_r+0x7c>
 800a510:	4621      	mov	r1, r4
 800a512:	4628      	mov	r0, r5
 800a514:	f000 f884 	bl	800a620 <__smakebuf_r>
 800a518:	89a0      	ldrh	r0, [r4, #12]
 800a51a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a51e:	f010 0301 	ands.w	r3, r0, #1
 800a522:	d00a      	beq.n	800a53a <__swsetup_r+0x9e>
 800a524:	2300      	movs	r3, #0
 800a526:	60a3      	str	r3, [r4, #8]
 800a528:	6963      	ldr	r3, [r4, #20]
 800a52a:	425b      	negs	r3, r3
 800a52c:	61a3      	str	r3, [r4, #24]
 800a52e:	6923      	ldr	r3, [r4, #16]
 800a530:	b943      	cbnz	r3, 800a544 <__swsetup_r+0xa8>
 800a532:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a536:	d1c4      	bne.n	800a4c2 <__swsetup_r+0x26>
 800a538:	bd38      	pop	{r3, r4, r5, pc}
 800a53a:	0781      	lsls	r1, r0, #30
 800a53c:	bf58      	it	pl
 800a53e:	6963      	ldrpl	r3, [r4, #20]
 800a540:	60a3      	str	r3, [r4, #8]
 800a542:	e7f4      	b.n	800a52e <__swsetup_r+0x92>
 800a544:	2000      	movs	r0, #0
 800a546:	e7f7      	b.n	800a538 <__swsetup_r+0x9c>
 800a548:	20000074 	.word	0x20000074

0800a54c <_raise_r>:
 800a54c:	291f      	cmp	r1, #31
 800a54e:	b538      	push	{r3, r4, r5, lr}
 800a550:	4604      	mov	r4, r0
 800a552:	460d      	mov	r5, r1
 800a554:	d904      	bls.n	800a560 <_raise_r+0x14>
 800a556:	2316      	movs	r3, #22
 800a558:	6003      	str	r3, [r0, #0]
 800a55a:	f04f 30ff 	mov.w	r0, #4294967295
 800a55e:	bd38      	pop	{r3, r4, r5, pc}
 800a560:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800a562:	b112      	cbz	r2, 800a56a <_raise_r+0x1e>
 800a564:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a568:	b94b      	cbnz	r3, 800a57e <_raise_r+0x32>
 800a56a:	4620      	mov	r0, r4
 800a56c:	f000 f830 	bl	800a5d0 <_getpid_r>
 800a570:	462a      	mov	r2, r5
 800a572:	4601      	mov	r1, r0
 800a574:	4620      	mov	r0, r4
 800a576:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a57a:	f000 b817 	b.w	800a5ac <_kill_r>
 800a57e:	2b01      	cmp	r3, #1
 800a580:	d00a      	beq.n	800a598 <_raise_r+0x4c>
 800a582:	1c59      	adds	r1, r3, #1
 800a584:	d103      	bne.n	800a58e <_raise_r+0x42>
 800a586:	2316      	movs	r3, #22
 800a588:	6003      	str	r3, [r0, #0]
 800a58a:	2001      	movs	r0, #1
 800a58c:	e7e7      	b.n	800a55e <_raise_r+0x12>
 800a58e:	2400      	movs	r4, #0
 800a590:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a594:	4628      	mov	r0, r5
 800a596:	4798      	blx	r3
 800a598:	2000      	movs	r0, #0
 800a59a:	e7e0      	b.n	800a55e <_raise_r+0x12>

0800a59c <raise>:
 800a59c:	4b02      	ldr	r3, [pc, #8]	; (800a5a8 <raise+0xc>)
 800a59e:	4601      	mov	r1, r0
 800a5a0:	6818      	ldr	r0, [r3, #0]
 800a5a2:	f7ff bfd3 	b.w	800a54c <_raise_r>
 800a5a6:	bf00      	nop
 800a5a8:	20000074 	.word	0x20000074

0800a5ac <_kill_r>:
 800a5ac:	b538      	push	{r3, r4, r5, lr}
 800a5ae:	4d07      	ldr	r5, [pc, #28]	; (800a5cc <_kill_r+0x20>)
 800a5b0:	2300      	movs	r3, #0
 800a5b2:	4604      	mov	r4, r0
 800a5b4:	4608      	mov	r0, r1
 800a5b6:	4611      	mov	r1, r2
 800a5b8:	602b      	str	r3, [r5, #0]
 800a5ba:	f7f7 fec1 	bl	8002340 <_kill>
 800a5be:	1c43      	adds	r3, r0, #1
 800a5c0:	d102      	bne.n	800a5c8 <_kill_r+0x1c>
 800a5c2:	682b      	ldr	r3, [r5, #0]
 800a5c4:	b103      	cbz	r3, 800a5c8 <_kill_r+0x1c>
 800a5c6:	6023      	str	r3, [r4, #0]
 800a5c8:	bd38      	pop	{r3, r4, r5, pc}
 800a5ca:	bf00      	nop
 800a5cc:	20004540 	.word	0x20004540

0800a5d0 <_getpid_r>:
 800a5d0:	f7f7 beae 	b.w	8002330 <_getpid>

0800a5d4 <__swhatbuf_r>:
 800a5d4:	b570      	push	{r4, r5, r6, lr}
 800a5d6:	460c      	mov	r4, r1
 800a5d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5dc:	2900      	cmp	r1, #0
 800a5de:	b096      	sub	sp, #88	; 0x58
 800a5e0:	4615      	mov	r5, r2
 800a5e2:	461e      	mov	r6, r3
 800a5e4:	da0d      	bge.n	800a602 <__swhatbuf_r+0x2e>
 800a5e6:	89a3      	ldrh	r3, [r4, #12]
 800a5e8:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a5ec:	f04f 0100 	mov.w	r1, #0
 800a5f0:	bf0c      	ite	eq
 800a5f2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800a5f6:	2340      	movne	r3, #64	; 0x40
 800a5f8:	2000      	movs	r0, #0
 800a5fa:	6031      	str	r1, [r6, #0]
 800a5fc:	602b      	str	r3, [r5, #0]
 800a5fe:	b016      	add	sp, #88	; 0x58
 800a600:	bd70      	pop	{r4, r5, r6, pc}
 800a602:	466a      	mov	r2, sp
 800a604:	f000 f848 	bl	800a698 <_fstat_r>
 800a608:	2800      	cmp	r0, #0
 800a60a:	dbec      	blt.n	800a5e6 <__swhatbuf_r+0x12>
 800a60c:	9901      	ldr	r1, [sp, #4]
 800a60e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800a612:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800a616:	4259      	negs	r1, r3
 800a618:	4159      	adcs	r1, r3
 800a61a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a61e:	e7eb      	b.n	800a5f8 <__swhatbuf_r+0x24>

0800a620 <__smakebuf_r>:
 800a620:	898b      	ldrh	r3, [r1, #12]
 800a622:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a624:	079d      	lsls	r5, r3, #30
 800a626:	4606      	mov	r6, r0
 800a628:	460c      	mov	r4, r1
 800a62a:	d507      	bpl.n	800a63c <__smakebuf_r+0x1c>
 800a62c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a630:	6023      	str	r3, [r4, #0]
 800a632:	6123      	str	r3, [r4, #16]
 800a634:	2301      	movs	r3, #1
 800a636:	6163      	str	r3, [r4, #20]
 800a638:	b002      	add	sp, #8
 800a63a:	bd70      	pop	{r4, r5, r6, pc}
 800a63c:	ab01      	add	r3, sp, #4
 800a63e:	466a      	mov	r2, sp
 800a640:	f7ff ffc8 	bl	800a5d4 <__swhatbuf_r>
 800a644:	9900      	ldr	r1, [sp, #0]
 800a646:	4605      	mov	r5, r0
 800a648:	4630      	mov	r0, r6
 800a64a:	f7ff f873 	bl	8009734 <_malloc_r>
 800a64e:	b948      	cbnz	r0, 800a664 <__smakebuf_r+0x44>
 800a650:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a654:	059a      	lsls	r2, r3, #22
 800a656:	d4ef      	bmi.n	800a638 <__smakebuf_r+0x18>
 800a658:	f023 0303 	bic.w	r3, r3, #3
 800a65c:	f043 0302 	orr.w	r3, r3, #2
 800a660:	81a3      	strh	r3, [r4, #12]
 800a662:	e7e3      	b.n	800a62c <__smakebuf_r+0xc>
 800a664:	89a3      	ldrh	r3, [r4, #12]
 800a666:	6020      	str	r0, [r4, #0]
 800a668:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a66c:	81a3      	strh	r3, [r4, #12]
 800a66e:	9b00      	ldr	r3, [sp, #0]
 800a670:	6163      	str	r3, [r4, #20]
 800a672:	9b01      	ldr	r3, [sp, #4]
 800a674:	6120      	str	r0, [r4, #16]
 800a676:	b15b      	cbz	r3, 800a690 <__smakebuf_r+0x70>
 800a678:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a67c:	4630      	mov	r0, r6
 800a67e:	f000 f81d 	bl	800a6bc <_isatty_r>
 800a682:	b128      	cbz	r0, 800a690 <__smakebuf_r+0x70>
 800a684:	89a3      	ldrh	r3, [r4, #12]
 800a686:	f023 0303 	bic.w	r3, r3, #3
 800a68a:	f043 0301 	orr.w	r3, r3, #1
 800a68e:	81a3      	strh	r3, [r4, #12]
 800a690:	89a3      	ldrh	r3, [r4, #12]
 800a692:	431d      	orrs	r5, r3
 800a694:	81a5      	strh	r5, [r4, #12]
 800a696:	e7cf      	b.n	800a638 <__smakebuf_r+0x18>

0800a698 <_fstat_r>:
 800a698:	b538      	push	{r3, r4, r5, lr}
 800a69a:	4d07      	ldr	r5, [pc, #28]	; (800a6b8 <_fstat_r+0x20>)
 800a69c:	2300      	movs	r3, #0
 800a69e:	4604      	mov	r4, r0
 800a6a0:	4608      	mov	r0, r1
 800a6a2:	4611      	mov	r1, r2
 800a6a4:	602b      	str	r3, [r5, #0]
 800a6a6:	f7f7 feaa 	bl	80023fe <_fstat>
 800a6aa:	1c43      	adds	r3, r0, #1
 800a6ac:	d102      	bne.n	800a6b4 <_fstat_r+0x1c>
 800a6ae:	682b      	ldr	r3, [r5, #0]
 800a6b0:	b103      	cbz	r3, 800a6b4 <_fstat_r+0x1c>
 800a6b2:	6023      	str	r3, [r4, #0]
 800a6b4:	bd38      	pop	{r3, r4, r5, pc}
 800a6b6:	bf00      	nop
 800a6b8:	20004540 	.word	0x20004540

0800a6bc <_isatty_r>:
 800a6bc:	b538      	push	{r3, r4, r5, lr}
 800a6be:	4d06      	ldr	r5, [pc, #24]	; (800a6d8 <_isatty_r+0x1c>)
 800a6c0:	2300      	movs	r3, #0
 800a6c2:	4604      	mov	r4, r0
 800a6c4:	4608      	mov	r0, r1
 800a6c6:	602b      	str	r3, [r5, #0]
 800a6c8:	f7f7 fea9 	bl	800241e <_isatty>
 800a6cc:	1c43      	adds	r3, r0, #1
 800a6ce:	d102      	bne.n	800a6d6 <_isatty_r+0x1a>
 800a6d0:	682b      	ldr	r3, [r5, #0]
 800a6d2:	b103      	cbz	r3, 800a6d6 <_isatty_r+0x1a>
 800a6d4:	6023      	str	r3, [r4, #0]
 800a6d6:	bd38      	pop	{r3, r4, r5, pc}
 800a6d8:	20004540 	.word	0x20004540

0800a6dc <_init>:
 800a6dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6de:	bf00      	nop
 800a6e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6e2:	bc08      	pop	{r3}
 800a6e4:	469e      	mov	lr, r3
 800a6e6:	4770      	bx	lr

0800a6e8 <_fini>:
 800a6e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6ea:	bf00      	nop
 800a6ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6ee:	bc08      	pop	{r3}
 800a6f0:	469e      	mov	lr, r3
 800a6f2:	4770      	bx	lr
