uvm_register_demo/
â”œâ”€â”€ my_testbench_pkg.svh       // åŒ…å«æ‰€æœ‰ class çš„å¤´æ–‡ä»¶æ±‡æ€»
â”œâ”€â”€ my_transaction.svh
â”œâ”€â”€ my_reg.svh
â”œâ”€â”€ my_adapter.svh
â”œâ”€â”€ my_driver.svh
â”œâ”€â”€ my_monitor.svh
â”œâ”€â”€ my_scoreboard.svh          // âœ… æ–°å¢ï¼šåŒ…å« write() æ¯”å¯¹é€»è¾‘
â”œâ”€â”€ my_env.svh
â”œâ”€â”€ my_test.svh
â”œâ”€â”€ top.sv                     // Verilog é¡¶å±‚æ¨¡å— + run_test
â””â”€â”€ README.md

# UVM Register Layer Verification Project

## Overview

This project demonstrates a complete UVM verification environment for a simple DUT with two 8-bit registers (r0, r1). It includes a register model, a register adapter, driver, monitor, and a scoreboard to check functional correctness.

## Components

- âœ… `my_reg_model` : Defines r0, r1 register structures.
- âœ… `my_adapter` : Converts register-level access into bus transactions.
- âœ… `my_transaction` : Encapsulates command, address, data fields.
- âœ… `my_driver` : Drives DUT pins based on transactions.
- âœ… `my_monitor` : Observes DUT signals and reconstructs transactions.
- âœ… `my_scoreboard` : Checks whether DUT behavior matches expected register operations.

## Key Features

- ğŸ”§ UVM register-to-bus adapter connection via `reg2bus()` and `bus2reg()`
- âœ… Support for both read and write operations
- ğŸ§  Scoreboard automatically checks whether values written to r0/r1 match expected data
- ğŸ§ª Ready for further extension (e.g., negative testing, reference model comparison)

## How to Run

