pr_debug	,	F_13
ENOMEM	,	V_8
err_parents	,	V_14
of_clk_add_provider	,	F_18
data	,	V_10
__iomem	,	T_2
shift	,	V_19
reg	,	V_12
of_clk_src_simple_get	,	V_24
lock	,	V_22
stih407_a9_mux_data	,	V_25
clk	,	V_11
offset	,	V_18
clk_get_parent	,	F_15
nparents	,	V_5
PTR_ERR	,	F_11
__clk_get_name	,	F_14
clk_get_rate	,	F_16
__func__	,	V_13
clk_register_mux	,	F_12
clk_flags	,	V_16
name	,	V_15
pr_err	,	F_9
of_clk_get_parent_count	,	F_2
GFP_KERNEL	,	V_7
mux_flags	,	V_21
parents	,	V_4
iounmap	,	F_19
np	,	V_2
kfree	,	F_17
device_node	,	V_1
st_of_clkgen_mux_setup	,	F_7
st_of_clkgen_a9_mux_setup	,	F_20
of_clk_parent_fill	,	F_6
"%s: parent %s rate %u\n"	,	L_3
clkgen_mux_get_parents	,	F_1
err	,	V_23
WARN_ON	,	F_3
kcalloc	,	F_5
num_parents	,	V_3
EINVAL	,	V_6
CLK_SET_RATE_PARENT	,	V_17
clkgen_mux_data	,	V_9
__init	,	T_1
of_iomap	,	F_8
width	,	V_20
"%s: Failed to get parents (%ld)\n"	,	L_2
"%s: Failed to get base address\n"	,	L_1
ERR_PTR	,	F_4
IS_ERR	,	F_10
