$date
   Test cree manuellement
$end
$version
   VCD generator tool version info text.
$end
$comment
   Any comment text.
$end
$timescale 1us $end
$scope module logic $end
$var wire 1 $ clock $end
$var wire 1 % data1 $end
$var wire 1 & data2 $end  
$upscope $end
$enddefinitions $end
$dumpvars
1$
0%
0&
$end
#0
1$
#1
0$
0%
0&
#2
1$
#3
0$
0%
0&
#4
1$
#5
0$
0%
0&
#6
1$
#7
0$
0%
0&
#8
1$
#9
0$
1%
1&
#10
1$
#11
0$
0%
0&
#12
1$
#13
0$
1%
0&
#14
1$
#15
0$
0%
1&
#16
1$
#17
0$
1%
0&
#18
1$
#19
0$
1%
1&
#20
1$
#21
0$
1%
1&
#22
1$


#31
0$
0%
0&
#32
1$
#33
0$
0%
0&
#34
1$
#35
0$
0%
0&
#36
1$
#37
0$
1%
1&
#38
1$
#39
0$
0%
0&
#40
1$
#41
0$
0%
1&
#42
1$
#43
0$
1%
1&
#44
1$
#45
0$
0%
0&
#46
1$
#47
0$
0%
0&
#48
1$
#49
0$
1%
1&
#50
1$
#51
0$
1%
1&
#52
1$