#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x562266bf13f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x562266bba650 .scope module, "mips_cpu_bus_tb" "mips_cpu_bus_tb" 3 1;
 .timescale 0 0;
P_0x562266befb10 .param/str "RAM_INIT_FILE" 0 3 4, "as.dump";
P_0x562266befb50 .param/l "TIMEOUT_CYCLES" 0 3 5, +C4<00000000000000000010011100010000>;
v0x562266c15bb0_0 .array/port v0x562266c15bb0, 0;
v0x562266c104e0_0 .array/port v0x562266c104e0, 0;
RS_0x7f9c09af0e68 .resolv tri, v0x562266c15bb0_0, v0x562266c104e0_0;
L_0x562266c2e3c0 .functor BUFZ 32, RS_0x7f9c09af0e68, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c15bb0_1 .array/port v0x562266c15bb0, 1;
v0x562266c104e0_1 .array/port v0x562266c104e0, 1;
RS_0x7f9c09af0e98 .resolv tri, v0x562266c15bb0_1, v0x562266c104e0_1;
L_0x562266c2e430 .functor BUFZ 32, RS_0x7f9c09af0e98, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c15bb0_2 .array/port v0x562266c15bb0, 2;
RS_0x7f9c09af0ec8 .resolv tri, v0x562266c15bb0_2, L_0x562266c2c320;
L_0x562266c2e4f0 .functor BUFZ 32, RS_0x7f9c09af0ec8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c15bb0_3 .array/port v0x562266c15bb0, 3;
v0x562266c104e0_3 .array/port v0x562266c104e0, 3;
RS_0x7f9c09af0ef8 .resolv tri, v0x562266c15bb0_3, v0x562266c104e0_3;
L_0x562266c2e5b0 .functor BUFZ 32, RS_0x7f9c09af0ef8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c15bb0_4 .array/port v0x562266c15bb0, 4;
v0x562266c104e0_4 .array/port v0x562266c104e0, 4;
RS_0x7f9c09af0f28 .resolv tri, v0x562266c15bb0_4, v0x562266c104e0_4;
L_0x562266c2e6a0 .functor BUFZ 32, RS_0x7f9c09af0f28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c15bb0_5 .array/port v0x562266c15bb0, 5;
v0x562266c104e0_5 .array/port v0x562266c104e0, 5;
RS_0x7f9c09af0f58 .resolv tri, v0x562266c15bb0_5, v0x562266c104e0_5;
L_0x562266c2e760 .functor BUFZ 32, RS_0x7f9c09af0f58, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c15bb0_6 .array/port v0x562266c15bb0, 6;
v0x562266c104e0_6 .array/port v0x562266c104e0, 6;
RS_0x7f9c09af0f88 .resolv tri, v0x562266c15bb0_6, v0x562266c104e0_6;
L_0x562266c2e860 .functor BUFZ 32, RS_0x7f9c09af0f88, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c15bb0_7 .array/port v0x562266c15bb0, 7;
v0x562266c104e0_7 .array/port v0x562266c104e0, 7;
RS_0x7f9c09af0fb8 .resolv tri, v0x562266c15bb0_7, v0x562266c104e0_7;
L_0x562266c2e920 .functor BUFZ 32, RS_0x7f9c09af0fb8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c15bb0_8 .array/port v0x562266c15bb0, 8;
v0x562266c104e0_8 .array/port v0x562266c104e0, 8;
RS_0x7f9c09af0fe8 .resolv tri, v0x562266c15bb0_8, v0x562266c104e0_8;
L_0x562266c2ea30 .functor BUFZ 32, RS_0x7f9c09af0fe8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c15bb0_9 .array/port v0x562266c15bb0, 9;
v0x562266c104e0_9 .array/port v0x562266c104e0, 9;
RS_0x7f9c09af1018 .resolv tri, v0x562266c15bb0_9, v0x562266c104e0_9;
L_0x562266c2eaf0 .functor BUFZ 32, RS_0x7f9c09af1018, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c15bb0_10 .array/port v0x562266c15bb0, 10;
v0x562266c104e0_10 .array/port v0x562266c104e0, 10;
RS_0x7f9c09af1048 .resolv tri, v0x562266c15bb0_10, v0x562266c104e0_10;
L_0x562266c2ec10 .functor BUFZ 32, RS_0x7f9c09af1048, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c15bb0_11 .array/port v0x562266c15bb0, 11;
v0x562266c104e0_11 .array/port v0x562266c104e0, 11;
RS_0x7f9c09af1078 .resolv tri, v0x562266c15bb0_11, v0x562266c104e0_11;
L_0x562266c2ec80 .functor BUFZ 32, RS_0x7f9c09af1078, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c15bb0_12 .array/port v0x562266c15bb0, 12;
v0x562266c104e0_12 .array/port v0x562266c104e0, 12;
RS_0x7f9c09af10a8 .resolv tri, v0x562266c15bb0_12, v0x562266c104e0_12;
L_0x562266c2edb0 .functor BUFZ 32, RS_0x7f9c09af10a8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c15bb0_13 .array/port v0x562266c15bb0, 13;
v0x562266c104e0_13 .array/port v0x562266c104e0, 13;
RS_0x7f9c09af10d8 .resolv tri, v0x562266c15bb0_13, v0x562266c104e0_13;
L_0x562266c2ee70 .functor BUFZ 32, RS_0x7f9c09af10d8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c15bb0_14 .array/port v0x562266c15bb0, 14;
v0x562266c104e0_14 .array/port v0x562266c104e0, 14;
RS_0x7f9c09af1108 .resolv tri, v0x562266c15bb0_14, v0x562266c104e0_14;
L_0x562266c2ed40 .functor BUFZ 32, RS_0x7f9c09af1108, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c15bb0_15 .array/port v0x562266c15bb0, 15;
v0x562266c104e0_15 .array/port v0x562266c104e0, 15;
RS_0x7f9c09af1138 .resolv tri, v0x562266c15bb0_15, v0x562266c104e0_15;
L_0x562266c2f000 .functor BUFZ 32, RS_0x7f9c09af1138, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c15bb0_16 .array/port v0x562266c15bb0, 16;
v0x562266c104e0_16 .array/port v0x562266c104e0, 16;
RS_0x7f9c09af1168 .resolv tri, v0x562266c15bb0_16, v0x562266c104e0_16;
L_0x562266c2f150 .functor BUFZ 32, RS_0x7f9c09af1168, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c15bb0_17 .array/port v0x562266c15bb0, 17;
v0x562266c104e0_17 .array/port v0x562266c104e0, 17;
RS_0x7f9c09af1198 .resolv tri, v0x562266c15bb0_17, v0x562266c104e0_17;
L_0x562266c2f210 .functor BUFZ 32, RS_0x7f9c09af1198, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c15bb0_18 .array/port v0x562266c15bb0, 18;
v0x562266c104e0_18 .array/port v0x562266c104e0, 18;
RS_0x7f9c09af11c8 .resolv tri, v0x562266c15bb0_18, v0x562266c104e0_18;
L_0x562266c2f370 .functor BUFZ 32, RS_0x7f9c09af11c8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c15bb0_19 .array/port v0x562266c15bb0, 19;
v0x562266c104e0_19 .array/port v0x562266c104e0, 19;
RS_0x7f9c09af11f8 .resolv tri, v0x562266c15bb0_19, v0x562266c104e0_19;
L_0x562266c2f430 .functor BUFZ 32, RS_0x7f9c09af11f8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c15bb0_20 .array/port v0x562266c15bb0, 20;
v0x562266c104e0_20 .array/port v0x562266c104e0, 20;
RS_0x7f9c09af1228 .resolv tri, v0x562266c15bb0_20, v0x562266c104e0_20;
L_0x562266c2f5a0 .functor BUFZ 32, RS_0x7f9c09af1228, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c15bb0_21 .array/port v0x562266c15bb0, 21;
v0x562266c104e0_21 .array/port v0x562266c104e0, 21;
RS_0x7f9c09af1258 .resolv tri, v0x562266c15bb0_21, v0x562266c104e0_21;
L_0x562266c2f660 .functor BUFZ 32, RS_0x7f9c09af1258, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c15bb0_22 .array/port v0x562266c15bb0, 22;
v0x562266c104e0_22 .array/port v0x562266c104e0, 22;
RS_0x7f9c09af1288 .resolv tri, v0x562266c15bb0_22, v0x562266c104e0_22;
L_0x562266c2f7e0 .functor BUFZ 32, RS_0x7f9c09af1288, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c15bb0_23 .array/port v0x562266c15bb0, 23;
v0x562266c104e0_23 .array/port v0x562266c104e0, 23;
RS_0x7f9c09af12b8 .resolv tri, v0x562266c15bb0_23, v0x562266c104e0_23;
L_0x562266c2f8a0 .functor BUFZ 32, RS_0x7f9c09af12b8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c15bb0_24 .array/port v0x562266c15bb0, 24;
v0x562266c104e0_24 .array/port v0x562266c104e0, 24;
RS_0x7f9c09af12e8 .resolv tri, v0x562266c15bb0_24, v0x562266c104e0_24;
L_0x562266c2fa30 .functor BUFZ 32, RS_0x7f9c09af12e8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c15bb0_25 .array/port v0x562266c15bb0, 25;
v0x562266c104e0_25 .array/port v0x562266c104e0, 25;
RS_0x7f9c09af1318 .resolv tri, v0x562266c15bb0_25, v0x562266c104e0_25;
L_0x562266c2faf0 .functor BUFZ 32, RS_0x7f9c09af1318, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c15bb0_26 .array/port v0x562266c15bb0, 26;
v0x562266c104e0_26 .array/port v0x562266c104e0, 26;
RS_0x7f9c09af1348 .resolv tri, v0x562266c15bb0_26, v0x562266c104e0_26;
L_0x562266c2fc90 .functor BUFZ 32, RS_0x7f9c09af1348, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c15bb0_27 .array/port v0x562266c15bb0, 27;
v0x562266c104e0_27 .array/port v0x562266c104e0, 27;
RS_0x7f9c09af1378 .resolv tri, v0x562266c15bb0_27, v0x562266c104e0_27;
L_0x562266c2fd50 .functor BUFZ 32, RS_0x7f9c09af1378, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c15bb0_28 .array/port v0x562266c15bb0, 28;
v0x562266c104e0_28 .array/port v0x562266c104e0, 28;
RS_0x7f9c09af13a8 .resolv tri, v0x562266c15bb0_28, v0x562266c104e0_28;
L_0x562266c2ff00 .functor BUFZ 32, RS_0x7f9c09af13a8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c15bb0_29 .array/port v0x562266c15bb0, 29;
v0x562266c104e0_29 .array/port v0x562266c104e0, 29;
RS_0x7f9c09af13d8 .resolv tri, v0x562266c15bb0_29, v0x562266c104e0_29;
L_0x562266c2ffc0 .functor BUFZ 32, RS_0x7f9c09af13d8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c15bb0_30 .array/port v0x562266c15bb0, 30;
v0x562266c104e0_30 .array/port v0x562266c104e0, 30;
RS_0x7f9c09af1408 .resolv tri, v0x562266c15bb0_30, v0x562266c104e0_30;
L_0x562266c30180 .functor BUFZ 32, RS_0x7f9c09af1408, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c15bb0_31 .array/port v0x562266c15bb0, 31;
v0x562266c104e0_31 .array/port v0x562266c104e0, 31;
RS_0x7f9c09af1438 .resolv tri, v0x562266c15bb0_31, v0x562266c104e0_31;
L_0x562266c30240 .functor BUFZ 32, RS_0x7f9c09af1438, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c16b00_0 .net "active", 0 0, v0x562266c13440_0;  1 drivers
v0x562266c16bc0_0 .net "byteenable", 3 0, v0x562266c13bb0_0;  1 drivers
v0x562266c16cb0_0 .var "clk", 0 0;
v0x562266c16d50_0 .net "mem_address", 31 0, L_0x562266c285f0;  1 drivers
v0x562266c16e40_0 .net "memread", 0 0, v0x562266c0cb30_0;  1 drivers
v0x562266c16f30_0 .net "memreaddata", 31 0, v0x562266c08780_0;  1 drivers
v0x562266c16ff0_0 .net "memwrite", 0 0, v0x562266c0cca0_0;  1 drivers
v0x562266c17090_0 .net "memwritedata", 31 0, L_0x562266becc00;  1 drivers
v0x562266c171a0 .array "register", 0 31, 31 0;
v0x562266c17800_0 .net "register_v0", 31 0, L_0x562266c28e80;  1 drivers
v0x562266c178c0_0 .var "reset", 0 0;
v0x562266c17960_0 .net "waitrequest", 0 0, v0x562266c08a20_0;  1 drivers
S_0x562266bb9980 .scope module, "RAMInst" "mips_cpu_avalon_RAM" 3 23, 4 1 0, S_0x562266bba650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 4 "byteenable";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 1 "write";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 1 "waitrequest";
    .port_info 7 /OUTPUT 32 "readdata";
P_0x562266b30490 .param/str "RAM_INIT_FILE" 0 4 13, "as.dump";
L_0x7f9c09aa5018 .functor BUFT 1, C4<10111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562266bec030_0 .net/2u *"_ivl_0", 31 0, L_0x7f9c09aa5018;  1 drivers
L_0x7f9c09aa50a8 .functor BUFT 1, C4<00000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x562266becd20_0 .net/2u *"_ivl_10", 31 0, L_0x7f9c09aa50a8;  1 drivers
v0x562266bd9700_0 .net *"_ivl_12", 31 0, L_0x562266c27d30;  1 drivers
L_0x7f9c09aa50f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x562266bbb380_0 .net/2u *"_ivl_14", 31 0, L_0x7f9c09aa50f0;  1 drivers
v0x562266bd4850_0 .net *"_ivl_2", 31 0, L_0x562266c27a10;  1 drivers
v0x562266be1250_0 .net *"_ivl_4", 31 0, L_0x562266c27bf0;  1 drivers
v0x562266c081c0_0 .net *"_ivl_6", 29 0, L_0x562266c27b00;  1 drivers
L_0x7f9c09aa5060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562266c082a0_0 .net *"_ivl_8", 1 0, L_0x7f9c09aa5060;  1 drivers
v0x562266c08380_0 .net "address", 31 0, L_0x562266c285f0;  alias, 1 drivers
v0x562266c08460_0 .net "byteenable", 3 0, v0x562266c13bb0_0;  alias, 1 drivers
v0x562266c08540_0 .net "clk", 0 0, v0x562266c16cb0_0;  1 drivers
v0x562266c08600 .array "memory", 0 4095, 31 0;
v0x562266c086c0_0 .net "read", 0 0, v0x562266c0cb30_0;  alias, 1 drivers
v0x562266c08780_0 .var "readdata", 31 0;
v0x562266c08860_0 .net "sim_address", 31 0, L_0x562266c27ea0;  1 drivers
v0x562266c08940_0 .var/i "waitcycle", 31 0;
v0x562266c08a20_0 .var "waitrequest", 0 0;
v0x562266c08ae0_0 .net "write", 0 0, v0x562266c0cca0_0;  alias, 1 drivers
v0x562266c08ba0_0 .net "writedata", 31 0, L_0x562266becc00;  alias, 1 drivers
E_0x562266b1eae0 .event posedge, v0x562266c08540_0;
E_0x562266b1df70 .event posedge, v0x562266c08ae0_0, v0x562266c086c0_0;
L_0x562266c27a10 .arith/sub 32, L_0x562266c285f0, L_0x7f9c09aa5018;
L_0x562266c27b00 .part L_0x562266c27a10, 2, 30;
L_0x562266c27bf0 .concat [ 30 2 0 0], L_0x562266c27b00, L_0x7f9c09aa5060;
L_0x562266c27d30 .arith/mod 32, L_0x562266c27bf0, L_0x7f9c09aa50a8;
L_0x562266c27ea0 .arith/sum 32, L_0x562266c27d30, L_0x7f9c09aa50f0;
S_0x562266bb6270 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 22, 4 22 0, S_0x562266bb9980;
 .timescale 0 0;
v0x562266be9ad0_0 .var/2s "i", 31 0;
S_0x562266c08d80 .scope module, "cpuBusInst" "mips_cpu_bus" 3 34, 5 1 0, S_0x562266bba650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 1024 "register";
    .port_info 5 /OUTPUT 32 "mem_address";
    .port_info 6 /OUTPUT 1 "memwrite";
    .port_info 7 /OUTPUT 1 "memread";
    .port_info 8 /INPUT 1 "waitrequest";
    .port_info 9 /OUTPUT 32 "memwritedata";
    .port_info 10 /OUTPUT 4 "byteenable";
    .port_info 11 /INPUT 32 "memreaddata";
L_0x562266becc00 .functor BUFZ 32, v0x562266c155d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c104e0_2 .array/port v0x562266c104e0, 2;
L_0x562266c2c320 .functor BUFZ 32, v0x562266c104e0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c11000_0 .net *"_ivl_1", 0 0, L_0x562266c27fe0;  1 drivers
L_0x7f9c09aa51c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562266c11100_0 .net/2u *"_ivl_12", 15 0, L_0x7f9c09aa51c8;  1 drivers
L_0x7f9c09aa5138 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x562266c111e0_0 .net/2u *"_ivl_2", 15 0, L_0x7f9c09aa5138;  1 drivers
v0x562266c112a0_0 .net *"_ivl_21", 0 0, L_0x562266c287b0;  1 drivers
L_0x7f9c09aa5210 .functor BUFT 1, C4<011111>, C4<0>, C4<0>, C4<0>;
v0x562266c11380_0 .net/2u *"_ivl_22", 5 0, L_0x7f9c09aa5210;  1 drivers
v0x562266c114b0_0 .net *"_ivl_25", 0 0, L_0x562266c288a0;  1 drivers
v0x562266c11590_0 .net *"_ivl_26", 5 0, L_0x562266c28990;  1 drivers
L_0x7f9c09aa5258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562266c11670_0 .net *"_ivl_29", 0 0, L_0x7f9c09aa5258;  1 drivers
v0x562266c11750_0 .net *"_ivl_30", 5 0, L_0x562266c28b60;  1 drivers
L_0x7f9c09aa52a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562266c11830_0 .net *"_ivl_33", 0 0, L_0x7f9c09aa52a0;  1 drivers
v0x562266c11910_0 .net *"_ivl_34", 5 0, L_0x562266c28cf0;  1 drivers
v0x562266c119f0_0 .net *"_ivl_36", 5 0, L_0x562266c28de0;  1 drivers
v0x562266c11ad0_0 .net *"_ivl_4", 31 0, L_0x562266c28120;  1 drivers
v0x562266c11bb0_0 .net *"_ivl_45", 0 0, L_0x562266c29410;  1 drivers
v0x562266c11c90_0 .net *"_ivl_47", 0 0, L_0x562266c29590;  1 drivers
v0x562266c11d70_0 .net *"_ivl_49", 0 0, L_0x562266c29630;  1 drivers
v0x562266c11e50_0 .net *"_ivl_50", 31 0, L_0x562266c298a0;  1 drivers
v0x562266c12040_0 .net *"_ivl_52", 29 0, L_0x562266c29800;  1 drivers
L_0x7f9c09aa52e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562266c12120_0 .net *"_ivl_54", 1 0, L_0x7f9c09aa52e8;  1 drivers
v0x562266c12200_0 .net *"_ivl_56", 31 0, L_0x562266c29760;  1 drivers
v0x562266c122e0_0 .net *"_ivl_59", 0 0, L_0x562266c29b30;  1 drivers
L_0x7f9c09aa5180 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562266c123c0_0 .net/2u *"_ivl_6", 15 0, L_0x7f9c09aa5180;  1 drivers
L_0x7f9c09aa5330 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x562266c124a0_0 .net/2u *"_ivl_60", 31 0, L_0x7f9c09aa5330;  1 drivers
v0x562266c12580_0 .net *"_ivl_62", 31 0, L_0x562266c29c90;  1 drivers
v0x562266c12660_0 .net *"_ivl_64", 31 0, L_0x562266c29e20;  1 drivers
v0x562266c12740_0 .net *"_ivl_69", 0 0, L_0x562266c2a210;  1 drivers
v0x562266c12820_0 .net *"_ivl_71", 0 0, L_0x562266c2a3e0;  1 drivers
v0x562266c12900_0 .net *"_ivl_73", 3 0, L_0x562266c2a480;  1 drivers
v0x562266c129e0_0 .net *"_ivl_74", 25 0, L_0x562266c2a6b0;  1 drivers
v0x562266c12ac0_0 .net *"_ivl_76", 23 0, L_0x562266c2a610;  1 drivers
L_0x7f9c09aa5378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562266c12ba0_0 .net *"_ivl_78", 1 0, L_0x7f9c09aa5378;  1 drivers
v0x562266c12c80_0 .net *"_ivl_8", 31 0, L_0x562266c28210;  1 drivers
v0x562266c12d60_0 .net *"_ivl_80", 29 0, L_0x562266c2a8f0;  1 drivers
v0x562266c12e40_0 .net *"_ivl_82", 31 0, L_0x562266c2aa30;  1 drivers
L_0x7f9c09aa53c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562266c12f20_0 .net *"_ivl_85", 1 0, L_0x7f9c09aa53c0;  1 drivers
v0x562266c13000_0 .net *"_ivl_86", 31 0, L_0x562266c2ac80;  1 drivers
v0x562266c130e0_0 .net *"_ivl_89", 0 0, L_0x562266c2ae10;  1 drivers
v0x562266c131c0_0 .net *"_ivl_90", 31 0, L_0x562266c2b060;  1 drivers
L_0x7f9c09aa5408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562266c132a0_0 .net/2u *"_ivl_94", 31 0, L_0x7f9c09aa5408;  1 drivers
v0x562266c13380_0 .net *"_ivl_96", 0 0, L_0x562266c2b2d0;  1 drivers
v0x562266c13440_0 .var "active", 0 0;
v0x562266c13500_0 .net "alu_in_a", 31 0, L_0x562266c29370;  1 drivers
v0x562266c135c0_0 .net "alu_in_b", 31 0, L_0x562266c2a080;  1 drivers
v0x562266c136d0_0 .var "alu_out", 31 0;
v0x562266c137b0_0 .net "alu_result", 31 0, v0x562266c0b1c0_0;  1 drivers
v0x562266c138c0_0 .net "aluop", 3 0, v0x562266c0c0c0_0;  1 drivers
v0x562266c139d0_0 .net "aluouten", 0 0, v0x562266c0c1d0_0;  1 drivers
v0x562266c13a70_0 .net "alusrca", 0 0, v0x562266c0c270_0;  1 drivers
v0x562266c13b10_0 .net "alusrcb", 2 0, v0x562266c0c340_0;  1 drivers
v0x562266c13bb0_0 .var "byteenable", 3 0;
v0x562266c13c50_0 .net "clk", 0 0, v0x562266c16cb0_0;  alias, 1 drivers
v0x562266c13cf0_0 .net "condition", 0 0, L_0x562266c2e320;  1 drivers
v0x562266c13d90_0 .net "fncode", 5 0, L_0x562266c2bb70;  1 drivers
v0x562266c13e30_0 .net "immediate", 15 0, L_0x562266c2b9f0;  1 drivers
v0x562266c13f00_0 .net "increment_pc", 31 0, L_0x562266c2b100;  1 drivers
v0x562266c13fa0_0 .net "iord", 0 0, v0x562266c0c790_0;  1 drivers
v0x562266c14070_0 .net "ir_write", 0 0, v0x562266c0c8c0_0;  1 drivers
v0x562266c14160_0 .net "jmp_address", 25 0, L_0x562266c2ba90;  1 drivers
v0x562266c14200_0 .net "jump", 0 0, v0x562266c0c980_0;  1 drivers
v0x562266c142d0_0 .var "jumpcondreg", 31 0;
v0x562266c14370_0 .var "jumpdestreg", 31 0;
v0x562266c14450_0 .net "mem_address", 31 0, L_0x562266c285f0;  alias, 1 drivers
v0x562266c14540_0 .var "mem_reg_current", 31 0;
v0x562266c14600_0 .net "memread", 0 0, v0x562266c0cb30_0;  alias, 1 drivers
v0x562266c146f0_0 .net "memreaddata", 31 0, v0x562266c08780_0;  alias, 1 drivers
v0x562266c14c10_0 .net "memtoreg", 0 0, v0x562266c0cc00_0;  1 drivers
v0x562266c14cb0_0 .net "memwrite", 0 0, v0x562266c0cca0_0;  alias, 1 drivers
v0x562266c14da0_0 .net "memwritedata", 31 0, L_0x562266becc00;  alias, 1 drivers
v0x562266c14e40_0 .net "muldivwrite", 0 0, v0x562266c0cd70_0;  1 drivers
v0x562266c14ee0_0 .net "opcode", 5 0, L_0x562266c2b690;  1 drivers
v0x562266c14fd0_0 .net "pc_address_in", 31 0, L_0x562266c2b3c0;  1 drivers
v0x562266c15090_0 .net "pc_value", 31 0, v0x562266c0ef00_0;  1 drivers
v0x562266c15130_0 .net "pcsource", 1 0, v0x562266c0cfc0_0;  1 drivers
v0x562266c15200_0 .net "pcwrite", 0 0, v0x562266c0d0a0_0;  1 drivers
v0x562266c152f0_0 .net "pcwritecond", 0 0, v0x562266c0d160_0;  1 drivers
v0x562266c15390_0 .net "read_reg_1", 31 0, L_0x562266be1130;  1 drivers
v0x562266c15460_0 .net "read_reg_2", 31 0, L_0x562266b930b0;  1 drivers
v0x562266c15530_0 .var "read_reg_a_current", 31 0;
v0x562266c155d0_0 .var "read_reg_b_current", 31 0;
v0x562266c156b0_0 .net "reg_dest", 4 0, L_0x562266c2b8c0;  1 drivers
v0x562266c157a0_0 .net "reg_source_1", 4 0, L_0x562266c2b730;  1 drivers
v0x562266c15890_0 .net "reg_source_2", 4 0, L_0x562266c2b820;  1 drivers
v0x562266c15950_0 .net "reg_write_address", 4 0, L_0x562266c28fe0;  1 drivers
v0x562266c15a10_0 .net "reg_write_data", 31 0, L_0x562266c29120;  1 drivers
v0x562266c15ae0_0 .net "regdst", 1 0, v0x562266c0d220_0;  1 drivers
v0x562266c15bb0 .array "register", 0 31, 31 0;
v0x562266c16050_0 .net "register_v0", 31 0, L_0x562266c28e80;  alias, 1 drivers
v0x562266c16140_0 .net "regwrite", 0 0, v0x562266c0d3e0_0;  1 drivers
v0x562266c16230_0 .net "reset", 0 0, v0x562266c178c0_0;  1 drivers
v0x562266c162d0_0 .net "shift", 4 0, L_0x562266c2bca0;  1 drivers
v0x562266c16370_0 .net "sign_extended_immediate", 31 0, L_0x562266c28340;  1 drivers
v0x562266c16450_0 .var "state", 2 0;
v0x562266c16560_0 .net "threecycle", 0 0, v0x562266c0d580_0;  1 drivers
v0x562266c16600_0 .net "toalu", 4 0, v0x562266c0b910_0;  1 drivers
v0x562266c166f0_0 .net "tomult", 2 0, v0x562266c0ba10_0;  1 drivers
v0x562266c167b0_0 .net "waitrequest", 0 0, v0x562266c08a20_0;  alias, 1 drivers
v0x562266c168a0_0 .net "zero_extended_immediate", 31 0, L_0x562266c28500;  1 drivers
L_0x562266c27fe0 .part L_0x562266c2b9f0, 15, 1;
L_0x562266c28120 .concat [ 16 16 0 0], L_0x562266c2b9f0, L_0x7f9c09aa5138;
L_0x562266c28210 .concat [ 16 16 0 0], L_0x562266c2b9f0, L_0x7f9c09aa5180;
L_0x562266c28340 .functor MUXZ 32, L_0x562266c28210, L_0x562266c28120, L_0x562266c27fe0, C4<>;
L_0x562266c28500 .concat [ 16 16 0 0], L_0x562266c2b9f0, L_0x7f9c09aa51c8;
L_0x562266c285f0 .functor MUXZ 32, v0x562266c0ef00_0, v0x562266c0b1c0_0, v0x562266c0c790_0, C4<>;
L_0x562266c287b0 .part v0x562266c0d220_0, 1, 1;
L_0x562266c288a0 .part v0x562266c0d220_0, 0, 1;
L_0x562266c28990 .concat [ 5 1 0 0], L_0x562266c2b8c0, L_0x7f9c09aa5258;
L_0x562266c28b60 .concat [ 5 1 0 0], L_0x562266c2b820, L_0x7f9c09aa52a0;
L_0x562266c28cf0 .functor MUXZ 6, L_0x562266c28b60, L_0x562266c28990, L_0x562266c288a0, C4<>;
L_0x562266c28de0 .functor MUXZ 6, L_0x562266c28cf0, L_0x7f9c09aa5210, L_0x562266c287b0, C4<>;
L_0x562266c28fe0 .part L_0x562266c28de0, 0, 5;
L_0x562266c29120 .functor MUXZ 32, v0x562266c0b1c0_0, v0x562266c14540_0, v0x562266c0cc00_0, C4<>;
L_0x562266c29370 .functor MUXZ 32, v0x562266c0ef00_0, v0x562266c15530_0, v0x562266c0c270_0, C4<>;
L_0x562266c29410 .part v0x562266c0c340_0, 2, 1;
L_0x562266c29590 .part v0x562266c0c340_0, 1, 1;
L_0x562266c29630 .part v0x562266c0c340_0, 0, 1;
L_0x562266c29800 .part L_0x562266c28340, 0, 30;
L_0x562266c298a0 .concat [ 2 30 0 0], L_0x7f9c09aa52e8, L_0x562266c29800;
L_0x562266c29760 .functor MUXZ 32, L_0x562266c28340, L_0x562266c298a0, L_0x562266c29630, C4<>;
L_0x562266c29b30 .part v0x562266c0c340_0, 0, 1;
L_0x562266c29c90 .functor MUXZ 32, v0x562266c155d0_0, L_0x7f9c09aa5330, L_0x562266c29b30, C4<>;
L_0x562266c29e20 .functor MUXZ 32, L_0x562266c29c90, L_0x562266c29760, L_0x562266c29590, C4<>;
L_0x562266c2a080 .functor MUXZ 32, L_0x562266c29e20, L_0x562266c28500, L_0x562266c29410, C4<>;
L_0x562266c2a210 .part v0x562266c0cfc0_0, 1, 1;
L_0x562266c2a3e0 .part v0x562266c0cfc0_0, 0, 1;
L_0x562266c2a480 .part v0x562266c0ef00_0, 28, 4;
L_0x562266c2a610 .part L_0x562266c2ba90, 0, 24;
L_0x562266c2a6b0 .concat [ 2 24 0 0], L_0x7f9c09aa5378, L_0x562266c2a610;
L_0x562266c2a8f0 .concat [ 26 4 0 0], L_0x562266c2a6b0, L_0x562266c2a480;
L_0x562266c2aa30 .concat [ 30 2 0 0], L_0x562266c2a8f0, L_0x7f9c09aa53c0;
L_0x562266c2ac80 .functor MUXZ 32, L_0x562266c2aa30, v0x562266c15530_0, L_0x562266c2a3e0, C4<>;
L_0x562266c2ae10 .part v0x562266c0cfc0_0, 0, 1;
L_0x562266c2b060 .functor MUXZ 32, v0x562266c0b1c0_0, v0x562266c136d0_0, L_0x562266c2ae10, C4<>;
L_0x562266c2b100 .functor MUXZ 32, L_0x562266c2b060, L_0x562266c2ac80, L_0x562266c2a210, C4<>;
L_0x562266c2b2d0 .cmp/ne 32, v0x562266c142d0_0, L_0x7f9c09aa5408;
L_0x562266c2b3c0 .functor MUXZ 32, L_0x562266c2b100, v0x562266c14370_0, L_0x562266c2b2d0, C4<>;
S_0x562266c090b0 .scope module, "cpu_alu" "mips_cpu_alu" 5 200, 6 1 0, S_0x562266c08d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "alu_func";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "b";
    .port_info 5 /INPUT 5 "shift";
    .port_info 6 /INPUT 3 "mult_op";
    .port_info 7 /INPUT 1 "write";
    .port_info 8 /OUTPUT 32 "result";
    .port_info 9 /OUTPUT 1 "condition";
L_0x7f9c09aa54e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x562266c0aa10_0 .net/2u *"_ivl_0", 31 0, L_0x7f9c09aa54e0;  1 drivers
v0x562266c0ab10_0 .net "a", 31 0, L_0x562266c29370;  alias, 1 drivers
v0x562266c0abd0_0 .net "alu_func", 4 0, v0x562266c0b910_0;  alias, 1 drivers
v0x562266c0ac70_0 .net "b", 31 0, L_0x562266c2a080;  alias, 1 drivers
v0x562266c0ad30_0 .net "clk", 0 0, v0x562266c16cb0_0;  alias, 1 drivers
v0x562266c0ae20_0 .net "condition", 0 0, L_0x562266c2e320;  alias, 1 drivers
v0x562266c0aec0_0 .net "hi", 31 0, v0x562266c09bb0_0;  1 drivers
v0x562266c0af80_0 .net "lo", 31 0, v0x562266c09c90_0;  1 drivers
v0x562266c0b020_0 .net "mult_op", 2 0, v0x562266c0ba10_0;  alias, 1 drivers
v0x562266c0b0f0_0 .net "reset", 0 0, v0x562266c178c0_0;  alias, 1 drivers
v0x562266c0b1c0_0 .var "result", 31 0;
v0x562266c0b260_0 .net "shift", 4 0, L_0x562266c2bca0;  alias, 1 drivers
v0x562266c0b340_0 .net "write", 0 0, v0x562266c0cd70_0;  alias, 1 drivers
E_0x562266b1e670/0 .event anyedge, v0x562266c0a0f0_0, v0x562266c09bb0_0, v0x562266c09c90_0, v0x562266c0abd0_0;
E_0x562266b1e670/1 .event anyedge, v0x562266c09760_0, v0x562266c09860_0, v0x562266c0b260_0;
E_0x562266b1e670 .event/or E_0x562266b1e670/0, E_0x562266b1e670/1;
L_0x562266c2e320 .cmp/eq 32, v0x562266c0b1c0_0, L_0x7f9c09aa54e0;
S_0x562266c093f0 .scope module, "alu_mult" "mips_cpu_alu_mult_div" 6 17, 7 1 0, S_0x562266c090b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "write";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /OUTPUT 32 "hi";
    .port_info 7 /OUTPUT 32 "lo";
v0x562266c09760_0 .net "a", 31 0, L_0x562266c29370;  alias, 1 drivers
v0x562266c09860_0 .net "b", 31 0, L_0x562266c2a080;  alias, 1 drivers
v0x562266c09940_0 .net "clk", 0 0, v0x562266c16cb0_0;  alias, 1 drivers
v0x562266c099e0_0 .var "div", 63 0;
v0x562266c09a80_0 .var "div_u", 63 0;
v0x562266c09bb0_0 .var "hi", 31 0;
v0x562266c09c90_0 .var "lo", 31 0;
v0x562266c09d70_0 .var "mag_a", 31 0;
v0x562266c09e50_0 .var "mag_b", 31 0;
v0x562266c09f30_0 .var "mult", 63 0;
v0x562266c0a010_0 .var "mult_u", 63 0;
v0x562266c0a0f0_0 .net "op", 2 0, v0x562266c0ba10_0;  alias, 1 drivers
v0x562266c0a1d0_0 .net "reset", 0 0, v0x562266c178c0_0;  alias, 1 drivers
v0x562266c0a290_0 .net "sign_a", 0 0, L_0x562266c2cf00;  1 drivers
v0x562266c0a350_0 .net "sign_b", 0 0, L_0x562266c2e220;  1 drivers
v0x562266c0a410_0 .var "sign_out", 0 0;
v0x562266c0a4d0_0 .var "signed_a", 31 0;
v0x562266c0a5b0_0 .var "signed_b", 31 0;
v0x562266c0a690_0 .var "unsigned_a", 31 0;
v0x562266c0a770_0 .var "unsigned_b", 31 0;
v0x562266c0a850_0 .net "write", 0 0, v0x562266c0cd70_0;  alias, 1 drivers
E_0x562266b08630 .event anyedge, v0x562266c09760_0, v0x562266c09860_0, v0x562266c0a290_0, v0x562266c0a350_0;
L_0x562266c2cf00 .part L_0x562266c29370, 31, 1;
L_0x562266c2e220 .part L_0x562266c2a080, 31, 1;
S_0x562266c0b530 .scope module, "cpu_alu_control" "mips_cpu_alu_control" 5 213, 8 1 0, S_0x562266c08d80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "aluOp";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 5 "toAlu";
    .port_info 3 /OUTPUT 3 "toMult";
v0x562266c0b730_0 .net "aluOp", 3 0, v0x562266c0c0c0_0;  alias, 1 drivers
v0x562266c0b830_0 .net "funct", 5 0, L_0x562266c2bb70;  alias, 1 drivers
v0x562266c0b910_0 .var "toAlu", 4 0;
v0x562266c0ba10_0 .var "toMult", 2 0;
E_0x562266bf1910 .event anyedge, v0x562266c0b730_0, v0x562266c0b830_0;
S_0x562266c0bb80 .scope module, "cpu_control" "mips_cpu_controller" 5 145, 9 1 0, S_0x562266c08d80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "fncode";
    .port_info 2 /INPUT 32 "memoryadress";
    .port_info 3 /INPUT 5 "regimm";
    .port_info 4 /INPUT 3 "state";
    .port_info 5 /INPUT 1 "waitrequest";
    .port_info 6 /OUTPUT 2 "regdst";
    .port_info 7 /OUTPUT 1 "regwrite";
    .port_info 8 /OUTPUT 1 "iord";
    .port_info 9 /OUTPUT 1 "irwrite";
    .port_info 10 /OUTPUT 1 "pcwrite";
    .port_info 11 /OUTPUT 2 "pcsource";
    .port_info 12 /OUTPUT 1 "pcwritecond";
    .port_info 13 /OUTPUT 1 "jump";
    .port_info 14 /OUTPUT 1 "threecycle";
    .port_info 15 /OUTPUT 1 "memread";
    .port_info 16 /OUTPUT 1 "memwrite";
    .port_info 17 /OUTPUT 4 "byteenable";
    .port_info 18 /OUTPUT 1 "memtoreg";
    .port_info 19 /OUTPUT 4 "aluop";
    .port_info 20 /OUTPUT 1 "muldivwrite";
    .port_info 21 /OUTPUT 1 "alusrca";
    .port_info 22 /OUTPUT 3 "alusrcb";
    .port_info 23 /OUTPUT 1 "aluouten";
v0x562266c0c0c0_0 .var "aluop", 3 0;
v0x562266c0c1d0_0 .var "aluouten", 0 0;
v0x562266c0c270_0 .var "alusrca", 0 0;
v0x562266c0c340_0 .var "alusrcb", 2 0;
v0x562266c0c420_0 .var "byteenable", 3 0;
v0x562266c0c550_0 .var "exec1", 0 0;
v0x562266c0c610_0 .var "exec2", 0 0;
v0x562266c0c6d0_0 .net "fncode", 5 0, L_0x562266c2bb70;  alias, 1 drivers
v0x562266c0c790_0 .var "iord", 0 0;
v0x562266c0c8c0_0 .var "irwrite", 0 0;
v0x562266c0c980_0 .var "jump", 0 0;
v0x562266c0ca40_0 .net "memoryadress", 31 0, v0x562266c0b1c0_0;  alias, 1 drivers
v0x562266c0cb30_0 .var "memread", 0 0;
v0x562266c0cc00_0 .var "memtoreg", 0 0;
v0x562266c0cca0_0 .var "memwrite", 0 0;
v0x562266c0cd70_0 .var "muldivwrite", 0 0;
v0x562266c0ce10_0 .net "opcode", 5 0, L_0x562266c2b690;  alias, 1 drivers
v0x562266c0cfc0_0 .var "pcsource", 1 0;
v0x562266c0d0a0_0 .var "pcwrite", 0 0;
v0x562266c0d160_0 .var "pcwritecond", 0 0;
v0x562266c0d220_0 .var "regdst", 1 0;
v0x562266c0d300_0 .net "regimm", 4 0, L_0x562266c2b820;  alias, 1 drivers
v0x562266c0d3e0_0 .var "regwrite", 0 0;
v0x562266c0d4a0_0 .net "state", 2 0, v0x562266c16450_0;  1 drivers
v0x562266c0d580_0 .var "threecycle", 0 0;
v0x562266c0d640_0 .net "waitrequest", 0 0, v0x562266c08a20_0;  alias, 1 drivers
E_0x562266bf1eb0/0 .event anyedge, v0x562266c0d4a0_0, v0x562266c08a20_0, v0x562266c0ce10_0, v0x562266c0b830_0;
E_0x562266bf1eb0/1 .event anyedge, v0x562266c0d300_0, v0x562266c0b1c0_0;
E_0x562266bf1eb0 .event/or E_0x562266bf1eb0/0, E_0x562266bf1eb0/1;
S_0x562266c0da90 .scope module, "cpu_instruction_register" "mips_cpu_instruction_reg" 5 171, 10 1 0, S_0x562266c08d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 3 "state";
    .port_info 3 /INPUT 32 "memory_output";
    .port_info 4 /OUTPUT 6 "control_input";
    .port_info 5 /OUTPUT 5 "source_1";
    .port_info 6 /OUTPUT 5 "source_2";
    .port_info 7 /OUTPUT 5 "dest";
    .port_info 8 /OUTPUT 16 "immediate";
    .port_info 9 /OUTPUT 26 "jmp_address";
    .port_info 10 /OUTPUT 6 "funct";
    .port_info 11 /OUTPUT 5 "shamt";
v0x562266c0dda0_0 .net "clk", 0 0, v0x562266c16cb0_0;  alias, 1 drivers
v0x562266c0de60_0 .net "control_input", 5 0, L_0x562266c2b690;  alias, 1 drivers
v0x562266c0df50_0 .net "dest", 4 0, L_0x562266c2b8c0;  alias, 1 drivers
v0x562266c0e020_0 .net "enable", 0 0, v0x562266c0c8c0_0;  alias, 1 drivers
v0x562266c0e0f0_0 .net "funct", 5 0, L_0x562266c2bb70;  alias, 1 drivers
v0x562266c0e230_0 .net "immediate", 15 0, L_0x562266c2b9f0;  alias, 1 drivers
v0x562266c0e310_0 .var "instruction", 31 0;
v0x562266c0e3f0_0 .net "jmp_address", 25 0, L_0x562266c2ba90;  alias, 1 drivers
v0x562266c0e4d0_0 .net "memory_output", 31 0, v0x562266c08780_0;  alias, 1 drivers
v0x562266c0e590_0 .net "shamt", 4 0, L_0x562266c2bca0;  alias, 1 drivers
v0x562266c0e630_0 .net "source_1", 4 0, L_0x562266c2b730;  alias, 1 drivers
v0x562266c0e6f0_0 .net "source_2", 4 0, L_0x562266c2b820;  alias, 1 drivers
v0x562266c0e7e0_0 .net "state", 2 0, v0x562266c16450_0;  alias, 1 drivers
L_0x562266c2b690 .part v0x562266c0e310_0, 26, 6;
L_0x562266c2b730 .part v0x562266c0e310_0, 21, 5;
L_0x562266c2b820 .part v0x562266c0e310_0, 16, 5;
L_0x562266c2b8c0 .part v0x562266c0e310_0, 11, 5;
L_0x562266c2b9f0 .part v0x562266c0e310_0, 0, 16;
L_0x562266c2ba90 .part v0x562266c0e310_0, 0, 26;
L_0x562266c2bb70 .part v0x562266c0e310_0, 0, 6;
L_0x562266c2bca0 .part v0x562266c0e310_0, 6, 5;
S_0x562266c0ea10 .scope module, "cpu_pc" "mips_cpu_pc" 5 137, 11 1 0, S_0x562266c08d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "pcenable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "pcin";
    .port_info 4 /OUTPUT 32 "pcout";
v0x562266c0ebf0_0 .net "clk", 0 0, v0x562266c16cb0_0;  alias, 1 drivers
v0x562266c0ed40_0 .net "pcenable", 0 0, v0x562266c0d0a0_0;  alias, 1 drivers
v0x562266c0ee30_0 .net "pcin", 31 0, L_0x562266c2b3c0;  alias, 1 drivers
v0x562266c0ef00_0 .var "pcout", 31 0;
v0x562266c0efc0_0 .net "reset", 0 0, v0x562266c178c0_0;  alias, 1 drivers
S_0x562266c0f150 .scope module, "cpu_register_file" "mips_cpu_register_file" 5 186, 12 1 0, S_0x562266c08d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 5 "read_reg_1";
    .port_info 4 /INPUT 5 "read_reg_2";
    .port_info 5 /INPUT 5 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data_1";
    .port_info 8 /OUTPUT 32 "read_data_2";
    .port_info 9 /OUTPUT 32 "read_data_v0";
    .port_info 10 /OUTPUT 1024 "register";
L_0x562266c28e80 .functor BUFZ 32, v0x562266c104e0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x562266be1130 .functor BUFZ 32, L_0x562266c2bd90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x562266b930b0 .functor BUFZ 32, L_0x562266c2bf20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562266c0fa20_0 .net *"_ivl_11", 31 0, L_0x562266c2bf20;  1 drivers
v0x562266c0fb20_0 .net *"_ivl_13", 6 0, L_0x562266c2bfc0;  1 drivers
L_0x7f9c09aa5498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562266c0fc00_0 .net *"_ivl_16", 1 0, L_0x7f9c09aa5498;  1 drivers
v0x562266c0fcc0_0 .net *"_ivl_3", 31 0, L_0x562266c2bd90;  1 drivers
v0x562266c0fda0_0 .net *"_ivl_5", 6 0, L_0x562266c2be30;  1 drivers
L_0x7f9c09aa5450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562266c0fed0_0 .net *"_ivl_8", 1 0, L_0x7f9c09aa5450;  1 drivers
v0x562266c0ffb0_0 .net "clk", 0 0, v0x562266c16cb0_0;  alias, 1 drivers
v0x562266c10050_0 .net "read_data_1", 31 0, L_0x562266be1130;  alias, 1 drivers
v0x562266c10130_0 .net "read_data_2", 31 0, L_0x562266b930b0;  alias, 1 drivers
v0x562266c102a0_0 .net "read_data_v0", 31 0, L_0x562266c28e80;  alias, 1 drivers
v0x562266c10380_0 .net "read_reg_1", 4 0, L_0x562266c2b730;  alias, 1 drivers
v0x562266c10440_0 .net "read_reg_2", 4 0, L_0x562266c2b820;  alias, 1 drivers
v0x562266c104e0 .array "register", 0 31, 31 0;
v0x562266c10ab0_0 .net "reset", 0 0, v0x562266c178c0_0;  alias, 1 drivers
v0x562266c10b50_0 .net "write_data", 31 0, L_0x562266c29120;  alias, 1 drivers
v0x562266c10c30_0 .net "write_enable", 0 0, v0x562266c0d3e0_0;  alias, 1 drivers
v0x562266c10cd0_0 .net "write_reg", 4 0, L_0x562266c28fe0;  alias, 1 drivers
L_0x562266c2bd90 .array/port v0x562266c104e0, L_0x562266c2be30;
L_0x562266c2be30 .concat [ 5 2 0 0], L_0x562266c2b730, L_0x7f9c09aa5450;
L_0x562266c2bf20 .array/port v0x562266c104e0, L_0x562266c2bfc0;
L_0x562266c2bfc0 .concat [ 5 2 0 0], L_0x562266c2b820, L_0x7f9c09aa5498;
S_0x562266c0f440 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 12 29, 12 29 0, S_0x562266c0f150;
 .timescale 0 0;
v0x562266c0f640_0 .var/2s "i", 31 0;
S_0x562266c0f740 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 12 39, 12 39 0, S_0x562266c0f150;
 .timescale 0 0;
v0x562266c0f940_0 .var/2s "i", 31 0;
    .scope S_0x562266bb9980;
T_0 ;
    %fork t_1, S_0x562266bb6270;
    %jmp t_0;
    .scope S_0x562266bb6270;
t_1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x562266be9ad0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x562266be9ad0_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x562266be9ad0_0;
    %store/vec4a v0x562266c08600, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x562266be9ad0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x562266be9ad0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x562266bb9980;
t_0 %join;
    %vpi_call/w 4 27 "$display", "Loading RAM contents from %s", P_0x562266b30490 {0 0 0};
    %vpi_call/w 4 28 "$readmemh", P_0x562266b30490, v0x562266c08600, 32'sb00000000000000000000000000000001, 32'sb00000000000000000000000000001000 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x562266bb9980;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c08a20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562266c08780_0, 0, 32;
    %vpi_func 4 38 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000101 {0 0 0};
    %store/vec4 v0x562266c08940_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x562266bb9980;
T_2 ;
    %wait E_0x562266b1df70;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562266c08a20_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x562266bb9980;
T_3 ;
    %wait E_0x562266b1eae0;
    %load/vec4 v0x562266c08a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x562266c08940_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x562266c08940_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x562266c08940_0, 0;
    %load/vec4 v0x562266c086c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 4 51 "$display", "Address: %h data: %h", v0x562266c08380_0, &A<v0x562266c08600, v0x562266c08380_0 > {0 0 0};
    %ix/getv 4, v0x562266c08860_0;
    %load/vec4a v0x562266c08600, 4;
    %assign/vec4 v0x562266c08780_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x562266c08ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %vpi_call/w 4 54 "$display", "Bytenable: %b address: %h data: %h", v0x562266c08460_0, v0x562266c08380_0, v0x562266c08ba0_0 {0 0 0};
    %load/vec4 v0x562266c08460_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %load/vec4 v0x562266c08ba0_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %ix/getv 4, v0x562266c08380_0;
    %load/vec4a v0x562266c08600, 4;
    %parti/s 8, 24, 6;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %load/vec4 v0x562266c08460_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %load/vec4 v0x562266c08ba0_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %ix/getv 4, v0x562266c08380_0;
    %load/vec4a v0x562266c08600, 4;
    %parti/s 8, 16, 6;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562266c08460_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %load/vec4 v0x562266c08ba0_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %ix/getv 4, v0x562266c08380_0;
    %load/vec4a v0x562266c08600, 4;
    %parti/s 8, 8, 5;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562266c08460_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %load/vec4 v0x562266c08ba0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %ix/getv 4, v0x562266c08380_0;
    %load/vec4a v0x562266c08600, 4;
    %parti/s 8, 0, 2;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %concat/vec4; draw_concat_vec4
    %ix/getv 3, v0x562266c08380_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562266c08600, 0, 4;
T_3.6 ;
T_3.5 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x562266c08940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562266c08a20_0, 0;
T_3.2 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x562266c0ea10;
T_4 ;
    %wait E_0x562266b1eae0;
    %load/vec4 v0x562266c0efc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x562266c0ef00_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x562266c0ed40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x562266c0ee30_0;
    %assign/vec4 v0x562266c0ef00_0, 0;
T_4.2 ;
T_4.1 ;
    %vpi_call/w 11 18 "$display", "pc = %h", v0x562266c0ef00_0 {0 0 0};
    %jmp T_4;
    .thread T_4;
    .scope S_0x562266c0bb80;
T_5 ;
Ewait_0 .event/or E_0x562266bf1eb0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x562266c0d4a0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x562266c0c550_0, 0, 1;
    %load/vec4 v0x562266c0d4a0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x562266c0c610_0, 0, 1;
    %load/vec4 v0x562266c0d4a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562266c0d220_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0c8c0_0, 0, 1;
    %load/vec4 v0x562266c0d640_0;
    %nor/r;
    %store/vec4 v0x562266c0d0a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562266c0cfc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0cb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cca0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562266c0c420_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cc00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562266c0c0c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c270_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x562266c0c340_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0c1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cd70_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x562266c0d4a0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562266c0d220_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d0a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562266c0cfc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cca0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562266c0c420_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cc00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562266c0c0c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c270_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x562266c0c340_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0c1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cd70_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x562266c0ce10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %jmp T_5.13;
T_5.4 ;
    %load/vec4 v0x562266c0c6d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %jmp T_5.19;
T_5.14 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x562266c0d220_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0d3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d0a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562266c0cfc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0d580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cca0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562266c0c420_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cc00_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x562266c0c0c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0c270_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562266c0c340_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0c1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cd70_0, 0, 1;
    %jmp T_5.19;
T_5.15 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562266c0d220_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d0a0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x562266c0cfc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0c980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0d580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cca0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562266c0c420_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cc00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562266c0c0c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c270_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562266c0c340_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0c1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cd70_0, 0, 1;
    %jmp T_5.19;
T_5.16 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x562266c0d220_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0d3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d0a0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x562266c0cfc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0c980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0d580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cca0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562266c0c420_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cc00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562266c0c0c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c270_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x562266c0c340_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0c1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cd70_0, 0, 1;
    %jmp T_5.19;
T_5.17 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x562266c0d220_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0d3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d0a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562266c0cfc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0d580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cca0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562266c0c420_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cc00_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x562266c0c0c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c270_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562266c0c340_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0c1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cd70_0, 0, 1;
    %jmp T_5.19;
T_5.18 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562266c0d220_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d0a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562266c0cfc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0d580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cca0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562266c0c420_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cc00_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x562266c0c0c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0c270_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562266c0c340_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0c1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0cd70_0, 0, 1;
    %jmp T_5.19;
T_5.19 ;
    %pop/vec4 1;
    %jmp T_5.13;
T_5.5 ;
    %load/vec4 v0x562266c0d300_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_5.20, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d3e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562266c0d220_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d0a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x562266c0cfc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0d160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0d580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cca0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562266c0c420_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cc00_0, 0, 1;
    %load/vec4 v0x562266c0d300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.22, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_5.23, 8;
T_5.22 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_5.23, 8;
 ; End of false expr.
    %blend;
T_5.23;
    %store/vec4 v0x562266c0c0c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0c270_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562266c0c340_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0c1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cd70_0, 0, 1;
    %jmp T_5.21;
T_5.20 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x562266c0d220_0, 0, 2;
    %load/vec4 v0x562266c0c550_0;
    %store/vec4 v0x562266c0d3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d0a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x562266c0cfc0_0, 0, 2;
    %load/vec4 v0x562266c0c610_0;
    %store/vec4 v0x562266c0d160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cca0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562266c0c420_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cc00_0, 0, 1;
    %load/vec4 v0x562266c0c610_0;
    %load/vec4 v0x562266c0d300_0;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %mul;
    %flag_set/vec4 8;
    %jmp/0 T_5.24, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_5.25, 8;
T_5.24 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_5.25, 8;
 ; End of false expr.
    %blend;
T_5.25;
    %store/vec4 v0x562266c0c0c0_0, 0, 4;
    %load/vec4 v0x562266c0c610_0;
    %store/vec4 v0x562266c0c270_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x562266c0c340_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cd70_0, 0, 1;
T_5.21 ;
    %jmp T_5.13;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d3e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562266c0d220_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d0a0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x562266c0cfc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0c980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0d580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cca0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562266c0c420_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cc00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562266c0c0c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c270_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562266c0c340_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0c1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cd70_0, 0, 1;
    %jmp T_5.13;
T_5.7 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x562266c0d220_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0d3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d0a0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x562266c0cfc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0c980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0d580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cca0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562266c0c420_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cc00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562266c0c0c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c270_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x562266c0c340_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0c1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cd70_0, 0, 1;
    %jmp T_5.13;
T_5.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d3e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562266c0d220_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d0a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x562266c0cfc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0d160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0d580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cca0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562266c0c420_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cc00_0, 0, 1;
    %load/vec4 v0x562266c0ce10_0;
    %cmpi/e 4, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_5.26, 8;
    %pushi/vec4 3, 0, 5;
    %jmp/1 T_5.27, 8;
T_5.26 ; End of true expr.
    %load/vec4 v0x562266c0ce10_0;
    %cmpi/e 5, 0, 6;
    %flag_mov 9, 4;
    %jmp/0 T_5.28, 9;
    %pushi/vec4 8, 0, 5;
    %jmp/1 T_5.29, 9;
T_5.28 ; End of true expr.
    %load/vec4 v0x562266c0ce10_0;
    %cmpi/e 6, 0, 6;
    %flag_mov 10, 4;
    %jmp/0 T_5.30, 10;
    %pushi/vec4 6, 0, 5;
    %jmp/1 T_5.31, 10;
T_5.30 ; End of true expr.
    %pushi/vec4 5, 0, 5;
    %jmp/0 T_5.31, 10;
 ; End of false expr.
    %blend;
T_5.31;
    %jmp/0 T_5.29, 9;
 ; End of false expr.
    %blend;
T_5.29;
    %jmp/0 T_5.27, 8;
 ; End of false expr.
    %blend;
T_5.27;
    %pad/s 4;
    %store/vec4 v0x562266c0c0c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0c270_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562266c0c340_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0c1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cd70_0, 0, 1;
    %jmp T_5.13;
T_5.9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562266c0d220_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0d3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d0a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562266c0cfc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0d580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cca0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562266c0c420_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cc00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562266c0c0c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0c270_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x562266c0c340_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0c1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cd70_0, 0, 1;
    %jmp T_5.13;
T_5.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562266c0d220_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0d3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d0a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562266c0cfc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0d580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cca0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562266c0c420_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cc00_0, 0, 1;
    %load/vec4 v0x562266c0ce10_0;
    %cmpi/e 10, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_5.32, 8;
    %pushi/vec4 13, 0, 5;
    %jmp/1 T_5.33, 8;
T_5.32 ; End of true expr.
    %load/vec4 v0x562266c0ce10_0;
    %cmpi/e 11, 0, 6;
    %flag_mov 9, 4;
    %jmp/0 T_5.34, 9;
    %pushi/vec4 14, 0, 5;
    %jmp/1 T_5.35, 9;
T_5.34 ; End of true expr.
    %load/vec4 v0x562266c0ce10_0;
    %cmpi/e 12, 0, 6;
    %flag_mov 10, 4;
    %jmp/0 T_5.36, 10;
    %pushi/vec4 10, 0, 5;
    %jmp/1 T_5.37, 10;
T_5.36 ; End of true expr.
    %load/vec4 v0x562266c0ce10_0;
    %cmpi/e 13, 0, 6;
    %flag_mov 11, 4;
    %jmp/0 T_5.38, 11;
    %pushi/vec4 11, 0, 5;
    %jmp/1 T_5.39, 11;
T_5.38 ; End of true expr.
    %pushi/vec4 12, 0, 5;
    %jmp/0 T_5.39, 11;
 ; End of false expr.
    %blend;
T_5.39;
    %jmp/0 T_5.37, 10;
 ; End of false expr.
    %blend;
T_5.37;
    %jmp/0 T_5.35, 9;
 ; End of false expr.
    %blend;
T_5.35;
    %jmp/0 T_5.33, 8;
 ; End of false expr.
    %blend;
T_5.33;
    %pad/s 4;
    %store/vec4 v0x562266c0c0c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0c270_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x562266c0c340_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0c1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cd70_0, 0, 1;
    %jmp T_5.13;
T_5.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562266c0d220_0, 0, 2;
    %load/vec4 v0x562266c0c610_0;
    %store/vec4 v0x562266c0d3e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0c790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d0a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562266c0cfc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d580_0, 0, 1;
    %load/vec4 v0x562266c0c550_0;
    %store/vec4 v0x562266c0cb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cca0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562266c0c420_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0cc00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562266c0c0c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0c270_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x562266c0c340_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0c1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cd70_0, 0, 1;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562266c0d220_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d3e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0c790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d0a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562266c0cfc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0d160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0c980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0d580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cb30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0cca0_0, 0, 1;
    %load/vec4 v0x562266c0ce10_0;
    %cmpi/e 40, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_5.40, 8;
    %pushi/vec4 15, 0, 4;
    %jmp/1 T_5.41, 8;
T_5.40 ; End of true expr.
    %load/vec4 v0x562266c0ce10_0;
    %cmpi/e 41, 0, 6;
    %flag_mov 9, 4;
    %jmp/0 T_5.42, 9;
    %load/vec4 v0x562266c0ca40_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %flag_mov 10, 4;
    %jmp/0 T_5.44, 10;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_5.45, 10;
T_5.44 ; End of true expr.
    %pushi/vec4 12, 0, 4;
    %jmp/0 T_5.45, 10;
 ; End of false expr.
    %blend;
T_5.45;
    %jmp/1 T_5.43, 9;
T_5.42 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x562266c0ca40_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 4;
    %jmp/0 T_5.43, 9;
 ; End of false expr.
    %blend;
T_5.43;
    %jmp/0 T_5.41, 8;
 ; End of false expr.
    %blend;
T_5.41;
    %store/vec4 v0x562266c0c420_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cc00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562266c0c0c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0c270_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x562266c0c340_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562266c0c1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c0cd70_0, 0, 1;
    %jmp T_5.13;
T_5.13 ;
    %pop/vec4 1;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x562266c0da90;
T_6 ;
    %wait E_0x562266b1eae0;
    %load/vec4 v0x562266c0e020_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x562266c0e7e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x562266c0e4d0_0;
    %assign/vec4 v0x562266c0e310_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x562266c0f150;
T_7 ;
    %wait E_0x562266b1eae0;
    %load/vec4 v0x562266c10ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_3, S_0x562266c0f440;
    %jmp t_2;
    .scope S_0x562266c0f440;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562266c0f640_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x562266c0f640_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x562266c0f640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562266c104e0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x562266c0f640_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x562266c0f640_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .scope S_0x562266c0f150;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x562266c10c30_0;
    %load/vec4 v0x562266c10cd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %vpi_call/w 12 35 "$display", "writing" {0 0 0};
    %vpi_call/w 12 36 "$display", "reg = %d", v0x562266c10cd0_0 {0 0 0};
    %vpi_call/w 12 37 "$display", "reg = %d", v0x562266c10b50_0 {0 0 0};
    %load/vec4 v0x562266c10b50_0;
    %load/vec4 v0x562266c10cd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562266c104e0, 0, 4;
    %fork t_5, S_0x562266c0f740;
    %jmp t_4;
    .scope S_0x562266c0f740;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562266c0f940_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x562266c0f940_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.7, 5;
    %vpi_call/w 12 40 "$display", "TB: INFO: register_v", v0x562266c0f940_0, " = %d", &A<v0x562266c104e0, v0x562266c0f940_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x562266c0f940_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x562266c0f940_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %end;
    .scope S_0x562266c0f150;
t_4 %join;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x562266c093f0;
T_8 ;
Ewait_1 .event/or E_0x562266b08630, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x562266c09760_0;
    %store/vec4 v0x562266c0a4d0_0, 0, 32;
    %load/vec4 v0x562266c09860_0;
    %store/vec4 v0x562266c0a5b0_0, 0, 32;
    %load/vec4 v0x562266c09760_0;
    %store/vec4 v0x562266c0a690_0, 0, 32;
    %load/vec4 v0x562266c09860_0;
    %store/vec4 v0x562266c0a770_0, 0, 32;
    %load/vec4 v0x562266c0a290_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0x562266c09760_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x562266c09760_0;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0x562266c09d70_0, 0, 32;
    %load/vec4 v0x562266c0a350_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.2, 8;
    %load/vec4 v0x562266c09860_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %load/vec4 v0x562266c09860_0;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %store/vec4 v0x562266c09e50_0, 0, 32;
    %load/vec4 v0x562266c0a690_0;
    %pad/u 64;
    %load/vec4 v0x562266c0a770_0;
    %pad/u 64;
    %div;
    %store/vec4 v0x562266c09a80_0, 0, 64;
    %load/vec4 v0x562266c0a690_0;
    %pad/u 64;
    %load/vec4 v0x562266c0a770_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x562266c0a010_0, 0, 64;
    %load/vec4 v0x562266c09d70_0;
    %pad/u 64;
    %load/vec4 v0x562266c09e50_0;
    %pad/u 64;
    %div;
    %store/vec4 v0x562266c099e0_0, 0, 64;
    %load/vec4 v0x562266c09d70_0;
    %pad/u 64;
    %load/vec4 v0x562266c09e50_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x562266c09f30_0, 0, 64;
    %load/vec4 v0x562266c0a290_0;
    %load/vec4 v0x562266c0a350_0;
    %add;
    %store/vec4 v0x562266c0a410_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x562266c093f0;
T_9 ;
    %wait E_0x562266b1eae0;
    %load/vec4 v0x562266c0a1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562266c09bb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562266c09c90_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x562266c0a850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x562266c0a0f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %jmp T_9.12;
T_9.4 ;
    %load/vec4 v0x562266c09a80_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x562266c09bb0_0, 0;
    %load/vec4 v0x562266c09a80_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x562266c09c90_0, 0;
    %jmp T_9.12;
T_9.5 ;
    %load/vec4 v0x562266c0a010_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x562266c09bb0_0, 0;
    %load/vec4 v0x562266c0a010_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x562266c09c90_0, 0;
    %jmp T_9.12;
T_9.6 ;
    %load/vec4 v0x562266c0a410_0;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562266c09bb0_0, 4, 5;
    %load/vec4 v0x562266c099e0_0;
    %parti/s 31, 32, 7;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562266c09bb0_0, 4, 5;
    %load/vec4 v0x562266c099e0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x562266c09c90_0, 0;
    %jmp T_9.12;
T_9.7 ;
    %load/vec4 v0x562266c0a410_0;
    %ix/load 4, 31, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562266c09bb0_0, 4, 5;
    %load/vec4 v0x562266c09f30_0;
    %parti/s 31, 32, 7;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562266c09bb0_0, 4, 5;
    %load/vec4 v0x562266c09f30_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x562266c09c90_0, 0;
    %jmp T_9.12;
T_9.8 ;
    %load/vec4 v0x562266c09760_0;
    %assign/vec4 v0x562266c09bb0_0, 0;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v0x562266c09760_0;
    %assign/vec4 v0x562266c09c90_0, 0;
    %jmp T_9.12;
T_9.10 ;
    %load/vec4 v0x562266c09bb0_0;
    %assign/vec4 v0x562266c09bb0_0, 0;
    %jmp T_9.12;
T_9.11 ;
    %load/vec4 v0x562266c09c90_0;
    %assign/vec4 v0x562266c09c90_0, 0;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x562266c090b0;
T_10 ;
Ewait_2 .event/or E_0x562266b1e670, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x562266c0b020_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x562266c0aec0_0;
    %store/vec4 v0x562266c0b1c0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x562266c0b020_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x562266c0af80_0;
    %store/vec4 v0x562266c0b1c0_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x562266c0abd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_10.22, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562266c0b1c0_0, 0, 32;
    %jmp T_10.24;
T_10.4 ;
    %load/vec4 v0x562266c0ab10_0;
    %load/vec4 v0x562266c0ac70_0;
    %add;
    %store/vec4 v0x562266c0b1c0_0, 0, 32;
    %jmp T_10.24;
T_10.5 ;
    %load/vec4 v0x562266c0ab10_0;
    %load/vec4 v0x562266c0ac70_0;
    %and;
    %store/vec4 v0x562266c0b1c0_0, 0, 32;
    %jmp T_10.24;
T_10.6 ;
    %load/vec4 v0x562266c0ab10_0;
    %load/vec4 v0x562266c0ac70_0;
    %or;
    %store/vec4 v0x562266c0b1c0_0, 0, 32;
    %jmp T_10.24;
T_10.7 ;
    %load/vec4 v0x562266c0ab10_0;
    %load/vec4 v0x562266c0ac70_0;
    %sub;
    %store/vec4 v0x562266c0b1c0_0, 0, 32;
    %jmp T_10.24;
T_10.8 ;
    %load/vec4 v0x562266c0ab10_0;
    %load/vec4 v0x562266c0ac70_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x562266c0b1c0_0, 0, 32;
    %jmp T_10.24;
T_10.9 ;
    %load/vec4 v0x562266c0ab10_0;
    %load/vec4 v0x562266c0ac70_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x562266c0b1c0_0, 0, 32;
    %jmp T_10.24;
T_10.10 ;
    %load/vec4 v0x562266c0ac70_0;
    %ix/getv 4, v0x562266c0b260_0;
    %shiftl 4;
    %store/vec4 v0x562266c0b1c0_0, 0, 32;
    %jmp T_10.24;
T_10.11 ;
    %load/vec4 v0x562266c0ac70_0;
    %ix/getv 4, v0x562266c0ab10_0;
    %shiftl 4;
    %store/vec4 v0x562266c0b1c0_0, 0, 32;
    %jmp T_10.24;
T_10.12 ;
    %load/vec4 v0x562266c0ac70_0;
    %ix/getv 4, v0x562266c0b260_0;
    %shiftr 4;
    %store/vec4 v0x562266c0b1c0_0, 0, 32;
    %jmp T_10.24;
T_10.13 ;
    %load/vec4 v0x562266c0ac70_0;
    %ix/getv 4, v0x562266c0ab10_0;
    %shiftr 4;
    %store/vec4 v0x562266c0b1c0_0, 0, 32;
    %jmp T_10.24;
T_10.14 ;
    %load/vec4 v0x562266c0ac70_0;
    %ix/getv 4, v0x562266c0b260_0;
    %shiftr/s 4;
    %store/vec4 v0x562266c0b1c0_0, 0, 32;
    %jmp T_10.24;
T_10.15 ;
    %load/vec4 v0x562266c0ac70_0;
    %ix/getv 4, v0x562266c0ab10_0;
    %shiftr/s 4;
    %store/vec4 v0x562266c0b1c0_0, 0, 32;
    %jmp T_10.24;
T_10.16 ;
    %load/vec4 v0x562266c0ab10_0;
    %load/vec4 v0x562266c0ac70_0;
    %xor;
    %store/vec4 v0x562266c0b1c0_0, 0, 32;
    %jmp T_10.24;
T_10.17 ;
    %load/vec4 v0x562266c0ab10_0;
    %load/vec4 v0x562266c0ac70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %store/vec4 v0x562266c0b1c0_0, 0, 32;
    %jmp T_10.24;
T_10.18 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x562266c0ab10_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pad/u 32;
    %store/vec4 v0x562266c0b1c0_0, 0, 32;
    %jmp T_10.24;
T_10.19 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x562266c0ab10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x562266c0b1c0_0, 0, 32;
    %jmp T_10.24;
T_10.20 ;
    %load/vec4 v0x562266c0ab10_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pad/u 32;
    %store/vec4 v0x562266c0b1c0_0, 0, 32;
    %jmp T_10.24;
T_10.21 ;
    %load/vec4 v0x562266c0ab10_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x562266c0b1c0_0, 0, 32;
    %jmp T_10.24;
T_10.22 ;
    %load/vec4 v0x562266c0ab10_0;
    %load/vec4 v0x562266c0ac70_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %pad/u 32;
    %store/vec4 v0x562266c0b1c0_0, 0, 32;
    %jmp T_10.24;
T_10.24 ;
    %pop/vec4 1;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x562266c0b530;
T_11 ;
Ewait_3 .event/or E_0x562266bf1910, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x562266c0b730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x562266c0b910_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562266c0ba10_0, 0, 3;
    %jmp T_11.16;
T_11.0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x562266c0b910_0, 0, 5;
    %jmp T_11.16;
T_11.1 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x562266c0b910_0, 0, 5;
    %jmp T_11.16;
T_11.2 ;
    %load/vec4 v0x562266c0b830_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_11.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_11.21, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_11.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_11.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_11.24, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_11.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_11.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_11.27, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_11.28, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_11.29, 6;
    %jmp T_11.30;
T_11.17 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x562266c0b910_0, 0, 5;
    %jmp T_11.30;
T_11.18 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x562266c0b910_0, 0, 5;
    %jmp T_11.30;
T_11.19 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x562266c0b910_0, 0, 5;
    %jmp T_11.30;
T_11.20 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x562266c0b910_0, 0, 5;
    %jmp T_11.30;
T_11.21 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x562266c0b910_0, 0, 5;
    %jmp T_11.30;
T_11.22 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x562266c0b910_0, 0, 5;
    %jmp T_11.30;
T_11.23 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x562266c0b910_0, 0, 5;
    %jmp T_11.30;
T_11.24 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x562266c0b910_0, 0, 5;
    %jmp T_11.30;
T_11.25 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x562266c0b910_0, 0, 5;
    %jmp T_11.30;
T_11.26 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x562266c0b910_0, 0, 5;
    %jmp T_11.30;
T_11.27 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x562266c0b910_0, 0, 5;
    %jmp T_11.30;
T_11.28 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x562266c0b910_0, 0, 5;
    %jmp T_11.30;
T_11.29 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x562266c0b910_0, 0, 5;
    %jmp T_11.30;
T_11.30 ;
    %pop/vec4 1;
    %jmp T_11.16;
T_11.3 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x562266c0b910_0, 0, 5;
    %jmp T_11.16;
T_11.4 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x562266c0b910_0, 0, 5;
    %jmp T_11.16;
T_11.5 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x562266c0b910_0, 0, 5;
    %jmp T_11.16;
T_11.6 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x562266c0b910_0, 0, 5;
    %jmp T_11.16;
T_11.7 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x562266c0b910_0, 0, 5;
    %jmp T_11.16;
T_11.8 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x562266c0b910_0, 0, 5;
    %jmp T_11.16;
T_11.9 ;
    %load/vec4 v0x562266c0b830_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_11.31, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_11.32, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_11.33, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_11.34, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_11.35, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_11.36, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_11.37, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_11.38, 6;
    %jmp T_11.39;
T_11.31 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x562266c0ba10_0, 0, 3;
    %jmp T_11.39;
T_11.32 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x562266c0ba10_0, 0, 3;
    %jmp T_11.39;
T_11.33 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x562266c0ba10_0, 0, 3;
    %jmp T_11.39;
T_11.34 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562266c0ba10_0, 0, 3;
    %jmp T_11.39;
T_11.35 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x562266c0ba10_0, 0, 3;
    %jmp T_11.39;
T_11.36 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x562266c0ba10_0, 0, 3;
    %jmp T_11.39;
T_11.37 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x562266c0ba10_0, 0, 3;
    %jmp T_11.39;
T_11.38 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x562266c0ba10_0, 0, 3;
    %jmp T_11.39;
T_11.39 ;
    %pop/vec4 1;
    %jmp T_11.16;
T_11.10 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x562266c0b910_0, 0, 5;
    %jmp T_11.16;
T_11.11 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x562266c0b910_0, 0, 5;
    %jmp T_11.16;
T_11.12 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x562266c0b910_0, 0, 5;
    %jmp T_11.16;
T_11.13 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x562266c0b910_0, 0, 5;
    %jmp T_11.16;
T_11.14 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x562266c0b910_0, 0, 5;
    %jmp T_11.16;
T_11.16 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x562266c08d80;
T_12 ;
    %wait E_0x562266b1eae0;
    %vpi_call/w 5 20 "$display", "address bus = %h", v0x562266c14450_0 {0 0 0};
    %vpi_call/w 5 21 "$display", "pc value = %h", v0x562266c15090_0 {0 0 0};
    %jmp T_12;
    .thread T_12;
    .scope S_0x562266c08d80;
T_13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562266c16450_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c13440_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562266c142d0_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x562266c08d80;
T_14 ;
    %wait E_0x562266b1eae0;
    %load/vec4 v0x562266c16230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x562266c16450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562266c13440_0, 0;
    %vpi_call/w 5 90 "$display", "reset state = %d", v0x562266c16450_0 {0 0 0};
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x562266c15090_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x562266c16450_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x562266c16450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562266c13440_0, 0;
    %vpi_call/w 5 94 "$display", "hault state = %d", v0x562266c16450_0 {0 0 0};
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x562266c167b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x562266c16450_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x562266c16450_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x562266c16560_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_14.6, 9;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x562266c16450_0, 0;
    %vpi_call/w 5 98 "$display", "state = %d", v0x562266c16450_0 {0 0 0};
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x562266c16450_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x562266c16450_0, 0;
    %vpi_call/w 5 101 "$display", "state = %d", v0x562266c16450_0 {0 0 0};
T_14.7 ;
T_14.4 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x562266c08d80;
T_15 ;
    %wait E_0x562266b1eae0;
    %load/vec4 v0x562266c146f0_0;
    %assign/vec4 v0x562266c14540_0, 0;
    %load/vec4 v0x562266c15390_0;
    %assign/vec4 v0x562266c15530_0, 0;
    %load/vec4 v0x562266c15460_0;
    %assign/vec4 v0x562266c155d0_0, 0;
    %load/vec4 v0x562266c13cf0_0;
    %load/vec4 v0x562266c152f0_0;
    %and;
    %load/vec4 v0x562266c14200_0;
    %or;
    %pad/u 32;
    %assign/vec4 v0x562266c142d0_0, 0;
    %load/vec4 v0x562266c13cf0_0;
    %load/vec4 v0x562266c152f0_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x562266c14200_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_15.0, 9;
    %load/vec4 v0x562266c13f00_0;
    %assign/vec4 v0x562266c14370_0, 0;
T_15.0 ;
    %load/vec4 v0x562266c139d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x562266c137b0_0;
    %assign/vec4 v0x562266c136d0_0, 0;
T_15.2 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x562266bba650;
T_16 ;
    %vpi_call/w 3 52 "$dumpfile", "mips_cpu_bus_tb.vcd" {0 0 0};
    %vpi_call/w 3 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x562266bba650 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562266c16cb0_0, 0, 1;
    %pushi/vec4 10000, 0, 32;
T_16.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_16.1, 5;
    %jmp/1 T_16.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x562266c16cb0_0;
    %nor/r;
    %store/vec4 v0x562266c16cb0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x562266c16cb0_0;
    %nor/r;
    %store/vec4 v0x562266c16cb0_0, 0, 1;
    %jmp T_16.0;
T_16.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 63 "$fatal", 32'sb00000000000000000000000000000010, "Simulation did not finish within %d cycles.", P_0x562266befb50 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x562266bba650;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562266c178c0_0, 0;
    %wait E_0x562266b1eae0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562266c178c0_0, 0;
    %wait E_0x562266b1eae0;
    %vpi_call/w 3 74 "$display", "address = %h", v0x562266c16d50_0 {0 0 0};
    %load/vec4 v0x562266c16b00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %jmp T_17.1;
T_17.0 ;
    %vpi_call/w 3 76 "$display", "TB: CPU did not set active=1 after reset." {0 0 0};
T_17.1 ;
    %delay 1500, 0;
    %vpi_call/w 3 81 "$display", "TB: INFO: register_v0 = %d", v0x562266c17800_0 {0 0 0};
    %vpi_call/w 3 83 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "mips_cpu_bus_tb.v";
    "mips_cpu_avalon_RAM.v";
    "mips_cpu_bus.v";
    "mips_cpu_alu.v";
    "mips_cpu_alu_mult_div.v";
    "mips_cpu_alu_control.v";
    "mips_cpu_controller.v";
    "mips_cpu_instruction_reg.v";
    "mips_cpu_pc.v";
    "mips_cpu_register_file.v";
