`timescale 1ns / 1ps

module usbHost (
	input wire clk,		// 48MHz core clock
	input wire resetn,
	input wire [31:0] din,
	output wire [31:0] dout,
	input wire re,
	input wire we,
	usbwires wires);

// TODO

endmodule
