<dec f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCTargetDesc.h' l='83'/>
<doc f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCTargetDesc.h' l='81'>// Defines symbolic names for the AArch64 instructions.
//</doc>
<dec f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCTargetDesc.h' l='63'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCTargetDesc.h' l='69' u='w'/>
<dec f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCTargetDesc.h' l='71'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCTargetDesc.h' l='77' u='w'/>
<dec f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCTargetDesc.h' l='108'/>
<doc f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCTargetDesc.h' l='106'>// Defines symbolic names for the ARM instructions.
//</doc>
<dec f='llvm/llvm/lib/Target/BPF/MCTargetDesc/BPFMCTargetDesc.h' l='61'/>
<doc f='llvm/llvm/lib/Target/BPF/MCTargetDesc/BPFMCTargetDesc.h' l='59'>// Defines symbolic names for the BPF instructions.
//</doc>
<dec f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.h' l='108'/>
<doc f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.h' l='106'>// Defines symbolic names for the Hexagon instructions.
//</doc>
<dec f='llvm/llvm/lib/Target/Lanai/MCTargetDesc/LanaiMCTargetDesc.h' l='51'/>
<doc f='llvm/llvm/lib/Target/Lanai/MCTargetDesc/LanaiMCTargetDesc.h' l='50'>// Defines symbolic names for the Lanai instructions.</doc>
<dec f='llvm/llvm/lib/Target/MSP430/MCTargetDesc/MSP430MCTargetDesc.h' l='56'/>
<doc f='llvm/llvm/lib/Target/MSP430/MCTargetDesc/MSP430MCTargetDesc.h' l='55'>// Defines symbolic names for the MSP430 instructions.</doc>
<dec f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsMCTargetDesc.h' l='61'/>
<doc f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsMCTargetDesc.h' l='60'>// Defines symbolic names for the Mips instructions.</doc>
<dec f='llvm/llvm/lib/Target/NVPTX/NVPTX.h' l='165'/>
<doc f='llvm/llvm/lib/Target/NVPTX/NVPTX.h' l='164'>// Defines symbolic names for the NVPTX instructions.</doc>
<dec f='llvm/llvm/lib/Target/NVPTX/MCTargetDesc/NVPTXMCTargetDesc.h' l='28'/>
<doc f='llvm/llvm/lib/Target/NVPTX/MCTargetDesc/NVPTXMCTargetDesc.h' l='27'>// Defines symbolic names for the PTX instructions.</doc>
<dec f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCTargetDesc.h' l='96'/>
<doc f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCTargetDesc.h' l='94'>// Defines symbolic names for the PowerPC instructions.
//</doc>
<dec f='llvm/llvm/lib/Target/Sparc/MCTargetDesc/SparcMCTargetDesc.h' l='53'/>
<doc f='llvm/llvm/lib/Target/Sparc/MCTargetDesc/SparcMCTargetDesc.h' l='51'>// Defines symbolic names for the Sparc instructions.
//</doc>
<dec f='llvm/llvm/lib/Target/SystemZ/MCTargetDesc/SystemZMCTargetDesc.h' l='102'/>
<doc f='llvm/llvm/lib/Target/SystemZ/MCTargetDesc/SystemZMCTargetDesc.h' l='101'>// Defines symbolic names for the SystemZ instructions.</doc>
<dec f='llvm/llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyMCTargetDesc.h' l='119'/>
<doc f='llvm/llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyMCTargetDesc.h' l='117'>// Defines symbolic names for the WebAssembly instructions.
//</doc>
<dec f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.h' l='133'/>
<doc f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.h' l='131'>// Defines symbolic names for the X86 instructions.
//</doc>
<dec f='llvm/llvm/lib/Target/XCore/MCTargetDesc/XCoreMCTargetDesc.h' l='30'/>
<doc f='llvm/llvm/lib/Target/XCore/MCTargetDesc/XCoreMCTargetDesc.h' l='28'>// Defines symbolic names for the XCore instructions.
//</doc>
