# do nsubburaj_lab2_VHDL.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:03:59 on Sep 24,2021
# vcom -work work nsubburaj_lab2_VHDL.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity nsubburaj_lab2_VHDL
# -- Compiling architecture structure of nsubburaj_lab2_VHDL
# End time: 20:03:59 on Sep 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:03:59 on Sep 24,2021
# vcom -work work Waveform.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nsubburaj_lab2_VHDL_vhd_vec_tst
# -- Compiling architecture nsubburaj_lab2_VHDL_arch of nsubburaj_lab2_VHDL_vhd_vec_tst
# End time: 20:04:00 on Sep 24,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.nsubburaj_lab2_VHDL_vhd_vec_tst 
# Start time: 20:04:00 on Sep 24,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.nsubburaj_lab2_vhdl_vhd_vec_tst(nsubburaj_lab2_vhdl_arch)
# Loading altera_lnsim.altera_lnsim_components
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cyclonev.cyclonev_atom_pack(body)
# Loading cyclonev.cyclonev_components
# Loading work.nsubburaj_lab2_vhdl(structure)
# Loading ieee.std_logic_arith(body)
# Loading cyclonev.cyclonev_io_obuf(arch)
# Loading cyclonev.cyclonev_io_ibuf(arch)
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)
# after#30
# End time: 20:04:00 on Sep 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
