{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541565734964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541565734964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 06 22:42:14 2018 " "Processing started: Tue Nov 06 22:42:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541565734964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541565734964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mivga -c mivga " "Command: quartus_map --read_settings_files=on --write_settings_files=off mivga -c mivga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541565734964 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541565735323 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541565735323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mivga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mivga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mivga-behaivoral " "Found design unit 1: mivga-behaivoral" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541565743840 ""} { "Info" "ISGN_ENTITY_NAME" "1 mivga " "Found entity 1: mivga" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541565743840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541565743840 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mivga " "Elaborating entity \"mivga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541565743871 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "a mivga.vhd(13) " "VHDL Signal Declaration warning at mivga.vhd(13): used implicit default value for signal \"a\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541565743871 "|mivga"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b mivga.vhd(13) " "VHDL Signal Declaration warning at mivga.vhd(13): used implicit default value for signal \"b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541565743871 "|mivga"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "c mivga.vhd(13) " "VHDL Signal Declaration warning at mivga.vhd(13): used implicit default value for signal \"c\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541565743871 "|mivga"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d mivga.vhd(13) " "VHDL Signal Declaration warning at mivga.vhd(13): used implicit default value for signal \"d\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541565743871 "|mivga"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "e mivga.vhd(13) " "VHDL Signal Declaration warning at mivga.vhd(13): used implicit default value for signal \"e\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541565743871 "|mivga"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "f mivga.vhd(13) " "VHDL Signal Declaration warning at mivga.vhd(13): used implicit default value for signal \"f\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541565743871 "|mivga"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "g mivga.vhd(13) " "VHDL Signal Declaration warning at mivga.vhd(13): used implicit default value for signal \"g\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541565743871 "|mivga"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h_period mivga.vhd(46) " "VHDL Signal Declaration warning at mivga.vhd(46): used explicit default value for signal \"h_period\" because signal was never assigned a value" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1541565743871 "|mivga"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "v_period mivga.vhd(47) " "VHDL Signal Declaration warning at mivga.vhd(47): used explicit default value for signal \"v_period\" because signal was never assigned a value" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1541565743871 "|mivga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_out mivga.vhd(50) " "Verilog HDL or VHDL warning at mivga.vhd(50): object \"clk_out\" assigned a value but never read" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541565743871 "|mivga"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red mivga.vhd(149) " "VHDL Process Statement warning at mivga.vhd(149): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 149 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541565743871 "|mivga"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green mivga.vhd(149) " "VHDL Process Statement warning at mivga.vhd(149): inferring latch(es) for signal or variable \"green\", which holds its previous value in one or more paths through the process" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 149 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541565743871 "|mivga"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue mivga.vhd(149) " "VHDL Process Statement warning at mivga.vhd(149): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 149 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541565743871 "|mivga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] mivga.vhd(149) " "Inferred latch for \"blue\[0\]\" at mivga.vhd(149)" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541565743871 "|mivga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] mivga.vhd(149) " "Inferred latch for \"blue\[1\]\" at mivga.vhd(149)" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541565743871 "|mivga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] mivga.vhd(149) " "Inferred latch for \"blue\[2\]\" at mivga.vhd(149)" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541565743871 "|mivga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] mivga.vhd(149) " "Inferred latch for \"blue\[3\]\" at mivga.vhd(149)" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541565743871 "|mivga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] mivga.vhd(149) " "Inferred latch for \"green\[0\]\" at mivga.vhd(149)" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541565743871 "|mivga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] mivga.vhd(149) " "Inferred latch for \"green\[1\]\" at mivga.vhd(149)" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541565743871 "|mivga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] mivga.vhd(149) " "Inferred latch for \"green\[2\]\" at mivga.vhd(149)" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541565743871 "|mivga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] mivga.vhd(149) " "Inferred latch for \"green\[3\]\" at mivga.vhd(149)" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541565743871 "|mivga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] mivga.vhd(149) " "Inferred latch for \"red\[0\]\" at mivga.vhd(149)" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541565743871 "|mivga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] mivga.vhd(149) " "Inferred latch for \"red\[1\]\" at mivga.vhd(149)" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541565743871 "|mivga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] mivga.vhd(149) " "Inferred latch for \"red\[2\]\" at mivga.vhd(149)" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541565743871 "|mivga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] mivga.vhd(149) " "Inferred latch for \"red\[3\]\" at mivga.vhd(149)" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541565743871 "|mivga"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red\[2\]\$latch red\[0\]\$latch " "Duplicate LATCH primitive \"red\[2\]\$latch\" merged with LATCH primitive \"red\[0\]\$latch\"" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 149 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1541565744277 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red\[1\]\$latch red\[0\]\$latch " "Duplicate LATCH primitive \"red\[1\]\$latch\" merged with LATCH primitive \"red\[0\]\$latch\"" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 149 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1541565744277 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red\[3\]\$latch red\[0\]\$latch " "Duplicate LATCH primitive \"red\[3\]\$latch\" merged with LATCH primitive \"red\[0\]\$latch\"" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 149 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1541565744277 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green\[3\]\$latch green\[0\]\$latch " "Duplicate LATCH primitive \"green\[3\]\$latch\" merged with LATCH primitive \"green\[0\]\$latch\"" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 149 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1541565744277 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green\[2\]\$latch green\[0\]\$latch " "Duplicate LATCH primitive \"green\[2\]\$latch\" merged with LATCH primitive \"green\[0\]\$latch\"" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 149 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1541565744277 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green\[1\]\$latch green\[0\]\$latch " "Duplicate LATCH primitive \"green\[1\]\$latch\" merged with LATCH primitive \"green\[0\]\$latch\"" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 149 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1541565744277 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue\[3\]\$latch blue\[0\]\$latch " "Duplicate LATCH primitive \"blue\[3\]\$latch\" merged with LATCH primitive \"blue\[0\]\$latch\"" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 149 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1541565744277 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue\[2\]\$latch blue\[0\]\$latch " "Duplicate LATCH primitive \"blue\[2\]\$latch\" merged with LATCH primitive \"blue\[0\]\$latch\"" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 149 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1541565744277 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue\[1\]\$latch blue\[0\]\$latch " "Duplicate LATCH primitive \"blue\[1\]\$latch\" merged with LATCH primitive \"blue\[0\]\$latch\"" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 149 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1541565744277 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1541565744277 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "a GND " "Pin \"a\" is stuck at GND" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541565744324 "|mivga|a"} { "Warning" "WMLS_MLS_STUCK_PIN" "b GND " "Pin \"b\" is stuck at GND" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541565744324 "|mivga|b"} { "Warning" "WMLS_MLS_STUCK_PIN" "c GND " "Pin \"c\" is stuck at GND" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541565744324 "|mivga|c"} { "Warning" "WMLS_MLS_STUCK_PIN" "d GND " "Pin \"d\" is stuck at GND" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541565744324 "|mivga|d"} { "Warning" "WMLS_MLS_STUCK_PIN" "e GND " "Pin \"e\" is stuck at GND" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541565744324 "|mivga|e"} { "Warning" "WMLS_MLS_STUCK_PIN" "f GND " "Pin \"f\" is stuck at GND" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541565744324 "|mivga|f"} { "Warning" "WMLS_MLS_STUCK_PIN" "g GND " "Pin \"g\" is stuck at GND" {  } { { "mivga.vhd" "" { Text "C:/Users/ramse/Downloads/Prac11 - copia/mivga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541565744324 "|mivga|g"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1541565744324 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541565744387 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541565744809 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541565744809 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "146 " "Implemented 146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541565744855 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541565744855 ""} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Implemented 120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541565744855 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541565744855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541565744887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 06 22:42:24 2018 " "Processing ended: Tue Nov 06 22:42:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541565744887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541565744887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541565744887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541565744887 ""}
