SIMLOG:: Cycle           4 PC: 00000000 I: 00000800 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle           5 PC: 00000000 I: 00000800 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle           6 PC: 00000000 I: 00000800 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle           7 PC: 00000000 I: 00000800 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle           8 PC: 00000000 I: 00000800 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle           9 PC: 00000000 I: 00000800 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle          10 PC: 00000000 I: 00000800 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle          11 PC: 00000000 I: 00000800 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle          12 PC: 00000000 I: 00000800 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle          13 PC: 00000000 I: 00000800 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle          14 PC: 00000000 I: 00000800 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle          15 PC: 00000000 I: 00000800 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle          16 PC: 00000000 I: 00000800 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle          17 PC: 00000000 I: 0000c132 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle          18 PC: 00000002 I: 0000c208 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle          19 PC: 00000004 I: 0000c300 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle          20 PC: 00000006 I: 00008156 R: 0   0 00000000 M: 0 0 00000032 00000000
SIMLOG:: Cycle          21 PC: 00000008 I: 00008156 R: 1   1 00000032 M: 0 0 00000008 00000000
SIMLOG:: Cycle          22 PC: 0000000a I: 00000800 R: 1   2 00000008 M: 0 0 00000000 00000000
SIMLOG:: Cycle          23 PC: 0000000a I: 00000800 R: 0   3 00000000 M: 0 1 00000028 00000008
SIMLOG:: Cycle          24 PC: 0000000a I: 00000800 R: 0   2 00000000 M: 0 1 00000028 00000008
SIMLOG:: Cycle          25 PC: 0000000a I: 00000800 R: 0   2 00000000 M: 0 1 00000028 00000008
SIMLOG:: Cycle          26 PC: 0000000a I: 00000800 R: 0   2 00000000 M: 0 1 00000028 00000008
SIMLOG:: Cycle          27 PC: 0000000a I: 00000800 R: 0   2 00000000 M: 0 1 00000028 00000008
SIMLOG:: Cycle          28 PC: 0000000a I: 00000800 R: 0   2 00000000 M: 0 1 00000028 00000008
SIMLOG:: Cycle          29 PC: 0000000a I: 00000800 R: 0   2 00000000 M: 0 1 00000028 00000008
SIMLOG:: Cycle          30 PC: 0000000a I: 00000800 R: 0   2 00000000 M: 0 1 00000028 00000008
SIMLOG:: Cycle          31 PC: 0000000a I: 00000800 R: 0   2 00000000 M: 0 1 00000028 00000008
SIMLOG:: Cycle          32 PC: 0000000a I: 00000800 R: 0   2 00000000 M: 0 1 00000028 00000008
SIMLOG:: Cycle          33 PC: 0000000a I: 00000800 R: 0   2 00000000 M: 0 1 00000028 00000008
SIMLOG:: Cycle          34 PC: 0000000a I: 00000800 R: 0   2 00000000 M: 0 1 00000028 00000008
SIMLOG:: Cycle          35 PC: 0000000a I: 00000800 R: 0   2 00000000 M: 0 1 00000028 00000008
SIMLOG:: Cycle          36 PC: 0000000a I: 00000800 R: 0   2 00000000 M: 0 1 00000028 00000008
SIMLOG:: Cycle          37 PC: 0000000a I: 00000800 R: 0   2 00000000 M: 0 1 00000028 00000008
SIMLOG:: Cycle          38 PC: 0000000a I: 00000800 R: 0   2 00000000 M: 0 1 00000028 00000008
SIMLOG:: Cycle          39 PC: 0000000a I: 00000800 R: 0   2 00000000 M: 0 1 00000028 00000008
SIMLOG:: Cycle          40 PC: 0000000a I: 00000000 R: 0   2 00000000 M: 0 1 00000028 00000008
SIMLOG:: Cycle          41 PC: 0000000c I: 00000000 R: 0   2 00000000 M: 0 1 00000028 00000008
SIMLOG:: Cycle          42 PC: 0000000e I: 00000000 R: 0   2 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle          43 PC: 00000010 I: 00000000 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle          44 PC: 00000012 I: 00000800 R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Processor halted

SIMLOG:: sim_cycles          44

SIMLOG:: inst_count          22

SIMLOG:: dcachehit_count           0

SIMLOG:: icachehit_count           0

SIMLOG:: dcachereq_count           0

SIMLOG:: icachereq_count           0

