module tb;
reg [3:0] temp;

endmodule