[2025-09-15 15:33:55] START suite=spec trace=410.bwaves-945B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/410.bwaves-945B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2015145 heartbeat IPC: 4.962 cumulative IPC: 4.962 (Simulation time: 00 hr 00 min 26 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 4019688 heartbeat IPC: 4.989 cumulative IPC: 4.976 (Simulation time: 00 hr 00 min 55 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4019688 cumulative IPC: 4.976 (Simulation time: 00 hr 00 min 55 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4019688 cumulative IPC: 4.976 (Simulation time: 00 hr 00 min 55 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 6827819 heartbeat IPC: 3.561 cumulative IPC: 3.561 (Simulation time: 00 hr 01 min 25 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 9670749 heartbeat IPC: 3.517 cumulative IPC: 3.539 (Simulation time: 00 hr 01 min 56 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 12480606 heartbeat IPC: 3.559 cumulative IPC: 3.546 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 15325068 heartbeat IPC: 3.516 cumulative IPC: 3.538 (Simulation time: 00 hr 02 min 56 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 18142134 heartbeat IPC: 3.55 cumulative IPC: 3.54 (Simulation time: 00 hr 03 min 25 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 20937479 heartbeat IPC: 3.577 cumulative IPC: 3.547 (Simulation time: 00 hr 03 min 56 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 23754593 heartbeat IPC: 3.55 cumulative IPC: 3.547 (Simulation time: 00 hr 04 min 26 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 26597032 heartbeat IPC: 3.518 cumulative IPC: 3.543 (Simulation time: 00 hr 04 min 56 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 29424083 heartbeat IPC: 3.537 cumulative IPC: 3.543 (Simulation time: 00 hr 05 min 26 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 28201768 cumulative IPC: 3.546 (Simulation time: 00 hr 05 min 56 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 28201768 cumulative IPC: 3.546 (Simulation time: 00 hr 05 min 56 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/410.bwaves-945B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 3.546 instructions: 100000003 cycles: 28201768
CPU 0 Branch Prediction Accuracy: 93.56% MPKI: 7.021 Average ROB Occupancy at Mispredict: 75.32
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06141
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 6.956
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00428


====Backend Stall Breakdown====
ROB_STALL: 18121
LQ_STALL: 0
SQ_STALL: 11704


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 563
REPLAY_LOAD: 113
NON_REPLAY_LOAD: 8.823976

== Total ==
ADDR_TRANS: 563
REPLAY_LOAD: 113
NON_REPLAY_LOAD: 17445

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 1
NON_REPLAY_LOAD: 1977

cpu0->cpu0_STLB TOTAL        ACCESS:         13 HIT:          0 MISS:         13 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:         13 HIT:          0 MISS:         13 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 567.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:       1450 HIT:        549 MISS:        901 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:         96 HIT:          2 MISS:         94 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:        796 HIT:          4 MISS:        792 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:        542 HIT:        542 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:         16 HIT:          1 MISS:         15 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 120.5 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:     733091 HIT:     733090 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:     733091 HIT:     733090 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 146 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24034533 HIT:   24028908 MISS:       5625 MSHR_MERGE:       4718
cpu0->cpu0_L1D LOAD         ACCESS:   13829628 HIT:   13829480 MISS:        148 MSHR_MERGE:         53
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   10204879 HIT:   10199418 MISS:       5461 MSHR_MERGE:       4665
cpu0->cpu0_L1D TRANSLATION  ACCESS:         26 HIT:         10 MISS:         16 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 132.5 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:     589257 HIT:     589257 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:     589257 HIT:     589257 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   20525523 HIT:   20525372 MISS:        151 MSHR_MERGE:        138
cpu0->cpu0_DTLB LOAD         ACCESS:   20525523 HIT:   20525372 MISS:        151 MSHR_MERGE:        138
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 573.3 cycles
cpu0->LLC TOTAL        ACCESS:        901 HIT:          0 MISS:        901 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:         94 HIT:          0 MISS:         94 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        792 HIT:          0 MISS:        792 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:         15 HIT:          0 MISS:         15 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 89.49 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:        901
  AVG DBUS CONGESTED CYCLE: 2.362
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       2351
[2025-09-15 15:39:51] END   suite=spec trace=410.bwaves-945B (rc=0)
