fuwenyi@open13:~/main-xiaohe/NutShell$ ./build/emu -i ./ready-to-run/eh1cmark-riscv64-nutshell.bin 
Emu compiled at Oct 16 2023, 10:40:45
The image is ./ready-to-run/eh1cmark-riscv64-nutshell.bin
Using simulated 256MB RAM
--diff is not given, try to use $(NEMU_HOME)/build/riscv64-wukong-interpreter-so by default
NemuProxy using /nfs/home/fuwenyi/main-xiaohe/../xiaohe/BNEMU/build/riscv64-wukong-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
[WARNING] difftest store queue overflow
sh: 1: spike-dasm: not found

============== Commit Group Trace (Core 0) ==============
commit group [00]: pc 0080003444 cmtcnt 1
commit group [01]: pc 0080003448 cmtcnt 1
commit group [02]: pc 008000344c cmtcnt 2
commit group [03]: pc 0080003454 cmtcnt 2
commit group [04]: pc 008000345c cmtcnt 2 <--
commit group [05]: pc 0080004808 cmtcnt 1
commit group [06]: pc 0080003408 cmtcnt 2
commit group [07]: pc 0080003410 cmtcnt 1
commit group [08]: pc 0080003414 cmtcnt 1
commit group [09]: pc 0080003418 cmtcnt 2
commit group [10]: pc 0080003420 cmtcnt 1
commit group [11]: pc 0080003424 cmtcnt 1
commit group [12]: pc 0080003428 cmtcnt 1
commit group [13]: pc 008000342c cmtcnt 2
commit group [14]: pc 0080003434 cmtcnt 2
commit group [15]: pc 008000343c cmtcnt 2

============== Commit Instr Trace ==============
commit inst [00]: pc 0080004800 inst 008ab503 wen 1 dst 0000000a data 00000000800080b0
commit inst [01]: pc 0080004804 inst 000d8613 wen 1 dst 0000000c data 0000000080010f30
commit inst [02]: pc 0080004808 inst c01fe0ef wen 1 dst 00000001 data 000000008000480c
commit inst [03]: pc 0080003408 inst fc010113 wen 1 dst 00000002 data 0000000080010e50
commit inst [04]: pc 008000340c inst 03213023 wen 0 dst 00000000 data 0000000080004860
commit inst [05]: pc 0080003410 inst 00051903 wen 1 dst 00000012 data 0000000000004040
commit inst [06]: pc 0080003414 inst 02913423 wen 0 dst 00000000 data 0000000080004860
commit inst [07]: pc 0080003418 inst 01313c23 wen 0 dst 00000000 data 0000000080004860
commit inst [08]: pc 008000341c inst 4079579b wen 1 dst 0000000f data 0000000000000080
commit inst [09]: pc 0080003420 inst 01413823 wen 0 dst 00000000 data 0000000080004860
commit inst [10]: pc 0080003424 inst 02113c23 wen 0 dst 00000000 data 0000000080004860
commit inst [11]: pc 0080003428 inst 02813823 wen 0 dst 00000000 data 0000000080004860
commit inst [12]: pc 008000342c inst 01513423 wen 0 dst 00000000 data 0000000080004860
commit inst [13]: pc 0080003430 inst 0017f793 wen 1 dst 0000000f data 0000000000000000
commit inst [14]: pc 0080003434 inst 00058993 wen 1 dst 00000013 data 0000000080008090
commit inst [15]: pc 0080003438 inst 00060493 wen 1 dst 00000009 data 0000000080010f30
commit inst [16]: pc 008000343c inst 07f97a13 wen 1 dst 00000014 data 0000000000000040
commit inst [17]: pc 0080003440 inst 2c079663 wen 0 dst 00000000 data 0000000080004860
commit inst [18]: pc 0080003444 inst 4039571b wen 1 dst 0000000e data 0000000000000808
commit inst [19]: pc 0080003448 inst 00f77713 wen 1 dst 0000000e data 0000000000000008
commit inst [20]: pc 008000344c inst 00471693 wen 1 dst 0000000d data 0000000000000080
commit inst [21]: pc 0080003450 inst 00797793 wen 1 dst 0000000f data 0000000000000000
commit inst [22]: pc 0080003454 inst 06065403 wen 1 dst 00000008 data 000000000000a340
commit inst [23]: pc 0080003458 inst 00050a93 wen 1 dst 00000015 data 00000000800080b0
commit inst [24]: pc 008000345c inst 00d76733 wen 1 dst 0000000e data 0000000000000088
commit inst [25]: pc 0080003460 inst 0a0784e3 wen 0 dst 00000000 data 0000000080004860
exception   [26]: pc 0080003d08 inst 00000000 cause 000000000000000b <--
commit inst [27]: pc 00800047ec inst 00078413 wen 1 dst 00000008 data 0000000080007eb8
commit inst [28]: pc 00800047f0 inst 02048e63 wen 0 dst 00000000 data 0000000080004860
commit inst [29]: pc 00800047f4 inst 040a0e63 wen 0 dst 00000000 data 0000000080004860
commit inst [30]: pc 00800047f8 inst 04040c63 wen 0 dst 00000000 data 0000000080004860
commit inst [31]: pc 00800047fc inst 00843583 wen 1 dst 0000000b data 0000000080008090

==============  REF Regs  ==============
  $0: 0x0000000000000000   ra: 0x000000008000480c   sp: 0x0000000080010e50   gp: 0xa5849a732388c40c 
  tp: 0xceed331fe37fdd02   t0: 0x0000000000000008   t1: 0x0000000000000000   t2: 0x0000000000009335 
  s0: 0x000000000000a340   s1: 0x0000000080010f30   a0: 0x00000000800080b0   a1: 0x0000000080008090 
  a2: 0x0000000080010f30   a3: 0x0000000000000080   a4: 0x0000000000000088   a5: 0x0000000000000022 
  a6: 0x0000000000000000   a7: 0x0000000000000000   s2: 0x0000000000004040   s3: 0x0000000080008090 
  s4: 0x0000000000000040   s5: 0x00000000800080b0   s6: 0x0000000080008028   s7: 0x0000000000000009 
  s8: 0x0000000000000067   s9: 0x0000000000000065  s10: 0x0000000000000001  s11: 0x0000000080010f30 
  t3: 0x0000000080008660   t4: 0x0000000000000000   t5: 0x000000000000005a   t6: 0x0000000000000009 
 ft0: 0x0000000000000000  ft1: 0x0000000000000000  ft2: 0x0000000000000000  ft3: 0x0000000000000000 
 ft4: 0x0000000000000000  ft5: 0x0000000000000000  ft6: 0x0000000000000000  ft7: 0x0000000000000000 
 fs0: 0x0000000000000000  fs1: 0x0000000000000000  fa0: 0x0000000000000000  fa1: 0x0000000000000000 
 fa2: 0x0000000000000000  fa3: 0x0000000000000000  fa4: 0x0000000000000000  fa5: 0x0000000000000000 
 fa6: 0x0000000000000000  fa7: 0x0000000000000000  fs2: 0x0000000000000000  fs3: 0x0000000000000000 
 fs4: 0x0000000000000000  fs5: 0x0000000000000000  fs6: 0x0000000000000000  fs7: 0x0000000000000000 
 fs8: 0x0000000000000000  fs9: 0x0000000000000000 fs10: 0x0000000000000000 fs11: 0x0000000000000000 
 ft8: 0x0000000000000000  ft9: 0x0000000000000000 ft10: 0x0000000000000000 ft11: 0x0000000000000000 
pc: 0x0000000080003d0c mstatus: 0x0000000000000000 mcause: 0x0000000000000000 mepc: 0x0000000000000000
                       sstatus: 0x0000000000000000 scause: 0x0000000000000000 sepc: 0x0000000000000000
satp: 0x0000000000000000
mip: 0x0000000000000000 mie: 0x0000000000000000 mscratch: 0x0000000000000000 sscratch: 0x0000000000000000
mideleg: 0x0000000000000000 medeleg: 0x0000000000000000
mtval: 0x0000000000000000 stval: 0x0000000000000000 mtvec: 0x0000000000000000 stvec: 0x0000000000000000
privilege mode:3  pmp: below
 0: cfg:0x00 addr:0x0000000000000000| 1: cfg:0x00 addr:0x0000000000000000
 2: cfg:0x00 addr:0x0000000000000000| 3: cfg:0x00 addr:0x0000000000000000
 4: cfg:0x00 addr:0x0000000000000000| 5: cfg:0x00 addr:0x0000000000000000
 6: cfg:0x00 addr:0x0000000000000000| 7: cfg:0x00 addr:0x0000000000000000
 8: cfg:0x00 addr:0x0000000000000000| 9: cfg:0x00 addr:0x0000000000000000
10: cfg:0x00 addr:0x0000000000000000|11: cfg:0x00 addr:0x0000000000000000
12: cfg:0x00 addr:0x0000000000000000|13: cfg:0x00 addr:0x0000000000000000
14: cfg:0x00 addr:0x0000000000000000|15: cfg:0x00 addr:0x0000000000000000
priviledgeMode: 3
     a5 different at pc = 0x0080003d08, right= 0x0000000000000022, wrong = 0x0000000000000000
mstatus different at pc = 0x0080003d08, right= 0x0000000000000000, wrong = 0x0000000000001800
 mcause different at pc = 0x0080003d08, right= 0x0000000000000000, wrong = 0x000000000000000b
   mepc different at pc = 0x0080003d08, right= 0x0000000000000000, wrong = 0x0000000080003d08
Core 0: ABORT at pc = 0x80003460
total guest instructions = 1,156,922
instrCnt = 1,156,922, cycleCnt = 962,481, IPC = 1.202021
Seed=0 Guest cycle spent: 962,484 (this will be different from cycleCnt if emu loads a snapshot)
Host time spent: 75,641ms
[              962479] : [SSDCSR] Intr or Exception


ecallM