// Seed: 2114635142
module module_0;
  wire id_1;
  wire id_3 = id_1;
  logic [7:0] id_4;
  logic [7:0] id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  wire id_16;
  wire id_17;
  id_18(
      .id_0(id_9), .id_1(1), .id_2(id_12)
  );
  always @(posedge 1 or 1) id_4 = id_8;
  assign id_11[1'h0] = id_9;
endmodule
module module_1 (
    input tri  id_0,
    input tri0 id_1
);
  assign id_3 = 1'b0;
  wire id_4;
  module_0();
endmodule
