;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 9/5/2017 1:26:25 AM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x10F50000  	4341
0x0008	0x11190000  	4377
0x000C	0x11190000  	4377
0x0010	0x11190000  	4377
0x0014	0x11190000  	4377
0x0018	0x11190000  	4377
0x001C	0x11190000  	4377
0x0020	0x11190000  	4377
0x0024	0x11190000  	4377
0x0028	0x11190000  	4377
0x002C	0x11190000  	4377
0x0030	0x11190000  	4377
0x0034	0x11190000  	4377
0x0038	0x11190000  	4377
0x003C	0x11190000  	4377
0x0040	0x11190000  	4377
0x0044	0x11190000  	4377
0x0048	0x11190000  	4377
0x004C	0x11190000  	4377
0x0050	0x11190000  	4377
0x0054	0x11190000  	4377
0x0058	0x11190000  	4377
0x005C	0x0D150000  	3349
0x0060	0x0D550000  	3413
0x0064	0x11190000  	4377
0x0068	0x11190000  	4377
0x006C	0x11190000  	4377
0x0070	0x11190000  	4377
0x0074	0x11190000  	4377
0x0078	0x11190000  	4377
0x007C	0x11190000  	4377
0x0080	0x11190000  	4377
0x0084	0x11190000  	4377
0x0088	0x11190000  	4377
0x008C	0x11190000  	4377
0x0090	0x11190000  	4377
0x0094	0x11190000  	4377
0x0098	0x11190000  	4377
0x009C	0x11190000  	4377
0x00A0	0x11190000  	4377
0x00A4	0x11190000  	4377
0x00A8	0x11190000  	4377
0x00AC	0x11190000  	4377
0x00B0	0x11190000  	4377
0x00B4	0x11190000  	4377
0x00B8	0x11190000  	4377
0x00BC	0x11190000  	4377
0x00C0	0x11190000  	4377
0x00C4	0x11190000  	4377
0x00C8	0x11190000  	4377
0x00CC	0x11190000  	4377
0x00D0	0x11190000  	4377
0x00D4	0x11190000  	4377
0x00D8	0x11190000  	4377
0x00DC	0x11190000  	4377
0x00E0	0x11190000  	4377
0x00E4	0x11190000  	4377
0x00E8	0x11190000  	4377
0x00EC	0x11190000  	4377
0x00F0	0x11190000  	4377
0x00F4	0x11190000  	4377
0x00F8	0x11190000  	4377
0x00FC	0x11190000  	4377
0x0100	0x11190000  	4377
0x0104	0x11190000  	4377
0x0108	0x11190000  	4377
0x010C	0x11190000  	4377
0x0110	0x11190000  	4377
0x0114	0x11190000  	4377
0x0118	0x11190000  	4377
0x011C	0x11190000  	4377
0x0120	0x11190000  	4377
0x0124	0x11190000  	4377
0x0128	0x11190000  	4377
0x012C	0x11190000  	4377
0x0130	0x11190000  	4377
0x0134	0x11190000  	4377
0x0138	0x11190000  	4377
0x013C	0x11190000  	4377
0x0140	0x11190000  	4377
0x0144	0x11190000  	4377
0x0148	0x11190000  	4377
0x014C	0x11190000  	4377
0x0150	0x11190000  	4377
0x0154	0x11190000  	4377
0x0158	0x11190000  	4377
0x015C	0x11190000  	4377
0x0160	0x11190000  	4377
0x0164	0x11190000  	4377
0x0168	0x11190000  	4377
0x016C	0x11190000  	4377
0x0170	0x11190000  	4377
0x0174	0x11190000  	4377
0x0178	0x11190000  	4377
0x017C	0x11190000  	4377
0x0180	0x11190000  	4377
0x0184	0x11190000  	4377
; end of ____SysVT
_main:
;SelfParkingCars.c, 224 :: 		void main() {
0x10F4	0xB081    SUB	SP, SP, #4
0x10F6	0xF7FFFE4D  BL	3476
0x10FA	0xF7FFFDF5  BL	3304
0x10FE	0xF000F8D9  BL	4788
0x1102	0xF000F80D  BL	4384
0x1106	0xF000F895  BL	4660
;SelfParkingCars.c, 232 :: 		ExternInterruptTest();
0x110A	0xF7FFFDB9  BL	_ExternInterruptTest+0
;SelfParkingCars.c, 233 :: 		WheelsSpeedAndDirectionTest();
0x110E	0xF7FFFD73  BL	_WheelsSpeedAndDirectionTest+0
;SelfParkingCars.c, 238 :: 		while(1);
L_main22:
0x1112	0xE7FE    B	L_main22
;SelfParkingCars.c, 241 :: 		}
L_end_main:
L__main_end_loop:
0x1114	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x0B2C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x0B2E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x0B32	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x0B36	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x0B3A	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x0B3C	0xB001    ADD	SP, SP, #4
0x0B3E	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x0CAC	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x0CAE	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x0CB2	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x0CB6	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x0CBA	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x0CBC	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x0CC0	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x0CC2	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x0CC4	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x0CC6	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x0CCA	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x0CCE	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x0CD0	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x0CD4	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x0CD6	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x0CD8	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x0CDC	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x0CE0	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x0CE2	0xB001    ADD	SP, SP, #4
0x0CE4	0x4770    BX	LR
; end of ___FillZeros
_ExternInterruptTest:
;SelfParkingCars.c, 215 :: 		void ExternInterruptTest()
0x0C80	0xB081    SUB	SP, SP, #4
0x0C82	0xF8CDE000  STR	LR, [SP, #0]
;SelfParkingCars.c, 217 :: 		GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_1);
0x0C86	0xF2400102  MOVW	R1, #2
0x0C8A	0x4807    LDR	R0, [PC, #28]
0x0C8C	0xF7FFFEAE  BL	_GPIO_Digital_Input+0
;SelfParkingCars.c, 218 :: 		GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_2);
0x0C90	0xF2400104  MOVW	R1, #4
0x0C94	0x4804    LDR	R0, [PC, #16]
0x0C96	0xF7FFFEA9  BL	_GPIO_Digital_Input+0
;SelfParkingCars.c, 221 :: 		InitExternIntRisingEdge_PC1_PC2();
0x0C9A	0xF7FFFEB3  BL	_InitExternIntRisingEdge_PC1_PC2+0
;SelfParkingCars.c, 222 :: 		}
L_end_ExternInterruptTest:
0x0C9E	0xF8DDE000  LDR	LR, [SP, #0]
0x0CA2	0xB001    ADD	SP, SP, #4
0x0CA4	0x4770    BX	LR
0x0CA6	0xBF00    NOP
0x0CA8	0x08004002  	GPIOC_BASE+0
; end of _ExternInterruptTest
_GPIO_Digital_Input:
;__Lib_GPIO_32F4xx.c, 237 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x09EC	0xB081    SUB	SP, SP, #4
0x09EE	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 238 :: 		
0x09F2	0xF04F0242  MOV	R2, #66
0x09F6	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x09F8	0xF7FFFEB0  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 239 :: 		
L_end_GPIO_Digital_Input:
0x09FC	0xF8DDE000  LDR	LR, [SP, #0]
0x0A00	0xB001    ADD	SP, SP, #4
0x0A02	0x4770    BX	LR
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x075C	0xB084    SUB	SP, SP, #16
0x075E	0xF8CDE000  STR	LR, [SP, #0]
0x0762	0xB28D    UXTH	R5, R1
0x0764	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x0766	0x4B86    LDR	R3, [PC, #536]
0x0768	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x076C	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x076E	0x4618    MOV	R0, R3
0x0770	0xF7FFFDB4  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x0774	0xF1B50FFF  CMP	R5, #255
0x0778	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x077A	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x077C	0x4B81    LDR	R3, [PC, #516]
0x077E	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x0782	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x0784	0x4B80    LDR	R3, [PC, #512]
0x0786	0x429E    CMP	R6, R3
0x0788	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x078A	0xF2455355  MOVW	R3, #21845
0x078E	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x0792	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x0794	0x1D3D    ADDS	R5, R7, #4
0x0796	0x682C    LDR	R4, [R5, #0]
0x0798	0xF06F03FF  MVN	R3, #255
0x079C	0xEA040303  AND	R3, R4, R3, LSL #0
0x07A0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x07A2	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x07A6	0x682C    LDR	R4, [R5, #0]
0x07A8	0xF64F73FF  MOVW	R3, #65535
0x07AC	0xEA440303  ORR	R3, R4, R3, LSL #0
0x07B0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x07B2	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x07B4	0x2E42    CMP	R6, #66
0x07B6	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x07B8	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x07BA	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x07BC	0xF64F73FF  MOVW	R3, #65535
0x07C0	0x429D    CMP	R5, R3
0x07C2	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x07C4	0x4B70    LDR	R3, [PC, #448]
0x07C6	0x429E    CMP	R6, R3
0x07C8	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x07CA	0xF04F3355  MOV	R3, #1431655765
0x07CE	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x07D0	0x1D3C    ADDS	R4, R7, #4
0x07D2	0x2300    MOVS	R3, #0
0x07D4	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x07D6	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x07DA	0xF04F33FF  MOV	R3, #-1
0x07DE	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x07E0	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x07E2	0x2E42    CMP	R6, #66
0x07E4	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x07E6	0x2300    MOVS	R3, #0
0x07E8	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x07EA	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x07EC	0xF0060301  AND	R3, R6, #1
0x07F0	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x07F2	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x07F4	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x07F6	0xF0060308  AND	R3, R6, #8
0x07FA	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x07FC	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x07FE	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x0800	0xF0060304  AND	R3, R6, #4
0x0804	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x0806	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x0808	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x080A	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x080C	0xF4062301  AND	R3, R6, #528384
0x0810	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x0812	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x0814	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x0816	0xF4066300  AND	R3, R6, #2048
0x081A	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x081C	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x081E	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x0820	0xF4066380  AND	R3, R6, #1024
0x0824	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x0826	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x0828	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x082A	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x082C	0xF0060320  AND	R3, R6, #32
0x0830	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x0832	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x0834	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x0836	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x0838	0xF4067380  AND	R3, R6, #256
0x083C	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x083E	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x0840	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x0842	0xF0060380  AND	R3, R6, #128
0x0846	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x0848	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x084A	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x084C	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x084E	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x0852	0x9201    STR	R2, [SP, #4]
0x0854	0xFA1FF985  UXTH	R9, R5
0x0858	0x46B0    MOV	R8, R6
0x085A	0x4606    MOV	R6, R0
0x085C	0x4618    MOV	R0, R3
0x085E	0x460A    MOV	R2, R1
0x0860	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x0862	0xF1BA0F10  CMP	R10, #16
0x0866	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x086A	0xF04F0301  MOV	R3, #1
0x086E	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x0872	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x0876	0x42A3    CMP	R3, R4
0x0878	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x087C	0xEA4F044A  LSL	R4, R10, #1
0x0880	0xF04F0303  MOV	R3, #3
0x0884	0x40A3    LSLS	R3, R4
0x0886	0x43DC    MVN	R4, R3
0x0888	0x683B    LDR	R3, [R7, #0]
0x088A	0x4023    ANDS	R3, R4
0x088C	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x088E	0xEA4F034A  LSL	R3, R10, #1
0x0892	0xFA06F403  LSL	R4, R6, R3
0x0896	0x683B    LDR	R3, [R7, #0]
0x0898	0x4323    ORRS	R3, R4
0x089A	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x089C	0xF008030C  AND	R3, R8, #12
0x08A0	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x08A2	0xF2070508  ADDW	R5, R7, #8
0x08A6	0xEA4F044A  LSL	R4, R10, #1
0x08AA	0xF04F0303  MOV	R3, #3
0x08AE	0x40A3    LSLS	R3, R4
0x08B0	0x43DC    MVN	R4, R3
0x08B2	0x682B    LDR	R3, [R5, #0]
0x08B4	0x4023    ANDS	R3, R4
0x08B6	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x08B8	0xF2070508  ADDW	R5, R7, #8
0x08BC	0xEA4F034A  LSL	R3, R10, #1
0x08C0	0xFA02F403  LSL	R4, R2, R3
0x08C4	0x682B    LDR	R3, [R5, #0]
0x08C6	0x4323    ORRS	R3, R4
0x08C8	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x08CA	0x1D3D    ADDS	R5, R7, #4
0x08CC	0xFA1FF48A  UXTH	R4, R10
0x08D0	0xF04F0301  MOV	R3, #1
0x08D4	0x40A3    LSLS	R3, R4
0x08D6	0x43DC    MVN	R4, R3
0x08D8	0x682B    LDR	R3, [R5, #0]
0x08DA	0x4023    ANDS	R3, R4
0x08DC	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x08DE	0x1D3D    ADDS	R5, R7, #4
0x08E0	0xFA1FF48A  UXTH	R4, R10
0x08E4	0xB28B    UXTH	R3, R1
0x08E6	0xFA03F404  LSL	R4, R3, R4
0x08EA	0xB2A4    UXTH	R4, R4
0x08EC	0x682B    LDR	R3, [R5, #0]
0x08EE	0x4323    ORRS	R3, R4
0x08F0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x08F2	0xF207050C  ADDW	R5, R7, #12
0x08F6	0xFA1FF38A  UXTH	R3, R10
0x08FA	0x005C    LSLS	R4, R3, #1
0x08FC	0xB2A4    UXTH	R4, R4
0x08FE	0xF04F0303  MOV	R3, #3
0x0902	0x40A3    LSLS	R3, R4
0x0904	0x43DC    MVN	R4, R3
0x0906	0x682B    LDR	R3, [R5, #0]
0x0908	0x4023    ANDS	R3, R4
0x090A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x090C	0xF207050C  ADDW	R5, R7, #12
0x0910	0xEA4F034A  LSL	R3, R10, #1
0x0914	0xFA00F403  LSL	R4, R0, R3
0x0918	0x682B    LDR	R3, [R5, #0]
0x091A	0x4323    ORRS	R3, R4
0x091C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x091E	0xF0080308  AND	R3, R8, #8
0x0922	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x0924	0xF4080370  AND	R3, R8, #15728640
0x0928	0x0D1B    LSRS	R3, R3, #20
0x092A	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x092E	0xF1BA0F07  CMP	R10, #7
0x0932	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x0934	0xF2070324  ADDW	R3, R7, #36
0x0938	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x093A	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x093E	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x0940	0xF2070320  ADDW	R3, R7, #32
0x0944	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x0946	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x0948	0x00AC    LSLS	R4, R5, #2
0x094A	0xF04F030F  MOV	R3, #15
0x094E	0x40A3    LSLS	R3, R4
0x0950	0x43DC    MVN	R4, R3
0x0952	0x9B02    LDR	R3, [SP, #8]
0x0954	0x681B    LDR	R3, [R3, #0]
0x0956	0xEA030404  AND	R4, R3, R4, LSL #0
0x095A	0x9B02    LDR	R3, [SP, #8]
0x095C	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x095E	0xF89D400C  LDRB	R4, [SP, #12]
0x0962	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x0964	0x409C    LSLS	R4, R3
0x0966	0x9B02    LDR	R3, [SP, #8]
0x0968	0x681B    LDR	R3, [R3, #0]
0x096A	0xEA430404  ORR	R4, R3, R4, LSL #0
0x096E	0x9B02    LDR	R3, [SP, #8]
0x0970	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x0972	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x0976	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x0978	0xF8DDE000  LDR	LR, [SP, #0]
0x097C	0xB004    ADD	SP, SP, #16
0x097E	0x4770    BX	LR
0x0980	0xFC00FFFF  	#-1024
0x0984	0x0000FFFF  	#-65536
0x0988	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x02DC	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x02DE	0x491E    LDR	R1, [PC, #120]
0x02E0	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x02E4	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x02E6	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x02E8	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x02EA	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x02EC	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x02EE	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x02F0	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x02F2	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x02F4	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x02F6	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x02F8	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x02FA	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x02FC	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x02FE	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x0300	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0302	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0304	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x0306	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0308	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x030A	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x030E	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x0310	0x4912    LDR	R1, [PC, #72]
0x0312	0x4288    CMP	R0, R1
0x0314	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x0316	0x4912    LDR	R1, [PC, #72]
0x0318	0x4288    CMP	R0, R1
0x031A	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x031C	0x4911    LDR	R1, [PC, #68]
0x031E	0x4288    CMP	R0, R1
0x0320	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x0322	0x4911    LDR	R1, [PC, #68]
0x0324	0x4288    CMP	R0, R1
0x0326	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x0328	0x4910    LDR	R1, [PC, #64]
0x032A	0x4288    CMP	R0, R1
0x032C	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x032E	0x4910    LDR	R1, [PC, #64]
0x0330	0x4288    CMP	R0, R1
0x0332	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x0334	0x490F    LDR	R1, [PC, #60]
0x0336	0x4288    CMP	R0, R1
0x0338	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x033A	0x490F    LDR	R1, [PC, #60]
0x033C	0x4288    CMP	R0, R1
0x033E	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x0340	0x490E    LDR	R1, [PC, #56]
0x0342	0x4288    CMP	R0, R1
0x0344	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0346	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x0348	0x490D    LDR	R1, [PC, #52]
0x034A	0x6809    LDR	R1, [R1, #0]
0x034C	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0350	0x490B    LDR	R1, [PC, #44]
0x0352	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x0354	0xB001    ADD	SP, SP, #4
0x0356	0x4770    BX	LR
0x0358	0xFC00FFFF  	#-1024
0x035C	0x00004002  	#1073872896
0x0360	0x04004002  	#1073873920
0x0364	0x08004002  	#1073874944
0x0368	0x0C004002  	#1073875968
0x036C	0x10004002  	#1073876992
0x0370	0x14004002  	#1073878016
0x0374	0x18004002  	#1073879040
0x0378	0x1C004002  	#1073880064
0x037C	0x20004002  	#1073881088
0x0380	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_InitExternIntRisingEdge_PC1_PC2:
;SelfParkingCars.c, 64 :: 		void InitExternIntRisingEdge_PC1_PC2()
0x0A04	0xB081    SUB	SP, SP, #4
0x0A06	0xF8CDE000  STR	LR, [SP, #0]
;SelfParkingCars.c, 66 :: 		SYSCFGEN_bit = 1;
0x0A0A	0x2101    MOVS	R1, #1
0x0A0C	0xB249    SXTB	R1, R1
0x0A0E	0x4812    LDR	R0, [PC, #72]
0x0A10	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 67 :: 		SYSCFG_EXTICR1 = LEFT_WHEEL_EXT_INT_CR1_PC1 | RIGHT_WHEEL_EXT_INT_CR1_PC2;
0x0A12	0xF2402120  MOVW	R1, #544
0x0A16	0x4811    LDR	R0, [PC, #68]
0x0A18	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 68 :: 		EXTI_RTSR |= RISING_TRIGGER_PC1 | RISING_TRIGGER_PC2;
0x0A1A	0x4811    LDR	R0, [PC, #68]
0x0A1C	0x6800    LDR	R0, [R0, #0]
0x0A1E	0xF0400106  ORR	R1, R0, #6
0x0A22	0x480F    LDR	R0, [PC, #60]
0x0A24	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 69 :: 		EXTI_FTSR |= RISING_TRIGGER_PC1 | RISING_TRIGGER_PC2;
0x0A26	0x480F    LDR	R0, [PC, #60]
0x0A28	0x6800    LDR	R0, [R0, #0]
0x0A2A	0xF0400106  ORR	R1, R0, #6
0x0A2E	0x480D    LDR	R0, [PC, #52]
0x0A30	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 70 :: 		EXTI_IMR  |=  RISING_TRIGGER_PC1 |  RISING_TRIGGER_PC2;
0x0A32	0x480D    LDR	R0, [PC, #52]
0x0A34	0x6800    LDR	R0, [R0, #0]
0x0A36	0xF0400106  ORR	R1, R0, #6
0x0A3A	0x480B    LDR	R0, [PC, #44]
0x0A3C	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 71 :: 		NVIC_IntEnable(IVT_INT_EXTI1);
0x0A3E	0xF2400017  MOVW	R0, #23
0x0A42	0xF7FFFE4F  BL	_NVIC_IntEnable+0
;SelfParkingCars.c, 72 :: 		NVIC_IntEnable(IVT_INT_EXTI2);
0x0A46	0xF2400018  MOVW	R0, #24
0x0A4A	0xF7FFFE4B  BL	_NVIC_IntEnable+0
;SelfParkingCars.c, 73 :: 		}
L_end_InitExternIntRisingEdge_PC1_PC2:
0x0A4E	0xF8DDE000  LDR	LR, [SP, #0]
0x0A52	0xB001    ADD	SP, SP, #4
0x0A54	0x4770    BX	LR
0x0A56	0xBF00    NOP
0x0A58	0x08B84247  	SYSCFGEN_bit+0
0x0A5C	0x38084001  	SYSCFG_EXTICR1+0
0x0A60	0x3C084001  	EXTI_RTSR+0
0x0A64	0x3C0C4001  	EXTI_FTSR+0
0x0A68	0x3C004001  	EXTI_IMR+0
; end of _InitExternIntRisingEdge_PC1_PC2
_NVIC_IntEnable:
;__Lib_System_4XX.c, 171 :: 		
; ivt start address is: 0 (R0)
0x06E4	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_4XX.c, 183 :: 		
0x06E6	0x2804    CMP	R0, #4
0x06E8	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 188 :: 		
0x06EA	0x4919    LDR	R1, [PC, #100]
0x06EC	0x6809    LDR	R1, [R1, #0]
0x06EE	0xF4413280  ORR	R2, R1, #65536
0x06F2	0x4917    LDR	R1, [PC, #92]
0x06F4	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 189 :: 		
0x06F6	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_4XX.c, 190 :: 		
; ivt start address is: 0 (R0)
0x06F8	0x2805    CMP	R0, #5
0x06FA	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 195 :: 		
0x06FC	0x4914    LDR	R1, [PC, #80]
0x06FE	0x6809    LDR	R1, [R1, #0]
0x0700	0xF4413200  ORR	R2, R1, #131072
0x0704	0x4912    LDR	R1, [PC, #72]
0x0706	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 196 :: 		
0x0708	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_4XX.c, 197 :: 		
; ivt start address is: 0 (R0)
0x070A	0x2806    CMP	R0, #6
0x070C	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 202 :: 		
0x070E	0x4910    LDR	R1, [PC, #64]
0x0710	0x6809    LDR	R1, [R1, #0]
0x0712	0xF4412280  ORR	R2, R1, #262144
0x0716	0x490E    LDR	R1, [PC, #56]
0x0718	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 203 :: 		
0x071A	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_4XX.c, 204 :: 		
; ivt start address is: 0 (R0)
0x071C	0x280F    CMP	R0, #15
0x071E	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 209 :: 		
0x0720	0x490C    LDR	R1, [PC, #48]
0x0722	0x6809    LDR	R1, [R1, #0]
0x0724	0xF0410202  ORR	R2, R1, #2
0x0728	0x490A    LDR	R1, [PC, #40]
0x072A	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 210 :: 		
0x072C	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_4XX.c, 211 :: 		
; ivt start address is: 0 (R0)
0x072E	0x2810    CMP	R0, #16
0x0730	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_4XX.c, 216 :: 		
0x0732	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x0736	0x0961    LSRS	R1, R4, #5
0x0738	0x008A    LSLS	R2, R1, #2
0x073A	0x4907    LDR	R1, [PC, #28]
0x073C	0x188B    ADDS	R3, R1, R2
;__Lib_System_4XX.c, 217 :: 		
0x073E	0xF004021F  AND	R2, R4, #31
0x0742	0xF04F0101  MOV	R1, #1
0x0746	0x4091    LSLS	R1, R2
0x0748	0x6019    STR	R1, [R3, #0]
;__Lib_System_4XX.c, 218 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_4XX.c, 219 :: 		
L_end_NVIC_IntEnable:
0x074A	0xB001    ADD	SP, SP, #4
0x074C	0x4770    BX	LR
0x074E	0xBF00    NOP
0x0750	0xED24E000  	SCB_SHCRS+0
0x0754	0xE010E000  	STK_CTRL+0
0x0758	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_WheelsSpeedAndDirectionTest:
;SelfParkingCars.c, 164 :: 		void WheelsSpeedAndDirectionTest()
0x0BF8	0xB081    SUB	SP, SP, #4
0x0BFA	0xF8CDE000  STR	LR, [SP, #0]
;SelfParkingCars.c, 166 :: 		InitLeftWheelPWM_Timer4_CH1_PB6();
0x0BFE	0xF7FFFF59  BL	_InitLeftWheelPWM_Timer4_CH1_PB6+0
;SelfParkingCars.c, 167 :: 		InitRightWheelPWM_Timer9_CH1_PE5();
0x0C02	0xF7FFFEC3  BL	_InitRightWheelPWM_Timer9_CH1_PE5+0
;SelfParkingCars.c, 168 :: 		while(1)
L_WheelsSpeedAndDirectionTest4:
;SelfParkingCars.c, 170 :: 		selectedWheel = wheelDirection;
0x0C06	0x481C    LDR	R0, [PC, #112]
0x0C08	0xF9B01000  LDRSH	R1, [R0, #0]
0x0C0C	0x481B    LDR	R0, [PC, #108]
0x0C0E	0x8001    STRH	R1, [R0, #0]
;SelfParkingCars.c, 171 :: 		Delay_ms(3000); //UpdateCurrentDuty(-500, selectedWheel);
0x0C10	0xF64057FE  MOVW	R7, #3582
0x0C14	0xF2C07727  MOVT	R7, #1831
L_WheelsSpeedAndDirectionTest6:
0x0C18	0x1E7F    SUBS	R7, R7, #1
0x0C1A	0xD1FD    BNE	L_WheelsSpeedAndDirectionTest6
0x0C1C	0xBF00    NOP
0x0C1E	0xBF00    NOP
0x0C20	0xBF00    NOP
0x0C22	0xBF00    NOP
0x0C24	0xBF00    NOP
;SelfParkingCars.c, 172 :: 		Delay_ms(3000); //UpdateCurrentDuty(500, selectedWheel);
0x0C26	0xF64057FE  MOVW	R7, #3582
0x0C2A	0xF2C07727  MOVT	R7, #1831
0x0C2E	0xBF00    NOP
0x0C30	0xBF00    NOP
L_WheelsSpeedAndDirectionTest8:
0x0C32	0x1E7F    SUBS	R7, R7, #1
0x0C34	0xD1FD    BNE	L_WheelsSpeedAndDirectionTest8
0x0C36	0xBF00    NOP
0x0C38	0xBF00    NOP
0x0C3A	0xBF00    NOP
;SelfParkingCars.c, 175 :: 		if (wheelDirection)
0x0C3C	0x480E    LDR	R0, [PC, #56]
0x0C3E	0xF9B00000  LDRSH	R0, [R0, #0]
0x0C42	0xB150    CBZ	R0, L_WheelsSpeedAndDirectionTest10
;SelfParkingCars.c, 177 :: 		selectedWheel = !selectedWheel;
0x0C44	0x490D    LDR	R1, [PC, #52]
0x0C46	0xF9B10000  LDRSH	R0, [R1, #0]
0x0C4A	0x2800    CMP	R0, #0
0x0C4C	0xF2400000  MOVW	R0, #0
0x0C50	0xD100    BNE	L__WheelsSpeedAndDirectionTest37
0x0C52	0x2001    MOVS	R0, #1
L__WheelsSpeedAndDirectionTest37:
0x0C54	0xB2C0    UXTB	R0, R0
0x0C56	0x8008    STRH	R0, [R1, #0]
;SelfParkingCars.c, 178 :: 		}
0x0C58	0xE009    B	L_WheelsSpeedAndDirectionTest11
L_WheelsSpeedAndDirectionTest10:
;SelfParkingCars.c, 182 :: 		wheelDirection = !wheelDirection;
0x0C5A	0x4907    LDR	R1, [PC, #28]
0x0C5C	0xF9B10000  LDRSH	R0, [R1, #0]
0x0C60	0x2800    CMP	R0, #0
0x0C62	0xF2400000  MOVW	R0, #0
0x0C66	0xD100    BNE	L__WheelsSpeedAndDirectionTest38
0x0C68	0x2001    MOVS	R0, #1
L__WheelsSpeedAndDirectionTest38:
0x0C6A	0xB2C0    UXTB	R0, R0
0x0C6C	0x8008    STRH	R0, [R1, #0]
;SelfParkingCars.c, 183 :: 		}
L_WheelsSpeedAndDirectionTest11:
;SelfParkingCars.c, 184 :: 		}
0x0C6E	0xE7CA    B	L_WheelsSpeedAndDirectionTest4
;SelfParkingCars.c, 185 :: 		}
L_end_WheelsSpeedAndDirectionTest:
0x0C70	0xF8DDE000  LDR	LR, [SP, #0]
0x0C74	0xB001    ADD	SP, SP, #4
0x0C76	0x4770    BX	LR
0x0C78	0x00122000  	_wheelDirection+0
0x0C7C	0x00102000  	_selectedWheel+0
; end of _WheelsSpeedAndDirectionTest
_InitLeftWheelPWM_Timer4_CH1_PB6:
;SelfParkingCars.c, 100 :: 		void InitLeftWheelPWM_Timer4_CH1_PB6()
0x0AB4	0xB081    SUB	SP, SP, #4
0x0AB6	0xF8CDE000  STR	LR, [SP, #0]
;SelfParkingCars.c, 102 :: 		GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_6);
0x0ABA	0xF2400140  MOVW	R1, #64
0x0ABE	0x480F    LDR	R0, [PC, #60]
0x0AC0	0xF7FFFDE4  BL	_GPIO_Digital_Output+0
;SelfParkingCars.c, 103 :: 		SpinDirectionLeftWheel = FORWARD_SPIN_LEFT;    // Default forward spin
0x0AC4	0x2100    MOVS	R1, #0
0x0AC6	0xB249    SXTB	R1, R1
0x0AC8	0x480D    LDR	R0, [PC, #52]
0x0ACA	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 105 :: 		pwmPeriod[LEFT_WHEEL] =  PWM_TIM4_Init(INITIAL_MOTOR_FREQUENCY) ; // Work on frequency 20-35 Khz
0x0ACC	0xF24610A8  MOVW	R0, #25000
0x0AD0	0xF7FFFDEA  BL	_PWM_TIM4_Init+0
0x0AD4	0x490B    LDR	R1, [PC, #44]
0x0AD6	0x8008    STRH	R0, [R1, #0]
;SelfParkingCars.c, 106 :: 		pwmDuty[LEFT_WHEEL] = pwmPeriod[LEFT_WHEEL] - 1250;
0x0AD8	0xF2A041E2  SUBW	R1, R0, #1250
0x0ADC	0x480A    LDR	R0, [PC, #40]
0x0ADE	0x8001    STRH	R1, [R0, #0]
;SelfParkingCars.c, 107 :: 		ChangeDuty[LEFT_WHEEL](pwmDuty[LEFT_WHEEL]);
0x0AE0	0xB28C    UXTH	R4, R1
0x0AE2	0xB2A0    UXTH	R0, R4
0x0AE4	0x4C09    LDR	R4, [PC, #36]
0x0AE6	0x6824    LDR	R4, [R4, #0]
0x0AE8	0x47A0    BLX	R4
;SelfParkingCars.c, 108 :: 		PWM_TIM4_Start(_PWM_CHANNEL1, &_GPIO_MODULE_TIM4_CH1_PB6);
0x0AEA	0x4909    LDR	R1, [PC, #36]
0x0AEC	0x2000    MOVS	R0, #0
0x0AEE	0xF7FFFDBF  BL	_PWM_TIM4_Start+0
;SelfParkingCars.c, 109 :: 		}
L_end_InitLeftWheelPWM_Timer4_CH1_PB6:
0x0AF2	0xF8DDE000  LDR	LR, [SP, #0]
0x0AF6	0xB001    ADD	SP, SP, #4
0x0AF8	0x4770    BX	LR
0x0AFA	0xBF00    NOP
0x0AFC	0x00004002  	GPIOA_BASE+0
0x0B00	0x02984240  	ODR6_GPIOA_ODR_bit+0
0x0B04	0x00182000  	_pwmPeriod+0
0x0B08	0x00202000  	_pwmDuty+0
0x0B0C	0x00002000  	_ChangeDuty+0
0x0B10	0x11B00000  	__GPIO_MODULE_TIM4_CH1_PB6+0
; end of _InitLeftWheelPWM_Timer4_CH1_PB6
_PWM_TIM4_Set_Duty_Wrapper:
;SelfParkingCars.c, 33 :: 		void PWM_TIM4_Set_Duty_Wrapper(unsigned int ratio) {
; ratio start address is: 0 (R0)
0x0B14	0xB081    SUB	SP, SP, #4
0x0B16	0xF8CDE000  STR	LR, [SP, #0]
; ratio end address is: 0 (R0)
; ratio start address is: 0 (R0)
;SelfParkingCars.c, 34 :: 		PWM_TIM4_Set_Duty(ratio, _PWM_INVERTED, _PWM_CHANNEL1);
0x0B1A	0x2200    MOVS	R2, #0
0x0B1C	0x2101    MOVS	R1, #1
; ratio end address is: 0 (R0)
0x0B1E	0xF7FFFDD1  BL	_PWM_TIM4_Set_Duty+0
;SelfParkingCars.c, 35 :: 		}
L_end_PWM_TIM4_Set_Duty_Wrapper:
0x0B22	0xF8DDE000  LDR	LR, [SP, #0]
0x0B26	0xB001    ADD	SP, SP, #4
0x0B28	0x4770    BX	LR
; end of _PWM_TIM4_Set_Duty_Wrapper
_PWM_TIM4_Set_Duty:
;__Lib_PWM_1234589_12_10_11_13_14.c, 258 :: 		
; channel start address is: 8 (R2)
; inverted start address is: 4 (R1)
; duty_ratio start address is: 0 (R0)
0x06C4	0xB081    SUB	SP, SP, #4
0x06C6	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 8 (R2)
; inverted end address is: 4 (R1)
; duty_ratio end address is: 0 (R0)
; duty_ratio start address is: 0 (R0)
; inverted start address is: 4 (R1)
; channel start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 259 :: 		
0x06CA	0xB2D3    UXTB	R3, R2
; channel end address is: 8 (R2)
0x06CC	0xB2CA    UXTB	R2, R1
; inverted end address is: 4 (R1)
0x06CE	0xB281    UXTH	R1, R0
; duty_ratio end address is: 0 (R0)
0x06D0	0x4803    LDR	R0, [PC, #12]
0x06D2	0xF7FFFF15  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 260 :: 		
L_end_PWM_TIM4_Set_Duty:
0x06D6	0xF8DDE000  LDR	LR, [SP, #0]
0x06DA	0xB001    ADD	SP, SP, #4
0x06DC	0x4770    BX	LR
0x06DE	0xBF00    NOP
0x06E0	0x08004000  	TIM4_CR1+0
; end of _PWM_TIM4_Set_Duty
__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty:
;__Lib_PWM_1234589_12_10_11_13_14.c, 121 :: 		
; channel start address is: 12 (R3)
; inverted start address is: 8 (R2)
; duty_ratio start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x0500	0xB081    SUB	SP, SP, #4
0x0502	0xB2D5    UXTB	R5, R2
; channel end address is: 12 (R3)
; inverted end address is: 8 (R2)
; duty_ratio end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 0 (R0)
; duty_ratio start address is: 4 (R1)
; inverted start address is: 20 (R5)
; channel start address is: 12 (R3)
;__Lib_PWM_1234589_12_10_11_13_14.c, 126 :: 		
0x0504	0xF2000420  ADDW	R4, R0, #32
0x0508	0x6822    LDR	R2, [R4, #0]
; tmpLong start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 127 :: 		
0x050A	0x2D01    CMP	R5, #1
0x050C	0xD108    BNE	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty14
; inverted end address is: 20 (R5)
;__Lib_PWM_1234589_12_10_11_13_14.c, 128 :: 		
0x050E	0x009C    LSLS	R4, R3, #2
0x0510	0xB224    SXTH	R4, R4
0x0512	0x1C65    ADDS	R5, R4, #1
0x0514	0xB22D    SXTH	R5, R5
0x0516	0xF04F0401  MOV	R4, #1
0x051A	0x40AC    LSLS	R4, R5
0x051C	0x4322    ORRS	R2, R4
0x051E	0xE008    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty15
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty14:
;__Lib_PWM_1234589_12_10_11_13_14.c, 130 :: 		
0x0520	0x009C    LSLS	R4, R3, #2
0x0522	0xB224    SXTH	R4, R4
0x0524	0x1C65    ADDS	R5, R4, #1
0x0526	0xB22D    SXTH	R5, R5
0x0528	0xF04F0401  MOV	R4, #1
0x052C	0x40AC    LSLS	R4, R5
0x052E	0x43E4    MVN	R4, R4
0x0530	0x4022    ANDS	R2, R4
; tmpLong end address is: 8 (R2)
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty15:
;__Lib_PWM_1234589_12_10_11_13_14.c, 131 :: 		
; tmpLong start address is: 8 (R2)
0x0532	0xF2000420  ADDW	R4, R0, #32
0x0536	0x6022    STR	R2, [R4, #0]
; tmpLong end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 134 :: 		
0x0538	0xF2000534  ADDW	R5, R0, #52
; PWM_Base end address is: 0 (R0)
0x053C	0x009C    LSLS	R4, R3, #2
; channel end address is: 12 (R3)
0x053E	0x192C    ADDS	R4, R5, R4
0x0540	0x6021    STR	R1, [R4, #0]
; duty_ratio end address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 135 :: 		
L_end_PWM_TIMx_Set_Duty:
0x0542	0xB001    ADD	SP, SP, #4
0x0544	0x4770    BX	LR
; end of __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty
_PWM_TIM9_Set_Duty_Wrapper:
;SelfParkingCars.c, 38 :: 		void PWM_TIM9_Set_Duty_Wrapper(unsigned int ratio) {
; ratio start address is: 0 (R0)
0x0A84	0xB081    SUB	SP, SP, #4
0x0A86	0xF8CDE000  STR	LR, [SP, #0]
; ratio end address is: 0 (R0)
; ratio start address is: 0 (R0)
;SelfParkingCars.c, 39 :: 		PWM_TIM9_Set_Duty(ratio, _PWM_INVERTED, _PWM_CHANNEL1);
0x0A8A	0x2200    MOVS	R2, #0
0x0A8C	0x2101    MOVS	R1, #1
; ratio end address is: 0 (R0)
0x0A8E	0xF7FFFDD1  BL	_PWM_TIM9_Set_Duty+0
;SelfParkingCars.c, 40 :: 		}
L_end_PWM_TIM9_Set_Duty_Wrapper:
0x0A92	0xF8DDE000  LDR	LR, [SP, #0]
0x0A96	0xB001    ADD	SP, SP, #4
0x0A98	0x4770    BX	LR
; end of _PWM_TIM9_Set_Duty_Wrapper
_PWM_TIM9_Set_Duty:
;__Lib_PWM_1234589_12_10_11_13_14.c, 318 :: 		
; channel start address is: 8 (R2)
; inverted start address is: 4 (R1)
; duty_ratio start address is: 0 (R0)
0x0634	0xB081    SUB	SP, SP, #4
0x0636	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 8 (R2)
; inverted end address is: 4 (R1)
; duty_ratio end address is: 0 (R0)
; duty_ratio start address is: 0 (R0)
; inverted start address is: 4 (R1)
; channel start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 319 :: 		
0x063A	0xB2D3    UXTB	R3, R2
; channel end address is: 8 (R2)
0x063C	0xB2CA    UXTB	R2, R1
; inverted end address is: 4 (R1)
0x063E	0xB281    UXTH	R1, R0
; duty_ratio end address is: 0 (R0)
0x0640	0x4803    LDR	R0, [PC, #12]
0x0642	0xF7FFFF5D  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 320 :: 		
L_end_PWM_TIM9_Set_Duty:
0x0646	0xF8DDE000  LDR	LR, [SP, #0]
0x064A	0xB001    ADD	SP, SP, #4
0x064C	0x4770    BX	LR
0x064E	0xBF00    NOP
0x0650	0x40004001  	TIM9_CR1+0
; end of _PWM_TIM9_Set_Duty
_PWM_TIM10_Set_Duty_Wrapper:
;SelfParkingCars.c, 43 :: 		void PWM_TIM10_Set_Duty_Wrapper(unsigned int ratio) {
; ratio start address is: 0 (R0)
0x0A6C	0xB081    SUB	SP, SP, #4
0x0A6E	0xF8CDE000  STR	LR, [SP, #0]
; ratio end address is: 0 (R0)
; ratio start address is: 0 (R0)
;SelfParkingCars.c, 44 :: 		PWM_TIM10_Set_Duty(ratio, _PWM_NON_INVERTED, _PWM_CHANNEL1);
0x0A72	0x2200    MOVS	R2, #0
0x0A74	0x2100    MOVS	R1, #0
; ratio end address is: 0 (R0)
0x0A76	0xF7FFFDAF  BL	_PWM_TIM10_Set_Duty+0
;SelfParkingCars.c, 45 :: 		}
L_end_PWM_TIM10_Set_Duty_Wrapper:
0x0A7A	0xF8DDE000  LDR	LR, [SP, #0]
0x0A7E	0xB001    ADD	SP, SP, #4
0x0A80	0x4770    BX	LR
; end of _PWM_TIM10_Set_Duty_Wrapper
_PWM_TIM10_Set_Duty:
;__Lib_PWM_1234589_12_10_11_13_14.c, 338 :: 		
; channel start address is: 8 (R2)
; inverted start address is: 4 (R1)
; duty_ratio start address is: 0 (R0)
0x05D8	0xB081    SUB	SP, SP, #4
0x05DA	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 8 (R2)
; inverted end address is: 4 (R1)
; duty_ratio end address is: 0 (R0)
; duty_ratio start address is: 0 (R0)
; inverted start address is: 4 (R1)
; channel start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 339 :: 		
0x05DE	0xB2D3    UXTB	R3, R2
; channel end address is: 8 (R2)
0x05E0	0xB2CA    UXTB	R2, R1
; inverted end address is: 4 (R1)
0x05E2	0xB281    UXTH	R1, R0
; duty_ratio end address is: 0 (R0)
0x05E4	0x4803    LDR	R0, [PC, #12]
0x05E6	0xF7FFFF8B  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 340 :: 		
L_end_PWM_TIM10_Set_Duty:
0x05EA	0xF8DDE000  LDR	LR, [SP, #0]
0x05EE	0xB001    ADD	SP, SP, #4
0x05F0	0x4770    BX	LR
0x05F2	0xBF00    NOP
0x05F4	0x44004001  	TIM10_CR1+0
; end of _PWM_TIM10_Set_Duty
_PWM_TIM11_Set_Duty_Wrapper:
;SelfParkingCars.c, 48 :: 		void PWM_TIM11_Set_Duty_Wrapper(unsigned int ratio) {
; ratio start address is: 0 (R0)
0x0A9C	0xB081    SUB	SP, SP, #4
0x0A9E	0xF8CDE000  STR	LR, [SP, #0]
; ratio end address is: 0 (R0)
; ratio start address is: 0 (R0)
;SelfParkingCars.c, 49 :: 		PWM_TIM11_Set_Duty(ratio, _PWM_NON_INVERTED, _PWM_CHANNEL1);
0x0AA2	0x2200    MOVS	R2, #0
0x0AA4	0x2100    MOVS	R1, #0
; ratio end address is: 0 (R0)
0x0AA6	0xF7FFFDA7  BL	_PWM_TIM11_Set_Duty+0
;SelfParkingCars.c, 50 :: 		}
L_end_PWM_TIM11_Set_Duty_Wrapper:
0x0AAA	0xF8DDE000  LDR	LR, [SP, #0]
0x0AAE	0xB001    ADD	SP, SP, #4
0x0AB0	0x4770    BX	LR
; end of _PWM_TIM11_Set_Duty_Wrapper
_PWM_TIM11_Set_Duty:
;__Lib_PWM_1234589_12_10_11_13_14.c, 358 :: 		
; channel start address is: 8 (R2)
; inverted start address is: 4 (R1)
; duty_ratio start address is: 0 (R0)
0x05F8	0xB081    SUB	SP, SP, #4
0x05FA	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 8 (R2)
; inverted end address is: 4 (R1)
; duty_ratio end address is: 0 (R0)
; duty_ratio start address is: 0 (R0)
; inverted start address is: 4 (R1)
; channel start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 359 :: 		
0x05FE	0xB2D3    UXTB	R3, R2
; channel end address is: 8 (R2)
0x0600	0xB2CA    UXTB	R2, R1
; inverted end address is: 4 (R1)
0x0602	0xB281    UXTH	R1, R0
; duty_ratio end address is: 0 (R0)
0x0604	0x4803    LDR	R0, [PC, #12]
0x0606	0xF7FFFF7B  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 360 :: 		
L_end_PWM_TIM11_Set_Duty:
0x060A	0xF8DDE000  LDR	LR, [SP, #0]
0x060E	0xB001    ADD	SP, SP, #4
0x0610	0x4770    BX	LR
0x0612	0xBF00    NOP
0x0614	0x48004001  	TIM11_CR1+0
; end of _PWM_TIM11_Set_Duty
_GPIO_Digital_Output:
;__Lib_GPIO_32F4xx.c, 233 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x068C	0xB081    SUB	SP, SP, #4
0x068E	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 234 :: 		
0x0692	0x4A04    LDR	R2, [PC, #16]
0x0694	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0696	0xF000F861  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 235 :: 		
L_end_GPIO_Digital_Output:
0x069A	0xF8DDE000  LDR	LR, [SP, #0]
0x069E	0xB001    ADD	SP, SP, #4
0x06A0	0x4770    BX	LR
0x06A2	0xBF00    NOP
0x06A4	0x00140008  	#524308
; end of _GPIO_Digital_Output
_PWM_TIM4_Init:
;__Lib_PWM_1234589_12_10_11_13_14.c, 254 :: 		
; freq_hz start address is: 0 (R0)
0x06A8	0xB081    SUB	SP, SP, #4
0x06AA	0xF8CDE000  STR	LR, [SP, #0]
; freq_hz end address is: 0 (R0)
; freq_hz start address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 255 :: 		
0x06AE	0x4601    MOV	R1, R0
; freq_hz end address is: 0 (R0)
0x06B0	0x4803    LDR	R0, [PC, #12]
0x06B2	0xF7FFFE67  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 256 :: 		
L_end_PWM_TIM4_Init:
0x06B6	0xF8DDE000  LDR	LR, [SP, #0]
0x06BA	0xB001    ADD	SP, SP, #4
0x06BC	0x4770    BX	LR
0x06BE	0xBF00    NOP
0x06C0	0x08004000  	TIM4_CR1+0
; end of _PWM_TIM4_Init
__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init:
;__Lib_PWM_1234589_12_10_11_13_14.c, 35 :: 		
; freq_hz start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x0384	0xB081    SUB	SP, SP, #4
0x0386	0xF8CDE000  STR	LR, [SP, #0]
0x038A	0x460C    MOV	R4, R1
0x038C	0x4601    MOV	R1, R0
; freq_hz end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 4 (R1)
; freq_hz start address is: 16 (R4)
;__Lib_PWM_1234589_12_10_11_13_14.c, 39 :: 		
0x038E	0xF06F02FF  MVN	R2, #255
0x0392	0xEA010202  AND	R2, R1, R2, LSL #0
; _PWM_Base start address is: 0 (R0)
0x0396	0x4610    MOV	R0, R2
;__Lib_PWM_1234589_12_10_11_13_14.c, 41 :: 		
0x0398	0xE03B    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init0
; _PWM_Base end address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 43 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init2:
;__Lib_PWM_1234589_12_10_11_13_14.c, 44 :: 		
0x039A	0x2301    MOVS	R3, #1
0x039C	0xB25B    SXTB	R3, R3
0x039E	0x4A41    LDR	R2, [PC, #260]
0x03A0	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 45 :: 		
0x03A2	0xE05A    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 48 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init3:
;__Lib_PWM_1234589_12_10_11_13_14.c, 49 :: 		
0x03A4	0x2301    MOVS	R3, #1
0x03A6	0xB25B    SXTB	R3, R3
0x03A8	0x4A3F    LDR	R2, [PC, #252]
0x03AA	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 50 :: 		
0x03AC	0xE055    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 53 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init4:
;__Lib_PWM_1234589_12_10_11_13_14.c, 54 :: 		
0x03AE	0x2301    MOVS	R3, #1
0x03B0	0xB25B    SXTB	R3, R3
0x03B2	0x4A3E    LDR	R2, [PC, #248]
0x03B4	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 55 :: 		
0x03B6	0xE050    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 58 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init5:
;__Lib_PWM_1234589_12_10_11_13_14.c, 59 :: 		
0x03B8	0x2301    MOVS	R3, #1
0x03BA	0xB25B    SXTB	R3, R3
0x03BC	0x4A3C    LDR	R2, [PC, #240]
0x03BE	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 60 :: 		
0x03C0	0xE04B    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 63 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init6:
;__Lib_PWM_1234589_12_10_11_13_14.c, 64 :: 		
0x03C2	0x2301    MOVS	R3, #1
0x03C4	0xB25B    SXTB	R3, R3
0x03C6	0x4A3B    LDR	R2, [PC, #236]
0x03C8	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 65 :: 		
0x03CA	0xE046    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 68 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init7:
;__Lib_PWM_1234589_12_10_11_13_14.c, 69 :: 		
0x03CC	0x2301    MOVS	R3, #1
0x03CE	0xB25B    SXTB	R3, R3
0x03D0	0x4A39    LDR	R2, [PC, #228]
0x03D2	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 70 :: 		
0x03D4	0xE041    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 73 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init8:
;__Lib_PWM_1234589_12_10_11_13_14.c, 74 :: 		
0x03D6	0x2301    MOVS	R3, #1
0x03D8	0xB25B    SXTB	R3, R3
0x03DA	0x4A38    LDR	R2, [PC, #224]
0x03DC	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 75 :: 		
0x03DE	0xE03C    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 78 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init9:
;__Lib_PWM_1234589_12_10_11_13_14.c, 79 :: 		
0x03E0	0x2301    MOVS	R3, #1
0x03E2	0xB25B    SXTB	R3, R3
0x03E4	0x4A36    LDR	R2, [PC, #216]
0x03E6	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 80 :: 		
0x03E8	0xE037    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 83 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init10:
;__Lib_PWM_1234589_12_10_11_13_14.c, 84 :: 		
0x03EA	0x2301    MOVS	R3, #1
0x03EC	0xB25B    SXTB	R3, R3
0x03EE	0x4A35    LDR	R2, [PC, #212]
0x03F0	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 85 :: 		
0x03F2	0xE032    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 88 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init11:
;__Lib_PWM_1234589_12_10_11_13_14.c, 89 :: 		
0x03F4	0x2301    MOVS	R3, #1
0x03F6	0xB25B    SXTB	R3, R3
0x03F8	0x4A33    LDR	R2, [PC, #204]
0x03FA	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 90 :: 		
0x03FC	0xE02D    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 93 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init12:
;__Lib_PWM_1234589_12_10_11_13_14.c, 94 :: 		
0x03FE	0x2301    MOVS	R3, #1
0x0400	0xB25B    SXTB	R3, R3
0x0402	0x4A32    LDR	R2, [PC, #200]
0x0404	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 95 :: 		
0x0406	0xE028    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 98 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init13:
;__Lib_PWM_1234589_12_10_11_13_14.c, 99 :: 		
0x0408	0x2301    MOVS	R3, #1
0x040A	0xB25B    SXTB	R3, R3
0x040C	0x4A30    LDR	R2, [PC, #192]
0x040E	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 100 :: 		
0x0410	0xE023    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 102 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init0:
; _PWM_Base start address is: 0 (R0)
0x0412	0x4A30    LDR	R2, [PC, #192]
0x0414	0x4290    CMP	R0, R2
0x0416	0xD0C0    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init2
0x0418	0xF1B04F80  CMP	R0, #1073741824
0x041C	0xD0C2    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init3
0x041E	0x4A2E    LDR	R2, [PC, #184]
0x0420	0x4290    CMP	R0, R2
0x0422	0xD0C4    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init4
0x0424	0x4A2D    LDR	R2, [PC, #180]
0x0426	0x4290    CMP	R0, R2
0x0428	0xD0C6    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init5
0x042A	0x4A2D    LDR	R2, [PC, #180]
0x042C	0x4290    CMP	R0, R2
0x042E	0xD0C8    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init6
0x0430	0x4A2C    LDR	R2, [PC, #176]
0x0432	0x4290    CMP	R0, R2
0x0434	0xD0CA    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init7
0x0436	0x4A2C    LDR	R2, [PC, #176]
0x0438	0x4290    CMP	R0, R2
0x043A	0xD0CC    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init8
0x043C	0x4A2B    LDR	R2, [PC, #172]
0x043E	0x4290    CMP	R0, R2
0x0440	0xD0CE    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init9
0x0442	0x4A2B    LDR	R2, [PC, #172]
0x0444	0x4290    CMP	R0, R2
0x0446	0xD0D0    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init10
0x0448	0x4A2A    LDR	R2, [PC, #168]
0x044A	0x4290    CMP	R0, R2
0x044C	0xD0D2    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init11
0x044E	0x4A2A    LDR	R2, [PC, #168]
0x0450	0x4290    CMP	R0, R2
0x0452	0xD0D4    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init12
0x0454	0x4A29    LDR	R2, [PC, #164]
0x0456	0x4290    CMP	R0, R2
0x0458	0xD0D6    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init13
; _PWM_Base end address is: 0 (R0)
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1:
;__Lib_PWM_1234589_12_10_11_13_14.c, 104 :: 		
0x045A	0xF7FFFF37  BL	_Get_Fosc_kHz+0
; clk start address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 106 :: 		
0x045E	0x680B    LDR	R3, [R1, #0]
0x0460	0xF06F0210  MVN	R2, #16
0x0464	0xEA030202  AND	R2, R3, R2, LSL #0
0x0468	0x600A    STR	R2, [R1, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 108 :: 		
0x046A	0xF24032E8  MOVW	R2, #1000
0x046E	0x4342    MULS	R2, R0, R2
; clk end address is: 0 (R0)
0x0470	0xFBB2F3F4  UDIV	R3, R2, R4
; freq_hz end address is: 16 (R4)
; per_reg start address is: 0 (R0)
0x0474	0x4618    MOV	R0, R3
;__Lib_PWM_1234589_12_10_11_13_14.c, 109 :: 		
0x0476	0xF64F72FF  MOVW	R2, #65535
0x047A	0xFBB3F2F2  UDIV	R2, R3, R2
; prescaler start address is: 16 (R4)
0x047E	0x4614    MOV	R4, R2
;__Lib_PWM_1234589_12_10_11_13_14.c, 110 :: 		
0x0480	0xF2010328  ADDW	R3, R1, #40
0x0484	0xB292    UXTH	R2, R2
0x0486	0x601A    STR	R2, [R3, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 112 :: 		
0x0488	0x1C62    ADDS	R2, R4, #1
; prescaler end address is: 16 (R4)
0x048A	0xFBB0F2F2  UDIV	R2, R0, R2
0x048E	0x4610    MOV	R0, R2
;__Lib_PWM_1234589_12_10_11_13_14.c, 114 :: 		
0x0490	0xF201032C  ADDW	R3, R1, #44
; PWM_Base end address is: 4 (R1)
0x0494	0xB292    UXTH	R2, R2
0x0496	0x601A    STR	R2, [R3, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 116 :: 		
0x0498	0xB280    UXTH	R0, R0
; per_reg end address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 117 :: 		
L_end_PWM_TIMx_Init:
0x049A	0xF8DDE000  LDR	LR, [SP, #0]
0x049E	0xB001    ADD	SP, SP, #4
0x04A0	0x4770    BX	LR
0x04A2	0xBF00    NOP
0x04A4	0x08804247  	RCC_APB2ENR+0
0x04A8	0x08004247  	RCC_APB1ENR+0
0x04AC	0x08044247  	RCC_APB1ENR+0
0x04B0	0x08084247  	RCC_APB1ENR+0
0x04B4	0x080C4247  	RCC_APB1ENR+0
0x04B8	0x08844247  	RCC_APB2ENR+0
0x04BC	0x08C04247  	RCC_APB2ENR+0
0x04C0	0x08C44247  	RCC_APB2ENR+0
0x04C4	0x08C84247  	RCC_APB2ENR+0
0x04C8	0x08184247  	RCC_APB1ENR+0
0x04CC	0x081C4247  	RCC_APB1ENR+0
0x04D0	0x08204247  	RCC_APB1ENR+0
0x04D4	0x00004001  	#1073807360
0x04D8	0x04004000  	#1073742848
0x04DC	0x08004000  	#1073743872
0x04E0	0x0C004000  	#1073744896
0x04E4	0x04004001  	#1073808384
0x04E8	0x40004001  	#1073823744
0x04EC	0x44004001  	#1073824768
0x04F0	0x48004001  	#1073825792
0x04F4	0x18004000  	#1073747968
0x04F8	0x1C004000  	#1073748992
0x04FC	0x20004000  	#1073750016
; end of __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
0x02CC	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x02CE	0x4802    LDR	R0, [PC, #8]
0x02D0	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x02D2	0xB001    ADD	SP, SP, #4
0x02D4	0x4770    BX	LR
0x02D6	0xBF00    NOP
0x02D8	0x00282000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_PWM_TIM4_Start:
;__Lib_PWM_1234589_12_10_11_13_14.c, 262 :: 		
; module start address is: 4 (R1)
; channel start address is: 0 (R0)
0x0670	0xB081    SUB	SP, SP, #4
0x0672	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 263 :: 		
0x0676	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x0678	0xB2C1    UXTB	R1, R0
; channel end address is: 0 (R0)
0x067A	0x4803    LDR	R0, [PC, #12]
0x067C	0xF7FFFF64  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 264 :: 		
L_end_PWM_TIM4_Start:
0x0680	0xF8DDE000  LDR	LR, [SP, #0]
0x0684	0xB001    ADD	SP, SP, #4
0x0686	0x4770    BX	LR
0x0688	0x08004000  	TIM4_CR1+0
; end of _PWM_TIM4_Start
__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start:
;__Lib_PWM_1234589_12_10_11_13_14.c, 139 :: 		
; module start address is: 8 (R2)
; channel start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x0548	0xB083    SUB	SP, SP, #12
0x054A	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 8 (R2)
; channel end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 0 (R0)
; channel start address is: 4 (R1)
; module start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 142 :: 		
0x054E	0xF88D1004  STRB	R1, [SP, #4]
; module end address is: 8 (R2)
0x0552	0x9002    STR	R0, [SP, #8]
0x0554	0x4610    MOV	R0, R2
0x0556	0xF7FFFE95  BL	_GPIO_Alternate_Function_Enable+0
0x055A	0x9802    LDR	R0, [SP, #8]
0x055C	0xF89D1004  LDRB	R1, [SP, #4]
;__Lib_PWM_1234589_12_10_11_13_14.c, 145 :: 		
0x0560	0xF2000320  ADDW	R3, R0, #32
0x0564	0x681A    LDR	R2, [R3, #0]
; tmpLong start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 146 :: 		
0x0566	0x008C    LSLS	R4, R1, #2
0x0568	0xB224    SXTH	R4, R4
0x056A	0xF04F0301  MOV	R3, #1
0x056E	0x40A3    LSLS	R3, R4
0x0570	0x431A    ORRS	R2, R3
;__Lib_PWM_1234589_12_10_11_13_14.c, 147 :: 		
0x0572	0xF2000320  ADDW	R3, R0, #32
0x0576	0x601A    STR	R2, [R3, #0]
; tmpLong end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 150 :: 		
0x0578	0xF2000444  ADDW	R4, R0, #68
0x057C	0x6823    LDR	R3, [R4, #0]
0x057E	0xF4434300  ORR	R3, R3, #32768
0x0582	0x6023    STR	R3, [R4, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 152 :: 		
0x0584	0xF2000218  ADDW	R2, R0, #24
; tmpLongPtr start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 154 :: 		
0x0588	0x2901    CMP	R1, #1
0x058A	0xD901    BLS	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start19
;__Lib_PWM_1234589_12_10_11_13_14.c, 155 :: 		
0x058C	0x1D12    ADDS	R2, R2, #4
; tmpLongPtr end address is: 8 (R2)
0x058E	0xE7FF    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start16
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start19:
;__Lib_PWM_1234589_12_10_11_13_14.c, 154 :: 		
;__Lib_PWM_1234589_12_10_11_13_14.c, 155 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start16:
;__Lib_PWM_1234589_12_10_11_13_14.c, 157 :: 		
; tmpLongPtr start address is: 8 (R2)
0x0590	0x084B    LSRS	R3, R1, #1
0x0592	0xB2DB    UXTB	R3, R3
0x0594	0x005B    LSLS	R3, R3, #1
0x0596	0xB21B    SXTH	R3, R3
0x0598	0x428B    CMP	R3, R1
0x059A	0xD00A    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start17
; channel end address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 159 :: 		
0x059C	0x6814    LDR	R4, [R2, #0]
0x059E	0xF46F53D8  MVN	R3, #6912
0x05A2	0xEA040303  AND	R3, R4, R3, LSL #0
0x05A6	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 161 :: 		
0x05A8	0x6813    LDR	R3, [R2, #0]
0x05AA	0xF44343C0  ORR	R3, R3, #24576
0x05AE	0x6013    STR	R3, [R2, #0]
; tmpLongPtr end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 162 :: 		
0x05B0	0xE009    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start18
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start17:
;__Lib_PWM_1234589_12_10_11_13_14.c, 165 :: 		
; tmpLongPtr start address is: 8 (R2)
0x05B2	0x6814    LDR	R4, [R2, #0]
0x05B4	0xF06F031B  MVN	R3, #27
0x05B8	0xEA040303  AND	R3, R4, R3, LSL #0
0x05BC	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 167 :: 		
0x05BE	0x6813    LDR	R3, [R2, #0]
0x05C0	0xF0430360  ORR	R3, R3, #96
0x05C4	0x6013    STR	R3, [R2, #0]
; tmpLongPtr end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 168 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start18:
;__Lib_PWM_1234589_12_10_11_13_14.c, 171 :: 		
0x05C6	0x6803    LDR	R3, [R0, #0]
0x05C8	0xF0430301  ORR	R3, R3, #1
0x05CC	0x6003    STR	R3, [R0, #0]
; PWM_Base end address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 172 :: 		
L_end_PWM_TIMx_Start:
0x05CE	0xF8DDE000  LDR	LR, [SP, #0]
0x05D2	0xB003    ADD	SP, SP, #12
0x05D4	0x4770    BX	LR
; end of __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F4xx.c, 223 :: 		
; module start address is: 0 (R0)
0x0284	0xB083    SUB	SP, SP, #12
0x0286	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 226 :: 		
; i start address is: 16 (R4)
0x028A	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F4xx.c, 227 :: 		
L_GPIO_Alternate_Function_Enable66:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x028C	0x00A1    LSLS	R1, R4, #2
0x028E	0x1841    ADDS	R1, R0, R1
0x0290	0x6809    LDR	R1, [R1, #0]
0x0292	0xF1B13FFF  CMP	R1, #-1
0x0296	0xD014    BEQ	L_GPIO_Alternate_Function_Enable67
;__Lib_GPIO_32F4xx.c, 228 :: 		
0x0298	0xF2000134  ADDW	R1, R0, #52
0x029C	0x00A3    LSLS	R3, R4, #2
0x029E	0x18C9    ADDS	R1, R1, R3
0x02A0	0x6809    LDR	R1, [R1, #0]
0x02A2	0x460A    MOV	R2, R1
0x02A4	0x18C1    ADDS	R1, R0, R3
0x02A6	0x6809    LDR	R1, [R1, #0]
0x02A8	0x9001    STR	R0, [SP, #4]
0x02AA	0xF8AD4008  STRH	R4, [SP, #8]
0x02AE	0x4608    MOV	R0, R1
0x02B0	0x4611    MOV	R1, R2
0x02B2	0xF7FFFF69  BL	__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function+0
0x02B6	0xF8BD4008  LDRH	R4, [SP, #8]
0x02BA	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 229 :: 		
0x02BC	0x1C64    ADDS	R4, R4, #1
0x02BE	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F4xx.c, 230 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x02C0	0xE7E4    B	L_GPIO_Alternate_Function_Enable66
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F4xx.c, 231 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x02C2	0xF8DDE000  LDR	LR, [SP, #0]
0x02C6	0xB003    ADD	SP, SP, #12
0x02C8	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F4xx.c, 190 :: 		
; configs start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0188	0xB083    SUB	SP, SP, #12
0x018A	0xF8CDE000  STR	LR, [SP, #0]
0x018E	0x4604    MOV	R4, R0
; configs end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 16 (R4)
; configs start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 195 :: 		
0x0190	0xF00403FF  AND	R3, R4, #255
0x0194	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x0196	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 196 :: 		
0x0198	0xF003020F  AND	R2, R3, #15
; pin start address is: 48 (R12)
0x019C	0x4694    MOV	R12, R2
;__Lib_GPIO_32F4xx.c, 197 :: 		
0x019E	0x0A22    LSRS	R2, R4, #8
; af_pin end address is: 16 (R4)
0x01A0	0xF002020F  AND	R2, R2, #15
; af start address is: 44 (R11)
0x01A4	0x4693    MOV	R11, R2
;__Lib_GPIO_32F4xx.c, 199 :: 		
0x01A6	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54
; port end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 200 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56:
0x01A8	0x4A2D    LDR	R2, [PC, #180]
0x01AA	0x9202    STR	R2, [SP, #8]
0x01AC	0xE029    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 201 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57:
0x01AE	0x4A2D    LDR	R2, [PC, #180]
0x01B0	0x9202    STR	R2, [SP, #8]
0x01B2	0xE026    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 202 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58:
0x01B4	0x4A2C    LDR	R2, [PC, #176]
0x01B6	0x9202    STR	R2, [SP, #8]
0x01B8	0xE023    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 203 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59:
0x01BA	0x4A2C    LDR	R2, [PC, #176]
0x01BC	0x9202    STR	R2, [SP, #8]
0x01BE	0xE020    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 204 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60:
0x01C0	0x4A2B    LDR	R2, [PC, #172]
0x01C2	0x9202    STR	R2, [SP, #8]
0x01C4	0xE01D    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 205 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61:
0x01C6	0x4A2B    LDR	R2, [PC, #172]
0x01C8	0x9202    STR	R2, [SP, #8]
0x01CA	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 206 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62:
0x01CC	0x4A2A    LDR	R2, [PC, #168]
0x01CE	0x9202    STR	R2, [SP, #8]
0x01D0	0xE017    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 207 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63:
0x01D2	0x4A2A    LDR	R2, [PC, #168]
0x01D4	0x9202    STR	R2, [SP, #8]
0x01D6	0xE014    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 208 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64:
0x01D8	0x4A29    LDR	R2, [PC, #164]
0x01DA	0x9202    STR	R2, [SP, #8]
0x01DC	0xE011    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 209 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54:
; port start address is: 0 (R0)
0x01DE	0x2800    CMP	R0, #0
0x01E0	0xD0E2    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56
0x01E2	0x2801    CMP	R0, #1
0x01E4	0xD0E3    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57
0x01E6	0x2802    CMP	R0, #2
0x01E8	0xD0E4    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58
0x01EA	0x2803    CMP	R0, #3
0x01EC	0xD0E5    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59
0x01EE	0x2804    CMP	R0, #4
0x01F0	0xD0E6    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60
0x01F2	0x2805    CMP	R0, #5
0x01F4	0xD0E7    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61
0x01F6	0x2806    CMP	R0, #6
0x01F8	0xD0E8    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62
0x01FA	0x2807    CMP	R0, #7
0x01FC	0xD0E9    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63
0x01FE	0x2808    CMP	R0, #8
0x0200	0xD0EA    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64
; port end address is: 0 (R0)
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55:
;__Lib_GPIO_32F4xx.c, 211 :: 		
0x0202	0x2201    MOVS	R2, #1
0x0204	0xB212    SXTH	R2, R2
0x0206	0xFA02F20C  LSL	R2, R2, R12
0x020A	0xF8AD2004  STRH	R2, [SP, #4]
; configs end address is: 4 (R1)
0x020E	0x9802    LDR	R0, [SP, #8]
0x0210	0x460A    MOV	R2, R1
0x0212	0xF8BD1004  LDRH	R1, [SP, #4]
0x0216	0xF000FAA1  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 213 :: 		
0x021A	0x9A02    LDR	R2, [SP, #8]
0x021C	0xF2020120  ADDW	R1, R2, #32
; tmp_ptr start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0220	0xF1BC0F07  CMP	R12, #7
0x0224	0xD908    BLS	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90
;__Lib_GPIO_32F4xx.c, 215 :: 		
0x0226	0x1D0A    ADDS	R2, R1, #4
; tmp_ptr end address is: 4 (R1)
; tmp_ptr start address is: 0 (R0)
0x0228	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 216 :: 		
0x022A	0xF1AC0208  SUB	R2, R12, #8
; pin end address is: 48 (R12)
; pin start address is: 4 (R1)
0x022E	0x4611    MOV	R1, R2
; tmp_ptr end address is: 0 (R0)
; pin end address is: 4 (R1)
0x0230	0x9101    STR	R1, [SP, #4]
0x0232	0x4601    MOV	R1, R0
0x0234	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 217 :: 		
0x0236	0xE000    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90:
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0238	0x4660    MOV	R0, R12
;__Lib_GPIO_32F4xx.c, 217 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65:
;__Lib_GPIO_32F4xx.c, 218 :: 		
; pin start address is: 0 (R0)
; tmp_ptr start address is: 4 (R1)
0x023A	0x0083    LSLS	R3, R0, #2
0x023C	0xF04F020F  MOV	R2, #15
0x0240	0x409A    LSLS	R2, R3
0x0242	0x43D3    MVN	R3, R2
0x0244	0x680A    LDR	R2, [R1, #0]
0x0246	0x401A    ANDS	R2, R3
0x0248	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 219 :: 		
0x024A	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x024C	0xFA0BF302  LSL	R3, R11, R2
; af end address is: 44 (R11)
0x0250	0x680A    LDR	R2, [R1, #0]
0x0252	0x431A    ORRS	R2, R3
0x0254	0x600A    STR	R2, [R1, #0]
; tmp_ptr end address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 220 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x0256	0xF8DDE000  LDR	LR, [SP, #0]
0x025A	0xB003    ADD	SP, SP, #12
0x025C	0x4770    BX	LR
0x025E	0xBF00    NOP
0x0260	0x00004002  	#1073872896
0x0264	0x04004002  	#1073873920
0x0268	0x08004002  	#1073874944
0x026C	0x0C004002  	#1073875968
0x0270	0x10004002  	#1073876992
0x0274	0x14004002  	#1073878016
0x0278	0x18004002  	#1073879040
0x027C	0x1C004002  	#1073880064
0x0280	0x20004002  	#1073881088
; end of __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
_InitRightWheelPWM_Timer9_CH1_PE5:
;SelfParkingCars.c, 111 :: 		void InitRightWheelPWM_Timer9_CH1_PE5()
0x098C	0xB081    SUB	SP, SP, #4
0x098E	0xF8CDE000  STR	LR, [SP, #0]
;SelfParkingCars.c, 113 :: 		GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_7);
0x0992	0xF2400180  MOVW	R1, #128
0x0996	0x480F    LDR	R0, [PC, #60]
0x0998	0xF7FFFE78  BL	_GPIO_Digital_Output+0
;SelfParkingCars.c, 114 :: 		SpinDirectionRightWheel = FORWARD_SPIN_RIGHT;    // Default forward spin
0x099C	0x2101    MOVS	R1, #1
0x099E	0xB249    SXTB	R1, R1
0x09A0	0x480D    LDR	R0, [PC, #52]
0x09A2	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 116 :: 		pwmPeriod[RIGHT_WHEEL] =  PWM_TIM9_Init(INITIAL_MOTOR_FREQUENCY);
0x09A4	0xF24610A8  MOVW	R0, #25000
0x09A8	0xF7FFFE36  BL	_PWM_TIM9_Init+0
0x09AC	0x490B    LDR	R1, [PC, #44]
0x09AE	0x8008    STRH	R0, [R1, #0]
;SelfParkingCars.c, 117 :: 		pwmDuty[RIGHT_WHEEL] = pwmPeriod[RIGHT_WHEEL] - 1250;
0x09B0	0xF2A041E2  SUBW	R1, R0, #1250
0x09B4	0x480A    LDR	R0, [PC, #40]
0x09B6	0x8001    STRH	R1, [R0, #0]
;SelfParkingCars.c, 118 :: 		ChangeDuty[RIGHT_WHEEL](pwmDuty[RIGHT_WHEEL]);
0x09B8	0xB28C    UXTH	R4, R1
0x09BA	0xB2A0    UXTH	R0, R4
0x09BC	0x4C09    LDR	R4, [PC, #36]
0x09BE	0x6824    LDR	R4, [R4, #0]
0x09C0	0x47A0    BLX	R4
;SelfParkingCars.c, 119 :: 		PWM_TIM9_Start(_PWM_CHANNEL1, &_GPIO_MODULE_TIM9_CH1_PE5);
0x09C2	0x4909    LDR	R1, [PC, #36]
0x09C4	0x2000    MOVS	R0, #0
0x09C6	0xF7FFFE45  BL	_PWM_TIM9_Start+0
;SelfParkingCars.c, 120 :: 		}
L_end_InitRightWheelPWM_Timer9_CH1_PE5:
0x09CA	0xF8DDE000  LDR	LR, [SP, #0]
0x09CE	0xB001    ADD	SP, SP, #4
0x09D0	0x4770    BX	LR
0x09D2	0xBF00    NOP
0x09D4	0x00004002  	GPIOA_BASE+0
0x09D8	0x029C4240  	ODR7_GPIOA_ODR_bit+0
0x09DC	0x001A2000  	_pwmPeriod+2
0x09E0	0x00222000  	_pwmDuty+2
0x09E4	0x00042000  	_ChangeDuty+4
0x09E8	0x11440000  	__GPIO_MODULE_TIM9_CH1_PE5+0
; end of _InitRightWheelPWM_Timer9_CH1_PE5
_PWM_TIM9_Init:
;__Lib_PWM_1234589_12_10_11_13_14.c, 314 :: 		
; freq_hz start address is: 0 (R0)
0x0618	0xB081    SUB	SP, SP, #4
0x061A	0xF8CDE000  STR	LR, [SP, #0]
; freq_hz end address is: 0 (R0)
; freq_hz start address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 315 :: 		
0x061E	0x4601    MOV	R1, R0
; freq_hz end address is: 0 (R0)
0x0620	0x4803    LDR	R0, [PC, #12]
0x0622	0xF7FFFEAF  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 316 :: 		
L_end_PWM_TIM9_Init:
0x0626	0xF8DDE000  LDR	LR, [SP, #0]
0x062A	0xB001    ADD	SP, SP, #4
0x062C	0x4770    BX	LR
0x062E	0xBF00    NOP
0x0630	0x40004001  	TIM9_CR1+0
; end of _PWM_TIM9_Init
_PWM_TIM9_Start:
;__Lib_PWM_1234589_12_10_11_13_14.c, 322 :: 		
; module start address is: 4 (R1)
; channel start address is: 0 (R0)
0x0654	0xB081    SUB	SP, SP, #4
0x0656	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 323 :: 		
0x065A	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x065C	0xB2C1    UXTB	R1, R0
; channel end address is: 0 (R0)
0x065E	0x4803    LDR	R0, [PC, #12]
0x0660	0xF7FFFF72  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 324 :: 		
L_end_PWM_TIM9_Start:
0x0664	0xF8DDE000  LDR	LR, [SP, #0]
0x0668	0xB001    ADD	SP, SP, #4
0x066A	0x4770    BX	LR
0x066C	0x40004001  	TIM9_CR1+0
; end of _PWM_TIM9_Start
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x0D94	0xB082    SUB	SP, SP, #8
0x0D96	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0D9A	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x0D9C	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x0D9E	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0DA0	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0DA2	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x0DA4	0x2803    CMP	R0, #3
0x0DA6	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x0DAA	0x4893    LDR	R0, [PC, #588]
0x0DAC	0x4281    CMP	R1, R0
0x0DAE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x0DB0	0x4892    LDR	R0, [PC, #584]
0x0DB2	0x6800    LDR	R0, [R0, #0]
0x0DB4	0xF0400105  ORR	R1, R0, #5
0x0DB8	0x4890    LDR	R0, [PC, #576]
0x0DBA	0x6001    STR	R1, [R0, #0]
0x0DBC	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0DBE	0x4890    LDR	R0, [PC, #576]
0x0DC0	0x4281    CMP	R1, R0
0x0DC2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x0DC4	0x488D    LDR	R0, [PC, #564]
0x0DC6	0x6800    LDR	R0, [R0, #0]
0x0DC8	0xF0400104  ORR	R1, R0, #4
0x0DCC	0x488B    LDR	R0, [PC, #556]
0x0DCE	0x6001    STR	R1, [R0, #0]
0x0DD0	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0DD2	0x488C    LDR	R0, [PC, #560]
0x0DD4	0x4281    CMP	R1, R0
0x0DD6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x0DD8	0x4888    LDR	R0, [PC, #544]
0x0DDA	0x6800    LDR	R0, [R0, #0]
0x0DDC	0xF0400103  ORR	R1, R0, #3
0x0DE0	0x4886    LDR	R0, [PC, #536]
0x0DE2	0x6001    STR	R1, [R0, #0]
0x0DE4	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0DE6	0xF64E2060  MOVW	R0, #60000
0x0DEA	0x4281    CMP	R1, R0
0x0DEC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x0DEE	0x4883    LDR	R0, [PC, #524]
0x0DF0	0x6800    LDR	R0, [R0, #0]
0x0DF2	0xF0400102  ORR	R1, R0, #2
0x0DF6	0x4881    LDR	R0, [PC, #516]
0x0DF8	0x6001    STR	R1, [R0, #0]
0x0DFA	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0DFC	0xF2475030  MOVW	R0, #30000
0x0E00	0x4281    CMP	R1, R0
0x0E02	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x0E04	0x487D    LDR	R0, [PC, #500]
0x0E06	0x6800    LDR	R0, [R0, #0]
0x0E08	0xF0400101  ORR	R1, R0, #1
0x0E0C	0x487B    LDR	R0, [PC, #492]
0x0E0E	0x6001    STR	R1, [R0, #0]
0x0E10	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x0E12	0x487A    LDR	R0, [PC, #488]
0x0E14	0x6801    LDR	R1, [R0, #0]
0x0E16	0xF06F0007  MVN	R0, #7
0x0E1A	0x4001    ANDS	R1, R0
0x0E1C	0x4877    LDR	R0, [PC, #476]
0x0E1E	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x0E20	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0E22	0x2802    CMP	R0, #2
0x0E24	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x0E28	0x4877    LDR	R0, [PC, #476]
0x0E2A	0x4281    CMP	R1, R0
0x0E2C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x0E2E	0x4873    LDR	R0, [PC, #460]
0x0E30	0x6800    LDR	R0, [R0, #0]
0x0E32	0xF0400106  ORR	R1, R0, #6
0x0E36	0x4871    LDR	R0, [PC, #452]
0x0E38	0x6001    STR	R1, [R0, #0]
0x0E3A	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0E3C	0x4870    LDR	R0, [PC, #448]
0x0E3E	0x4281    CMP	R1, R0
0x0E40	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x0E42	0x486E    LDR	R0, [PC, #440]
0x0E44	0x6800    LDR	R0, [R0, #0]
0x0E46	0xF0400105  ORR	R1, R0, #5
0x0E4A	0x486C    LDR	R0, [PC, #432]
0x0E4C	0x6001    STR	R1, [R0, #0]
0x0E4E	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0E50	0x486E    LDR	R0, [PC, #440]
0x0E52	0x4281    CMP	R1, R0
0x0E54	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x0E56	0x4869    LDR	R0, [PC, #420]
0x0E58	0x6800    LDR	R0, [R0, #0]
0x0E5A	0xF0400104  ORR	R1, R0, #4
0x0E5E	0x4867    LDR	R0, [PC, #412]
0x0E60	0x6001    STR	R1, [R0, #0]
0x0E62	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0E64	0x486A    LDR	R0, [PC, #424]
0x0E66	0x4281    CMP	R1, R0
0x0E68	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x0E6A	0x4864    LDR	R0, [PC, #400]
0x0E6C	0x6800    LDR	R0, [R0, #0]
0x0E6E	0xF0400103  ORR	R1, R0, #3
0x0E72	0x4862    LDR	R0, [PC, #392]
0x0E74	0x6001    STR	R1, [R0, #0]
0x0E76	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0E78	0xF64B3080  MOVW	R0, #48000
0x0E7C	0x4281    CMP	R1, R0
0x0E7E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x0E80	0x485E    LDR	R0, [PC, #376]
0x0E82	0x6800    LDR	R0, [R0, #0]
0x0E84	0xF0400102  ORR	R1, R0, #2
0x0E88	0x485C    LDR	R0, [PC, #368]
0x0E8A	0x6001    STR	R1, [R0, #0]
0x0E8C	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0E8E	0xF64550C0  MOVW	R0, #24000
0x0E92	0x4281    CMP	R1, R0
0x0E94	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x0E96	0x4859    LDR	R0, [PC, #356]
0x0E98	0x6800    LDR	R0, [R0, #0]
0x0E9A	0xF0400101  ORR	R1, R0, #1
0x0E9E	0x4857    LDR	R0, [PC, #348]
0x0EA0	0x6001    STR	R1, [R0, #0]
0x0EA2	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x0EA4	0x4855    LDR	R0, [PC, #340]
0x0EA6	0x6801    LDR	R1, [R0, #0]
0x0EA8	0xF06F0007  MVN	R0, #7
0x0EAC	0x4001    ANDS	R1, R0
0x0EAE	0x4853    LDR	R0, [PC, #332]
0x0EB0	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x0EB2	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0EB4	0x2801    CMP	R0, #1
0x0EB6	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x0EBA	0x4851    LDR	R0, [PC, #324]
0x0EBC	0x4281    CMP	R1, R0
0x0EBE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x0EC0	0x484E    LDR	R0, [PC, #312]
0x0EC2	0x6800    LDR	R0, [R0, #0]
0x0EC4	0xF0400107  ORR	R1, R0, #7
0x0EC8	0x484C    LDR	R0, [PC, #304]
0x0ECA	0x6001    STR	R1, [R0, #0]
0x0ECC	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0ECE	0x4851    LDR	R0, [PC, #324]
0x0ED0	0x4281    CMP	R1, R0
0x0ED2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x0ED4	0x4849    LDR	R0, [PC, #292]
0x0ED6	0x6800    LDR	R0, [R0, #0]
0x0ED8	0xF0400106  ORR	R1, R0, #6
0x0EDC	0x4847    LDR	R0, [PC, #284]
0x0EDE	0x6001    STR	R1, [R0, #0]
0x0EE0	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0EE2	0x4848    LDR	R0, [PC, #288]
0x0EE4	0x4281    CMP	R1, R0
0x0EE6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x0EE8	0x4844    LDR	R0, [PC, #272]
0x0EEA	0x6800    LDR	R0, [R0, #0]
0x0EEC	0xF0400105  ORR	R1, R0, #5
0x0EF0	0x4842    LDR	R0, [PC, #264]
0x0EF2	0x6001    STR	R1, [R0, #0]
0x0EF4	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0EF6	0x4846    LDR	R0, [PC, #280]
0x0EF8	0x4281    CMP	R1, R0
0x0EFA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x0EFC	0x483F    LDR	R0, [PC, #252]
0x0EFE	0x6800    LDR	R0, [R0, #0]
0x0F00	0xF0400104  ORR	R1, R0, #4
0x0F04	0x483D    LDR	R0, [PC, #244]
0x0F06	0x6001    STR	R1, [R0, #0]
0x0F08	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0F0A	0xF24D20F0  MOVW	R0, #54000
0x0F0E	0x4281    CMP	R1, R0
0x0F10	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x0F12	0x483A    LDR	R0, [PC, #232]
0x0F14	0x6800    LDR	R0, [R0, #0]
0x0F16	0xF0400103  ORR	R1, R0, #3
0x0F1A	0x4838    LDR	R0, [PC, #224]
0x0F1C	0x6001    STR	R1, [R0, #0]
0x0F1E	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0F20	0xF64840A0  MOVW	R0, #36000
0x0F24	0x4281    CMP	R1, R0
0x0F26	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x0F28	0x4834    LDR	R0, [PC, #208]
0x0F2A	0x6800    LDR	R0, [R0, #0]
0x0F2C	0xF0400102  ORR	R1, R0, #2
0x0F30	0x4832    LDR	R0, [PC, #200]
0x0F32	0x6001    STR	R1, [R0, #0]
0x0F34	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0F36	0xF2446050  MOVW	R0, #18000
0x0F3A	0x4281    CMP	R1, R0
0x0F3C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x0F3E	0x482F    LDR	R0, [PC, #188]
0x0F40	0x6800    LDR	R0, [R0, #0]
0x0F42	0xF0400101  ORR	R1, R0, #1
0x0F46	0x482D    LDR	R0, [PC, #180]
0x0F48	0x6001    STR	R1, [R0, #0]
0x0F4A	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x0F4C	0x482B    LDR	R0, [PC, #172]
0x0F4E	0x6801    LDR	R1, [R0, #0]
0x0F50	0xF06F0007  MVN	R0, #7
0x0F54	0x4001    ANDS	R1, R0
0x0F56	0x4829    LDR	R0, [PC, #164]
0x0F58	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x0F5A	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0F5C	0x2800    CMP	R0, #0
0x0F5E	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x0F62	0x482D    LDR	R0, [PC, #180]
0x0F64	0x4281    CMP	R1, R0
0x0F66	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x0F68	0x4824    LDR	R0, [PC, #144]
0x0F6A	0x6800    LDR	R0, [R0, #0]
0x0F6C	0xF0400107  ORR	R1, R0, #7
0x0F70	0x4822    LDR	R0, [PC, #136]
0x0F72	0x6001    STR	R1, [R0, #0]
0x0F74	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0F76	0x4825    LDR	R0, [PC, #148]
0x0F78	0x4281    CMP	R1, R0
0x0F7A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x0F7C	0x481F    LDR	R0, [PC, #124]
0x0F7E	0x6800    LDR	R0, [R0, #0]
0x0F80	0xF0400106  ORR	R1, R0, #6
0x0F84	0x481D    LDR	R0, [PC, #116]
0x0F86	0x6001    STR	R1, [R0, #0]
0x0F88	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0F8A	0x4824    LDR	R0, [PC, #144]
0x0F8C	0x4281    CMP	R1, R0
0x0F8E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x0F90	0x481A    LDR	R0, [PC, #104]
0x0F92	0x6800    LDR	R0, [R0, #0]
0x0F94	0xF0400105  ORR	R1, R0, #5
0x0F98	0x4818    LDR	R0, [PC, #96]
0x0F9A	0x6001    STR	R1, [R0, #0]
0x0F9C	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0F9E	0xF5B14F7A  CMP	R1, #64000
0x0FA2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x0FA4	0x4815    LDR	R0, [PC, #84]
0x0FA6	0x6800    LDR	R0, [R0, #0]
0x0FA8	0xF0400104  ORR	R1, R0, #4
0x0FAC	0x4813    LDR	R0, [PC, #76]
0x0FAE	0x6001    STR	R1, [R0, #0]
0x0FB0	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0FB2	0xF64B3080  MOVW	R0, #48000
0x0FB6	0x4281    CMP	R1, R0
0x0FB8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x0FBA	0x4810    LDR	R0, [PC, #64]
0x0FBC	0x6800    LDR	R0, [R0, #0]
0x0FBE	0xF0400103  ORR	R1, R0, #3
0x0FC2	0x480E    LDR	R0, [PC, #56]
0x0FC4	0x6001    STR	R1, [R0, #0]
0x0FC6	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0FC8	0xF5B14FFA  CMP	R1, #32000
0x0FCC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x0FCE	0x480B    LDR	R0, [PC, #44]
0x0FD0	0x6800    LDR	R0, [R0, #0]
0x0FD2	0xF0400102  ORR	R1, R0, #2
0x0FD6	0x4809    LDR	R0, [PC, #36]
0x0FD8	0x6001    STR	R1, [R0, #0]
0x0FDA	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0FDC	0xF5B15F7A  CMP	R1, #16000
0x0FE0	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x0FE2	0xE01D    B	#58
0x0FE4	0x00810100  	#16777345
0x0FE8	0x1E080500  	#83893768
0x0FEC	0x94020000  	#37890
0x0FF0	0x00030000  	#3
0x0FF4	0xD4C00001  	#120000
0x0FF8	0x49F00002  	#150000
0x0FFC	0x3C004002  	FLASH_ACR+0
0x1000	0xD4C00001  	#120000
0x1004	0x5F900001  	#90000
0x1008	0x32800002  	#144000
0x100C	0x77000001  	#96000
0x1010	0x19400001  	#72000
0x1014	0xA5E00001  	#108000
0x1018	0xB5800001  	#112000
0x101C	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x1020	0x482D    LDR	R0, [PC, #180]
0x1022	0x6800    LDR	R0, [R0, #0]
0x1024	0xF0400101  ORR	R1, R0, #1
0x1028	0x482B    LDR	R0, [PC, #172]
0x102A	0x6001    STR	R1, [R0, #0]
0x102C	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x102E	0x482A    LDR	R0, [PC, #168]
0x1030	0x6801    LDR	R1, [R0, #0]
0x1032	0xF06F0007  MVN	R0, #7
0x1036	0x4001    ANDS	R1, R0
0x1038	0x4827    LDR	R0, [PC, #156]
0x103A	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x103C	0x2101    MOVS	R1, #1
0x103E	0xB249    SXTB	R1, R1
0x1040	0x4826    LDR	R0, [PC, #152]
0x1042	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x1044	0x4826    LDR	R0, [PC, #152]
0x1046	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x1048	0xF7FFFDAE  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x104C	0x4825    LDR	R0, [PC, #148]
0x104E	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x1050	0x4825    LDR	R0, [PC, #148]
0x1052	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x1054	0x4825    LDR	R0, [PC, #148]
0x1056	0xEA020100  AND	R1, R2, R0, LSL #0
0x105A	0x4825    LDR	R0, [PC, #148]
0x105C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x105E	0xF0020001  AND	R0, R2, #1
0x1062	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x1064	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1066	0x4822    LDR	R0, [PC, #136]
0x1068	0x6800    LDR	R0, [R0, #0]
0x106A	0xF0000002  AND	R0, R0, #2
0x106E	0x2800    CMP	R0, #0
0x1070	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x1072	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x1074	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x1076	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1078	0xF4023080  AND	R0, R2, #65536
0x107C	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x107E	0x481C    LDR	R0, [PC, #112]
0x1080	0x6800    LDR	R0, [R0, #0]
0x1082	0xF4003000  AND	R0, R0, #131072
0x1086	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x1088	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x108A	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x108C	0x460A    MOV	R2, R1
0x108E	0x9901    LDR	R1, [SP, #4]
0x1090	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x1092	0x9101    STR	R1, [SP, #4]
0x1094	0x4611    MOV	R1, R2
0x1096	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x1098	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x109C	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x109E	0x4814    LDR	R0, [PC, #80]
0x10A0	0x6800    LDR	R0, [R0, #0]
0x10A2	0xF0407180  ORR	R1, R0, #16777216
0x10A6	0x4812    LDR	R0, [PC, #72]
0x10A8	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x10AA	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x10AC	0x4810    LDR	R0, [PC, #64]
0x10AE	0x6800    LDR	R0, [R0, #0]
0x10B0	0xF0007000  AND	R0, R0, #33554432
0x10B4	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x10B6	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x10B8	0x460A    MOV	R2, R1
0x10BA	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x10BC	0x480A    LDR	R0, [PC, #40]
0x10BE	0x6800    LDR	R0, [R0, #0]
0x10C0	0xF000010C  AND	R1, R0, #12
0x10C4	0x0090    LSLS	R0, R2, #2
0x10C6	0xF000000C  AND	R0, R0, #12
0x10CA	0x4281    CMP	R1, R0
0x10CC	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x10CE	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x10D0	0xF8DDE000  LDR	LR, [SP, #0]
0x10D4	0xB002    ADD	SP, SP, #8
0x10D6	0x4770    BX	LR
0x10D8	0x3C004002  	FLASH_ACR+0
0x10DC	0x80204247  	FLASH_ACR+0
0x10E0	0x80244247  	FLASH_ACR+0
0x10E4	0x38044002  	RCC_PLLCFGR+0
0x10E8	0x38084002  	RCC_CFGR+0
0x10EC	0xFFFF000F  	#1048575
0x10F0	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x0BA8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x0BAA	0x480D    LDR	R0, [PC, #52]
0x0BAC	0x6800    LDR	R0, [R0, #0]
0x0BAE	0xF0400101  ORR	R1, R0, #1
0x0BB2	0x480B    LDR	R0, [PC, #44]
0x0BB4	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x0BB6	0x2100    MOVS	R1, #0
0x0BB8	0x480A    LDR	R0, [PC, #40]
0x0BBA	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x0BBC	0x4808    LDR	R0, [PC, #32]
0x0BBE	0x6801    LDR	R1, [R0, #0]
0x0BC0	0x4809    LDR	R0, [PC, #36]
0x0BC2	0x4001    ANDS	R1, R0
0x0BC4	0x4806    LDR	R0, [PC, #24]
0x0BC6	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x0BC8	0x4908    LDR	R1, [PC, #32]
0x0BCA	0x4809    LDR	R0, [PC, #36]
0x0BCC	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x0BCE	0x4804    LDR	R0, [PC, #16]
0x0BD0	0x6801    LDR	R1, [R0, #0]
0x0BD2	0xF46F2080  MVN	R0, #262144
0x0BD6	0x4001    ANDS	R1, R0
0x0BD8	0x4801    LDR	R0, [PC, #4]
0x0BDA	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x0BDC	0xB001    ADD	SP, SP, #4
0x0BDE	0x4770    BX	LR
0x0BE0	0x38004002  	RCC_CR+0
0x0BE4	0x38084002  	RCC_CFGR+0
0x0BE8	0xFFFFFEF6  	#-17367041
0x0BEC	0x30102400  	#603992080
0x0BF0	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x1120	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x1122	0x4904    LDR	R1, [PC, #16]
0x1124	0x4804    LDR	R0, [PC, #16]
0x1126	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x1128	0x4904    LDR	R1, [PC, #16]
0x112A	0x4805    LDR	R0, [PC, #20]
0x112C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x112E	0xB001    ADD	SP, SP, #4
0x1130	0x4770    BX	LR
0x1132	0xBF00    NOP
0x1134	0xD4C00001  	#120000
0x1138	0x00282000  	___System_CLOCK_IN_KHZ+0
0x113C	0x00030000  	#3
0x1140	0x002C2000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x1118	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x111A	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x111C	0xB001    ADD	SP, SP, #4
0x111E	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x0CE8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x0CEA	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x0CEE	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x0CF2	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x0CF4	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x0CF8	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x0CFA	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x0CFC	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x0CFE	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x0D00	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x0D02	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x0D06	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x0D0A	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x0D0E	0xB001    ADD	SP, SP, #4
0x0D10	0x4770    BX	LR
; end of ___EnableFPU
0x1234	0xB500    PUSH	(R14)
0x1236	0xF8DFB014  LDR	R11, [PC, #20]
0x123A	0xF8DFA014  LDR	R10, [PC, #20]
0x123E	0xF8DFC014  LDR	R12, [PC, #20]
0x1242	0xF7FFFC73  BL	2860
0x1246	0xBD00    POP	(R15)
0x1248	0x4770    BX	LR
0x124A	0xBF00    NOP
0x124C	0x00002000  	#536870912
0x1250	0x00182000  	#536870936
0x1254	0x121C0000  	#4636
0x12B4	0xB500    PUSH	(R14)
0x12B6	0xF8DFB010  LDR	R11, [PC, #16]
0x12BA	0xF8DFA010  LDR	R10, [PC, #16]
0x12BE	0xF7FFFCF5  BL	3244
0x12C2	0xBD00    POP	(R15)
0x12C4	0x4770    BX	LR
0x12C6	0xBF00    NOP
0x12C8	0x00002000  	#536870912
0x12CC	0x00302000  	#536870960
_LeftWheel_Interrupt:
;SelfParkingCars.c, 86 :: 		void LeftWheel_Interrupt() iv IVT_INT_EXTI1 ics ICS_AUTO
0x0D14	0xB430    PUSH	(R4, R5)
0x0D16	0xB081    SUB	SP, SP, #4
0x0D18	0xF8CDE000  STR	LR, [SP, #0]
;SelfParkingCars.c, 87 :: 		{      EXTI_PR.B2 = 1;
0x0D1C	0x2101    MOVS	R1, #1
0x0D1E	0xB249    SXTB	R1, R1
0x0D20	0x480A    LDR	R0, [PC, #40]
0x0D22	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 89 :: 		--wheelInterruptCount[RIGHT_WHEEL];
0x0D24	0x490A    LDR	R1, [PC, #40]
0x0D26	0xF9B10000  LDRSH	R0, [R1, #0]
0x0D2A	0x1E40    SUBS	R0, R0, #1
0x0D2C	0xB200    SXTH	R0, R0
0x0D2E	0x8008    STRH	R0, [R1, #0]
;SelfParkingCars.c, 90 :: 		if (wheelInterruptCount[RIGHT_WHEEL] <  0)
0x0D30	0x2800    CMP	R0, #0
0x0D32	0xDA06    BGE	L_LeftWheel_Interrupt1
;SelfParkingCars.c, 92 :: 		UpdateCurrentDuty(-4000, LEFT_WHEEL);
0x0D34	0x2100    MOVS	R1, #0
0x0D36	0xB209    SXTH	R1, R1
0x0D38	0xF24F0060  MOVW	R0, #61536
0x0D3C	0xB200    SXTH	R0, R0
0x0D3E	0xF7FFFEFF  BL	_UpdateCurrentDuty+0
;SelfParkingCars.c, 93 :: 		}
L_LeftWheel_Interrupt1:
;SelfParkingCars.c, 94 :: 		}
L_end_LeftWheel_Interrupt:
0x0D42	0xF8DDE000  LDR	LR, [SP, #0]
0x0D46	0xB001    ADD	SP, SP, #4
0x0D48	0xBC30    POP	(R4, R5)
0x0D4A	0x4770    BX	LR
0x0D4C	0x82884227  	EXTI_PR+0
0x0D50	0x00162000  	_wheelInterruptCount+2
; end of _LeftWheel_Interrupt
_UpdateCurrentDuty:
;SelfParkingCars.c, 146 :: 		void UpdateCurrentDuty(int updateFor, int component)
; component start address is: 4 (R1)
; updateFor start address is: 0 (R0)
0x0B40	0xB082    SUB	SP, SP, #8
0x0B42	0xF8CDE000  STR	LR, [SP, #0]
0x0B46	0xF8AD1004  STRH	R1, [SP, #4]
0x0B4A	0xB201    SXTH	R1, R0
0x0B4C	0xF9BD0004  LDRSH	R0, [SP, #4]
; component end address is: 4 (R1)
; updateFor end address is: 0 (R0)
; updateFor start address is: 4 (R1)
; component start address is: 0 (R0)
;SelfParkingCars.c, 148 :: 		if (pwmDuty[component]+ updateFor < 0)
0x0B50	0x0043    LSLS	R3, R0, #1
0x0B52	0x4A13    LDR	R2, [PC, #76]
0x0B54	0x18D2    ADDS	R2, R2, R3
0x0B56	0xF9B22000  LDRSH	R2, [R2, #0]
0x0B5A	0x1852    ADDS	R2, R2, R1
0x0B5C	0xB212    SXTH	R2, R2
0x0B5E	0x2A00    CMP	R2, #0
0x0B60	0xDA06    BGE	L_UpdateCurrentDuty2
; updateFor end address is: 4 (R1)
;SelfParkingCars.c, 150 :: 		pwmDuty[component] = 0;
0x0B62	0x0043    LSLS	R3, R0, #1
0x0B64	0x4A0E    LDR	R2, [PC, #56]
0x0B66	0x18D3    ADDS	R3, R2, R3
0x0B68	0x2200    MOVS	R2, #0
0x0B6A	0xB212    SXTH	R2, R2
0x0B6C	0x801A    STRH	R2, [R3, #0]
;SelfParkingCars.c, 151 :: 		}
0x0B6E	0xE006    B	L_UpdateCurrentDuty3
L_UpdateCurrentDuty2:
;SelfParkingCars.c, 154 :: 		pwmDuty[component] += updateFor;
; updateFor start address is: 4 (R1)
0x0B70	0x0043    LSLS	R3, R0, #1
0x0B72	0x4A0B    LDR	R2, [PC, #44]
0x0B74	0x18D3    ADDS	R3, R2, R3
0x0B76	0xF9B32000  LDRSH	R2, [R3, #0]
0x0B7A	0x1852    ADDS	R2, R2, R1
; updateFor end address is: 4 (R1)
0x0B7C	0x801A    STRH	R2, [R3, #0]
;SelfParkingCars.c, 155 :: 		}
L_UpdateCurrentDuty3:
;SelfParkingCars.c, 157 :: 		ChangeDuty[component](pwmDuty[component]);
0x0B7E	0x0083    LSLS	R3, R0, #2
0x0B80	0x4A08    LDR	R2, [PC, #32]
0x0B82	0x18D2    ADDS	R2, R2, R3
0x0B84	0x6814    LDR	R4, [R2, #0]
0x0B86	0x0043    LSLS	R3, R0, #1
; component end address is: 0 (R0)
0x0B88	0x4A05    LDR	R2, [PC, #20]
0x0B8A	0x18D2    ADDS	R2, R2, R3
0x0B8C	0xF9B22000  LDRSH	R2, [R2, #0]
0x0B90	0xB292    UXTH	R2, R2
0x0B92	0xB290    UXTH	R0, R2
0x0B94	0x47A0    BLX	R4
;SelfParkingCars.c, 158 :: 		}
L_end_UpdateCurrentDuty:
0x0B96	0xF8DDE000  LDR	LR, [SP, #0]
0x0B9A	0xB002    ADD	SP, SP, #8
0x0B9C	0x4770    BX	LR
0x0B9E	0xBF00    NOP
0x0BA0	0x00202000  	_pwmDuty+0
0x0BA4	0x00002000  	_ChangeDuty+0
; end of _UpdateCurrentDuty
_RightWheel_Interrupt:
;SelfParkingCars.c, 76 :: 		void RightWheel_Interrupt() iv IVT_INT_EXTI2 ics ICS_AUTO
0x0D54	0xB430    PUSH	(R4, R5)
0x0D56	0xB081    SUB	SP, SP, #4
0x0D58	0xF8CDE000  STR	LR, [SP, #0]
;SelfParkingCars.c, 77 :: 		{      EXTI_PR.B1 = 1;
0x0D5C	0x2101    MOVS	R1, #1
0x0D5E	0xB249    SXTB	R1, R1
0x0D60	0x480A    LDR	R0, [PC, #40]
0x0D62	0x6001    STR	R1, [R0, #0]
;SelfParkingCars.c, 79 :: 		--wheelInterruptCount[LEFT_WHEEL];
0x0D64	0x490A    LDR	R1, [PC, #40]
0x0D66	0xF9B10000  LDRSH	R0, [R1, #0]
0x0D6A	0x1E40    SUBS	R0, R0, #1
0x0D6C	0xB200    SXTH	R0, R0
0x0D6E	0x8008    STRH	R0, [R1, #0]
;SelfParkingCars.c, 80 :: 		if (wheelInterruptCount[LEFT_WHEEL] <  0)
0x0D70	0x2800    CMP	R0, #0
0x0D72	0xDA06    BGE	L_RightWheel_Interrupt0
;SelfParkingCars.c, 82 :: 		UpdateCurrentDuty(-4000, RIGHT_WHEEL);
0x0D74	0x2101    MOVS	R1, #1
0x0D76	0xB209    SXTH	R1, R1
0x0D78	0xF24F0060  MOVW	R0, #61536
0x0D7C	0xB200    SXTH	R0, R0
0x0D7E	0xF7FFFEDF  BL	_UpdateCurrentDuty+0
;SelfParkingCars.c, 83 :: 		}
L_RightWheel_Interrupt0:
;SelfParkingCars.c, 84 :: 		}
L_end_RightWheel_Interrupt:
0x0D82	0xF8DDE000  LDR	LR, [SP, #0]
0x0D86	0xB001    ADD	SP, SP, #4
0x0D88	0xBC30    POP	(R4, R5)
0x0D8A	0x4770    BX	LR
0x0D8C	0x82844227  	EXTI_PR+0
0x0D90	0x00142000  	_wheelInterruptCount+0
; end of _RightWheel_Interrupt
;__Lib_GPIO_32F4xx_Defs.c,640 :: __GPIO_MODULE_TIM9_CH1_PE5 [108]
0x1144	0x00000345 ;__GPIO_MODULE_TIM9_CH1_PE5+0
0x1148	0xFFFFFFFF ;__GPIO_MODULE_TIM9_CH1_PE5+4
0x114C	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+8
0x1150	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+12
0x1154	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+16
0x1158	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+20
0x115C	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+24
0x1160	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+28
0x1164	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+32
0x1168	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+36
0x116C	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+40
0x1170	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+44
0x1174	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+48
0x1178	0x00001018 ;__GPIO_MODULE_TIM9_CH1_PE5+52
0x117C	0xFFFFFFFF ;__GPIO_MODULE_TIM9_CH1_PE5+56
0x1180	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+60
0x1184	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+64
0x1188	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+68
0x118C	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+72
0x1190	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+76
0x1194	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+80
0x1198	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+84
0x119C	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+88
0x11A0	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+92
0x11A4	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+96
0x11A8	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+100
0x11AC	0x00000000 ;__GPIO_MODULE_TIM9_CH1_PE5+104
; end of __GPIO_MODULE_TIM9_CH1_PE5
;__Lib_GPIO_32F4xx_Defs.c,536 :: __GPIO_MODULE_TIM4_CH1_PB6 [108]
0x11B0	0x00000216 ;__GPIO_MODULE_TIM4_CH1_PB6+0
0x11B4	0xFFFFFFFF ;__GPIO_MODULE_TIM4_CH1_PB6+4
0x11B8	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+8
0x11BC	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+12
0x11C0	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+16
0x11C4	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+20
0x11C8	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+24
0x11CC	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+28
0x11D0	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+32
0x11D4	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+36
0x11D8	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+40
0x11DC	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+44
0x11E0	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+48
0x11E4	0x00001018 ;__GPIO_MODULE_TIM4_CH1_PB6+52
0x11E8	0xFFFFFFFF ;__GPIO_MODULE_TIM4_CH1_PB6+56
0x11EC	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+60
0x11F0	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+64
0x11F4	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+68
0x11F8	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+72
0x11FC	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+76
0x1200	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+80
0x1204	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+84
0x1208	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+88
0x120C	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+92
0x1210	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+96
0x1214	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+100
0x1218	0x00000000 ;__GPIO_MODULE_TIM4_CH1_PB6+104
; end of __GPIO_MODULE_TIM4_CH1_PB6
;SelfParkingCars.c,0 :: ?ICS_ChangeDuty [16]
0x121C	0x00000B15 ;?ICS_ChangeDuty+0
0x1220	0x00000A85 ;?ICS_ChangeDuty+4
0x1224	0x00000A6D ;?ICS_ChangeDuty+8
0x1228	0x00000A9D ;?ICS_ChangeDuty+12
; end of ?ICS_ChangeDuty
;SelfParkingCars.c,0 :: ?ICS_selectedWheel [2]
0x122C	0x0001 ;?ICS_selectedWheel+0
; end of ?ICS_selectedWheel
;SelfParkingCars.c,0 :: ?ICS_wheelDirection [2]
0x122E	0x0001 ;?ICS_wheelDirection+0
; end of ?ICS_wheelDirection
;SelfParkingCars.c,0 :: ?ICS_wheelInterruptCount [4]
0x1230	0x00C80258 ;?ICS_wheelInterruptCount+0
; end of ?ICS_wheelInterruptCount
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188     [252]    __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
0x0284      [70]    _GPIO_Alternate_Function_Enable
0x02CC      [16]    _Get_Fosc_kHz
0x02DC     [168]    _GPIO_Clk_Enable
0x0384     [380]    __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init
0x0500      [70]    __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty
0x0548     [142]    __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start
0x05D8      [32]    _PWM_TIM10_Set_Duty
0x05F8      [32]    _PWM_TIM11_Set_Duty
0x0618      [28]    _PWM_TIM9_Init
0x0634      [32]    _PWM_TIM9_Set_Duty
0x0654      [28]    _PWM_TIM9_Start
0x0670      [28]    _PWM_TIM4_Start
0x068C      [28]    _GPIO_Digital_Output
0x06A8      [28]    _PWM_TIM4_Init
0x06C4      [32]    _PWM_TIM4_Set_Duty
0x06E4     [120]    _NVIC_IntEnable
0x075C     [560]    _GPIO_Config
0x098C      [96]    _InitRightWheelPWM_Timer9_CH1_PE5
0x09EC      [24]    _GPIO_Digital_Input
0x0A04     [104]    _InitExternIntRisingEdge_PC1_PC2
0x0A6C      [22]    _PWM_TIM10_Set_Duty_Wrapper
0x0A84      [22]    _PWM_TIM9_Set_Duty_Wrapper
0x0A9C      [22]    _PWM_TIM11_Set_Duty_Wrapper
0x0AB4      [96]    _InitLeftWheelPWM_Timer4_CH1_PB6
0x0B14      [22]    _PWM_TIM4_Set_Duty_Wrapper
0x0B2C      [20]    ___CC2DW
0x0B40     [104]    _UpdateCurrentDuty
0x0BA8      [76]    __Lib_System_4XX_SystemClockSetDefault
0x0BF8     [136]    _WheelsSpeedAndDirectionTest
0x0C80      [44]    _ExternInterruptTest
0x0CAC      [58]    ___FillZeros
0x0CE8      [42]    ___EnableFPU
0x0D14      [64]    _LeftWheel_Interrupt
0x0D54      [64]    _RightWheel_Interrupt
0x0D94     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x10F4      [34]    _main
0x1118       [8]    ___GenExcept
0x1120      [36]    __Lib_System_4XX_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000      [16]    _ChangeDuty
0x20000010       [2]    _selectedWheel
0x20000012       [2]    _wheelDirection
0x20000014       [4]    _wheelInterruptCount
0x20000018       [8]    _pwmPeriod
0x20000020       [8]    _pwmDuty
0x20000028       [4]    ___System_CLOCK_IN_KHZ
0x2000002C       [4]    __VOLTAGE_RANGE
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x1144     [108]    __GPIO_MODULE_TIM9_CH1_PE5
0x11B0     [108]    __GPIO_MODULE_TIM4_CH1_PB6
0x121C      [16]    ?ICS_ChangeDuty
0x122C       [2]    ?ICS_selectedWheel
0x122E       [2]    ?ICS_wheelDirection
0x1230       [4]    ?ICS_wheelInterruptCount
