# compile verilog/system verilog design source files
verilog xil_defaultlib  "tb_top_time_synth.v"
sv xil_defaultlib  "../../../../project_3.srcs/sources_1/imports/lab-2/verif/tb_top.sv"

# Do not sort compile order
nosort
