Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/migue/OneDrive/Escritorio/1 DE CARRERA/Fundamento de Computadoras/Exampract1/e1_tb_profesores_isim_beh.exe -prj C:/Users/migue/OneDrive/Escritorio/1 DE CARRERA/Fundamento de Computadoras/Exampract1/e1_tb_profesores_beh.prj work.e1_tb_profesores 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/migue/OneDrive/Escritorio/1 DE CARRERA/Fundamento de Computadoras/Exampract1/e1.vhf" into library work
Parsing VHDL file "C:/Users/migue/OneDrive/Escritorio/1 DE CARRERA/Fundamento de Computadoras/Exampract1/../../../e1_tb (1).vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture and3_v of entity AND3 [and3_default]
Compiling architecture and4_v of entity AND4 [and4_default]
Compiling architecture or5_v of entity OR5 [or5_default]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture behavioral of entity e1 [e1_default]
Compiling architecture behavioral of entity e1_tb_profesores
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 17 VHDL Units
Built simulation executable C:/Users/migue/OneDrive/Escritorio/1 DE CARRERA/Fundamento de Computadoras/Exampract1/e1_tb_profesores_isim_beh.exe
Fuse Memory Usage: 50432 KB
Fuse CPU Usage: 1046 ms
