

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_99_13'
================================================================
* Date:           Fri May 10 16:04:56 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_5 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.702 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_99_13  |        9|        9|         1|          1|          1|     9|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     535|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    28|       0|     548|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      99|    -|
|Register         |        -|     -|     459|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    28|     459|    1182|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U295  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U296  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U297  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U298  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U299  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U300  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U301  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mux_16_4_32_1_1_U302       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_9_4_32_1_1_U303        |mux_9_4_32_1_1        |        0|   0|  0|  49|    0|
    |mux_9_4_32_1_1_U304        |mux_9_4_32_1_1        |        0|   0|  0|  49|    0|
    |mux_9_4_32_1_1_U305        |mux_9_4_32_1_1        |        0|   0|  0|  49|    0|
    |mux_9_4_32_1_1_U306        |mux_9_4_32_1_1        |        0|   0|  0|  49|    0|
    |mux_9_4_32_1_1_U307        |mux_9_4_32_1_1        |        0|   0|  0|  49|    0|
    |mux_9_4_32_1_1_U308        |mux_9_4_32_1_1        |        0|   0|  0|  49|    0|
    |mux_9_4_32_1_1_U309        |mux_9_4_32_1_1        |        0|   0|  0|  49|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|  28|  0| 548|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln106_fu_465_p2  |         +|   0|  0|  12|           4|           1|
    |add_ln99_fu_717_p2   |         +|   0|  0|  12|           4|           2|
    |arr_10_fu_633_p2     |         +|   0|  0|  71|          64|          64|
    |arr_11_fu_659_p2     |         +|   0|  0|  71|          64|          64|
    |arr_12_fu_685_p2     |         +|   0|  0|  71|          64|          64|
    |arr_13_fu_711_p2     |         +|   0|  0|  71|          64|          64|
    |arr_7_fu_555_p2      |         +|   0|  0|  71|          64|          64|
    |arr_8_fu_581_p2      |         +|   0|  0|  71|          64|          64|
    |arr_9_fu_607_p2      |         +|   0|  0|  71|          64|          64|
    |icmp_ln99_fu_459_p2  |      icmp|   0|  0|  12|           4|           4|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 535|         461|         457|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |arr_1_fu_116             |   9|          2|   64|        128|
    |arr_2_fu_120             |   9|          2|   64|        128|
    |arr_3_fu_124             |   9|          2|   64|        128|
    |arr_4_fu_128             |   9|          2|   64|        128|
    |arr_5_fu_132             |   9|          2|   64|        128|
    |arr_6_fu_136             |   9|          2|   64|        128|
    |arr_fu_112               |   9|          2|   64|        128|
    |i_fu_144                 |   9|          2|    4|          8|
    |k_fu_140                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  99|         22|  458|        916|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |arr_1_fu_116             |  64|   0|   64|          0|
    |arr_2_fu_120             |  64|   0|   64|          0|
    |arr_3_fu_124             |  64|   0|   64|          0|
    |arr_4_fu_128             |  64|   0|   64|          0|
    |arr_5_fu_132             |  64|   0|   64|          0|
    |arr_6_fu_136             |  64|   0|   64|          0|
    |arr_fu_112               |  64|   0|   64|          0|
    |i_fu_144                 |   4|   0|    4|          0|
    |k_fu_140                 |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 459|   0|  459|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_99_13|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_99_13|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_99_13|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_99_13|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_99_13|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_99_13|  return value|
|add159_6263_reload      |   in|   64|     ap_none|              add159_6263_reload|        scalar|
|add159_5262_reload      |   in|   64|     ap_none|              add159_5262_reload|        scalar|
|add159_4231261_reload   |   in|   64|     ap_none|           add159_4231261_reload|        scalar|
|add159_3217260_reload   |   in|   64|     ap_none|           add159_3217260_reload|        scalar|
|add159_2203259_reload   |   in|   64|     ap_none|           add159_2203259_reload|        scalar|
|add159_1189258_reload   |   in|   64|     ap_none|           add159_1189258_reload|        scalar|
|add159257_reload        |   in|   64|     ap_none|                add159257_reload|        scalar|
|arg1_r_7_reload         |   in|   32|     ap_none|                 arg1_r_7_reload|        scalar|
|arg1_r_8_reload         |   in|   32|     ap_none|                 arg1_r_8_reload|        scalar|
|arg1_r_9_reload         |   in|   32|     ap_none|                 arg1_r_9_reload|        scalar|
|arg1_r_10_reload        |   in|   32|     ap_none|                arg1_r_10_reload|        scalar|
|arg1_r_11_reload        |   in|   32|     ap_none|                arg1_r_11_reload|        scalar|
|arg1_r_12_reload        |   in|   32|     ap_none|                arg1_r_12_reload|        scalar|
|arg1_r_13_reload        |   in|   32|     ap_none|                arg1_r_13_reload|        scalar|
|arg1_r_14_reload        |   in|   32|     ap_none|                arg1_r_14_reload|        scalar|
|arg1_r_15_reload        |   in|   32|     ap_none|                arg1_r_15_reload|        scalar|
|arg2_r_7_reload         |   in|   32|     ap_none|                 arg2_r_7_reload|        scalar|
|arg2_r_8_reload         |   in|   32|     ap_none|                 arg2_r_8_reload|        scalar|
|arg2_r_9_reload         |   in|   32|     ap_none|                 arg2_r_9_reload|        scalar|
|arg2_r_10_reload        |   in|   32|     ap_none|                arg2_r_10_reload|        scalar|
|arg2_r_11_reload        |   in|   32|     ap_none|                arg2_r_11_reload|        scalar|
|arg2_r_12_reload        |   in|   32|     ap_none|                arg2_r_12_reload|        scalar|
|arg2_r_13_reload        |   in|   32|     ap_none|                arg2_r_13_reload|        scalar|
|arg2_r_14_reload        |   in|   32|     ap_none|                arg2_r_14_reload|        scalar|
|arg2_r_15_reload        |   in|   32|     ap_none|                arg2_r_15_reload|        scalar|
|arg2_r_6_reload         |   in|   32|     ap_none|                 arg2_r_6_reload|        scalar|
|arg2_r_5_reload         |   in|   32|     ap_none|                 arg2_r_5_reload|        scalar|
|arg2_r_4_reload         |   in|   32|     ap_none|                 arg2_r_4_reload|        scalar|
|arg2_r_3_reload         |   in|   32|     ap_none|                 arg2_r_3_reload|        scalar|
|arg2_r_2_reload         |   in|   32|     ap_none|                 arg2_r_2_reload|        scalar|
|arg2_r_1_reload         |   in|   32|     ap_none|                 arg2_r_1_reload|        scalar|
|add212_6256_out         |  out|   64|      ap_vld|                 add212_6256_out|       pointer|
|add212_6256_out_ap_vld  |  out|    1|      ap_vld|                 add212_6256_out|       pointer|
|add212_5255_out         |  out|   64|      ap_vld|                 add212_5255_out|       pointer|
|add212_5255_out_ap_vld  |  out|    1|      ap_vld|                 add212_5255_out|       pointer|
|add212_4254_out         |  out|   64|      ap_vld|                 add212_4254_out|       pointer|
|add212_4254_out_ap_vld  |  out|    1|      ap_vld|                 add212_4254_out|       pointer|
|add212_3253_out         |  out|   64|      ap_vld|                 add212_3253_out|       pointer|
|add212_3253_out_ap_vld  |  out|    1|      ap_vld|                 add212_3253_out|       pointer|
|add212_2252_out         |  out|   64|      ap_vld|                 add212_2252_out|       pointer|
|add212_2252_out_ap_vld  |  out|    1|      ap_vld|                 add212_2252_out|       pointer|
|add212_1251_out         |  out|   64|      ap_vld|                 add212_1251_out|       pointer|
|add212_1251_out_ap_vld  |  out|    1|      ap_vld|                 add212_1251_out|       pointer|
|add212250_out           |  out|   64|      ap_vld|                   add212250_out|       pointer|
|add212250_out_ap_vld    |  out|    1|      ap_vld|                   add212250_out|       pointer|
+------------------------+-----+-----+------------+--------------------------------+--------------+

