// Generated by CIRCT firtool-1.61.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module PTW(
  input         clock,
                reset,
  input  [20:0] io_requestor_0_req_bits_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_requestor_0_req_bits_bits_need_gpa,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_req_bits_bits_vstage1,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_req_bits_bits_stage2,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_0_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_0_pmp_0_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_0_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_pmp_0_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_0_pmp_0_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_0_pmp_0_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_1_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_0_pmp_1_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_1_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_pmp_1_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_0_pmp_1_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_0_pmp_1_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_2_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_0_pmp_2_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_2_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_pmp_2_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_0_pmp_2_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_0_pmp_2_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_3_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_0_pmp_3_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_3_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_pmp_3_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_0_pmp_3_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_0_pmp_3_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_4_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_0_pmp_4_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_4_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_pmp_4_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_0_pmp_4_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_0_pmp_4_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_5_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_0_pmp_5_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_5_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_pmp_5_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_0_pmp_5_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_0_pmp_5_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_6_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_0_pmp_6_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_6_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_pmp_6_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_0_pmp_6_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_0_pmp_6_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_7_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_0_pmp_7_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_0_pmp_7_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_0_pmp_7_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_0_pmp_7_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_0_pmp_7_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [20:0] io_requestor_1_req_bits_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_requestor_1_req_bits_bits_need_gpa,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_req_bits_bits_vstage1,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_req_bits_bits_stage2,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_status_debug,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_pmp_0_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_1_pmp_0_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_0_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_pmp_0_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_1_pmp_0_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_1_pmp_0_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_1_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_1_pmp_1_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_1_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_pmp_1_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_1_pmp_1_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_1_pmp_1_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_2_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_1_pmp_2_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_2_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_pmp_2_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_1_pmp_2_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_1_pmp_2_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_3_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_1_pmp_3_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_3_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_pmp_3_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_1_pmp_3_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_1_pmp_3_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_4_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_1_pmp_4_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_4_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_pmp_4_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_1_pmp_4_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_1_pmp_4_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_5_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_1_pmp_5_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_5_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_pmp_5_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_1_pmp_5_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_1_pmp_5_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_6_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_1_pmp_6_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_6_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_pmp_6_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_1_pmp_6_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_1_pmp_6_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_7_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_1_pmp_7_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_1_pmp_7_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_1_pmp_7_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_1_pmp_7_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_1_pmp_7_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_requestor_2_req_bits_valid,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [20:0] io_requestor_2_req_bits_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_requestor_2_req_bits_bits_need_gpa,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_2_req_bits_bits_vstage1,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_2_req_bits_bits_stage2,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_2_status_debug,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_requestor_2_pmp_0_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_2_pmp_0_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_2_pmp_0_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_2_pmp_0_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_2_pmp_0_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_2_pmp_1_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_2_pmp_1_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_2_pmp_1_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_2_pmp_1_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_2_pmp_1_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_2_pmp_2_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_2_pmp_2_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_2_pmp_2_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_2_pmp_2_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_2_pmp_2_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_2_pmp_3_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_2_pmp_3_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_2_pmp_3_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_2_pmp_3_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_2_pmp_3_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_2_pmp_4_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_2_pmp_4_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_2_pmp_4_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_2_pmp_4_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_2_pmp_4_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_2_pmp_5_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_2_pmp_5_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_2_pmp_5_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_2_pmp_5_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_2_pmp_5_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_2_pmp_6_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_2_pmp_6_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_2_pmp_6_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_2_pmp_6_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_2_pmp_6_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_2_pmp_7_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [1:0]  io_requestor_2_pmp_7_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output        io_requestor_2_pmp_7_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [29:0] io_requestor_2_pmp_7_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [31:0] io_requestor_2_pmp_7_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  output [63:0] io_requestor_2_customCSRs_csrs_0_value,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_status_debug,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_0_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [1:0]  io_dpath_pmp_0_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_0_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_0_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_0_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [29:0] io_dpath_pmp_0_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [31:0] io_dpath_pmp_0_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_1_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [1:0]  io_dpath_pmp_1_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_1_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_1_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_1_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [29:0] io_dpath_pmp_1_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [31:0] io_dpath_pmp_1_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_2_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [1:0]  io_dpath_pmp_2_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_2_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_2_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_2_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [29:0] io_dpath_pmp_2_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [31:0] io_dpath_pmp_2_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_3_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [1:0]  io_dpath_pmp_3_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_3_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_3_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_3_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [29:0] io_dpath_pmp_3_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [31:0] io_dpath_pmp_3_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_4_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [1:0]  io_dpath_pmp_4_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_4_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_4_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_4_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [29:0] io_dpath_pmp_4_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [31:0] io_dpath_pmp_4_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_5_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [1:0]  io_dpath_pmp_5_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_5_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_5_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_5_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [29:0] io_dpath_pmp_5_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [31:0] io_dpath_pmp_5_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_6_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [1:0]  io_dpath_pmp_6_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_6_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_6_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_6_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [29:0] io_dpath_pmp_6_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [31:0] io_dpath_pmp_6_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_7_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [1:0]  io_dpath_pmp_7_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input         io_dpath_pmp_7_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_7_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
                io_dpath_pmp_7_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [29:0] io_dpath_pmp_7_addr,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [31:0] io_dpath_pmp_7_mask,	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
  input  [63:0] io_dpath_customCSRs_csrs_0_value	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14]
);

  wire [43:0]     _r_pte_barrier_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire            _r_pte_barrier_io_y_d;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire            _r_pte_barrier_io_y_a;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire            _r_pte_barrier_io_y_u;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire            _r_pte_barrier_io_y_x;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire            _r_pte_barrier_io_y_w;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire            _r_pte_barrier_io_y_r;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire [2:0]      _state_barrier_io_y;	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
  wire [48:0]     _l2_tlb_ram_0_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
  wire [20:0]     _arb_io_out_bits_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19]
  reg  [2:0]      state;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22]
  reg  [1:0]      count;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18]
  reg  [43:0]     r_pte_ppn;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  reg             r_pte_d;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  reg             r_pte_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  reg             r_pte_u;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  reg             r_pte_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  reg             r_pte_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  reg             r_pte_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  wire            _leaf_T_5 = count == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18, :394:47]
  reg             pte_hit;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:404:24]
  reg             s1_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:481:27]
  reg             s2_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:482:27]
  reg  [48:0]     r_2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:485:66]
  reg             s2_valid_vec;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:486:33]
  wire            l2_error = s2_valid_vec & ^r_2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:485:66, :486:33, :488:81, generators/rocket-chip/src/main/scala/util/ECC.scala:78:27]
  wire            s2_hit_vec_0 = s2_valid_vec & r_2[47:26] == 22'h0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:454:17, :485:66, :486:33, :491:59, :492:{83,93}]
  wire            l2_hit = s2_valid & s2_hit_vec_0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:482:27, :492:83, :493:27]
  wire [55:0]     _pmpHomogeneous_T = {r_pte_ppn, 12'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :555:88]
  wire [29:0]     _GEN = {r_pte_ppn[43:16], ~(r_pte_ppn[15:14])};	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31, generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  wire [31:0]     _GEN_0 = {r_pte_ppn[19:0], 12'h0};	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31, generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :555:88]
  wire [27:0]     _GEN_1 = {r_pte_ppn[43:20], r_pte_ppn[19:16] ^ 4'h8};	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31, generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
  wire            _GEN_2 = (&count) | count == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18, :316:57, generators/rocket-chip/src/main/scala/util/package.scala:33:{76,86}]
  wire [55:0]     _GEN_3 = {24'h0, io_dpath_pmp_0_addr, 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PMP.scala:60:36, :107:32, generators/rocket-chip/src/main/scala/rocket/PTW.scala:503:16]
  wire [31:0]     pmpHomogeneous_pgMask = _GEN_2 ? 32'hFFFFF000 : _leaf_T_5 ? 32'hFFE00000 : 32'hC0000000;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:394:47, generators/rocket-chip/src/main/scala/util/package.scala:33:76]
  wire [55:0]     _GEN_4 = {24'h0, io_dpath_pmp_1_addr, 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PMP.scala:60:36, :107:32, generators/rocket-chip/src/main/scala/rocket/PTW.scala:503:16]
  wire [31:0]     pmpHomogeneous_pgMask_1 = _GEN_2 ? 32'hFFFFF000 : _leaf_T_5 ? 32'hFFE00000 : 32'hC0000000;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:394:47, generators/rocket-chip/src/main/scala/util/package.scala:33:76]
  wire [31:0]     _GEN_5 = _GEN_0 & pmpHomogeneous_pgMask_1;	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31, generators/rocket-chip/src/main/scala/rocket/PMP.scala:110:30, generators/rocket-chip/src/main/scala/util/package.scala:33:76]
  wire [55:0]     _GEN_6 = {24'h0, io_dpath_pmp_2_addr, 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PMP.scala:60:36, :107:32, generators/rocket-chip/src/main/scala/rocket/PTW.scala:503:16]
  wire [31:0]     pmpHomogeneous_pgMask_2 = _GEN_2 ? 32'hFFFFF000 : _leaf_T_5 ? 32'hFFE00000 : 32'hC0000000;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:394:47, generators/rocket-chip/src/main/scala/util/package.scala:33:76]
  wire [31:0]     _GEN_7 = _GEN_0 & pmpHomogeneous_pgMask_2;	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31, generators/rocket-chip/src/main/scala/rocket/PMP.scala:110:30, generators/rocket-chip/src/main/scala/util/package.scala:33:76]
  wire [55:0]     _GEN_8 = {24'h0, io_dpath_pmp_3_addr, 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PMP.scala:60:36, :107:32, generators/rocket-chip/src/main/scala/rocket/PTW.scala:503:16]
  wire [31:0]     pmpHomogeneous_pgMask_3 = _GEN_2 ? 32'hFFFFF000 : _leaf_T_5 ? 32'hFFE00000 : 32'hC0000000;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:394:47, generators/rocket-chip/src/main/scala/util/package.scala:33:76]
  wire [31:0]     _GEN_9 = _GEN_0 & pmpHomogeneous_pgMask_3;	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31, generators/rocket-chip/src/main/scala/rocket/PMP.scala:110:30, generators/rocket-chip/src/main/scala/util/package.scala:33:76]
  wire [55:0]     _GEN_10 = {24'h0, io_dpath_pmp_4_addr, 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PMP.scala:60:36, :107:32, generators/rocket-chip/src/main/scala/rocket/PTW.scala:503:16]
  wire [31:0]     pmpHomogeneous_pgMask_4 = _GEN_2 ? 32'hFFFFF000 : _leaf_T_5 ? 32'hFFE00000 : 32'hC0000000;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:394:47, generators/rocket-chip/src/main/scala/util/package.scala:33:76]
  wire [31:0]     _GEN_11 = _GEN_0 & pmpHomogeneous_pgMask_4;	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31, generators/rocket-chip/src/main/scala/rocket/PMP.scala:110:30, generators/rocket-chip/src/main/scala/util/package.scala:33:76]
  wire [55:0]     _GEN_12 = {24'h0, io_dpath_pmp_5_addr, 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PMP.scala:60:36, :107:32, generators/rocket-chip/src/main/scala/rocket/PTW.scala:503:16]
  wire [31:0]     pmpHomogeneous_pgMask_5 = _GEN_2 ? 32'hFFFFF000 : _leaf_T_5 ? 32'hFFE00000 : 32'hC0000000;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:394:47, generators/rocket-chip/src/main/scala/util/package.scala:33:76]
  wire [31:0]     _GEN_13 = _GEN_0 & pmpHomogeneous_pgMask_5;	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31, generators/rocket-chip/src/main/scala/rocket/PMP.scala:110:30, generators/rocket-chip/src/main/scala/util/package.scala:33:76]
  wire [55:0]     _GEN_14 = {24'h0, io_dpath_pmp_6_addr, 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/PMP.scala:60:36, :107:32, generators/rocket-chip/src/main/scala/rocket/PTW.scala:503:16]
  wire [31:0]     pmpHomogeneous_pgMask_6 = _GEN_2 ? 32'hFFFFF000 : _leaf_T_5 ? 32'hFFE00000 : 32'hC0000000;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:394:47, generators/rocket-chip/src/main/scala/util/package.scala:33:76]
  wire [31:0]     _GEN_15 = _GEN_0 & pmpHomogeneous_pgMask_6;	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31, generators/rocket-chip/src/main/scala/rocket/PMP.scala:110:30, generators/rocket-chip/src/main/scala/util/package.scala:33:76]
  wire [31:0]     pmpHomogeneous_pgMask_7 = _GEN_2 ? 32'hFFFFF000 : _leaf_T_5 ? 32'hFFE00000 : 32'hC0000000;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:394:47, generators/rocket-chip/src/main/scala/util/package.scala:33:76]
  wire [31:0]     _GEN_16 = _GEN_0 & pmpHomogeneous_pgMask_7;	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31, generators/rocket-chip/src/main/scala/rocket/PMP.scala:110:30, generators/rocket-chip/src/main/scala/util/package.scala:33:76]
  wire            homogeneous =
    (_GEN_2 ? r_pte_ppn[43:1] == 43'h0 | {r_pte_ppn[43:2], ~(r_pte_ppn[1:0])} == 44'h0 | {r_pte_ppn[43:5], ~(r_pte_ppn[4])} == 40'h0 | {r_pte_ppn[43:9], r_pte_ppn[8:5] ^ 4'h8, r_pte_ppn[3:0]} == 43'h0 | {r_pte_ppn[43:14], r_pte_ppn[13:4] ^ 10'h200} == 40'h0 | {r_pte_ppn[43:14], r_pte_ppn[13:0] ^ 14'h2010} == 44'h0 | {r_pte_ppn[43:16], r_pte_ppn[15:4] ^ 12'h800} == 40'h0 | _GEN == 30'h0 | {r_pte_ppn[43:17], r_pte_ppn[16:0] ^ 17'h10020} == 44'h0 | _GEN_1 == 28'h0 : _leaf_T_5 & (_GEN == 30'h0 | _GEN_1 == 28'h0)) & (io_dpath_pmp_0_cfg_a[1] ? (_GEN_2 ? io_dpath_pmp_0_mask[11] : _leaf_T_5 ? io_dpath_pmp_0_mask[20] : io_dpath_pmp_0_mask[29]) | (_GEN_2 ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_0_addr[29:10]}) : _leaf_T_5 ? (|{r_pte_ppn[43:20], r_pte_ppn[19:9] ^ io_dpath_pmp_0_addr[29:19]}) : (|{r_pte_ppn[43:20], r_pte_ppn[19:18] ^ io_dpath_pmp_0_addr[29:28]})) : ~(io_dpath_pmp_0_cfg_a[0]) | _pmpHomogeneous_T >= _GEN_3 | (_GEN_0 & pmpHomogeneous_pgMask) < ({io_dpath_pmp_0_addr, 2'h0} & pmpHomogeneous_pgMask)) & (io_dpath_pmp_1_cfg_a[1] ? (_GEN_2 ? io_dpath_pmp_1_mask[11] : _leaf_T_5 ? io_dpath_pmp_1_mask[20] : io_dpath_pmp_1_mask[29]) | (_GEN_2 ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_1_addr[29:10]}) : _leaf_T_5 ? (|{r_pte_ppn[43:20], r_pte_ppn[19:9] ^ io_dpath_pmp_1_addr[29:19]}) : (|{r_pte_ppn[43:20], r_pte_ppn[19:18] ^ io_dpath_pmp_1_addr[29:28]})) : ~(io_dpath_pmp_1_cfg_a[0]) | _GEN_5 < ({io_dpath_pmp_0_addr, 2'h0} & pmpHomogeneous_pgMask_1) | _pmpHomogeneous_T >= _GEN_4 | _pmpHomogeneous_T >= _GEN_3 & _GEN_5 < ({io_dpath_pmp_1_addr, 2'h0} & pmpHomogeneous_pgMask_1))
    & (io_dpath_pmp_2_cfg_a[1] ? (_GEN_2 ? io_dpath_pmp_2_mask[11] : _leaf_T_5 ? io_dpath_pmp_2_mask[20] : io_dpath_pmp_2_mask[29]) | (_GEN_2 ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_2_addr[29:10]}) : _leaf_T_5 ? (|{r_pte_ppn[43:20], r_pte_ppn[19:9] ^ io_dpath_pmp_2_addr[29:19]}) : (|{r_pte_ppn[43:20], r_pte_ppn[19:18] ^ io_dpath_pmp_2_addr[29:28]})) : ~(io_dpath_pmp_2_cfg_a[0]) | _GEN_7 < ({io_dpath_pmp_1_addr, 2'h0} & pmpHomogeneous_pgMask_2) | _pmpHomogeneous_T >= _GEN_6 | _pmpHomogeneous_T >= _GEN_4 & _GEN_7 < ({io_dpath_pmp_2_addr, 2'h0} & pmpHomogeneous_pgMask_2)) & (io_dpath_pmp_3_cfg_a[1] ? (_GEN_2 ? io_dpath_pmp_3_mask[11] : _leaf_T_5 ? io_dpath_pmp_3_mask[20] : io_dpath_pmp_3_mask[29]) | (_GEN_2 ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_3_addr[29:10]}) : _leaf_T_5 ? (|{r_pte_ppn[43:20], r_pte_ppn[19:9] ^ io_dpath_pmp_3_addr[29:19]}) : (|{r_pte_ppn[43:20], r_pte_ppn[19:18] ^ io_dpath_pmp_3_addr[29:28]})) : ~(io_dpath_pmp_3_cfg_a[0]) | _GEN_9 < ({io_dpath_pmp_2_addr, 2'h0} & pmpHomogeneous_pgMask_3) | _pmpHomogeneous_T >= _GEN_8 | _pmpHomogeneous_T >= _GEN_6 & _GEN_9 < ({io_dpath_pmp_3_addr, 2'h0} & pmpHomogeneous_pgMask_3)) & (io_dpath_pmp_4_cfg_a[1] ? (_GEN_2 ? io_dpath_pmp_4_mask[11] : _leaf_T_5 ? io_dpath_pmp_4_mask[20] : io_dpath_pmp_4_mask[29]) | (_GEN_2 ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_4_addr[29:10]}) : _leaf_T_5 ? (|{r_pte_ppn[43:20], r_pte_ppn[19:9] ^ io_dpath_pmp_4_addr[29:19]}) : (|{r_pte_ppn[43:20], r_pte_ppn[19:18] ^ io_dpath_pmp_4_addr[29:28]})) : ~(io_dpath_pmp_4_cfg_a[0]) | _GEN_11 < ({io_dpath_pmp_3_addr, 2'h0} & pmpHomogeneous_pgMask_4) | _pmpHomogeneous_T >= _GEN_10 | _pmpHomogeneous_T >= _GEN_8 & _GEN_11 < ({io_dpath_pmp_4_addr, 2'h0} & pmpHomogeneous_pgMask_4))
    & (io_dpath_pmp_5_cfg_a[1] ? (_GEN_2 ? io_dpath_pmp_5_mask[11] : _leaf_T_5 ? io_dpath_pmp_5_mask[20] : io_dpath_pmp_5_mask[29]) | (_GEN_2 ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_5_addr[29:10]}) : _leaf_T_5 ? (|{r_pte_ppn[43:20], r_pte_ppn[19:9] ^ io_dpath_pmp_5_addr[29:19]}) : (|{r_pte_ppn[43:20], r_pte_ppn[19:18] ^ io_dpath_pmp_5_addr[29:28]})) : ~(io_dpath_pmp_5_cfg_a[0]) | _GEN_13 < ({io_dpath_pmp_4_addr, 2'h0} & pmpHomogeneous_pgMask_5) | _pmpHomogeneous_T >= _GEN_12 | _pmpHomogeneous_T >= _GEN_10 & _GEN_13 < ({io_dpath_pmp_5_addr, 2'h0} & pmpHomogeneous_pgMask_5)) & (io_dpath_pmp_6_cfg_a[1] ? (_GEN_2 ? io_dpath_pmp_6_mask[11] : _leaf_T_5 ? io_dpath_pmp_6_mask[20] : io_dpath_pmp_6_mask[29]) | (_GEN_2 ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_6_addr[29:10]}) : _leaf_T_5 ? (|{r_pte_ppn[43:20], r_pte_ppn[19:9] ^ io_dpath_pmp_6_addr[29:19]}) : (|{r_pte_ppn[43:20], r_pte_ppn[19:18] ^ io_dpath_pmp_6_addr[29:28]})) : ~(io_dpath_pmp_6_cfg_a[0]) | _GEN_15 < ({io_dpath_pmp_5_addr, 2'h0} & pmpHomogeneous_pgMask_6) | _pmpHomogeneous_T >= _GEN_14 | _pmpHomogeneous_T >= _GEN_12 & _GEN_15 < ({io_dpath_pmp_6_addr, 2'h0} & pmpHomogeneous_pgMask_6)) & (io_dpath_pmp_7_cfg_a[1] ? (_GEN_2 ? io_dpath_pmp_7_mask[11] : _leaf_T_5 ? io_dpath_pmp_7_mask[20] : io_dpath_pmp_7_mask[29]) | (_GEN_2 ? (|{r_pte_ppn[43:20], r_pte_ppn[19:0] ^ io_dpath_pmp_7_addr[29:10]}) : _leaf_T_5 ? (|{r_pte_ppn[43:20], r_pte_ppn[19:9] ^ io_dpath_pmp_7_addr[29:19]}) : (|{r_pte_ppn[43:20], r_pte_ppn[19:18] ^ io_dpath_pmp_7_addr[29:28]})) : ~(io_dpath_pmp_7_cfg_a[0]) | _GEN_16 < ({io_dpath_pmp_6_addr, 2'h0} & pmpHomogeneous_pgMask_7) | _pmpHomogeneous_T >= {24'h0, io_dpath_pmp_7_addr, 2'h0} | _pmpHomogeneous_T >= _GEN_14 & _GEN_16 < ({io_dpath_pmp_7_addr, 2'h0} & pmpHomogeneous_pgMask_7));	// @[generators/rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, generators/rocket-chip/src/main/scala/rocket/PMP.scala:45:20, :46:26, :60:{36,48}, :97:93, :98:{21,53,66,78}, :106:32, :107:32, :110:{30,40,58}, :111:{40,53}, :113:62, :118:{8,45,58}, generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :394:47, :503:16, :555:88, :560:36, generators/rocket-chip/src/main/scala/rocket/TLBPermissions.scala:101:65, generators/rocket-chip/src/main/scala/util/package.scala:33:76]
  wire            _GEN_17 = state == 3'h0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :594:18]
  wire            _GEN_18 = state == 3'h1;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :590:31, :594:18, :630:35, :636:34, :640:20]
  wire            _GEN_19 = state == 3'h2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :384:15, :594:18]
  wire            _GEN_20 = state == 3'h4;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :594:18, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire [7:0][2:0] _GEN_21 = {{3'h0}, {state}, {state}, {3'h5}, {state}, {l2_hit ? 3'h1 : 3'h4}, {3'h1}, {state}};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :493:27, :590:31, :594:18, :596:30, :630:35, :636:34, :640:20, :645:{18,24}, :648:18, :650:35, :652:20, :657:18, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire            _r_pte_T_1 = l2_hit & ~l2_error;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:488:81, :493:27, :679:{16,19}]
  wire            _GEN_22 = l2_hit & ~l2_error;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:488:81, :493:27, :679:19, :694:16]
  `ifndef SYNTHESIS	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:407:9]
    wire _r_pte_T_4 = state == 3'h1;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :389:24, :590:31, :630:35, :636:34, :640:20]
    always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:407:9]
      if (~reset & l2_hit & (~(_GEN_17 | _GEN_18 | _GEN_19) & _GEN_20 & ~(count[1]) | pte_hit & _r_pte_T_4 & ~l2_hit)) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18, :316:57, :389:24, :404:24, :405:26, :406:{57,60}, :407:{9,59}, :493:27, :594:18]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:407:9]
          $error("Assertion failed: PTE Cache Hit/Miss Performance Monitor Events are lower priority than L2TLB Hit event\n    at PTW.scala:407 assert(!(io.dpath.perf.l2hit && (io.dpath.perf.pte_miss || io.dpath.perf.pte_hit)),\n");	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:407:9]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:407:9]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:407:9]
      end
      if (l2_hit & ~reset & ~(s2_hit_vec_0 | l2_error)) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:407:9, :488:81, :492:83, :493:27, :498:{13,45}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:498:13]
          $error("Assertion failed: L2 TLB multi-hit\n    at PTW.scala:498 assert((PopCount(s2_hit_vec) === 1.U) || s2_error, \"L2 TLB multi-hit\")\n");	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:498:13]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:498:13]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:498:13]
      end
      if (_GEN_22 & ~reset & ~(_r_pte_T_4 | _GEN_19)) begin	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:389:24, :407:9, :594:18, :694:16, :695:{11,28}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:695:11]
          $error("Assertion failed\n    at PTW.scala:695 assert(state === s_req || state === s_wait1)\n");	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:695:11]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:695:11]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:695:11]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin
    if (reset)
      state <= 3'h0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22]
    else
      state <= _state_barrier_io_y;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    if (_GEN_22 | ~(_GEN_17 | _GEN_18 | _GEN_19 | _GEN_20 | ~((&state) & ~homogeneous)))	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :259:18, :560:36, :594:18, :596:30, :659:{13,27}, :660:15, :694:{16,30}, :698:11]
      count <= 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:259:18, :316:57]
    r_pte_ppn <= _r_pte_barrier_io_y_ppn;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    r_pte_d <= _r_pte_barrier_io_y_d;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    r_pte_a <= _r_pte_barrier_io_y_a;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    r_pte_u <= _r_pte_barrier_io_y_u;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    r_pte_x <= _r_pte_barrier_io_y_x;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    r_pte_w <= _r_pte_barrier_io_y_w;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    r_pte_r <= _r_pte_barrier_io_y_r;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    pte_hit <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14, :236:19, :270:18, :272:23, :280:20, :283:19, :284:25, :379:24, :389:15, :404:24, :481:52, :594:18, :596:30, :602:15, :603:20, :605:22, :606:22, :609:21, :622:15, :683:25, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    s1_valid <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:220:14, :236:19, :270:18, :272:23, :280:20, :283:19, :284:25, :379:24, :389:15, :404:24, :481:{27,52}, :594:18, :596:30, :602:15, :603:20, :605:22, :606:22, :609:21, :622:15, :683:25, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    s2_valid <= s1_valid;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:481:27, :482:27]
    if (s1_valid)	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:481:27]
      r_2 <= _l2_tlb_ram_0_RW0_rdata;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:485:66, generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    s2_valid_vec <= ~s1_valid & s2_valid_vec;	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:481:27, :486:33]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:40];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h29; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        state = _RANDOM[6'h0][2:0];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22]
        count = _RANDOM[6'h0][8:7];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :259:18]
        r_pte_ppn = {_RANDOM[6'h1][31:21], _RANDOM[6'h2], _RANDOM[6'h3][0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
        r_pte_d = _RANDOM[6'h3][3];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
        r_pte_a = _RANDOM[6'h3][4];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
        r_pte_u = _RANDOM[6'h3][6];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
        r_pte_x = _RANDOM[6'h3][7];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
        r_pte_w = _RANDOM[6'h3][8];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
        r_pte_r = _RANDOM[6'h3][9];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18]
        pte_hit = _RANDOM[6'h24][26];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:404:24]
        s1_valid = _RANDOM[6'h26][29];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:481:27]
        s2_valid = _RANDOM[6'h26][30];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:481:27, :482:27]
        r_2 = {_RANDOM[6'h26][31], _RANDOM[6'h27], _RANDOM[6'h28][15:0]};	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:481:27, :485:66]
        s2_valid_vec = _RANDOM[6'h28][16];	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:485:66, :486:33]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Arbiter_9 arb (	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19]
    .io_in_0_bits_bits_addr     (io_requestor_0_req_bits_bits_addr),
    .io_in_0_bits_bits_need_gpa (io_requestor_0_req_bits_bits_need_gpa),
    .io_in_0_bits_bits_vstage1  (io_requestor_0_req_bits_bits_vstage1),
    .io_in_0_bits_bits_stage2   (io_requestor_0_req_bits_bits_stage2),
    .io_in_1_bits_bits_addr     (io_requestor_1_req_bits_bits_addr),
    .io_in_1_bits_bits_need_gpa (io_requestor_1_req_bits_bits_need_gpa),
    .io_in_1_bits_bits_vstage1  (io_requestor_1_req_bits_bits_vstage1),
    .io_in_1_bits_bits_stage2   (io_requestor_1_req_bits_bits_stage2),
    .io_in_2_bits_valid         (io_requestor_2_req_bits_valid),
    .io_in_2_bits_bits_addr     (io_requestor_2_req_bits_bits_addr),
    .io_in_2_bits_bits_need_gpa (io_requestor_2_req_bits_bits_need_gpa),
    .io_in_2_bits_bits_vstage1  (io_requestor_2_req_bits_bits_vstage1),
    .io_in_2_bits_bits_stage2   (io_requestor_2_req_bits_bits_stage2),
    .io_out_bits_valid          (/* unused */),
    .io_out_bits_bits_addr      (_arb_io_out_bits_bits_addr),
    .io_out_bits_bits_need_gpa  (/* unused */),
    .io_out_bits_bits_vstage1   (/* unused */),
    .io_out_bits_bits_stage2    (/* unused */)
  );
  l2_tlb_ram_0 l2_tlb_ram_0 (	// @[generators/rocket-chip/src/main/scala/util/DescribedSRAM.scala:17:26]
    .RW0_addr  (_arb_io_out_bits_bits_addr[4:0]),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:236:19, :484:54]
    .RW0_clk   (clock),
    .RW0_wdata ({^{22'h0, r_pte_ppn[19:0], r_pte_d, r_pte_a, r_pte_u, r_pte_x, r_pte_w, r_pte_r}, 22'h0, r_pte_ppn[19:0], r_pte_d, r_pte_a, r_pte_u, r_pte_x, r_pte_w, r_pte_r}),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :447:17, :454:17, :458:82, generators/rocket-chip/src/main/scala/util/ECC.scala:72:{52,55}]
    .RW0_rdata (_l2_tlb_ram_0_RW0_rdata)
  );
  OptimizationBarrier_28 state_barrier (	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    .io_x (_GEN_22 ? 3'h0 : _GEN_21[state]),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :590:31, :594:18, :596:30, :630:35, :645:18, :650:35, :657:18, :694:{16,30}, :696:16]
    .io_y (_state_barrier_io_y)
  );
  OptimizationBarrier_29 r_pte_barrier (	// @[generators/rocket-chip/src/main/scala/util/package.scala:259:25]
    .io_x_ppn (_r_pte_T_1 ? {24'h0, r_2[25:6]} : (&state) & ~homogeneous & count != 2'h2 ? (count[0] ? {r_pte_ppn[43:9], 9'h0} : {r_pte_ppn[43:18], 18'h0}) : r_pte_ppn),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:233:22, :259:18, :275:18, :316:57, :355:{44,49,79}, :485:66, :491:59, :503:16, :560:36, :679:{8,16}, :689:{8,15,43,56,65}, generators/rocket-chip/src/main/scala/util/package.scala:32:47, :33:76]
    .io_x_d   (_r_pte_T_1 ? r_2[5] : r_pte_d),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :485:66, :491:59, :679:{8,16}]
    .io_x_a   (_r_pte_T_1 ? r_2[4] : r_pte_a),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :485:66, :491:59, :679:{8,16}]
    .io_x_u   (_r_pte_T_1 ? r_2[3] : r_pte_u),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :485:66, :491:59, :679:{8,16}]
    .io_x_x   (_r_pte_T_1 ? r_2[2] : r_pte_x),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :485:66, :491:59, :679:{8,16}]
    .io_x_w   (_r_pte_T_1 ? r_2[1] : r_pte_w),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :485:66, :491:59, :679:{8,16}]
    .io_x_r   (_r_pte_T_1 ? r_2[0] : r_pte_r),	// @[generators/rocket-chip/src/main/scala/rocket/PTW.scala:275:18, :485:66, :491:59, :679:{8,16}]
    .io_y_ppn (_r_pte_barrier_io_y_ppn),
    .io_y_d   (_r_pte_barrier_io_y_d),
    .io_y_a   (_r_pte_barrier_io_y_a),
    .io_y_u   (_r_pte_barrier_io_y_u),
    .io_y_x   (_r_pte_barrier_io_y_x),
    .io_y_w   (_r_pte_barrier_io_y_w),
    .io_y_r   (_r_pte_barrier_io_y_r)
  );
  assign io_requestor_0_pmp_0_cfg_l = io_dpath_pmp_0_cfg_l;
  assign io_requestor_0_pmp_0_cfg_a = io_dpath_pmp_0_cfg_a;
  assign io_requestor_0_pmp_0_cfg_w = io_dpath_pmp_0_cfg_w;
  assign io_requestor_0_pmp_0_cfg_r = io_dpath_pmp_0_cfg_r;
  assign io_requestor_0_pmp_0_addr = io_dpath_pmp_0_addr;
  assign io_requestor_0_pmp_0_mask = io_dpath_pmp_0_mask;
  assign io_requestor_0_pmp_1_cfg_l = io_dpath_pmp_1_cfg_l;
  assign io_requestor_0_pmp_1_cfg_a = io_dpath_pmp_1_cfg_a;
  assign io_requestor_0_pmp_1_cfg_w = io_dpath_pmp_1_cfg_w;
  assign io_requestor_0_pmp_1_cfg_r = io_dpath_pmp_1_cfg_r;
  assign io_requestor_0_pmp_1_addr = io_dpath_pmp_1_addr;
  assign io_requestor_0_pmp_1_mask = io_dpath_pmp_1_mask;
  assign io_requestor_0_pmp_2_cfg_l = io_dpath_pmp_2_cfg_l;
  assign io_requestor_0_pmp_2_cfg_a = io_dpath_pmp_2_cfg_a;
  assign io_requestor_0_pmp_2_cfg_w = io_dpath_pmp_2_cfg_w;
  assign io_requestor_0_pmp_2_cfg_r = io_dpath_pmp_2_cfg_r;
  assign io_requestor_0_pmp_2_addr = io_dpath_pmp_2_addr;
  assign io_requestor_0_pmp_2_mask = io_dpath_pmp_2_mask;
  assign io_requestor_0_pmp_3_cfg_l = io_dpath_pmp_3_cfg_l;
  assign io_requestor_0_pmp_3_cfg_a = io_dpath_pmp_3_cfg_a;
  assign io_requestor_0_pmp_3_cfg_w = io_dpath_pmp_3_cfg_w;
  assign io_requestor_0_pmp_3_cfg_r = io_dpath_pmp_3_cfg_r;
  assign io_requestor_0_pmp_3_addr = io_dpath_pmp_3_addr;
  assign io_requestor_0_pmp_3_mask = io_dpath_pmp_3_mask;
  assign io_requestor_0_pmp_4_cfg_l = io_dpath_pmp_4_cfg_l;
  assign io_requestor_0_pmp_4_cfg_a = io_dpath_pmp_4_cfg_a;
  assign io_requestor_0_pmp_4_cfg_w = io_dpath_pmp_4_cfg_w;
  assign io_requestor_0_pmp_4_cfg_r = io_dpath_pmp_4_cfg_r;
  assign io_requestor_0_pmp_4_addr = io_dpath_pmp_4_addr;
  assign io_requestor_0_pmp_4_mask = io_dpath_pmp_4_mask;
  assign io_requestor_0_pmp_5_cfg_l = io_dpath_pmp_5_cfg_l;
  assign io_requestor_0_pmp_5_cfg_a = io_dpath_pmp_5_cfg_a;
  assign io_requestor_0_pmp_5_cfg_w = io_dpath_pmp_5_cfg_w;
  assign io_requestor_0_pmp_5_cfg_r = io_dpath_pmp_5_cfg_r;
  assign io_requestor_0_pmp_5_addr = io_dpath_pmp_5_addr;
  assign io_requestor_0_pmp_5_mask = io_dpath_pmp_5_mask;
  assign io_requestor_0_pmp_6_cfg_l = io_dpath_pmp_6_cfg_l;
  assign io_requestor_0_pmp_6_cfg_a = io_dpath_pmp_6_cfg_a;
  assign io_requestor_0_pmp_6_cfg_w = io_dpath_pmp_6_cfg_w;
  assign io_requestor_0_pmp_6_cfg_r = io_dpath_pmp_6_cfg_r;
  assign io_requestor_0_pmp_6_addr = io_dpath_pmp_6_addr;
  assign io_requestor_0_pmp_6_mask = io_dpath_pmp_6_mask;
  assign io_requestor_0_pmp_7_cfg_l = io_dpath_pmp_7_cfg_l;
  assign io_requestor_0_pmp_7_cfg_a = io_dpath_pmp_7_cfg_a;
  assign io_requestor_0_pmp_7_cfg_w = io_dpath_pmp_7_cfg_w;
  assign io_requestor_0_pmp_7_cfg_r = io_dpath_pmp_7_cfg_r;
  assign io_requestor_0_pmp_7_addr = io_dpath_pmp_7_addr;
  assign io_requestor_0_pmp_7_mask = io_dpath_pmp_7_mask;
  assign io_requestor_1_status_debug = io_dpath_status_debug;
  assign io_requestor_1_pmp_0_cfg_l = io_dpath_pmp_0_cfg_l;
  assign io_requestor_1_pmp_0_cfg_a = io_dpath_pmp_0_cfg_a;
  assign io_requestor_1_pmp_0_cfg_w = io_dpath_pmp_0_cfg_w;
  assign io_requestor_1_pmp_0_cfg_r = io_dpath_pmp_0_cfg_r;
  assign io_requestor_1_pmp_0_addr = io_dpath_pmp_0_addr;
  assign io_requestor_1_pmp_0_mask = io_dpath_pmp_0_mask;
  assign io_requestor_1_pmp_1_cfg_l = io_dpath_pmp_1_cfg_l;
  assign io_requestor_1_pmp_1_cfg_a = io_dpath_pmp_1_cfg_a;
  assign io_requestor_1_pmp_1_cfg_w = io_dpath_pmp_1_cfg_w;
  assign io_requestor_1_pmp_1_cfg_r = io_dpath_pmp_1_cfg_r;
  assign io_requestor_1_pmp_1_addr = io_dpath_pmp_1_addr;
  assign io_requestor_1_pmp_1_mask = io_dpath_pmp_1_mask;
  assign io_requestor_1_pmp_2_cfg_l = io_dpath_pmp_2_cfg_l;
  assign io_requestor_1_pmp_2_cfg_a = io_dpath_pmp_2_cfg_a;
  assign io_requestor_1_pmp_2_cfg_w = io_dpath_pmp_2_cfg_w;
  assign io_requestor_1_pmp_2_cfg_r = io_dpath_pmp_2_cfg_r;
  assign io_requestor_1_pmp_2_addr = io_dpath_pmp_2_addr;
  assign io_requestor_1_pmp_2_mask = io_dpath_pmp_2_mask;
  assign io_requestor_1_pmp_3_cfg_l = io_dpath_pmp_3_cfg_l;
  assign io_requestor_1_pmp_3_cfg_a = io_dpath_pmp_3_cfg_a;
  assign io_requestor_1_pmp_3_cfg_w = io_dpath_pmp_3_cfg_w;
  assign io_requestor_1_pmp_3_cfg_r = io_dpath_pmp_3_cfg_r;
  assign io_requestor_1_pmp_3_addr = io_dpath_pmp_3_addr;
  assign io_requestor_1_pmp_3_mask = io_dpath_pmp_3_mask;
  assign io_requestor_1_pmp_4_cfg_l = io_dpath_pmp_4_cfg_l;
  assign io_requestor_1_pmp_4_cfg_a = io_dpath_pmp_4_cfg_a;
  assign io_requestor_1_pmp_4_cfg_w = io_dpath_pmp_4_cfg_w;
  assign io_requestor_1_pmp_4_cfg_r = io_dpath_pmp_4_cfg_r;
  assign io_requestor_1_pmp_4_addr = io_dpath_pmp_4_addr;
  assign io_requestor_1_pmp_4_mask = io_dpath_pmp_4_mask;
  assign io_requestor_1_pmp_5_cfg_l = io_dpath_pmp_5_cfg_l;
  assign io_requestor_1_pmp_5_cfg_a = io_dpath_pmp_5_cfg_a;
  assign io_requestor_1_pmp_5_cfg_w = io_dpath_pmp_5_cfg_w;
  assign io_requestor_1_pmp_5_cfg_r = io_dpath_pmp_5_cfg_r;
  assign io_requestor_1_pmp_5_addr = io_dpath_pmp_5_addr;
  assign io_requestor_1_pmp_5_mask = io_dpath_pmp_5_mask;
  assign io_requestor_1_pmp_6_cfg_l = io_dpath_pmp_6_cfg_l;
  assign io_requestor_1_pmp_6_cfg_a = io_dpath_pmp_6_cfg_a;
  assign io_requestor_1_pmp_6_cfg_w = io_dpath_pmp_6_cfg_w;
  assign io_requestor_1_pmp_6_cfg_r = io_dpath_pmp_6_cfg_r;
  assign io_requestor_1_pmp_6_addr = io_dpath_pmp_6_addr;
  assign io_requestor_1_pmp_6_mask = io_dpath_pmp_6_mask;
  assign io_requestor_1_pmp_7_cfg_l = io_dpath_pmp_7_cfg_l;
  assign io_requestor_1_pmp_7_cfg_a = io_dpath_pmp_7_cfg_a;
  assign io_requestor_1_pmp_7_cfg_w = io_dpath_pmp_7_cfg_w;
  assign io_requestor_1_pmp_7_cfg_r = io_dpath_pmp_7_cfg_r;
  assign io_requestor_1_pmp_7_addr = io_dpath_pmp_7_addr;
  assign io_requestor_1_pmp_7_mask = io_dpath_pmp_7_mask;
  assign io_requestor_2_status_debug = io_dpath_status_debug;
  assign io_requestor_2_pmp_0_cfg_l = io_dpath_pmp_0_cfg_l;
  assign io_requestor_2_pmp_0_cfg_a = io_dpath_pmp_0_cfg_a;
  assign io_requestor_2_pmp_0_cfg_x = io_dpath_pmp_0_cfg_x;
  assign io_requestor_2_pmp_0_addr = io_dpath_pmp_0_addr;
  assign io_requestor_2_pmp_0_mask = io_dpath_pmp_0_mask;
  assign io_requestor_2_pmp_1_cfg_l = io_dpath_pmp_1_cfg_l;
  assign io_requestor_2_pmp_1_cfg_a = io_dpath_pmp_1_cfg_a;
  assign io_requestor_2_pmp_1_cfg_x = io_dpath_pmp_1_cfg_x;
  assign io_requestor_2_pmp_1_addr = io_dpath_pmp_1_addr;
  assign io_requestor_2_pmp_1_mask = io_dpath_pmp_1_mask;
  assign io_requestor_2_pmp_2_cfg_l = io_dpath_pmp_2_cfg_l;
  assign io_requestor_2_pmp_2_cfg_a = io_dpath_pmp_2_cfg_a;
  assign io_requestor_2_pmp_2_cfg_x = io_dpath_pmp_2_cfg_x;
  assign io_requestor_2_pmp_2_addr = io_dpath_pmp_2_addr;
  assign io_requestor_2_pmp_2_mask = io_dpath_pmp_2_mask;
  assign io_requestor_2_pmp_3_cfg_l = io_dpath_pmp_3_cfg_l;
  assign io_requestor_2_pmp_3_cfg_a = io_dpath_pmp_3_cfg_a;
  assign io_requestor_2_pmp_3_cfg_x = io_dpath_pmp_3_cfg_x;
  assign io_requestor_2_pmp_3_addr = io_dpath_pmp_3_addr;
  assign io_requestor_2_pmp_3_mask = io_dpath_pmp_3_mask;
  assign io_requestor_2_pmp_4_cfg_l = io_dpath_pmp_4_cfg_l;
  assign io_requestor_2_pmp_4_cfg_a = io_dpath_pmp_4_cfg_a;
  assign io_requestor_2_pmp_4_cfg_x = io_dpath_pmp_4_cfg_x;
  assign io_requestor_2_pmp_4_addr = io_dpath_pmp_4_addr;
  assign io_requestor_2_pmp_4_mask = io_dpath_pmp_4_mask;
  assign io_requestor_2_pmp_5_cfg_l = io_dpath_pmp_5_cfg_l;
  assign io_requestor_2_pmp_5_cfg_a = io_dpath_pmp_5_cfg_a;
  assign io_requestor_2_pmp_5_cfg_x = io_dpath_pmp_5_cfg_x;
  assign io_requestor_2_pmp_5_addr = io_dpath_pmp_5_addr;
  assign io_requestor_2_pmp_5_mask = io_dpath_pmp_5_mask;
  assign io_requestor_2_pmp_6_cfg_l = io_dpath_pmp_6_cfg_l;
  assign io_requestor_2_pmp_6_cfg_a = io_dpath_pmp_6_cfg_a;
  assign io_requestor_2_pmp_6_cfg_x = io_dpath_pmp_6_cfg_x;
  assign io_requestor_2_pmp_6_addr = io_dpath_pmp_6_addr;
  assign io_requestor_2_pmp_6_mask = io_dpath_pmp_6_mask;
  assign io_requestor_2_pmp_7_cfg_l = io_dpath_pmp_7_cfg_l;
  assign io_requestor_2_pmp_7_cfg_a = io_dpath_pmp_7_cfg_a;
  assign io_requestor_2_pmp_7_cfg_x = io_dpath_pmp_7_cfg_x;
  assign io_requestor_2_pmp_7_addr = io_dpath_pmp_7_addr;
  assign io_requestor_2_pmp_7_mask = io_dpath_pmp_7_mask;
  assign io_requestor_2_customCSRs_csrs_0_value = io_dpath_customCSRs_csrs_0_value;
endmodule

