// Seed: 82050395
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  logic id_3;
  ;
  wire id_4;
  ;
endmodule
module module_1 #(
    parameter id_6 = 32'd72
) (
    input uwire id_0,
    input supply0 id_1,
    input wire id_2,
    input tri0 id_3,
    input tri0 id_4,
    output uwire id_5
    , id_14,
    output tri _id_6,
    input wor id_7,
    input supply0 id_8,
    input wire id_9,
    output wand id_10,
    input tri id_11,
    output supply0 id_12
);
  integer [-1 : id_6] id_15;
  assign id_5 = id_3;
  and primCall (id_10, id_3, id_8, id_9, id_4, id_14, id_7, id_0, id_1, id_2, id_15, id_11);
  module_0 modCall_1 (
      id_15,
      id_14
  );
endmodule
