Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Sep 19 02:13:59 2023
| Host         : VT_ZENBOOK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_1_timing_summary_routed.rpt -pb system_1_timing_summary_routed.pb -rpx system_1_timing_summary_routed.rpx -warn_on_violation
| Design       : system_1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  101         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (101)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (287)
5. checking no_input_delay (11)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (101)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: cdd/clk_out_reg/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: cdi/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (287)
--------------------------------------------------
 There are 287 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.517        0.000                      0                   41        0.197        0.000                      0                   41        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.517        0.000                      0                   41        0.197        0.000                      0                   41        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.517ns  (required time - arrival time)
  Source:                 cdd/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.828ns (20.723%)  route 3.168ns (79.277%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.567     5.088    cdd/clk_IBUF_BUFG
    SLICE_X53Y12         FDRE                                         r  cdd/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  cdd/counter_reg[8]/Q
                         net (fo=4, routed)           1.121     6.665    cdd/counter_reg[8]
    SLICE_X51Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.789 r  cdd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.924     7.713    cdd/counter[0]_i_6__2_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.837 r  cdd/counter[0]_i_3__2/O
                         net (fo=1, routed)           0.473     8.311    cdd/counter[0]_i_3__2_n_0
    SLICE_X51Y13         LUT5 (Prop_lut5_I4_O)        0.124     8.435 r  cdd/counter[0]_i_1__2/O
                         net (fo=19, routed)          0.649     9.084    cdd/counter[0]_i_1__2_n_0
    SLICE_X53Y10         FDRE                                         r  cdd/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.450    14.791    cdd/clk_IBUF_BUFG
    SLICE_X53Y10         FDRE                                         r  cdd/counter_reg[0]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X53Y10         FDRE (Setup_fdre_C_R)       -0.429    14.601    cdd/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.084    
  -------------------------------------------------------------------
                         slack                                  5.517    

Slack (MET) :             5.517ns  (required time - arrival time)
  Source:                 cdd/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.828ns (20.723%)  route 3.168ns (79.277%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.567     5.088    cdd/clk_IBUF_BUFG
    SLICE_X53Y12         FDRE                                         r  cdd/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  cdd/counter_reg[8]/Q
                         net (fo=4, routed)           1.121     6.665    cdd/counter_reg[8]
    SLICE_X51Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.789 r  cdd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.924     7.713    cdd/counter[0]_i_6__2_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.837 r  cdd/counter[0]_i_3__2/O
                         net (fo=1, routed)           0.473     8.311    cdd/counter[0]_i_3__2_n_0
    SLICE_X51Y13         LUT5 (Prop_lut5_I4_O)        0.124     8.435 r  cdd/counter[0]_i_1__2/O
                         net (fo=19, routed)          0.649     9.084    cdd/counter[0]_i_1__2_n_0
    SLICE_X53Y10         FDRE                                         r  cdd/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.450    14.791    cdd/clk_IBUF_BUFG
    SLICE_X53Y10         FDRE                                         r  cdd/counter_reg[1]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X53Y10         FDRE (Setup_fdre_C_R)       -0.429    14.601    cdd/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.084    
  -------------------------------------------------------------------
                         slack                                  5.517    

Slack (MET) :             5.517ns  (required time - arrival time)
  Source:                 cdd/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.828ns (20.723%)  route 3.168ns (79.277%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.567     5.088    cdd/clk_IBUF_BUFG
    SLICE_X53Y12         FDRE                                         r  cdd/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  cdd/counter_reg[8]/Q
                         net (fo=4, routed)           1.121     6.665    cdd/counter_reg[8]
    SLICE_X51Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.789 r  cdd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.924     7.713    cdd/counter[0]_i_6__2_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.837 r  cdd/counter[0]_i_3__2/O
                         net (fo=1, routed)           0.473     8.311    cdd/counter[0]_i_3__2_n_0
    SLICE_X51Y13         LUT5 (Prop_lut5_I4_O)        0.124     8.435 r  cdd/counter[0]_i_1__2/O
                         net (fo=19, routed)          0.649     9.084    cdd/counter[0]_i_1__2_n_0
    SLICE_X53Y10         FDRE                                         r  cdd/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.450    14.791    cdd/clk_IBUF_BUFG
    SLICE_X53Y10         FDRE                                         r  cdd/counter_reg[2]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X53Y10         FDRE (Setup_fdre_C_R)       -0.429    14.601    cdd/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.084    
  -------------------------------------------------------------------
                         slack                                  5.517    

Slack (MET) :             5.517ns  (required time - arrival time)
  Source:                 cdd/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.828ns (20.723%)  route 3.168ns (79.277%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.567     5.088    cdd/clk_IBUF_BUFG
    SLICE_X53Y12         FDRE                                         r  cdd/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  cdd/counter_reg[8]/Q
                         net (fo=4, routed)           1.121     6.665    cdd/counter_reg[8]
    SLICE_X51Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.789 r  cdd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.924     7.713    cdd/counter[0]_i_6__2_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.837 r  cdd/counter[0]_i_3__2/O
                         net (fo=1, routed)           0.473     8.311    cdd/counter[0]_i_3__2_n_0
    SLICE_X51Y13         LUT5 (Prop_lut5_I4_O)        0.124     8.435 r  cdd/counter[0]_i_1__2/O
                         net (fo=19, routed)          0.649     9.084    cdd/counter[0]_i_1__2_n_0
    SLICE_X53Y10         FDRE                                         r  cdd/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.450    14.791    cdd/clk_IBUF_BUFG
    SLICE_X53Y10         FDRE                                         r  cdd/counter_reg[3]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X53Y10         FDRE (Setup_fdre_C_R)       -0.429    14.601    cdd/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.084    
  -------------------------------------------------------------------
                         slack                                  5.517    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 cdd/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.828ns (21.480%)  route 3.027ns (78.520%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.567     5.088    cdd/clk_IBUF_BUFG
    SLICE_X53Y12         FDRE                                         r  cdd/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  cdd/counter_reg[8]/Q
                         net (fo=4, routed)           1.121     6.665    cdd/counter_reg[8]
    SLICE_X51Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.789 r  cdd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.924     7.713    cdd/counter[0]_i_6__2_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.837 r  cdd/counter[0]_i_3__2/O
                         net (fo=1, routed)           0.473     8.311    cdd/counter[0]_i_3__2_n_0
    SLICE_X51Y13         LUT5 (Prop_lut5_I4_O)        0.124     8.435 r  cdd/counter[0]_i_1__2/O
                         net (fo=19, routed)          0.508     8.943    cdd/counter[0]_i_1__2_n_0
    SLICE_X53Y11         FDRE                                         r  cdd/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.449    14.790    cdd/clk_IBUF_BUFG
    SLICE_X53Y11         FDRE                                         r  cdd/counter_reg[4]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X53Y11         FDRE (Setup_fdre_C_R)       -0.429    14.600    cdd/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 cdd/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.828ns (21.480%)  route 3.027ns (78.520%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.567     5.088    cdd/clk_IBUF_BUFG
    SLICE_X53Y12         FDRE                                         r  cdd/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  cdd/counter_reg[8]/Q
                         net (fo=4, routed)           1.121     6.665    cdd/counter_reg[8]
    SLICE_X51Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.789 r  cdd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.924     7.713    cdd/counter[0]_i_6__2_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.837 r  cdd/counter[0]_i_3__2/O
                         net (fo=1, routed)           0.473     8.311    cdd/counter[0]_i_3__2_n_0
    SLICE_X51Y13         LUT5 (Prop_lut5_I4_O)        0.124     8.435 r  cdd/counter[0]_i_1__2/O
                         net (fo=19, routed)          0.508     8.943    cdd/counter[0]_i_1__2_n_0
    SLICE_X53Y11         FDRE                                         r  cdd/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.449    14.790    cdd/clk_IBUF_BUFG
    SLICE_X53Y11         FDRE                                         r  cdd/counter_reg[5]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X53Y11         FDRE (Setup_fdre_C_R)       -0.429    14.600    cdd/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 cdd/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.828ns (21.480%)  route 3.027ns (78.520%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.567     5.088    cdd/clk_IBUF_BUFG
    SLICE_X53Y12         FDRE                                         r  cdd/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  cdd/counter_reg[8]/Q
                         net (fo=4, routed)           1.121     6.665    cdd/counter_reg[8]
    SLICE_X51Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.789 r  cdd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.924     7.713    cdd/counter[0]_i_6__2_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.837 r  cdd/counter[0]_i_3__2/O
                         net (fo=1, routed)           0.473     8.311    cdd/counter[0]_i_3__2_n_0
    SLICE_X51Y13         LUT5 (Prop_lut5_I4_O)        0.124     8.435 r  cdd/counter[0]_i_1__2/O
                         net (fo=19, routed)          0.508     8.943    cdd/counter[0]_i_1__2_n_0
    SLICE_X53Y11         FDRE                                         r  cdd/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.449    14.790    cdd/clk_IBUF_BUFG
    SLICE_X53Y11         FDRE                                         r  cdd/counter_reg[6]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X53Y11         FDRE (Setup_fdre_C_R)       -0.429    14.600    cdd/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 cdd/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.828ns (21.480%)  route 3.027ns (78.520%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.567     5.088    cdd/clk_IBUF_BUFG
    SLICE_X53Y12         FDRE                                         r  cdd/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  cdd/counter_reg[8]/Q
                         net (fo=4, routed)           1.121     6.665    cdd/counter_reg[8]
    SLICE_X51Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.789 r  cdd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.924     7.713    cdd/counter[0]_i_6__2_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.837 r  cdd/counter[0]_i_3__2/O
                         net (fo=1, routed)           0.473     8.311    cdd/counter[0]_i_3__2_n_0
    SLICE_X51Y13         LUT5 (Prop_lut5_I4_O)        0.124     8.435 r  cdd/counter[0]_i_1__2/O
                         net (fo=19, routed)          0.508     8.943    cdd/counter[0]_i_1__2_n_0
    SLICE_X53Y11         FDRE                                         r  cdd/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.449    14.790    cdd/clk_IBUF_BUFG
    SLICE_X53Y11         FDRE                                         r  cdd/counter_reg[7]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X53Y11         FDRE (Setup_fdre_C_R)       -0.429    14.600    cdd/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 cdd/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.828ns (21.513%)  route 3.021ns (78.487%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.567     5.088    cdd/clk_IBUF_BUFG
    SLICE_X53Y12         FDRE                                         r  cdd/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  cdd/counter_reg[8]/Q
                         net (fo=4, routed)           1.121     6.665    cdd/counter_reg[8]
    SLICE_X51Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.789 r  cdd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.924     7.713    cdd/counter[0]_i_6__2_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.837 r  cdd/counter[0]_i_3__2/O
                         net (fo=1, routed)           0.473     8.311    cdd/counter[0]_i_3__2_n_0
    SLICE_X51Y13         LUT5 (Prop_lut5_I4_O)        0.124     8.435 r  cdd/counter[0]_i_1__2/O
                         net (fo=19, routed)          0.503     8.937    cdd/counter[0]_i_1__2_n_0
    SLICE_X53Y14         FDRE                                         r  cdd/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.447    14.788    cdd/clk_IBUF_BUFG
    SLICE_X53Y14         FDRE                                         r  cdd/counter_reg[16]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X53Y14         FDRE (Setup_fdre_C_R)       -0.429    14.598    cdd/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 cdd/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.828ns (21.513%)  route 3.021ns (78.487%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.567     5.088    cdd/clk_IBUF_BUFG
    SLICE_X53Y12         FDRE                                         r  cdd/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  cdd/counter_reg[8]/Q
                         net (fo=4, routed)           1.121     6.665    cdd/counter_reg[8]
    SLICE_X51Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.789 r  cdd/counter[0]_i_6__2/O
                         net (fo=1, routed)           0.924     7.713    cdd/counter[0]_i_6__2_n_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.837 r  cdd/counter[0]_i_3__2/O
                         net (fo=1, routed)           0.473     8.311    cdd/counter[0]_i_3__2_n_0
    SLICE_X51Y13         LUT5 (Prop_lut5_I4_O)        0.124     8.435 r  cdd/counter[0]_i_1__2/O
                         net (fo=19, routed)          0.503     8.937    cdd/counter[0]_i_1__2_n_0
    SLICE_X53Y14         FDRE                                         r  cdd/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.447    14.788    cdd/clk_IBUF_BUFG
    SLICE_X53Y14         FDRE                                         r  cdd/counter_reg[17]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X53Y14         FDRE (Setup_fdre_C_R)       -0.429    14.598    cdd/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  5.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 cdd/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.316%)  route 0.117ns (38.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.562     1.445    cdd/clk_IBUF_BUFG
    SLICE_X53Y13         FDRE                                         r  cdd/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  cdd/counter_reg[13]/Q
                         net (fo=3, routed)           0.117     1.703    cdd/counter_reg[13]
    SLICE_X51Y13         LUT5 (Prop_lut5_I4_O)        0.045     1.748 r  cdd/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.748    cdd/clk_out_i_1__0_n_0
    SLICE_X51Y13         FDRE                                         r  cdd/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    cdd/clk_IBUF_BUFG
    SLICE_X51Y13         FDRE                                         r  cdd/clk_out_reg/C
                         clock pessimism             -0.499     1.460    
    SLICE_X51Y13         FDRE (Hold_fdre_C_D)         0.091     1.551    cdd/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cdd/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.562     1.445    cdd/clk_IBUF_BUFG
    SLICE_X53Y13         FDRE                                         r  cdd/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  cdd/counter_reg[15]/Q
                         net (fo=3, routed)           0.120     1.706    cdd/counter_reg[15]
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  cdd/counter_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.814    cdd/counter_reg[12]_i_1__2_n_4
    SLICE_X53Y13         FDRE                                         r  cdd/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    cdd/clk_IBUF_BUFG
    SLICE_X53Y13         FDRE                                         r  cdd/counter_reg[15]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X53Y13         FDRE (Hold_fdre_C_D)         0.105     1.550    cdd/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cdd/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.447    cdd/clk_IBUF_BUFG
    SLICE_X53Y10         FDRE                                         r  cdd/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  cdd/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.708    cdd/counter_reg[3]
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  cdd/counter_reg[0]_i_2__2/O[3]
                         net (fo=1, routed)           0.000     1.816    cdd/counter_reg[0]_i_2__2_n_4
    SLICE_X53Y10         FDRE                                         r  cdd/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.835     1.962    cdd/clk_IBUF_BUFG
    SLICE_X53Y10         FDRE                                         r  cdd/counter_reg[3]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X53Y10         FDRE (Hold_fdre_C_D)         0.105     1.552    cdd/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cdd/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.447    cdd/clk_IBUF_BUFG
    SLICE_X53Y11         FDRE                                         r  cdd/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  cdd/counter_reg[7]/Q
                         net (fo=3, routed)           0.120     1.708    cdd/counter_reg[7]
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  cdd/counter_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.816    cdd/counter_reg[4]_i_1__2_n_4
    SLICE_X53Y11         FDRE                                         r  cdd/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.835     1.962    cdd/clk_IBUF_BUFG
    SLICE_X53Y11         FDRE                                         r  cdd/counter_reg[7]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X53Y11         FDRE (Hold_fdre_C_D)         0.105     1.552    cdd/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cdd/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    cdd/clk_IBUF_BUFG
    SLICE_X53Y12         FDRE                                         r  cdd/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cdd/counter_reg[8]/Q
                         net (fo=4, routed)           0.117     1.704    cdd/counter_reg[8]
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.819 r  cdd/counter_reg[8]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.819    cdd/counter_reg[8]_i_1__2_n_7
    SLICE_X53Y12         FDRE                                         r  cdd/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.960    cdd/clk_IBUF_BUFG
    SLICE_X53Y12         FDRE                                         r  cdd/counter_reg[8]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X53Y12         FDRE (Hold_fdre_C_D)         0.105     1.551    cdd/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cdd/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.562     1.445    cdd/clk_IBUF_BUFG
    SLICE_X53Y14         FDRE                                         r  cdd/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  cdd/counter_reg[16]/Q
                         net (fo=3, routed)           0.117     1.703    cdd/counter_reg[16]
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.818 r  cdd/counter_reg[16]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.818    cdd/counter_reg[16]_i_1__2_n_7
    SLICE_X53Y14         FDRE                                         r  cdd/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    cdd/clk_IBUF_BUFG
    SLICE_X53Y14         FDRE                                         r  cdd/counter_reg[16]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X53Y14         FDRE (Hold_fdre_C_D)         0.105     1.550    cdd/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cdd/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.447    cdd/clk_IBUF_BUFG
    SLICE_X53Y11         FDRE                                         r  cdd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  cdd/counter_reg[4]/Q
                         net (fo=3, routed)           0.117     1.705    cdd/counter_reg[4]
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.820 r  cdd/counter_reg[4]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.820    cdd/counter_reg[4]_i_1__2_n_7
    SLICE_X53Y11         FDRE                                         r  cdd/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.835     1.962    cdd/clk_IBUF_BUFG
    SLICE_X53Y11         FDRE                                         r  cdd/counter_reg[4]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X53Y11         FDRE (Hold_fdre_C_D)         0.105     1.552    cdd/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 cdd/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.658%)  route 0.130ns (34.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    cdd/clk_IBUF_BUFG
    SLICE_X53Y12         FDRE                                         r  cdd/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cdd/counter_reg[11]/Q
                         net (fo=3, routed)           0.130     1.717    cdd/counter_reg[11]
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  cdd/counter_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.825    cdd/counter_reg[8]_i_1__2_n_4
    SLICE_X53Y12         FDRE                                         r  cdd/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.960    cdd/clk_IBUF_BUFG
    SLICE_X53Y12         FDRE                                         r  cdd/counter_reg[11]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X53Y12         FDRE (Hold_fdre_C_D)         0.105     1.551    cdd/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 cdd/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.256ns (66.406%)  route 0.130ns (33.594%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.562     1.445    cdd/clk_IBUF_BUFG
    SLICE_X53Y13         FDRE                                         r  cdd/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  cdd/counter_reg[12]/Q
                         net (fo=3, routed)           0.130     1.716    cdd/counter_reg[12]
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.831 r  cdd/counter_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.831    cdd/counter_reg[12]_i_1__2_n_7
    SLICE_X53Y13         FDRE                                         r  cdd/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    cdd/clk_IBUF_BUFG
    SLICE_X53Y13         FDRE                                         r  cdd/counter_reg[12]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X53Y13         FDRE (Hold_fdre_C_D)         0.105     1.550    cdd/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 cdd/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdd/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.340%)  route 0.117ns (28.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    cdd/clk_IBUF_BUFG
    SLICE_X53Y12         FDRE                                         r  cdd/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cdd/counter_reg[8]/Q
                         net (fo=4, routed)           0.117     1.704    cdd/counter_reg[8]
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.855 r  cdd/counter_reg[8]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     1.855    cdd/counter_reg[8]_i_1__2_n_6
    SLICE_X53Y12         FDRE                                         r  cdd/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.960    cdd/clk_IBUF_BUFG
    SLICE_X53Y12         FDRE                                         r  cdd/counter_reg[9]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X53Y12         FDRE (Hold_fdre_C_D)         0.105     1.551    cdd/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y13   cdd/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y10   cdd/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y12   cdd/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y12   cdd/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y13   cdd/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y13   cdd/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y13   cdd/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y13   cdd/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y14   cdd/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y13   cdd/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y13   cdd/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y10   cdd/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y10   cdd/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y12   cdd/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y12   cdd/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y12   cdd/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y12   cdd/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y13   cdd/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y13   cdd/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y13   cdd/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y13   cdd/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y10   cdd/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y10   cdd/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y12   cdd/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y12   cdd/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y12   cdd/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y12   cdd/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y13   cdd/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y13   cdd/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           308 Endpoints
Min Delay           308 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stack/ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.365ns  (logic 4.895ns (52.268%)  route 4.470ns (47.732%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y6          RAMB18E1                     0.000     0.000 r  stack/ram/ram_reg/CLKBWRCLK
    RAMB18_X1Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     0.882 r  stack/ram/ram_reg/DOBDO[5]
                         net (fo=1, routed)           1.013     1.895    stack/ram/ram_data_out[5]
    SLICE_X50Y16         LUT6 (Prop_lut6_I2_O)        0.124     2.019 r  stack/ram/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.154     3.174    stack/ram/sel0[1]
    SLICE_X53Y17         LUT4 (Prop_lut4_I0_O)        0.152     3.326 r  stack/ram/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.303     5.628    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.737     9.365 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.365    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.337ns  (logic 4.641ns (49.702%)  route 4.696ns (50.298%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y6          RAMB18E1                     0.000     0.000 r  stack/ram/ram_reg/CLKBWRCLK
    RAMB18_X1Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     0.882 r  stack/ram/ram_reg/DOBDO[5]
                         net (fo=1, routed)           1.013     1.895    stack/ram/ram_data_out[5]
    SLICE_X50Y16         LUT6 (Prop_lut6_I2_O)        0.124     2.019 r  stack/ram/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.154     3.174    stack/ram/sel0[1]
    SLICE_X53Y17         LUT4 (Prop_lut4_I2_O)        0.124     3.298 r  stack/ram/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.529     5.826    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.337 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.337    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.145ns  (logic 4.867ns (53.225%)  route 4.278ns (46.775%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y6          RAMB18E1                     0.000     0.000 r  stack/ram/ram_reg/CLKBWRCLK
    RAMB18_X1Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     0.882 r  stack/ram/ram_reg/DOBDO[5]
                         net (fo=1, routed)           1.013     1.895    stack/ram/ram_data_out[5]
    SLICE_X50Y16         LUT6 (Prop_lut6_I2_O)        0.124     2.019 r  stack/ram/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.145     3.165    stack/ram/sel0[1]
    SLICE_X53Y17         LUT4 (Prop_lut4_I2_O)        0.154     3.319 r  stack/ram/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.119     5.438    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707     9.145 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.145    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.028ns  (logic 4.902ns (54.292%)  route 4.127ns (45.708%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y6          RAMB18E1                     0.000     0.000 r  stack/ram/ram_reg/CLKBWRCLK
    RAMB18_X1Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     0.882 r  stack/ram/ram_reg/DOBDO[4]
                         net (fo=1, routed)           1.019     1.901    stack/ram/ram_data_out[4]
    SLICE_X50Y16         LUT6 (Prop_lut6_I2_O)        0.124     2.025 r  stack/ram/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.828     2.853    stack/ram/sel0[0]
    SLICE_X53Y17         LUT4 (Prop_lut4_I0_O)        0.152     3.005 r  stack/ram/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.280     5.285    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     9.028 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.028    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.951ns  (logic 4.661ns (52.078%)  route 4.289ns (47.922%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y6          RAMB18E1                     0.000     0.000 r  stack/ram/ram_reg/CLKBWRCLK
    RAMB18_X1Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     0.882 r  stack/ram/ram_reg/DOBDO[2]
                         net (fo=1, routed)           1.161     2.043    stack/ram/ram_data_out[2]
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.124     2.167 r  stack/ram/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.826     2.993    stack/ram/sel0[2]
    SLICE_X53Y17         LUT4 (Prop_lut4_I3_O)        0.124     3.117 r  stack/ram/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.303     5.419    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.951 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.951    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.933ns  (logic 4.650ns (52.054%)  route 4.283ns (47.946%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y6          RAMB18E1                     0.000     0.000 r  stack/ram/ram_reg/CLKBWRCLK
    RAMB18_X1Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     0.882 f  stack/ram/ram_reg/DOBDO[5]
                         net (fo=1, routed)           1.013     1.895    stack/ram/ram_data_out[5]
    SLICE_X50Y16         LUT6 (Prop_lut6_I2_O)        0.124     2.019 f  stack/ram/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.145     3.165    stack/ram/sel0[1]
    SLICE_X53Y17         LUT4 (Prop_lut4_I1_O)        0.124     3.289 r  stack/ram/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.124     5.413    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.933 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.933    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.677ns  (logic 4.659ns (53.695%)  route 4.018ns (46.305%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y6          RAMB18E1                     0.000     0.000 r  stack/ram/ram_reg/CLKBWRCLK
    RAMB18_X1Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     0.882 r  stack/ram/ram_reg/DOBDO[4]
                         net (fo=1, routed)           1.019     1.901    stack/ram/ram_data_out[4]
    SLICE_X50Y16         LUT6 (Prop_lut6_I2_O)        0.124     2.025 r  stack/ram/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.828     2.853    stack/ram/sel0[0]
    SLICE_X53Y17         LUT4 (Prop_lut4_I0_O)        0.124     2.977 r  stack/ram/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.171     5.148    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.677 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.677    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/overflow_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.039ns  (logic 4.039ns (50.245%)  route 4.000ns (49.755%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDCE                         0.000     0.000 r  stack/overflow_reg/C
    SLICE_X52Y19         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  stack/overflow_reg/Q
                         net (fo=16, routed)          4.000     4.518    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.039 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.039    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.946ns  (logic 4.991ns (62.813%)  route 2.955ns (37.187%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           2.955     4.416    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.946 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.946    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line31/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.654ns  (logic 4.397ns (57.446%)  route 3.257ns (42.554%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE                         0.000     0.000 r  nolabel_line31/q_reg[1]/C
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  nolabel_line31/q_reg[1]/Q
                         net (fo=9, routed)           0.687     1.205    nolabel_line31/Q[1]
    SLICE_X52Y20         LUT2 (Prop_lut2_I0_O)        0.152     1.357 r  nolabel_line31/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.570     3.927    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.727     7.654 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.654    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pbU/db/btn_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pbU/sp/in_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.555%)  route 0.144ns (50.445%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE                         0.000     0.000 r  pbU/db/btn_out_reg/C
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pbU/db/btn_out_reg/Q
                         net (fo=3, routed)           0.144     0.285    pbU/sp/dbx
    SLICE_X50Y18         FDRE                                         r  pbU/sp/in_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/fp_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/ram/ram_reg/ADDRBWRADDR[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.141ns (48.165%)  route 0.152ns (51.835%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE                         0.000     0.000 r  stack/fp_reg[6]/C
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stack/fp_reg[6]/Q
                         net (fo=1, routed)           0.152     0.293    stack/ram/ram_reg_0[6]
    RAMB18_X1Y6          RAMB18E1                                     r  stack/ram/ram_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pbC/sp/in_prev_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pbC/sp/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE                         0.000     0.000 r  pbC/sp/in_prev_reg/C
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  pbC/sp/in_prev_reg/Q
                         net (fo=1, routed)           0.059     0.207    pbC/db/in_prev
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  pbC/db/out_i_1__0/O
                         net (fo=1, routed)           0.000     0.305    pbC/sp/out_reg_1
    SLICE_X50Y18         FDRE                                         r  pbC/sp/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pbU/sp/out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/sp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.209ns (68.359%)  route 0.097ns (31.641%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE                         0.000     0.000 r  pbU/sp/out_reg/C
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pbU/sp/out_reg/Q
                         net (fo=15, routed)          0.097     0.261    stack/bbtnU
    SLICE_X51Y18         LUT6 (Prop_lut6_I4_O)        0.045     0.306 r  stack/sp[3]_i_1/O
                         net (fo=1, routed)           0.000     0.306    stack/p_0_in__0[3]
    SLICE_X51Y18         FDCE                                         r  stack/sp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pbU/db/counter_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pbU/db/btn_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE                         0.000     0.000 r  pbU/db/counter_reg[20]/C
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pbU/db/counter_reg[20]/Q
                         net (fo=3, routed)           0.120     0.261    pbU/db/counter_reg[20]
    SLICE_X48Y18         LUT6 (Prop_lut6_I3_O)        0.045     0.306 r  pbU/db/btn_out_i_1/O
                         net (fo=1, routed)           0.000     0.306    pbU/db/btn_out_i_1_n_0
    SLICE_X48Y18         FDRE                                         r  pbU/db/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pbD/sp/in_prev_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pbD/sp/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE                         0.000     0.000 r  pbD/sp/in_prev_reg/C
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  pbD/sp/in_prev_reg/Q
                         net (fo=2, routed)           0.074     0.222    pbD/db/in_prev
    SLICE_X52Y17         LUT2 (Prop_lut2_I1_O)        0.098     0.320 r  pbD/db/out_i_1__1/O
                         net (fo=1, routed)           0.000     0.320    pbD/sp/out_reg_1
    SLICE_X52Y17         FDRE                                         r  pbD/sp/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/sp_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stack/sp_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.186ns (57.996%)  route 0.135ns (42.004%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDCE                         0.000     0.000 r  stack/sp_reg[7]/C
    SLICE_X51Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stack/sp_reg[7]/Q
                         net (fo=10, routed)          0.135     0.276    stack/sp[7]
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.045     0.321 r  stack/sp[7]_i_2/O
                         net (fo=1, routed)           0.000     0.321    stack/p_0_in__0[7]
    SLICE_X51Y16         FDCE                                         r  stack/sp_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pbD/db/btn_stable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pbD/db/btn_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.186ns (57.039%)  route 0.140ns (42.961%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE                         0.000     0.000 r  pbD/db/btn_stable_reg/C
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pbD/db/btn_stable_reg/Q
                         net (fo=2, routed)           0.140     0.281    pbD/db/btn_stable_reg_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I5_O)        0.045     0.326 r  pbD/db/btn_out_i_1__1/O
                         net (fo=1, routed)           0.000     0.326    pbD/db/btn_out_i_1__1_n_0
    SLICE_X47Y17         FDRE                                         r  pbD/db/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/fp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/ram/ram_reg/ADDRBWRADDR[11]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.824%)  route 0.204ns (59.176%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE                         0.000     0.000 r  stack/fp_reg[7]/C
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stack/fp_reg[7]/Q
                         net (fo=1, routed)           0.204     0.345    stack/ram/ram_reg_0[7]
    RAMB18_X1Y6          RAMB18E1                                     r  stack/ram/ram_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stack/fp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            stack/ram/ram_reg/ADDRBWRADDR[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.822%)  route 0.204ns (59.178%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE                         0.000     0.000 r  stack/fp_reg[2]/C
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  stack/fp_reg[2]/Q
                         net (fo=1, routed)           0.204     0.345    stack/ram/ram_reg_0[2]
    RAMB18_X1Y6          RAMB18E1                                     r  stack/ram/ram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------





