#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_01118800 .scope module, "pipeline" "pipeline" 2 15;
 .timescale -9 -12;
v0115DB58_0 .net "Mem_address", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0115FCC8_0 .net "PCplus4Out", 31 0, v0115D9A0_0; 1 drivers
v0115F538_0 .net "Read_Data", 31 0, v0115AAA0_0; 1 drivers
v0115F8A8_0 .net "Write_data", 31 0, v0115AAF8_0; 1 drivers
v0115F900_0 .net "alu_op", 1 0, v0115DCB8_0; 1 drivers
v0115F380_0 .net "alu_op_out_id_ex", 1 0, v0115C178_0; 1 drivers
v0115F220_0 .net "alu_res_out_wb", 31 0, v011280A8_0; 1 drivers
v0115F698_0 .net "alu_src", 0 0, v0115D210_0; 1 drivers
v0115F7A0_0 .net "alu_src_out_id_ex", 0 0, v0115C018_0; 1 drivers
v0115F430_0 .net "branch", 0 0, v0115DC60_0; 1 drivers
v0115FC18_0 .net "branch_address", 31 0, v0115BCA8_0; 1 drivers
v0115FB68_0 .net "branch_out_id_ex", 0 0, v0115BD58_0; 1 drivers
v0115FA60_0 .var "clk", 0 0;
v0115F958_0 .net "currpc_out", 31 0, v0115D790_0; 1 drivers
v0115F640_0 .net "flag_ex", 0 0, v0115D898_0; 1 drivers
v0115F278_0 .net "flag_id", 0 0, v0115D630_0; 1 drivers
v0115F7F8_0 .net "flag_if", 0 0, v0115D6E0_0; 1 drivers
v0115F850_0 .net "imm_field_wo_sgn_ext", 15 0, v0115CDB8_0; 1 drivers
v0115F6F0_0 .net "imm_sgn_ext_lft_shft", 31 0, L_01160AC0; 1 drivers
v0115F2D0_0 .net "inp_instn", 31 0, v0115DA50_0; 1 drivers
v0115F5E8_0 .net "inst_imm_field", 15 0, L_01160960; 1 drivers
v0115FBC0_0 .net "inst_read_reg_addr1", 4 0, L_01160388; 1 drivers
v0115F328_0 .net "inst_read_reg_addr2", 4 0, L_011603E0; 1 drivers
v0115F3D8_0 .net "mem_read", 0 0, v0115D420_0; 1 drivers
v0115F488_0 .net "mem_read_out_ex_dm", 0 0, v0115B830_0; 1 drivers
v0115FA08_0 .net "mem_read_out_id_ex", 0 0, v0115BEB8_0; 1 drivers
v0115FC70_0 .net "mem_to_reg", 0 0, v0115D738_0; 1 drivers
v0115F4E0_0 .net "mem_to_reg_out_dm_wb", 0 0, v0115AA48_0; 1 drivers
v0115F590_0 .net "mem_to_reg_out_ex_dm", 0 0, v0115B780_0; 1 drivers
v0115F748_0 .net "mem_to_reg_out_id_ex", 0 0, v0115BF10_0; 1 drivers
v0115F9B0_0 .net "mem_write", 0 0, v0115D528_0; 1 drivers
v0115FAB8_0 .net "mem_write_out_ex_dm", 0 0, v0115B938_0; 1 drivers
v0115FB10_0 .net "mem_write_out_id_ex", 0 0, v0115CC58_0; 1 drivers
v0115FED8_0 .net "nextpc", 31 0, v0115D7E8_0; 1 drivers
v0115FF30_0 .net "nextpc_out", 31 0, v0115C6D8_0; 1 drivers
v0115FDD0_0 .net "opcode", 5 0, L_011607A8; 1 drivers
v0115FE28_0 .net "out_instn", 31 0, v0115D3C8_0; 1 drivers
v01160090_0 .net "pc_to_branch", 31 0, v0115D8F0_0; 1 drivers
v0115FD20_0 .net "pcout", 31 0, v0115B728_0; 1 drivers
v01160140_0 .net "rd", 4 0, L_01160858; 1 drivers
v0115FE80_0 .net "rd_out_dm_wb", 4 0, v0115ACB0_0; 1 drivers
v011600E8_0 .net "rd_out_ex_dm", 4 0, v0115BBF8_0; 1 drivers
v01160198_0 .net "rd_out_id", 4 0, v0115E080_0; 1 drivers
v0115FD78_0 .net "rd_out_id_ex", 4 0, v0115CBA8_0; 1 drivers
v0115FF88_0 .net "rd_out_wb", 4 0, v01279950_0; 1 drivers
v0115FFE0_0 .net "read_data_out_wb", 31 0, v0115AD60_0; 1 drivers
v01160038_0 .net "reg_dst", 0 0, v0115D580_0; 1 drivers
v01160B18_0 .net "reg_file_out_data1", 31 0, v0115C730_0; 1 drivers
v01160B70_0 .net "reg_file_out_data2", 31 0, v0115C310_0; 1 drivers
v01160648_0 .net "reg_file_rd_data1", 31 0, v0115CA48_0; 1 drivers
v011604E8_0 .net "reg_file_rd_data2", 31 0, v0115CAA0_0; 1 drivers
v01160598_0 .net "reg_wr_data", 31 0, v01128050_0; 1 drivers
v01160800_0 .net "reg_write", 0 0, v0115D268_0; 1 drivers
v01160540_0 .net "reg_write_out_dm_wb", 0 0, v0115AE10_0; 1 drivers
v01160750_0 .net "reg_write_out_ex_dm", 0 0, v0115B7D8_0; 1 drivers
v011608B0_0 .net "reg_write_out_id_ex", 0 0, v0115C520_0; 1 drivers
v011606A0_0 .net "reg_write_out_wb", 0 0, v010E1300_0; 1 drivers
v01160C78_0 .var "reset", 0 0;
v011606F8_0 .net "resultOut", 31 0, v0115BAF0_0; 1 drivers
v011605F0_0 .net "sgn_ext_imm", 31 0, v0115C8E8_0; 1 drivers
v01160330_0 .net "sgn_ext_imm_out", 31 0, v0115CAF8_0; 1 drivers
v01160908_0 .net "zero", 0 0, v0115B308_0; 1 drivers
E_0111CCC0 .event edge, v01279D20_0;
L_011607A8 .part v0115DA50_0, 26, 6;
L_01160388 .part v0115DA50_0, 21, 5;
L_011603E0 .part v0115DA50_0, 16, 5;
L_01160858 .part v0115DA50_0, 11, 5;
L_01160960 .part v0115DA50_0, 0, 16;
S_012786E8 .scope module, "IM" "Instruction_Memory" 2 39, 3 1, S_01118800;
 .timescale -9 -12;
v0115D478 .array "Imemory", 1023 0, 31 0;
v0115D4D0_0 .net "clk", 0 0, v0115FA60_0; 1 drivers
v0115DA50_0 .var "inp_instn", 31 0;
v0115D7E8_0 .var "nextpc", 31 0;
v0115DAA8_0 .alias "pc", 31 0, v0115FED8_0;
v0115D8F0_0 .var "pc_to_branch", 31 0;
v0115DB00_0 .net "reset", 0 0, v01160C78_0; 1 drivers
v0115DC08_0 .alias "stall_flag", 0 0, v0115F7F8_0;
E_0111E540 .event edge, v0115C890_0;
E_0111E9A0 .event edge, v0115D688_0, v0115C890_0;
S_01118998 .scope module, "IF" "IF_ID_reg" 2 49, 4 1, S_01118800;
 .timescale -9 -12;
v0115D9A0_0 .var "PCplus4Out", 31 0;
v0115D9F8_0 .alias "clk", 0 0, v0115D4D0_0;
v0115D5D8_0 .alias "currpc", 31 0, v01160090_0;
v0115D790_0 .var "currpc_out", 31 0;
v0115D370_0 .var "flag_if_id", 0 0;
v0115D948_0 .alias "inp_instn", 31 0, v0115F2D0_0;
v0115D840_0 .alias "nextpc", 31 0, v0115FED8_0;
v0115D3C8_0 .var "out_instn", 31 0;
v0115DBB0_0 .alias "reset", 0 0, v0115DB00_0;
S_01118D50 .scope module, "cu" "ControlUnit" 2 66, 5 1, S_01118800;
 .timescale -9 -12;
P_010EA18C .param/l "ADDI" 5 12, C4<000100>;
P_010EA1A0 .param/l "BEQ" 5 11, C4<000011>;
P_010EA1B4 .param/l "LW" 5 9, C4<000001>;
P_010EA1C8 .param/l "RType" 5 8, C4<000000>;
P_010EA1DC .param/l "SW" 5 10, C4<000010>;
v0115DCB8_0 .var "alu_op", 1 0;
v0115D210_0 .var "alu_src", 0 0;
v0115DC60_0 .var "branch", 0 0;
v0115D420_0 .var "mem_read", 0 0;
v0115D738_0 .var "mem_to_reg", 0 0;
v0115D528_0 .var "mem_write", 0 0;
v0115D2C0_0 .alias "opcode", 5 0, v0115FDD0_0;
v0115D580_0 .var "reg_dst", 0 0;
v0115D268_0 .var "reg_write", 0 0;
v0115D318_0 .alias "reset", 0 0, v0115DB00_0;
E_0111E680 .event edge, v0115D2C0_0;
S_011186F0 .scope module, "tb" "instruction_decoder" 2 89, 6 8, S_01118800;
 .timescale -9 -12;
v0115CFC8_0 .net *"_s2", 29 0, L_011609B8; 1 drivers
v0115CE10_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0115D020_0 .alias "clk", 0 0, v0115D4D0_0;
v0115D078_0 .var "flag_reg_wr_addr", 4 0;
v0115D180_0 .var "flag_reg_wr_addr_wb", 4 0;
v0115CDB8_0 .var "imm_field_wo_sgn_ext", 15 0;
v0115CE68_0 .alias "imm_sgn_ext_lft_shft", 31 0, v0115F6F0_0;
v0115CD08_0 .alias "inst_imm_field", 15 0, v0115F5E8_0;
v0115CEC0_0 .alias "inst_read_reg_addr1", 4 0, v0115FBC0_0;
v0115D0D0_0 .alias "inst_read_reg_addr2", 4 0, v0115F328_0;
v0115CD60_0 .alias "rd", 4 0, v01160140_0;
v0115E080_0 .var "rd_out_id", 4 0;
v0115DDC0_0 .alias "reg_dst", 0 0, v01160038_0;
v0115DE18_0 .alias "reg_file_rd_data1", 31 0, v01160648_0;
v0115DF78_0 .alias "reg_file_rd_data2", 31 0, v011604E8_0;
v0115E188_0 .net "reg_wr_addr", 4 0, v0115CF70_0; 1 drivers
v0115DD10_0 .alias "reg_wr_addr_wb", 4 0, v0115FF88_0;
v0115E130_0 .alias "reg_wr_data", 31 0, v01160598_0;
v0115DE70_0 .alias "reg_write", 0 0, v011606A0_0;
v0115DEC8_0 .alias "reg_write_cu", 0 0, v01160800_0;
v0115DF20 .array "registers_flag", 31 0, 0 0;
v0115DFD0_0 .alias "reset", 0 0, v0115DB00_0;
v0115E028_0 .alias "sgn_ext_imm", 31 0, v011605F0_0;
v0115DD68_0 .alias "stall_flag", 0 0, v0115F278_0;
v0115E0D8_0 .alias "stall_flag_ex", 0 0, v0115F640_0;
v0115D898_0 .var "stall_flag_ex_out", 0 0;
v0115D630_0 .var "stall_flag_id_out", 0 0;
v0115D688_0 .alias "stall_flag_if", 0 0, v0115F7F8_0;
v0115D6E0_0 .var "stall_flag_if_out", 0 0;
E_0111E580/0 .event edge, v0115CF70_0;
E_0111E580/1 .event negedge, v01279D20_0;
E_0111E580 .event/or E_0111E580/0, E_0111E580/1;
L_011609B8 .part v0115C8E8_0, 0, 30;
L_01160AC0 .concat [ 2 30 0 0], C4<00>, L_011609B8;
S_01118CC8 .scope module, "reg_wr_mux" "Mux2_1_5" 6 104, 7 1, S_011186F0;
 .timescale -9 -12;
v0115C680_0 .alias "cs", 0 0, v01160038_0;
v0115C788_0 .alias "inp1", 4 0, v0115F328_0;
v0115D128_0 .alias "inp2", 4 0, v01160140_0;
v0115CF70_0 .var "out", 4 0;
v0115CF18_0 .alias "stall_flag", 0 0, v0115F278_0;
E_0111E7C0 .event edge, v0115C7E0_0, v0115C680_0, v0115D128_0, v0115CCB0_0;
S_01118C40 .scope module, "registerFile" "RegisterFile" 6 111, 8 1, S_011186F0;
 .timescale -9 -12;
v0115C998_0 .alias "clk", 0 0, v0115D4D0_0;
v0115C9F0_0 .var/i "i", 31 0;
v0115CC00_0 .alias "inst_read_reg_addr1", 4 0, v0115FBC0_0;
v0115CCB0_0 .alias "inst_read_reg_addr2", 4 0, v0115F328_0;
v0115CA48_0 .var "reg_file_rd_data1", 31 0;
v0115CAA0_0 .var "reg_file_rd_data2", 31 0;
v0115C418_0 .alias "reg_wr", 0 0, v011606A0_0;
v0115C470_0 .alias "reg_wr_addr", 4 0, v0115FF88_0;
v0115C260_0 .alias "reg_wr_data", 31 0, v01160598_0;
v0115CB50 .array "registers", 31 0, 31 0;
v0115C578 .array "registers_flag", 31 0, 0 0;
v0115C5D0_0 .alias "reset", 0 0, v0115DB00_0;
v0115C628_0 .alias "stall_flag", 0 0, v0115F278_0;
E_0111E520/0 .event edge, v0115C7E0_0, v0115CCB0_0, v0115CC00_0;
E_0111E520/1 .event posedge, v01279D20_0;
E_0111E520 .event/or E_0111E520/0, E_0111E520/1;
E_0111E780 .event edge, v010E1358_0;
S_01118AA8 .scope module, "signExtend" "SignExtend" 6 114, 9 1, S_011186F0;
 .timescale -9 -12;
v0115C368_0 .alias "inp", 15 0, v0115F5E8_0;
v0115C8E8_0 .var "out", 31 0;
v0115C7E0_0 .alias "stall_flag", 0 0, v0115F278_0;
E_0111E7A0 .event edge, v0115C7E0_0, v0115BE08_0;
S_01118448 .scope module, "ID_EX" "ID_EX_reg" 2 116, 10 1, S_01118800;
 .timescale -9 -12;
v0115C120_0 .alias "alu_op", 1 0, v0115F900_0;
v0115C178_0 .var "alu_op_out_id_ex", 1 0;
v0115BD00_0 .alias "alu_src", 0 0, v0115F698_0;
v0115C018_0 .var "alu_src_out_id_ex", 0 0;
v0115BFC0_0 .alias "branch", 0 0, v0115F430_0;
v0115BD58_0 .var "branch_out_id_ex", 0 0;
v0115BDB0_0 .alias "clk", 0 0, v0115D4D0_0;
v0115BE60_0 .var "flag_id_ex", 0 0;
v0115BE08_0 .alias "inst_imm_field", 15 0, v0115F5E8_0;
v0115C070_0 .alias "mem_read", 0 0, v0115F3D8_0;
v0115BEB8_0 .var "mem_read_out_id_ex", 0 0;
v0115C0C8_0 .alias "mem_to_reg", 0 0, v0115FC70_0;
v0115BF10_0 .var "mem_to_reg_out_id_ex", 0 0;
v0115BF68_0 .alias "mem_write", 0 0, v0115F9B0_0;
v0115CC58_0 .var "mem_write_out_id_ex", 0 0;
v0115C890_0 .alias "nextpc", 31 0, v0115FED8_0;
v0115C6D8_0 .var "nextpc_out", 31 0;
v0115C4C8_0 .alias "rd_in_id_ex", 4 0, v01160198_0;
v0115CBA8_0 .var "rd_out_id_ex", 4 0;
v0115C730_0 .var "reg_file_out_data1", 31 0;
v0115C310_0 .var "reg_file_out_data2", 31 0;
v0115C838_0 .alias "reg_file_rd_data1", 31 0, v01160648_0;
v0115C940_0 .alias "reg_file_rd_data2", 31 0, v011604E8_0;
v0115C2B8_0 .alias "reg_write", 0 0, v01160800_0;
v0115C520_0 .var "reg_write_out_id_ex", 0 0;
v0115C3C0_0 .alias "reset", 0 0, v0115DB00_0;
v0115C208_0 .alias "sgn_ext_imm", 31 0, v011605F0_0;
v0115CAF8_0 .var "sgn_ext_imm_out", 31 0;
S_011182B0 .scope module, "Ex" "EX" 2 151, 11 1, S_01118800;
 .timescale -9 -12;
P_01108514 .param/l "ADD" 11 49, C4<000000>;
P_01108528 .param/l "ADDI" 11 46, C4<00>;
P_0110853C .param/l "BEQ" 11 47, C4<01>;
P_01108550 .param/l "LW" 11 44, C4<00>;
P_01108564 .param/l "MUL" 11 51, C4<000010>;
P_01108578 .param/l "RType" 11 48, C4<10>;
P_0110858C .param/l "SUB" 11 50, C4<000001>;
P_011085A0 .param/l "SW" 11 45, C4<00>;
L_01127CA0 .functor BUFZ 32, v0115C730_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0115B3B8_0 .var "ALUControl", 3 0;
v0115B990_0 .alias "ALUOp", 1 0, v0115F380_0;
v0115B410_0 .alias "ALUSrc", 0 0, v0115F7A0_0;
v0115BCA8_0 .var "address", 31 0;
v0115B200_0 .alias "branch", 0 0, v0115FB68_0;
v0115B6D0_0 .alias "clk", 0 0, v0115D4D0_0;
v0115B620_0 .net "data1", 31 0, L_01127CA0; 1 drivers
v0115B678_0 .var "data2", 31 0;
v0115B888_0 .net "funct", 5 0, L_01160A10; 1 drivers
v0115B468_0 .var "offset", 31 0;
v0115B4C0_0 .alias "pc", 31 0, v0115FF30_0;
v0115B728_0 .var "pcout", 31 0;
v0115B570_0 .alias "reset", 0 0, v0115DB00_0;
v0115B9E8_0 .var "result", 31 0;
v0115BAF0_0 .var "resultOut", 31 0;
v0115B8E0_0 .alias "rs", 31 0, v01160B18_0;
v0115BA40_0 .alias "rt", 31 0, v01160B70_0;
v0115B258_0 .alias "sign_ext", 31 0, v01160330_0;
v0115BB48_0 .alias "stall_flag", 0 0, v0115F640_0;
v0115B308_0 .var "zero", 0 0;
E_0111D9C0/0 .event edge, v0115BB48_0;
E_0111D9C0/1 .event posedge, v01279D20_0;
E_0111D9C0 .event/or E_0111D9C0/0, E_0111D9C0/1;
E_0111E1E0 .event edge, v0115B308_0, v0115B200_0;
E_0111E440 .event edge, v0115B678_0, v0115B620_0, v0115B3B8_0;
E_0111E200/0 .event edge, v0115BB48_0, v0115B4C0_0, v0115B990_0, v0115B258_0;
E_0111E200/1 .event edge, v0115B468_0, v0115B888_0;
E_0111E200 .event/or E_0111E200/0, E_0111E200/1;
E_0111E280 .event edge, v0115B258_0, v0115A9F0_0, v0115B410_0;
L_01160A10 .part v0115CAF8_0, 0, 6;
S_01118558 .scope module, "EX_DM" "EX_DM_register" 2 169, 12 1, S_01118800;
 .timescale -9 -12;
v0115B0D0_0 .net "ALU_result", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0115AFC8_0 .var "Mem_address", 31 0;
v0115A9F0_0 .alias "Write_data_in", 31 0, v01160B70_0;
v0115AAF8_0 .var "Write_data_out", 31 0;
v0115AB50_0 .alias "clk", 0 0, v0115D4D0_0;
v0115BA98_0 .var "flag_ex_dm", 0 0;
v0115B518_0 .alias "mem_read_in", 0 0, v0115FA08_0;
v0115B830_0 .var "mem_read_out_ex_dm", 0 0;
v0115B5C8_0 .alias "mem_to_reg_in", 0 0, v0115F748_0;
v0115B780_0 .var "mem_to_reg_out_ex_dm", 0 0;
v0115BBA0_0 .alias "mem_write_in", 0 0, v0115FB10_0;
v0115B938_0 .var "mem_write_out_ex_dm", 0 0;
v0115B2B0_0 .alias "rd_in_ex_dm", 4 0, v0115FD78_0;
v0115BBF8_0 .var "rd_out_ex_dm", 4 0;
v0115B360_0 .alias "reg_write_in", 0 0, v011608B0_0;
v0115B7D8_0 .var "reg_write_out_ex_dm", 0 0;
v0115BC50_0 .alias "reset", 0 0, v0115DB00_0;
S_011183C0 .scope module, "DM" "DataMemory" 2 188, 13 1, S_01118800;
 .timescale -9 -12;
v0115AEC0_0 .alias "Mem_address", 31 0, v0115DB58_0;
v0115B020_0 .alias "Mem_read", 0 0, v0115F488_0;
v0115ABA8_0 .alias "Mem_write", 0 0, v0115FAB8_0;
v0115AAA0_0 .var "Read_Data", 31 0;
v0115B078_0 .alias "Write_data", 31 0, v0115F8A8_0;
v0115AF18_0 .alias "clk", 0 0, v0115D4D0_0;
v0115AF70 .array "memory", 9 0, 31 0;
v0115B128_0 .alias "reset", 0 0, v0115DB00_0;
E_0111D300 .event negedge, v01279D20_0;
E_0111D240 .event edge, v0115B020_0;
E_0111D260 .event posedge, v010E1358_0;
S_01118910 .scope module, "DM_WB" "MEM_WB_reg" 2 198, 14 1, S_01118800;
 .timescale -9 -12;
v011280A8_0 .var "alu_res_out", 31 0;
v01128100_0 .alias "alu_result", 31 0, v011606F8_0;
v0110FFB8_0 .alias "clk", 0 0, v0115D4D0_0;
v01110010_0 .var "flag_dm_wb", 0 0;
v0115AC00_0 .alias "mem_to_reg", 0 0, v0115F590_0;
v0115AA48_0 .var "mem_to_reg_out_dm_wb", 0 0;
v0115AC58_0 .alias "rd_in_dm_wb", 4 0, v011600E8_0;
v0115ACB0_0 .var "rd_out_dm_wb", 4 0;
v0115AD08_0 .alias "read_data", 31 0, v0115F538_0;
v0115AD60_0 .var "read_data_out", 31 0;
v0115ADB8_0 .alias "reg_write", 0 0, v01160750_0;
v0115AE10_0 .var "reg_write_out_dm_wb", 0 0;
v0115AE68_0 .net "reset", 0 0, C4<z>; 0 drivers
E_0111CD20 .event posedge, v0115AE68_0;
S_01118A20 .scope module, "WB" "WriteBack" 2 212, 15 2, S_01118800;
 .timescale -9 -12;
v010E3420_0 .alias "alu_data_out", 31 0, v0115F220_0;
v01279D20_0 .alias "clk", 0 0, v0115D4D0_0;
v01116F80_0 .alias "dm_data_out", 31 0, v0115FFE0_0;
v010EF1D8_0 .alias "mem_to_reg", 0 0, v0115F4E0_0;
v010E1668_0 .alias "rd_in_wb", 4 0, v0115FE80_0;
v01279950_0 .var "rd_out_wb", 4 0;
v012799A8_0 .alias "reg_write", 0 0, v01160540_0;
v010E1300_0 .var "reg_write_out_wb", 0 0;
v010E1358_0 .alias "reset", 0 0, v0115DB00_0;
v01128050_0 .var "wb_data", 31 0;
E_0111CD80 .event posedge, v01279D20_0;
    .scope S_012786E8;
T_0 ;
    %vpi_call 3 15 "$readmemb", "Icode.txt", v0115D478;
    %end;
    .thread T_0;
    .scope S_012786E8;
T_1 ;
    %wait E_0111D260;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0115D478, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0115DA50_0, 0, 8;
    %movi 8, 4, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0115D7E8_0, 0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0115D8F0_0, 0, 0;
    %delay 1000, 0;
    %vpi_call 3 25 "$display", "time=%3d, inp_instn=%b, nextpc=%b, pc_to _branch=%b \012", $time, v0115DA50_0, v0115D7E8_0, v0115D8F0_0;
    %jmp T_1;
    .thread T_1;
    .scope S_012786E8;
T_2 ;
    %wait E_0111E9A0;
    %load/v 8, v0115DC08_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %delay 20000, 0;
    %vpi_call 3 34 "$display", "time=%3d, inp_instn=%b, nextpc=%b, pc_to _branch=%b \012", $time, v0115DA50_0, v0115D7E8_0, v0115D8F0_0;
    %load/v 40, v0115DAA8_0, 32;
    %movi 72, 4, 32;
    %div 40, 72, 32;
    %ix/get 3, 40, 32;
    %load/av 8, v0115D478, 32;
    %set/v v0115DA50_0, 8, 32;
    %load/v 8, v0115DAA8_0, 32;
    %set/v v0115D8F0_0, 8, 32;
    %ix/load 0, 4, 0;
    %load/vp0 8, v0115DAA8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0115D7E8_0, 0, 8;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_012786E8;
T_3 ;
    %wait E_0111E540;
    %load/v 8, v0115D7E8_0, 32;
    %cmpi/u 8, 40, 32;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 3 44 "$finish";
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_01118998;
T_4 ;
    %wait E_0111D260;
    %set/v v0115D370_0, 1, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_01118998;
T_5 ;
    %wait E_0111CD80;
    %load/v 8, v0115D948_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0115D3C8_0, 0, 8;
    %load/v 8, v0115D840_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0115D9A0_0, 0, 8;
    %load/v 8, v0115D5D8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0115D790_0, 0, 8;
    %jmp T_5;
    .thread T_5;
    .scope S_01118D50;
T_6 ;
    %wait E_0111D260;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D580_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115DC60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D738_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0115DCB8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D528_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D210_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D268_0, 0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_01118D50;
T_7 ;
    %wait E_0111E680;
    %load/v 8, v0115D2C0_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_7.0, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_7.1, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_7.2, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_7.3, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D580_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115DC60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D738_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D528_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D210_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D268_0, 0, 1;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0115DCB8_0, 0, 8;
    %jmp T_7.5;
T_7.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D580_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115DC60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D420_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D738_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D528_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D210_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D268_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v0115DCB8_0, 0, 0;
    %jmp T_7.5;
T_7.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0115DC60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D738_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D528_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D210_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D268_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0115DCB8_0, 0, 0;
    %jmp T_7.5;
T_7.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0115DC60_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D738_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D528_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D210_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D268_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0115DCB8_0, 0, 8;
    %jmp T_7.5;
T_7.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D580_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115DC60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D420_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D738_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D528_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D210_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D268_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v0115DCB8_0, 0, 0;
    %jmp T_7.5;
T_7.5 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_01118CC8;
T_8 ;
    %wait E_0111E7C0;
    %load/v 8, v0115CF18_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_8.0, 4;
    %load/v 8, v0115C680_0, 1;
    %cmpi/u 8, 0, 1;
    %mov 8, 4, 1;
    %jmp/0  T_8.2, 8;
    %load/v 9, v0115C788_0, 5;
    %jmp/1  T_8.4, 8;
T_8.2 ; End of true expr.
    %load/v 14, v0115C680_0, 1;
    %jmp/0  T_8.5, 14;
    %load/v 15, v0115D128_0, 5;
    %jmp/1  T_8.7, 14;
T_8.5 ; End of true expr.
    %jmp/0  T_8.6, 14;
 ; End of false expr.
    %blend  15, 2, 5; Condition unknown.
    %jmp  T_8.7;
T_8.6 ;
    %mov 15, 2, 5; Return false value
T_8.7 ;
    %jmp/0  T_8.3, 8;
 ; End of false expr.
    %blend  9, 15, 5; Condition unknown.
    %jmp  T_8.4;
T_8.3 ;
    %mov 9, 15, 5; Return false value
T_8.4 ;
    %set/v v0115CF70_0, 9, 5;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_01118C40;
T_9 ;
    %wait E_0111E780;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115CB50, 0, 0;
t_0 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115C578, 0, 0;
t_1 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115CB50, 0, 0;
t_2 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115C578, 0, 0;
t_3 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115CB50, 0, 0;
t_4 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115C578, 0, 0;
t_5 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115CB50, 0, 0;
t_6 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115C578, 0, 0;
t_7 ;
    %movi 8, 4, 32;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115CB50, 0, 8;
t_8 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115C578, 0, 0;
t_9 ;
    %movi 8, 5, 32;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115CB50, 0, 8;
t_10 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115C578, 0, 0;
t_11 ;
    %movi 8, 6, 32;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115CB50, 0, 8;
t_12 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115C578, 0, 0;
t_13 ;
    %movi 8, 7, 32;
    %ix/load 3, 7, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115CB50, 0, 8;
t_14 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115C578, 0, 0;
t_15 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115CB50, 0, 0;
t_16 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115C578, 0, 0;
t_17 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115CB50, 0, 0;
t_18 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115C578, 0, 0;
t_19 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115CB50, 0, 0;
t_20 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115C578, 0, 0;
t_21 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115CB50, 0, 0;
t_22 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115C578, 0, 0;
t_23 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115CB50, 0, 0;
t_24 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115C578, 0, 0;
t_25 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115CB50, 0, 0;
t_26 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115C578, 0, 0;
t_27 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115CB50, 0, 0;
t_28 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115C578, 0, 0;
t_29 ;
    %movi 8, 15, 32;
    %ix/load 3, 15, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115CB50, 0, 8;
t_30 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115C578, 0, 0;
t_31 ;
    %movi 8, 16, 32;
    %ix/load 3, 16, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115CB50, 0, 8;
t_32 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115C578, 0, 0;
t_33 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115CB50, 0, 0;
t_34 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115C578, 0, 0;
t_35 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115CB50, 0, 0;
t_36 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115C578, 0, 0;
t_37 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115CB50, 0, 0;
t_38 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115C578, 0, 0;
t_39 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115CB50, 0, 0;
t_40 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115C578, 0, 0;
t_41 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115CB50, 0, 0;
t_42 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115C578, 0, 0;
t_43 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115CB50, 0, 0;
t_44 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115C578, 0, 0;
t_45 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115CB50, 0, 0;
t_46 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115C578, 0, 0;
t_47 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115CB50, 0, 0;
t_48 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115C578, 0, 0;
t_49 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115CB50, 0, 0;
t_50 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115C578, 0, 0;
t_51 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115CB50, 0, 0;
t_52 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115C578, 0, 0;
t_53 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115CB50, 0, 0;
t_54 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115C578, 0, 0;
t_55 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115CB50, 0, 0;
t_56 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115C578, 0, 0;
t_57 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115CB50, 0, 0;
t_58 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115C578, 0, 0;
t_59 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115CB50, 0, 0;
t_60 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115C578, 0, 0;
t_61 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115CB50, 0, 0;
t_62 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115C578, 0, 0;
t_63 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_01118C40;
T_10 ;
    %wait E_0111E520;
    %load/v 8, v0115C628_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %ix/getv 3, v0115CC00_0;
    %load/av 8, v0115CB50, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0115CA48_0, 0, 8;
    %ix/getv 3, v0115CCB0_0;
    %load/av 8, v0115CB50, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0115CAA0_0, 0, 8;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_01118C40;
T_11 ;
    %wait E_0111D300;
    %delay 1000, 0;
    %load/v 8, v0115C418_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_11.0, 4;
    %load/v 8, v0115C260_0, 32;
    %ix/getv 3, v0115C470_0;
   %jmp/1 t_64, 4;
   %ix/load 1, 0, 0;
   %set/av v0115CB50, 8, 32;
t_64 ;
    %delay 1000, 0;
    %vpi_call 8 70 "$display", "time=%3d, ans=%b addr=%b data=%b \012", $time, &A<v0115CB50, v0115C470_0 >, v0115C470_0, v0115C260_0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_01118C40;
T_12 ;
    %wait E_0111CD80;
    %set/v v0115C9F0_0, 0, 32;
T_12.0 ;
    %load/v 8, v0115C9F0_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_12.1, 5;
    %vpi_call 8 77 "$display", "Register ", v0115C9F0_0, " ", &A<v0115CB50, v0115C9F0_0 >;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0115C9F0_0, 32;
    %set/v v0115C9F0_0, 8, 32;
    %jmp T_12.0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_01118AA8;
T_13 ;
    %wait E_0111E7A0;
    %load/v 8, v0115C7E0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_13.0, 4;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.5, 4;
    %load/x1p 11, v0115C368_0, 1;
    %jmp T_13.6;
T_13.5 ;
    %mov 11, 2, 1;
T_13.6 ;
    %mov 8, 11, 1; Move signal select into place
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %jmp/0  T_13.2, 8;
    %load/v 9, v0115C368_0, 16;
    %mov 25, 1, 16;
    %jmp/1  T_13.4, 8;
T_13.2 ; End of true expr.
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.10, 4;
    %load/x1p 43, v0115C368_0, 1;
    %jmp T_13.11;
T_13.10 ;
    %mov 43, 2, 1;
T_13.11 ;
    %mov 41, 43, 1; Move signal select into place
    %mov 42, 0, 1;
    %cmpi/u 41, 0, 2;
    %mov 41, 4, 1;
    %jmp/0  T_13.7, 41;
    %load/v 42, v0115C368_0, 16;
    %mov 58, 0, 16;
    %jmp/1  T_13.9, 41;
T_13.7 ; End of true expr.
    %mov 74, 2, 16;
    %movi 90, 0, 16;
    %jmp/0  T_13.8, 41;
 ; End of false expr.
    %blend  42, 74, 32; Condition unknown.
    %jmp  T_13.9;
T_13.8 ;
    %mov 42, 74, 32; Return false value
T_13.9 ;
    %jmp/0  T_13.3, 8;
 ; End of false expr.
    %blend  9, 42, 32; Condition unknown.
    %jmp  T_13.4;
T_13.3 ;
    %mov 9, 42, 32; Return false value
T_13.4 ;
    %set/v v0115C8E8_0, 9, 32;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_011186F0;
T_14 ;
    %wait E_0111D260;
    %ix/load 3, 0, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 0;
t_65 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 0;
t_66 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 0;
t_67 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 0;
t_68 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 0;
t_69 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 0;
t_70 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 0;
t_71 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 0;
t_72 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 0;
t_73 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 0;
t_74 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 0;
t_75 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 0;
t_76 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 0;
t_77 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 0;
t_78 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 0;
t_79 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 0;
t_80 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 0;
t_81 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 0;
t_82 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 0;
t_83 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 0;
t_84 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 0;
t_85 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 0;
t_86 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 0;
t_87 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 0;
t_88 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 0;
t_89 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 0;
t_90 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 0;
t_91 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 0;
t_92 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 0;
t_93 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 0;
t_94 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 0;
t_95 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 0;
t_96 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D898_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D6E0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D630_0, 0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_011186F0;
T_15 ;
    %wait E_0111CD80;
    %ix/getv 3, v0115CEC0_0;
    %load/av 8, v0115DF20, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %ix/getv 3, v0115D0D0_0;
    %load/av 9, v0115DF20, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %or 8, 4, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D6E0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D630_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D898_0, 0, 1;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_011186F0;
T_16 ;
    %wait E_0111CD80;
    %vpi_call 6 107 "$display", "ID", v0115E188_0;
    %jmp T_16;
    .thread T_16;
    .scope S_011186F0;
T_17 ;
    %wait E_0111E7A0;
    %load/v 8, v0115DD68_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_17.0, 4;
    %load/v 8, v0115CD08_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0115CDB8_0, 0, 8;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_011186F0;
T_18 ;
    %wait E_0111E580;
    %delay 1000, 0;
    %load/v 8, v0115E188_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0115D078_0, 0, 8;
    %load/v 8, v0115DD10_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0115D180_0, 0, 8;
    %load/v 8, v0115E188_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0115E080_0, 0, 8;
    %delay 1000, 0;
    %load/v 8, v0115DEC8_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_18.0, 4;
    %ix/getv 3, v0115D078_0;
    %jmp/1 t_97, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 1;
t_97 ;
T_18.0 ;
    %load/v 8, v0115DE70_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_18.2, 4;
    %ix/getv 3, v0115DD10_0;
    %jmp/1 t_98, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115DF20, 0, 0;
t_98 ;
T_18.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D6E0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D630_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D898_0, 0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_01118448;
T_19 ;
    %wait E_0111D260;
    %set/v v0115BE60_0, 1, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_01118448;
T_20 ;
    %wait E_0111CD80;
    %load/v 8, v0115C890_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0115C6D8_0, 0, 8;
    %load/v 8, v0115BFC0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115BD58_0, 0, 8;
    %load/v 8, v0115C838_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0115C730_0, 0, 8;
    %load/v 8, v0115C940_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0115C310_0, 0, 8;
    %load/v 8, v0115C208_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0115CAF8_0, 0, 8;
    %load/v 8, v0115C4C8_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0115CBA8_0, 0, 8;
    %load/v 8, v0115C2B8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115C520_0, 0, 8;
    %load/v 8, v0115C0C8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115BF10_0, 0, 8;
    %load/v 8, v0115BF68_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115CC58_0, 0, 8;
    %load/v 8, v0115C070_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115BEB8_0, 0, 8;
    %load/v 8, v0115BD00_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115C018_0, 0, 8;
    %load/v 8, v0115C120_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0115C178_0, 0, 8;
    %jmp T_20;
    .thread T_20;
    .scope S_01118448;
T_21 ;
    %wait E_0111CD80;
    %vpi_call 10 48 "$display", "ID_EX", v0115CBA8_0;
    %jmp T_21;
    .thread T_21;
    .scope S_011182B0;
T_22 ;
    %wait E_0111E280;
    %load/v 8, v0115BB48_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_22.0, 4;
    %delay 1000, 0;
    %load/v 8, v0115B410_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_22.2, 4;
    %load/v 8, v0115BA40_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0115B678_0, 0, 8;
    %jmp T_22.3;
T_22.2 ;
    %load/v 8, v0115B258_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0115B678_0, 0, 8;
T_22.3 ;
T_22.0 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_011182B0;
T_23 ;
    %wait E_0111E200;
    %load/v 8, v0115BB48_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_23.0, 4;
    %delay 1000, 0;
    %load/v 8, v0115B4C0_0, 32;
    %set/v v0115B728_0, 8, 32;
    %load/v 8, v0115B990_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_23.2, 6;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_23.3, 6;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_23.4, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_23.5, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_23.6, 6;
    %jmp T_23.7;
T_23.2 ;
    %set/v v0115B3B8_0, 0, 4;
    %load/v 8, v0115B258_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v0115B468_0, 8, 32;
    %load/v 8, v0115B468_0, 32;
    %set/v v0115B678_0, 8, 32;
    %jmp T_23.7;
T_23.3 ;
    %set/v v0115B3B8_0, 0, 4;
    %load/v 8, v0115B258_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v0115B468_0, 8, 32;
    %load/v 8, v0115B468_0, 32;
    %set/v v0115B678_0, 8, 32;
    %jmp T_23.7;
T_23.4 ;
    %set/v v0115B3B8_0, 0, 4;
    %jmp T_23.7;
T_23.5 ;
    %movi 8, 1, 4;
    %set/v v0115B3B8_0, 8, 4;
    %jmp T_23.7;
T_23.6 ;
    %load/v 8, v0115B888_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_23.8, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_23.9, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_23.10, 6;
    %jmp T_23.11;
T_23.8 ;
    %set/v v0115B3B8_0, 0, 4;
    %jmp T_23.11;
T_23.9 ;
    %movi 8, 1, 4;
    %set/v v0115B3B8_0, 8, 4;
    %jmp T_23.11;
T_23.10 ;
    %movi 8, 2, 4;
    %set/v v0115B3B8_0, 8, 4;
    %jmp T_23.11;
T_23.11 ;
    %jmp T_23.7;
T_23.7 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_011182B0;
T_24 ;
    %wait E_0111D260;
    %ix/load 0, 1, 0;
    %assign/v0 v0115B308_0, 0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_011182B0;
T_25 ;
    %wait E_0111E440;
    %load/v 8, v0115BB48_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_25.0, 4;
    %delay 1000, 0;
    %load/v 8, v0115B620_0, 32;
    %load/v 40, v0115B678_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_25.2, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0115B308_0, 0, 1;
    %jmp T_25.3;
T_25.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0115B308_0, 0, 0;
T_25.3 ;
    %load/v 8, v0115B3B8_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_25.4, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_25.5, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_25.6, 6;
    %jmp T_25.7;
T_25.4 ;
    %vpi_call 11 126 "$display", "data1=%d, data2=%d \012", v0115B620_0, v0115B678_0;
    %load/v 8, v0115B620_0, 32;
    %load/v 40, v0115B678_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0115B9E8_0, 0, 8;
    %jmp T_25.7;
T_25.5 ;
    %load/v 8, v0115B620_0, 32;
    %load/v 40, v0115B678_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0115B9E8_0, 0, 8;
    %jmp T_25.7;
T_25.6 ;
    %load/v 8, v0115B620_0, 32;
    %load/v 40, v0115B678_0, 32;
    %mul 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0115B9E8_0, 0, 8;
    %jmp T_25.7;
T_25.7 ;
    %load/v 8, v0115B200_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v0115B308_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_25.8, 8;
    %vpi_call 11 146 "$display", "hello";
    %load/v 8, v0115B258_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v0115B468_0, 8, 32;
T_25.8 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_011182B0;
T_26 ;
    %wait E_0111E1E0;
    %load/v 8, v0115BB48_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_26.0, 4;
    %load/v 8, v0115B200_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v0115B308_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_26.2, 8;
    %vpi_call 11 165 "$display", "hello";
    %load/v 8, v0115B258_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v0115B468_0, 8, 32;
    %load/v 8, v0115B468_0, 32;
    %load/v 40, v0115B4C0_0, 32;
    %add 8, 40, 32;
    %set/v v0115BCA8_0, 8, 32;
    %load/v 8, v0115BCA8_0, 32;
    %cassign/v v0115B728_0, 8, 32;
    %cassign/link v0115B728_0, v0115BCA8_0;
T_26.2 ;
T_26.0 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_011182B0;
T_27 ;
    %wait E_0111D9C0;
    %load/v 40, v0115BB48_0, 1;
    %mov 41, 0, 1;
    %cmpi/u 40, 0, 2;
    %jmp/0xz  T_27.0, 4;
    %load/v 40, v0115B9E8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0115BAF0_0, 0, 40;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_011182B0;
T_28 ;
    %wait E_0111CD80;
    %vpi_call 11 184 "$display", "EX", v0115BAF0_0;
    %jmp T_28;
    .thread T_28;
    .scope S_01118558;
T_29 ;
    %wait E_0111D260;
    %set/v v0115BA98_0, 1, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_01118558;
T_30 ;
    %wait E_0111CD80;
    %load/v 40, v0115B2B0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0115BBF8_0, 0, 40;
    %load/v 40, v0115B518_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115B830_0, 0, 40;
    %load/v 40, v0115BBA0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115B938_0, 0, 40;
    %load/v 40, v0115A9F0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0115AAF8_0, 0, 40;
    %load/v 40, v0115B5C8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115B780_0, 0, 40;
    %load/v 40, v0115B360_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115B7D8_0, 0, 40;
    %jmp T_30;
    .thread T_30;
    .scope S_01118558;
T_31 ;
    %wait E_0111CD80;
    %vpi_call 12 31 "$display", "EX_DM", v0115BBF8_0;
    %jmp T_31;
    .thread T_31;
    .scope S_011183C0;
T_32 ;
    %wait E_0111D260;
    %movi 40, 4, 32;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115AF70, 0, 40;
t_99 ;
    %movi 40, 2, 32;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115AF70, 0, 40;
t_100 ;
    %movi 40, 3, 32;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115AF70, 0, 40;
t_101 ;
    %movi 40, 5, 32;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115AF70, 0, 40;
t_102 ;
    %movi 40, 7, 32;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115AF70, 0, 40;
t_103 ;
    %movi 40, 8, 32;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115AF70, 0, 40;
t_104 ;
    %movi 40, 9, 32;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115AF70, 0, 40;
t_105 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115AF70, 0, 0;
t_106 ;
    %movi 40, 1, 32;
    %ix/load 3, 8, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115AF70, 0, 40;
t_107 ;
    %movi 40, 4, 32;
    %ix/load 3, 9, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115AF70, 0, 40;
t_108 ;
    %jmp T_32;
    .thread T_32;
    .scope S_011183C0;
T_33 ;
    %wait E_0111D240;
    %delay 1000, 0;
    %load/v 40, v0115B020_0, 1;
    %mov 41, 0, 2;
    %cmpi/u 40, 1, 3;
    %jmp/0xz  T_33.0, 4;
    %ix/getv 3, v0115AEC0_0;
    %load/av 40, v0115AF70, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0115AAA0_0, 0, 40;
T_33.0 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_011183C0;
T_34 ;
    %wait E_0111D300;
    %delay 1000, 0;
    %load/v 40, v0115ABA8_0, 1;
    %mov 41, 0, 2;
    %cmpi/u 40, 1, 3;
    %jmp/0xz  T_34.0, 4;
    %load/v 40, v0115B078_0, 32;
    %ix/getv 3, v0115AEC0_0;
    %jmp/1 t_109, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115AF70, 0, 40;
t_109 ;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_01118910;
T_35 ;
    %wait E_0111CD20;
    %set/v v01110010_0, 1, 1;
    %jmp T_35;
    .thread T_35;
    .scope S_01118910;
T_36 ;
    %wait E_0111CD80;
    %load/v 40, v0115AC58_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0115ACB0_0, 0, 40;
    %load/v 40, v0115AC00_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115AA48_0, 0, 40;
    %load/v 40, v0115ADB8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115AE10_0, 0, 40;
    %load/v 40, v0115AD08_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0115AD60_0, 0, 40;
    %load/v 40, v01128100_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011280A8_0, 0, 40;
    %jmp T_36;
    .thread T_36;
    .scope S_01118910;
T_37 ;
    %wait E_0111CD80;
    %vpi_call 14 30 "$display", "DM_WB", v011280A8_0, " ", v0115ACB0_0;
    %jmp T_37;
    .thread T_37;
    .scope S_01118A20;
T_38 ;
    %wait E_0111CD80;
    %load/v 40, v010E1668_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v01279950_0, 0, 40;
    %load/v 40, v012799A8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v010E1300_0, 0, 40;
    %load/v 40, v010EF1D8_0, 1;
    %mov 41, 0, 2;
    %cmpi/u 40, 1, 3;
    %jmp/0xz  T_38.0, 4;
    %load/v 40, v01116F80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01128050_0, 0, 40;
    %jmp T_38.1;
T_38.0 ;
    %load/v 40, v010E3420_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01128050_0, 0, 40;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_01118A20;
T_39 ;
    %wait E_0111CD80;
    %vpi_call 15 22 "$display", "Writeback ", v01279950_0, " ", v01128050_0;
    %jmp T_39;
    .thread T_39;
    .scope S_01118800;
T_40 ;
    %wait E_0111CCC0;
    %delay 10000, 0;
    %load/v 40, v0115FA60_0, 1;
    %inv 40, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115FA60_0, 0, 40;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_01118800;
T_41 ;
    %vpi_call 2 233 "$monitor", "time=%3d, reg_wr_data=%d \012", $time, v01160598_0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115FA60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01160C78_0, 0, 1;
    %delay 500000, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01160C78_0, 0, 0;
    %end;
    .thread T_41;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "pipeline.v";
    "./IF_Unit/Instruction_Memory.v";
    "./registers/IF_ID_reg.v";
    "./decode_unit/controlunit.v";
    "./decode_unit/instruction_decoder.v";
    "./decode_unit/Mux2_1_5.v";
    "./decode_unit/RegisterFile.v";
    "./decode_unit/SignExtend.v";
    "./registers/ID_EX_reg.v";
    "./execution/EX.v";
    "./registers/EX_DM_reg.v";
    "./data_memory/data_memory.v";
    "./registers/DM_WB_reg.v";
    "./write_back/write_back.v";
