#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Nov 27 21:04:08 2019
# Process ID: 27932
# Current directory: C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20268 C:\Users\nekha\OneDrive\GitHub\TD4\Vivado\TD4E\TD4E.xpr
# Log file: C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/vivado.log
# Journal file: C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.xpr
update_compile_order -fileset sources_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:core:1.0 [get_ips  design_1_core_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_core_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_core_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.ip_user_files -ipstatic_source_dir C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.cache/compile_simlib/modelsim} {questa=C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.cache/compile_simlib/questa} {riviera=C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.cache/compile_simlib/riviera} {activehdl=C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -name rtl_1
report_ip_status -name ip_status 
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
open_bd_design {C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:core:1.0 [get_ips  design_1_core_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_core_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_core_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_core_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.ip_user_files -ipstatic_source_dir C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.cache/compile_simlib/modelsim} {questa=C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.cache/compile_simlib/questa} {riviera=C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.cache/compile_simlib/riviera} {activehdl=C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
wait_on_run design_1_core_0_0_synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -name rtl_2
current_design rtl_1
close_design
open_bd_design {C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:core:1.0 [get_ips  design_1_core_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_core_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_core_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.ip_user_files -ipstatic_source_dir C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.cache/compile_simlib/modelsim} {questa=C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.cache/compile_simlib/questa} {riviera=C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.cache/compile_simlib/riviera} {activehdl=C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property location {227 -70} [get_bd_intf_ports IO]
set_property location {224 -91} [get_bd_intf_ports to_RAM]
set_property location {233 -110} [get_bd_intf_ports to_ROM]
close [ open C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/new/Adapters.sv w ]
add_files C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/new/Adapters.sv
update_compile_order -fileset sources_1
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 io_to_gpio
set_property location {255 -46} [get_bd_intf_ports io_to_gpio]
delete_bd_objs [get_bd_intf_nets core_0_IO] [get_bd_intf_ports IO]
undo
undo
delete_bd_objs [get_bd_intf_ports io_to_gpio]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property location {2.5 687 -206} [get_bd_cells blk_mem_gen_0]
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {4} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_A_Write_Rate {0} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_0]
set_property -dict [list CONFIG.Write_Width_A {4} CONFIG.Write_Depth_A {8} CONFIG.Read_Width_A {4} CONFIG.Write_Width_B {4} CONFIG.Read_Width_B {4}] [get_bd_cells blk_mem_gen_0]
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells blk_mem_gen_0]
set_property location {2 696 -145} [get_bd_cells blk_mem_gen_0]
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8}] [get_bd_cells blk_mem_gen_0]
set_property -dict [list CONFIG.Write_Depth_A {256} CONFIG.Enable_A {Always_Enabled}] [get_bd_cells blk_mem_gen_0]
set_property location {2 673 -297} [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_1
endgroup
delete_bd_objs [get_bd_cells blk_mem_gen_1]
connect_bd_net [get_bd_ports clk] [get_bd_pins blk_mem_gen_0/clka]
delete_bd_objs [get_bd_nets clk_1]
connect_bd_net [get_bd_ports clk] [get_bd_pins core_0/clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_1
endgroup
set_property location {3 674 -178} [get_bd_cells blk_mem_gen_1]
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {256} CONFIG.Write_Depth_A {8} CONFIG.Read_Width_A {256} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {256} CONFIG.Read_Width_B {256} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_1]
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8}] [get_bd_cells blk_mem_gen_1]
set_property -dict [list CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells blk_mem_gen_1]
delete_bd_objs [get_bd_intf_nets core_0_ROM] [get_bd_intf_ports to_ROM]
delete_bd_objs [get_bd_intf_nets core_0_RAM] [get_bd_intf_ports to_RAM]
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8}] [get_bd_cells blk_mem_gen_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {2.5 406 -197} [get_bd_cells xlslice_0]
export_ip_user_files -of_objects  [get_files C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/new/Adapters.sv] -no_script -reset -force -quiet
remove_files  C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/new/Adapters.sv
delete_bd_objs [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins core_0/bank] [get_bd_pins blk_mem_gen_1/addra]
delete_bd_objs [get_bd_nets core_0_bank]
connect_bd_net [get_bd_pins core_0/ram_w] [get_bd_pins blk_mem_gen_1/wea]
startgroup
endgroup
connect_bd_net [get_bd_pins core_0/ram_read] [get_bd_pins blk_mem_gen_1/douta]
connect_bd_net [get_bd_pins core_0/ram_write] [get_bd_pins blk_mem_gen_1/dina]
set_property location {3 685 32} [get_bd_cells blk_mem_gen_1]
set_property location {2 687 93} [get_bd_cells blk_mem_gen_1]
set_property location {2 686 -193} [get_bd_cells blk_mem_gen_0]
set_property location {1.5 495 -194} [get_bd_cells blk_mem_gen_0]
close [ open C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/new/address_modifier.sv w ]
add_files C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/new/address_modifier.sv
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
save_bd_design
