Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/guo/Desktop/computer-composition-lab/CO_Lab1/test_isim_beh.exe -prj C:/Users/guo/Desktop/computer-composition-lab/CO_Lab1/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/guo/Desktop/computer-composition-lab/CO_Lab1/alu.v" into library work
Analyzing Verilog file "C:/Users/guo/Desktop/computer-composition-lab/CO_Lab1/test.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module add1
Compiling module add2
Compiling module add4
Compiling module add8
Compiling module add16
Compiling module add32
Compiling module sub32
Compiling module multiplex32_16
Compiling module multiplex1_16
Compiling module alu
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable C:/Users/guo/Desktop/computer-composition-lab/CO_Lab1/test_isim_beh.exe
Fuse Memory Usage: 29908 KB
Fuse CPU Usage: 546 ms
