IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.05   0.07   0.69    1.20      48 M     58 M    0.17    0.23    0.10    0.12     6664     3582        4     65
   1    1     0.07   0.11   0.65    1.19      53 M     63 M    0.15    0.16    0.07    0.09     3752       55     5123     62
   2    0     0.03   0.51   0.06    0.62     595 K   1583 K    0.62    0.14    0.00    0.01       56       14        4     64
   3    1     0.06   0.67   0.08    0.60    2847 K   3509 K    0.19    0.30    0.01    0.01      112      196      144     62
   4    0     0.14   0.43   0.31    0.77    9218 K     19 M    0.53    0.58    0.01    0.01      504      336       33     65
   5    1     0.17   0.38   0.44    0.93      40 M     49 M    0.19    0.30    0.02    0.03     1960      544     4428     61
   6    0     0.05   0.63   0.07    0.62    3409 K   4346 K    0.22    0.15    0.01    0.01       56      118       16     65
   7    1     0.08   0.12   0.68    1.17      58 M     68 M    0.14    0.17    0.07    0.09     2296      100     7277     61
   8    0     0.12   0.39   0.32    0.78    9481 K     19 M    0.51    0.61    0.01    0.02      504      383        3     65
   9    1     0.01   1.10   0.01    0.61     214 K    317 K    0.33    0.18    0.00    0.00        0        7        4     62
  10    0     0.01   0.32   0.03    0.60     283 K   1120 K    0.75    0.10    0.00    0.01        0       14        5     63
  11    1     0.06   0.09   0.70    1.20      66 M     79 M    0.16    0.14    0.10    0.12     5544      159     9333     60
  12    0     0.10   0.28   0.34    0.81      12 M     22 M    0.45    0.56    0.01    0.02     1680      594      125     64
  13    1     0.06   0.82   0.08    0.70    1410 K   4187 K    0.66    0.36    0.00    0.01      112      180       10     61
  14    0     0.04   0.15   0.24    0.69    8112 K     14 M    0.42    0.66    0.02    0.04     4256      786        5     65
  15    1     0.04   0.23   0.17    0.61      17 M     23 M    0.25    0.55    0.05    0.06     5824     4943        3     61
  16    0     0.00   0.20   0.01    0.60     222 K    361 K    0.38    0.12    0.01    0.02       56       13        5     65
  17    1     0.03   0.52   0.07    0.60    2253 K   4134 K    0.46    0.21    0.01    0.01        0       22       79     62
  18    0     0.03   0.15   0.23    0.67    7589 K     13 M    0.44    0.67    0.02    0.04     4872      798        5     66
  19    1     0.09   0.37   0.24    0.67      19 M     29 M    0.32    0.51    0.02    0.03     4480     4667      154     63
  20    0     0.12   0.72   0.16    0.62    1731 K   6082 K    0.72    0.52    0.00    0.01       56       45        4     65
  21    1     0.06   0.30   0.22    0.64      20 M     28 M    0.27    0.50    0.03    0.04     6384     5040      146     63
  22    0     0.07   0.23   0.33    0.79      10 M     17 M    0.42    0.60    0.01    0.02     4144      880       47     65
  23    1     0.11   0.61   0.17    0.67    3329 K   4342 K    0.23    0.54    0.00    0.00      224       68      156     64
  24    0     0.06   0.59   0.10    0.64    3158 K   4019 K    0.21    0.30    0.01    0.01       56       54       31     66
  25    1     0.03   0.21   0.16    0.60      17 M     23 M    0.24    0.55    0.05    0.07     4312     5342        1     63
  26    0     0.09   0.25   0.35    0.83      10 M     18 M    0.44    0.60    0.01    0.02     4928     1042       99     65
  27    1     0.10   0.65   0.16    0.63    3047 K   4087 K    0.25    0.49    0.00    0.00      168      100      139     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.28   0.23    0.81     124 M    200 M    0.38    0.52    0.01    0.02    27832     8659      386     58
 SKT    1     0.07   0.26   0.27    0.89     307 M    385 M    0.20    0.33    0.03    0.04    35168    21423    26997     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.27   0.25    0.85     432 M    585 M    0.26    0.41    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   71 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 29.73 %

 C1 core residency: 47.25 %; C3 core residency: 5.08 %; C6 core residency: 17.94 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.27 => corresponds to 6.63 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.67 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       28 G     28 G   |   29%    29%   
 SKT    1       10 G     10 G   |   10%    10%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   77 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    40.85    38.98     269.02      20.21         327.94
 SKT   1    12.54     9.66     258.42      13.64         314.41
---------------------------------------------------------------------------------------------------------------
       *    53.40    48.64     527.43      33.85         317.99
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.10   0.99    1.22      43 M     51 M    0.16    0.17    0.05    0.05     3696     1831        3     64
   1    1     0.09   0.32   0.28    0.73      29 M     34 M    0.14    0.32    0.03    0.04     2576       30     2497     63
   2    0     0.02   0.46   0.03    0.71     513 K   1106 K    0.54    0.28    0.00    0.01       56       24        7     63
   3    1     0.06   0.56   0.11    0.64    3028 K   3896 K    0.22    0.33    0.00    0.01      392       63      151     63
   4    0     0.06   0.06   0.92    1.22      41 M     49 M    0.16    0.16    0.07    0.09     3416     1734        2     63
   5    1     0.13   0.40   0.33    0.79      29 M     36 M    0.19    0.32    0.02    0.03     3248      217     2192     62
   6    0     0.05   0.85   0.06    0.75     670 K   1648 K    0.59    0.31    0.00    0.00       56       40       13     63
   7    1     0.06   0.09   0.60    1.15      40 M     47 M    0.15    0.16    0.07    0.08     2296       31     1570     62
   8    0     0.04   0.04   0.85    1.22      39 M     46 M    0.16    0.18    0.10    0.12     2240      924        1     62
   9    1     0.01   1.20   0.01    0.62     261 K    382 K    0.32    0.22    0.00    0.00      448       14       10     63
  10    0     0.00   0.38   0.01    0.60     175 K    258 K    0.32    0.18    0.01    0.01        0        9        5     63
  11    1     0.05   0.09   0.58    1.12      40 M     48 M    0.16    0.14    0.08    0.09     3024       56     1494     61
  12    0     0.04   0.04   0.85    1.22      39 M     46 M    0.16    0.18    0.11    0.12      840      892      110     63
  13    1     0.03   0.53   0.06    0.60    1861 K   2940 K    0.37    0.29    0.01    0.01       56       94       54     62
  14    0     0.07   0.10   0.66    1.20      17 M     24 M    0.30    0.41    0.02    0.04     4480      911       38     63
  15    1     0.06   0.36   0.17    0.60      12 M     19 M    0.36    0.59    0.02    0.03     4312      954        1     62
  16    0     0.01   0.43   0.02    0.60     239 K    547 K    0.56    0.13    0.00    0.01       56       12        5     64
  17    1     0.00   0.45   0.00    0.60     167 K    250 K    0.33    0.23    0.01    0.01       56        7        8     63
  18    0     0.07   0.10   0.70    1.22      17 M     26 M    0.33    0.42    0.02    0.04     4760      972       82     64
  19    1     0.03   0.22   0.15    0.60      12 M     17 M    0.29    0.60    0.04    0.06     4928      950        3     64
  20    0     0.01   1.25   0.01    0.60     149 K    211 K    0.29    0.18    0.00    0.00      112       14        1     65
  21    1     0.03   0.20   0.15    0.60      13 M     18 M    0.28    0.59    0.05    0.06     4368      993        4     65
  22    0     0.07   0.10   0.69    1.20      18 M     26 M    0.29    0.40    0.03    0.04     4200      978       45     65
  23    1     0.09   0.57   0.16    0.69    2258 K   3217 K    0.30    0.53    0.00    0.00      112       22       82     64
  24    0     0.01   0.50   0.03    0.75     515 K    791 K    0.35    0.32    0.00    0.01        0       14       25     65
  25    1     0.06   0.33   0.17    0.60      11 M     19 M    0.39    0.59    0.02    0.03     5376      964        1     63
  26    0     0.10   0.13   0.79    1.23      20 M     29 M    0.30    0.39    0.02    0.03     4536     1077        7     63
  27    1     0.14   0.68   0.20    0.63    4009 K   6978 K    0.43    0.54    0.00    0.01      840       85      125     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.10   0.47    1.20     240 M    305 M    0.21    0.27    0.04    0.05    28448     9432      344     57
 SKT    1     0.06   0.28   0.21    0.79     201 M    259 M    0.22    0.40    0.02    0.03    32032     4480     8192     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.15   0.34    1.03     441 M    564 M    0.22    0.34    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   14 G ; Active cycles:   96 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 33.01 %

 C1 core residency: 35.14 %; C3 core residency: 4.63 %; C6 core residency: 27.22 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.15 => corresponds to 3.86 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.32 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       21 G     21 G   |   22%    22%   
 SKT    1     8900 M   8875 M   |    9%     9%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   60 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    42.54    34.49     295.22      19.86         429.34
 SKT   1     9.20     6.62     240.93      12.22         393.94
---------------------------------------------------------------------------------------------------------------
       *    51.74    41.11     536.15      32.08         412.89
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.14   0.16   0.85    1.22      38 M     46 M    0.19    0.17    0.03    0.03     3584      964        3     64
   1    1     0.06   0.10   0.63    1.19      36 M     44 M    0.16    0.18    0.06    0.07     1456       39     1654     62
   2    0     0.07   0.58   0.12    0.61    1077 K   3277 K    0.67    0.43    0.00    0.00        0       23        2     63
   3    1     0.07   0.58   0.12    0.61    3456 K   4404 K    0.22    0.39    0.00    0.01      224      145      145     62
   4    0     0.06   0.08   0.72    1.21      34 M     41 M    0.15    0.16    0.06    0.07     3304      843        2     64
   5    1     0.07   0.12   0.62    1.18      36 M     43 M    0.16    0.17    0.05    0.06     1736       99     1652     62
   6    0     0.01   1.08   0.01    0.72     285 K    428 K    0.33    0.27    0.00    0.00        0       18       10     64
   7    1     0.08   0.09   0.87    1.20      61 M     72 M    0.15    0.17    0.08    0.09     3416      111     4933     61
   8    0     0.07   0.12   0.62    1.21      26 M     34 M    0.23    0.20    0.04    0.05      224       58       13     63
   9    1     0.01   1.43   0.01    0.63     296 K    415 K    0.29    0.19    0.00    0.00      336       10        8     62
  10    0     0.02   0.74   0.02    0.97     285 K    566 K    0.50    0.53    0.00    0.00        0       30        1     63
  11    1     0.07   0.09   0.75    1.20      55 M     67 M    0.17    0.15    0.08    0.10     6384       50     8808     61
  12    0     0.09   0.26   0.33    0.80      13 M     19 M    0.34    0.49    0.02    0.02     2464      223       28     64
  13    1     0.03   0.48   0.07    0.60    2019 K   3373 K    0.40    0.27    0.01    0.01       56       18       43     61
  14    0     0.03   0.10   0.35    0.84      12 M     18 M    0.32    0.53    0.04    0.05     3808      414        7     64
  15    1     0.03   0.18   0.15    0.60      16 M     21 M    0.22    0.52    0.06    0.08     4256     1673        2     62
  16    0     0.01   0.61   0.02    0.67     279 K    587 K    0.52    0.17    0.00    0.01      168       18        5     64
  17    1     0.00   0.47   0.00    0.60     148 K    214 K    0.31    0.24    0.01    0.01       56       12        5     63
  18    0     0.11   0.18   0.59    1.14      14 M     22 M    0.37    0.46    0.01    0.02     4704      545        4     64
  19    1     0.03   0.19   0.15    0.60      17 M     21 M    0.22    0.52    0.06    0.08     4536     1745        3     64
  20    0     0.02   0.40   0.04    0.65     251 K   1233 K    0.80    0.10    0.00    0.01      112       15        5     65
  21    1     0.03   0.18   0.15    0.60      18 M     23 M    0.20    0.50    0.07    0.09     5320     1801        5     64
  22    0     0.03   0.10   0.31    0.78      10 M     16 M    0.33    0.56    0.04    0.05     4368      455       31     65
  23    1     0.15   0.60   0.25    0.68    5644 K   8870 K    0.36    0.53    0.00    0.01      336      120      201     64
  24    0     0.03   0.50   0.06    0.64    1288 K   1669 K    0.23    0.12    0.00    0.01      112       13       95     65
  25    1     0.08   0.40   0.21    0.63      17 M     26 M    0.32    0.50    0.02    0.03     5320     1975        4     63
  26    0     0.04   0.12   0.34    0.83      11 M     17 M    0.37    0.54    0.03    0.04     5264      562        7     64
  27    1     0.10   0.66   0.16    0.68    2737 K   3951 K    0.31    0.51    0.00    0.00      504       87       94     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.16   0.31    1.00     164 M    224 M    0.27    0.37    0.02    0.03    28112     4181      213     57
 SKT    1     0.06   0.20   0.29    0.94     275 M    342 M    0.19    0.32    0.03    0.04    33936     7885    17557     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.18   0.30    0.97     439 M    566 M    0.22    0.34    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   85 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.31 %

 C1 core residency: 36.40 %; C3 core residency: 3.92 %; C6 core residency: 28.37 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.18 => corresponds to 4.52 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.37 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       24 G     24 G   |   25%    25%   
 SKT    1     9452 M   9450 M   |    9%     9%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   68 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    40.73    34.81     272.42      19.54         442.71
 SKT   1    11.74     7.76     253.43      12.88         411.70
---------------------------------------------------------------------------------------------------------------
       *    52.46    42.57     525.85      32.42         422.64
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.03   0.04   0.72    1.24      31 M     38 M    0.17    0.17    0.11    0.13     1064      383        6     64
   1    1     0.07   0.15   0.49    1.02      34 M     40 M    0.15    0.23    0.05    0.06     1904       26     1225     62
   2    0     0.01   0.33   0.02    0.60     439 K    915 K    0.52    0.15    0.01    0.01      280       15        7     63
   3    1     0.07   0.57   0.12    0.63    3165 K   4004 K    0.21    0.37    0.00    0.01      224       89      128     62
   4    0     0.07   0.09   0.70    1.18      29 M     35 M    0.17    0.17    0.04    0.05     1904      262        2     64
   5    1     0.07   0.12   0.62    1.15      35 M     42 M    0.16    0.18    0.05    0.06     1960       87     1404     62
   6    0     0.05   0.73   0.07    0.64    1338 K   2483 K    0.46    0.15    0.00    0.00        0       28        9     63
   7    1     0.06   0.09   0.68    1.19      40 M     47 M    0.15    0.16    0.07    0.08     2128       36     1710     61
   8    0     0.07   0.07   0.91    1.25      40 M     47 M    0.16    0.20    0.06    0.07     3024      669        2     63
   9    1     0.03   0.51   0.06    0.60    1620 K   2622 K    0.38    0.26    0.01    0.01       56       50       28     62
  10    0     0.04   0.59   0.08    0.62    1061 K   2524 K    0.58    0.16    0.00    0.01      168       17        4     63
  11    1     0.05   0.09   0.62    1.15      39 M     47 M    0.17    0.14    0.07    0.09     2912       69     1828     61
  12    0     0.03   0.04   0.79    1.24      35 M     42 M    0.16    0.17    0.11    0.13     3528      540       35     63
  13    1     0.01   0.81   0.01    0.83     274 K    482 K    0.43    0.43    0.00    0.00      112       25        6     62
  14    0     0.04   0.07   0.53    1.08      15 M     21 M    0.28    0.44    0.04    0.06     4536      654       35     64
  15    1     0.03   0.20   0.15    0.60      14 M     19 M    0.24    0.55    0.05    0.06     6104     1428        1     62
  16    0     0.01   0.49   0.03    0.75     327 K    806 K    0.59    0.32    0.00    0.01      112       25        5     64
  17    1     0.03   0.47   0.07    0.68    1717 K   2741 K    0.37    0.26    0.01    0.01      168       59       43     63
  18    0     0.14   0.17   0.84    1.25      20 M     28 M    0.30    0.37    0.01    0.02     5768      682       10     63
  19    1     0.06   0.33   0.18    0.60      15 M     22 M    0.32    0.53    0.03    0.04     5992     1329        1     64
  20    0     0.04   0.51   0.08    0.65    2999 K   3734 K    0.20    0.20    0.01    0.01      168      105        1     65
  21    1     0.03   0.19   0.14    0.60      15 M     20 M    0.24    0.54    0.06    0.07     5936     1411        5     64
  22    0     0.03   0.06   0.50    1.03      14 M     21 M    0.29    0.45    0.05    0.07     4256      618       41     65
  23    1     0.13   0.70   0.18    0.61    3273 K   6473 K    0.49    0.57    0.00    0.01      336       74       69     64
  24    0     0.01   0.45   0.03    0.72     448 K    967 K    0.54    0.29    0.00    0.01        0       17       23     65
  25    1     0.05   0.26   0.19    0.60      15 M     21 M    0.29    0.53    0.03    0.05     7448     1447       64     63
  26    0     0.03   0.07   0.50    1.03      14 M     20 M    0.32    0.46    0.04    0.06     3640      728        9     64
  27    1     0.08   0.59   0.14    0.65    2388 K   3276 K    0.27    0.46    0.00    0.00      504       64       80     64
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.04   0.11   0.41    1.12     208 M    267 M    0.22    0.29    0.03    0.04    28448     4743      189     57
 SKT    1     0.05   0.21   0.26    0.88     223 M    281 M    0.21    0.35    0.03    0.04    35784     6194     6592     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.15   0.34    1.02     431 M    549 M    0.21    0.32    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:   94 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 33.09 %

 C1 core residency: 34.67 %; C3 core residency: 7.52 %; C6 core residency: 24.72 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.15 => corresponds to 3.66 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.23 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       21 G     21 G   |   22%    22%   
 SKT    1     7530 M   7531 M   |    7%     7%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   58 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    41.96    33.45     283.94      19.52         481.71
 SKT   1    10.38     7.79     250.71      12.69         464.79
---------------------------------------------------------------------------------------------------------------
       *    52.35    41.23     534.64      32.21         472.75
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.03   0.04   0.71    1.24      29 M     36 M    0.17    0.16    0.11    0.13     2240      299        3     64
   1    1     0.09   0.13   0.68    1.20      34 M     42 M    0.19    0.21    0.04    0.05     1848       36      927     62
   2    0     0.01   0.33   0.02    0.63     416 K    819 K    0.49    0.13    0.01    0.01      448       13        6     63
   3    1     0.04   0.55   0.08    0.61    2193 K   2698 K    0.19    0.22    0.01    0.01      392       77      103     62
   4    0     0.07   0.09   0.77    1.24      29 M     35 M    0.17    0.16    0.04    0.05     1904      264        9     63
   5    1     0.12   0.16   0.73    1.20      35 M     44 M    0.20    0.22    0.03    0.04     2296      134      972     61
   6    0     0.06   0.62   0.09    0.67    1355 K   2684 K    0.50    0.30    0.00    0.00      504       45        9     64
   7    1     0.06   0.09   0.68    1.19      39 M     46 M    0.15    0.17    0.07    0.08     2912       34     1855     60
   8    0     0.06   0.07   0.88    1.24      38 M     45 M    0.16    0.16    0.07    0.08     2968      549        3     63
   9    1     0.03   0.53   0.06    0.62    1790 K   3018 K    0.41    0.25    0.01    0.01       56       34       39     62
  10    0     0.07   0.52   0.13    0.61    5265 K   6365 K    0.17    0.08    0.01    0.01        0       74        6     63
  11    1     0.04   0.07   0.67    1.18      38 M     46 M    0.16    0.13    0.09    0.10     2856       18     1768     61
  12    0     0.03   0.04   0.81    1.24      35 M     42 M    0.16    0.17    0.12    0.15     3024      536       31     63
  13    1     0.01   1.00   0.01    0.64     195 K    270 K    0.28    0.21    0.00    0.01      112       16        6     62
  14    0     0.04   0.07   0.57    1.13      15 M     22 M    0.29    0.43    0.04    0.06     3920      709       11     64
  15    1     0.03   0.22   0.14    0.61      13 M     18 M    0.25    0.55    0.04    0.06     5824      949        1     62
  16    0     0.04   0.64   0.07    0.62    1192 K   2239 K    0.47    0.13    0.00    0.01       56       27        7     64
  17    1     0.03   0.64   0.04    0.60     804 K   2729 K    0.71    0.30    0.00    0.01      112       39        2     63
  18    0     0.07   0.11   0.64    1.21      15 M     22 M    0.30    0.41    0.02    0.03     4480      607        8     64
  19    1     0.03   0.20   0.14    0.60      13 M     18 M    0.26    0.56    0.05    0.07     4480     1014        1     64
  20    0     0.04   0.49   0.09    0.66    2898 K   3639 K    0.20    0.13    0.01    0.01        0       83        4     64
  21    1     0.06   0.31   0.19    0.60      16 M     23 M    0.30    0.49    0.03    0.04     4312      845       58     64
  22    0     0.04   0.06   0.61    1.17      15 M     22 M    0.31    0.43    0.04    0.06     5096      711       64     65
  23    1     0.10   0.70   0.15    0.60    2860 K   4323 K    0.34    0.59    0.00    0.00      448       51       86     65
  24    0     0.01   0.34   0.02    0.60     431 K    626 K    0.31    0.13    0.01    0.01      112        4       22     65
  25    1     0.03   0.18   0.14    0.60      14 M     18 M    0.24    0.55    0.06    0.08     5880     1018        4     63
  26    0     0.03   0.07   0.49    1.03      14 M     20 M    0.31    0.45    0.04    0.06     3472      695        7     64
  27    1     0.09   0.58   0.16    0.70    2447 K   3469 K    0.29    0.49    0.00    0.00      280       64       82     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.04   0.10   0.42    1.12     206 M    264 M    0.22    0.27    0.04    0.05    28224     4616      190     57
 SKT    1     0.05   0.20   0.28    0.94     217 M    275 M    0.21    0.34    0.03    0.04    31808     4329     5904     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.14   0.35    1.04     423 M    540 M    0.22    0.31    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:   97 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 33.43 %

 C1 core residency: 33.47 %; C3 core residency: 5.36 %; C6 core residency: 27.75 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.14 => corresponds to 3.44 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.20 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       21 G     21 G   |   22%    22%   
 SKT    1     7096 M   7100 M   |    7%     7%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   57 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    42.23    33.18     283.56      19.35         503.83
 SKT   1    10.19     7.39     251.35      12.46         493.93
---------------------------------------------------------------------------------------------------------------
       *    52.42    40.56     534.91      31.82         498.63
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.35   0.26    0.70    9354 K     16 M    0.42    0.55    0.01    0.02      896      124        4     64
   1    1     0.10   0.13   0.73    1.21      46 M     57 M    0.18    0.19    0.05    0.06     5824      115     3817     63
   2    0     0.01   0.34   0.02    0.60     419 K    912 K    0.54    0.13    0.01    0.01       56       12        8     64
   3    1     0.10   0.78   0.13    0.61    2909 K   5565 K    0.48    0.45    0.00    0.01      336       67       64     63
   4    0     0.03   0.04   0.76    1.22      38 M     46 M    0.16    0.19    0.12    0.15     4200     1376        7     64
   5    1     0.10   0.36   0.29    0.74      30 M     35 M    0.14    0.33    0.03    0.03     2296      200     2478     63
   6    0     0.06   0.71   0.09    0.66    3167 K   3923 K    0.19    0.11    0.00    0.01        0      118       12     64
   7    1     0.07   0.11   0.62    1.16      41 M     48 M    0.15    0.17    0.06    0.07     2240       34     1667     62
   8    0     0.08   0.09   0.87    1.22      39 M     50 M    0.21    0.23    0.05    0.06     2520     1082       94     63
   9    1     0.00   0.74   0.00    0.60     224 K    308 K    0.27    0.18    0.01    0.01        0        5        7     63
  10    0     0.00   0.22   0.01    0.60     175 K    456 K    0.61    0.13    0.01    0.02        0        8        2     63
  11    1     0.08   0.13   0.67    1.20      43 M     51 M    0.17    0.16    0.05    0.06     3248       95     1839     61
  12    0     0.04   0.05   0.80    1.22      39 M     46 M    0.16    0.18    0.09    0.11     2296     1063      129     63
  13    1     0.00   1.15   0.00    0.63     135 K    188 K    0.28    0.20    0.00    0.00       56       14        3     62
  14    0     0.04   0.08   0.44    0.95      14 M     20 M    0.31    0.49    0.04    0.05     4312      869        8     63
  15    1     0.05   0.27   0.19    0.61      15 M     22 M    0.31    0.54    0.03    0.04     4424     1030       64     62
  16    0     0.06   0.61   0.09    0.66    1320 K   3063 K    0.57    0.22    0.00    0.01      336       46        9     64
  17    1     0.00   0.51   0.00    0.60     140 K    202 K    0.31    0.25    0.01    0.01       56        8        3     63
  18    0     0.07   0.12   0.56    1.11      16 M     23 M    0.30    0.45    0.02    0.04     4088      772        5     64
  19    1     0.03   0.21   0.15    0.60      14 M     19 M    0.28    0.57    0.04    0.06     4312     1150        0     64
  20    0     0.08   0.54   0.15    0.64    5755 K   6822 K    0.16    0.20    0.01    0.01      112      157        2     65
  21    1     0.03   0.19   0.15    0.60      15 M     20 M    0.24    0.55    0.06    0.08     2968     1044        3     65
  22    0     0.07   0.12   0.53    1.06      14 M     21 M    0.34    0.46    0.02    0.03     3976      755       46     65
  23    1     0.09   0.65   0.14    0.63    2802 K   3661 K    0.23    0.51    0.00    0.00      224       27      124     64
  24    0     0.02   0.43   0.04    0.69     513 K   1292 K    0.60    0.23    0.00    0.01        0       21       28     65
  25    1     0.10   0.42   0.24    0.66      16 M     25 M    0.37    0.51    0.02    0.03     4088     1069       40     63
  26    0     0.04   0.09   0.48    1.01      13 M     20 M    0.37    0.50    0.03    0.05     4760      984        6     64
  27    1     0.09   0.69   0.14    0.64    2606 K   3666 K    0.29    0.51    0.00    0.00      448       84       82     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.13   0.36    1.04     196 M    261 M    0.25    0.34    0.03    0.04    27552     7387      360     57
 SKT    1     0.06   0.25   0.25    0.88     232 M    295 M    0.21    0.36    0.03    0.03    30520     4942    10191     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.18   0.31    0.97     429 M    557 M    0.23    0.35    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   85 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.56 %

 C1 core residency: 35.70 %; C3 core residency: 5.29 %; C6 core residency: 27.45 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.18 => corresponds to 4.49 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.37 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       23 G     23 G   |   23%    23%   
 SKT    1     8344 M   8349 M   |    8%     8%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   62 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    41.42    34.84     280.51      19.74         415.08
 SKT   1    10.48     8.10     245.10      12.80         399.30
---------------------------------------------------------------------------------------------------------------
       *    51.89    42.94     525.60      32.54         406.28
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.35   0.29   1.20    1.20      58 M     76 M    0.24    0.16    0.02    0.02     1400      553        2     63
   1    1     0.10   0.30   0.34    0.81      39 M     45 M    0.14    0.30    0.04    0.04     2072       29     4552     63
   2    0     0.08   0.62   0.12    0.66    3725 K   5114 K    0.27    0.17    0.00    0.01      168       78        5     63
   3    1     0.07   0.62   0.12    0.61    4108 K   5103 K    0.19    0.33    0.01    0.01      504       62      134     63
   4    0     0.10   0.13   0.74    1.20      31 M     48 M    0.35    0.33    0.03    0.05      952      296        2     63
   5    1     0.12   0.23   0.51    1.02      48 M     54 M    0.12    0.22    0.04    0.05      448      264      445     63
   6    0     0.10   0.78   0.13    0.67    1401 K   4228 K    0.67    0.46    0.00    0.00      224       58       10     63
   7    1     0.10   0.12   0.79    1.21      58 M     69 M    0.16    0.17    0.06    0.07     6104      100     6120     61
   8    0     0.08   0.26   0.31    0.78      11 M     20 M    0.41    0.53    0.01    0.03     2128      300        1     63
   9    1     0.01   1.59   0.01    0.67     231 K    345 K    0.33    0.19    0.00    0.00        0        7        8     62
  10    0     0.05   0.59   0.09    0.64    2943 K   3738 K    0.21    0.34    0.01    0.01       56       46        2     63
  11    1     0.06   0.08   0.71    1.20      56 M     66 M    0.15    0.14    0.10    0.12     4984       24     6403     61
  12    0     0.14   0.32   0.42    0.90      11 M     21 M    0.45    0.57    0.01    0.02     2184      274      124     64
  13    1     0.01   1.42   0.01    0.65     266 K    363 K    0.27    0.21    0.00    0.00      168       24        8     63
  14    0     0.08   0.18   0.48    0.98      13 M     24 M    0.42    0.50    0.02    0.03     3248      826        8     64
  15    1     0.06   0.33   0.19    0.60      13 M     21 M    0.38    0.57    0.02    0.03     3808     1347        2     62
  16    0     0.00   0.35   0.01    0.60     234 K    356 K    0.34    0.14    0.01    0.02      224       13        4     64
  17    1     0.01   0.98   0.01    0.80     375 K    580 K    0.35    0.42    0.00    0.00      224       31        6     63
  18    0     0.04   0.12   0.34    0.82      12 M     20 M    0.36    0.53    0.03    0.05     6440      837        7     65
  19    1     0.06   0.35   0.19    0.60      14 M     21 M    0.35    0.58    0.02    0.03     4088     1263        0     64
  20    0     0.00   0.16   0.01    0.60     208 K    534 K    0.61    0.10    0.01    0.02      336       28        2     66
  21    1     0.03   0.20   0.15    0.60      14 M     19 M    0.26    0.58    0.05    0.06     4816     1351        7     65
  22    0     0.04   0.11   0.33    0.81      13 M     19 M    0.33    0.54    0.04    0.06     5992      832       31     65
  23    1     0.14   0.68   0.21    0.63    5074 K   7503 K    0.32    0.55    0.00    0.01      224       83      175     65
  24    0     0.01   0.29   0.03    0.61     392 K   1171 K    0.67    0.08    0.00    0.01        0       13       19     66
  25    1     0.03   0.19   0.15    0.60      14 M     19 M    0.26    0.58    0.05    0.07     5320     1415        3     64
  26    0     0.05   0.14   0.37    0.86      13 M     20 M    0.37    0.53    0.03    0.04     4032      801        5     65
  27    1     0.12   0.72   0.17    0.61    2923 K   5371 K    0.46    0.57    0.00    0.00      280      108       82     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.08   0.24   0.33    0.95     176 M    267 M    0.34    0.42    0.02    0.02    27384     4955      222     57
 SKT    1     0.07   0.26   0.25    0.86     272 M    339 M    0.20    0.36    0.03    0.04    33040     6108    17945     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.25   0.29    0.91     449 M    607 M    0.26    0.39    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:   81 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.96 %

 C1 core residency: 41.04 %; C3 core residency: 3.83 %; C6 core residency: 23.17 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.25 => corresponds to 6.29 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.83 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       25 G     25 G   |   26%    26%   
 SKT    1       10 G     10 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   72 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    41.19    37.03     278.40      19.86         350.67
 SKT   1    10.24     8.34     245.54      12.87         330.45
---------------------------------------------------------------------------------------------------------------
       *    51.43    45.37     523.94      32.73         337.86
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.29   0.26    0.70      10 M     17 M    0.40    0.59    0.01    0.02      560      145        3     65
   1    1     0.08   0.12   0.64    1.16      48 M     57 M    0.15    0.20    0.06    0.07     6944       40     5127     62
   2    0     0.15   0.59   0.26    0.69    7291 K     10 M    0.27    0.13    0.00    0.01        0       14        6     63
   3    1     0.05   0.61   0.08    0.61    2519 K   3155 K    0.20    0.28    0.01    0.01      504       64       76     62
   4    0     0.08   0.31   0.27    0.72      12 M     19 M    0.37    0.50    0.01    0.02      672      199        3     64
   5    1     0.08   0.13   0.63    1.15      48 M     57 M    0.15    0.19    0.06    0.07     5712      176     4852     62
   6    0     0.03   0.80   0.04    0.67     437 K   1368 K    0.68    0.18    0.00    0.00      672       18       12     64
   7    1     0.09   0.12   0.76    1.20      52 M     62 M    0.16    0.19    0.06    0.07      280      103      329     61
   8    0     0.05   0.07   0.72    1.20      40 M     48 M    0.16    0.19    0.09    0.10     4368     1561        1     63
   9    1     0.02   1.25   0.02    0.79     376 K    623 K    0.40    0.39    0.00    0.00        0       19        8     63
  10    0     0.00   0.44   0.00    0.60     136 K    184 K    0.26    0.19    0.01    0.01       56        5        1     63
  11    1     0.09   0.12   0.74    1.20      54 M     64 M    0.15    0.15    0.06    0.07      336       35       73     61
  12    0     0.05   0.06   0.72    1.20      41 M     49 M    0.16    0.18    0.09    0.11     4424     1517       61     64
  13    1     0.01   0.96   0.01    0.64     220 K    306 K    0.28    0.19    0.00    0.01      112       22        4     62
  14    0     0.07   0.16   0.45    0.95      14 M     21 M    0.34    0.51    0.02    0.03     4032      631       16     64
  15    1     0.06   0.33   0.19    0.60      15 M     23 M    0.32    0.53    0.02    0.04     5040      569       67     62
  16    0     0.06   0.60   0.11    0.64     977 K   3462 K    0.72    0.35    0.00    0.01      168       40        4     64
  17    1     0.00   0.87   0.00    0.60     149 K    221 K    0.32    0.25    0.00    0.01      112       10        2     63
  18    0     0.07   0.17   0.43    0.93      13 M     21 M    0.35    0.52    0.02    0.03     4984      684       16     64
  19    1     0.03   0.21   0.14    0.60      14 M     19 M    0.25    0.57    0.05    0.07     4816      437        1     64
  20    0     0.03   0.49   0.05    0.69     439 K   1732 K    0.75    0.23    0.00    0.01        0       45        6     65
  21    1     0.03   0.20   0.14    0.60      14 M     18 M    0.24    0.57    0.05    0.07     3584      461       16     65
  22    0     0.07   0.16   0.45    0.96      12 M     21 M    0.41    0.52    0.02    0.03     5320      582      218     65
  23    1     0.12   0.70   0.16    0.63    3267 K   5727 K    0.43    0.57    0.00    0.00      280       40       73     64
  24    0     0.02   0.46   0.05    0.60    1374 K   1656 K    0.17    0.11    0.01    0.01       56      184       99     65
  25    1     0.06   0.34   0.16    0.60      14 M     21 M    0.32    0.55    0.03    0.04     4144      477        1     63
  26    0     0.08   0.19   0.44    0.95      11 M     21 M    0.47    0.53    0.01    0.03     3472      569       30     64
  27    1     0.20   0.69   0.28    0.73    6994 K     11 M    0.39    0.57    0.00    0.01      616      125      159     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.20   0.30    0.93     167 M    239 M    0.30    0.41    0.02    0.03    28784     6194      476     57
 SKT    1     0.06   0.23   0.28    0.94     277 M    347 M    0.20    0.34    0.03    0.04    32480     2578    10788     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.21   0.29    0.93     445 M    587 M    0.24    0.37    0.03    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   82 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.35 %

 C1 core residency: 42.78 %; C3 core residency: 4.29 %; C6 core residency: 21.58 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.21 => corresponds to 5.36 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.57 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       26 G     26 G   |   27%    27%   
 SKT    1     9657 M   9664 M   |   10%    10%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   71 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    42.05    36.87     278.41      19.99         388.98
 SKT   1    10.32     6.65     252.01      12.42         371.71
---------------------------------------------------------------------------------------------------------------
       *    52.38    43.52     530.42      32.41         377.82
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.03   0.05   0.69    1.20      47 M     55 M    0.15    0.17    0.15    0.17     5600     3299        5     64
   1    1     0.12   0.35   0.34    0.80      38 M     43 M    0.13    0.34    0.03    0.04     2688       33     3803     63
   2    0     0.06   0.60   0.10    0.63    3699 K   4795 K    0.23    0.12    0.01    0.01        0       42        4     63
   3    1     0.05   0.65   0.08    0.60    2499 K   3116 K    0.20    0.30    0.00    0.01      560       66      116     63
   4    0     0.07   0.17   0.38    0.86      18 M     29 M    0.35    0.49    0.03    0.04      728      718        2     64
   5    1     0.17   0.38   0.46    0.93      39 M     49 M    0.20    0.33    0.02    0.03     3136      389     3980     63
   6    0     0.08   0.68   0.12    0.68    3764 K   4418 K    0.15    0.30    0.00    0.01      392       66        5     64
   7    1     0.07   0.10   0.69    1.19      56 M     66 M    0.15    0.15    0.08    0.09     3528       61     5612     62
   8    0     0.12   0.24   0.49    0.96      19 M     30 M    0.37    0.44    0.02    0.03     1568      570        0     63
   9    1     0.01   1.26   0.01    0.65     191 K    304 K    0.37    0.17    0.00    0.00      112        4        8     63
  10    0     0.05   0.59   0.08    0.67    2870 K   3682 K    0.22    0.14    0.01    0.01        0       43        6     63
  11    1     0.03   0.05   0.57    1.13      53 M     61 M    0.13    0.13    0.20    0.23     3192       27     5359     62
  12    0     0.10   0.24   0.42    0.91      15 M     24 M    0.38    0.54    0.01    0.02     2072      405      147     63
  13    1     0.04   0.53   0.08    0.63    2478 K   4288 K    0.42    0.23    0.01    0.01     1792       61       56     62
  14    0     0.08   0.19   0.44    0.96      12 M     21 M    0.40    0.55    0.02    0.03     4536      929       52     63
  15    1     0.06   0.30   0.20    0.61      15 M     22 M    0.33    0.56    0.03    0.04     4312     1413       72     62
  16    0     0.05   0.66   0.08    0.63    1366 K   3054 K    0.55    0.18    0.00    0.01      392       40        4     63
  17    1     0.00   0.47   0.00    0.60     169 K    253 K    0.33    0.21    0.01    0.02       56        8        5     64
  18    0     0.04   0.12   0.31    0.79      10 M     17 M    0.38    0.59    0.03    0.04     4648      967       18     64
  19    1     0.03   0.21   0.16    0.60      14 M     19 M    0.28    0.59    0.04    0.06     4144     1544        1     64
  20    0     0.00   0.22   0.01    0.60     228 K    555 K    0.59    0.14    0.01    0.02      280       33        5     65
  21    1     0.03   0.20   0.15    0.60      12 M     18 M    0.29    0.61    0.04    0.06     5320     1686        2     65
  22    0     0.04   0.12   0.32    0.79      10 M     17 M    0.40    0.58    0.03    0.05     4704      967       37     65
  23    1     0.12   0.69   0.17    0.61    3379 K   5772 K    0.41    0.55    0.00    0.00      336       48      105     65
  24    0     0.01   0.45   0.03    0.71     458 K   1042 K    0.56    0.27    0.00    0.01      392       18       25     65
  25    1     0.03   0.21   0.15    0.60      12 M     18 M    0.30    0.61    0.04    0.06     5040     1673        2     64
  26    0     0.14   0.24   0.61    1.15      11 M     25 M    0.55    0.54    0.01    0.02     3752      975        6     63
  27    1     0.18   0.74   0.24    0.67    5371 K   9857 K    0.46    0.51    0.00    0.01      336      182      133     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.21   0.29    0.92     158 M    238 M    0.34    0.46    0.02    0.03    29064     9072      316     57
 SKT    1     0.07   0.29   0.24    0.82     255 M    322 M    0.21    0.39    0.03    0.03    34552     7195    19254     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.25   0.26    0.88     414 M    560 M    0.26    0.42    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   74 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.11 %

 C1 core residency: 41.99 %; C3 core residency: 4.51 %; C6 core residency: 23.39 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.25 => corresponds to 6.14 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.62 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       25 G     25 G   |   26%    26%   
 SKT    1       10 G     10 G   |   10%    10%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   72 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    39.59    38.35     276.97      19.94         338.19
 SKT   1    10.14     8.10     243.12      12.90         318.13
---------------------------------------------------------------------------------------------------------------
       *    49.73    46.45     520.09      32.84         325.40
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.10   0.32   0.31    0.77      10 M     17 M    0.37    0.55    0.01    0.02      448      236        0     65
   1    1     0.16   0.21   0.77    1.22      56 M     70 M    0.20    0.23    0.03    0.04     3808     1242     6884     62
   2    0     0.01   0.47   0.03    0.60     449 K   1050 K    0.57    0.14    0.00    0.01      168       15        4     63
   3    1     0.07   0.59   0.11    0.61    3446 K   4448 K    0.23    0.39    0.01    0.01      168       90      109     63
   4    0     0.08   0.10   0.79    1.21      43 M     52 M    0.19    0.24    0.05    0.06     4536     2262        2     63
   5    1     0.13   0.28   0.46    0.96      34 M     41 M    0.16    0.33    0.03    0.03     1680      307     3114     63
   6    0     0.11   0.68   0.16    0.66    4258 K   5998 K    0.29    0.29    0.00    0.01      168       54       13     63
   7    1     0.06   0.09   0.72    1.20      50 M     59 M    0.14    0.16    0.08    0.09     7280       16     4236     61
   8    0     0.11   0.14   0.76    1.16      33 M     43 M    0.22    0.31    0.03    0.04      448     1635     1161     63
   9    1     0.01   1.05   0.01    0.60     224 K    367 K    0.39    0.15    0.00    0.00        0        5        7     63
  10    0     0.00   0.16   0.01    0.60     226 K    539 K    0.58    0.14    0.01    0.02      112        9        5     63
  11    1     0.04   0.07   0.49    1.01      43 M     49 M    0.12    0.17    0.12    0.14     2352        3     3738     62
  12    0     0.09   0.11   0.86    1.21      44 M     54 M    0.18    0.25    0.05    0.06     7168     2388      148     63
  13    1     0.03   0.43   0.06    0.61    1800 K   3274 K    0.45    0.23    0.01    0.01      224       39       48     62
  14    0     0.04   0.11   0.34    0.83      11 M     17 M    0.35    0.53    0.03    0.05     3976      882        8     64
  15    1     0.03   0.19   0.15    0.60      13 M     18 M    0.26    0.56    0.05    0.07     4480     1207        2     63
  16    0     0.07   0.67   0.11    0.65    1223 K   3565 K    0.66    0.42    0.00    0.00       56       55        4     64
  17    1     0.01   0.97   0.01    0.62     232 K    314 K    0.26    0.21    0.00    0.01      392       10        5     64
  18    0     0.03   0.09   0.33    0.82      11 M     17 M    0.33    0.53    0.04    0.06     3864      852        6     64
  19    1     0.03   0.19   0.15    0.60      14 M     19 M    0.25    0.54    0.05    0.07     4424     1205        2     64
  20    0     0.05   0.55   0.09    0.65    3457 K   4296 K    0.20    0.15    0.01    0.01      168      183        5     65
  21    1     0.06   0.35   0.18    0.60      14 M     21 M    0.34    0.54    0.02    0.04     5040     1080        3     64
  22    0     0.03   0.11   0.32    0.80      11 M     17 M    0.34    0.54    0.03    0.05     4088      842       37     65
  23    1     0.13   0.66   0.19    0.62    4435 K   7146 K    0.38    0.55    0.00    0.01      224       95      116     64
  24    0     0.01   0.36   0.04    0.61     610 K   1419 K    0.57    0.10    0.00    0.01      112       14        4     65
  25    1     0.03   0.21   0.15    0.60      14 M     19 M    0.27    0.55    0.05    0.06     4816     1246        1     64
  26    0     0.04   0.12   0.33    0.82      11 M     17 M    0.35    0.54    0.03    0.04     4312      927        9     65
  27    1     0.09   0.63   0.14    0.65    2638 K   3523 K    0.25    0.49    0.00    0.00     1008       54       89     64
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.17   0.32    0.95     188 M    255 M    0.26    0.39    0.02    0.03    29624    10354     1406     57
 SKT    1     0.06   0.24   0.26    0.88     255 M    319 M    0.20    0.36    0.03    0.04    35896     6599    18354     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.20   0.29    0.92     443 M    574 M    0.23    0.37    0.03    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   80 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.45 %

 C1 core residency: 38.14 %; C3 core residency: 5.39 %; C6 core residency: 25.02 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 5.10 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.47 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       23 G     24 G   |   24%    24%   
 SKT    1       11 G     10 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   70 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    40.05    36.76     277.25      19.93         366.71
 SKT   1    10.60     7.69     245.32      12.73         329.30
---------------------------------------------------------------------------------------------------------------
       *    50.64    44.44     522.57      32.66         344.61
