# OpenFile test_m.v
vsim test
# vsim test 
# Start time: 17:24:24 on Oct 15,2020
# Loading work.test
# Loading work.m
vlog test_m.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:24:39 on Oct 15,2020
# vlog -reportprogress 300 test_m.v 
# -- Compiling module m
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 17:24:39 on Oct 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim test
# End time: 17:24:45 on Oct 15,2020, Elapsed time: 0:00:21
# Errors: 0, Warnings: 0
# vsim test 
# Start time: 17:24:46 on Oct 15,2020
# Loading work.test
# Loading work.m
view wave
# .main_pane.wave.interior.cs.body.pw.wf
add wave *
run 200
run 130
# ** Note: $finish    : test_m.v(43)
#    Time: 241 ns  Iteration: 0  Instance: /test
# 1
# Break in Module test at test_m.v line 43
vlog test_m.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:26:19 on Oct 15,2020
# vlog -reportprogress 300 test_m.v 
# -- Compiling module m
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 17:26:20 on Oct 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim test
# End time: 17:26:25 on Oct 15,2020, Elapsed time: 0:01:39
# Errors: 0, Warnings: 0
# vsim test 
# Start time: 17:26:25 on Oct 15,2020
# Loading work.test
# Loading work.m
view wave
# .main_pane.wave.interior.cs.body.pw.wf
add wave *
run 130
# End time: 17:32:41 on Oct 15,2020, Elapsed time: 0:06:16
# Errors: 0, Warnings: 0
