#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000b42880 .scope module, "Demux_1x2_8Bits" "Demux_1x2_8Bits" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "In";
    .port_info 1 /INPUT 1 "clk4";
    .port_info 2 /INPUT 1 "clk2";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "validIn";
    .port_info 5 /OUTPUT 1 "outValid0";
    .port_info 6 /OUTPUT 1 "outValid1";
    .port_info 7 /OUTPUT 8 "data_out0";
    .port_info 8 /OUTPUT 8 "data_out1";
o0000000000b78fd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000b431c0_0 .net "In", 7 0, o0000000000b78fd8;  0 drivers
v0000000000b42a10_0 .var "ValorAnterior_out0", 7 0;
v0000000000b42ab0_0 .var "ValorAnterior_out1", 7 0;
o0000000000b79068 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000b42b50_0 .net "clk", 0 0, o0000000000b79068;  0 drivers
o0000000000b79098 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000b744f0_0 .net "clk2", 0 0, o0000000000b79098;  0 drivers
o0000000000b790c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000b74590_0 .net "clk4", 0 0, o0000000000b790c8;  0 drivers
v0000000000b74630_0 .var "data_out0", 7 0;
v0000000000b746d0_0 .var "data_out1", 7 0;
v0000000000b74770_0 .var "outValid0", 0 0;
v0000000000bbb840_0 .var "outValid1", 0 0;
v0000000000bbb8e0_0 .var "selector", 0 0;
v0000000000bbb980_0 .var "selector2", 0 0;
o0000000000b79218 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000bbba20_0 .net "validIn", 0 0, o0000000000b79218;  0 drivers
v0000000000bbbe30_0 .var "validTemp_In", 0 0;
v0000000000bbc330_0 .var "validTemp_In1", 0 0;
E_0000000000c9ae20 .event posedge, v0000000000b42b50_0;
E_0000000000c9b3a0 .event negedge, v0000000000b74590_0;
E_0000000000c9aae0 .event edge, v0000000000bbb8e0_0, v0000000000b431c0_0, v0000000000bbba20_0;
E_0000000000c9afa0 .event posedge, v0000000000b74590_0;
    .scope S_0000000000b42880;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bbb8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bbb980_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000000000b42880;
T_1 ;
    %wait E_0000000000c9afa0;
    %load/vec4 v0000000000b744f0_0;
    %assign/vec4 v0000000000bbb8e0_0, 0;
    %load/vec4 v0000000000bbb980_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0000000000bbb980_0, 0;
    %load/vec4 v0000000000bbb8e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0000000000b431c0_0;
    %assign/vec4 v0000000000b42a10_0, 0;
    %load/vec4 v0000000000bbba20_0;
    %assign/vec4 v0000000000bbbe30_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000b42880;
T_2 ;
    %wait E_0000000000c9aae0;
    %load/vec4 v0000000000bbb8e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0000000000b431c0_0;
    %store/vec4 v0000000000b42ab0_0, 0, 8;
    %load/vec4 v0000000000bbba20_0;
    %store/vec4 v0000000000bbc330_0, 0, 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000b42880;
T_3 ;
    %wait E_0000000000c9b3a0;
    %load/vec4 v0000000000b42a10_0;
    %assign/vec4 v0000000000b74630_0, 0;
    %load/vec4 v0000000000bbbe30_0;
    %assign/vec4 v0000000000b74770_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000b42880;
T_4 ;
    %wait E_0000000000c9ae20;
    %load/vec4 v0000000000b42ab0_0;
    %assign/vec4 v0000000000b746d0_0, 0;
    %load/vec4 v0000000000bbc330_0;
    %assign/vec4 v0000000000bbb840_0, 0;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    ".\Demux_1x2_8Bits.v";
