/* 
 *	HT Editor
 *	x86opc.cc
 *
 *	Copyright (C) 1999-2002 Stefan Weyergraf
 *	Copyright (C) 2005-2006 Sebastian Biallas (sb@biallas.net)
 *
 *	This program is free software; you can redistribute it and/or modify
 *	it under the terms of the GNU General Public License version 2 as
 *	published by the Free Software Foundation.
 *
 *	This program is distributed in the hope that it will be useful,
 *	but WITHOUT ANY WARRANTY; without even the implied warranty of
 *	MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *	GNU General Public License for more details.
 *
 *	You should have received a copy of the GNU General Public License
 *	along with this program; if not, write to the Free Software
 *	Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
 */

#include "x86opc.h"

/* 	Percent tokens in strings:
	First char after '%':
		A - direct address
		C - reg of r/m picks control register
		D - reg of r/m picks debug register
		E - r/m picks operand
		F - flags register
		G - reg of r/m picks general register
		I - immediate data (takes extended size, data size)
		J - relative IP offset
		M - r/m picks memory
		O - no r/m, offset only
		P - reg of r/m picks mm register (mm0-mm7)
		PR - mod of r/m picks mm register only (mm0-mm7)
		Q - r/m picks mm operand (mm0-mm7/mem64)
		R - mod of r/m picks register only
		S - reg of r/m picks segment register
		T - reg of r/m picks test register
		V - reg of r/m picks xmm register (xmm0-xmm7)
		VR - mod of r/m picks xmm register only (xmm0-xmm7)
		W - r/m picks xmm operand (xmm0-xmm7/mem128)
		X - DS:ESI
		Y - ES:EDI
		2 - prefix of two-unsigned char opcode
		3 - prefix of 3DNow! opcode
		e - put in 'e' if use32 (second char is part of reg name)
		    put in 'w' for use16 or 'd' for use32 (second char is 'w')
		f - floating point (second char is esc value)
		g - do r/m group n (where n may be one of 0-9,A-Z)
		p - prefix
		s - size override (second char is a)
		+ - make default signed
	Second char after '%':
		a - two words in memory (BOUND)
		b - byte
		c - byte or word
		d - dword
		p - 32 or 48 bit pointer
		q - quadword
		o - doublequadword (128 bits)
		s - six unsigned char pseudo-descriptor
		v - word or dword (PM64: or qword)
		w - word
		F - use floating regs in mod/rm
		+ - always sign
		- - sign if negative
		1-8 - group number, esc value, etc
*/

#define _064	TYPE_0, 0, INFO_DEFAULT_64, SIZE_0
#define Ap	TYPE_A, 0, 0, SIZE_P
#define Cd	TYPE_C, 0, 0, SIZE_D
#define Dd	TYPE_D, 0, 0, SIZE_D
#define E	TYPE_E, 0, 0, SIZE_0
#define Eb	TYPE_E, 0, 0, SIZE_B
#define Ew	TYPE_E, 0, 0, SIZE_W
#define Ed	TYPE_E, 0, 0, SIZE_D
#define Eq	TYPE_E, 0, 0, SIZE_Q
#define Er	TYPE_E, 0, 0, SIZE_R
#define Ev	TYPE_E, 0, 0, SIZE_V
#define Ev64	TYPE_E, 0, INFO_DEFAULT_64, SIZE_V
#define Es	TYPE_E, 0, 0, SIZE_S
#define El	TYPE_E, 0, 0, SIZE_L
#define Et	TYPE_E, 0, 0, SIZE_T
#define Gb	TYPE_G, 0, 0, SIZE_B
#define Gw	TYPE_G, 0, 0, SIZE_W
#define Gv	TYPE_G, 0, 0, SIZE_V
#define Gd	TYPE_G, 0, 0, SIZE_D
#define Gr	TYPE_G, 0, 0, SIZE_R
#define Ib	TYPE_I, 0, 0, SIZE_B
#define Iw	TYPE_I, 0, 0, SIZE_W
#define Iv	TYPE_I, 0, 0, SIZE_VV
#define Iv64	TYPE_I, 0, INFO_DEFAULT_64, SIZE_VV
#define Ivq	TYPE_I, 0, 0, SIZE_V
#define Ibv	TYPE_I, 0, 0, SIZE_BV
#define sIbv	TYPE_Is,0, 0, SIZE_BV
#define sIbv64	TYPE_Is,0, INFO_DEFAULT_64, SIZE_BV
#define Jb	TYPE_J, 0, 0, SIZE_B
#define Jv	TYPE_J, 0, 0, SIZE_VV
#define M	TYPE_M, 0, 0, SIZE_0
#define Mw	TYPE_M, 0, 0, SIZE_W
#define Md	TYPE_M, 0, 0, SIZE_D
#define Mp	TYPE_M, 0, 0, SIZE_P
#define Mq	TYPE_M, 0, 0, SIZE_Q
#define Mr	TYPE_M, 0, 0, SIZE_R
#define Mo	TYPE_M, 0, 0, SIZE_O
#define Ms	TYPE_M, 0, 0, SIZE_S
#define Ml	TYPE_M, 0, 0, SIZE_L
#define Mt	TYPE_M, 0, 0, SIZE_T
#define Ma	TYPE_M, 0, 0, SIZE_A
#define Mu	TYPE_M, 0, 0, SIZE_U
#define Ob	TYPE_O, 0, 0, SIZE_B
#define Ov	TYPE_O, 0, 0, SIZE_V
#define Pd	TYPE_P, 0, 0, SIZE_D
#define Pq	TYPE_P, 0, 0, SIZE_Q
#define Pu	TYPE_P, 0, 0, SIZE_U
#define PRq	TYPE_PR, 0, 0, SIZE_Q
#define PRu	TYPE_PR, 0, 0, SIZE_U
#define Qd	TYPE_Q, 0, 0, SIZE_D
#define Qq	TYPE_Q, 0, 0, SIZE_Q
#define Qu	TYPE_Q, 0, 0, SIZE_U
#define Qz	TYPE_Q, 0, 0, SIZE_Z
#define Rw	TYPE_R, 0, 0, SIZE_W
#define Rd	TYPE_R, 0, 0, SIZE_D
#define Sw	TYPE_S, 0, 0, SIZE_W
#define Td	TYPE_T, 0, 0, SIZE_D
#define Vd	TYPE_V, 0, 0, SIZE_D
#define Vq	TYPE_V, 0, 0, SIZE_Q
#define Vo	TYPE_V, 0, 0, SIZE_O
#define Vu	TYPE_V, 0, 0, SIZE_U
#define Vz	TYPE_V, 0, 0, SIZE_Z
#define VRq	TYPE_VR, 0, 0, SIZE_Q
#define VRo	TYPE_VR, 0, 0, SIZE_O
#define Wd	TYPE_W, 0, 0, SIZE_D
#define Wq	TYPE_W, 0, 0, SIZE_Q
#define WQ	TYPE_W, 0, 0x66, SIZE_Q    // requires 0x66 prefix
#define Wo	TYPE_W, 0, 0, SIZE_O
#define WO	TYPE_W, 0, 0x66, SIZE_O    // requires 0x66 prefix
#define Wu	TYPE_W, 0, 0, SIZE_U
#define Wz	TYPE_W, 0, 0, SIZE_Z

#define Ft	TYPE_F, 0, 0, SIZE_T

#define __st	TYPE_Fx, 0, 0, SIZE_T

#define __1	TYPE_Ix, 1, 0, SIZE_B
#define __3	TYPE_Ix, 3, 0, SIZE_B		/* for int 3 */

#define X__al	TYPE_RXx, 0, 0, SIZE_B
#define X__cl	TYPE_RXx, 1, 0, SIZE_B

#define __al	TYPE_Rx, 0, 0, SIZE_B
#define __cl	TYPE_Rx, 1, 0, SIZE_B
#define __dl	TYPE_Rx, 2, 0, SIZE_B
#define __bl	TYPE_Rx, 3, 0, SIZE_B
#define __ah	TYPE_Rx, 4, 0, SIZE_B
#define __ch	TYPE_Rx, 5, 0, SIZE_B
#define __dh	TYPE_Rx, 6, 0, SIZE_B
#define __bh	TYPE_Rx, 7, 0, SIZE_B

#define X__ax	TYPE_RXx, 0, 0, SIZE_V

#define __ax	TYPE_Rx, 0, 0, SIZE_V
#define __cx	TYPE_Rx, 1, 0, SIZE_V
#define __dx	TYPE_Rx, 2, 0, SIZE_V
#define __bx	TYPE_Rx, 3, 0, SIZE_V
#define __sp	TYPE_Rx, 4, 0, SIZE_V
#define __bp	TYPE_Rx, 5, 0, SIZE_V
#define __si	TYPE_Rx, 6, 0, SIZE_V
#define __di	TYPE_Rx, 7, 0, SIZE_V

#define __ax64	TYPE_Rx, 0, INFO_DEFAULT_64, SIZE_V
#define __cx64	TYPE_Rx, 1, INFO_DEFAULT_64, SIZE_V
#define __dx64	TYPE_Rx, 2, INFO_DEFAULT_64, SIZE_V
#define __bx64	TYPE_Rx, 3, INFO_DEFAULT_64, SIZE_V
#define __sp64	TYPE_Rx, 4, INFO_DEFAULT_64, SIZE_V
#define __bp64	TYPE_Rx, 5, INFO_DEFAULT_64, SIZE_V
#define __si64	TYPE_Rx, 6, INFO_DEFAULT_64, SIZE_V
#define __di64	TYPE_Rx, 7, INFO_DEFAULT_64, SIZE_V

#define X__axw	TYPE_RXx, 0, 0, SIZE_W
#define X__dxw	TYPE_RXx, 2, 0, SIZE_W

#define __axdq	TYPE_Rx, 0, 0, SIZE_R
#define __cxdq	TYPE_Rx, 1, 0, SIZE_R
#define __dxdq	TYPE_Rx, 2, 0, SIZE_R
#define __bxdq	TYPE_Rx, 3, 0, SIZE_R
#define __spdq	TYPE_Rx, 4, 0, SIZE_R
#define __bpdq	TYPE_Rx, 5, 0, SIZE_R
#define __sidq	TYPE_Rx, 6, 0, SIZE_R
#define __didq	TYPE_Rx, 7, 0, SIZE_R

#define __es	TYPE_Sx, 0, 0, SIZE_W
#define __cs	TYPE_Sx, 1, 0, SIZE_W
#define __ss	TYPE_Sx, 2, 0, SIZE_W
#define __ds	TYPE_Sx, 3, 0, SIZE_W
#define __fs	TYPE_Sx, 4, 0, SIZE_W
#define __gs	TYPE_Sx, 5, 0, SIZE_W

#define __st0	TYPE_F, 0, 0, SIZE_T
#define __st1	TYPE_F, 1, 0, SIZE_T
#define __st2	TYPE_F, 2, 0, SIZE_T
#define __st3	TYPE_F, 3, 0, SIZE_T
#define __st4	TYPE_F, 4, 0, SIZE_T
#define __st5	TYPE_F, 5, 0, SIZE_T
#define __st6	TYPE_F, 6, 0, SIZE_T
#define __st7	TYPE_F, 7, 0, SIZE_T

const char *x86_regs[4][8] = {
{"al",  "cl",  "dl",  "bl",  "ah",  "ch",  "dh",  "bh"},
{"ax",  "cx",  "dx",  "bx",  "sp",  "bp",  "si",  "di"},
{"eax", "ecx", "edx", "ebx", "esp", "ebp", "esi", "edi"},
{"rax", "rcx", "rdx", "rbx", "rsp", "rbp", "rsi", "rdi"},
};

const char *x86_64regs[4][16] = {
{"al",  "cl",  "dl",   "bl",   "spl",  "bpl",  "sil",  "dil",
 "r8b", "r9b", "r10b", "r11b", "r12b", "r13b", "r14b", "r15b"},
{"ax",  "cx",  "dx",   "bx",   "sp",   "bp",   "si",   "di",
 "r8w", "r9w", "r10w", "r11w", "r12w", "r13w", "r14w", "r15w"},
{"eax", "ecx", "edx",  "ebx",  "esp",  "ebp",  "esi",  "edi",
 "r8d", "r9d", "r10d", "r11d", "r12d", "r13d", "r14d", "r15d"},
{"rax", "rcx", "rdx",  "rbx",  "rsp",  "rbp",  "rsi",  "rdi",
 "r8",  "r9",  "r10",  "r11",  "r12",  "r13",  "r14",  "r15"},
};

const char *x86_ipregs[4] = {
 "", "ip", "eip", "rip",
};

const char *x86_segs[8] = {
"es", "cs", "ss", "ds", "fs", "gs", 0, 0
};

#define GROUP_OPC_0F38		0
#define GROUP_OPC_0F3A		1

#define GROUP_80		0
#define GROUP_81		1
#define GROUP_83		2
#define GROUP_8F		3
#define GROUP_C0		4
#define GROUP_C1		5
#define GROUP_C6		6
#define GROUP_C7                7
#define GROUP_D0		8
#define GROUP_D1		9
#define GROUP_D2		10
#define GROUP_D3		11
#define GROUP_F6		12
#define GROUP_F7		13
#define GROUP_FE		14
#define GROUP_FF		15
#define GROUP_EXT_00		16
#define GROUP_EXT_01		17
#define GROUP_EXT_18		18
#define GROUP_EXT_71		19
#define GROUP_EXT_72		20
#define GROUP_EXT_73		21
#define GROUP_EXT_AE		22
#define GROUP_EXT_BA		23
#define GROUP_EXT_C7		24
#define GROUP_EXT_F3_C7		25

#define GROUP_SPECIAL_0F01_0	0
#define GROUP_SPECIAL_0F01_1	1
#define GROUP_SPECIAL_0F01_3	2
#define GROUP_SPECIAL_0F01_7	3
#define GROUP_SPECIAL_0FAE_5	4
#define GROUP_SPECIAL_0FAE_6	5
#define GROUP_SPECIAL_0FAE_7	6

x86opc_insn x86_32_insns[256] = {
/* 00 */
{"add", {{Eb}, {Gb}}},
{"add", {{Ev}, {Gv}}},
{"add", {{Gb}, {Eb}}},
{"add", {{Gv}, {Ev}}},
{"add", {{X__al}, {Ib}}},
{"add", {{X__ax}, {Iv}}},
{"push", {{__es}}},
{"pop", {{__es}}},
/* 08 */
{"or", {{Eb}, {Gb}}},
{"or", {{Ev}, {Gv}}},
{"or", {{Gb}, {Eb}}},
{"or", {{Gv}, {Ev}}},
{"or", {{X__al}, {Ib}}},
{"or", {{X__ax}, {Iv}}},
{"push", {{__cs}}},
{0, {{SPECIAL_TYPE_PREFIX}}},
/* 10 */
{"adc", {{Eb}, {Gb}}},
{"adc", {{Ev}, {Gv}}},
{"adc", {{Gb}, {Eb}}},
{"adc", {{Gv}, {Ev}}},
{"adc", {{X__al}, {Ib}}},
{"adc", {{X__ax}, {Iv}}},
{"push", {{__ss}}},
{"pop", {{__ss}}},
/* 18 */
{"sbb", {{Eb}, {Gb}}},
{"sbb", {{Ev}, {Gv}}},
{"sbb", {{Gb}, {Eb}}},
{"sbb", {{Gv}, {Ev}}},
{"sbb", {{X__al}, {Ib}}},
{"sbb", {{X__ax}, {Iv}}},
{"push", {{__ds}}},
{"pop", {{__ds}}},
/* 20 */
{"and", {{Eb}, {Gb}}},
{"and", {{Ev}, {Gv}}},
{"and", {{Gb}, {Eb}}},
{"and", {{Gv}, {Ev}}},
{"and", {{X__al}, {Ib}}},
{"and", {{X__ax}, {Iv}}},
{0, {{SPECIAL_TYPE_PREFIX}}},		/* es-prefix */
{"daa"},
/* 28 */
{"sub", {{Eb}, {Gb}}},
{"sub", {{Ev}, {Gv}}},
{"sub", {{Gb}, {Eb}}},
{"sub", {{Gv}, {Ev}}},
{"sub", {{X__al}, {Ib}}},
{"sub", {{X__ax}, {Iv}}},
{0, {{SPECIAL_TYPE_PREFIX}}},		/* cs-prefix */
{"das"},
/* 30 */
{"xor", {{Eb}, {Gb}}},
{"xor", {{Ev}, {Gv}}},
{"xor", {{Gb}, {Eb}}},
{"xor", {{Gv}, {Ev}}},
{"xor", {{X__al}, {Ib}}},
{"xor", {{X__ax}, {Iv}}},
{0, {{SPECIAL_TYPE_PREFIX}}},		/* ss-prefix */
{"aaa"},
/* 38 */
{"cmp", {{Eb}, {Gb}}},
{"cmp", {{Ev}, {Gv}}},
{"cmp", {{Gb}, {Eb}}},
{"cmp", {{Gv}, {Ev}}},
{"cmp", {{X__al}, {Ib}}},
{"cmp", {{X__ax}, {Iv}}},
{0, {{SPECIAL_TYPE_PREFIX}}},		/* ds-prefix */
{"aas"},
/* 40 */
{"inc", {{__ax}}},
{"inc", {{__cx}}},
{"inc", {{__dx}}},
{"inc", {{__bx}}},
{"inc", {{__sp}}},
{"inc", {{__bp}}},
{"inc", {{__si}}},
{"inc", {{__di}}},
/* 48 */
{"dec", {{__ax}}},
{"dec", {{__cx}}},
{"dec", {{__dx}}},
{"dec", {{__bx}}},
{"dec", {{__sp}}},
{"dec", {{__bp}}},
{"dec", {{__si}}},
{"dec", {{__di}}},
/* 50 */
{"push", {{__ax64}}},
{"push", {{__cx64}}},
{"push", {{__dx64}}},
{"push", {{__bx64}}},
{"push", {{__sp64}}},
{"push", {{__bp64}}},
{"push", {{__si64}}},
{"push", {{__di64}}},
/* 58 */
{"pop", {{__ax64}}},
{"pop", {{__cx64}}},
{"pop", {{__dx64}}},
{"pop", {{__bx64}}},
{"pop", {{__sp64}}},
{"pop", {{__bp64}}},
{"pop", {{__si64}}},
{"pop", {{__di64}}},
/* 60 */
{"?pusha|pushad"},
{"?popa|popad"},
{"bound", {{Gv}, {Mq}}},
{"arpl", {{Ew}, {Rw}}},          	//{"movsxd", {{Gv}, {Ed}}}, PM64
{0, {{SPECIAL_TYPE_PREFIX}}},		/* fs-prefix */
{0, {{SPECIAL_TYPE_PREFIX}}},		/* gs-prefix */
{0, {{SPECIAL_TYPE_PREFIX}}},		/* op-size prefix */
{0, {{SPECIAL_TYPE_PREFIX}}},		/* addr-size prefix */
/* 68 */
{"push", {{Iv64}}},
{"imul", {{Gv}, {Ev}, {Iv}}},
{"push", {{sIbv64}}},
{"imul", {{Gv}, {Ev}, {sIbv}}},
{"insb"},
{"?insw|insd"},
{"outsb"},
{"?outsw|outsd"},
/* 70 */
{"jo", {{Jb}}},
{"jno", {{Jb}}},
{"|jc|jb|jnae", {{Jb}}},
{"|jnc|jnb|jae", {{Jb}}},
{"|jz|je", {{Jb}}},
{"|jnz|jne", {{Jb}}},
{"|jna|jbe", {{Jb}}},
{"|ja|jnbe", {{Jb}}},
/* 78 */
{"js", {{Jb}}},
{"jns", {{Jb}}},
{"|jp|jpe", {{Jb}}},
{"|jnp|jpo", {{Jb}}},
{"|jl|jnge", {{Jb}}},
{"|jnl|jge", {{Jb}}},
{"|jng|jle", {{Jb}}},
{"|jg|jnle", {{Jb}}},
/* 80 */
{0, {{SPECIAL_TYPE_GROUP, GROUP_80}}},
{0, {{SPECIAL_TYPE_GROUP, GROUP_81}}},
{0},
{0, {{SPECIAL_TYPE_GROUP, GROUP_83}}},
{"test", {{Eb}, {Gb}}},
{"test", {{Ev}, {Gv}}},
{"xchg", {{Eb}, {Gb}}},
{"xchg", {{Ev}, {Gv}}},
/* 88 */
{"mov", {{Eb}, {Gb}}},
{"mov", {{Ev}, {Gv}}},
{"mov", {{Gb}, {Eb}}},
{"mov", {{Gv}, {Ev}}},
{"mov", {{Ev}, {Sw}}},
{"lea", {{Gv}, {M}}},
{"mov", {{Sw}, {Ev}}},
{0, {{SPECIAL_TYPE_GROUP, GROUP_8F}}},
/* 90 */
{"nop"},		/* same as xchg (e)ax, (e)ax */
{"xchg", {{X__ax}, {__cx}}},
{"xchg", {{X__ax}, {__dx}}},
{"xchg", {{X__ax}, {__bx}}},
{"xchg", {{X__ax}, {__sp}}},
{"xchg", {{X__ax}, {__bp}}},
{"xchg", {{X__ax}, {__si}}},
{"xchg", {{X__ax}, {__di}}},
/* 98 */
{"?cbw|cwde|cdqe"},
{"?cwd|cdq|cqo"},
{"call", {{Ap}}},
{"fwait"},
{"?pushf|pushfd|pushfq", {{_064}}},
{"?popf|popfd|popfq", {{_064}}},
{"sahf"},
{"lahf"},
/* A0 */
{"mov", {{X__al}, {Ob}}},
{"mov", {{X__ax}, {Ov}}},
{"mov", {{Ob}, {X__al}}},
{"mov", {{Ov}, {X__ax}}},
{"movsb"},
{"?movsw|movsd|movsq"},
{"cmpsb"},
{"?cmpsw|cmpsd|cmpsq"},
/* A8 */
{"test", {{X__al}, {Ib}}},
{"test", {{X__ax}, {Iv}}},
{"stosb"},
{"?stosw|stosd|stosq"},
{"lodsb"},
{"?lodsw|lodsd|lodsq"},
{"scasb"},
{"?scasw|scasd|scasq"},
/* B0 */
{"mov", {{__al}, {Ib}}},
{"mov", {{__cl}, {Ib}}},
{"mov", {{__dl}, {Ib}}},
{"mov", {{__bl}, {Ib}}},
{"mov", {{__ah}, {Ib}}},
{"mov", {{__ch}, {Ib}}},
{"mov", {{__dh}, {Ib}}},
{"mov", {{__bh}, {Ib}}},
/* B8 */
{"mov", {{__ax}, {Ivq}}},
{"mov", {{__cx}, {Ivq}}},
{"mov", {{__dx}, {Ivq}}},
{"mov", {{__bx}, {Ivq}}},
{"mov", {{__sp}, {Ivq}}},
{"mov", {{__bp}, {Ivq}}},
{"mov", {{__si}, {Ivq}}},
{"mov", {{__di}, {Ivq}}},
/* C0 */
{0, {{SPECIAL_TYPE_GROUP, GROUP_C0}}},
{0, {{SPECIAL_TYPE_GROUP, GROUP_C1}}},
{"ret", {{Iw}}},
{"ret"},
{"les", {{Gv}, {Mp}}},
{"lds", {{Gv}, {Mp}}},
{0, {{SPECIAL_TYPE_GROUP, GROUP_C6}}},
{0, {{SPECIAL_TYPE_GROUP, GROUP_C7}}},
/* C8 */
{"enter", {{Iw}, {Ib}}},
{"leave"},
{"retf", {{Iw}}},
{"retf"},
{"int", {{__3}}},
{"int", {{Ib}}},
{"into"},
{"?iret|iretd|iretq"},
/* D0 */
{0, {{SPECIAL_TYPE_GROUP, GROUP_D0}}},
{0, {{SPECIAL_TYPE_GROUP, GROUP_D1}}},
{0, {{SPECIAL_TYPE_GROUP, GROUP_D2}}},
{0, {{SPECIAL_TYPE_GROUP, GROUP_D3}}},
{"aam", {{Ib}}},
{"aad", {{Ib}}},
{"setalc"},
{"xlat"},
/* D8 */
{0, {{SPECIAL_TYPE_FGROUP, 0}}},
{0, {{SPECIAL_TYPE_FGROUP, 1}}},
{0, {{SPECIAL_TYPE_FGROUP, 2}}},
{0, {{SPECIAL_TYPE_FGROUP, 3}}},
{0, {{SPECIAL_TYPE_FGROUP, 4}}},
{0, {{SPECIAL_TYPE_FGROUP, 5}}},
{0, {{SPECIAL_TYPE_FGROUP, 6}}},
{0, {{SPECIAL_TYPE_FGROUP, 7}}},
/* E0 */
{"|loopnz|loopne", {{Jb}}},
{"|loopz|loope", {{Jb}}},
{"loop", {{Jb}}},
{"*jcxz|jecxz|jrcxz", {{Jb}}},
{"in", {{X__al}, {Ib}}},
{"in", {{X__ax}, {Ib}}},
{"out", {{Ib}, {X__al}}},
{"out", {{Ib}, {X__ax}}},
/* E8 */
{"call", {{Jv}}},
{"jmp", {{Jv}}},
{"jmp", {{Ap}}},
{"jmp", {{Jb}}},
{"in", {{X__al}, {X__dxw}}},
{"in", {{X__ax}, {X__dxw}}},
{"out", {{X__dxw}, {X__al}}},
{"out", {{X__dxw}, {X__ax}}},
/* F0 */
{0, {{SPECIAL_TYPE_PREFIX}}},		/* lock-prefix */
{"smi"},
{0, {{SPECIAL_TYPE_PREFIX}}},		/* repnz-prefix */
{0, {{SPECIAL_TYPE_PREFIX}}},		/* rep-prefix */
{"hlt"},
{"cmc"},
{0, {{SPECIAL_TYPE_GROUP, GROUP_F6}}},
{0, {{SPECIAL_TYPE_GROUP, GROUP_F7}}},
/* F8 */
{"clc"},
{"stc"},
{"cli"},
{"sti"},
{"cld"},
{"std"},
{0, {{SPECIAL_TYPE_GROUP, GROUP_FE}}},
{0, {{SPECIAL_TYPE_GROUP, GROUP_FF}}},
};

x86_64_insn_patch x86_64_insn_patches[] = {
{0x06, {0}}, // push es
{0x07, {0}}, // pop es
{0x0e, {0}}, // push cs
{0x16, {0}}, // push ss
{0x17, {0}}, // pop ss
{0x1e, {0}}, // push ds
{0x1f, {0}}, // pop ds
{0x27, {0}}, // daa
{0x2f, {0}}, // das
{0x37, {0}}, // aaa
{0x3f, {0}}, // aas
{0x40, {0}}, // REX prefixes
{0x41, {0}},
{0x42, {0}},
{0x43, {0}},
{0x44, {0}},
{0x45, {0}},
{0x46, {0}},
{0x47, {0}},
{0x48, {0}},
{0x49, {0}},
{0x4a, {0}},
{0x4b, {0}},
{0x4c, {0}},
{0x4d, {0}},
{0x4e, {0}},
{0x4f, {0}}, // ..
{0x60, {0}}, // pusha
{0x61, {0}}, // popa
{0x62, {0}}, // bound
{0x63, {"movsxd", {{Gv}, {Ed}}}}, // was arpl
{0x9a, {0}}, // call Ap
{0xc4, {0}}, // les
{0xc5, {0}}, // lds
{0xce, {0}}, // into
{0xd4, {0}}, // aam
{0xd5, {0}}, // aad
{0xd6, {0}}, // setalc
{0xea, {0}}, // jmp Ap
{-1, {0}},
};

x86opc_insn x86_32_insns_ext[256] = {
/* 00 */
{0, {{SPECIAL_TYPE_GROUP, GROUP_EXT_00}}},
{0, {{SPECIAL_TYPE_GROUP, GROUP_EXT_01}}},
{"lar", {{Gv}, {Ew}}},
{"lsl", {{Gv}, {Ew}}},
{0},
{"syscall"},
{"clts"},
{"sysret"},
/* 08 */
{"invd"},
{"wbinvd"},
{0},
{"ud1"},
{0},
{"prefetch", {{Eb}}},
{"femms"},
{0, {{SPECIAL_TYPE_PREFIX}}},
/* 10 */
{"&movups|movupd", {{Vo}, {Wo}}},
{"&movups|movupd", {{Wo}, {Vo}}},
{"&movlps|movlpd", {{Vq}, {Wq}}},
{"&movlps|movlpd", {{Mq}, {Vq}}},
{"&unpcklps|unpcklpd", {{Vo}, {Wq}}},
{"&unpckhps|unpckhpd", {{Vo}, {Wq}}},
{"&movhps|movhpd", {{Vq}, {Wq}}},
{"&movhps|movhpd", {{Mq}, {Vq}}},
/* 18 */
{0, {{SPECIAL_TYPE_GROUP, GROUP_EXT_18}}},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 20 */
{"mov", {{Rd}, {Cd}}},
{"mov", {{Rd}, {Dd}}},
{"mov", {{Cd}, {Rd}}},
{"mov", {{Dd}, {Rd}}},
{"mov", {{Rd}, {Td}}},
{0},
{"mov", {{Td}, {Rd}}},
{0},
/* 28 */
{"&movaps|movapd", {{Vo}, {Wo}}},
{"&movaps|movapd", {{Wo}, {Vo}}},
{"&cvtpi2ps|cvtpi2pd", {{Vu}, {Qq}}},
{"&movntps|movntpd", {{Mo}, {Vo}}},
{"&cvttps2pi|cvttpd2pi", {{Pq}, {Wo}}},
{"&cvtps2pi|cvtpd2pi", {{Pq}, {Wo}}},
{"&ucomiss|ucomisd", {{Vz}, {Wz}}},
{"&comiss|comisd", {{Vz}, {Wz}}},
/* 30 */
{"wrmsr"},
{"rdtsc"},
{"rdmsr"},
{"rdpmc"},
{"sysenter"},
{"sysexit"},
{0},
{"getsec"},
/* 38 */
{0, {{SPECIAL_TYPE_OPC_GROUP, GROUP_OPC_0F38}}},
{0},
{0, {{SPECIAL_TYPE_OPC_GROUP, GROUP_OPC_0F3A}}},
{0},
{0},
{0},
{0},
{0},
/* 40 */
{"cmovo", {{Gv}, {Ev}}},
{"cmovno", {{Gv}, {Ev}}},
{"|cmovc|cmovb", {{Gv}, {Ev}}},
{"|cmovnc|cmovnb", {{Gv}, {Ev}}},
{"|cmovz|cmove", {{Gv}, {Ev}}},
{"|cmovnz|cmovne", {{Gv}, {Ev}}},
{"|cmova|cmovnbe", {{Gv}, {Ev}}},
{"|cmovna|cmovbe", {{Gv}, {Ev}}},
/* 48 */
{"cmovs", {{Gv}, {Ev}}},
{"cmovns", {{Gv}, {Ev}}},
{"|cmovp|cmovpe", {{Gv}, {Ev}}},
{"|cmovnp|cmovpo", {{Gv}, {Ev}}},
{"|cmovl|cmovnge", {{Gv}, {Ev}}},
{"|cmovnl|cmovge", {{Gv}, {Ev}}},
{"|cmovng|cmovle", {{Gv}, {Ev}}},
{"|cmovg|cmovnle", {{Gv}, {Ev}}},
/* 50 */
{"&movmskps|movmskpd", {{Gd}, {VRo}}},
{"&sqrtps|sqrtpd", {{Vo}, {Wo}}},
{"&rsqrtps|rsqrtpd", {{Vo}, {Wo}}},
{"&rcpps|rcppd", {{Vo}, {Wo}}},
{"&andps|andpd", {{Vo}, {Wo}}},
{"&andnps|andnpd", {{Vo}, {Wo}}},
{"&orps|orpd", {{Vo}, {Wo}}},
{"&xorps|xorpd", {{Vo}, {Wo}}},
/* 58 */
{"&addps|addpd", {{Vo}, {Wo}}},
{"&mulps|mulpd", {{Vo}, {Wo}}},
{"&cvtps2pd|cvtpd2ps", {{Vo}, {Wo}}},  // XXX
{"&cvtdq2ps|cvtps2dq", {{Vo}, {Wo}}},
{"&subps|subpd", {{Vo}, {Wo}}},
{"&minps|minpd", {{Vo}, {Wo}}},
{"&divps|divpd", {{Vo}, {Wo}}},
{"&maxps|maxpd", {{Vo}, {Wo}}},
/* 60 */
{"punpcklbw", {{Pu}, {Qz}}},
{"punpcklwd", {{Pu}, {Qz}}},
{"punpckldq", {{Pu}, {Qz}}},
{"packsswb", {{Pu}, {Qu}}},
{"pcmpgtb", {{Pu}, {Qu}}},
{"pcmpgtw", {{Pu}, {Qu}}},
{"pcmpgtd", {{Pu}, {Qu}}},
{"packuswb", {{Pu}, {Qu}}},
/* 68 */
{"punpckhbw", {{Pu}, {Qu}}},
{"punpckhwd", {{Pu}, {Qu}}},
{"punpckhdq", {{Pu}, {Qu}}},
{"packssdw", {{Pu}, {Qu}}},
{"punpcklqdq", {{Vo}, {WO}}},
{"punpckhqdq", {{Vo}, {WO}}},
{"movd", {{Pu}, {Er}}},
{"&movq|movdqa", {{Pu}, {Qu}}},
/* 70 */
{"&pshufw|pshufd", {{Pu}, {Qu}, {Ib}}},
{0, {{SPECIAL_TYPE_GROUP, GROUP_EXT_71}}},
{0, {{SPECIAL_TYPE_GROUP, GROUP_EXT_72}}},
{0, {{SPECIAL_TYPE_GROUP, GROUP_EXT_73}}},
{"pcmpeqb", {{Pu}, {Qu}}},
{"pcmpeqw", {{Pu}, {Qu}}},
{"pcmpewd", {{Pu}, {Qu}}},
{"emms"},
/* 78 */
{"vmread", {{Er}, {Gr}}},
{"vmwrite", {{Gr}, {Er}}},
{0},
{0},
{"haddpd", {{Vo}, {WO}}},
{"hsubpd", {{Vo}, {WO}}},
{"movd", {{Er}, {Pu}}},
{"&movq|movdqa", {{Qu}, {Pu}}},
/* 80 */
{"jo", {{Jv}}},
{"jno", {{Jv}}},
{"|jc|jb|jnae", {{Jv}}},
{"|jnc|jnb|jae", {{Jv}}},
{"|jz|je", {{Jv}}},
{"|jnz|jne", {{Jv}}},
{"|jna|jbe", {{Jv}}},
{"|ja|jnbe", {{Jv}}},
/* 88 */
{"js", {{Jv}}},
{"jns", {{Jv}}},
{"|jp|jpe", {{Jv}}},
{"|jnp|jpo", {{Jv}}},
{"|jl|jnge", {{Jv}}},
{"|jnl|jge", {{Jv}}},
{"|jng|jle", {{Jv}}},
{"|jg|jnle", {{Jv}}},
/* 90 */
{"seto", {{Eb}}},
{"setno", {{Eb}}},
{"|setc|setb|setnae", {{Eb}}},
{"|setnc|setnb|setae", {{Eb}}},
{"|setz|sete", {{Eb}}},
{"|setnz|setne", {{Eb}}},
{"|setna|setbe", {{Eb}}},
{"|seta|setnbe", {{Eb}}},
/* 98 */
{"sets", {{Eb}}},
{"setns", {{Eb}}},
{"|setp|setpe", {{Eb}}},
{"|setnp|setpo", {{Eb}}},
{"|setl|setnge", {{Eb}}},
{"|setnl|setge", {{Eb}}},
{"|setng|setle", {{Eb}}},
{"|setg|setnle", {{Eb}}},
/* A0 */
{"push", {{__fs}}},
{"pop", {{__fs}}},
{"cpuid"},
{"bt", {{Ev}, {Gv}}},
{"shld", {{Ev}, {Gv}, {Ib}}},
{"shld", {{Ev}, {Gv}, {X__cl}}},
{0},
{0},
/* A8 */
{"push", {{__gs}}},
{"pop", {{__gs}}},
{"rsm"},
{"bts", {{Ev}, {Gv}}},
{"shrd", {{Ev}, {Gv}, {Ib}}},
{"shrd", {{Ev}, {Gv}, {X__cl}}},
{0, {{SPECIAL_TYPE_GROUP, GROUP_EXT_AE}}},
{"imul", {{Gv}, {Ev}}},
/* B0 */
{"cmpxchg", {{Eb}, {Gb}}},
{"cmpxchg", {{Ev}, {Gv}}},
{"lss", {{Gv}, {Mp}}},
{"btr", {{Ev}, {Gv}}},
{"lfs", {{Gv}, {Mp}}},
{"lgs", {{Gv}, {Mp}}},
{"movzx", {{Gv}, {Eb}}},
{"movzx", {{Gv}, {Ew}}},
/* B8 */
{0},
{"ud2"},
{0, {{SPECIAL_TYPE_GROUP, GROUP_EXT_BA}}},
{"btc", {{Ev}, {Gv}}},
{"bsf", {{Gv}, {Ev}}},
{"bsr", {{Gv}, {Ev}}},
{"movsx", {{Gv}, {Eb}}},
{"movsx", {{Gv}, {Ew}}},
/* C0 */
{"xadd", {{Eb}, {Gb}}},
{"xadd", {{Ev}, {Gv}}},
{"&cmpCCps|cmpCCpd", {{Vo}, {Wo}, {Ib}}},
{"movnti", {{Mr}, {Gr}}},
{"pinsrw", {{Pu}, {Gw}, {Ib}}},
{"pextrw", {{Gd}, {PRu}, {Ib}}},
{"&shufps|shufpd", {{Vo}, {Wo}}},
{0, {{SPECIAL_TYPE_GROUP, GROUP_EXT_C7}}},
/* C8 */
{"bswap", {{__axdq}}},
{"bswap", {{__cxdq}}},
{"bswap", {{__dxdq}}},
{"bswap", {{__bxdq}}},
{"bswap", {{__spdq}}},
{"bswap", {{__bpdq}}},
{"bswap", {{__sidq}}},
{"bswap", {{__didq}}},
/* D0 */
{"addsubpd", {{Vo}, {WO}}},
{"psrlw", {{Pu}, {Qu}}},
{"psrld", {{Pu}, {Qu}}},
{"psrlq", {{Pu}, {Qu}}},
{"paddq", {{Pu}, {Qu}}},
{"pmullw", {{Pu}, {Qu}}},
{"movq", {{WQ}, {Vq}}},
{"pmovmskb", {{Gr}, {PRu}}},
/* D8 */
{"psubusb", {{Pu}, {Qu}}},
{"psubusw", {{Pu}, {Qu}}},
{"pminub", {{Pu}, {Qu}}},
{"pand", {{Pu}, {Qu}}},
{"paddusb", {{Pu}, {Qu}}},
{"paddusw", {{Pu}, {Qu}}},
{"pmaxub", {{Pu}, {Qu}}},
{"pandn", {{Pu}, {Qu}}},
/* E0 */
{"pavgb", {{Pu}, {Qu}}},
{"psraw", {{Pu}, {Qu}}},
{"psrad", {{Pu}, {Qu}}},
{"pavgw", {{Pu}, {Qu}}},
{"pmulhuw", {{Pu}, {Qu}}},
{"pmulhw", {{Pu}, {Qu}}},
{"cvttpd2dq", {{Vo}, {WO}}},
{"&movntq|movntdq", {{Mu}, {Pu}}},
/* E8 */
{"psubsb", {{Pu}, {Qu}}},
{"psubsw", {{Pu}, {Qu}}},
{"pminsw", {{Pu}, {Qu}}},
{"por", {{Pu}, {Qu}}},
{"paddsb", {{Pu}, {Qu}}},
{"paddsw", {{Pu}, {Qu}}},
{"pmaxsw", {{Pu}, {Qu}}},
{"pxor", {{Pu}, {Qu}}},
/* F0 */
{0},
{"psllw", {{Pu}, {Qu}}},
{"pslld", {{Pu}, {Qu}}},
{"psllq", {{Pu}, {Qu}}},
{"pmuludq", {{Pu}, {Qu}}},
{"pmaddwd", {{Pu}, {Qu}}},
{"psadbw", {{Pu}, {Qu}}},
{"&maskmovq|maskmovdqu", {{Pu}, {PRu}}},
/* F8 */
{"psubb", {{Pu}, {Qu}}},
{"psubw", {{Pu}, {Qu}}},
{"psubd", {{Pu}, {Qu}}},
{"psubq", {{Pu}, {Qu}}},
{"paddb", {{Pu}, {Qu}}},
{"paddw", {{Pu}, {Qu}}},
{"paddd", {{Pu}, {Qu}}},
{0}
};

x86opc_insn x86_insns_ext_f2[256] = {
/* 00 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 08 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 10 */
{"movsd", {{Vq}, {Wq}}},
{"movsd", {{Wq}, {Vq}}},
{"movddup", {{Vo}, {Wq}}},
{0},
{0},
{0},
{0},
{0},
/* 18 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 20 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 28 */
{0},
{0},
{"cvtsi2sd", {{Vq}, {Er}}},
{0},
{"cvttsd2si", {{Gr}, {Wq}}},
{"cvtsd2si", {{Gr}, {Wq}}},
{0},
{0},
/* 30 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 38 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 40 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 48 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 50 */
{0},
{"sqrtsd", {{Vq}, {Wq}}},
{0},
{0},
{0},
{0},
{0},
{0},
/* 58 */
{"addsd", {{Vq}, {Wq}}},
{"mulsd", {{Vq}, {Wq}}},
{"cvtsd2ss", {{Vq}, {Wq}}},
{0},
{"subsd", {{Vq}, {Wq}}},
{"minsd", {{Vq}, {Wq}}},
{"divsd", {{Vq}, {Wq}}},
{"maxsd", {{Vq}, {Wq}}},
/* 60 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 68 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 70 */
{"pshuflw", {{Vo}, {Wo}, {Ib}}},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 78 */
{0},
{0},
{0},
{0},
{"haddps", {{Vo}, {Wo}}},
{"hsubps", {{Vo}, {Wo}}},
{0},
{0},
/* 80 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 88 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 90 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 98 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* a0 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* a8 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* b0 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* b8 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* c0 */
{0},
{0},
{"cmpCCsd", {{Vq}, {Wq}, {Ib}}},
{0},
{0},
{0},
{0},
{0},
/* c8 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* d0 */
{"addsubps", {{Vo}, {Wo}}},
{0},
{0},
{0},
{0},
{0},
{"movdq2q", {{Pq}, {VRq}}},
{0},
/* d8 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* e0 */
{0},
{0},
{0},
{0},
{0},
{0},
{"cvtpd2dq", {{Vo}, {Wo}}},
{0},
/* e8 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* f0 */
{"lddqu", {{Vo}, {Mo}}},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* f8 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
};

x86opc_insn x86_insns_ext_f3[256] = {
/* 00 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 08 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 10 */
{"movss", {{Vd}, {Wd}}},
{"movss", {{Wd}, {Vd}}},
{"movsldup", {{Vo}, {Wo}}},
{0},
{0},
{0},
{"movshdup", {{Vo}, {Wo}}},
{0},
/* 18 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 20 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 28 */
{0},
{0},
{"cvtsi2ss", {{Vq}, {Er}}},
{0},
{"cvttss2si", {{Gr}, {Wd}}},
{"cvtss2si", {{Gr}, {Wd}}},
{0},
{0},
/* 30 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 38 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 40 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 48 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 50 */
{0},
{"sqrtss", {{Vd}, {Wd}}},
{"rsqrtss", {{Vd}, {Wd}}},
{"rcpss", {{Vd}, {Wd}}},
{0},
{0},
{0},
{0},
/* 58 */
{"addss", {{Vd}, {Wd}}},
{"mulss", {{Vd}, {Wd}}},
{"cvtss2sd", {{Vq}, {Wd}}},
{"cvttps2dq", {{Vo}, {Wo}}},
{"subss", {{Vd}, {Wd}}},
{"minss", {{Vd}, {Wd}}},
{"divss", {{Vd}, {Wd}}},
{"maxss", {{Vd}, {Wd}}},
/* 60 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 68 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{"movdqu", {{Vo}, {Wo}}},
/* 70 */
{"pshufhw", {{Vo}, {Wo}, {Ib}}},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 78 */
{0},
{0},
{0},
{0},
{0},
{0},
{"movq", {{Vo}, {Wq}}},
{"movdqu", {{Wo}, {Vo}}},
/* 80 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 88 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 90 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 98 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* a0 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* a8 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* b0 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* b8 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* c0 */
{0},
{0},
{"cmpCCss", {{Vd}, {Wd}, {Ib}}},
{0},
{0},
{0},
{0},
{0, {{SPECIAL_TYPE_GROUP, GROUP_EXT_F3_C7}}},
/* c8 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* d0 */
{0},
{0},
{0},
{0},
{0},
{0},
{"movq2dq", {{Vo}, {PRq}}},
{0},
/* d8 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* e0 */
{0},
{0},
{0},
{0},
{0},
{0},
{"cvtdq2pd", {{Vo}, {Wq}}},
{0},
/* e8 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* f0 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* f8 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
};

x86opc_insn x86_opc_group_insns[X86_OPC_GROUPS][256] = {
/* 0 - GROUP_OPC_0F38 */
{
/* 00 */
{"pshufb", {{Pu}, {Qu}}},
{"phaddw", {{Pu}, {Qu}}},
{"phaddd", {{Pu}, {Qu}}},
{"phaddsw", {{Pu}, {Qu}}},
{"pmaddubsw", {{Pu}, {Qu}}},
{"phsubw", {{Pu}, {Qu}}},
{"phsubd", {{Pu}, {Qu}}},
{"phsubsw", {{Pu}, {Qu}}},
/* 08 */
{"psignb", {{Pu}, {Qu}}},
{"psignw", {{Pu}, {Qu}}},
{"psignd", {{Pu}, {Qu}}},
{"pmulhrsw", {{Pu}, {Qu}}},
{0},
{0},
{0},
{0},
/* 10 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 18 */
{0},
{0},
{0},
{0},
{"pabsb", {{Pu}, {Qu}}},
{"pabsw", {{Pu}, {Qu}}},
{"pabsd", {{Pu}, {Qu}}},
{0},
/* 20 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 28 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 30 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 38 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 40 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 48 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 50 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 58 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 60 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 68 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 70 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 78 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 80 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 88 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 90 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 98 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* a0 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* a8 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* b0 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* b8 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* c0 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* c8 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* d0 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* d8 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* e0 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* e8 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* f0 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* f8 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
},
/* 1 - GROUP_OPC_0F3A */
{
/* 00 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 08 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{"palignr", {{Pu}, {Qu}, {Ib}}},
/* 10 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 18 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 20 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 28 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 30 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 38 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 40 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 48 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 50 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 58 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 60 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 68 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 70 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 78 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 80 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 88 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 90 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* 98 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* a0 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* a8 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* b0 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* b8 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* c0 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* c8 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* d0 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* d8 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* e0 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* e8 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* f0 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
/* f8 */
{0},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
},
};

x86opc_insn x86_32_group_insns[X86_GROUPS][8] = {
/* 0 - GROUP_80 */
{
{"add", {{Eb}, {Ib}}},
{"or", {{Eb}, {Ib}}},
{"adc", {{Eb}, {Ib}}},
{"sbb", {{Eb}, {Ib}}},
{"and", {{Eb}, {Ib}}},
{"sub", {{Eb}, {Ib}}},
{"xor", {{Eb}, {Ib}}},
{"cmp", {{Eb}, {Ib}}}
},
/* 1 - GROUP_81 */
{
{"add", {{Ev}, {Iv}}},
{"or", {{Ev}, {Iv}}},
{"adc", {{Ev}, {Iv}}},
{"sbb", {{Ev}, {Iv}}},
{"and", {{Ev}, {Iv}}},
{"sub", {{Ev}, {Iv}}},
{"xor", {{Ev}, {Iv}}},
{"cmp", {{Ev}, {Iv}}}
},
/* 2 - GROUP_83 */
{
{"add", {{Ev}, {sIbv}}},
{"or", {{Ev}, {sIbv}}},
{"adc", {{Ev}, {sIbv}}},
{"sbb", {{Ev}, {sIbv}}},
{"and", {{Ev}, {sIbv}}},
{"sub", {{Ev}, {sIbv}}},
{"xor", {{Ev}, {sIbv}}},
{"cmp", {{Ev}, {sIbv}}}
},
/* 3 - GROUP_8F */
{
{"pop", {{Ev64}}},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
},
/* 4 - GROUP_C0 */
{
{"rol", {{Eb}, {Ib}}},
{"ror", {{Eb}, {Ib}}},
{"rcl", {{Eb}, {Ib}}},
{"rcr", {{Eb}, {Ib}}},
{"shl", {{Eb}, {Ib}}},
{"shr", {{Eb}, {Ib}}},
{"sal", {{Eb}, {Ib}}},
{"sar", {{Eb}, {Ib}}}
},
/* 5 - GROUP_C1 */
{
{"rol", {{Ev}, {Ib}}},
{"ror", {{Ev}, {Ib}}},
{"rcl", {{Ev}, {Ib}}},
{"rcr", {{Ev}, {Ib}}},
{"shl", {{Ev}, {Ib}}},
{"shr", {{Ev}, {Ib}}},
{"sal", {{Ev}, {Ib}}},
{"sar", {{Ev}, {Ib}}}
},
/* 6 - GROUP_C6 */
{
{"mov", {{Eb}, {Ib}}},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
},
/* 7 - GROUP_C7 */
{
{"mov", {{Ev}, {Iv}}},
{0},
{0},
{0},
{0},
{0},
{0},
{0},
},
/* 8 - GROUP_D0 */
{
{"rol", {{Eb}, {__1}}},
{"ror", {{Eb}, {__1}}},
{"rcl", {{Eb}, {__1}}},
{"rcr", {{Eb}, {__1}}},
{"shl", {{Eb}, {__1}}},
{"shr", {{Eb}, {__1}}},
{"sal", {{Eb}, {__1}}},
{"sar", {{Eb}, {__1}}}
},
/* 9 - GROUP_D1 */
{
{"rol", {{Ev}, {__1}}},
{"ror", {{Ev}, {__1}}},
{"rcl", {{Ev}, {__1}}},
{"rcr", {{Ev}, {__1}}},
{"shl", {{Ev}, {__1}}},
{"shr", {{Ev}, {__1}}},
{"sal", {{Ev}, {__1}}},
{"sar", {{Ev}, {__1}}}
},
/* 10 - GROUP_D2 */
{
{"rol", {{Eb}, {X__cl}}},
{"ror", {{Eb}, {X__cl}}},
{"rcl", {{Eb}, {X__cl}}},
{"rcr", {{Eb}, {X__cl}}},
{"shl", {{Eb}, {X__cl}}},
{"shr", {{Eb}, {X__cl}}},
{"sal", {{Eb}, {X__cl}}},
{"sar", {{Eb}, {X__cl}}}
},
/* 11 - GROUP_D3 */
{
{"rol", {{Ev}, {X__cl}}},
{"ror", {{Ev}, {X__cl}}},
{"rcl", {{Ev}, {X__cl}}},
{"rcr", {{Ev}, {X__cl}}},
{"shl", {{Ev}, {X__cl}}},
{"shr", {{Ev}, {X__cl}}},
{"sal", {{Ev}, {X__cl}}},
{"sar", {{Ev}, {X__cl}}}
},
/* 12 - GROUP_F6 */
{
{"test", {{Eb}, {Ib}}},
{"test", {{Eb}, {Ib}}},
{"not", {{Eb}}},
{"neg", {{Eb}}},
{"mul", {{X__al}, {Eb}}},
{"imul", {{X__al}, {Eb}}},
{"div", {{X__al}, {Eb}}},
{"idiv", {{X__al}, {Eb}}}
},
/* 13 - GROUP_F7 */
{
{"test", {{Ev}, {Iv}}},
{"test", {{Ev}, {Iv}}},
{"not", {{Ev}}},
{"neg", {{Ev}}},
{"mul", {{X__ax}, {Ev}}},
{"imul", {{X__ax}, {Ev}}},
{"div", {{X__ax}, {Ev}}},
{"idiv", {{X__ax}, {Ev}}}
},
/* 14 - GROUP_FE */
{
{"inc", {{Eb}}},
{"dec", {{Eb}}},
{0},
{0},
{0},
{0},
{0},
{0}
},
/* 15 - GROUP_FF */
{
{"inc", {{Ev}}},
{"dec", {{Ev}}},
{"call", {{Ev64}}},
{"call", {{Mp}}},
{"jmp", {{Ev64}}},
{"jmp", {{Mp}}},
{"push", {{Ev64}}},
{0}
},
/* 16 - GROUP_EXT_00 */
{
{"sldt", {{Ew}}},
{"str", {{Ew}}},
{"lldt", {{Ew}}},
{"ltr", {{Ew}}},
{"verr", {{Ew}}},
{"verw", {{Ew}}},
{0},
{0}
},
/* 17 - GROUP_EXT_01 */
{
{0, {{SPECIAL_TYPE_SGROUP, GROUP_SPECIAL_0F01_0}}},
{0, {{SPECIAL_TYPE_SGROUP, GROUP_SPECIAL_0F01_1}}},
{"lgdt", {{M}}},
{0, {{SPECIAL_TYPE_SGROUP, GROUP_SPECIAL_0F01_3}}},
{"smsw", {{Ew}}},
{0},
{"lmsw", {{Ew}}},
{0, {{SPECIAL_TYPE_SGROUP, GROUP_SPECIAL_0F01_7}}},
},
/* 18 - GROUP_EXT_18 */
{
{"prefetchnta", {{M}}},
{"prefetch0", {{M}}},
{"prefetch1", {{M}}},
{"prefetch2", {{M}}},
{0},
{0},
{0},
{0},
},
/* 16 - GROUP_EXT_71 */
{
{0},
{0},
{"psrlw", {{PRu}, {Ib}}},
{0},
{"psraw", {{PRu}, {Ib}}},
{0},
{"psllw", {{PRu}, {Ib}}},
{0}
},
/* 17 - GROUP_EXT_72 */
{
{0},
{0},
{"psrld", {{PRu}, {Ib}}},
{0},
{"psrad", {{PRu}, {Ib}}},
{0},
{"pslld", {{PRu}, {Ib}}},
{0}
},
/* 18 - GROUP_EXT_73 */
{
{0},
{0},
{"psrlq", {{PRu}, {Ib}}},
{"psrldq", {{PRu}, {Ib}}},
{0},
{0},
{"psllq", {{PRu}, {Ib}}},
{"pslldq", {{PRu}, {Ib}}},
},
/* 22 - GROUP_EXT_AE */
{
{"fxsave", {{M}}},
{"fxrstor", {{M}}},
{"ldmxcsr", {{Md}}},
{"stmxcsr", {{Md}}},
{0},
{0, {{SPECIAL_TYPE_SGROUP, GROUP_SPECIAL_0FAE_5}}},
{0, {{SPECIAL_TYPE_SGROUP, GROUP_SPECIAL_0FAE_6}}},
{0, {{SPECIAL_TYPE_SGROUP, GROUP_SPECIAL_0FAE_7}}},
},
/* 23 - GROUP_EXT_BA */
{
{0},
{0},
{0},
{0},
{"bt", {{Ev}, {Ib}}},
{"bts", {{Ev}, {Ib}}},
{"btr", {{Ev}, {Ib}}},
{"btc", {{Ev}, {Ib}}},
},
/* 24 - GROUP_EXT_C7 */
{
{0},
{"?cmpxchg8b|cmpxchg8b|cmpxchg16b", {{M}}},
{0},
{0},
{0},
{0},
{"vmptrld", {{Mq}}},
{"vmptrst", {{Mq}}},
},
/* 24 - GROUP_EXT_F3_C7 */
{
{0},
{0},
{0},
{0},
{0},
{0},
{"vmxon", {{Mq}}},
{0},
},
};

x86opc_insn x86_special_group_insns[X86_SPECIAL_GROUPS][9] = {
/* 0 - GROUP_SPECIAL_0F01_0 */
{
{0},
{"vmcall"},
{"vmlaunch"},
{"vmresume"},
{"vmxoff"},
{0},
{0},
{0},
// with mod!=11:
{"sgdt", {{M}}},
},
/* 1 - GROUP_SPECIAL_0F01_1 */
{
{"monitor"},
{"mwait"},
{0},
{0},
{0},
{0},
{0},
{0},
// with mod!=11:
{"sidt", {{M}}},
},
/* 2 - GROUP_SPECIAL_0F01_3 */
{
{"vmrun"},
{"vmmcall"},
{"vmload"},
{"vmsave"},
{"stgi"},
{"clgi"},
{"skinit"},
{"invplga"},
// with mod!=11:
{"lidt", {{M}}},
},
/* 1 - GROUP_SPECIAL_0F01_7 */
{
{"swapgs"},
{"rdtscp"},
{0},
{0},
{0},
{0},
{0},
{0},
// with mod!=11:
{"invplg", {{M}}},
},
/* 2 - GROUP_SPECIAL_0FAE_5 */
{
{"lfence"},
{"lfence"},
{"lfence"},
{"lfence"},
{"lfence"},
{"lfence"},
{"lfence"},
{"lfence"},
// with mod!=11:
{0},
},
/* 3 - GROUP_SPECIAL_0FAE_6 */
{
{"mfence"},
{"mfence"},
{"mfence"},
{"mfence"},
{"mfence"},
{"mfence"},
{"mfence"},
{"mfence"},
// with mod!=11:
{0},
},
/* 4 - GROUP_SPECIAL_0FAE_7 */
{
{"sfence"},
{"sfence"},
{"sfence"},
{"sfence"},
{"sfence"},
{"sfence"},
{"sfence"},
{"sfence"},
// with mod!=11:
{"clflush", {{M}}},
},
};

/*
 *	The ModR/M byte is < 0xC0
 */

x86opc_insn x86_modfloat_group_insns[8][8] = {
/* prefix D8 */
{
{"fadd", {{Ms}}},
{"fmul", {{Ms}}},
{"fcom", {{Ms}}},
{"fcomp", {{Ms}}},
{"fsub", {{Ms}}},
{"fsubr", {{Ms}}},
{"fdiv", {{Ms}}},
{"fdivr", {{Ms}}}
},
/* prefix D9 */
{
{"fld", {{Ms}}},
{0},
{"fst", {{Ms}}},
{"fstp", {{Ms}}},
{"fldenv", {{M}}},
{"fldcw", {{Mw}}},
{"fstenv", {{M}}},
{"fstcw", {{Mw}}}
},
/* prefix DA */
{
{"fiadd", {{Md}}},
{"fimul", {{Md}}},
{"ficom", {{Md}}},
{"ficomp", {{Md}}},
{"fisub", {{Md}}},
{"fisubr", {{Md}}},
{"fidiv", {{Md}}},
{"fidivr", {{Md}}}
},
/* prefix DB */
{
{"fild", {{Md}}},
{"fisttp", {{Md}}},
{"fist", {{Md}}},
{"fistp", {{Md}}},
{0},
{"fld", {{Mt}}},
{0},
{"fstp", {{Mt}}}
},
/* prefix DC */
{
{"fadd", {{Ml}}},
{"fmul", {{Ml}}},
{"fcom", {{Ml}}},
{"fcomp", {{Ml}}},
{"fsub", {{Ml}}},
{"fsubr", {{Ml}}},
{"fdiv", {{Ml}}},
{"fdivr", {{Ml}}}
},
/* prefix DD */
{
{"fld", {{Ml}}},
{0},
{"fst", {{Ml}}},
{"fstp", {{Ml}}},
{"frstor", {{M}}},
{0},
{"fsave", {{M}}},
{"fstsw", {{Mw}}}
},
/* prefix DE */
{
{"fiadd", {{Mw}}},
{"fimul", {{Mw}}},
{"ficom", {{Mw}}},
{"ficomp", {{Mw}}},
{"fisub", {{Mw}}},
{"fisubr", {{Mw}}},
{"fidiv", {{Mw}}},
{"fidivr", {{Mw}}}
},
/* prefix DF */
{
{"fild", {{Mw}}},
{0},
{"fist", {{Mw}}},
{"fistp", {{Mw}}},
{"fbld", {{Ma}}},
{"fild", {{Mq}}},
{"fbstp", {{Ma}}},
{"fistp", {{Mq}}}
}

};

x86opc_insn fgroup_12[8] = {
{"fnop"},
{0},
{0},
{0},
{0},
{0},
{0},
{0}
};

x86opc_insn fgroup_14[8] = {
{"fchs"},
{"fabs"},
{0},
{0},
{"ftst"},
{"fxam"},
{0},
{0}
};

x86opc_insn fgroup_15[8] = {
{"fld1"},
{"fldl2t"},
{"fldl2e"},
{"fldpi"},
{"fldlg2"},
{"fldln2"},
{"fldz"},
{0}
};

x86opc_insn fgroup_16[8] = {
{"f2xm1"},
{"fyl2x"},
{"fptan"},
{"fpatan"},
{"fxtract"},
{"fprem1"},
{"fdecstp"},
{"fincstp"}
};

x86opc_insn fgroup_17[8] = {
{"fprem"},
{"fyl2xp1"},
{"fsqrt"},
{"fsincos"},
{"frndint"},
{"fscale"},
{"fsin"},
{"fcos"}
};

x86opc_insn fgroup_25[8] = {
{0},
{"fucompp"},
{0},
{0},
{0},
{0},
{0},
{0}
};

x86opc_insn fgroup_34[8] = {
{0},
{0},
{"fclex"},
{"finit"},
{0},
{0},
{0},
{0}
};

x86opc_insn fgroup_63[8] = {
{0},
{"fcompp"},
{0},
{0},
{0},
{0},
{0},
{0}
};

x86opc_insn fgroup_74[8] = {
{"fstsw", {{X__axw}}},
{0},
{0},
{0},
{0},
{0},
{0},
{0}
};

/*
 *	The ModR/M byte is >= 0xC0
 */

x86opc_finsn x86_float_group_insns[8][8] = {
/* prefix D8 */
{
{0, {"fadd", {{__st}, {Ft}}}},
{0, {"fmul", {{__st}, {Ft}}}},
{0, {"fcom", {{__st}, {Ft}}}},
{0, {"fcomp", {{__st}, {Ft}}}},
{0, {"fsub", {{__st}, {Ft}}}},
{0, {"fsubr", {{__st}, {Ft}}}},
{0, {"fdiv", {{__st}, {Ft}}}},
{0, {"fdivr", {{__st}, {Ft}}}}
},
/* prefix D9 */
{
{0, {"fld", {{__st}, {Ft}}}},
{0, {"fxch", {{__st}, {Ft}}}},
{(x86opc_insn *)&fgroup_12},
{0},
{(x86opc_insn *)&fgroup_14},
{(x86opc_insn *)&fgroup_15},
{(x86opc_insn *)&fgroup_16},
{(x86opc_insn *)&fgroup_17}
},
/* prefix DA */
{
{0, {"fcmovb", {{__st}, {Ft}}}},
{0, {"fcmove", {{__st}, {Ft}}}},
{0, {"fcmovbe", {{__st}, {Ft}}}},
{0, {"fcmovu", {{__st}, {Ft}}}},
{0},
{(x86opc_insn *)&fgroup_25},
{0},
{0}
},
/* prefix DB */
{
{0, {"fcmovnb", {{__st}, {Ft}}}},
{0, {"fcmovne", {{__st}, {Ft}}}},
{0, {"fcmovnbe", {{__st}, {Ft}}}},
{0, {"fcmovnu", {{__st}, {Ft}}}},
{(x86opc_insn*)&fgroup_34},
{0, {"fucomi", {{__st}, {Ft}}}},
{0, {"fcomi", {{__st}, {Ft}}}},
{0}
},
/* prefix DC */
{
{0, {"fadd", {{Ft}, {__st}}}},
{0, {"fmul", {{Ft}, {__st}}}},
{0},
{0},
{0, {"fsubr", {{Ft}, {__st}}}},
{0, {"fsub", {{Ft}, {__st}}}},
{0, {"fdivr", {{Ft}, {__st}}}},
{0, {"fdiv", {{Ft}, {__st}}}}
},
/* prefix DD */
{
{0, {"ffree", {{Ft}}}},
{0},
{0, {"fst", {{Ft}}}},
{0, {"fstp", {{Ft}}}},
{0, {"fucom", {{Ft}, {__st}}}},
{0, {"fucomp", {{Ft}}}},
{0},
{0}
},
/* prefix DE */
{
{0, {"faddp", {{Ft}, {__st}}}},
{0, {"fmulp", {{Ft}, {__st}}}},
{0},
{(x86opc_insn*)&fgroup_63},
{0, {"fsubrp", {{Ft}, {__st}}}},
{0, {"fsubp", {{Ft}, {__st}}}},
{0, {"fdivrp", {{Ft}, {__st}}}},
{0, {"fdivp", {{Ft}, {__st}}}}
},
/* prefix DF */
{
{0, {"ffreep", {{Ft}}}},
{0},
{0},
{0},
{(x86opc_insn*)&fgroup_74},
{0, {"fucomip", {{__st}, {Ft}}}},
{0, {"fcomip", {{__st}, {Ft}}}},
{0}
}

};
