---
id: IEEEP1801/D-14-1923
title:
- type: main
  content: IEEE Standard for Design and Verification of Low-Power Integrated Circuits
  format: text/plain
link:
- content: https://ieeexplore.ieee.org/document/6422312
  type: src
type: standard
docid:
- id: IEEE P1801/D-14-1923
  type: IEEE
  primary: true
- id: IEEE P1801â„¢/D-14-1923
  type: IEEE
  scope: trademark
  primary: true
- id: 978-0-7381-8213-1
  type: ISBN
docnumber: IEEE P1801/D-14-1923
date:
- type: created
  value: '2013-05-29'
- type: published
  value: '2013-01-28'
- type: issued
  value: '2013-03-06'
contributor:
- organization:
    name:
    - Institute of Electrical and Electronics Engineers
    abbreviation: IEEE
    url: http://www.ieee.org
    contact:
    - address:
        city: Piscataway
        country: USA
  role:
  - publisher
revdate: '2013-01-28'
language:
- en
script:
- Latn
abstract:
- content: A method is provided for specifying power intent for an electronic design,
    for use in verification of the structure and behavior of the design in the context
    of a given power management architecture, and for driving implementation of that
    power management architecture. The method supports incremental refinement of power
    intent specifications required for IP-based design flows.
  language:
  - en
  script:
  - Latn
  format: text/plain
docstatus:
  stage:
    value: Inactive
copyright:
- owner:
  - name:
    - Institute of Electrical and Electronics Engineers
    abbreviation: IEEE
    url: http://www.ieee.org
  from: '2013'
relation:
- type: updates
  bibitem:
    id: IEEE1801-2009
    docid:
    - id: IEEE 1801-2009
      type: IEEE
      primary: true
    formattedref:
      content: IEEE 1801-2009
      format: text/plain
  description:
    content: revises
    language:
    - en
    script:
    - Latn
    format: text/plain
fetched: '2022-08-17'
keyword:
- IEEE standards
- Semantics
- Power system planning
- Interface states
- Low power electronics
- Integrated circuits
- corruption semantics
- IEEE 1801
- interface specification
- IP reuse
- isolation
- level-shifting
- power-aware design
- power domains
- power intent
- power modes
- power states
- progressive design refinement
- retention
- retention strategies
editorialgroup:
  committee:
  - Design Automation of the IEEE Computer Society
ics:
- code: '31.200'
  text: Integrated circuits. Microelectronics
