vendor_name = ModelSim
source_file = 1, C:/Users/Familia/Documents/GitHub/mips_verilog/ULA.v
source_file = 1, C:/Users/Familia/Documents/GitHub/mips_verilog/SIGN_EXTEND.v
source_file = 1, C:/Users/Familia/Documents/GitHub/mips_verilog/SHIFT_LEFT_2.v
source_file = 1, C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER_BANK.v
source_file = 1, C:/Users/Familia/Documents/GitHub/mips_verilog/REGISTER.v
source_file = 1, C:/Users/Familia/Documents/GitHub/mips_verilog/MUX21.v
source_file = 1, C:/Users/Familia/Documents/GitHub/mips_verilog/MIPS.v
source_file = 1, C:/Users/Familia/Documents/GitHub/mips_verilog/IMEM.v
source_file = 1, C:/Users/Familia/Documents/GitHub/mips_verilog/DMEM.v
source_file = 1, C:/Users/Familia/Documents/GitHub/mips_verilog/CONTROL.v
source_file = 1, C:/Users/Familia/Documents/GitHub/mips_verilog/ALU_CONTROL.v
source_file = 1, C:/Users/Familia/Documents/GitHub/mips_verilog/ADDER.v
source_file = 1, Verilog1.v
source_file = 1, C:/Users/Familia/Documents/GitHub/mips_verilog/INSTRUCTION_FETCH.v
source_file = 1, C:/Users/Familia/Documents/GitHub/mips_verilog/mux31.v
source_file = 1, C:/Users/Familia/Documents/GitHub/mips_verilog/CMP_BRANCH.v
source_file = 1, C:/Users/Familia/Documents/GitHub/mips_verilog/db/MIPS.cbx.xml
source_file = 1, C:/Users/Familia/Documents/GitHub/mips_verilog/memory.bin
design_name = MIPS
instance = comp, \clk~input , clk~input, MIPS, 1
instance = comp, \nrst~input , nrst~input, MIPS, 1
