

================================================================
== Vivado HLS Report for 'toplevel'
================================================================
* Date:           Fri Mar 11 16:04:15 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        md5core
* Solution:       solution1
* Product family: spartan3e
* Target device:  xc3s500efg320-4


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     16.16|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  33023|  33071|  33024|  33072|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |              |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |- loop_read   |     64|    112|   4 ~ 7  |          -|          -|    16|    no    |
        |- loop_448    |    300|    300|         1|          -|          -|   300|    no    |
        |- loop_zero   |    448|    448|         1|          -|          -|   448|    no    |
        |- loop_md5    |  32200|  32200|       322|          -|          -|   100|    no    |
        | + loop_main  |    320|    320|         5|          -|          -|    64|    no    |
        +--------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 23
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	9  / (exitcond1)
3 --> 
	4  / (!icmp1)
	5  / (icmp1)
4 --> 
	5  / true
5 --> 
	6  / (!icmp2)
	7  / (icmp2)
6 --> 
	7  / true
7 --> 
	2  / (tmp_29)
	8  / (!tmp_29)
8 --> 
	2  / true
9 --> 
	9  / (!exitcond2)
	10  / (exitcond2)
10 --> 
	11  / (!tmp_10)
	10  / (tmp_10)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	21  / (!tmp_28)
	16  / (tmp_28)
16 --> 
	17  / (!exitcond)
	15  / (exitcond)
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	16  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: stg_24 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i32* %output_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str74, [1 x i8]* @p_str75, [1 x i8]* @p_str76, [1 x i8]* @p_str77)

ST_1: stg_25 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i32* %input_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str70, [1 x i8]* @p_str71, [1 x i8]* @p_str72, [1 x i8]* @p_str73)

ST_1: stg_26 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_V_V), !map !84

ST_1: stg_27 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_V_V), !map !88

ST_1: stg_28 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @toplevel_str) nounwind

ST_1: stg_29 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecIFCore(i32* %input_V_V, [1 x i8]* @p_str19, [11 x i8]* @p_str20, [1 x i8]* @p_str19, i32 -1, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19)

ST_1: stg_30 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecIFCore(i32* %output_V_V, [1 x i8]* @p_str19, [11 x i8]* @p_str20, [1 x i8]* @p_str19, i32 -1, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19)

ST_1: stg_31 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str21, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind

ST_1: stg_32 [1/1] 3.25ns
:8  store i32 0, i32* @initial_length_V, align 4

ST_1: stg_33 [1/1] 2.88ns
:9  br label %._crit_edge1189


 <State 2>: 11.94ns
ST_2: initial_length_V_load [1/1] 0.00ns
._crit_edge1189:0  %initial_length_V_load = phi i32 [ 0, %0 ], [ %tmp_33, %2 ], [ %initial_length_V_load4, %._crit_edge1188 ]

ST_2: i [1/1] 0.00ns
._crit_edge1189:1  %i = phi i5 [ 0, %0 ], [ %i_1, %2 ], [ %i_1, %._crit_edge1188 ]

ST_2: exitcond1 [1/1] 2.99ns
._crit_edge1189:2  %exitcond1 = icmp eq i5 %i, -16

ST_2: stg_37 [1/1] 0.00ns
._crit_edge1189:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_2: i_1 [1/1] 3.50ns
._crit_edge1189:4  %i_1 = add i5 %i, 1

ST_2: stg_39 [1/1] 0.00ns
._crit_edge1189:5  br i1 %exitcond1, label %3, label %1

ST_2: stg_40 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str22) nounwind

ST_2: tmp_V_4 [1/1] 0.00ns
:1  %tmp_V_4 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

ST_2: tmp_11 [1/1] 0.00ns
:2  %tmp_11 = trunc i32 %tmp_V_4 to i8

ST_2: tmp_16 [1/1] 0.00ns
:3  %tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_4, i32 24, i32 31)

ST_2: icmp [1/1] 3.40ns
:4  %icmp = icmp eq i8 %tmp_16, 0

ST_2: stg_45 [1/1] 2.66ns
:5  br i1 %icmp, label %._crit_edge, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

ST_2: t_V [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %t_V = load i32* @initial_length_V, align 4

ST_2: tmp_2 [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %tmp_2 = zext i32 %t_V to i64

ST_2: phitmp1 [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %phitmp1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_4, i32 24, i32 31)

ST_2: BLA_addr [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %BLA_addr = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_2

ST_2: phitmp1_trunc [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %phitmp1_trunc = zext i8 %phitmp1 to i32

ST_2: stg_51 [1/1] 2.64ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  store i32 %phitmp1_trunc, i32* %BLA_addr, align 4

ST_2: tmp_4 [1/1] 4.22ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %tmp_4 = add i32 %t_V, 1

ST_2: stg_53 [1/1] 3.25ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  store i32 %tmp_4, i32* @initial_length_V, align 4

ST_2: stg_54 [1/1] 2.66ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  br label %._crit_edge

ST_2: stg_55 [1/1] 2.66ns
:0  store i32 1732584193, i32* @h0_V, align 4

ST_2: stg_56 [1/1] 2.66ns
:1  store i32 -271733879, i32* @h1_V, align 4

ST_2: stg_57 [1/1] 2.66ns
:2  store i32 -1732584194, i32* @h2_V, align 4

ST_2: stg_58 [1/1] 2.66ns
:3  store i32 271733878, i32* @h3_V, align 4

ST_2: tmp_1 [1/1] 4.22ns
:4  %tmp_1 = add i32 1, %initial_length_V_load

ST_2: tmp [1/1] 0.00ns
:5  %tmp = trunc i32 %tmp_1 to i6

ST_2: tmp_9 [1/1] 3.50ns
:6  %tmp_9 = sub i6 -8, %tmp

ST_2: tmp_3 [1/1] 0.00ns
:7  %tmp_3 = zext i6 %tmp_9 to i32

ST_2: t_V_2 [1/1] 4.22ns
:8  %t_V_2 = add i32 %tmp_3, %tmp_1

ST_2: tmp_6 [1/1] 4.22ns
:9  %tmp_6 = add i32 %tmp_3, %initial_length_V_load

ST_2: stg_65 [1/1] 2.66ns
:10  br label %4


 <State 3>: 6.06ns
ST_3: initial_length_V_load6 [1/1] 0.00ns
._crit_edge:0  %initial_length_V_load6 = phi i32 [ %tmp_4, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ], [ %initial_length_V_load, %1 ]

ST_3: tmp_27 [1/1] 0.00ns
._crit_edge:1  %tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_4, i32 16, i32 23)

ST_3: icmp1 [1/1] 3.40ns
._crit_edge:2  %icmp1 = icmp eq i8 %tmp_27, 0

ST_3: stg_69 [1/1] 2.66ns
._crit_edge:3  br i1 %icmp1, label %._crit_edge1187, label %_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit63


 <State 4>: 7.47ns
ST_4: t_V_4 [1/1] 0.00ns
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit63:0  %t_V_4 = load i32* @initial_length_V, align 4

ST_4: tmp_8 [1/1] 0.00ns
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit63:1  %tmp_8 = zext i32 %t_V_4 to i64

ST_4: phitmp2 [1/1] 0.00ns
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit63:2  %phitmp2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_4, i32 16, i32 23)

ST_4: BLA_addr_2 [1/1] 0.00ns
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit63:3  %BLA_addr_2 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_8

ST_4: phitmp2_trunc [1/1] 0.00ns
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit63:4  %phitmp2_trunc = zext i8 %phitmp2 to i32

ST_4: stg_75 [1/1] 2.64ns
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit63:5  store i32 %phitmp2_trunc, i32* %BLA_addr_2, align 4

ST_4: tmp_s [1/1] 4.22ns
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit63:6  %tmp_s = add i32 %t_V_4, 1

ST_4: stg_77 [1/1] 3.25ns
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit63:7  store i32 %tmp_s, i32* @initial_length_V, align 4

ST_4: stg_78 [1/1] 2.66ns
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit63:8  br label %._crit_edge1187


 <State 5>: 6.06ns
ST_5: initial_length_V_load5 [1/1] 0.00ns
._crit_edge1187:0  %initial_length_V_load5 = phi i32 [ %tmp_s, %_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit63 ], [ %initial_length_V_load6, %._crit_edge ]

ST_5: tmp_40 [1/1] 0.00ns
._crit_edge1187:1  %tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_4, i32 8, i32 15)

ST_5: icmp2 [1/1] 3.40ns
._crit_edge1187:2  %icmp2 = icmp eq i8 %tmp_40, 0

ST_5: stg_82 [1/1] 2.66ns
._crit_edge1187:3  br i1 %icmp2, label %._crit_edge1188, label %_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

ST_5: phitmp [1/1] 0.00ns
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %phitmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_4, i32 8, i32 15)


 <State 6>: 7.47ns
ST_6: t_V_5 [1/1] 0.00ns
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %t_V_5 = load i32* @initial_length_V, align 4

ST_6: tmp_25 [1/1] 0.00ns
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %tmp_25 = zext i32 %t_V_5 to i64

ST_6: BLA_addr_12 [1/1] 0.00ns
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %BLA_addr_12 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_25

ST_6: phitmp_trunc [1/1] 0.00ns
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %phitmp_trunc = zext i8 %phitmp to i32

ST_6: stg_88 [1/1] 2.64ns
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  store i32 %phitmp_trunc, i32* %BLA_addr_12, align 4

ST_6: tmp_26 [1/1] 4.22ns
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %tmp_26 = add i32 %t_V_5, 1

ST_6: stg_90 [1/1] 3.25ns
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  store i32 %tmp_26, i32* @initial_length_V, align 4

ST_6: stg_91 [1/1] 2.66ns
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  br label %._crit_edge1188


 <State 7>: 3.40ns
ST_7: initial_length_V_load4 [1/1] 0.00ns
._crit_edge1188:0  %initial_length_V_load4 = phi i32 [ %tmp_26, %_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ], [ %initial_length_V_load5, %._crit_edge1187 ]

ST_7: tmp_29 [1/1] 3.40ns
._crit_edge1188:1  %tmp_29 = icmp eq i8 %tmp_11, 0

ST_7: stg_94 [1/1] 0.00ns
._crit_edge1188:2  br i1 %tmp_29, label %._crit_edge1189, label %2


 <State 8>: 7.47ns
ST_8: t_V_7 [1/1] 0.00ns
:0  %t_V_7 = load i32* @initial_length_V, align 4

ST_8: tmp_32 [1/1] 0.00ns
:1  %tmp_32 = zext i32 %t_V_7 to i64

ST_8: BLA_addr_13 [1/1] 0.00ns
:2  %BLA_addr_13 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_32

ST_8: rhs_V_13_cast8_trunc [1/1] 0.00ns
:3  %rhs_V_13_cast8_trunc = zext i8 %tmp_11 to i32

ST_8: stg_99 [1/1] 2.64ns
:4  store i32 %rhs_V_13_cast8_trunc, i32* %BLA_addr_13, align 4

ST_8: tmp_33 [1/1] 4.22ns
:5  %tmp_33 = add i32 %t_V_7, 1

ST_8: stg_101 [1/1] 3.25ns
:6  store i32 %tmp_33, i32* @initial_length_V, align 4

ST_8: stg_102 [1/1] 0.00ns
:7  br label %._crit_edge1189


 <State 9>: 4.22ns
ST_9: storemerge_in [1/1] 0.00ns
:0  %storemerge_in = phi i32 [ %initial_length_V_load, %3 ], [ %t_V_1, %5 ]

ST_9: t_V_1 [1/1] 4.22ns
:1  %t_V_1 = add i32 1, %storemerge_in

ST_9: tmp_20 [1/1] 0.00ns
:2  %tmp_20 = trunc i32 %storemerge_in to i6

ST_9: exitcond2 [1/1] 3.15ns
:3  %exitcond2 = icmp eq i6 %tmp_20, -9

ST_9: stg_107 [1/1] 0.00ns
:4  br i1 %exitcond2, label %6, label %5

ST_9: stg_108 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str23) nounwind

ST_9: tmp_5 [1/1] 0.00ns
:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str23)

ST_9: stg_110 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 300, i32 300, i32 300, [1 x i8]* @p_str19) nounwind

ST_9: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str23, i32 %tmp_5)

ST_9: stg_112 [1/1] 0.00ns
:4  br label %4

ST_9: stg_113 [1/1] 0.00ns
:0  store i32 %t_V_2, i32* @new_length_V, align 4

ST_9: tmp_7 [1/1] 0.00ns
:1  %tmp_7 = zext i32 %initial_length_V_load to i64

ST_9: BLA_addr_1 [1/1] 0.00ns
:2  %BLA_addr_1 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_7

ST_9: stg_116 [1/1] 2.64ns
:3  store i32 128, i32* %BLA_addr_1, align 4

ST_9: stg_117 [1/1] 2.66ns
:4  br label %7


 <State 10>: 8.08ns
ST_10: storemerge1179_in [1/1] 0.00ns
:0  %storemerge1179_in = phi i32 [ %initial_length_V_load, %6 ], [ %t_V_3, %8 ]

ST_10: t_V_3 [1/1] 4.22ns
:1  %t_V_3 = add i32 %storemerge1179_in, 1

ST_10: tmp_10 [1/1] 3.86ns
:2  %tmp_10 = icmp ult i32 %t_V_3, %t_V_2

ST_10: stg_121 [1/1] 0.00ns
:3  br i1 %tmp_10, label %8, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48

ST_10: stg_122 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str24) nounwind

ST_10: tmp_12 [1/1] 0.00ns
:1  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str24)

ST_10: stg_124 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 448, i32 448, i32 448, [1 x i8]* @p_str19) nounwind

ST_10: tmp_13 [1/1] 0.00ns
:3  %tmp_13 = zext i32 %t_V_3 to i64

ST_10: BLA_addr_3 [1/1] 0.00ns
:4  %BLA_addr_3 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_13

ST_10: stg_127 [1/1] 2.64ns
:5  store i32 0, i32* %BLA_addr_3, align 4

ST_10: empty_11 [1/1] 0.00ns
:6  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str24, i32 %tmp_12)

ST_10: stg_129 [1/1] 0.00ns
:7  br label %7

ST_10: tmp_14 [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:0  %tmp_14 = zext i32 %t_V_2 to i64

ST_10: tmp_39 [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:1  %tmp_39 = trunc i32 %initial_length_V_load to i5

ST_10: p_0107_0_i1 [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:2  %p_0107_0_i1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_39, i3 0)

ST_10: BLA_addr_4 [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:3  %BLA_addr_4 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_14

ST_10: p_0107_0_i1_trunc [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:4  %p_0107_0_i1_trunc = zext i8 %p_0107_0_i1 to i32

ST_10: stg_135 [1/1] 2.64ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:5  store i32 %p_0107_0_i1_trunc, i32* %BLA_addr_4, align 4

ST_10: lhs_V_1_cast [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:6  %lhs_V_1_cast = zext i32 %t_V_2 to i33

ST_10: r_V [1/1] 4.22ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:7  %r_V = add i33 1, %lhs_V_1_cast

ST_10: tmp_15 [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:8  %tmp_15 = zext i33 %r_V to i64

ST_10: phitmp_i [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:9  %phitmp_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %initial_length_V_load, i32 5, i32 12)

ST_10: BLA_addr_5 [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:10  %BLA_addr_5 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_15

ST_10: phitmp_i_trunc [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:11  %phitmp_i_trunc = zext i8 %phitmp_i to i32

ST_10: stg_142 [1/1] 2.64ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:12  store i32 %phitmp_i_trunc, i32* %BLA_addr_5, align 4

ST_10: phitmp148_i [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:15  %phitmp148_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %initial_length_V_load, i32 13, i32 20)

ST_10: phitmp149_i [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:21  %phitmp149_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %initial_length_V_load, i32 21, i32 28)

ST_10: tmp_30 [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:27  %tmp_30 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %initial_length_V_load, i32 29, i32 31)


 <State 11>: 6.86ns
ST_11: r_V_1 [1/1] 4.22ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:13  %r_V_1 = add i33 2, %lhs_V_1_cast

ST_11: tmp_17 [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:14  %tmp_17 = zext i33 %r_V_1 to i64

ST_11: BLA_addr_6 [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:16  %BLA_addr_6 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_17

ST_11: phitmp148_i_trunc [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:17  %phitmp148_i_trunc = zext i8 %phitmp148_i to i32

ST_11: stg_150 [1/1] 2.64ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:18  store i32 %phitmp148_i_trunc, i32* %BLA_addr_6, align 4

ST_11: r_V_2 [1/1] 4.22ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:19  %r_V_2 = add i33 3, %lhs_V_1_cast

ST_11: tmp_18 [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:20  %tmp_18 = zext i33 %r_V_2 to i64

ST_11: BLA_addr_7 [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:22  %BLA_addr_7 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_18

ST_11: phitmp149_i_trunc [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:23  %phitmp149_i_trunc = zext i8 %phitmp149_i to i32

ST_11: stg_155 [1/1] 2.64ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:24  store i32 %phitmp149_i_trunc, i32* %BLA_addr_7, align 4


 <State 12>: 6.86ns
ST_12: tmp_19 [1/1] 4.22ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:25  %tmp_19 = add i32 5, %tmp_6

ST_12: tmp_21 [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:26  %tmp_21 = zext i32 %tmp_19 to i64

ST_12: BLA_addr_8 [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:28  %BLA_addr_8 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_21

ST_12: p_0107_0_i_trunc [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:29  %p_0107_0_i_trunc = zext i3 %tmp_30 to i32

ST_12: stg_160 [1/1] 2.64ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:30  store i32 %p_0107_0_i_trunc, i32* %BLA_addr_8, align 4


 <State 13>: 6.86ns
ST_13: lhs_V_2_cast [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:31  %lhs_V_2_cast = zext i32 %tmp_19 to i33

ST_13: r_V_3 [1/1] 4.22ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:32  %r_V_3 = add i33 1, %lhs_V_2_cast

ST_13: tmp_22 [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:33  %tmp_22 = zext i33 %r_V_3 to i64

ST_13: BLA_addr_9 [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:34  %BLA_addr_9 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_22

ST_13: stg_165 [1/1] 2.64ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:35  store i32 0, i32* %BLA_addr_9, align 4


 <State 14>: 6.86ns
ST_14: r_V_4 [1/1] 4.22ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:36  %r_V_4 = add i33 2, %lhs_V_2_cast

ST_14: tmp_23 [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:37  %tmp_23 = zext i33 %r_V_4 to i64

ST_14: BLA_addr_10 [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:38  %BLA_addr_10 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_23

ST_14: stg_169 [1/1] 2.64ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:39  store i32 0, i32* %BLA_addr_10, align 4

ST_14: r_V_5 [1/1] 4.22ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:40  %r_V_5 = add i33 3, %lhs_V_2_cast

ST_14: tmp_24 [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:41  %tmp_24 = zext i33 %r_V_5 to i64

ST_14: BLA_addr_11 [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:42  %BLA_addr_11 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_24

ST_14: stg_173 [1/1] 2.64ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:43  store i32 0, i32* %BLA_addr_11, align 4

ST_14: stg_174 [1/1] 2.66ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:44  br label %9


 <State 15>: 3.86ns
ST_15: lhs_V_4 [1/1] 0.00ns
:0  %lhs_V_4 = phi i32 [ 271733878, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48 ], [ %tmp_37, %21 ]

ST_15: lhs_V_3 [1/1] 0.00ns
:1  %lhs_V_3 = phi i32 [ -1732584194, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48 ], [ %tmp_36, %21 ]

ST_15: lhs_V_2 [1/1] 0.00ns
:2  %lhs_V_2 = phi i32 [ -271733879, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48 ], [ %tmp_35, %21 ]

ST_15: lhs_V_1 [1/1] 0.00ns
:3  %lhs_V_1 = phi i32 [ 1732584193, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48 ], [ %tmp_34, %21 ]

ST_15: storemerge [1/1] 0.00ns
:4  %storemerge = phi i32 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48 ], [ %tmp_38, %21 ]

ST_15: tmp_28 [1/1] 3.86ns
:5  %tmp_28 = icmp ult i32 %storemerge, %t_V_2

ST_15: stg_181 [1/1] 0.00ns
:6  br i1 %tmp_28, label %10, label %22

ST_15: stg_182 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str25) nounwind

ST_15: tmp_31 [1/1] 0.00ns
:1  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str25)

ST_15: stg_184 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 100, i32 100, i32 100, [1 x i8]* @p_str19) nounwind

ST_15: h0_V_load [1/1] 0.00ns
:3  %h0_V_load = load i32* @h0_V, align 4

ST_15: stg_186 [1/1] 2.66ns
:4  store i32 %h0_V_load, i32* @a_V, align 4

ST_15: h1_V_load [1/1] 0.00ns
:5  %h1_V_load = load i32* @h1_V, align 4

ST_15: stg_188 [1/1] 2.66ns
:6  store i32 %h1_V_load, i32* @b_V, align 4

ST_15: h2_V_load [1/1] 0.00ns
:7  %h2_V_load = load i32* @h2_V, align 4

ST_15: stg_190 [1/1] 2.66ns
:8  store i32 %h2_V_load, i32* @c_V, align 4

ST_15: h3_V_load [1/1] 0.00ns
:9  %h3_V_load = load i32* @h3_V, align 4

ST_15: stg_192 [1/1] 2.66ns
:10  store i32 %h3_V_load, i32* @d_V, align 4

ST_15: stg_193 [1/1] 2.11ns
:11  br label %11

ST_15: stg_194 [1/1] 0.00ns
:0  store i32 %storemerge, i32* @offset_V, align 4

ST_15: tmp_41 [1/1] 0.00ns
:1  %tmp_41 = trunc i32 %lhs_V_1 to i8

ST_15: p_3 [1/1] 0.00ns
:2  %p_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_1, i32 24, i32 31)

ST_15: p_1 [1/1] 0.00ns
:3  %p_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_1, i32 8, i32 15)

ST_15: p_2 [1/1] 0.00ns
:4  %p_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_1, i32 16, i32 23)

ST_15: tmp_V [1/1] 0.00ns
:5  %tmp_V = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_41, i8 %p_1, i8 %p_2, i8 %p_3)

ST_15: stg_200 [1/1] 0.00ns
:6  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %output_V_V, i32 %tmp_V)


 <State 16>: 14.25ns
ST_16: t_V_6 [1/1] 0.00ns
:0  %t_V_6 = phi i7 [ 0, %10 ], [ %i_V, %20 ]

ST_16: t_V_6_cast [1/1] 0.00ns
:1  %t_V_6_cast = zext i7 %t_V_6 to i8

ST_16: exitcond [1/1] 3.28ns
:2  %exitcond = icmp eq i7 %t_V_6, -64

ST_16: stg_204 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_16: i_V [1/1] 3.50ns
:4  %i_V = add i7 %t_V_6, 1

ST_16: stg_206 [1/1] 0.00ns
:5  br i1 %exitcond, label %21, label %12

ST_16: stg_207 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str26) nounwind

ST_16: tmp_57 [1/1] 0.00ns
:1  %tmp_57 = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %t_V_6, i32 4, i32 6)

ST_16: icmp3 [1/1] 2.61ns
:2  %icmp3 = icmp eq i3 %tmp_57, 0

ST_16: stg_210 [1/1] 0.00ns
:3  br i1 %icmp3, label %13, label %14

ST_16: tmp_59 [1/1] 0.00ns
:0  %tmp_59 = call i2 @_ssdm_op_PartSelect.i2.i7.i32.i32(i7 %t_V_6, i32 5, i32 6)

ST_16: icmp4 [1/1] 2.35ns
:1  %icmp4 = icmp eq i2 %tmp_59, 0

ST_16: stg_213 [1/1] 0.00ns
:2  br i1 %icmp4, label %15, label %16

ST_16: tmp_43 [1/1] 3.28ns
:0  %tmp_43 = icmp ult i7 %t_V_6, 48

ST_16: stg_215 [1/1] 0.00ns
:1  br i1 %tmp_43, label %17, label %18

ST_16: d_V_load_4 [1/1] 0.00ns
:0  %d_V_load_4 = load i32* @d_V, align 4

ST_16: rhs_V_9 [1/1] 2.00ns
:1  %rhs_V_9 = xor i32 %d_V_load_4, -1

ST_16: lhs_V_12 [1/1] 0.00ns
:2  %lhs_V_12 = load i32* @b_V, align 4

ST_16: r_V_28 [1/1] 2.00ns
:3  %r_V_28 = or i32 %lhs_V_12, %rhs_V_9

ST_16: lhs_V_13 [1/1] 0.00ns
:4  %lhs_V_13 = load i32* @c_V, align 4

ST_16: r_V_14 [1/1] 2.00ns
:5  %r_V_14 = xor i32 %lhs_V_13, %r_V_28

ST_16: stg_222 [1/1] 3.03ns
:6  store i32 %r_V_14, i32* @f_V, align 4

ST_16: tmp_52_cast [1/1] 0.00ns
:7  %tmp_52_cast = zext i7 %t_V_6 to i9

ST_16: tmp_63 [1/1] 0.00ns
:8  %tmp_63 = trunc i7 %t_V_6 to i6

ST_16: p_shl2 [1/1] 0.00ns
:9  %p_shl2 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_63, i3 0)

ST_16: tmp_46 [1/1] 3.62ns
:10  %tmp_46 = sub i9 %p_shl2, %tmp_52_cast

ST_16: stg_227 [1/1] 2.48ns
:11  br label %19

ST_16: lhs_V_11 [1/1] 0.00ns
:0  %lhs_V_11 = load i32* @b_V, align 4

ST_16: rhs_V_7 [1/1] 0.00ns
:1  %rhs_V_7 = load i32* @c_V, align 4

ST_16: rhs_V_8 [1/1] 0.00ns
:2  %rhs_V_8 = load i32* @d_V, align 4

ST_16: tmp2 [1/1] 2.00ns
:3  %tmp2 = xor i32 %lhs_V_11, %rhs_V_8

ST_16: r_V_12 [1/1] 2.00ns
:4  %r_V_12 = xor i32 %tmp2, %rhs_V_7

ST_16: stg_233 [1/1] 3.03ns
:5  store i32 %r_V_12, i32* @f_V, align 4

ST_16: tmp_62 [1/1] 0.00ns
:6  %tmp_62 = trunc i7 %t_V_6 to i6

ST_16: p_shl1 [1/1] 0.00ns
:7  %p_shl1 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_62, i2 0)

ST_16: tmp_44 [1/1] 3.50ns
:8  %tmp_44 = sub i8 %p_shl1, %t_V_6_cast

ST_16: tmp_45 [1/1] 3.50ns
:9  %tmp_45 = add i8 5, %tmp_44

ST_16: tmp_51_cast [1/1] 0.00ns
:10  %tmp_51_cast = zext i8 %tmp_45 to i9

ST_16: stg_239 [1/1] 2.48ns
:11  br label %19

ST_16: lhs_V_8 [1/1] 0.00ns
:0  %lhs_V_8 = load i32* @d_V, align 4

ST_16: rhs_V_4 [1/1] 0.00ns
:1  %rhs_V_4 = load i32* @b_V, align 4

ST_16: r_V_26 [1/1] 2.00ns
:2  %r_V_26 = and i32 %rhs_V_4, %lhs_V_8

ST_16: lhs_V_9 [1/1] 2.00ns
:3  %lhs_V_9 = xor i32 %lhs_V_8, -1

ST_16: rhs_V_5 [1/1] 0.00ns
:4  %rhs_V_5 = load i32* @c_V, align 4

ST_16: r_V_27 [1/1] 2.00ns
:5  %r_V_27 = and i32 %rhs_V_5, %lhs_V_9

ST_16: r_V_11 [1/1] 2.00ns
:6  %r_V_11 = or i32 %r_V_27, %r_V_26

ST_16: stg_247 [1/1] 3.03ns
:7  store i32 %r_V_11, i32* @f_V, align 4

ST_16: tmp_60 [1/1] 0.00ns
:8  %tmp_60 = trunc i7 %t_V_6 to i6

ST_16: tmp_61 [1/1] 0.00ns
:9  %tmp_61 = shl i7 %t_V_6, 2

ST_16: p_shl_cast [1/1] 0.00ns
:10  %p_shl_cast = zext i7 %tmp_61 to i8

ST_16: tmp1 [1/1] 3.50ns
:11  %tmp1 = add i6 1, %tmp_60

ST_16: tmp1_cast [1/1] 0.00ns
:12  %tmp1_cast = zext i6 %tmp1 to i8

ST_16: tmp_42 [1/1] 3.50ns
:13  %tmp_42 = add i8 %tmp1_cast, %p_shl_cast

ST_16: tmp_47_cast [1/1] 0.00ns
:14  %tmp_47_cast = zext i8 %tmp_42 to i9

ST_16: stg_255 [1/1] 2.48ns
:15  br label %19

ST_16: storemerge1182_in [1/1] 0.00ns
:0  %storemerge1182_in = phi i9 [ %tmp_47_cast, %15 ], [ %tmp_46, %18 ], [ %tmp_51_cast, %17 ]

ST_16: r_V_15 [1/1] 0.00ns
:1  %r_V_15 = trunc i9 %storemerge1182_in to i4

ST_16: stg_258 [1/1] 2.14ns
:2  br label %20

ST_16: lhs_V_5 [1/1] 0.00ns
:0  %lhs_V_5 = load i32* @b_V, align 4

ST_16: rhs_V [1/1] 0.00ns
:1  %rhs_V = load i32* @c_V, align 4

ST_16: r_V_24 [1/1] 2.00ns
:2  %r_V_24 = and i32 %rhs_V, %lhs_V_5

ST_16: lhs_V_6 [1/1] 2.00ns
:3  %lhs_V_6 = xor i32 %lhs_V_5, -1

ST_16: rhs_V_2 [1/1] 0.00ns
:4  %rhs_V_2 = load i32* @d_V, align 4

ST_16: r_V_25 [1/1] 2.00ns
:5  %r_V_25 = and i32 %rhs_V_2, %lhs_V_6

ST_16: r_V_8 [1/1] 2.00ns
:6  %r_V_8 = or i32 %r_V_25, %r_V_24

ST_16: stg_266 [1/1] 3.03ns
:7  store i32 %r_V_8, i32* @f_V, align 4

ST_16: tmp_58 [1/1] 0.00ns
:8  %tmp_58 = trunc i7 %t_V_6 to i4

ST_16: stg_268 [1/1] 2.14ns
:9  br label %20

ST_16: storemerge2 [1/1] 0.00ns
:0  %storemerge2 = phi i4 [ %r_V_15, %19 ], [ %tmp_58, %13 ]

ST_16: storemerge2_cast [1/1] 0.00ns
:1  %storemerge2_cast = zext i4 %storemerge2 to i32

ST_16: stg_271 [1/1] 0.00ns
:2  store i32 %storemerge2_cast, i32* @g_V, align 4

ST_16: tmp_47_cast1 [1/1] 0.00ns
:11  %tmp_47_cast1 = zext i7 %t_V_6 to i9

ST_16: addr [1/1] 3.62ns
:12  %addr = add i9 -192, %tmp_47_cast1

ST_16: addr_cast [1/1] 0.00ns
:13  %addr_cast = zext i9 %addr to i64

ST_16: BLA_addr_14 [1/1] 0.00ns
:14  %BLA_addr_14 = getelementptr [448 x i32]* @BLA, i64 0, i64 %addr_cast

ST_16: BLA_load [2/2] 2.64ns
:15  %BLA_load = load i32* %BLA_addr_14, align 4

ST_16: tmp_48 [1/1] 0.00ns
:16  %tmp_48 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %storemerge, i32 4, i32 31)

ST_16: tmp_49 [1/1] 0.00ns
:17  %tmp_49 = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %tmp_48, i4 %storemerge2)

ST_16: tmp_50 [1/1] 0.00ns
:18  %tmp_50 = zext i32 %tmp_49 to i64

ST_16: BLA_addr_15 [1/1] 0.00ns
:19  %BLA_addr_15 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_50

ST_16: BLA_load_1 [2/2] 2.64ns
:20  %BLA_load_1 = load i32* %BLA_addr_15, align 4

ST_16: a_V_load [1/1] 0.00ns
:0  %a_V_load = load i32* @a_V, align 4

ST_16: tmp_34 [1/1] 4.22ns
:1  %tmp_34 = add i32 %h0_V_load, %a_V_load

ST_16: stg_284 [1/1] 2.66ns
:2  store i32 %tmp_34, i32* @h0_V, align 4

ST_16: b_V_load [1/1] 0.00ns
:3  %b_V_load = load i32* @b_V, align 4

ST_16: tmp_35 [1/1] 4.22ns
:4  %tmp_35 = add i32 %h1_V_load, %b_V_load

ST_16: stg_287 [1/1] 2.66ns
:5  store i32 %tmp_35, i32* @h1_V, align 4

ST_16: c_V_load [1/1] 0.00ns
:6  %c_V_load = load i32* @c_V, align 4

ST_16: tmp_36 [1/1] 4.22ns
:7  %tmp_36 = add i32 %h2_V_load, %c_V_load

ST_16: stg_290 [1/1] 2.66ns
:8  store i32 %tmp_36, i32* @h2_V, align 4

ST_16: d_V_load [1/1] 0.00ns
:9  %d_V_load = load i32* @d_V, align 4

ST_16: tmp_37 [1/1] 4.22ns
:10  %tmp_37 = add i32 %h3_V_load, %d_V_load

ST_16: stg_293 [1/1] 2.66ns
:11  store i32 %tmp_37, i32* @h3_V, align 4

ST_16: empty_12 [1/1] 0.00ns
:12  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str25, i32 %tmp_31)

ST_16: tmp_38 [1/1] 4.22ns
:13  %tmp_38 = add i32 %storemerge, 64

ST_16: stg_296 [1/1] 0.00ns
:14  br label %9


 <State 17>: 6.86ns
ST_17: BLA_load [1/2] 2.64ns
:15  %BLA_load = load i32* %BLA_addr_14, align 4

ST_17: BLA_load_1 [1/2] 2.64ns
:20  %BLA_load_1 = load i32* %BLA_addr_15, align 4

ST_17: tmp_65 [1/1] 0.00ns
:21  %tmp_65 = trunc i32 %BLA_load_1 to i8

ST_17: lhs_V_14_cast [1/1] 0.00ns
:22  %lhs_V_14_cast = zext i32 %tmp_49 to i33

ST_17: r_V_16 [1/1] 4.22ns
:23  %r_V_16 = add i33 1, %lhs_V_14_cast

ST_17: tmp_51 [1/1] 0.00ns
:24  %tmp_51 = zext i33 %r_V_16 to i64

ST_17: BLA_addr_16 [1/1] 0.00ns
:25  %BLA_addr_16 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_51

ST_17: BLA_load_2 [2/2] 2.64ns
:26  %BLA_load_2 = load i32* %BLA_addr_16, align 4

ST_17: r_V_17 [1/1] 4.22ns
:28  %r_V_17 = add i33 2, %lhs_V_14_cast

ST_17: tmp_52 [1/1] 0.00ns
:29  %tmp_52 = zext i33 %r_V_17 to i64

ST_17: BLA_addr_17 [1/1] 0.00ns
:30  %BLA_addr_17 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_52

ST_17: BLA_load_3 [2/2] 2.64ns
:31  %BLA_load_3 = load i32* %BLA_addr_17, align 4


 <State 18>: 6.86ns
ST_18: BLA_load_2 [1/2] 2.64ns
:26  %BLA_load_2 = load i32* %BLA_addr_16, align 4

ST_18: tmp_66 [1/1] 0.00ns
:27  %tmp_66 = trunc i32 %BLA_load_2 to i8

ST_18: BLA_load_3 [1/2] 2.64ns
:31  %BLA_load_3 = load i32* %BLA_addr_17, align 4

ST_18: tmp_67 [1/1] 0.00ns
:32  %tmp_67 = trunc i32 %BLA_load_3 to i8

ST_18: r_V_18 [1/1] 4.22ns
:33  %r_V_18 = add i33 3, %lhs_V_14_cast

ST_18: tmp_53 [1/1] 0.00ns
:34  %tmp_53 = zext i33 %r_V_18 to i64

ST_18: BLA_addr_18 [1/1] 0.00ns
:35  %BLA_addr_18 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_53

ST_18: BLA_load_4 [2/2] 2.64ns
:36  %BLA_load_4 = load i32* %BLA_addr_18, align 4

ST_18: addr1 [1/1] 0.00ns
:42  %addr1 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 3, i7 %t_V_6)

ST_18: BLA_addr_19 [1/1] 0.00ns
:43  %BLA_addr_19 = getelementptr [448 x i32]* @BLA, i64 0, i64 %addr1

ST_18: BLA_load_5 [2/2] 2.64ns
:44  %BLA_load_5 = load i32* %BLA_addr_19, align 4


 <State 19>: 11.08ns
ST_19: a_V_load_1 [1/1] 0.00ns
:9  %a_V_load_1 = load i32* @a_V, align 4

ST_19: f_V_load [1/1] 0.00ns
:10  %f_V_load = load i32* @f_V, align 4

ST_19: BLA_load_4 [1/2] 2.64ns
:36  %BLA_load_4 = load i32* %BLA_addr_18, align 4

ST_19: tmp_68 [1/1] 0.00ns
:37  %tmp_68 = trunc i32 %BLA_load_4 to i8

ST_19: r_V_19 [1/1] 0.00ns
:38  %r_V_19 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_68, i8 %tmp_67, i8 %tmp_66, i8 %tmp_65)

ST_19: tmp4 [1/1] 4.22ns
:39  %tmp4 = add i32 %a_V_load_1, %BLA_load

ST_19: tmp5 [1/1] 4.22ns
:40  %tmp5 = add i32 %f_V_load, %r_V_19

ST_19: this_assign_1 [1/1] 4.22ns
:41  %this_assign_1 = add i32 %tmp5, %tmp4

ST_19: BLA_load_5 [1/2] 2.64ns
:44  %BLA_load_5 = load i32* %BLA_addr_19, align 4

ST_19: tmp_69 [1/1] 0.00ns
:45  %tmp_69 = trunc i32 %BLA_load_5 to i5

ST_19: r_V_30 [1/1] 3.50ns
:48  %r_V_30 = sub i5 0, %tmp_69


 <State 20>: 16.16ns
ST_20: d_V_load_5 [1/1] 0.00ns
:3  %d_V_load_5 = load i32* @d_V, align 4

ST_20: stg_332 [1/1] 0.00ns
:4  store i32 %d_V_load_5, i32* @temp_V, align 4

ST_20: c_V_load_5 [1/1] 0.00ns
:5  %c_V_load_5 = load i32* @c_V, align 4

ST_20: stg_334 [1/1] 2.66ns
:6  store i32 %c_V_load_5, i32* @d_V, align 4

ST_20: b_V_load_5 [1/1] 0.00ns
:7  %b_V_load_5 = load i32* @b_V, align 4

ST_20: stg_336 [1/1] 2.66ns
:8  store i32 %b_V_load_5, i32* @c_V, align 4

ST_20: this_assign_2 [1/1] 0.00ns
:46  %this_assign_2 = zext i5 %tmp_69 to i32

ST_20: r_V_29 [1/1] 7.28ns
:47  %r_V_29 = shl i32 %this_assign_1, %this_assign_2

ST_20: tmp_40_i_cast [1/1] 0.00ns
:49  %tmp_40_i_cast = zext i5 %r_V_30 to i32

ST_20: r_V_31 [1/1] 7.28ns
:50  %r_V_31 = lshr i32 %this_assign_1, %tmp_40_i_cast

ST_20: r_V_23 [1/1] 2.00ns
:51  %r_V_23 = or i32 %r_V_31, %r_V_29

ST_20: tmp_54 [1/1] 4.22ns
:52  %tmp_54 = add i32 %b_V_load_5, %r_V_23

ST_20: stg_343 [1/1] 2.66ns
:53  store i32 %tmp_54, i32* @b_V, align 4

ST_20: stg_344 [1/1] 2.66ns
:54  store i32 %d_V_load_5, i32* @a_V, align 4

ST_20: stg_345 [1/1] 0.00ns
:55  br label %11


 <State 21>: 0.00ns
ST_21: tmp_47 [1/1] 0.00ns
:7  %tmp_47 = trunc i32 %lhs_V_2 to i8

ST_21: p_4 [1/1] 0.00ns
:8  %p_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_2, i32 24, i32 31)

ST_21: p_5 [1/1] 0.00ns
:9  %p_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_2, i32 8, i32 15)

ST_21: p_6 [1/1] 0.00ns
:10  %p_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_2, i32 16, i32 23)

ST_21: tmp_V_1 [1/1] 0.00ns
:11  %tmp_V_1 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_47, i8 %p_5, i8 %p_6, i8 %p_4)

ST_21: stg_351 [1/1] 0.00ns
:12  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %output_V_V, i32 %tmp_V_1)


 <State 22>: 0.00ns
ST_22: tmp_55 [1/1] 0.00ns
:13  %tmp_55 = trunc i32 %lhs_V_3 to i8

ST_22: p_8 [1/1] 0.00ns
:14  %p_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_3, i32 24, i32 31)

ST_22: p_9 [1/1] 0.00ns
:15  %p_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_3, i32 8, i32 15)

ST_22: p_s [1/1] 0.00ns
:16  %p_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_3, i32 16, i32 23)

ST_22: tmp_V_2 [1/1] 0.00ns
:17  %tmp_V_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_55, i8 %p_9, i8 %p_s, i8 %p_8)

ST_22: stg_357 [1/1] 0.00ns
:18  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %output_V_V, i32 %tmp_V_2)


 <State 23>: 0.00ns
ST_23: tmp_56 [1/1] 0.00ns
:19  %tmp_56 = trunc i32 %lhs_V_4 to i8

ST_23: p_7 [1/1] 0.00ns
:20  %p_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_4, i32 24, i32 31)

ST_23: p_10 [1/1] 0.00ns
:21  %p_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_4, i32 8, i32 15)

ST_23: p_11 [1/1] 0.00ns
:22  %p_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_4, i32 16, i32 23)

ST_23: tmp_V_3 [1/1] 0.00ns
:23  %tmp_V_3 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_56, i8 %p_10, i8 %p_11, i8 %p_7)

ST_23: stg_363 [1/1] 0.00ns
:24  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %output_V_V, i32 %tmp_V_3)

ST_23: stg_364 [1/1] 0.00ns
:25  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
