
Note-[RT_BS] Larger stack needed
  Note: Bumping stack limit from 8192 to 8193 Kbytes.

Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Oct 27 00:25 2018
ucli% # -----------------------------------------------------------------------------
ucli% # The confidential and proprietary information contained in this file may
ucli% # only be used by a person authorised under and to the extent permitted
ucli% # by a subsisting licensing agreement from ARM Limited.
ucli% #
ucli% #            (C) COPYRIGHT 2010-2015 ARM Limited.
ucli% #                ALL RIGHTS RESERVED
ucli% #
ucli% # This entire notice must be reproduced on all copies of this file
ucli% # and copies of this file may only be made by a person if such person is
ucli% # permitted to do so under the terms of a subsisting license agreement
ucli% # from ARM Limited.
ucli% #
ucli% #      SVN Information
ucli% #
ucli% #      Checked In          : $Date: 2017-08-11 14:44:16 +0100 (Fri, 11 Aug 2017) $
ucli% #
ucli% #      Revision            : $Revision: 369125 $
ucli% #
ucli% #      Release Information : 
ucli% # -----------------------------------------------------------------------------
ucli% #
ucli% # Setup script for VCS
ucli% # This script has 3 main functions.
ucli% # 1.  Force address bus to 0, run for 1us, release address bus.  This removes warnings
ucli% #     from the memories regarding X indexing their arrays.
ucli% # 2.  Preload the SSRAM1 bank with the code from the generated hex files
ucli% # 3.  Force the zbt_boot_ctrl to be active so that the code is run from the 
ucli% #     preloaded SSRAM1 bank above
ucli% #
ucli% # -----------------------------------------------------------------------------
ucli% #
ucli% # At the start of simulation, due to the memory bus being X, most memories
ucli% # issue a warning.  To clean this up, force the bus to 0, run the sim for 1us
ucli% # so that the reset has seen a clock cycle, then remove the force and allow
ucli% # the simulation to run normally.
ucli% # Path list of all the memory indicies that are unknown at the start of simulation
ucli% set addr_list [list \
  tb_fpga/u_fpga_top/u_fpga_system/u_user_partition/u_cmsdk_mcu_system/cm0_haddr \
  tb_fpga/u_fpga_top/u_fpga_system/u_user_partition/u_ahb_blockram_32/reg_haddr \
  tb_fpga/uSSRAM1A/raddr \
  tb_fpga/uSSRAM1B/raddr \
  tb_fpga/uSSRAM2/raddr \
  tb_fpga/uSSRAM3/raddr \
  tb_fpga/u_fpga_top/u_fpga_system/u_user_partition/u_ahbvga/u_vga_console/u_video_ram/addr_a_reg \
  tb_fpga/u_fpga_top/u_fpga_system/u_user_partition/u_ahbvga/u_vga_console/u_video_ram/addr_b_reg \
  tb_fpga/u_fpga_top/u_fpga_system/u_user_partition/u_ahbvga/u_vga_image/u_image_ram/addr_a_reg \
  tb_fpga/u_fpga_top/u_fpga_system/u_user_partition/u_ahbvga/u_vga_image/u_image_ram/addr_b_reg \
]
tb_fpga/u_fpga_top/u_fpga_system/u_user_partition/u_cmsdk_mcu_system/cm0_haddr tb_fpga/u_fpga_top/u_fpga_system/u_user_partition/u_ahb_blockram_32/reg_haddr tb_fpga/uSSRAM1A/raddr tb_fpga/uSSRAM1B/raddr tb_fpga/uSSRAM2/raddr tb_fpga/uSSRAM3/raddr tb_fpga/u_fpga_top/u_fpga_system/u_user_partition/u_ahbvga/u_vga_console/u_video_ram/addr_a_reg tb_fpga/u_fpga_top/u_fpga_system/u_user_partition/u_ahbvga/u_vga_console/u_video_ram/addr_b_reg tb_fpga/u_fpga_top/u_fpga_system/u_user_partition/u_ahbvga/u_vga_image/u_image_ram/addr_a_reg tb_fpga/u_fpga_top/u_fpga_system/u_user_partition/u_ahbvga/u_vga_image/u_image_ram/addr_b_reg
ucli% # Tie them all inactive, run the simulation for a few clock cycles
ucli% # then release
ucli% foreach addr $addr_list { force $addr 0 }
ucli% run 1us
*
* Max. address:                        001ffff
* Begin of full protection address:    0000000
* Begin of half protection address:    0010000
* Begin of quarter protection address: 0018000
*
===========================================================

 nvSRAM Power UP 
*
* Max. address:                        001ffff
* Begin of full protection address:    0000000
* Begin of half protection address:    0010000
* Begin of quarter protection address: 0018000
*
===========================================================

 nvSRAM Power UP 
*
* Max. address:                        001ffff
* Begin of full protection address:    0000000
* Begin of half protection address:    0010000
* Begin of quarter protection address: 0018000
*
===========================================================

 nvSRAM Power UP 

Warning-[STASKW_CO1] Cannot open file
  The file 'itcm3' could not be opened. No such file or directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_RMCOF] Cannot open file
../../../smm_common/verilog/fpga/ahb_blockram_32.v, 181
  Cannot open file 'itcm3' passed as argument to $readmem.
  Please verify that the first argument to $readmem is a file that exists with
  proper permissions.


Warning-[STASKW_CO1] Cannot open file
  The file 'itcm2' could not be opened. No such file or directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_RMCOF] Cannot open file
../../../smm_common/verilog/fpga/ahb_blockram_32.v, 182
  Cannot open file 'itcm2' passed as argument to $readmem.
  Please verify that the first argument to $readmem is a file that exists with
  proper permissions.


Warning-[STASKW_CO1] Cannot open file
  The file 'itcm1' could not be opened. No such file or directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_RMCOF] Cannot open file
../../../smm_common/verilog/fpga/ahb_blockram_32.v, 183
  Cannot open file 'itcm1' passed as argument to $readmem.
  Please verify that the first argument to $readmem is a file that exists with
  proper permissions.


Warning-[STASKW_CO1] Cannot open file
  The file 'itcm0' could not be opened. No such file or directory.
  Please ensure that the file exists with proper permissions.


Warning-[STASKW_RMCOF] Cannot open file
../../../smm_common/verilog/fpga/ahb_blockram_32.v, 184
  Cannot open file 'itcm0' passed as argument to $readmem.
  Please verify that the first argument to $readmem is a file that exists with
  proper permissions.

1000000 ps
ucli% foreach addr $addr_list { release $addr }
ucli% # Preload ZBT memories, (SSRAM1)
ucli% # In the MPS2 board, this is done by the microcontroller before it releases
ucli% # the CPU reset.
ucli% # If this was modelled in simulation, then simulation times would increase
ucli% # significantly.  So in order to save simulation time, the memories are preloaded.
ucli% memory -read tb_fpga/uSSRAM1A/bank0 -file itcm0.hex -radix hex 
ucli% memory -read tb_fpga/uSSRAM1A/bank1 -file itcm1.hex -radix hex 
ucli% memory -read tb_fpga/uSSRAM1A/bank2 -file itcm2.hex -radix hex 
ucli% memory -read tb_fpga/uSSRAM1A/bank3 -file itcm3.hex -radix hex 
ucli%                                      
ucli% memory -read tb_fpga/uSSRAM1B/bank0 -file itcm4.hex -radix hex 
ucli% memory -read tb_fpga/uSSRAM1B/bank1 -file itcm5.hex -radix hex 
ucli% memory -read tb_fpga/uSSRAM1B/bank2 -file itcm6.hex -radix hex 
ucli% memory -read tb_fpga/uSSRAM1B/bank3 -file itcm7.hex -radix hex 
ucli% # Preload ZBT memories, (SSRAM2 and 3) to avoid X in read data
ucli% memory -read tb_fpga/uSSRAM2/bank0 -fill 0
ucli% memory -read tb_fpga/uSSRAM2/bank1 -fill 0
ucli% memory -read tb_fpga/uSSRAM2/bank2 -fill 0
ucli% memory -read tb_fpga/uSSRAM2/bank3 -fill 0
ucli% memory -read tb_fpga/uSSRAM3/bank0 -fill 0
ucli% memory -read tb_fpga/uSSRAM3/bank1 -fill 0
ucli% memory -read tb_fpga/uSSRAM3/bank2 -fill 0
ucli% memory -read tb_fpga/uSSRAM3/bank3 -fill 0
ucli% # Force zbt_boot_ctrl to be active, this makes code execute from the SSRAM
ucli% # as it does on the MPS2 board
ucli% force tb_fpga/u_fpga_top/u_fpga_system/u_user_partition/zbt_boot_ctrl 1
ucli% # ------------
ucli% # End of setup
ucli% # ------------
ucli% # Other commands below here
ucli% run
     295480 ns UART: 
     450760 ns UART: Cortex Microcontroller System Design Kit - Timer Driver Test - revision $Revisio
     464680 ns UART: n: 368444 $
     480880 ns UART: 
     510480 ns UART: 
     579280 ns UART: Stage 1 - Timer Initialisation
     595480 ns UART: 
     652320 ns UART: Timer Enabled
     720600 ns UART: Ext Enable Not Selected
     786600 ns UART: Ext Clock Not Selected
     844240 ns UART: Timer IRQ Enabled
     908320 ns UART: Reload Value of 0xF00
     936920 ns UART: 
    1005920 ns UART: Timer Initialisation Successful
    1022120 ns UART: 
    1078600 ns UART: Stage 2 - interrupt
    1094800 ns UART: 
    1193120 ns UART: Timer Status: 0
    1291400 ns UART: Timer Status: 0
    1389680 ns UART: Timer Status: 0
    1490560 ns UART: Timer Status: 0
    1536240 ns UART: Timer IRQ
    1552440 ns UART: 
    1646000 ns UART: Timer Status: 1
    1708560 ns UART: Timer IRQ Disabled
    1802720 ns UART: Timer Status: 0
    2041080 ns UART: Timer Value: 6125
    2290320 ns UART: Timer Reload Value: 7936
    2595920 ns UART: Timer Reload Value now set to: 15872
    2674240 ns UART: Timer Reload Value Is Correct
    2742160 ns UART: Timer Value Set to 300
    2840680 ns UART: Timer Status: 0
    2886360 ns UART: Timer IRQ
    2902560 ns UART: 
    2996120 ns UART: Timer Status: 1
    3058680 ns UART: Timer IRQ Disabled
    3152840 ns UART: Timer Status: 0
    3251120 ns UART: Timer Status: 0
    3349400 ns UART: Timer Status: 0
    3447680 ns UART: Timer Status: 0
    3511000 ns UART: Timer IRQ enabled
    3606120 ns UART: Timer Status: 0
    3704440 ns UART: Timer Status: 0
    3802760 ns UART: Timer Status: 0
    3901080 ns UART: Timer Status: 0
    3999400 ns UART: Timer Status: 0
    4101040 ns UART: Timer Status: 0
    4133080 ns UART: 
    4178680 ns UART: Timer Stopped
    4245400 ns UART: ** Timer IRQ Test Passed **
    4261600 ns UART: 
    4290280 ns UART: 
    4336680 ns UART: Stage 3 - Polling
    4352880 ns UART: 
    4436160 ns UART: Timer Reload Initialised as 0xF00
    4531200 ns UART: Timer Status: 0
    5164320 ns UART: Timer Status: 1
    5261200 ns UART: Timer Status: 0
    5357920 ns UART: Timer Status: 1
    5454800 ns UART: Timer Status: 0
    5551520 ns UART: Timer Status: 1
    5582040 ns UART: 
    5627640 ns UART: Timer Stopped
    5694920 ns UART: ** Timer Polling Test Passed
    5711120 ns UART: 
    5740760 ns UART: 
    5793840 ns UART: Stage 4 - Ext Stimuli
    5810040 ns UART: 
    5837280 ns UART: 
    5892720 ns UART:  -Stage 4a - Ext Clock
    5908920 ns UART: 
    5960160 ns UART: Timer IRQ
    6194240 ns UART: Timer IRQ
    6429760 ns UART: Timer IRQ
    6665960 ns UART: Timer IRQ
    6694160 ns UART: 
    6749800 ns UART:  -Stage 4b - Ext Enable
    6766000 ns UART: 
    6816480 ns UART: Timer 0 Enabled
    6832680 ns UART: 
    6897240 ns UART: Disable Test Passed
    6959000 ns UART: Enable Test Passed
    7023160 ns UART: Disable Test Passed
    7087440 ns UART: Enable Test Passed
    7140400 ns UART: 
    7246280 ns UART: Timer enable/disable toggled 4 times
    7277920 ns UART: 
    7362440 ns UART: Ext Stimuli Tests Completed Successfully
    7381960 ns UART: 
    7434280 ns UART: ** TEST PASSED **
    7450480 ns UART: 
    7456400 ns UART: Test Ended
ucli% quit
           V C S   S i m u l a t i o n   R e p o r t 
Time: 7456400000 ps
CPU Time:     57.060 seconds;       Data structure size:  39.7Mb
Sat Oct 27 00:26:56 2018
