// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE15F23C8 Package FBGA484
// 

//
// This file contains Slow Corner delays for the design using part EP4CE15F23C8,
// with speed grade 8, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "spm")
  (DATE "08/17/2020 11:43:57")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE if_spm_rd_data\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1379:1379:1379) (1139:1139:1139))
        (IOPATH i o (2912:2912:2912) (2832:2832:2832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE if_spm_rd_data\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1585:1585:1585) (1288:1288:1288))
        (IOPATH i o (3053:3053:3053) (3001:3001:3001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE if_spm_rd_data\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1468:1468:1468) (1225:1225:1225))
        (IOPATH i o (2872:2872:2872) (2792:2792:2792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE if_spm_rd_data\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1449:1449:1449) (1226:1226:1226))
        (IOPATH i o (2892:2892:2892) (2812:2812:2812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE if_spm_rd_data\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1145:1145:1145) (985:985:985))
        (IOPATH i o (2983:2983:2983) (2931:2931:2931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE if_spm_rd_data\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1677:1677:1677) (1374:1374:1374))
        (IOPATH i o (2882:2882:2882) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE if_spm_rd_data\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1367:1367:1367) (1090:1090:1090))
        (IOPATH i o (2993:2993:2993) (2941:2941:2941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE if_spm_rd_data\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1331:1331:1331) (1074:1074:1074))
        (IOPATH i o (3003:3003:3003) (2951:2951:2951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE if_spm_rd_data\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1515:1515:1515) (1287:1287:1287))
        (IOPATH i o (2892:2892:2892) (2812:2812:2812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE if_spm_rd_data\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1488:1488:1488) (1356:1356:1356))
        (IOPATH i o (2912:2912:2912) (2832:2832:2832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE if_spm_rd_data\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1114:1114:1114) (950:950:950))
        (IOPATH i o (3033:3033:3033) (2981:2981:2981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE if_spm_rd_data\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1748:1748:1748) (1462:1462:1462))
        (IOPATH i o (2922:2922:2922) (2842:2842:2842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE if_spm_rd_data\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1404:1404:1404) (1174:1174:1174))
        (IOPATH i o (2902:2902:2902) (2822:2822:2822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE if_spm_rd_data\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1664:1664:1664) (1447:1447:1447))
        (IOPATH i o (2882:2882:2882) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE if_spm_rd_data\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1581:1581:1581) (1284:1284:1284))
        (IOPATH i o (3023:3023:3023) (2971:2971:2971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE if_spm_rd_data\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1943:1943:1943) (1599:1599:1599))
        (IOPATH i o (2993:2993:2993) (2941:2941:2941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE if_spm_rd_data\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1441:1441:1441) (1224:1224:1224))
        (IOPATH i o (2872:2872:2872) (2792:2792:2792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE if_spm_rd_data\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1581:1581:1581) (1284:1284:1284))
        (IOPATH i o (3023:3023:3023) (2971:2971:2971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE if_spm_rd_data\[18\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1154:1154:1154) (965:965:965))
        (IOPATH i o (2892:2892:2892) (2812:2812:2812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE if_spm_rd_data\[19\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1140:1140:1140) (962:962:962))
        (IOPATH i o (2892:2892:2892) (2812:2812:2812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE if_spm_rd_data\[20\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1508:1508:1508) (1288:1288:1288))
        (IOPATH i o (2993:2993:2993) (2941:2941:2941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE if_spm_rd_data\[21\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1755:1755:1755) (1496:1496:1496))
        (IOPATH i o (2872:2872:2872) (2792:2792:2792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE if_spm_rd_data\[22\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1887:1887:1887) (1629:1629:1629))
        (IOPATH i o (2892:2892:2892) (2812:2812:2812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE if_spm_rd_data\[23\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1646:1646:1646) (1335:1335:1335))
        (IOPATH i o (3033:3033:3033) (2981:2981:2981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE if_spm_rd_data\[24\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1356:1356:1356) (1099:1099:1099))
        (IOPATH i o (2872:2872:2872) (2792:2792:2792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE if_spm_rd_data\[25\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (938:938:938) (837:837:837))
        (IOPATH i o (2922:2922:2922) (2842:2842:2842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE if_spm_rd_data\[26\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1315:1315:1315) (1055:1055:1055))
        (IOPATH i o (3013:3013:3013) (2961:2961:2961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE if_spm_rd_data\[27\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1721:1721:1721) (1446:1446:1446))
        (IOPATH i o (2882:2882:2882) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE if_spm_rd_data\[28\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (806:806:806) (688:688:688))
        (IOPATH i o (2892:2892:2892) (2812:2812:2812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE if_spm_rd_data\[29\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1101:1101:1101) (895:895:895))
        (IOPATH i o (2922:2922:2922) (2842:2842:2842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE if_spm_rd_data\[30\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1972:1972:1972) (1615:1615:1615))
        (IOPATH i o (3013:3013:3013) (2961:2961:2961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE if_spm_rd_data\[31\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2588:2588:2588) (2299:2299:2299))
        (IOPATH i o (2872:2872:2872) (2792:2792:2792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_spm_rd_data\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1048:1048:1048) (841:841:841))
        (IOPATH i o (2882:2882:2882) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_spm_rd_data\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1569:1569:1569) (1245:1245:1245))
        (IOPATH i o (2932:2932:2932) (2852:2852:2852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_spm_rd_data\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1452:1452:1452) (1210:1210:1210))
        (IOPATH i o (2983:2983:2983) (2931:2931:2931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_spm_rd_data\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1718:1718:1718) (1459:1459:1459))
        (IOPATH i o (2872:2872:2872) (2792:2792:2792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_spm_rd_data\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1026:1026:1026) (834:834:834))
        (IOPATH i o (2912:2912:2912) (2832:2832:2832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_spm_rd_data\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1341:1341:1341) (1105:1105:1105))
        (IOPATH i o (2892:2892:2892) (2812:2812:2812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_spm_rd_data\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1777:1777:1777) (1485:1485:1485))
        (IOPATH i o (2918:2918:2918) (2842:2842:2842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_spm_rd_data\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1590:1590:1590) (1268:1268:1268))
        (IOPATH i o (3023:3023:3023) (2971:2971:2971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_spm_rd_data\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1564:1564:1564) (1361:1361:1361))
        (IOPATH i o (2882:2882:2882) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_spm_rd_data\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1565:1565:1565) (1354:1354:1354))
        (IOPATH i o (2892:2892:2892) (2812:2812:2812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_spm_rd_data\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1482:1482:1482) (1232:1232:1232))
        (IOPATH i o (4163:4163:4163) (4170:4170:4170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_spm_rd_data\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1645:1645:1645) (1342:1342:1342))
        (IOPATH i o (2932:2932:2932) (2852:2852:2852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_spm_rd_data\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1336:1336:1336) (1096:1096:1096))
        (IOPATH i o (2892:2892:2892) (2812:2812:2812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_spm_rd_data\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1522:1522:1522) (1296:1296:1296))
        (IOPATH i o (2912:2912:2912) (2832:2832:2832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_spm_rd_data\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1893:1893:1893) (1517:1517:1517))
        (IOPATH i o (2983:2983:2983) (2931:2931:2931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_spm_rd_data\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1553:1553:1553) (1229:1229:1229))
        (IOPATH i o (2993:2993:2993) (2941:2941:2941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_spm_rd_data\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1513:1513:1513) (1205:1205:1205))
        (IOPATH i o (4197:4197:4197) (4214:4214:4214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_spm_rd_data\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1681:1681:1681) (1379:1379:1379))
        (IOPATH i o (2912:2912:2912) (2832:2832:2832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_spm_rd_data\[18\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1198:1198:1198) (1049:1049:1049))
        (IOPATH i o (2872:2872:2872) (2792:2792:2792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_spm_rd_data\[19\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1229:1229:1229) (1063:1063:1063))
        (IOPATH i o (2912:2912:2912) (2832:2832:2832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_spm_rd_data\[20\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1927:1927:1927) (1568:1568:1568))
        (IOPATH i o (3023:3023:3023) (2971:2971:2971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_spm_rd_data\[21\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1707:1707:1707) (1431:1431:1431))
        (IOPATH i o (2912:2912:2912) (2832:2832:2832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_spm_rd_data\[22\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1695:1695:1695) (1421:1421:1421))
        (IOPATH i o (2902:2902:2902) (2822:2822:2822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_spm_rd_data\[23\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1377:1377:1377) (1147:1147:1147))
        (IOPATH i o (2872:2872:2872) (2792:2792:2792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_spm_rd_data\[24\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1399:1399:1399) (1176:1176:1176))
        (IOPATH i o (2922:2922:2922) (2842:2842:2842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_spm_rd_data\[25\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1388:1388:1388) (1164:1164:1164))
        (IOPATH i o (2902:2902:2902) (2822:2822:2822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_spm_rd_data\[26\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1414:1414:1414) (1171:1171:1171))
        (IOPATH i o (2993:2993:2993) (2941:2941:2941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_spm_rd_data\[27\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1764:1764:1764) (1492:1492:1492))
        (IOPATH i o (2912:2912:2912) (2832:2832:2832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_spm_rd_data\[28\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1050:1050:1050) (878:878:878))
        (IOPATH i o (2902:2902:2902) (2822:2822:2822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_spm_rd_data\[29\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1551:1551:1551) (1226:1226:1226))
        (IOPATH i o (2993:2993:2993) (2941:2941:2941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_spm_rd_data\[30\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1514:1514:1514) (1205:1205:1205))
        (IOPATH i o (2918:2918:2918) (2842:2842:2842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE mem_spm_rd_data\[31\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1491:1491:1491) (1180:1180:1180))
        (IOPATH i o (3013:3013:3013) (2961:2961:2961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_rw\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (788:788:788) (813:813:813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_as_\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (778:778:778) (803:803:803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE wea)
    (DELAY
      (ABSOLUTE
        (PORT datac (339:339:339) (434:434:434))
        (PORT datad (356:356:356) (463:463:463))
        (IOPATH datac combout (305:305:305) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_as_\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (717:717:717) (741:741:741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_rw\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (757:757:757) (781:781:781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE web)
    (DELAY
      (ABSOLUTE
        (PORT datac (2911:2911:2911) (3036:3036:3036))
        (PORT datad (2896:2896:2896) (3030:3030:3030))
        (IOPATH datac combout (301:301:301) (283:283:283))
        (IOPATH datad combout (167:167:167) (143:143:143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (788:788:788) (813:813:813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE clk\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (175:175:175) (172:172:172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_wr_data\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (747:747:747) (771:771:771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_addr\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (757:757:757) (781:781:781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_addr\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (747:747:747) (771:771:771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_addr\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (717:717:717) (741:741:741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_addr\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (718:718:718) (743:743:743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_addr\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (737:737:737) (761:761:761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_addr\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (728:728:728) (753:753:753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_addr\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (737:737:737) (761:761:761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_addr\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (737:737:737) (761:761:761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_addr\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (717:717:717) (741:741:741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_addr\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (768:768:768) (793:793:793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_addr\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (707:707:707) (731:731:731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_addr\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (717:717:717) (741:741:741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_wr_data\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (717:717:717) (741:741:741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_addr\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (717:717:717) (741:741:741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_addr\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (727:727:727) (751:751:751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_addr\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (757:757:757) (781:781:781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_addr\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (718:718:718) (743:743:743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_addr\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (757:757:757) (781:781:781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_addr\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (757:757:757) (781:781:781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_addr\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (718:718:718) (743:743:743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_addr\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (757:757:757) (781:781:781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_addr\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (757:757:757) (781:781:781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_addr\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (727:727:727) (751:751:751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_addr\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (717:717:717) (741:741:741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_addr\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (697:697:697) (721:721:721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_wr_data\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (727:727:727) (751:751:751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_wr_data\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (727:727:727) (751:751:751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3296:3296:3296) (3394:3394:3394))
        (PORT d[1] (3597:3597:3597) (3629:3629:3629))
        (PORT clk (2026:2026:2026) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4330:4330:4330) (4241:4241:4241))
        (PORT d[1] (4601:4601:4601) (4673:4673:4673))
        (PORT d[2] (3020:3020:3020) (3163:3163:3163))
        (PORT d[3] (3866:3866:3866) (3925:3925:3925))
        (PORT d[4] (4166:4166:4166) (4243:4243:4243))
        (PORT d[5] (4618:4618:4618) (4587:4587:4587))
        (PORT d[6] (5861:5861:5861) (5800:5800:5800))
        (PORT d[7] (6125:6125:6125) (6010:6010:6010))
        (PORT d[8] (4161:4161:4161) (4225:4225:4225))
        (PORT d[9] (4278:4278:4278) (4353:4353:4353))
        (PORT d[10] (5418:5418:5418) (5362:5362:5362))
        (PORT d[11] (5237:5237:5237) (5173:5173:5173))
        (PORT clk (2023:2023:2023) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2634:2634:2634) (2369:2369:2369))
        (PORT clk (2023:2023:2023) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a0.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2633:2633:2633) (2369:2369:2369))
        (PORT clk (2023:2023:2023) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2069:2069:2069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (2853:2853:2853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (2018:2018:2018))
        (IOPATH (posedge clk) q (355:355:355) (355:355:355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3713:3713:3713) (3822:3822:3822))
        (PORT d[1] (3308:3308:3308) (3392:3392:3392))
        (PORT clk (2028:2028:2028) (2071:2071:2071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6667:6667:6667) (6381:6381:6381))
        (PORT d[1] (4552:4552:4552) (4583:4583:4583))
        (PORT d[2] (4502:4502:4502) (4510:4510:4510))
        (PORT d[3] (3925:3925:3925) (4006:4006:4006))
        (PORT d[4] (4508:4508:4508) (4575:4575:4575))
        (PORT d[5] (6202:6202:6202) (6072:6072:6072))
        (PORT d[6] (4384:4384:4384) (4424:4424:4424))
        (PORT d[7] (6106:6106:6106) (5970:5970:5970))
        (PORT d[8] (5267:5267:5267) (5278:5278:5278))
        (PORT d[9] (4660:4660:4660) (4704:4704:4704))
        (PORT d[10] (3387:3387:3387) (3460:3460:3460))
        (PORT d[11] (4888:4888:4888) (4790:4790:4790))
        (PORT clk (2025:2025:2025) (2067:2067:2067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a0.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3124:3124:3124) (2747:2747:2747))
        (PORT clk (2025:2025:2025) (2067:2067:2067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a0.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3124:3124:3124) (2747:2747:2747))
        (PORT clk (2025:2025:2025) (2067:2067:2067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2071:2071:2071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (2019:2019:2019))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_wr_data\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (757:757:757) (781:781:781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_wr_data\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (757:757:757) (781:781:781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_wr_data\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (728:728:728) (753:753:753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_wr_data\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (717:717:717) (741:741:741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3551:3551:3551) (3611:3611:3611))
        (PORT d[1] (3257:3257:3257) (3293:3293:3293))
        (PORT clk (2004:2004:2004) (2051:2051:2051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3656:3656:3656) (3710:3710:3710))
        (PORT d[1] (3396:3396:3396) (3523:3523:3523))
        (PORT d[2] (4653:4653:4653) (4735:4735:4735))
        (PORT d[3] (3687:3687:3687) (3812:3812:3812))
        (PORT d[4] (4154:4154:4154) (4254:4254:4254))
        (PORT d[5] (4684:4684:4684) (4662:4662:4662))
        (PORT d[6] (3331:3331:3331) (3439:3439:3439))
        (PORT d[7] (3676:3676:3676) (3765:3765:3765))
        (PORT d[8] (4506:4506:4506) (4524:4524:4524))
        (PORT d[9] (4553:4553:4553) (4554:4554:4554))
        (PORT d[10] (3365:3365:3365) (3530:3530:3530))
        (PORT d[11] (3855:3855:3855) (4032:4032:4032))
        (PORT clk (2001:2001:2001) (2047:2047:2047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2348:2348:2348) (2130:2130:2130))
        (PORT clk (2001:2001:2001) (2047:2047:2047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a2.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2311:2311:2311) (2104:2104:2104))
        (PORT clk (2001:2001:2001) (2047:2047:2047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2051:2051:2051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2052:2052:2052))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2052:2052:2052))
        (IOPATH (posedge clk) pulse (0:0:0) (2853:2853:2853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2052:2052:2052))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2052:2052:2052))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1956:1956:1956) (2000:2000:2000))
        (IOPATH (posedge clk) q (355:355:355) (355:355:355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3450:3450:3450) (3594:3594:3594))
        (PORT d[1] (3761:3761:3761) (3886:3886:3886))
        (PORT clk (2006:2006:2006) (2053:2053:2053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3603:3603:3603) (3668:3668:3668))
        (PORT d[1] (4029:4029:4029) (4212:4212:4212))
        (PORT d[2] (4467:4467:4467) (4569:4569:4569))
        (PORT d[3] (4220:4220:4220) (4252:4252:4252))
        (PORT d[4] (3703:3703:3703) (3745:3745:3745))
        (PORT d[5] (3772:3772:3772) (3918:3918:3918))
        (PORT d[6] (3998:3998:3998) (4089:4089:4089))
        (PORT d[7] (3729:3729:3729) (3774:3774:3774))
        (PORT d[8] (5124:5124:5124) (5226:5226:5226))
        (PORT d[9] (3825:3825:3825) (3913:3913:3913))
        (PORT d[10] (3988:3988:3988) (3995:3995:3995))
        (PORT d[11] (3774:3774:3774) (3874:3874:3874))
        (PORT clk (2003:2003:2003) (2049:2049:2049))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a2.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3714:3714:3714) (3341:3341:3341))
        (PORT clk (2003:2003:2003) (2049:2049:2049))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a2.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3714:3714:3714) (3341:3341:3341))
        (PORT clk (2003:2003:2003) (2049:2049:2049))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2053:2053:2053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2054:2054:2054))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2054:2054:2054))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2054:2054:2054))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2054:2054:2054))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (2001:2001:2001))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_wr_data\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (717:717:717) (741:741:741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_wr_data\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (727:727:727) (751:751:751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_wr_data\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (718:718:718) (743:743:743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_wr_data\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (768:768:768) (793:793:793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3744:3744:3744) (3854:3854:3854))
        (PORT d[1] (3398:3398:3398) (3465:3465:3465))
        (PORT clk (2021:2021:2021) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3954:3954:3954) (3920:3920:3920))
        (PORT d[1] (4557:4557:4557) (4632:4632:4632))
        (PORT d[2] (3303:3303:3303) (3424:3424:3424))
        (PORT d[3] (3527:3527:3527) (3639:3639:3639))
        (PORT d[4] (3827:3827:3827) (3946:3946:3946))
        (PORT d[5] (4505:4505:4505) (4492:4492:4492))
        (PORT d[6] (5843:5843:5843) (5780:5780:5780))
        (PORT d[7] (6064:6064:6064) (5957:5957:5957))
        (PORT d[8] (4583:4583:4583) (4600:4600:4600))
        (PORT d[9] (4264:4264:4264) (4337:4337:4337))
        (PORT d[10] (5070:5070:5070) (5075:5075:5075))
        (PORT d[11] (4951:4951:4951) (4932:4932:4932))
        (PORT clk (2018:2018:2018) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2720:2720:2720) (2423:2423:2423))
        (PORT clk (2018:2018:2018) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a4.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2720:2720:2720) (2423:2423:2423))
        (PORT clk (2018:2018:2018) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2065:2065:2065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2853:2853:2853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1973:1973:1973) (2014:2014:2014))
        (IOPATH (posedge clk) q (355:355:355) (355:355:355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3277:3277:3277) (3416:3416:3416))
        (PORT d[1] (3489:3489:3489) (3552:3552:3552))
        (PORT clk (2023:2023:2023) (2067:2067:2067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6285:6285:6285) (6058:6058:6058))
        (PORT d[1] (4191:4191:4191) (4278:4278:4278))
        (PORT d[2] (4460:4460:4460) (4475:4475:4475))
        (PORT d[3] (4357:4357:4357) (4367:4367:4367))
        (PORT d[4] (4490:4490:4490) (4556:4556:4556))
        (PORT d[5] (6237:6237:6237) (6097:6097:6097))
        (PORT d[6] (4416:4416:4416) (4442:4442:4442))
        (PORT d[7] (6132:6132:6132) (5983:5983:5983))
        (PORT d[8] (5303:5303:5303) (5303:5303:5303))
        (PORT d[9] (4642:4642:4642) (4684:4684:4684))
        (PORT d[10] (3700:3700:3700) (3778:3778:3778))
        (PORT d[11] (4471:4471:4471) (4441:4441:4441))
        (PORT clk (2020:2020:2020) (2063:2063:2063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a4.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4206:4206:4206) (3656:3656:3656))
        (PORT clk (2020:2020:2020) (2063:2063:2063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a4.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3838:3838:3838) (3349:3349:3349))
        (PORT clk (2020:2020:2020) (2063:2063:2063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2067:2067:2067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2068:2068:2068))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2068:2068:2068))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2068:2068:2068))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2068:2068:2068))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1975:1975:1975) (2015:2015:2015))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_wr_data\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (698:698:698) (723:723:723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_wr_data\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (738:738:738) (763:763:763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_wr_data\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (748:748:748) (773:773:773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_wr_data\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (718:718:718) (743:743:743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3588:3588:3588) (3677:3677:3677))
        (PORT d[1] (3267:3267:3267) (3306:3306:3306))
        (PORT clk (2027:2027:2027) (2071:2071:2071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5754:5754:5754) (5677:5677:5677))
        (PORT d[1] (4269:4269:4269) (4336:4336:4336))
        (PORT d[2] (4585:4585:4585) (4624:4624:4624))
        (PORT d[3] (4556:4556:4556) (4623:4623:4623))
        (PORT d[4] (3807:3807:3807) (3941:3941:3941))
        (PORT d[5] (4250:4250:4250) (4282:4282:4282))
        (PORT d[6] (4203:4203:4203) (4297:4297:4297))
        (PORT d[7] (4162:4162:4162) (4237:4237:4237))
        (PORT d[8] (3776:3776:3776) (3874:3874:3874))
        (PORT d[9] (3802:3802:3802) (3823:3823:3823))
        (PORT d[10] (3413:3413:3413) (3578:3578:3578))
        (PORT d[11] (3834:3834:3834) (3997:3997:3997))
        (PORT clk (2024:2024:2024) (2067:2067:2067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5381:5381:5381) (4900:4900:4900))
        (PORT clk (2024:2024:2024) (2067:2067:2067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a6.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5381:5381:5381) (4900:4900:4900))
        (PORT clk (2024:2024:2024) (2067:2067:2067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2071:2071:2071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2853:2853:2853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (2020:2020:2020))
        (IOPATH (posedge clk) q (355:355:355) (355:355:355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3547:3547:3547) (3650:3650:3650))
        (PORT d[1] (3575:3575:3575) (3683:3683:3683))
        (PORT clk (2029:2029:2029) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4606:4606:4606) (4612:4612:4612))
        (PORT d[1] (5001:5001:5001) (5118:5118:5118))
        (PORT d[2] (4380:4380:4380) (4515:4515:4515))
        (PORT d[3] (4511:4511:4511) (4571:4571:4571))
        (PORT d[4] (3700:3700:3700) (3797:3797:3797))
        (PORT d[5] (4165:4165:4165) (4296:4296:4296))
        (PORT d[6] (3411:3411:3411) (3501:3501:3501))
        (PORT d[7] (4513:4513:4513) (4505:4505:4505))
        (PORT d[8] (3790:3790:3790) (3925:3925:3925))
        (PORT d[9] (4207:4207:4207) (4302:4302:4302))
        (PORT d[10] (4823:4823:4823) (4750:4750:4750))
        (PORT d[11] (4401:4401:4401) (4376:4376:4376))
        (PORT clk (2026:2026:2026) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a6.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2662:2662:2662) (2315:2315:2315))
        (PORT clk (2026:2026:2026) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a6.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2693:2693:2693) (2338:2338:2338))
        (PORT clk (2026:2026:2026) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2073:2073:2073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2074:2074:2074))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (2021:2021:2021))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_wr_data\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (718:718:718) (743:743:743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_wr_data\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (747:747:747) (771:771:771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_wr_data\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (737:737:737) (761:761:761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_wr_data\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (717:717:717) (741:741:741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3366:3366:3366) (3400:3400:3400))
        (PORT d[1] (3419:3419:3419) (3544:3544:3544))
        (PORT clk (2021:2021:2021) (2066:2066:2066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5286:5286:5286) (5250:5250:5250))
        (PORT d[1] (4281:4281:4281) (4346:4346:4346))
        (PORT d[2] (4175:4175:4175) (4273:4273:4273))
        (PORT d[3] (4015:4015:4015) (4119:4119:4119))
        (PORT d[4] (4178:4178:4178) (4265:4265:4265))
        (PORT d[5] (4675:4675:4675) (4656:4656:4656))
        (PORT d[6] (3845:3845:3845) (3994:3994:3994))
        (PORT d[7] (3805:3805:3805) (3931:3931:3931))
        (PORT d[8] (4146:4146:4146) (4185:4185:4185))
        (PORT d[9] (3453:3453:3453) (3534:3534:3534))
        (PORT d[10] (3787:3787:3787) (3933:3933:3933))
        (PORT d[11] (4212:4212:4212) (4330:4330:4330))
        (PORT clk (2018:2018:2018) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4833:4833:4833) (4392:4392:4392))
        (PORT clk (2018:2018:2018) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a8.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4834:4834:4834) (4392:4392:4392))
        (PORT clk (2018:2018:2018) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2066:2066:2066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (2853:2853:2853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1973:1973:1973) (2015:2015:2015))
        (IOPATH (posedge clk) q (355:355:355) (355:355:355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3343:3343:3343) (3433:3433:3433))
        (PORT d[1] (3433:3433:3433) (3552:3552:3552))
        (PORT clk (2023:2023:2023) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4065:4065:4065) (4112:4112:4112))
        (PORT d[1] (4463:4463:4463) (4615:4615:4615))
        (PORT d[2] (4380:4380:4380) (4509:4509:4509))
        (PORT d[3] (3958:3958:3958) (4053:4053:4053))
        (PORT d[4] (4089:4089:4089) (4128:4128:4128))
        (PORT d[5] (4270:4270:4270) (4387:4387:4387))
        (PORT d[6] (3394:3394:3394) (3484:3484:3484))
        (PORT d[7] (4112:4112:4112) (4157:4157:4157))
        (PORT d[8] (4101:4101:4101) (4175:4175:4175))
        (PORT d[9] (3816:3816:3816) (3962:3962:3962))
        (PORT d[10] (4017:4017:4017) (4074:4074:4074))
        (PORT d[11] (4170:4170:4170) (4195:4195:4195))
        (PORT clk (2020:2020:2020) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a8.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3193:3193:3193) (2808:2808:2808))
        (PORT clk (2020:2020:2020) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a8.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3193:3193:3193) (2808:2808:2808))
        (PORT clk (2020:2020:2020) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2068:2068:2068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2069:2069:2069))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1975:1975:1975) (2016:2016:2016))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_wr_data\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (767:767:767) (791:791:791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_wr_data\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (777:777:777) (801:801:801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_wr_data\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (727:727:727) (751:751:751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_wr_data\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (717:717:717) (741:741:741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3735:3735:3735) (3806:3806:3806))
        (PORT d[1] (3295:3295:3295) (3394:3394:3394))
        (PORT clk (2017:2017:2017) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4456:4456:4456) (4381:4381:4381))
        (PORT d[1] (4587:4587:4587) (4658:4658:4658))
        (PORT d[2] (3346:3346:3346) (3476:3476:3476))
        (PORT d[3] (3870:3870:3870) (3919:3919:3919))
        (PORT d[4] (3803:3803:3803) (3918:3918:3918))
        (PORT d[5] (5034:5034:5034) (4954:4954:4954))
        (PORT d[6] (5487:5487:5487) (5468:5468:5468))
        (PORT d[7] (5698:5698:5698) (5638:5638:5638))
        (PORT d[8] (4634:4634:4634) (4646:4646:4646))
        (PORT d[9] (4294:4294:4294) (4364:4364:4364))
        (PORT d[10] (5061:5061:5061) (5058:5058:5058))
        (PORT d[11] (4536:4536:4536) (4569:4569:4569))
        (PORT clk (2014:2014:2014) (2057:2057:2057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2312:2312:2312) (2103:2103:2103))
        (PORT clk (2014:2014:2014) (2057:2057:2057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a10.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2312:2312:2312) (2103:2103:2103))
        (PORT clk (2014:2014:2014) (2057:2057:2057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2061:2061:2061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (2853:2853:2853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2062:2062:2062))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1969:1969:1969) (2010:2010:2010))
        (IOPATH (posedge clk) q (355:355:355) (355:355:355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3617:3617:3617) (3678:3678:3678))
        (PORT d[1] (3300:3300:3300) (3399:3399:3399))
        (PORT clk (2019:2019:2019) (2063:2063:2063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5866:5866:5866) (5682:5682:5682))
        (PORT d[1] (4513:4513:4513) (4525:4525:4525))
        (PORT d[2] (4122:4122:4122) (4177:4177:4177))
        (PORT d[3] (4303:4303:4303) (4322:4322:4322))
        (PORT d[4] (4131:4131:4131) (4245:4245:4245))
        (PORT d[5] (5790:5790:5790) (5710:5710:5710))
        (PORT d[6] (3991:3991:3991) (4082:4082:4082))
        (PORT d[7] (5730:5730:5730) (5640:5640:5640))
        (PORT d[8] (4636:4636:4636) (4757:4757:4757))
        (PORT d[9] (4244:4244:4244) (4340:4340:4340))
        (PORT d[10] (3630:3630:3630) (3717:3717:3717))
        (PORT d[11] (4533:4533:4533) (4487:4487:4487))
        (PORT clk (2016:2016:2016) (2059:2059:2059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a10.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3876:3876:3876) (3384:3384:3384))
        (PORT clk (2016:2016:2016) (2059:2059:2059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a10.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3876:3876:3876) (3384:3384:3384))
        (PORT clk (2016:2016:2016) (2059:2059:2059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2063:2063:2063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2064:2064:2064))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2064:2064:2064))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2064:2064:2064))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2064:2064:2064))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (2011:2011:2011))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_wr_data\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (727:727:727) (751:751:751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_wr_data\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (737:737:737) (761:761:761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_wr_data\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (737:737:737) (761:761:761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_wr_data\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (757:757:757) (781:781:781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3417:3417:3417) (3534:3534:3534))
        (PORT d[1] (3673:3673:3673) (3694:3694:3694))
        (PORT clk (2033:2033:2033) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5107:5107:5107) (4980:4980:4980))
        (PORT d[1] (4163:4163:4163) (4248:4248:4248))
        (PORT d[2] (3736:3736:3736) (3835:3835:3835))
        (PORT d[3] (4367:4367:4367) (4379:4379:4379))
        (PORT d[4] (4205:4205:4205) (4307:4307:4307))
        (PORT d[5] (3908:3908:3908) (3948:3948:3948))
        (PORT d[6] (4623:4623:4623) (4703:4703:4703))
        (PORT d[7] (4209:4209:4209) (4319:4319:4319))
        (PORT d[8] (4023:4023:4023) (4059:4059:4059))
        (PORT d[9] (3813:3813:3813) (3888:3888:3888))
        (PORT d[10] (4343:4343:4343) (4452:4452:4452))
        (PORT d[11] (4674:4674:4674) (4687:4687:4687))
        (PORT clk (2030:2030:2030) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4012:4012:4012) (3620:3620:3620))
        (PORT clk (2030:2030:2030) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a12.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4012:4012:4012) (3620:3620:3620))
        (PORT clk (2030:2030:2030) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2076:2076:2076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (2853:2853:2853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2077:2077:2077))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a12.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (2025:2025:2025))
        (IOPATH (posedge clk) q (355:355:355) (355:355:355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3368:3368:3368) (3487:3487:3487))
        (PORT d[1] (3351:3351:3351) (3484:3484:3484))
        (PORT clk (2035:2035:2035) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4092:4092:4092) (4138:4138:4138))
        (PORT d[1] (4153:4153:4153) (4237:4237:4237))
        (PORT d[2] (3802:3802:3802) (3942:3942:3942))
        (PORT d[3] (4190:4190:4190) (4201:4201:4201))
        (PORT d[4] (4138:4138:4138) (4249:4249:4249))
        (PORT d[5] (4236:4236:4236) (4335:4335:4335))
        (PORT d[6] (3543:3543:3543) (3648:3648:3648))
        (PORT d[7] (4239:4239:4239) (4329:4329:4329))
        (PORT d[8] (4250:4250:4250) (4381:4381:4381))
        (PORT d[9] (4231:4231:4231) (4376:4376:4376))
        (PORT d[10] (3760:3760:3760) (3872:3872:3872))
        (PORT d[11] (4051:4051:4051) (4100:4100:4100))
        (PORT clk (2032:2032:2032) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a12.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1840:1840:1840) (1569:1569:1569))
        (PORT clk (2032:2032:2032) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a12.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1803:1803:1803) (1545:1545:1545))
        (PORT clk (2032:2032:2032) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2078:2078:2078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a12.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (2026:2026:2026))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_wr_data\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (758:758:758) (783:783:783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_wr_data\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (728:728:728) (753:753:753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_wr_data\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (757:757:757) (781:781:781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_wr_data\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (728:728:728) (753:753:753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3458:3458:3458) (3546:3546:3546))
        (PORT d[1] (3614:3614:3614) (3680:3680:3680))
        (PORT clk (2019:2019:2019) (2063:2063:2063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4430:4430:4430) (4357:4357:4357))
        (PORT d[1] (4604:4604:4604) (4673:4673:4673))
        (PORT d[2] (3352:3352:3352) (3482:3482:3482))
        (PORT d[3] (3901:3901:3901) (3951:3951:3951))
        (PORT d[4] (3400:3400:3400) (3560:3560:3560))
        (PORT d[5] (5391:5391:5391) (5260:5260:5260))
        (PORT d[6] (5489:5489:5489) (5460:5460:5460))
        (PORT d[7] (5686:5686:5686) (5624:5624:5624))
        (PORT d[8] (4993:4993:4993) (4953:4953:4953))
        (PORT d[9] (4293:4293:4293) (4364:4364:4364))
        (PORT d[10] (4656:4656:4656) (4712:4712:4712))
        (PORT d[11] (4579:4579:4579) (4602:4602:4602))
        (PORT clk (2016:2016:2016) (2059:2059:2059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3079:3079:3079) (2771:2771:2771))
        (PORT clk (2016:2016:2016) (2059:2059:2059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a14.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2752:2752:2752) (2484:2484:2484))
        (PORT clk (2016:2016:2016) (2059:2059:2059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2063:2063:2063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2064:2064:2064))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2064:2064:2064))
        (IOPATH (posedge clk) pulse (0:0:0) (2853:2853:2853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2064:2064:2064))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2064:2064:2064))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a14.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (2012:2012:2012))
        (IOPATH (posedge clk) q (355:355:355) (355:355:355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3407:3407:3407) (3473:3473:3473))
        (PORT d[1] (3425:3425:3425) (3480:3480:3480))
        (PORT clk (2021:2021:2021) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5901:5901:5901) (5718:5718:5718))
        (PORT d[1] (3816:3816:3816) (3945:3945:3945))
        (PORT d[2] (3404:3404:3404) (3510:3510:3510))
        (PORT d[3] (3958:3958:3958) (4023:4023:4023))
        (PORT d[4] (4156:4156:4156) (4264:4264:4264))
        (PORT d[5] (5783:5783:5783) (5703:5703:5703))
        (PORT d[6] (4279:4279:4279) (4316:4316:4316))
        (PORT d[7] (5724:5724:5724) (5633:5633:5633))
        (PORT d[8] (3761:3761:3761) (3898:3898:3898))
        (PORT d[9] (4231:4231:4231) (4325:4325:4325))
        (PORT d[10] (3375:3375:3375) (3488:3488:3488))
        (PORT d[11] (4108:4108:4108) (4123:4123:4123))
        (PORT clk (2018:2018:2018) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a14.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3842:3842:3842) (3357:3357:3357))
        (PORT clk (2018:2018:2018) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a14.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3842:3842:3842) (3357:3357:3357))
        (PORT clk (2018:2018:2018) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2065:2065:2065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2066:2066:2066))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a14.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1973:1973:1973) (2013:2013:2013))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_wr_data\[16\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (758:758:758) (783:783:783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_wr_data\[16\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (768:768:768) (793:793:793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_wr_data\[17\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (758:758:758) (783:783:783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_wr_data\[17\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (718:718:718) (743:743:743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3456:3456:3456) (3527:3527:3527))
        (PORT d[1] (3543:3543:3543) (3618:3618:3618))
        (PORT clk (2037:2037:2037) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5433:5433:5433) (5281:5281:5281))
        (PORT d[1] (4221:4221:4221) (4294:4294:4294))
        (PORT d[2] (4142:4142:4142) (4175:4175:4175))
        (PORT d[3] (4005:4005:4005) (4075:4075:4075))
        (PORT d[4] (4572:4572:4572) (4626:4626:4626))
        (PORT d[5] (3879:3879:3879) (3934:3934:3934))
        (PORT d[6] (4225:4225:4225) (4362:4362:4362))
        (PORT d[7] (4578:4578:4578) (4647:4647:4647))
        (PORT d[8] (4006:4006:4006) (4041:4041:4041))
        (PORT d[9] (3799:3799:3799) (3875:3875:3875))
        (PORT d[10] (3975:3975:3975) (4127:4127:4127))
        (PORT d[11] (4635:4635:4635) (4652:4652:4652))
        (PORT clk (2034:2034:2034) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4034:4034:4034) (3633:3633:3633))
        (PORT clk (2034:2034:2034) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a16.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4034:4034:4034) (3633:3633:3633))
        (PORT clk (2034:2034:2034) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2080:2080:2080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2853:2853:2853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (2029:2029:2029))
        (IOPATH (posedge clk) q (355:355:355) (355:355:355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3464:3464:3464) (3550:3550:3550))
        (PORT d[1] (3400:3400:3400) (3467:3467:3467))
        (PORT clk (2039:2039:2039) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4768:4768:4768) (4713:4713:4713))
        (PORT d[1] (4458:4458:4458) (4508:4508:4508))
        (PORT d[2] (4204:4204:4204) (4283:4283:4283))
        (PORT d[3] (3856:3856:3856) (3897:3897:3897))
        (PORT d[4] (4203:4203:4203) (4295:4295:4295))
        (PORT d[5] (4625:4625:4625) (4678:4678:4678))
        (PORT d[6] (3871:3871:3871) (3938:3938:3938))
        (PORT d[7] (4964:4964:4964) (4951:4951:4951))
        (PORT d[8] (4301:4301:4301) (4425:4425:4425))
        (PORT d[9] (4265:4265:4265) (4397:4397:4397))
        (PORT d[10] (3785:3785:3785) (3900:3900:3900))
        (PORT d[11] (4495:4495:4495) (4476:4476:4476))
        (PORT clk (2036:2036:2036) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a16.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2287:2287:2287) (1959:1959:1959))
        (PORT clk (2036:2036:2036) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a16.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2250:2250:2250) (1935:1935:1935))
        (PORT clk (2036:2036:2036) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2082:2082:2082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2083:2083:2083))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1991:1991:1991) (2030:2030:2030))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_wr_data\[18\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (727:727:727) (751:751:751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_wr_data\[18\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (757:757:757) (781:781:781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_wr_data\[19\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (747:747:747) (771:771:771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_wr_data\[19\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (717:717:717) (741:741:741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3511:3511:3511) (3524:3524:3524))
        (PORT d[1] (3402:3402:3402) (3472:3472:3472))
        (PORT clk (2011:2011:2011) (2057:2057:2057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4247:4247:4247) (4260:4260:4260))
        (PORT d[1] (3381:3381:3381) (3475:3475:3475))
        (PORT d[2] (5196:5196:5196) (5239:5239:5239))
        (PORT d[3] (4006:4006:4006) (4077:4077:4077))
        (PORT d[4] (4126:4126:4126) (4238:4238:4238))
        (PORT d[5] (4315:4315:4315) (4345:4345:4345))
        (PORT d[6] (3021:3021:3021) (3167:3167:3167))
        (PORT d[7] (3761:3761:3761) (3835:3835:3835))
        (PORT d[8] (4530:4530:4530) (4536:4536:4536))
        (PORT d[9] (4931:4931:4931) (4886:4886:4886))
        (PORT d[10] (2994:2994:2994) (3147:3147:3147))
        (PORT d[11] (3868:3868:3868) (4047:4047:4047))
        (PORT clk (2008:2008:2008) (2053:2053:2053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2660:2660:2660) (2404:2404:2404))
        (PORT clk (2008:2008:2008) (2053:2053:2053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a18.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2675:2675:2675) (2401:2401:2401))
        (PORT clk (2008:2008:2008) (2053:2053:2053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2057:2057:2057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (2853:2853:2853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a18.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1963:1963:1963) (2006:2006:2006))
        (IOPATH (posedge clk) q (355:355:355) (355:355:355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3216:3216:3216) (3302:3302:3302))
        (PORT d[1] (3113:3113:3113) (3265:3265:3265))
        (PORT clk (2013:2013:2013) (2059:2059:2059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3354:3354:3354) (3441:3441:3441))
        (PORT d[1] (4056:4056:4056) (4235:4235:4235))
        (PORT d[2] (5005:5005:5005) (5066:5066:5066))
        (PORT d[3] (4274:4274:4274) (4295:4295:4295))
        (PORT d[4] (3380:3380:3380) (3466:3466:3466))
        (PORT d[5] (4135:4135:4135) (4235:4235:4235))
        (PORT d[6] (5276:5276:5276) (5150:5150:5150))
        (PORT d[7] (3331:3331:3331) (3430:3430:3430))
        (PORT d[8] (5537:5537:5537) (5582:5582:5582))
        (PORT d[9] (4095:4095:4095) (4153:4153:4153))
        (PORT d[10] (4374:4374:4374) (4308:4308:4308))
        (PORT d[11] (4123:4123:4123) (4181:4181:4181))
        (PORT clk (2010:2010:2010) (2055:2055:2055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a18.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3717:3717:3717) (3345:3345:3345))
        (PORT clk (2010:2010:2010) (2055:2055:2055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a18.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3717:3717:3717) (3345:3345:3345))
        (PORT clk (2010:2010:2010) (2055:2055:2055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2059:2059:2059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2060:2060:2060))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a18.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1965:1965:1965) (2007:2007:2007))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_wr_data\[20\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (727:727:727) (751:751:751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_wr_data\[20\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (748:748:748) (773:773:773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_wr_data\[21\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (717:717:717) (741:741:741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_wr_data\[21\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (757:757:757) (781:781:781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3676:3676:3676) (3741:3741:3741))
        (PORT d[1] (3395:3395:3395) (3533:3533:3533))
        (PORT clk (2038:2038:2038) (2081:2081:2081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5830:5830:5830) (5619:5619:5619))
        (PORT d[1] (4493:4493:4493) (4521:4521:4521))
        (PORT d[2] (3786:3786:3786) (3866:3866:3866))
        (PORT d[3] (3951:3951:3951) (4052:4052:4052))
        (PORT d[4] (4585:4585:4585) (4640:4640:4640))
        (PORT d[5] (4258:4258:4258) (4260:4260:4260))
        (PORT d[6] (4241:4241:4241) (4381:4381:4381))
        (PORT d[7] (4627:4627:4627) (4688:4688:4688))
        (PORT d[8] (3693:3693:3693) (3764:3764:3764))
        (PORT d[9] (3807:3807:3807) (3882:3882:3882))
        (PORT d[10] (3932:3932:3932) (4092:4092:4092))
        (PORT d[11] (4190:4190:4190) (4267:4267:4267))
        (PORT clk (2035:2035:2035) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3539:3539:3539) (3188:3188:3188))
        (PORT clk (2035:2035:2035) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a20.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3971:3971:3971) (3577:3577:3577))
        (PORT clk (2035:2035:2035) (2077:2077:2077))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2081:2081:2081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (2853:2853:2853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2082:2082:2082))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (2030:2030:2030))
        (IOPATH (posedge clk) q (355:355:355) (355:355:355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3450:3450:3450) (3488:3488:3488))
        (PORT d[1] (3392:3392:3392) (3543:3543:3543))
        (PORT clk (2040:2040:2040) (2083:2083:2083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5084:5084:5084) (4981:4981:4981))
        (PORT d[1] (4507:4507:4507) (4546:4546:4546))
        (PORT d[2] (4241:4241:4241) (4316:4316:4316))
        (PORT d[3] (3913:3913:3913) (3950:3950:3950))
        (PORT d[4] (4137:4137:4137) (4247:4247:4247))
        (PORT d[5] (4632:4632:4632) (4686:4686:4686))
        (PORT d[6] (4240:4240:4240) (4260:4260:4260))
        (PORT d[7] (4625:4625:4625) (4658:4658:4658))
        (PORT d[8] (4647:4647:4647) (4727:4727:4727))
        (PORT d[9] (4231:4231:4231) (4376:4376:4376))
        (PORT d[10] (4135:4135:4135) (4187:4187:4187))
        (PORT d[11] (4036:4036:4036) (4080:4080:4080))
        (PORT clk (2037:2037:2037) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a20.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (1936:1936:1936))
        (PORT clk (2037:2037:2037) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a20.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (1936:1936:1936))
        (PORT clk (2037:2037:2037) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2083:2083:2083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2084:2084:2084))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (2031:2031:2031))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_wr_data\[22\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (737:737:737) (761:761:761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_wr_data\[22\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (767:767:767) (791:791:791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_wr_data\[23\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (757:757:757) (781:781:781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_wr_data\[23\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (767:767:767) (791:791:791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3325:3325:3325) (3456:3456:3456))
        (PORT d[1] (3413:3413:3413) (3526:3526:3526))
        (PORT clk (2035:2035:2035) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5456:5456:5456) (5296:5296:5296))
        (PORT d[1] (4162:4162:4162) (4247:4247:4247))
        (PORT d[2] (4063:4063:4063) (4108:4108:4108))
        (PORT d[3] (4287:4287:4287) (4334:4334:4334))
        (PORT d[4] (4206:4206:4206) (4308:4308:4308))
        (PORT d[5] (3916:3916:3916) (3963:3963:3963))
        (PORT d[6] (4246:4246:4246) (4382:4382:4382))
        (PORT d[7] (4565:4565:4565) (4632:4632:4632))
        (PORT d[8] (4416:4416:4416) (4388:4388:4388))
        (PORT d[9] (4237:4237:4237) (4233:4233:4233))
        (PORT d[10] (4305:4305:4305) (4418:4418:4418))
        (PORT d[11] (4599:4599:4599) (4626:4626:4626))
        (PORT clk (2032:2032:2032) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4044:4044:4044) (3645:3645:3645))
        (PORT clk (2032:2032:2032) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a22.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4044:4044:4044) (3645:3645:3645))
        (PORT clk (2032:2032:2032) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2078:2078:2078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (2853:2853:2853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2079:2079:2079))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a22.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (2027:2027:2027))
        (IOPATH (posedge clk) q (355:355:355) (355:355:355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a22.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3404:3404:3404) (3551:3551:3551))
        (PORT d[1] (3366:3366:3366) (3505:3505:3505))
        (PORT clk (2037:2037:2037) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4388:4388:4388) (4397:4397:4397))
        (PORT d[1] (4127:4127:4127) (4228:4228:4228))
        (PORT d[2] (4191:4191:4191) (4268:4268:4268))
        (PORT d[3] (4182:4182:4182) (4192:4192:4192))
        (PORT d[4] (4138:4138:4138) (4249:4249:4249))
        (PORT d[5] (4643:4643:4643) (4689:4689:4689))
        (PORT d[6] (3902:3902:3902) (3958:3958:3958))
        (PORT d[7] (4500:4500:4500) (4549:4549:4549))
        (PORT d[8] (4258:4258:4258) (4390:4390:4390))
        (PORT d[9] (4240:4240:4240) (4382:4382:4382))
        (PORT d[10] (3761:3761:3761) (3881:3881:3881))
        (PORT d[11] (4438:4438:4438) (4431:4431:4431))
        (PORT clk (2034:2034:2034) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a22.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2189:2189:2189) (1895:1895:1895))
        (PORT clk (2034:2034:2034) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a22.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2189:2189:2189) (1895:1895:1895))
        (PORT clk (2034:2034:2034) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2080:2080:2080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2081:2081:2081))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a22.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (2028:2028:2028))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_wr_data\[24\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (727:727:727) (751:751:751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_wr_data\[24\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (748:748:748) (773:773:773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_wr_data\[25\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (717:717:717) (741:741:741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_wr_data\[25\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (777:777:777) (801:801:801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3555:3555:3555) (3585:3585:3585))
        (PORT d[1] (3213:3213:3213) (3299:3299:3299))
        (PORT clk (2013:2013:2013) (2058:2058:2058))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4248:4248:4248) (4265:4265:4265))
        (PORT d[1] (3337:3337:3337) (3443:3443:3443))
        (PORT d[2] (5227:5227:5227) (5270:5270:5270))
        (PORT d[3] (3683:3683:3683) (3807:3807:3807))
        (PORT d[4] (4115:4115:4115) (4225:4225:4225))
        (PORT d[5] (4256:4256:4256) (4301:4301:4301))
        (PORT d[6] (2976:2976:2976) (3133:3133:3133))
        (PORT d[7] (3690:3690:3690) (3781:3781:3781))
        (PORT d[8] (4136:4136:4136) (4210:4210:4210))
        (PORT d[9] (4932:4932:4932) (4887:4887:4887))
        (PORT d[10] (3037:3037:3037) (3179:3179:3179))
        (PORT d[11] (3874:3874:3874) (4052:4052:4052))
        (PORT clk (2010:2010:2010) (2054:2054:2054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2749:2749:2749) (2469:2469:2469))
        (PORT clk (2010:2010:2010) (2054:2054:2054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a24.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2712:2712:2712) (2443:2443:2443))
        (PORT clk (2010:2010:2010) (2054:2054:2054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2058:2058:2058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2059:2059:2059))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2059:2059:2059))
        (IOPATH (posedge clk) pulse (0:0:0) (2853:2853:2853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2059:2059:2059))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2059:2059:2059))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a24.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1965:1965:1965) (2007:2007:2007))
        (IOPATH (posedge clk) q (355:355:355) (355:355:355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3397:3397:3397) (3467:3467:3467))
        (PORT d[1] (3246:3246:3246) (3318:3318:3318))
        (PORT clk (2015:2015:2015) (2060:2060:2060))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3317:3317:3317) (3416:3416:3416))
        (PORT d[1] (4562:4562:4562) (4709:4709:4709))
        (PORT d[2] (4987:4987:4987) (5054:5054:5054))
        (PORT d[3] (3875:3875:3875) (3953:3953:3953))
        (PORT d[4] (3614:3614:3614) (3658:3658:3658))
        (PORT d[5] (3877:3877:3877) (4023:4023:4023))
        (PORT d[6] (4619:4619:4619) (4588:4588:4588))
        (PORT d[7] (3373:3373:3373) (3462:3462:3462))
        (PORT d[8] (5538:5538:5538) (5583:5583:5583))
        (PORT d[9] (4127:4127:4127) (4180:4180:4180))
        (PORT d[10] (4385:4385:4385) (4320:4320:4320))
        (PORT d[11] (4167:4167:4167) (4216:4216:4216))
        (PORT clk (2012:2012:2012) (2056:2056:2056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a24.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3203:3203:3203) (2874:2874:2874))
        (PORT clk (2012:2012:2012) (2056:2056:2056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a24.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3203:3203:3203) (2874:2874:2874))
        (PORT clk (2012:2012:2012) (2056:2056:2056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2060:2060:2060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2061:2061:2061))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2061:2061:2061))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2061:2061:2061))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2061:2061:2061))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a24.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1967:1967:1967) (2008:2008:2008))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_wr_data\[26\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (727:727:727) (751:751:751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_wr_data\[26\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (757:757:757) (781:781:781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_wr_data\[27\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (717:717:717) (741:741:741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_wr_data\[27\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (778:778:778) (803:803:803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3424:3424:3424) (3550:3550:3550))
        (PORT d[1] (3446:3446:3446) (3575:3575:3575))
        (PORT clk (2022:2022:2022) (2067:2067:2067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5791:5791:5791) (5709:5709:5709))
        (PORT d[1] (4235:4235:4235) (4303:4303:4303))
        (PORT d[2] (4605:4605:4605) (4629:4629:4629))
        (PORT d[3] (4307:4307:4307) (4360:4360:4360))
        (PORT d[4] (4221:4221:4221) (4297:4297:4297))
        (PORT d[5] (4288:4288:4288) (4332:4332:4332))
        (PORT d[6] (4154:4154:4154) (4249:4249:4249))
        (PORT d[7] (3808:3808:3808) (3943:3943:3943))
        (PORT d[8] (4145:4145:4145) (4184:4184:4184))
        (PORT d[9] (3397:3397:3397) (3490:3490:3490))
        (PORT d[10] (3832:3832:3832) (3977:3977:3977))
        (PORT d[11] (4281:4281:4281) (4384:4384:4384))
        (PORT clk (2019:2019:2019) (2063:2063:2063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5373:5373:5373) (4896:4896:4896))
        (PORT clk (2019:2019:2019) (2063:2063:2063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a26.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5342:5342:5342) (4864:4864:4864))
        (PORT clk (2019:2019:2019) (2063:2063:2063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2067:2067:2067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2068:2068:2068))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2068:2068:2068))
        (IOPATH (posedge clk) pulse (0:0:0) (2853:2853:2853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2068:2068:2068))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2068:2068:2068))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a26.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (2016:2016:2016))
        (IOPATH (posedge clk) q (355:355:355) (355:355:355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a26.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3414:3414:3414) (3527:3527:3527))
        (PORT d[1] (3286:3286:3286) (3299:3299:3299))
        (PORT clk (2024:2024:2024) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4585:4585:4585) (4587:4587:4587))
        (PORT d[1] (4463:4463:4463) (4613:4613:4613))
        (PORT d[2] (4286:4286:4286) (4390:4390:4390))
        (PORT d[3] (4003:4003:4003) (4101:4101:4101))
        (PORT d[4] (3717:3717:3717) (3814:3814:3814))
        (PORT d[5] (4232:4232:4232) (4360:4360:4360))
        (PORT d[6] (3424:3424:3424) (3509:3509:3509))
        (PORT d[7] (4109:4109:4109) (4156:4156:4156))
        (PORT d[8] (3765:3765:3765) (3902:3902:3902))
        (PORT d[9] (4157:4157:4157) (4254:4254:4254))
        (PORT d[10] (4806:4806:4806) (4732:4732:4732))
        (PORT d[11] (4431:4431:4431) (4384:4384:4384))
        (PORT clk (2021:2021:2021) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a26.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3192:3192:3192) (2807:2807:2807))
        (PORT clk (2021:2021:2021) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a26.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3192:3192:3192) (2807:2807:2807))
        (PORT clk (2021:2021:2021) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2069:2069:2069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a26.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1976:1976:1976) (2017:2017:2017))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_wr_data\[28\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (767:767:767) (791:791:791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_wr_data\[28\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (767:767:767) (791:791:791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_wr_data\[29\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (747:747:747) (771:771:771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_wr_data\[29\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (717:717:717) (741:741:741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3278:3278:3278) (3374:3374:3374))
        (PORT d[1] (3834:3834:3834) (3947:3947:3947))
        (PORT clk (2023:2023:2023) (2067:2067:2067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4250:4250:4250) (4176:4176:4176))
        (PORT d[1] (4551:4551:4551) (4621:4621:4621))
        (PORT d[2] (2984:2984:2984) (3137:3137:3137))
        (PORT d[3] (3854:3854:3854) (3914:3914:3914))
        (PORT d[4] (3870:3870:3870) (3982:3982:3982))
        (PORT d[5] (5014:5014:5014) (4930:4930:4930))
        (PORT d[6] (5898:5898:5898) (5827:5827:5827))
        (PORT d[7] (6077:6077:6077) (5971:5971:5971))
        (PORT d[8] (4480:4480:4480) (4496:4496:4496))
        (PORT d[9] (4345:4345:4345) (4406:4406:4406))
        (PORT d[10] (5082:5082:5082) (5083:5083:5083))
        (PORT d[11] (4908:4908:4908) (4900:4900:4900))
        (PORT clk (2020:2020:2020) (2063:2063:2063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2762:2762:2762) (2479:2479:2479))
        (PORT clk (2020:2020:2020) (2063:2063:2063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a28.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2762:2762:2762) (2479:2479:2479))
        (PORT clk (2020:2020:2020) (2063:2063:2063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2067:2067:2067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2068:2068:2068))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2068:2068:2068))
        (IOPATH (posedge clk) pulse (0:0:0) (2853:2853:2853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2068:2068:2068))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2068:2068:2068))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a28.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1975:1975:1975) (2016:2016:2016))
        (IOPATH (posedge clk) q (355:355:355) (355:355:355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a28.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3654:3654:3654) (3676:3676:3676))
        (PORT d[1] (3741:3741:3741) (3737:3737:3737))
        (PORT clk (2025:2025:2025) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6282:6282:6282) (6057:6057:6057))
        (PORT d[1] (4185:4185:4185) (4268:4268:4268))
        (PORT d[2] (4491:4491:4491) (4495:4495:4495))
        (PORT d[3] (4301:4301:4301) (4327:4327:4327))
        (PORT d[4] (4503:4503:4503) (4569:4569:4569))
        (PORT d[5] (6201:6201:6201) (6071:6071:6071))
        (PORT d[6] (4308:4308:4308) (4362:4362:4362))
        (PORT d[7] (6101:6101:6101) (5964:5964:5964))
        (PORT d[8] (5266:5266:5266) (5277:5277:5277))
        (PORT d[9] (4655:4655:4655) (4698:4698:4698))
        (PORT d[10] (3700:3700:3700) (3778:3778:3778))
        (PORT d[11] (4476:4476:4476) (4446:4446:4446))
        (PORT clk (2022:2022:2022) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a28.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3457:3457:3457) (3022:3022:3022))
        (PORT clk (2022:2022:2022) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a28.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3091:3091:3091) (2719:2719:2719))
        (PORT clk (2022:2022:2022) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2069:2069:2069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a28.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1977:1977:1977) (2017:2017:2017))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_wr_data\[30\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (738:738:738) (763:763:763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_wr_data\[30\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (747:747:747) (771:771:771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE if_spm_wr_data\[31\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (757:757:757) (781:781:781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_spm_wr_data\[31\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (718:718:718) (743:743:743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3396:3396:3396) (3463:3463:3463))
        (PORT d[1] (1390:1390:1390) (1570:1570:1570))
        (PORT clk (2026:2026:2026) (2069:2069:2069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5085:5085:5085) (4973:4973:4973))
        (PORT d[1] (4590:4590:4590) (4629:4629:4629))
        (PORT d[2] (3373:3373:3373) (3491:3491:3491))
        (PORT d[3] (3972:3972:3972) (4057:4057:4057))
        (PORT d[4] (3788:3788:3788) (3899:3899:3899))
        (PORT d[5] (5409:5409:5409) (5281:5281:5281))
        (PORT d[6] (5031:5031:5031) (5074:5074:5074))
        (PORT d[7] (5322:5322:5322) (5306:5306:5306))
        (PORT d[8] (5006:5006:5006) (4968:4968:4968))
        (PORT d[9] (4232:4232:4232) (4300:4300:4300))
        (PORT d[10] (4254:4254:4254) (4361:4361:4361))
        (PORT d[11] (4210:4210:4210) (4275:4275:4275))
        (PORT clk (2023:2023:2023) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2787:2787:2787) (2517:2517:2517))
        (PORT clk (2023:2023:2023) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a30.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2787:2787:2787) (2517:2517:2517))
        (PORT clk (2023:2023:2023) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2069:2069:2069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (2853:2853:2853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2070:2070:2070))
        (IOPATH (posedge clk) pulse (0:0:0) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a30.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (2018:2018:2018))
        (IOPATH (posedge clk) q (355:355:355) (355:355:355))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a30.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1291:1291:1291) (1492:1492:1492))
        (PORT d[1] (3424:3424:3424) (3503:3503:3503))
        (PORT clk (2028:2028:2028) (2071:2071:2071))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5498:5498:5498) (5359:5359:5359))
        (PORT d[1] (3421:3421:3421) (3599:3599:3599))
        (PORT d[2] (3755:3755:3755) (3843:3843:3843))
        (PORT d[3] (4352:4352:4352) (4361:4361:4361))
        (PORT d[4] (4146:4146:4146) (4257:4257:4257))
        (PORT d[5] (5410:5410:5410) (5376:5376:5376))
        (PORT d[6] (4371:4371:4371) (4400:4400:4400))
        (PORT d[7] (5711:5711:5711) (5615:5615:5615))
        (PORT d[8] (5028:5028:5028) (5078:5078:5078))
        (PORT d[9] (3847:3847:3847) (3990:3990:3990))
        (PORT d[10] (3699:3699:3699) (3777:3777:3777))
        (PORT d[11] (3741:3741:3741) (3792:3792:3792))
        (PORT clk (2025:2025:2025) (2067:2067:2067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a30.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4243:4243:4243) (3711:3711:3711))
        (PORT clk (2025:2025:2025) (2067:2067:2067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a30.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4206:4206:4206) (3684:3684:3684))
        (PORT clk (2025:2025:2025) (2067:2067:2067))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (230:230:230))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2071:2071:2071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2072:2072:2072))
        (IOPATH (posedge clk) pulse (0:0:0) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE spm\|altsyncram_component\|auto_generated\|ram_block1a30.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (2019:2019:2019))
        (IOPATH (posedge clk) q (353:353:353) (353:353:353))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (56:56:56))
      (HOLD d (posedge clk) (190:190:190))
    )
  )
)
