#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Aug  2 15:21:11 2018
# Process ID: 27376
# Current directory: C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24180 C:\Users\lvyuf\VivadoProjects\nscscc_2018\soc_sram_func\run_vivado\mycpu_prj1\mycpu.xpr
# Log file: C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/vivado.log
# Journal file: C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/mycpu.xpr
update_compile_order -fileset sources_1
generate_target Simulation [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci]
export_ip_user_files -of_objects [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory C:/Users/lvyuf/lab2/mycpu_verify/run_vivado/mycpu/mycpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lvyuf/lab2/mycpu_verify/run_vivado/mycpu/mycpu.ip_user_files -ipstatic_source_dir C:/Users/lvyuf/lab2/mycpu_verify/run_vivado/mycpu/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lvyuf/vivado/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg
source tb_top.tcl
run all
relaunch_sim
run all
relaunch_sim
run 10 us
relaunch_sim
run 10 us
relaunch_sim
run 10 us
update_compile_order -fileset sources_1
close [ open C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/mycpu.v w ]
add_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/mycpu.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/mips.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/d_cache.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/floprc.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/i_cache.v] -no_script -reset -force -quiet
remove_files  {C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/mips.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/d_cache.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/floprc.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/i_cache.v}
close [ open C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/pc_next.v w ]
add_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/pc_next.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/fetch_stage.v w ]
add_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/fetch_stage.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/new
close [ open C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/new/decode_stage.v w ]
add_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/new/decode_stage.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_files -from_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/decode_stage.v -to_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/new/decode_stage.v -filesets [get_filesets *]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/adder.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/alu.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/aludec.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/controller.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/cp0_reg.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/datapath.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/div.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/eqcmp.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/exception.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/flopenrc.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/hazard.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/hilo_reg.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/maindec.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/memsel.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/mux2.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/mux3.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/pc.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/regfile.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/signext.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/sl2.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/defines.vh] -no_script -reset -force -quiet
remove_files  {C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/adder.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/alu.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/aludec.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/controller.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/cp0_reg.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/datapath.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/div.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/eqcmp.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/exception.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/flopenrc.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/hazard.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/hilo_reg.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/maindec.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/memsel.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/mux2.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/mux3.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/pc.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/regfile.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/signext.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/sl2.v C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/defines.vh}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/regfile.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/exe_stage.v w ]
add_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/exe_stage.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/mem_stage.v w ]
add_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/mem_stage.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/wb_stage.v w ]
add_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/myCPU/wb_stage.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_wave_config {C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg}
set_property -dict [list CONFIG.Coe_File {C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/coe/1.Ori_Inst_Test/inst_rom.coe}] [get_ips inst_ram]
generate_target all [get_files  C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci]
export_ip_user_files -of_objects [get_files C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
reset_run inst_ram_synth_1
launch_runs -jobs 4 inst_ram_synth_1
close_sim
launch_simulation
launch_simulation
launch_simulation
open_wave_config C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg
source tb_top.tcl
run 10 us
save_wave_config {C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg}
update_compile_order -fileset sources_1
relaunch_sim
run 10 us
update_compile_order -fileset sources_1
relaunch_sim
run 10 us
relaunch_sim
run 10 ms
relaunch_sim
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 us
relaunch_sim
run 10 us
relaunch_sim
run 10 us
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
run 10 us
relaunch_sim
run 1 us
run 1 us
run 1 us
relaunch_sim
run 1 us
run 1 us
run 1 us
relaunch_sim
run 1 us
run 1 us
run 1 us
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
run 1 us
run 1 us
run 1 us
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
run 1 us
run 1 us
run 1 us
relaunch_sim
run 1 us
run 1 us
run 1 us
save_wave_config {C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg}
save_wave_config {C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg}
save_wave_config {C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg}
save_wave_config {C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg}
save_wave_config {C:/Users/lvyuf/VivadoProjects/nscscc_2018/soc_sram_func/run_vivado/mycpu_prj1/tb_top_behav.wcfg}
