Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
| Date         : Sat Jan  4 15:24:46 2020
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing_summary -file top_timing_synth.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     80.710        0.000                      0                   27        0.144        0.000                      0                   27       41.166        0.000                       0                    13  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk12  {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk12              80.710        0.000                      0                   27        0.144        0.000                      0                   27       41.166        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk12
  To Clock:  clk12

Setup :            0  Failing Endpoints,  Worst Slack       80.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.710ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tx_bitn_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12 rise@83.333ns - clk12 rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 0.751ns (33.512%)  route 1.490ns (66.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 86.028 - 83.333 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk12_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.276    clk12_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.372 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.584     2.956    sys_clk
                         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.412 f  state_reg[0]/Q
                         net (fo=5, unplaced)         0.993     4.405    state[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.700 r  tx_bitn[3]_i_1/O
                         net (fo=4, unplaced)         0.497     5.197    tx_latch_t_next_value_ce0
                         FDRE                                         r  tx_bitn_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk12 (IN)
                         net (fo=0)                   0.000    83.333    clk12
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk12_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    85.498    clk12_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    85.589 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.439    86.028    sys_clk
                         FDRE                                         r  tx_bitn_reg[0]/C
                         clock pessimism              0.116    86.144    
                         clock uncertainty           -0.035    86.108    
                         FDRE (Setup_fdre_C_CE)      -0.202    85.906    tx_bitn_reg[0]
  -------------------------------------------------------------------
                         required time                         85.906    
                         arrival time                          -5.197    
  -------------------------------------------------------------------
                         slack                                 80.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 tx_bitn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tx_bitn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12 rise@0.000ns - clk12 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.239ns (62.860%)  route 0.141ns (37.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk12_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.581    clk12_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.607 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.114     0.721    sys_clk
                         FDRE                                         r  tx_bitn_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.862 r  tx_bitn_reg[2]/Q
                         net (fo=4, unplaced)         0.141     1.003    tx_bitn[2]
                         LUT4 (Prop_lut4_I3_O)        0.098     1.101 r  tx_bitn[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.101    tx_bitn_t_next_value2[1]
                         FDRE                                         r  tx_bitn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12 rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk12 (IN)
                         net (fo=0)                   0.000     0.000    clk12
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk12_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.787    clk12_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.816 r  clk12_IBUF_BUFG_inst/O
                         net (fo=12, unplaced)        0.259     1.075    sys_clk
                         FDRE                                         r  tx_bitn_reg[1]/C
                         clock pessimism             -0.209     0.866    
                         FDRE (Hold_fdre_C_D)         0.091     0.957    tx_bitn_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk12
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk12 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.333      81.178               clk12_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166               int_rst_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167               int_rst_reg/C



