Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Dec  4 14:45:07 2025
| Host         : pp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  54          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (20)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.062        0.000                      0                  396        0.168        0.000                      0                  396        4.500        0.000                       0                   190  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.062        0.000                      0                  396        0.168        0.000                      0                  396        4.500        0.000                       0                   190  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 db2/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 1.014ns (18.919%)  route 4.346ns (81.081%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.710     5.313    db2/sys_clk_IBUF_BUFG
    SLICE_X6Y71          FDRE                                         r  db2/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518     5.831 f  db2/counter_reg[20]/Q
                         net (fo=3, routed)           1.120     6.951    db2/counter[20]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.124     7.075 f  db2/counter[20]_i_5__0/O
                         net (fo=1, routed)           0.572     7.647    db2/counter[20]_i_5__0_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.771 f  db2/counter[20]_i_3__0/O
                         net (fo=1, routed)           0.582     8.353    db2/counter[20]_i_3__0_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.124     8.477 f  db2/counter[20]_i_2__0/O
                         net (fo=25, routed)          1.129     9.606    db2/counter[20]_i_2__0_n_0
    SLICE_X5Y71          LUT3 (Prop_lut3_I0_O)        0.124     9.730 r  db2/counter[20]_i_1/O
                         net (fo=14, routed)          0.943    10.672    db2/counter[20]_i_1_n_0
    SLICE_X6Y67          FDRE                                         r  db2/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.595    15.018    db2/sys_clk_IBUF_BUFG
    SLICE_X6Y67          FDRE                                         r  db2/counter_reg[1]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X6Y67          FDRE (Setup_fdre_C_R)       -0.524    14.734    db2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 db2/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 1.014ns (18.919%)  route 4.346ns (81.081%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.710     5.313    db2/sys_clk_IBUF_BUFG
    SLICE_X6Y71          FDRE                                         r  db2/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518     5.831 f  db2/counter_reg[20]/Q
                         net (fo=3, routed)           1.120     6.951    db2/counter[20]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.124     7.075 f  db2/counter[20]_i_5__0/O
                         net (fo=1, routed)           0.572     7.647    db2/counter[20]_i_5__0_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.771 f  db2/counter[20]_i_3__0/O
                         net (fo=1, routed)           0.582     8.353    db2/counter[20]_i_3__0_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.124     8.477 f  db2/counter[20]_i_2__0/O
                         net (fo=25, routed)          1.129     9.606    db2/counter[20]_i_2__0_n_0
    SLICE_X5Y71          LUT3 (Prop_lut3_I0_O)        0.124     9.730 r  db2/counter[20]_i_1/O
                         net (fo=14, routed)          0.943    10.672    db2/counter[20]_i_1_n_0
    SLICE_X6Y67          FDRE                                         r  db2/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.595    15.018    db2/sys_clk_IBUF_BUFG
    SLICE_X6Y67          FDRE                                         r  db2/counter_reg[2]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X6Y67          FDRE (Setup_fdre_C_R)       -0.524    14.734    db2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 db2/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 1.014ns (18.919%)  route 4.346ns (81.081%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.710     5.313    db2/sys_clk_IBUF_BUFG
    SLICE_X6Y71          FDRE                                         r  db2/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518     5.831 f  db2/counter_reg[20]/Q
                         net (fo=3, routed)           1.120     6.951    db2/counter[20]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.124     7.075 f  db2/counter[20]_i_5__0/O
                         net (fo=1, routed)           0.572     7.647    db2/counter[20]_i_5__0_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.771 f  db2/counter[20]_i_3__0/O
                         net (fo=1, routed)           0.582     8.353    db2/counter[20]_i_3__0_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.124     8.477 f  db2/counter[20]_i_2__0/O
                         net (fo=25, routed)          1.129     9.606    db2/counter[20]_i_2__0_n_0
    SLICE_X5Y71          LUT3 (Prop_lut3_I0_O)        0.124     9.730 r  db2/counter[20]_i_1/O
                         net (fo=14, routed)          0.943    10.672    db2/counter[20]_i_1_n_0
    SLICE_X6Y67          FDRE                                         r  db2/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.595    15.018    db2/sys_clk_IBUF_BUFG
    SLICE_X6Y67          FDRE                                         r  db2/counter_reg[3]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X6Y67          FDRE (Setup_fdre_C_R)       -0.524    14.734    db2/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 db2/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 1.014ns (18.919%)  route 4.346ns (81.081%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.710     5.313    db2/sys_clk_IBUF_BUFG
    SLICE_X6Y71          FDRE                                         r  db2/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518     5.831 f  db2/counter_reg[20]/Q
                         net (fo=3, routed)           1.120     6.951    db2/counter[20]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.124     7.075 f  db2/counter[20]_i_5__0/O
                         net (fo=1, routed)           0.572     7.647    db2/counter[20]_i_5__0_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.771 f  db2/counter[20]_i_3__0/O
                         net (fo=1, routed)           0.582     8.353    db2/counter[20]_i_3__0_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.124     8.477 f  db2/counter[20]_i_2__0/O
                         net (fo=25, routed)          1.129     9.606    db2/counter[20]_i_2__0_n_0
    SLICE_X5Y71          LUT3 (Prop_lut3_I0_O)        0.124     9.730 r  db2/counter[20]_i_1/O
                         net (fo=14, routed)          0.943    10.672    db2/counter[20]_i_1_n_0
    SLICE_X6Y67          FDRE                                         r  db2/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.595    15.018    db2/sys_clk_IBUF_BUFG
    SLICE_X6Y67          FDRE                                         r  db2/counter_reg[4]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X6Y67          FDRE (Setup_fdre_C_R)       -0.524    14.734    db2/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.281ns  (required time - arrival time)
  Source:                 db2/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 1.014ns (19.732%)  route 4.125ns (80.268%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.710     5.313    db2/sys_clk_IBUF_BUFG
    SLICE_X6Y71          FDRE                                         r  db2/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518     5.831 f  db2/counter_reg[20]/Q
                         net (fo=3, routed)           1.120     6.951    db2/counter[20]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.124     7.075 f  db2/counter[20]_i_5__0/O
                         net (fo=1, routed)           0.572     7.647    db2/counter[20]_i_5__0_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.771 f  db2/counter[20]_i_3__0/O
                         net (fo=1, routed)           0.582     8.353    db2/counter[20]_i_3__0_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.124     8.477 f  db2/counter[20]_i_2__0/O
                         net (fo=25, routed)          1.129     9.606    db2/counter[20]_i_2__0_n_0
    SLICE_X5Y71          LUT3 (Prop_lut3_I0_O)        0.124     9.730 r  db2/counter[20]_i_1/O
                         net (fo=14, routed)          0.722    10.452    db2/counter[20]_i_1_n_0
    SLICE_X6Y68          FDRE                                         r  db2/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.593    15.016    db2/sys_clk_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  db2/counter_reg[6]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X6Y68          FDRE (Setup_fdre_C_R)       -0.524    14.732    db2/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                  4.281    

Slack (MET) :             4.316ns  (required time - arrival time)
  Source:                 db2/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 1.014ns (19.873%)  route 4.088ns (80.127%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.710     5.313    db2/sys_clk_IBUF_BUFG
    SLICE_X6Y71          FDRE                                         r  db2/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518     5.831 f  db2/counter_reg[20]/Q
                         net (fo=3, routed)           1.120     6.951    db2/counter[20]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.124     7.075 f  db2/counter[20]_i_5__0/O
                         net (fo=1, routed)           0.572     7.647    db2/counter[20]_i_5__0_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.771 f  db2/counter[20]_i_3__0/O
                         net (fo=1, routed)           0.582     8.353    db2/counter[20]_i_3__0_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.124     8.477 f  db2/counter[20]_i_2__0/O
                         net (fo=25, routed)          1.129     9.606    db2/counter[20]_i_2__0_n_0
    SLICE_X5Y71          LUT3 (Prop_lut3_I0_O)        0.124     9.730 r  db2/counter[20]_i_1/O
                         net (fo=14, routed)          0.685    10.415    db2/counter[20]_i_1_n_0
    SLICE_X6Y70          FDRE                                         r  db2/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.592    15.015    db2/sys_clk_IBUF_BUFG
    SLICE_X6Y70          FDRE                                         r  db2/counter_reg[14]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X6Y70          FDRE (Setup_fdre_C_R)       -0.524    14.731    db2/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                         -10.415    
  -------------------------------------------------------------------
                         slack                                  4.316    

Slack (MET) :             4.316ns  (required time - arrival time)
  Source:                 db2/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 1.014ns (19.873%)  route 4.088ns (80.127%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.710     5.313    db2/sys_clk_IBUF_BUFG
    SLICE_X6Y71          FDRE                                         r  db2/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518     5.831 f  db2/counter_reg[20]/Q
                         net (fo=3, routed)           1.120     6.951    db2/counter[20]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.124     7.075 f  db2/counter[20]_i_5__0/O
                         net (fo=1, routed)           0.572     7.647    db2/counter[20]_i_5__0_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.771 f  db2/counter[20]_i_3__0/O
                         net (fo=1, routed)           0.582     8.353    db2/counter[20]_i_3__0_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.124     8.477 f  db2/counter[20]_i_2__0/O
                         net (fo=25, routed)          1.129     9.606    db2/counter[20]_i_2__0_n_0
    SLICE_X5Y71          LUT3 (Prop_lut3_I0_O)        0.124     9.730 r  db2/counter[20]_i_1/O
                         net (fo=14, routed)          0.685    10.415    db2/counter[20]_i_1_n_0
    SLICE_X6Y70          FDRE                                         r  db2/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.592    15.015    db2/sys_clk_IBUF_BUFG
    SLICE_X6Y70          FDRE                                         r  db2/counter_reg[15]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X6Y70          FDRE (Setup_fdre_C_R)       -0.524    14.731    db2/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                         -10.415    
  -------------------------------------------------------------------
                         slack                                  4.316    

Slack (MET) :             4.316ns  (required time - arrival time)
  Source:                 db2/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 1.014ns (19.873%)  route 4.088ns (80.127%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.710     5.313    db2/sys_clk_IBUF_BUFG
    SLICE_X6Y71          FDRE                                         r  db2/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518     5.831 f  db2/counter_reg[20]/Q
                         net (fo=3, routed)           1.120     6.951    db2/counter[20]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.124     7.075 f  db2/counter[20]_i_5__0/O
                         net (fo=1, routed)           0.572     7.647    db2/counter[20]_i_5__0_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.771 f  db2/counter[20]_i_3__0/O
                         net (fo=1, routed)           0.582     8.353    db2/counter[20]_i_3__0_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.124     8.477 f  db2/counter[20]_i_2__0/O
                         net (fo=25, routed)          1.129     9.606    db2/counter[20]_i_2__0_n_0
    SLICE_X5Y71          LUT3 (Prop_lut3_I0_O)        0.124     9.730 r  db2/counter[20]_i_1/O
                         net (fo=14, routed)          0.685    10.415    db2/counter[20]_i_1_n_0
    SLICE_X6Y70          FDRE                                         r  db2/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.592    15.015    db2/sys_clk_IBUF_BUFG
    SLICE_X6Y70          FDRE                                         r  db2/counter_reg[16]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X6Y70          FDRE (Setup_fdre_C_R)       -0.524    14.731    db2/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                         -10.415    
  -------------------------------------------------------------------
                         slack                                  4.316    

Slack (MET) :             4.329ns  (required time - arrival time)
  Source:                 db2/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 1.014ns (19.922%)  route 4.076ns (80.078%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.710     5.313    db2/sys_clk_IBUF_BUFG
    SLICE_X6Y71          FDRE                                         r  db2/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518     5.831 f  db2/counter_reg[20]/Q
                         net (fo=3, routed)           1.120     6.951    db2/counter[20]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.124     7.075 f  db2/counter[20]_i_5__0/O
                         net (fo=1, routed)           0.572     7.647    db2/counter[20]_i_5__0_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.771 f  db2/counter[20]_i_3__0/O
                         net (fo=1, routed)           0.582     8.353    db2/counter[20]_i_3__0_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.124     8.477 f  db2/counter[20]_i_2__0/O
                         net (fo=25, routed)          1.129     9.606    db2/counter[20]_i_2__0_n_0
    SLICE_X5Y71          LUT3 (Prop_lut3_I0_O)        0.124     9.730 r  db2/counter[20]_i_1/O
                         net (fo=14, routed)          0.673    10.403    db2/counter[20]_i_1_n_0
    SLICE_X6Y69          FDRE                                         r  db2/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.592    15.015    db2/sys_clk_IBUF_BUFG
    SLICE_X6Y69          FDRE                                         r  db2/counter_reg[11]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X6Y69          FDRE (Setup_fdre_C_R)       -0.524    14.731    db2/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                  4.329    

Slack (MET) :             4.329ns  (required time - arrival time)
  Source:                 db2/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 1.014ns (19.922%)  route 4.076ns (80.078%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.710     5.313    db2/sys_clk_IBUF_BUFG
    SLICE_X6Y71          FDRE                                         r  db2/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518     5.831 f  db2/counter_reg[20]/Q
                         net (fo=3, routed)           1.120     6.951    db2/counter[20]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.124     7.075 f  db2/counter[20]_i_5__0/O
                         net (fo=1, routed)           0.572     7.647    db2/counter[20]_i_5__0_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.771 f  db2/counter[20]_i_3__0/O
                         net (fo=1, routed)           0.582     8.353    db2/counter[20]_i_3__0_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.124     8.477 f  db2/counter[20]_i_2__0/O
                         net (fo=25, routed)          1.129     9.606    db2/counter[20]_i_2__0_n_0
    SLICE_X5Y71          LUT3 (Prop_lut3_I0_O)        0.124     9.730 r  db2/counter[20]_i_1/O
                         net (fo=14, routed)          0.673    10.403    db2/counter[20]_i_1_n_0
    SLICE_X6Y69          FDRE                                         r  db2/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.592    15.015    db2/sys_clk_IBUF_BUFG
    SLICE_X6Y69          FDRE                                         r  db2/counter_reg[12]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X6Y69          FDRE (Setup_fdre_C_R)       -0.524    14.731    db2/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                  4.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 rng/lfsr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng/lfsr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.591     1.510    rng/sys_clk_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  rng/lfsr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  rng/lfsr_reg[8]/Q
                         net (fo=1, routed)           0.103     1.754    rng/lfsr[8]
    SLICE_X6Y75          FDRE                                         r  rng/lfsr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.858     2.023    rng/sys_clk_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  rng/lfsr_reg[9]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X6Y75          FDRE (Hold_fdre_C_D)         0.064     1.586    rng/lfsr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 rng/lfsr_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng/lfsr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.655%)  route 0.075ns (23.345%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.590     1.509    rng/sys_clk_IBUF_BUFG
    SLICE_X6Y75          FDSE                                         r  rng/lfsr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDSE (Prop_fdse_C_Q)         0.148     1.657 r  rng/lfsr_reg[10]/Q
                         net (fo=2, routed)           0.075     1.732    rng/lfsr[10]
    SLICE_X6Y75          LUT4 (Prop_lut4_I3_O)        0.098     1.830 r  rng/p_0_out/O
                         net (fo=1, routed)           0.000     1.830    rng/p_0_out__0[0]
    SLICE_X6Y75          FDRE                                         r  rng/lfsr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.858     2.023    rng/sys_clk_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  rng/lfsr_reg[0]/C
                         clock pessimism             -0.513     1.509    
    SLICE_X6Y75          FDRE (Hold_fdre_C_D)         0.120     1.629    rng/lfsr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 rng/lfsr_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dealer/score_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (51.027%)  route 0.179ns (48.973%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.590     1.509    rng/sys_clk_IBUF_BUFG
    SLICE_X4Y75          FDSE                                         r  rng/lfsr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDSE (Prop_fdse_C_Q)         0.141     1.650 r  rng/lfsr_reg[3]/Q
                         net (fo=17, routed)          0.179     1.829    rng/rng_card[3]
    SLICE_X2Y75          LUT6 (Prop_lut6_I2_O)        0.045     1.874 r  rng/score[4]_i_2/O
                         net (fo=1, routed)           0.000     1.874    dealer/D[4]
    SLICE_X2Y75          FDRE                                         r  dealer/score_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.861     2.026    dealer/sys_clk_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  dealer/score_reg[4]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X2Y75          FDRE (Hold_fdre_C_D)         0.121     1.667    dealer/score_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rng/lfsr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng/lfsr_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.972%)  route 0.124ns (43.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.590     1.509    rng/sys_clk_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  rng/lfsr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  rng/lfsr_reg[12]/Q
                         net (fo=2, routed)           0.124     1.797    rng/lfsr[12]
    SLICE_X6Y75          FDSE                                         r  rng/lfsr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.858     2.023    rng/sys_clk_IBUF_BUFG
    SLICE_X6Y75          FDSE                                         r  rng/lfsr_reg[13]/C
                         clock pessimism             -0.513     1.509    
    SLICE_X6Y75          FDSE (Hold_fdse_C_D)         0.076     1.585    rng/lfsr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 rng/lfsr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng/lfsr_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.159%)  route 0.139ns (45.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.590     1.509    rng/sys_clk_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  rng/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  rng/lfsr_reg[0]/Q
                         net (fo=9, routed)           0.139     1.812    rng/rng_card[0]
    SLICE_X4Y75          FDSE                                         r  rng/lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.858     2.023    rng/sys_clk_IBUF_BUFG
    SLICE_X4Y75          FDSE                                         r  rng/lfsr_reg[1]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X4Y75          FDSE (Hold_fdse_C_D)         0.070     1.592    rng/lfsr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 db2/button_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blackjack_fsm/player_hit_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.911%)  route 0.166ns (47.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.593     1.512    db2/sys_clk_IBUF_BUFG
    SLICE_X4Y72          FDRE                                         r  db2/button_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  db2/button_out_reg/Q
                         net (fo=3, routed)           0.166     1.819    blackjack_fsm/button_hit
    SLICE_X3Y72          LUT5 (Prop_lut5_I4_O)        0.045     1.864 r  blackjack_fsm/player_hit_i_1/O
                         net (fo=1, routed)           0.000     1.864    blackjack_fsm/player_hit_i_1_n_0
    SLICE_X3Y72          FDCE                                         r  blackjack_fsm/player_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.864     2.029    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y72          FDCE                                         r  blackjack_fsm/player_hit_reg/C
                         clock pessimism             -0.479     1.549    
    SLICE_X3Y72          FDCE (Hold_fdce_C_D)         0.092     1.641    blackjack_fsm/player_hit_reg
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 db3/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.598     1.517    db3/sys_clk_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  db3/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  db3/counter_reg[11]/Q
                         net (fo=4, routed)           0.067     1.725    db3/counter[11]
    SLICE_X5Y66          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.852 r  db3/counter0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.000     1.852    db3/counter0_inferred__0/i__carry__1_n_4
    SLICE_X5Y66          FDRE                                         r  db3/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.867     2.032    db3/sys_clk_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  db3/counter_reg[12]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X5Y66          FDRE (Hold_fdre_C_D)         0.105     1.622    db3/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 rng/lfsr_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng/lfsr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.590     1.509    rng/sys_clk_IBUF_BUFG
    SLICE_X6Y75          FDSE                                         r  rng/lfsr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDSE (Prop_fdse_C_Q)         0.164     1.673 r  rng/lfsr_reg[13]/Q
                         net (fo=2, routed)           0.121     1.794    rng/lfsr[13]
    SLICE_X6Y75          FDRE                                         r  rng/lfsr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.858     2.023    rng/sys_clk_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  rng/lfsr_reg[14]/C
                         clock pessimism             -0.513     1.509    
    SLICE_X6Y75          FDRE (Hold_fdre_C_D)         0.053     1.562    rng/lfsr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 rng/lfsr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng/lfsr_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.461%)  route 0.176ns (55.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.591     1.510    rng/sys_clk_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  rng/lfsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  rng/lfsr_reg[4]/Q
                         net (fo=1, routed)           0.176     1.827    rng/lfsr[4]
    SLICE_X4Y76          FDSE                                         r  rng/lfsr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.859     2.024    rng/sys_clk_IBUF_BUFG
    SLICE_X4Y76          FDSE                                         r  rng/lfsr_reg[5]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X4Y76          FDSE (Hold_fdse_C_D)         0.070     1.593    rng/lfsr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 db2/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.595     1.514    db2/sys_clk_IBUF_BUFG
    SLICE_X6Y69          FDRE                                         r  db2/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  db2/counter_reg[11]/Q
                         net (fo=3, routed)           0.079     1.757    db2/counter[11]
    SLICE_X6Y69          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.886 r  db2/counter0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.000     1.886    db2/counter0_inferred__0/i__carry__1_n_4
    SLICE_X6Y69          FDRE                                         r  db2/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.864     2.029    db2/sys_clk_IBUF_BUFG
    SLICE_X6Y69          FDRE                                         r  db2/counter_reg[12]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X6Y69          FDRE (Hold_fdre_C_D)         0.134     1.648    db2/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y72     blackjack_fsm/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y72     blackjack_fsm/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y72     blackjack_fsm/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y66     blackjack_fsm/current_bet_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y69     blackjack_fsm/current_bet_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y68     blackjack_fsm/current_bet_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y69     blackjack_fsm/current_bet_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y69     blackjack_fsm/current_bet_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y69     blackjack_fsm/current_bet_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y72     blackjack_fsm/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y72     blackjack_fsm/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y72     blackjack_fsm/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y72     blackjack_fsm/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     blackjack_fsm/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     blackjack_fsm/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     blackjack_fsm/current_bet_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     blackjack_fsm/current_bet_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     blackjack_fsm/current_bet_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     blackjack_fsm/current_bet_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y72     blackjack_fsm/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y72     blackjack_fsm/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y72     blackjack_fsm/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y72     blackjack_fsm/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     blackjack_fsm/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     blackjack_fsm/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     blackjack_fsm/current_bet_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     blackjack_fsm/current_bet_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     blackjack_fsm/current_bet_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y69     blackjack_fsm/current_bet_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 player/score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.827ns  (logic 5.098ns (47.090%)  route 5.728ns (52.910%))
  Logic Levels:           5  (LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.704     5.307    player/sys_clk_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  player/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.419     5.726 r  player/score_reg[1]/Q
                         net (fo=11, routed)          1.014     6.740    player/Q[1]
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.327     7.067 f  player/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.436     7.503    dealer/seg_OBUF[6]_inst_i_5_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I1_O)        0.326     7.829 r  dealer/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.502     8.331    dealer/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.124     8.455 r  dealer/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.674     9.129    dealer/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y74          LUT5 (Prop_lut5_I4_O)        0.150     9.279 r  dealer/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.102    12.381    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    16.133 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.133    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.314ns  (logic 4.328ns (41.959%)  route 5.986ns (58.041%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.705     5.308    seven_seg/sys_clk_IBUF_BUFG
    SLICE_X1Y74          FDRE                                         r  seven_seg/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  seven_seg/digit_select_reg[0]/Q
                         net (fo=11, routed)          0.870     6.633    seven_seg/digit_select[0]
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.152     6.785 r  seven_seg/anode_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           5.117    11.902    anode_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.720    15.621 r  anode_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.621    anode[6]
    K2                                                                r  anode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player/score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.299ns  (logic 4.813ns (46.732%)  route 5.486ns (53.267%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.704     5.307    player/sys_clk_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  player/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.419     5.726 r  player/score_reg[1]/Q
                         net (fo=11, routed)          1.014     6.740    player/Q[1]
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.327     7.067 r  player/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.436     7.503    dealer/seg_OBUF[6]_inst_i_5_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I1_O)        0.326     7.829 f  dealer/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.502     8.331    dealer/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.124     8.455 f  dealer/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.032     9.487    dealer/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y75          LUT3 (Prop_lut3_I2_O)        0.124     9.611 r  dealer/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.502    12.113    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.606 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.606    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player/score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.229ns  (logic 5.111ns (49.968%)  route 5.118ns (50.032%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.704     5.307    player/sys_clk_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  player/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.419     5.726 r  player/score_reg[1]/Q
                         net (fo=11, routed)          1.014     6.740    player/Q[1]
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.327     7.067 f  player/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.436     7.503    dealer/seg_OBUF[6]_inst_i_5_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I1_O)        0.326     7.829 r  dealer/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.502     8.331    dealer/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.124     8.455 r  dealer/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.666     9.121    dealer/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y74          LUT3 (Prop_lut3_I2_O)        0.152     9.273 r  dealer/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.499    11.773    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.763    15.536 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.536    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player/score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.114ns  (logic 5.089ns (50.320%)  route 5.025ns (49.680%))
  Logic Levels:           5  (LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.704     5.307    player/sys_clk_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  player/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.419     5.726 r  player/score_reg[1]/Q
                         net (fo=11, routed)          1.014     6.740    player/Q[1]
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.327     7.067 f  player/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.436     7.503    dealer/seg_OBUF[6]_inst_i_5_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I1_O)        0.326     7.829 r  dealer/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.502     8.331    dealer/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.124     8.455 r  dealer/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.795     9.250    dealer/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y74          LUT5 (Prop_lut5_I3_O)        0.153     9.403 r  dealer/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.277    11.680    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.740    15.421 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.421    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player/score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.025ns  (logic 4.897ns (48.849%)  route 5.128ns (51.151%))
  Logic Levels:           5  (LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.704     5.307    player/sys_clk_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  player/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.419     5.726 r  player/score_reg[1]/Q
                         net (fo=11, routed)          1.014     6.740    player/Q[1]
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.327     7.067 f  player/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.436     7.503    dealer/seg_OBUF[6]_inst_i_5_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I1_O)        0.326     7.829 r  dealer/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.502     8.331    dealer/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.124     8.455 r  dealer/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.674     9.129    dealer/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y74          LUT5 (Prop_lut5_I4_O)        0.124     9.253 r  dealer/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.501    11.754    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.331 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.331    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player/score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.705ns  (logic 4.881ns (50.288%)  route 4.825ns (49.712%))
  Logic Levels:           5  (LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.704     5.307    player/sys_clk_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  player/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.419     5.726 r  player/score_reg[1]/Q
                         net (fo=11, routed)          1.014     6.740    player/Q[1]
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.327     7.067 r  player/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.436     7.503    dealer/seg_OBUF[6]_inst_i_5_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I1_O)        0.326     7.829 f  dealer/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.502     8.331    dealer/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.124     8.455 f  dealer/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.795     9.250    dealer/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y74          LUT5 (Prop_lut5_I3_O)        0.124     9.374 r  dealer/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.077    11.451    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    15.012 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.012    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player/score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.159ns  (logic 4.854ns (52.994%)  route 4.305ns (47.006%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.704     5.307    player/sys_clk_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  player/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.419     5.726 r  player/score_reg[1]/Q
                         net (fo=11, routed)          1.014     6.740    player/Q[1]
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.327     7.067 f  player/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.436     7.503    dealer/seg_OBUF[6]_inst_i_5_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I1_O)        0.326     7.829 r  dealer/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.502     8.331    dealer/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.124     8.455 r  dealer/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.666     9.121    dealer/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y74          LUT3 (Prop_lut3_I2_O)        0.124     9.245 r  dealer/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.686    10.932    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.465 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.465    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.941ns  (logic 4.352ns (54.796%)  route 3.590ns (45.204%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.705     5.308    seven_seg/sys_clk_IBUF_BUFG
    SLICE_X1Y74          FDRE                                         r  seven_seg/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  seven_seg/digit_select_reg[0]/Q
                         net (fo=11, routed)          0.872     6.636    seven_seg/digit_select[0]
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.152     6.788 r  seven_seg/anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.718     9.506    anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.744    13.249 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.249    anode[0]
    J17                                                               r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.511ns  (logic 4.133ns (55.028%)  route 3.378ns (44.972%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.705     5.308    seven_seg/sys_clk_IBUF_BUFG
    SLICE_X1Y74          FDRE                                         r  seven_seg/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 f  seven_seg/digit_select_reg[0]/Q
                         net (fo=11, routed)          0.872     6.636    seven_seg/digit_select[0]
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.124     6.760 r  seven_seg/anode_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.506     9.266    anode_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553    12.819 r  anode_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.819    anode[7]
    U13                                                               r  anode[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blackjack_fsm/rgb_g_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.797ns  (logic 1.363ns (75.835%)  route 0.434ns (24.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.592     1.511    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  blackjack_fsm/rgb_g_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  blackjack_fsm/rgb_g_reg/Q
                         net (fo=1, routed)           0.434     2.087    rgb_g_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.222     3.309 r  rgb_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.309    rgb_g
    M16                                                               r  rgb_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/rgb_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.799ns  (logic 1.400ns (77.842%)  route 0.399ns (22.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.592     1.511    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  blackjack_fsm/rgb_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.128     1.639 r  blackjack_fsm/rgb_r_reg/Q
                         net (fo=1, routed)           0.399     2.038    rgb_r_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.272     3.310 r  rgb_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.310    rgb_r
    N15                                                               r  rgb_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.831ns  (logic 1.397ns (76.262%)  route 0.435ns (23.738%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.598     1.517    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y67          FDPE                                         r  blackjack_fsm/money_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDPE (Prop_fdpe_C_Q)         0.141     1.658 r  blackjack_fsm/money_out_reg[6]/Q
                         net (fo=8, routed)           0.435     2.093    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.349 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.349    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 1.389ns (75.623%)  route 0.448ns (24.377%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.597     1.516    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X4Y67          FDCE                                         r  blackjack_fsm/money_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  blackjack_fsm/money_out_reg[8]/Q
                         net (fo=8, routed)           0.448     2.105    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.353 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.353    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.393ns (75.664%)  route 0.448ns (24.336%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.595     1.514    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y70          FDCE                                         r  blackjack_fsm/money_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  blackjack_fsm/money_out_reg[12]/Q
                         net (fo=8, routed)           0.448     2.103    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.356 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.356    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.397ns (75.722%)  route 0.448ns (24.278%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.598     1.517    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y67          FDCE                                         r  blackjack_fsm/money_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  blackjack_fsm/money_out_reg[7]/Q
                         net (fo=8, routed)           0.448     2.106    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.362 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.362    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.373ns (71.994%)  route 0.534ns (28.006%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.597     1.516    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X4Y67          FDCE                                         r  blackjack_fsm/money_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  blackjack_fsm/money_out_reg[11]/Q
                         net (fo=8, routed)           0.534     2.192    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.424 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.424    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/rgb_b_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.956ns  (logic 1.409ns (72.034%)  route 0.547ns (27.966%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.592     1.511    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  blackjack_fsm/rgb_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  blackjack_fsm/rgb_b_reg/Q
                         net (fo=1, routed)           0.547     2.199    rgb_b_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.268     3.467 r  rgb_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.467    rgb_b
    R12                                                               r  rgb_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.968ns  (logic 1.396ns (70.939%)  route 0.572ns (29.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.597     1.516    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X4Y67          FDCE                                         r  blackjack_fsm/money_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  blackjack_fsm/money_out_reg[9]/Q
                         net (fo=8, routed)           0.572     2.229    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.484 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.484    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.978ns  (logic 1.393ns (70.443%)  route 0.585ns (29.557%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.598     1.517    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y67          FDPE                                         r  blackjack_fsm/money_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDPE (Prop_fdpe_C_Q)         0.141     1.658 r  blackjack_fsm/money_out_reg[5]/Q
                         net (fo=8, routed)           0.585     2.243    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.496 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.496    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           283 Endpoints
Min Delay           283 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/deal_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.370ns  (logic 2.093ns (22.332%)  route 7.278ns (77.668%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           5.353     6.819    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X0Y70          LUT5 (Prop_lut5_I1_O)        0.124     6.943 r  blackjack_fsm/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.647     7.591    blackjack_fsm/FSM_sequential_state[2]_i_7_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I1_O)        0.150     7.741 r  blackjack_fsm/FSM_sequential_state[2]_i_4/O
                         net (fo=4, routed)           0.880     8.620    blackjack_fsm/FSM_sequential_state[2]_i_4_n_0
    SLICE_X3Y70          LUT4 (Prop_lut4_I0_O)        0.352     8.972 r  blackjack_fsm/deal_counter[3]_i_1/O
                         net (fo=4, routed)           0.398     9.370    blackjack_fsm/deal_counter[3]_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  blackjack_fsm/deal_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.594     5.017    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  blackjack_fsm/deal_counter_reg[0]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/deal_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.370ns  (logic 2.093ns (22.332%)  route 7.278ns (77.668%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           5.353     6.819    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X0Y70          LUT5 (Prop_lut5_I1_O)        0.124     6.943 r  blackjack_fsm/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.647     7.591    blackjack_fsm/FSM_sequential_state[2]_i_7_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I1_O)        0.150     7.741 r  blackjack_fsm/FSM_sequential_state[2]_i_4/O
                         net (fo=4, routed)           0.880     8.620    blackjack_fsm/FSM_sequential_state[2]_i_4_n_0
    SLICE_X3Y70          LUT4 (Prop_lut4_I0_O)        0.352     8.972 r  blackjack_fsm/deal_counter[3]_i_1/O
                         net (fo=4, routed)           0.398     9.370    blackjack_fsm/deal_counter[3]_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  blackjack_fsm/deal_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.594     5.017    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  blackjack_fsm/deal_counter_reg[1]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/deal_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.370ns  (logic 2.093ns (22.332%)  route 7.278ns (77.668%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           5.353     6.819    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X0Y70          LUT5 (Prop_lut5_I1_O)        0.124     6.943 r  blackjack_fsm/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.647     7.591    blackjack_fsm/FSM_sequential_state[2]_i_7_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I1_O)        0.150     7.741 r  blackjack_fsm/FSM_sequential_state[2]_i_4/O
                         net (fo=4, routed)           0.880     8.620    blackjack_fsm/FSM_sequential_state[2]_i_4_n_0
    SLICE_X3Y70          LUT4 (Prop_lut4_I0_O)        0.352     8.972 r  blackjack_fsm/deal_counter[3]_i_1/O
                         net (fo=4, routed)           0.398     9.370    blackjack_fsm/deal_counter[3]_i_1_n_0
    SLICE_X2Y70          FDRE                                         r  blackjack_fsm/deal_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.594     5.017    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  blackjack_fsm/deal_counter_reg[2]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/deal_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.321ns  (logic 2.093ns (22.451%)  route 7.228ns (77.549%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           5.353     6.819    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X0Y70          LUT5 (Prop_lut5_I1_O)        0.124     6.943 r  blackjack_fsm/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.647     7.591    blackjack_fsm/FSM_sequential_state[2]_i_7_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I1_O)        0.150     7.741 r  blackjack_fsm/FSM_sequential_state[2]_i_4/O
                         net (fo=4, routed)           0.880     8.620    blackjack_fsm/FSM_sequential_state[2]_i_4_n_0
    SLICE_X3Y70          LUT4 (Prop_lut4_I0_O)        0.352     8.972 r  blackjack_fsm/deal_counter[3]_i_1/O
                         net (fo=4, routed)           0.349     9.321    blackjack_fsm/deal_counter[3]_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  blackjack_fsm/deal_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.593     5.016    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  blackjack_fsm/deal_counter_reg[3]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.917ns  (logic 1.834ns (20.563%)  route 7.083ns (79.437%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           5.353     6.819    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X0Y70          LUT5 (Prop_lut5_I1_O)        0.124     6.943 r  blackjack_fsm/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.647     7.591    blackjack_fsm/FSM_sequential_state[2]_i_7_n_0
    SLICE_X0Y71          LUT4 (Prop_lut4_I3_O)        0.124     7.715 r  blackjack_fsm/current_bet[15]_i_2/O
                         net (fo=1, routed)           0.279     7.994    blackjack_fsm/current_bet[15]_i_2_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I4_O)        0.119     8.113 r  blackjack_fsm/current_bet[15]_i_1/O
                         net (fo=16, routed)          0.804     8.917    blackjack_fsm/current_bet[15]_i_1_n_0
    SLICE_X1Y66          FDRE                                         r  blackjack_fsm/current_bet_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.598     5.021    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  blackjack_fsm/current_bet_reg[0]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.917ns  (logic 1.834ns (20.563%)  route 7.083ns (79.437%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           5.353     6.819    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X0Y70          LUT5 (Prop_lut5_I1_O)        0.124     6.943 r  blackjack_fsm/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.647     7.591    blackjack_fsm/FSM_sequential_state[2]_i_7_n_0
    SLICE_X0Y71          LUT4 (Prop_lut4_I3_O)        0.124     7.715 r  blackjack_fsm/current_bet[15]_i_2/O
                         net (fo=1, routed)           0.279     7.994    blackjack_fsm/current_bet[15]_i_2_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I4_O)        0.119     8.113 r  blackjack_fsm/current_bet[15]_i_1/O
                         net (fo=16, routed)          0.804     8.917    blackjack_fsm/current_bet[15]_i_1_n_0
    SLICE_X1Y66          FDRE                                         r  blackjack_fsm/current_bet_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.598     5.021    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  blackjack_fsm/current_bet_reg[1]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.917ns  (logic 1.834ns (20.563%)  route 7.083ns (79.437%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           5.353     6.819    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X0Y70          LUT5 (Prop_lut5_I1_O)        0.124     6.943 r  blackjack_fsm/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.647     7.591    blackjack_fsm/FSM_sequential_state[2]_i_7_n_0
    SLICE_X0Y71          LUT4 (Prop_lut4_I3_O)        0.124     7.715 r  blackjack_fsm/current_bet[15]_i_2/O
                         net (fo=1, routed)           0.279     7.994    blackjack_fsm/current_bet[15]_i_2_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I4_O)        0.119     8.113 r  blackjack_fsm/current_bet[15]_i_1/O
                         net (fo=16, routed)          0.804     8.917    blackjack_fsm/current_bet[15]_i_1_n_0
    SLICE_X1Y66          FDRE                                         r  blackjack_fsm/current_bet_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.598     5.021    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  blackjack_fsm/current_bet_reg[2]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.914ns  (logic 1.834ns (20.571%)  route 7.080ns (79.429%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           5.353     6.819    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X0Y70          LUT5 (Prop_lut5_I1_O)        0.124     6.943 r  blackjack_fsm/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.647     7.591    blackjack_fsm/FSM_sequential_state[2]_i_7_n_0
    SLICE_X0Y71          LUT4 (Prop_lut4_I3_O)        0.124     7.715 r  blackjack_fsm/current_bet[15]_i_2/O
                         net (fo=1, routed)           0.279     7.994    blackjack_fsm/current_bet[15]_i_2_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I4_O)        0.119     8.113 r  blackjack_fsm/current_bet[15]_i_1/O
                         net (fo=16, routed)          0.801     8.914    blackjack_fsm/current_bet[15]_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  blackjack_fsm/current_bet_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.597     5.020    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  blackjack_fsm/current_bet_reg[3]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.914ns  (logic 1.834ns (20.571%)  route 7.080ns (79.429%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           5.353     6.819    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X0Y70          LUT5 (Prop_lut5_I1_O)        0.124     6.943 r  blackjack_fsm/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.647     7.591    blackjack_fsm/FSM_sequential_state[2]_i_7_n_0
    SLICE_X0Y71          LUT4 (Prop_lut4_I3_O)        0.124     7.715 r  blackjack_fsm/current_bet[15]_i_2/O
                         net (fo=1, routed)           0.279     7.994    blackjack_fsm/current_bet[15]_i_2_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I4_O)        0.119     8.113 r  blackjack_fsm/current_bet[15]_i_1/O
                         net (fo=16, routed)          0.801     8.914    blackjack_fsm/current_bet[15]_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  blackjack_fsm/current_bet_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.597     5.020    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  blackjack_fsm/current_bet_reg[4]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.914ns  (logic 1.834ns (20.571%)  route 7.080ns (79.429%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           5.353     6.819    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X0Y70          LUT5 (Prop_lut5_I1_O)        0.124     6.943 r  blackjack_fsm/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.647     7.591    blackjack_fsm/FSM_sequential_state[2]_i_7_n_0
    SLICE_X0Y71          LUT4 (Prop_lut4_I3_O)        0.124     7.715 r  blackjack_fsm/current_bet[15]_i_2/O
                         net (fo=1, routed)           0.279     7.994    blackjack_fsm/current_bet[15]_i_2_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I4_O)        0.119     8.113 r  blackjack_fsm/current_bet[15]_i_1/O
                         net (fo=16, routed)          0.801     8.914    blackjack_fsm/current_bet[15]_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  blackjack_fsm/current_bet_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.597     5.020    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  blackjack_fsm/current_bet_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_bet[10]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.250ns (36.397%)  route 0.437ns (63.603%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw_bet[10] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sw_bet_IBUF[10]_inst/O
                         net (fo=4, routed)           0.437     0.687    blackjack_fsm/sw_bet_IBUF[10]
    SLICE_X1Y69          FDRE                                         r  blackjack_fsm/current_bet_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.867     2.032    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  blackjack_fsm/current_bet_reg[10]/C

Slack:                    inf
  Source:                 sw_bet[13]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.291ns (36.679%)  route 0.502ns (63.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  sw_bet[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[13]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  sw_bet_IBUF[13]_inst/O
                         net (fo=4, routed)           0.502     0.793    blackjack_fsm/sw_bet_IBUF[13]
    SLICE_X1Y69          FDRE                                         r  blackjack_fsm/current_bet_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.867     2.032    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  blackjack_fsm/current_bet_reg[13]/C

Slack:                    inf
  Source:                 sw_bet[6]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.262ns (32.899%)  route 0.534ns (67.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw_bet[6] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_bet_IBUF[6]_inst/O
                         net (fo=4, routed)           0.534     0.796    blackjack_fsm/sw_bet_IBUF[6]
    SLICE_X1Y67          FDRE                                         r  blackjack_fsm/current_bet_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.869     2.034    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  blackjack_fsm/current_bet_reg[6]/C

Slack:                    inf
  Source:                 sw_bet[15]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.873ns  (logic 0.292ns (33.410%)  route 0.581ns (66.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  sw_bet[15] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  sw_bet_IBUF[15]_inst/O
                         net (fo=4, routed)           0.581     0.873    blackjack_fsm/sw_bet_IBUF[15]
    SLICE_X0Y69          FDRE                                         r  blackjack_fsm/current_bet_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.867     2.032    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  blackjack_fsm/current_bet_reg[15]/C

Slack:                    inf
  Source:                 sw_bet[14]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.277ns (31.010%)  route 0.617ns (68.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  sw_bet[14] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sw_bet_IBUF[14]_inst/O
                         net (fo=4, routed)           0.617     0.895    blackjack_fsm/sw_bet_IBUF[14]
    SLICE_X1Y69          FDRE                                         r  blackjack_fsm/current_bet_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.867     2.032    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  blackjack_fsm/current_bet_reg[14]/C

Slack:                    inf
  Source:                 button_start_unbounced
                            (input port)
  Destination:            db1/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.289ns (32.346%)  route 0.605ns (67.654%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  button_start_unbounced (IN)
                         net (fo=0)                   0.000     0.000    button_start_unbounced
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  button_start_unbounced_IBUF_inst/O
                         net (fo=11, routed)          0.605     0.850    db1/button_start_unbounced_IBUF
    SLICE_X4Y71          LUT3 (Prop_lut3_I0_O)        0.045     0.895 r  db1/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     0.895    db1/counter[18]_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  db1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.862     2.027    db1/sys_clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  db1/counter_reg[18]/C

Slack:                    inf
  Source:                 button_start_unbounced
                            (input port)
  Destination:            db1/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.292ns (32.572%)  route 0.605ns (67.428%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  button_start_unbounced (IN)
                         net (fo=0)                   0.000     0.000    button_start_unbounced
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  button_start_unbounced_IBUF_inst/O
                         net (fo=11, routed)          0.605     0.850    db1/button_start_unbounced_IBUF
    SLICE_X4Y71          LUT3 (Prop_lut3_I0_O)        0.048     0.898 r  db1/counter[21]_i_2/O
                         net (fo=1, routed)           0.000     0.898    db1/counter[21]_i_2_n_0
    SLICE_X4Y71          FDRE                                         r  db1/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.862     2.027    db1/sys_clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  db1/counter_reg[21]/C

Slack:                    inf
  Source:                 sw_bet[11]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.900ns  (logic 0.270ns (29.959%)  route 0.630ns (70.041%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  sw_bet[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[11]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sw_bet_IBUF[11]_inst/O
                         net (fo=4, routed)           0.630     0.900    blackjack_fsm/sw_bet_IBUF[11]
    SLICE_X1Y68          FDRE                                         r  blackjack_fsm/current_bet_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.868     2.033    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  blackjack_fsm/current_bet_reg[11]/C

Slack:                    inf
  Source:                 button_start_unbounced
                            (input port)
  Destination:            db1/button_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.289ns (31.669%)  route 0.625ns (68.331%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  button_start_unbounced (IN)
                         net (fo=0)                   0.000     0.000    button_start_unbounced
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  button_start_unbounced_IBUF_inst/O
                         net (fo=11, routed)          0.625     0.869    db1/button_start_unbounced_IBUF
    SLICE_X4Y72          LUT2 (Prop_lut2_I0_O)        0.045     0.914 r  db1/button_out_i_1/O
                         net (fo=1, routed)           0.000     0.914    db1/button_out_i_1_n_0
    SLICE_X4Y72          FDRE                                         r  db1/button_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.861     2.026    db1/sys_clk_IBUF_BUFG
    SLICE_X4Y72          FDRE                                         r  db1/button_out_reg/C

Slack:                    inf
  Source:                 sw_bet[2]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.253ns (24.425%)  route 0.783ns (75.575%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  sw_bet[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sw_bet_IBUF[2]_inst/O
                         net (fo=4, routed)           0.783     1.036    blackjack_fsm/sw_bet_IBUF[2]
    SLICE_X1Y66          FDRE                                         r  blackjack_fsm/current_bet_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.870     2.035    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  blackjack_fsm/current_bet_reg[2]/C





