/*
 * hi6401.h -- HI6401 ALSA SoC HI6401 codec driver
 *
 * Copyright (c) 2013 Hisilicon Technologies CO., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef __HI6401_H__
#define __HI6401_H__

#define BASE_ADDR_PAGE_0	0x0000
#define BASE_ADDR_PAGE_1	0x1000

/* hi6401 audio codec register definitions */
/* page 0 */
#define HI6401_VERSION			(BASE_ADDR_PAGE_0 + 0x1B0)

#define HI6401_SW_RST			(BASE_ADDR_PAGE_0 + 0x1B1)

/* interface config 1 & 2 reg */
#define HI6401_S1_CONFIG_1		(BASE_ADDR_PAGE_0 + 0x1B2)
#define HI6401_S1_CONFIG_2		(BASE_ADDR_PAGE_0 + 0x1B3)
#define HI6401_S2_CONFIG_1		(BASE_ADDR_PAGE_0 + 0x1B4)
#define HI6401_S2_CONFIG_2		(BASE_ADDR_PAGE_0 + 0x1B5)
#define HI6401_S3_CONFIG_1		(BASE_ADDR_PAGE_0 + 0x1B6)
#define HI6401_S3_CONFIG_2		(BASE_ADDR_PAGE_0 + 0x1B7)
#define HI6401_S4_CONFIG_1		(BASE_ADDR_PAGE_0 + 0x1B8)
#define HI6401_S4_CONFIG_2		(BASE_ADDR_PAGE_0 + 0x1B9)

#define HI6401_IF_TX_EN_BIT			7
#define HI6401_IF_RX_EN_BIT			6
#define HI6401_FRAME_MODE_BIT			5
#define HI6401_MST_SLV_BIT			4
#define HI6401_LRCLK_MODE_BIT			3
#define HI6401_CHNNL_MODE_BIT			2
#define HI6401_WORD_LENGTH_BIT			0

#define HI6401_DIRECT_LOOP_BIT			6
#define HI6401_TX_CLK_SEL_BIT			5
#define HI6401_RX_CLK_SEL_BIT			4
#define HI6401_DATA_FORMAT_BIT			3
#define HI6401_FUNC_MODE_BIT			0

/* framesync rate reg */
#define HI6401_FS_S1_S2_REG		(BASE_ADDR_PAGE_0 + 0x1BA)
#define HI6401_FS_S3_S4_REG		(BASE_ADDR_PAGE_0 + 0x1BB)
#define HI6401_FS_ADCLR_REG		(BASE_ADDR_PAGE_0 + 0x1BC)
#define HI6401_FS_DAC_REG		(BASE_ADDR_PAGE_0 + 0x1BD)

#define HI6401_FS_S2_BIT			4
#define HI6401_FS_S1_BIT			0
#define HI6401_FS_S4_BIT			4
#define HI6401_FS_S3_BIT			0
#define HI6401_FS_ADCLR_BIT			0
#define HI6401_FS_DACLR_BIT			3
#define HI6401_FS_DACV_BIT			0

/* digital interface clk enable reg */
#define HI6401_IF_CLK_REG		(BASE_ADDR_PAGE_0 + 0x1BE)

#define HI6401_DMIC_IF_CLK_EN_BIT		4
#define HI6401_S4_IF_CLK_EN_BIT			3
#define HI6401_S3_IF_CLK_EN_BIT			2
#define HI6401_S2_IF_CLK_EN_BIT			1
#define HI6401_S1_IF_CLK_EN_BIT			0

/* s1 audio clk enable reg */
#define HI6401_S1_MODULE_CLK_REG	(BASE_ADDR_PAGE_0 + 0x1BF)

#define HI6401_S1_AGC_OR_EN_BIT			7
#define HI6401_S1_AGC_OL_EN_BIT			6
#define HI6401_S1_PGA_IR_EN_BIT			5
#define HI6401_S1_PGA_IL_EN_BIT			4
#define HI6401_S1_SRC_OR_EN_BIT			3
#define HI6401_S1_SRC_OL_EN_BIT			2
#define HI6401_S1_SRC_IR_EN_BIT			1
#define HI6401_S1_SRC_IL_EN_BIT			0

/* s2 bt clk enable reg */
#define HI6401_S2_MODULE_CLK_REG	(BASE_ADDR_PAGE_0 + 0x1C0)

#define HI6401_S2_PGA_OR_EN_BIT			7
#define HI6401_S2_PGA_OL_EN_BIT			6
#define HI6401_S2_PGA_IR_EN_BIT			5
#define HI6401_S2_PGA_IL_EN_BIT			4
#define HI6401_S2_SRC_OR_EN_BIT			3
#define HI6401_S2_SRC_OL_EN_BIT			2
#define HI6401_S2_SRC_IR_EN_BIT			1
#define HI6401_S2_SRC_IL_EN_BIT			0

/* s3 voice clk enable reg */
#define HI6401_S3_MODULE_CLK_REG	(BASE_ADDR_PAGE_0 + 0x1C1)

#define HI6401_S3_PGA_OR_EN_BIT			5
#define HI6401_S3_PGA_OL_EN_BIT			4
#define HI6401_S3_PGA_I_EN_BIT			3
#define HI6401_S3_SRC_OR_EN_BIT			2
#define HI6401_S3_SRC_OL_EN_BIT			1
#define HI6401_S3_SRC_I_EN_BIT			0

/* s4 modem/digital pa clk enable reg */
#define HI6401_S4_MODULE_CLK_REG	(BASE_ADDR_PAGE_0 + 0x1C2)

#define HI6401_S4_PGA_OR_EN_BIT			5
#define HI6401_S4_PGA_OL_EN_BIT			4
#define HI6401_S4_PGA_I_EN_BIT			3
#define HI6401_S4_SRC_OR_EN_BIT			2
#define HI6401_S4_SRC_OL_EN_BIT			1
#define HI6401_S4_SRC_I_EN_BIT			0

/* digital mixer clk enable reg */
#define HI6401_MIXER_CLK_REG		(BASE_ADDR_PAGE_0 + 0x1C3)

#define HI6401_DACR_MIXER_EN_BIT		5
#define HI6401_DACL_MIXER_EN_BIT		4
#define HI6401_S4_R_MIXER_EN_BIT		3
#define HI6401_S4_L_MIXER_EN_BIT		2
#define HI6401_S2_R_MIXER_EN_BIT		1
#define HI6401_S2_L_MIXER_EN_BIT		0

/* channel clk enable reg */
#define HI6401_CHANNEL_CLK_REG		(BASE_ADDR_PAGE_0 + 0x1C4)

#define HI6401_DACR_CLK_EN_BIT			6
#define HI6401_DACL_CLK_EN_BIT			5
#define HI6401_DACV_CLK_EN_BIT			4
#define HI6401_ADCR_CLK_EN_BIT			1
#define HI6401_ADCL_CLK_EN_BIT			0

/* dac agc clk enable reg */
#define HI6401_DAC_AGC_CLK_REG		(BASE_ADDR_PAGE_0 + 0x1C5)

#define HI6401_DACR_AGC_CLK_EN_BIT		1
#define HI6401_DACL_AGC_CLK_EN_BIT		0

/* dac sdm dither config reg */
#define HI6401_DAC_DITHER_CFG		(BASE_ADDR_PAGE_0 + 0x1C6)

#define HI6401_DACV_SDM_DITHER_BIT		2
#define HI6401_DACR_SDM_DITHER_BIT		1
#define HI6401_DACL_SDM_DITHER_BIT		0

/* dac bypass config reg */
#define HI6401_DAC_BYPASS_CFG		(BASE_ADDR_PAGE_0 + 0x1C7)

#define HI6401_BYPASS_DACR_HBF2I_BIT		7
#define HI6401_BYPASS_DACR_HBF1I_BIT		6
#define HI6401_BYPASS_DACL_HBF2I_BIT		5
#define HI6401_BYPASS_DACL_HBF1I_BIT		4
#define HI6401_BYPASS_DACV_HBF2I_BIT		3
#define HI6401_BYPASS_DACV_HBFVI_BIT		2
#define HI6401_BYPASS_DACR_DEEMP_BIT		1
#define HI6401_BYPASS_DACL_DEEMP_BIT		0

/* s1 mux select reg */
#define HI6401_S1_MUX_SEL		(BASE_ADDR_PAGE_0 + 0x1C8)

#define HI6401_S1_OR_BIT			4
#define HI6401_S1_OL_BIT			0

/* s3 mux select reg */
#define HI6403_S3_MUX_SEL		(BASE_ADDR_PAGE_0 + 0x1C9)

#define HI6401_S3_OR_BIT			4
#define HI6401_S3_OL_BIT			0

/* s4 mux select reg */
#define HI6404_S4_MUX_SEL		(BASE_ADDR_PAGE_0 + 0x1CA)

#define HI6401_S4_OR_BIT			2
#define HI6401_S4_OL_BIT			0

/* s2 mixer select reg */
#define HI6401_S2_MIXER			(BASE_ADDR_PAGE_0 + 0x1CB)

#define HI6401_S2_MIXER_OR_S1LR_BIT		7
#define HI6401_S2_MIXER_OR_DACV_BIT		6
#define HI6401_S2_MIXER_OR_ADCR_BIT		5
#define HI6401_S2_MIXER_OR_DACR_BIT		4
#define HI6401_S2_MIXER_OL_S1LR_BIT		3
#define HI6401_S2_MIXER_OL_DACV_BIT		2
#define HI6401_S2_MIXER_OL_ADCL_BIT		1
#define HI6401_S2_MIXER_OL_DACL_BIT		0

/* s4 mixer select reg */
#define HI6401_S4_MIXER			(BASE_ADDR_PAGE_0 + 0x1CC)

#define HI6401_S4_MIXER_OR_S1LR_BIT		7
#define HI6401_S4_MIXER_OR_DACV_BIT		6
#define HI6401_S4_MIXER_OR_ADCR_BIT		5
#define HI6401_S4_MIXER_OR_DACR_BIT		4
#define HI6401_S4_MIXER_OL_S1LR_BIT		3
#define HI6401_S4_MIXER_OL_DACV_BIT		2
#define HI6401_S4_MIXER_OL_ADCL_BIT		1
#define HI6401_S4_MIXER_OL_DACL_BIT		0

/* s2 & s4 mixer gain config reg */
#define HI6401_S2_S4_MIXER_GAIN_REG	(BASE_ADDR_PAGE_0 + 0x1CD)

#define HI6401_S4_OR_MIXER_GAIN_BIT		6
#define HI6401_S4_OL_MIXER_GAIN_BIT		4
#define HI6401_S2_OR_MIXER_GAIN_BIT		2
#define HI6401_S2_OL_MIXER_GAIN_BIT		0

/* dac mixer select reg */
#define HI6401_DAC_MIXER		(BASE_ADDR_PAGE_0 + 0x1CE)
#define HI6401_DAC_MIXER_GAIN_REG	(HI6401_DAC_MIXER)

#define HI6401_DACR_MIXER_GAIN_BIT		6
#define HI6401_DACL_MIXER_GAIN_BIT		4
#define HI6401_MIXER_DACR_S2_BIT		3
#define HI6401_MIXER_DACR_S1_BIT		2
#define HI6401_MIXER_DACL_S2_BIT		1
#define HI6401_MIXER_DACL_S1_BIT		0

#define HI6401_SRC_MODE			(BASE_ADDR_PAGE_0 + 0x1CF)

#define HI6401_S4_SRC_MODE_BIT			4
#define HI6401_S3_SRC_MODE_BIT			2
#define HI6401_S2_SRC_MODE_BIT			0

/* interface gain reg */
#define HI6401_S1_IL_GAIN_INT_REG	(BASE_ADDR_PAGE_0 + 0x1D0)
#define HI6401_S1_IR_GAIN_INT_REG	(BASE_ADDR_PAGE_0 + 0x1D1)
#define HI6401_S2_IL_GAIN_INT_REG	(BASE_ADDR_PAGE_0 + 0x1D2)
#define HI6401_S2_IR_GAIN_INT_REG	(BASE_ADDR_PAGE_0 + 0x1D3)
#define HI6401_S2_OL_GAIN_INT_REG	(BASE_ADDR_PAGE_0 + 0x1D4)
#define HI6401_S2_OR_GAIN_INT_REG	(BASE_ADDR_PAGE_0 + 0x1D5)
#define HI6401_S3_I_GAIN_INT_REG	(BASE_ADDR_PAGE_0 + 0x1D6)
#define HI6401_S3_OL_GAIN_INT_REG	(BASE_ADDR_PAGE_0 + 0x1D7)
#define HI6401_S3_OR_GAIN_INT_REG	(BASE_ADDR_PAGE_0 + 0x1D8)
#define HI6401_S4_I_GAIN_INT_REG	(BASE_ADDR_PAGE_0 + 0x1D9)
#define HI6401_S4_OL_GAIN_INT_REG	(BASE_ADDR_PAGE_0 + 0x1DA)
#define HI6401_S4_OR_GAIN_INT_REG	(BASE_ADDR_PAGE_0 + 0x1DB)

#define HI6401_DBGAIN_INT_BIT			0

/* 1DC : s1 & s2 src ready (read only, not use) */
/* 1DD : s3 & s4 src ready (read only, not use) */

/* interface hz config reg */
#define HI6401_INTERFACE_HZ_CONFIG	(BASE_ADDR_PAGE_0 + 0x1DE)

#define HI6401_S4_HZ_BIT			3
#define HI6401_S3_HZ_BIT			2
#define HI6401_S2_HZ_BIT			1
#define HI6401_S1_HZ_BIT			0

/* digital mux select reg */
#define HI6401_MONO_MUX_SEL		(BASE_ADDR_PAGE_0 + 0x1DF)

#define HI6401_DACV_CHN_SEL			2
#define HI6401_S4_CHN_SEL			1
#define HI6401_S3_CHN_SEL			0

/* digital mic config reg */
#define HI6401_DMIC_CFG			(BASE_ADDR_PAGE_0 + 0x1E0)

#define HI6401_DMIC_CLK_BIT			2
#define HI6401_DMIC_REVERSE_BIT			1
#define HI6401_DMIC_MODE_BIT			0

/*  */
#define HI6401_ADC_MUX_CFG		(BASE_ADDR_PAGE_0 + 0x1E1)

#define HI6401_ADCL_MUX_BIT			3
#define HI6401_ADCR_MUX_BIT			0

/* agc configs */
#define HI6401_DACL_AGC_CFG_1		(BASE_ADDR_PAGE_0 + 0x1E2)
#define HI6401_DACL_AGC_CFG_2		(BASE_ADDR_PAGE_0 + 0x1E3)
#define HI6401_DACL_AGC_CFG_3		(BASE_ADDR_PAGE_0 + 0x1E4)
#define HI6401_DACL_AGC_CFG_4		(BASE_ADDR_PAGE_0 + 0x1E5)
#define HI6401_DACL_AGC_CFG_5		(BASE_ADDR_PAGE_0 + 0x1E6)
#define HI6401_DACL_AGC_CFG_USER	(BASE_ADDR_PAGE_0 + 0x1E7)

#define HI6401_DACR_AGC_CFG_1		(BASE_ADDR_PAGE_0 + 0x1E8)
#define HI6401_DACR_AGC_CFG_2		(BASE_ADDR_PAGE_0 + 0x1E9)
#define HI6401_DACR_AGC_CFG_3		(BASE_ADDR_PAGE_0 + 0x1EA)
#define HI6401_DACR_AGC_CFG_4		(BASE_ADDR_PAGE_0 + 0x1EB)
#define HI6401_DACR_AGC_CFG_5		(BASE_ADDR_PAGE_0 + 0x1EC)
#define HI6401_DACR_AGC_CFG_USER	(BASE_ADDR_PAGE_0 + 0x1ED)

#define HI6401_ADCL_AGC_CFG_1		(BASE_ADDR_PAGE_0 + 0x1EE)
#define HI6401_ADCL_AGC_CFG_2		(BASE_ADDR_PAGE_0 + 0x1EF)
#define HI6401_ADCL_AGC_CFG_3		(BASE_ADDR_PAGE_0 + 0x1F0)
#define HI6401_ADCL_AGC_CFG_4		(BASE_ADDR_PAGE_0 + 0x1F1)
#define HI6401_ADCL_AGC_CFG_5		(BASE_ADDR_PAGE_0 + 0x1F2)
#define HI6401_ADCL_AGC_CFG_USER	(BASE_ADDR_PAGE_0 + 0x1F3)

#define HI6401_ADCR_AGC_CFG_1		(BASE_ADDR_PAGE_0 + 0x1F4)
#define HI6401_ADCR_AGC_CFG_2		(BASE_ADDR_PAGE_0 + 0x1F5)
#define HI6401_ADCR_AGC_CFG_3		(BASE_ADDR_PAGE_0 + 0x1F6)
#define HI6401_ADCR_AGC_CFG_4		(BASE_ADDR_PAGE_0 + 0x1F7)
#define HI6401_ADCR_AGC_CFG_5		(BASE_ADDR_PAGE_0 + 0x1F8)
#define HI6401_ADCR_AGC_CFG_USER	(BASE_ADDR_PAGE_0 + 0x1F9)

/* CFG_1 */
#define HI6401_AGC_TIMENNG_CONFIG_BIT		6
#define HI6401_AGC_NGI_CONFIG_BIT		3
#define HI6401_AGC_TIMER_BIT			0

/* CFG_2 */
#define HI6401_AGC_NGH_CONFIG_BIT		6
#define HI6401_AGC_NGL_CONFIG_BIT		4
#define HI6401_AGC_KFRAPID_BIT			2
#define HI6401_AGC_KFSLOW_BIT			0

/* CFG_3 */
#define HI6401_AGC_GSUPPRESS_BIT		7
#define HI6401_AGC_T_AMIN_CONFIG_BIT		5
#define HI6401_AGC_YTARGET_CONFIG_BIT		2
#define HI6401_AGC_NGW_CONFIG_BIT		0

/* CFG_4 */
#define HI6401_AGC_TIMEMUTE_CONFIG_BIT		6
#define HI6401_AGC_GSTEPD_CONFIG_BIT		4
#define HI6401_AGC_LEVELLOW_CONFIG_BIT		2
#define HI6401_AGC_GWIN_CONFIG			0

/* CFG_5 */
#define HI6401_AGC_BYPASS_BIT			7
#define HI6401_AGC_MUTE_BYPASS_BIT		6
#define HI6401_AGC_GMUTE_CONFIG_BIT		4
#define HI6401_AGC_TIMEHOLD_CONFIG_BIT		2
#define HI6401_AGC_TIMEDECAY_CONFIG_BIT		0

/* CFG_USR */
#define HI6401_AGC_USR_GDB_BIT			0

/* digital gain fraction */
#define HI6401_DB_GAIN_FACT		(BASE_ADDR_PAGE_0 + 0x1FA)

/* agc software reset reg */
#define HI6401_AGC_SW_RST		(BASE_ADDR_PAGE_0 + 0x1FB)

/* adc bypass config reg */
#define HI6401_ADC_BYPASS_CFG		(BASE_ADDR_PAGE_0 + 0x1FC)

#define HI6401_BYPAS_ADCR_HBF2D_BIT		6
#define HI6401_BYPAS_ADCR_HBFVD_BIT		5
#define HI6401_BYPAS_ADCR_HPF_BIT		4
#define HI6401_BYPAS_ADCL_HBF2D_BIT		2
#define HI6401_BYPAS_ADCL_HBFVD_BIT		1
#define HI6401_BYPAS_ADCL_HPF_BIT		0

/* page 1 */
/* */
#define HI6401_ANA_IRQ_0		(BASE_ADDR_PAGE_1 + 0x1B0)
#define HI6401_ANA_IRQ_1		(BASE_ADDR_PAGE_1 + 0x1B1)
#define HI6401_ANA_IRQM_0		(BASE_ADDR_PAGE_1 + 0x1B2)
#define HI6401_ANA_IRQM_1		(BASE_ADDR_PAGE_1 + 0x1B3)
#define HI6401_DEB_HS_DET		(BASE_ADDR_PAGE_1 + 0x1B4)
#define HI6401_DEB_HS_BTN_DET		(BASE_ADDR_PAGE_1 + 0x1B5)
#define HI6401_IO_REN			(BASE_ADDR_PAGE_1 + 0x1B6)

/* adc channel power down reg */
#define HI6401_ADC_PD			(BASE_ADDR_PAGE_1 + 0x1B7)

#define HI6401_ADCL_PD_REG		HI6401_ADC_PD
#define HI6401_ADCL_PD_BIT			6
#define HI6401_ADCR_PD_REG		HI6401_ADC_PD
#define HI6401_ADCR_PD_BIT			5
#define HI6401_MAINPGA_PD_REG		HI6401_ADC_PD
#define HI6401_MAINPGA_PD_BIT			4
#define HI6401_AUXPGA_PD_REG		HI6401_ADC_PD
#define HI6401_AUXPGA_PD_BIT			3
#define HI6401_SIDEPGA_PD_REG		HI6401_ADC_PD
#define HI6401_SIDEPGA_PD_BIT			2
#define HI6401_LINEINLPGA_PD_REG	HI6401_ADC_PD
#define HI6401_LINEINLPGA_PD_BIT		1
#define HI6401_LINEINRPGA_PD_REG	HI6401_ADC_PD
#define HI6401_LINEINRPGA_PD_BIT		0

/* mixer in & micbias power down reg */
#define HI6401_MIXIN_MICBIAS_PD		(BASE_ADDR_PAGE_1 + 0x1B8)

#define HI6401_MIXINL_PD_REG		HI6401_MIXIN_MICBIAS_PD
#define HI6401_MIXINL_PD_BIT			4
#define HI6401_MIXINR_PD_REG		HI6401_MIXIN_MICBIAS_PD
#define HI6401_MIXINR_PD_BIT			3
#define HI6401_MAINMICBIAS_PD_REG	HI6401_MIXIN_MICBIAS_PD
#define HI6401_MAINMICBIAS_PD_BIT		2
#define HI6401_SUBMICBIAS_PD_REG	HI6401_MIXIN_MICBIAS_PD
#define HI6401_SUBMICBIAS_PD_BIT		1
#define HI6401_HSMICBIAS_PD_REG		HI6401_MIXIN_MICBIAS_PD
#define HI6401_HSMICBIAS_PD_BIT			0

/* dac & mixer out power down reg */
#define HI6401_DAC_MIXOUT_PD		(BASE_ADDR_PAGE_1 + 0x1B9)

#define HI6401_DACL_PD_REG		HI6401_DAC_MIXOUT_PD
#define HI6401_DACL_PD_BIT			7
#define HI6401_DACR_PD_REG		HI6401_DAC_MIXOUT_PD
#define HI6401_DACR_PD_BIT			6
#define HI6401_DACV_PD_REG		HI6401_DAC_MIXOUT_PD
#define HI6401_DACV_PD_BIT			5
#define HI6401_MIXOUT_LINEOUTL_PD_REG	HI6401_DAC_MIXOUT_PD
#define HI6401_MIXOUT_LINEOUTL_PD_BIT		4
#define HI6401_MIXOUT_LINEOUTR_PD_REG	HI6401_DAC_MIXOUT_PD
#define HI6401_MIXOUT_LINEOUTR_PD_BIT		3
#define HI6401_MIXOUT_HSL_PD_REG	HI6401_DAC_MIXOUT_PD
#define HI6401_MIXOUT_HSL_PD_BIT		2
#define HI6401_MIXOUT_HSR_PD_REG	HI6401_DAC_MIXOUT_PD
#define HI6401_MIXOUT_HSR_PD_BIT		1
#define HI6401_MIXOUT_EAR_PD_REG	HI6401_DAC_MIXOUT_PD
#define HI6401_MIXOUT_EAR_PD_BIT		0

/* pll & output driver power down reg */
#define HI6401_OUTPUT_PLL_PD		(BASE_ADDR_PAGE_1 + 0x1BA)

#define HI6401_LOL_PD_REG		HI6401_OUTPUT_PLL_PD
#define HI6401_LOL_PD_BIT			7
#define HI6401_LOR_PD_REG		HI6401_OUTPUT_PLL_PD
#define HI6401_LOR_PD_BIT			6
#define HI6401_HSL_PD_REG		HI6401_OUTPUT_PLL_PD
#define HI6401_HSL_PD_BIT			5
#define HI6401_HSR_PD_REG		HI6401_OUTPUT_PLL_PD
#define HI6401_HSR_PD_BIT			4
#define HI6401_EAR_PD_REG		HI6401_OUTPUT_PLL_PD
#define HI6401_EAR_PD_BIT			3
#define HI6401_CP_PD_REG		HI6401_OUTPUT_PLL_PD
#define HI6401_CP_PD_BIT			2
#define HI6401_CP_DET_PD_REG		HI6401_OUTPUT_PLL_PD
#define HI6401_CP_DET_PD_BIT			1
#define HI6401_PLL_PD_REG		HI6401_OUTPUT_PLL_PD
#define HI6401_PLL_PD_BIT			0

/* vref & ibias power down reg */
#define HI6401_VREF_IBIAS_PD		(BASE_ADDR_PAGE_1 + 0x1BB)

#define HI6401_VREF_SEL_BIT			4
#define HI6401_BG_PD_BIT			3
#define HI6401_VREF_MUX_BIT			2
#define HI6401_IBIAS_PD_BIT			1
#define HI6401_PD_OTP_BIT			0

/* linein pga gain reg */
#define HI6401_LINEINLPGA_REG		(BASE_ADDR_PAGE_1 + 0x1BC)
#define HI6401_LINEINRPGA_REG		(BASE_ADDR_PAGE_1 + 0x1BD)

#define HI6401_LINEINPGA_SEL_BIT		6
#define HI6401_LINEINPGA_GAIN_BIT		1
#define HI6401_LINEINPGA_MUTE_BIT		0

/* aux pga gain reg */
#define HI6401_AUXPGA_REG		(BASE_ADDR_PAGE_1 + 0x1BE)

#define HI6401_AUXPGA_BOOST_BIT			5
#define HI6401_AUXPGA_GAIN_BIT			1
#define HI6401_AUXPGA_MUTE_BIT			0

/* main pga gain reg */
#define HI6401_MAINPGA_REG		(BASE_ADDR_PAGE_1 + 0x1BF)

#define HI6401_MAINPGA_SEL_BIT			6
#define HI6401_MAINPGA_BOOST_BIT		5
#define HI6401_MAINPGA_GAIN_BIT			1
#define HI6401_MAINPGA_MUTE_BIT			0

/* side pga gain reg */
#define HI6401_SIDEPGA_REG		(BASE_ADDR_PAGE_1 + 0x1C0)

#define HI6401_SIDEPGA_GAIN_BIT			1
#define HI6401_SIDEPGA_MUTE_BIT			0

/* mixer in select reg */
#define HI6401_MIXINL			(BASE_ADDR_PAGE_1 + 0x1C1)
#define HI6401_MIXINR			(BASE_ADDR_PAGE_1 + 0x1C2)

#define HI6401_MIXIN_DACL_BIT			6
#define HI6401_MIXIN_DACV_BIT			5
#define HI6401_MIXIN_DACR_BIT			4
#define HI6401_MIXIN_LINEINL_BIT		3
#define HI6401_MIXIN_LINEINR_BIT		2
#define HI6401_MIXIN_MAINPGA_BIT		1
#define HI6401_MIXIN_AUXPGA_BIT			0

#define HI6401_ADC_CHOP_BPS_REG		(BASE_ADDR_PAGE_1 + 0x1C2)
#define HI6401_ADC_CHOP_BPS_BIT			7

/* adc & dac bias & clk reg */
#define HI6401_ADC_BIAS_CTRL		(BASE_ADDR_PAGE_1 + 0x1C3)
#define HI6401_ADC_CLK_CTRL		(BASE_ADDR_PAGE_1 + 0x1C4)
#define HI6401_DAC_BIAS_CTRL		(BASE_ADDR_PAGE_1 + 0x1C5)

/* mixer out select reg */
#define HI6401_MIXOUT_LINEOUTL		(BASE_ADDR_PAGE_1 + 0x1C6)
#define HI6401_MIXOUT_LINEOUTR		(BASE_ADDR_PAGE_1 + 0x1C7)
#define HI6401_MIXOUT_HSL		(BASE_ADDR_PAGE_1 + 0x1C8)
#define HI6401_MIXOUT_HSR		(BASE_ADDR_PAGE_1 + 0x1C9)
#define HI6401_MIXOUT_EAR		(BASE_ADDR_PAGE_1 + 0x1CA)

#define HI6401_MIXOUT_DACL_BIT			5
#define HI6401_MIXOUT_DACV_BIT			4
#define HI6401_MIXOUT_DACR_BIT			3
#define HI6401_MIXOUT_LINEINL_BIT		2
#define HI6401_MIXOUT_LINEINR_BIT		1
#define HI6401_MIXOUT_SIDEPGA_BIT		0

/* lineout pga gain reg */
#define HI6401_LINEOUTLPGA_REG		(BASE_ADDR_PAGE_1 + 0x1CB)
#define HI6401_LINEOUTRPGA_REG		(BASE_ADDR_PAGE_1 + 0x1CC)

#define HI6401_LINEOUTPGA_CM_CTRL_BIT		7
#define HI6401_LINEOUTPGA_GAIN_BIT		1
#define HI6401_LINEOUTPGA_MUTE_BIT		0

/* chargepump reg */
#define HI6401_CHARGEPUMP		(BASE_ADDR_PAGE_1 + 0x1CD)

/* hs pga gain reg */
#define HI6401_HSLPGA_REG		(BASE_ADDR_PAGE_1 + 0x1CE)
#define HI6401_HSRPGA_REG		(BASE_ADDR_PAGE_1 + 0x1CF)

#define HI6401_HSPGA_CM_CTRL_BIT		7
#define HI6401_HSPGA_GAIN_BIT			1
#define HI6401_HSPGA_MUTE_BIT			0

/* ear pga gain reg */
#define HI6401_EARPGA_REG		(BASE_ADDR_PAGE_1 + 0x1D0)

#define HI6401_EARPGA_CM_CTRL_BIT		7
#define HI6401_EARPGA_GAIN_BIT			1
#define HI6401_EARPGA_MUTE_BIT			0

/* zero cross enable reg */
#define HI6401_ZC_EN			(BASE_ADDR_PAGE_1 + 0x1D1)

#define HI6401_MAINPGA_ZCD_EN_BIT		6
#define HI6401_AUXPGA_ZCD_EN_BIT		5
#define HI6401_HSL_ZCD_EN_BIT			4
#define HI6401_HSR_ZCD_EN_BIT			3
#define HI6401_EAR_ZCD_EN_BIT			2
#define HI6401_LOL_ZCD_EN_BIT			1
#define HI6401_LOR_ZCD_EN_BIT			0

/* zero cross time out reg */
#define HI6401_ZCTO_0			(BASE_ADDR_PAGE_1 + 0x1D2)
#define HI6401_ZCTO_1			(BASE_ADDR_PAGE_1 + 0x1D3)

/* bias reg */
#define HI6401_BIAS_0			(BASE_ADDR_PAGE_1 + 0x1D4)
#define HI6401_BIAS_1			(BASE_ADDR_PAGE_1 + 0x1D5)
#define HI6401_BIAS_2			(BASE_ADDR_PAGE_1 + 0x1D6)

#define HI6401_BIAS_2_ANALOG_LOOP_BIT   0
/* mbhd poll reg */
#define HI6401_MBHD_POLL		(BASE_ADDR_PAGE_1 + 0x1D7)

#define HI6401_HS_CTRL			(BASE_ADDR_PAGE_1 + 0x1D7)

#define HI6401_HS_POLLDOWN			2
#define HI6401_HS_DET_INV			1
#define HI6401_HS_DET_EN			0

/* saradc vref sel & pd reg */
#define HI6401_SARADC_VREF_SEL		(BASE_ADDR_PAGE_1 + 0x1D8)

#define HI6401_SARADC_PD			0

/* saradc ctrl reg */
#define HI6401_SARADC_CTRL		(BASE_ADDR_PAGE_1 + 0x1D9)

#define HI6401_SARADC_CLK_SEL			6
#define HI6401_SARADC_START			5
#define HI6401_SARADC_RST			4
#define HI6401_SARADC_BUFFER_SETUP		3
#define HI6401_SARADC_START_EN			2
#define HI6401_SARADC_BUFFER_SEL		1
#define HI6401_SARADC_BYPASS			0

/* mbhd vref reg */
#define HI6401_MBHD_VREF_CTRL		(BASE_ADDR_PAGE_1 + 0x1DA)
#define HI6401_MBHD_VREF_CTRL_EN_BIT		7

/* micbias eco reg */
#define HI6401_MICBIAS_ECO_EN		(BASE_ADDR_PAGE_1 + 0x1DB)

#define HI6401_MBHD_ECO_EN_BIT			6
#define HI6401_SUBMICB_DSCHG_BIT		5
#define HI6401_MAINMICB_DSCHG_BIT		4
#define HI6401_HSMICB_DSCHG_BIT			3
#define HI6401_MICB2_ADJ_BIT			0

/* mic1 & hsmic adj reg */
#define HI6401_MICBIAS1_HSMICB_ADJ	(BASE_ADDR_PAGE_1 + 0x1DC)

#define HI6401_MICB1_ADJ_BIT			3
#define HI6401_HSMICB_ADJ_BIT			0

/* chopper select reg */
#define HI6401_CHOPPER_SEL		(BASE_ADDR_PAGE_1 + 0x1DD)

/* pll reg */
#define HI6401_PLL_BYPASS		(BASE_ADDR_PAGE_1 + 0x1DE)
#define HI6401_PLL_SEL			(BASE_ADDR_PAGE_1 + 0x1DF)
#define HI6401_PLL_BIAS			(BASE_ADDR_PAGE_1 + 0x1E0)
#define HI6401_PLL_EN_REG		(BASE_ADDR_PAGE_1 + 0x1E1)

#define HI6401_PLL_EN_BIT			7

#define HI6401_PLL_PHE_SH		(BASE_ADDR_PAGE_1 + 0x1E2)
#define HI6401_PLL_DCO_BIAS		(BASE_ADDR_PAGE_1 + 0x1E3)
#define HI6401_PLL_FCW_0		(BASE_ADDR_PAGE_1 + 0x1E4)
#define HI6401_PLL_FCW_1		(BASE_ADDR_PAGE_1 + 0x1E5)
#define HI6401_PLL_FCW_2		(BASE_ADDR_PAGE_1 + 0x1E6)

#define HI6401_POP_CTRL1		(BASE_ADDR_PAGE_1 + 0x1E7)
#define HI6401_POP_CTRL2		(BASE_ADDR_PAGE_1 + 0x1E8)
#define HI6401_POP_CTRL2_ENBALE			4
#define HI6401_POP_CTRL2_HSL_BIT		3
#define HI6401_POP_CTRL2_HSR_BIT		2

/* irq source state reg */
#define HI6401_IRQ_SOURCE_STATE		(BASE_ADDR_PAGE_1 + 0x1E8)

#define HI6401_OTP_IRQ_BIT			4
#define HI6401_SARADE_IRQ_BIT			3
#define HI6401_HS_DET_BIT			2
#define HI6401_HS_BTN_ECO_BIT			1
#define HI6401_HS_BTN_BIT			0

/* gain done reg */
#define HI6401_GAIN_DONE		(BASE_ADDR_PAGE_1 + 0x1E9)

/* pll phe out reg */
#define HI6401_PLL_PHE_OUT		(BASE_ADDR_PAGE_1 + 0x1EA)

/* saradc data reg */
#define HI6401_SARADC_DATA		(BASE_ADDR_PAGE_1 + 0x1EB)

/* 1EC ~ 1F8 : reserved */

/* digital pga thr */
#define HI6401_S1_PGA_THR		(BASE_ADDR_PAGE_1 + 0x1F9)
#define HI6401_S2_PGA_THR		(BASE_ADDR_PAGE_1 + 0x1FA)
#define HI6401_S3_PGA_THR		(BASE_ADDR_PAGE_1 + 0x1FB)
#define HI6401_S4_PGA_THR		(BASE_ADDR_PAGE_1 + 0x1FC)

/* 1FD ~ 1FE : digital gain frc config */
#define HI6401_S1_PGA_FRC		(BASE_ADDR_PAGE_1 + 0x1FD)

/* irq id */
#define HI6401_IRQ_OTP		7
#define HI6401_IRQ_SARADC	6
#define HI6401_IRQ_PLUGOUT	5
#define HI6401_IRQ_PLUGIN	4
#define HI6401_IRQ_BTNDOWN_ECO	3
#define HI6401_IRQ_BTNUP_ECO	2
#define HI6401_IRQ_BTNDOWN	1
#define HI6401_IRQ_BTNUP	0

#endif
