{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568289800263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568289800279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 12 20:03:19 2019 " "Processing started: Thu Sep 12 20:03:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568289800279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568289800279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab01_4wei_2_1 -c lab01_4wei_2_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab01_4wei_2_1 -c lab01_4wei_2_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568289800279 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568289801264 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568289801264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab01_4wei_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab01_4wei_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab01_4wei_2_1 " "Found entity 1: lab01_4wei_2_1" {  } { { "lab01_4wei_2_1.v" "" { Text "D:/quartus/mydesign/lab01_4wei_2_1/lab01_4wei_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568289818213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568289818213 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "f lab01_4wei_2_1.v(11) " "Verilog HDL Procedural Assignment error at lab01_4wei_2_1.v(11): object \"f\" on left-hand side of assignment must have a variable data type" {  } { { "lab01_4wei_2_1.v" "" { Text "D:/quartus/mydesign/lab01_4wei_2_1/lab01_4wei_2_1.v" 11 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1568289818213 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "f lab01_4wei_2_1.v(12) " "Verilog HDL Procedural Assignment error at lab01_4wei_2_1.v(12): object \"f\" on left-hand side of assignment must have a variable data type" {  } { { "lab01_4wei_2_1.v" "" { Text "D:/quartus/mydesign/lab01_4wei_2_1/lab01_4wei_2_1.v" 12 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1568289818213 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "f lab01_4wei_2_1.v(13) " "Verilog HDL Procedural Assignment error at lab01_4wei_2_1.v(13): object \"f\" on left-hand side of assignment must have a variable data type" {  } { { "lab01_4wei_2_1.v" "" { Text "D:/quartus/mydesign/lab01_4wei_2_1/lab01_4wei_2_1.v" 13 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1568289818213 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "f lab01_4wei_2_1.v(14) " "Verilog HDL Procedural Assignment error at lab01_4wei_2_1.v(14): object \"f\" on left-hand side of assignment must have a variable data type" {  } { { "lab01_4wei_2_1.v" "" { Text "D:/quartus/mydesign/lab01_4wei_2_1/lab01_4wei_2_1.v" 14 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1568289818213 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "f lab01_4wei_2_1.v(15) " "Verilog HDL Procedural Assignment error at lab01_4wei_2_1.v(15): object \"f\" on left-hand side of assignment must have a variable data type" {  } { { "lab01_4wei_2_1.v" "" { Text "D:/quartus/mydesign/lab01_4wei_2_1/lab01_4wei_2_1.v" 15 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1568289818213 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568289818354 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 12 20:03:38 2019 " "Processing ended: Thu Sep 12 20:03:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568289818354 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568289818354 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568289818354 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568289818354 ""}
