
MLX90393_Readout_C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000a50c  00000000  00000000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0000a50c  0000a50c  0001a50c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009f0  20000000  0000a514  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bkupram      00000000  47000000  47000000  000209f0  2**0
                  CONTENTS
  4 .qspi         00000000  04000000  04000000  000209f0  2**0
                  CONTENTS
  5 .bss          00000424  200009f0  0000af04  000209f0  2**2
                  ALLOC
  6 .stack        00010004  20000e14  0000b328  000209f0  2**0
                  ALLOC
  7 .ARM.attributes 0000002e  00000000  00000000  000209f0  2**0
                  CONTENTS, READONLY
  8 .comment      00000059  00000000  00000000  00020a1e  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001ed6c  00000000  00000000  00020a77  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000030b2  00000000  00000000  0003f7e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000b636  00000000  00000000  00042895  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001418  00000000  00000000  0004decb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000012a0  00000000  00000000  0004f2e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  00034c7f  00000000  00000000  00050583  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   000168ce  00000000  00000000  00085202  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0011b27b  00000000  00000000  0009bad0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_frame  00006020  00000000  00000000  001b6d4c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	18 0e 01 20 e1 02 00 00 7d 03 00 00 7d 03 00 00     ... ....}...}...
      10:	7d 03 00 00 7d 03 00 00 7d 03 00 00 00 00 00 00     }...}...}.......
	...
      2c:	7d 03 00 00 7d 03 00 00 00 00 00 00 7d 03 00 00     }...}.......}...
      3c:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      4c:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      5c:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      6c:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      7c:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      8c:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      9c:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      ac:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      bc:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      cc:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
      dc:	7d 03 00 00 7d 03 00 00 7d 03 00 00 00 00 00 00     }...}...}.......
	...
      f4:	41 1e 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     A...}...}...}...
     104:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     114:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     124:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     134:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     144:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     154:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     164:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     174:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     184:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     194:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     1a4:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     1b4:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     1c4:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     1d4:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     1e4:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     1f4:	7d 03 00 00 b9 37 00 00 7d 03 00 00 7d 03 00 00     }....7..}...}...
     204:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     214:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     224:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     234:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     244:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...
     254:	7d 03 00 00 7d 03 00 00 7d 03 00 00 7d 03 00 00     }...}...}...}...

00000264 <__do_global_dtors_aux>:
     264:	b510      	push	{r4, lr}
     266:	4c05      	ldr	r4, [pc, #20]	; (27c <__do_global_dtors_aux+0x18>)
     268:	7823      	ldrb	r3, [r4, #0]
     26a:	b933      	cbnz	r3, 27a <__do_global_dtors_aux+0x16>
     26c:	4b04      	ldr	r3, [pc, #16]	; (280 <__do_global_dtors_aux+0x1c>)
     26e:	b113      	cbz	r3, 276 <__do_global_dtors_aux+0x12>
     270:	4804      	ldr	r0, [pc, #16]	; (284 <__do_global_dtors_aux+0x20>)
     272:	f3af 8000 	nop.w
     276:	2301      	movs	r3, #1
     278:	7023      	strb	r3, [r4, #0]
     27a:	bd10      	pop	{r4, pc}
     27c:	200009f0 	.word	0x200009f0
     280:	00000000 	.word	0x00000000
     284:	0000a514 	.word	0x0000a514

00000288 <frame_dummy>:
     288:	4b0c      	ldr	r3, [pc, #48]	; (2bc <frame_dummy+0x34>)
     28a:	b143      	cbz	r3, 29e <frame_dummy+0x16>
     28c:	480c      	ldr	r0, [pc, #48]	; (2c0 <frame_dummy+0x38>)
     28e:	490d      	ldr	r1, [pc, #52]	; (2c4 <frame_dummy+0x3c>)
     290:	b510      	push	{r4, lr}
     292:	f3af 8000 	nop.w
     296:	480c      	ldr	r0, [pc, #48]	; (2c8 <frame_dummy+0x40>)
     298:	6803      	ldr	r3, [r0, #0]
     29a:	b923      	cbnz	r3, 2a6 <frame_dummy+0x1e>
     29c:	bd10      	pop	{r4, pc}
     29e:	480a      	ldr	r0, [pc, #40]	; (2c8 <frame_dummy+0x40>)
     2a0:	6803      	ldr	r3, [r0, #0]
     2a2:	b933      	cbnz	r3, 2b2 <frame_dummy+0x2a>
     2a4:	4770      	bx	lr
     2a6:	4b09      	ldr	r3, [pc, #36]	; (2cc <frame_dummy+0x44>)
     2a8:	2b00      	cmp	r3, #0
     2aa:	d0f7      	beq.n	29c <frame_dummy+0x14>
     2ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     2b0:	4718      	bx	r3
     2b2:	4b06      	ldr	r3, [pc, #24]	; (2cc <frame_dummy+0x44>)
     2b4:	2b00      	cmp	r3, #0
     2b6:	d0f5      	beq.n	2a4 <frame_dummy+0x1c>
     2b8:	4718      	bx	r3
     2ba:	bf00      	nop
     2bc:	00000000 	.word	0x00000000
     2c0:	0000a514 	.word	0x0000a514
     2c4:	200009f4 	.word	0x200009f4
     2c8:	0000a514 	.word	0x0000a514
     2cc:	00000000 	.word	0x00000000

000002d0 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     2d0:	b580      	push	{r7, lr}
     2d2:	af00      	add	r7, sp, #0
	system_init();
     2d4:	4b01      	ldr	r3, [pc, #4]	; (2dc <atmel_start_init+0xc>)
     2d6:	4798      	blx	r3
}
     2d8:	bf00      	nop
     2da:	bd80      	pop	{r7, pc}
     2dc:	00000b35 	.word	0x00000b35

000002e0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
     2e0:	b580      	push	{r7, lr}
     2e2:	b082      	sub	sp, #8
     2e4:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
     2e6:	4b1c      	ldr	r3, [pc, #112]	; (358 <Reset_Handler+0x78>)
     2e8:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
     2ea:	4b1c      	ldr	r3, [pc, #112]	; (35c <Reset_Handler+0x7c>)
     2ec:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
     2ee:	687a      	ldr	r2, [r7, #4]
     2f0:	683b      	ldr	r3, [r7, #0]
     2f2:	429a      	cmp	r2, r3
     2f4:	d00c      	beq.n	310 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
     2f6:	e007      	b.n	308 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
     2f8:	683b      	ldr	r3, [r7, #0]
     2fa:	1d1a      	adds	r2, r3, #4
     2fc:	603a      	str	r2, [r7, #0]
     2fe:	687a      	ldr	r2, [r7, #4]
     300:	1d11      	adds	r1, r2, #4
     302:	6079      	str	r1, [r7, #4]
     304:	6812      	ldr	r2, [r2, #0]
     306:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
     308:	683b      	ldr	r3, [r7, #0]
     30a:	4a15      	ldr	r2, [pc, #84]	; (360 <Reset_Handler+0x80>)
     30c:	4293      	cmp	r3, r2
     30e:	d3f3      	bcc.n	2f8 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
     310:	4b14      	ldr	r3, [pc, #80]	; (364 <Reset_Handler+0x84>)
     312:	603b      	str	r3, [r7, #0]
     314:	e004      	b.n	320 <Reset_Handler+0x40>
                *pDest++ = 0;
     316:	683b      	ldr	r3, [r7, #0]
     318:	1d1a      	adds	r2, r3, #4
     31a:	603a      	str	r2, [r7, #0]
     31c:	2200      	movs	r2, #0
     31e:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
     320:	683b      	ldr	r3, [r7, #0]
     322:	4a11      	ldr	r2, [pc, #68]	; (368 <Reset_Handler+0x88>)
     324:	4293      	cmp	r3, r2
     326:	d3f6      	bcc.n	316 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
     328:	4b10      	ldr	r3, [pc, #64]	; (36c <Reset_Handler+0x8c>)
     32a:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     32c:	4a10      	ldr	r2, [pc, #64]	; (370 <Reset_Handler+0x90>)
     32e:	687b      	ldr	r3, [r7, #4]
     330:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
     334:	6093      	str	r3, [r2, #8]

#if __FPU_USED
        /* Enable FPU */
        SCB->CPACR |=  (0xFu << 20);
     336:	4a0e      	ldr	r2, [pc, #56]	; (370 <Reset_Handler+0x90>)
     338:	4b0d      	ldr	r3, [pc, #52]	; (370 <Reset_Handler+0x90>)
     33a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
     33e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
     342:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     346:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     34a:	f3bf 8f6f 	isb	sy
        __DSB();
        __ISB();
#endif

        /* Initialize the C library */
        __libc_init_array();
     34e:	4b09      	ldr	r3, [pc, #36]	; (374 <Reset_Handler+0x94>)
     350:	4798      	blx	r3

        /* Branch to main function */
        main();
     352:	4b09      	ldr	r3, [pc, #36]	; (378 <Reset_Handler+0x98>)
     354:	4798      	blx	r3

        /* Infinite loop */
        while (1);
     356:	e7fe      	b.n	356 <Reset_Handler+0x76>
     358:	0000a514 	.word	0x0000a514
     35c:	20000000 	.word	0x20000000
     360:	200009f0 	.word	0x200009f0
     364:	200009f0 	.word	0x200009f0
     368:	20000e14 	.word	0x20000e14
     36c:	00000000 	.word	0x00000000
     370:	e000ed00 	.word	0xe000ed00
     374:	00006101 	.word	0x00006101
     378:	00003a49 	.word	0x00003a49

0000037c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     37c:	b480      	push	{r7}
     37e:	af00      	add	r7, sp, #0
        while (1) {
     380:	e7fe      	b.n	380 <Dummy_Handler+0x4>

00000382 <hri_gclk_write_PCHCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
     382:	b480      	push	{r7}
     384:	b085      	sub	sp, #20
     386:	af00      	add	r7, sp, #0
     388:	60f8      	str	r0, [r7, #12]
     38a:	460b      	mov	r3, r1
     38c:	607a      	str	r2, [r7, #4]
     38e:	72fb      	strb	r3, [r7, #11]
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
     390:	7afa      	ldrb	r2, [r7, #11]
     392:	68fb      	ldr	r3, [r7, #12]
     394:	3220      	adds	r2, #32
     396:	6879      	ldr	r1, [r7, #4]
     398:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	GCLK_CRITICAL_SECTION_LEAVE();
}
     39c:	bf00      	nop
     39e:	3714      	adds	r7, #20
     3a0:	46bd      	mov	sp, r7
     3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
     3a6:	4770      	bx	lr

000003a8 <hri_mclk_set_APBBMASK_SERCOM2_bit>:
	((Mclk *)hw)->APBBMASK.reg ^= MCLK_APBBMASK_EVSYS;
	MCLK_CRITICAL_SECTION_LEAVE();
}

static inline void hri_mclk_set_APBBMASK_SERCOM2_bit(const void *const hw)
{
     3a8:	b480      	push	{r7}
     3aa:	b083      	sub	sp, #12
     3ac:	af00      	add	r7, sp, #0
     3ae:	6078      	str	r0, [r7, #4]
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM2;
     3b0:	687b      	ldr	r3, [r7, #4]
     3b2:	699b      	ldr	r3, [r3, #24]
     3b4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
     3b8:	687b      	ldr	r3, [r7, #4]
     3ba:	619a      	str	r2, [r3, #24]
	MCLK_CRITICAL_SECTION_LEAVE();
}
     3bc:	bf00      	nop
     3be:	370c      	adds	r7, #12
     3c0:	46bd      	mov	sp, r7
     3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
     3c6:	4770      	bx	lr

000003c8 <hri_mclk_set_APBBMASK_SERCOM3_bit>:
	((Mclk *)hw)->APBBMASK.reg ^= MCLK_APBBMASK_SERCOM2;
	MCLK_CRITICAL_SECTION_LEAVE();
}

static inline void hri_mclk_set_APBBMASK_SERCOM3_bit(const void *const hw)
{
     3c8:	b480      	push	{r7}
     3ca:	b083      	sub	sp, #12
     3cc:	af00      	add	r7, sp, #0
     3ce:	6078      	str	r0, [r7, #4]
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM3;
     3d0:	687b      	ldr	r3, [r7, #4]
     3d2:	699b      	ldr	r3, [r3, #24]
     3d4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
     3d8:	687b      	ldr	r3, [r7, #4]
     3da:	619a      	str	r2, [r3, #24]
	MCLK_CRITICAL_SECTION_LEAVE();
}
     3dc:	bf00      	nop
     3de:	370c      	adds	r7, #12
     3e0:	46bd      	mov	sp, r7
     3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
     3e6:	4770      	bx	lr

000003e8 <hri_mclk_set_APBBMASK_TC3_bit>:
	((Mclk *)hw)->APBBMASK.reg ^= MCLK_APBBMASK_TC2;
	MCLK_CRITICAL_SECTION_LEAVE();
}

static inline void hri_mclk_set_APBBMASK_TC3_bit(const void *const hw)
{
     3e8:	b480      	push	{r7}
     3ea:	b083      	sub	sp, #12
     3ec:	af00      	add	r7, sp, #0
     3ee:	6078      	str	r0, [r7, #4]
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC3;
     3f0:	687b      	ldr	r3, [r7, #4]
     3f2:	699b      	ldr	r3, [r3, #24]
     3f4:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
     3f8:	687b      	ldr	r3, [r7, #4]
     3fa:	619a      	str	r2, [r3, #24]
	MCLK_CRITICAL_SECTION_LEAVE();
}
     3fc:	bf00      	nop
     3fe:	370c      	adds	r7, #12
     400:	46bd      	mov	sp, r7
     402:	f85d 7b04 	ldr.w	r7, [sp], #4
     406:	4770      	bx	lr

00000408 <hri_port_set_DIR_reg>:
{
	((Port *)hw)->Group[submodule_index].DIRTGL.reg = PORT_DIR_DIR(mask);
}

static inline void hri_port_set_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
     408:	b480      	push	{r7}
     40a:	b085      	sub	sp, #20
     40c:	af00      	add	r7, sp, #0
     40e:	60f8      	str	r0, [r7, #12]
     410:	460b      	mov	r3, r1
     412:	607a      	str	r2, [r7, #4]
     414:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     416:	7afb      	ldrb	r3, [r7, #11]
     418:	68fa      	ldr	r2, [r7, #12]
     41a:	01db      	lsls	r3, r3, #7
     41c:	4413      	add	r3, r2
     41e:	3308      	adds	r3, #8
     420:	687a      	ldr	r2, [r7, #4]
     422:	601a      	str	r2, [r3, #0]
}
     424:	bf00      	nop
     426:	3714      	adds	r7, #20
     428:	46bd      	mov	sp, r7
     42a:	f85d 7b04 	ldr.w	r7, [sp], #4
     42e:	4770      	bx	lr

00000430 <hri_port_clear_DIR_reg>:
	((Port *)hw)->Group[submodule_index].DIRSET.reg = data;
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
     430:	b480      	push	{r7}
     432:	b085      	sub	sp, #20
     434:	af00      	add	r7, sp, #0
     436:	60f8      	str	r0, [r7, #12]
     438:	460b      	mov	r3, r1
     43a:	607a      	str	r2, [r7, #4]
     43c:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     43e:	7afb      	ldrb	r3, [r7, #11]
     440:	68fa      	ldr	r2, [r7, #12]
     442:	01db      	lsls	r3, r3, #7
     444:	4413      	add	r3, r2
     446:	3304      	adds	r3, #4
     448:	687a      	ldr	r2, [r7, #4]
     44a:	601a      	str	r2, [r3, #0]
}
     44c:	bf00      	nop
     44e:	3714      	adds	r7, #20
     450:	46bd      	mov	sp, r7
     452:	f85d 7b04 	ldr.w	r7, [sp], #4
     456:	4770      	bx	lr

00000458 <hri_port_set_OUT_reg>:
{
	((Port *)hw)->Group[submodule_index].OUTTGL.reg = PORT_OUT_OUT(mask);
}

static inline void hri_port_set_OUT_reg(const void *const hw, uint8_t submodule_index, hri_port_out_reg_t mask)
{
     458:	b480      	push	{r7}
     45a:	b085      	sub	sp, #20
     45c:	af00      	add	r7, sp, #0
     45e:	60f8      	str	r0, [r7, #12]
     460:	460b      	mov	r3, r1
     462:	607a      	str	r2, [r7, #4]
     464:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     466:	7afb      	ldrb	r3, [r7, #11]
     468:	68fa      	ldr	r2, [r7, #12]
     46a:	01db      	lsls	r3, r3, #7
     46c:	4413      	add	r3, r2
     46e:	3318      	adds	r3, #24
     470:	687a      	ldr	r2, [r7, #4]
     472:	601a      	str	r2, [r3, #0]
}
     474:	bf00      	nop
     476:	3714      	adds	r7, #20
     478:	46bd      	mov	sp, r7
     47a:	f85d 7b04 	ldr.w	r7, [sp], #4
     47e:	4770      	bx	lr

00000480 <hri_port_clear_OUT_reg>:
	((Port *)hw)->Group[submodule_index].OUTSET.reg = data;
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = ~data;
}

static inline void hri_port_clear_OUT_reg(const void *const hw, uint8_t submodule_index, hri_port_out_reg_t mask)
{
     480:	b480      	push	{r7}
     482:	b085      	sub	sp, #20
     484:	af00      	add	r7, sp, #0
     486:	60f8      	str	r0, [r7, #12]
     488:	460b      	mov	r3, r1
     48a:	607a      	str	r2, [r7, #4]
     48c:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     48e:	7afb      	ldrb	r3, [r7, #11]
     490:	68fa      	ldr	r2, [r7, #12]
     492:	01db      	lsls	r3, r3, #7
     494:	4413      	add	r3, r2
     496:	3314      	adds	r3, #20
     498:	687a      	ldr	r2, [r7, #4]
     49a:	601a      	str	r2, [r3, #0]
}
     49c:	bf00      	nop
     49e:	3714      	adds	r7, #20
     4a0:	46bd      	mov	sp, r7
     4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
     4a6:	4770      	bx	lr

000004a8 <hri_port_write_PMUX_PMUXE_bf>:
	return tmp;
}

static inline void hri_port_write_PMUX_PMUXE_bf(const void *const hw, uint8_t submodule_index, uint8_t index,
                                                hri_port_pmux_reg_t data)
{
     4a8:	b480      	push	{r7}
     4aa:	b085      	sub	sp, #20
     4ac:	af00      	add	r7, sp, #0
     4ae:	6078      	str	r0, [r7, #4]
     4b0:	4608      	mov	r0, r1
     4b2:	4611      	mov	r1, r2
     4b4:	461a      	mov	r2, r3
     4b6:	4603      	mov	r3, r0
     4b8:	70fb      	strb	r3, [r7, #3]
     4ba:	460b      	mov	r3, r1
     4bc:	70bb      	strb	r3, [r7, #2]
     4be:	4613      	mov	r3, r2
     4c0:	707b      	strb	r3, [r7, #1]
	uint8_t tmp;
	PORT_CRITICAL_SECTION_ENTER();
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     4c2:	78fa      	ldrb	r2, [r7, #3]
     4c4:	78bb      	ldrb	r3, [r7, #2]
     4c6:	6879      	ldr	r1, [r7, #4]
     4c8:	01d2      	lsls	r2, r2, #7
     4ca:	440a      	add	r2, r1
     4cc:	4413      	add	r3, r2
     4ce:	3330      	adds	r3, #48	; 0x30
     4d0:	781b      	ldrb	r3, [r3, #0]
     4d2:	73fb      	strb	r3, [r7, #15]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     4d4:	7bfb      	ldrb	r3, [r7, #15]
     4d6:	f023 030f 	bic.w	r3, r3, #15
     4da:	73fb      	strb	r3, [r7, #15]
	tmp |= PORT_PMUX_PMUXE(data);
     4dc:	787b      	ldrb	r3, [r7, #1]
     4de:	f003 030f 	and.w	r3, r3, #15
     4e2:	b2da      	uxtb	r2, r3
     4e4:	7bfb      	ldrb	r3, [r7, #15]
     4e6:	4313      	orrs	r3, r2
     4e8:	73fb      	strb	r3, [r7, #15]
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     4ea:	78fa      	ldrb	r2, [r7, #3]
     4ec:	78bb      	ldrb	r3, [r7, #2]
     4ee:	6879      	ldr	r1, [r7, #4]
     4f0:	01d2      	lsls	r2, r2, #7
     4f2:	440a      	add	r2, r1
     4f4:	4413      	add	r3, r2
     4f6:	3330      	adds	r3, #48	; 0x30
     4f8:	7bfa      	ldrb	r2, [r7, #15]
     4fa:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     4fc:	bf00      	nop
     4fe:	3714      	adds	r7, #20
     500:	46bd      	mov	sp, r7
     502:	f85d 7b04 	ldr.w	r7, [sp], #4
     506:	4770      	bx	lr

00000508 <hri_port_write_PMUX_PMUXO_bf>:
	return tmp;
}

static inline void hri_port_write_PMUX_PMUXO_bf(const void *const hw, uint8_t submodule_index, uint8_t index,
                                                hri_port_pmux_reg_t data)
{
     508:	b480      	push	{r7}
     50a:	b085      	sub	sp, #20
     50c:	af00      	add	r7, sp, #0
     50e:	6078      	str	r0, [r7, #4]
     510:	4608      	mov	r0, r1
     512:	4611      	mov	r1, r2
     514:	461a      	mov	r2, r3
     516:	4603      	mov	r3, r0
     518:	70fb      	strb	r3, [r7, #3]
     51a:	460b      	mov	r3, r1
     51c:	70bb      	strb	r3, [r7, #2]
     51e:	4613      	mov	r3, r2
     520:	707b      	strb	r3, [r7, #1]
	uint8_t tmp;
	PORT_CRITICAL_SECTION_ENTER();
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     522:	78fa      	ldrb	r2, [r7, #3]
     524:	78bb      	ldrb	r3, [r7, #2]
     526:	6879      	ldr	r1, [r7, #4]
     528:	01d2      	lsls	r2, r2, #7
     52a:	440a      	add	r2, r1
     52c:	4413      	add	r3, r2
     52e:	3330      	adds	r3, #48	; 0x30
     530:	781b      	ldrb	r3, [r3, #0]
     532:	73fb      	strb	r3, [r7, #15]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     534:	7bfb      	ldrb	r3, [r7, #15]
     536:	f003 030f 	and.w	r3, r3, #15
     53a:	73fb      	strb	r3, [r7, #15]
	tmp |= PORT_PMUX_PMUXO(data);
     53c:	787b      	ldrb	r3, [r7, #1]
     53e:	011b      	lsls	r3, r3, #4
     540:	b2da      	uxtb	r2, r3
     542:	7bfb      	ldrb	r3, [r7, #15]
     544:	4313      	orrs	r3, r2
     546:	73fb      	strb	r3, [r7, #15]
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     548:	78fa      	ldrb	r2, [r7, #3]
     54a:	78bb      	ldrb	r3, [r7, #2]
     54c:	6879      	ldr	r1, [r7, #4]
     54e:	01d2      	lsls	r2, r2, #7
     550:	440a      	add	r2, r1
     552:	4413      	add	r3, r2
     554:	3330      	adds	r3, #48	; 0x30
     556:	7bfa      	ldrb	r2, [r7, #15]
     558:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     55a:	bf00      	nop
     55c:	3714      	adds	r7, #20
     55e:	46bd      	mov	sp, r7
     560:	f85d 7b04 	ldr.w	r7, [sp], #4
     564:	4770      	bx	lr

00000566 <hri_port_write_PINCFG_PMUXEN_bit>:
	return (bool)tmp;
}

static inline void hri_port_write_PINCFG_PMUXEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index,
                                                    bool value)
{
     566:	b480      	push	{r7}
     568:	b085      	sub	sp, #20
     56a:	af00      	add	r7, sp, #0
     56c:	6078      	str	r0, [r7, #4]
     56e:	4608      	mov	r0, r1
     570:	4611      	mov	r1, r2
     572:	461a      	mov	r2, r3
     574:	4603      	mov	r3, r0
     576:	70fb      	strb	r3, [r7, #3]
     578:	460b      	mov	r3, r1
     57a:	70bb      	strb	r3, [r7, #2]
     57c:	4613      	mov	r3, r2
     57e:	707b      	strb	r3, [r7, #1]
	uint8_t tmp;
	PORT_CRITICAL_SECTION_ENTER();
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     580:	78fa      	ldrb	r2, [r7, #3]
     582:	78bb      	ldrb	r3, [r7, #2]
     584:	6879      	ldr	r1, [r7, #4]
     586:	01d2      	lsls	r2, r2, #7
     588:	440a      	add	r2, r1
     58a:	4413      	add	r3, r2
     58c:	3340      	adds	r3, #64	; 0x40
     58e:	781b      	ldrb	r3, [r3, #0]
     590:	73fb      	strb	r3, [r7, #15]
	tmp &= ~PORT_PINCFG_PMUXEN;
     592:	7bfb      	ldrb	r3, [r7, #15]
     594:	f023 0301 	bic.w	r3, r3, #1
     598:	73fb      	strb	r3, [r7, #15]
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     59a:	787a      	ldrb	r2, [r7, #1]
     59c:	7bfb      	ldrb	r3, [r7, #15]
     59e:	4313      	orrs	r3, r2
     5a0:	73fb      	strb	r3, [r7, #15]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     5a2:	78fa      	ldrb	r2, [r7, #3]
     5a4:	78bb      	ldrb	r3, [r7, #2]
     5a6:	6879      	ldr	r1, [r7, #4]
     5a8:	01d2      	lsls	r2, r2, #7
     5aa:	440a      	add	r2, r1
     5ac:	4413      	add	r3, r2
     5ae:	3340      	adds	r3, #64	; 0x40
     5b0:	7bfa      	ldrb	r2, [r7, #15]
     5b2:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     5b4:	bf00      	nop
     5b6:	3714      	adds	r7, #20
     5b8:	46bd      	mov	sp, r7
     5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
     5be:	4770      	bx	lr

000005c0 <hri_port_set_PINCFG_PULLEN_bit>:
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg ^= PORT_PINCFG_INEN;
	PORT_CRITICAL_SECTION_LEAVE();
}

static inline void hri_port_set_PINCFG_PULLEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index)
{
     5c0:	b490      	push	{r4, r7}
     5c2:	b082      	sub	sp, #8
     5c4:	af00      	add	r7, sp, #0
     5c6:	6078      	str	r0, [r7, #4]
     5c8:	460b      	mov	r3, r1
     5ca:	70fb      	strb	r3, [r7, #3]
     5cc:	4613      	mov	r3, r2
     5ce:	70bb      	strb	r3, [r7, #2]
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
     5d0:	78fa      	ldrb	r2, [r7, #3]
     5d2:	78bb      	ldrb	r3, [r7, #2]
     5d4:	78f8      	ldrb	r0, [r7, #3]
     5d6:	78b9      	ldrb	r1, [r7, #2]
     5d8:	687c      	ldr	r4, [r7, #4]
     5da:	01c0      	lsls	r0, r0, #7
     5dc:	4420      	add	r0, r4
     5de:	4401      	add	r1, r0
     5e0:	3140      	adds	r1, #64	; 0x40
     5e2:	7809      	ldrb	r1, [r1, #0]
     5e4:	b2c9      	uxtb	r1, r1
     5e6:	f041 0104 	orr.w	r1, r1, #4
     5ea:	b2c8      	uxtb	r0, r1
     5ec:	6879      	ldr	r1, [r7, #4]
     5ee:	01d2      	lsls	r2, r2, #7
     5f0:	440a      	add	r2, r1
     5f2:	4413      	add	r3, r2
     5f4:	3340      	adds	r3, #64	; 0x40
     5f6:	4602      	mov	r2, r0
     5f8:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     5fa:	bf00      	nop
     5fc:	3708      	adds	r7, #8
     5fe:	46bd      	mov	sp, r7
     600:	bc90      	pop	{r4, r7}
     602:	4770      	bx	lr

00000604 <hri_port_clear_PINCFG_PULLEN_bit>:
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
	PORT_CRITICAL_SECTION_LEAVE();
}

static inline void hri_port_clear_PINCFG_PULLEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index)
{
     604:	b490      	push	{r4, r7}
     606:	b082      	sub	sp, #8
     608:	af00      	add	r7, sp, #0
     60a:	6078      	str	r0, [r7, #4]
     60c:	460b      	mov	r3, r1
     60e:	70fb      	strb	r3, [r7, #3]
     610:	4613      	mov	r3, r2
     612:	70bb      	strb	r3, [r7, #2]
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     614:	78fa      	ldrb	r2, [r7, #3]
     616:	78bb      	ldrb	r3, [r7, #2]
     618:	78f8      	ldrb	r0, [r7, #3]
     61a:	78b9      	ldrb	r1, [r7, #2]
     61c:	687c      	ldr	r4, [r7, #4]
     61e:	01c0      	lsls	r0, r0, #7
     620:	4420      	add	r0, r4
     622:	4401      	add	r1, r0
     624:	3140      	adds	r1, #64	; 0x40
     626:	7809      	ldrb	r1, [r1, #0]
     628:	b2c9      	uxtb	r1, r1
     62a:	f021 0104 	bic.w	r1, r1, #4
     62e:	b2c8      	uxtb	r0, r1
     630:	6879      	ldr	r1, [r7, #4]
     632:	01d2      	lsls	r2, r2, #7
     634:	440a      	add	r2, r1
     636:	4413      	add	r3, r2
     638:	3340      	adds	r3, #64	; 0x40
     63a:	4602      	mov	r2, r0
     63c:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     63e:	bf00      	nop
     640:	3708      	adds	r7, #8
     642:	46bd      	mov	sp, r7
     644:	bc90      	pop	{r4, r7}
     646:	4770      	bx	lr

00000648 <hri_port_write_WRCONFIG_reg>:
	return ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
}

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
     648:	b480      	push	{r7}
     64a:	b085      	sub	sp, #20
     64c:	af00      	add	r7, sp, #0
     64e:	60f8      	str	r0, [r7, #12]
     650:	460b      	mov	r3, r1
     652:	607a      	str	r2, [r7, #4]
     654:	72fb      	strb	r3, [r7, #11]
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     656:	7afb      	ldrb	r3, [r7, #11]
     658:	68fa      	ldr	r2, [r7, #12]
     65a:	01db      	lsls	r3, r3, #7
     65c:	4413      	add	r3, r2
     65e:	3328      	adds	r3, #40	; 0x28
     660:	687a      	ldr	r2, [r7, #4]
     662:	601a      	str	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     664:	bf00      	nop
     666:	3714      	adds	r7, #20
     668:	46bd      	mov	sp, r7
     66a:	f85d 7b04 	ldr.w	r7, [sp], #4
     66e:	4770      	bx	lr

00000670 <_gpio_set_direction>:
/**
 * \brief Set direction on port with mask
 */
static inline void _gpio_set_direction(const enum gpio_port port, const uint32_t mask,
                                       const enum gpio_direction direction)
{
     670:	b580      	push	{r7, lr}
     672:	b082      	sub	sp, #8
     674:	af00      	add	r7, sp, #0
     676:	4603      	mov	r3, r0
     678:	6039      	str	r1, [r7, #0]
     67a:	71fb      	strb	r3, [r7, #7]
     67c:	4613      	mov	r3, r2
     67e:	71bb      	strb	r3, [r7, #6]
	switch (direction) {
     680:	79bb      	ldrb	r3, [r7, #6]
     682:	2b01      	cmp	r3, #1
     684:	d01c      	beq.n	6c0 <_gpio_set_direction+0x50>
     686:	2b02      	cmp	r3, #2
     688:	d037      	beq.n	6fa <_gpio_set_direction+0x8a>
     68a:	2b00      	cmp	r3, #0
     68c:	d14e      	bne.n	72c <_gpio_set_direction+0xbc>
	case GPIO_DIRECTION_OFF:
		hri_port_clear_DIR_reg(PORT, port, mask);
     68e:	79fb      	ldrb	r3, [r7, #7]
     690:	683a      	ldr	r2, [r7, #0]
     692:	4619      	mov	r1, r3
     694:	482a      	ldr	r0, [pc, #168]	; (740 <_gpio_set_direction+0xd0>)
     696:	4b2b      	ldr	r3, [pc, #172]	; (744 <_gpio_set_direction+0xd4>)
     698:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG | (mask & 0xffff));
     69a:	683b      	ldr	r3, [r7, #0]
     69c:	b29b      	uxth	r3, r3
     69e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
     6a2:	79fb      	ldrb	r3, [r7, #7]
     6a4:	4619      	mov	r1, r3
     6a6:	4826      	ldr	r0, [pc, #152]	; (740 <_gpio_set_direction+0xd0>)
     6a8:	4b27      	ldr	r3, [pc, #156]	; (748 <_gpio_set_direction+0xd8>)
     6aa:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(
		    PORT, port, PORT_WRCONFIG_HWSEL | PORT_WRCONFIG_WRPINCFG | ((mask & 0xffff0000) >> 16));
     6ac:	683b      	ldr	r3, [r7, #0]
     6ae:	0c1b      	lsrs	r3, r3, #16
		hri_port_write_WRCONFIG_reg(
     6b0:	f043 4240 	orr.w	r2, r3, #3221225472	; 0xc0000000
     6b4:	79fb      	ldrb	r3, [r7, #7]
     6b6:	4619      	mov	r1, r3
     6b8:	4821      	ldr	r0, [pc, #132]	; (740 <_gpio_set_direction+0xd0>)
     6ba:	4b23      	ldr	r3, [pc, #140]	; (748 <_gpio_set_direction+0xd8>)
     6bc:	4798      	blx	r3
		break;
     6be:	e03a      	b.n	736 <_gpio_set_direction+0xc6>

	case GPIO_DIRECTION_IN:
		hri_port_clear_DIR_reg(PORT, port, mask);
     6c0:	79fb      	ldrb	r3, [r7, #7]
     6c2:	683a      	ldr	r2, [r7, #0]
     6c4:	4619      	mov	r1, r3
     6c6:	481e      	ldr	r0, [pc, #120]	; (740 <_gpio_set_direction+0xd0>)
     6c8:	4b1e      	ldr	r3, [pc, #120]	; (744 <_gpio_set_direction+0xd4>)
     6ca:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG | PORT_WRCONFIG_INEN | (mask & 0xffff));
     6cc:	683b      	ldr	r3, [r7, #0]
     6ce:	b29b      	uxth	r3, r3
     6d0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
     6d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
     6d8:	79f9      	ldrb	r1, [r7, #7]
     6da:	461a      	mov	r2, r3
     6dc:	4818      	ldr	r0, [pc, #96]	; (740 <_gpio_set_direction+0xd0>)
     6de:	4b1a      	ldr	r3, [pc, #104]	; (748 <_gpio_set_direction+0xd8>)
     6e0:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(PORT,
		                            port,
		                            PORT_WRCONFIG_HWSEL | PORT_WRCONFIG_WRPINCFG | PORT_WRCONFIG_INEN
		                                | ((mask & 0xffff0000) >> 16));
     6e2:	683b      	ldr	r3, [r7, #0]
     6e4:	0c1b      	lsrs	r3, r3, #16
		hri_port_write_WRCONFIG_reg(PORT,
     6e6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
     6ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
     6ee:	79f9      	ldrb	r1, [r7, #7]
     6f0:	461a      	mov	r2, r3
     6f2:	4813      	ldr	r0, [pc, #76]	; (740 <_gpio_set_direction+0xd0>)
     6f4:	4b14      	ldr	r3, [pc, #80]	; (748 <_gpio_set_direction+0xd8>)
     6f6:	4798      	blx	r3
		break;
     6f8:	e01d      	b.n	736 <_gpio_set_direction+0xc6>

	case GPIO_DIRECTION_OUT:
		hri_port_set_DIR_reg(PORT, port, mask);
     6fa:	79fb      	ldrb	r3, [r7, #7]
     6fc:	683a      	ldr	r2, [r7, #0]
     6fe:	4619      	mov	r1, r3
     700:	480f      	ldr	r0, [pc, #60]	; (740 <_gpio_set_direction+0xd0>)
     702:	4b12      	ldr	r3, [pc, #72]	; (74c <_gpio_set_direction+0xdc>)
     704:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG | (mask & 0xffff));
     706:	683b      	ldr	r3, [r7, #0]
     708:	b29b      	uxth	r3, r3
     70a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
     70e:	79fb      	ldrb	r3, [r7, #7]
     710:	4619      	mov	r1, r3
     712:	480b      	ldr	r0, [pc, #44]	; (740 <_gpio_set_direction+0xd0>)
     714:	4b0c      	ldr	r3, [pc, #48]	; (748 <_gpio_set_direction+0xd8>)
     716:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(
		    PORT, port, PORT_WRCONFIG_HWSEL | PORT_WRCONFIG_WRPINCFG | ((mask & 0xffff0000) >> 16));
     718:	683b      	ldr	r3, [r7, #0]
     71a:	0c1b      	lsrs	r3, r3, #16
		hri_port_write_WRCONFIG_reg(
     71c:	f043 4240 	orr.w	r2, r3, #3221225472	; 0xc0000000
     720:	79fb      	ldrb	r3, [r7, #7]
     722:	4619      	mov	r1, r3
     724:	4806      	ldr	r0, [pc, #24]	; (740 <_gpio_set_direction+0xd0>)
     726:	4b08      	ldr	r3, [pc, #32]	; (748 <_gpio_set_direction+0xd8>)
     728:	4798      	blx	r3
		break;
     72a:	e004      	b.n	736 <_gpio_set_direction+0xc6>

	default:
		ASSERT(false);
     72c:	2246      	movs	r2, #70	; 0x46
     72e:	4908      	ldr	r1, [pc, #32]	; (750 <_gpio_set_direction+0xe0>)
     730:	2000      	movs	r0, #0
     732:	4b08      	ldr	r3, [pc, #32]	; (754 <_gpio_set_direction+0xe4>)
     734:	4798      	blx	r3
	}
}
     736:	bf00      	nop
     738:	3708      	adds	r7, #8
     73a:	46bd      	mov	sp, r7
     73c:	bd80      	pop	{r7, pc}
     73e:	bf00      	nop
     740:	41008000 	.word	0x41008000
     744:	00000431 	.word	0x00000431
     748:	00000649 	.word	0x00000649
     74c:	00000409 	.word	0x00000409
     750:	00009f4c 	.word	0x00009f4c
     754:	000014a9 	.word	0x000014a9

00000758 <_gpio_set_level>:

/**
 * \brief Set output level on port with mask
 */
static inline void _gpio_set_level(const enum gpio_port port, const uint32_t mask, const bool level)
{
     758:	b580      	push	{r7, lr}
     75a:	b082      	sub	sp, #8
     75c:	af00      	add	r7, sp, #0
     75e:	4603      	mov	r3, r0
     760:	6039      	str	r1, [r7, #0]
     762:	71fb      	strb	r3, [r7, #7]
     764:	4613      	mov	r3, r2
     766:	71bb      	strb	r3, [r7, #6]
	if (level) {
     768:	79bb      	ldrb	r3, [r7, #6]
     76a:	2b00      	cmp	r3, #0
     76c:	d006      	beq.n	77c <_gpio_set_level+0x24>
		hri_port_set_OUT_reg(PORT, port, mask);
     76e:	79fb      	ldrb	r3, [r7, #7]
     770:	683a      	ldr	r2, [r7, #0]
     772:	4619      	mov	r1, r3
     774:	4806      	ldr	r0, [pc, #24]	; (790 <_gpio_set_level+0x38>)
     776:	4b07      	ldr	r3, [pc, #28]	; (794 <_gpio_set_level+0x3c>)
     778:	4798      	blx	r3
	} else {
		hri_port_clear_OUT_reg(PORT, port, mask);
	}
}
     77a:	e005      	b.n	788 <_gpio_set_level+0x30>
		hri_port_clear_OUT_reg(PORT, port, mask);
     77c:	79fb      	ldrb	r3, [r7, #7]
     77e:	683a      	ldr	r2, [r7, #0]
     780:	4619      	mov	r1, r3
     782:	4803      	ldr	r0, [pc, #12]	; (790 <_gpio_set_level+0x38>)
     784:	4b04      	ldr	r3, [pc, #16]	; (798 <_gpio_set_level+0x40>)
     786:	4798      	blx	r3
}
     788:	bf00      	nop
     78a:	3708      	adds	r7, #8
     78c:	46bd      	mov	sp, r7
     78e:	bd80      	pop	{r7, pc}
     790:	41008000 	.word	0x41008000
     794:	00000459 	.word	0x00000459
     798:	00000481 	.word	0x00000481

0000079c <_gpio_set_pin_pull_mode>:
/**
 * \brief Set pin pull mode
 */
static inline void _gpio_set_pin_pull_mode(const enum gpio_port port, const uint8_t pin,
                                           const enum gpio_pull_mode pull_mode)
{
     79c:	b580      	push	{r7, lr}
     79e:	b082      	sub	sp, #8
     7a0:	af00      	add	r7, sp, #0
     7a2:	4603      	mov	r3, r0
     7a4:	71fb      	strb	r3, [r7, #7]
     7a6:	460b      	mov	r3, r1
     7a8:	71bb      	strb	r3, [r7, #6]
     7aa:	4613      	mov	r3, r2
     7ac:	717b      	strb	r3, [r7, #5]
	switch (pull_mode) {
     7ae:	797b      	ldrb	r3, [r7, #5]
     7b0:	2b01      	cmp	r3, #1
     7b2:	d00a      	beq.n	7ca <_gpio_set_pin_pull_mode+0x2e>
     7b4:	2b02      	cmp	r3, #2
     7b6:	d01f      	beq.n	7f8 <_gpio_set_pin_pull_mode+0x5c>
     7b8:	2b00      	cmp	r3, #0
     7ba:	d134      	bne.n	826 <_gpio_set_pin_pull_mode+0x8a>
	case GPIO_PULL_OFF:
		hri_port_clear_PINCFG_PULLEN_bit(PORT, port, pin);
     7bc:	79ba      	ldrb	r2, [r7, #6]
     7be:	79fb      	ldrb	r3, [r7, #7]
     7c0:	4619      	mov	r1, r3
     7c2:	481e      	ldr	r0, [pc, #120]	; (83c <_gpio_set_pin_pull_mode+0xa0>)
     7c4:	4b1e      	ldr	r3, [pc, #120]	; (840 <_gpio_set_pin_pull_mode+0xa4>)
     7c6:	4798      	blx	r3
		break;
     7c8:	e033      	b.n	832 <_gpio_set_pin_pull_mode+0x96>

	case GPIO_PULL_UP:
		hri_port_clear_DIR_reg(PORT, port, 1U << pin);
     7ca:	79bb      	ldrb	r3, [r7, #6]
     7cc:	2201      	movs	r2, #1
     7ce:	409a      	lsls	r2, r3
     7d0:	79fb      	ldrb	r3, [r7, #7]
     7d2:	4619      	mov	r1, r3
     7d4:	4819      	ldr	r0, [pc, #100]	; (83c <_gpio_set_pin_pull_mode+0xa0>)
     7d6:	4b1b      	ldr	r3, [pc, #108]	; (844 <_gpio_set_pin_pull_mode+0xa8>)
     7d8:	4798      	blx	r3
		hri_port_set_PINCFG_PULLEN_bit(PORT, port, pin);
     7da:	79ba      	ldrb	r2, [r7, #6]
     7dc:	79fb      	ldrb	r3, [r7, #7]
     7de:	4619      	mov	r1, r3
     7e0:	4816      	ldr	r0, [pc, #88]	; (83c <_gpio_set_pin_pull_mode+0xa0>)
     7e2:	4b19      	ldr	r3, [pc, #100]	; (848 <_gpio_set_pin_pull_mode+0xac>)
     7e4:	4798      	blx	r3
		hri_port_set_OUT_reg(PORT, port, 1U << pin);
     7e6:	79bb      	ldrb	r3, [r7, #6]
     7e8:	2201      	movs	r2, #1
     7ea:	409a      	lsls	r2, r3
     7ec:	79fb      	ldrb	r3, [r7, #7]
     7ee:	4619      	mov	r1, r3
     7f0:	4812      	ldr	r0, [pc, #72]	; (83c <_gpio_set_pin_pull_mode+0xa0>)
     7f2:	4b16      	ldr	r3, [pc, #88]	; (84c <_gpio_set_pin_pull_mode+0xb0>)
     7f4:	4798      	blx	r3
		break;
     7f6:	e01c      	b.n	832 <_gpio_set_pin_pull_mode+0x96>

	case GPIO_PULL_DOWN:
		hri_port_clear_DIR_reg(PORT, port, 1U << pin);
     7f8:	79bb      	ldrb	r3, [r7, #6]
     7fa:	2201      	movs	r2, #1
     7fc:	409a      	lsls	r2, r3
     7fe:	79fb      	ldrb	r3, [r7, #7]
     800:	4619      	mov	r1, r3
     802:	480e      	ldr	r0, [pc, #56]	; (83c <_gpio_set_pin_pull_mode+0xa0>)
     804:	4b0f      	ldr	r3, [pc, #60]	; (844 <_gpio_set_pin_pull_mode+0xa8>)
     806:	4798      	blx	r3
		hri_port_set_PINCFG_PULLEN_bit(PORT, port, pin);
     808:	79ba      	ldrb	r2, [r7, #6]
     80a:	79fb      	ldrb	r3, [r7, #7]
     80c:	4619      	mov	r1, r3
     80e:	480b      	ldr	r0, [pc, #44]	; (83c <_gpio_set_pin_pull_mode+0xa0>)
     810:	4b0d      	ldr	r3, [pc, #52]	; (848 <_gpio_set_pin_pull_mode+0xac>)
     812:	4798      	blx	r3
		hri_port_clear_OUT_reg(PORT, port, 1U << pin);
     814:	79bb      	ldrb	r3, [r7, #6]
     816:	2201      	movs	r2, #1
     818:	409a      	lsls	r2, r3
     81a:	79fb      	ldrb	r3, [r7, #7]
     81c:	4619      	mov	r1, r3
     81e:	4807      	ldr	r0, [pc, #28]	; (83c <_gpio_set_pin_pull_mode+0xa0>)
     820:	4b0b      	ldr	r3, [pc, #44]	; (850 <_gpio_set_pin_pull_mode+0xb4>)
     822:	4798      	blx	r3
		break;
     824:	e005      	b.n	832 <_gpio_set_pin_pull_mode+0x96>

	default:
		ASSERT(false);
     826:	2289      	movs	r2, #137	; 0x89
     828:	490a      	ldr	r1, [pc, #40]	; (854 <_gpio_set_pin_pull_mode+0xb8>)
     82a:	2000      	movs	r0, #0
     82c:	4b0a      	ldr	r3, [pc, #40]	; (858 <_gpio_set_pin_pull_mode+0xbc>)
     82e:	4798      	blx	r3
		break;
     830:	bf00      	nop
	}
}
     832:	bf00      	nop
     834:	3708      	adds	r7, #8
     836:	46bd      	mov	sp, r7
     838:	bd80      	pop	{r7, pc}
     83a:	bf00      	nop
     83c:	41008000 	.word	0x41008000
     840:	00000605 	.word	0x00000605
     844:	00000431 	.word	0x00000431
     848:	000005c1 	.word	0x000005c1
     84c:	00000459 	.word	0x00000459
     850:	00000481 	.word	0x00000481
     854:	00009f4c 	.word	0x00009f4c
     858:	000014a9 	.word	0x000014a9

0000085c <_gpio_set_pin_function>:

/**
 * \brief Set gpio pin function
 */
static inline void _gpio_set_pin_function(const uint32_t gpio, const uint32_t function)
{
     85c:	b590      	push	{r4, r7, lr}
     85e:	b085      	sub	sp, #20
     860:	af00      	add	r7, sp, #0
     862:	6078      	str	r0, [r7, #4]
     864:	6039      	str	r1, [r7, #0]
	uint8_t port = GPIO_PORT(gpio);
     866:	687b      	ldr	r3, [r7, #4]
     868:	095b      	lsrs	r3, r3, #5
     86a:	73fb      	strb	r3, [r7, #15]
	uint8_t pin  = GPIO_PIN(gpio);
     86c:	687b      	ldr	r3, [r7, #4]
     86e:	b2db      	uxtb	r3, r3
     870:	f003 031f 	and.w	r3, r3, #31
     874:	73bb      	strb	r3, [r7, #14]

	if (function == GPIO_PIN_FUNCTION_OFF) {
     876:	683b      	ldr	r3, [r7, #0]
     878:	f1b3 3fff 	cmp.w	r3, #4294967295
     87c:	d106      	bne.n	88c <_gpio_set_pin_function+0x30>
		hri_port_write_PINCFG_PMUXEN_bit(PORT, port, pin, false);
     87e:	7bba      	ldrb	r2, [r7, #14]
     880:	7bf9      	ldrb	r1, [r7, #15]
     882:	2300      	movs	r3, #0
     884:	4812      	ldr	r0, [pc, #72]	; (8d0 <_gpio_set_pin_function+0x74>)
     886:	4c13      	ldr	r4, [pc, #76]	; (8d4 <_gpio_set_pin_function+0x78>)
     888:	47a0      	blx	r4
		} else {
			// Even numbered pin
			hri_port_write_PMUX_PMUXE_bf(PORT, port, pin >> 1, function & 0xffff);
		}
	}
}
     88a:	e01d      	b.n	8c8 <_gpio_set_pin_function+0x6c>
		hri_port_write_PINCFG_PMUXEN_bit(PORT, port, pin, true);
     88c:	7bba      	ldrb	r2, [r7, #14]
     88e:	7bf9      	ldrb	r1, [r7, #15]
     890:	2301      	movs	r3, #1
     892:	480f      	ldr	r0, [pc, #60]	; (8d0 <_gpio_set_pin_function+0x74>)
     894:	4c0f      	ldr	r4, [pc, #60]	; (8d4 <_gpio_set_pin_function+0x78>)
     896:	47a0      	blx	r4
		if (pin & 1) {
     898:	7bbb      	ldrb	r3, [r7, #14]
     89a:	f003 0301 	and.w	r3, r3, #1
     89e:	2b00      	cmp	r3, #0
     8a0:	d009      	beq.n	8b6 <_gpio_set_pin_function+0x5a>
			hri_port_write_PMUX_PMUXO_bf(PORT, port, pin >> 1, function & 0xffff);
     8a2:	7bbb      	ldrb	r3, [r7, #14]
     8a4:	085b      	lsrs	r3, r3, #1
     8a6:	b2da      	uxtb	r2, r3
     8a8:	683b      	ldr	r3, [r7, #0]
     8aa:	b2db      	uxtb	r3, r3
     8ac:	7bf9      	ldrb	r1, [r7, #15]
     8ae:	4808      	ldr	r0, [pc, #32]	; (8d0 <_gpio_set_pin_function+0x74>)
     8b0:	4c09      	ldr	r4, [pc, #36]	; (8d8 <_gpio_set_pin_function+0x7c>)
     8b2:	47a0      	blx	r4
}
     8b4:	e008      	b.n	8c8 <_gpio_set_pin_function+0x6c>
			hri_port_write_PMUX_PMUXE_bf(PORT, port, pin >> 1, function & 0xffff);
     8b6:	7bbb      	ldrb	r3, [r7, #14]
     8b8:	085b      	lsrs	r3, r3, #1
     8ba:	b2da      	uxtb	r2, r3
     8bc:	683b      	ldr	r3, [r7, #0]
     8be:	b2db      	uxtb	r3, r3
     8c0:	7bf9      	ldrb	r1, [r7, #15]
     8c2:	4803      	ldr	r0, [pc, #12]	; (8d0 <_gpio_set_pin_function+0x74>)
     8c4:	4c05      	ldr	r4, [pc, #20]	; (8dc <_gpio_set_pin_function+0x80>)
     8c6:	47a0      	blx	r4
}
     8c8:	bf00      	nop
     8ca:	3714      	adds	r7, #20
     8cc:	46bd      	mov	sp, r7
     8ce:	bd90      	pop	{r4, r7, pc}
     8d0:	41008000 	.word	0x41008000
     8d4:	00000567 	.word	0x00000567
     8d8:	00000509 	.word	0x00000509
     8dc:	000004a9 	.word	0x000004a9

000008e0 <gpio_set_pin_pull_mode>:
 * \param[in] pull_mode GPIO_PULL_DOWN = Pull pin low with internal resistor
 *                      GPIO_PULL_UP   = Pull pin high with internal resistor
 *                      GPIO_PULL_OFF  = Disable pin pull mode
 */
static inline void gpio_set_pin_pull_mode(const uint8_t pin, const enum gpio_pull_mode pull_mode)
{
     8e0:	b580      	push	{r7, lr}
     8e2:	b082      	sub	sp, #8
     8e4:	af00      	add	r7, sp, #0
     8e6:	4603      	mov	r3, r0
     8e8:	460a      	mov	r2, r1
     8ea:	71fb      	strb	r3, [r7, #7]
     8ec:	4613      	mov	r3, r2
     8ee:	71bb      	strb	r3, [r7, #6]
	_gpio_set_pin_pull_mode((enum gpio_port)GPIO_PORT(pin), pin & 0x1F, pull_mode);
     8f0:	79fb      	ldrb	r3, [r7, #7]
     8f2:	095b      	lsrs	r3, r3, #5
     8f4:	b2d8      	uxtb	r0, r3
     8f6:	79fb      	ldrb	r3, [r7, #7]
     8f8:	f003 031f 	and.w	r3, r3, #31
     8fc:	b2db      	uxtb	r3, r3
     8fe:	79ba      	ldrb	r2, [r7, #6]
     900:	4619      	mov	r1, r3
     902:	4b03      	ldr	r3, [pc, #12]	; (910 <gpio_set_pin_pull_mode+0x30>)
     904:	4798      	blx	r3
}
     906:	bf00      	nop
     908:	3708      	adds	r7, #8
     90a:	46bd      	mov	sp, r7
     90c:	bd80      	pop	{r7, pc}
     90e:	bf00      	nop
     910:	0000079d 	.word	0x0000079d

00000914 <gpio_set_pin_function>:
 * \param[in] function  The pin function is given by a 32-bit wide bitfield
 *                      found in the header files for the device
 *
 */
static inline void gpio_set_pin_function(const uint32_t pin, uint32_t function)
{
     914:	b580      	push	{r7, lr}
     916:	b082      	sub	sp, #8
     918:	af00      	add	r7, sp, #0
     91a:	6078      	str	r0, [r7, #4]
     91c:	6039      	str	r1, [r7, #0]
	_gpio_set_pin_function(pin, function);
     91e:	6839      	ldr	r1, [r7, #0]
     920:	6878      	ldr	r0, [r7, #4]
     922:	4b03      	ldr	r3, [pc, #12]	; (930 <gpio_set_pin_function+0x1c>)
     924:	4798      	blx	r3
}
     926:	bf00      	nop
     928:	3708      	adds	r7, #8
     92a:	46bd      	mov	sp, r7
     92c:	bd80      	pop	{r7, pc}
     92e:	bf00      	nop
     930:	0000085d 	.word	0x0000085d

00000934 <gpio_set_pin_direction>:
 *                      GPIO_DIRECTION_OUT = Data direction out
 *                      GPIO_DIRECTION_OFF = Disables the pin
 *                      (low power state)
 */
static inline void gpio_set_pin_direction(const uint8_t pin, const enum gpio_direction direction)
{
     934:	b580      	push	{r7, lr}
     936:	b082      	sub	sp, #8
     938:	af00      	add	r7, sp, #0
     93a:	4603      	mov	r3, r0
     93c:	460a      	mov	r2, r1
     93e:	71fb      	strb	r3, [r7, #7]
     940:	4613      	mov	r3, r2
     942:	71bb      	strb	r3, [r7, #6]
	_gpio_set_direction((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), direction);
     944:	79fb      	ldrb	r3, [r7, #7]
     946:	095b      	lsrs	r3, r3, #5
     948:	b2d8      	uxtb	r0, r3
     94a:	79fb      	ldrb	r3, [r7, #7]
     94c:	f003 031f 	and.w	r3, r3, #31
     950:	2201      	movs	r2, #1
     952:	fa02 f303 	lsl.w	r3, r2, r3
     956:	79ba      	ldrb	r2, [r7, #6]
     958:	4619      	mov	r1, r3
     95a:	4b03      	ldr	r3, [pc, #12]	; (968 <gpio_set_pin_direction+0x34>)
     95c:	4798      	blx	r3
}
     95e:	bf00      	nop
     960:	3708      	adds	r7, #8
     962:	46bd      	mov	sp, r7
     964:	bd80      	pop	{r7, pc}
     966:	bf00      	nop
     968:	00000671 	.word	0x00000671

0000096c <gpio_set_pin_level>:
 * \param[in] pin       The pin number for device
 * \param[in] level true  = Pin level set to "high" state
 *                  false = Pin level set to "low" state
 */
static inline void gpio_set_pin_level(const uint8_t pin, const bool level)
{
     96c:	b580      	push	{r7, lr}
     96e:	b082      	sub	sp, #8
     970:	af00      	add	r7, sp, #0
     972:	4603      	mov	r3, r0
     974:	460a      	mov	r2, r1
     976:	71fb      	strb	r3, [r7, #7]
     978:	4613      	mov	r3, r2
     97a:	71bb      	strb	r3, [r7, #6]
	_gpio_set_level((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), level);
     97c:	79fb      	ldrb	r3, [r7, #7]
     97e:	095b      	lsrs	r3, r3, #5
     980:	b2d8      	uxtb	r0, r3
     982:	79fb      	ldrb	r3, [r7, #7]
     984:	f003 031f 	and.w	r3, r3, #31
     988:	2201      	movs	r2, #1
     98a:	fa02 f303 	lsl.w	r3, r2, r3
     98e:	79ba      	ldrb	r2, [r7, #6]
     990:	4619      	mov	r1, r3
     992:	4b03      	ldr	r3, [pc, #12]	; (9a0 <gpio_set_pin_level+0x34>)
     994:	4798      	blx	r3
}
     996:	bf00      	nop
     998:	3708      	adds	r7, #8
     99a:	46bd      	mov	sp, r7
     99c:	bd80      	pop	{r7, pc}
     99e:	bf00      	nop
     9a0:	00000759 	.word	0x00000759

000009a4 <init_mcu>:
 * This function calls the various initialization functions.
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
     9a4:	b580      	push	{r7, lr}
     9a6:	af00      	add	r7, sp, #0
	_init_chip();
     9a8:	4b01      	ldr	r3, [pc, #4]	; (9b0 <init_mcu+0xc>)
     9aa:	4798      	blx	r3
}
     9ac:	bf00      	nop
     9ae:	bd80      	pop	{r7, pc}
     9b0:	00001901 	.word	0x00001901

000009b4 <USART_0_PORT_init>:
struct usart_sync_descriptor USART_0;

struct i2c_m_sync_desc I2C_0;

void USART_0_PORT_init(void)
{
     9b4:	b580      	push	{r7, lr}
     9b6:	af00      	add	r7, sp, #0

	gpio_set_pin_function(PB25, PINMUX_PB25D_SERCOM2_PAD0);
     9b8:	4904      	ldr	r1, [pc, #16]	; (9cc <USART_0_PORT_init+0x18>)
     9ba:	2039      	movs	r0, #57	; 0x39
     9bc:	4b04      	ldr	r3, [pc, #16]	; (9d0 <USART_0_PORT_init+0x1c>)
     9be:	4798      	blx	r3

	gpio_set_pin_function(PB24, PINMUX_PB24D_SERCOM2_PAD1);
     9c0:	4904      	ldr	r1, [pc, #16]	; (9d4 <USART_0_PORT_init+0x20>)
     9c2:	2038      	movs	r0, #56	; 0x38
     9c4:	4b02      	ldr	r3, [pc, #8]	; (9d0 <USART_0_PORT_init+0x1c>)
     9c6:	4798      	blx	r3
}
     9c8:	bf00      	nop
     9ca:	bd80      	pop	{r7, pc}
     9cc:	00390003 	.word	0x00390003
     9d0:	00000915 	.word	0x00000915
     9d4:	00380003 	.word	0x00380003

000009d8 <USART_0_CLOCK_init>:

void USART_0_CLOCK_init(void)
{
     9d8:	b580      	push	{r7, lr}
     9da:	af00      	add	r7, sp, #0
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM2_GCLK_ID_CORE, CONF_GCLK_SERCOM2_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
     9dc:	2241      	movs	r2, #65	; 0x41
     9de:	2117      	movs	r1, #23
     9e0:	4806      	ldr	r0, [pc, #24]	; (9fc <USART_0_CLOCK_init+0x24>)
     9e2:	4b07      	ldr	r3, [pc, #28]	; (a00 <USART_0_CLOCK_init+0x28>)
     9e4:	4798      	blx	r3
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM2_GCLK_ID_SLOW, CONF_GCLK_SERCOM2_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
     9e6:	2243      	movs	r2, #67	; 0x43
     9e8:	2103      	movs	r1, #3
     9ea:	4804      	ldr	r0, [pc, #16]	; (9fc <USART_0_CLOCK_init+0x24>)
     9ec:	4b04      	ldr	r3, [pc, #16]	; (a00 <USART_0_CLOCK_init+0x28>)
     9ee:	4798      	blx	r3

	hri_mclk_set_APBBMASK_SERCOM2_bit(MCLK);
     9f0:	4804      	ldr	r0, [pc, #16]	; (a04 <USART_0_CLOCK_init+0x2c>)
     9f2:	4b05      	ldr	r3, [pc, #20]	; (a08 <USART_0_CLOCK_init+0x30>)
     9f4:	4798      	blx	r3
}
     9f6:	bf00      	nop
     9f8:	bd80      	pop	{r7, pc}
     9fa:	bf00      	nop
     9fc:	40001c00 	.word	0x40001c00
     a00:	00000383 	.word	0x00000383
     a04:	40000800 	.word	0x40000800
     a08:	000003a9 	.word	0x000003a9

00000a0c <USART_0_init>:

void USART_0_init(void)
{
     a0c:	b580      	push	{r7, lr}
     a0e:	af00      	add	r7, sp, #0
	USART_0_CLOCK_init();
     a10:	4b05      	ldr	r3, [pc, #20]	; (a28 <USART_0_init+0x1c>)
     a12:	4798      	blx	r3
	usart_sync_init(&USART_0, SERCOM2, (void *)NULL);
     a14:	2200      	movs	r2, #0
     a16:	4905      	ldr	r1, [pc, #20]	; (a2c <USART_0_init+0x20>)
     a18:	4805      	ldr	r0, [pc, #20]	; (a30 <USART_0_init+0x24>)
     a1a:	4b06      	ldr	r3, [pc, #24]	; (a34 <USART_0_init+0x28>)
     a1c:	4798      	blx	r3
	USART_0_PORT_init();
     a1e:	4b06      	ldr	r3, [pc, #24]	; (a38 <USART_0_init+0x2c>)
     a20:	4798      	blx	r3
}
     a22:	bf00      	nop
     a24:	bd80      	pop	{r7, pc}
     a26:	bf00      	nop
     a28:	000009d9 	.word	0x000009d9
     a2c:	41012000 	.word	0x41012000
     a30:	20000a60 	.word	0x20000a60
     a34:	00001259 	.word	0x00001259
     a38:	000009b5 	.word	0x000009b5

00000a3c <I2C_0_PORT_init>:

void I2C_0_PORT_init(void)
{
     a3c:	b580      	push	{r7, lr}
     a3e:	af00      	add	r7, sp, #0

	gpio_set_pin_pull_mode(PA22,
     a40:	2100      	movs	r1, #0
     a42:	2016      	movs	r0, #22
     a44:	4b07      	ldr	r3, [pc, #28]	; (a64 <I2C_0_PORT_init+0x28>)
     a46:	4798      	blx	r3
	                       // <GPIO_PULL_OFF"> Off
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PA22, PINMUX_PA22C_SERCOM3_PAD0);
     a48:	4907      	ldr	r1, [pc, #28]	; (a68 <I2C_0_PORT_init+0x2c>)
     a4a:	2016      	movs	r0, #22
     a4c:	4b07      	ldr	r3, [pc, #28]	; (a6c <I2C_0_PORT_init+0x30>)
     a4e:	4798      	blx	r3

	gpio_set_pin_pull_mode(PA23,
     a50:	2100      	movs	r1, #0
     a52:	2017      	movs	r0, #23
     a54:	4b03      	ldr	r3, [pc, #12]	; (a64 <I2C_0_PORT_init+0x28>)
     a56:	4798      	blx	r3
	                       // <GPIO_PULL_OFF"> Off
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PA23, PINMUX_PA23C_SERCOM3_PAD1);
     a58:	4905      	ldr	r1, [pc, #20]	; (a70 <I2C_0_PORT_init+0x34>)
     a5a:	2017      	movs	r0, #23
     a5c:	4b03      	ldr	r3, [pc, #12]	; (a6c <I2C_0_PORT_init+0x30>)
     a5e:	4798      	blx	r3
}
     a60:	bf00      	nop
     a62:	bd80      	pop	{r7, pc}
     a64:	000008e1 	.word	0x000008e1
     a68:	00160002 	.word	0x00160002
     a6c:	00000915 	.word	0x00000915
     a70:	00170002 	.word	0x00170002

00000a74 <I2C_0_CLOCK_init>:

void I2C_0_CLOCK_init(void)
{
     a74:	b580      	push	{r7, lr}
     a76:	af00      	add	r7, sp, #0
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM3_GCLK_ID_CORE, CONF_GCLK_SERCOM3_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
     a78:	2241      	movs	r2, #65	; 0x41
     a7a:	2118      	movs	r1, #24
     a7c:	4806      	ldr	r0, [pc, #24]	; (a98 <I2C_0_CLOCK_init+0x24>)
     a7e:	4b07      	ldr	r3, [pc, #28]	; (a9c <I2C_0_CLOCK_init+0x28>)
     a80:	4798      	blx	r3
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM3_GCLK_ID_SLOW, CONF_GCLK_SERCOM3_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
     a82:	2243      	movs	r2, #67	; 0x43
     a84:	2103      	movs	r1, #3
     a86:	4804      	ldr	r0, [pc, #16]	; (a98 <I2C_0_CLOCK_init+0x24>)
     a88:	4b04      	ldr	r3, [pc, #16]	; (a9c <I2C_0_CLOCK_init+0x28>)
     a8a:	4798      	blx	r3

	hri_mclk_set_APBBMASK_SERCOM3_bit(MCLK);
     a8c:	4804      	ldr	r0, [pc, #16]	; (aa0 <I2C_0_CLOCK_init+0x2c>)
     a8e:	4b05      	ldr	r3, [pc, #20]	; (aa4 <I2C_0_CLOCK_init+0x30>)
     a90:	4798      	blx	r3
}
     a92:	bf00      	nop
     a94:	bd80      	pop	{r7, pc}
     a96:	bf00      	nop
     a98:	40001c00 	.word	0x40001c00
     a9c:	00000383 	.word	0x00000383
     aa0:	40000800 	.word	0x40000800
     aa4:	000003c9 	.word	0x000003c9

00000aa8 <I2C_0_init>:

void I2C_0_init(void)
{
     aa8:	b580      	push	{r7, lr}
     aaa:	af00      	add	r7, sp, #0
	I2C_0_CLOCK_init();
     aac:	4b04      	ldr	r3, [pc, #16]	; (ac0 <I2C_0_init+0x18>)
     aae:	4798      	blx	r3
	i2c_m_sync_init(&I2C_0, SERCOM3);
     ab0:	4904      	ldr	r1, [pc, #16]	; (ac4 <I2C_0_init+0x1c>)
     ab2:	4805      	ldr	r0, [pc, #20]	; (ac8 <I2C_0_init+0x20>)
     ab4:	4b05      	ldr	r3, [pc, #20]	; (acc <I2C_0_init+0x24>)
     ab6:	4798      	blx	r3
	I2C_0_PORT_init();
     ab8:	4b05      	ldr	r3, [pc, #20]	; (ad0 <I2C_0_init+0x28>)
     aba:	4798      	blx	r3
}
     abc:	bf00      	nop
     abe:	bd80      	pop	{r7, pc}
     ac0:	00000a75 	.word	0x00000a75
     ac4:	41014000 	.word	0x41014000
     ac8:	20000a6c 	.word	0x20000a6c
     acc:	00000d2d 	.word	0x00000d2d
     ad0:	00000a3d 	.word	0x00000a3d

00000ad4 <delay_driver_init>:

void delay_driver_init(void)
{
     ad4:	b580      	push	{r7, lr}
     ad6:	af00      	add	r7, sp, #0
	delay_init(SysTick);
     ad8:	4802      	ldr	r0, [pc, #8]	; (ae4 <delay_driver_init+0x10>)
     ada:	4b03      	ldr	r3, [pc, #12]	; (ae8 <delay_driver_init+0x14>)
     adc:	4798      	blx	r3
}
     ade:	bf00      	nop
     ae0:	bd80      	pop	{r7, pc}
     ae2:	bf00      	nop
     ae4:	e000e010 	.word	0xe000e010
     ae8:	00000bfd 	.word	0x00000bfd

00000aec <TIMER_0_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void TIMER_0_init(void)
{
     aec:	b580      	push	{r7, lr}
     aee:	af00      	add	r7, sp, #0
	hri_mclk_set_APBBMASK_TC3_bit(MCLK);
     af0:	4808      	ldr	r0, [pc, #32]	; (b14 <TIMER_0_init+0x28>)
     af2:	4b09      	ldr	r3, [pc, #36]	; (b18 <TIMER_0_init+0x2c>)
     af4:	4798      	blx	r3
	hri_gclk_write_PCHCTRL_reg(GCLK, TC3_GCLK_ID, CONF_GCLK_TC3_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
     af6:	2241      	movs	r2, #65	; 0x41
     af8:	211a      	movs	r1, #26
     afa:	4808      	ldr	r0, [pc, #32]	; (b1c <TIMER_0_init+0x30>)
     afc:	4b08      	ldr	r3, [pc, #32]	; (b20 <TIMER_0_init+0x34>)
     afe:	4798      	blx	r3

	timer_init(&TIMER_0, TC3, _tc_get_timer());
     b00:	4b08      	ldr	r3, [pc, #32]	; (b24 <TIMER_0_init+0x38>)
     b02:	4798      	blx	r3
     b04:	4603      	mov	r3, r0
     b06:	461a      	mov	r2, r3
     b08:	4907      	ldr	r1, [pc, #28]	; (b28 <TIMER_0_init+0x3c>)
     b0a:	4808      	ldr	r0, [pc, #32]	; (b2c <TIMER_0_init+0x40>)
     b0c:	4b08      	ldr	r3, [pc, #32]	; (b30 <TIMER_0_init+0x44>)
     b0e:	4798      	blx	r3
}
     b10:	bf00      	nop
     b12:	bd80      	pop	{r7, pc}
     b14:	40000800 	.word	0x40000800
     b18:	000003e9 	.word	0x000003e9
     b1c:	40001c00 	.word	0x40001c00
     b20:	00000383 	.word	0x00000383
     b24:	00003711 	.word	0x00003711
     b28:	4101c000 	.word	0x4101c000
     b2c:	20000a8c 	.word	0x20000a8c
     b30:	00000ee5 	.word	0x00000ee5

00000b34 <system_init>:

void system_init(void)
{
     b34:	b580      	push	{r7, lr}
     b36:	af00      	add	r7, sp, #0
	init_mcu();
     b38:	4b14      	ldr	r3, [pc, #80]	; (b8c <system_init+0x58>)
     b3a:	4798      	blx	r3

	// GPIO on PA06

	gpio_set_pin_level(TRG,
     b3c:	2100      	movs	r1, #0
     b3e:	2006      	movs	r0, #6
     b40:	4b13      	ldr	r3, [pc, #76]	; (b90 <system_init+0x5c>)
     b42:	4798      	blx	r3
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(TRG, GPIO_DIRECTION_OUT);
     b44:	2102      	movs	r1, #2
     b46:	2006      	movs	r0, #6
     b48:	4b12      	ldr	r3, [pc, #72]	; (b94 <system_init+0x60>)
     b4a:	4798      	blx	r3

	gpio_set_pin_function(TRG, GPIO_PIN_FUNCTION_OFF);
     b4c:	f04f 31ff 	mov.w	r1, #4294967295
     b50:	2006      	movs	r0, #6
     b52:	4b11      	ldr	r3, [pc, #68]	; (b98 <system_init+0x64>)
     b54:	4798      	blx	r3

	// GPIO on PB14

	gpio_set_pin_direction(GCLK_0_OUT,
     b56:	2102      	movs	r1, #2
     b58:	202e      	movs	r0, #46	; 0x2e
     b5a:	4b0e      	ldr	r3, [pc, #56]	; (b94 <system_init+0x60>)
     b5c:	4798      	blx	r3
	                       // <GPIO_DIRECTION_OFF"> Off
	                       // <GPIO_DIRECTION_IN"> In
	                       // <GPIO_DIRECTION_OUT"> Out
	                       GPIO_DIRECTION_OUT);

	gpio_set_pin_level(GCLK_0_OUT,
     b5e:	2100      	movs	r1, #0
     b60:	202e      	movs	r0, #46	; 0x2e
     b62:	4b0b      	ldr	r3, [pc, #44]	; (b90 <system_init+0x5c>)
     b64:	4798      	blx	r3
	                   // <id> pad_initial_level
	                   // <false"> Low
	                   // <true"> High
	                   false);

	gpio_set_pin_pull_mode(GCLK_0_OUT,
     b66:	2100      	movs	r1, #0
     b68:	202e      	movs	r0, #46	; 0x2e
     b6a:	4b0c      	ldr	r3, [pc, #48]	; (b9c <system_init+0x68>)
     b6c:	4798      	blx	r3
	                       // <GPIO_PULL_OFF"> Off
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(GCLK_0_OUT,
     b6e:	210c      	movs	r1, #12
     b70:	202e      	movs	r0, #46	; 0x2e
     b72:	4b09      	ldr	r3, [pc, #36]	; (b98 <system_init+0x64>)
     b74:	4798      	blx	r3
	                      // <GPIO_PIN_FUNCTION_L"> L
	                      // <GPIO_PIN_FUNCTION_M"> M
	                      // <GPIO_PIN_FUNCTION_N"> N
	                      GPIO_PIN_FUNCTION_M);

	USART_0_init();
     b76:	4b0a      	ldr	r3, [pc, #40]	; (ba0 <system_init+0x6c>)
     b78:	4798      	blx	r3

	I2C_0_init();
     b7a:	4b0a      	ldr	r3, [pc, #40]	; (ba4 <system_init+0x70>)
     b7c:	4798      	blx	r3

	delay_driver_init();
     b7e:	4b0a      	ldr	r3, [pc, #40]	; (ba8 <system_init+0x74>)
     b80:	4798      	blx	r3

	TIMER_0_init();
     b82:	4b0a      	ldr	r3, [pc, #40]	; (bac <system_init+0x78>)
     b84:	4798      	blx	r3
}
     b86:	bf00      	nop
     b88:	bd80      	pop	{r7, pc}
     b8a:	bf00      	nop
     b8c:	000009a5 	.word	0x000009a5
     b90:	0000096d 	.word	0x0000096d
     b94:	00000935 	.word	0x00000935
     b98:	00000915 	.word	0x00000915
     b9c:	000008e1 	.word	0x000008e1
     ba0:	00000a0d 	.word	0x00000a0d
     ba4:	00000aa9 	.word	0x00000aa9
     ba8:	00000ad5 	.word	0x00000ad5
     bac:	00000aed 	.word	0x00000aed

00000bb0 <atomic_enter_critical>:

/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
     bb0:	b480      	push	{r7}
     bb2:	b085      	sub	sp, #20
     bb4:	af00      	add	r7, sp, #0
     bb6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     bb8:	f3ef 8310 	mrs	r3, PRIMASK
     bbc:	60fb      	str	r3, [r7, #12]
  return(result);
     bbe:	68fa      	ldr	r2, [r7, #12]
	*atomic = __get_PRIMASK();
     bc0:	687b      	ldr	r3, [r7, #4]
     bc2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
     bc4:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     bc6:	f3bf 8f5f 	dmb	sy
	__disable_irq();
	__DMB();
}
     bca:	bf00      	nop
     bcc:	3714      	adds	r7, #20
     bce:	46bd      	mov	sp, r7
     bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
     bd4:	4770      	bx	lr

00000bd6 <atomic_leave_critical>:

/**
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
     bd6:	b480      	push	{r7}
     bd8:	b085      	sub	sp, #20
     bda:	af00      	add	r7, sp, #0
     bdc:	6078      	str	r0, [r7, #4]
     bde:	f3bf 8f5f 	dmb	sy
	__DMB();
	__set_PRIMASK(*atomic);
     be2:	687b      	ldr	r3, [r7, #4]
     be4:	681b      	ldr	r3, [r3, #0]
     be6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
     be8:	68fb      	ldr	r3, [r7, #12]
     bea:	f383 8810 	msr	PRIMASK, r3
}
     bee:	bf00      	nop
     bf0:	3714      	adds	r7, #20
     bf2:	46bd      	mov	sp, r7
     bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
     bf8:	4770      	bx	lr
	...

00000bfc <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
     bfc:	b580      	push	{r7, lr}
     bfe:	b082      	sub	sp, #8
     c00:	af00      	add	r7, sp, #0
     c02:	6078      	str	r0, [r7, #4]
	_delay_init(hardware = hw);
     c04:	4a05      	ldr	r2, [pc, #20]	; (c1c <delay_init+0x20>)
     c06:	687b      	ldr	r3, [r7, #4]
     c08:	6013      	str	r3, [r2, #0]
     c0a:	4b04      	ldr	r3, [pc, #16]	; (c1c <delay_init+0x20>)
     c0c:	681b      	ldr	r3, [r3, #0]
     c0e:	4618      	mov	r0, r3
     c10:	4b03      	ldr	r3, [pc, #12]	; (c20 <delay_init+0x24>)
     c12:	4798      	blx	r3
}
     c14:	bf00      	nop
     c16:	3708      	adds	r7, #8
     c18:	46bd      	mov	sp, r7
     c1a:	bd80      	pop	{r7, pc}
     c1c:	20000a0c 	.word	0x20000a0c
     c20:	00003019 	.word	0x00003019

00000c24 <delay_us>:

/**
 * \brief Perform delay in us
 */
void delay_us(const uint16_t us)
{
     c24:	b590      	push	{r4, r7, lr}
     c26:	b083      	sub	sp, #12
     c28:	af00      	add	r7, sp, #0
     c2a:	4603      	mov	r3, r0
     c2c:	80fb      	strh	r3, [r7, #6]
	_delay_cycles(hardware, _get_cycles_for_us(us));
     c2e:	4b07      	ldr	r3, [pc, #28]	; (c4c <delay_us+0x28>)
     c30:	681c      	ldr	r4, [r3, #0]
     c32:	88fb      	ldrh	r3, [r7, #6]
     c34:	4618      	mov	r0, r3
     c36:	4b06      	ldr	r3, [pc, #24]	; (c50 <delay_us+0x2c>)
     c38:	4798      	blx	r3
     c3a:	4603      	mov	r3, r0
     c3c:	4619      	mov	r1, r3
     c3e:	4620      	mov	r0, r4
     c40:	4b04      	ldr	r3, [pc, #16]	; (c54 <delay_us+0x30>)
     c42:	4798      	blx	r3
}
     c44:	bf00      	nop
     c46:	370c      	adds	r7, #12
     c48:	46bd      	mov	sp, r7
     c4a:	bd90      	pop	{r4, r7, pc}
     c4c:	20000a0c 	.word	0x20000a0c
     c50:	00001771 	.word	0x00001771
     c54:	00003035 	.word	0x00003035

00000c58 <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
     c58:	b590      	push	{r4, r7, lr}
     c5a:	b083      	sub	sp, #12
     c5c:	af00      	add	r7, sp, #0
     c5e:	4603      	mov	r3, r0
     c60:	80fb      	strh	r3, [r7, #6]
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
     c62:	4b07      	ldr	r3, [pc, #28]	; (c80 <delay_ms+0x28>)
     c64:	681c      	ldr	r4, [r3, #0]
     c66:	88fb      	ldrh	r3, [r7, #6]
     c68:	4618      	mov	r0, r3
     c6a:	4b06      	ldr	r3, [pc, #24]	; (c84 <delay_ms+0x2c>)
     c6c:	4798      	blx	r3
     c6e:	4603      	mov	r3, r0
     c70:	4619      	mov	r1, r3
     c72:	4620      	mov	r0, r4
     c74:	4b04      	ldr	r3, [pc, #16]	; (c88 <delay_ms+0x30>)
     c76:	4798      	blx	r3
}
     c78:	bf00      	nop
     c7a:	370c      	adds	r7, #12
     c7c:	46bd      	mov	sp, r7
     c7e:	bd90      	pop	{r4, r7, pc}
     c80:	20000a0c 	.word	0x20000a0c
     c84:	000018a5 	.word	0x000018a5
     c88:	00003035 	.word	0x00003035

00000c8c <i2c_m_sync_read>:

/**
 * \brief Sync version of I2C I/O read
 */
static int32_t i2c_m_sync_read(struct io_descriptor *io, uint8_t *buf, const uint16_t n)
{
     c8c:	b580      	push	{r7, lr}
     c8e:	b08a      	sub	sp, #40	; 0x28
     c90:	af00      	add	r7, sp, #0
     c92:	60f8      	str	r0, [r7, #12]
     c94:	60b9      	str	r1, [r7, #8]
     c96:	4613      	mov	r3, r2
     c98:	80fb      	strh	r3, [r7, #6]
	struct i2c_m_sync_desc *i2c = CONTAINER_OF(io, struct i2c_m_sync_desc, io);
     c9a:	68fb      	ldr	r3, [r7, #12]
     c9c:	3b14      	subs	r3, #20
     c9e:	627b      	str	r3, [r7, #36]	; 0x24
	struct _i2c_m_msg       msg;
	int32_t                 ret;

	msg.addr   = i2c->slave_addr;
     ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     ca2:	8b9b      	ldrh	r3, [r3, #28]
     ca4:	82bb      	strh	r3, [r7, #20]
	msg.len    = n;
     ca6:	88fb      	ldrh	r3, [r7, #6]
     ca8:	61bb      	str	r3, [r7, #24]
	msg.flags  = I2C_M_STOP | I2C_M_RD;
     caa:	f248 0301 	movw	r3, #32769	; 0x8001
     cae:	82fb      	strh	r3, [r7, #22]
	msg.buffer = buf;
     cb0:	68bb      	ldr	r3, [r7, #8]
     cb2:	61fb      	str	r3, [r7, #28]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     cb6:	f107 0214 	add.w	r2, r7, #20
     cba:	4611      	mov	r1, r2
     cbc:	4618      	mov	r0, r3
     cbe:	4b06      	ldr	r3, [pc, #24]	; (cd8 <i2c_m_sync_read+0x4c>)
     cc0:	4798      	blx	r3
     cc2:	6238      	str	r0, [r7, #32]

	if (ret) {
     cc4:	6a3b      	ldr	r3, [r7, #32]
     cc6:	2b00      	cmp	r3, #0
     cc8:	d001      	beq.n	cce <i2c_m_sync_read+0x42>
		return ret;
     cca:	6a3b      	ldr	r3, [r7, #32]
     ccc:	e000      	b.n	cd0 <i2c_m_sync_read+0x44>
	}

	return n;
     cce:	88fb      	ldrh	r3, [r7, #6]
}
     cd0:	4618      	mov	r0, r3
     cd2:	3728      	adds	r7, #40	; 0x28
     cd4:	46bd      	mov	sp, r7
     cd6:	bd80      	pop	{r7, pc}
     cd8:	00002cf9 	.word	0x00002cf9

00000cdc <i2c_m_sync_write>:

/**
 * \brief Sync version of I2C I/O write
 */
static int32_t i2c_m_sync_write(struct io_descriptor *io, const uint8_t *buf, const uint16_t n)
{
     cdc:	b580      	push	{r7, lr}
     cde:	b08a      	sub	sp, #40	; 0x28
     ce0:	af00      	add	r7, sp, #0
     ce2:	60f8      	str	r0, [r7, #12]
     ce4:	60b9      	str	r1, [r7, #8]
     ce6:	4613      	mov	r3, r2
     ce8:	80fb      	strh	r3, [r7, #6]
	struct i2c_m_sync_desc *i2c = CONTAINER_OF(io, struct i2c_m_sync_desc, io);
     cea:	68fb      	ldr	r3, [r7, #12]
     cec:	3b14      	subs	r3, #20
     cee:	627b      	str	r3, [r7, #36]	; 0x24
	struct _i2c_m_msg       msg;
	int32_t                 ret;

	msg.addr   = i2c->slave_addr;
     cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     cf2:	8b9b      	ldrh	r3, [r3, #28]
     cf4:	82bb      	strh	r3, [r7, #20]
	msg.len    = n;
     cf6:	88fb      	ldrh	r3, [r7, #6]
     cf8:	61bb      	str	r3, [r7, #24]
	msg.flags  = I2C_M_STOP;
     cfa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
     cfe:	82fb      	strh	r3, [r7, #22]
	msg.buffer = (uint8_t *)buf;
     d00:	68bb      	ldr	r3, [r7, #8]
     d02:	61fb      	str	r3, [r7, #28]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     d06:	f107 0214 	add.w	r2, r7, #20
     d0a:	4611      	mov	r1, r2
     d0c:	4618      	mov	r0, r3
     d0e:	4b06      	ldr	r3, [pc, #24]	; (d28 <i2c_m_sync_write+0x4c>)
     d10:	4798      	blx	r3
     d12:	6238      	str	r0, [r7, #32]

	if (ret) {
     d14:	6a3b      	ldr	r3, [r7, #32]
     d16:	2b00      	cmp	r3, #0
     d18:	d001      	beq.n	d1e <i2c_m_sync_write+0x42>
		return ret;
     d1a:	6a3b      	ldr	r3, [r7, #32]
     d1c:	e000      	b.n	d20 <i2c_m_sync_write+0x44>
	}

	return n;
     d1e:	88fb      	ldrh	r3, [r7, #6]
}
     d20:	4618      	mov	r0, r3
     d22:	3728      	adds	r7, #40	; 0x28
     d24:	46bd      	mov	sp, r7
     d26:	bd80      	pop	{r7, pc}
     d28:	00002cf9 	.word	0x00002cf9

00000d2c <i2c_m_sync_init>:

/**
 * \brief Sync version of i2c initialize
 */
int32_t i2c_m_sync_init(struct i2c_m_sync_desc *i2c, void *hw)
{
     d2c:	b580      	push	{r7, lr}
     d2e:	b084      	sub	sp, #16
     d30:	af00      	add	r7, sp, #0
     d32:	6078      	str	r0, [r7, #4]
     d34:	6039      	str	r1, [r7, #0]
	int32_t init_status;
	ASSERT(i2c);
     d36:	687b      	ldr	r3, [r7, #4]
     d38:	2b00      	cmp	r3, #0
     d3a:	bf14      	ite	ne
     d3c:	2301      	movne	r3, #1
     d3e:	2300      	moveq	r3, #0
     d40:	b2db      	uxtb	r3, r3
     d42:	225e      	movs	r2, #94	; 0x5e
     d44:	490c      	ldr	r1, [pc, #48]	; (d78 <i2c_m_sync_init+0x4c>)
     d46:	4618      	mov	r0, r3
     d48:	4b0c      	ldr	r3, [pc, #48]	; (d7c <i2c_m_sync_init+0x50>)
     d4a:	4798      	blx	r3

	init_status = _i2c_m_sync_init(&i2c->device, hw);
     d4c:	687b      	ldr	r3, [r7, #4]
     d4e:	6839      	ldr	r1, [r7, #0]
     d50:	4618      	mov	r0, r3
     d52:	4b0b      	ldr	r3, [pc, #44]	; (d80 <i2c_m_sync_init+0x54>)
     d54:	4798      	blx	r3
     d56:	60f8      	str	r0, [r7, #12]
	if (init_status) {
     d58:	68fb      	ldr	r3, [r7, #12]
     d5a:	2b00      	cmp	r3, #0
     d5c:	d001      	beq.n	d62 <i2c_m_sync_init+0x36>
		return init_status;
     d5e:	68fb      	ldr	r3, [r7, #12]
     d60:	e006      	b.n	d70 <i2c_m_sync_init+0x44>
	}

	/* Init I/O */
	i2c->io.read  = i2c_m_sync_read;
     d62:	687b      	ldr	r3, [r7, #4]
     d64:	4a07      	ldr	r2, [pc, #28]	; (d84 <i2c_m_sync_init+0x58>)
     d66:	619a      	str	r2, [r3, #24]
	i2c->io.write = i2c_m_sync_write;
     d68:	687b      	ldr	r3, [r7, #4]
     d6a:	4a07      	ldr	r2, [pc, #28]	; (d88 <i2c_m_sync_init+0x5c>)
     d6c:	615a      	str	r2, [r3, #20]

	return ERR_NONE;
     d6e:	2300      	movs	r3, #0
}
     d70:	4618      	mov	r0, r3
     d72:	3710      	adds	r7, #16
     d74:	46bd      	mov	sp, r7
     d76:	bd80      	pop	{r7, pc}
     d78:	00009f68 	.word	0x00009f68
     d7c:	000014a9 	.word	0x000014a9
     d80:	00002af5 	.word	0x00002af5
     d84:	00000c8d 	.word	0x00000c8d
     d88:	00000cdd 	.word	0x00000cdd

00000d8c <i2c_m_sync_enable>:

/**
 * \brief Sync version of i2c enable
 */
int32_t i2c_m_sync_enable(struct i2c_m_sync_desc *i2c)
{
     d8c:	b580      	push	{r7, lr}
     d8e:	b082      	sub	sp, #8
     d90:	af00      	add	r7, sp, #0
     d92:	6078      	str	r0, [r7, #4]
	return _i2c_m_sync_enable(&i2c->device);
     d94:	687b      	ldr	r3, [r7, #4]
     d96:	4618      	mov	r0, r3
     d98:	4b03      	ldr	r3, [pc, #12]	; (da8 <i2c_m_sync_enable+0x1c>)
     d9a:	4798      	blx	r3
     d9c:	4603      	mov	r3, r0
}
     d9e:	4618      	mov	r0, r3
     da0:	3708      	adds	r7, #8
     da2:	46bd      	mov	sp, r7
     da4:	bd80      	pop	{r7, pc}
     da6:	bf00      	nop
     da8:	00002b3d 	.word	0x00002b3d

00000dac <i2c_m_sync_set_slaveaddr>:

/**
 * \brief Sync version of i2c set slave address
 */
int32_t i2c_m_sync_set_slaveaddr(struct i2c_m_sync_desc *i2c, int16_t addr, int32_t addr_len)
{
     dac:	b480      	push	{r7}
     dae:	b085      	sub	sp, #20
     db0:	af00      	add	r7, sp, #0
     db2:	60f8      	str	r0, [r7, #12]
     db4:	460b      	mov	r3, r1
     db6:	607a      	str	r2, [r7, #4]
     db8:	817b      	strh	r3, [r7, #10]
	return i2c->slave_addr = (addr & 0x3ff) | (addr_len & I2C_M_TEN);
     dba:	897b      	ldrh	r3, [r7, #10]
     dbc:	f3c3 0309 	ubfx	r3, r3, #0, #10
     dc0:	b21a      	sxth	r2, r3
     dc2:	687b      	ldr	r3, [r7, #4]
     dc4:	b21b      	sxth	r3, r3
     dc6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     dca:	b21b      	sxth	r3, r3
     dcc:	4313      	orrs	r3, r2
     dce:	b21b      	sxth	r3, r3
     dd0:	b29a      	uxth	r2, r3
     dd2:	68fb      	ldr	r3, [r7, #12]
     dd4:	839a      	strh	r2, [r3, #28]
     dd6:	68fb      	ldr	r3, [r7, #12]
     dd8:	8b9b      	ldrh	r3, [r3, #28]
}
     dda:	4618      	mov	r0, r3
     ddc:	3714      	adds	r7, #20
     dde:	46bd      	mov	sp, r7
     de0:	f85d 7b04 	ldr.w	r7, [sp], #4
     de4:	4770      	bx	lr

00000de6 <i2c_m_sync_get_io_descriptor>:

/**
 * \brief Retrieve I/O descriptor
 */
int32_t i2c_m_sync_get_io_descriptor(struct i2c_m_sync_desc *const i2c, struct io_descriptor **io)
{
     de6:	b480      	push	{r7}
     de8:	b083      	sub	sp, #12
     dea:	af00      	add	r7, sp, #0
     dec:	6078      	str	r0, [r7, #4]
     dee:	6039      	str	r1, [r7, #0]
	*io = &i2c->io;
     df0:	687b      	ldr	r3, [r7, #4]
     df2:	f103 0214 	add.w	r2, r3, #20
     df6:	683b      	ldr	r3, [r7, #0]
     df8:	601a      	str	r2, [r3, #0]
	return ERR_NONE;
     dfa:	2300      	movs	r3, #0
}
     dfc:	4618      	mov	r0, r3
     dfe:	370c      	adds	r7, #12
     e00:	46bd      	mov	sp, r7
     e02:	f85d 7b04 	ldr.w	r7, [sp], #4
     e06:	4770      	bx	lr

00000e08 <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
     e08:	b580      	push	{r7, lr}
     e0a:	b084      	sub	sp, #16
     e0c:	af00      	add	r7, sp, #0
     e0e:	60f8      	str	r0, [r7, #12]
     e10:	60b9      	str	r1, [r7, #8]
     e12:	4613      	mov	r3, r2
     e14:	80fb      	strh	r3, [r7, #6]
	ASSERT(io_descr && buf);
     e16:	68fb      	ldr	r3, [r7, #12]
     e18:	2b00      	cmp	r3, #0
     e1a:	d004      	beq.n	e26 <io_write+0x1e>
     e1c:	68bb      	ldr	r3, [r7, #8]
     e1e:	2b00      	cmp	r3, #0
     e20:	d001      	beq.n	e26 <io_write+0x1e>
     e22:	2301      	movs	r3, #1
     e24:	e000      	b.n	e28 <io_write+0x20>
     e26:	2300      	movs	r3, #0
     e28:	f003 0301 	and.w	r3, r3, #1
     e2c:	b2db      	uxtb	r3, r3
     e2e:	2234      	movs	r2, #52	; 0x34
     e30:	4907      	ldr	r1, [pc, #28]	; (e50 <io_write+0x48>)
     e32:	4618      	mov	r0, r3
     e34:	4b07      	ldr	r3, [pc, #28]	; (e54 <io_write+0x4c>)
     e36:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
     e38:	68fb      	ldr	r3, [r7, #12]
     e3a:	681b      	ldr	r3, [r3, #0]
     e3c:	88fa      	ldrh	r2, [r7, #6]
     e3e:	68b9      	ldr	r1, [r7, #8]
     e40:	68f8      	ldr	r0, [r7, #12]
     e42:	4798      	blx	r3
     e44:	4603      	mov	r3, r0
}
     e46:	4618      	mov	r0, r3
     e48:	3710      	adds	r7, #16
     e4a:	46bd      	mov	sp, r7
     e4c:	bd80      	pop	{r7, pc}
     e4e:	bf00      	nop
     e50:	00009f84 	.word	0x00009f84
     e54:	000014a9 	.word	0x000014a9

00000e58 <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
     e58:	b580      	push	{r7, lr}
     e5a:	b084      	sub	sp, #16
     e5c:	af00      	add	r7, sp, #0
     e5e:	60f8      	str	r0, [r7, #12]
     e60:	60b9      	str	r1, [r7, #8]
     e62:	4613      	mov	r3, r2
     e64:	80fb      	strh	r3, [r7, #6]
	ASSERT(io_descr && buf);
     e66:	68fb      	ldr	r3, [r7, #12]
     e68:	2b00      	cmp	r3, #0
     e6a:	d004      	beq.n	e76 <io_read+0x1e>
     e6c:	68bb      	ldr	r3, [r7, #8]
     e6e:	2b00      	cmp	r3, #0
     e70:	d001      	beq.n	e76 <io_read+0x1e>
     e72:	2301      	movs	r3, #1
     e74:	e000      	b.n	e78 <io_read+0x20>
     e76:	2300      	movs	r3, #0
     e78:	f003 0301 	and.w	r3, r3, #1
     e7c:	b2db      	uxtb	r3, r3
     e7e:	223d      	movs	r2, #61	; 0x3d
     e80:	4907      	ldr	r1, [pc, #28]	; (ea0 <io_read+0x48>)
     e82:	4618      	mov	r0, r3
     e84:	4b07      	ldr	r3, [pc, #28]	; (ea4 <io_read+0x4c>)
     e86:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
     e88:	68fb      	ldr	r3, [r7, #12]
     e8a:	685b      	ldr	r3, [r3, #4]
     e8c:	88fa      	ldrh	r2, [r7, #6]
     e8e:	68b9      	ldr	r1, [r7, #8]
     e90:	68f8      	ldr	r0, [r7, #12]
     e92:	4798      	blx	r3
     e94:	4603      	mov	r3, r0
}
     e96:	4618      	mov	r0, r3
     e98:	3710      	adds	r7, #16
     e9a:	46bd      	mov	sp, r7
     e9c:	bd80      	pop	{r7, pc}
     e9e:	bf00      	nop
     ea0:	00009f84 	.word	0x00009f84
     ea4:	000014a9 	.word	0x000014a9

00000ea8 <list_get_head>:
 *
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
     ea8:	b480      	push	{r7}
     eaa:	b083      	sub	sp, #12
     eac:	af00      	add	r7, sp, #0
     eae:	6078      	str	r0, [r7, #4]
	return (void *)list->head;
     eb0:	687b      	ldr	r3, [r7, #4]
     eb2:	681b      	ldr	r3, [r3, #0]
}
     eb4:	4618      	mov	r0, r3
     eb6:	370c      	adds	r7, #12
     eb8:	46bd      	mov	sp, r7
     eba:	f85d 7b04 	ldr.w	r7, [sp], #4
     ebe:	4770      	bx	lr

00000ec0 <list_get_next_element>:
 *
 * \return A pointer to the next list element or NULL if there is not next
 * element
 */
static inline void *list_get_next_element(const void *const element)
{
     ec0:	b480      	push	{r7}
     ec2:	b083      	sub	sp, #12
     ec4:	af00      	add	r7, sp, #0
     ec6:	6078      	str	r0, [r7, #4]
	return element ? ((struct list_element *)element)->next : NULL;
     ec8:	687b      	ldr	r3, [r7, #4]
     eca:	2b00      	cmp	r3, #0
     ecc:	d002      	beq.n	ed4 <list_get_next_element+0x14>
     ece:	687b      	ldr	r3, [r7, #4]
     ed0:	681b      	ldr	r3, [r3, #0]
     ed2:	e000      	b.n	ed6 <list_get_next_element+0x16>
     ed4:	2300      	movs	r3, #0
}
     ed6:	4618      	mov	r0, r3
     ed8:	370c      	adds	r7, #12
     eda:	46bd      	mov	sp, r7
     edc:	f85d 7b04 	ldr.w	r7, [sp], #4
     ee0:	4770      	bx	lr
	...

00000ee4 <timer_init>:

/**
 * \brief Initialize timer
 */
int32_t timer_init(struct timer_descriptor *const descr, void *const hw, struct _timer_hpl_interface *const func)
{
     ee4:	b580      	push	{r7, lr}
     ee6:	b084      	sub	sp, #16
     ee8:	af00      	add	r7, sp, #0
     eea:	60f8      	str	r0, [r7, #12]
     eec:	60b9      	str	r1, [r7, #8]
     eee:	607a      	str	r2, [r7, #4]
	ASSERT(descr && hw);
     ef0:	68fb      	ldr	r3, [r7, #12]
     ef2:	2b00      	cmp	r3, #0
     ef4:	d004      	beq.n	f00 <timer_init+0x1c>
     ef6:	68bb      	ldr	r3, [r7, #8]
     ef8:	2b00      	cmp	r3, #0
     efa:	d001      	beq.n	f00 <timer_init+0x1c>
     efc:	2301      	movs	r3, #1
     efe:	e000      	b.n	f02 <timer_init+0x1e>
     f00:	2300      	movs	r3, #0
     f02:	f003 0301 	and.w	r3, r3, #1
     f06:	b2db      	uxtb	r3, r3
     f08:	223b      	movs	r2, #59	; 0x3b
     f0a:	490a      	ldr	r1, [pc, #40]	; (f34 <timer_init+0x50>)
     f0c:	4618      	mov	r0, r3
     f0e:	4b0a      	ldr	r3, [pc, #40]	; (f38 <timer_init+0x54>)
     f10:	4798      	blx	r3
	_timer_init(&descr->device, hw);
     f12:	68fb      	ldr	r3, [r7, #12]
     f14:	68b9      	ldr	r1, [r7, #8]
     f16:	4618      	mov	r0, r3
     f18:	4b08      	ldr	r3, [pc, #32]	; (f3c <timer_init+0x58>)
     f1a:	4798      	blx	r3
	descr->time                           = 0;
     f1c:	68fb      	ldr	r3, [r7, #12]
     f1e:	2200      	movs	r2, #0
     f20:	611a      	str	r2, [r3, #16]
	descr->device.timer_cb.period_expired = timer_process_counted;
     f22:	68fb      	ldr	r3, [r7, #12]
     f24:	4a06      	ldr	r2, [pc, #24]	; (f40 <timer_init+0x5c>)
     f26:	601a      	str	r2, [r3, #0]

	return ERR_NONE;
     f28:	2300      	movs	r3, #0
}
     f2a:	4618      	mov	r0, r3
     f2c:	3710      	adds	r7, #16
     f2e:	46bd      	mov	sp, r7
     f30:	bd80      	pop	{r7, pc}
     f32:	bf00      	nop
     f34:	00009f98 	.word	0x00009f98
     f38:	000014a9 	.word	0x000014a9
     f3c:	00003401 	.word	0x00003401
     f40:	0000119d 	.word	0x0000119d

00000f44 <timer_start>:

/**
 * \brief Start timer
 */
int32_t timer_start(struct timer_descriptor *const descr)
{
     f44:	b580      	push	{r7, lr}
     f46:	b082      	sub	sp, #8
     f48:	af00      	add	r7, sp, #0
     f4a:	6078      	str	r0, [r7, #4]
	ASSERT(descr);
     f4c:	687b      	ldr	r3, [r7, #4]
     f4e:	2b00      	cmp	r3, #0
     f50:	bf14      	ite	ne
     f52:	2301      	movne	r3, #1
     f54:	2300      	moveq	r3, #0
     f56:	b2db      	uxtb	r3, r3
     f58:	2253      	movs	r2, #83	; 0x53
     f5a:	490b      	ldr	r1, [pc, #44]	; (f88 <timer_start+0x44>)
     f5c:	4618      	mov	r0, r3
     f5e:	4b0b      	ldr	r3, [pc, #44]	; (f8c <timer_start+0x48>)
     f60:	4798      	blx	r3
	if (_timer_is_started(&descr->device)) {
     f62:	687b      	ldr	r3, [r7, #4]
     f64:	4618      	mov	r0, r3
     f66:	4b0a      	ldr	r3, [pc, #40]	; (f90 <timer_start+0x4c>)
     f68:	4798      	blx	r3
     f6a:	4603      	mov	r3, r0
     f6c:	2b00      	cmp	r3, #0
     f6e:	d002      	beq.n	f76 <timer_start+0x32>
		return ERR_DENIED;
     f70:	f06f 0310 	mvn.w	r3, #16
     f74:	e004      	b.n	f80 <timer_start+0x3c>
	}
	_timer_start(&descr->device);
     f76:	687b      	ldr	r3, [r7, #4]
     f78:	4618      	mov	r0, r3
     f7a:	4b06      	ldr	r3, [pc, #24]	; (f94 <timer_start+0x50>)
     f7c:	4798      	blx	r3

	return ERR_NONE;
     f7e:	2300      	movs	r3, #0
}
     f80:	4618      	mov	r0, r3
     f82:	3708      	adds	r7, #8
     f84:	46bd      	mov	sp, r7
     f86:	bd80      	pop	{r7, pc}
     f88:	00009f98 	.word	0x00009f98
     f8c:	000014a9 	.word	0x000014a9
     f90:	000036f1 	.word	0x000036f1
     f94:	000036b1 	.word	0x000036b1

00000f98 <timer_stop>:

/**
 * \brief Stop timer
 */
int32_t timer_stop(struct timer_descriptor *const descr)
{
     f98:	b580      	push	{r7, lr}
     f9a:	b082      	sub	sp, #8
     f9c:	af00      	add	r7, sp, #0
     f9e:	6078      	str	r0, [r7, #4]
	ASSERT(descr);
     fa0:	687b      	ldr	r3, [r7, #4]
     fa2:	2b00      	cmp	r3, #0
     fa4:	bf14      	ite	ne
     fa6:	2301      	movne	r3, #1
     fa8:	2300      	moveq	r3, #0
     faa:	b2db      	uxtb	r3, r3
     fac:	2261      	movs	r2, #97	; 0x61
     fae:	490d      	ldr	r1, [pc, #52]	; (fe4 <timer_stop+0x4c>)
     fb0:	4618      	mov	r0, r3
     fb2:	4b0d      	ldr	r3, [pc, #52]	; (fe8 <timer_stop+0x50>)
     fb4:	4798      	blx	r3
	if (!_timer_is_started(&descr->device)) {
     fb6:	687b      	ldr	r3, [r7, #4]
     fb8:	4618      	mov	r0, r3
     fba:	4b0c      	ldr	r3, [pc, #48]	; (fec <timer_stop+0x54>)
     fbc:	4798      	blx	r3
     fbe:	4603      	mov	r3, r0
     fc0:	f083 0301 	eor.w	r3, r3, #1
     fc4:	b2db      	uxtb	r3, r3
     fc6:	2b00      	cmp	r3, #0
     fc8:	d002      	beq.n	fd0 <timer_stop+0x38>
		return ERR_DENIED;
     fca:	f06f 0310 	mvn.w	r3, #16
     fce:	e004      	b.n	fda <timer_stop+0x42>
	}
	_timer_stop(&descr->device);
     fd0:	687b      	ldr	r3, [r7, #4]
     fd2:	4618      	mov	r0, r3
     fd4:	4b06      	ldr	r3, [pc, #24]	; (ff0 <timer_stop+0x58>)
     fd6:	4798      	blx	r3

	return ERR_NONE;
     fd8:	2300      	movs	r3, #0
}
     fda:	4618      	mov	r0, r3
     fdc:	3708      	adds	r7, #8
     fde:	46bd      	mov	sp, r7
     fe0:	bd80      	pop	{r7, pc}
     fe2:	bf00      	nop
     fe4:	00009f98 	.word	0x00009f98
     fe8:	000014a9 	.word	0x000014a9
     fec:	000036f1 	.word	0x000036f1
     ff0:	000036d1 	.word	0x000036d1

00000ff4 <timer_add_task>:

/**
 * \brief Add timer task
 */
int32_t timer_add_task(struct timer_descriptor *const descr, struct timer_task *const task)
{
     ff4:	b580      	push	{r7, lr}
     ff6:	b084      	sub	sp, #16
     ff8:	af00      	add	r7, sp, #0
     ffa:	6078      	str	r0, [r7, #4]
     ffc:	6039      	str	r1, [r7, #0]
	ASSERT(descr && task);
     ffe:	687b      	ldr	r3, [r7, #4]
    1000:	2b00      	cmp	r3, #0
    1002:	d004      	beq.n	100e <timer_add_task+0x1a>
    1004:	683b      	ldr	r3, [r7, #0]
    1006:	2b00      	cmp	r3, #0
    1008:	d001      	beq.n	100e <timer_add_task+0x1a>
    100a:	2301      	movs	r3, #1
    100c:	e000      	b.n	1010 <timer_add_task+0x1c>
    100e:	2300      	movs	r3, #0
    1010:	f003 0301 	and.w	r3, r3, #1
    1014:	b2db      	uxtb	r3, r3
    1016:	227a      	movs	r2, #122	; 0x7a
    1018:	492d      	ldr	r1, [pc, #180]	; (10d0 <timer_add_task+0xdc>)
    101a:	4618      	mov	r0, r3
    101c:	4b2d      	ldr	r3, [pc, #180]	; (10d4 <timer_add_task+0xe0>)
    101e:	4798      	blx	r3

	descr->flags |= TIMER_FLAG_QUEUE_IS_TAKEN;
    1020:	687b      	ldr	r3, [r7, #4]
    1022:	7e1b      	ldrb	r3, [r3, #24]
    1024:	b2db      	uxtb	r3, r3
    1026:	f043 0301 	orr.w	r3, r3, #1
    102a:	b2da      	uxtb	r2, r3
    102c:	687b      	ldr	r3, [r7, #4]
    102e:	761a      	strb	r2, [r3, #24]
	if (is_list_element(&descr->tasks, task)) {
    1030:	687b      	ldr	r3, [r7, #4]
    1032:	3314      	adds	r3, #20
    1034:	6839      	ldr	r1, [r7, #0]
    1036:	4618      	mov	r0, r3
    1038:	4b27      	ldr	r3, [pc, #156]	; (10d8 <timer_add_task+0xe4>)
    103a:	4798      	blx	r3
    103c:	4603      	mov	r3, r0
    103e:	2b00      	cmp	r3, #0
    1040:	d00f      	beq.n	1062 <timer_add_task+0x6e>
		descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    1042:	687b      	ldr	r3, [r7, #4]
    1044:	7e1b      	ldrb	r3, [r3, #24]
    1046:	b2db      	uxtb	r3, r3
    1048:	f023 0301 	bic.w	r3, r3, #1
    104c:	b2da      	uxtb	r2, r3
    104e:	687b      	ldr	r3, [r7, #4]
    1050:	761a      	strb	r2, [r3, #24]
		ASSERT(false);
    1052:	227f      	movs	r2, #127	; 0x7f
    1054:	491e      	ldr	r1, [pc, #120]	; (10d0 <timer_add_task+0xdc>)
    1056:	2000      	movs	r0, #0
    1058:	4b1e      	ldr	r3, [pc, #120]	; (10d4 <timer_add_task+0xe0>)
    105a:	4798      	blx	r3
		return ERR_ALREADY_INITIALIZED;
    105c:	f06f 0311 	mvn.w	r3, #17
    1060:	e032      	b.n	10c8 <timer_add_task+0xd4>
	}
	task->time_label = descr->time;
    1062:	687b      	ldr	r3, [r7, #4]
    1064:	691a      	ldr	r2, [r3, #16]
    1066:	683b      	ldr	r3, [r7, #0]
    1068:	605a      	str	r2, [r3, #4]
	timer_add_timer_task(&descr->tasks, task, descr->time);
    106a:	687b      	ldr	r3, [r7, #4]
    106c:	f103 0014 	add.w	r0, r3, #20
    1070:	687b      	ldr	r3, [r7, #4]
    1072:	691b      	ldr	r3, [r3, #16]
    1074:	461a      	mov	r2, r3
    1076:	6839      	ldr	r1, [r7, #0]
    1078:	4b18      	ldr	r3, [pc, #96]	; (10dc <timer_add_task+0xe8>)
    107a:	4798      	blx	r3

	descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    107c:	687b      	ldr	r3, [r7, #4]
    107e:	7e1b      	ldrb	r3, [r3, #24]
    1080:	b2db      	uxtb	r3, r3
    1082:	f023 0301 	bic.w	r3, r3, #1
    1086:	b2da      	uxtb	r2, r3
    1088:	687b      	ldr	r3, [r7, #4]
    108a:	761a      	strb	r2, [r3, #24]
	if (descr->flags & TIMER_FLAG_INTERRUPT_TRIGERRED) {
    108c:	687b      	ldr	r3, [r7, #4]
    108e:	7e1b      	ldrb	r3, [r3, #24]
    1090:	b2db      	uxtb	r3, r3
    1092:	f003 0302 	and.w	r3, r3, #2
    1096:	2b00      	cmp	r3, #0
    1098:	d015      	beq.n	10c6 <timer_add_task+0xd2>
		CRITICAL_SECTION_ENTER()
    109a:	f107 030c 	add.w	r3, r7, #12
    109e:	4618      	mov	r0, r3
    10a0:	4b0f      	ldr	r3, [pc, #60]	; (10e0 <timer_add_task+0xec>)
    10a2:	4798      	blx	r3
		descr->flags &= ~TIMER_FLAG_INTERRUPT_TRIGERRED;
    10a4:	687b      	ldr	r3, [r7, #4]
    10a6:	7e1b      	ldrb	r3, [r3, #24]
    10a8:	b2db      	uxtb	r3, r3
    10aa:	f023 0302 	bic.w	r3, r3, #2
    10ae:	b2da      	uxtb	r2, r3
    10b0:	687b      	ldr	r3, [r7, #4]
    10b2:	761a      	strb	r2, [r3, #24]
		_timer_set_irq(&descr->device);
    10b4:	687b      	ldr	r3, [r7, #4]
    10b6:	4618      	mov	r0, r3
    10b8:	4b0a      	ldr	r3, [pc, #40]	; (10e4 <timer_add_task+0xf0>)
    10ba:	4798      	blx	r3
		CRITICAL_SECTION_LEAVE()
    10bc:	f107 030c 	add.w	r3, r7, #12
    10c0:	4618      	mov	r0, r3
    10c2:	4b09      	ldr	r3, [pc, #36]	; (10e8 <timer_add_task+0xf4>)
    10c4:	4798      	blx	r3
	}

	return ERR_NONE;
    10c6:	2300      	movs	r3, #0
}
    10c8:	4618      	mov	r0, r3
    10ca:	3710      	adds	r7, #16
    10cc:	46bd      	mov	sp, r7
    10ce:	bd80      	pop	{r7, pc}
    10d0:	00009f98 	.word	0x00009f98
    10d4:	000014a9 	.word	0x000014a9
    10d8:	000014d1 	.word	0x000014d1
    10dc:	000010ed 	.word	0x000010ed
    10e0:	00000bb1 	.word	0x00000bb1
    10e4:	00003721 	.word	0x00003721
    10e8:	00000bd7 	.word	0x00000bd7

000010ec <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
    10ec:	b580      	push	{r7, lr}
    10ee:	b088      	sub	sp, #32
    10f0:	af00      	add	r7, sp, #0
    10f2:	60f8      	str	r0, [r7, #12]
    10f4:	60b9      	str	r1, [r7, #8]
    10f6:	607a      	str	r2, [r7, #4]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);
    10f8:	2300      	movs	r3, #0
    10fa:	61bb      	str	r3, [r7, #24]
    10fc:	68f8      	ldr	r0, [r7, #12]
    10fe:	4b23      	ldr	r3, [pc, #140]	; (118c <timer_add_timer_task+0xa0>)
    1100:	4798      	blx	r3
    1102:	6138      	str	r0, [r7, #16]

	if (!head) {
    1104:	693b      	ldr	r3, [r7, #16]
    1106:	2b00      	cmp	r3, #0
    1108:	d104      	bne.n	1114 <timer_add_timer_task+0x28>
		list_insert_as_head(list, new_task);
    110a:	68b9      	ldr	r1, [r7, #8]
    110c:	68f8      	ldr	r0, [r7, #12]
    110e:	4b20      	ldr	r3, [pc, #128]	; (1190 <timer_add_timer_task+0xa4>)
    1110:	4798      	blx	r3
		return;
    1112:	e037      	b.n	1184 <timer_add_timer_task+0x98>
	}

	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    1114:	693b      	ldr	r3, [r7, #16]
    1116:	61fb      	str	r3, [r7, #28]
    1118:	e022      	b.n	1160 <timer_add_timer_task+0x74>
		uint32_t time_left;

		if (it->time_label <= time) {
    111a:	69fb      	ldr	r3, [r7, #28]
    111c:	685a      	ldr	r2, [r3, #4]
    111e:	687b      	ldr	r3, [r7, #4]
    1120:	429a      	cmp	r2, r3
    1122:	d808      	bhi.n	1136 <timer_add_timer_task+0x4a>
			time_left = it->interval - (time - it->time_label);
    1124:	69fb      	ldr	r3, [r7, #28]
    1126:	689a      	ldr	r2, [r3, #8]
    1128:	69fb      	ldr	r3, [r7, #28]
    112a:	6859      	ldr	r1, [r3, #4]
    112c:	687b      	ldr	r3, [r7, #4]
    112e:	1acb      	subs	r3, r1, r3
    1130:	4413      	add	r3, r2
    1132:	617b      	str	r3, [r7, #20]
    1134:	e009      	b.n	114a <timer_add_timer_task+0x5e>
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    1136:	69fb      	ldr	r3, [r7, #28]
    1138:	689a      	ldr	r2, [r3, #8]
    113a:	69fb      	ldr	r3, [r7, #28]
    113c:	685b      	ldr	r3, [r3, #4]
    113e:	441a      	add	r2, r3
    1140:	687b      	ldr	r3, [r7, #4]
    1142:	425b      	negs	r3, r3
    1144:	4413      	add	r3, r2
    1146:	3301      	adds	r3, #1
    1148:	617b      	str	r3, [r7, #20]
		}
		if (time_left >= new_task->interval)
    114a:	68bb      	ldr	r3, [r7, #8]
    114c:	689a      	ldr	r2, [r3, #8]
    114e:	697b      	ldr	r3, [r7, #20]
    1150:	429a      	cmp	r2, r3
    1152:	d909      	bls.n	1168 <timer_add_timer_task+0x7c>
			break;
		prev = it;
    1154:	69fb      	ldr	r3, [r7, #28]
    1156:	61bb      	str	r3, [r7, #24]
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    1158:	69f8      	ldr	r0, [r7, #28]
    115a:	4b0e      	ldr	r3, [pc, #56]	; (1194 <timer_add_timer_task+0xa8>)
    115c:	4798      	blx	r3
    115e:	61f8      	str	r0, [r7, #28]
    1160:	69fb      	ldr	r3, [r7, #28]
    1162:	2b00      	cmp	r3, #0
    1164:	d1d9      	bne.n	111a <timer_add_timer_task+0x2e>
    1166:	e000      	b.n	116a <timer_add_timer_task+0x7e>
			break;
    1168:	bf00      	nop
	}

	if (it == head) {
    116a:	69fa      	ldr	r2, [r7, #28]
    116c:	693b      	ldr	r3, [r7, #16]
    116e:	429a      	cmp	r2, r3
    1170:	d104      	bne.n	117c <timer_add_timer_task+0x90>
		list_insert_as_head(list, new_task);
    1172:	68b9      	ldr	r1, [r7, #8]
    1174:	68f8      	ldr	r0, [r7, #12]
    1176:	4b06      	ldr	r3, [pc, #24]	; (1190 <timer_add_timer_task+0xa4>)
    1178:	4798      	blx	r3
    117a:	e003      	b.n	1184 <timer_add_timer_task+0x98>
	} else {
		list_insert_after(prev, new_task);
    117c:	68b9      	ldr	r1, [r7, #8]
    117e:	69b8      	ldr	r0, [r7, #24]
    1180:	4b05      	ldr	r3, [pc, #20]	; (1198 <timer_add_timer_task+0xac>)
    1182:	4798      	blx	r3
	}
}
    1184:	3720      	adds	r7, #32
    1186:	46bd      	mov	sp, r7
    1188:	bd80      	pop	{r7, pc}
    118a:	bf00      	nop
    118c:	00000ea9 	.word	0x00000ea9
    1190:	00001509 	.word	0x00001509
    1194:	00000ec1 	.word	0x00000ec1
    1198:	00001561 	.word	0x00001561

0000119c <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
    119c:	b580      	push	{r7, lr}
    119e:	b086      	sub	sp, #24
    11a0:	af00      	add	r7, sp, #0
    11a2:	6078      	str	r0, [r7, #4]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
    11a4:	687b      	ldr	r3, [r7, #4]
    11a6:	613b      	str	r3, [r7, #16]
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
    11a8:	693b      	ldr	r3, [r7, #16]
    11aa:	3314      	adds	r3, #20
    11ac:	4618      	mov	r0, r3
    11ae:	4b27      	ldr	r3, [pc, #156]	; (124c <timer_process_counted+0xb0>)
    11b0:	4798      	blx	r3
    11b2:	6178      	str	r0, [r7, #20]
	uint32_t                 time  = ++timer->time;
    11b4:	693b      	ldr	r3, [r7, #16]
    11b6:	691b      	ldr	r3, [r3, #16]
    11b8:	1c5a      	adds	r2, r3, #1
    11ba:	693b      	ldr	r3, [r7, #16]
    11bc:	611a      	str	r2, [r3, #16]
    11be:	693b      	ldr	r3, [r7, #16]
    11c0:	691b      	ldr	r3, [r3, #16]
    11c2:	60fb      	str	r3, [r7, #12]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
    11c4:	693b      	ldr	r3, [r7, #16]
    11c6:	7e1b      	ldrb	r3, [r3, #24]
    11c8:	b2db      	uxtb	r3, r3
    11ca:	f003 0301 	and.w	r3, r3, #1
    11ce:	2b00      	cmp	r3, #0
    11d0:	d106      	bne.n	11e0 <timer_process_counted+0x44>
    11d2:	693b      	ldr	r3, [r7, #16]
    11d4:	7e1b      	ldrb	r3, [r3, #24]
    11d6:	b2db      	uxtb	r3, r3
    11d8:	f003 0302 	and.w	r3, r3, #2
    11dc:	2b00      	cmp	r3, #0
    11de:	d027      	beq.n	1230 <timer_process_counted+0x94>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
    11e0:	693b      	ldr	r3, [r7, #16]
    11e2:	7e1b      	ldrb	r3, [r3, #24]
    11e4:	b2db      	uxtb	r3, r3
    11e6:	f043 0302 	orr.w	r3, r3, #2
    11ea:	b2da      	uxtb	r2, r3
    11ec:	693b      	ldr	r3, [r7, #16]
    11ee:	761a      	strb	r2, [r3, #24]
		return;
    11f0:	e029      	b.n	1246 <timer_process_counted+0xaa>
	}

	while (it && ((time - it->time_label) >= it->interval)) {
		struct timer_task *tmp = it;
    11f2:	697b      	ldr	r3, [r7, #20]
    11f4:	60bb      	str	r3, [r7, #8]

		list_remove_head(&timer->tasks);
    11f6:	693b      	ldr	r3, [r7, #16]
    11f8:	3314      	adds	r3, #20
    11fa:	4618      	mov	r0, r3
    11fc:	4b14      	ldr	r3, [pc, #80]	; (1250 <timer_process_counted+0xb4>)
    11fe:	4798      	blx	r3
		if (TIMER_TASK_REPEAT == tmp->mode) {
    1200:	68bb      	ldr	r3, [r7, #8]
    1202:	7c1b      	ldrb	r3, [r3, #16]
    1204:	2b01      	cmp	r3, #1
    1206:	d109      	bne.n	121c <timer_process_counted+0x80>
			tmp->time_label = time;
    1208:	68bb      	ldr	r3, [r7, #8]
    120a:	68fa      	ldr	r2, [r7, #12]
    120c:	605a      	str	r2, [r3, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
    120e:	693b      	ldr	r3, [r7, #16]
    1210:	3314      	adds	r3, #20
    1212:	68fa      	ldr	r2, [r7, #12]
    1214:	68b9      	ldr	r1, [r7, #8]
    1216:	4618      	mov	r0, r3
    1218:	4b0e      	ldr	r3, [pc, #56]	; (1254 <timer_process_counted+0xb8>)
    121a:	4798      	blx	r3
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);
    121c:	693b      	ldr	r3, [r7, #16]
    121e:	3314      	adds	r3, #20
    1220:	4618      	mov	r0, r3
    1222:	4b0a      	ldr	r3, [pc, #40]	; (124c <timer_process_counted+0xb0>)
    1224:	4798      	blx	r3
    1226:	6178      	str	r0, [r7, #20]

		tmp->cb(tmp);
    1228:	68bb      	ldr	r3, [r7, #8]
    122a:	68db      	ldr	r3, [r3, #12]
    122c:	68b8      	ldr	r0, [r7, #8]
    122e:	4798      	blx	r3
	while (it && ((time - it->time_label) >= it->interval)) {
    1230:	697b      	ldr	r3, [r7, #20]
    1232:	2b00      	cmp	r3, #0
    1234:	d007      	beq.n	1246 <timer_process_counted+0xaa>
    1236:	697b      	ldr	r3, [r7, #20]
    1238:	685b      	ldr	r3, [r3, #4]
    123a:	68fa      	ldr	r2, [r7, #12]
    123c:	1ad2      	subs	r2, r2, r3
    123e:	697b      	ldr	r3, [r7, #20]
    1240:	689b      	ldr	r3, [r3, #8]
    1242:	429a      	cmp	r2, r3
    1244:	d2d5      	bcs.n	11f2 <timer_process_counted+0x56>
	}
}
    1246:	3718      	adds	r7, #24
    1248:	46bd      	mov	sp, r7
    124a:	bd80      	pop	{r7, pc}
    124c:	00000ea9 	.word	0x00000ea9
    1250:	00001585 	.word	0x00001585
    1254:	000010ed 	.word	0x000010ed

00001258 <usart_sync_init>:

/**
 * \brief Initialize usart interface
 */
int32_t usart_sync_init(struct usart_sync_descriptor *const descr, void *const hw, void *const func)
{
    1258:	b580      	push	{r7, lr}
    125a:	b086      	sub	sp, #24
    125c:	af00      	add	r7, sp, #0
    125e:	60f8      	str	r0, [r7, #12]
    1260:	60b9      	str	r1, [r7, #8]
    1262:	607a      	str	r2, [r7, #4]
	int32_t init_status;
	ASSERT(descr && hw);
    1264:	68fb      	ldr	r3, [r7, #12]
    1266:	2b00      	cmp	r3, #0
    1268:	d004      	beq.n	1274 <usart_sync_init+0x1c>
    126a:	68bb      	ldr	r3, [r7, #8]
    126c:	2b00      	cmp	r3, #0
    126e:	d001      	beq.n	1274 <usart_sync_init+0x1c>
    1270:	2301      	movs	r3, #1
    1272:	e000      	b.n	1276 <usart_sync_init+0x1e>
    1274:	2300      	movs	r3, #0
    1276:	f003 0301 	and.w	r3, r3, #1
    127a:	b2db      	uxtb	r3, r3
    127c:	2234      	movs	r2, #52	; 0x34
    127e:	490d      	ldr	r1, [pc, #52]	; (12b4 <usart_sync_init+0x5c>)
    1280:	4618      	mov	r0, r3
    1282:	4b0d      	ldr	r3, [pc, #52]	; (12b8 <usart_sync_init+0x60>)
    1284:	4798      	blx	r3
	init_status = _usart_sync_init(&descr->device, hw);
    1286:	68fb      	ldr	r3, [r7, #12]
    1288:	3308      	adds	r3, #8
    128a:	68b9      	ldr	r1, [r7, #8]
    128c:	4618      	mov	r0, r3
    128e:	4b0b      	ldr	r3, [pc, #44]	; (12bc <usart_sync_init+0x64>)
    1290:	4798      	blx	r3
    1292:	6178      	str	r0, [r7, #20]
	if (init_status) {
    1294:	697b      	ldr	r3, [r7, #20]
    1296:	2b00      	cmp	r3, #0
    1298:	d001      	beq.n	129e <usart_sync_init+0x46>
		return init_status;
    129a:	697b      	ldr	r3, [r7, #20]
    129c:	e006      	b.n	12ac <usart_sync_init+0x54>
	}

	descr->io.read  = usart_sync_read;
    129e:	68fb      	ldr	r3, [r7, #12]
    12a0:	4a07      	ldr	r2, [pc, #28]	; (12c0 <usart_sync_init+0x68>)
    12a2:	605a      	str	r2, [r3, #4]
	descr->io.write = usart_sync_write;
    12a4:	68fb      	ldr	r3, [r7, #12]
    12a6:	4a07      	ldr	r2, [pc, #28]	; (12c4 <usart_sync_init+0x6c>)
    12a8:	601a      	str	r2, [r3, #0]

	return ERR_NONE;
    12aa:	2300      	movs	r3, #0
}
    12ac:	4618      	mov	r0, r3
    12ae:	3718      	adds	r7, #24
    12b0:	46bd      	mov	sp, r7
    12b2:	bd80      	pop	{r7, pc}
    12b4:	00009fb0 	.word	0x00009fb0
    12b8:	000014a9 	.word	0x000014a9
    12bc:	000024b1 	.word	0x000024b1
    12c0:	00001415 	.word	0x00001415
    12c4:	0000134d 	.word	0x0000134d

000012c8 <usart_sync_enable>:

/**
 * \brief Enable usart interface
 */
int32_t usart_sync_enable(struct usart_sync_descriptor *const descr)
{
    12c8:	b580      	push	{r7, lr}
    12ca:	b082      	sub	sp, #8
    12cc:	af00      	add	r7, sp, #0
    12ce:	6078      	str	r0, [r7, #4]
	ASSERT(descr);
    12d0:	687b      	ldr	r3, [r7, #4]
    12d2:	2b00      	cmp	r3, #0
    12d4:	bf14      	ite	ne
    12d6:	2301      	movne	r3, #1
    12d8:	2300      	moveq	r3, #0
    12da:	b2db      	uxtb	r3, r3
    12dc:	2253      	movs	r2, #83	; 0x53
    12de:	4907      	ldr	r1, [pc, #28]	; (12fc <usart_sync_enable+0x34>)
    12e0:	4618      	mov	r0, r3
    12e2:	4b07      	ldr	r3, [pc, #28]	; (1300 <usart_sync_enable+0x38>)
    12e4:	4798      	blx	r3
	_usart_sync_enable(&descr->device);
    12e6:	687b      	ldr	r3, [r7, #4]
    12e8:	3308      	adds	r3, #8
    12ea:	4618      	mov	r0, r3
    12ec:	4b05      	ldr	r3, [pc, #20]	; (1304 <usart_sync_enable+0x3c>)
    12ee:	4798      	blx	r3

	return ERR_NONE;
    12f0:	2300      	movs	r3, #0
}
    12f2:	4618      	mov	r0, r3
    12f4:	3708      	adds	r7, #8
    12f6:	46bd      	mov	sp, r7
    12f8:	bd80      	pop	{r7, pc}
    12fa:	bf00      	nop
    12fc:	00009fb0 	.word	0x00009fb0
    1300:	000014a9 	.word	0x000014a9
    1304:	000024f5 	.word	0x000024f5

00001308 <usart_sync_get_io_descriptor>:

/**
 * \brief Retrieve I/O descriptor
 */
int32_t usart_sync_get_io_descriptor(struct usart_sync_descriptor *const descr, struct io_descriptor **io)
{
    1308:	b580      	push	{r7, lr}
    130a:	b082      	sub	sp, #8
    130c:	af00      	add	r7, sp, #0
    130e:	6078      	str	r0, [r7, #4]
    1310:	6039      	str	r1, [r7, #0]
	ASSERT(descr && io);
    1312:	687b      	ldr	r3, [r7, #4]
    1314:	2b00      	cmp	r3, #0
    1316:	d004      	beq.n	1322 <usart_sync_get_io_descriptor+0x1a>
    1318:	683b      	ldr	r3, [r7, #0]
    131a:	2b00      	cmp	r3, #0
    131c:	d001      	beq.n	1322 <usart_sync_get_io_descriptor+0x1a>
    131e:	2301      	movs	r3, #1
    1320:	e000      	b.n	1324 <usart_sync_get_io_descriptor+0x1c>
    1322:	2300      	movs	r3, #0
    1324:	f003 0301 	and.w	r3, r3, #1
    1328:	b2db      	uxtb	r3, r3
    132a:	2269      	movs	r2, #105	; 0x69
    132c:	4905      	ldr	r1, [pc, #20]	; (1344 <usart_sync_get_io_descriptor+0x3c>)
    132e:	4618      	mov	r0, r3
    1330:	4b05      	ldr	r3, [pc, #20]	; (1348 <usart_sync_get_io_descriptor+0x40>)
    1332:	4798      	blx	r3

	*io = &descr->io;
    1334:	687a      	ldr	r2, [r7, #4]
    1336:	683b      	ldr	r3, [r7, #0]
    1338:	601a      	str	r2, [r3, #0]
	return ERR_NONE;
    133a:	2300      	movs	r3, #0
}
    133c:	4618      	mov	r0, r3
    133e:	3708      	adds	r7, #8
    1340:	46bd      	mov	sp, r7
    1342:	bd80      	pop	{r7, pc}
    1344:	00009fb0 	.word	0x00009fb0
    1348:	000014a9 	.word	0x000014a9

0000134c <usart_sync_write>:
 * \param[in] length The number of bytes to write
 *
 * \return The number of bytes written.
 */
static int32_t usart_sync_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    134c:	b580      	push	{r7, lr}
    134e:	b086      	sub	sp, #24
    1350:	af00      	add	r7, sp, #0
    1352:	60f8      	str	r0, [r7, #12]
    1354:	60b9      	str	r1, [r7, #8]
    1356:	4613      	mov	r3, r2
    1358:	80fb      	strh	r3, [r7, #6]
	uint32_t                      offset = 0;
    135a:	2300      	movs	r3, #0
    135c:	617b      	str	r3, [r7, #20]
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);
    135e:	68fb      	ldr	r3, [r7, #12]
    1360:	613b      	str	r3, [r7, #16]

	ASSERT(io_descr && buf && length);
    1362:	68fb      	ldr	r3, [r7, #12]
    1364:	2b00      	cmp	r3, #0
    1366:	d007      	beq.n	1378 <usart_sync_write+0x2c>
    1368:	68bb      	ldr	r3, [r7, #8]
    136a:	2b00      	cmp	r3, #0
    136c:	d004      	beq.n	1378 <usart_sync_write+0x2c>
    136e:	88fb      	ldrh	r3, [r7, #6]
    1370:	2b00      	cmp	r3, #0
    1372:	d001      	beq.n	1378 <usart_sync_write+0x2c>
    1374:	2301      	movs	r3, #1
    1376:	e000      	b.n	137a <usart_sync_write+0x2e>
    1378:	2300      	movs	r3, #0
    137a:	f003 0301 	and.w	r3, r3, #1
    137e:	b2db      	uxtb	r3, r3
    1380:	22f1      	movs	r2, #241	; 0xf1
    1382:	491f      	ldr	r1, [pc, #124]	; (1400 <usart_sync_write+0xb4>)
    1384:	4618      	mov	r0, r3
    1386:	4b1f      	ldr	r3, [pc, #124]	; (1404 <usart_sync_write+0xb8>)
    1388:	4798      	blx	r3
	while (!_usart_sync_is_ready_to_send(&descr->device))
    138a:	bf00      	nop
    138c:	693b      	ldr	r3, [r7, #16]
    138e:	3308      	adds	r3, #8
    1390:	4618      	mov	r0, r3
    1392:	4b1d      	ldr	r3, [pc, #116]	; (1408 <usart_sync_write+0xbc>)
    1394:	4798      	blx	r3
    1396:	4603      	mov	r3, r0
    1398:	f083 0301 	eor.w	r3, r3, #1
    139c:	b2db      	uxtb	r3, r3
    139e:	2b00      	cmp	r3, #0
    13a0:	d1f4      	bne.n	138c <usart_sync_write+0x40>
		;
	do {
		_usart_sync_write_byte(&descr->device, buf[offset]);
    13a2:	693b      	ldr	r3, [r7, #16]
    13a4:	f103 0008 	add.w	r0, r3, #8
    13a8:	68ba      	ldr	r2, [r7, #8]
    13aa:	697b      	ldr	r3, [r7, #20]
    13ac:	4413      	add	r3, r2
    13ae:	781b      	ldrb	r3, [r3, #0]
    13b0:	4619      	mov	r1, r3
    13b2:	4b16      	ldr	r3, [pc, #88]	; (140c <usart_sync_write+0xc0>)
    13b4:	4798      	blx	r3
		while (!_usart_sync_is_ready_to_send(&descr->device))
    13b6:	bf00      	nop
    13b8:	693b      	ldr	r3, [r7, #16]
    13ba:	3308      	adds	r3, #8
    13bc:	4618      	mov	r0, r3
    13be:	4b12      	ldr	r3, [pc, #72]	; (1408 <usart_sync_write+0xbc>)
    13c0:	4798      	blx	r3
    13c2:	4603      	mov	r3, r0
    13c4:	f083 0301 	eor.w	r3, r3, #1
    13c8:	b2db      	uxtb	r3, r3
    13ca:	2b00      	cmp	r3, #0
    13cc:	d1f4      	bne.n	13b8 <usart_sync_write+0x6c>
			;
	} while (++offset < length);
    13ce:	697b      	ldr	r3, [r7, #20]
    13d0:	3301      	adds	r3, #1
    13d2:	617b      	str	r3, [r7, #20]
    13d4:	88fb      	ldrh	r3, [r7, #6]
    13d6:	697a      	ldr	r2, [r7, #20]
    13d8:	429a      	cmp	r2, r3
    13da:	d3e2      	bcc.n	13a2 <usart_sync_write+0x56>
	while (!_usart_sync_is_transmit_done(&descr->device))
    13dc:	bf00      	nop
    13de:	693b      	ldr	r3, [r7, #16]
    13e0:	3308      	adds	r3, #8
    13e2:	4618      	mov	r0, r3
    13e4:	4b0a      	ldr	r3, [pc, #40]	; (1410 <usart_sync_write+0xc4>)
    13e6:	4798      	blx	r3
    13e8:	4603      	mov	r3, r0
    13ea:	f083 0301 	eor.w	r3, r3, #1
    13ee:	b2db      	uxtb	r3, r3
    13f0:	2b00      	cmp	r3, #0
    13f2:	d1f4      	bne.n	13de <usart_sync_write+0x92>
		;
	return (int32_t)offset;
    13f4:	697b      	ldr	r3, [r7, #20]
}
    13f6:	4618      	mov	r0, r3
    13f8:	3718      	adds	r7, #24
    13fa:	46bd      	mov	sp, r7
    13fc:	bd80      	pop	{r7, pc}
    13fe:	bf00      	nop
    1400:	00009fb0 	.word	0x00009fb0
    1404:	000014a9 	.word	0x000014a9
    1408:	00002561 	.word	0x00002561
    140c:	00002515 	.word	0x00002515
    1410:	00002581 	.word	0x00002581

00001414 <usart_sync_read>:
 * \param[in] length The size of a buffer
 *
 * \return The number of bytes read.
 */
static int32_t usart_sync_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    1414:	b590      	push	{r4, r7, lr}
    1416:	b087      	sub	sp, #28
    1418:	af00      	add	r7, sp, #0
    141a:	60f8      	str	r0, [r7, #12]
    141c:	60b9      	str	r1, [r7, #8]
    141e:	4613      	mov	r3, r2
    1420:	80fb      	strh	r3, [r7, #6]
	uint32_t                      offset = 0;
    1422:	2300      	movs	r3, #0
    1424:	617b      	str	r3, [r7, #20]
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);
    1426:	68fb      	ldr	r3, [r7, #12]
    1428:	613b      	str	r3, [r7, #16]

	ASSERT(io_descr && buf && length);
    142a:	68fb      	ldr	r3, [r7, #12]
    142c:	2b00      	cmp	r3, #0
    142e:	d007      	beq.n	1440 <usart_sync_read+0x2c>
    1430:	68bb      	ldr	r3, [r7, #8]
    1432:	2b00      	cmp	r3, #0
    1434:	d004      	beq.n	1440 <usart_sync_read+0x2c>
    1436:	88fb      	ldrh	r3, [r7, #6]
    1438:	2b00      	cmp	r3, #0
    143a:	d001      	beq.n	1440 <usart_sync_read+0x2c>
    143c:	2301      	movs	r3, #1
    143e:	e000      	b.n	1442 <usart_sync_read+0x2e>
    1440:	2300      	movs	r3, #0
    1442:	f003 0301 	and.w	r3, r3, #1
    1446:	b2db      	uxtb	r3, r3
    1448:	f44f 7286 	mov.w	r2, #268	; 0x10c
    144c:	4912      	ldr	r1, [pc, #72]	; (1498 <usart_sync_read+0x84>)
    144e:	4618      	mov	r0, r3
    1450:	4b12      	ldr	r3, [pc, #72]	; (149c <usart_sync_read+0x88>)
    1452:	4798      	blx	r3
	do {
		while (!_usart_sync_is_byte_received(&descr->device))
    1454:	bf00      	nop
    1456:	693b      	ldr	r3, [r7, #16]
    1458:	3308      	adds	r3, #8
    145a:	4618      	mov	r0, r3
    145c:	4b10      	ldr	r3, [pc, #64]	; (14a0 <usart_sync_read+0x8c>)
    145e:	4798      	blx	r3
    1460:	4603      	mov	r3, r0
    1462:	f083 0301 	eor.w	r3, r3, #1
    1466:	b2db      	uxtb	r3, r3
    1468:	2b00      	cmp	r3, #0
    146a:	d1f4      	bne.n	1456 <usart_sync_read+0x42>
			;
		buf[offset] = _usart_sync_read_byte(&descr->device);
    146c:	68ba      	ldr	r2, [r7, #8]
    146e:	697b      	ldr	r3, [r7, #20]
    1470:	18d4      	adds	r4, r2, r3
    1472:	693b      	ldr	r3, [r7, #16]
    1474:	3308      	adds	r3, #8
    1476:	4618      	mov	r0, r3
    1478:	4b0a      	ldr	r3, [pc, #40]	; (14a4 <usart_sync_read+0x90>)
    147a:	4798      	blx	r3
    147c:	4603      	mov	r3, r0
    147e:	7023      	strb	r3, [r4, #0]
	} while (++offset < length);
    1480:	697b      	ldr	r3, [r7, #20]
    1482:	3301      	adds	r3, #1
    1484:	617b      	str	r3, [r7, #20]
    1486:	88fb      	ldrh	r3, [r7, #6]
    1488:	697a      	ldr	r2, [r7, #20]
    148a:	429a      	cmp	r2, r3
    148c:	d3e2      	bcc.n	1454 <usart_sync_read+0x40>

	return (int32_t)offset;
    148e:	697b      	ldr	r3, [r7, #20]
}
    1490:	4618      	mov	r0, r3
    1492:	371c      	adds	r7, #28
    1494:	46bd      	mov	sp, r7
    1496:	bd90      	pop	{r4, r7, pc}
    1498:	00009fb0 	.word	0x00009fb0
    149c:	000014a9 	.word	0x000014a9
    14a0:	000025a1 	.word	0x000025a1
    14a4:	0000253d 	.word	0x0000253d

000014a8 <assert>:

/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
    14a8:	b480      	push	{r7}
    14aa:	b085      	sub	sp, #20
    14ac:	af00      	add	r7, sp, #0
    14ae:	4603      	mov	r3, r0
    14b0:	60b9      	str	r1, [r7, #8]
    14b2:	607a      	str	r2, [r7, #4]
    14b4:	73fb      	strb	r3, [r7, #15]
	if (!(condition)) {
    14b6:	7bfb      	ldrb	r3, [r7, #15]
    14b8:	f083 0301 	eor.w	r3, r3, #1
    14bc:	b2db      	uxtb	r3, r3
    14be:	2b00      	cmp	r3, #0
    14c0:	d000      	beq.n	14c4 <assert+0x1c>
		__asm("BKPT #0");
    14c2:	be00      	bkpt	0x0000
	}
	(void)file;
	(void)line;
}
    14c4:	bf00      	nop
    14c6:	3714      	adds	r7, #20
    14c8:	46bd      	mov	sp, r7
    14ca:	f85d 7b04 	ldr.w	r7, [sp], #4
    14ce:	4770      	bx	lr

000014d0 <is_list_element>:

/**
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
    14d0:	b480      	push	{r7}
    14d2:	b085      	sub	sp, #20
    14d4:	af00      	add	r7, sp, #0
    14d6:	6078      	str	r0, [r7, #4]
    14d8:	6039      	str	r1, [r7, #0]
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
    14da:	687b      	ldr	r3, [r7, #4]
    14dc:	681b      	ldr	r3, [r3, #0]
    14de:	60fb      	str	r3, [r7, #12]
    14e0:	e008      	b.n	14f4 <is_list_element+0x24>
		if (it == element) {
    14e2:	68fa      	ldr	r2, [r7, #12]
    14e4:	683b      	ldr	r3, [r7, #0]
    14e6:	429a      	cmp	r2, r3
    14e8:	d101      	bne.n	14ee <is_list_element+0x1e>
			return true;
    14ea:	2301      	movs	r3, #1
    14ec:	e006      	b.n	14fc <is_list_element+0x2c>
	for (it = list->head; it; it = it->next) {
    14ee:	68fb      	ldr	r3, [r7, #12]
    14f0:	681b      	ldr	r3, [r3, #0]
    14f2:	60fb      	str	r3, [r7, #12]
    14f4:	68fb      	ldr	r3, [r7, #12]
    14f6:	2b00      	cmp	r3, #0
    14f8:	d1f3      	bne.n	14e2 <is_list_element+0x12>
		}
	}

	return false;
    14fa:	2300      	movs	r3, #0
}
    14fc:	4618      	mov	r0, r3
    14fe:	3714      	adds	r7, #20
    1500:	46bd      	mov	sp, r7
    1502:	f85d 7b04 	ldr.w	r7, [sp], #4
    1506:	4770      	bx	lr

00001508 <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
    1508:	b580      	push	{r7, lr}
    150a:	b082      	sub	sp, #8
    150c:	af00      	add	r7, sp, #0
    150e:	6078      	str	r0, [r7, #4]
    1510:	6039      	str	r1, [r7, #0]
	ASSERT(!is_list_element(list, element));
    1512:	6839      	ldr	r1, [r7, #0]
    1514:	6878      	ldr	r0, [r7, #4]
    1516:	4b0f      	ldr	r3, [pc, #60]	; (1554 <list_insert_as_head+0x4c>)
    1518:	4798      	blx	r3
    151a:	4603      	mov	r3, r0
    151c:	2b00      	cmp	r3, #0
    151e:	bf14      	ite	ne
    1520:	2301      	movne	r3, #1
    1522:	2300      	moveq	r3, #0
    1524:	b2db      	uxtb	r3, r3
    1526:	f083 0301 	eor.w	r3, r3, #1
    152a:	b2db      	uxtb	r3, r3
    152c:	f003 0301 	and.w	r3, r3, #1
    1530:	b2db      	uxtb	r3, r3
    1532:	2239      	movs	r2, #57	; 0x39
    1534:	4908      	ldr	r1, [pc, #32]	; (1558 <list_insert_as_head+0x50>)
    1536:	4618      	mov	r0, r3
    1538:	4b08      	ldr	r3, [pc, #32]	; (155c <list_insert_as_head+0x54>)
    153a:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
    153c:	687b      	ldr	r3, [r7, #4]
    153e:	681a      	ldr	r2, [r3, #0]
    1540:	683b      	ldr	r3, [r7, #0]
    1542:	601a      	str	r2, [r3, #0]
	list->head                             = (struct list_element *)element;
    1544:	687b      	ldr	r3, [r7, #4]
    1546:	683a      	ldr	r2, [r7, #0]
    1548:	601a      	str	r2, [r3, #0]
}
    154a:	bf00      	nop
    154c:	3708      	adds	r7, #8
    154e:	46bd      	mov	sp, r7
    1550:	bd80      	pop	{r7, pc}
    1552:	bf00      	nop
    1554:	000014d1 	.word	0x000014d1
    1558:	00009fcc 	.word	0x00009fcc
    155c:	000014a9 	.word	0x000014a9

00001560 <list_insert_after>:

/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
    1560:	b480      	push	{r7}
    1562:	b083      	sub	sp, #12
    1564:	af00      	add	r7, sp, #0
    1566:	6078      	str	r0, [r7, #4]
    1568:	6039      	str	r1, [r7, #0]
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
    156a:	687b      	ldr	r3, [r7, #4]
    156c:	681a      	ldr	r2, [r3, #0]
    156e:	683b      	ldr	r3, [r7, #0]
    1570:	601a      	str	r2, [r3, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
    1572:	687b      	ldr	r3, [r7, #4]
    1574:	683a      	ldr	r2, [r7, #0]
    1576:	601a      	str	r2, [r3, #0]
}
    1578:	bf00      	nop
    157a:	370c      	adds	r7, #12
    157c:	46bd      	mov	sp, r7
    157e:	f85d 7b04 	ldr.w	r7, [sp], #4
    1582:	4770      	bx	lr

00001584 <list_remove_head>:

/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
    1584:	b480      	push	{r7}
    1586:	b085      	sub	sp, #20
    1588:	af00      	add	r7, sp, #0
    158a:	6078      	str	r0, [r7, #4]
	if (list->head) {
    158c:	687b      	ldr	r3, [r7, #4]
    158e:	681b      	ldr	r3, [r3, #0]
    1590:	2b00      	cmp	r3, #0
    1592:	d009      	beq.n	15a8 <list_remove_head+0x24>
		struct list_element *tmp = list->head;
    1594:	687b      	ldr	r3, [r7, #4]
    1596:	681b      	ldr	r3, [r3, #0]
    1598:	60fb      	str	r3, [r7, #12]

		list->head = list->head->next;
    159a:	687b      	ldr	r3, [r7, #4]
    159c:	681b      	ldr	r3, [r3, #0]
    159e:	681a      	ldr	r2, [r3, #0]
    15a0:	687b      	ldr	r3, [r7, #4]
    15a2:	601a      	str	r2, [r3, #0]
		return (void *)tmp;
    15a4:	68fb      	ldr	r3, [r7, #12]
    15a6:	e000      	b.n	15aa <list_remove_head+0x26>
	}

	return NULL;
    15a8:	2300      	movs	r3, #0
}
    15aa:	4618      	mov	r0, r3
    15ac:	3714      	adds	r7, #20
    15ae:	46bd      	mov	sp, r7
    15b0:	f85d 7b04 	ldr.w	r7, [sp], #4
    15b4:	4770      	bx	lr
	...

000015b8 <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
    15b8:	b480      	push	{r7}
    15ba:	b085      	sub	sp, #20
    15bc:	af00      	add	r7, sp, #0
    15be:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
    15c0:	4b0b      	ldr	r3, [pc, #44]	; (15f0 <_sbrk+0x38>)
    15c2:	681b      	ldr	r3, [r3, #0]
    15c4:	2b00      	cmp	r3, #0
    15c6:	d102      	bne.n	15ce <_sbrk+0x16>
		heap = (unsigned char *)&_end;
    15c8:	4b09      	ldr	r3, [pc, #36]	; (15f0 <_sbrk+0x38>)
    15ca:	4a0a      	ldr	r2, [pc, #40]	; (15f4 <_sbrk+0x3c>)
    15cc:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    15ce:	4b08      	ldr	r3, [pc, #32]	; (15f0 <_sbrk+0x38>)
    15d0:	681b      	ldr	r3, [r3, #0]
    15d2:	60fb      	str	r3, [r7, #12]

	heap += incr;
    15d4:	4b06      	ldr	r3, [pc, #24]	; (15f0 <_sbrk+0x38>)
    15d6:	681a      	ldr	r2, [r3, #0]
    15d8:	687b      	ldr	r3, [r7, #4]
    15da:	4413      	add	r3, r2
    15dc:	4a04      	ldr	r2, [pc, #16]	; (15f0 <_sbrk+0x38>)
    15de:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
    15e0:	68fb      	ldr	r3, [r7, #12]
}
    15e2:	4618      	mov	r0, r3
    15e4:	3714      	adds	r7, #20
    15e6:	46bd      	mov	sp, r7
    15e8:	f85d 7b04 	ldr.w	r7, [sp], #4
    15ec:	4770      	bx	lr
    15ee:	bf00      	nop
    15f0:	20000a10 	.word	0x20000a10
    15f4:	20010e18 	.word	0x20010e18

000015f8 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
    15f8:	b480      	push	{r7}
    15fa:	b083      	sub	sp, #12
    15fc:	af00      	add	r7, sp, #0
    15fe:	4603      	mov	r3, r0
    1600:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
    1602:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    1606:	2b00      	cmp	r3, #0
    1608:	db0c      	blt.n	1624 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    160a:	4909      	ldr	r1, [pc, #36]	; (1630 <__NVIC_SetPendingIRQ+0x38>)
    160c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    1610:	095b      	lsrs	r3, r3, #5
    1612:	88fa      	ldrh	r2, [r7, #6]
    1614:	f002 021f 	and.w	r2, r2, #31
    1618:	2001      	movs	r0, #1
    161a:	fa00 f202 	lsl.w	r2, r0, r2
    161e:	3340      	adds	r3, #64	; 0x40
    1620:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
    1624:	bf00      	nop
    1626:	370c      	adds	r7, #12
    1628:	46bd      	mov	sp, r7
    162a:	f85d 7b04 	ldr.w	r7, [sp], #4
    162e:	4770      	bx	lr
    1630:	e000e100 	.word	0xe000e100

00001634 <_irq_set>:

/**
 * \brief Set the given IRQ
 */
void _irq_set(uint8_t n)
{
    1634:	b580      	push	{r7, lr}
    1636:	b082      	sub	sp, #8
    1638:	af00      	add	r7, sp, #0
    163a:	4603      	mov	r3, r0
    163c:	71fb      	strb	r3, [r7, #7]
	NVIC_SetPendingIRQ((IRQn_Type)n);
    163e:	79fb      	ldrb	r3, [r7, #7]
    1640:	b21b      	sxth	r3, r3
    1642:	4618      	mov	r0, r3
    1644:	4b02      	ldr	r3, [pc, #8]	; (1650 <_irq_set+0x1c>)
    1646:	4798      	blx	r3
}
    1648:	bf00      	nop
    164a:	3708      	adds	r7, #8
    164c:	46bd      	mov	sp, r7
    164e:	bd80      	pop	{r7, pc}
    1650:	000015f9 	.word	0x000015f9

00001654 <_get_cycles_for_us_internal>:

/**
 * \brief Retrieve the amount of cycles to delay for the given amount of us
 */
static inline uint32_t _get_cycles_for_us_internal(const uint16_t us, const uint32_t freq, const uint8_t power)
{
    1654:	b480      	push	{r7}
    1656:	b083      	sub	sp, #12
    1658:	af00      	add	r7, sp, #0
    165a:	4603      	mov	r3, r0
    165c:	6039      	str	r1, [r7, #0]
    165e:	80fb      	strh	r3, [r7, #6]
    1660:	4613      	mov	r3, r2
    1662:	717b      	strb	r3, [r7, #5]
	switch (power) {
    1664:	797b      	ldrb	r3, [r7, #5]
    1666:	3b04      	subs	r3, #4
    1668:	2b05      	cmp	r3, #5
    166a:	d865      	bhi.n	1738 <_get_cycles_for_us_internal+0xe4>
    166c:	a201      	add	r2, pc, #4	; (adr r2, 1674 <_get_cycles_for_us_internal+0x20>)
    166e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    1672:	bf00      	nop
    1674:	00001719 	.word	0x00001719
    1678:	000016fb 	.word	0x000016fb
    167c:	000016dd 	.word	0x000016dd
    1680:	000016bf 	.word	0x000016bf
    1684:	0000169f 	.word	0x0000169f
    1688:	0000168d 	.word	0x0000168d
	case 9:
		return (us * (freq / 1000000) - 1) + 1;
    168c:	88fb      	ldrh	r3, [r7, #6]
    168e:	683a      	ldr	r2, [r7, #0]
    1690:	4931      	ldr	r1, [pc, #196]	; (1758 <_get_cycles_for_us_internal+0x104>)
    1692:	fba1 1202 	umull	r1, r2, r1, r2
    1696:	0c92      	lsrs	r2, r2, #18
    1698:	fb02 f303 	mul.w	r3, r2, r3
    169c:	e056      	b.n	174c <_get_cycles_for_us_internal+0xf8>
	case 8:
		return (us * (freq / 100000) - 1) / 10 + 1;
    169e:	88fb      	ldrh	r3, [r7, #6]
    16a0:	683a      	ldr	r2, [r7, #0]
    16a2:	0952      	lsrs	r2, r2, #5
    16a4:	492d      	ldr	r1, [pc, #180]	; (175c <_get_cycles_for_us_internal+0x108>)
    16a6:	fba1 1202 	umull	r1, r2, r1, r2
    16aa:	09d2      	lsrs	r2, r2, #7
    16ac:	fb02 f303 	mul.w	r3, r2, r3
    16b0:	3b01      	subs	r3, #1
    16b2:	4a2b      	ldr	r2, [pc, #172]	; (1760 <_get_cycles_for_us_internal+0x10c>)
    16b4:	fba2 2303 	umull	r2, r3, r2, r3
    16b8:	08db      	lsrs	r3, r3, #3
    16ba:	3301      	adds	r3, #1
    16bc:	e046      	b.n	174c <_get_cycles_for_us_internal+0xf8>
	case 7:
		return (us * (freq / 10000) - 1) / 100 + 1;
    16be:	88fb      	ldrh	r3, [r7, #6]
    16c0:	683a      	ldr	r2, [r7, #0]
    16c2:	4928      	ldr	r1, [pc, #160]	; (1764 <_get_cycles_for_us_internal+0x110>)
    16c4:	fba1 1202 	umull	r1, r2, r1, r2
    16c8:	0b52      	lsrs	r2, r2, #13
    16ca:	fb02 f303 	mul.w	r3, r2, r3
    16ce:	3b01      	subs	r3, #1
    16d0:	4a25      	ldr	r2, [pc, #148]	; (1768 <_get_cycles_for_us_internal+0x114>)
    16d2:	fba2 2303 	umull	r2, r3, r2, r3
    16d6:	095b      	lsrs	r3, r3, #5
    16d8:	3301      	adds	r3, #1
    16da:	e037      	b.n	174c <_get_cycles_for_us_internal+0xf8>
	case 6:
		return (us * (freq / 1000) - 1) / 1000 + 1;
    16dc:	88fb      	ldrh	r3, [r7, #6]
    16de:	683a      	ldr	r2, [r7, #0]
    16e0:	4922      	ldr	r1, [pc, #136]	; (176c <_get_cycles_for_us_internal+0x118>)
    16e2:	fba1 1202 	umull	r1, r2, r1, r2
    16e6:	0992      	lsrs	r2, r2, #6
    16e8:	fb02 f303 	mul.w	r3, r2, r3
    16ec:	3b01      	subs	r3, #1
    16ee:	4a1f      	ldr	r2, [pc, #124]	; (176c <_get_cycles_for_us_internal+0x118>)
    16f0:	fba2 2303 	umull	r2, r3, r2, r3
    16f4:	099b      	lsrs	r3, r3, #6
    16f6:	3301      	adds	r3, #1
    16f8:	e028      	b.n	174c <_get_cycles_for_us_internal+0xf8>
	case 5:
		return (us * (freq / 100) - 1) / 10000 + 1;
    16fa:	88fb      	ldrh	r3, [r7, #6]
    16fc:	683a      	ldr	r2, [r7, #0]
    16fe:	491a      	ldr	r1, [pc, #104]	; (1768 <_get_cycles_for_us_internal+0x114>)
    1700:	fba1 1202 	umull	r1, r2, r1, r2
    1704:	0952      	lsrs	r2, r2, #5
    1706:	fb02 f303 	mul.w	r3, r2, r3
    170a:	3b01      	subs	r3, #1
    170c:	4a15      	ldr	r2, [pc, #84]	; (1764 <_get_cycles_for_us_internal+0x110>)
    170e:	fba2 2303 	umull	r2, r3, r2, r3
    1712:	0b5b      	lsrs	r3, r3, #13
    1714:	3301      	adds	r3, #1
    1716:	e019      	b.n	174c <_get_cycles_for_us_internal+0xf8>
	case 4:
		return (us * (freq / 10) - 1) / 100000 + 1;
    1718:	88fb      	ldrh	r3, [r7, #6]
    171a:	683a      	ldr	r2, [r7, #0]
    171c:	4910      	ldr	r1, [pc, #64]	; (1760 <_get_cycles_for_us_internal+0x10c>)
    171e:	fba1 1202 	umull	r1, r2, r1, r2
    1722:	08d2      	lsrs	r2, r2, #3
    1724:	fb02 f303 	mul.w	r3, r2, r3
    1728:	3b01      	subs	r3, #1
    172a:	095b      	lsrs	r3, r3, #5
    172c:	4a0b      	ldr	r2, [pc, #44]	; (175c <_get_cycles_for_us_internal+0x108>)
    172e:	fba2 2303 	umull	r2, r3, r2, r3
    1732:	09db      	lsrs	r3, r3, #7
    1734:	3301      	adds	r3, #1
    1736:	e009      	b.n	174c <_get_cycles_for_us_internal+0xf8>
	default:
		return (us * freq - 1) / 1000000 + 1;
    1738:	88fb      	ldrh	r3, [r7, #6]
    173a:	683a      	ldr	r2, [r7, #0]
    173c:	fb02 f303 	mul.w	r3, r2, r3
    1740:	3b01      	subs	r3, #1
    1742:	4a05      	ldr	r2, [pc, #20]	; (1758 <_get_cycles_for_us_internal+0x104>)
    1744:	fba2 2303 	umull	r2, r3, r2, r3
    1748:	0c9b      	lsrs	r3, r3, #18
    174a:	3301      	adds	r3, #1
	}
}
    174c:	4618      	mov	r0, r3
    174e:	370c      	adds	r7, #12
    1750:	46bd      	mov	sp, r7
    1752:	f85d 7b04 	ldr.w	r7, [sp], #4
    1756:	4770      	bx	lr
    1758:	431bde83 	.word	0x431bde83
    175c:	0a7c5ac5 	.word	0x0a7c5ac5
    1760:	cccccccd 	.word	0xcccccccd
    1764:	d1b71759 	.word	0xd1b71759
    1768:	51eb851f 	.word	0x51eb851f
    176c:	10624dd3 	.word	0x10624dd3

00001770 <_get_cycles_for_us>:

/**
 * \brief Retrieve the amount of cycles to delay for the given amount of us
 */
uint32_t _get_cycles_for_us(const uint16_t us)
{
    1770:	b580      	push	{r7, lr}
    1772:	b082      	sub	sp, #8
    1774:	af00      	add	r7, sp, #0
    1776:	4603      	mov	r3, r0
    1778:	80fb      	strh	r3, [r7, #6]
	return _get_cycles_for_us_internal(us, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
    177a:	88fb      	ldrh	r3, [r7, #6]
    177c:	2209      	movs	r2, #9
    177e:	4904      	ldr	r1, [pc, #16]	; (1790 <_get_cycles_for_us+0x20>)
    1780:	4618      	mov	r0, r3
    1782:	4b04      	ldr	r3, [pc, #16]	; (1794 <_get_cycles_for_us+0x24>)
    1784:	4798      	blx	r3
    1786:	4603      	mov	r3, r0
}
    1788:	4618      	mov	r0, r3
    178a:	3708      	adds	r7, #8
    178c:	46bd      	mov	sp, r7
    178e:	bd80      	pop	{r7, pc}
    1790:	05f5e100 	.word	0x05f5e100
    1794:	00001655 	.word	0x00001655

00001798 <_get_cycles_for_ms_internal>:

/**
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
static inline uint32_t _get_cycles_for_ms_internal(const uint16_t ms, const uint32_t freq, const uint8_t power)
{
    1798:	b480      	push	{r7}
    179a:	b083      	sub	sp, #12
    179c:	af00      	add	r7, sp, #0
    179e:	4603      	mov	r3, r0
    17a0:	6039      	str	r1, [r7, #0]
    17a2:	80fb      	strh	r3, [r7, #6]
    17a4:	4613      	mov	r3, r2
    17a6:	717b      	strb	r3, [r7, #5]
	switch (power) {
    17a8:	797b      	ldrb	r3, [r7, #5]
    17aa:	3b04      	subs	r3, #4
    17ac:	2b05      	cmp	r3, #5
    17ae:	d85d      	bhi.n	186c <_get_cycles_for_ms_internal+0xd4>
    17b0:	a201      	add	r2, pc, #4	; (adr r2, 17b8 <_get_cycles_for_ms_internal+0x20>)
    17b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    17b6:	bf00      	nop
    17b8:	0000184f 	.word	0x0000184f
    17bc:	00001831 	.word	0x00001831
    17c0:	0000181f 	.word	0x0000181f
    17c4:	00001805 	.word	0x00001805
    17c8:	000017eb 	.word	0x000017eb
    17cc:	000017d1 	.word	0x000017d1
	case 9:
		return (ms * (freq / 1000000)) * 1000;
    17d0:	88fb      	ldrh	r3, [r7, #6]
    17d2:	683a      	ldr	r2, [r7, #0]
    17d4:	492d      	ldr	r1, [pc, #180]	; (188c <_get_cycles_for_ms_internal+0xf4>)
    17d6:	fba1 1202 	umull	r1, r2, r1, r2
    17da:	0c92      	lsrs	r2, r2, #18
    17dc:	fb02 f303 	mul.w	r3, r2, r3
    17e0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    17e4:	fb02 f303 	mul.w	r3, r2, r3
    17e8:	e04a      	b.n	1880 <_get_cycles_for_ms_internal+0xe8>
	case 8:
		return (ms * (freq / 100000)) * 100;
    17ea:	88fb      	ldrh	r3, [r7, #6]
    17ec:	683a      	ldr	r2, [r7, #0]
    17ee:	0952      	lsrs	r2, r2, #5
    17f0:	4927      	ldr	r1, [pc, #156]	; (1890 <_get_cycles_for_ms_internal+0xf8>)
    17f2:	fba1 1202 	umull	r1, r2, r1, r2
    17f6:	09d2      	lsrs	r2, r2, #7
    17f8:	fb02 f303 	mul.w	r3, r2, r3
    17fc:	2264      	movs	r2, #100	; 0x64
    17fe:	fb02 f303 	mul.w	r3, r2, r3
    1802:	e03d      	b.n	1880 <_get_cycles_for_ms_internal+0xe8>
	case 7:
		return (ms * (freq / 10000)) * 10;
    1804:	88fb      	ldrh	r3, [r7, #6]
    1806:	683a      	ldr	r2, [r7, #0]
    1808:	4922      	ldr	r1, [pc, #136]	; (1894 <_get_cycles_for_ms_internal+0xfc>)
    180a:	fba1 1202 	umull	r1, r2, r1, r2
    180e:	0b52      	lsrs	r2, r2, #13
    1810:	fb02 f203 	mul.w	r2, r2, r3
    1814:	4613      	mov	r3, r2
    1816:	009b      	lsls	r3, r3, #2
    1818:	4413      	add	r3, r2
    181a:	005b      	lsls	r3, r3, #1
    181c:	e030      	b.n	1880 <_get_cycles_for_ms_internal+0xe8>
	case 6:
		return (ms * (freq / 1000));
    181e:	88fb      	ldrh	r3, [r7, #6]
    1820:	683a      	ldr	r2, [r7, #0]
    1822:	491d      	ldr	r1, [pc, #116]	; (1898 <_get_cycles_for_ms_internal+0x100>)
    1824:	fba1 1202 	umull	r1, r2, r1, r2
    1828:	0992      	lsrs	r2, r2, #6
    182a:	fb02 f303 	mul.w	r3, r2, r3
    182e:	e027      	b.n	1880 <_get_cycles_for_ms_internal+0xe8>
	case 5:
		return (ms * (freq / 100) - 1) / 10 + 1;
    1830:	88fb      	ldrh	r3, [r7, #6]
    1832:	683a      	ldr	r2, [r7, #0]
    1834:	4919      	ldr	r1, [pc, #100]	; (189c <_get_cycles_for_ms_internal+0x104>)
    1836:	fba1 1202 	umull	r1, r2, r1, r2
    183a:	0952      	lsrs	r2, r2, #5
    183c:	fb02 f303 	mul.w	r3, r2, r3
    1840:	3b01      	subs	r3, #1
    1842:	4a17      	ldr	r2, [pc, #92]	; (18a0 <_get_cycles_for_ms_internal+0x108>)
    1844:	fba2 2303 	umull	r2, r3, r2, r3
    1848:	08db      	lsrs	r3, r3, #3
    184a:	3301      	adds	r3, #1
    184c:	e018      	b.n	1880 <_get_cycles_for_ms_internal+0xe8>
	case 4:
		return (ms * (freq / 10) - 1) / 100 + 1;
    184e:	88fb      	ldrh	r3, [r7, #6]
    1850:	683a      	ldr	r2, [r7, #0]
    1852:	4913      	ldr	r1, [pc, #76]	; (18a0 <_get_cycles_for_ms_internal+0x108>)
    1854:	fba1 1202 	umull	r1, r2, r1, r2
    1858:	08d2      	lsrs	r2, r2, #3
    185a:	fb02 f303 	mul.w	r3, r2, r3
    185e:	3b01      	subs	r3, #1
    1860:	4a0e      	ldr	r2, [pc, #56]	; (189c <_get_cycles_for_ms_internal+0x104>)
    1862:	fba2 2303 	umull	r2, r3, r2, r3
    1866:	095b      	lsrs	r3, r3, #5
    1868:	3301      	adds	r3, #1
    186a:	e009      	b.n	1880 <_get_cycles_for_ms_internal+0xe8>
	default:
		return (ms * freq - 1) / 1000 + 1;
    186c:	88fb      	ldrh	r3, [r7, #6]
    186e:	683a      	ldr	r2, [r7, #0]
    1870:	fb02 f303 	mul.w	r3, r2, r3
    1874:	3b01      	subs	r3, #1
    1876:	4a08      	ldr	r2, [pc, #32]	; (1898 <_get_cycles_for_ms_internal+0x100>)
    1878:	fba2 2303 	umull	r2, r3, r2, r3
    187c:	099b      	lsrs	r3, r3, #6
    187e:	3301      	adds	r3, #1
	}
}
    1880:	4618      	mov	r0, r3
    1882:	370c      	adds	r7, #12
    1884:	46bd      	mov	sp, r7
    1886:	f85d 7b04 	ldr.w	r7, [sp], #4
    188a:	4770      	bx	lr
    188c:	431bde83 	.word	0x431bde83
    1890:	0a7c5ac5 	.word	0x0a7c5ac5
    1894:	d1b71759 	.word	0xd1b71759
    1898:	10624dd3 	.word	0x10624dd3
    189c:	51eb851f 	.word	0x51eb851f
    18a0:	cccccccd 	.word	0xcccccccd

000018a4 <_get_cycles_for_ms>:

/**
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
    18a4:	b580      	push	{r7, lr}
    18a6:	b082      	sub	sp, #8
    18a8:	af00      	add	r7, sp, #0
    18aa:	4603      	mov	r3, r0
    18ac:	80fb      	strh	r3, [r7, #6]
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
    18ae:	88fb      	ldrh	r3, [r7, #6]
    18b0:	2209      	movs	r2, #9
    18b2:	4904      	ldr	r1, [pc, #16]	; (18c4 <_get_cycles_for_ms+0x20>)
    18b4:	4618      	mov	r0, r3
    18b6:	4b04      	ldr	r3, [pc, #16]	; (18c8 <_get_cycles_for_ms+0x24>)
    18b8:	4798      	blx	r3
    18ba:	4603      	mov	r3, r0
}
    18bc:	4618      	mov	r0, r3
    18be:	3708      	adds	r7, #8
    18c0:	46bd      	mov	sp, r7
    18c2:	bd80      	pop	{r7, pc}
    18c4:	05f5e100 	.word	0x05f5e100
    18c8:	00001799 	.word	0x00001799

000018cc <hri_nvmctrl_set_CTRLA_RWS_bf>:
	tmp = (tmp & NVMCTRL_CTRLA_PRM_Msk) >> NVMCTRL_CTRLA_PRM_Pos;
	return tmp;
}

static inline void hri_nvmctrl_set_CTRLA_RWS_bf(const void *const hw, hri_nvmctrl_ctrla_reg_t mask)
{
    18cc:	b480      	push	{r7}
    18ce:	b083      	sub	sp, #12
    18d0:	af00      	add	r7, sp, #0
    18d2:	6078      	str	r0, [r7, #4]
    18d4:	460b      	mov	r3, r1
    18d6:	807b      	strh	r3, [r7, #2]
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLA.reg |= NVMCTRL_CTRLA_RWS(mask);
    18d8:	687b      	ldr	r3, [r7, #4]
    18da:	881b      	ldrh	r3, [r3, #0]
    18dc:	b29a      	uxth	r2, r3
    18de:	887b      	ldrh	r3, [r7, #2]
    18e0:	021b      	lsls	r3, r3, #8
    18e2:	b29b      	uxth	r3, r3
    18e4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
    18e8:	b29b      	uxth	r3, r3
    18ea:	4313      	orrs	r3, r2
    18ec:	b29a      	uxth	r2, r3
    18ee:	687b      	ldr	r3, [r7, #4]
    18f0:	801a      	strh	r2, [r3, #0]
	NVMCTRL_CRITICAL_SECTION_LEAVE();
}
    18f2:	bf00      	nop
    18f4:	370c      	adds	r7, #12
    18f6:	46bd      	mov	sp, r7
    18f8:	f85d 7b04 	ldr.w	r7, [sp], #4
    18fc:	4770      	bx	lr
	...

00001900 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
    1900:	b580      	push	{r7, lr}
    1902:	af00      	add	r7, sp, #0
	hri_nvmctrl_set_CTRLA_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);
    1904:	2105      	movs	r1, #5
    1906:	4808      	ldr	r0, [pc, #32]	; (1928 <_init_chip+0x28>)
    1908:	4b08      	ldr	r3, [pc, #32]	; (192c <_init_chip+0x2c>)
    190a:	4798      	blx	r3

	_osc32kctrl_init_sources();
    190c:	4b08      	ldr	r3, [pc, #32]	; (1930 <_init_chip+0x30>)
    190e:	4798      	blx	r3
	_oscctrl_init_sources();
    1910:	4b08      	ldr	r3, [pc, #32]	; (1934 <_init_chip+0x34>)
    1912:	4798      	blx	r3
	_mclk_init();
    1914:	4b08      	ldr	r3, [pc, #32]	; (1938 <_init_chip+0x38>)
    1916:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
#endif
	_oscctrl_init_referenced_generators();
    1918:	4b08      	ldr	r3, [pc, #32]	; (193c <_init_chip+0x3c>)
    191a:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
    191c:	f640 70ff 	movw	r0, #4095	; 0xfff
    1920:	4b07      	ldr	r3, [pc, #28]	; (1940 <_init_chip+0x40>)
    1922:	4798      	blx	r3
#endif

#if CONF_CMCC_ENABLE
	cache_init();
#endif
}
    1924:	bf00      	nop
    1926:	bd80      	pop	{r7, pc}
    1928:	41004000 	.word	0x41004000
    192c:	000018cd 	.word	0x000018cd
    1930:	00001af9 	.word	0x00001af9
    1934:	00001d2d 	.word	0x00001d2d
    1938:	00001a19 	.word	0x00001a19
    193c:	00001d95 	.word	0x00001d95
    1940:	00001999 	.word	0x00001999

00001944 <hri_gclk_wait_for_sync>:
{
    1944:	b480      	push	{r7}
    1946:	b083      	sub	sp, #12
    1948:	af00      	add	r7, sp, #0
    194a:	6078      	str	r0, [r7, #4]
    194c:	6039      	str	r1, [r7, #0]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    194e:	bf00      	nop
    1950:	687b      	ldr	r3, [r7, #4]
    1952:	685a      	ldr	r2, [r3, #4]
    1954:	683b      	ldr	r3, [r7, #0]
    1956:	4013      	ands	r3, r2
    1958:	2b00      	cmp	r3, #0
    195a:	d1f9      	bne.n	1950 <hri_gclk_wait_for_sync+0xc>
}
    195c:	bf00      	nop
    195e:	370c      	adds	r7, #12
    1960:	46bd      	mov	sp, r7
    1962:	f85d 7b04 	ldr.w	r7, [sp], #4
    1966:	4770      	bx	lr

00001968 <hri_gclk_write_GENCTRL_reg>:
{
    1968:	b580      	push	{r7, lr}
    196a:	b084      	sub	sp, #16
    196c:	af00      	add	r7, sp, #0
    196e:	60f8      	str	r0, [r7, #12]
    1970:	460b      	mov	r3, r1
    1972:	607a      	str	r2, [r7, #4]
    1974:	72fb      	strb	r3, [r7, #11]
	((Gclk *)hw)->GENCTRL[index].reg = data;
    1976:	7afa      	ldrb	r2, [r7, #11]
    1978:	68fb      	ldr	r3, [r7, #12]
    197a:	3208      	adds	r2, #8
    197c:	6879      	ldr	r1, [r7, #4]
    197e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	hri_gclk_wait_for_sync(hw, GCLK_SYNCBUSY_MASK);
    1982:	f643 71fd 	movw	r1, #16381	; 0x3ffd
    1986:	68f8      	ldr	r0, [r7, #12]
    1988:	4b02      	ldr	r3, [pc, #8]	; (1994 <hri_gclk_write_GENCTRL_reg+0x2c>)
    198a:	4798      	blx	r3
}
    198c:	bf00      	nop
    198e:	3710      	adds	r7, #16
    1990:	46bd      	mov	sp, r7
    1992:	bd80      	pop	{r7, pc}
    1994:	00001945 	.word	0x00001945

00001998 <_gclk_init_generators_by_fref>:
	        | (CONF_GCLK_GENERATOR_11_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_11_SOURCE);
#endif
}

void _gclk_init_generators_by_fref(uint32_t bm)
{
    1998:	b580      	push	{r7, lr}
    199a:	b082      	sub	sp, #8
    199c:	af00      	add	r7, sp, #0
    199e:	6078      	str	r0, [r7, #4]

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
    19a0:	687b      	ldr	r3, [r7, #4]
    19a2:	f003 0301 	and.w	r3, r3, #1
    19a6:	2b00      	cmp	r3, #0
    19a8:	d004      	beq.n	19b4 <_gclk_init_generators_by_fref+0x1c>
		hri_gclk_write_GENCTRL_reg(
    19aa:	4a0e      	ldr	r2, [pc, #56]	; (19e4 <_gclk_init_generators_by_fref+0x4c>)
    19ac:	2100      	movs	r1, #0
    19ae:	480e      	ldr	r0, [pc, #56]	; (19e8 <_gclk_init_generators_by_fref+0x50>)
    19b0:	4b0e      	ldr	r3, [pc, #56]	; (19ec <_gclk_init_generators_by_fref+0x54>)
    19b2:	4798      	blx	r3
		        | (CONF_GCLK_GENERATOR_0_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_0_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_1_CONFIG == 1
	if (bm & (1ul << 1)) {
    19b4:	687b      	ldr	r3, [r7, #4]
    19b6:	f003 0302 	and.w	r3, r3, #2
    19ba:	2b00      	cmp	r3, #0
    19bc:	d004      	beq.n	19c8 <_gclk_init_generators_by_fref+0x30>
		hri_gclk_write_GENCTRL_reg(
    19be:	4a0c      	ldr	r2, [pc, #48]	; (19f0 <_gclk_init_generators_by_fref+0x58>)
    19c0:	2101      	movs	r1, #1
    19c2:	4809      	ldr	r0, [pc, #36]	; (19e8 <_gclk_init_generators_by_fref+0x50>)
    19c4:	4b09      	ldr	r3, [pc, #36]	; (19ec <_gclk_init_generators_by_fref+0x54>)
    19c6:	4798      	blx	r3
		        | (CONF_GCLK_GENERATOR_2_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_2_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_3_CONFIG == 1
	if (bm & (1ul << 3)) {
    19c8:	687b      	ldr	r3, [r7, #4]
    19ca:	f003 0308 	and.w	r3, r3, #8
    19ce:	2b00      	cmp	r3, #0
    19d0:	d004      	beq.n	19dc <_gclk_init_generators_by_fref+0x44>
		hri_gclk_write_GENCTRL_reg(
    19d2:	4a08      	ldr	r2, [pc, #32]	; (19f4 <_gclk_init_generators_by_fref+0x5c>)
    19d4:	2103      	movs	r1, #3
    19d6:	4804      	ldr	r0, [pc, #16]	; (19e8 <_gclk_init_generators_by_fref+0x50>)
    19d8:	4b04      	ldr	r3, [pc, #16]	; (19ec <_gclk_init_generators_by_fref+0x54>)
    19da:	4798      	blx	r3
		        | (CONF_GCLK_GEN_11_DIVSEL << GCLK_GENCTRL_DIVSEL_Pos) | (CONF_GCLK_GEN_11_OE << GCLK_GENCTRL_OE_Pos)
		        | (CONF_GCLK_GEN_11_OOV << GCLK_GENCTRL_OOV_Pos) | (CONF_GCLK_GEN_11_IDC << GCLK_GENCTRL_IDC_Pos)
		        | (CONF_GCLK_GENERATOR_11_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_11_SOURCE);
	}
#endif
}
    19dc:	bf00      	nop
    19de:	3708      	adds	r7, #8
    19e0:	46bd      	mov	sp, r7
    19e2:	bd80      	pop	{r7, pc}
    19e4:	00010907 	.word	0x00010907
    19e8:	40001c00 	.word	0x40001c00
    19ec:	00001969 	.word	0x00001969
    19f0:	00010101 	.word	0x00010101
    19f4:	00010105 	.word	0x00010105

000019f8 <hri_mclk_write_CPUDIV_reg>:
{
    19f8:	b480      	push	{r7}
    19fa:	b083      	sub	sp, #12
    19fc:	af00      	add	r7, sp, #0
    19fe:	6078      	str	r0, [r7, #4]
    1a00:	460b      	mov	r3, r1
    1a02:	70fb      	strb	r3, [r7, #3]
	((Mclk *)hw)->CPUDIV.reg = data;
    1a04:	687b      	ldr	r3, [r7, #4]
    1a06:	78fa      	ldrb	r2, [r7, #3]
    1a08:	715a      	strb	r2, [r3, #5]
}
    1a0a:	bf00      	nop
    1a0c:	370c      	adds	r7, #12
    1a0e:	46bd      	mov	sp, r7
    1a10:	f85d 7b04 	ldr.w	r7, [sp], #4
    1a14:	4770      	bx	lr
	...

00001a18 <_mclk_init>:

/**
 * \brief Initialize master clock generator
 */
void _mclk_init(void)
{
    1a18:	b580      	push	{r7, lr}
    1a1a:	b082      	sub	sp, #8
    1a1c:	af00      	add	r7, sp, #0
	void *hw = (void *)MCLK;
    1a1e:	4b05      	ldr	r3, [pc, #20]	; (1a34 <_mclk_init+0x1c>)
    1a20:	607b      	str	r3, [r7, #4]
	hri_mclk_write_CPUDIV_reg(hw, MCLK_CPUDIV_DIV(CONF_MCLK_CPUDIV));
    1a22:	2101      	movs	r1, #1
    1a24:	6878      	ldr	r0, [r7, #4]
    1a26:	4b04      	ldr	r3, [pc, #16]	; (1a38 <_mclk_init+0x20>)
    1a28:	4798      	blx	r3
}
    1a2a:	bf00      	nop
    1a2c:	3708      	adds	r7, #8
    1a2e:	46bd      	mov	sp, r7
    1a30:	bd80      	pop	{r7, pc}
    1a32:	bf00      	nop
    1a34:	40000800 	.word	0x40000800
    1a38:	000019f9 	.word	0x000019f9

00001a3c <hri_osc32kctrl_write_RTCCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_osc32kctrl_write_RTCCTRL_reg(const void *const hw, hri_osc32kctrl_rtcctrl_reg_t data)
{
    1a3c:	b480      	push	{r7}
    1a3e:	b083      	sub	sp, #12
    1a40:	af00      	add	r7, sp, #0
    1a42:	6078      	str	r0, [r7, #4]
    1a44:	460b      	mov	r3, r1
    1a46:	70fb      	strb	r3, [r7, #3]
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
    1a48:	687b      	ldr	r3, [r7, #4]
    1a4a:	78fa      	ldrb	r2, [r7, #3]
    1a4c:	741a      	strb	r2, [r3, #16]
	OSC32KCTRL_CRITICAL_SECTION_LEAVE();
}
    1a4e:	bf00      	nop
    1a50:	370c      	adds	r7, #12
    1a52:	46bd      	mov	sp, r7
    1a54:	f85d 7b04 	ldr.w	r7, [sp], #4
    1a58:	4770      	bx	lr

00001a5a <hri_osc32kctrl_write_XOSC32K_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_osc32kctrl_write_XOSC32K_reg(const void *const hw, hri_osc32kctrl_xosc32k_reg_t data)
{
    1a5a:	b480      	push	{r7}
    1a5c:	b083      	sub	sp, #12
    1a5e:	af00      	add	r7, sp, #0
    1a60:	6078      	str	r0, [r7, #4]
    1a62:	460b      	mov	r3, r1
    1a64:	807b      	strh	r3, [r7, #2]
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->XOSC32K.reg = data;
    1a66:	687b      	ldr	r3, [r7, #4]
    1a68:	887a      	ldrh	r2, [r7, #2]
    1a6a:	829a      	strh	r2, [r3, #20]
	OSC32KCTRL_CRITICAL_SECTION_LEAVE();
}
    1a6c:	bf00      	nop
    1a6e:	370c      	adds	r7, #12
    1a70:	46bd      	mov	sp, r7
    1a72:	f85d 7b04 	ldr.w	r7, [sp], #4
    1a76:	4770      	bx	lr

00001a78 <hri_osc32kctrl_write_CFDCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_osc32kctrl_write_CFDCTRL_reg(const void *const hw, hri_osc32kctrl_cfdctrl_reg_t data)
{
    1a78:	b480      	push	{r7}
    1a7a:	b083      	sub	sp, #12
    1a7c:	af00      	add	r7, sp, #0
    1a7e:	6078      	str	r0, [r7, #4]
    1a80:	460b      	mov	r3, r1
    1a82:	70fb      	strb	r3, [r7, #3]
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->CFDCTRL.reg = data;
    1a84:	687b      	ldr	r3, [r7, #4]
    1a86:	78fa      	ldrb	r2, [r7, #3]
    1a88:	759a      	strb	r2, [r3, #22]
	OSC32KCTRL_CRITICAL_SECTION_LEAVE();
}
    1a8a:	bf00      	nop
    1a8c:	370c      	adds	r7, #12
    1a8e:	46bd      	mov	sp, r7
    1a90:	f85d 7b04 	ldr.w	r7, [sp], #4
    1a94:	4770      	bx	lr

00001a96 <hri_osc32kctrl_write_EVCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_osc32kctrl_write_EVCTRL_reg(const void *const hw, hri_osc32kctrl_evctrl_reg_t data)
{
    1a96:	b480      	push	{r7}
    1a98:	b083      	sub	sp, #12
    1a9a:	af00      	add	r7, sp, #0
    1a9c:	6078      	str	r0, [r7, #4]
    1a9e:	460b      	mov	r3, r1
    1aa0:	70fb      	strb	r3, [r7, #3]
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->EVCTRL.reg = data;
    1aa2:	687b      	ldr	r3, [r7, #4]
    1aa4:	78fa      	ldrb	r2, [r7, #3]
    1aa6:	75da      	strb	r2, [r3, #23]
	OSC32KCTRL_CRITICAL_SECTION_LEAVE();
}
    1aa8:	bf00      	nop
    1aaa:	370c      	adds	r7, #12
    1aac:	46bd      	mov	sp, r7
    1aae:	f85d 7b04 	ldr.w	r7, [sp], #4
    1ab2:	4770      	bx	lr

00001ab4 <hri_osc32kctrl_read_OSCULP32K_CALIB_bf>:
	((Osc32kctrl *)hw)->OSCULP32K.reg ^= OSC32KCTRL_OSCULP32K_CALIB(mask);
	OSC32KCTRL_CRITICAL_SECTION_LEAVE();
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
    1ab4:	b480      	push	{r7}
    1ab6:	b085      	sub	sp, #20
    1ab8:	af00      	add	r7, sp, #0
    1aba:	6078      	str	r0, [r7, #4]
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
    1abc:	687b      	ldr	r3, [r7, #4]
    1abe:	69db      	ldr	r3, [r3, #28]
    1ac0:	60fb      	str	r3, [r7, #12]
	tmp = (tmp & OSC32KCTRL_OSCULP32K_CALIB_Msk) >> OSC32KCTRL_OSCULP32K_CALIB_Pos;
    1ac2:	68fb      	ldr	r3, [r7, #12]
    1ac4:	0a1b      	lsrs	r3, r3, #8
    1ac6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    1aca:	60fb      	str	r3, [r7, #12]
	return tmp;
    1acc:	68fb      	ldr	r3, [r7, #12]
}
    1ace:	4618      	mov	r0, r3
    1ad0:	3714      	adds	r7, #20
    1ad2:	46bd      	mov	sp, r7
    1ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
    1ad8:	4770      	bx	lr

00001ada <hri_osc32kctrl_write_OSCULP32K_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
    1ada:	b480      	push	{r7}
    1adc:	b083      	sub	sp, #12
    1ade:	af00      	add	r7, sp, #0
    1ae0:	6078      	str	r0, [r7, #4]
    1ae2:	6039      	str	r1, [r7, #0]
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
    1ae4:	687b      	ldr	r3, [r7, #4]
    1ae6:	683a      	ldr	r2, [r7, #0]
    1ae8:	61da      	str	r2, [r3, #28]
	OSC32KCTRL_CRITICAL_SECTION_LEAVE();
}
    1aea:	bf00      	nop
    1aec:	370c      	adds	r7, #12
    1aee:	46bd      	mov	sp, r7
    1af0:	f85d 7b04 	ldr.w	r7, [sp], #4
    1af4:	4770      	bx	lr
	...

00001af8 <_osc32kctrl_init_sources>:

/**
 * \brief Initialize 32 kHz clock sources
 */
void _osc32kctrl_init_sources(void)
{
    1af8:	b580      	push	{r7, lr}
    1afa:	b082      	sub	sp, #8
    1afc:	af00      	add	r7, sp, #0
	void *   hw    = (void *)OSC32KCTRL;
    1afe:	4b13      	ldr	r3, [pc, #76]	; (1b4c <_osc32kctrl_init_sources+0x54>)
    1b00:	607b      	str	r3, [r7, #4]
	uint16_t calib = 0;
    1b02:	2300      	movs	r3, #0
    1b04:	807b      	strh	r3, [r7, #2]

#if CONF_XOSC32K_CONFIG == 1
	hri_osc32kctrl_write_XOSC32K_reg(
    1b06:	f242 318e 	movw	r1, #9102	; 0x238e
    1b0a:	6878      	ldr	r0, [r7, #4]
    1b0c:	4b10      	ldr	r3, [pc, #64]	; (1b50 <_osc32kctrl_init_sources+0x58>)
    1b0e:	4798      	blx	r3
#ifdef CONF_XOSC32K_CGM
	        OSC32KCTRL_XOSC32K_CGM(CONF_XOSC32K_CGM) |
#endif
	        (CONF_XOSC32K_ENABLE << OSC32KCTRL_XOSC32K_ENABLE_Pos));

	hri_osc32kctrl_write_CFDCTRL_reg(hw, (CONF_XOSC32K_CFDEN << OSC32KCTRL_CFDCTRL_CFDEN_Pos));
    1b10:	2100      	movs	r1, #0
    1b12:	6878      	ldr	r0, [r7, #4]
    1b14:	4b0f      	ldr	r3, [pc, #60]	; (1b54 <_osc32kctrl_init_sources+0x5c>)
    1b16:	4798      	blx	r3

	hri_osc32kctrl_write_EVCTRL_reg(hw, (CONF_XOSC32K_CFDEO << OSC32KCTRL_EVCTRL_CFDEO_Pos));
    1b18:	2100      	movs	r1, #0
    1b1a:	6878      	ldr	r0, [r7, #4]
    1b1c:	4b0e      	ldr	r3, [pc, #56]	; (1b58 <_osc32kctrl_init_sources+0x60>)
    1b1e:	4798      	blx	r3
#endif

#if CONF_OSCULP32K_CONFIG == 1
	calib = hri_osc32kctrl_read_OSCULP32K_CALIB_bf(hw);
    1b20:	6878      	ldr	r0, [r7, #4]
    1b22:	4b0e      	ldr	r3, [pc, #56]	; (1b5c <_osc32kctrl_init_sources+0x64>)
    1b24:	4798      	blx	r3
    1b26:	4603      	mov	r3, r0
    1b28:	807b      	strh	r3, [r7, #2]
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
#if CONF_OSCULP32K_CALIB_ENABLE == 1
	                                   OSC32KCTRL_OSCULP32K_CALIB(CONF_OSCULP32K_CALIB)
#else
	                                   OSC32KCTRL_OSCULP32K_CALIB(calib)
    1b2a:	887b      	ldrh	r3, [r7, #2]
    1b2c:	021b      	lsls	r3, r3, #8
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
    1b2e:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
    1b32:	4619      	mov	r1, r3
    1b34:	6878      	ldr	r0, [r7, #4]
    1b36:	4b0a      	ldr	r3, [pc, #40]	; (1b60 <_osc32kctrl_init_sources+0x68>)
    1b38:	4798      	blx	r3
	while (!hri_osc32kctrl_get_STATUS_XOSC32KRDY_bit(hw))
		;
#endif
#endif

	hri_osc32kctrl_write_RTCCTRL_reg(hw, OSC32KCTRL_RTCCTRL_RTCSEL(CONF_RTCCTRL));
    1b3a:	2101      	movs	r1, #1
    1b3c:	6878      	ldr	r0, [r7, #4]
    1b3e:	4b09      	ldr	r3, [pc, #36]	; (1b64 <_osc32kctrl_init_sources+0x6c>)
    1b40:	4798      	blx	r3
	(void)calib;
}
    1b42:	bf00      	nop
    1b44:	3708      	adds	r7, #8
    1b46:	46bd      	mov	sp, r7
    1b48:	bd80      	pop	{r7, pc}
    1b4a:	bf00      	nop
    1b4c:	40001400 	.word	0x40001400
    1b50:	00001a5b 	.word	0x00001a5b
    1b54:	00001a79 	.word	0x00001a79
    1b58:	00001a97 	.word	0x00001a97
    1b5c:	00001ab5 	.word	0x00001ab5
    1b60:	00001adb 	.word	0x00001adb
    1b64:	00001a3d 	.word	0x00001a3d

00001b68 <hri_oscctrl_wait_for_sync>:
	return ((OscctrlDpll *)hw)->DPLLSYNCBUSY.reg & reg;
}

static inline void hri_oscctrl_wait_for_sync(const void *const hw, uint8_t submodule_index,
                                             hri_oscctrl_dpllsyncbusy_reg_t reg)
{
    1b68:	b480      	push	{r7}
    1b6a:	b085      	sub	sp, #20
    1b6c:	af00      	add	r7, sp, #0
    1b6e:	60f8      	str	r0, [r7, #12]
    1b70:	460b      	mov	r3, r1
    1b72:	607a      	str	r2, [r7, #4]
    1b74:	72fb      	strb	r3, [r7, #11]
	while (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSYNCBUSY.reg & reg) {
    1b76:	bf00      	nop
    1b78:	7afa      	ldrb	r2, [r7, #11]
    1b7a:	68f9      	ldr	r1, [r7, #12]
    1b7c:	4613      	mov	r3, r2
    1b7e:	009b      	lsls	r3, r3, #2
    1b80:	4413      	add	r3, r2
    1b82:	009b      	lsls	r3, r3, #2
    1b84:	440b      	add	r3, r1
    1b86:	333c      	adds	r3, #60	; 0x3c
    1b88:	681a      	ldr	r2, [r3, #0]
    1b8a:	687b      	ldr	r3, [r7, #4]
    1b8c:	4013      	ands	r3, r2
    1b8e:	2b00      	cmp	r3, #0
    1b90:	d1f2      	bne.n	1b78 <hri_oscctrl_wait_for_sync+0x10>
	};
}
    1b92:	bf00      	nop
    1b94:	3714      	adds	r7, #20
    1b96:	46bd      	mov	sp, r7
    1b98:	f85d 7b04 	ldr.w	r7, [sp], #4
    1b9c:	4770      	bx	lr

00001b9e <hri_oscctrl_get_DPLLSTATUS_LOCK_bit>:
{
	return ((Oscctrl *)hw)->Dpll[submodule_index].DPLLSYNCBUSY.reg;
}

static inline bool hri_oscctrl_get_DPLLSTATUS_LOCK_bit(const void *const hw, uint8_t submodule_index)
{
    1b9e:	b480      	push	{r7}
    1ba0:	b083      	sub	sp, #12
    1ba2:	af00      	add	r7, sp, #0
    1ba4:	6078      	str	r0, [r7, #4]
    1ba6:	460b      	mov	r3, r1
    1ba8:	70fb      	strb	r3, [r7, #3]
	return (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSTATUS.reg & OSCCTRL_DPLLSTATUS_LOCK)
    1baa:	78fa      	ldrb	r2, [r7, #3]
    1bac:	6879      	ldr	r1, [r7, #4]
    1bae:	4613      	mov	r3, r2
    1bb0:	009b      	lsls	r3, r3, #2
    1bb2:	4413      	add	r3, r2
    1bb4:	009b      	lsls	r3, r3, #2
    1bb6:	440b      	add	r3, r1
    1bb8:	3340      	adds	r3, #64	; 0x40
    1bba:	681b      	ldr	r3, [r3, #0]
	       >> OSCCTRL_DPLLSTATUS_LOCK_Pos;
    1bbc:	f003 0301 	and.w	r3, r3, #1
    1bc0:	2b00      	cmp	r3, #0
    1bc2:	bf14      	ite	ne
    1bc4:	2301      	movne	r3, #1
    1bc6:	2300      	moveq	r3, #0
    1bc8:	b2db      	uxtb	r3, r3
}
    1bca:	4618      	mov	r0, r3
    1bcc:	370c      	adds	r7, #12
    1bce:	46bd      	mov	sp, r7
    1bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
    1bd4:	4770      	bx	lr

00001bd6 <hri_oscctrl_get_DPLLSTATUS_CLKRDY_bit>:

static inline bool hri_oscctrl_get_DPLLSTATUS_CLKRDY_bit(const void *const hw, uint8_t submodule_index)
{
    1bd6:	b480      	push	{r7}
    1bd8:	b083      	sub	sp, #12
    1bda:	af00      	add	r7, sp, #0
    1bdc:	6078      	str	r0, [r7, #4]
    1bde:	460b      	mov	r3, r1
    1be0:	70fb      	strb	r3, [r7, #3]
	return (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSTATUS.reg & OSCCTRL_DPLLSTATUS_CLKRDY)
    1be2:	78fa      	ldrb	r2, [r7, #3]
    1be4:	6879      	ldr	r1, [r7, #4]
    1be6:	4613      	mov	r3, r2
    1be8:	009b      	lsls	r3, r3, #2
    1bea:	4413      	add	r3, r2
    1bec:	009b      	lsls	r3, r3, #2
    1bee:	440b      	add	r3, r1
    1bf0:	3340      	adds	r3, #64	; 0x40
    1bf2:	681b      	ldr	r3, [r3, #0]
	       >> OSCCTRL_DPLLSTATUS_CLKRDY_Pos;
    1bf4:	085b      	lsrs	r3, r3, #1
    1bf6:	f003 0301 	and.w	r3, r3, #1
    1bfa:	2b00      	cmp	r3, #0
    1bfc:	bf14      	ite	ne
    1bfe:	2301      	movne	r3, #1
    1c00:	2300      	moveq	r3, #0
    1c02:	b2db      	uxtb	r3, r3
}
    1c04:	4618      	mov	r0, r3
    1c06:	370c      	adds	r7, #12
    1c08:	46bd      	mov	sp, r7
    1c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
    1c0e:	4770      	bx	lr

00001c10 <hri_oscctrl_write_DPLLCTRLA_reg>:
	return tmp;
}

static inline void hri_oscctrl_write_DPLLCTRLA_reg(const void *const hw, uint8_t submodule_index,
                                                   hri_oscctrl_dpllctrla_reg_t data)
{
    1c10:	b580      	push	{r7, lr}
    1c12:	b082      	sub	sp, #8
    1c14:	af00      	add	r7, sp, #0
    1c16:	6078      	str	r0, [r7, #4]
    1c18:	460b      	mov	r3, r1
    1c1a:	70fb      	strb	r3, [r7, #3]
    1c1c:	4613      	mov	r3, r2
    1c1e:	70bb      	strb	r3, [r7, #2]
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLCTRLA.reg = data;
    1c20:	78fa      	ldrb	r2, [r7, #3]
    1c22:	6879      	ldr	r1, [r7, #4]
    1c24:	4613      	mov	r3, r2
    1c26:	009b      	lsls	r3, r3, #2
    1c28:	4413      	add	r3, r2
    1c2a:	009b      	lsls	r3, r3, #2
    1c2c:	440b      	add	r3, r1
    1c2e:	3330      	adds	r3, #48	; 0x30
    1c30:	78ba      	ldrb	r2, [r7, #2]
    1c32:	701a      	strb	r2, [r3, #0]
	hri_oscctrl_wait_for_sync(hw, submodule_index, OSCCTRL_DPLLSYNCBUSY_ENABLE);
    1c34:	78fb      	ldrb	r3, [r7, #3]
    1c36:	2202      	movs	r2, #2
    1c38:	4619      	mov	r1, r3
    1c3a:	6878      	ldr	r0, [r7, #4]
    1c3c:	4b02      	ldr	r3, [pc, #8]	; (1c48 <hri_oscctrl_write_DPLLCTRLA_reg+0x38>)
    1c3e:	4798      	blx	r3
	OSCCTRL_CRITICAL_SECTION_LEAVE();
}
    1c40:	bf00      	nop
    1c42:	3708      	adds	r7, #8
    1c44:	46bd      	mov	sp, r7
    1c46:	bd80      	pop	{r7, pc}
    1c48:	00001b69 	.word	0x00001b69

00001c4c <hri_oscctrl_write_DPLLRATIO_reg>:
	return tmp;
}

static inline void hri_oscctrl_write_DPLLRATIO_reg(const void *const hw, uint8_t submodule_index,
                                                   hri_oscctrl_dpllratio_reg_t data)
{
    1c4c:	b580      	push	{r7, lr}
    1c4e:	b084      	sub	sp, #16
    1c50:	af00      	add	r7, sp, #0
    1c52:	60f8      	str	r0, [r7, #12]
    1c54:	460b      	mov	r3, r1
    1c56:	607a      	str	r2, [r7, #4]
    1c58:	72fb      	strb	r3, [r7, #11]
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLRATIO.reg = data;
    1c5a:	7afa      	ldrb	r2, [r7, #11]
    1c5c:	68f9      	ldr	r1, [r7, #12]
    1c5e:	4613      	mov	r3, r2
    1c60:	009b      	lsls	r3, r3, #2
    1c62:	4413      	add	r3, r2
    1c64:	009b      	lsls	r3, r3, #2
    1c66:	440b      	add	r3, r1
    1c68:	3334      	adds	r3, #52	; 0x34
    1c6a:	687a      	ldr	r2, [r7, #4]
    1c6c:	601a      	str	r2, [r3, #0]
	hri_oscctrl_wait_for_sync(hw, submodule_index, OSCCTRL_DPLLSYNCBUSY_MASK);
    1c6e:	7afb      	ldrb	r3, [r7, #11]
    1c70:	2206      	movs	r2, #6
    1c72:	4619      	mov	r1, r3
    1c74:	68f8      	ldr	r0, [r7, #12]
    1c76:	4b03      	ldr	r3, [pc, #12]	; (1c84 <hri_oscctrl_write_DPLLRATIO_reg+0x38>)
    1c78:	4798      	blx	r3
	OSCCTRL_CRITICAL_SECTION_LEAVE();
}
    1c7a:	bf00      	nop
    1c7c:	3710      	adds	r7, #16
    1c7e:	46bd      	mov	sp, r7
    1c80:	bd80      	pop	{r7, pc}
    1c82:	bf00      	nop
    1c84:	00001b69 	.word	0x00001b69

00001c88 <hri_oscctrl_write_DPLLCTRLB_reg>:
	return tmp;
}

static inline void hri_oscctrl_write_DPLLCTRLB_reg(const void *const hw, uint8_t submodule_index,
                                                   hri_oscctrl_dpllctrlb_reg_t data)
{
    1c88:	b480      	push	{r7}
    1c8a:	b085      	sub	sp, #20
    1c8c:	af00      	add	r7, sp, #0
    1c8e:	60f8      	str	r0, [r7, #12]
    1c90:	460b      	mov	r3, r1
    1c92:	607a      	str	r2, [r7, #4]
    1c94:	72fb      	strb	r3, [r7, #11]
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLCTRLB.reg = data;
    1c96:	7afa      	ldrb	r2, [r7, #11]
    1c98:	68f9      	ldr	r1, [r7, #12]
    1c9a:	4613      	mov	r3, r2
    1c9c:	009b      	lsls	r3, r3, #2
    1c9e:	4413      	add	r3, r2
    1ca0:	009b      	lsls	r3, r3, #2
    1ca2:	440b      	add	r3, r1
    1ca4:	3338      	adds	r3, #56	; 0x38
    1ca6:	687a      	ldr	r2, [r7, #4]
    1ca8:	601a      	str	r2, [r3, #0]
	OSCCTRL_CRITICAL_SECTION_LEAVE();
}
    1caa:	bf00      	nop
    1cac:	3714      	adds	r7, #20
    1cae:	46bd      	mov	sp, r7
    1cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
    1cb4:	4770      	bx	lr

00001cb6 <hri_oscctrl_get_STATUS_XOSCRDY0_bit>:
{
	((Oscctrl *)hw)->INTENCLR.reg = mask;
}

static inline bool hri_oscctrl_get_STATUS_XOSCRDY0_bit(const void *const hw)
{
    1cb6:	b480      	push	{r7}
    1cb8:	b083      	sub	sp, #12
    1cba:	af00      	add	r7, sp, #0
    1cbc:	6078      	str	r0, [r7, #4]
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_XOSCRDY0) >> OSCCTRL_STATUS_XOSCRDY0_Pos;
    1cbe:	687b      	ldr	r3, [r7, #4]
    1cc0:	691b      	ldr	r3, [r3, #16]
    1cc2:	f003 0301 	and.w	r3, r3, #1
    1cc6:	2b00      	cmp	r3, #0
    1cc8:	bf14      	ite	ne
    1cca:	2301      	movne	r3, #1
    1ccc:	2300      	moveq	r3, #0
    1cce:	b2db      	uxtb	r3, r3
}
    1cd0:	4618      	mov	r0, r3
    1cd2:	370c      	adds	r7, #12
    1cd4:	46bd      	mov	sp, r7
    1cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
    1cda:	4770      	bx	lr

00001cdc <hri_oscctrl_get_STATUS_XOSCRDY1_bit>:

static inline bool hri_oscctrl_get_STATUS_XOSCRDY1_bit(const void *const hw)
{
    1cdc:	b480      	push	{r7}
    1cde:	b083      	sub	sp, #12
    1ce0:	af00      	add	r7, sp, #0
    1ce2:	6078      	str	r0, [r7, #4]
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_XOSCRDY1) >> OSCCTRL_STATUS_XOSCRDY1_Pos;
    1ce4:	687b      	ldr	r3, [r7, #4]
    1ce6:	691b      	ldr	r3, [r3, #16]
    1ce8:	085b      	lsrs	r3, r3, #1
    1cea:	f003 0301 	and.w	r3, r3, #1
    1cee:	2b00      	cmp	r3, #0
    1cf0:	bf14      	ite	ne
    1cf2:	2301      	movne	r3, #1
    1cf4:	2300      	moveq	r3, #0
    1cf6:	b2db      	uxtb	r3, r3
}
    1cf8:	4618      	mov	r0, r3
    1cfa:	370c      	adds	r7, #12
    1cfc:	46bd      	mov	sp, r7
    1cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
    1d02:	4770      	bx	lr

00001d04 <hri_oscctrl_write_XOSCCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_oscctrl_write_XOSCCTRL_reg(const void *const hw, uint8_t index, hri_oscctrl_xoscctrl_reg_t data)
{
    1d04:	b480      	push	{r7}
    1d06:	b085      	sub	sp, #20
    1d08:	af00      	add	r7, sp, #0
    1d0a:	60f8      	str	r0, [r7, #12]
    1d0c:	460b      	mov	r3, r1
    1d0e:	607a      	str	r2, [r7, #4]
    1d10:	72fb      	strb	r3, [r7, #11]
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->XOSCCTRL[index].reg = data;
    1d12:	7afb      	ldrb	r3, [r7, #11]
    1d14:	68fa      	ldr	r2, [r7, #12]
    1d16:	3304      	adds	r3, #4
    1d18:	009b      	lsls	r3, r3, #2
    1d1a:	4413      	add	r3, r2
    1d1c:	687a      	ldr	r2, [r7, #4]
    1d1e:	605a      	str	r2, [r3, #4]
	OSCCTRL_CRITICAL_SECTION_LEAVE();
}
    1d20:	bf00      	nop
    1d22:	3714      	adds	r7, #20
    1d24:	46bd      	mov	sp, r7
    1d26:	f85d 7b04 	ldr.w	r7, [sp], #4
    1d2a:	4770      	bx	lr

00001d2c <_oscctrl_init_sources>:

/**
 * \brief Initialize clock sources
 */
void _oscctrl_init_sources(void)
{
    1d2c:	b580      	push	{r7, lr}
    1d2e:	b082      	sub	sp, #8
    1d30:	af00      	add	r7, sp, #0
	void *hw = (void *)OSCCTRL;
    1d32:	4b12      	ldr	r3, [pc, #72]	; (1d7c <_oscctrl_init_sources+0x50>)
    1d34:	607b      	str	r3, [r7, #4]

#if CONF_XOSC0_CONFIG == 1
	hri_oscctrl_write_XOSCCTRL_reg(
    1d36:	4a12      	ldr	r2, [pc, #72]	; (1d80 <_oscctrl_init_sources+0x54>)
    1d38:	2100      	movs	r1, #0
    1d3a:	6878      	ldr	r0, [r7, #4]
    1d3c:	4b11      	ldr	r3, [pc, #68]	; (1d84 <_oscctrl_init_sources+0x58>)
    1d3e:	4798      	blx	r3
	        | (CONF_XOSC0_XTALEN << OSCCTRL_XOSCCTRL_XTALEN_Pos) | (CONF_XOSC0_ENABLE << OSCCTRL_XOSCCTRL_ENABLE_Pos));
#endif

#if CONF_XOSC0_CONFIG == 1
#if CONF_XOSC0_ENABLE == 1
	while (!hri_oscctrl_get_STATUS_XOSCRDY0_bit(hw))
    1d40:	bf00      	nop
    1d42:	6878      	ldr	r0, [r7, #4]
    1d44:	4b10      	ldr	r3, [pc, #64]	; (1d88 <_oscctrl_init_sources+0x5c>)
    1d46:	4798      	blx	r3
    1d48:	4603      	mov	r3, r0
    1d4a:	f083 0301 	eor.w	r3, r3, #1
    1d4e:	b2db      	uxtb	r3, r3
    1d50:	2b00      	cmp	r3, #0
    1d52:	d1f6      	bne.n	1d42 <_oscctrl_init_sources+0x16>
	hri_oscctrl_set_XOSCCTRL_ONDEMAND_bit(hw, 0);
#endif
#endif

#if CONF_XOSC1_CONFIG == 1
	hri_oscctrl_write_XOSCCTRL_reg(
    1d54:	4a0d      	ldr	r2, [pc, #52]	; (1d8c <_oscctrl_init_sources+0x60>)
    1d56:	2101      	movs	r1, #1
    1d58:	6878      	ldr	r0, [r7, #4]
    1d5a:	4b0a      	ldr	r3, [pc, #40]	; (1d84 <_oscctrl_init_sources+0x58>)
    1d5c:	4798      	blx	r3
	        | (CONF_XOSC1_XTALEN << OSCCTRL_XOSCCTRL_XTALEN_Pos) | (CONF_XOSC1_ENABLE << OSCCTRL_XOSCCTRL_ENABLE_Pos));
#endif

#if CONF_XOSC1_CONFIG == 1
#if CONF_XOSC1_ENABLE == 1
	while (!hri_oscctrl_get_STATUS_XOSCRDY1_bit(hw))
    1d5e:	bf00      	nop
    1d60:	6878      	ldr	r0, [r7, #4]
    1d62:	4b0b      	ldr	r3, [pc, #44]	; (1d90 <_oscctrl_init_sources+0x64>)
    1d64:	4798      	blx	r3
    1d66:	4603      	mov	r3, r0
    1d68:	f083 0301 	eor.w	r3, r3, #1
    1d6c:	b2db      	uxtb	r3, r3
    1d6e:	2b00      	cmp	r3, #0
    1d70:	d1f6      	bne.n	1d60 <_oscctrl_init_sources+0x34>
	hri_oscctrl_set_XOSCCTRL_ONDEMAND_bit(hw, 1);
#endif
#endif

	(void)hw;
}
    1d72:	bf00      	nop
    1d74:	3708      	adds	r7, #8
    1d76:	46bd      	mov	sp, r7
    1d78:	bd80      	pop	{r7, pc}
    1d7a:	bf00      	nop
    1d7c:	40001000 	.word	0x40001000
    1d80:	03002602 	.word	0x03002602
    1d84:	00001d05 	.word	0x00001d05
    1d88:	00001cb7 	.word	0x00001cb7
    1d8c:	03002606 	.word	0x03002606
    1d90:	00001cdd 	.word	0x00001cdd

00001d94 <_oscctrl_init_referenced_generators>:

void _oscctrl_init_referenced_generators(void)
{
    1d94:	b580      	push	{r7, lr}
    1d96:	b082      	sub	sp, #8
    1d98:	af00      	add	r7, sp, #0
	void *hw = (void *)OSCCTRL;
    1d9a:	4b15      	ldr	r3, [pc, #84]	; (1df0 <_oscctrl_init_referenced_generators+0x5c>)
    1d9c:	607b      	str	r3, [r7, #4]
#if CONF_FDPLL0_CONFIG == 1
#if CONF_FDPLL0_REFCLK == 0
	hri_gclk_write_PCHCTRL_reg(
	    GCLK, OSCCTRL_GCLK_ID_FDPLL0, (1 << GCLK_PCHCTRL_CHEN_Pos) | GCLK_PCHCTRL_GEN(CONF_FDPLL0_GCLK));
#endif
	hri_oscctrl_write_DPLLRATIO_reg(
    1d9e:	2231      	movs	r2, #49	; 0x31
    1da0:	2100      	movs	r1, #0
    1da2:	6878      	ldr	r0, [r7, #4]
    1da4:	4b13      	ldr	r3, [pc, #76]	; (1df4 <_oscctrl_init_referenced_generators+0x60>)
    1da6:	4798      	blx	r3
	    hw, 0, OSCCTRL_DPLLRATIO_LDRFRAC(CONF_FDPLL0_LDRFRAC) | OSCCTRL_DPLLRATIO_LDR(CONF_FDPLL0_LDR));
	hri_oscctrl_write_DPLLCTRLB_reg(
    1da8:	4a13      	ldr	r2, [pc, #76]	; (1df8 <_oscctrl_init_referenced_generators+0x64>)
    1daa:	2100      	movs	r1, #0
    1dac:	6878      	ldr	r0, [r7, #4]
    1dae:	4b13      	ldr	r3, [pc, #76]	; (1dfc <_oscctrl_init_referenced_generators+0x68>)
    1db0:	4798      	blx	r3
	    OSCCTRL_DPLLCTRLB_DIV(CONF_FDPLL0_DIV) | (CONF_FDPLL0_DCOEN << OSCCTRL_DPLLCTRLB_DCOEN_Pos)
	        | OSCCTRL_DPLLCTRLB_DCOFILTER(CONF_FDPLL0_DCOFILTER)
	        | (CONF_FDPLL0_LBYPASS << OSCCTRL_DPLLCTRLB_LBYPASS_Pos) | OSCCTRL_DPLLCTRLB_LTIME(CONF_FDPLL0_LTIME)
	        | OSCCTRL_DPLLCTRLB_REFCLK(CONF_FDPLL0_REFCLK) | (CONF_FDPLL0_WUF << OSCCTRL_DPLLCTRLB_WUF_Pos)
	        | OSCCTRL_DPLLCTRLB_FILTER(CONF_FDPLL0_FILTER));
	hri_oscctrl_write_DPLLCTRLA_reg(hw,
    1db2:	2202      	movs	r2, #2
    1db4:	2100      	movs	r1, #0
    1db6:	6878      	ldr	r0, [r7, #4]
    1db8:	4b11      	ldr	r3, [pc, #68]	; (1e00 <_oscctrl_init_referenced_generators+0x6c>)
    1dba:	4798      	blx	r3
#endif
#endif

#if CONF_FDPLL0_CONFIG == 1
#if CONF_FDPLL0_ENABLE == 1
	while (!(hri_oscctrl_get_DPLLSTATUS_LOCK_bit(hw, 0) || hri_oscctrl_get_DPLLSTATUS_CLKRDY_bit(hw, 0)))
    1dbc:	bf00      	nop
    1dbe:	2100      	movs	r1, #0
    1dc0:	6878      	ldr	r0, [r7, #4]
    1dc2:	4b10      	ldr	r3, [pc, #64]	; (1e04 <_oscctrl_init_referenced_generators+0x70>)
    1dc4:	4798      	blx	r3
    1dc6:	4603      	mov	r3, r0
    1dc8:	f083 0301 	eor.w	r3, r3, #1
    1dcc:	b2db      	uxtb	r3, r3
    1dce:	2b00      	cmp	r3, #0
    1dd0:	d009      	beq.n	1de6 <_oscctrl_init_referenced_generators+0x52>
    1dd2:	2100      	movs	r1, #0
    1dd4:	6878      	ldr	r0, [r7, #4]
    1dd6:	4b0c      	ldr	r3, [pc, #48]	; (1e08 <_oscctrl_init_referenced_generators+0x74>)
    1dd8:	4798      	blx	r3
    1dda:	4603      	mov	r3, r0
    1ddc:	f083 0301 	eor.w	r3, r3, #1
    1de0:	b2db      	uxtb	r3, r3
    1de2:	2b00      	cmp	r3, #0
    1de4:	d1eb      	bne.n	1dbe <_oscctrl_init_referenced_generators+0x2a>
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, CONF_GCLK_GEN_0_SOURCE);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
		;
#endif
	(void)hw;
}
    1de6:	bf00      	nop
    1de8:	3708      	adds	r7, #8
    1dea:	46bd      	mov	sp, r7
    1dec:	bd80      	pop	{r7, pc}
    1dee:	bf00      	nop
    1df0:	40001000 	.word	0x40001000
    1df4:	00001c4d 	.word	0x00001c4d
    1df8:	00020040 	.word	0x00020040
    1dfc:	00001c89 	.word	0x00001c89
    1e00:	00001c11 	.word	0x00001c11
    1e04:	00001b9f 	.word	0x00001b9f
    1e08:	00001bd7 	.word	0x00001bd7

00001e0c <hri_ramecc_read_INTFLAG_reg>:
	tmp &= mask;
	return tmp;
}

static inline hri_ramecc_intflag_reg_t hri_ramecc_read_INTFLAG_reg(const void *const hw)
{
    1e0c:	b480      	push	{r7}
    1e0e:	b083      	sub	sp, #12
    1e10:	af00      	add	r7, sp, #0
    1e12:	6078      	str	r0, [r7, #4]
	return ((Ramecc *)hw)->INTFLAG.reg;
    1e14:	687b      	ldr	r3, [r7, #4]
    1e16:	789b      	ldrb	r3, [r3, #2]
    1e18:	b2db      	uxtb	r3, r3
}
    1e1a:	4618      	mov	r0, r3
    1e1c:	370c      	adds	r7, #12
    1e1e:	46bd      	mov	sp, r7
    1e20:	f85d 7b04 	ldr.w	r7, [sp], #4
    1e24:	4770      	bx	lr

00001e26 <hri_ramecc_read_ERRADDR_reg>:
	tmp &= mask;
	return tmp;
}

static inline hri_ramecc_erraddr_reg_t hri_ramecc_read_ERRADDR_reg(const void *const hw)
{
    1e26:	b480      	push	{r7}
    1e28:	b083      	sub	sp, #12
    1e2a:	af00      	add	r7, sp, #0
    1e2c:	6078      	str	r0, [r7, #4]
	return ((Ramecc *)hw)->ERRADDR.reg;
    1e2e:	687b      	ldr	r3, [r7, #4]
    1e30:	685b      	ldr	r3, [r3, #4]
}
    1e32:	4618      	mov	r0, r3
    1e34:	370c      	adds	r7, #12
    1e36:	46bd      	mov	sp, r7
    1e38:	f85d 7b04 	ldr.w	r7, [sp], #4
    1e3c:	4770      	bx	lr
	...

00001e40 <RAMECC_Handler>:

/**
 * \internal RAMECC interrupt handler
 */
void RAMECC_Handler(void)
{
    1e40:	b590      	push	{r4, r7, lr}
    1e42:	b083      	sub	sp, #12
    1e44:	af00      	add	r7, sp, #0
	struct _ramecc_device *dev      = (struct _ramecc_device *)&device;
    1e46:	4b17      	ldr	r3, [pc, #92]	; (1ea4 <RAMECC_Handler+0x64>)
    1e48:	607b      	str	r3, [r7, #4]
	volatile uint32_t      int_mask = hri_ramecc_read_INTFLAG_reg(RAMECC);
    1e4a:	4817      	ldr	r0, [pc, #92]	; (1ea8 <RAMECC_Handler+0x68>)
    1e4c:	4b17      	ldr	r3, [pc, #92]	; (1eac <RAMECC_Handler+0x6c>)
    1e4e:	4798      	blx	r3
    1e50:	4603      	mov	r3, r0
    1e52:	603b      	str	r3, [r7, #0]

	if (int_mask & RAMECC_INTFLAG_DUALE && dev->ramecc_cb.dual_bit_err) {
    1e54:	683b      	ldr	r3, [r7, #0]
    1e56:	f003 0302 	and.w	r3, r3, #2
    1e5a:	2b00      	cmp	r3, #0
    1e5c:	d00c      	beq.n	1e78 <RAMECC_Handler+0x38>
    1e5e:	687b      	ldr	r3, [r7, #4]
    1e60:	681b      	ldr	r3, [r3, #0]
    1e62:	2b00      	cmp	r3, #0
    1e64:	d008      	beq.n	1e78 <RAMECC_Handler+0x38>
		dev->ramecc_cb.dual_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    1e66:	687b      	ldr	r3, [r7, #4]
    1e68:	681c      	ldr	r4, [r3, #0]
    1e6a:	480f      	ldr	r0, [pc, #60]	; (1ea8 <RAMECC_Handler+0x68>)
    1e6c:	4b10      	ldr	r3, [pc, #64]	; (1eb0 <RAMECC_Handler+0x70>)
    1e6e:	4798      	blx	r3
    1e70:	4603      	mov	r3, r0
    1e72:	4618      	mov	r0, r3
    1e74:	47a0      	blx	r4
    1e76:	e012      	b.n	1e9e <RAMECC_Handler+0x5e>
	} else if (int_mask & RAMECC_INTFLAG_SINGLEE && dev->ramecc_cb.single_bit_err) {
    1e78:	683b      	ldr	r3, [r7, #0]
    1e7a:	f003 0301 	and.w	r3, r3, #1
    1e7e:	2b00      	cmp	r3, #0
    1e80:	d00c      	beq.n	1e9c <RAMECC_Handler+0x5c>
    1e82:	687b      	ldr	r3, [r7, #4]
    1e84:	685b      	ldr	r3, [r3, #4]
    1e86:	2b00      	cmp	r3, #0
    1e88:	d008      	beq.n	1e9c <RAMECC_Handler+0x5c>
		dev->ramecc_cb.single_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    1e8a:	687b      	ldr	r3, [r7, #4]
    1e8c:	685c      	ldr	r4, [r3, #4]
    1e8e:	4806      	ldr	r0, [pc, #24]	; (1ea8 <RAMECC_Handler+0x68>)
    1e90:	4b07      	ldr	r3, [pc, #28]	; (1eb0 <RAMECC_Handler+0x70>)
    1e92:	4798      	blx	r3
    1e94:	4603      	mov	r3, r0
    1e96:	4618      	mov	r0, r3
    1e98:	47a0      	blx	r4
    1e9a:	e000      	b.n	1e9e <RAMECC_Handler+0x5e>
	} else {
		return;
    1e9c:	bf00      	nop
	}
}
    1e9e:	370c      	adds	r7, #12
    1ea0:	46bd      	mov	sp, r7
    1ea2:	bd90      	pop	{r4, r7, pc}
    1ea4:	20000aa8 	.word	0x20000aa8
    1ea8:	41020000 	.word	0x41020000
    1eac:	00001e0d 	.word	0x00001e0d
    1eb0:	00001e27 	.word	0x00001e27

00001eb4 <hri_sercomi2cm_wait_for_sync>:
typedef uint8_t  hri_sercomusart_intflag_reg_t;
typedef uint8_t  hri_sercomusart_rxerrcnt_reg_t;
typedef uint8_t  hri_sercomusart_rxpl_reg_t;

static inline void hri_sercomi2cm_wait_for_sync(const void *const hw, hri_sercomi2cm_syncbusy_reg_t reg)
{
    1eb4:	b480      	push	{r7}
    1eb6:	b083      	sub	sp, #12
    1eb8:	af00      	add	r7, sp, #0
    1eba:	6078      	str	r0, [r7, #4]
    1ebc:	6039      	str	r1, [r7, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    1ebe:	bf00      	nop
    1ec0:	687b      	ldr	r3, [r7, #4]
    1ec2:	69da      	ldr	r2, [r3, #28]
    1ec4:	683b      	ldr	r3, [r7, #0]
    1ec6:	4013      	ands	r3, r2
    1ec8:	2b00      	cmp	r3, #0
    1eca:	d1f9      	bne.n	1ec0 <hri_sercomi2cm_wait_for_sync+0xc>
	};
}
    1ecc:	bf00      	nop
    1ece:	370c      	adds	r7, #12
    1ed0:	46bd      	mov	sp, r7
    1ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
    1ed6:	4770      	bx	lr

00001ed8 <hri_sercomi2cm_is_syncing>:

static inline bool hri_sercomi2cm_is_syncing(const void *const hw, hri_sercomi2cm_syncbusy_reg_t reg)
{
    1ed8:	b480      	push	{r7}
    1eda:	b083      	sub	sp, #12
    1edc:	af00      	add	r7, sp, #0
    1ede:	6078      	str	r0, [r7, #4]
    1ee0:	6039      	str	r1, [r7, #0]
	return ((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg;
    1ee2:	687b      	ldr	r3, [r7, #4]
    1ee4:	69da      	ldr	r2, [r3, #28]
    1ee6:	683b      	ldr	r3, [r7, #0]
    1ee8:	4013      	ands	r3, r2
    1eea:	2b00      	cmp	r3, #0
    1eec:	bf14      	ite	ne
    1eee:	2301      	movne	r3, #1
    1ef0:	2300      	moveq	r3, #0
    1ef2:	b2db      	uxtb	r3, r3
}
    1ef4:	4618      	mov	r0, r3
    1ef6:	370c      	adds	r7, #12
    1ef8:	46bd      	mov	sp, r7
    1efa:	f85d 7b04 	ldr.w	r7, [sp], #4
    1efe:	4770      	bx	lr

00001f00 <hri_sercomusart_wait_for_sync>:
{
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
}

static inline void hri_sercomusart_wait_for_sync(const void *const hw, hri_sercomusart_syncbusy_reg_t reg)
{
    1f00:	b480      	push	{r7}
    1f02:	b083      	sub	sp, #12
    1f04:	af00      	add	r7, sp, #0
    1f06:	6078      	str	r0, [r7, #4]
    1f08:	6039      	str	r1, [r7, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    1f0a:	bf00      	nop
    1f0c:	687b      	ldr	r3, [r7, #4]
    1f0e:	69da      	ldr	r2, [r3, #28]
    1f10:	683b      	ldr	r3, [r7, #0]
    1f12:	4013      	ands	r3, r2
    1f14:	2b00      	cmp	r3, #0
    1f16:	d1f9      	bne.n	1f0c <hri_sercomusart_wait_for_sync+0xc>
	};
}
    1f18:	bf00      	nop
    1f1a:	370c      	adds	r7, #12
    1f1c:	46bd      	mov	sp, r7
    1f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
    1f22:	4770      	bx	lr

00001f24 <hri_sercomusart_is_syncing>:

static inline bool hri_sercomusart_is_syncing(const void *const hw, hri_sercomusart_syncbusy_reg_t reg)
{
    1f24:	b480      	push	{r7}
    1f26:	b083      	sub	sp, #12
    1f28:	af00      	add	r7, sp, #0
    1f2a:	6078      	str	r0, [r7, #4]
    1f2c:	6039      	str	r1, [r7, #0]
	return ((Sercom *)hw)->USART.SYNCBUSY.reg & reg;
    1f2e:	687b      	ldr	r3, [r7, #4]
    1f30:	69da      	ldr	r2, [r3, #28]
    1f32:	683b      	ldr	r3, [r7, #0]
    1f34:	4013      	ands	r3, r2
    1f36:	2b00      	cmp	r3, #0
    1f38:	bf14      	ite	ne
    1f3a:	2301      	movne	r3, #1
    1f3c:	2300      	moveq	r3, #0
    1f3e:	b2db      	uxtb	r3, r3
}
    1f40:	4618      	mov	r0, r3
    1f42:	370c      	adds	r7, #12
    1f44:	46bd      	mov	sp, r7
    1f46:	f85d 7b04 	ldr.w	r7, [sp], #4
    1f4a:	4770      	bx	lr

00001f4c <hri_sercomi2cm_clear_interrupt_MB_bit>:
{
	return (((Sercom *)hw)->I2CM.INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) >> SERCOM_I2CM_INTFLAG_MB_Pos;
}

static inline void hri_sercomi2cm_clear_interrupt_MB_bit(const void *const hw)
{
    1f4c:	b480      	push	{r7}
    1f4e:	b083      	sub	sp, #12
    1f50:	af00      	add	r7, sp, #0
    1f52:	6078      	str	r0, [r7, #4]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    1f54:	687b      	ldr	r3, [r7, #4]
    1f56:	2201      	movs	r2, #1
    1f58:	761a      	strb	r2, [r3, #24]
}
    1f5a:	bf00      	nop
    1f5c:	370c      	adds	r7, #12
    1f5e:	46bd      	mov	sp, r7
    1f60:	f85d 7b04 	ldr.w	r7, [sp], #4
    1f64:	4770      	bx	lr

00001f66 <hri_sercomi2cm_clear_interrupt_SB_bit>:
{
	return (((Sercom *)hw)->I2CM.INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) >> SERCOM_I2CM_INTFLAG_SB_Pos;
}

static inline void hri_sercomi2cm_clear_interrupt_SB_bit(const void *const hw)
{
    1f66:	b480      	push	{r7}
    1f68:	b083      	sub	sp, #12
    1f6a:	af00      	add	r7, sp, #0
    1f6c:	6078      	str	r0, [r7, #4]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    1f6e:	687b      	ldr	r3, [r7, #4]
    1f70:	2202      	movs	r2, #2
    1f72:	761a      	strb	r2, [r3, #24]
}
    1f74:	bf00      	nop
    1f76:	370c      	adds	r7, #12
    1f78:	46bd      	mov	sp, r7
    1f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
    1f7e:	4770      	bx	lr

00001f80 <hri_sercomi2cm_read_INTFLAG_reg>:
	tmp &= mask;
	return tmp;
}

static inline hri_sercomi2cm_intflag_reg_t hri_sercomi2cm_read_INTFLAG_reg(const void *const hw)
{
    1f80:	b480      	push	{r7}
    1f82:	b083      	sub	sp, #12
    1f84:	af00      	add	r7, sp, #0
    1f86:	6078      	str	r0, [r7, #4]
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
    1f88:	687b      	ldr	r3, [r7, #4]
    1f8a:	7e1b      	ldrb	r3, [r3, #24]
    1f8c:	b2db      	uxtb	r3, r3
}
    1f8e:	4618      	mov	r0, r3
    1f90:	370c      	adds	r7, #12
    1f92:	46bd      	mov	sp, r7
    1f94:	f85d 7b04 	ldr.w	r7, [sp], #4
    1f98:	4770      	bx	lr

00001f9a <hri_sercomusart_get_interrupt_DRE_bit>:
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
}

static inline bool hri_sercomusart_get_interrupt_DRE_bit(const void *const hw)
{
    1f9a:	b480      	push	{r7}
    1f9c:	b083      	sub	sp, #12
    1f9e:	af00      	add	r7, sp, #0
    1fa0:	6078      	str	r0, [r7, #4]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    1fa2:	687b      	ldr	r3, [r7, #4]
    1fa4:	7e1b      	ldrb	r3, [r3, #24]
    1fa6:	b2db      	uxtb	r3, r3
    1fa8:	f003 0301 	and.w	r3, r3, #1
    1fac:	2b00      	cmp	r3, #0
    1fae:	bf14      	ite	ne
    1fb0:	2301      	movne	r3, #1
    1fb2:	2300      	moveq	r3, #0
    1fb4:	b2db      	uxtb	r3, r3
}
    1fb6:	4618      	mov	r0, r3
    1fb8:	370c      	adds	r7, #12
    1fba:	46bd      	mov	sp, r7
    1fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
    1fc0:	4770      	bx	lr

00001fc2 <hri_sercomusart_get_interrupt_TXC_bit>:
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_DRE;
}

static inline bool hri_sercomusart_get_interrupt_TXC_bit(const void *const hw)
{
    1fc2:	b480      	push	{r7}
    1fc4:	b083      	sub	sp, #12
    1fc6:	af00      	add	r7, sp, #0
    1fc8:	6078      	str	r0, [r7, #4]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    1fca:	687b      	ldr	r3, [r7, #4]
    1fcc:	7e1b      	ldrb	r3, [r3, #24]
    1fce:	b2db      	uxtb	r3, r3
    1fd0:	085b      	lsrs	r3, r3, #1
    1fd2:	f003 0301 	and.w	r3, r3, #1
    1fd6:	2b00      	cmp	r3, #0
    1fd8:	bf14      	ite	ne
    1fda:	2301      	movne	r3, #1
    1fdc:	2300      	moveq	r3, #0
    1fde:	b2db      	uxtb	r3, r3
}
    1fe0:	4618      	mov	r0, r3
    1fe2:	370c      	adds	r7, #12
    1fe4:	46bd      	mov	sp, r7
    1fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
    1fea:	4770      	bx	lr

00001fec <hri_sercomusart_get_interrupt_RXC_bit>:
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_TXC;
}

static inline bool hri_sercomusart_get_interrupt_RXC_bit(const void *const hw)
{
    1fec:	b480      	push	{r7}
    1fee:	b083      	sub	sp, #12
    1ff0:	af00      	add	r7, sp, #0
    1ff2:	6078      	str	r0, [r7, #4]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    1ff4:	687b      	ldr	r3, [r7, #4]
    1ff6:	7e1b      	ldrb	r3, [r3, #24]
    1ff8:	b2db      	uxtb	r3, r3
    1ffa:	089b      	lsrs	r3, r3, #2
    1ffc:	f003 0301 	and.w	r3, r3, #1
    2000:	2b00      	cmp	r3, #0
    2002:	bf14      	ite	ne
    2004:	2301      	movne	r3, #1
    2006:	2300      	moveq	r3, #0
    2008:	b2db      	uxtb	r3, r3
}
    200a:	4618      	mov	r0, r3
    200c:	370c      	adds	r7, #12
    200e:	46bd      	mov	sp, r7
    2010:	f85d 7b04 	ldr.w	r7, [sp], #4
    2014:	4770      	bx	lr
	...

00002018 <hri_sercomi2cm_set_CTRLA_ENABLE_bit>:
	tmp = (tmp & SERCOM_I2CM_CTRLA_SWRST) >> SERCOM_I2CM_CTRLA_SWRST_Pos;
	return (bool)tmp;
}

static inline void hri_sercomi2cm_set_CTRLA_ENABLE_bit(const void *const hw)
{
    2018:	b580      	push	{r7, lr}
    201a:	b082      	sub	sp, #8
    201c:	af00      	add	r7, sp, #0
    201e:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    2020:	687b      	ldr	r3, [r7, #4]
    2022:	681b      	ldr	r3, [r3, #0]
    2024:	f043 0202 	orr.w	r2, r3, #2
    2028:	687b      	ldr	r3, [r7, #4]
    202a:	601a      	str	r2, [r3, #0]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST | SERCOM_I2CM_SYNCBUSY_ENABLE);
    202c:	2103      	movs	r1, #3
    202e:	6878      	ldr	r0, [r7, #4]
    2030:	4b02      	ldr	r3, [pc, #8]	; (203c <hri_sercomi2cm_set_CTRLA_ENABLE_bit+0x24>)
    2032:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2034:	bf00      	nop
    2036:	3708      	adds	r7, #8
    2038:	46bd      	mov	sp, r7
    203a:	bd80      	pop	{r7, pc}
    203c:	00001eb5 	.word	0x00001eb5

00002040 <hri_sercomi2cm_clear_CTRLA_ENABLE_bit>:
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST | SERCOM_I2CM_SYNCBUSY_ENABLE);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline void hri_sercomi2cm_clear_CTRLA_ENABLE_bit(const void *const hw)
{
    2040:	b580      	push	{r7, lr}
    2042:	b082      	sub	sp, #8
    2044:	af00      	add	r7, sp, #0
    2046:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLA.reg &= ~SERCOM_I2CM_CTRLA_ENABLE;
    2048:	687b      	ldr	r3, [r7, #4]
    204a:	681b      	ldr	r3, [r3, #0]
    204c:	f023 0202 	bic.w	r2, r3, #2
    2050:	687b      	ldr	r3, [r7, #4]
    2052:	601a      	str	r2, [r3, #0]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST | SERCOM_I2CM_SYNCBUSY_ENABLE);
    2054:	2103      	movs	r1, #3
    2056:	6878      	ldr	r0, [r7, #4]
    2058:	4b02      	ldr	r3, [pc, #8]	; (2064 <hri_sercomi2cm_clear_CTRLA_ENABLE_bit+0x24>)
    205a:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    205c:	bf00      	nop
    205e:	3708      	adds	r7, #8
    2060:	46bd      	mov	sp, r7
    2062:	bd80      	pop	{r7, pc}
    2064:	00001eb5 	.word	0x00001eb5

00002068 <hri_sercomi2cm_get_CTRLA_SCLSM_bit>:
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_MASK);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline bool hri_sercomi2cm_get_CTRLA_SCLSM_bit(const void *const hw)
{
    2068:	b480      	push	{r7}
    206a:	b085      	sub	sp, #20
    206c:	af00      	add	r7, sp, #0
    206e:	6078      	str	r0, [r7, #4]
	uint32_t tmp;
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    2070:	687b      	ldr	r3, [r7, #4]
    2072:	681b      	ldr	r3, [r3, #0]
    2074:	60fb      	str	r3, [r7, #12]
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    2076:	68fb      	ldr	r3, [r7, #12]
    2078:	0edb      	lsrs	r3, r3, #27
    207a:	f003 0301 	and.w	r3, r3, #1
    207e:	60fb      	str	r3, [r7, #12]
	return (bool)tmp;
    2080:	68fb      	ldr	r3, [r7, #12]
    2082:	2b00      	cmp	r3, #0
    2084:	bf14      	ite	ne
    2086:	2301      	movne	r3, #1
    2088:	2300      	moveq	r3, #0
    208a:	b2db      	uxtb	r3, r3
}
    208c:	4618      	mov	r0, r3
    208e:	3714      	adds	r7, #20
    2090:	46bd      	mov	sp, r7
    2092:	f85d 7b04 	ldr.w	r7, [sp], #4
    2096:	4770      	bx	lr

00002098 <hri_sercomi2cm_get_CTRLA_reg>:
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomi2cm_ctrla_reg_t hri_sercomi2cm_get_CTRLA_reg(const void *const          hw,
                                                                      hri_sercomi2cm_ctrla_reg_t mask)
{
    2098:	b580      	push	{r7, lr}
    209a:	b084      	sub	sp, #16
    209c:	af00      	add	r7, sp, #0
    209e:	6078      	str	r0, [r7, #4]
    20a0:	6039      	str	r1, [r7, #0]
	uint32_t tmp;
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST | SERCOM_I2CM_SYNCBUSY_ENABLE);
    20a2:	2103      	movs	r1, #3
    20a4:	6878      	ldr	r0, [r7, #4]
    20a6:	4b07      	ldr	r3, [pc, #28]	; (20c4 <hri_sercomi2cm_get_CTRLA_reg+0x2c>)
    20a8:	4798      	blx	r3
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    20aa:	687b      	ldr	r3, [r7, #4]
    20ac:	681b      	ldr	r3, [r3, #0]
    20ae:	60fb      	str	r3, [r7, #12]
	tmp &= mask;
    20b0:	68fa      	ldr	r2, [r7, #12]
    20b2:	683b      	ldr	r3, [r7, #0]
    20b4:	4013      	ands	r3, r2
    20b6:	60fb      	str	r3, [r7, #12]
	return tmp;
    20b8:	68fb      	ldr	r3, [r7, #12]
}
    20ba:	4618      	mov	r0, r3
    20bc:	3710      	adds	r7, #16
    20be:	46bd      	mov	sp, r7
    20c0:	bd80      	pop	{r7, pc}
    20c2:	bf00      	nop
    20c4:	00001eb5 	.word	0x00001eb5

000020c8 <hri_sercomi2cm_write_CTRLA_reg>:

static inline void hri_sercomi2cm_write_CTRLA_reg(const void *const hw, hri_sercomi2cm_ctrla_reg_t data)
{
    20c8:	b580      	push	{r7, lr}
    20ca:	b082      	sub	sp, #8
    20cc:	af00      	add	r7, sp, #0
    20ce:	6078      	str	r0, [r7, #4]
    20d0:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    20d2:	687b      	ldr	r3, [r7, #4]
    20d4:	683a      	ldr	r2, [r7, #0]
    20d6:	601a      	str	r2, [r3, #0]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST | SERCOM_I2CM_SYNCBUSY_ENABLE);
    20d8:	2103      	movs	r1, #3
    20da:	6878      	ldr	r0, [r7, #4]
    20dc:	4b02      	ldr	r3, [pc, #8]	; (20e8 <hri_sercomi2cm_write_CTRLA_reg+0x20>)
    20de:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    20e0:	bf00      	nop
    20e2:	3708      	adds	r7, #8
    20e4:	46bd      	mov	sp, r7
    20e6:	bd80      	pop	{r7, pc}
    20e8:	00001eb5 	.word	0x00001eb5

000020ec <hri_sercomusart_set_CTRLA_ENABLE_bit>:
	tmp = (tmp & SERCOM_USART_CTRLA_SWRST) >> SERCOM_USART_CTRLA_SWRST_Pos;
	return (bool)tmp;
}

static inline void hri_sercomusart_set_CTRLA_ENABLE_bit(const void *const hw)
{
    20ec:	b580      	push	{r7, lr}
    20ee:	b082      	sub	sp, #8
    20f0:	af00      	add	r7, sp, #0
    20f2:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    20f4:	687b      	ldr	r3, [r7, #4]
    20f6:	681b      	ldr	r3, [r3, #0]
    20f8:	f043 0202 	orr.w	r2, r3, #2
    20fc:	687b      	ldr	r3, [r7, #4]
    20fe:	601a      	str	r2, [r3, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    2100:	2103      	movs	r1, #3
    2102:	6878      	ldr	r0, [r7, #4]
    2104:	4b02      	ldr	r3, [pc, #8]	; (2110 <hri_sercomusart_set_CTRLA_ENABLE_bit+0x24>)
    2106:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2108:	bf00      	nop
    210a:	3708      	adds	r7, #8
    210c:	46bd      	mov	sp, r7
    210e:	bd80      	pop	{r7, pc}
    2110:	00001f01 	.word	0x00001f01

00002114 <hri_sercomusart_clear_CTRLA_ENABLE_bit>:
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline void hri_sercomusart_clear_CTRLA_ENABLE_bit(const void *const hw)
{
    2114:	b580      	push	{r7, lr}
    2116:	b082      	sub	sp, #8
    2118:	af00      	add	r7, sp, #0
    211a:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    211c:	687b      	ldr	r3, [r7, #4]
    211e:	681b      	ldr	r3, [r3, #0]
    2120:	f023 0202 	bic.w	r2, r3, #2
    2124:	687b      	ldr	r3, [r7, #4]
    2126:	601a      	str	r2, [r3, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    2128:	2103      	movs	r1, #3
    212a:	6878      	ldr	r0, [r7, #4]
    212c:	4b02      	ldr	r3, [pc, #8]	; (2138 <hri_sercomusart_clear_CTRLA_ENABLE_bit+0x24>)
    212e:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2130:	bf00      	nop
    2132:	3708      	adds	r7, #8
    2134:	46bd      	mov	sp, r7
    2136:	bd80      	pop	{r7, pc}
    2138:	00001f01 	.word	0x00001f01

0000213c <hri_sercomusart_get_CTRLA_reg>:
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_ctrla_reg_t hri_sercomusart_get_CTRLA_reg(const void *const           hw,
                                                                        hri_sercomusart_ctrla_reg_t mask)
{
    213c:	b580      	push	{r7, lr}
    213e:	b084      	sub	sp, #16
    2140:	af00      	add	r7, sp, #0
    2142:	6078      	str	r0, [r7, #4]
    2144:	6039      	str	r1, [r7, #0]
	uint32_t tmp;
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    2146:	2103      	movs	r1, #3
    2148:	6878      	ldr	r0, [r7, #4]
    214a:	4b07      	ldr	r3, [pc, #28]	; (2168 <hri_sercomusart_get_CTRLA_reg+0x2c>)
    214c:	4798      	blx	r3
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    214e:	687b      	ldr	r3, [r7, #4]
    2150:	681b      	ldr	r3, [r3, #0]
    2152:	60fb      	str	r3, [r7, #12]
	tmp &= mask;
    2154:	68fa      	ldr	r2, [r7, #12]
    2156:	683b      	ldr	r3, [r7, #0]
    2158:	4013      	ands	r3, r2
    215a:	60fb      	str	r3, [r7, #12]
	return tmp;
    215c:	68fb      	ldr	r3, [r7, #12]
}
    215e:	4618      	mov	r0, r3
    2160:	3710      	adds	r7, #16
    2162:	46bd      	mov	sp, r7
    2164:	bd80      	pop	{r7, pc}
    2166:	bf00      	nop
    2168:	00001f01 	.word	0x00001f01

0000216c <hri_sercomusart_write_CTRLA_reg>:

static inline void hri_sercomusart_write_CTRLA_reg(const void *const hw, hri_sercomusart_ctrla_reg_t data)
{
    216c:	b580      	push	{r7, lr}
    216e:	b082      	sub	sp, #8
    2170:	af00      	add	r7, sp, #0
    2172:	6078      	str	r0, [r7, #4]
    2174:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg = data;
    2176:	687b      	ldr	r3, [r7, #4]
    2178:	683a      	ldr	r2, [r7, #0]
    217a:	601a      	str	r2, [r3, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    217c:	2103      	movs	r1, #3
    217e:	6878      	ldr	r0, [r7, #4]
    2180:	4b02      	ldr	r3, [pc, #8]	; (218c <hri_sercomusart_write_CTRLA_reg+0x20>)
    2182:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2184:	bf00      	nop
    2186:	3708      	adds	r7, #8
    2188:	46bd      	mov	sp, r7
    218a:	bd80      	pop	{r7, pc}
    218c:	00001f01 	.word	0x00001f01

00002190 <hri_sercomi2cm_set_CTRLB_SMEN_bit>:
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
	return ((Sercom *)hw)->USART.CTRLA.reg;
}

static inline void hri_sercomi2cm_set_CTRLB_SMEN_bit(const void *const hw)
{
    2190:	b580      	push	{r7, lr}
    2192:	b082      	sub	sp, #8
    2194:	af00      	add	r7, sp, #0
    2196:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_SMEN;
    2198:	687b      	ldr	r3, [r7, #4]
    219a:	685b      	ldr	r3, [r3, #4]
    219c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
    21a0:	687b      	ldr	r3, [r7, #4]
    21a2:	605a      	str	r2, [r3, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    21a4:	2104      	movs	r1, #4
    21a6:	6878      	ldr	r0, [r7, #4]
    21a8:	4b02      	ldr	r3, [pc, #8]	; (21b4 <hri_sercomi2cm_set_CTRLB_SMEN_bit+0x24>)
    21aa:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    21ac:	bf00      	nop
    21ae:	3708      	adds	r7, #8
    21b0:	46bd      	mov	sp, r7
    21b2:	bd80      	pop	{r7, pc}
    21b4:	00001eb5 	.word	0x00001eb5

000021b8 <hri_sercomi2cm_clear_CTRLB_SMEN_bit>:
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline void hri_sercomi2cm_clear_CTRLB_SMEN_bit(const void *const hw)
{
    21b8:	b580      	push	{r7, lr}
    21ba:	b082      	sub	sp, #8
    21bc:	af00      	add	r7, sp, #0
    21be:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
    21c0:	687b      	ldr	r3, [r7, #4]
    21c2:	685b      	ldr	r3, [r3, #4]
    21c4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
    21c8:	687b      	ldr	r3, [r7, #4]
    21ca:	605a      	str	r2, [r3, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    21cc:	2104      	movs	r1, #4
    21ce:	6878      	ldr	r0, [r7, #4]
    21d0:	4b02      	ldr	r3, [pc, #8]	; (21dc <hri_sercomi2cm_clear_CTRLB_SMEN_bit+0x24>)
    21d2:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    21d4:	bf00      	nop
    21d6:	3708      	adds	r7, #8
    21d8:	46bd      	mov	sp, r7
    21da:	bd80      	pop	{r7, pc}
    21dc:	00001eb5 	.word	0x00001eb5

000021e0 <hri_sercomi2cm_set_CTRLB_ACKACT_bit>:
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline void hri_sercomi2cm_set_CTRLB_ACKACT_bit(const void *const hw)
{
    21e0:	b580      	push	{r7, lr}
    21e2:	b082      	sub	sp, #8
    21e4:	af00      	add	r7, sp, #0
    21e6:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    21e8:	687b      	ldr	r3, [r7, #4]
    21ea:	685b      	ldr	r3, [r3, #4]
    21ec:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
    21f0:	687b      	ldr	r3, [r7, #4]
    21f2:	605a      	str	r2, [r3, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    21f4:	2104      	movs	r1, #4
    21f6:	6878      	ldr	r0, [r7, #4]
    21f8:	4b02      	ldr	r3, [pc, #8]	; (2204 <hri_sercomi2cm_set_CTRLB_ACKACT_bit+0x24>)
    21fa:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    21fc:	bf00      	nop
    21fe:	3708      	adds	r7, #8
    2200:	46bd      	mov	sp, r7
    2202:	bd80      	pop	{r7, pc}
    2204:	00001eb5 	.word	0x00001eb5

00002208 <hri_sercomi2cm_clear_CTRLB_ACKACT_bit>:
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline void hri_sercomi2cm_clear_CTRLB_ACKACT_bit(const void *const hw)
{
    2208:	b580      	push	{r7, lr}
    220a:	b082      	sub	sp, #8
    220c:	af00      	add	r7, sp, #0
    220e:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    2210:	687b      	ldr	r3, [r7, #4]
    2212:	685b      	ldr	r3, [r3, #4]
    2214:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
    2218:	687b      	ldr	r3, [r7, #4]
    221a:	605a      	str	r2, [r3, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    221c:	2104      	movs	r1, #4
    221e:	6878      	ldr	r0, [r7, #4]
    2220:	4b02      	ldr	r3, [pc, #8]	; (222c <hri_sercomi2cm_clear_CTRLB_ACKACT_bit+0x24>)
    2222:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2224:	bf00      	nop
    2226:	3708      	adds	r7, #8
    2228:	46bd      	mov	sp, r7
    222a:	bd80      	pop	{r7, pc}
    222c:	00001eb5 	.word	0x00001eb5

00002230 <hri_sercomi2cm_set_CTRLB_CMD_bf>:
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline void hri_sercomi2cm_set_CTRLB_CMD_bf(const void *const hw, hri_sercomi2cm_ctrlb_reg_t mask)
{
    2230:	b580      	push	{r7, lr}
    2232:	b082      	sub	sp, #8
    2234:	af00      	add	r7, sp, #0
    2236:	6078      	str	r0, [r7, #4]
    2238:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    223a:	687b      	ldr	r3, [r7, #4]
    223c:	685a      	ldr	r2, [r3, #4]
    223e:	683b      	ldr	r3, [r7, #0]
    2240:	041b      	lsls	r3, r3, #16
    2242:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
    2246:	431a      	orrs	r2, r3
    2248:	687b      	ldr	r3, [r7, #4]
    224a:	605a      	str	r2, [r3, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    224c:	2104      	movs	r1, #4
    224e:	6878      	ldr	r0, [r7, #4]
    2250:	4b02      	ldr	r3, [pc, #8]	; (225c <hri_sercomi2cm_set_CTRLB_CMD_bf+0x2c>)
    2252:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2254:	bf00      	nop
    2256:	3708      	adds	r7, #8
    2258:	46bd      	mov	sp, r7
    225a:	bd80      	pop	{r7, pc}
    225c:	00001eb5 	.word	0x00001eb5

00002260 <hri_sercomi2cm_write_CTRLB_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomi2cm_write_CTRLB_reg(const void *const hw, hri_sercomi2cm_ctrlb_reg_t data)
{
    2260:	b580      	push	{r7, lr}
    2262:	b082      	sub	sp, #8
    2264:	af00      	add	r7, sp, #0
    2266:	6078      	str	r0, [r7, #4]
    2268:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLB.reg = data;
    226a:	687b      	ldr	r3, [r7, #4]
    226c:	683a      	ldr	r2, [r7, #0]
    226e:	605a      	str	r2, [r3, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    2270:	2104      	movs	r1, #4
    2272:	6878      	ldr	r0, [r7, #4]
    2274:	4b02      	ldr	r3, [pc, #8]	; (2280 <hri_sercomi2cm_write_CTRLB_reg+0x20>)
    2276:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2278:	bf00      	nop
    227a:	3708      	adds	r7, #8
    227c:	46bd      	mov	sp, r7
    227e:	bd80      	pop	{r7, pc}
    2280:	00001eb5 	.word	0x00001eb5

00002284 <hri_sercomusart_write_CTRLB_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_CTRLB_reg(const void *const hw, hri_sercomusart_ctrlb_reg_t data)
{
    2284:	b580      	push	{r7, lr}
    2286:	b082      	sub	sp, #8
    2288:	af00      	add	r7, sp, #0
    228a:	6078      	str	r0, [r7, #4]
    228c:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLB.reg = data;
    228e:	687b      	ldr	r3, [r7, #4]
    2290:	683a      	ldr	r2, [r7, #0]
    2292:	605a      	str	r2, [r3, #4]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_MASK);
    2294:	211f      	movs	r1, #31
    2296:	6878      	ldr	r0, [r7, #4]
    2298:	4b02      	ldr	r3, [pc, #8]	; (22a4 <hri_sercomusart_write_CTRLB_reg+0x20>)
    229a:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    229c:	bf00      	nop
    229e:	3708      	adds	r7, #8
    22a0:	46bd      	mov	sp, r7
    22a2:	bd80      	pop	{r7, pc}
    22a4:	00001f01 	.word	0x00001f01

000022a8 <hri_sercomusart_write_CTRLC_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_CTRLC_reg(const void *const hw, hri_sercomusart_ctrlc_reg_t data)
{
    22a8:	b480      	push	{r7}
    22aa:	b083      	sub	sp, #12
    22ac:	af00      	add	r7, sp, #0
    22ae:	6078      	str	r0, [r7, #4]
    22b0:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLC.reg = data;
    22b2:	687b      	ldr	r3, [r7, #4]
    22b4:	683a      	ldr	r2, [r7, #0]
    22b6:	609a      	str	r2, [r3, #8]
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    22b8:	bf00      	nop
    22ba:	370c      	adds	r7, #12
    22bc:	46bd      	mov	sp, r7
    22be:	f85d 7b04 	ldr.w	r7, [sp], #4
    22c2:	4770      	bx	lr

000022c4 <hri_sercomi2cm_write_BAUD_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomi2cm_write_BAUD_reg(const void *const hw, hri_sercomi2cm_baud_reg_t data)
{
    22c4:	b480      	push	{r7}
    22c6:	b083      	sub	sp, #12
    22c8:	af00      	add	r7, sp, #0
    22ca:	6078      	str	r0, [r7, #4]
    22cc:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.BAUD.reg = data;
    22ce:	687b      	ldr	r3, [r7, #4]
    22d0:	683a      	ldr	r2, [r7, #0]
    22d2:	60da      	str	r2, [r3, #12]
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    22d4:	bf00      	nop
    22d6:	370c      	adds	r7, #12
    22d8:	46bd      	mov	sp, r7
    22da:	f85d 7b04 	ldr.w	r7, [sp], #4
    22de:	4770      	bx	lr

000022e0 <hri_sercomusart_write_BAUD_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_BAUD_reg(const void *const hw, hri_sercomusart_baud_reg_t data)
{
    22e0:	b480      	push	{r7}
    22e2:	b083      	sub	sp, #12
    22e4:	af00      	add	r7, sp, #0
    22e6:	6078      	str	r0, [r7, #4]
    22e8:	460b      	mov	r3, r1
    22ea:	807b      	strh	r3, [r7, #2]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.BAUD.reg = data;
    22ec:	687b      	ldr	r3, [r7, #4]
    22ee:	887a      	ldrh	r2, [r7, #2]
    22f0:	819a      	strh	r2, [r3, #12]
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    22f2:	bf00      	nop
    22f4:	370c      	adds	r7, #12
    22f6:	46bd      	mov	sp, r7
    22f8:	f85d 7b04 	ldr.w	r7, [sp], #4
    22fc:	4770      	bx	lr

000022fe <hri_sercomusart_write_RXPL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_RXPL_reg(const void *const hw, hri_sercomusart_rxpl_reg_t data)
{
    22fe:	b480      	push	{r7}
    2300:	b083      	sub	sp, #12
    2302:	af00      	add	r7, sp, #0
    2304:	6078      	str	r0, [r7, #4]
    2306:	460b      	mov	r3, r1
    2308:	70fb      	strb	r3, [r7, #3]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.RXPL.reg = data;
    230a:	687b      	ldr	r3, [r7, #4]
    230c:	78fa      	ldrb	r2, [r7, #3]
    230e:	739a      	strb	r2, [r3, #14]
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2310:	bf00      	nop
    2312:	370c      	adds	r7, #12
    2314:	46bd      	mov	sp, r7
    2316:	f85d 7b04 	ldr.w	r7, [sp], #4
    231a:	4770      	bx	lr

0000231c <hri_sercomi2cm_write_ADDR_HS_bit>:
	tmp = (tmp & SERCOM_I2CM_ADDR_HS) >> SERCOM_I2CM_ADDR_HS_Pos;
	return (bool)tmp;
}

static inline void hri_sercomi2cm_write_ADDR_HS_bit(const void *const hw, bool value)
{
    231c:	b580      	push	{r7, lr}
    231e:	b084      	sub	sp, #16
    2320:	af00      	add	r7, sp, #0
    2322:	6078      	str	r0, [r7, #4]
    2324:	460b      	mov	r3, r1
    2326:	70fb      	strb	r3, [r7, #3]
	uint32_t tmp;
	SERCOM_CRITICAL_SECTION_ENTER();
	tmp = ((Sercom *)hw)->I2CM.ADDR.reg;
    2328:	687b      	ldr	r3, [r7, #4]
    232a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    232c:	60fb      	str	r3, [r7, #12]
	tmp &= ~SERCOM_I2CM_ADDR_HS;
    232e:	68fb      	ldr	r3, [r7, #12]
    2330:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    2334:	60fb      	str	r3, [r7, #12]
	tmp |= value << SERCOM_I2CM_ADDR_HS_Pos;
    2336:	78fb      	ldrb	r3, [r7, #3]
    2338:	039b      	lsls	r3, r3, #14
    233a:	461a      	mov	r2, r3
    233c:	68fb      	ldr	r3, [r7, #12]
    233e:	4313      	orrs	r3, r2
    2340:	60fb      	str	r3, [r7, #12]
	((Sercom *)hw)->I2CM.ADDR.reg = tmp;
    2342:	687b      	ldr	r3, [r7, #4]
    2344:	68fa      	ldr	r2, [r7, #12]
    2346:	625a      	str	r2, [r3, #36]	; 0x24
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    2348:	2104      	movs	r1, #4
    234a:	6878      	ldr	r0, [r7, #4]
    234c:	4b02      	ldr	r3, [pc, #8]	; (2358 <hri_sercomi2cm_write_ADDR_HS_bit+0x3c>)
    234e:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2350:	bf00      	nop
    2352:	3710      	adds	r7, #16
    2354:	46bd      	mov	sp, r7
    2356:	bd80      	pop	{r7, pc}
    2358:	00001eb5 	.word	0x00001eb5

0000235c <hri_sercomi2cm_write_ADDR_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomi2cm_write_ADDR_reg(const void *const hw, hri_sercomi2cm_addr_reg_t data)
{
    235c:	b580      	push	{r7, lr}
    235e:	b082      	sub	sp, #8
    2360:	af00      	add	r7, sp, #0
    2362:	6078      	str	r0, [r7, #4]
    2364:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    2366:	687b      	ldr	r3, [r7, #4]
    2368:	683a      	ldr	r2, [r7, #0]
    236a:	625a      	str	r2, [r3, #36]	; 0x24
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    236c:	2104      	movs	r1, #4
    236e:	6878      	ldr	r0, [r7, #4]
    2370:	4b02      	ldr	r3, [pc, #8]	; (237c <hri_sercomi2cm_write_ADDR_reg+0x20>)
    2372:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    2374:	bf00      	nop
    2376:	3708      	adds	r7, #8
    2378:	46bd      	mov	sp, r7
    237a:	bd80      	pop	{r7, pc}
    237c:	00001eb5 	.word	0x00001eb5

00002380 <hri_sercomi2cm_read_ADDR_reg>:
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomi2cm_addr_reg_t hri_sercomi2cm_read_ADDR_reg(const void *const hw)
{
    2380:	b580      	push	{r7, lr}
    2382:	b082      	sub	sp, #8
    2384:	af00      	add	r7, sp, #0
    2386:	6078      	str	r0, [r7, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    2388:	2104      	movs	r1, #4
    238a:	6878      	ldr	r0, [r7, #4]
    238c:	4b03      	ldr	r3, [pc, #12]	; (239c <hri_sercomi2cm_read_ADDR_reg+0x1c>)
    238e:	4798      	blx	r3
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    2390:	687b      	ldr	r3, [r7, #4]
    2392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
    2394:	4618      	mov	r0, r3
    2396:	3708      	adds	r7, #8
    2398:	46bd      	mov	sp, r7
    239a:	bd80      	pop	{r7, pc}
    239c:	00001eb5 	.word	0x00001eb5

000023a0 <hri_sercomi2cm_write_DATA_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomi2cm_write_DATA_reg(const void *const hw, hri_sercomi2cm_data_reg_t data)
{
    23a0:	b580      	push	{r7, lr}
    23a2:	b082      	sub	sp, #8
    23a4:	af00      	add	r7, sp, #0
    23a6:	6078      	str	r0, [r7, #4]
    23a8:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.DATA.reg = data;
    23aa:	687b      	ldr	r3, [r7, #4]
    23ac:	683a      	ldr	r2, [r7, #0]
    23ae:	629a      	str	r2, [r3, #40]	; 0x28
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    23b0:	2104      	movs	r1, #4
    23b2:	6878      	ldr	r0, [r7, #4]
    23b4:	4b02      	ldr	r3, [pc, #8]	; (23c0 <hri_sercomi2cm_write_DATA_reg+0x20>)
    23b6:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    23b8:	bf00      	nop
    23ba:	3708      	adds	r7, #8
    23bc:	46bd      	mov	sp, r7
    23be:	bd80      	pop	{r7, pc}
    23c0:	00001eb5 	.word	0x00001eb5

000023c4 <hri_sercomi2cm_read_DATA_reg>:
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomi2cm_data_reg_t hri_sercomi2cm_read_DATA_reg(const void *const hw)
{
    23c4:	b580      	push	{r7, lr}
    23c6:	b082      	sub	sp, #8
    23c8:	af00      	add	r7, sp, #0
    23ca:	6078      	str	r0, [r7, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    23cc:	2104      	movs	r1, #4
    23ce:	6878      	ldr	r0, [r7, #4]
    23d0:	4b03      	ldr	r3, [pc, #12]	; (23e0 <hri_sercomi2cm_read_DATA_reg+0x1c>)
    23d2:	4798      	blx	r3
	return ((Sercom *)hw)->I2CM.DATA.reg;
    23d4:	687b      	ldr	r3, [r7, #4]
    23d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
    23d8:	4618      	mov	r0, r3
    23da:	3708      	adds	r7, #8
    23dc:	46bd      	mov	sp, r7
    23de:	bd80      	pop	{r7, pc}
    23e0:	00001eb5 	.word	0x00001eb5

000023e4 <hri_sercomusart_write_DATA_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_DATA_reg(const void *const hw, hri_sercomusart_data_reg_t data)
{
    23e4:	b480      	push	{r7}
    23e6:	b083      	sub	sp, #12
    23e8:	af00      	add	r7, sp, #0
    23ea:	6078      	str	r0, [r7, #4]
    23ec:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.DATA.reg = data;
    23ee:	687b      	ldr	r3, [r7, #4]
    23f0:	683a      	ldr	r2, [r7, #0]
    23f2:	629a      	str	r2, [r3, #40]	; 0x28
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    23f4:	bf00      	nop
    23f6:	370c      	adds	r7, #12
    23f8:	46bd      	mov	sp, r7
    23fa:	f85d 7b04 	ldr.w	r7, [sp], #4
    23fe:	4770      	bx	lr

00002400 <hri_sercomusart_read_DATA_reg>:
	((Sercom *)hw)->USART.DATA.reg ^= mask;
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_data_reg_t hri_sercomusart_read_DATA_reg(const void *const hw)
{
    2400:	b480      	push	{r7}
    2402:	b083      	sub	sp, #12
    2404:	af00      	add	r7, sp, #0
    2406:	6078      	str	r0, [r7, #4]
	return ((Sercom *)hw)->USART.DATA.reg;
    2408:	687b      	ldr	r3, [r7, #4]
    240a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
    240c:	4618      	mov	r0, r3
    240e:	370c      	adds	r7, #12
    2410:	46bd      	mov	sp, r7
    2412:	f85d 7b04 	ldr.w	r7, [sp], #4
    2416:	4770      	bx	lr

00002418 <hri_sercomusart_write_DBGCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_DBGCTRL_reg(const void *const hw, hri_sercomusart_dbgctrl_reg_t data)
{
    2418:	b480      	push	{r7}
    241a:	b083      	sub	sp, #12
    241c:	af00      	add	r7, sp, #0
    241e:	6078      	str	r0, [r7, #4]
    2420:	460b      	mov	r3, r1
    2422:	70fb      	strb	r3, [r7, #3]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
    2424:	687b      	ldr	r3, [r7, #4]
    2426:	78fa      	ldrb	r2, [r7, #3]
    2428:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    242c:	bf00      	nop
    242e:	370c      	adds	r7, #12
    2430:	46bd      	mov	sp, r7
    2432:	f85d 7b04 	ldr.w	r7, [sp], #4
    2436:	4770      	bx	lr

00002438 <hri_sercomi2cm_read_STATUS_BUSSTATE_bf>:
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomi2cm_status_reg_t hri_sercomi2cm_read_STATUS_BUSSTATE_bf(const void *const hw)
{
    2438:	b580      	push	{r7, lr}
    243a:	b082      	sub	sp, #8
    243c:	af00      	add	r7, sp, #0
    243e:	6078      	str	r0, [r7, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    2440:	2104      	movs	r1, #4
    2442:	6878      	ldr	r0, [r7, #4]
    2444:	4b06      	ldr	r3, [pc, #24]	; (2460 <hri_sercomi2cm_read_STATUS_BUSSTATE_bf+0x28>)
    2446:	4798      	blx	r3
	return (((Sercom *)hw)->I2CM.STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE_Msk) >> SERCOM_I2CM_STATUS_BUSSTATE_Pos;
    2448:	687b      	ldr	r3, [r7, #4]
    244a:	8b5b      	ldrh	r3, [r3, #26]
    244c:	b29b      	uxth	r3, r3
    244e:	091b      	lsrs	r3, r3, #4
    2450:	b29b      	uxth	r3, r3
    2452:	f003 0303 	and.w	r3, r3, #3
    2456:	b29b      	uxth	r3, r3
}
    2458:	4618      	mov	r0, r3
    245a:	3708      	adds	r7, #8
    245c:	46bd      	mov	sp, r7
    245e:	bd80      	pop	{r7, pc}
    2460:	00001eb5 	.word	0x00001eb5

00002464 <hri_sercomi2cm_read_STATUS_reg>:
{
	((Sercom *)hw)->I2CM.STATUS.reg |= mask;
}

static inline hri_sercomi2cm_status_reg_t hri_sercomi2cm_read_STATUS_reg(const void *const hw)
{
    2464:	b580      	push	{r7, lr}
    2466:	b082      	sub	sp, #8
    2468:	af00      	add	r7, sp, #0
    246a:	6078      	str	r0, [r7, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    246c:	2104      	movs	r1, #4
    246e:	6878      	ldr	r0, [r7, #4]
    2470:	4b04      	ldr	r3, [pc, #16]	; (2484 <hri_sercomi2cm_read_STATUS_reg+0x20>)
    2472:	4798      	blx	r3
	return ((Sercom *)hw)->I2CM.STATUS.reg;
    2474:	687b      	ldr	r3, [r7, #4]
    2476:	8b5b      	ldrh	r3, [r3, #26]
    2478:	b29b      	uxth	r3, r3
}
    247a:	4618      	mov	r0, r3
    247c:	3708      	adds	r7, #8
    247e:	46bd      	mov	sp, r7
    2480:	bd80      	pop	{r7, pc}
    2482:	bf00      	nop
    2484:	00001eb5 	.word	0x00001eb5

00002488 <hri_sercomi2cm_clear_STATUS_reg>:
{
	((Sercom *)hw)->I2CM.STATUS.reg ^= mask;
}

static inline void hri_sercomi2cm_clear_STATUS_reg(const void *const hw, hri_sercomi2cm_status_reg_t mask)
{
    2488:	b580      	push	{r7, lr}
    248a:	b082      	sub	sp, #8
    248c:	af00      	add	r7, sp, #0
    248e:	6078      	str	r0, [r7, #4]
    2490:	460b      	mov	r3, r1
    2492:	807b      	strh	r3, [r7, #2]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.STATUS.reg = mask;
    2494:	687b      	ldr	r3, [r7, #4]
    2496:	887a      	ldrh	r2, [r7, #2]
    2498:	835a      	strh	r2, [r3, #26]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    249a:	2104      	movs	r1, #4
    249c:	6878      	ldr	r0, [r7, #4]
    249e:	4b03      	ldr	r3, [pc, #12]	; (24ac <hri_sercomi2cm_clear_STATUS_reg+0x24>)
    24a0:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    24a2:	bf00      	nop
    24a4:	3708      	adds	r7, #8
    24a6:	46bd      	mov	sp, r7
    24a8:	bd80      	pop	{r7, pc}
    24aa:	bf00      	nop
    24ac:	00001eb5 	.word	0x00001eb5

000024b0 <_usart_sync_init>:

/**
 * \brief Initialize synchronous SERCOM USART
 */
int32_t _usart_sync_init(struct _usart_sync_device *const device, void *const hw)
{
    24b0:	b580      	push	{r7, lr}
    24b2:	b082      	sub	sp, #8
    24b4:	af00      	add	r7, sp, #0
    24b6:	6078      	str	r0, [r7, #4]
    24b8:	6039      	str	r1, [r7, #0]
	ASSERT(device);
    24ba:	687b      	ldr	r3, [r7, #4]
    24bc:	2b00      	cmp	r3, #0
    24be:	bf14      	ite	ne
    24c0:	2301      	movne	r3, #1
    24c2:	2300      	moveq	r3, #0
    24c4:	b2db      	uxtb	r3, r3
    24c6:	22bb      	movs	r2, #187	; 0xbb
    24c8:	4907      	ldr	r1, [pc, #28]	; (24e8 <_usart_sync_init+0x38>)
    24ca:	4618      	mov	r0, r3
    24cc:	4b07      	ldr	r3, [pc, #28]	; (24ec <_usart_sync_init+0x3c>)
    24ce:	4798      	blx	r3

	device->hw = hw;
    24d0:	687b      	ldr	r3, [r7, #4]
    24d2:	683a      	ldr	r2, [r7, #0]
    24d4:	601a      	str	r2, [r3, #0]

	return _usart_init(hw);
    24d6:	6838      	ldr	r0, [r7, #0]
    24d8:	4b05      	ldr	r3, [pc, #20]	; (24f0 <_usart_sync_init+0x40>)
    24da:	4798      	blx	r3
    24dc:	4603      	mov	r3, r0
}
    24de:	4618      	mov	r0, r3
    24e0:	3708      	adds	r7, #8
    24e2:	46bd      	mov	sp, r7
    24e4:	bd80      	pop	{r7, pc}
    24e6:	bf00      	nop
    24e8:	00009fec 	.word	0x00009fec
    24ec:	000014a9 	.word	0x000014a9
    24f0:	00002681 	.word	0x00002681

000024f4 <_usart_sync_enable>:

/**
 * \brief Enable SERCOM module
 */
void _usart_sync_enable(struct _usart_sync_device *const device)
{
    24f4:	b580      	push	{r7, lr}
    24f6:	b082      	sub	sp, #8
    24f8:	af00      	add	r7, sp, #0
    24fa:	6078      	str	r0, [r7, #4]
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    24fc:	687b      	ldr	r3, [r7, #4]
    24fe:	681b      	ldr	r3, [r3, #0]
    2500:	4618      	mov	r0, r3
    2502:	4b03      	ldr	r3, [pc, #12]	; (2510 <_usart_sync_enable+0x1c>)
    2504:	4798      	blx	r3
}
    2506:	bf00      	nop
    2508:	3708      	adds	r7, #8
    250a:	46bd      	mov	sp, r7
    250c:	bd80      	pop	{r7, pc}
    250e:	bf00      	nop
    2510:	000020ed 	.word	0x000020ed

00002514 <_usart_sync_write_byte>:

/**
 * \brief Write a byte to the given SERCOM USART instance
 */
void _usart_sync_write_byte(struct _usart_sync_device *const device, uint8_t data)
{
    2514:	b580      	push	{r7, lr}
    2516:	b082      	sub	sp, #8
    2518:	af00      	add	r7, sp, #0
    251a:	6078      	str	r0, [r7, #4]
    251c:	460b      	mov	r3, r1
    251e:	70fb      	strb	r3, [r7, #3]
	hri_sercomusart_write_DATA_reg(device->hw, data);
    2520:	687b      	ldr	r3, [r7, #4]
    2522:	681b      	ldr	r3, [r3, #0]
    2524:	78fa      	ldrb	r2, [r7, #3]
    2526:	4611      	mov	r1, r2
    2528:	4618      	mov	r0, r3
    252a:	4b03      	ldr	r3, [pc, #12]	; (2538 <_usart_sync_write_byte+0x24>)
    252c:	4798      	blx	r3
}
    252e:	bf00      	nop
    2530:	3708      	adds	r7, #8
    2532:	46bd      	mov	sp, r7
    2534:	bd80      	pop	{r7, pc}
    2536:	bf00      	nop
    2538:	000023e5 	.word	0x000023e5

0000253c <_usart_sync_read_byte>:

/**
 * \brief Read a byte from the given SERCOM USART instance
 */
uint8_t _usart_sync_read_byte(const struct _usart_sync_device *const device)
{
    253c:	b580      	push	{r7, lr}
    253e:	b082      	sub	sp, #8
    2540:	af00      	add	r7, sp, #0
    2542:	6078      	str	r0, [r7, #4]
	return hri_sercomusart_read_DATA_reg(device->hw);
    2544:	687b      	ldr	r3, [r7, #4]
    2546:	681b      	ldr	r3, [r3, #0]
    2548:	4618      	mov	r0, r3
    254a:	4b04      	ldr	r3, [pc, #16]	; (255c <_usart_sync_read_byte+0x20>)
    254c:	4798      	blx	r3
    254e:	4603      	mov	r3, r0
    2550:	b2db      	uxtb	r3, r3
}
    2552:	4618      	mov	r0, r3
    2554:	3708      	adds	r7, #8
    2556:	46bd      	mov	sp, r7
    2558:	bd80      	pop	{r7, pc}
    255a:	bf00      	nop
    255c:	00002401 	.word	0x00002401

00002560 <_usart_sync_is_ready_to_send>:

/**
 * \brief Check if USART is ready to send next byte
 */
bool _usart_sync_is_ready_to_send(const struct _usart_sync_device *const device)
{
    2560:	b580      	push	{r7, lr}
    2562:	b082      	sub	sp, #8
    2564:	af00      	add	r7, sp, #0
    2566:	6078      	str	r0, [r7, #4]
	return hri_sercomusart_get_interrupt_DRE_bit(device->hw);
    2568:	687b      	ldr	r3, [r7, #4]
    256a:	681b      	ldr	r3, [r3, #0]
    256c:	4618      	mov	r0, r3
    256e:	4b03      	ldr	r3, [pc, #12]	; (257c <_usart_sync_is_ready_to_send+0x1c>)
    2570:	4798      	blx	r3
    2572:	4603      	mov	r3, r0
}
    2574:	4618      	mov	r0, r3
    2576:	3708      	adds	r7, #8
    2578:	46bd      	mov	sp, r7
    257a:	bd80      	pop	{r7, pc}
    257c:	00001f9b 	.word	0x00001f9b

00002580 <_usart_sync_is_transmit_done>:

/**
 * \brief Check if USART transmission complete
 */
bool _usart_sync_is_transmit_done(const struct _usart_sync_device *const device)
{
    2580:	b580      	push	{r7, lr}
    2582:	b082      	sub	sp, #8
    2584:	af00      	add	r7, sp, #0
    2586:	6078      	str	r0, [r7, #4]
	return hri_sercomusart_get_interrupt_TXC_bit(device->hw);
    2588:	687b      	ldr	r3, [r7, #4]
    258a:	681b      	ldr	r3, [r3, #0]
    258c:	4618      	mov	r0, r3
    258e:	4b03      	ldr	r3, [pc, #12]	; (259c <_usart_sync_is_transmit_done+0x1c>)
    2590:	4798      	blx	r3
    2592:	4603      	mov	r3, r0
}
    2594:	4618      	mov	r0, r3
    2596:	3708      	adds	r7, #8
    2598:	46bd      	mov	sp, r7
    259a:	bd80      	pop	{r7, pc}
    259c:	00001fc3 	.word	0x00001fc3

000025a0 <_usart_sync_is_byte_received>:

/**
 * \brief Check if there is data received by USART
 */
bool _usart_sync_is_byte_received(const struct _usart_sync_device *const device)
{
    25a0:	b580      	push	{r7, lr}
    25a2:	b082      	sub	sp, #8
    25a4:	af00      	add	r7, sp, #0
    25a6:	6078      	str	r0, [r7, #4]
	return hri_sercomusart_get_interrupt_RXC_bit(device->hw);
    25a8:	687b      	ldr	r3, [r7, #4]
    25aa:	681b      	ldr	r3, [r3, #0]
    25ac:	4618      	mov	r0, r3
    25ae:	4b03      	ldr	r3, [pc, #12]	; (25bc <_usart_sync_is_byte_received+0x1c>)
    25b0:	4798      	blx	r3
    25b2:	4603      	mov	r3, r0
}
    25b4:	4618      	mov	r0, r3
    25b6:	3708      	adds	r7, #8
    25b8:	46bd      	mov	sp, r7
    25ba:	bd80      	pop	{r7, pc}
    25bc:	00001fed 	.word	0x00001fed

000025c0 <_sercom_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given sercom hardware instance
 */
static uint8_t _sercom_get_hardware_index(const void *const hw)
{
    25c0:	b4b0      	push	{r4, r5, r7}
    25c2:	b08d      	sub	sp, #52	; 0x34
    25c4:	af00      	add	r7, sp, #0
    25c6:	6078      	str	r0, [r7, #4]
	Sercom *const sercom_modules[] = SERCOM_INSTS;
    25c8:	4b13      	ldr	r3, [pc, #76]	; (2618 <_sercom_get_hardware_index+0x58>)
    25ca:	f107 040c 	add.w	r4, r7, #12
    25ce:	461d      	mov	r5, r3
    25d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    25d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    25d4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    25d8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	/* Find index for SERCOM instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    25dc:	2300      	movs	r3, #0
    25de:	62fb      	str	r3, [r7, #44]	; 0x2c
    25e0:	e010      	b.n	2604 <_sercom_get_hardware_index+0x44>
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    25e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    25e4:	009b      	lsls	r3, r3, #2
    25e6:	f107 0230 	add.w	r2, r7, #48	; 0x30
    25ea:	4413      	add	r3, r2
    25ec:	f853 3c24 	ldr.w	r3, [r3, #-36]
    25f0:	461a      	mov	r2, r3
    25f2:	687b      	ldr	r3, [r7, #4]
    25f4:	429a      	cmp	r2, r3
    25f6:	d102      	bne.n	25fe <_sercom_get_hardware_index+0x3e>
			return i;
    25f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    25fa:	b2db      	uxtb	r3, r3
    25fc:	e006      	b.n	260c <_sercom_get_hardware_index+0x4c>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    25fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    2600:	3301      	adds	r3, #1
    2602:	62fb      	str	r3, [r7, #44]	; 0x2c
    2604:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    2606:	2b07      	cmp	r3, #7
    2608:	d9eb      	bls.n	25e2 <_sercom_get_hardware_index+0x22>
		}
	}
	return 0;
    260a:	2300      	movs	r3, #0
}
    260c:	4618      	mov	r0, r3
    260e:	3734      	adds	r7, #52	; 0x34
    2610:	46bd      	mov	sp, r7
    2612:	bcb0      	pop	{r4, r5, r7}
    2614:	4770      	bx	lr
    2616:	bf00      	nop
    2618:	0000a008 	.word	0x0000a008

0000261c <_get_sercom_index>:
 * \param[in] hw The pointer to hardware instance

 * \return The ordinal number of the given sercom hardware instance
 */
static uint8_t _get_sercom_index(const void *const hw)
{
    261c:	b580      	push	{r7, lr}
    261e:	b084      	sub	sp, #16
    2620:	af00      	add	r7, sp, #0
    2622:	6078      	str	r0, [r7, #4]
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    2624:	6878      	ldr	r0, [r7, #4]
    2626:	4b12      	ldr	r3, [pc, #72]	; (2670 <_get_sercom_index+0x54>)
    2628:	4798      	blx	r3
    262a:	4603      	mov	r3, r0
    262c:	73bb      	strb	r3, [r7, #14]
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    262e:	2300      	movs	r3, #0
    2630:	73fb      	strb	r3, [r7, #15]
    2632:	e00f      	b.n	2654 <_get_sercom_index+0x38>
		if (_usarts[i].number == sercom_offset) {
    2634:	7bfa      	ldrb	r2, [r7, #15]
    2636:	490f      	ldr	r1, [pc, #60]	; (2674 <_get_sercom_index+0x58>)
    2638:	4613      	mov	r3, r2
    263a:	005b      	lsls	r3, r3, #1
    263c:	4413      	add	r3, r2
    263e:	00db      	lsls	r3, r3, #3
    2640:	440b      	add	r3, r1
    2642:	781b      	ldrb	r3, [r3, #0]
    2644:	7bba      	ldrb	r2, [r7, #14]
    2646:	429a      	cmp	r2, r3
    2648:	d101      	bne.n	264e <_get_sercom_index+0x32>
			return i;
    264a:	7bfb      	ldrb	r3, [r7, #15]
    264c:	e00c      	b.n	2668 <_get_sercom_index+0x4c>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    264e:	7bfb      	ldrb	r3, [r7, #15]
    2650:	3301      	adds	r3, #1
    2652:	73fb      	strb	r3, [r7, #15]
    2654:	7bfb      	ldrb	r3, [r7, #15]
    2656:	2b00      	cmp	r3, #0
    2658:	d0ec      	beq.n	2634 <_get_sercom_index+0x18>
		}
	}

	ASSERT(false);
    265a:	f240 2247 	movw	r2, #583	; 0x247
    265e:	4906      	ldr	r1, [pc, #24]	; (2678 <_get_sercom_index+0x5c>)
    2660:	2000      	movs	r0, #0
    2662:	4b06      	ldr	r3, [pc, #24]	; (267c <_get_sercom_index+0x60>)
    2664:	4798      	blx	r3
	return 0;
    2666:	2300      	movs	r3, #0
}
    2668:	4618      	mov	r0, r3
    266a:	3710      	adds	r7, #16
    266c:	46bd      	mov	sp, r7
    266e:	bd80      	pop	{r7, pc}
    2670:	000025c1 	.word	0x000025c1
    2674:	20000000 	.word	0x20000000
    2678:	00009fec 	.word	0x00009fec
    267c:	000014a9 	.word	0x000014a9

00002680 <_usart_init>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The status of initialization
 */
static int32_t _usart_init(void *const hw)
{
    2680:	b580      	push	{r7, lr}
    2682:	b084      	sub	sp, #16
    2684:	af00      	add	r7, sp, #0
    2686:	6078      	str	r0, [r7, #4]
	uint8_t i = _get_sercom_index(hw);
    2688:	6878      	ldr	r0, [r7, #4]
    268a:	4b61      	ldr	r3, [pc, #388]	; (2810 <_usart_init+0x190>)
    268c:	4798      	blx	r3
    268e:	4603      	mov	r3, r0
    2690:	73fb      	strb	r3, [r7, #15]

	if (!hri_sercomusart_is_syncing(hw, SERCOM_USART_SYNCBUSY_SWRST)) {
    2692:	2101      	movs	r1, #1
    2694:	6878      	ldr	r0, [r7, #4]
    2696:	4b5f      	ldr	r3, [pc, #380]	; (2814 <_usart_init+0x194>)
    2698:	4798      	blx	r3
    269a:	4603      	mov	r3, r0
    269c:	f083 0301 	eor.w	r3, r3, #1
    26a0:	b2db      	uxtb	r3, r3
    26a2:	2b00      	cmp	r3, #0
    26a4:	d020      	beq.n	26e8 <_usart_init+0x68>
		uint32_t mode = _usarts[i].ctrl_a & SERCOM_USART_CTRLA_MODE_Msk;
    26a6:	7bfa      	ldrb	r2, [r7, #15]
    26a8:	495b      	ldr	r1, [pc, #364]	; (2818 <_usart_init+0x198>)
    26aa:	4613      	mov	r3, r2
    26ac:	005b      	lsls	r3, r3, #1
    26ae:	4413      	add	r3, r2
    26b0:	00db      	lsls	r3, r3, #3
    26b2:	440b      	add	r3, r1
    26b4:	3304      	adds	r3, #4
    26b6:	681b      	ldr	r3, [r3, #0]
    26b8:	f003 031c 	and.w	r3, r3, #28
    26bc:	60bb      	str	r3, [r7, #8]
		if (hri_sercomusart_get_CTRLA_reg(hw, SERCOM_USART_CTRLA_ENABLE)) {
    26be:	2102      	movs	r1, #2
    26c0:	6878      	ldr	r0, [r7, #4]
    26c2:	4b56      	ldr	r3, [pc, #344]	; (281c <_usart_init+0x19c>)
    26c4:	4798      	blx	r3
    26c6:	4603      	mov	r3, r0
    26c8:	2b00      	cmp	r3, #0
    26ca:	d006      	beq.n	26da <_usart_init+0x5a>
			hri_sercomusart_clear_CTRLA_ENABLE_bit(hw);
    26cc:	6878      	ldr	r0, [r7, #4]
    26ce:	4b54      	ldr	r3, [pc, #336]	; (2820 <_usart_init+0x1a0>)
    26d0:	4798      	blx	r3
			hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_ENABLE);
    26d2:	2102      	movs	r1, #2
    26d4:	6878      	ldr	r0, [r7, #4]
    26d6:	4b53      	ldr	r3, [pc, #332]	; (2824 <_usart_init+0x1a4>)
    26d8:	4798      	blx	r3
		}
		hri_sercomusart_write_CTRLA_reg(hw, SERCOM_USART_CTRLA_SWRST | mode);
    26da:	68bb      	ldr	r3, [r7, #8]
    26dc:	f043 0301 	orr.w	r3, r3, #1
    26e0:	4619      	mov	r1, r3
    26e2:	6878      	ldr	r0, [r7, #4]
    26e4:	4b50      	ldr	r3, [pc, #320]	; (2828 <_usart_init+0x1a8>)
    26e6:	4798      	blx	r3
	}
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST);
    26e8:	2101      	movs	r1, #1
    26ea:	6878      	ldr	r0, [r7, #4]
    26ec:	4b4d      	ldr	r3, [pc, #308]	; (2824 <_usart_init+0x1a4>)
    26ee:	4798      	blx	r3

	hri_sercomusart_write_CTRLA_reg(hw, _usarts[i].ctrl_a);
    26f0:	7bfa      	ldrb	r2, [r7, #15]
    26f2:	4949      	ldr	r1, [pc, #292]	; (2818 <_usart_init+0x198>)
    26f4:	4613      	mov	r3, r2
    26f6:	005b      	lsls	r3, r3, #1
    26f8:	4413      	add	r3, r2
    26fa:	00db      	lsls	r3, r3, #3
    26fc:	440b      	add	r3, r1
    26fe:	3304      	adds	r3, #4
    2700:	681b      	ldr	r3, [r3, #0]
    2702:	4619      	mov	r1, r3
    2704:	6878      	ldr	r0, [r7, #4]
    2706:	4b48      	ldr	r3, [pc, #288]	; (2828 <_usart_init+0x1a8>)
    2708:	4798      	blx	r3
	hri_sercomusart_write_CTRLB_reg(hw, _usarts[i].ctrl_b);
    270a:	7bfa      	ldrb	r2, [r7, #15]
    270c:	4942      	ldr	r1, [pc, #264]	; (2818 <_usart_init+0x198>)
    270e:	4613      	mov	r3, r2
    2710:	005b      	lsls	r3, r3, #1
    2712:	4413      	add	r3, r2
    2714:	00db      	lsls	r3, r3, #3
    2716:	440b      	add	r3, r1
    2718:	3308      	adds	r3, #8
    271a:	681b      	ldr	r3, [r3, #0]
    271c:	4619      	mov	r1, r3
    271e:	6878      	ldr	r0, [r7, #4]
    2720:	4b42      	ldr	r3, [pc, #264]	; (282c <_usart_init+0x1ac>)
    2722:	4798      	blx	r3
	hri_sercomusart_write_CTRLC_reg(hw, _usarts[i].ctrl_c);
    2724:	7bfa      	ldrb	r2, [r7, #15]
    2726:	493c      	ldr	r1, [pc, #240]	; (2818 <_usart_init+0x198>)
    2728:	4613      	mov	r3, r2
    272a:	005b      	lsls	r3, r3, #1
    272c:	4413      	add	r3, r2
    272e:	00db      	lsls	r3, r3, #3
    2730:	440b      	add	r3, r1
    2732:	330c      	adds	r3, #12
    2734:	681b      	ldr	r3, [r3, #0]
    2736:	4619      	mov	r1, r3
    2738:	6878      	ldr	r0, [r7, #4]
    273a:	4b3d      	ldr	r3, [pc, #244]	; (2830 <_usart_init+0x1b0>)
    273c:	4798      	blx	r3
	if ((_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x1)) || (_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x3))) {
    273e:	7bfa      	ldrb	r2, [r7, #15]
    2740:	4935      	ldr	r1, [pc, #212]	; (2818 <_usart_init+0x198>)
    2742:	4613      	mov	r3, r2
    2744:	005b      	lsls	r3, r3, #1
    2746:	4413      	add	r3, r2
    2748:	00db      	lsls	r3, r3, #3
    274a:	440b      	add	r3, r1
    274c:	3304      	adds	r3, #4
    274e:	681b      	ldr	r3, [r3, #0]
    2750:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    2754:	2b00      	cmp	r3, #0
    2756:	d10c      	bne.n	2772 <_usart_init+0xf2>
    2758:	7bfa      	ldrb	r2, [r7, #15]
    275a:	492f      	ldr	r1, [pc, #188]	; (2818 <_usart_init+0x198>)
    275c:	4613      	mov	r3, r2
    275e:	005b      	lsls	r3, r3, #1
    2760:	4413      	add	r3, r2
    2762:	00db      	lsls	r3, r3, #3
    2764:	440b      	add	r3, r1
    2766:	3304      	adds	r3, #4
    2768:	681b      	ldr	r3, [r3, #0]
    276a:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
    276e:	2b00      	cmp	r3, #0
    2770:	d022      	beq.n	27b8 <_usart_init+0x138>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
    2772:	7bfa      	ldrb	r2, [r7, #15]
    2774:	4928      	ldr	r1, [pc, #160]	; (2818 <_usart_init+0x198>)
    2776:	4613      	mov	r3, r2
    2778:	005b      	lsls	r3, r3, #1
    277a:	4413      	add	r3, r2
    277c:	00db      	lsls	r3, r3, #3
    277e:	440b      	add	r3, r1
    2780:	3310      	adds	r3, #16
    2782:	881b      	ldrh	r3, [r3, #0]
    2784:	f3c3 030c 	ubfx	r3, r3, #0, #13
    2788:	b299      	uxth	r1, r3
    278a:	687a      	ldr	r2, [r7, #4]
    278c:	8993      	ldrh	r3, [r2, #12]
    278e:	f361 030c 	bfi	r3, r1, #0, #13
    2792:	8193      	strh	r3, [r2, #12]
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
    2794:	7bfa      	ldrb	r2, [r7, #15]
    2796:	4920      	ldr	r1, [pc, #128]	; (2818 <_usart_init+0x198>)
    2798:	4613      	mov	r3, r2
    279a:	005b      	lsls	r3, r3, #1
    279c:	4413      	add	r3, r2
    279e:	00db      	lsls	r3, r3, #3
    27a0:	440b      	add	r3, r1
    27a2:	3312      	adds	r3, #18
    27a4:	781b      	ldrb	r3, [r3, #0]
    27a6:	f003 0307 	and.w	r3, r3, #7
    27aa:	b2d9      	uxtb	r1, r3
    27ac:	687a      	ldr	r2, [r7, #4]
    27ae:	8993      	ldrh	r3, [r2, #12]
    27b0:	f361 334f 	bfi	r3, r1, #13, #3
    27b4:	8193      	strh	r3, [r2, #12]
    27b6:	e00c      	b.n	27d2 <_usart_init+0x152>
	} else {
		hri_sercomusart_write_BAUD_reg(hw, _usarts[i].baud);
    27b8:	7bfa      	ldrb	r2, [r7, #15]
    27ba:	4917      	ldr	r1, [pc, #92]	; (2818 <_usart_init+0x198>)
    27bc:	4613      	mov	r3, r2
    27be:	005b      	lsls	r3, r3, #1
    27c0:	4413      	add	r3, r2
    27c2:	00db      	lsls	r3, r3, #3
    27c4:	440b      	add	r3, r1
    27c6:	3310      	adds	r3, #16
    27c8:	881b      	ldrh	r3, [r3, #0]
    27ca:	4619      	mov	r1, r3
    27cc:	6878      	ldr	r0, [r7, #4]
    27ce:	4b19      	ldr	r3, [pc, #100]	; (2834 <_usart_init+0x1b4>)
    27d0:	4798      	blx	r3
	}

	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
    27d2:	7bfa      	ldrb	r2, [r7, #15]
    27d4:	4910      	ldr	r1, [pc, #64]	; (2818 <_usart_init+0x198>)
    27d6:	4613      	mov	r3, r2
    27d8:	005b      	lsls	r3, r3, #1
    27da:	4413      	add	r3, r2
    27dc:	00db      	lsls	r3, r3, #3
    27de:	440b      	add	r3, r1
    27e0:	3313      	adds	r3, #19
    27e2:	781b      	ldrb	r3, [r3, #0]
    27e4:	4619      	mov	r1, r3
    27e6:	6878      	ldr	r0, [r7, #4]
    27e8:	4b13      	ldr	r3, [pc, #76]	; (2838 <_usart_init+0x1b8>)
    27ea:	4798      	blx	r3
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);
    27ec:	7bfa      	ldrb	r2, [r7, #15]
    27ee:	490a      	ldr	r1, [pc, #40]	; (2818 <_usart_init+0x198>)
    27f0:	4613      	mov	r3, r2
    27f2:	005b      	lsls	r3, r3, #1
    27f4:	4413      	add	r3, r2
    27f6:	00db      	lsls	r3, r3, #3
    27f8:	440b      	add	r3, r1
    27fa:	3314      	adds	r3, #20
    27fc:	781b      	ldrb	r3, [r3, #0]
    27fe:	4619      	mov	r1, r3
    2800:	6878      	ldr	r0, [r7, #4]
    2802:	4b0e      	ldr	r3, [pc, #56]	; (283c <_usart_init+0x1bc>)
    2804:	4798      	blx	r3

	return ERR_NONE;
    2806:	2300      	movs	r3, #0
}
    2808:	4618      	mov	r0, r3
    280a:	3710      	adds	r7, #16
    280c:	46bd      	mov	sp, r7
    280e:	bd80      	pop	{r7, pc}
    2810:	0000261d 	.word	0x0000261d
    2814:	00001f25 	.word	0x00001f25
    2818:	20000000 	.word	0x20000000
    281c:	0000213d 	.word	0x0000213d
    2820:	00002115 	.word	0x00002115
    2824:	00001f01 	.word	0x00001f01
    2828:	0000216d 	.word	0x0000216d
    282c:	00002285 	.word	0x00002285
    2830:	000022a9 	.word	0x000022a9
    2834:	000022e1 	.word	0x000022e1
    2838:	000022ff 	.word	0x000022ff
    283c:	00002419 	.word	0x00002419

00002840 <_get_i2cm_index>:
 * \param[in] hw The pointer to hardware instance

 * \return The ordinal number of the given sercom hardware instance
 */
static int8_t _get_i2cm_index(const void *const hw)
{
    2840:	b580      	push	{r7, lr}
    2842:	b084      	sub	sp, #16
    2844:	af00      	add	r7, sp, #0
    2846:	6078      	str	r0, [r7, #4]
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    2848:	6878      	ldr	r0, [r7, #4]
    284a:	4b13      	ldr	r3, [pc, #76]	; (2898 <_get_i2cm_index+0x58>)
    284c:	4798      	blx	r3
    284e:	4603      	mov	r3, r0
    2850:	73bb      	strb	r3, [r7, #14]
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_i2cms); i++) {
    2852:	2300      	movs	r3, #0
    2854:	73fb      	strb	r3, [r7, #15]
    2856:	e010      	b.n	287a <_get_i2cm_index+0x3a>
		if (_i2cms[i].number == sercom_offset) {
    2858:	7bfa      	ldrb	r2, [r7, #15]
    285a:	4910      	ldr	r1, [pc, #64]	; (289c <_get_i2cm_index+0x5c>)
    285c:	4613      	mov	r3, r2
    285e:	005b      	lsls	r3, r3, #1
    2860:	4413      	add	r3, r2
    2862:	00db      	lsls	r3, r3, #3
    2864:	440b      	add	r3, r1
    2866:	781b      	ldrb	r3, [r3, #0]
    2868:	7bba      	ldrb	r2, [r7, #14]
    286a:	429a      	cmp	r2, r3
    286c:	d102      	bne.n	2874 <_get_i2cm_index+0x34>
			return i;
    286e:	f997 300f 	ldrsb.w	r3, [r7, #15]
    2872:	e00d      	b.n	2890 <_get_i2cm_index+0x50>
	for (i = 0; i < ARRAY_SIZE(_i2cms); i++) {
    2874:	7bfb      	ldrb	r3, [r7, #15]
    2876:	3301      	adds	r3, #1
    2878:	73fb      	strb	r3, [r7, #15]
    287a:	7bfb      	ldrb	r3, [r7, #15]
    287c:	2b00      	cmp	r3, #0
    287e:	d0eb      	beq.n	2858 <_get_i2cm_index+0x18>
		}
	}

	ASSERT(false);
    2880:	f240 32a6 	movw	r2, #934	; 0x3a6
    2884:	4906      	ldr	r1, [pc, #24]	; (28a0 <_get_i2cm_index+0x60>)
    2886:	2000      	movs	r0, #0
    2888:	4b06      	ldr	r3, [pc, #24]	; (28a4 <_get_i2cm_index+0x64>)
    288a:	4798      	blx	r3
	return -1;
    288c:	f04f 33ff 	mov.w	r3, #4294967295
}
    2890:	4618      	mov	r0, r3
    2892:	3710      	adds	r7, #16
    2894:	46bd      	mov	sp, r7
    2896:	bd80      	pop	{r7, pc}
    2898:	000025c1 	.word	0x000025c1
    289c:	20000018 	.word	0x20000018
    28a0:	00009fec 	.word	0x00009fec
    28a4:	000014a9 	.word	0x000014a9

000028a8 <_sercom_i2c_send_stop>:

static inline void _sercom_i2c_send_stop(void *const hw)
{
    28a8:	b580      	push	{r7, lr}
    28aa:	b082      	sub	sp, #8
    28ac:	af00      	add	r7, sp, #0
    28ae:	6078      	str	r0, [r7, #4]
	hri_sercomi2cm_set_CTRLB_CMD_bf(hw, CMD_STOP);
    28b0:	2103      	movs	r1, #3
    28b2:	6878      	ldr	r0, [r7, #4]
    28b4:	4b02      	ldr	r3, [pc, #8]	; (28c0 <_sercom_i2c_send_stop+0x18>)
    28b6:	4798      	blx	r3
}
    28b8:	bf00      	nop
    28ba:	3708      	adds	r7, #8
    28bc:	46bd      	mov	sp, r7
    28be:	bd80      	pop	{r7, pc}
    28c0:	00002231 	.word	0x00002231

000028c4 <_sercom_i2c_sync_analyse_flags>:

/**
 * \brief SERCOM I2CM analyze hardware status and transfer next byte
 */
static inline int32_t _sercom_i2c_sync_analyse_flags(void *const hw, uint32_t flags, struct _i2c_m_msg *const msg)
{
    28c4:	b590      	push	{r4, r7, lr}
    28c6:	b087      	sub	sp, #28
    28c8:	af00      	add	r7, sp, #0
    28ca:	60f8      	str	r0, [r7, #12]
    28cc:	60b9      	str	r1, [r7, #8]
    28ce:	607a      	str	r2, [r7, #4]
	int      sclsm  = hri_sercomi2cm_get_CTRLA_SCLSM_bit(hw);
    28d0:	68f8      	ldr	r0, [r7, #12]
    28d2:	4b7d      	ldr	r3, [pc, #500]	; (2ac8 <_sercom_i2c_sync_analyse_flags+0x204>)
    28d4:	4798      	blx	r3
    28d6:	4603      	mov	r3, r0
    28d8:	617b      	str	r3, [r7, #20]
	uint16_t status = hri_sercomi2cm_read_STATUS_reg(hw);
    28da:	68f8      	ldr	r0, [r7, #12]
    28dc:	4b7b      	ldr	r3, [pc, #492]	; (2acc <_sercom_i2c_sync_analyse_flags+0x208>)
    28de:	4798      	blx	r3
    28e0:	4603      	mov	r3, r0
    28e2:	827b      	strh	r3, [r7, #18]

	if (flags & MB_FLAG) {
    28e4:	68bb      	ldr	r3, [r7, #8]
    28e6:	f003 0301 	and.w	r3, r3, #1
    28ea:	2b00      	cmp	r3, #0
    28ec:	f000 8095 	beq.w	2a1a <_sercom_i2c_sync_analyse_flags+0x156>
		/* tx error */
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
    28f0:	8a7b      	ldrh	r3, [r7, #18]
    28f2:	f003 0302 	and.w	r3, r3, #2
    28f6:	2b00      	cmp	r3, #0
    28f8:	d01d      	beq.n	2936 <_sercom_i2c_sync_analyse_flags+0x72>
			hri_sercomi2cm_clear_interrupt_MB_bit(hw);
    28fa:	68f8      	ldr	r0, [r7, #12]
    28fc:	4b74      	ldr	r3, [pc, #464]	; (2ad0 <_sercom_i2c_sync_analyse_flags+0x20c>)
    28fe:	4798      	blx	r3
			msg->flags |= I2C_M_FAIL;
    2900:	687b      	ldr	r3, [r7, #4]
    2902:	885b      	ldrh	r3, [r3, #2]
    2904:	b29b      	uxth	r3, r3
    2906:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    290a:	b29a      	uxth	r2, r3
    290c:	687b      	ldr	r3, [r7, #4]
    290e:	805a      	strh	r2, [r3, #2]
			msg->flags &= ~I2C_M_BUSY;
    2910:	687b      	ldr	r3, [r7, #4]
    2912:	885b      	ldrh	r3, [r3, #2]
    2914:	b29b      	uxth	r3, r3
    2916:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    291a:	b29a      	uxth	r2, r3
    291c:	687b      	ldr	r3, [r7, #4]
    291e:	805a      	strh	r2, [r3, #2]

			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    2920:	8a7b      	ldrh	r3, [r7, #18]
    2922:	f003 0301 	and.w	r3, r3, #1
    2926:	2b00      	cmp	r3, #0
    2928:	d002      	beq.n	2930 <_sercom_i2c_sync_analyse_flags+0x6c>
				return I2C_ERR_BUS;
    292a:	f06f 0304 	mvn.w	r3, #4
    292e:	e0c6      	b.n	2abe <_sercom_i2c_sync_analyse_flags+0x1fa>
			}

			return I2C_ERR_BAD_ADDRESS;
    2930:	f06f 0303 	mvn.w	r3, #3
    2934:	e0c3      	b.n	2abe <_sercom_i2c_sync_analyse_flags+0x1fa>
		} else {
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
    2936:	8a7b      	ldrh	r3, [r7, #18]
    2938:	f003 0304 	and.w	r3, r3, #4
    293c:	2b00      	cmp	r3, #0
    293e:	d01f      	beq.n	2980 <_sercom_i2c_sync_analyse_flags+0xbc>

				/* Slave rejects to receive more data */
				if (msg->len > 0) {
    2940:	687b      	ldr	r3, [r7, #4]
    2942:	685b      	ldr	r3, [r3, #4]
    2944:	2b00      	cmp	r3, #0
    2946:	dd07      	ble.n	2958 <_sercom_i2c_sync_analyse_flags+0x94>
					msg->flags |= I2C_M_FAIL;
    2948:	687b      	ldr	r3, [r7, #4]
    294a:	885b      	ldrh	r3, [r3, #2]
    294c:	b29b      	uxth	r3, r3
    294e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    2952:	b29a      	uxth	r2, r3
    2954:	687b      	ldr	r3, [r7, #4]
    2956:	805a      	strh	r2, [r3, #2]
				}

				if (msg->flags & I2C_M_STOP) {
    2958:	687b      	ldr	r3, [r7, #4]
    295a:	885b      	ldrh	r3, [r3, #2]
    295c:	b29b      	uxth	r3, r3
    295e:	b21b      	sxth	r3, r3
    2960:	2b00      	cmp	r3, #0
    2962:	da02      	bge.n	296a <_sercom_i2c_sync_analyse_flags+0xa6>
					_sercom_i2c_send_stop(hw);
    2964:	68f8      	ldr	r0, [r7, #12]
    2966:	4b5b      	ldr	r3, [pc, #364]	; (2ad4 <_sercom_i2c_sync_analyse_flags+0x210>)
    2968:	4798      	blx	r3
				}

				msg->flags &= ~I2C_M_BUSY;
    296a:	687b      	ldr	r3, [r7, #4]
    296c:	885b      	ldrh	r3, [r3, #2]
    296e:	b29b      	uxth	r3, r3
    2970:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    2974:	b29a      	uxth	r2, r3
    2976:	687b      	ldr	r3, [r7, #4]
    2978:	805a      	strh	r2, [r3, #2]

				return I2C_NACK;
    297a:	f06f 0301 	mvn.w	r3, #1
    297e:	e09e      	b.n	2abe <_sercom_i2c_sync_analyse_flags+0x1fa>
			}

			if (msg->flags & I2C_M_TEN) {
    2980:	687b      	ldr	r3, [r7, #4]
    2982:	885b      	ldrh	r3, [r3, #2]
    2984:	b29b      	uxth	r3, r3
    2986:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    298a:	2b00      	cmp	r3, #0
    298c:	d01c      	beq.n	29c8 <_sercom_i2c_sync_analyse_flags+0x104>
				hri_sercomi2cm_write_ADDR_reg(hw,
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
    298e:	687b      	ldr	r3, [r7, #4]
    2990:	881b      	ldrh	r3, [r3, #0]
    2992:	121b      	asrs	r3, r3, #8
    2994:	005b      	lsls	r3, r3, #1
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    2996:	f003 0406 	and.w	r4, r3, #6
    299a:	68f8      	ldr	r0, [r7, #12]
    299c:	4b4e      	ldr	r3, [pc, #312]	; (2ad8 <_sercom_i2c_sync_analyse_flags+0x214>)
    299e:	4798      	blx	r3
    29a0:	4603      	mov	r3, r0
    29a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    29a6:	4323      	orrs	r3, r4
				hri_sercomi2cm_write_ADDR_reg(hw,
    29a8:	f043 03f1 	orr.w	r3, r3, #241	; 0xf1
    29ac:	4619      	mov	r1, r3
    29ae:	68f8      	ldr	r0, [r7, #12]
    29b0:	4b4a      	ldr	r3, [pc, #296]	; (2adc <_sercom_i2c_sync_analyse_flags+0x218>)
    29b2:	4798      	blx	r3
				msg->flags &= ~I2C_M_TEN;
    29b4:	687b      	ldr	r3, [r7, #4]
    29b6:	885b      	ldrh	r3, [r3, #2]
    29b8:	b29b      	uxth	r3, r3
    29ba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    29be:	b29a      	uxth	r2, r3
    29c0:	687b      	ldr	r3, [r7, #4]
    29c2:	805a      	strh	r2, [r3, #2]

				return I2C_OK;
    29c4:	2300      	movs	r3, #0
    29c6:	e07a      	b.n	2abe <_sercom_i2c_sync_analyse_flags+0x1fa>
			}

			if (msg->len == 0) {
    29c8:	687b      	ldr	r3, [r7, #4]
    29ca:	685b      	ldr	r3, [r3, #4]
    29cc:	2b00      	cmp	r3, #0
    29ce:	d111      	bne.n	29f4 <_sercom_i2c_sync_analyse_flags+0x130>
				if (msg->flags & I2C_M_STOP) {
    29d0:	687b      	ldr	r3, [r7, #4]
    29d2:	885b      	ldrh	r3, [r3, #2]
    29d4:	b29b      	uxth	r3, r3
    29d6:	b21b      	sxth	r3, r3
    29d8:	2b00      	cmp	r3, #0
    29da:	da02      	bge.n	29e2 <_sercom_i2c_sync_analyse_flags+0x11e>
					_sercom_i2c_send_stop(hw);
    29dc:	68f8      	ldr	r0, [r7, #12]
    29de:	4b3d      	ldr	r3, [pc, #244]	; (2ad4 <_sercom_i2c_sync_analyse_flags+0x210>)
    29e0:	4798      	blx	r3
				}

				msg->flags &= ~I2C_M_BUSY;
    29e2:	687b      	ldr	r3, [r7, #4]
    29e4:	885b      	ldrh	r3, [r3, #2]
    29e6:	b29b      	uxth	r3, r3
    29e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    29ec:	b29a      	uxth	r2, r3
    29ee:	687b      	ldr	r3, [r7, #4]
    29f0:	805a      	strh	r2, [r3, #2]
    29f2:	e010      	b.n	2a16 <_sercom_i2c_sync_analyse_flags+0x152>
			} else {
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
    29f4:	687b      	ldr	r3, [r7, #4]
    29f6:	689b      	ldr	r3, [r3, #8]
    29f8:	781b      	ldrb	r3, [r3, #0]
    29fa:	4619      	mov	r1, r3
    29fc:	68f8      	ldr	r0, [r7, #12]
    29fe:	4b38      	ldr	r3, [pc, #224]	; (2ae0 <_sercom_i2c_sync_analyse_flags+0x21c>)
    2a00:	4798      	blx	r3
				msg->buffer++;
    2a02:	687b      	ldr	r3, [r7, #4]
    2a04:	689b      	ldr	r3, [r3, #8]
    2a06:	1c5a      	adds	r2, r3, #1
    2a08:	687b      	ldr	r3, [r7, #4]
    2a0a:	609a      	str	r2, [r3, #8]
				msg->len--;
    2a0c:	687b      	ldr	r3, [r7, #4]
    2a0e:	685b      	ldr	r3, [r3, #4]
    2a10:	1e5a      	subs	r2, r3, #1
    2a12:	687b      	ldr	r3, [r7, #4]
    2a14:	605a      	str	r2, [r3, #4]
			}

			return I2C_OK;
    2a16:	2300      	movs	r3, #0
    2a18:	e051      	b.n	2abe <_sercom_i2c_sync_analyse_flags+0x1fa>
		}
	} else if (flags & SB_FLAG) {
    2a1a:	68bb      	ldr	r3, [r7, #8]
    2a1c:	f003 0302 	and.w	r3, r3, #2
    2a20:	2b00      	cmp	r3, #0
    2a22:	d04b      	beq.n	2abc <_sercom_i2c_sync_analyse_flags+0x1f8>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
    2a24:	687b      	ldr	r3, [r7, #4]
    2a26:	685b      	ldr	r3, [r3, #4]
    2a28:	2b00      	cmp	r3, #0
    2a2a:	d041      	beq.n	2ab0 <_sercom_i2c_sync_analyse_flags+0x1ec>
    2a2c:	8a7b      	ldrh	r3, [r7, #18]
    2a2e:	f003 0304 	and.w	r3, r3, #4
    2a32:	2b00      	cmp	r3, #0
    2a34:	d13c      	bne.n	2ab0 <_sercom_i2c_sync_analyse_flags+0x1ec>
			msg->len--;
    2a36:	687b      	ldr	r3, [r7, #4]
    2a38:	685b      	ldr	r3, [r3, #4]
    2a3a:	1e5a      	subs	r2, r3, #1
    2a3c:	687b      	ldr	r3, [r7, #4]
    2a3e:	605a      	str	r2, [r3, #4]

			/* last byte, send nack */
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    2a40:	687b      	ldr	r3, [r7, #4]
    2a42:	685b      	ldr	r3, [r3, #4]
    2a44:	2b00      	cmp	r3, #0
    2a46:	d102      	bne.n	2a4e <_sercom_i2c_sync_analyse_flags+0x18a>
    2a48:	697b      	ldr	r3, [r7, #20]
    2a4a:	2b00      	cmp	r3, #0
    2a4c:	d006      	beq.n	2a5c <_sercom_i2c_sync_analyse_flags+0x198>
    2a4e:	687b      	ldr	r3, [r7, #4]
    2a50:	685b      	ldr	r3, [r3, #4]
    2a52:	2b01      	cmp	r3, #1
    2a54:	d105      	bne.n	2a62 <_sercom_i2c_sync_analyse_flags+0x19e>
    2a56:	697b      	ldr	r3, [r7, #20]
    2a58:	2b00      	cmp	r3, #0
    2a5a:	d002      	beq.n	2a62 <_sercom_i2c_sync_analyse_flags+0x19e>
				hri_sercomi2cm_set_CTRLB_ACKACT_bit(hw);
    2a5c:	68f8      	ldr	r0, [r7, #12]
    2a5e:	4b21      	ldr	r3, [pc, #132]	; (2ae4 <_sercom_i2c_sync_analyse_flags+0x220>)
    2a60:	4798      	blx	r3
			}

			if (msg->len == 0) {
    2a62:	687b      	ldr	r3, [r7, #4]
    2a64:	685b      	ldr	r3, [r3, #4]
    2a66:	2b00      	cmp	r3, #0
    2a68:	d113      	bne.n	2a92 <_sercom_i2c_sync_analyse_flags+0x1ce>
				if (msg->flags & I2C_M_STOP) {
    2a6a:	687b      	ldr	r3, [r7, #4]
    2a6c:	885b      	ldrh	r3, [r3, #2]
    2a6e:	b29b      	uxth	r3, r3
    2a70:	b21b      	sxth	r3, r3
    2a72:	2b00      	cmp	r3, #0
    2a74:	da05      	bge.n	2a82 <_sercom_i2c_sync_analyse_flags+0x1be>
					hri_sercomi2cm_clear_CTRLB_SMEN_bit(hw);
    2a76:	68f8      	ldr	r0, [r7, #12]
    2a78:	4b1b      	ldr	r3, [pc, #108]	; (2ae8 <_sercom_i2c_sync_analyse_flags+0x224>)
    2a7a:	4798      	blx	r3
					_sercom_i2c_send_stop(hw);
    2a7c:	68f8      	ldr	r0, [r7, #12]
    2a7e:	4b15      	ldr	r3, [pc, #84]	; (2ad4 <_sercom_i2c_sync_analyse_flags+0x210>)
    2a80:	4798      	blx	r3
				}

				msg->flags &= ~I2C_M_BUSY;
    2a82:	687b      	ldr	r3, [r7, #4]
    2a84:	885b      	ldrh	r3, [r3, #2]
    2a86:	b29b      	uxth	r3, r3
    2a88:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    2a8c:	b29a      	uxth	r2, r3
    2a8e:	687b      	ldr	r3, [r7, #4]
    2a90:	805a      	strh	r2, [r3, #2]

			/* Accessing DATA.DATA auto-triggers I2C bus operations.
			 * The operation performed depends on the state of
			 * CTRLB.ACKACT, CTRLB.SMEN
			 **/
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
    2a92:	687b      	ldr	r3, [r7, #4]
    2a94:	689c      	ldr	r4, [r3, #8]
    2a96:	1c62      	adds	r2, r4, #1
    2a98:	687b      	ldr	r3, [r7, #4]
    2a9a:	609a      	str	r2, [r3, #8]
    2a9c:	68f8      	ldr	r0, [r7, #12]
    2a9e:	4b13      	ldr	r3, [pc, #76]	; (2aec <_sercom_i2c_sync_analyse_flags+0x228>)
    2aa0:	4798      	blx	r3
    2aa2:	4603      	mov	r3, r0
    2aa4:	b2db      	uxtb	r3, r3
    2aa6:	7023      	strb	r3, [r4, #0]
		} else {
			hri_sercomi2cm_clear_interrupt_SB_bit(hw);
			return I2C_NACK;
		}

		hri_sercomi2cm_clear_interrupt_SB_bit(hw);
    2aa8:	68f8      	ldr	r0, [r7, #12]
    2aaa:	4b11      	ldr	r3, [pc, #68]	; (2af0 <_sercom_i2c_sync_analyse_flags+0x22c>)
    2aac:	4798      	blx	r3
    2aae:	e005      	b.n	2abc <_sercom_i2c_sync_analyse_flags+0x1f8>
			hri_sercomi2cm_clear_interrupt_SB_bit(hw);
    2ab0:	68f8      	ldr	r0, [r7, #12]
    2ab2:	4b0f      	ldr	r3, [pc, #60]	; (2af0 <_sercom_i2c_sync_analyse_flags+0x22c>)
    2ab4:	4798      	blx	r3
			return I2C_NACK;
    2ab6:	f06f 0301 	mvn.w	r3, #1
    2aba:	e000      	b.n	2abe <_sercom_i2c_sync_analyse_flags+0x1fa>
	}

	return I2C_OK;
    2abc:	2300      	movs	r3, #0
}
    2abe:	4618      	mov	r0, r3
    2ac0:	371c      	adds	r7, #28
    2ac2:	46bd      	mov	sp, r7
    2ac4:	bd90      	pop	{r4, r7, pc}
    2ac6:	bf00      	nop
    2ac8:	00002069 	.word	0x00002069
    2acc:	00002465 	.word	0x00002465
    2ad0:	00001f4d 	.word	0x00001f4d
    2ad4:	000028a9 	.word	0x000028a9
    2ad8:	00002381 	.word	0x00002381
    2adc:	0000235d 	.word	0x0000235d
    2ae0:	000023a1 	.word	0x000023a1
    2ae4:	000021e1 	.word	0x000021e1
    2ae8:	000021b9 	.word	0x000021b9
    2aec:	000023c5 	.word	0x000023c5
    2af0:	00001f67 	.word	0x00001f67

00002af4 <_i2c_m_sync_init>:
 * \brief Initialize sercom i2c module to use in sync mode
 *
 * \param[in] i2c_dev The pointer to i2c device
 */
int32_t _i2c_m_sync_init(struct _i2c_m_sync_device *const i2c_dev, void *const hw)
{
    2af4:	b580      	push	{r7, lr}
    2af6:	b082      	sub	sp, #8
    2af8:	af00      	add	r7, sp, #0
    2afa:	6078      	str	r0, [r7, #4]
    2afc:	6039      	str	r1, [r7, #0]
	ASSERT(i2c_dev);
    2afe:	687b      	ldr	r3, [r7, #4]
    2b00:	2b00      	cmp	r3, #0
    2b02:	bf14      	ite	ne
    2b04:	2301      	movne	r3, #1
    2b06:	2300      	moveq	r3, #0
    2b08:	b2db      	uxtb	r3, r3
    2b0a:	f44f 62a3 	mov.w	r2, #1304	; 0x518
    2b0e:	4908      	ldr	r1, [pc, #32]	; (2b30 <_i2c_m_sync_init+0x3c>)
    2b10:	4618      	mov	r0, r3
    2b12:	4b08      	ldr	r3, [pc, #32]	; (2b34 <_i2c_m_sync_init+0x40>)
    2b14:	4798      	blx	r3

	i2c_dev->hw = hw;
    2b16:	687b      	ldr	r3, [r7, #4]
    2b18:	683a      	ldr	r2, [r7, #0]
    2b1a:	611a      	str	r2, [r3, #16]

	return _i2c_m_sync_init_impl(&i2c_dev->service, hw);
    2b1c:	687b      	ldr	r3, [r7, #4]
    2b1e:	6839      	ldr	r1, [r7, #0]
    2b20:	4618      	mov	r0, r3
    2b22:	4b05      	ldr	r3, [pc, #20]	; (2b38 <_i2c_m_sync_init+0x44>)
    2b24:	4798      	blx	r3
    2b26:	4603      	mov	r3, r0
}
    2b28:	4618      	mov	r0, r3
    2b2a:	3708      	adds	r7, #8
    2b2c:	46bd      	mov	sp, r7
    2b2e:	bd80      	pop	{r7, pc}
    2b30:	00009fec 	.word	0x00009fec
    2b34:	000014a9 	.word	0x000014a9
    2b38:	00002eb1 	.word	0x00002eb1

00002b3c <_i2c_m_sync_enable>:
 * \brief Enable the i2c master module
 *
 * \param[in] i2c_dev The pointer to i2c device
 */
int32_t _i2c_m_sync_enable(struct _i2c_m_sync_device *const i2c_dev)
{
    2b3c:	b580      	push	{r7, lr}
    2b3e:	b082      	sub	sp, #8
    2b40:	af00      	add	r7, sp, #0
    2b42:	6078      	str	r0, [r7, #4]
	ASSERT(i2c_dev);
    2b44:	687b      	ldr	r3, [r7, #4]
    2b46:	2b00      	cmp	r3, #0
    2b48:	bf14      	ite	ne
    2b4a:	2301      	movne	r3, #1
    2b4c:	2300      	moveq	r3, #0
    2b4e:	b2db      	uxtb	r3, r3
    2b50:	f240 5235 	movw	r2, #1333	; 0x535
    2b54:	4906      	ldr	r1, [pc, #24]	; (2b70 <_i2c_m_sync_enable+0x34>)
    2b56:	4618      	mov	r0, r3
    2b58:	4b06      	ldr	r3, [pc, #24]	; (2b74 <_i2c_m_sync_enable+0x38>)
    2b5a:	4798      	blx	r3

	return _i2c_m_enable_implementation(i2c_dev->hw);
    2b5c:	687b      	ldr	r3, [r7, #4]
    2b5e:	691b      	ldr	r3, [r3, #16]
    2b60:	4618      	mov	r0, r3
    2b62:	4b05      	ldr	r3, [pc, #20]	; (2b78 <_i2c_m_sync_enable+0x3c>)
    2b64:	4798      	blx	r3
    2b66:	4603      	mov	r3, r0
}
    2b68:	4618      	mov	r0, r3
    2b6a:	3708      	adds	r7, #8
    2b6c:	46bd      	mov	sp, r7
    2b6e:	bd80      	pop	{r7, pc}
    2b70:	00009fec 	.word	0x00009fec
    2b74:	000014a9 	.word	0x000014a9
    2b78:	00002e25 	.word	0x00002e25

00002b7c <_sercom_i2c_sync_wait_bus>:
 * \return Bus response status.
 * \retval 0 Bus response status OK
 * \retval <0 Bus response fail
 */
inline static int32_t _sercom_i2c_sync_wait_bus(struct _i2c_m_sync_device *const i2c_dev, uint32_t *flags)
{
    2b7c:	b580      	push	{r7, lr}
    2b7e:	b084      	sub	sp, #16
    2b80:	af00      	add	r7, sp, #0
    2b82:	6078      	str	r0, [r7, #4]
    2b84:	6039      	str	r1, [r7, #0]
	uint32_t timeout = 65535;
    2b86:	f64f 73ff 	movw	r3, #65535	; 0xffff
    2b8a:	60fb      	str	r3, [r7, #12]
	void *   hw      = i2c_dev->hw;
    2b8c:	687b      	ldr	r3, [r7, #4]
    2b8e:	691b      	ldr	r3, [r3, #16]
    2b90:	60bb      	str	r3, [r7, #8]

	do {
		*flags = hri_sercomi2cm_read_INTFLAG_reg(hw);
    2b92:	68b8      	ldr	r0, [r7, #8]
    2b94:	4b0f      	ldr	r3, [pc, #60]	; (2bd4 <_sercom_i2c_sync_wait_bus+0x58>)
    2b96:	4798      	blx	r3
    2b98:	4603      	mov	r3, r0
    2b9a:	461a      	mov	r2, r3
    2b9c:	683b      	ldr	r3, [r7, #0]
    2b9e:	601a      	str	r2, [r3, #0]

		if (timeout-- == 0) {
    2ba0:	68fb      	ldr	r3, [r7, #12]
    2ba2:	1e5a      	subs	r2, r3, #1
    2ba4:	60fa      	str	r2, [r7, #12]
    2ba6:	2b00      	cmp	r3, #0
    2ba8:	d102      	bne.n	2bb0 <_sercom_i2c_sync_wait_bus+0x34>
			return I2C_ERR_BUS;
    2baa:	f06f 0304 	mvn.w	r3, #4
    2bae:	e00c      	b.n	2bca <_sercom_i2c_sync_wait_bus+0x4e>
		}
	} while (!(*flags & MB_FLAG) && !(*flags & SB_FLAG));
    2bb0:	683b      	ldr	r3, [r7, #0]
    2bb2:	681b      	ldr	r3, [r3, #0]
    2bb4:	f003 0301 	and.w	r3, r3, #1
    2bb8:	2b00      	cmp	r3, #0
    2bba:	d105      	bne.n	2bc8 <_sercom_i2c_sync_wait_bus+0x4c>
    2bbc:	683b      	ldr	r3, [r7, #0]
    2bbe:	681b      	ldr	r3, [r3, #0]
    2bc0:	f003 0302 	and.w	r3, r3, #2
    2bc4:	2b00      	cmp	r3, #0
    2bc6:	d0e4      	beq.n	2b92 <_sercom_i2c_sync_wait_bus+0x16>

	return I2C_OK;
    2bc8:	2300      	movs	r3, #0
}
    2bca:	4618      	mov	r0, r3
    2bcc:	3710      	adds	r7, #16
    2bce:	46bd      	mov	sp, r7
    2bd0:	bd80      	pop	{r7, pc}
    2bd2:	bf00      	nop
    2bd4:	00001f81 	.word	0x00001f81

00002bd8 <_sercom_i2c_sync_send_address>:
 * \brief Send the slave address to bus, which will start the transfer
 *
 * \param[in] i2c_dev The pointer to i2c device
 */
static int32_t _sercom_i2c_sync_send_address(struct _i2c_m_sync_device *const i2c_dev)
{
    2bd8:	b590      	push	{r4, r7, lr}
    2bda:	b087      	sub	sp, #28
    2bdc:	af00      	add	r7, sp, #0
    2bde:	6078      	str	r0, [r7, #4]
	void *             hw    = i2c_dev->hw;
    2be0:	687b      	ldr	r3, [r7, #4]
    2be2:	691b      	ldr	r3, [r3, #16]
    2be4:	617b      	str	r3, [r7, #20]
	struct _i2c_m_msg *msg   = &i2c_dev->service.msg;
    2be6:	687b      	ldr	r3, [r7, #4]
    2be8:	613b      	str	r3, [r7, #16]
	int                sclsm = hri_sercomi2cm_get_CTRLA_SCLSM_bit(hw);
    2bea:	6978      	ldr	r0, [r7, #20]
    2bec:	4b39      	ldr	r3, [pc, #228]	; (2cd4 <_sercom_i2c_sync_send_address+0xfc>)
    2bee:	4798      	blx	r3
    2bf0:	4603      	mov	r3, r0
    2bf2:	60fb      	str	r3, [r7, #12]
	uint32_t           flags;

	ASSERT(i2c_dev);
    2bf4:	687b      	ldr	r3, [r7, #4]
    2bf6:	2b00      	cmp	r3, #0
    2bf8:	bf14      	ite	ne
    2bfa:	2301      	movne	r3, #1
    2bfc:	2300      	moveq	r3, #0
    2bfe:	b2db      	uxtb	r3, r3
    2c00:	f240 52a5 	movw	r2, #1445	; 0x5a5
    2c04:	4934      	ldr	r1, [pc, #208]	; (2cd8 <_sercom_i2c_sync_send_address+0x100>)
    2c06:	4618      	mov	r0, r3
    2c08:	4b34      	ldr	r3, [pc, #208]	; (2cdc <_sercom_i2c_sync_send_address+0x104>)
    2c0a:	4798      	blx	r3

	if (msg->len == 1 && sclsm) {
    2c0c:	693b      	ldr	r3, [r7, #16]
    2c0e:	685b      	ldr	r3, [r3, #4]
    2c10:	2b01      	cmp	r3, #1
    2c12:	d106      	bne.n	2c22 <_sercom_i2c_sync_send_address+0x4a>
    2c14:	68fb      	ldr	r3, [r7, #12]
    2c16:	2b00      	cmp	r3, #0
    2c18:	d003      	beq.n	2c22 <_sercom_i2c_sync_send_address+0x4a>
		hri_sercomi2cm_set_CTRLB_ACKACT_bit(hw);
    2c1a:	6978      	ldr	r0, [r7, #20]
    2c1c:	4b30      	ldr	r3, [pc, #192]	; (2ce0 <_sercom_i2c_sync_send_address+0x108>)
    2c1e:	4798      	blx	r3
    2c20:	e002      	b.n	2c28 <_sercom_i2c_sync_send_address+0x50>
	} else {
		hri_sercomi2cm_clear_CTRLB_ACKACT_bit(hw);
    2c22:	6978      	ldr	r0, [r7, #20]
    2c24:	4b2f      	ldr	r3, [pc, #188]	; (2ce4 <_sercom_i2c_sync_send_address+0x10c>)
    2c26:	4798      	blx	r3
	}

	/* ten bit address */
	if (msg->addr & I2C_M_TEN) {
    2c28:	693b      	ldr	r3, [r7, #16]
    2c2a:	881b      	ldrh	r3, [r3, #0]
    2c2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    2c30:	2b00      	cmp	r3, #0
    2c32:	d022      	beq.n	2c7a <_sercom_i2c_sync_send_address+0xa2>
		if (msg->flags & I2C_M_RD) {
    2c34:	693b      	ldr	r3, [r7, #16]
    2c36:	885b      	ldrh	r3, [r3, #2]
    2c38:	b29b      	uxth	r3, r3
    2c3a:	f003 0301 	and.w	r3, r3, #1
    2c3e:	2b00      	cmp	r3, #0
    2c40:	d007      	beq.n	2c52 <_sercom_i2c_sync_send_address+0x7a>
			msg->flags |= I2C_M_TEN;
    2c42:	693b      	ldr	r3, [r7, #16]
    2c44:	885b      	ldrh	r3, [r3, #2]
    2c46:	b29b      	uxth	r3, r3
    2c48:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    2c4c:	b29a      	uxth	r2, r3
    2c4e:	693b      	ldr	r3, [r7, #16]
    2c50:	805a      	strh	r2, [r3, #2]
		}

		hri_sercomi2cm_write_ADDR_reg(hw,
		                              ((msg->addr & TEN_ADDR_MASK) << 1) | SERCOM_I2CM_ADDR_TENBITEN
    2c52:	693b      	ldr	r3, [r7, #16]
    2c54:	881b      	ldrh	r3, [r3, #0]
    2c56:	005b      	lsls	r3, r3, #1
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    2c58:	f240 74fe 	movw	r4, #2046	; 0x7fe
    2c5c:	401c      	ands	r4, r3
    2c5e:	6978      	ldr	r0, [r7, #20]
    2c60:	4b21      	ldr	r3, [pc, #132]	; (2ce8 <_sercom_i2c_sync_send_address+0x110>)
    2c62:	4798      	blx	r3
    2c64:	4603      	mov	r3, r0
    2c66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    2c6a:	4323      	orrs	r3, r4
		hri_sercomi2cm_write_ADDR_reg(hw,
    2c6c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    2c70:	4619      	mov	r1, r3
    2c72:	6978      	ldr	r0, [r7, #20]
    2c74:	4b1d      	ldr	r3, [pc, #116]	; (2cec <_sercom_i2c_sync_send_address+0x114>)
    2c76:	4798      	blx	r3
    2c78:	e01a      	b.n	2cb0 <_sercom_i2c_sync_send_address+0xd8>
	} else {
		hri_sercomi2cm_write_ADDR_reg(hw,
		                              ((msg->addr & SEVEN_ADDR_MASK) << 1) | (msg->flags & I2C_M_RD ? I2C_M_RD : 0x0)
    2c7a:	693b      	ldr	r3, [r7, #16]
    2c7c:	881b      	ldrh	r3, [r3, #0]
    2c7e:	005b      	lsls	r3, r3, #1
    2c80:	b2db      	uxtb	r3, r3
    2c82:	693a      	ldr	r2, [r7, #16]
    2c84:	8852      	ldrh	r2, [r2, #2]
    2c86:	b292      	uxth	r2, r2
    2c88:	f002 0201 	and.w	r2, r2, #1
    2c8c:	2a00      	cmp	r2, #0
    2c8e:	bf14      	ite	ne
    2c90:	2201      	movne	r2, #1
    2c92:	2200      	moveq	r2, #0
    2c94:	b2d2      	uxtb	r2, r2
    2c96:	4313      	orrs	r3, r2
    2c98:	461c      	mov	r4, r3
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    2c9a:	6978      	ldr	r0, [r7, #20]
    2c9c:	4b12      	ldr	r3, [pc, #72]	; (2ce8 <_sercom_i2c_sync_send_address+0x110>)
    2c9e:	4798      	blx	r3
    2ca0:	4603      	mov	r3, r0
    2ca2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
		hri_sercomi2cm_write_ADDR_reg(hw,
    2ca6:	4323      	orrs	r3, r4
    2ca8:	4619      	mov	r1, r3
    2caa:	6978      	ldr	r0, [r7, #20]
    2cac:	4b0f      	ldr	r3, [pc, #60]	; (2cec <_sercom_i2c_sync_send_address+0x114>)
    2cae:	4798      	blx	r3
	}

	_sercom_i2c_sync_wait_bus(i2c_dev, &flags);
    2cb0:	f107 0308 	add.w	r3, r7, #8
    2cb4:	4619      	mov	r1, r3
    2cb6:	6878      	ldr	r0, [r7, #4]
    2cb8:	4b0d      	ldr	r3, [pc, #52]	; (2cf0 <_sercom_i2c_sync_send_address+0x118>)
    2cba:	4798      	blx	r3
	return _sercom_i2c_sync_analyse_flags(hw, flags, msg);
    2cbc:	68bb      	ldr	r3, [r7, #8]
    2cbe:	693a      	ldr	r2, [r7, #16]
    2cc0:	4619      	mov	r1, r3
    2cc2:	6978      	ldr	r0, [r7, #20]
    2cc4:	4b0b      	ldr	r3, [pc, #44]	; (2cf4 <_sercom_i2c_sync_send_address+0x11c>)
    2cc6:	4798      	blx	r3
    2cc8:	4603      	mov	r3, r0
}
    2cca:	4618      	mov	r0, r3
    2ccc:	371c      	adds	r7, #28
    2cce:	46bd      	mov	sp, r7
    2cd0:	bd90      	pop	{r4, r7, pc}
    2cd2:	bf00      	nop
    2cd4:	00002069 	.word	0x00002069
    2cd8:	00009fec 	.word	0x00009fec
    2cdc:	000014a9 	.word	0x000014a9
    2ce0:	000021e1 	.word	0x000021e1
    2ce4:	00002209 	.word	0x00002209
    2ce8:	00002381 	.word	0x00002381
    2cec:	0000235d 	.word	0x0000235d
    2cf0:	00002b7d 	.word	0x00002b7d
    2cf4:	000028c5 	.word	0x000028c5

00002cf8 <_i2c_m_sync_transfer>:
 * \return Transfer status.
 * \retval 0 Transfer success
 * \retval <0 Transfer fail or partial fail, return the error code
 */
int32_t _i2c_m_sync_transfer(struct _i2c_m_sync_device *const i2c_dev, struct _i2c_m_msg *msg)
{
    2cf8:	b580      	push	{r7, lr}
    2cfa:	b086      	sub	sp, #24
    2cfc:	af00      	add	r7, sp, #0
    2cfe:	6078      	str	r0, [r7, #4]
    2d00:	6039      	str	r1, [r7, #0]
	uint32_t flags;
	int      ret;
	void *   hw = i2c_dev->hw;
    2d02:	687b      	ldr	r3, [r7, #4]
    2d04:	691b      	ldr	r3, [r3, #16]
    2d06:	613b      	str	r3, [r7, #16]

	ASSERT(i2c_dev);
    2d08:	687b      	ldr	r3, [r7, #4]
    2d0a:	2b00      	cmp	r3, #0
    2d0c:	bf14      	ite	ne
    2d0e:	2301      	movne	r3, #1
    2d10:	2300      	moveq	r3, #0
    2d12:	b2db      	uxtb	r3, r3
    2d14:	f44f 62ba 	mov.w	r2, #1488	; 0x5d0
    2d18:	493b      	ldr	r1, [pc, #236]	; (2e08 <_i2c_m_sync_transfer+0x110>)
    2d1a:	4618      	mov	r0, r3
    2d1c:	4b3b      	ldr	r3, [pc, #236]	; (2e0c <_i2c_m_sync_transfer+0x114>)
    2d1e:	4798      	blx	r3
	ASSERT(i2c_dev->hw);
    2d20:	687b      	ldr	r3, [r7, #4]
    2d22:	691b      	ldr	r3, [r3, #16]
    2d24:	2b00      	cmp	r3, #0
    2d26:	bf14      	ite	ne
    2d28:	2301      	movne	r3, #1
    2d2a:	2300      	moveq	r3, #0
    2d2c:	b2db      	uxtb	r3, r3
    2d2e:	f240 52d1 	movw	r2, #1489	; 0x5d1
    2d32:	4935      	ldr	r1, [pc, #212]	; (2e08 <_i2c_m_sync_transfer+0x110>)
    2d34:	4618      	mov	r0, r3
    2d36:	4b35      	ldr	r3, [pc, #212]	; (2e0c <_i2c_m_sync_transfer+0x114>)
    2d38:	4798      	blx	r3
	ASSERT(msg);
    2d3a:	683b      	ldr	r3, [r7, #0]
    2d3c:	2b00      	cmp	r3, #0
    2d3e:	bf14      	ite	ne
    2d40:	2301      	movne	r3, #1
    2d42:	2300      	moveq	r3, #0
    2d44:	b2db      	uxtb	r3, r3
    2d46:	f240 52d2 	movw	r2, #1490	; 0x5d2
    2d4a:	492f      	ldr	r1, [pc, #188]	; (2e08 <_i2c_m_sync_transfer+0x110>)
    2d4c:	4618      	mov	r0, r3
    2d4e:	4b2f      	ldr	r3, [pc, #188]	; (2e0c <_i2c_m_sync_transfer+0x114>)
    2d50:	4798      	blx	r3

	if (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    2d52:	687b      	ldr	r3, [r7, #4]
    2d54:	885b      	ldrh	r3, [r3, #2]
    2d56:	b29b      	uxth	r3, r3
    2d58:	f403 7380 	and.w	r3, r3, #256	; 0x100
    2d5c:	2b00      	cmp	r3, #0
    2d5e:	d002      	beq.n	2d66 <_i2c_m_sync_transfer+0x6e>
		return I2C_ERR_BUSY;
    2d60:	f06f 0305 	mvn.w	r3, #5
    2d64:	e04c      	b.n	2e00 <_i2c_m_sync_transfer+0x108>
	}

	msg->flags |= I2C_M_BUSY;
    2d66:	683b      	ldr	r3, [r7, #0]
    2d68:	885b      	ldrh	r3, [r3, #2]
    2d6a:	b29b      	uxth	r3, r3
    2d6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    2d70:	b29a      	uxth	r2, r3
    2d72:	683b      	ldr	r3, [r7, #0]
    2d74:	805a      	strh	r2, [r3, #2]
	i2c_dev->service.msg = *msg;
    2d76:	687b      	ldr	r3, [r7, #4]
    2d78:	683a      	ldr	r2, [r7, #0]
    2d7a:	ca07      	ldmia	r2, {r0, r1, r2}
    2d7c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	hri_sercomi2cm_set_CTRLB_SMEN_bit(hw);
    2d80:	6938      	ldr	r0, [r7, #16]
    2d82:	4b23      	ldr	r3, [pc, #140]	; (2e10 <_i2c_m_sync_transfer+0x118>)
    2d84:	4798      	blx	r3

	ret = _sercom_i2c_sync_send_address(i2c_dev);
    2d86:	6878      	ldr	r0, [r7, #4]
    2d88:	4b22      	ldr	r3, [pc, #136]	; (2e14 <_i2c_m_sync_transfer+0x11c>)
    2d8a:	4798      	blx	r3
    2d8c:	6178      	str	r0, [r7, #20]

	if (ret) {
    2d8e:	697b      	ldr	r3, [r7, #20]
    2d90:	2b00      	cmp	r3, #0
    2d92:	d02d      	beq.n	2df0 <_i2c_m_sync_transfer+0xf8>
		i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    2d94:	687b      	ldr	r3, [r7, #4]
    2d96:	885b      	ldrh	r3, [r3, #2]
    2d98:	b29b      	uxth	r3, r3
    2d9a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    2d9e:	b29a      	uxth	r2, r3
    2da0:	687b      	ldr	r3, [r7, #4]
    2da2:	805a      	strh	r2, [r3, #2]

		return ret;
    2da4:	697b      	ldr	r3, [r7, #20]
    2da6:	e02b      	b.n	2e00 <_i2c_m_sync_transfer+0x108>
	}

	while (i2c_dev->service.msg.flags & I2C_M_BUSY) {
		ret = _sercom_i2c_sync_wait_bus(i2c_dev, &flags);
    2da8:	f107 030c 	add.w	r3, r7, #12
    2dac:	4619      	mov	r1, r3
    2dae:	6878      	ldr	r0, [r7, #4]
    2db0:	4b19      	ldr	r3, [pc, #100]	; (2e18 <_i2c_m_sync_transfer+0x120>)
    2db2:	4798      	blx	r3
    2db4:	6178      	str	r0, [r7, #20]

		if (ret) {
    2db6:	697b      	ldr	r3, [r7, #20]
    2db8:	2b00      	cmp	r3, #0
    2dba:	d012      	beq.n	2de2 <_i2c_m_sync_transfer+0xea>
			if (msg->flags & I2C_M_STOP) {
    2dbc:	683b      	ldr	r3, [r7, #0]
    2dbe:	885b      	ldrh	r3, [r3, #2]
    2dc0:	b29b      	uxth	r3, r3
    2dc2:	b21b      	sxth	r3, r3
    2dc4:	2b00      	cmp	r3, #0
    2dc6:	da02      	bge.n	2dce <_i2c_m_sync_transfer+0xd6>
				_sercom_i2c_send_stop(hw);
    2dc8:	6938      	ldr	r0, [r7, #16]
    2dca:	4b14      	ldr	r3, [pc, #80]	; (2e1c <_i2c_m_sync_transfer+0x124>)
    2dcc:	4798      	blx	r3
			}

			i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    2dce:	687b      	ldr	r3, [r7, #4]
    2dd0:	885b      	ldrh	r3, [r3, #2]
    2dd2:	b29b      	uxth	r3, r3
    2dd4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    2dd8:	b29a      	uxth	r2, r3
    2dda:	687b      	ldr	r3, [r7, #4]
    2ddc:	805a      	strh	r2, [r3, #2]

			return ret;
    2dde:	697b      	ldr	r3, [r7, #20]
    2de0:	e00e      	b.n	2e00 <_i2c_m_sync_transfer+0x108>
		}

		ret = _sercom_i2c_sync_analyse_flags(hw, flags, &i2c_dev->service.msg);
    2de2:	68fb      	ldr	r3, [r7, #12]
    2de4:	687a      	ldr	r2, [r7, #4]
    2de6:	4619      	mov	r1, r3
    2de8:	6938      	ldr	r0, [r7, #16]
    2dea:	4b0d      	ldr	r3, [pc, #52]	; (2e20 <_i2c_m_sync_transfer+0x128>)
    2dec:	4798      	blx	r3
    2dee:	6178      	str	r0, [r7, #20]
	while (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    2df0:	687b      	ldr	r3, [r7, #4]
    2df2:	885b      	ldrh	r3, [r3, #2]
    2df4:	b29b      	uxth	r3, r3
    2df6:	f403 7380 	and.w	r3, r3, #256	; 0x100
    2dfa:	2b00      	cmp	r3, #0
    2dfc:	d1d4      	bne.n	2da8 <_i2c_m_sync_transfer+0xb0>
	}

	return ret;
    2dfe:	697b      	ldr	r3, [r7, #20]
}
    2e00:	4618      	mov	r0, r3
    2e02:	3718      	adds	r7, #24
    2e04:	46bd      	mov	sp, r7
    2e06:	bd80      	pop	{r7, pc}
    2e08:	00009fec 	.word	0x00009fec
    2e0c:	000014a9 	.word	0x000014a9
    2e10:	00002191 	.word	0x00002191
    2e14:	00002bd9 	.word	0x00002bd9
    2e18:	00002b7d 	.word	0x00002b7d
    2e1c:	000028a9 	.word	0x000028a9
    2e20:	000028c5 	.word	0x000028c5

00002e24 <_i2c_m_enable_implementation>:

	return I2C_OK;
}

static inline int32_t _i2c_m_enable_implementation(void *const hw)
{
    2e24:	b580      	push	{r7, lr}
    2e26:	b084      	sub	sp, #16
    2e28:	af00      	add	r7, sp, #0
    2e2a:	6078      	str	r0, [r7, #4]
	int timeout         = 65535;
    2e2c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    2e30:	60fb      	str	r3, [r7, #12]
	int timeout_attempt = 4;
    2e32:	2304      	movs	r3, #4
    2e34:	60bb      	str	r3, [r7, #8]

	ASSERT(hw);
    2e36:	687b      	ldr	r3, [r7, #4]
    2e38:	2b00      	cmp	r3, #0
    2e3a:	bf14      	ite	ne
    2e3c:	2301      	movne	r3, #1
    2e3e:	2300      	moveq	r3, #0
    2e40:	b2db      	uxtb	r3, r3
    2e42:	f240 6205 	movw	r2, #1541	; 0x605
    2e46:	4915      	ldr	r1, [pc, #84]	; (2e9c <_i2c_m_enable_implementation+0x78>)
    2e48:	4618      	mov	r0, r3
    2e4a:	4b15      	ldr	r3, [pc, #84]	; (2ea0 <_i2c_m_enable_implementation+0x7c>)
    2e4c:	4798      	blx	r3

	/* Enable interrupts */
	hri_sercomi2cm_set_CTRLA_ENABLE_bit(hw);
    2e4e:	6878      	ldr	r0, [r7, #4]
    2e50:	4b14      	ldr	r3, [pc, #80]	; (2ea4 <_i2c_m_enable_implementation+0x80>)
    2e52:	4798      	blx	r3

	while (hri_sercomi2cm_read_STATUS_BUSSTATE_bf(hw) != I2C_IDLE) {
    2e54:	e016      	b.n	2e84 <_i2c_m_enable_implementation+0x60>
		timeout--;
    2e56:	68fb      	ldr	r3, [r7, #12]
    2e58:	3b01      	subs	r3, #1
    2e5a:	60fb      	str	r3, [r7, #12]

		if (timeout <= 0) {
    2e5c:	68fb      	ldr	r3, [r7, #12]
    2e5e:	2b00      	cmp	r3, #0
    2e60:	dc10      	bgt.n	2e84 <_i2c_m_enable_implementation+0x60>
			if (--timeout_attempt)
    2e62:	68bb      	ldr	r3, [r7, #8]
    2e64:	3b01      	subs	r3, #1
    2e66:	60bb      	str	r3, [r7, #8]
    2e68:	68bb      	ldr	r3, [r7, #8]
    2e6a:	2b00      	cmp	r3, #0
    2e6c:	d007      	beq.n	2e7e <_i2c_m_enable_implementation+0x5a>
				timeout = 65535;
    2e6e:	f64f 73ff 	movw	r3, #65535	; 0xffff
    2e72:	60fb      	str	r3, [r7, #12]
			else
				return I2C_ERR_BUSY;
			hri_sercomi2cm_clear_STATUS_reg(hw, SERCOM_I2CM_STATUS_BUSSTATE(I2C_IDLE));
    2e74:	2110      	movs	r1, #16
    2e76:	6878      	ldr	r0, [r7, #4]
    2e78:	4b0b      	ldr	r3, [pc, #44]	; (2ea8 <_i2c_m_enable_implementation+0x84>)
    2e7a:	4798      	blx	r3
    2e7c:	e002      	b.n	2e84 <_i2c_m_enable_implementation+0x60>
				return I2C_ERR_BUSY;
    2e7e:	f06f 0305 	mvn.w	r3, #5
    2e82:	e006      	b.n	2e92 <_i2c_m_enable_implementation+0x6e>
	while (hri_sercomi2cm_read_STATUS_BUSSTATE_bf(hw) != I2C_IDLE) {
    2e84:	6878      	ldr	r0, [r7, #4]
    2e86:	4b09      	ldr	r3, [pc, #36]	; (2eac <_i2c_m_enable_implementation+0x88>)
    2e88:	4798      	blx	r3
    2e8a:	4603      	mov	r3, r0
    2e8c:	2b01      	cmp	r3, #1
    2e8e:	d1e2      	bne.n	2e56 <_i2c_m_enable_implementation+0x32>
		}
	}
	return ERR_NONE;
    2e90:	2300      	movs	r3, #0
}
    2e92:	4618      	mov	r0, r3
    2e94:	3710      	adds	r7, #16
    2e96:	46bd      	mov	sp, r7
    2e98:	bd80      	pop	{r7, pc}
    2e9a:	bf00      	nop
    2e9c:	00009fec 	.word	0x00009fec
    2ea0:	000014a9 	.word	0x000014a9
    2ea4:	00002019 	.word	0x00002019
    2ea8:	00002489 	.word	0x00002489
    2eac:	00002439 	.word	0x00002439

00002eb0 <_i2c_m_sync_init_impl>:

static int32_t _i2c_m_sync_init_impl(struct _i2c_m_service *const service, void *const hw)
{
    2eb0:	b580      	push	{r7, lr}
    2eb2:	b084      	sub	sp, #16
    2eb4:	af00      	add	r7, sp, #0
    2eb6:	6078      	str	r0, [r7, #4]
    2eb8:	6039      	str	r1, [r7, #0]
	uint8_t i = _get_i2cm_index(hw);
    2eba:	6838      	ldr	r0, [r7, #0]
    2ebc:	4b42      	ldr	r3, [pc, #264]	; (2fc8 <_i2c_m_sync_init_impl+0x118>)
    2ebe:	4798      	blx	r3
    2ec0:	4603      	mov	r3, r0
    2ec2:	73fb      	strb	r3, [r7, #15]

	if (!hri_sercomi2cm_is_syncing(hw, SERCOM_I2CM_SYNCBUSY_SWRST)) {
    2ec4:	2101      	movs	r1, #1
    2ec6:	6838      	ldr	r0, [r7, #0]
    2ec8:	4b40      	ldr	r3, [pc, #256]	; (2fcc <_i2c_m_sync_init_impl+0x11c>)
    2eca:	4798      	blx	r3
    2ecc:	4603      	mov	r3, r0
    2ece:	f083 0301 	eor.w	r3, r3, #1
    2ed2:	b2db      	uxtb	r3, r3
    2ed4:	2b00      	cmp	r3, #0
    2ed6:	d020      	beq.n	2f1a <_i2c_m_sync_init_impl+0x6a>
		uint32_t mode = _i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_MODE_Msk;
    2ed8:	7bfa      	ldrb	r2, [r7, #15]
    2eda:	493d      	ldr	r1, [pc, #244]	; (2fd0 <_i2c_m_sync_init_impl+0x120>)
    2edc:	4613      	mov	r3, r2
    2ede:	005b      	lsls	r3, r3, #1
    2ee0:	4413      	add	r3, r2
    2ee2:	00db      	lsls	r3, r3, #3
    2ee4:	440b      	add	r3, r1
    2ee6:	3304      	adds	r3, #4
    2ee8:	681b      	ldr	r3, [r3, #0]
    2eea:	f003 031c 	and.w	r3, r3, #28
    2eee:	60bb      	str	r3, [r7, #8]
		if (hri_sercomi2cm_get_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_ENABLE)) {
    2ef0:	2102      	movs	r1, #2
    2ef2:	6838      	ldr	r0, [r7, #0]
    2ef4:	4b37      	ldr	r3, [pc, #220]	; (2fd4 <_i2c_m_sync_init_impl+0x124>)
    2ef6:	4798      	blx	r3
    2ef8:	4603      	mov	r3, r0
    2efa:	2b00      	cmp	r3, #0
    2efc:	d006      	beq.n	2f0c <_i2c_m_sync_init_impl+0x5c>
			hri_sercomi2cm_clear_CTRLA_ENABLE_bit(hw);
    2efe:	6838      	ldr	r0, [r7, #0]
    2f00:	4b35      	ldr	r3, [pc, #212]	; (2fd8 <_i2c_m_sync_init_impl+0x128>)
    2f02:	4798      	blx	r3
			hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_ENABLE);
    2f04:	2102      	movs	r1, #2
    2f06:	6838      	ldr	r0, [r7, #0]
    2f08:	4b34      	ldr	r3, [pc, #208]	; (2fdc <_i2c_m_sync_init_impl+0x12c>)
    2f0a:	4798      	blx	r3
		}
		hri_sercomi2cm_write_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_SWRST | mode);
    2f0c:	68bb      	ldr	r3, [r7, #8]
    2f0e:	f043 0301 	orr.w	r3, r3, #1
    2f12:	4619      	mov	r1, r3
    2f14:	6838      	ldr	r0, [r7, #0]
    2f16:	4b32      	ldr	r3, [pc, #200]	; (2fe0 <_i2c_m_sync_init_impl+0x130>)
    2f18:	4798      	blx	r3
	}
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST);
    2f1a:	2101      	movs	r1, #1
    2f1c:	6838      	ldr	r0, [r7, #0]
    2f1e:	4b2f      	ldr	r3, [pc, #188]	; (2fdc <_i2c_m_sync_init_impl+0x12c>)
    2f20:	4798      	blx	r3

	hri_sercomi2cm_write_CTRLA_reg(hw, _i2cms[i].ctrl_a);
    2f22:	7bfa      	ldrb	r2, [r7, #15]
    2f24:	492a      	ldr	r1, [pc, #168]	; (2fd0 <_i2c_m_sync_init_impl+0x120>)
    2f26:	4613      	mov	r3, r2
    2f28:	005b      	lsls	r3, r3, #1
    2f2a:	4413      	add	r3, r2
    2f2c:	00db      	lsls	r3, r3, #3
    2f2e:	440b      	add	r3, r1
    2f30:	3304      	adds	r3, #4
    2f32:	681b      	ldr	r3, [r3, #0]
    2f34:	4619      	mov	r1, r3
    2f36:	6838      	ldr	r0, [r7, #0]
    2f38:	4b29      	ldr	r3, [pc, #164]	; (2fe0 <_i2c_m_sync_init_impl+0x130>)
    2f3a:	4798      	blx	r3
	hri_sercomi2cm_write_CTRLB_reg(hw, _i2cms[i].ctrl_b);
    2f3c:	7bfa      	ldrb	r2, [r7, #15]
    2f3e:	4924      	ldr	r1, [pc, #144]	; (2fd0 <_i2c_m_sync_init_impl+0x120>)
    2f40:	4613      	mov	r3, r2
    2f42:	005b      	lsls	r3, r3, #1
    2f44:	4413      	add	r3, r2
    2f46:	00db      	lsls	r3, r3, #3
    2f48:	440b      	add	r3, r1
    2f4a:	3308      	adds	r3, #8
    2f4c:	681b      	ldr	r3, [r3, #0]
    2f4e:	4619      	mov	r1, r3
    2f50:	6838      	ldr	r0, [r7, #0]
    2f52:	4b24      	ldr	r3, [pc, #144]	; (2fe4 <_i2c_m_sync_init_impl+0x134>)
    2f54:	4798      	blx	r3
	hri_sercomi2cm_write_BAUD_reg(hw, _i2cms[i].baud);
    2f56:	7bfa      	ldrb	r2, [r7, #15]
    2f58:	491d      	ldr	r1, [pc, #116]	; (2fd0 <_i2c_m_sync_init_impl+0x120>)
    2f5a:	4613      	mov	r3, r2
    2f5c:	005b      	lsls	r3, r3, #1
    2f5e:	4413      	add	r3, r2
    2f60:	00db      	lsls	r3, r3, #3
    2f62:	440b      	add	r3, r1
    2f64:	330c      	adds	r3, #12
    2f66:	681b      	ldr	r3, [r3, #0]
    2f68:	4619      	mov	r1, r3
    2f6a:	6838      	ldr	r0, [r7, #0]
    2f6c:	4b1e      	ldr	r3, [pc, #120]	; (2fe8 <_i2c_m_sync_init_impl+0x138>)
    2f6e:	4798      	blx	r3

	service->mode = (_i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_SPEED_Msk) >> SERCOM_I2CM_CTRLA_SPEED_Pos;
    2f70:	7bfa      	ldrb	r2, [r7, #15]
    2f72:	4917      	ldr	r1, [pc, #92]	; (2fd0 <_i2c_m_sync_init_impl+0x120>)
    2f74:	4613      	mov	r3, r2
    2f76:	005b      	lsls	r3, r3, #1
    2f78:	4413      	add	r3, r2
    2f7a:	00db      	lsls	r3, r3, #3
    2f7c:	440b      	add	r3, r1
    2f7e:	3304      	adds	r3, #4
    2f80:	681b      	ldr	r3, [r3, #0]
    2f82:	0e1b      	lsrs	r3, r3, #24
    2f84:	b29b      	uxth	r3, r3
    2f86:	f003 0303 	and.w	r3, r3, #3
    2f8a:	b29a      	uxth	r2, r3
    2f8c:	687b      	ldr	r3, [r7, #4]
    2f8e:	819a      	strh	r2, [r3, #12]
	hri_sercomi2cm_write_ADDR_HS_bit(hw, service->mode < I2C_HS ? 0 : 1);
    2f90:	687b      	ldr	r3, [r7, #4]
    2f92:	899b      	ldrh	r3, [r3, #12]
    2f94:	2b01      	cmp	r3, #1
    2f96:	bf8c      	ite	hi
    2f98:	2301      	movhi	r3, #1
    2f9a:	2300      	movls	r3, #0
    2f9c:	b2db      	uxtb	r3, r3
    2f9e:	4619      	mov	r1, r3
    2fa0:	6838      	ldr	r0, [r7, #0]
    2fa2:	4b12      	ldr	r3, [pc, #72]	; (2fec <_i2c_m_sync_init_impl+0x13c>)
    2fa4:	4798      	blx	r3

	service->trise = _i2cms[i].trise;
    2fa6:	7bfa      	ldrb	r2, [r7, #15]
    2fa8:	4909      	ldr	r1, [pc, #36]	; (2fd0 <_i2c_m_sync_init_impl+0x120>)
    2faa:	4613      	mov	r3, r2
    2fac:	005b      	lsls	r3, r3, #1
    2fae:	4413      	add	r3, r2
    2fb0:	00db      	lsls	r3, r3, #3
    2fb2:	440b      	add	r3, r1
    2fb4:	3312      	adds	r3, #18
    2fb6:	881a      	ldrh	r2, [r3, #0]
    2fb8:	687b      	ldr	r3, [r7, #4]
    2fba:	81da      	strh	r2, [r3, #14]

	return ERR_NONE;
    2fbc:	2300      	movs	r3, #0
}
    2fbe:	4618      	mov	r0, r3
    2fc0:	3710      	adds	r7, #16
    2fc2:	46bd      	mov	sp, r7
    2fc4:	bd80      	pop	{r7, pc}
    2fc6:	bf00      	nop
    2fc8:	00002841 	.word	0x00002841
    2fcc:	00001ed9 	.word	0x00001ed9
    2fd0:	20000018 	.word	0x20000018
    2fd4:	00002099 	.word	0x00002099
    2fd8:	00002041 	.word	0x00002041
    2fdc:	00001eb5 	.word	0x00001eb5
    2fe0:	000020c9 	.word	0x000020c9
    2fe4:	00002261 	.word	0x00002261
    2fe8:	000022c5 	.word	0x000022c5
    2fec:	0000231d 	.word	0x0000231d

00002ff0 <_system_time_init>:

/**
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
    2ff0:	b480      	push	{r7}
    2ff2:	b083      	sub	sp, #12
    2ff4:	af00      	add	r7, sp, #0
    2ff6:	6078      	str	r0, [r7, #4]
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
    2ff8:	4b06      	ldr	r3, [pc, #24]	; (3014 <_system_time_init+0x24>)
    2ffa:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
    2ffe:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
    3000:	4b04      	ldr	r3, [pc, #16]	; (3014 <_system_time_init+0x24>)
    3002:	2205      	movs	r2, #5
    3004:	601a      	str	r2, [r3, #0]
	                | (1 << SysTick_CTRL_CLKSOURCE_Pos);
}
    3006:	bf00      	nop
    3008:	370c      	adds	r7, #12
    300a:	46bd      	mov	sp, r7
    300c:	f85d 7b04 	ldr.w	r7, [sp], #4
    3010:	4770      	bx	lr
    3012:	bf00      	nop
    3014:	e000e010 	.word	0xe000e010

00003018 <_delay_init>:
/**
 * \brief Initialize delay functionality
 */
void _delay_init(void *const hw)
{
    3018:	b580      	push	{r7, lr}
    301a:	b082      	sub	sp, #8
    301c:	af00      	add	r7, sp, #0
    301e:	6078      	str	r0, [r7, #4]
	_system_time_init(hw);
    3020:	6878      	ldr	r0, [r7, #4]
    3022:	4b03      	ldr	r3, [pc, #12]	; (3030 <_delay_init+0x18>)
    3024:	4798      	blx	r3
}
    3026:	bf00      	nop
    3028:	3708      	adds	r7, #8
    302a:	46bd      	mov	sp, r7
    302c:	bd80      	pop	{r7, pc}
    302e:	bf00      	nop
    3030:	00002ff1 	.word	0x00002ff1

00003034 <_delay_cycles>:
}
/**
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
    3034:	b480      	push	{r7}
    3036:	b085      	sub	sp, #20
    3038:	af00      	add	r7, sp, #0
    303a:	6078      	str	r0, [r7, #4]
    303c:	6039      	str	r1, [r7, #0]
	(void)hw;
	uint8_t  n   = cycles >> 24;
    303e:	683b      	ldr	r3, [r7, #0]
    3040:	0e1b      	lsrs	r3, r3, #24
    3042:	73fb      	strb	r3, [r7, #15]
	uint32_t buf = cycles;
    3044:	683b      	ldr	r3, [r7, #0]
    3046:	60bb      	str	r3, [r7, #8]

	while (n--) {
    3048:	e013      	b.n	3072 <_delay_cycles+0x3e>
		SysTick->LOAD = 0xFFFFFF;
    304a:	4b16      	ldr	r3, [pc, #88]	; (30a4 <_delay_cycles+0x70>)
    304c:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
    3050:	605a      	str	r2, [r3, #4]
		SysTick->VAL  = 0xFFFFFF;
    3052:	4b14      	ldr	r3, [pc, #80]	; (30a4 <_delay_cycles+0x70>)
    3054:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
    3058:	609a      	str	r2, [r3, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    305a:	bf00      	nop
    305c:	4b11      	ldr	r3, [pc, #68]	; (30a4 <_delay_cycles+0x70>)
    305e:	681b      	ldr	r3, [r3, #0]
    3060:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
    3064:	2b00      	cmp	r3, #0
    3066:	d0f9      	beq.n	305c <_delay_cycles+0x28>
			;
		buf -= 0xFFFFFF;
    3068:	68bb      	ldr	r3, [r7, #8]
    306a:	f103 437f 	add.w	r3, r3, #4278190080	; 0xff000000
    306e:	3301      	adds	r3, #1
    3070:	60bb      	str	r3, [r7, #8]
	while (n--) {
    3072:	7bfb      	ldrb	r3, [r7, #15]
    3074:	1e5a      	subs	r2, r3, #1
    3076:	73fa      	strb	r2, [r7, #15]
    3078:	2b00      	cmp	r3, #0
    307a:	d1e6      	bne.n	304a <_delay_cycles+0x16>
	}

	SysTick->LOAD = buf;
    307c:	4a09      	ldr	r2, [pc, #36]	; (30a4 <_delay_cycles+0x70>)
    307e:	68bb      	ldr	r3, [r7, #8]
    3080:	6053      	str	r3, [r2, #4]
	SysTick->VAL  = buf;
    3082:	4a08      	ldr	r2, [pc, #32]	; (30a4 <_delay_cycles+0x70>)
    3084:	68bb      	ldr	r3, [r7, #8]
    3086:	6093      	str	r3, [r2, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    3088:	bf00      	nop
    308a:	4b06      	ldr	r3, [pc, #24]	; (30a4 <_delay_cycles+0x70>)
    308c:	681b      	ldr	r3, [r3, #0]
    308e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
    3092:	2b00      	cmp	r3, #0
    3094:	d0f9      	beq.n	308a <_delay_cycles+0x56>
		;
}
    3096:	bf00      	nop
    3098:	3714      	adds	r7, #20
    309a:	46bd      	mov	sp, r7
    309c:	f85d 7b04 	ldr.w	r7, [sp], #4
    30a0:	4770      	bx	lr
    30a2:	bf00      	nop
    30a4:	e000e010 	.word	0xe000e010

000030a8 <__NVIC_EnableIRQ>:
{
    30a8:	b480      	push	{r7}
    30aa:	b083      	sub	sp, #12
    30ac:	af00      	add	r7, sp, #0
    30ae:	4603      	mov	r3, r0
    30b0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
    30b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    30b6:	2b00      	cmp	r3, #0
    30b8:	db0b      	blt.n	30d2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    30ba:	4909      	ldr	r1, [pc, #36]	; (30e0 <__NVIC_EnableIRQ+0x38>)
    30bc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    30c0:	095b      	lsrs	r3, r3, #5
    30c2:	88fa      	ldrh	r2, [r7, #6]
    30c4:	f002 021f 	and.w	r2, r2, #31
    30c8:	2001      	movs	r0, #1
    30ca:	fa00 f202 	lsl.w	r2, r0, r2
    30ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    30d2:	bf00      	nop
    30d4:	370c      	adds	r7, #12
    30d6:	46bd      	mov	sp, r7
    30d8:	f85d 7b04 	ldr.w	r7, [sp], #4
    30dc:	4770      	bx	lr
    30de:	bf00      	nop
    30e0:	e000e100 	.word	0xe000e100

000030e4 <__NVIC_DisableIRQ>:
{
    30e4:	b480      	push	{r7}
    30e6:	b083      	sub	sp, #12
    30e8:	af00      	add	r7, sp, #0
    30ea:	4603      	mov	r3, r0
    30ec:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
    30ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    30f2:	2b00      	cmp	r3, #0
    30f4:	db10      	blt.n	3118 <__NVIC_DisableIRQ+0x34>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    30f6:	490b      	ldr	r1, [pc, #44]	; (3124 <__NVIC_DisableIRQ+0x40>)
    30f8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    30fc:	095b      	lsrs	r3, r3, #5
    30fe:	88fa      	ldrh	r2, [r7, #6]
    3100:	f002 021f 	and.w	r2, r2, #31
    3104:	2001      	movs	r0, #1
    3106:	fa00 f202 	lsl.w	r2, r0, r2
    310a:	3320      	adds	r3, #32
    310c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    3110:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3114:	f3bf 8f6f 	isb	sy
}
    3118:	bf00      	nop
    311a:	370c      	adds	r7, #12
    311c:	46bd      	mov	sp, r7
    311e:	f85d 7b04 	ldr.w	r7, [sp], #4
    3122:	4770      	bx	lr
    3124:	e000e100 	.word	0xe000e100

00003128 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    3128:	b480      	push	{r7}
    312a:	b083      	sub	sp, #12
    312c:	af00      	add	r7, sp, #0
    312e:	4603      	mov	r3, r0
    3130:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
    3132:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    3136:	2b00      	cmp	r3, #0
    3138:	db0c      	blt.n	3154 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    313a:	4909      	ldr	r1, [pc, #36]	; (3160 <__NVIC_ClearPendingIRQ+0x38>)
    313c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    3140:	095b      	lsrs	r3, r3, #5
    3142:	88fa      	ldrh	r2, [r7, #6]
    3144:	f002 021f 	and.w	r2, r2, #31
    3148:	2001      	movs	r0, #1
    314a:	fa00 f202 	lsl.w	r2, r0, r2
    314e:	3360      	adds	r3, #96	; 0x60
    3150:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
    3154:	bf00      	nop
    3156:	370c      	adds	r7, #12
    3158:	46bd      	mov	sp, r7
    315a:	f85d 7b04 	ldr.w	r7, [sp], #4
    315e:	4770      	bx	lr
    3160:	e000e100 	.word	0xe000e100

00003164 <hri_tc_wait_for_sync>:
typedef uint8_t  hri_tccount8_count_reg_t;
typedef uint8_t  hri_tccount8_per_reg_t;
typedef uint8_t  hri_tccount8_perbuf_reg_t;

static inline void hri_tc_wait_for_sync(const void *const hw, hri_tc_syncbusy_reg_t reg)
{
    3164:	b480      	push	{r7}
    3166:	b083      	sub	sp, #12
    3168:	af00      	add	r7, sp, #0
    316a:	6078      	str	r0, [r7, #4]
    316c:	6039      	str	r1, [r7, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    316e:	bf00      	nop
    3170:	687b      	ldr	r3, [r7, #4]
    3172:	691a      	ldr	r2, [r3, #16]
    3174:	683b      	ldr	r3, [r7, #0]
    3176:	4013      	ands	r3, r2
    3178:	2b00      	cmp	r3, #0
    317a:	d1f9      	bne.n	3170 <hri_tc_wait_for_sync+0xc>
	};
}
    317c:	bf00      	nop
    317e:	370c      	adds	r7, #12
    3180:	46bd      	mov	sp, r7
    3182:	f85d 7b04 	ldr.w	r7, [sp], #4
    3186:	4770      	bx	lr

00003188 <hri_tc_is_syncing>:

static inline bool hri_tc_is_syncing(const void *const hw, hri_tc_syncbusy_reg_t reg)
{
    3188:	b480      	push	{r7}
    318a:	b083      	sub	sp, #12
    318c:	af00      	add	r7, sp, #0
    318e:	6078      	str	r0, [r7, #4]
    3190:	6039      	str	r1, [r7, #0]
	return ((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg;
    3192:	687b      	ldr	r3, [r7, #4]
    3194:	691a      	ldr	r2, [r3, #16]
    3196:	683b      	ldr	r3, [r7, #0]
    3198:	4013      	ands	r3, r2
    319a:	2b00      	cmp	r3, #0
    319c:	bf14      	ite	ne
    319e:	2301      	movne	r3, #1
    31a0:	2300      	moveq	r3, #0
    31a2:	b2db      	uxtb	r3, r3
}
    31a4:	4618      	mov	r0, r3
    31a6:	370c      	adds	r7, #12
    31a8:	46bd      	mov	sp, r7
    31aa:	f85d 7b04 	ldr.w	r7, [sp], #4
    31ae:	4770      	bx	lr

000031b0 <hri_tc_get_interrupt_OVF_bit>:
{
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_MC1;
}

static inline bool hri_tc_get_interrupt_OVF_bit(const void *const hw)
{
    31b0:	b480      	push	{r7}
    31b2:	b083      	sub	sp, #12
    31b4:	af00      	add	r7, sp, #0
    31b6:	6078      	str	r0, [r7, #4]
	return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    31b8:	687b      	ldr	r3, [r7, #4]
    31ba:	7a9b      	ldrb	r3, [r3, #10]
    31bc:	b2db      	uxtb	r3, r3
    31be:	f003 0301 	and.w	r3, r3, #1
    31c2:	2b00      	cmp	r3, #0
    31c4:	bf14      	ite	ne
    31c6:	2301      	movne	r3, #1
    31c8:	2300      	moveq	r3, #0
    31ca:	b2db      	uxtb	r3, r3
}
    31cc:	4618      	mov	r0, r3
    31ce:	370c      	adds	r7, #12
    31d0:	46bd      	mov	sp, r7
    31d2:	f85d 7b04 	ldr.w	r7, [sp], #4
    31d6:	4770      	bx	lr

000031d8 <hri_tc_clear_interrupt_OVF_bit>:

static inline void hri_tc_clear_interrupt_OVF_bit(const void *const hw)
{
    31d8:	b480      	push	{r7}
    31da:	b083      	sub	sp, #12
    31dc:	af00      	add	r7, sp, #0
    31de:	6078      	str	r0, [r7, #4]
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_OVF;
    31e0:	687b      	ldr	r3, [r7, #4]
    31e2:	2201      	movs	r2, #1
    31e4:	729a      	strb	r2, [r3, #10]
}
    31e6:	bf00      	nop
    31e8:	370c      	adds	r7, #12
    31ea:	46bd      	mov	sp, r7
    31ec:	f85d 7b04 	ldr.w	r7, [sp], #4
    31f0:	4770      	bx	lr

000031f2 <hri_tc_set_INTEN_OVF_bit>:
{
	((Tc *)hw)->COUNT16.CTRLBCLR.reg = mask;
}

static inline void hri_tc_set_INTEN_OVF_bit(const void *const hw)
{
    31f2:	b480      	push	{r7}
    31f4:	b083      	sub	sp, #12
    31f6:	af00      	add	r7, sp, #0
    31f8:	6078      	str	r0, [r7, #4]
	((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_OVF;
    31fa:	687b      	ldr	r3, [r7, #4]
    31fc:	2201      	movs	r2, #1
    31fe:	725a      	strb	r2, [r3, #9]
}
    3200:	bf00      	nop
    3202:	370c      	adds	r7, #12
    3204:	46bd      	mov	sp, r7
    3206:	f85d 7b04 	ldr.w	r7, [sp], #4
    320a:	4770      	bx	lr

0000320c <hri_tc_set_CTRLA_ENABLE_bit>:
	tmp = (tmp & TC_CTRLA_SWRST) >> TC_CTRLA_SWRST_Pos;
	return (bool)tmp;
}

static inline void hri_tc_set_CTRLA_ENABLE_bit(const void *const hw)
{
    320c:	b580      	push	{r7, lr}
    320e:	b082      	sub	sp, #8
    3210:	af00      	add	r7, sp, #0
    3212:	6078      	str	r0, [r7, #4]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_ENABLE;
    3214:	687b      	ldr	r3, [r7, #4]
    3216:	681b      	ldr	r3, [r3, #0]
    3218:	f043 0202 	orr.w	r2, r3, #2
    321c:	687b      	ldr	r3, [r7, #4]
    321e:	601a      	str	r2, [r3, #0]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
    3220:	2103      	movs	r1, #3
    3222:	6878      	ldr	r0, [r7, #4]
    3224:	4b02      	ldr	r3, [pc, #8]	; (3230 <hri_tc_set_CTRLA_ENABLE_bit+0x24>)
    3226:	4798      	blx	r3
	TC_CRITICAL_SECTION_LEAVE();
}
    3228:	bf00      	nop
    322a:	3708      	adds	r7, #8
    322c:	46bd      	mov	sp, r7
    322e:	bd80      	pop	{r7, pc}
    3230:	00003165 	.word	0x00003165

00003234 <hri_tc_get_CTRLA_ENABLE_bit>:

static inline bool hri_tc_get_CTRLA_ENABLE_bit(const void *const hw)
{
    3234:	b580      	push	{r7, lr}
    3236:	b084      	sub	sp, #16
    3238:	af00      	add	r7, sp, #0
    323a:	6078      	str	r0, [r7, #4]
	uint32_t tmp;
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
    323c:	2103      	movs	r1, #3
    323e:	6878      	ldr	r0, [r7, #4]
    3240:	4b09      	ldr	r3, [pc, #36]	; (3268 <hri_tc_get_CTRLA_ENABLE_bit+0x34>)
    3242:	4798      	blx	r3
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    3244:	687b      	ldr	r3, [r7, #4]
    3246:	681b      	ldr	r3, [r3, #0]
    3248:	60fb      	str	r3, [r7, #12]
	tmp = (tmp & TC_CTRLA_ENABLE) >> TC_CTRLA_ENABLE_Pos;
    324a:	68fb      	ldr	r3, [r7, #12]
    324c:	085b      	lsrs	r3, r3, #1
    324e:	f003 0301 	and.w	r3, r3, #1
    3252:	60fb      	str	r3, [r7, #12]
	return (bool)tmp;
    3254:	68fb      	ldr	r3, [r7, #12]
    3256:	2b00      	cmp	r3, #0
    3258:	bf14      	ite	ne
    325a:	2301      	movne	r3, #1
    325c:	2300      	moveq	r3, #0
    325e:	b2db      	uxtb	r3, r3
}
    3260:	4618      	mov	r0, r3
    3262:	3710      	adds	r7, #16
    3264:	46bd      	mov	sp, r7
    3266:	bd80      	pop	{r7, pc}
    3268:	00003165 	.word	0x00003165

0000326c <hri_tc_clear_CTRLA_ENABLE_bit>:
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
	TC_CRITICAL_SECTION_LEAVE();
}

static inline void hri_tc_clear_CTRLA_ENABLE_bit(const void *const hw)
{
    326c:	b580      	push	{r7, lr}
    326e:	b082      	sub	sp, #8
    3270:	af00      	add	r7, sp, #0
    3272:	6078      	str	r0, [r7, #4]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    3274:	687b      	ldr	r3, [r7, #4]
    3276:	681b      	ldr	r3, [r3, #0]
    3278:	f023 0202 	bic.w	r2, r3, #2
    327c:	687b      	ldr	r3, [r7, #4]
    327e:	601a      	str	r2, [r3, #0]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
    3280:	2103      	movs	r1, #3
    3282:	6878      	ldr	r0, [r7, #4]
    3284:	4b02      	ldr	r3, [pc, #8]	; (3290 <hri_tc_clear_CTRLA_ENABLE_bit+0x24>)
    3286:	4798      	blx	r3
	TC_CRITICAL_SECTION_LEAVE();
}
    3288:	bf00      	nop
    328a:	3708      	adds	r7, #8
    328c:	46bd      	mov	sp, r7
    328e:	bd80      	pop	{r7, pc}
    3290:	00003165 	.word	0x00003165

00003294 <hri_tc_get_CTRLA_reg>:
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
	TC_CRITICAL_SECTION_LEAVE();
}

static inline hri_tc_ctrla_reg_t hri_tc_get_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t mask)
{
    3294:	b580      	push	{r7, lr}
    3296:	b084      	sub	sp, #16
    3298:	af00      	add	r7, sp, #0
    329a:	6078      	str	r0, [r7, #4]
    329c:	6039      	str	r1, [r7, #0]
	uint32_t tmp;
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
    329e:	2103      	movs	r1, #3
    32a0:	6878      	ldr	r0, [r7, #4]
    32a2:	4b07      	ldr	r3, [pc, #28]	; (32c0 <hri_tc_get_CTRLA_reg+0x2c>)
    32a4:	4798      	blx	r3
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    32a6:	687b      	ldr	r3, [r7, #4]
    32a8:	681b      	ldr	r3, [r3, #0]
    32aa:	60fb      	str	r3, [r7, #12]
	tmp &= mask;
    32ac:	68fa      	ldr	r2, [r7, #12]
    32ae:	683b      	ldr	r3, [r7, #0]
    32b0:	4013      	ands	r3, r2
    32b2:	60fb      	str	r3, [r7, #12]
	return tmp;
    32b4:	68fb      	ldr	r3, [r7, #12]
}
    32b6:	4618      	mov	r0, r3
    32b8:	3710      	adds	r7, #16
    32ba:	46bd      	mov	sp, r7
    32bc:	bd80      	pop	{r7, pc}
    32be:	bf00      	nop
    32c0:	00003165 	.word	0x00003165

000032c4 <hri_tc_write_CTRLA_reg>:

static inline void hri_tc_write_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t data)
{
    32c4:	b580      	push	{r7, lr}
    32c6:	b082      	sub	sp, #8
    32c8:	af00      	add	r7, sp, #0
    32ca:	6078      	str	r0, [r7, #4]
    32cc:	6039      	str	r1, [r7, #0]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    32ce:	687b      	ldr	r3, [r7, #4]
    32d0:	683a      	ldr	r2, [r7, #0]
    32d2:	601a      	str	r2, [r3, #0]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
    32d4:	2103      	movs	r1, #3
    32d6:	6878      	ldr	r0, [r7, #4]
    32d8:	4b02      	ldr	r3, [pc, #8]	; (32e4 <hri_tc_write_CTRLA_reg+0x20>)
    32da:	4798      	blx	r3
	TC_CRITICAL_SECTION_LEAVE();
}
    32dc:	bf00      	nop
    32de:	3708      	adds	r7, #8
    32e0:	46bd      	mov	sp, r7
    32e2:	bd80      	pop	{r7, pc}
    32e4:	00003165 	.word	0x00003165

000032e8 <hri_tc_write_EVCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tc_write_EVCTRL_reg(const void *const hw, hri_tc_evctrl_reg_t data)
{
    32e8:	b480      	push	{r7}
    32ea:	b083      	sub	sp, #12
    32ec:	af00      	add	r7, sp, #0
    32ee:	6078      	str	r0, [r7, #4]
    32f0:	460b      	mov	r3, r1
    32f2:	807b      	strh	r3, [r7, #2]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.EVCTRL.reg = data;
    32f4:	687b      	ldr	r3, [r7, #4]
    32f6:	887a      	ldrh	r2, [r7, #2]
    32f8:	80da      	strh	r2, [r3, #6]
	TC_CRITICAL_SECTION_LEAVE();
}
    32fa:	bf00      	nop
    32fc:	370c      	adds	r7, #12
    32fe:	46bd      	mov	sp, r7
    3300:	f85d 7b04 	ldr.w	r7, [sp], #4
    3304:	4770      	bx	lr

00003306 <hri_tc_write_WAVE_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tc_write_WAVE_reg(const void *const hw, hri_tc_wave_reg_t data)
{
    3306:	b480      	push	{r7}
    3308:	b083      	sub	sp, #12
    330a:	af00      	add	r7, sp, #0
    330c:	6078      	str	r0, [r7, #4]
    330e:	460b      	mov	r3, r1
    3310:	70fb      	strb	r3, [r7, #3]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.WAVE.reg = data;
    3312:	687b      	ldr	r3, [r7, #4]
    3314:	78fa      	ldrb	r2, [r7, #3]
    3316:	731a      	strb	r2, [r3, #12]
	TC_CRITICAL_SECTION_LEAVE();
}
    3318:	bf00      	nop
    331a:	370c      	adds	r7, #12
    331c:	46bd      	mov	sp, r7
    331e:	f85d 7b04 	ldr.w	r7, [sp], #4
    3322:	4770      	bx	lr

00003324 <hri_tc_write_DBGCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tc_write_DBGCTRL_reg(const void *const hw, hri_tc_dbgctrl_reg_t data)
{
    3324:	b480      	push	{r7}
    3326:	b083      	sub	sp, #12
    3328:	af00      	add	r7, sp, #0
    332a:	6078      	str	r0, [r7, #4]
    332c:	460b      	mov	r3, r1
    332e:	70fb      	strb	r3, [r7, #3]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.DBGCTRL.reg = data;
    3330:	687b      	ldr	r3, [r7, #4]
    3332:	78fa      	ldrb	r2, [r7, #3]
    3334:	73da      	strb	r2, [r3, #15]
	TC_CRITICAL_SECTION_LEAVE();
}
    3336:	bf00      	nop
    3338:	370c      	adds	r7, #12
    333a:	46bd      	mov	sp, r7
    333c:	f85d 7b04 	ldr.w	r7, [sp], #4
    3340:	4770      	bx	lr
	...

00003344 <hri_tccount8_write_PER_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tccount8_write_PER_reg(const void *const hw, hri_tccount8_per_reg_t data)
{
    3344:	b580      	push	{r7, lr}
    3346:	b082      	sub	sp, #8
    3348:	af00      	add	r7, sp, #0
    334a:	6078      	str	r0, [r7, #4]
    334c:	460b      	mov	r3, r1
    334e:	70fb      	strb	r3, [r7, #3]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT8.PER.reg = data;
    3350:	687b      	ldr	r3, [r7, #4]
    3352:	78fa      	ldrb	r2, [r7, #3]
    3354:	76da      	strb	r2, [r3, #27]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_PER);
    3356:	2120      	movs	r1, #32
    3358:	6878      	ldr	r0, [r7, #4]
    335a:	4b03      	ldr	r3, [pc, #12]	; (3368 <hri_tccount8_write_PER_reg+0x24>)
    335c:	4798      	blx	r3
	TC_CRITICAL_SECTION_LEAVE();
}
    335e:	bf00      	nop
    3360:	3708      	adds	r7, #8
    3362:	46bd      	mov	sp, r7
    3364:	bd80      	pop	{r7, pc}
    3366:	bf00      	nop
    3368:	00003165 	.word	0x00003165

0000336c <hri_tccount8_write_CC_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tccount8_write_CC_reg(const void *const hw, uint8_t index, hri_tccount8_cc_reg_t data)
{
    336c:	b580      	push	{r7, lr}
    336e:	b082      	sub	sp, #8
    3370:	af00      	add	r7, sp, #0
    3372:	6078      	str	r0, [r7, #4]
    3374:	460b      	mov	r3, r1
    3376:	70fb      	strb	r3, [r7, #3]
    3378:	4613      	mov	r3, r2
    337a:	70bb      	strb	r3, [r7, #2]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    337c:	78fb      	ldrb	r3, [r7, #3]
    337e:	687a      	ldr	r2, [r7, #4]
    3380:	4413      	add	r3, r2
    3382:	78ba      	ldrb	r2, [r7, #2]
    3384:	771a      	strb	r2, [r3, #28]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
    3386:	21c0      	movs	r1, #192	; 0xc0
    3388:	6878      	ldr	r0, [r7, #4]
    338a:	4b03      	ldr	r3, [pc, #12]	; (3398 <hri_tccount8_write_CC_reg+0x2c>)
    338c:	4798      	blx	r3
	TC_CRITICAL_SECTION_LEAVE();
}
    338e:	bf00      	nop
    3390:	3708      	adds	r7, #8
    3392:	46bd      	mov	sp, r7
    3394:	bd80      	pop	{r7, pc}
    3396:	bf00      	nop
    3398:	00003165 	.word	0x00003165

0000339c <hri_tccount16_write_CC_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tccount16_write_CC_reg(const void *const hw, uint8_t index, hri_tccount16_cc_reg_t data)
{
    339c:	b580      	push	{r7, lr}
    339e:	b082      	sub	sp, #8
    33a0:	af00      	add	r7, sp, #0
    33a2:	6078      	str	r0, [r7, #4]
    33a4:	460b      	mov	r3, r1
    33a6:	70fb      	strb	r3, [r7, #3]
    33a8:	4613      	mov	r3, r2
    33aa:	803b      	strh	r3, [r7, #0]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    33ac:	78fb      	ldrb	r3, [r7, #3]
    33ae:	687a      	ldr	r2, [r7, #4]
    33b0:	330c      	adds	r3, #12
    33b2:	005b      	lsls	r3, r3, #1
    33b4:	4413      	add	r3, r2
    33b6:	883a      	ldrh	r2, [r7, #0]
    33b8:	809a      	strh	r2, [r3, #4]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
    33ba:	21c0      	movs	r1, #192	; 0xc0
    33bc:	6878      	ldr	r0, [r7, #4]
    33be:	4b03      	ldr	r3, [pc, #12]	; (33cc <hri_tccount16_write_CC_reg+0x30>)
    33c0:	4798      	blx	r3
	TC_CRITICAL_SECTION_LEAVE();
}
    33c2:	bf00      	nop
    33c4:	3708      	adds	r7, #8
    33c6:	46bd      	mov	sp, r7
    33c8:	bd80      	pop	{r7, pc}
    33ca:	bf00      	nop
    33cc:	00003165 	.word	0x00003165

000033d0 <hri_tccount32_write_CC_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tccount32_write_CC_reg(const void *const hw, uint8_t index, hri_tccount32_cc_reg_t data)
{
    33d0:	b580      	push	{r7, lr}
    33d2:	b084      	sub	sp, #16
    33d4:	af00      	add	r7, sp, #0
    33d6:	60f8      	str	r0, [r7, #12]
    33d8:	460b      	mov	r3, r1
    33da:	607a      	str	r2, [r7, #4]
    33dc:	72fb      	strb	r3, [r7, #11]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    33de:	7afb      	ldrb	r3, [r7, #11]
    33e0:	68fa      	ldr	r2, [r7, #12]
    33e2:	3306      	adds	r3, #6
    33e4:	009b      	lsls	r3, r3, #2
    33e6:	4413      	add	r3, r2
    33e8:	687a      	ldr	r2, [r7, #4]
    33ea:	605a      	str	r2, [r3, #4]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
    33ec:	21c0      	movs	r1, #192	; 0xc0
    33ee:	68f8      	ldr	r0, [r7, #12]
    33f0:	4b02      	ldr	r3, [pc, #8]	; (33fc <hri_tccount32_write_CC_reg+0x2c>)
    33f2:	4798      	blx	r3
	TC_CRITICAL_SECTION_LEAVE();
}
    33f4:	bf00      	nop
    33f6:	3710      	adds	r7, #16
    33f8:	46bd      	mov	sp, r7
    33fa:	bd80      	pop	{r7, pc}
    33fc:	00003165 	.word	0x00003165

00003400 <_timer_init>:
static inline uint8_t _get_hardware_offset(const void *const hw);
/**
 * \brief Initialize TC
 */
int32_t _timer_init(struct _timer_device *const device, void *const hw)
{
    3400:	b580      	push	{r7, lr}
    3402:	b084      	sub	sp, #16
    3404:	af00      	add	r7, sp, #0
    3406:	6078      	str	r0, [r7, #4]
    3408:	6039      	str	r1, [r7, #0]
	int8_t i = get_tc_index(hw);
    340a:	6838      	ldr	r0, [r7, #0]
    340c:	4b93      	ldr	r3, [pc, #588]	; (365c <_timer_init+0x25c>)
    340e:	4798      	blx	r3
    3410:	4603      	mov	r3, r0
    3412:	73fb      	strb	r3, [r7, #15]

	device->hw = hw;
    3414:	687b      	ldr	r3, [r7, #4]
    3416:	683a      	ldr	r2, [r7, #0]
    3418:	60da      	str	r2, [r3, #12]
	ASSERT(ARRAY_SIZE(_tcs));
    341a:	228d      	movs	r2, #141	; 0x8d
    341c:	4990      	ldr	r1, [pc, #576]	; (3660 <_timer_init+0x260>)
    341e:	2001      	movs	r0, #1
    3420:	4b90      	ldr	r3, [pc, #576]	; (3664 <_timer_init+0x264>)
    3422:	4798      	blx	r3

	if (!hri_tc_is_syncing(hw, TC_SYNCBUSY_SWRST)) {
    3424:	2101      	movs	r1, #1
    3426:	6838      	ldr	r0, [r7, #0]
    3428:	4b8f      	ldr	r3, [pc, #572]	; (3668 <_timer_init+0x268>)
    342a:	4798      	blx	r3
    342c:	4603      	mov	r3, r0
    342e:	f083 0301 	eor.w	r3, r3, #1
    3432:	b2db      	uxtb	r3, r3
    3434:	2b00      	cmp	r3, #0
    3436:	d011      	beq.n	345c <_timer_init+0x5c>
		if (hri_tc_get_CTRLA_reg(hw, TC_CTRLA_ENABLE)) {
    3438:	2102      	movs	r1, #2
    343a:	6838      	ldr	r0, [r7, #0]
    343c:	4b8b      	ldr	r3, [pc, #556]	; (366c <_timer_init+0x26c>)
    343e:	4798      	blx	r3
    3440:	4603      	mov	r3, r0
    3442:	2b00      	cmp	r3, #0
    3444:	d006      	beq.n	3454 <_timer_init+0x54>
			hri_tc_clear_CTRLA_ENABLE_bit(hw);
    3446:	6838      	ldr	r0, [r7, #0]
    3448:	4b89      	ldr	r3, [pc, #548]	; (3670 <_timer_init+0x270>)
    344a:	4798      	blx	r3
			hri_tc_wait_for_sync(hw, TC_SYNCBUSY_ENABLE);
    344c:	2102      	movs	r1, #2
    344e:	6838      	ldr	r0, [r7, #0]
    3450:	4b88      	ldr	r3, [pc, #544]	; (3674 <_timer_init+0x274>)
    3452:	4798      	blx	r3
		}
		hri_tc_write_CTRLA_reg(hw, TC_CTRLA_SWRST);
    3454:	2101      	movs	r1, #1
    3456:	6838      	ldr	r0, [r7, #0]
    3458:	4b87      	ldr	r3, [pc, #540]	; (3678 <_timer_init+0x278>)
    345a:	4798      	blx	r3
	}
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST);
    345c:	2101      	movs	r1, #1
    345e:	6838      	ldr	r0, [r7, #0]
    3460:	4b84      	ldr	r3, [pc, #528]	; (3674 <_timer_init+0x274>)
    3462:	4798      	blx	r3

	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    3464:	f997 200f 	ldrsb.w	r2, [r7, #15]
    3468:	4984      	ldr	r1, [pc, #528]	; (367c <_timer_init+0x27c>)
    346a:	4613      	mov	r3, r2
    346c:	009b      	lsls	r3, r3, #2
    346e:	4413      	add	r3, r2
    3470:	009b      	lsls	r3, r3, #2
    3472:	440b      	add	r3, r1
    3474:	3304      	adds	r3, #4
    3476:	681b      	ldr	r3, [r3, #0]
    3478:	4619      	mov	r1, r3
    347a:	6838      	ldr	r0, [r7, #0]
    347c:	4b7e      	ldr	r3, [pc, #504]	; (3678 <_timer_init+0x278>)
    347e:	4798      	blx	r3
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    3480:	f997 200f 	ldrsb.w	r2, [r7, #15]
    3484:	497d      	ldr	r1, [pc, #500]	; (367c <_timer_init+0x27c>)
    3486:	4613      	mov	r3, r2
    3488:	009b      	lsls	r3, r3, #2
    348a:	4413      	add	r3, r2
    348c:	009b      	lsls	r3, r3, #2
    348e:	440b      	add	r3, r1
    3490:	330a      	adds	r3, #10
    3492:	781b      	ldrb	r3, [r3, #0]
    3494:	4619      	mov	r1, r3
    3496:	6838      	ldr	r0, [r7, #0]
    3498:	4b79      	ldr	r3, [pc, #484]	; (3680 <_timer_init+0x280>)
    349a:	4798      	blx	r3
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    349c:	f997 200f 	ldrsb.w	r2, [r7, #15]
    34a0:	4976      	ldr	r1, [pc, #472]	; (367c <_timer_init+0x27c>)
    34a2:	4613      	mov	r3, r2
    34a4:	009b      	lsls	r3, r3, #2
    34a6:	4413      	add	r3, r2
    34a8:	009b      	lsls	r3, r3, #2
    34aa:	440b      	add	r3, r1
    34ac:	3308      	adds	r3, #8
    34ae:	881b      	ldrh	r3, [r3, #0]
    34b0:	4619      	mov	r1, r3
    34b2:	6838      	ldr	r0, [r7, #0]
    34b4:	4b73      	ldr	r3, [pc, #460]	; (3684 <_timer_init+0x284>)
    34b6:	4798      	blx	r3
	hri_tc_write_WAVE_reg(hw, TC_WAVE_WAVEGEN_MFRQ);
    34b8:	2101      	movs	r1, #1
    34ba:	6838      	ldr	r0, [r7, #0]
    34bc:	4b72      	ldr	r3, [pc, #456]	; (3688 <_timer_init+0x288>)
    34be:	4798      	blx	r3

	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    34c0:	f997 200f 	ldrsb.w	r2, [r7, #15]
    34c4:	496d      	ldr	r1, [pc, #436]	; (367c <_timer_init+0x27c>)
    34c6:	4613      	mov	r3, r2
    34c8:	009b      	lsls	r3, r3, #2
    34ca:	4413      	add	r3, r2
    34cc:	009b      	lsls	r3, r3, #2
    34ce:	440b      	add	r3, r1
    34d0:	3304      	adds	r3, #4
    34d2:	681b      	ldr	r3, [r3, #0]
    34d4:	f003 030c 	and.w	r3, r3, #12
    34d8:	2b08      	cmp	r3, #8
    34da:	d11e      	bne.n	351a <_timer_init+0x11a>
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    34dc:	f997 200f 	ldrsb.w	r2, [r7, #15]
    34e0:	4966      	ldr	r1, [pc, #408]	; (367c <_timer_init+0x27c>)
    34e2:	4613      	mov	r3, r2
    34e4:	009b      	lsls	r3, r3, #2
    34e6:	4413      	add	r3, r2
    34e8:	009b      	lsls	r3, r3, #2
    34ea:	440b      	add	r3, r1
    34ec:	330c      	adds	r3, #12
    34ee:	681b      	ldr	r3, [r3, #0]
    34f0:	461a      	mov	r2, r3
    34f2:	2100      	movs	r1, #0
    34f4:	6838      	ldr	r0, [r7, #0]
    34f6:	4b65      	ldr	r3, [pc, #404]	; (368c <_timer_init+0x28c>)
    34f8:	4798      	blx	r3
		hri_tccount32_write_CC_reg(hw, 1, _tcs[i].cc1);
    34fa:	f997 200f 	ldrsb.w	r2, [r7, #15]
    34fe:	495f      	ldr	r1, [pc, #380]	; (367c <_timer_init+0x27c>)
    3500:	4613      	mov	r3, r2
    3502:	009b      	lsls	r3, r3, #2
    3504:	4413      	add	r3, r2
    3506:	009b      	lsls	r3, r3, #2
    3508:	440b      	add	r3, r1
    350a:	3310      	adds	r3, #16
    350c:	681b      	ldr	r3, [r3, #0]
    350e:	461a      	mov	r2, r3
    3510:	2101      	movs	r1, #1
    3512:	6838      	ldr	r0, [r7, #0]
    3514:	4b5d      	ldr	r3, [pc, #372]	; (368c <_timer_init+0x28c>)
    3516:	4798      	blx	r3
    3518:	e06a      	b.n	35f0 <_timer_init+0x1f0>

	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    351a:	f997 200f 	ldrsb.w	r2, [r7, #15]
    351e:	4957      	ldr	r1, [pc, #348]	; (367c <_timer_init+0x27c>)
    3520:	4613      	mov	r3, r2
    3522:	009b      	lsls	r3, r3, #2
    3524:	4413      	add	r3, r2
    3526:	009b      	lsls	r3, r3, #2
    3528:	440b      	add	r3, r1
    352a:	3304      	adds	r3, #4
    352c:	681b      	ldr	r3, [r3, #0]
    352e:	f003 030c 	and.w	r3, r3, #12
    3532:	2b00      	cmp	r3, #0
    3534:	d120      	bne.n	3578 <_timer_init+0x178>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
    3536:	f997 200f 	ldrsb.w	r2, [r7, #15]
    353a:	4950      	ldr	r1, [pc, #320]	; (367c <_timer_init+0x27c>)
    353c:	4613      	mov	r3, r2
    353e:	009b      	lsls	r3, r3, #2
    3540:	4413      	add	r3, r2
    3542:	009b      	lsls	r3, r3, #2
    3544:	440b      	add	r3, r1
    3546:	330c      	adds	r3, #12
    3548:	681b      	ldr	r3, [r3, #0]
    354a:	b29b      	uxth	r3, r3
    354c:	461a      	mov	r2, r3
    354e:	2100      	movs	r1, #0
    3550:	6838      	ldr	r0, [r7, #0]
    3552:	4b4f      	ldr	r3, [pc, #316]	; (3690 <_timer_init+0x290>)
    3554:	4798      	blx	r3
		hri_tccount16_write_CC_reg(hw, 1, (uint16_t)_tcs[i].cc1);
    3556:	f997 200f 	ldrsb.w	r2, [r7, #15]
    355a:	4948      	ldr	r1, [pc, #288]	; (367c <_timer_init+0x27c>)
    355c:	4613      	mov	r3, r2
    355e:	009b      	lsls	r3, r3, #2
    3560:	4413      	add	r3, r2
    3562:	009b      	lsls	r3, r3, #2
    3564:	440b      	add	r3, r1
    3566:	3310      	adds	r3, #16
    3568:	681b      	ldr	r3, [r3, #0]
    356a:	b29b      	uxth	r3, r3
    356c:	461a      	mov	r2, r3
    356e:	2101      	movs	r1, #1
    3570:	6838      	ldr	r0, [r7, #0]
    3572:	4b47      	ldr	r3, [pc, #284]	; (3690 <_timer_init+0x290>)
    3574:	4798      	blx	r3
    3576:	e03b      	b.n	35f0 <_timer_init+0x1f0>

	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT8) {
    3578:	f997 200f 	ldrsb.w	r2, [r7, #15]
    357c:	493f      	ldr	r1, [pc, #252]	; (367c <_timer_init+0x27c>)
    357e:	4613      	mov	r3, r2
    3580:	009b      	lsls	r3, r3, #2
    3582:	4413      	add	r3, r2
    3584:	009b      	lsls	r3, r3, #2
    3586:	440b      	add	r3, r1
    3588:	3304      	adds	r3, #4
    358a:	681b      	ldr	r3, [r3, #0]
    358c:	f003 030c 	and.w	r3, r3, #12
    3590:	2b04      	cmp	r3, #4
    3592:	d12d      	bne.n	35f0 <_timer_init+0x1f0>
		hri_tccount8_write_CC_reg(hw, 0, (uint8_t)_tcs[i].cc0);
    3594:	f997 200f 	ldrsb.w	r2, [r7, #15]
    3598:	4938      	ldr	r1, [pc, #224]	; (367c <_timer_init+0x27c>)
    359a:	4613      	mov	r3, r2
    359c:	009b      	lsls	r3, r3, #2
    359e:	4413      	add	r3, r2
    35a0:	009b      	lsls	r3, r3, #2
    35a2:	440b      	add	r3, r1
    35a4:	330c      	adds	r3, #12
    35a6:	681b      	ldr	r3, [r3, #0]
    35a8:	b2db      	uxtb	r3, r3
    35aa:	461a      	mov	r2, r3
    35ac:	2100      	movs	r1, #0
    35ae:	6838      	ldr	r0, [r7, #0]
    35b0:	4b38      	ldr	r3, [pc, #224]	; (3694 <_timer_init+0x294>)
    35b2:	4798      	blx	r3
		hri_tccount8_write_CC_reg(hw, 1, (uint8_t)_tcs[i].cc1);
    35b4:	f997 200f 	ldrsb.w	r2, [r7, #15]
    35b8:	4930      	ldr	r1, [pc, #192]	; (367c <_timer_init+0x27c>)
    35ba:	4613      	mov	r3, r2
    35bc:	009b      	lsls	r3, r3, #2
    35be:	4413      	add	r3, r2
    35c0:	009b      	lsls	r3, r3, #2
    35c2:	440b      	add	r3, r1
    35c4:	3310      	adds	r3, #16
    35c6:	681b      	ldr	r3, [r3, #0]
    35c8:	b2db      	uxtb	r3, r3
    35ca:	461a      	mov	r2, r3
    35cc:	2101      	movs	r1, #1
    35ce:	6838      	ldr	r0, [r7, #0]
    35d0:	4b30      	ldr	r3, [pc, #192]	; (3694 <_timer_init+0x294>)
    35d2:	4798      	blx	r3
		hri_tccount8_write_PER_reg(hw, _tcs[i].per);
    35d4:	f997 200f 	ldrsb.w	r2, [r7, #15]
    35d8:	4928      	ldr	r1, [pc, #160]	; (367c <_timer_init+0x27c>)
    35da:	4613      	mov	r3, r2
    35dc:	009b      	lsls	r3, r3, #2
    35de:	4413      	add	r3, r2
    35e0:	009b      	lsls	r3, r3, #2
    35e2:	440b      	add	r3, r1
    35e4:	330b      	adds	r3, #11
    35e6:	781b      	ldrb	r3, [r3, #0]
    35e8:	4619      	mov	r1, r3
    35ea:	6838      	ldr	r0, [r7, #0]
    35ec:	4b2a      	ldr	r3, [pc, #168]	; (3698 <_timer_init+0x298>)
    35ee:	4798      	blx	r3
	}
	hri_tc_set_INTEN_OVF_bit(hw);
    35f0:	6838      	ldr	r0, [r7, #0]
    35f2:	4b2a      	ldr	r3, [pc, #168]	; (369c <_timer_init+0x29c>)
    35f4:	4798      	blx	r3

	_tc_init_irq_param(hw, (void *)device);
    35f6:	6879      	ldr	r1, [r7, #4]
    35f8:	6838      	ldr	r0, [r7, #0]
    35fa:	4b29      	ldr	r3, [pc, #164]	; (36a0 <_timer_init+0x2a0>)
    35fc:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    35fe:	f997 200f 	ldrsb.w	r2, [r7, #15]
    3602:	491e      	ldr	r1, [pc, #120]	; (367c <_timer_init+0x27c>)
    3604:	4613      	mov	r3, r2
    3606:	009b      	lsls	r3, r3, #2
    3608:	4413      	add	r3, r2
    360a:	009b      	lsls	r3, r3, #2
    360c:	440b      	add	r3, r1
    360e:	3302      	adds	r3, #2
    3610:	f9b3 3000 	ldrsh.w	r3, [r3]
    3614:	4618      	mov	r0, r3
    3616:	4b23      	ldr	r3, [pc, #140]	; (36a4 <_timer_init+0x2a4>)
    3618:	4798      	blx	r3
	NVIC_ClearPendingIRQ(_tcs[i].irq);
    361a:	f997 200f 	ldrsb.w	r2, [r7, #15]
    361e:	4917      	ldr	r1, [pc, #92]	; (367c <_timer_init+0x27c>)
    3620:	4613      	mov	r3, r2
    3622:	009b      	lsls	r3, r3, #2
    3624:	4413      	add	r3, r2
    3626:	009b      	lsls	r3, r3, #2
    3628:	440b      	add	r3, r1
    362a:	3302      	adds	r3, #2
    362c:	f9b3 3000 	ldrsh.w	r3, [r3]
    3630:	4618      	mov	r0, r3
    3632:	4b1d      	ldr	r3, [pc, #116]	; (36a8 <_timer_init+0x2a8>)
    3634:	4798      	blx	r3
	NVIC_EnableIRQ(_tcs[i].irq);
    3636:	f997 200f 	ldrsb.w	r2, [r7, #15]
    363a:	4910      	ldr	r1, [pc, #64]	; (367c <_timer_init+0x27c>)
    363c:	4613      	mov	r3, r2
    363e:	009b      	lsls	r3, r3, #2
    3640:	4413      	add	r3, r2
    3642:	009b      	lsls	r3, r3, #2
    3644:	440b      	add	r3, r1
    3646:	3302      	adds	r3, #2
    3648:	f9b3 3000 	ldrsh.w	r3, [r3]
    364c:	4618      	mov	r0, r3
    364e:	4b17      	ldr	r3, [pc, #92]	; (36ac <_timer_init+0x2ac>)
    3650:	4798      	blx	r3

	return ERR_NONE;
    3652:	2300      	movs	r3, #0
}
    3654:	4618      	mov	r0, r3
    3656:	3710      	adds	r7, #16
    3658:	46bd      	mov	sp, r7
    365a:	bd80      	pop	{r7, pc}
    365c:	000037d5 	.word	0x000037d5
    3660:	0000a03c 	.word	0x0000a03c
    3664:	000014a9 	.word	0x000014a9
    3668:	00003189 	.word	0x00003189
    366c:	00003295 	.word	0x00003295
    3670:	0000326d 	.word	0x0000326d
    3674:	00003165 	.word	0x00003165
    3678:	000032c5 	.word	0x000032c5
    367c:	20000030 	.word	0x20000030
    3680:	00003325 	.word	0x00003325
    3684:	000032e9 	.word	0x000032e9
    3688:	00003307 	.word	0x00003307
    368c:	000033d1 	.word	0x000033d1
    3690:	0000339d 	.word	0x0000339d
    3694:	0000336d 	.word	0x0000336d
    3698:	00003345 	.word	0x00003345
    369c:	000031f3 	.word	0x000031f3
    36a0:	0000383d 	.word	0x0000383d
    36a4:	000030e5 	.word	0x000030e5
    36a8:	00003129 	.word	0x00003129
    36ac:	000030a9 	.word	0x000030a9

000036b0 <_timer_start>:
}
/**
 * \brief Start hardware timer
 */
void _timer_start(struct _timer_device *const device)
{
    36b0:	b580      	push	{r7, lr}
    36b2:	b082      	sub	sp, #8
    36b4:	af00      	add	r7, sp, #0
    36b6:	6078      	str	r0, [r7, #4]
	hri_tc_set_CTRLA_ENABLE_bit(device->hw);
    36b8:	687b      	ldr	r3, [r7, #4]
    36ba:	68db      	ldr	r3, [r3, #12]
    36bc:	4618      	mov	r0, r3
    36be:	4b03      	ldr	r3, [pc, #12]	; (36cc <_timer_start+0x1c>)
    36c0:	4798      	blx	r3
}
    36c2:	bf00      	nop
    36c4:	3708      	adds	r7, #8
    36c6:	46bd      	mov	sp, r7
    36c8:	bd80      	pop	{r7, pc}
    36ca:	bf00      	nop
    36cc:	0000320d 	.word	0x0000320d

000036d0 <_timer_stop>:
/**
 * \brief Stop hardware timer
 */
void _timer_stop(struct _timer_device *const device)
{
    36d0:	b580      	push	{r7, lr}
    36d2:	b082      	sub	sp, #8
    36d4:	af00      	add	r7, sp, #0
    36d6:	6078      	str	r0, [r7, #4]
	hri_tc_clear_CTRLA_ENABLE_bit(device->hw);
    36d8:	687b      	ldr	r3, [r7, #4]
    36da:	68db      	ldr	r3, [r3, #12]
    36dc:	4618      	mov	r0, r3
    36de:	4b03      	ldr	r3, [pc, #12]	; (36ec <_timer_stop+0x1c>)
    36e0:	4798      	blx	r3
}
    36e2:	bf00      	nop
    36e4:	3708      	adds	r7, #8
    36e6:	46bd      	mov	sp, r7
    36e8:	bd80      	pop	{r7, pc}
    36ea:	bf00      	nop
    36ec:	0000326d 	.word	0x0000326d

000036f0 <_timer_is_started>:
}
/**
 * \brief Check if timer is running
 */
bool _timer_is_started(const struct _timer_device *const device)
{
    36f0:	b580      	push	{r7, lr}
    36f2:	b082      	sub	sp, #8
    36f4:	af00      	add	r7, sp, #0
    36f6:	6078      	str	r0, [r7, #4]
	return hri_tc_get_CTRLA_ENABLE_bit(device->hw);
    36f8:	687b      	ldr	r3, [r7, #4]
    36fa:	68db      	ldr	r3, [r3, #12]
    36fc:	4618      	mov	r0, r3
    36fe:	4b03      	ldr	r3, [pc, #12]	; (370c <_timer_is_started+0x1c>)
    3700:	4798      	blx	r3
    3702:	4603      	mov	r3, r0
}
    3704:	4618      	mov	r0, r3
    3706:	3708      	adds	r7, #8
    3708:	46bd      	mov	sp, r7
    370a:	bd80      	pop	{r7, pc}
    370c:	00003235 	.word	0x00003235

00003710 <_tc_get_timer>:

/**
 * \brief Retrieve timer helper functions
 */
struct _timer_hpl_interface *_tc_get_timer(void)
{
    3710:	b480      	push	{r7}
    3712:	af00      	add	r7, sp, #0
	return NULL;
    3714:	2300      	movs	r3, #0
}
    3716:	4618      	mov	r0, r3
    3718:	46bd      	mov	sp, r7
    371a:	f85d 7b04 	ldr.w	r7, [sp], #4
    371e:	4770      	bx	lr

00003720 <_timer_set_irq>:
 * \brief Set timer IRQ
 *
 * \param[in] hw The pointer to hardware instance
 */
void _timer_set_irq(struct _timer_device *const device)
{
    3720:	b580      	push	{r7, lr}
    3722:	b084      	sub	sp, #16
    3724:	af00      	add	r7, sp, #0
    3726:	6078      	str	r0, [r7, #4]
	void *const hw = device->hw;
    3728:	687b      	ldr	r3, [r7, #4]
    372a:	68db      	ldr	r3, [r3, #12]
    372c:	60fb      	str	r3, [r7, #12]
	int8_t      i  = get_tc_index(hw);
    372e:	68f8      	ldr	r0, [r7, #12]
    3730:	4b0e      	ldr	r3, [pc, #56]	; (376c <_timer_set_irq+0x4c>)
    3732:	4798      	blx	r3
    3734:	4603      	mov	r3, r0
    3736:	72fb      	strb	r3, [r7, #11]
	ASSERT(ARRAY_SIZE(_tcs));
    3738:	f240 120f 	movw	r2, #271	; 0x10f
    373c:	490c      	ldr	r1, [pc, #48]	; (3770 <_timer_set_irq+0x50>)
    373e:	2001      	movs	r0, #1
    3740:	4b0c      	ldr	r3, [pc, #48]	; (3774 <_timer_set_irq+0x54>)
    3742:	4798      	blx	r3

	_irq_set(_tcs[i].irq);
    3744:	f997 200b 	ldrsb.w	r2, [r7, #11]
    3748:	490b      	ldr	r1, [pc, #44]	; (3778 <_timer_set_irq+0x58>)
    374a:	4613      	mov	r3, r2
    374c:	009b      	lsls	r3, r3, #2
    374e:	4413      	add	r3, r2
    3750:	009b      	lsls	r3, r3, #2
    3752:	440b      	add	r3, r1
    3754:	3302      	adds	r3, #2
    3756:	f9b3 3000 	ldrsh.w	r3, [r3]
    375a:	b2db      	uxtb	r3, r3
    375c:	4618      	mov	r0, r3
    375e:	4b07      	ldr	r3, [pc, #28]	; (377c <_timer_set_irq+0x5c>)
    3760:	4798      	blx	r3
}
    3762:	bf00      	nop
    3764:	3710      	adds	r7, #16
    3766:	46bd      	mov	sp, r7
    3768:	bd80      	pop	{r7, pc}
    376a:	bf00      	nop
    376c:	000037d5 	.word	0x000037d5
    3770:	0000a03c 	.word	0x0000a03c
    3774:	000014a9 	.word	0x000014a9
    3778:	20000030 	.word	0x20000030
    377c:	00001635 	.word	0x00001635

00003780 <tc_interrupt_handler>:
 * \internal TC interrupt handler for Timer
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
    3780:	b580      	push	{r7, lr}
    3782:	b084      	sub	sp, #16
    3784:	af00      	add	r7, sp, #0
    3786:	6078      	str	r0, [r7, #4]
	void *const hw = device->hw;
    3788:	687b      	ldr	r3, [r7, #4]
    378a:	68db      	ldr	r3, [r3, #12]
    378c:	60fb      	str	r3, [r7, #12]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    378e:	68f8      	ldr	r0, [r7, #12]
    3790:	4b07      	ldr	r3, [pc, #28]	; (37b0 <tc_interrupt_handler+0x30>)
    3792:	4798      	blx	r3
    3794:	4603      	mov	r3, r0
    3796:	2b00      	cmp	r3, #0
    3798:	d006      	beq.n	37a8 <tc_interrupt_handler+0x28>
		hri_tc_clear_interrupt_OVF_bit(hw);
    379a:	68f8      	ldr	r0, [r7, #12]
    379c:	4b05      	ldr	r3, [pc, #20]	; (37b4 <tc_interrupt_handler+0x34>)
    379e:	4798      	blx	r3
		device->timer_cb.period_expired(device);
    37a0:	687b      	ldr	r3, [r7, #4]
    37a2:	681b      	ldr	r3, [r3, #0]
    37a4:	6878      	ldr	r0, [r7, #4]
    37a6:	4798      	blx	r3
	}
}
    37a8:	bf00      	nop
    37aa:	3710      	adds	r7, #16
    37ac:	46bd      	mov	sp, r7
    37ae:	bd80      	pop	{r7, pc}
    37b0:	000031b1 	.word	0x000031b1
    37b4:	000031d9 	.word	0x000031d9

000037b8 <TC3_Handler>:

/**
 * \brief TC interrupt handler
 */
void TC3_Handler(void)
{
    37b8:	b580      	push	{r7, lr}
    37ba:	af00      	add	r7, sp, #0
	tc_interrupt_handler(_tc3_dev);
    37bc:	4b03      	ldr	r3, [pc, #12]	; (37cc <TC3_Handler+0x14>)
    37be:	681b      	ldr	r3, [r3, #0]
    37c0:	4618      	mov	r0, r3
    37c2:	4b03      	ldr	r3, [pc, #12]	; (37d0 <TC3_Handler+0x18>)
    37c4:	4798      	blx	r3
}
    37c6:	bf00      	nop
    37c8:	bd80      	pop	{r7, pc}
    37ca:	bf00      	nop
    37cc:	20000a14 	.word	0x20000a14
    37d0:	00003781 	.word	0x00003781

000037d4 <get_tc_index>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The index of TC configuration
 */
static int8_t get_tc_index(const void *const hw)
{
    37d4:	b580      	push	{r7, lr}
    37d6:	b084      	sub	sp, #16
    37d8:	af00      	add	r7, sp, #0
    37da:	6078      	str	r0, [r7, #4]
	uint8_t index = _get_hardware_offset(hw);
    37dc:	6878      	ldr	r0, [r7, #4]
    37de:	4b13      	ldr	r3, [pc, #76]	; (382c <get_tc_index+0x58>)
    37e0:	4798      	blx	r3
    37e2:	4603      	mov	r3, r0
    37e4:	73bb      	strb	r3, [r7, #14]
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    37e6:	2300      	movs	r3, #0
    37e8:	73fb      	strb	r3, [r7, #15]
    37ea:	e010      	b.n	380e <get_tc_index+0x3a>
		if (_tcs[i].number == index) {
    37ec:	7bfa      	ldrb	r2, [r7, #15]
    37ee:	4910      	ldr	r1, [pc, #64]	; (3830 <get_tc_index+0x5c>)
    37f0:	4613      	mov	r3, r2
    37f2:	009b      	lsls	r3, r3, #2
    37f4:	4413      	add	r3, r2
    37f6:	009b      	lsls	r3, r3, #2
    37f8:	440b      	add	r3, r1
    37fa:	781b      	ldrb	r3, [r3, #0]
    37fc:	7bba      	ldrb	r2, [r7, #14]
    37fe:	429a      	cmp	r2, r3
    3800:	d102      	bne.n	3808 <get_tc_index+0x34>
			return i;
    3802:	f997 300f 	ldrsb.w	r3, [r7, #15]
    3806:	e00d      	b.n	3824 <get_tc_index+0x50>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    3808:	7bfb      	ldrb	r3, [r7, #15]
    380a:	3301      	adds	r3, #1
    380c:	73fb      	strb	r3, [r7, #15]
    380e:	7bfb      	ldrb	r3, [r7, #15]
    3810:	2b00      	cmp	r3, #0
    3812:	d0eb      	beq.n	37ec <get_tc_index+0x18>
		}
	}

	ASSERT(false);
    3814:	f44f 729e 	mov.w	r2, #316	; 0x13c
    3818:	4906      	ldr	r1, [pc, #24]	; (3834 <get_tc_index+0x60>)
    381a:	2000      	movs	r0, #0
    381c:	4b06      	ldr	r3, [pc, #24]	; (3838 <get_tc_index+0x64>)
    381e:	4798      	blx	r3
	return -1;
    3820:	f04f 33ff 	mov.w	r3, #4294967295
}
    3824:	4618      	mov	r0, r3
    3826:	3710      	adds	r7, #16
    3828:	46bd      	mov	sp, r7
    382a:	bd80      	pop	{r7, pc}
    382c:	00003869 	.word	0x00003869
    3830:	20000030 	.word	0x20000030
    3834:	0000a03c 	.word	0x0000a03c
    3838:	000014a9 	.word	0x000014a9

0000383c <_tc_init_irq_param>:

/**
 * \brief Init irq param with the given tc hardware instance
 */
static void _tc_init_irq_param(const void *const hw, void *dev)
{
    383c:	b480      	push	{r7}
    383e:	b083      	sub	sp, #12
    3840:	af00      	add	r7, sp, #0
    3842:	6078      	str	r0, [r7, #4]
    3844:	6039      	str	r1, [r7, #0]
	if (hw == TC3) {
    3846:	687b      	ldr	r3, [r7, #4]
    3848:	4a05      	ldr	r2, [pc, #20]	; (3860 <_tc_init_irq_param+0x24>)
    384a:	4293      	cmp	r3, r2
    384c:	d102      	bne.n	3854 <_tc_init_irq_param+0x18>
		_tc3_dev = (struct _timer_device *)dev;
    384e:	4a05      	ldr	r2, [pc, #20]	; (3864 <_tc_init_irq_param+0x28>)
    3850:	683b      	ldr	r3, [r7, #0]
    3852:	6013      	str	r3, [r2, #0]
	}
}
    3854:	bf00      	nop
    3856:	370c      	adds	r7, #12
    3858:	46bd      	mov	sp, r7
    385a:	f85d 7b04 	ldr.w	r7, [sp], #4
    385e:	4770      	bx	lr
    3860:	4101c000 	.word	0x4101c000
    3864:	20000a14 	.word	0x20000a14

00003868 <_get_hardware_offset>:
 * \internal Retrieve TC hardware index
 *
 * \param[in] hw The pointer to hardware instance
 */
static inline uint8_t _get_hardware_offset(const void *const hw)
{
    3868:	b4b0      	push	{r4, r5, r7}
    386a:	b08d      	sub	sp, #52	; 0x34
    386c:	af00      	add	r7, sp, #0
    386e:	6078      	str	r0, [r7, #4]
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    3870:	4b13      	ldr	r3, [pc, #76]	; (38c0 <_get_hardware_offset+0x58>)
    3872:	f107 040c 	add.w	r4, r7, #12
    3876:	461d      	mov	r5, r3
    3878:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    387a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    387c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    3880:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    3884:	2300      	movs	r3, #0
    3886:	62fb      	str	r3, [r7, #44]	; 0x2c
    3888:	e010      	b.n	38ac <_get_hardware_offset+0x44>
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
    388a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    388c:	009b      	lsls	r3, r3, #2
    388e:	f107 0230 	add.w	r2, r7, #48	; 0x30
    3892:	4413      	add	r3, r2
    3894:	f853 3c24 	ldr.w	r3, [r3, #-36]
    3898:	461a      	mov	r2, r3
    389a:	687b      	ldr	r3, [r7, #4]
    389c:	429a      	cmp	r2, r3
    389e:	d102      	bne.n	38a6 <_get_hardware_offset+0x3e>
			return i;
    38a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    38a2:	b2db      	uxtb	r3, r3
    38a4:	e006      	b.n	38b4 <_get_hardware_offset+0x4c>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    38a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    38a8:	3301      	adds	r3, #1
    38aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    38ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    38ae:	2b07      	cmp	r3, #7
    38b0:	d9eb      	bls.n	388a <_get_hardware_offset+0x22>
		}
	}
	return 0;
    38b2:	2300      	movs	r3, #0
}
    38b4:	4618      	mov	r0, r3
    38b6:	3734      	adds	r7, #52	; 0x34
    38b8:	46bd      	mov	sp, r7
    38ba:	bcb0      	pop	{r4, r5, r7}
    38bc:	4770      	bx	lr
    38be:	bf00      	nop
    38c0:	0000a050 	.word	0x0000a050

000038c4 <hri_port_set_OUT_reg>:
{
    38c4:	b480      	push	{r7}
    38c6:	b085      	sub	sp, #20
    38c8:	af00      	add	r7, sp, #0
    38ca:	60f8      	str	r0, [r7, #12]
    38cc:	460b      	mov	r3, r1
    38ce:	607a      	str	r2, [r7, #4]
    38d0:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    38d2:	7afb      	ldrb	r3, [r7, #11]
    38d4:	68fa      	ldr	r2, [r7, #12]
    38d6:	01db      	lsls	r3, r3, #7
    38d8:	4413      	add	r3, r2
    38da:	3318      	adds	r3, #24
    38dc:	687a      	ldr	r2, [r7, #4]
    38de:	601a      	str	r2, [r3, #0]
}
    38e0:	bf00      	nop
    38e2:	3714      	adds	r7, #20
    38e4:	46bd      	mov	sp, r7
    38e6:	f85d 7b04 	ldr.w	r7, [sp], #4
    38ea:	4770      	bx	lr

000038ec <hri_port_clear_OUT_reg>:
{
    38ec:	b480      	push	{r7}
    38ee:	b085      	sub	sp, #20
    38f0:	af00      	add	r7, sp, #0
    38f2:	60f8      	str	r0, [r7, #12]
    38f4:	460b      	mov	r3, r1
    38f6:	607a      	str	r2, [r7, #4]
    38f8:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    38fa:	7afb      	ldrb	r3, [r7, #11]
    38fc:	68fa      	ldr	r2, [r7, #12]
    38fe:	01db      	lsls	r3, r3, #7
    3900:	4413      	add	r3, r2
    3902:	3314      	adds	r3, #20
    3904:	687a      	ldr	r2, [r7, #4]
    3906:	601a      	str	r2, [r3, #0]
}
    3908:	bf00      	nop
    390a:	3714      	adds	r7, #20
    390c:	46bd      	mov	sp, r7
    390e:	f85d 7b04 	ldr.w	r7, [sp], #4
    3912:	4770      	bx	lr

00003914 <_gpio_set_level>:
{
    3914:	b580      	push	{r7, lr}
    3916:	b082      	sub	sp, #8
    3918:	af00      	add	r7, sp, #0
    391a:	4603      	mov	r3, r0
    391c:	6039      	str	r1, [r7, #0]
    391e:	71fb      	strb	r3, [r7, #7]
    3920:	4613      	mov	r3, r2
    3922:	71bb      	strb	r3, [r7, #6]
	if (level) {
    3924:	79bb      	ldrb	r3, [r7, #6]
    3926:	2b00      	cmp	r3, #0
    3928:	d006      	beq.n	3938 <_gpio_set_level+0x24>
		hri_port_set_OUT_reg(PORT, port, mask);
    392a:	79fb      	ldrb	r3, [r7, #7]
    392c:	683a      	ldr	r2, [r7, #0]
    392e:	4619      	mov	r1, r3
    3930:	4806      	ldr	r0, [pc, #24]	; (394c <_gpio_set_level+0x38>)
    3932:	4b07      	ldr	r3, [pc, #28]	; (3950 <_gpio_set_level+0x3c>)
    3934:	4798      	blx	r3
}
    3936:	e005      	b.n	3944 <_gpio_set_level+0x30>
		hri_port_clear_OUT_reg(PORT, port, mask);
    3938:	79fb      	ldrb	r3, [r7, #7]
    393a:	683a      	ldr	r2, [r7, #0]
    393c:	4619      	mov	r1, r3
    393e:	4803      	ldr	r0, [pc, #12]	; (394c <_gpio_set_level+0x38>)
    3940:	4b04      	ldr	r3, [pc, #16]	; (3954 <_gpio_set_level+0x40>)
    3942:	4798      	blx	r3
}
    3944:	bf00      	nop
    3946:	3708      	adds	r7, #8
    3948:	46bd      	mov	sp, r7
    394a:	bd80      	pop	{r7, pc}
    394c:	41008000 	.word	0x41008000
    3950:	000038c5 	.word	0x000038c5
    3954:	000038ed 	.word	0x000038ed

00003958 <gpio_set_pin_level>:
{
    3958:	b580      	push	{r7, lr}
    395a:	b082      	sub	sp, #8
    395c:	af00      	add	r7, sp, #0
    395e:	4603      	mov	r3, r0
    3960:	460a      	mov	r2, r1
    3962:	71fb      	strb	r3, [r7, #7]
    3964:	4613      	mov	r3, r2
    3966:	71bb      	strb	r3, [r7, #6]
	_gpio_set_level((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), level);
    3968:	79fb      	ldrb	r3, [r7, #7]
    396a:	095b      	lsrs	r3, r3, #5
    396c:	b2d8      	uxtb	r0, r3
    396e:	79fb      	ldrb	r3, [r7, #7]
    3970:	f003 031f 	and.w	r3, r3, #31
    3974:	2201      	movs	r2, #1
    3976:	fa02 f303 	lsl.w	r3, r2, r3
    397a:	79ba      	ldrb	r2, [r7, #6]
    397c:	4619      	mov	r1, r3
    397e:	4b03      	ldr	r3, [pc, #12]	; (398c <gpio_set_pin_level+0x34>)
    3980:	4798      	blx	r3
}
    3982:	bf00      	nop
    3984:	3708      	adds	r7, #8
    3986:	46bd      	mov	sp, r7
    3988:	bd80      	pop	{r7, pc}
    398a:	bf00      	nop
    398c:	00003915 	.word	0x00003915

00003990 <TIMER_task1_cb>:
	}
}


static void TIMER_task1_cb(const struct timer_task *const timer_task)
{
    3990:	b590      	push	{r4, r7, lr}
    3992:	b089      	sub	sp, #36	; 0x24
    3994:	af06      	add	r7, sp, #24
    3996:	6078      	str	r0, [r7, #4]
	triggerReadoutArray(&sensor1,&sensor2,&sensor3,&sensor4,&sensor5,&sensor6,&sensor7,&sensor8,&sensor9,bmx_io);
    3998:	4b0e      	ldr	r3, [pc, #56]	; (39d4 <TIMER_task1_cb+0x44>)
    399a:	681b      	ldr	r3, [r3, #0]
    399c:	9305      	str	r3, [sp, #20]
    399e:	4b0e      	ldr	r3, [pc, #56]	; (39d8 <TIMER_task1_cb+0x48>)
    39a0:	9304      	str	r3, [sp, #16]
    39a2:	4b0e      	ldr	r3, [pc, #56]	; (39dc <TIMER_task1_cb+0x4c>)
    39a4:	9303      	str	r3, [sp, #12]
    39a6:	4b0e      	ldr	r3, [pc, #56]	; (39e0 <TIMER_task1_cb+0x50>)
    39a8:	9302      	str	r3, [sp, #8]
    39aa:	4b0e      	ldr	r3, [pc, #56]	; (39e4 <TIMER_task1_cb+0x54>)
    39ac:	9301      	str	r3, [sp, #4]
    39ae:	4b0e      	ldr	r3, [pc, #56]	; (39e8 <TIMER_task1_cb+0x58>)
    39b0:	9300      	str	r3, [sp, #0]
    39b2:	4b0e      	ldr	r3, [pc, #56]	; (39ec <TIMER_task1_cb+0x5c>)
    39b4:	4a0e      	ldr	r2, [pc, #56]	; (39f0 <TIMER_task1_cb+0x60>)
    39b6:	490f      	ldr	r1, [pc, #60]	; (39f4 <TIMER_task1_cb+0x64>)
    39b8:	480f      	ldr	r0, [pc, #60]	; (39f8 <TIMER_task1_cb+0x68>)
    39ba:	4c10      	ldr	r4, [pc, #64]	; (39fc <TIMER_task1_cb+0x6c>)
    39bc:	47a0      	blx	r4
	new_data = true;
    39be:	4b10      	ldr	r3, [pc, #64]	; (3a00 <TIMER_task1_cb+0x70>)
    39c0:	2201      	movs	r2, #1
    39c2:	701a      	strb	r2, [r3, #0]
	timer_stop(&TIMER_0);
    39c4:	480f      	ldr	r0, [pc, #60]	; (3a04 <TIMER_task1_cb+0x74>)
    39c6:	4b10      	ldr	r3, [pc, #64]	; (3a08 <TIMER_task1_cb+0x78>)
    39c8:	4798      	blx	r3
};
    39ca:	bf00      	nop
    39cc:	370c      	adds	r7, #12
    39ce:	46bd      	mov	sp, r7
    39d0:	bd90      	pop	{r4, r7, pc}
    39d2:	bf00      	nop
    39d4:	20000b14 	.word	0x20000b14
    39d8:	20000bd4 	.word	0x20000bd4
    39dc:	20000d38 	.word	0x20000d38
    39e0:	20000abc 	.word	0x20000abc
    39e4:	20000b1c 	.word	0x20000b1c
    39e8:	20000c30 	.word	0x20000c30
    39ec:	20000c88 	.word	0x20000c88
    39f0:	20000b74 	.word	0x20000b74
    39f4:	20000d90 	.word	0x20000d90
    39f8:	20000ce0 	.word	0x20000ce0
    39fc:	00005555 	.word	0x00005555
    3a00:	20000ab8 	.word	0x20000ab8
    3a04:	20000a8c 	.word	0x20000a8c
    3a08:	00000f99 	.word	0x00000f99

00003a0c <TIMER_init>:

void TIMER_init(uint16_t timer_interval)
{
    3a0c:	b580      	push	{r7, lr}
    3a0e:	b082      	sub	sp, #8
    3a10:	af00      	add	r7, sp, #0
    3a12:	4603      	mov	r3, r0
    3a14:	80fb      	strh	r3, [r7, #6]
	TIMER_task1.interval = timer_interval;
    3a16:	88fb      	ldrh	r3, [r7, #6]
    3a18:	4a07      	ldr	r2, [pc, #28]	; (3a38 <TIMER_init+0x2c>)
    3a1a:	6093      	str	r3, [r2, #8]
	TIMER_task1.cb       = TIMER_task1_cb;
    3a1c:	4b06      	ldr	r3, [pc, #24]	; (3a38 <TIMER_init+0x2c>)
    3a1e:	4a07      	ldr	r2, [pc, #28]	; (3a3c <TIMER_init+0x30>)
    3a20:	60da      	str	r2, [r3, #12]
	TIMER_task1.mode     = TIMER_TASK_REPEAT;
    3a22:	4b05      	ldr	r3, [pc, #20]	; (3a38 <TIMER_init+0x2c>)
    3a24:	2201      	movs	r2, #1
    3a26:	741a      	strb	r2, [r3, #16]

	timer_add_task(&TIMER_0, &TIMER_task1);
    3a28:	4903      	ldr	r1, [pc, #12]	; (3a38 <TIMER_init+0x2c>)
    3a2a:	4805      	ldr	r0, [pc, #20]	; (3a40 <TIMER_init+0x34>)
    3a2c:	4b05      	ldr	r3, [pc, #20]	; (3a44 <TIMER_init+0x38>)
    3a2e:	4798      	blx	r3
	//timer_start(&TIMER_0);
};
    3a30:	bf00      	nop
    3a32:	3708      	adds	r7, #8
    3a34:	46bd      	mov	sp, r7
    3a36:	bd80      	pop	{r7, pc}
    3a38:	20000a18 	.word	0x20000a18
    3a3c:	00003991 	.word	0x00003991
    3a40:	20000a8c 	.word	0x20000a8c
    3a44:	00000ff5 	.word	0x00000ff5

00003a48 <main>:


int main(void)
{
    3a48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
    3a4c:	f5ad 6d97 	sub.w	sp, sp, #1208	; 0x4b8
    3a50:	af06      	add	r7, sp, #24
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
    3a52:	4b94      	ldr	r3, [pc, #592]	; (3ca4 <main+0x25c>)
    3a54:	4798      	blx	r3
	
	//Initialize I2C communication
	i2c_m_sync_get_io_descriptor(&I2C_0, &bmx_io);
    3a56:	4994      	ldr	r1, [pc, #592]	; (3ca8 <main+0x260>)
    3a58:	4894      	ldr	r0, [pc, #592]	; (3cac <main+0x264>)
    3a5a:	4b95      	ldr	r3, [pc, #596]	; (3cb0 <main+0x268>)
    3a5c:	4798      	blx	r3
	i2c_m_sync_enable(&I2C_0);
    3a5e:	4893      	ldr	r0, [pc, #588]	; (3cac <main+0x264>)
    3a60:	4b94      	ldr	r3, [pc, #592]	; (3cb4 <main+0x26c>)
    3a62:	4798      	blx	r3
	
	//enable UART drivers on the virtual com port
	usart_sync_get_io_descriptor(&USART_0, &debug_io);
    3a64:	4994      	ldr	r1, [pc, #592]	; (3cb8 <main+0x270>)
    3a66:	4895      	ldr	r0, [pc, #596]	; (3cbc <main+0x274>)
    3a68:	4b95      	ldr	r3, [pc, #596]	; (3cc0 <main+0x278>)
    3a6a:	4798      	blx	r3
	usart_sync_enable(&USART_0);
    3a6c:	4893      	ldr	r0, [pc, #588]	; (3cbc <main+0x274>)
    3a6e:	4b95      	ldr	r3, [pc, #596]	; (3cc4 <main+0x27c>)
    3a70:	4798      	blx	r3

		
    gpio_set_pin_level(TRG,false);
    3a72:	2100      	movs	r1, #0
    3a74:	2006      	movs	r0, #6
    3a76:	4b94      	ldr	r3, [pc, #592]	; (3cc8 <main+0x280>)
    3a78:	4798      	blx	r3
	gpio_set_pin_level(TRG,true);
    3a7a:	2101      	movs	r1, #1
    3a7c:	2006      	movs	r0, #6
    3a7e:	4b92      	ldr	r3, [pc, #584]	; (3cc8 <main+0x280>)
    3a80:	4798      	blx	r3
	
    //bottom row left
	initialize(&sensor1);
    3a82:	4892      	ldr	r0, [pc, #584]	; (3ccc <main+0x284>)
    3a84:	4b92      	ldr	r3, [pc, #584]	; (3cd0 <main+0x288>)
    3a86:	4798      	blx	r3
	begin(&sensor1,1,0,0,false, bmx_io);
    3a88:	4b87      	ldr	r3, [pc, #540]	; (3ca8 <main+0x260>)
    3a8a:	681b      	ldr	r3, [r3, #0]
    3a8c:	9301      	str	r3, [sp, #4]
    3a8e:	2300      	movs	r3, #0
    3a90:	9300      	str	r3, [sp, #0]
    3a92:	2300      	movs	r3, #0
    3a94:	2200      	movs	r2, #0
    3a96:	2101      	movs	r1, #1
    3a98:	488c      	ldr	r0, [pc, #560]	; (3ccc <main+0x284>)
    3a9a:	4c8e      	ldr	r4, [pc, #568]	; (3cd4 <main+0x28c>)
    3a9c:	47a0      	blx	r4
	triggerInitialize(&sensor1,bmx_io);
    3a9e:	4b82      	ldr	r3, [pc, #520]	; (3ca8 <main+0x260>)
    3aa0:	681b      	ldr	r3, [r3, #0]
    3aa2:	4619      	mov	r1, r3
    3aa4:	4889      	ldr	r0, [pc, #548]	; (3ccc <main+0x284>)
    3aa6:	4b8c      	ldr	r3, [pc, #560]	; (3cd8 <main+0x290>)
    3aa8:	4798      	blx	r3
	//delay_ms(1);
	
	//bottom row middle
	initialize(&sensor2);
    3aaa:	488c      	ldr	r0, [pc, #560]	; (3cdc <main+0x294>)
    3aac:	4b88      	ldr	r3, [pc, #544]	; (3cd0 <main+0x288>)
    3aae:	4798      	blx	r3
	begin(&sensor2,1,0,1,false, bmx_io);
    3ab0:	4b7d      	ldr	r3, [pc, #500]	; (3ca8 <main+0x260>)
    3ab2:	681b      	ldr	r3, [r3, #0]
    3ab4:	9301      	str	r3, [sp, #4]
    3ab6:	2300      	movs	r3, #0
    3ab8:	9300      	str	r3, [sp, #0]
    3aba:	2301      	movs	r3, #1
    3abc:	2200      	movs	r2, #0
    3abe:	2101      	movs	r1, #1
    3ac0:	4886      	ldr	r0, [pc, #536]	; (3cdc <main+0x294>)
    3ac2:	4c84      	ldr	r4, [pc, #528]	; (3cd4 <main+0x28c>)
    3ac4:	47a0      	blx	r4
	triggerInitialize(&sensor2,bmx_io);
    3ac6:	4b78      	ldr	r3, [pc, #480]	; (3ca8 <main+0x260>)
    3ac8:	681b      	ldr	r3, [r3, #0]
    3aca:	4619      	mov	r1, r3
    3acc:	4883      	ldr	r0, [pc, #524]	; (3cdc <main+0x294>)
    3ace:	4b82      	ldr	r3, [pc, #520]	; (3cd8 <main+0x290>)
    3ad0:	4798      	blx	r3
	//delay_ms(1);
	//counter_delay(30000);
	
	//bottom row right
	initialize(&sensor3);
    3ad2:	4883      	ldr	r0, [pc, #524]	; (3ce0 <main+0x298>)
    3ad4:	4b7e      	ldr	r3, [pc, #504]	; (3cd0 <main+0x288>)
    3ad6:	4798      	blx	r3
	begin(&sensor3,1,1,0,false, bmx_io);
    3ad8:	4b73      	ldr	r3, [pc, #460]	; (3ca8 <main+0x260>)
    3ada:	681b      	ldr	r3, [r3, #0]
    3adc:	9301      	str	r3, [sp, #4]
    3ade:	2300      	movs	r3, #0
    3ae0:	9300      	str	r3, [sp, #0]
    3ae2:	2300      	movs	r3, #0
    3ae4:	2201      	movs	r2, #1
    3ae6:	2101      	movs	r1, #1
    3ae8:	487d      	ldr	r0, [pc, #500]	; (3ce0 <main+0x298>)
    3aea:	4c7a      	ldr	r4, [pc, #488]	; (3cd4 <main+0x28c>)
    3aec:	47a0      	blx	r4
	triggerInitialize(&sensor3,bmx_io);
    3aee:	4b6e      	ldr	r3, [pc, #440]	; (3ca8 <main+0x260>)
    3af0:	681b      	ldr	r3, [r3, #0]
    3af2:	4619      	mov	r1, r3
    3af4:	487a      	ldr	r0, [pc, #488]	; (3ce0 <main+0x298>)
    3af6:	4b78      	ldr	r3, [pc, #480]	; (3cd8 <main+0x290>)
    3af8:	4798      	blx	r3
	//delay_ms(10);
	
	//middle row left
	initialize(&sensor4);
    3afa:	487a      	ldr	r0, [pc, #488]	; (3ce4 <main+0x29c>)
    3afc:	4b74      	ldr	r3, [pc, #464]	; (3cd0 <main+0x288>)
    3afe:	4798      	blx	r3
	begin(&sensor4,2,0,0,false, bmx_io);
    3b00:	4b69      	ldr	r3, [pc, #420]	; (3ca8 <main+0x260>)
    3b02:	681b      	ldr	r3, [r3, #0]
    3b04:	9301      	str	r3, [sp, #4]
    3b06:	2300      	movs	r3, #0
    3b08:	9300      	str	r3, [sp, #0]
    3b0a:	2300      	movs	r3, #0
    3b0c:	2200      	movs	r2, #0
    3b0e:	2102      	movs	r1, #2
    3b10:	4874      	ldr	r0, [pc, #464]	; (3ce4 <main+0x29c>)
    3b12:	4c70      	ldr	r4, [pc, #448]	; (3cd4 <main+0x28c>)
    3b14:	47a0      	blx	r4
	triggerInitialize(&sensor4,bmx_io);
    3b16:	4b64      	ldr	r3, [pc, #400]	; (3ca8 <main+0x260>)
    3b18:	681b      	ldr	r3, [r3, #0]
    3b1a:	4619      	mov	r1, r3
    3b1c:	4871      	ldr	r0, [pc, #452]	; (3ce4 <main+0x29c>)
    3b1e:	4b6e      	ldr	r3, [pc, #440]	; (3cd8 <main+0x290>)
    3b20:	4798      	blx	r3
	//delay_ms(10);
	    
	//middle row middle
	initialize(&sensor5);
    3b22:	4871      	ldr	r0, [pc, #452]	; (3ce8 <main+0x2a0>)
    3b24:	4b6a      	ldr	r3, [pc, #424]	; (3cd0 <main+0x288>)
    3b26:	4798      	blx	r3
	begin(&sensor5,2,0,1,false, bmx_io);
    3b28:	4b5f      	ldr	r3, [pc, #380]	; (3ca8 <main+0x260>)
    3b2a:	681b      	ldr	r3, [r3, #0]
    3b2c:	9301      	str	r3, [sp, #4]
    3b2e:	2300      	movs	r3, #0
    3b30:	9300      	str	r3, [sp, #0]
    3b32:	2301      	movs	r3, #1
    3b34:	2200      	movs	r2, #0
    3b36:	2102      	movs	r1, #2
    3b38:	486b      	ldr	r0, [pc, #428]	; (3ce8 <main+0x2a0>)
    3b3a:	4c66      	ldr	r4, [pc, #408]	; (3cd4 <main+0x28c>)
    3b3c:	47a0      	blx	r4
	triggerInitialize(&sensor5,bmx_io);
    3b3e:	4b5a      	ldr	r3, [pc, #360]	; (3ca8 <main+0x260>)
    3b40:	681b      	ldr	r3, [r3, #0]
    3b42:	4619      	mov	r1, r3
    3b44:	4868      	ldr	r0, [pc, #416]	; (3ce8 <main+0x2a0>)
    3b46:	4b64      	ldr	r3, [pc, #400]	; (3cd8 <main+0x290>)
    3b48:	4798      	blx	r3
	//delay_ms(10);
	    
	 //middle row right
	 initialize(&sensor6);
    3b4a:	4868      	ldr	r0, [pc, #416]	; (3cec <main+0x2a4>)
    3b4c:	4b60      	ldr	r3, [pc, #384]	; (3cd0 <main+0x288>)
    3b4e:	4798      	blx	r3
	 begin(&sensor6,2,1,0,false, bmx_io);
    3b50:	4b55      	ldr	r3, [pc, #340]	; (3ca8 <main+0x260>)
    3b52:	681b      	ldr	r3, [r3, #0]
    3b54:	9301      	str	r3, [sp, #4]
    3b56:	2300      	movs	r3, #0
    3b58:	9300      	str	r3, [sp, #0]
    3b5a:	2300      	movs	r3, #0
    3b5c:	2201      	movs	r2, #1
    3b5e:	2102      	movs	r1, #2
    3b60:	4862      	ldr	r0, [pc, #392]	; (3cec <main+0x2a4>)
    3b62:	4c5c      	ldr	r4, [pc, #368]	; (3cd4 <main+0x28c>)
    3b64:	47a0      	blx	r4
	 triggerInitialize(&sensor6,bmx_io);
    3b66:	4b50      	ldr	r3, [pc, #320]	; (3ca8 <main+0x260>)
    3b68:	681b      	ldr	r3, [r3, #0]
    3b6a:	4619      	mov	r1, r3
    3b6c:	485f      	ldr	r0, [pc, #380]	; (3cec <main+0x2a4>)
    3b6e:	4b5a      	ldr	r3, [pc, #360]	; (3cd8 <main+0x290>)
    3b70:	4798      	blx	r3
	 //delay_ms(10);
	 
	 //top row left
	 initialize(&sensor7);
    3b72:	485f      	ldr	r0, [pc, #380]	; (3cf0 <main+0x2a8>)
    3b74:	4b56      	ldr	r3, [pc, #344]	; (3cd0 <main+0x288>)
    3b76:	4798      	blx	r3
	 begin(&sensor7,3,0,0,false, bmx_io);
    3b78:	4b4b      	ldr	r3, [pc, #300]	; (3ca8 <main+0x260>)
    3b7a:	681b      	ldr	r3, [r3, #0]
    3b7c:	9301      	str	r3, [sp, #4]
    3b7e:	2300      	movs	r3, #0
    3b80:	9300      	str	r3, [sp, #0]
    3b82:	2300      	movs	r3, #0
    3b84:	2200      	movs	r2, #0
    3b86:	2103      	movs	r1, #3
    3b88:	4859      	ldr	r0, [pc, #356]	; (3cf0 <main+0x2a8>)
    3b8a:	4c52      	ldr	r4, [pc, #328]	; (3cd4 <main+0x28c>)
    3b8c:	47a0      	blx	r4
	 triggerInitialize(&sensor7,bmx_io);
    3b8e:	4b46      	ldr	r3, [pc, #280]	; (3ca8 <main+0x260>)
    3b90:	681b      	ldr	r3, [r3, #0]
    3b92:	4619      	mov	r1, r3
    3b94:	4856      	ldr	r0, [pc, #344]	; (3cf0 <main+0x2a8>)
    3b96:	4b50      	ldr	r3, [pc, #320]	; (3cd8 <main+0x290>)
    3b98:	4798      	blx	r3
	 //delay_ms(10);
	     
	 //top row middle
	 initialize(&sensor8);
    3b9a:	4856      	ldr	r0, [pc, #344]	; (3cf4 <main+0x2ac>)
    3b9c:	4b4c      	ldr	r3, [pc, #304]	; (3cd0 <main+0x288>)
    3b9e:	4798      	blx	r3
	 begin(&sensor8,3,0,1,false, bmx_io);
    3ba0:	4b41      	ldr	r3, [pc, #260]	; (3ca8 <main+0x260>)
    3ba2:	681b      	ldr	r3, [r3, #0]
    3ba4:	9301      	str	r3, [sp, #4]
    3ba6:	2300      	movs	r3, #0
    3ba8:	9300      	str	r3, [sp, #0]
    3baa:	2301      	movs	r3, #1
    3bac:	2200      	movs	r2, #0
    3bae:	2103      	movs	r1, #3
    3bb0:	4850      	ldr	r0, [pc, #320]	; (3cf4 <main+0x2ac>)
    3bb2:	4c48      	ldr	r4, [pc, #288]	; (3cd4 <main+0x28c>)
    3bb4:	47a0      	blx	r4
	 triggerInitialize(&sensor8,bmx_io);
    3bb6:	4b3c      	ldr	r3, [pc, #240]	; (3ca8 <main+0x260>)
    3bb8:	681b      	ldr	r3, [r3, #0]
    3bba:	4619      	mov	r1, r3
    3bbc:	484d      	ldr	r0, [pc, #308]	; (3cf4 <main+0x2ac>)
    3bbe:	4b46      	ldr	r3, [pc, #280]	; (3cd8 <main+0x290>)
    3bc0:	4798      	blx	r3
	 //delay_ms(10);
	     
	 //top row right
	 initialize(&sensor9);
    3bc2:	484d      	ldr	r0, [pc, #308]	; (3cf8 <main+0x2b0>)
    3bc4:	4b42      	ldr	r3, [pc, #264]	; (3cd0 <main+0x288>)
    3bc6:	4798      	blx	r3
	 begin(&sensor9,3,1,0,false, bmx_io);
    3bc8:	4b37      	ldr	r3, [pc, #220]	; (3ca8 <main+0x260>)
    3bca:	681b      	ldr	r3, [r3, #0]
    3bcc:	9301      	str	r3, [sp, #4]
    3bce:	2300      	movs	r3, #0
    3bd0:	9300      	str	r3, [sp, #0]
    3bd2:	2300      	movs	r3, #0
    3bd4:	2201      	movs	r2, #1
    3bd6:	2103      	movs	r1, #3
    3bd8:	4847      	ldr	r0, [pc, #284]	; (3cf8 <main+0x2b0>)
    3bda:	4c3e      	ldr	r4, [pc, #248]	; (3cd4 <main+0x28c>)
    3bdc:	47a0      	blx	r4
	 triggerInitialize(&sensor9,bmx_io);
    3bde:	4b32      	ldr	r3, [pc, #200]	; (3ca8 <main+0x260>)
    3be0:	681b      	ldr	r3, [r3, #0]
    3be2:	4619      	mov	r1, r3
    3be4:	4844      	ldr	r0, [pc, #272]	; (3cf8 <main+0x2b0>)
    3be6:	4b3c      	ldr	r3, [pc, #240]	; (3cd8 <main+0x290>)
    3be8:	4798      	blx	r3
	 //delay_ms(10);
	 
	 gpio_set_pin_level(TRG,false);
    3bea:	2100      	movs	r1, #0
    3bec:	2006      	movs	r0, #6
    3bee:	4b36      	ldr	r3, [pc, #216]	; (3cc8 <main+0x280>)
    3bf0:	4798      	blx	r3
	 
	 new_data = false;
    3bf2:	4b42      	ldr	r3, [pc, #264]	; (3cfc <main+0x2b4>)
    3bf4:	2200      	movs	r2, #0
    3bf6:	701a      	strb	r2, [r3, #0]
	 triggered = false;
    3bf8:	4b41      	ldr	r3, [pc, #260]	; (3d00 <main+0x2b8>)
    3bfa:	2200      	movs	r2, #0
    3bfc:	701a      	strb	r2, [r3, #0]
	wait_time = convDelayMillis(&sensor9);
    3bfe:	483e      	ldr	r0, [pc, #248]	; (3cf8 <main+0x2b0>)
    3c00:	4b40      	ldr	r3, [pc, #256]	; (3d04 <main+0x2bc>)
    3c02:	4798      	blx	r3
    3c04:	4603      	mov	r3, r0
    3c06:	461a      	mov	r2, r3
    3c08:	4b3f      	ldr	r3, [pc, #252]	; (3d08 <main+0x2c0>)
    3c0a:	801a      	strh	r2, [r3, #0]
	TIMER_init(wait_time);
    3c0c:	4b3e      	ldr	r3, [pc, #248]	; (3d08 <main+0x2c0>)
    3c0e:	881b      	ldrh	r3, [r3, #0]
    3c10:	4618      	mov	r0, r3
    3c12:	4b3e      	ldr	r3, [pc, #248]	; (3d0c <main+0x2c4>)
    3c14:	4798      	blx	r3
		*/
		
		
		//triggerReadout_Prepare(&sensor1,50);
		
	if (triggered == false)	{
    3c16:	4b3a      	ldr	r3, [pc, #232]	; (3d00 <main+0x2b8>)
    3c18:	781b      	ldrb	r3, [r3, #0]
    3c1a:	f083 0301 	eor.w	r3, r3, #1
    3c1e:	b2db      	uxtb	r3, r3
    3c20:	2b00      	cmp	r3, #0
    3c22:	d008      	beq.n	3c36 <main+0x1ee>
		triggerReadout_Prepare_Timer(50);
    3c24:	2032      	movs	r0, #50	; 0x32
    3c26:	4b3a      	ldr	r3, [pc, #232]	; (3d10 <main+0x2c8>)
    3c28:	4798      	blx	r3
		timer_start(&TIMER_0);
    3c2a:	483a      	ldr	r0, [pc, #232]	; (3d14 <main+0x2cc>)
    3c2c:	4b3a      	ldr	r3, [pc, #232]	; (3d18 <main+0x2d0>)
    3c2e:	4798      	blx	r3
		triggered = true;
    3c30:	4b33      	ldr	r3, [pc, #204]	; (3d00 <main+0x2b8>)
    3c32:	2201      	movs	r2, #1
    3c34:	701a      	strb	r2, [r3, #0]
		triggerReadout(&sensor7,bmx_io);
		triggerReadout(&sensor8,bmx_io);
		triggerReadout(&sensor9,bmx_io);
		*/
	
	if(new_data == true){	
    3c36:	4b31      	ldr	r3, [pc, #196]	; (3cfc <main+0x2b4>)
    3c38:	781b      	ldrb	r3, [r3, #0]
    3c3a:	2b00      	cmp	r3, #0
    3c3c:	d0eb      	beq.n	3c16 <main+0x1ce>
		char str1[120] = {};
    3c3e:	f107 0368 	add.w	r3, r7, #104	; 0x68
    3c42:	4618      	mov	r0, r3
    3c44:	2378      	movs	r3, #120	; 0x78
    3c46:	461a      	mov	r2, r3
    3c48:	2100      	movs	r1, #0
    3c4a:	4b34      	ldr	r3, [pc, #208]	; (3d1c <main+0x2d4>)
    3c4c:	4798      	blx	r3
		sprintf(str1, "Sensor 1: X=%.2f; Y=%.2f;  Z=%.2f; Temp = %.2f\n", sensor1.data.x, sensor1.data.y, sensor1.data.z, sensor1.data.t);
    3c4e:	4b1f      	ldr	r3, [pc, #124]	; (3ccc <main+0x284>)
    3c50:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    3c52:	4b33      	ldr	r3, [pc, #204]	; (3d20 <main+0x2d8>)
    3c54:	4610      	mov	r0, r2
    3c56:	4798      	blx	r3
    3c58:	4682      	mov	sl, r0
    3c5a:	468b      	mov	fp, r1
    3c5c:	4b1b      	ldr	r3, [pc, #108]	; (3ccc <main+0x284>)
    3c5e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    3c60:	4b2f      	ldr	r3, [pc, #188]	; (3d20 <main+0x2d8>)
    3c62:	4610      	mov	r0, r2
    3c64:	4798      	blx	r3
    3c66:	4604      	mov	r4, r0
    3c68:	460d      	mov	r5, r1
    3c6a:	4b18      	ldr	r3, [pc, #96]	; (3ccc <main+0x284>)
    3c6c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    3c6e:	4b2c      	ldr	r3, [pc, #176]	; (3d20 <main+0x2d8>)
    3c70:	4610      	mov	r0, r2
    3c72:	4798      	blx	r3
    3c74:	4680      	mov	r8, r0
    3c76:	4689      	mov	r9, r1
    3c78:	4b14      	ldr	r3, [pc, #80]	; (3ccc <main+0x284>)
    3c7a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    3c7c:	4b28      	ldr	r3, [pc, #160]	; (3d20 <main+0x2d8>)
    3c7e:	4610      	mov	r0, r2
    3c80:	4798      	blx	r3
    3c82:	4602      	mov	r2, r0
    3c84:	460b      	mov	r3, r1
    3c86:	f107 0068 	add.w	r0, r7, #104	; 0x68
    3c8a:	e9cd 2304 	strd	r2, r3, [sp, #16]
    3c8e:	e9cd 8902 	strd	r8, r9, [sp, #8]
    3c92:	e9cd 4500 	strd	r4, r5, [sp]
    3c96:	4652      	mov	r2, sl
    3c98:	465b      	mov	r3, fp
    3c9a:	4922      	ldr	r1, [pc, #136]	; (3d24 <main+0x2dc>)
    3c9c:	4c22      	ldr	r4, [pc, #136]	; (3d28 <main+0x2e0>)
    3c9e:	47a0      	blx	r4
    3ca0:	e044      	b.n	3d2c <main+0x2e4>
    3ca2:	bf00      	nop
    3ca4:	000002d1 	.word	0x000002d1
    3ca8:	20000b14 	.word	0x20000b14
    3cac:	20000a6c 	.word	0x20000a6c
    3cb0:	00000de7 	.word	0x00000de7
    3cb4:	00000d8d 	.word	0x00000d8d
    3cb8:	20000bcc 	.word	0x20000bcc
    3cbc:	20000a60 	.word	0x20000a60
    3cc0:	00001309 	.word	0x00001309
    3cc4:	000012c9 	.word	0x000012c9
    3cc8:	00003959 	.word	0x00003959
    3ccc:	20000ce0 	.word	0x20000ce0
    3cd0:	00004221 	.word	0x00004221
    3cd4:	00004311 	.word	0x00004311
    3cd8:	00005495 	.word	0x00005495
    3cdc:	20000d90 	.word	0x20000d90
    3ce0:	20000b74 	.word	0x20000b74
    3ce4:	20000c88 	.word	0x20000c88
    3ce8:	20000c30 	.word	0x20000c30
    3cec:	20000b1c 	.word	0x20000b1c
    3cf0:	20000abc 	.word	0x20000abc
    3cf4:	20000d38 	.word	0x20000d38
    3cf8:	20000bd4 	.word	0x20000bd4
    3cfc:	20000ab8 	.word	0x20000ab8
    3d00:	20000c2c 	.word	0x20000c2c
    3d04:	000052d5 	.word	0x000052d5
    3d08:	20000bd0 	.word	0x20000bd0
    3d0c:	00003a0d 	.word	0x00003a0d
    3d10:	000054f9 	.word	0x000054f9
    3d14:	20000a8c 	.word	0x20000a8c
    3d18:	00000f45 	.word	0x00000f45
    3d1c:	00006151 	.word	0x00006151
    3d20:	00005925 	.word	0x00005925
    3d24:	0000a070 	.word	0x0000a070
    3d28:	000061ed 	.word	0x000061ed
		io_write(debug_io, (uint8_t *)str1, strlen(str1));
    3d2c:	4b9f      	ldr	r3, [pc, #636]	; (3fac <main+0x564>)
    3d2e:	681c      	ldr	r4, [r3, #0]
    3d30:	f107 0368 	add.w	r3, r7, #104	; 0x68
    3d34:	4618      	mov	r0, r3
    3d36:	4b9e      	ldr	r3, [pc, #632]	; (3fb0 <main+0x568>)
    3d38:	4798      	blx	r3
    3d3a:	4603      	mov	r3, r0
    3d3c:	b29a      	uxth	r2, r3
    3d3e:	f107 0368 	add.w	r3, r7, #104	; 0x68
    3d42:	4619      	mov	r1, r3
    3d44:	4620      	mov	r0, r4
    3d46:	4b9b      	ldr	r3, [pc, #620]	; (3fb4 <main+0x56c>)
    3d48:	4798      	blx	r3
		
		char str2[120] = {};
    3d4a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
    3d4e:	4618      	mov	r0, r3
    3d50:	2378      	movs	r3, #120	; 0x78
    3d52:	461a      	mov	r2, r3
    3d54:	2100      	movs	r1, #0
    3d56:	4b98      	ldr	r3, [pc, #608]	; (3fb8 <main+0x570>)
    3d58:	4798      	blx	r3
		sprintf(str2, "Sensor 2: X=%.2f; Y=%.2f;  Z=%.2f; Temp = %.2f\n", sensor2.data.x, sensor2.data.y, sensor2.data.z, sensor2.data.t);
    3d5a:	4b98      	ldr	r3, [pc, #608]	; (3fbc <main+0x574>)
    3d5c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    3d5e:	4b98      	ldr	r3, [pc, #608]	; (3fc0 <main+0x578>)
    3d60:	4610      	mov	r0, r2
    3d62:	4798      	blx	r3
    3d64:	4682      	mov	sl, r0
    3d66:	468b      	mov	fp, r1
    3d68:	4b94      	ldr	r3, [pc, #592]	; (3fbc <main+0x574>)
    3d6a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    3d6c:	4b94      	ldr	r3, [pc, #592]	; (3fc0 <main+0x578>)
    3d6e:	4610      	mov	r0, r2
    3d70:	4798      	blx	r3
    3d72:	4604      	mov	r4, r0
    3d74:	460d      	mov	r5, r1
    3d76:	4b91      	ldr	r3, [pc, #580]	; (3fbc <main+0x574>)
    3d78:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    3d7a:	4b91      	ldr	r3, [pc, #580]	; (3fc0 <main+0x578>)
    3d7c:	4610      	mov	r0, r2
    3d7e:	4798      	blx	r3
    3d80:	4680      	mov	r8, r0
    3d82:	4689      	mov	r9, r1
    3d84:	4b8d      	ldr	r3, [pc, #564]	; (3fbc <main+0x574>)
    3d86:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    3d88:	4b8d      	ldr	r3, [pc, #564]	; (3fc0 <main+0x578>)
    3d8a:	4610      	mov	r0, r2
    3d8c:	4798      	blx	r3
    3d8e:	4602      	mov	r2, r0
    3d90:	460b      	mov	r3, r1
    3d92:	f107 00e0 	add.w	r0, r7, #224	; 0xe0
    3d96:	e9cd 2304 	strd	r2, r3, [sp, #16]
    3d9a:	e9cd 8902 	strd	r8, r9, [sp, #8]
    3d9e:	e9cd 4500 	strd	r4, r5, [sp]
    3da2:	4652      	mov	r2, sl
    3da4:	465b      	mov	r3, fp
    3da6:	4987      	ldr	r1, [pc, #540]	; (3fc4 <main+0x57c>)
    3da8:	4c87      	ldr	r4, [pc, #540]	; (3fc8 <main+0x580>)
    3daa:	47a0      	blx	r4
		io_write(debug_io, (uint8_t *)str2, strlen(str2));
    3dac:	4b7f      	ldr	r3, [pc, #508]	; (3fac <main+0x564>)
    3dae:	681c      	ldr	r4, [r3, #0]
    3db0:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
    3db4:	4618      	mov	r0, r3
    3db6:	4b7e      	ldr	r3, [pc, #504]	; (3fb0 <main+0x568>)
    3db8:	4798      	blx	r3
    3dba:	4603      	mov	r3, r0
    3dbc:	b29a      	uxth	r2, r3
    3dbe:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
    3dc2:	4619      	mov	r1, r3
    3dc4:	4620      	mov	r0, r4
    3dc6:	4b7b      	ldr	r3, [pc, #492]	; (3fb4 <main+0x56c>)
    3dc8:	4798      	blx	r3
	
		char str3[120] = {};
    3dca:	f507 73ac 	add.w	r3, r7, #344	; 0x158
    3dce:	4618      	mov	r0, r3
    3dd0:	2378      	movs	r3, #120	; 0x78
    3dd2:	461a      	mov	r2, r3
    3dd4:	2100      	movs	r1, #0
    3dd6:	4b78      	ldr	r3, [pc, #480]	; (3fb8 <main+0x570>)
    3dd8:	4798      	blx	r3
		sprintf(str3, "Sensor 3: X=%.2f; Y=%.2f;  Z=%.2f; Temp = %.2f\n", sensor3.data.x, sensor3.data.y, sensor3.data.z, sensor3.data.t);
    3dda:	4b7c      	ldr	r3, [pc, #496]	; (3fcc <main+0x584>)
    3ddc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    3dde:	4b78      	ldr	r3, [pc, #480]	; (3fc0 <main+0x578>)
    3de0:	4610      	mov	r0, r2
    3de2:	4798      	blx	r3
    3de4:	4682      	mov	sl, r0
    3de6:	468b      	mov	fp, r1
    3de8:	4b78      	ldr	r3, [pc, #480]	; (3fcc <main+0x584>)
    3dea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    3dec:	4b74      	ldr	r3, [pc, #464]	; (3fc0 <main+0x578>)
    3dee:	4610      	mov	r0, r2
    3df0:	4798      	blx	r3
    3df2:	4604      	mov	r4, r0
    3df4:	460d      	mov	r5, r1
    3df6:	4b75      	ldr	r3, [pc, #468]	; (3fcc <main+0x584>)
    3df8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    3dfa:	4b71      	ldr	r3, [pc, #452]	; (3fc0 <main+0x578>)
    3dfc:	4610      	mov	r0, r2
    3dfe:	4798      	blx	r3
    3e00:	4680      	mov	r8, r0
    3e02:	4689      	mov	r9, r1
    3e04:	4b71      	ldr	r3, [pc, #452]	; (3fcc <main+0x584>)
    3e06:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    3e08:	4b6d      	ldr	r3, [pc, #436]	; (3fc0 <main+0x578>)
    3e0a:	4610      	mov	r0, r2
    3e0c:	4798      	blx	r3
    3e0e:	4602      	mov	r2, r0
    3e10:	460b      	mov	r3, r1
    3e12:	f507 70ac 	add.w	r0, r7, #344	; 0x158
    3e16:	e9cd 2304 	strd	r2, r3, [sp, #16]
    3e1a:	e9cd 8902 	strd	r8, r9, [sp, #8]
    3e1e:	e9cd 4500 	strd	r4, r5, [sp]
    3e22:	4652      	mov	r2, sl
    3e24:	465b      	mov	r3, fp
    3e26:	496a      	ldr	r1, [pc, #424]	; (3fd0 <main+0x588>)
    3e28:	4c67      	ldr	r4, [pc, #412]	; (3fc8 <main+0x580>)
    3e2a:	47a0      	blx	r4
		io_write(debug_io, (uint8_t *)str3, strlen(str3));
    3e2c:	4b5f      	ldr	r3, [pc, #380]	; (3fac <main+0x564>)
    3e2e:	681c      	ldr	r4, [r3, #0]
    3e30:	f507 73ac 	add.w	r3, r7, #344	; 0x158
    3e34:	4618      	mov	r0, r3
    3e36:	4b5e      	ldr	r3, [pc, #376]	; (3fb0 <main+0x568>)
    3e38:	4798      	blx	r3
    3e3a:	4603      	mov	r3, r0
    3e3c:	b29a      	uxth	r2, r3
    3e3e:	f507 73ac 	add.w	r3, r7, #344	; 0x158
    3e42:	4619      	mov	r1, r3
    3e44:	4620      	mov	r0, r4
    3e46:	4b5b      	ldr	r3, [pc, #364]	; (3fb4 <main+0x56c>)
    3e48:	4798      	blx	r3
		
		char str4[120] = {};
    3e4a:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
    3e4e:	4618      	mov	r0, r3
    3e50:	2378      	movs	r3, #120	; 0x78
    3e52:	461a      	mov	r2, r3
    3e54:	2100      	movs	r1, #0
    3e56:	4b58      	ldr	r3, [pc, #352]	; (3fb8 <main+0x570>)
    3e58:	4798      	blx	r3
		sprintf(str4, "Sensor 4: X=%.2f; Y=%.2f;  Z=%.2f; Temp = %.2f\n", sensor4.data.x, sensor4.data.y, sensor4.data.z, sensor4.data.t);
    3e5a:	4b5e      	ldr	r3, [pc, #376]	; (3fd4 <main+0x58c>)
    3e5c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    3e5e:	4b58      	ldr	r3, [pc, #352]	; (3fc0 <main+0x578>)
    3e60:	4610      	mov	r0, r2
    3e62:	4798      	blx	r3
    3e64:	4682      	mov	sl, r0
    3e66:	468b      	mov	fp, r1
    3e68:	4b5a      	ldr	r3, [pc, #360]	; (3fd4 <main+0x58c>)
    3e6a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    3e6c:	4b54      	ldr	r3, [pc, #336]	; (3fc0 <main+0x578>)
    3e6e:	4610      	mov	r0, r2
    3e70:	4798      	blx	r3
    3e72:	4604      	mov	r4, r0
    3e74:	460d      	mov	r5, r1
    3e76:	4b57      	ldr	r3, [pc, #348]	; (3fd4 <main+0x58c>)
    3e78:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    3e7a:	4b51      	ldr	r3, [pc, #324]	; (3fc0 <main+0x578>)
    3e7c:	4610      	mov	r0, r2
    3e7e:	4798      	blx	r3
    3e80:	4680      	mov	r8, r0
    3e82:	4689      	mov	r9, r1
    3e84:	4b53      	ldr	r3, [pc, #332]	; (3fd4 <main+0x58c>)
    3e86:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    3e88:	4b4d      	ldr	r3, [pc, #308]	; (3fc0 <main+0x578>)
    3e8a:	4610      	mov	r0, r2
    3e8c:	4798      	blx	r3
    3e8e:	4602      	mov	r2, r0
    3e90:	460b      	mov	r3, r1
    3e92:	f507 70e8 	add.w	r0, r7, #464	; 0x1d0
    3e96:	e9cd 2304 	strd	r2, r3, [sp, #16]
    3e9a:	e9cd 8902 	strd	r8, r9, [sp, #8]
    3e9e:	e9cd 4500 	strd	r4, r5, [sp]
    3ea2:	4652      	mov	r2, sl
    3ea4:	465b      	mov	r3, fp
    3ea6:	494c      	ldr	r1, [pc, #304]	; (3fd8 <main+0x590>)
    3ea8:	4c47      	ldr	r4, [pc, #284]	; (3fc8 <main+0x580>)
    3eaa:	47a0      	blx	r4
		io_write(debug_io, (uint8_t *)str4, strlen(str4));
    3eac:	4b3f      	ldr	r3, [pc, #252]	; (3fac <main+0x564>)
    3eae:	681c      	ldr	r4, [r3, #0]
    3eb0:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
    3eb4:	4618      	mov	r0, r3
    3eb6:	4b3e      	ldr	r3, [pc, #248]	; (3fb0 <main+0x568>)
    3eb8:	4798      	blx	r3
    3eba:	4603      	mov	r3, r0
    3ebc:	b29a      	uxth	r2, r3
    3ebe:	f507 73e8 	add.w	r3, r7, #464	; 0x1d0
    3ec2:	4619      	mov	r1, r3
    3ec4:	4620      	mov	r0, r4
    3ec6:	4b3b      	ldr	r3, [pc, #236]	; (3fb4 <main+0x56c>)
    3ec8:	4798      	blx	r3
		
		char str5[120] = {};
    3eca:	f507 7312 	add.w	r3, r7, #584	; 0x248
    3ece:	4618      	mov	r0, r3
    3ed0:	2378      	movs	r3, #120	; 0x78
    3ed2:	461a      	mov	r2, r3
    3ed4:	2100      	movs	r1, #0
    3ed6:	4b38      	ldr	r3, [pc, #224]	; (3fb8 <main+0x570>)
    3ed8:	4798      	blx	r3
		sprintf(str5, "Sensor 5: X=%.2f; Y=%.2f;  Z=%.2f; Temp = %.2f\n", sensor5.data.x, sensor5.data.y, sensor5.data.z, sensor5.data.t);
    3eda:	4b40      	ldr	r3, [pc, #256]	; (3fdc <main+0x594>)
    3edc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    3ede:	4b38      	ldr	r3, [pc, #224]	; (3fc0 <main+0x578>)
    3ee0:	4610      	mov	r0, r2
    3ee2:	4798      	blx	r3
    3ee4:	4682      	mov	sl, r0
    3ee6:	468b      	mov	fp, r1
    3ee8:	4b3c      	ldr	r3, [pc, #240]	; (3fdc <main+0x594>)
    3eea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    3eec:	4b34      	ldr	r3, [pc, #208]	; (3fc0 <main+0x578>)
    3eee:	4610      	mov	r0, r2
    3ef0:	4798      	blx	r3
    3ef2:	4604      	mov	r4, r0
    3ef4:	460d      	mov	r5, r1
    3ef6:	4b39      	ldr	r3, [pc, #228]	; (3fdc <main+0x594>)
    3ef8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    3efa:	4b31      	ldr	r3, [pc, #196]	; (3fc0 <main+0x578>)
    3efc:	4610      	mov	r0, r2
    3efe:	4798      	blx	r3
    3f00:	4680      	mov	r8, r0
    3f02:	4689      	mov	r9, r1
    3f04:	4b35      	ldr	r3, [pc, #212]	; (3fdc <main+0x594>)
    3f06:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    3f08:	4b2d      	ldr	r3, [pc, #180]	; (3fc0 <main+0x578>)
    3f0a:	4610      	mov	r0, r2
    3f0c:	4798      	blx	r3
    3f0e:	4602      	mov	r2, r0
    3f10:	460b      	mov	r3, r1
    3f12:	f507 7012 	add.w	r0, r7, #584	; 0x248
    3f16:	e9cd 2304 	strd	r2, r3, [sp, #16]
    3f1a:	e9cd 8902 	strd	r8, r9, [sp, #8]
    3f1e:	e9cd 4500 	strd	r4, r5, [sp]
    3f22:	4652      	mov	r2, sl
    3f24:	465b      	mov	r3, fp
    3f26:	492e      	ldr	r1, [pc, #184]	; (3fe0 <main+0x598>)
    3f28:	4c27      	ldr	r4, [pc, #156]	; (3fc8 <main+0x580>)
    3f2a:	47a0      	blx	r4
		io_write(debug_io, (uint8_t *)str5, strlen(str5));
    3f2c:	4b1f      	ldr	r3, [pc, #124]	; (3fac <main+0x564>)
    3f2e:	681c      	ldr	r4, [r3, #0]
    3f30:	f507 7312 	add.w	r3, r7, #584	; 0x248
    3f34:	4618      	mov	r0, r3
    3f36:	4b1e      	ldr	r3, [pc, #120]	; (3fb0 <main+0x568>)
    3f38:	4798      	blx	r3
    3f3a:	4603      	mov	r3, r0
    3f3c:	b29a      	uxth	r2, r3
    3f3e:	f507 7312 	add.w	r3, r7, #584	; 0x248
    3f42:	4619      	mov	r1, r3
    3f44:	4620      	mov	r0, r4
    3f46:	4b1b      	ldr	r3, [pc, #108]	; (3fb4 <main+0x56c>)
    3f48:	4798      	blx	r3
		
		char str6[120] = {};
    3f4a:	f507 7330 	add.w	r3, r7, #704	; 0x2c0
    3f4e:	4618      	mov	r0, r3
    3f50:	2378      	movs	r3, #120	; 0x78
    3f52:	461a      	mov	r2, r3
    3f54:	2100      	movs	r1, #0
    3f56:	4b18      	ldr	r3, [pc, #96]	; (3fb8 <main+0x570>)
    3f58:	4798      	blx	r3
		sprintf(str6, "Sensor 6: X=%.2f; Y=%.2f;  Z=%.2f; Temp = %.2f\n", sensor6.data.x, sensor6.data.y, sensor6.data.z, sensor6.data.t);
    3f5a:	4b22      	ldr	r3, [pc, #136]	; (3fe4 <main+0x59c>)
    3f5c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    3f5e:	4b18      	ldr	r3, [pc, #96]	; (3fc0 <main+0x578>)
    3f60:	4610      	mov	r0, r2
    3f62:	4798      	blx	r3
    3f64:	4682      	mov	sl, r0
    3f66:	468b      	mov	fp, r1
    3f68:	4b1e      	ldr	r3, [pc, #120]	; (3fe4 <main+0x59c>)
    3f6a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    3f6c:	4b14      	ldr	r3, [pc, #80]	; (3fc0 <main+0x578>)
    3f6e:	4610      	mov	r0, r2
    3f70:	4798      	blx	r3
    3f72:	4604      	mov	r4, r0
    3f74:	460d      	mov	r5, r1
    3f76:	4b1b      	ldr	r3, [pc, #108]	; (3fe4 <main+0x59c>)
    3f78:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    3f7a:	4b11      	ldr	r3, [pc, #68]	; (3fc0 <main+0x578>)
    3f7c:	4610      	mov	r0, r2
    3f7e:	4798      	blx	r3
    3f80:	4680      	mov	r8, r0
    3f82:	4689      	mov	r9, r1
    3f84:	4b17      	ldr	r3, [pc, #92]	; (3fe4 <main+0x59c>)
    3f86:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    3f88:	4b0d      	ldr	r3, [pc, #52]	; (3fc0 <main+0x578>)
    3f8a:	4610      	mov	r0, r2
    3f8c:	4798      	blx	r3
    3f8e:	4602      	mov	r2, r0
    3f90:	460b      	mov	r3, r1
    3f92:	f507 7030 	add.w	r0, r7, #704	; 0x2c0
    3f96:	e9cd 2304 	strd	r2, r3, [sp, #16]
    3f9a:	e9cd 8902 	strd	r8, r9, [sp, #8]
    3f9e:	e9cd 4500 	strd	r4, r5, [sp]
    3fa2:	4652      	mov	r2, sl
    3fa4:	465b      	mov	r3, fp
    3fa6:	4910      	ldr	r1, [pc, #64]	; (3fe8 <main+0x5a0>)
    3fa8:	e020      	b.n	3fec <main+0x5a4>
    3faa:	bf00      	nop
    3fac:	20000bcc 	.word	0x20000bcc
    3fb0:	00006241 	.word	0x00006241
    3fb4:	00000e09 	.word	0x00000e09
    3fb8:	00006151 	.word	0x00006151
    3fbc:	20000d90 	.word	0x20000d90
    3fc0:	00005925 	.word	0x00005925
    3fc4:	0000a0a0 	.word	0x0000a0a0
    3fc8:	000061ed 	.word	0x000061ed
    3fcc:	20000b74 	.word	0x20000b74
    3fd0:	0000a0d0 	.word	0x0000a0d0
    3fd4:	20000c88 	.word	0x20000c88
    3fd8:	0000a100 	.word	0x0000a100
    3fdc:	20000c30 	.word	0x20000c30
    3fe0:	0000a130 	.word	0x0000a130
    3fe4:	20000b1c 	.word	0x20000b1c
    3fe8:	0000a160 	.word	0x0000a160
    3fec:	4c7d      	ldr	r4, [pc, #500]	; (41e4 <main+0x79c>)
    3fee:	47a0      	blx	r4
		io_write(debug_io, (uint8_t *)str6, strlen(str6));
    3ff0:	4b7d      	ldr	r3, [pc, #500]	; (41e8 <main+0x7a0>)
    3ff2:	681c      	ldr	r4, [r3, #0]
    3ff4:	f507 7330 	add.w	r3, r7, #704	; 0x2c0
    3ff8:	4618      	mov	r0, r3
    3ffa:	4b7c      	ldr	r3, [pc, #496]	; (41ec <main+0x7a4>)
    3ffc:	4798      	blx	r3
    3ffe:	4603      	mov	r3, r0
    4000:	b29a      	uxth	r2, r3
    4002:	f507 7330 	add.w	r3, r7, #704	; 0x2c0
    4006:	4619      	mov	r1, r3
    4008:	4620      	mov	r0, r4
    400a:	4b79      	ldr	r3, [pc, #484]	; (41f0 <main+0x7a8>)
    400c:	4798      	blx	r3
		
		char str7[120] = {};
    400e:	f507 734e 	add.w	r3, r7, #824	; 0x338
    4012:	4618      	mov	r0, r3
    4014:	2378      	movs	r3, #120	; 0x78
    4016:	461a      	mov	r2, r3
    4018:	2100      	movs	r1, #0
    401a:	4b76      	ldr	r3, [pc, #472]	; (41f4 <main+0x7ac>)
    401c:	4798      	blx	r3
		sprintf(str7, "Sensor 7: X=%.2f; Y=%.2f;  Z=%.2f; Temp = %.2f\n", sensor7.data.x, sensor7.data.y, sensor7.data.z, sensor7.data.t);
    401e:	4b76      	ldr	r3, [pc, #472]	; (41f8 <main+0x7b0>)
    4020:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    4022:	4b76      	ldr	r3, [pc, #472]	; (41fc <main+0x7b4>)
    4024:	4610      	mov	r0, r2
    4026:	4798      	blx	r3
    4028:	4682      	mov	sl, r0
    402a:	468b      	mov	fp, r1
    402c:	4b72      	ldr	r3, [pc, #456]	; (41f8 <main+0x7b0>)
    402e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    4030:	4b72      	ldr	r3, [pc, #456]	; (41fc <main+0x7b4>)
    4032:	4610      	mov	r0, r2
    4034:	4798      	blx	r3
    4036:	4604      	mov	r4, r0
    4038:	460d      	mov	r5, r1
    403a:	4b6f      	ldr	r3, [pc, #444]	; (41f8 <main+0x7b0>)
    403c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    403e:	4b6f      	ldr	r3, [pc, #444]	; (41fc <main+0x7b4>)
    4040:	4610      	mov	r0, r2
    4042:	4798      	blx	r3
    4044:	4680      	mov	r8, r0
    4046:	4689      	mov	r9, r1
    4048:	4b6b      	ldr	r3, [pc, #428]	; (41f8 <main+0x7b0>)
    404a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    404c:	4b6b      	ldr	r3, [pc, #428]	; (41fc <main+0x7b4>)
    404e:	4610      	mov	r0, r2
    4050:	4798      	blx	r3
    4052:	4602      	mov	r2, r0
    4054:	460b      	mov	r3, r1
    4056:	f507 704e 	add.w	r0, r7, #824	; 0x338
    405a:	e9cd 2304 	strd	r2, r3, [sp, #16]
    405e:	e9cd 8902 	strd	r8, r9, [sp, #8]
    4062:	e9cd 4500 	strd	r4, r5, [sp]
    4066:	4652      	mov	r2, sl
    4068:	465b      	mov	r3, fp
    406a:	4965      	ldr	r1, [pc, #404]	; (4200 <main+0x7b8>)
    406c:	4c5d      	ldr	r4, [pc, #372]	; (41e4 <main+0x79c>)
    406e:	47a0      	blx	r4
		io_write(debug_io, (uint8_t *)str7, strlen(str7));
    4070:	4b5d      	ldr	r3, [pc, #372]	; (41e8 <main+0x7a0>)
    4072:	681c      	ldr	r4, [r3, #0]
    4074:	f507 734e 	add.w	r3, r7, #824	; 0x338
    4078:	4618      	mov	r0, r3
    407a:	4b5c      	ldr	r3, [pc, #368]	; (41ec <main+0x7a4>)
    407c:	4798      	blx	r3
    407e:	4603      	mov	r3, r0
    4080:	b29a      	uxth	r2, r3
    4082:	f507 734e 	add.w	r3, r7, #824	; 0x338
    4086:	4619      	mov	r1, r3
    4088:	4620      	mov	r0, r4
    408a:	4b59      	ldr	r3, [pc, #356]	; (41f0 <main+0x7a8>)
    408c:	4798      	blx	r3
		
		char str8[120] = {};
    408e:	f507 736c 	add.w	r3, r7, #944	; 0x3b0
    4092:	2278      	movs	r2, #120	; 0x78
    4094:	2100      	movs	r1, #0
    4096:	4618      	mov	r0, r3
    4098:	4b56      	ldr	r3, [pc, #344]	; (41f4 <main+0x7ac>)
    409a:	4798      	blx	r3
		sprintf(str8, "Sensor 8: X=%.2f; Y=%.2f;  Z=%.2f; Temp = %.2f\n", sensor8.data.x, sensor8.data.y, sensor8.data.z, sensor8.data.t);
    409c:	4b59      	ldr	r3, [pc, #356]	; (4204 <main+0x7bc>)
    409e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    40a0:	4b56      	ldr	r3, [pc, #344]	; (41fc <main+0x7b4>)
    40a2:	4610      	mov	r0, r2
    40a4:	4798      	blx	r3
    40a6:	4682      	mov	sl, r0
    40a8:	468b      	mov	fp, r1
    40aa:	4b56      	ldr	r3, [pc, #344]	; (4204 <main+0x7bc>)
    40ac:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    40ae:	4b53      	ldr	r3, [pc, #332]	; (41fc <main+0x7b4>)
    40b0:	4610      	mov	r0, r2
    40b2:	4798      	blx	r3
    40b4:	4604      	mov	r4, r0
    40b6:	460d      	mov	r5, r1
    40b8:	4b52      	ldr	r3, [pc, #328]	; (4204 <main+0x7bc>)
    40ba:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    40bc:	4b4f      	ldr	r3, [pc, #316]	; (41fc <main+0x7b4>)
    40be:	4610      	mov	r0, r2
    40c0:	4798      	blx	r3
    40c2:	4680      	mov	r8, r0
    40c4:	4689      	mov	r9, r1
    40c6:	4b4f      	ldr	r3, [pc, #316]	; (4204 <main+0x7bc>)
    40c8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    40ca:	4b4c      	ldr	r3, [pc, #304]	; (41fc <main+0x7b4>)
    40cc:	4610      	mov	r0, r2
    40ce:	4798      	blx	r3
    40d0:	4602      	mov	r2, r0
    40d2:	460b      	mov	r3, r1
    40d4:	f507 706c 	add.w	r0, r7, #944	; 0x3b0
    40d8:	e9cd 2304 	strd	r2, r3, [sp, #16]
    40dc:	e9cd 8902 	strd	r8, r9, [sp, #8]
    40e0:	e9cd 4500 	strd	r4, r5, [sp]
    40e4:	4652      	mov	r2, sl
    40e6:	465b      	mov	r3, fp
    40e8:	4947      	ldr	r1, [pc, #284]	; (4208 <main+0x7c0>)
    40ea:	4c3e      	ldr	r4, [pc, #248]	; (41e4 <main+0x79c>)
    40ec:	47a0      	blx	r4
		io_write(debug_io, (uint8_t *)str8, strlen(str8));
    40ee:	4b3e      	ldr	r3, [pc, #248]	; (41e8 <main+0x7a0>)
    40f0:	681c      	ldr	r4, [r3, #0]
    40f2:	f507 736c 	add.w	r3, r7, #944	; 0x3b0
    40f6:	4618      	mov	r0, r3
    40f8:	4b3c      	ldr	r3, [pc, #240]	; (41ec <main+0x7a4>)
    40fa:	4798      	blx	r3
    40fc:	4603      	mov	r3, r0
    40fe:	b29a      	uxth	r2, r3
    4100:	f507 736c 	add.w	r3, r7, #944	; 0x3b0
    4104:	4619      	mov	r1, r3
    4106:	4620      	mov	r0, r4
    4108:	4b39      	ldr	r3, [pc, #228]	; (41f0 <main+0x7a8>)
    410a:	4798      	blx	r3
				
		char str9[120] = {};
    410c:	f507 6385 	add.w	r3, r7, #1064	; 0x428
    4110:	2278      	movs	r2, #120	; 0x78
    4112:	2100      	movs	r1, #0
    4114:	4618      	mov	r0, r3
    4116:	4b37      	ldr	r3, [pc, #220]	; (41f4 <main+0x7ac>)
    4118:	4798      	blx	r3
		sprintf(str9, "Sensor 9: X=%.2f; Y=%.2f;  Z=%.2f; Temp = %.2f\n", sensor9.data.x, sensor9.data.y, sensor9.data.z, sensor9.data.t);
    411a:	4b3c      	ldr	r3, [pc, #240]	; (420c <main+0x7c4>)
    411c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    411e:	4b37      	ldr	r3, [pc, #220]	; (41fc <main+0x7b4>)
    4120:	4610      	mov	r0, r2
    4122:	4798      	blx	r3
    4124:	4682      	mov	sl, r0
    4126:	468b      	mov	fp, r1
    4128:	4b38      	ldr	r3, [pc, #224]	; (420c <main+0x7c4>)
    412a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    412c:	4b33      	ldr	r3, [pc, #204]	; (41fc <main+0x7b4>)
    412e:	4610      	mov	r0, r2
    4130:	4798      	blx	r3
    4132:	4604      	mov	r4, r0
    4134:	460d      	mov	r5, r1
    4136:	4b35      	ldr	r3, [pc, #212]	; (420c <main+0x7c4>)
    4138:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    413a:	4b30      	ldr	r3, [pc, #192]	; (41fc <main+0x7b4>)
    413c:	4610      	mov	r0, r2
    413e:	4798      	blx	r3
    4140:	4680      	mov	r8, r0
    4142:	4689      	mov	r9, r1
    4144:	4b31      	ldr	r3, [pc, #196]	; (420c <main+0x7c4>)
    4146:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    4148:	4b2c      	ldr	r3, [pc, #176]	; (41fc <main+0x7b4>)
    414a:	4610      	mov	r0, r2
    414c:	4798      	blx	r3
    414e:	4602      	mov	r2, r0
    4150:	460b      	mov	r3, r1
    4152:	f507 6085 	add.w	r0, r7, #1064	; 0x428
    4156:	e9cd 2304 	strd	r2, r3, [sp, #16]
    415a:	e9cd 8902 	strd	r8, r9, [sp, #8]
    415e:	e9cd 4500 	strd	r4, r5, [sp]
    4162:	4652      	mov	r2, sl
    4164:	465b      	mov	r3, fp
    4166:	492a      	ldr	r1, [pc, #168]	; (4210 <main+0x7c8>)
    4168:	4c1e      	ldr	r4, [pc, #120]	; (41e4 <main+0x79c>)
    416a:	47a0      	blx	r4
		io_write(debug_io, (uint8_t *)str9, strlen(str9));
    416c:	4b1e      	ldr	r3, [pc, #120]	; (41e8 <main+0x7a0>)
    416e:	681c      	ldr	r4, [r3, #0]
    4170:	f507 6385 	add.w	r3, r7, #1064	; 0x428
    4174:	4618      	mov	r0, r3
    4176:	4b1d      	ldr	r3, [pc, #116]	; (41ec <main+0x7a4>)
    4178:	4798      	blx	r3
    417a:	4603      	mov	r3, r0
    417c:	b29a      	uxth	r2, r3
    417e:	f507 6385 	add.w	r3, r7, #1064	; 0x428
    4182:	4619      	mov	r1, r3
    4184:	4620      	mov	r0, r4
    4186:	4b1a      	ldr	r3, [pc, #104]	; (41f0 <main+0x7a8>)
    4188:	4798      	blx	r3

		char str10[100] = {};
    418a:	1d3b      	adds	r3, r7, #4
    418c:	4618      	mov	r0, r3
    418e:	2364      	movs	r3, #100	; 0x64
    4190:	461a      	mov	r2, r3
    4192:	2100      	movs	r1, #0
    4194:	4b17      	ldr	r3, [pc, #92]	; (41f4 <main+0x7ac>)
    4196:	4798      	blx	r3
		sprintf(str10, "-------------------------------------------------------------\n");
    4198:	1d3b      	adds	r3, r7, #4
    419a:	4a1e      	ldr	r2, [pc, #120]	; (4214 <main+0x7cc>)
    419c:	461c      	mov	r4, r3
    419e:	4615      	mov	r5, r2
    41a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    41a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    41a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    41a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    41a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    41aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    41ac:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    41b0:	c407      	stmia	r4!, {r0, r1, r2}
    41b2:	8023      	strh	r3, [r4, #0]
    41b4:	3402      	adds	r4, #2
    41b6:	0c1b      	lsrs	r3, r3, #16
    41b8:	7023      	strb	r3, [r4, #0]
		io_write(debug_io, (uint8_t *)str10, strlen(str10));
    41ba:	4b0b      	ldr	r3, [pc, #44]	; (41e8 <main+0x7a0>)
    41bc:	681c      	ldr	r4, [r3, #0]
    41be:	1d3b      	adds	r3, r7, #4
    41c0:	4618      	mov	r0, r3
    41c2:	4b0a      	ldr	r3, [pc, #40]	; (41ec <main+0x7a4>)
    41c4:	4798      	blx	r3
    41c6:	4603      	mov	r3, r0
    41c8:	b29a      	uxth	r2, r3
    41ca:	1d3b      	adds	r3, r7, #4
    41cc:	4619      	mov	r1, r3
    41ce:	4620      	mov	r0, r4
    41d0:	4b07      	ldr	r3, [pc, #28]	; (41f0 <main+0x7a8>)
    41d2:	4798      	blx	r3
		//delay_ms(1000);
		new_data = false; 
    41d4:	4b10      	ldr	r3, [pc, #64]	; (4218 <main+0x7d0>)
    41d6:	2200      	movs	r2, #0
    41d8:	701a      	strb	r2, [r3, #0]
		triggered = false;
    41da:	4b10      	ldr	r3, [pc, #64]	; (421c <main+0x7d4>)
    41dc:	2200      	movs	r2, #0
    41de:	701a      	strb	r2, [r3, #0]
	if (triggered == false)	{
    41e0:	e519      	b.n	3c16 <main+0x1ce>
    41e2:	bf00      	nop
    41e4:	000061ed 	.word	0x000061ed
    41e8:	20000bcc 	.word	0x20000bcc
    41ec:	00006241 	.word	0x00006241
    41f0:	00000e09 	.word	0x00000e09
    41f4:	00006151 	.word	0x00006151
    41f8:	20000abc 	.word	0x20000abc
    41fc:	00005925 	.word	0x00005925
    4200:	0000a190 	.word	0x0000a190
    4204:	20000d38 	.word	0x20000d38
    4208:	0000a1c0 	.word	0x0000a1c0
    420c:	20000bd4 	.word	0x20000bd4
    4210:	0000a1f0 	.word	0x0000a1f0
    4214:	0000a220 	.word	0x0000a220
    4218:	20000ab8 	.word	0x20000ab8
    421c:	20000c2c 	.word	0x20000c2c

00004220 <initialize>:
#include <Melexis/MLX90393_microchip.h>
#include <utils.h>
#include <utils_assert.h>

void initialize(struct MLX90393 *hall_sensor) {
    4220:	b580      	push	{r7, lr}
    4222:	b082      	sub	sp, #8
    4224:	af00      	add	r7, sp, #0
    4226:	6078      	str	r0, [r7, #4]
    hall_sensor->I2C_prefix = 0;
    4228:	687b      	ldr	r3, [r7, #4]
    422a:	2200      	movs	r2, #0
    422c:	705a      	strb	r2, [r3, #1]
    hall_sensor->I2C_address = 0;
    422e:	687b      	ldr	r3, [r7, #4]
    4230:	2200      	movs	r2, #0
    4232:	701a      	strb	r2, [r3, #0]

    //i2c_m_sync_get_io_descriptor(&I2C_0, &bmx_io); // not necessairy  

    // gain steps derived from data sheet section 15.1.4 tables
    hall_sensor->gain_multipliers[0] = 5.f;
    4234:	687b      	ldr	r3, [r7, #4]
    4236:	4a16      	ldr	r2, [pc, #88]	; (4290 <initialize+0x70>)
    4238:	609a      	str	r2, [r3, #8]
    hall_sensor->gain_multipliers[1] = 4.f;
    423a:	687b      	ldr	r3, [r7, #4]
    423c:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
    4240:	60da      	str	r2, [r3, #12]
    hall_sensor->gain_multipliers[2] = 3.f;
    4242:	687b      	ldr	r3, [r7, #4]
    4244:	4a13      	ldr	r2, [pc, #76]	; (4294 <initialize+0x74>)
    4246:	611a      	str	r2, [r3, #16]
    hall_sensor->gain_multipliers[3] = 2.5f;
    4248:	687b      	ldr	r3, [r7, #4]
    424a:	4a13      	ldr	r2, [pc, #76]	; (4298 <initialize+0x78>)
    424c:	615a      	str	r2, [r3, #20]
    hall_sensor->gain_multipliers[4] = 2.f;
    424e:	687b      	ldr	r3, [r7, #4]
    4250:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    4254:	619a      	str	r2, [r3, #24]
    hall_sensor->gain_multipliers[5] = 1.66666667f;
    4256:	687b      	ldr	r3, [r7, #4]
    4258:	4a10      	ldr	r2, [pc, #64]	; (429c <initialize+0x7c>)
    425a:	61da      	str	r2, [r3, #28]
    hall_sensor->gain_multipliers[6] = 1.33333333f;
    425c:	687b      	ldr	r3, [r7, #4]
    425e:	4a10      	ldr	r2, [pc, #64]	; (42a0 <initialize+0x80>)
    4260:	621a      	str	r2, [r3, #32]
    hall_sensor->gain_multipliers[7] = 1.f;
    4262:	687b      	ldr	r3, [r7, #4]
    4264:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
    4268:	625a      	str	r2, [r3, #36]	; 0x24

    // for hallconf = 0
    hall_sensor->base_xy_sens_hc0 = 0.196f;
    426a:	687b      	ldr	r3, [r7, #4]
    426c:	4a0d      	ldr	r2, [pc, #52]	; (42a4 <initialize+0x84>)
    426e:	629a      	str	r2, [r3, #40]	; 0x28
    hall_sensor->base_z_sens_hc0 = 0.316f;
    4270:	687b      	ldr	r3, [r7, #4]
    4272:	4a0d      	ldr	r2, [pc, #52]	; (42a8 <initialize+0x88>)
    4274:	62da      	str	r2, [r3, #44]	; 0x2c
    // for hallconf = 0xc
    hall_sensor->base_xy_sens_hc0xc = 0.150f;
    4276:	687b      	ldr	r3, [r7, #4]
    4278:	4a0c      	ldr	r2, [pc, #48]	; (42ac <initialize+0x8c>)
    427a:	631a      	str	r2, [r3, #48]	; 0x30
    hall_sensor->base_z_sens_hc0xc = 0.242f;
    427c:	687b      	ldr	r3, [r7, #4]
    427e:	4a0c      	ldr	r2, [pc, #48]	; (42b0 <initialize+0x90>)
    4280:	635a      	str	r2, [r3, #52]	; 0x34

    cache_invalidate(hall_sensor);
    4282:	6878      	ldr	r0, [r7, #4]
    4284:	4b0b      	ldr	r3, [pc, #44]	; (42b4 <initialize+0x94>)
    4286:	4798      	blx	r3
 
}
    4288:	bf00      	nop
    428a:	3708      	adds	r7, #8
    428c:	46bd      	mov	sp, r7
    428e:	bd80      	pop	{r7, pc}
    4290:	40a00000 	.word	0x40a00000
    4294:	40400000 	.word	0x40400000
    4298:	40200000 	.word	0x40200000
    429c:	3fd55555 	.word	0x3fd55555
    42a0:	3faaaaab 	.word	0x3faaaaab
    42a4:	3e48b439 	.word	0x3e48b439
    42a8:	3ea1cac1 	.word	0x3ea1cac1
    42ac:	3e19999a 	.word	0x3e19999a
    42b0:	3e77ced9 	.word	0x3e77ced9
    42b4:	000046dd 	.word	0x000046dd

000042b8 <select_prefix>:

uint8_t select_prefix(struct MLX90393 *hall_sensor, int order_code_last_digit)
{
    42b8:	b480      	push	{r7}
    42ba:	b083      	sub	sp, #12
    42bc:	af00      	add	r7, sp, #0
    42be:	6078      	str	r0, [r7, #4]
    42c0:	6039      	str	r1, [r7, #0]
    switch(order_code_last_digit){
    42c2:	683b      	ldr	r3, [r7, #0]
    42c4:	3b01      	subs	r3, #1
    42c6:	2b03      	cmp	r3, #3
    42c8:	d81a      	bhi.n	4300 <select_prefix+0x48>
    42ca:	a201      	add	r2, pc, #4	; (adr r2, 42d0 <select_prefix+0x18>)
    42cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    42d0:	000042e1 	.word	0x000042e1
    42d4:	000042e9 	.word	0x000042e9
    42d8:	000042f1 	.word	0x000042f1
    42dc:	000042f9 	.word	0x000042f9
        case 1: 
          hall_sensor->I2C_prefix = I2C_PREFIX_011 << 2;
    42e0:	687b      	ldr	r3, [r7, #4]
    42e2:	220c      	movs	r2, #12
    42e4:	705a      	strb	r2, [r3, #1]
          break;//I2C_PREFIX_011 << 3;
    42e6:	e00b      	b.n	4300 <select_prefix+0x48>
        case 2: 
          hall_sensor->I2C_prefix = I2C_PREFIX_012 << 2;
    42e8:	687b      	ldr	r3, [r7, #4]
    42ea:	2210      	movs	r2, #16
    42ec:	705a      	strb	r2, [r3, #1]
          break;//I2C_PREFIX_012 << 2;
    42ee:	e007      	b.n	4300 <select_prefix+0x48>
        case 3: 
          hall_sensor->I2C_prefix = I2C_PREFIX_013 << 2;
    42f0:	687b      	ldr	r3, [r7, #4]
    42f2:	2214      	movs	r2, #20
    42f4:	705a      	strb	r2, [r3, #1]
          break;//I2C_PREFIX_013 << 1;
    42f6:	e003      	b.n	4300 <select_prefix+0x48>
        case 4: 
          hall_sensor->I2C_prefix = I2C_PREFIX_014 << 2;
    42f8:	687b      	ldr	r3, [r7, #4]
    42fa:	2218      	movs	r2, #24
    42fc:	705a      	strb	r2, [r3, #1]
          break;//I2C_PREFIX_014 << 1;
    42fe:	bf00      	nop
    }
    return hall_sensor->I2C_prefix;
    4300:	687b      	ldr	r3, [r7, #4]
    4302:	785b      	ldrb	r3, [r3, #1]
}
    4304:	4618      	mov	r0, r3
    4306:	370c      	adds	r7, #12
    4308:	46bd      	mov	sp, r7
    430a:	f85d 7b04 	ldr.w	r7, [sp], #4
    430e:	4770      	bx	lr

00004310 <begin>:

uint8_t begin(struct MLX90393 *hall_sensor, int order_code_last_digit, uint8_t A1, uint8_t A0, bool DRDY, struct io_descriptor *io) //int DRDY_pin, TwoWire &wirePort
{
    4310:	b590      	push	{r4, r7, lr}
    4312:	b089      	sub	sp, #36	; 0x24
    4314:	af02      	add	r7, sp, #8
    4316:	60f8      	str	r0, [r7, #12]
    4318:	60b9      	str	r1, [r7, #8]
    431a:	4611      	mov	r1, r2
    431c:	461a      	mov	r2, r3
    431e:	460b      	mov	r3, r1
    4320:	71fb      	strb	r3, [r7, #7]
    4322:	4613      	mov	r3, r2
    4324:	71bb      	strb	r3, [r7, #6]
  select_prefix(hall_sensor, order_code_last_digit);
    4326:	68b9      	ldr	r1, [r7, #8]
    4328:	68f8      	ldr	r0, [r7, #12]
    432a:	4b32      	ldr	r3, [pc, #200]	; (43f4 <begin+0xe4>)
    432c:	4798      	blx	r3
  hall_sensor->I2C_address = hall_sensor->I2C_prefix | (A1?2:0) | (A0?1:0);
    432e:	68fb      	ldr	r3, [r7, #12]
    4330:	785b      	ldrb	r3, [r3, #1]
    4332:	b25a      	sxtb	r2, r3
    4334:	79fb      	ldrb	r3, [r7, #7]
    4336:	2b00      	cmp	r3, #0
    4338:	d001      	beq.n	433e <begin+0x2e>
    433a:	2302      	movs	r3, #2
    433c:	e000      	b.n	4340 <begin+0x30>
    433e:	2300      	movs	r3, #0
    4340:	4313      	orrs	r3, r2
    4342:	b25a      	sxtb	r2, r3
    4344:	79bb      	ldrb	r3, [r7, #6]
    4346:	2b00      	cmp	r3, #0
    4348:	bf14      	ite	ne
    434a:	2301      	movne	r3, #1
    434c:	2300      	moveq	r3, #0
    434e:	b2db      	uxtb	r3, r3
    4350:	b25b      	sxtb	r3, r3
    4352:	4313      	orrs	r3, r2
    4354:	b25b      	sxtb	r3, r3
    4356:	b2da      	uxtb	r2, r3
    4358:	68fb      	ldr	r3, [r7, #12]
    435a:	701a      	strb	r2, [r3, #0]
  hall_sensor->DRDY_pin = DRDY;
    435c:	68fb      	ldr	r3, [r7, #12]
    435e:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
    4362:	709a      	strb	r2, [r3, #2]
  /*
   implement your implementation of interrupt pin here 
  */

  //tbd
  exit_command(hall_sensor, io);
    4364:	6af9      	ldr	r1, [r7, #44]	; 0x2c
    4366:	68f8      	ldr	r0, [r7, #12]
    4368:	4b23      	ldr	r3, [pc, #140]	; (43f8 <begin+0xe8>)
    436a:	4798      	blx	r3
  uint8_t status1 = checkStatus(reset(hall_sensor, io));
    436c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
    436e:	68f8      	ldr	r0, [r7, #12]
    4370:	4b22      	ldr	r3, [pc, #136]	; (43fc <begin+0xec>)
    4372:	4798      	blx	r3
    4374:	4603      	mov	r3, r0
    4376:	4618      	mov	r0, r3
    4378:	4b21      	ldr	r3, [pc, #132]	; (4400 <begin+0xf0>)
    437a:	4798      	blx	r3
    437c:	4603      	mov	r3, r0
    437e:	75fb      	strb	r3, [r7, #23]
  uint8_t status2 = setGainSel(hall_sensor, 3, io); //7
    4380:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    4382:	2103      	movs	r1, #3
    4384:	68f8      	ldr	r0, [r7, #12]
    4386:	4b1f      	ldr	r3, [pc, #124]	; (4404 <begin+0xf4>)
    4388:	4798      	blx	r3
    438a:	4603      	mov	r3, r0
    438c:	75bb      	strb	r3, [r7, #22]
  uint8_t status3 = setResolution(hall_sensor, 1, 1, 1, io); //0,0,0
    438e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    4390:	9300      	str	r3, [sp, #0]
    4392:	2301      	movs	r3, #1
    4394:	2201      	movs	r2, #1
    4396:	2101      	movs	r1, #1
    4398:	68f8      	ldr	r0, [r7, #12]
    439a:	4c1b      	ldr	r4, [pc, #108]	; (4408 <begin+0xf8>)
    439c:	47a0      	blx	r4
    439e:	4603      	mov	r3, r0
    43a0:	757b      	strb	r3, [r7, #21]
  uint8_t status4 = setOverSampling(hall_sensor, 2, io); //3
    43a2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    43a4:	2102      	movs	r1, #2
    43a6:	68f8      	ldr	r0, [r7, #12]
    43a8:	4b18      	ldr	r3, [pc, #96]	; (440c <begin+0xfc>)
    43aa:	4798      	blx	r3
    43ac:	4603      	mov	r3, r0
    43ae:	753b      	strb	r3, [r7, #20]
  uint8_t status5 = setDigitalFiltering(hall_sensor, 2, io); //7
    43b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    43b2:	2102      	movs	r1, #2
    43b4:	68f8      	ldr	r0, [r7, #12]
    43b6:	4b16      	ldr	r3, [pc, #88]	; (4410 <begin+0x100>)
    43b8:	4798      	blx	r3
    43ba:	4603      	mov	r3, r0
    43bc:	74fb      	strb	r3, [r7, #19]
  uint8_t status6 = setTemperatureCompensation(hall_sensor, 0, io);//0
    43be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    43c0:	2100      	movs	r1, #0
    43c2:	68f8      	ldr	r0, [r7, #12]
    43c4:	4b13      	ldr	r3, [pc, #76]	; (4414 <begin+0x104>)
    43c6:	4798      	blx	r3
    43c8:	4603      	mov	r3, r0
    43ca:	74bb      	strb	r3, [r7, #18]

  return status1 | status2 | status3 | status4 | status5 | status6;
    43cc:	7dfa      	ldrb	r2, [r7, #23]
    43ce:	7dbb      	ldrb	r3, [r7, #22]
    43d0:	4313      	orrs	r3, r2
    43d2:	b2da      	uxtb	r2, r3
    43d4:	7d7b      	ldrb	r3, [r7, #21]
    43d6:	4313      	orrs	r3, r2
    43d8:	b2da      	uxtb	r2, r3
    43da:	7d3b      	ldrb	r3, [r7, #20]
    43dc:	4313      	orrs	r3, r2
    43de:	b2da      	uxtb	r2, r3
    43e0:	7cfb      	ldrb	r3, [r7, #19]
    43e2:	4313      	orrs	r3, r2
    43e4:	b2da      	uxtb	r2, r3
    43e6:	7cbb      	ldrb	r3, [r7, #18]
    43e8:	4313      	orrs	r3, r2
    43ea:	b2db      	uxtb	r3, r3
}
    43ec:	4618      	mov	r0, r3
    43ee:	371c      	adds	r7, #28
    43f0:	46bd      	mov	sp, r7
    43f2:	bd90      	pop	{r4, r7, pc}
    43f4:	000042b9 	.word	0x000042b9
    43f8:	00004b71 	.word	0x00004b71
    43fc:	00004801 	.word	0x00004801
    4400:	000053a1 	.word	0x000053a1
    4404:	0000483d 	.word	0x0000483d
    4408:	000048b9 	.word	0x000048b9
    440c:	0000496d 	.word	0x0000496d
    4410:	000049e9 	.word	0x000049e9
    4414:	00004a65 	.word	0x00004a65

00004418 <sendCommand>:

//sensor communication

uint8_t sendCommand(struct MLX90393 *hall_sensor, uint8_t cmd, struct io_descriptor *io)
{
    4418:	b590      	push	{r4, r7, lr}
    441a:	b087      	sub	sp, #28
    441c:	af00      	add	r7, sp, #0
    441e:	60f8      	str	r0, [r7, #12]
    4420:	460b      	mov	r3, r1
    4422:	607a      	str	r2, [r7, #4]
    4424:	72fb      	strb	r3, [r7, #11]
  
  i2c_m_sync_set_slaveaddr(&I2C_0, hall_sensor->I2C_address, I2C_M_SEVEN);
    4426:	68fb      	ldr	r3, [r7, #12]
    4428:	781b      	ldrb	r3, [r3, #0]
    442a:	b21b      	sxth	r3, r3
    442c:	f44f 6200 	mov.w	r2, #2048	; 0x800
    4430:	4619      	mov	r1, r3
    4432:	480a      	ldr	r0, [pc, #40]	; (445c <sendCommand+0x44>)
    4434:	4b0a      	ldr	r3, [pc, #40]	; (4460 <sendCommand+0x48>)
    4436:	4798      	blx	r3
  int32_t ret;

  uint8_t buffer_answer[1];
  ret = i2c_m_sync_cmd_write_easy(io, cmd, (uint8_t *)buffer_answer, (uint16_t) 1);
    4438:	f107 0210 	add.w	r2, r7, #16
    443c:	7af9      	ldrb	r1, [r7, #11]
    443e:	2301      	movs	r3, #1
    4440:	6878      	ldr	r0, [r7, #4]
    4442:	4c08      	ldr	r4, [pc, #32]	; (4464 <sendCommand+0x4c>)
    4444:	47a0      	blx	r4
    4446:	6178      	str	r0, [r7, #20]
  
  if (ret < 1) {return STATUS_ERROR;}
    4448:	697b      	ldr	r3, [r7, #20]
    444a:	2b00      	cmp	r3, #0
    444c:	dc01      	bgt.n	4452 <sendCommand+0x3a>
    444e:	23ff      	movs	r3, #255	; 0xff
    4450:	e000      	b.n	4454 <sendCommand+0x3c>
  return buffer_answer[0];
    4452:	7c3b      	ldrb	r3, [r7, #16]
  
}
    4454:	4618      	mov	r0, r3
    4456:	371c      	adds	r7, #28
    4458:	46bd      	mov	sp, r7
    445a:	bd90      	pop	{r4, r7, pc}
    445c:	20000a6c 	.word	0x20000a6c
    4460:	00000dad 	.word	0x00000dad
    4464:	00004595 	.word	0x00004595

00004468 <readRegister>:

//Buffer muss geprft werden
uint8_t readRegister(struct MLX90393 *hall_sensor, uint8_t address, uint16_t *data, struct io_descriptor *io)
{
    4468:	b590      	push	{r4, r7, lr}
    446a:	b08b      	sub	sp, #44	; 0x2c
    446c:	af02      	add	r7, sp, #8
    446e:	60f8      	str	r0, [r7, #12]
    4470:	607a      	str	r2, [r7, #4]
    4472:	603b      	str	r3, [r7, #0]
    4474:	460b      	mov	r3, r1
    4476:	72fb      	strb	r3, [r7, #11]
  i2c_m_sync_set_slaveaddr(&I2C_0, hall_sensor->I2C_address, I2C_M_SEVEN);
    4478:	68fb      	ldr	r3, [r7, #12]
    447a:	781b      	ldrb	r3, [r3, #0]
    447c:	b21b      	sxth	r3, r3
    447e:	f44f 6200 	mov.w	r2, #2048	; 0x800
    4482:	4619      	mov	r1, r3
    4484:	4819      	ldr	r0, [pc, #100]	; (44ec <readRegister+0x84>)
    4486:	4b1a      	ldr	r3, [pc, #104]	; (44f0 <readRegister+0x88>)
    4488:	4798      	blx	r3
  
  int32_t ret;
  uint8_t cmd = CMD_READ_REGISTER;
    448a:	2350      	movs	r3, #80	; 0x50
    448c:	77fb      	strb	r3, [r7, #31]
  uint8_t reg_adress = (address & 0x3f)<<2;
    448e:	7afb      	ldrb	r3, [r7, #11]
    4490:	009b      	lsls	r3, r3, #2
    4492:	77bb      	strb	r3, [r7, #30]
  uint8_t buffer[3];

  ret = i2c_m_sync_reg_read_easy(io, cmd, reg_adress, (uint8_t *)buffer, (uint16_t) 3);
    4494:	f107 0010 	add.w	r0, r7, #16
    4498:	7fba      	ldrb	r2, [r7, #30]
    449a:	7ff9      	ldrb	r1, [r7, #31]
    449c:	2303      	movs	r3, #3
    449e:	9300      	str	r3, [sp, #0]
    44a0:	4603      	mov	r3, r0
    44a2:	6838      	ldr	r0, [r7, #0]
    44a4:	4c13      	ldr	r4, [pc, #76]	; (44f4 <readRegister+0x8c>)
    44a6:	47a0      	blx	r4
    44a8:	61b8      	str	r0, [r7, #24]
  if (ret < 1) {return STATUS_ERROR;}
    44aa:	69bb      	ldr	r3, [r7, #24]
    44ac:	2b00      	cmp	r3, #0
    44ae:	dc01      	bgt.n	44b4 <readRegister+0x4c>
    44b0:	23ff      	movs	r3, #255	; 0xff
    44b2:	e017      	b.n	44e4 <readRegister+0x7c>
  
  uint8_t status = buffer[0];
    44b4:	7c3b      	ldrb	r3, [r7, #16]
    44b6:	75fb      	strb	r3, [r7, #23]
  uint8_t b_h = buffer[1];
    44b8:	7c7b      	ldrb	r3, [r7, #17]
    44ba:	75bb      	strb	r3, [r7, #22]
  uint8_t b_l = buffer[2];
    44bc:	7cbb      	ldrb	r3, [r7, #18]
    44be:	757b      	strb	r3, [r7, #21]

  *(data) = ((uint16_t) b_h <<8) | b_l;
    44c0:	7dbb      	ldrb	r3, [r7, #22]
    44c2:	021b      	lsls	r3, r3, #8
    44c4:	b21a      	sxth	r2, r3
    44c6:	7d7b      	ldrb	r3, [r7, #21]
    44c8:	b21b      	sxth	r3, r3
    44ca:	4313      	orrs	r3, r2
    44cc:	b21b      	sxth	r3, r3
    44ce:	b29a      	uxth	r2, r3
    44d0:	687b      	ldr	r3, [r7, #4]
    44d2:	801a      	strh	r2, [r3, #0]
  cache_set(hall_sensor, address, *(data));
    44d4:	687b      	ldr	r3, [r7, #4]
    44d6:	881a      	ldrh	r2, [r3, #0]
    44d8:	7afb      	ldrb	r3, [r7, #11]
    44da:	4619      	mov	r1, r3
    44dc:	68f8      	ldr	r0, [r7, #12]
    44de:	4b06      	ldr	r3, [pc, #24]	; (44f8 <readRegister+0x90>)
    44e0:	4798      	blx	r3
  return status;
    44e2:	7dfb      	ldrb	r3, [r7, #23]
}
    44e4:	4618      	mov	r0, r3
    44e6:	3724      	adds	r7, #36	; 0x24
    44e8:	46bd      	mov	sp, r7
    44ea:	bd90      	pop	{r4, r7, pc}
    44ec:	20000a6c 	.word	0x20000a6c
    44f0:	00000dad 	.word	0x00000dad
    44f4:	000045f9 	.word	0x000045f9
    44f8:	00004735 	.word	0x00004735

000044fc <writeRegister>:

uint8_t writeRegister(struct MLX90393 *hall_sensor, uint8_t address, uint16_t data, struct io_descriptor *io)
{
    44fc:	b590      	push	{r4, r7, lr}
    44fe:	b08b      	sub	sp, #44	; 0x2c
    4500:	af02      	add	r7, sp, #8
    4502:	60f8      	str	r0, [r7, #12]
    4504:	607b      	str	r3, [r7, #4]
    4506:	460b      	mov	r3, r1
    4508:	72fb      	strb	r3, [r7, #11]
    450a:	4613      	mov	r3, r2
    450c:	813b      	strh	r3, [r7, #8]
  cache_invalidate_address(hall_sensor, address);
    450e:	7afb      	ldrb	r3, [r7, #11]
    4510:	4619      	mov	r1, r3
    4512:	68f8      	ldr	r0, [r7, #12]
    4514:	4b19      	ldr	r3, [pc, #100]	; (457c <writeRegister+0x80>)
    4516:	4798      	blx	r3

  i2c_m_sync_set_slaveaddr(&I2C_0, hall_sensor->I2C_address, I2C_M_SEVEN);
    4518:	68fb      	ldr	r3, [r7, #12]
    451a:	781b      	ldrb	r3, [r3, #0]
    451c:	b21b      	sxth	r3, r3
    451e:	f44f 6200 	mov.w	r2, #2048	; 0x800
    4522:	4619      	mov	r1, r3
    4524:	4816      	ldr	r0, [pc, #88]	; (4580 <writeRegister+0x84>)
    4526:	4b17      	ldr	r3, [pc, #92]	; (4584 <writeRegister+0x88>)
    4528:	4798      	blx	r3
  
  int32_t ret;
  uint8_t cmd = CMD_WRITE_REGISTER;
    452a:	2360      	movs	r3, #96	; 0x60
    452c:	77fb      	strb	r3, [r7, #31]
  uint8_t reg_adress = (address & 0x3f)<<2;
    452e:	7afb      	ldrb	r3, [r7, #11]
    4530:	009b      	lsls	r3, r3, #2
    4532:	77bb      	strb	r3, [r7, #30]
  uint8_t buffer_answer[1];
    
  ret = i2c_m_sync_reg_write_easy(io, cmd, data, reg_adress, (uint8_t *)buffer_answer);
    4534:	7fb8      	ldrb	r0, [r7, #30]
    4536:	893a      	ldrh	r2, [r7, #8]
    4538:	7ff9      	ldrb	r1, [r7, #31]
    453a:	f107 0314 	add.w	r3, r7, #20
    453e:	9300      	str	r3, [sp, #0]
    4540:	4603      	mov	r3, r0
    4542:	6878      	ldr	r0, [r7, #4]
    4544:	4c10      	ldr	r4, [pc, #64]	; (4588 <writeRegister+0x8c>)
    4546:	47a0      	blx	r4
    4548:	61b8      	str	r0, [r7, #24]
  
  if (ret < 1) {return STATUS_ERROR;}
    454a:	69bb      	ldr	r3, [r7, #24]
    454c:	2b00      	cmp	r3, #0
    454e:	dc01      	bgt.n	4554 <writeRegister+0x58>
    4550:	23ff      	movs	r3, #255	; 0xff
    4552:	e00f      	b.n	4574 <writeRegister+0x78>
  
  const uint8_t status = buffer_answer[0];
    4554:	7d3b      	ldrb	r3, [r7, #20]
    4556:	75fb      	strb	r3, [r7, #23]
  if (isOK(status)) {
    4558:	7dfb      	ldrb	r3, [r7, #23]
    455a:	4618      	mov	r0, r3
    455c:	4b0b      	ldr	r3, [pc, #44]	; (458c <writeRegister+0x90>)
    455e:	4798      	blx	r3
    4560:	4603      	mov	r3, r0
    4562:	2b00      	cmp	r3, #0
    4564:	d005      	beq.n	4572 <writeRegister+0x76>
    cache_set(hall_sensor, address, data);
    4566:	893a      	ldrh	r2, [r7, #8]
    4568:	7afb      	ldrb	r3, [r7, #11]
    456a:	4619      	mov	r1, r3
    456c:	68f8      	ldr	r0, [r7, #12]
    456e:	4b08      	ldr	r3, [pc, #32]	; (4590 <writeRegister+0x94>)
    4570:	4798      	blx	r3
  }
  return status;
    4572:	7dfb      	ldrb	r3, [r7, #23]
}
    4574:	4618      	mov	r0, r3
    4576:	3724      	adds	r7, #36	; 0x24
    4578:	46bd      	mov	sp, r7
    457a:	bd90      	pop	{r4, r7, pc}
    457c:	000046f9 	.word	0x000046f9
    4580:	20000a6c 	.word	0x20000a6c
    4584:	00000dad 	.word	0x00000dad
    4588:	00004661 	.word	0x00004661
    458c:	00005355 	.word	0x00005355
    4590:	00004735 	.word	0x00004735

00004594 <i2c_m_sync_cmd_write_easy>:

int32_t i2c_m_sync_cmd_write_easy(struct io_descriptor *io, const uint8_t cmd, const uint8_t *const buf_answer, const uint16_t length_answer)
{
    4594:	b580      	push	{r7, lr}
    4596:	b086      	sub	sp, #24
    4598:	af00      	add	r7, sp, #0
    459a:	60f8      	str	r0, [r7, #12]
    459c:	607a      	str	r2, [r7, #4]
    459e:	461a      	mov	r2, r3
    45a0:	460b      	mov	r3, r1
    45a2:	72fb      	strb	r3, [r7, #11]
    45a4:	4613      	mov	r3, r2
    45a6:	813b      	strh	r3, [r7, #8]
	int32_t ret;
	
	uint8_t buffer_write[1] = {cmd}; 
    45a8:	7afb      	ldrb	r3, [r7, #11]
    45aa:	743b      	strb	r3, [r7, #16]
	ret = io_write(io, (uint8_t *)buffer_write, 1);
    45ac:	f107 0310 	add.w	r3, r7, #16
    45b0:	2201      	movs	r2, #1
    45b2:	4619      	mov	r1, r3
    45b4:	68f8      	ldr	r0, [r7, #12]
    45b6:	4b0e      	ldr	r3, [pc, #56]	; (45f0 <i2c_m_sync_cmd_write_easy+0x5c>)
    45b8:	4798      	blx	r3
    45ba:	6178      	str	r0, [r7, #20]
	if (ret != 1) {return -1;}
    45bc:	697b      	ldr	r3, [r7, #20]
    45be:	2b01      	cmp	r3, #1
    45c0:	d002      	beq.n	45c8 <i2c_m_sync_cmd_write_easy+0x34>
    45c2:	f04f 33ff 	mov.w	r3, #4294967295
    45c6:	e00e      	b.n	45e6 <i2c_m_sync_cmd_write_easy+0x52>
	
	ret = io_read(io, (uint8_t *)buf_answer,length_answer);
    45c8:	893b      	ldrh	r3, [r7, #8]
    45ca:	461a      	mov	r2, r3
    45cc:	6879      	ldr	r1, [r7, #4]
    45ce:	68f8      	ldr	r0, [r7, #12]
    45d0:	4b08      	ldr	r3, [pc, #32]	; (45f4 <i2c_m_sync_cmd_write_easy+0x60>)
    45d2:	4798      	blx	r3
    45d4:	6178      	str	r0, [r7, #20]
	if (ret != length_answer) {return -1;}
    45d6:	893a      	ldrh	r2, [r7, #8]
    45d8:	697b      	ldr	r3, [r7, #20]
    45da:	429a      	cmp	r2, r3
    45dc:	d002      	beq.n	45e4 <i2c_m_sync_cmd_write_easy+0x50>
    45de:	f04f 33ff 	mov.w	r3, #4294967295
    45e2:	e000      	b.n	45e6 <i2c_m_sync_cmd_write_easy+0x52>
		
	return 1;
    45e4:	2301      	movs	r3, #1
}
    45e6:	4618      	mov	r0, r3
    45e8:	3718      	adds	r7, #24
    45ea:	46bd      	mov	sp, r7
    45ec:	bd80      	pop	{r7, pc}
    45ee:	bf00      	nop
    45f0:	00000e09 	.word	0x00000e09
    45f4:	00000e59 	.word	0x00000e59

000045f8 <i2c_m_sync_reg_read_easy>:

int32_t i2c_m_sync_reg_read_easy(struct io_descriptor *io, uint8_t cmd, uint8_t reg, const uint8_t *const buf_answer, const uint16_t length_answer)
{
    45f8:	b580      	push	{r7, lr}
    45fa:	b086      	sub	sp, #24
    45fc:	af00      	add	r7, sp, #0
    45fe:	60f8      	str	r0, [r7, #12]
    4600:	607b      	str	r3, [r7, #4]
    4602:	460b      	mov	r3, r1
    4604:	72fb      	strb	r3, [r7, #11]
    4606:	4613      	mov	r3, r2
    4608:	72bb      	strb	r3, [r7, #10]
	int32_t ret;
	uint8_t buffer_write[2] = {0};
    460a:	2300      	movs	r3, #0
    460c:	823b      	strh	r3, [r7, #16]
	buffer_write[0] = cmd;
    460e:	7afb      	ldrb	r3, [r7, #11]
    4610:	743b      	strb	r3, [r7, #16]
	buffer_write[1]	= reg;
    4612:	7abb      	ldrb	r3, [r7, #10]
    4614:	747b      	strb	r3, [r7, #17]
		
	ret = io_write(io, (uint8_t *)buffer_write, 2);
    4616:	f107 0310 	add.w	r3, r7, #16
    461a:	2202      	movs	r2, #2
    461c:	4619      	mov	r1, r3
    461e:	68f8      	ldr	r0, [r7, #12]
    4620:	4b0d      	ldr	r3, [pc, #52]	; (4658 <i2c_m_sync_reg_read_easy+0x60>)
    4622:	4798      	blx	r3
    4624:	6178      	str	r0, [r7, #20]
	if (ret != 2) {return -1;}
    4626:	697b      	ldr	r3, [r7, #20]
    4628:	2b02      	cmp	r3, #2
    462a:	d002      	beq.n	4632 <i2c_m_sync_reg_read_easy+0x3a>
    462c:	f04f 33ff 	mov.w	r3, #4294967295
    4630:	e00e      	b.n	4650 <i2c_m_sync_reg_read_easy+0x58>

	ret = io_read(io, (uint8_t *) buf_answer,length_answer);
    4632:	8c3b      	ldrh	r3, [r7, #32]
    4634:	461a      	mov	r2, r3
    4636:	6879      	ldr	r1, [r7, #4]
    4638:	68f8      	ldr	r0, [r7, #12]
    463a:	4b08      	ldr	r3, [pc, #32]	; (465c <i2c_m_sync_reg_read_easy+0x64>)
    463c:	4798      	blx	r3
    463e:	6178      	str	r0, [r7, #20]
	if (ret != length_answer) {return -1;}
    4640:	8c3a      	ldrh	r2, [r7, #32]
    4642:	697b      	ldr	r3, [r7, #20]
    4644:	429a      	cmp	r2, r3
    4646:	d002      	beq.n	464e <i2c_m_sync_reg_read_easy+0x56>
    4648:	f04f 33ff 	mov.w	r3, #4294967295
    464c:	e000      	b.n	4650 <i2c_m_sync_reg_read_easy+0x58>
	
	return 1;
    464e:	2301      	movs	r3, #1
}
    4650:	4618      	mov	r0, r3
    4652:	3718      	adds	r7, #24
    4654:	46bd      	mov	sp, r7
    4656:	bd80      	pop	{r7, pc}
    4658:	00000e09 	.word	0x00000e09
    465c:	00000e59 	.word	0x00000e59

00004660 <i2c_m_sync_reg_write_easy>:

int32_t i2c_m_sync_reg_write_easy(struct io_descriptor *io, uint8_t cmd, uint16_t data, uint8_t reg, const uint8_t *const buf_answer)
{
    4660:	b580      	push	{r7, lr}
    4662:	b084      	sub	sp, #16
    4664:	af00      	add	r7, sp, #0
    4666:	6078      	str	r0, [r7, #4]
    4668:	4608      	mov	r0, r1
    466a:	4611      	mov	r1, r2
    466c:	461a      	mov	r2, r3
    466e:	4603      	mov	r3, r0
    4670:	70fb      	strb	r3, [r7, #3]
    4672:	460b      	mov	r3, r1
    4674:	803b      	strh	r3, [r7, #0]
    4676:	4613      	mov	r3, r2
    4678:	70bb      	strb	r3, [r7, #2]
	int32_t ret;

	uint8_t buffer_write[4] = {0};
    467a:	2300      	movs	r3, #0
    467c:	60bb      	str	r3, [r7, #8]
	buffer_write[0] = cmd;
    467e:	78fb      	ldrb	r3, [r7, #3]
    4680:	723b      	strb	r3, [r7, #8]
	buffer_write[1] = (data & 0xff00) >> 8;
    4682:	883b      	ldrh	r3, [r7, #0]
    4684:	0a1b      	lsrs	r3, r3, #8
    4686:	b29b      	uxth	r3, r3
    4688:	b2db      	uxtb	r3, r3
    468a:	727b      	strb	r3, [r7, #9]
	buffer_write[2] = data & 0x00ff;
    468c:	883b      	ldrh	r3, [r7, #0]
    468e:	b2db      	uxtb	r3, r3
    4690:	72bb      	strb	r3, [r7, #10]
	buffer_write[3] = reg;
    4692:	78bb      	ldrb	r3, [r7, #2]
    4694:	72fb      	strb	r3, [r7, #11]
	
	ret = io_write(io, (uint8_t *)buffer_write, 4);
    4696:	f107 0308 	add.w	r3, r7, #8
    469a:	2204      	movs	r2, #4
    469c:	4619      	mov	r1, r3
    469e:	6878      	ldr	r0, [r7, #4]
    46a0:	4b0c      	ldr	r3, [pc, #48]	; (46d4 <i2c_m_sync_reg_write_easy+0x74>)
    46a2:	4798      	blx	r3
    46a4:	60f8      	str	r0, [r7, #12]
	if (ret != 4) {return -1;}
    46a6:	68fb      	ldr	r3, [r7, #12]
    46a8:	2b04      	cmp	r3, #4
    46aa:	d002      	beq.n	46b2 <i2c_m_sync_reg_write_easy+0x52>
    46ac:	f04f 33ff 	mov.w	r3, #4294967295
    46b0:	e00c      	b.n	46cc <i2c_m_sync_reg_write_easy+0x6c>
		
	ret = io_read(io, (uint8_t *)buf_answer,1);
    46b2:	2201      	movs	r2, #1
    46b4:	69b9      	ldr	r1, [r7, #24]
    46b6:	6878      	ldr	r0, [r7, #4]
    46b8:	4b07      	ldr	r3, [pc, #28]	; (46d8 <i2c_m_sync_reg_write_easy+0x78>)
    46ba:	4798      	blx	r3
    46bc:	60f8      	str	r0, [r7, #12]
	if (ret != 1) {return -1;}
    46be:	68fb      	ldr	r3, [r7, #12]
    46c0:	2b01      	cmp	r3, #1
    46c2:	d002      	beq.n	46ca <i2c_m_sync_reg_write_easy+0x6a>
    46c4:	f04f 33ff 	mov.w	r3, #4294967295
    46c8:	e000      	b.n	46cc <i2c_m_sync_reg_write_easy+0x6c>
	
	return 1;
    46ca:	2301      	movs	r3, #1
		
}
    46cc:	4618      	mov	r0, r3
    46ce:	3710      	adds	r7, #16
    46d0:	46bd      	mov	sp, r7
    46d2:	bd80      	pop	{r7, pc}
    46d4:	00000e09 	.word	0x00000e09
    46d8:	00000e59 	.word	0x00000e59

000046dc <cache_invalidate>:


// cache functions
void cache_invalidate(struct MLX90393 *hall_sensor)
{
    46dc:	b480      	push	{r7}
    46de:	b083      	sub	sp, #12
    46e0:	af00      	add	r7, sp, #0
    46e2:	6078      	str	r0, [r7, #4]
  hall_sensor->cache.dirty = ALL_DIRTY_MASK;
    46e4:	687b      	ldr	r3, [r7, #4]
    46e6:	2208      	movs	r2, #8
    46e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
}
    46ec:	bf00      	nop
    46ee:	370c      	adds	r7, #12
    46f0:	46bd      	mov	sp, r7
    46f2:	f85d 7b04 	ldr.w	r7, [sp], #4
    46f6:	4770      	bx	lr

000046f8 <cache_invalidate_address>:

void cache_invalidate_address(struct MLX90393 *hall_sensor, uint8_t address)
{
    46f8:	b480      	push	{r7}
    46fa:	b083      	sub	sp, #12
    46fc:	af00      	add	r7, sp, #0
    46fe:	6078      	str	r0, [r7, #4]
    4700:	460b      	mov	r3, r1
    4702:	70fb      	strb	r3, [r7, #3]
  hall_sensor->cache.dirty |= ALL_DIRTY_MASK & (1<<address);
    4704:	687b      	ldr	r3, [r7, #4]
    4706:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
    470a:	b25a      	sxtb	r2, r3
    470c:	78fb      	ldrb	r3, [r7, #3]
    470e:	2101      	movs	r1, #1
    4710:	fa01 f303 	lsl.w	r3, r1, r3
    4714:	b25b      	sxtb	r3, r3
    4716:	f003 0308 	and.w	r3, r3, #8
    471a:	b25b      	sxtb	r3, r3
    471c:	4313      	orrs	r3, r2
    471e:	b25b      	sxtb	r3, r3
    4720:	b2da      	uxtb	r2, r3
    4722:	687b      	ldr	r3, [r7, #4]
    4724:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
}
    4728:	bf00      	nop
    472a:	370c      	adds	r7, #12
    472c:	46bd      	mov	sp, r7
    472e:	f85d 7b04 	ldr.w	r7, [sp], #4
    4732:	4770      	bx	lr

00004734 <cache_set>:

void cache_set(struct MLX90393 *hall_sensor, uint8_t address, uint16_t data){
    4734:	b480      	push	{r7}
    4736:	b083      	sub	sp, #12
    4738:	af00      	add	r7, sp, #0
    473a:	6078      	str	r0, [r7, #4]
    473c:	460b      	mov	r3, r1
    473e:	70fb      	strb	r3, [r7, #3]
    4740:	4613      	mov	r3, r2
    4742:	803b      	strh	r3, [r7, #0]
  if (address < CACHESIZE){
    4744:	78fb      	ldrb	r3, [r7, #3]
    4746:	2b02      	cmp	r3, #2
    4748:	d817      	bhi.n	477a <cache_set+0x46>
    hall_sensor->cache.reg[address] = data;
    474a:	78fb      	ldrb	r3, [r7, #3]
    474c:	687a      	ldr	r2, [r7, #4]
    474e:	331c      	adds	r3, #28
    4750:	005b      	lsls	r3, r3, #1
    4752:	4413      	add	r3, r2
    4754:	883a      	ldrh	r2, [r7, #0]
    4756:	805a      	strh	r2, [r3, #2]
    hall_sensor->cache.dirty &= ~(1 << address);
    4758:	687b      	ldr	r3, [r7, #4]
    475a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
    475e:	b25a      	sxtb	r2, r3
    4760:	78fb      	ldrb	r3, [r7, #3]
    4762:	2101      	movs	r1, #1
    4764:	fa01 f303 	lsl.w	r3, r1, r3
    4768:	b25b      	sxtb	r3, r3
    476a:	43db      	mvns	r3, r3
    476c:	b25b      	sxtb	r3, r3
    476e:	4013      	ands	r3, r2
    4770:	b25b      	sxtb	r3, r3
    4772:	b2da      	uxtb	r2, r3
    4774:	687b      	ldr	r3, [r7, #4]
    4776:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  }
}
    477a:	bf00      	nop
    477c:	370c      	adds	r7, #12
    477e:	46bd      	mov	sp, r7
    4780:	f85d 7b04 	ldr.w	r7, [sp], #4
    4784:	4770      	bx	lr
	...

00004788 <cache_fill>:

uint8_t cache_fill(struct MLX90393 *hall_sensor, struct io_descriptor *io) {
    4788:	b590      	push	{r4, r7, lr}
    478a:	b085      	sub	sp, #20
    478c:	af00      	add	r7, sp, #0
    478e:	6078      	str	r0, [r7, #4]
    4790:	6039      	str	r1, [r7, #0]
  if (hall_sensor->cache.dirty != 0) {
    4792:	687b      	ldr	r3, [r7, #4]
    4794:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
    4798:	2b00      	cmp	r3, #0
    479a:	d027      	beq.n	47ec <cache_fill+0x64>
    for (uint8_t address=0; address < CACHESIZE; ++address){
    479c:	2300      	movs	r3, #0
    479e:	73fb      	strb	r3, [r7, #15]
    47a0:	e021      	b.n	47e6 <cache_fill+0x5e>
      if (hall_sensor->cache.dirty & (1 << address)){
    47a2:	687b      	ldr	r3, [r7, #4]
    47a4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
    47a8:	461a      	mov	r2, r3
    47aa:	7bfb      	ldrb	r3, [r7, #15]
    47ac:	fa42 f303 	asr.w	r3, r2, r3
    47b0:	f003 0301 	and.w	r3, r3, #1
    47b4:	2b00      	cmp	r3, #0
    47b6:	d013      	beq.n	47e0 <cache_fill+0x58>
        if (hasError(readRegister(hall_sensor, address, &(hall_sensor->cache.reg[address]), io))) {
    47b8:	7bfb      	ldrb	r3, [r7, #15]
    47ba:	331c      	adds	r3, #28
    47bc:	005b      	lsls	r3, r3, #1
    47be:	687a      	ldr	r2, [r7, #4]
    47c0:	4413      	add	r3, r2
    47c2:	1c9a      	adds	r2, r3, #2
    47c4:	7bf9      	ldrb	r1, [r7, #15]
    47c6:	683b      	ldr	r3, [r7, #0]
    47c8:	6878      	ldr	r0, [r7, #4]
    47ca:	4c0b      	ldr	r4, [pc, #44]	; (47f8 <cache_fill+0x70>)
    47cc:	47a0      	blx	r4
    47ce:	4603      	mov	r3, r0
    47d0:	4618      	mov	r0, r3
    47d2:	4b0a      	ldr	r3, [pc, #40]	; (47fc <cache_fill+0x74>)
    47d4:	4798      	blx	r3
    47d6:	4603      	mov	r3, r0
    47d8:	2b00      	cmp	r3, #0
    47da:	d001      	beq.n	47e0 <cache_fill+0x58>
          return STATUS_ERROR;
    47dc:	23ff      	movs	r3, #255	; 0xff
    47de:	e006      	b.n	47ee <cache_fill+0x66>
    for (uint8_t address=0; address < CACHESIZE; ++address){
    47e0:	7bfb      	ldrb	r3, [r7, #15]
    47e2:	3301      	adds	r3, #1
    47e4:	73fb      	strb	r3, [r7, #15]
    47e6:	7bfb      	ldrb	r3, [r7, #15]
    47e8:	2b02      	cmp	r3, #2
    47ea:	d9da      	bls.n	47a2 <cache_fill+0x1a>
        }
      }
    }
  }
  return STATUS_OK;
    47ec:	2300      	movs	r3, #0
}
    47ee:	4618      	mov	r0, r3
    47f0:	3714      	adds	r7, #20
    47f2:	46bd      	mov	sp, r7
    47f4:	bd90      	pop	{r4, r7, pc}
    47f6:	bf00      	nop
    47f8:	00004469 	.word	0x00004469
    47fc:	0000537b 	.word	0x0000537b

00004800 <reset>:

//sensor commands 

uint8_t reset(struct MLX90393 *hall_sensor, struct io_descriptor *io)
{
    4800:	b580      	push	{r7, lr}
    4802:	b084      	sub	sp, #16
    4804:	af00      	add	r7, sp, #0
    4806:	6078      	str	r0, [r7, #4]
    4808:	6039      	str	r1, [r7, #0]
  cache_invalidate(hall_sensor);
    480a:	6878      	ldr	r0, [r7, #4]
    480c:	4b08      	ldr	r3, [pc, #32]	; (4830 <reset+0x30>)
    480e:	4798      	blx	r3

  uint8_t status = sendCommand(hall_sensor, CMD_RESET, io);
    4810:	683a      	ldr	r2, [r7, #0]
    4812:	21f0      	movs	r1, #240	; 0xf0
    4814:	6878      	ldr	r0, [r7, #4]
    4816:	4b07      	ldr	r3, [pc, #28]	; (4834 <reset+0x34>)
    4818:	4798      	blx	r3
    481a:	4603      	mov	r3, r0
    481c:	73fb      	strb	r3, [r7, #15]
  //Device now resets. We must give it time to complete
  delay_ms(3);
    481e:	2003      	movs	r0, #3
    4820:	4b05      	ldr	r3, [pc, #20]	; (4838 <reset+0x38>)
    4822:	4798      	blx	r3
  // POR is 1.6ms max. Software reset time limit is not specified.
  // 2ms was found to be good.

  return status;
    4824:	7bfb      	ldrb	r3, [r7, #15]
}
    4826:	4618      	mov	r0, r3
    4828:	3710      	adds	r7, #16
    482a:	46bd      	mov	sp, r7
    482c:	bd80      	pop	{r7, pc}
    482e:	bf00      	nop
    4830:	000046dd 	.word	0x000046dd
    4834:	00004419 	.word	0x00004419
    4838:	00000c59 	.word	0x00000c59

0000483c <setGainSel>:

uint8_t setGainSel(struct MLX90393 *hall_sensor, uint8_t gain_sel, struct io_descriptor *io)
{
    483c:	b590      	push	{r4, r7, lr}
    483e:	b087      	sub	sp, #28
    4840:	af00      	add	r7, sp, #0
    4842:	60f8      	str	r0, [r7, #12]
    4844:	460b      	mov	r3, r1
    4846:	607a      	str	r2, [r7, #4]
    4848:	72fb      	strb	r3, [r7, #11]
  uint16_t old_val = 0;
    484a:	2300      	movs	r3, #0
    484c:	82bb      	strh	r3, [r7, #20]
  uint8_t status1 = readRegister(hall_sensor, GAIN_SEL_REG, &old_val, io);
    484e:	f107 0214 	add.w	r2, r7, #20
    4852:	687b      	ldr	r3, [r7, #4]
    4854:	2100      	movs	r1, #0
    4856:	68f8      	ldr	r0, [r7, #12]
    4858:	4c14      	ldr	r4, [pc, #80]	; (48ac <setGainSel+0x70>)
    485a:	47a0      	blx	r4
    485c:	4603      	mov	r3, r0
    485e:	75fb      	strb	r3, [r7, #23]
  uint8_t status2 = writeRegister(hall_sensor, GAIN_SEL_REG, (old_val & ~GAIN_SEL_MASK) | (((uint16_t) gain_sel << GAIN_SEL_SHIFT) & GAIN_SEL_MASK), io);
    4860:	8abb      	ldrh	r3, [r7, #20]
    4862:	b21b      	sxth	r3, r3
    4864:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    4868:	b21a      	sxth	r2, r3
    486a:	7afb      	ldrb	r3, [r7, #11]
    486c:	011b      	lsls	r3, r3, #4
    486e:	b21b      	sxth	r3, r3
    4870:	f003 0370 	and.w	r3, r3, #112	; 0x70
    4874:	b21b      	sxth	r3, r3
    4876:	4313      	orrs	r3, r2
    4878:	b21b      	sxth	r3, r3
    487a:	b29a      	uxth	r2, r3
    487c:	687b      	ldr	r3, [r7, #4]
    487e:	2100      	movs	r1, #0
    4880:	68f8      	ldr	r0, [r7, #12]
    4882:	4c0b      	ldr	r4, [pc, #44]	; (48b0 <setGainSel+0x74>)
    4884:	47a0      	blx	r4
    4886:	4603      	mov	r3, r0
    4888:	75bb      	strb	r3, [r7, #22]
  return checkStatus(status1) | checkStatus(status2);
    488a:	7dfb      	ldrb	r3, [r7, #23]
    488c:	4618      	mov	r0, r3
    488e:	4b09      	ldr	r3, [pc, #36]	; (48b4 <setGainSel+0x78>)
    4890:	4798      	blx	r3
    4892:	4603      	mov	r3, r0
    4894:	461c      	mov	r4, r3
    4896:	7dbb      	ldrb	r3, [r7, #22]
    4898:	4618      	mov	r0, r3
    489a:	4b06      	ldr	r3, [pc, #24]	; (48b4 <setGainSel+0x78>)
    489c:	4798      	blx	r3
    489e:	4603      	mov	r3, r0
    48a0:	4323      	orrs	r3, r4
    48a2:	b2db      	uxtb	r3, r3
}
    48a4:	4618      	mov	r0, r3
    48a6:	371c      	adds	r7, #28
    48a8:	46bd      	mov	sp, r7
    48aa:	bd90      	pop	{r4, r7, pc}
    48ac:	00004469 	.word	0x00004469
    48b0:	000044fd 	.word	0x000044fd
    48b4:	000053a1 	.word	0x000053a1

000048b8 <setResolution>:
  hallconf = (reg_val & HALLCONF_MASK) >> HALLCONF_SHIFT;
  return checkStatus(status);
}

uint8_t setResolution(struct MLX90393 *hall_sensor, uint8_t res_x, uint8_t res_y, uint8_t res_z, struct io_descriptor *io)
{
    48b8:	b590      	push	{r4, r7, lr}
    48ba:	b085      	sub	sp, #20
    48bc:	af00      	add	r7, sp, #0
    48be:	6078      	str	r0, [r7, #4]
    48c0:	4608      	mov	r0, r1
    48c2:	4611      	mov	r1, r2
    48c4:	461a      	mov	r2, r3
    48c6:	4603      	mov	r3, r0
    48c8:	70fb      	strb	r3, [r7, #3]
    48ca:	460b      	mov	r3, r1
    48cc:	70bb      	strb	r3, [r7, #2]
    48ce:	4613      	mov	r3, r2
    48d0:	707b      	strb	r3, [r7, #1]
  uint16_t res_xyz = ((res_z & 0x3)<<4) | ((res_y & 0x3)<<2) | (res_x & 0x3);
    48d2:	787b      	ldrb	r3, [r7, #1]
    48d4:	011b      	lsls	r3, r3, #4
    48d6:	b21b      	sxth	r3, r3
    48d8:	f003 0330 	and.w	r3, r3, #48	; 0x30
    48dc:	b21a      	sxth	r2, r3
    48de:	78bb      	ldrb	r3, [r7, #2]
    48e0:	009b      	lsls	r3, r3, #2
    48e2:	b21b      	sxth	r3, r3
    48e4:	f003 030c 	and.w	r3, r3, #12
    48e8:	b21b      	sxth	r3, r3
    48ea:	4313      	orrs	r3, r2
    48ec:	b21a      	sxth	r2, r3
    48ee:	78fb      	ldrb	r3, [r7, #3]
    48f0:	b21b      	sxth	r3, r3
    48f2:	f003 0303 	and.w	r3, r3, #3
    48f6:	b21b      	sxth	r3, r3
    48f8:	4313      	orrs	r3, r2
    48fa:	b21b      	sxth	r3, r3
    48fc:	81fb      	strh	r3, [r7, #14]
  uint16_t old_val = 0;
    48fe:	2300      	movs	r3, #0
    4900:	817b      	strh	r3, [r7, #10]
  uint8_t status1 = readRegister(hall_sensor, RES_XYZ_REG, &old_val, io);
    4902:	f107 020a 	add.w	r2, r7, #10
    4906:	6a3b      	ldr	r3, [r7, #32]
    4908:	2102      	movs	r1, #2
    490a:	6878      	ldr	r0, [r7, #4]
    490c:	4c14      	ldr	r4, [pc, #80]	; (4960 <setResolution+0xa8>)
    490e:	47a0      	blx	r4
    4910:	4603      	mov	r3, r0
    4912:	737b      	strb	r3, [r7, #13]
  uint8_t status2 = writeRegister(hall_sensor, RES_XYZ_REG, (old_val & ~RES_XYZ_MASK) | ((res_xyz << RES_XYZ_SHIFT) & RES_XYZ_MASK), io);
    4914:	897b      	ldrh	r3, [r7, #10]
    4916:	b21b      	sxth	r3, r3
    4918:	f423 63fc 	bic.w	r3, r3, #2016	; 0x7e0
    491c:	b21a      	sxth	r2, r3
    491e:	89fb      	ldrh	r3, [r7, #14]
    4920:	015b      	lsls	r3, r3, #5
    4922:	b21b      	sxth	r3, r3
    4924:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
    4928:	b21b      	sxth	r3, r3
    492a:	4313      	orrs	r3, r2
    492c:	b21b      	sxth	r3, r3
    492e:	b29a      	uxth	r2, r3
    4930:	6a3b      	ldr	r3, [r7, #32]
    4932:	2102      	movs	r1, #2
    4934:	6878      	ldr	r0, [r7, #4]
    4936:	4c0b      	ldr	r4, [pc, #44]	; (4964 <setResolution+0xac>)
    4938:	47a0      	blx	r4
    493a:	4603      	mov	r3, r0
    493c:	733b      	strb	r3, [r7, #12]
  return checkStatus(status1) | checkStatus(status2);
    493e:	7b7b      	ldrb	r3, [r7, #13]
    4940:	4618      	mov	r0, r3
    4942:	4b09      	ldr	r3, [pc, #36]	; (4968 <setResolution+0xb0>)
    4944:	4798      	blx	r3
    4946:	4603      	mov	r3, r0
    4948:	461c      	mov	r4, r3
    494a:	7b3b      	ldrb	r3, [r7, #12]
    494c:	4618      	mov	r0, r3
    494e:	4b06      	ldr	r3, [pc, #24]	; (4968 <setResolution+0xb0>)
    4950:	4798      	blx	r3
    4952:	4603      	mov	r3, r0
    4954:	4323      	orrs	r3, r4
    4956:	b2db      	uxtb	r3, r3
}
    4958:	4618      	mov	r0, r3
    495a:	3714      	adds	r7, #20
    495c:	46bd      	mov	sp, r7
    495e:	bd90      	pop	{r4, r7, pc}
    4960:	00004469 	.word	0x00004469
    4964:	000044fd 	.word	0x000044fd
    4968:	000053a1 	.word	0x000053a1

0000496c <setOverSampling>:
  res_z = (res_xyz >> 4) & 0x3;
  return checkStatus(status);
}

uint8_t setOverSampling(struct MLX90393 *hall_sensor, uint8_t osr, struct io_descriptor *io)
{
    496c:	b590      	push	{r4, r7, lr}
    496e:	b087      	sub	sp, #28
    4970:	af00      	add	r7, sp, #0
    4972:	60f8      	str	r0, [r7, #12]
    4974:	460b      	mov	r3, r1
    4976:	607a      	str	r2, [r7, #4]
    4978:	72fb      	strb	r3, [r7, #11]
  uint16_t old_val = 0;
    497a:	2300      	movs	r3, #0
    497c:	82bb      	strh	r3, [r7, #20]
  uint8_t status1 = readRegister(hall_sensor, OSR_REG, &old_val, io);
    497e:	f107 0214 	add.w	r2, r7, #20
    4982:	687b      	ldr	r3, [r7, #4]
    4984:	2102      	movs	r1, #2
    4986:	68f8      	ldr	r0, [r7, #12]
    4988:	4c14      	ldr	r4, [pc, #80]	; (49dc <setOverSampling+0x70>)
    498a:	47a0      	blx	r4
    498c:	4603      	mov	r3, r0
    498e:	75fb      	strb	r3, [r7, #23]
  uint8_t status2 = writeRegister(hall_sensor, OSR_REG, (old_val & ~OSR_MASK) | (((uint16_t)osr << OSR_SHIFT) & OSR_MASK), io);
    4990:	8abb      	ldrh	r3, [r7, #20]
    4992:	b21b      	sxth	r3, r3
    4994:	f023 0303 	bic.w	r3, r3, #3
    4998:	b21a      	sxth	r2, r3
    499a:	7afb      	ldrb	r3, [r7, #11]
    499c:	b21b      	sxth	r3, r3
    499e:	f003 0303 	and.w	r3, r3, #3
    49a2:	b21b      	sxth	r3, r3
    49a4:	4313      	orrs	r3, r2
    49a6:	b21b      	sxth	r3, r3
    49a8:	b29a      	uxth	r2, r3
    49aa:	687b      	ldr	r3, [r7, #4]
    49ac:	2102      	movs	r1, #2
    49ae:	68f8      	ldr	r0, [r7, #12]
    49b0:	4c0b      	ldr	r4, [pc, #44]	; (49e0 <setOverSampling+0x74>)
    49b2:	47a0      	blx	r4
    49b4:	4603      	mov	r3, r0
    49b6:	75bb      	strb	r3, [r7, #22]
  return checkStatus(status1) | checkStatus(status2);
    49b8:	7dfb      	ldrb	r3, [r7, #23]
    49ba:	4618      	mov	r0, r3
    49bc:	4b09      	ldr	r3, [pc, #36]	; (49e4 <setOverSampling+0x78>)
    49be:	4798      	blx	r3
    49c0:	4603      	mov	r3, r0
    49c2:	461c      	mov	r4, r3
    49c4:	7dbb      	ldrb	r3, [r7, #22]
    49c6:	4618      	mov	r0, r3
    49c8:	4b06      	ldr	r3, [pc, #24]	; (49e4 <setOverSampling+0x78>)
    49ca:	4798      	blx	r3
    49cc:	4603      	mov	r3, r0
    49ce:	4323      	orrs	r3, r4
    49d0:	b2db      	uxtb	r3, r3
}
    49d2:	4618      	mov	r0, r3
    49d4:	371c      	adds	r7, #28
    49d6:	46bd      	mov	sp, r7
    49d8:	bd90      	pop	{r4, r7, pc}
    49da:	bf00      	nop
    49dc:	00004469 	.word	0x00004469
    49e0:	000044fd 	.word	0x000044fd
    49e4:	000053a1 	.word	0x000053a1

000049e8 <setDigitalFiltering>:
  osr = (reg_val & OSR_MASK) >> OSR_SHIFT;
  return checkStatus(status);
}

uint8_t setDigitalFiltering(struct MLX90393 *hall_sensor, uint8_t dig_flt, struct io_descriptor *io)
{
    49e8:	b590      	push	{r4, r7, lr}
    49ea:	b087      	sub	sp, #28
    49ec:	af00      	add	r7, sp, #0
    49ee:	60f8      	str	r0, [r7, #12]
    49f0:	460b      	mov	r3, r1
    49f2:	607a      	str	r2, [r7, #4]
    49f4:	72fb      	strb	r3, [r7, #11]
  uint16_t old_val = 0;
    49f6:	2300      	movs	r3, #0
    49f8:	82bb      	strh	r3, [r7, #20]
  uint8_t status1 = readRegister(hall_sensor, DIG_FLT_REG, &old_val, io);
    49fa:	f107 0214 	add.w	r2, r7, #20
    49fe:	687b      	ldr	r3, [r7, #4]
    4a00:	2102      	movs	r1, #2
    4a02:	68f8      	ldr	r0, [r7, #12]
    4a04:	4c14      	ldr	r4, [pc, #80]	; (4a58 <setDigitalFiltering+0x70>)
    4a06:	47a0      	blx	r4
    4a08:	4603      	mov	r3, r0
    4a0a:	75fb      	strb	r3, [r7, #23]
  uint8_t status2 = writeRegister(hall_sensor, DIG_FLT_REG, (old_val & ~DIG_FLT_MASK) | (((uint16_t) dig_flt << DIG_FLT_SHIFT) & DIG_FLT_MASK),io);
    4a0c:	8abb      	ldrh	r3, [r7, #20]
    4a0e:	b21b      	sxth	r3, r3
    4a10:	f023 031c 	bic.w	r3, r3, #28
    4a14:	b21a      	sxth	r2, r3
    4a16:	7afb      	ldrb	r3, [r7, #11]
    4a18:	009b      	lsls	r3, r3, #2
    4a1a:	b21b      	sxth	r3, r3
    4a1c:	f003 031c 	and.w	r3, r3, #28
    4a20:	b21b      	sxth	r3, r3
    4a22:	4313      	orrs	r3, r2
    4a24:	b21b      	sxth	r3, r3
    4a26:	b29a      	uxth	r2, r3
    4a28:	687b      	ldr	r3, [r7, #4]
    4a2a:	2102      	movs	r1, #2
    4a2c:	68f8      	ldr	r0, [r7, #12]
    4a2e:	4c0b      	ldr	r4, [pc, #44]	; (4a5c <setDigitalFiltering+0x74>)
    4a30:	47a0      	blx	r4
    4a32:	4603      	mov	r3, r0
    4a34:	75bb      	strb	r3, [r7, #22]
  return checkStatus(status1) | checkStatus(status2);
    4a36:	7dfb      	ldrb	r3, [r7, #23]
    4a38:	4618      	mov	r0, r3
    4a3a:	4b09      	ldr	r3, [pc, #36]	; (4a60 <setDigitalFiltering+0x78>)
    4a3c:	4798      	blx	r3
    4a3e:	4603      	mov	r3, r0
    4a40:	461c      	mov	r4, r3
    4a42:	7dbb      	ldrb	r3, [r7, #22]
    4a44:	4618      	mov	r0, r3
    4a46:	4b06      	ldr	r3, [pc, #24]	; (4a60 <setDigitalFiltering+0x78>)
    4a48:	4798      	blx	r3
    4a4a:	4603      	mov	r3, r0
    4a4c:	4323      	orrs	r3, r4
    4a4e:	b2db      	uxtb	r3, r3
}
    4a50:	4618      	mov	r0, r3
    4a52:	371c      	adds	r7, #28
    4a54:	46bd      	mov	sp, r7
    4a56:	bd90      	pop	{r4, r7, pc}
    4a58:	00004469 	.word	0x00004469
    4a5c:	000044fd 	.word	0x000044fd
    4a60:	000053a1 	.word	0x000053a1

00004a64 <setTemperatureCompensation>:
  dig_flt = (reg_val & DIG_FLT_MASK) >> DIG_FLT_SHIFT;
  return checkStatus(status);
}

uint8_t setTemperatureCompensation(struct MLX90393 *hall_sensor, uint8_t enabled, struct io_descriptor *io)
{
    4a64:	b590      	push	{r4, r7, lr}
    4a66:	b087      	sub	sp, #28
    4a68:	af00      	add	r7, sp, #0
    4a6a:	60f8      	str	r0, [r7, #12]
    4a6c:	460b      	mov	r3, r1
    4a6e:	607a      	str	r2, [r7, #4]
    4a70:	72fb      	strb	r3, [r7, #11]
  uint8_t tcmp_en = enabled?1:0;
    4a72:	7afb      	ldrb	r3, [r7, #11]
    4a74:	2b00      	cmp	r3, #0
    4a76:	bf14      	ite	ne
    4a78:	2301      	movne	r3, #1
    4a7a:	2300      	moveq	r3, #0
    4a7c:	b2db      	uxtb	r3, r3
    4a7e:	75fb      	strb	r3, [r7, #23]
  uint16_t old_val = 0;
    4a80:	2300      	movs	r3, #0
    4a82:	827b      	strh	r3, [r7, #18]
  uint8_t status1 = readRegister(hall_sensor, TCMP_EN_REG, &old_val, io);
    4a84:	f107 0212 	add.w	r2, r7, #18
    4a88:	687b      	ldr	r3, [r7, #4]
    4a8a:	2101      	movs	r1, #1
    4a8c:	68f8      	ldr	r0, [r7, #12]
    4a8e:	4c15      	ldr	r4, [pc, #84]	; (4ae4 <setTemperatureCompensation+0x80>)
    4a90:	47a0      	blx	r4
    4a92:	4603      	mov	r3, r0
    4a94:	75bb      	strb	r3, [r7, #22]
  uint8_t status2 = writeRegister(hall_sensor, TCMP_EN_REG, (old_val & ~TCMP_EN_MASK) | (((uint16_t) tcmp_en << TCMP_EN_SHIFT) & TCMP_EN_MASK), io);
    4a96:	8a7b      	ldrh	r3, [r7, #18]
    4a98:	b21b      	sxth	r3, r3
    4a9a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    4a9e:	b21a      	sxth	r2, r3
    4aa0:	7dfb      	ldrb	r3, [r7, #23]
    4aa2:	029b      	lsls	r3, r3, #10
    4aa4:	b21b      	sxth	r3, r3
    4aa6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    4aaa:	b21b      	sxth	r3, r3
    4aac:	4313      	orrs	r3, r2
    4aae:	b21b      	sxth	r3, r3
    4ab0:	b29a      	uxth	r2, r3
    4ab2:	687b      	ldr	r3, [r7, #4]
    4ab4:	2101      	movs	r1, #1
    4ab6:	68f8      	ldr	r0, [r7, #12]
    4ab8:	4c0b      	ldr	r4, [pc, #44]	; (4ae8 <setTemperatureCompensation+0x84>)
    4aba:	47a0      	blx	r4
    4abc:	4603      	mov	r3, r0
    4abe:	757b      	strb	r3, [r7, #21]
  return checkStatus(status1) | checkStatus(status2);
    4ac0:	7dbb      	ldrb	r3, [r7, #22]
    4ac2:	4618      	mov	r0, r3
    4ac4:	4b09      	ldr	r3, [pc, #36]	; (4aec <setTemperatureCompensation+0x88>)
    4ac6:	4798      	blx	r3
    4ac8:	4603      	mov	r3, r0
    4aca:	461c      	mov	r4, r3
    4acc:	7d7b      	ldrb	r3, [r7, #21]
    4ace:	4618      	mov	r0, r3
    4ad0:	4b06      	ldr	r3, [pc, #24]	; (4aec <setTemperatureCompensation+0x88>)
    4ad2:	4798      	blx	r3
    4ad4:	4603      	mov	r3, r0
    4ad6:	4323      	orrs	r3, r4
    4ad8:	b2db      	uxtb	r3, r3
}
    4ada:	4618      	mov	r0, r3
    4adc:	371c      	adds	r7, #28
    4ade:	46bd      	mov	sp, r7
    4ae0:	bd90      	pop	{r4, r7, pc}
    4ae2:	bf00      	nop
    4ae4:	00004469 	.word	0x00004469
    4ae8:	000044fd 	.word	0x000044fd
    4aec:	000053a1 	.word	0x000053a1

00004af0 <setExtTrig>:
  burst_sel = (reg_val & BURST_SEL_MASK) >> BURST_SEL_SHIFT;
  return checkStatus(status);
}

uint8_t setExtTrig(struct MLX90393 *hall_sensor, int8_t ext_trig, struct io_descriptor *io)
{
    4af0:	b590      	push	{r4, r7, lr}
    4af2:	b087      	sub	sp, #28
    4af4:	af00      	add	r7, sp, #0
    4af6:	60f8      	str	r0, [r7, #12]
    4af8:	460b      	mov	r3, r1
    4afa:	607a      	str	r2, [r7, #4]
    4afc:	72fb      	strb	r3, [r7, #11]
  uint16_t old_val = 0;
    4afe:	2300      	movs	r3, #0
    4b00:	82bb      	strh	r3, [r7, #20]
  uint8_t status1 = readRegister(hall_sensor, EXT_TRIG_REG, &old_val, io);
    4b02:	f107 0214 	add.w	r2, r7, #20
    4b06:	687b      	ldr	r3, [r7, #4]
    4b08:	2101      	movs	r1, #1
    4b0a:	68f8      	ldr	r0, [r7, #12]
    4b0c:	4c15      	ldr	r4, [pc, #84]	; (4b64 <setExtTrig+0x74>)
    4b0e:	47a0      	blx	r4
    4b10:	4603      	mov	r3, r0
    4b12:	75fb      	strb	r3, [r7, #23]
  uint8_t status2 = writeRegister(hall_sensor, EXT_TRIG_REG, (old_val & ~EXT_TRIG_MASK) | (((uint16_t) ext_trig << EXT_TRIG_SHIFT) & EXT_TRIG_MASK), io);
    4b14:	8abb      	ldrh	r3, [r7, #20]
    4b16:	b21b      	sxth	r3, r3
    4b18:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    4b1c:	b21a      	sxth	r2, r3
    4b1e:	f997 300b 	ldrsb.w	r3, [r7, #11]
    4b22:	b29b      	uxth	r3, r3
    4b24:	02db      	lsls	r3, r3, #11
    4b26:	b21b      	sxth	r3, r3
    4b28:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    4b2c:	b21b      	sxth	r3, r3
    4b2e:	4313      	orrs	r3, r2
    4b30:	b21b      	sxth	r3, r3
    4b32:	b29a      	uxth	r2, r3
    4b34:	687b      	ldr	r3, [r7, #4]
    4b36:	2101      	movs	r1, #1
    4b38:	68f8      	ldr	r0, [r7, #12]
    4b3a:	4c0b      	ldr	r4, [pc, #44]	; (4b68 <setExtTrig+0x78>)
    4b3c:	47a0      	blx	r4
    4b3e:	4603      	mov	r3, r0
    4b40:	75bb      	strb	r3, [r7, #22]
  return checkStatus(status1) | checkStatus(status2);
    4b42:	7dfb      	ldrb	r3, [r7, #23]
    4b44:	4618      	mov	r0, r3
    4b46:	4b09      	ldr	r3, [pc, #36]	; (4b6c <setExtTrig+0x7c>)
    4b48:	4798      	blx	r3
    4b4a:	4603      	mov	r3, r0
    4b4c:	461c      	mov	r4, r3
    4b4e:	7dbb      	ldrb	r3, [r7, #22]
    4b50:	4618      	mov	r0, r3
    4b52:	4b06      	ldr	r3, [pc, #24]	; (4b6c <setExtTrig+0x7c>)
    4b54:	4798      	blx	r3
    4b56:	4603      	mov	r3, r0
    4b58:	4323      	orrs	r3, r4
    4b5a:	b2db      	uxtb	r3, r3
}
    4b5c:	4618      	mov	r0, r3
    4b5e:	371c      	adds	r7, #28
    4b60:	46bd      	mov	sp, r7
    4b62:	bd90      	pop	{r4, r7, pc}
    4b64:	00004469 	.word	0x00004469
    4b68:	000044fd 	.word	0x000044fd
    4b6c:	000053a1 	.word	0x000053a1

00004b70 <exit_command>:
{
  return sendCommand(hall_sensor, CMD_NOP, io);
}

uint8_t exit_command(struct MLX90393 *hall_sensor, struct io_descriptor *io)
{
    4b70:	b580      	push	{r7, lr}
    4b72:	b082      	sub	sp, #8
    4b74:	af00      	add	r7, sp, #0
    4b76:	6078      	str	r0, [r7, #4]
    4b78:	6039      	str	r1, [r7, #0]
  return sendCommand(hall_sensor, CMD_EXIT, io);
    4b7a:	683a      	ldr	r2, [r7, #0]
    4b7c:	2180      	movs	r1, #128	; 0x80
    4b7e:	6878      	ldr	r0, [r7, #4]
    4b80:	4b03      	ldr	r3, [pc, #12]	; (4b90 <exit_command+0x20>)
    4b82:	4798      	blx	r3
    4b84:	4603      	mov	r3, r0
  delay_ms(2);
}
    4b86:	4618      	mov	r0, r3
    4b88:	3708      	adds	r7, #8
    4b8a:	46bd      	mov	sp, r7
    4b8c:	bd80      	pop	{r7, pc}
    4b8e:	bf00      	nop
    4b90:	00004419 	.word	0x00004419

00004b94 <startMeasurement>:
  uint8_t cmd = CMD_WAKE_ON_CHANGE | (zyxt_flags & 0xf);
  return sendCommand(hall_sensor, cmd, io);
}

uint8_t startMeasurement(struct MLX90393 *hall_sensor, uint8_t zyxt_flags, struct io_descriptor *io)
{
    4b94:	b580      	push	{r7, lr}
    4b96:	b086      	sub	sp, #24
    4b98:	af00      	add	r7, sp, #0
    4b9a:	60f8      	str	r0, [r7, #12]
    4b9c:	460b      	mov	r3, r1
    4b9e:	607a      	str	r2, [r7, #4]
    4ba0:	72fb      	strb	r3, [r7, #11]
  cache_fill(hall_sensor, io);
    4ba2:	6879      	ldr	r1, [r7, #4]
    4ba4:	68f8      	ldr	r0, [r7, #12]
    4ba6:	4b0b      	ldr	r3, [pc, #44]	; (4bd4 <startMeasurement+0x40>)
    4ba8:	4798      	blx	r3
  uint8_t cmd = CMD_START_MEASUREMENT | (zyxt_flags & 0xf);
    4baa:	f997 300b 	ldrsb.w	r3, [r7, #11]
    4bae:	f003 030f 	and.w	r3, r3, #15
    4bb2:	b25b      	sxtb	r3, r3
    4bb4:	f043 0330 	orr.w	r3, r3, #48	; 0x30
    4bb8:	b25b      	sxtb	r3, r3
    4bba:	75fb      	strb	r3, [r7, #23]
  return sendCommand(hall_sensor, cmd, io);
    4bbc:	7dfb      	ldrb	r3, [r7, #23]
    4bbe:	687a      	ldr	r2, [r7, #4]
    4bc0:	4619      	mov	r1, r3
    4bc2:	68f8      	ldr	r0, [r7, #12]
    4bc4:	4b04      	ldr	r3, [pc, #16]	; (4bd8 <startMeasurement+0x44>)
    4bc6:	4798      	blx	r3
    4bc8:	4603      	mov	r3, r0
}
    4bca:	4618      	mov	r0, r3
    4bcc:	3718      	adds	r7, #24
    4bce:	46bd      	mov	sp, r7
    4bd0:	bd80      	pop	{r7, pc}
    4bd2:	bf00      	nop
    4bd4:	00004789 	.word	0x00004789
    4bd8:	00004419 	.word	0x00004419

00004bdc <readMeasurement>:

uint8_t readMeasurement(struct MLX90393 *hall_sensor, uint8_t zyxt_flags, struct io_descriptor *io)
{
    4bdc:	b590      	push	{r4, r7, lr}
    4bde:	b08b      	sub	sp, #44	; 0x2c
    4be0:	af00      	add	r7, sp, #0
    4be2:	60f8      	str	r0, [r7, #12]
    4be4:	460b      	mov	r3, r1
    4be6:	607a      	str	r2, [r7, #4]
    4be8:	72fb      	strb	r3, [r7, #11]
  uint8_t cmd = CMD_READ_MEASUREMENT | (zyxt_flags & 0xf);
    4bea:	f997 300b 	ldrsb.w	r3, [r7, #11]
    4bee:	f003 030f 	and.w	r3, r3, #15
    4bf2:	b25b      	sxtb	r3, r3
    4bf4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    4bf8:	b25b      	sxtb	r3, r3
    4bfa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  
  i2c_m_sync_set_slaveaddr(&I2C_0, hall_sensor->I2C_address, I2C_M_SEVEN);
    4bfe:	68fb      	ldr	r3, [r7, #12]
    4c00:	781b      	ldrb	r3, [r3, #0]
    4c02:	b21b      	sxth	r3, r3
    4c04:	f44f 6200 	mov.w	r2, #2048	; 0x800
    4c08:	4619      	mov	r1, r3
    4c0a:	486e      	ldr	r0, [pc, #440]	; (4dc4 <readMeasurement+0x1e8>)
    4c0c:	4b6e      	ldr	r3, [pc, #440]	; (4dc8 <readMeasurement+0x1ec>)
    4c0e:	4798      	blx	r3

  int32_t ret;

  uint8_t buffer[9];
  uint8_t count = 1 + (((zyxt_flags & Z_FLAG)?2:0) +
    4c10:	7afb      	ldrb	r3, [r7, #11]
    4c12:	f003 0308 	and.w	r3, r3, #8
    4c16:	2b00      	cmp	r3, #0
    4c18:	d001      	beq.n	4c1e <readMeasurement+0x42>
    4c1a:	2202      	movs	r2, #2
    4c1c:	e000      	b.n	4c20 <readMeasurement+0x44>
    4c1e:	2200      	movs	r2, #0
                       ((zyxt_flags & Y_FLAG)?2:0) +
    4c20:	7afb      	ldrb	r3, [r7, #11]
    4c22:	f003 0304 	and.w	r3, r3, #4
  uint8_t count = 1 + (((zyxt_flags & Z_FLAG)?2:0) +
    4c26:	2b00      	cmp	r3, #0
    4c28:	d001      	beq.n	4c2e <readMeasurement+0x52>
    4c2a:	2302      	movs	r3, #2
    4c2c:	e000      	b.n	4c30 <readMeasurement+0x54>
    4c2e:	2300      	movs	r3, #0
    4c30:	4413      	add	r3, r2
    4c32:	b2da      	uxtb	r2, r3
                       ((zyxt_flags & X_FLAG)?2:0) +
    4c34:	7afb      	ldrb	r3, [r7, #11]
    4c36:	f003 0302 	and.w	r3, r3, #2
    4c3a:	b2db      	uxtb	r3, r3
                       ((zyxt_flags & Y_FLAG)?2:0) +
    4c3c:	4413      	add	r3, r2
    4c3e:	b2da      	uxtb	r2, r3
                       ((zyxt_flags & T_FLAG)?2:0) );
    4c40:	7afb      	ldrb	r3, [r7, #11]
    4c42:	f003 0301 	and.w	r3, r3, #1
                       ((zyxt_flags & X_FLAG)?2:0) +
    4c46:	2b00      	cmp	r3, #0
    4c48:	d001      	beq.n	4c4e <readMeasurement+0x72>
    4c4a:	2302      	movs	r3, #2
    4c4c:	e000      	b.n	4c50 <readMeasurement+0x74>
    4c4e:	2300      	movs	r3, #0
    4c50:	4413      	add	r3, r2
    4c52:	b2db      	uxtb	r3, r3
  uint8_t count = 1 + (((zyxt_flags & Z_FLAG)?2:0) +
    4c54:	3301      	adds	r3, #1
    4c56:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

    ret = i2c_m_sync_cmd_write_easy(io, cmd, (uint8_t *)buffer, (uint16_t) count);
    4c5a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
    4c5e:	b29b      	uxth	r3, r3
    4c60:	f107 0214 	add.w	r2, r7, #20
    4c64:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
    4c68:	6878      	ldr	r0, [r7, #4]
    4c6a:	4c58      	ldr	r4, [pc, #352]	; (4dcc <readMeasurement+0x1f0>)
    4c6c:	47a0      	blx	r4
    4c6e:	6238      	str	r0, [r7, #32]
    
    if (ret < 1) {return STATUS_ERROR;}
    4c70:	6a3b      	ldr	r3, [r7, #32]
    4c72:	2b00      	cmp	r3, #0
    4c74:	dc01      	bgt.n	4c7a <readMeasurement+0x9e>
    4c76:	23ff      	movs	r3, #255	; 0xff
    4c78:	e09f      	b.n	4dba <readMeasurement+0x1de>

  uint8_t i = 1;
    4c7a:	2301      	movs	r3, #1
    4c7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (zyxt_flags & T_FLAG){
    4c80:	7afb      	ldrb	r3, [r7, #11]
    4c82:	f003 0301 	and.w	r3, r3, #1
    4c86:	2b00      	cmp	r3, #0
    4c88:	d01d      	beq.n	4cc6 <readMeasurement+0xea>
    hall_sensor->dataRaw.t =  ((uint16_t) buffer[i] <<8) | buffer[i+1];
    4c8a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    4c8e:	f107 0228 	add.w	r2, r7, #40	; 0x28
    4c92:	4413      	add	r3, r2
    4c94:	f813 3c14 	ldrb.w	r3, [r3, #-20]
    4c98:	021b      	lsls	r3, r3, #8
    4c9a:	b21a      	sxth	r2, r3
    4c9c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    4ca0:	3301      	adds	r3, #1
    4ca2:	f107 0128 	add.w	r1, r7, #40	; 0x28
    4ca6:	440b      	add	r3, r1
    4ca8:	f813 3c14 	ldrb.w	r3, [r3, #-20]
    4cac:	b21b      	sxth	r3, r3
    4cae:	4313      	orrs	r3, r2
    4cb0:	b21b      	sxth	r3, r3
    4cb2:	b29a      	uxth	r2, r3
    4cb4:	68fb      	ldr	r3, [r7, #12]
    4cb6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    i += 2;
    4cba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    4cbe:	3302      	adds	r3, #2
    4cc0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    4cc4:	e003      	b.n	4cce <readMeasurement+0xf2>
  } else {
    hall_sensor->dataRaw.t = 0;
    4cc6:	68fb      	ldr	r3, [r7, #12]
    4cc8:	2200      	movs	r2, #0
    4cca:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  }
  if (zyxt_flags & X_FLAG){
    4cce:	7afb      	ldrb	r3, [r7, #11]
    4cd0:	f003 0302 	and.w	r3, r3, #2
    4cd4:	2b00      	cmp	r3, #0
    4cd6:	d01d      	beq.n	4d14 <readMeasurement+0x138>
    hall_sensor->dataRaw.x =  ((uint16_t) buffer[i] <<8) | buffer[i+1];
    4cd8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    4cdc:	f107 0228 	add.w	r2, r7, #40	; 0x28
    4ce0:	4413      	add	r3, r2
    4ce2:	f813 3c14 	ldrb.w	r3, [r3, #-20]
    4ce6:	021b      	lsls	r3, r3, #8
    4ce8:	b21a      	sxth	r2, r3
    4cea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    4cee:	3301      	adds	r3, #1
    4cf0:	f107 0128 	add.w	r1, r7, #40	; 0x28
    4cf4:	440b      	add	r3, r1
    4cf6:	f813 3c14 	ldrb.w	r3, [r3, #-20]
    4cfa:	b21b      	sxth	r3, r3
    4cfc:	4313      	orrs	r3, r2
    4cfe:	b21b      	sxth	r3, r3
    4d00:	b29a      	uxth	r2, r3
    4d02:	68fb      	ldr	r3, [r7, #12]
    4d04:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
    i += 2;
    4d08:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    4d0c:	3302      	adds	r3, #2
    4d0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    4d12:	e003      	b.n	4d1c <readMeasurement+0x140>
  } else {
    hall_sensor->dataRaw.x = 0;
    4d14:	68fb      	ldr	r3, [r7, #12]
    4d16:	2200      	movs	r2, #0
    4d18:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
  }
  if (zyxt_flags & Y_FLAG){
    4d1c:	7afb      	ldrb	r3, [r7, #11]
    4d1e:	f003 0304 	and.w	r3, r3, #4
    4d22:	2b00      	cmp	r3, #0
    4d24:	d01d      	beq.n	4d62 <readMeasurement+0x186>
    hall_sensor->dataRaw.y =  ((uint16_t) buffer[i] <<8) | buffer[i+1];
    4d26:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    4d2a:	f107 0228 	add.w	r2, r7, #40	; 0x28
    4d2e:	4413      	add	r3, r2
    4d30:	f813 3c14 	ldrb.w	r3, [r3, #-20]
    4d34:	021b      	lsls	r3, r3, #8
    4d36:	b21a      	sxth	r2, r3
    4d38:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    4d3c:	3301      	adds	r3, #1
    4d3e:	f107 0128 	add.w	r1, r7, #40	; 0x28
    4d42:	440b      	add	r3, r1
    4d44:	f813 3c14 	ldrb.w	r3, [r3, #-20]
    4d48:	b21b      	sxth	r3, r3
    4d4a:	4313      	orrs	r3, r2
    4d4c:	b21b      	sxth	r3, r3
    4d4e:	b29a      	uxth	r2, r3
    4d50:	68fb      	ldr	r3, [r7, #12]
    4d52:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    i += 2;
    4d56:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    4d5a:	3302      	adds	r3, #2
    4d5c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    4d60:	e003      	b.n	4d6a <readMeasurement+0x18e>
  } else {
    hall_sensor->dataRaw.y = 0;
    4d62:	68fb      	ldr	r3, [r7, #12]
    4d64:	2200      	movs	r2, #0
    4d66:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
  if (zyxt_flags & Z_FLAG){
    4d6a:	7afb      	ldrb	r3, [r7, #11]
    4d6c:	f003 0308 	and.w	r3, r3, #8
    4d70:	2b00      	cmp	r3, #0
    4d72:	d01d      	beq.n	4db0 <readMeasurement+0x1d4>
    hall_sensor->dataRaw.z =  ((uint16_t) buffer[i] <<8) | buffer[i+1];
    4d74:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    4d78:	f107 0228 	add.w	r2, r7, #40	; 0x28
    4d7c:	4413      	add	r3, r2
    4d7e:	f813 3c14 	ldrb.w	r3, [r3, #-20]
    4d82:	021b      	lsls	r3, r3, #8
    4d84:	b21a      	sxth	r2, r3
    4d86:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    4d8a:	3301      	adds	r3, #1
    4d8c:	f107 0128 	add.w	r1, r7, #40	; 0x28
    4d90:	440b      	add	r3, r1
    4d92:	f813 3c14 	ldrb.w	r3, [r3, #-20]
    4d96:	b21b      	sxth	r3, r3
    4d98:	4313      	orrs	r3, r2
    4d9a:	b21b      	sxth	r3, r3
    4d9c:	b29a      	uxth	r2, r3
    4d9e:	68fb      	ldr	r3, [r7, #12]
    4da0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    i += 2;
    4da4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    4da8:	3302      	adds	r3, #2
    4daa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    4dae:	e003      	b.n	4db8 <readMeasurement+0x1dc>
  } else {
    hall_sensor->dataRaw.z = 0;
    4db0:	68fb      	ldr	r3, [r7, #12]
    4db2:	2200      	movs	r2, #0
    4db4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  }

  return buffer[0];
    4db8:	7d3b      	ldrb	r3, [r7, #20]
}
    4dba:	4618      	mov	r0, r3
    4dbc:	372c      	adds	r7, #44	; 0x2c
    4dbe:	46bd      	mov	sp, r7
    4dc0:	bd90      	pop	{r4, r7, pc}
    4dc2:	bf00      	nop
    4dc4:	20000a6c 	.word	0x20000a6c
    4dc8:	00000dad 	.word	0x00000dad
    4dcc:	00004595 	.word	0x00004595

00004dd0 <convertRaw>:
{
  return sendCommand(hall_sensor, CMD_MEMORY_STORE, io);
}

void convertRaw(struct MLX90393 *hall_sensor)
{
    4dd0:	b480      	push	{r7}
    4dd2:	b089      	sub	sp, #36	; 0x24
    4dd4:	af00      	add	r7, sp, #0
    4dd6:	6078      	str	r0, [r7, #4]
  const uint8_t gain_sel = (hall_sensor->cache.reg[GAIN_SEL_REG] & GAIN_SEL_MASK) >> GAIN_SEL_SHIFT;
    4dd8:	687b      	ldr	r3, [r7, #4]
    4dda:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
    4ddc:	111b      	asrs	r3, r3, #4
    4dde:	b2db      	uxtb	r3, r3
    4de0:	f003 0307 	and.w	r3, r3, #7
    4de4:	75fb      	strb	r3, [r7, #23]
  const uint8_t hallconf = (hall_sensor->cache.reg[HALLCONF_REG] & HALLCONF_MASK) >> HALLCONF_SHIFT;
    4de6:	687b      	ldr	r3, [r7, #4]
    4de8:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
    4dea:	b2db      	uxtb	r3, r3
    4dec:	f003 030f 	and.w	r3, r3, #15
    4df0:	75bb      	strb	r3, [r7, #22]
  const uint8_t res_xyz = (hall_sensor->cache.reg[RES_XYZ_REG] & RES_XYZ_MASK) >> RES_XYZ_SHIFT;
    4df2:	687b      	ldr	r3, [r7, #4]
    4df4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
    4df6:	115b      	asrs	r3, r3, #5
    4df8:	b2db      	uxtb	r3, r3
    4dfa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    4dfe:	757b      	strb	r3, [r7, #21]
  const uint8_t res_x = (res_xyz >> 0) & 0x3;
    4e00:	7d7b      	ldrb	r3, [r7, #21]
    4e02:	f003 0303 	and.w	r3, r3, #3
    4e06:	753b      	strb	r3, [r7, #20]
  const uint8_t res_y = (res_xyz >> 2) & 0x3;
    4e08:	7d7b      	ldrb	r3, [r7, #21]
    4e0a:	089b      	lsrs	r3, r3, #2
    4e0c:	b2db      	uxtb	r3, r3
    4e0e:	f003 0303 	and.w	r3, r3, #3
    4e12:	74fb      	strb	r3, [r7, #19]
  const uint8_t res_z = (res_xyz >> 4) & 0x3;
    4e14:	7d7b      	ldrb	r3, [r7, #21]
    4e16:	091b      	lsrs	r3, r3, #4
    4e18:	b2db      	uxtb	r3, r3
    4e1a:	f003 0303 	and.w	r3, r3, #3
    4e1e:	74bb      	strb	r3, [r7, #18]
  uint8_t tcmp_en = (hall_sensor->cache.reg[TCMP_EN_REG] & TCMP_EN_MASK) >> TCMP_EN_SHIFT;
    4e20:	687b      	ldr	r3, [r7, #4]
    4e22:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
    4e24:	129b      	asrs	r3, r3, #10
    4e26:	b2db      	uxtb	r3, r3
    4e28:	f003 0301 	and.w	r3, r3, #1
    4e2c:	747b      	strb	r3, [r7, #17]

  float xy_sens;
  float z_sens;

  switch(hallconf){
    4e2e:	7dbb      	ldrb	r3, [r7, #22]
    4e30:	2b0c      	cmp	r3, #12
    4e32:	d006      	beq.n	4e42 <convertRaw+0x72>
  default:
  case 0:
    xy_sens = hall_sensor->base_xy_sens_hc0;
    4e34:	687b      	ldr	r3, [r7, #4]
    4e36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4e38:	61fb      	str	r3, [r7, #28]
    z_sens = hall_sensor->base_z_sens_hc0;
    4e3a:	687b      	ldr	r3, [r7, #4]
    4e3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    4e3e:	61bb      	str	r3, [r7, #24]
    break;
    4e40:	e006      	b.n	4e50 <convertRaw+0x80>
  case 0xc:
    xy_sens = hall_sensor->base_xy_sens_hc0xc;
    4e42:	687b      	ldr	r3, [r7, #4]
    4e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    4e46:	61fb      	str	r3, [r7, #28]
    z_sens = hall_sensor->base_z_sens_hc0xc;
    4e48:	687b      	ldr	r3, [r7, #4]
    4e4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    4e4c:	61bb      	str	r3, [r7, #24]
    break;
    4e4e:	bf00      	nop
  }

  float gain_factor = hall_sensor->gain_multipliers[gain_sel & 0x7];
    4e50:	7dfb      	ldrb	r3, [r7, #23]
    4e52:	f003 0307 	and.w	r3, r3, #7
    4e56:	687a      	ldr	r2, [r7, #4]
    4e58:	3302      	adds	r3, #2
    4e5a:	009b      	lsls	r3, r3, #2
    4e5c:	4413      	add	r3, r2
    4e5e:	681b      	ldr	r3, [r3, #0]
    4e60:	60fb      	str	r3, [r7, #12]

  if (tcmp_en){
    4e62:	7c7b      	ldrb	r3, [r7, #17]
    4e64:	2b00      	cmp	r3, #0
    4e66:	d020      	beq.n	4eaa <convertRaw+0xda>
    hall_sensor->data.x = ( (hall_sensor->dataRaw.x - 32768.f) * xy_sens *
    4e68:	687b      	ldr	r3, [r7, #4]
    4e6a:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
    4e6e:	ee07 3a90 	vmov	s15, r3
    4e72:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    4e76:	ed9f 7ac6 	vldr	s14, [pc, #792]	; 5190 <convertRaw+0x3c0>
    4e7a:	ee37 7ac7 	vsub.f32	s14, s15, s14
    4e7e:	edd7 7a07 	vldr	s15, [r7, #28]
    4e82:	ee27 7a27 	vmul.f32	s14, s14, s15
    4e86:	edd7 7a03 	vldr	s15, [r7, #12]
    4e8a:	ee27 7a27 	vmul.f32	s14, s14, s15
               gain_factor * (1 << res_x) );
    4e8e:	7d3b      	ldrb	r3, [r7, #20]
    4e90:	2201      	movs	r2, #1
    4e92:	fa02 f303 	lsl.w	r3, r2, r3
    4e96:	ee07 3a90 	vmov	s15, r3
    4e9a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    4e9e:	ee67 7a27 	vmul.f32	s15, s14, s15
    hall_sensor->data.x = ( (hall_sensor->dataRaw.x - 32768.f) * xy_sens *
    4ea2:	687b      	ldr	r3, [r7, #4]
    4ea4:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
    4ea8:	e06e      	b.n	4f88 <convertRaw+0x1b8>
  } else {
    switch(res_x){
    4eaa:	7d3b      	ldrb	r3, [r7, #20]
    4eac:	2b03      	cmp	r3, #3
    4eae:	d86b      	bhi.n	4f88 <convertRaw+0x1b8>
    4eb0:	a201      	add	r2, pc, #4	; (adr r2, 4eb8 <convertRaw+0xe8>)
    4eb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    4eb6:	bf00      	nop
    4eb8:	00004ec9 	.word	0x00004ec9
    4ebc:	00004ec9 	.word	0x00004ec9
    4ec0:	00004f05 	.word	0x00004f05
    4ec4:	00004f47 	.word	0x00004f47
    case 0:
    case 1:
      hall_sensor->data.x = (int16_t) hall_sensor->dataRaw.x * xy_sens * gain_factor * (1 << res_x);
    4ec8:	687b      	ldr	r3, [r7, #4]
    4eca:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
    4ece:	b21b      	sxth	r3, r3
    4ed0:	ee07 3a90 	vmov	s15, r3
    4ed4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    4ed8:	edd7 7a07 	vldr	s15, [r7, #28]
    4edc:	ee27 7a27 	vmul.f32	s14, s14, s15
    4ee0:	edd7 7a03 	vldr	s15, [r7, #12]
    4ee4:	ee27 7a27 	vmul.f32	s14, s14, s15
    4ee8:	7d3b      	ldrb	r3, [r7, #20]
    4eea:	2201      	movs	r2, #1
    4eec:	fa02 f303 	lsl.w	r3, r2, r3
    4ef0:	ee07 3a90 	vmov	s15, r3
    4ef4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    4ef8:	ee67 7a27 	vmul.f32	s15, s14, s15
    4efc:	687b      	ldr	r3, [r7, #4]
    4efe:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
      break;
    4f02:	e041      	b.n	4f88 <convertRaw+0x1b8>
    case 2:
      hall_sensor->data.x = ( (hall_sensor->dataRaw.x - 32768.f) * xy_sens *
    4f04:	687b      	ldr	r3, [r7, #4]
    4f06:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
    4f0a:	ee07 3a90 	vmov	s15, r3
    4f0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    4f12:	ed9f 7a9f 	vldr	s14, [pc, #636]	; 5190 <convertRaw+0x3c0>
    4f16:	ee37 7ac7 	vsub.f32	s14, s15, s14
    4f1a:	edd7 7a07 	vldr	s15, [r7, #28]
    4f1e:	ee27 7a27 	vmul.f32	s14, s14, s15
    4f22:	edd7 7a03 	vldr	s15, [r7, #12]
    4f26:	ee27 7a27 	vmul.f32	s14, s14, s15
                 gain_factor * (1 << res_x) );
    4f2a:	7d3b      	ldrb	r3, [r7, #20]
    4f2c:	2201      	movs	r2, #1
    4f2e:	fa02 f303 	lsl.w	r3, r2, r3
    4f32:	ee07 3a90 	vmov	s15, r3
    4f36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    4f3a:	ee67 7a27 	vmul.f32	s15, s14, s15
      hall_sensor->data.x = ( (hall_sensor->dataRaw.x - 32768.f) * xy_sens *
    4f3e:	687b      	ldr	r3, [r7, #4]
    4f40:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
      break;
    4f44:	e020      	b.n	4f88 <convertRaw+0x1b8>
    case 3:
      hall_sensor->data.x = ( (hall_sensor->dataRaw.x - 16384.f) * xy_sens *
    4f46:	687b      	ldr	r3, [r7, #4]
    4f48:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
    4f4c:	ee07 3a90 	vmov	s15, r3
    4f50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    4f54:	ed9f 7a8f 	vldr	s14, [pc, #572]	; 5194 <convertRaw+0x3c4>
    4f58:	ee37 7ac7 	vsub.f32	s14, s15, s14
    4f5c:	edd7 7a07 	vldr	s15, [r7, #28]
    4f60:	ee27 7a27 	vmul.f32	s14, s14, s15
    4f64:	edd7 7a03 	vldr	s15, [r7, #12]
    4f68:	ee27 7a27 	vmul.f32	s14, s14, s15
                 gain_factor * (1 << res_x) );
    4f6c:	7d3b      	ldrb	r3, [r7, #20]
    4f6e:	2201      	movs	r2, #1
    4f70:	fa02 f303 	lsl.w	r3, r2, r3
    4f74:	ee07 3a90 	vmov	s15, r3
    4f78:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    4f7c:	ee67 7a27 	vmul.f32	s15, s14, s15
      hall_sensor->data.x = ( (hall_sensor->dataRaw.x - 16384.f) * xy_sens *
    4f80:	687b      	ldr	r3, [r7, #4]
    4f82:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
      break;
    4f86:	bf00      	nop
    }
  }

  if (tcmp_en){
    4f88:	7c7b      	ldrb	r3, [r7, #17]
    4f8a:	2b00      	cmp	r3, #0
    4f8c:	d020      	beq.n	4fd0 <convertRaw+0x200>
    hall_sensor->data.y = ( (hall_sensor->dataRaw.y - 32768.f) * xy_sens *
    4f8e:	687b      	ldr	r3, [r7, #4]
    4f90:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    4f94:	ee07 3a90 	vmov	s15, r3
    4f98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    4f9c:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 5190 <convertRaw+0x3c0>
    4fa0:	ee37 7ac7 	vsub.f32	s14, s15, s14
    4fa4:	edd7 7a07 	vldr	s15, [r7, #28]
    4fa8:	ee27 7a27 	vmul.f32	s14, s14, s15
    4fac:	edd7 7a03 	vldr	s15, [r7, #12]
    4fb0:	ee27 7a27 	vmul.f32	s14, s14, s15
               gain_factor * (1 << res_y) );
    4fb4:	7cfb      	ldrb	r3, [r7, #19]
    4fb6:	2201      	movs	r2, #1
    4fb8:	fa02 f303 	lsl.w	r3, r2, r3
    4fbc:	ee07 3a90 	vmov	s15, r3
    4fc0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    4fc4:	ee67 7a27 	vmul.f32	s15, s14, s15
    hall_sensor->data.y = ( (hall_sensor->dataRaw.y - 32768.f) * xy_sens *
    4fc8:	687b      	ldr	r3, [r7, #4]
    4fca:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
    4fce:	e06d      	b.n	50ac <convertRaw+0x2dc>
  } else {
    switch(res_y){
    4fd0:	7cfb      	ldrb	r3, [r7, #19]
    4fd2:	2b03      	cmp	r3, #3
    4fd4:	d86a      	bhi.n	50ac <convertRaw+0x2dc>
    4fd6:	a201      	add	r2, pc, #4	; (adr r2, 4fdc <convertRaw+0x20c>)
    4fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    4fdc:	00004fed 	.word	0x00004fed
    4fe0:	00004fed 	.word	0x00004fed
    4fe4:	00005029 	.word	0x00005029
    4fe8:	0000506b 	.word	0x0000506b
    case 0:
    case 1:
      hall_sensor->data.y = (int16_t) hall_sensor->dataRaw.y * xy_sens * gain_factor * (1 << res_y);
    4fec:	687b      	ldr	r3, [r7, #4]
    4fee:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    4ff2:	b21b      	sxth	r3, r3
    4ff4:	ee07 3a90 	vmov	s15, r3
    4ff8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    4ffc:	edd7 7a07 	vldr	s15, [r7, #28]
    5000:	ee27 7a27 	vmul.f32	s14, s14, s15
    5004:	edd7 7a03 	vldr	s15, [r7, #12]
    5008:	ee27 7a27 	vmul.f32	s14, s14, s15
    500c:	7cfb      	ldrb	r3, [r7, #19]
    500e:	2201      	movs	r2, #1
    5010:	fa02 f303 	lsl.w	r3, r2, r3
    5014:	ee07 3a90 	vmov	s15, r3
    5018:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    501c:	ee67 7a27 	vmul.f32	s15, s14, s15
    5020:	687b      	ldr	r3, [r7, #4]
    5022:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
      break;
    5026:	e041      	b.n	50ac <convertRaw+0x2dc>
    case 2:
      hall_sensor->data.y = ( (hall_sensor->dataRaw.y - 32768.f) * xy_sens *
    5028:	687b      	ldr	r3, [r7, #4]
    502a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    502e:	ee07 3a90 	vmov	s15, r3
    5032:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    5036:	ed9f 7a56 	vldr	s14, [pc, #344]	; 5190 <convertRaw+0x3c0>
    503a:	ee37 7ac7 	vsub.f32	s14, s15, s14
    503e:	edd7 7a07 	vldr	s15, [r7, #28]
    5042:	ee27 7a27 	vmul.f32	s14, s14, s15
    5046:	edd7 7a03 	vldr	s15, [r7, #12]
    504a:	ee27 7a27 	vmul.f32	s14, s14, s15
                 gain_factor * (1 << res_y) );
    504e:	7cfb      	ldrb	r3, [r7, #19]
    5050:	2201      	movs	r2, #1
    5052:	fa02 f303 	lsl.w	r3, r2, r3
    5056:	ee07 3a90 	vmov	s15, r3
    505a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    505e:	ee67 7a27 	vmul.f32	s15, s14, s15
      hall_sensor->data.y = ( (hall_sensor->dataRaw.y - 32768.f) * xy_sens *
    5062:	687b      	ldr	r3, [r7, #4]
    5064:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
      break;
    5068:	e020      	b.n	50ac <convertRaw+0x2dc>
    case 3:
      hall_sensor->data.y = ( (hall_sensor->dataRaw.y - 16384.f) * xy_sens *
    506a:	687b      	ldr	r3, [r7, #4]
    506c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    5070:	ee07 3a90 	vmov	s15, r3
    5074:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    5078:	ed9f 7a46 	vldr	s14, [pc, #280]	; 5194 <convertRaw+0x3c4>
    507c:	ee37 7ac7 	vsub.f32	s14, s15, s14
    5080:	edd7 7a07 	vldr	s15, [r7, #28]
    5084:	ee27 7a27 	vmul.f32	s14, s14, s15
    5088:	edd7 7a03 	vldr	s15, [r7, #12]
    508c:	ee27 7a27 	vmul.f32	s14, s14, s15
                 gain_factor * (1 << res_y) );
    5090:	7cfb      	ldrb	r3, [r7, #19]
    5092:	2201      	movs	r2, #1
    5094:	fa02 f303 	lsl.w	r3, r2, r3
    5098:	ee07 3a90 	vmov	s15, r3
    509c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    50a0:	ee67 7a27 	vmul.f32	s15, s14, s15
      hall_sensor->data.y = ( (hall_sensor->dataRaw.y - 16384.f) * xy_sens *
    50a4:	687b      	ldr	r3, [r7, #4]
    50a6:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
      break;
    50aa:	bf00      	nop
    }
  }

  if (tcmp_en){
    50ac:	7c7b      	ldrb	r3, [r7, #17]
    50ae:	2b00      	cmp	r3, #0
    50b0:	d020      	beq.n	50f4 <convertRaw+0x324>
    hall_sensor->data.z = ( (hall_sensor->dataRaw.z - 32768.f) * z_sens *
    50b2:	687b      	ldr	r3, [r7, #4]
    50b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
    50b8:	ee07 3a90 	vmov	s15, r3
    50bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    50c0:	ed9f 7a33 	vldr	s14, [pc, #204]	; 5190 <convertRaw+0x3c0>
    50c4:	ee37 7ac7 	vsub.f32	s14, s15, s14
    50c8:	edd7 7a06 	vldr	s15, [r7, #24]
    50cc:	ee27 7a27 	vmul.f32	s14, s14, s15
    50d0:	edd7 7a03 	vldr	s15, [r7, #12]
    50d4:	ee27 7a27 	vmul.f32	s14, s14, s15
               gain_factor * (1 << res_z) );
    50d8:	7cbb      	ldrb	r3, [r7, #18]
    50da:	2201      	movs	r2, #1
    50dc:	fa02 f303 	lsl.w	r3, r2, r3
    50e0:	ee07 3a90 	vmov	s15, r3
    50e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    50e8:	ee67 7a27 	vmul.f32	s15, s14, s15
    hall_sensor->data.z = ( (hall_sensor->dataRaw.z - 32768.f) * z_sens *
    50ec:	687b      	ldr	r3, [r7, #4]
    50ee:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
    50f2:	e078      	b.n	51e6 <convertRaw+0x416>
  } else {
    switch(res_z){
    50f4:	7cbb      	ldrb	r3, [r7, #18]
    50f6:	2b03      	cmp	r3, #3
    50f8:	d875      	bhi.n	51e6 <convertRaw+0x416>
    50fa:	a201      	add	r2, pc, #4	; (adr r2, 5100 <convertRaw+0x330>)
    50fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    5100:	00005111 	.word	0x00005111
    5104:	00005111 	.word	0x00005111
    5108:	0000514d 	.word	0x0000514d
    510c:	000051a5 	.word	0x000051a5
    case 0:
    case 1:
      hall_sensor->data.z = (int16_t) hall_sensor->dataRaw.z * z_sens * gain_factor * (1 << res_z);
    5110:	687b      	ldr	r3, [r7, #4]
    5112:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
    5116:	b21b      	sxth	r3, r3
    5118:	ee07 3a90 	vmov	s15, r3
    511c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    5120:	edd7 7a06 	vldr	s15, [r7, #24]
    5124:	ee27 7a27 	vmul.f32	s14, s14, s15
    5128:	edd7 7a03 	vldr	s15, [r7, #12]
    512c:	ee27 7a27 	vmul.f32	s14, s14, s15
    5130:	7cbb      	ldrb	r3, [r7, #18]
    5132:	2201      	movs	r2, #1
    5134:	fa02 f303 	lsl.w	r3, r2, r3
    5138:	ee07 3a90 	vmov	s15, r3
    513c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    5140:	ee67 7a27 	vmul.f32	s15, s14, s15
    5144:	687b      	ldr	r3, [r7, #4]
    5146:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
      break;
    514a:	e04c      	b.n	51e6 <convertRaw+0x416>
    case 2:
      hall_sensor->data.z = ( (hall_sensor->dataRaw.z - 32768.f) * z_sens *
    514c:	687b      	ldr	r3, [r7, #4]
    514e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
    5152:	ee07 3a90 	vmov	s15, r3
    5156:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    515a:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 5190 <convertRaw+0x3c0>
    515e:	ee37 7ac7 	vsub.f32	s14, s15, s14
    5162:	edd7 7a06 	vldr	s15, [r7, #24]
    5166:	ee27 7a27 	vmul.f32	s14, s14, s15
    516a:	edd7 7a03 	vldr	s15, [r7, #12]
    516e:	ee27 7a27 	vmul.f32	s14, s14, s15
                 gain_factor * (1 << res_z) );
    5172:	7cbb      	ldrb	r3, [r7, #18]
    5174:	2201      	movs	r2, #1
    5176:	fa02 f303 	lsl.w	r3, r2, r3
    517a:	ee07 3a90 	vmov	s15, r3
    517e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    5182:	ee67 7a27 	vmul.f32	s15, s14, s15
      hall_sensor->data.z = ( (hall_sensor->dataRaw.z - 32768.f) * z_sens *
    5186:	687b      	ldr	r3, [r7, #4]
    5188:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
      break;
    518c:	e02b      	b.n	51e6 <convertRaw+0x416>
    518e:	bf00      	nop
    5190:	47000000 	.word	0x47000000
    5194:	46800000 	.word	0x46800000
    5198:	4734a400 	.word	0x4734a400
    519c:	4234cccd 	.word	0x4234cccd
    51a0:	47435000 	.word	0x47435000
    case 3:
      hall_sensor->data.z = ( (hall_sensor->dataRaw.z - 16384.f) * z_sens *
    51a4:	687b      	ldr	r3, [r7, #4]
    51a6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
    51aa:	ee07 3a90 	vmov	s15, r3
    51ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    51b2:	ed1f 7a08 	vldr	s14, [pc, #-32]	; 5194 <convertRaw+0x3c4>
    51b6:	ee37 7ac7 	vsub.f32	s14, s15, s14
    51ba:	edd7 7a06 	vldr	s15, [r7, #24]
    51be:	ee27 7a27 	vmul.f32	s14, s14, s15
    51c2:	edd7 7a03 	vldr	s15, [r7, #12]
    51c6:	ee27 7a27 	vmul.f32	s14, s14, s15
                 gain_factor * (1 << res_z) );
    51ca:	7cbb      	ldrb	r3, [r7, #18]
    51cc:	2201      	movs	r2, #1
    51ce:	fa02 f303 	lsl.w	r3, r2, r3
    51d2:	ee07 3a90 	vmov	s15, r3
    51d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    51da:	ee67 7a27 	vmul.f32	s15, s14, s15
      hall_sensor->data.z = ( (hall_sensor->dataRaw.z - 16384.f) * z_sens *
    51de:	687b      	ldr	r3, [r7, #4]
    51e0:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
      break;
    51e4:	bf00      	nop
    }
  }

  hall_sensor->data.t = 25 + (hall_sensor->dataRaw.t - 46244.f)/45.2f;
    51e6:	687b      	ldr	r3, [r7, #4]
    51e8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
    51ec:	ee07 3a90 	vmov	s15, r3
    51f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    51f4:	ed1f 7a18 	vldr	s14, [pc, #-96]	; 5198 <convertRaw+0x3c8>
    51f8:	ee37 7ac7 	vsub.f32	s14, s15, s14
    51fc:	ed5f 6a19 	vldr	s13, [pc, #-100]	; 519c <convertRaw+0x3cc>
    5200:	eec7 7a26 	vdiv.f32	s15, s14, s13
    5204:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
    5208:	ee77 7a87 	vadd.f32	s15, s15, s14
    520c:	687b      	ldr	r3, [r7, #4]
    520e:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
  
  if (hall_sensor->data.x >50000)
    5212:	687b      	ldr	r3, [r7, #4]
    5214:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
    5218:	ed1f 7a1f 	vldr	s14, [pc, #-124]	; 51a0 <convertRaw+0x3d0>
    521c:	eef4 7ac7 	vcmpe.f32	s15, s14
    5220:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    5224:	dd03      	ble.n	522e <convertRaw+0x45e>
  {
	  hall_sensor->data.x = 50000;
    5226:	687b      	ldr	r3, [r7, #4]
    5228:	4a26      	ldr	r2, [pc, #152]	; (52c4 <convertRaw+0x4f4>)
    522a:	64da      	str	r2, [r3, #76]	; 0x4c
    522c:	e00c      	b.n	5248 <convertRaw+0x478>
  }
  else 
  {
	  if (hall_sensor->data.x < -50000)
    522e:	687b      	ldr	r3, [r7, #4]
    5230:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
    5234:	ed9f 7a24 	vldr	s14, [pc, #144]	; 52c8 <convertRaw+0x4f8>
    5238:	eef4 7ac7 	vcmpe.f32	s15, s14
    523c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    5240:	d502      	bpl.n	5248 <convertRaw+0x478>
	  {
		  hall_sensor->data.x = -50000;
    5242:	687b      	ldr	r3, [r7, #4]
    5244:	4a21      	ldr	r2, [pc, #132]	; (52cc <convertRaw+0x4fc>)
    5246:	64da      	str	r2, [r3, #76]	; 0x4c
	  }
  }
    if (hall_sensor->data.y > 50000)
    5248:	687b      	ldr	r3, [r7, #4]
    524a:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
    524e:	ed9f 7a20 	vldr	s14, [pc, #128]	; 52d0 <convertRaw+0x500>
    5252:	eef4 7ac7 	vcmpe.f32	s15, s14
    5256:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    525a:	dd03      	ble.n	5264 <convertRaw+0x494>
    {
	    hall_sensor->data.y = 50000;
    525c:	687b      	ldr	r3, [r7, #4]
    525e:	4a19      	ldr	r2, [pc, #100]	; (52c4 <convertRaw+0x4f4>)
    5260:	651a      	str	r2, [r3, #80]	; 0x50
    5262:	e00c      	b.n	527e <convertRaw+0x4ae>
    }
    else
    {
	    if (hall_sensor->data.y < -50000)
    5264:	687b      	ldr	r3, [r7, #4]
    5266:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
    526a:	ed9f 7a17 	vldr	s14, [pc, #92]	; 52c8 <convertRaw+0x4f8>
    526e:	eef4 7ac7 	vcmpe.f32	s15, s14
    5272:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    5276:	d502      	bpl.n	527e <convertRaw+0x4ae>
	    {
		    hall_sensor->data.y = -50000;
    5278:	687b      	ldr	r3, [r7, #4]
    527a:	4a14      	ldr	r2, [pc, #80]	; (52cc <convertRaw+0x4fc>)
    527c:	651a      	str	r2, [r3, #80]	; 0x50
	    }
    }
    if (hall_sensor->data.z > 50000)
    527e:	687b      	ldr	r3, [r7, #4]
    5280:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
    5284:	ed9f 7a12 	vldr	s14, [pc, #72]	; 52d0 <convertRaw+0x500>
    5288:	eef4 7ac7 	vcmpe.f32	s15, s14
    528c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    5290:	dd03      	ble.n	529a <convertRaw+0x4ca>
    {
	    hall_sensor->data.z = 50000;
    5292:	687b      	ldr	r3, [r7, #4]
    5294:	4a0b      	ldr	r2, [pc, #44]	; (52c4 <convertRaw+0x4f4>)
    5296:	655a      	str	r2, [r3, #84]	; 0x54
	    if (hall_sensor->data.z < -50000)
	    {
		    hall_sensor->data.z = -50000;
	    }
    }
}
    5298:	e00d      	b.n	52b6 <convertRaw+0x4e6>
	    if (hall_sensor->data.z < -50000)
    529a:	687b      	ldr	r3, [r7, #4]
    529c:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
    52a0:	ed9f 7a09 	vldr	s14, [pc, #36]	; 52c8 <convertRaw+0x4f8>
    52a4:	eef4 7ac7 	vcmpe.f32	s15, s14
    52a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    52ac:	d400      	bmi.n	52b0 <convertRaw+0x4e0>
}
    52ae:	e002      	b.n	52b6 <convertRaw+0x4e6>
		    hall_sensor->data.z = -50000;
    52b0:	687b      	ldr	r3, [r7, #4]
    52b2:	4a06      	ldr	r2, [pc, #24]	; (52cc <convertRaw+0x4fc>)
    52b4:	655a      	str	r2, [r3, #84]	; 0x54
}
    52b6:	bf00      	nop
    52b8:	3724      	adds	r7, #36	; 0x24
    52ba:	46bd      	mov	sp, r7
    52bc:	f85d 7b04 	ldr.w	r7, [sp], #4
    52c0:	4770      	bx	lr
    52c2:	bf00      	nop
    52c4:	47435000 	.word	0x47435000
    52c8:	c7435000 	.word	0xc7435000
    52cc:	c7435000 	.word	0xc7435000
    52d0:	47435000 	.word	0x47435000

000052d4 <convDelayMillis>:

uint16_t convDelayMillis(struct MLX90393 *hall_sensor) {
    52d4:	b480      	push	{r7}
    52d6:	b087      	sub	sp, #28
    52d8:	af00      	add	r7, sp, #0
    52da:	6078      	str	r0, [r7, #4]
  const uint8_t osr = (hall_sensor->cache.reg[OSR_REG] & OSR_MASK) >> OSR_SHIFT;
    52dc:	687b      	ldr	r3, [r7, #4]
    52de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
    52e0:	b2db      	uxtb	r3, r3
    52e2:	f003 0303 	and.w	r3, r3, #3
    52e6:	75fb      	strb	r3, [r7, #23]
  const uint8_t osr2 = (hall_sensor->cache.reg[OSR2_REG] & OSR2_MASK) >> OSR2_SHIFT;
    52e8:	687b      	ldr	r3, [r7, #4]
    52ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
    52ec:	12db      	asrs	r3, r3, #11
    52ee:	b2db      	uxtb	r3, r3
    52f0:	f003 0303 	and.w	r3, r3, #3
    52f4:	75bb      	strb	r3, [r7, #22]
  const uint8_t dig_flt = (hall_sensor->cache.reg[DIG_FLT_REG] & DIG_FLT_MASK) >> DIG_FLT_SHIFT;
    52f6:	687b      	ldr	r3, [r7, #4]
    52f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
    52fa:	109b      	asrs	r3, r3, #2
    52fc:	b2db      	uxtb	r3, r3
    52fe:	f003 0307 	and.w	r3, r3, #7
    5302:	757b      	strb	r3, [r7, #21]
  const uint8_t magnetic_axis = 3;
    5304:	2303      	movs	r3, #3
    5306:	753b      	strb	r3, [r7, #20]
  
  uint32_t delayTimeMicro = (magnetic_axis * (((2 + (1 << dig_flt)) * (1 << osr) *64) + 67)) + ((192*(1<<osr2)) + 67) ; 
    5308:	7d3b      	ldrb	r3, [r7, #20]
    530a:	7d7a      	ldrb	r2, [r7, #21]
    530c:	2101      	movs	r1, #1
    530e:	fa01 f202 	lsl.w	r2, r1, r2
    5312:	1c91      	adds	r1, r2, #2
    5314:	7dfa      	ldrb	r2, [r7, #23]
    5316:	fa01 f202 	lsl.w	r2, r1, r2
    531a:	0192      	lsls	r2, r2, #6
    531c:	3243      	adds	r2, #67	; 0x43
    531e:	fb02 f203 	mul.w	r2, r2, r3
    5322:	7dbb      	ldrb	r3, [r7, #22]
    5324:	21c0      	movs	r1, #192	; 0xc0
    5326:	fa01 f303 	lsl.w	r3, r1, r3
    532a:	3343      	adds	r3, #67	; 0x43
    532c:	4413      	add	r3, r2
    532e:	613b      	str	r3, [r7, #16]
  uint16_t delaytimeMilli = (delayTimeMicro / 1000) + 2; 
    5330:	693b      	ldr	r3, [r7, #16]
    5332:	4a07      	ldr	r2, [pc, #28]	; (5350 <convDelayMillis+0x7c>)
    5334:	fba2 2303 	umull	r2, r3, r2, r3
    5338:	099b      	lsrs	r3, r3, #6
    533a:	b29b      	uxth	r3, r3
    533c:	3302      	adds	r3, #2
    533e:	81fb      	strh	r3, [r7, #14]
                     ( 3 * (2 + (1 << dig_flt)) * (1 << osr) *0.064f +
                      (1 << osr2) * 0.192f ) *
                       1.3f;  // 30% tolerance
					   
					   */
	return delaytimeMilli;
    5340:	89fb      	ldrh	r3, [r7, #14]
}
    5342:	4618      	mov	r0, r3
    5344:	371c      	adds	r7, #28
    5346:	46bd      	mov	sp, r7
    5348:	f85d 7b04 	ldr.w	r7, [sp], #4
    534c:	4770      	bx	lr
    534e:	bf00      	nop
    5350:	10624dd3 	.word	0x10624dd3

00005354 <isOK>:
  return checkStatus(status1) | checkStatus(status2);
}

//checks 
bool isOK(uint8_t status)
{
    5354:	b480      	push	{r7}
    5356:	b083      	sub	sp, #12
    5358:	af00      	add	r7, sp, #0
    535a:	4603      	mov	r3, r0
    535c:	71fb      	strb	r3, [r7, #7]
  return (status & ERROR_BIT) == 0;
    535e:	79fb      	ldrb	r3, [r7, #7]
    5360:	f003 0310 	and.w	r3, r3, #16
    5364:	2b00      	cmp	r3, #0
    5366:	bf0c      	ite	eq
    5368:	2301      	moveq	r3, #1
    536a:	2300      	movne	r3, #0
    536c:	b2db      	uxtb	r3, r3
}
    536e:	4618      	mov	r0, r3
    5370:	370c      	adds	r7, #12
    5372:	46bd      	mov	sp, r7
    5374:	f85d 7b04 	ldr.w	r7, [sp], #4
    5378:	4770      	bx	lr

0000537a <hasError>:

bool hasError(uint8_t status)
{
    537a:	b480      	push	{r7}
    537c:	b083      	sub	sp, #12
    537e:	af00      	add	r7, sp, #0
    5380:	4603      	mov	r3, r0
    5382:	71fb      	strb	r3, [r7, #7]
  return (status & ERROR_BIT) != 0;
    5384:	79fb      	ldrb	r3, [r7, #7]
    5386:	f003 0310 	and.w	r3, r3, #16
    538a:	2b00      	cmp	r3, #0
    538c:	bf14      	ite	ne
    538e:	2301      	movne	r3, #1
    5390:	2300      	moveq	r3, #0
    5392:	b2db      	uxtb	r3, r3
}
    5394:	4618      	mov	r0, r3
    5396:	370c      	adds	r7, #12
    5398:	46bd      	mov	sp, r7
    539a:	f85d 7b04 	ldr.w	r7, [sp], #4
    539e:	4770      	bx	lr

000053a0 <checkStatus>:

uint8_t checkStatus(uint8_t status)
{
    53a0:	b480      	push	{r7}
    53a2:	b083      	sub	sp, #12
    53a4:	af00      	add	r7, sp, #0
    53a6:	4603      	mov	r3, r0
    53a8:	71fb      	strb	r3, [r7, #7]
  return (status & ERROR_BIT) ? STATUS_ERROR : STATUS_OK;
    53aa:	79fb      	ldrb	r3, [r7, #7]
    53ac:	f003 0310 	and.w	r3, r3, #16
    53b0:	2b00      	cmp	r3, #0
    53b2:	d001      	beq.n	53b8 <checkStatus+0x18>
    53b4:	23ff      	movs	r3, #255	; 0xff
    53b6:	e000      	b.n	53ba <checkStatus+0x1a>
    53b8:	2300      	movs	r3, #0
    53ba:	4618      	mov	r0, r3
    53bc:	370c      	adds	r7, #12
    53be:	46bd      	mov	sp, r7
    53c0:	f85d 7b04 	ldr.w	r7, [sp], #4
    53c4:	4770      	bx	lr

000053c6 <hri_port_set_OUT_reg>:
{
    53c6:	b480      	push	{r7}
    53c8:	b085      	sub	sp, #20
    53ca:	af00      	add	r7, sp, #0
    53cc:	60f8      	str	r0, [r7, #12]
    53ce:	460b      	mov	r3, r1
    53d0:	607a      	str	r2, [r7, #4]
    53d2:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    53d4:	7afb      	ldrb	r3, [r7, #11]
    53d6:	68fa      	ldr	r2, [r7, #12]
    53d8:	01db      	lsls	r3, r3, #7
    53da:	4413      	add	r3, r2
    53dc:	3318      	adds	r3, #24
    53de:	687a      	ldr	r2, [r7, #4]
    53e0:	601a      	str	r2, [r3, #0]
}
    53e2:	bf00      	nop
    53e4:	3714      	adds	r7, #20
    53e6:	46bd      	mov	sp, r7
    53e8:	f85d 7b04 	ldr.w	r7, [sp], #4
    53ec:	4770      	bx	lr

000053ee <hri_port_clear_OUT_reg>:
{
    53ee:	b480      	push	{r7}
    53f0:	b085      	sub	sp, #20
    53f2:	af00      	add	r7, sp, #0
    53f4:	60f8      	str	r0, [r7, #12]
    53f6:	460b      	mov	r3, r1
    53f8:	607a      	str	r2, [r7, #4]
    53fa:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    53fc:	7afb      	ldrb	r3, [r7, #11]
    53fe:	68fa      	ldr	r2, [r7, #12]
    5400:	01db      	lsls	r3, r3, #7
    5402:	4413      	add	r3, r2
    5404:	3314      	adds	r3, #20
    5406:	687a      	ldr	r2, [r7, #4]
    5408:	601a      	str	r2, [r3, #0]
}
    540a:	bf00      	nop
    540c:	3714      	adds	r7, #20
    540e:	46bd      	mov	sp, r7
    5410:	f85d 7b04 	ldr.w	r7, [sp], #4
    5414:	4770      	bx	lr
	...

00005418 <_gpio_set_level>:
{
    5418:	b580      	push	{r7, lr}
    541a:	b082      	sub	sp, #8
    541c:	af00      	add	r7, sp, #0
    541e:	4603      	mov	r3, r0
    5420:	6039      	str	r1, [r7, #0]
    5422:	71fb      	strb	r3, [r7, #7]
    5424:	4613      	mov	r3, r2
    5426:	71bb      	strb	r3, [r7, #6]
	if (level) {
    5428:	79bb      	ldrb	r3, [r7, #6]
    542a:	2b00      	cmp	r3, #0
    542c:	d006      	beq.n	543c <_gpio_set_level+0x24>
		hri_port_set_OUT_reg(PORT, port, mask);
    542e:	79fb      	ldrb	r3, [r7, #7]
    5430:	683a      	ldr	r2, [r7, #0]
    5432:	4619      	mov	r1, r3
    5434:	4806      	ldr	r0, [pc, #24]	; (5450 <_gpio_set_level+0x38>)
    5436:	4b07      	ldr	r3, [pc, #28]	; (5454 <_gpio_set_level+0x3c>)
    5438:	4798      	blx	r3
}
    543a:	e005      	b.n	5448 <_gpio_set_level+0x30>
		hri_port_clear_OUT_reg(PORT, port, mask);
    543c:	79fb      	ldrb	r3, [r7, #7]
    543e:	683a      	ldr	r2, [r7, #0]
    5440:	4619      	mov	r1, r3
    5442:	4803      	ldr	r0, [pc, #12]	; (5450 <_gpio_set_level+0x38>)
    5444:	4b04      	ldr	r3, [pc, #16]	; (5458 <_gpio_set_level+0x40>)
    5446:	4798      	blx	r3
}
    5448:	bf00      	nop
    544a:	3708      	adds	r7, #8
    544c:	46bd      	mov	sp, r7
    544e:	bd80      	pop	{r7, pc}
    5450:	41008000 	.word	0x41008000
    5454:	000053c7 	.word	0x000053c7
    5458:	000053ef 	.word	0x000053ef

0000545c <gpio_set_pin_level>:
{
    545c:	b580      	push	{r7, lr}
    545e:	b082      	sub	sp, #8
    5460:	af00      	add	r7, sp, #0
    5462:	4603      	mov	r3, r0
    5464:	460a      	mov	r2, r1
    5466:	71fb      	strb	r3, [r7, #7]
    5468:	4613      	mov	r3, r2
    546a:	71bb      	strb	r3, [r7, #6]
	_gpio_set_level((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), level);
    546c:	79fb      	ldrb	r3, [r7, #7]
    546e:	095b      	lsrs	r3, r3, #5
    5470:	b2d8      	uxtb	r0, r3
    5472:	79fb      	ldrb	r3, [r7, #7]
    5474:	f003 031f 	and.w	r3, r3, #31
    5478:	2201      	movs	r2, #1
    547a:	fa02 f303 	lsl.w	r3, r2, r3
    547e:	79ba      	ldrb	r2, [r7, #6]
    5480:	4619      	mov	r1, r3
    5482:	4b03      	ldr	r3, [pc, #12]	; (5490 <gpio_set_pin_level+0x34>)
    5484:	4798      	blx	r3
}
    5486:	bf00      	nop
    5488:	3708      	adds	r7, #8
    548a:	46bd      	mov	sp, r7
    548c:	bd80      	pop	{r7, pc}
    548e:	bf00      	nop
    5490:	00005419 	.word	0x00005419

00005494 <triggerInitialize>:
#include <Melexis/SensorArray.h>



void triggerInitialize(struct MLX90393 *hall_sensor, struct io_descriptor *io)
{
    5494:	b580      	push	{r7, lr}
    5496:	b082      	sub	sp, #8
    5498:	af00      	add	r7, sp, #0
    549a:	6078      	str	r0, [r7, #4]
    549c:	6039      	str	r1, [r7, #0]
		//setTrigIntSel(hall_sensor,1,io);
		setExtTrig(hall_sensor,1,io);
    549e:	683a      	ldr	r2, [r7, #0]
    54a0:	2101      	movs	r1, #1
    54a2:	6878      	ldr	r0, [r7, #4]
    54a4:	4b05      	ldr	r3, [pc, #20]	; (54bc <triggerInitialize+0x28>)
    54a6:	4798      	blx	r3
		startMeasurement(hall_sensor, X_FLAG | Y_FLAG | Z_FLAG | T_FLAG, io);
    54a8:	683a      	ldr	r2, [r7, #0]
    54aa:	210f      	movs	r1, #15
    54ac:	6878      	ldr	r0, [r7, #4]
    54ae:	4b04      	ldr	r3, [pc, #16]	; (54c0 <triggerInitialize+0x2c>)
    54b0:	4798      	blx	r3
}
    54b2:	bf00      	nop
    54b4:	3708      	adds	r7, #8
    54b6:	46bd      	mov	sp, r7
    54b8:	bd80      	pop	{r7, pc}
    54ba:	bf00      	nop
    54bc:	00004af1 	.word	0x00004af1
    54c0:	00004b95 	.word	0x00004b95

000054c4 <triggerSensor>:


void triggerSensor(uint16_t pulseTime)
{
    54c4:	b580      	push	{r7, lr}
    54c6:	b082      	sub	sp, #8
    54c8:	af00      	add	r7, sp, #0
    54ca:	4603      	mov	r3, r0
    54cc:	80fb      	strh	r3, [r7, #6]
	gpio_set_pin_level(TRG,true);
    54ce:	2101      	movs	r1, #1
    54d0:	2006      	movs	r0, #6
    54d2:	4b07      	ldr	r3, [pc, #28]	; (54f0 <triggerSensor+0x2c>)
    54d4:	4798      	blx	r3
	delay_us(pulseTime);
    54d6:	88fb      	ldrh	r3, [r7, #6]
    54d8:	4618      	mov	r0, r3
    54da:	4b06      	ldr	r3, [pc, #24]	; (54f4 <triggerSensor+0x30>)
    54dc:	4798      	blx	r3
	gpio_set_pin_level(TRG,false);
    54de:	2100      	movs	r1, #0
    54e0:	2006      	movs	r0, #6
    54e2:	4b03      	ldr	r3, [pc, #12]	; (54f0 <triggerSensor+0x2c>)
    54e4:	4798      	blx	r3
};
    54e6:	bf00      	nop
    54e8:	3708      	adds	r7, #8
    54ea:	46bd      	mov	sp, r7
    54ec:	bd80      	pop	{r7, pc}
    54ee:	bf00      	nop
    54f0:	0000545d 	.word	0x0000545d
    54f4:	00000c25 	.word	0x00000c25

000054f8 <triggerReadout_Prepare_Timer>:
	uint16_t delayTime = convDelayMillis(hall_sensor);
	delay_ms(delayTime); //can be optimized as clock is not that precise
};

void triggerReadout_Prepare_Timer(uint16_t pulseTime)
{
    54f8:	b580      	push	{r7, lr}
    54fa:	b082      	sub	sp, #8
    54fc:	af00      	add	r7, sp, #0
    54fe:	4603      	mov	r3, r0
    5500:	80fb      	strh	r3, [r7, #6]
	triggerSensor(pulseTime);
    5502:	88fb      	ldrh	r3, [r7, #6]
    5504:	4618      	mov	r0, r3
    5506:	4b03      	ldr	r3, [pc, #12]	; (5514 <triggerReadout_Prepare_Timer+0x1c>)
    5508:	4798      	blx	r3
};
    550a:	bf00      	nop
    550c:	3708      	adds	r7, #8
    550e:	46bd      	mov	sp, r7
    5510:	bd80      	pop	{r7, pc}
    5512:	bf00      	nop
    5514:	000054c5 	.word	0x000054c5

00005518 <triggerReadout>:

uint8_t triggerReadout(struct MLX90393 *hall_sensor, struct io_descriptor *io)
{
    5518:	b580      	push	{r7, lr}
    551a:	b084      	sub	sp, #16
    551c:	af00      	add	r7, sp, #0
    551e:	6078      	str	r0, [r7, #4]
    5520:	6039      	str	r1, [r7, #0]
	uint8_t status = readMeasurement(hall_sensor, X_FLAG | Y_FLAG | Z_FLAG | T_FLAG, io);
    5522:	683a      	ldr	r2, [r7, #0]
    5524:	210f      	movs	r1, #15
    5526:	6878      	ldr	r0, [r7, #4]
    5528:	4b07      	ldr	r3, [pc, #28]	; (5548 <triggerReadout+0x30>)
    552a:	4798      	blx	r3
    552c:	4603      	mov	r3, r0
    552e:	73fb      	strb	r3, [r7, #15]
	convertRaw(hall_sensor);
    5530:	6878      	ldr	r0, [r7, #4]
    5532:	4b06      	ldr	r3, [pc, #24]	; (554c <triggerReadout+0x34>)
    5534:	4798      	blx	r3
	return checkStatus(status);
    5536:	7bfb      	ldrb	r3, [r7, #15]
    5538:	4618      	mov	r0, r3
    553a:	4b05      	ldr	r3, [pc, #20]	; (5550 <triggerReadout+0x38>)
    553c:	4798      	blx	r3
    553e:	4603      	mov	r3, r0
};
    5540:	4618      	mov	r0, r3
    5542:	3710      	adds	r7, #16
    5544:	46bd      	mov	sp, r7
    5546:	bd80      	pop	{r7, pc}
    5548:	00004bdd 	.word	0x00004bdd
    554c:	00004dd1 	.word	0x00004dd1
    5550:	000053a1 	.word	0x000053a1

00005554 <triggerReadoutArray>:

uint8_t triggerReadoutArray(struct MLX90393 *hall_sensor_1, struct MLX90393 *hall_sensor_2, struct MLX90393 *hall_sensor_3, 
						    struct MLX90393 *hall_sensor_4, struct MLX90393 *hall_sensor_5, struct MLX90393 *hall_sensor_6, 
					        struct MLX90393 *hall_sensor_7, struct MLX90393 *hall_sensor_8, struct MLX90393 *hall_sensor_9,
					        struct io_descriptor *io)
{
    5554:	b590      	push	{r4, r7, lr}
    5556:	b089      	sub	sp, #36	; 0x24
    5558:	af00      	add	r7, sp, #0
    555a:	60f8      	str	r0, [r7, #12]
    555c:	60b9      	str	r1, [r7, #8]
    555e:	607a      	str	r2, [r7, #4]
    5560:	603b      	str	r3, [r7, #0]
	uint8_t status1 = triggerReadout(hall_sensor_1,io);
    5562:	6c79      	ldr	r1, [r7, #68]	; 0x44
    5564:	68f8      	ldr	r0, [r7, #12]
    5566:	4b3b      	ldr	r3, [pc, #236]	; (5654 <triggerReadoutArray+0x100>)
    5568:	4798      	blx	r3
    556a:	4603      	mov	r3, r0
    556c:	77fb      	strb	r3, [r7, #31]
	uint8_t status2 = triggerReadout(hall_sensor_2,io);
    556e:	6c79      	ldr	r1, [r7, #68]	; 0x44
    5570:	68b8      	ldr	r0, [r7, #8]
    5572:	4b38      	ldr	r3, [pc, #224]	; (5654 <triggerReadoutArray+0x100>)
    5574:	4798      	blx	r3
    5576:	4603      	mov	r3, r0
    5578:	77bb      	strb	r3, [r7, #30]
	uint8_t status3 = triggerReadout(hall_sensor_3,io);
    557a:	6c79      	ldr	r1, [r7, #68]	; 0x44
    557c:	6878      	ldr	r0, [r7, #4]
    557e:	4b35      	ldr	r3, [pc, #212]	; (5654 <triggerReadoutArray+0x100>)
    5580:	4798      	blx	r3
    5582:	4603      	mov	r3, r0
    5584:	777b      	strb	r3, [r7, #29]
	uint8_t status4 = triggerReadout(hall_sensor_4,io);
    5586:	6c79      	ldr	r1, [r7, #68]	; 0x44
    5588:	6838      	ldr	r0, [r7, #0]
    558a:	4b32      	ldr	r3, [pc, #200]	; (5654 <triggerReadoutArray+0x100>)
    558c:	4798      	blx	r3
    558e:	4603      	mov	r3, r0
    5590:	773b      	strb	r3, [r7, #28]
	uint8_t status5 = triggerReadout(hall_sensor_5,io);
    5592:	6c79      	ldr	r1, [r7, #68]	; 0x44
    5594:	6b38      	ldr	r0, [r7, #48]	; 0x30
    5596:	4b2f      	ldr	r3, [pc, #188]	; (5654 <triggerReadoutArray+0x100>)
    5598:	4798      	blx	r3
    559a:	4603      	mov	r3, r0
    559c:	76fb      	strb	r3, [r7, #27]
	uint8_t status6 = triggerReadout(hall_sensor_6,io);
    559e:	6c79      	ldr	r1, [r7, #68]	; 0x44
    55a0:	6b78      	ldr	r0, [r7, #52]	; 0x34
    55a2:	4b2c      	ldr	r3, [pc, #176]	; (5654 <triggerReadoutArray+0x100>)
    55a4:	4798      	blx	r3
    55a6:	4603      	mov	r3, r0
    55a8:	76bb      	strb	r3, [r7, #26]
	uint8_t status7 = triggerReadout(hall_sensor_7,io);
    55aa:	6c79      	ldr	r1, [r7, #68]	; 0x44
    55ac:	6bb8      	ldr	r0, [r7, #56]	; 0x38
    55ae:	4b29      	ldr	r3, [pc, #164]	; (5654 <triggerReadoutArray+0x100>)
    55b0:	4798      	blx	r3
    55b2:	4603      	mov	r3, r0
    55b4:	767b      	strb	r3, [r7, #25]
	uint8_t status8 = triggerReadout(hall_sensor_8,io);
    55b6:	6c79      	ldr	r1, [r7, #68]	; 0x44
    55b8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
    55ba:	4b26      	ldr	r3, [pc, #152]	; (5654 <triggerReadoutArray+0x100>)
    55bc:	4798      	blx	r3
    55be:	4603      	mov	r3, r0
    55c0:	763b      	strb	r3, [r7, #24]
	uint8_t status9 = triggerReadout(hall_sensor_9,io);
    55c2:	6c79      	ldr	r1, [r7, #68]	; 0x44
    55c4:	6c38      	ldr	r0, [r7, #64]	; 0x40
    55c6:	4b23      	ldr	r3, [pc, #140]	; (5654 <triggerReadoutArray+0x100>)
    55c8:	4798      	blx	r3
    55ca:	4603      	mov	r3, r0
    55cc:	75fb      	strb	r3, [r7, #23]
	
	return checkStatus(status1) | checkStatus(status2) | checkStatus(status3) | checkStatus(status4) | checkStatus(status5) | checkStatus(status6) | checkStatus(status7) | checkStatus(status8) | checkStatus(status9);
    55ce:	7ffb      	ldrb	r3, [r7, #31]
    55d0:	4618      	mov	r0, r3
    55d2:	4b21      	ldr	r3, [pc, #132]	; (5658 <triggerReadoutArray+0x104>)
    55d4:	4798      	blx	r3
    55d6:	4603      	mov	r3, r0
    55d8:	461c      	mov	r4, r3
    55da:	7fbb      	ldrb	r3, [r7, #30]
    55dc:	4618      	mov	r0, r3
    55de:	4b1e      	ldr	r3, [pc, #120]	; (5658 <triggerReadoutArray+0x104>)
    55e0:	4798      	blx	r3
    55e2:	4603      	mov	r3, r0
    55e4:	4323      	orrs	r3, r4
    55e6:	b2dc      	uxtb	r4, r3
    55e8:	7f7b      	ldrb	r3, [r7, #29]
    55ea:	4618      	mov	r0, r3
    55ec:	4b1a      	ldr	r3, [pc, #104]	; (5658 <triggerReadoutArray+0x104>)
    55ee:	4798      	blx	r3
    55f0:	4603      	mov	r3, r0
    55f2:	4323      	orrs	r3, r4
    55f4:	b2dc      	uxtb	r4, r3
    55f6:	7f3b      	ldrb	r3, [r7, #28]
    55f8:	4618      	mov	r0, r3
    55fa:	4b17      	ldr	r3, [pc, #92]	; (5658 <triggerReadoutArray+0x104>)
    55fc:	4798      	blx	r3
    55fe:	4603      	mov	r3, r0
    5600:	4323      	orrs	r3, r4
    5602:	b2dc      	uxtb	r4, r3
    5604:	7efb      	ldrb	r3, [r7, #27]
    5606:	4618      	mov	r0, r3
    5608:	4b13      	ldr	r3, [pc, #76]	; (5658 <triggerReadoutArray+0x104>)
    560a:	4798      	blx	r3
    560c:	4603      	mov	r3, r0
    560e:	4323      	orrs	r3, r4
    5610:	b2dc      	uxtb	r4, r3
    5612:	7ebb      	ldrb	r3, [r7, #26]
    5614:	4618      	mov	r0, r3
    5616:	4b10      	ldr	r3, [pc, #64]	; (5658 <triggerReadoutArray+0x104>)
    5618:	4798      	blx	r3
    561a:	4603      	mov	r3, r0
    561c:	4323      	orrs	r3, r4
    561e:	b2dc      	uxtb	r4, r3
    5620:	7e7b      	ldrb	r3, [r7, #25]
    5622:	4618      	mov	r0, r3
    5624:	4b0c      	ldr	r3, [pc, #48]	; (5658 <triggerReadoutArray+0x104>)
    5626:	4798      	blx	r3
    5628:	4603      	mov	r3, r0
    562a:	4323      	orrs	r3, r4
    562c:	b2dc      	uxtb	r4, r3
    562e:	7e3b      	ldrb	r3, [r7, #24]
    5630:	4618      	mov	r0, r3
    5632:	4b09      	ldr	r3, [pc, #36]	; (5658 <triggerReadoutArray+0x104>)
    5634:	4798      	blx	r3
    5636:	4603      	mov	r3, r0
    5638:	4323      	orrs	r3, r4
    563a:	b2dc      	uxtb	r4, r3
    563c:	7dfb      	ldrb	r3, [r7, #23]
    563e:	4618      	mov	r0, r3
    5640:	4b05      	ldr	r3, [pc, #20]	; (5658 <triggerReadoutArray+0x104>)
    5642:	4798      	blx	r3
    5644:	4603      	mov	r3, r0
    5646:	4323      	orrs	r3, r4
    5648:	b2db      	uxtb	r3, r3
};
    564a:	4618      	mov	r0, r3
    564c:	3724      	adds	r7, #36	; 0x24
    564e:	46bd      	mov	sp, r7
    5650:	bd90      	pop	{r4, r7, pc}
    5652:	bf00      	nop
    5654:	00005519 	.word	0x00005519
    5658:	000053a1 	.word	0x000053a1

0000565c <__aeabi_drsub>:
    565c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    5660:	e002      	b.n	5668 <__adddf3>
    5662:	bf00      	nop

00005664 <__aeabi_dsub>:
    5664:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00005668 <__adddf3>:
    5668:	b530      	push	{r4, r5, lr}
    566a:	ea4f 0441 	mov.w	r4, r1, lsl #1
    566e:	ea4f 0543 	mov.w	r5, r3, lsl #1
    5672:	ea94 0f05 	teq	r4, r5
    5676:	bf08      	it	eq
    5678:	ea90 0f02 	teqeq	r0, r2
    567c:	bf1f      	itttt	ne
    567e:	ea54 0c00 	orrsne.w	ip, r4, r0
    5682:	ea55 0c02 	orrsne.w	ip, r5, r2
    5686:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    568a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    568e:	f000 80e2 	beq.w	5856 <__adddf3+0x1ee>
    5692:	ea4f 5454 	mov.w	r4, r4, lsr #21
    5696:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    569a:	bfb8      	it	lt
    569c:	426d      	neglt	r5, r5
    569e:	dd0c      	ble.n	56ba <__adddf3+0x52>
    56a0:	442c      	add	r4, r5
    56a2:	ea80 0202 	eor.w	r2, r0, r2
    56a6:	ea81 0303 	eor.w	r3, r1, r3
    56aa:	ea82 0000 	eor.w	r0, r2, r0
    56ae:	ea83 0101 	eor.w	r1, r3, r1
    56b2:	ea80 0202 	eor.w	r2, r0, r2
    56b6:	ea81 0303 	eor.w	r3, r1, r3
    56ba:	2d36      	cmp	r5, #54	; 0x36
    56bc:	bf88      	it	hi
    56be:	bd30      	pophi	{r4, r5, pc}
    56c0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    56c4:	ea4f 3101 	mov.w	r1, r1, lsl #12
    56c8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    56cc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    56d0:	d002      	beq.n	56d8 <__adddf3+0x70>
    56d2:	4240      	negs	r0, r0
    56d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    56d8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    56dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
    56e0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    56e4:	d002      	beq.n	56ec <__adddf3+0x84>
    56e6:	4252      	negs	r2, r2
    56e8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    56ec:	ea94 0f05 	teq	r4, r5
    56f0:	f000 80a7 	beq.w	5842 <__adddf3+0x1da>
    56f4:	f1a4 0401 	sub.w	r4, r4, #1
    56f8:	f1d5 0e20 	rsbs	lr, r5, #32
    56fc:	db0d      	blt.n	571a <__adddf3+0xb2>
    56fe:	fa02 fc0e 	lsl.w	ip, r2, lr
    5702:	fa22 f205 	lsr.w	r2, r2, r5
    5706:	1880      	adds	r0, r0, r2
    5708:	f141 0100 	adc.w	r1, r1, #0
    570c:	fa03 f20e 	lsl.w	r2, r3, lr
    5710:	1880      	adds	r0, r0, r2
    5712:	fa43 f305 	asr.w	r3, r3, r5
    5716:	4159      	adcs	r1, r3
    5718:	e00e      	b.n	5738 <__adddf3+0xd0>
    571a:	f1a5 0520 	sub.w	r5, r5, #32
    571e:	f10e 0e20 	add.w	lr, lr, #32
    5722:	2a01      	cmp	r2, #1
    5724:	fa03 fc0e 	lsl.w	ip, r3, lr
    5728:	bf28      	it	cs
    572a:	f04c 0c02 	orrcs.w	ip, ip, #2
    572e:	fa43 f305 	asr.w	r3, r3, r5
    5732:	18c0      	adds	r0, r0, r3
    5734:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    5738:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    573c:	d507      	bpl.n	574e <__adddf3+0xe6>
    573e:	f04f 0e00 	mov.w	lr, #0
    5742:	f1dc 0c00 	rsbs	ip, ip, #0
    5746:	eb7e 0000 	sbcs.w	r0, lr, r0
    574a:	eb6e 0101 	sbc.w	r1, lr, r1
    574e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    5752:	d31b      	bcc.n	578c <__adddf3+0x124>
    5754:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    5758:	d30c      	bcc.n	5774 <__adddf3+0x10c>
    575a:	0849      	lsrs	r1, r1, #1
    575c:	ea5f 0030 	movs.w	r0, r0, rrx
    5760:	ea4f 0c3c 	mov.w	ip, ip, rrx
    5764:	f104 0401 	add.w	r4, r4, #1
    5768:	ea4f 5244 	mov.w	r2, r4, lsl #21
    576c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    5770:	f080 809a 	bcs.w	58a8 <__adddf3+0x240>
    5774:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    5778:	bf08      	it	eq
    577a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    577e:	f150 0000 	adcs.w	r0, r0, #0
    5782:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    5786:	ea41 0105 	orr.w	r1, r1, r5
    578a:	bd30      	pop	{r4, r5, pc}
    578c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    5790:	4140      	adcs	r0, r0
    5792:	eb41 0101 	adc.w	r1, r1, r1
    5796:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    579a:	f1a4 0401 	sub.w	r4, r4, #1
    579e:	d1e9      	bne.n	5774 <__adddf3+0x10c>
    57a0:	f091 0f00 	teq	r1, #0
    57a4:	bf04      	itt	eq
    57a6:	4601      	moveq	r1, r0
    57a8:	2000      	moveq	r0, #0
    57aa:	fab1 f381 	clz	r3, r1
    57ae:	bf08      	it	eq
    57b0:	3320      	addeq	r3, #32
    57b2:	f1a3 030b 	sub.w	r3, r3, #11
    57b6:	f1b3 0220 	subs.w	r2, r3, #32
    57ba:	da0c      	bge.n	57d6 <__adddf3+0x16e>
    57bc:	320c      	adds	r2, #12
    57be:	dd08      	ble.n	57d2 <__adddf3+0x16a>
    57c0:	f102 0c14 	add.w	ip, r2, #20
    57c4:	f1c2 020c 	rsb	r2, r2, #12
    57c8:	fa01 f00c 	lsl.w	r0, r1, ip
    57cc:	fa21 f102 	lsr.w	r1, r1, r2
    57d0:	e00c      	b.n	57ec <__adddf3+0x184>
    57d2:	f102 0214 	add.w	r2, r2, #20
    57d6:	bfd8      	it	le
    57d8:	f1c2 0c20 	rsble	ip, r2, #32
    57dc:	fa01 f102 	lsl.w	r1, r1, r2
    57e0:	fa20 fc0c 	lsr.w	ip, r0, ip
    57e4:	bfdc      	itt	le
    57e6:	ea41 010c 	orrle.w	r1, r1, ip
    57ea:	4090      	lslle	r0, r2
    57ec:	1ae4      	subs	r4, r4, r3
    57ee:	bfa2      	ittt	ge
    57f0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    57f4:	4329      	orrge	r1, r5
    57f6:	bd30      	popge	{r4, r5, pc}
    57f8:	ea6f 0404 	mvn.w	r4, r4
    57fc:	3c1f      	subs	r4, #31
    57fe:	da1c      	bge.n	583a <__adddf3+0x1d2>
    5800:	340c      	adds	r4, #12
    5802:	dc0e      	bgt.n	5822 <__adddf3+0x1ba>
    5804:	f104 0414 	add.w	r4, r4, #20
    5808:	f1c4 0220 	rsb	r2, r4, #32
    580c:	fa20 f004 	lsr.w	r0, r0, r4
    5810:	fa01 f302 	lsl.w	r3, r1, r2
    5814:	ea40 0003 	orr.w	r0, r0, r3
    5818:	fa21 f304 	lsr.w	r3, r1, r4
    581c:	ea45 0103 	orr.w	r1, r5, r3
    5820:	bd30      	pop	{r4, r5, pc}
    5822:	f1c4 040c 	rsb	r4, r4, #12
    5826:	f1c4 0220 	rsb	r2, r4, #32
    582a:	fa20 f002 	lsr.w	r0, r0, r2
    582e:	fa01 f304 	lsl.w	r3, r1, r4
    5832:	ea40 0003 	orr.w	r0, r0, r3
    5836:	4629      	mov	r1, r5
    5838:	bd30      	pop	{r4, r5, pc}
    583a:	fa21 f004 	lsr.w	r0, r1, r4
    583e:	4629      	mov	r1, r5
    5840:	bd30      	pop	{r4, r5, pc}
    5842:	f094 0f00 	teq	r4, #0
    5846:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    584a:	bf06      	itte	eq
    584c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    5850:	3401      	addeq	r4, #1
    5852:	3d01      	subne	r5, #1
    5854:	e74e      	b.n	56f4 <__adddf3+0x8c>
    5856:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    585a:	bf18      	it	ne
    585c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    5860:	d029      	beq.n	58b6 <__adddf3+0x24e>
    5862:	ea94 0f05 	teq	r4, r5
    5866:	bf08      	it	eq
    5868:	ea90 0f02 	teqeq	r0, r2
    586c:	d005      	beq.n	587a <__adddf3+0x212>
    586e:	ea54 0c00 	orrs.w	ip, r4, r0
    5872:	bf04      	itt	eq
    5874:	4619      	moveq	r1, r3
    5876:	4610      	moveq	r0, r2
    5878:	bd30      	pop	{r4, r5, pc}
    587a:	ea91 0f03 	teq	r1, r3
    587e:	bf1e      	ittt	ne
    5880:	2100      	movne	r1, #0
    5882:	2000      	movne	r0, #0
    5884:	bd30      	popne	{r4, r5, pc}
    5886:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    588a:	d105      	bne.n	5898 <__adddf3+0x230>
    588c:	0040      	lsls	r0, r0, #1
    588e:	4149      	adcs	r1, r1
    5890:	bf28      	it	cs
    5892:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    5896:	bd30      	pop	{r4, r5, pc}
    5898:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    589c:	bf3c      	itt	cc
    589e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    58a2:	bd30      	popcc	{r4, r5, pc}
    58a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    58a8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    58ac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    58b0:	f04f 0000 	mov.w	r0, #0
    58b4:	bd30      	pop	{r4, r5, pc}
    58b6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    58ba:	bf1a      	itte	ne
    58bc:	4619      	movne	r1, r3
    58be:	4610      	movne	r0, r2
    58c0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    58c4:	bf1c      	itt	ne
    58c6:	460b      	movne	r3, r1
    58c8:	4602      	movne	r2, r0
    58ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    58ce:	bf06      	itte	eq
    58d0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    58d4:	ea91 0f03 	teqeq	r1, r3
    58d8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    58dc:	bd30      	pop	{r4, r5, pc}
    58de:	bf00      	nop

000058e0 <__aeabi_ui2d>:
    58e0:	f090 0f00 	teq	r0, #0
    58e4:	bf04      	itt	eq
    58e6:	2100      	moveq	r1, #0
    58e8:	4770      	bxeq	lr
    58ea:	b530      	push	{r4, r5, lr}
    58ec:	f44f 6480 	mov.w	r4, #1024	; 0x400
    58f0:	f104 0432 	add.w	r4, r4, #50	; 0x32
    58f4:	f04f 0500 	mov.w	r5, #0
    58f8:	f04f 0100 	mov.w	r1, #0
    58fc:	e750      	b.n	57a0 <__adddf3+0x138>
    58fe:	bf00      	nop

00005900 <__aeabi_i2d>:
    5900:	f090 0f00 	teq	r0, #0
    5904:	bf04      	itt	eq
    5906:	2100      	moveq	r1, #0
    5908:	4770      	bxeq	lr
    590a:	b530      	push	{r4, r5, lr}
    590c:	f44f 6480 	mov.w	r4, #1024	; 0x400
    5910:	f104 0432 	add.w	r4, r4, #50	; 0x32
    5914:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    5918:	bf48      	it	mi
    591a:	4240      	negmi	r0, r0
    591c:	f04f 0100 	mov.w	r1, #0
    5920:	e73e      	b.n	57a0 <__adddf3+0x138>
    5922:	bf00      	nop

00005924 <__aeabi_f2d>:
    5924:	0042      	lsls	r2, r0, #1
    5926:	ea4f 01e2 	mov.w	r1, r2, asr #3
    592a:	ea4f 0131 	mov.w	r1, r1, rrx
    592e:	ea4f 7002 	mov.w	r0, r2, lsl #28
    5932:	bf1f      	itttt	ne
    5934:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    5938:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    593c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    5940:	4770      	bxne	lr
    5942:	f092 0f00 	teq	r2, #0
    5946:	bf14      	ite	ne
    5948:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    594c:	4770      	bxeq	lr
    594e:	b530      	push	{r4, r5, lr}
    5950:	f44f 7460 	mov.w	r4, #896	; 0x380
    5954:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    5958:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    595c:	e720      	b.n	57a0 <__adddf3+0x138>
    595e:	bf00      	nop

00005960 <__aeabi_ul2d>:
    5960:	ea50 0201 	orrs.w	r2, r0, r1
    5964:	bf08      	it	eq
    5966:	4770      	bxeq	lr
    5968:	b530      	push	{r4, r5, lr}
    596a:	f04f 0500 	mov.w	r5, #0
    596e:	e00a      	b.n	5986 <__aeabi_l2d+0x16>

00005970 <__aeabi_l2d>:
    5970:	ea50 0201 	orrs.w	r2, r0, r1
    5974:	bf08      	it	eq
    5976:	4770      	bxeq	lr
    5978:	b530      	push	{r4, r5, lr}
    597a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    597e:	d502      	bpl.n	5986 <__aeabi_l2d+0x16>
    5980:	4240      	negs	r0, r0
    5982:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    5986:	f44f 6480 	mov.w	r4, #1024	; 0x400
    598a:	f104 0432 	add.w	r4, r4, #50	; 0x32
    598e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    5992:	f43f aedc 	beq.w	574e <__adddf3+0xe6>
    5996:	f04f 0203 	mov.w	r2, #3
    599a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    599e:	bf18      	it	ne
    59a0:	3203      	addne	r2, #3
    59a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    59a6:	bf18      	it	ne
    59a8:	3203      	addne	r2, #3
    59aa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    59ae:	f1c2 0320 	rsb	r3, r2, #32
    59b2:	fa00 fc03 	lsl.w	ip, r0, r3
    59b6:	fa20 f002 	lsr.w	r0, r0, r2
    59ba:	fa01 fe03 	lsl.w	lr, r1, r3
    59be:	ea40 000e 	orr.w	r0, r0, lr
    59c2:	fa21 f102 	lsr.w	r1, r1, r2
    59c6:	4414      	add	r4, r2
    59c8:	e6c1      	b.n	574e <__adddf3+0xe6>
    59ca:	bf00      	nop

000059cc <__aeabi_dmul>:
    59cc:	b570      	push	{r4, r5, r6, lr}
    59ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
    59d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    59d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    59da:	bf1d      	ittte	ne
    59dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    59e0:	ea94 0f0c 	teqne	r4, ip
    59e4:	ea95 0f0c 	teqne	r5, ip
    59e8:	f000 f8de 	bleq	5ba8 <__aeabi_dmul+0x1dc>
    59ec:	442c      	add	r4, r5
    59ee:	ea81 0603 	eor.w	r6, r1, r3
    59f2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    59f6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    59fa:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    59fe:	bf18      	it	ne
    5a00:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    5a04:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    5a08:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    5a0c:	d038      	beq.n	5a80 <__aeabi_dmul+0xb4>
    5a0e:	fba0 ce02 	umull	ip, lr, r0, r2
    5a12:	f04f 0500 	mov.w	r5, #0
    5a16:	fbe1 e502 	umlal	lr, r5, r1, r2
    5a1a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    5a1e:	fbe0 e503 	umlal	lr, r5, r0, r3
    5a22:	f04f 0600 	mov.w	r6, #0
    5a26:	fbe1 5603 	umlal	r5, r6, r1, r3
    5a2a:	f09c 0f00 	teq	ip, #0
    5a2e:	bf18      	it	ne
    5a30:	f04e 0e01 	orrne.w	lr, lr, #1
    5a34:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    5a38:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    5a3c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    5a40:	d204      	bcs.n	5a4c <__aeabi_dmul+0x80>
    5a42:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    5a46:	416d      	adcs	r5, r5
    5a48:	eb46 0606 	adc.w	r6, r6, r6
    5a4c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    5a50:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    5a54:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    5a58:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    5a5c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    5a60:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    5a64:	bf88      	it	hi
    5a66:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    5a6a:	d81e      	bhi.n	5aaa <__aeabi_dmul+0xde>
    5a6c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    5a70:	bf08      	it	eq
    5a72:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    5a76:	f150 0000 	adcs.w	r0, r0, #0
    5a7a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    5a7e:	bd70      	pop	{r4, r5, r6, pc}
    5a80:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    5a84:	ea46 0101 	orr.w	r1, r6, r1
    5a88:	ea40 0002 	orr.w	r0, r0, r2
    5a8c:	ea81 0103 	eor.w	r1, r1, r3
    5a90:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    5a94:	bfc2      	ittt	gt
    5a96:	ebd4 050c 	rsbsgt	r5, r4, ip
    5a9a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    5a9e:	bd70      	popgt	{r4, r5, r6, pc}
    5aa0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    5aa4:	f04f 0e00 	mov.w	lr, #0
    5aa8:	3c01      	subs	r4, #1
    5aaa:	f300 80ab 	bgt.w	5c04 <__aeabi_dmul+0x238>
    5aae:	f114 0f36 	cmn.w	r4, #54	; 0x36
    5ab2:	bfde      	ittt	le
    5ab4:	2000      	movle	r0, #0
    5ab6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    5aba:	bd70      	pople	{r4, r5, r6, pc}
    5abc:	f1c4 0400 	rsb	r4, r4, #0
    5ac0:	3c20      	subs	r4, #32
    5ac2:	da35      	bge.n	5b30 <__aeabi_dmul+0x164>
    5ac4:	340c      	adds	r4, #12
    5ac6:	dc1b      	bgt.n	5b00 <__aeabi_dmul+0x134>
    5ac8:	f104 0414 	add.w	r4, r4, #20
    5acc:	f1c4 0520 	rsb	r5, r4, #32
    5ad0:	fa00 f305 	lsl.w	r3, r0, r5
    5ad4:	fa20 f004 	lsr.w	r0, r0, r4
    5ad8:	fa01 f205 	lsl.w	r2, r1, r5
    5adc:	ea40 0002 	orr.w	r0, r0, r2
    5ae0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    5ae4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    5ae8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    5aec:	fa21 f604 	lsr.w	r6, r1, r4
    5af0:	eb42 0106 	adc.w	r1, r2, r6
    5af4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    5af8:	bf08      	it	eq
    5afa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    5afe:	bd70      	pop	{r4, r5, r6, pc}
    5b00:	f1c4 040c 	rsb	r4, r4, #12
    5b04:	f1c4 0520 	rsb	r5, r4, #32
    5b08:	fa00 f304 	lsl.w	r3, r0, r4
    5b0c:	fa20 f005 	lsr.w	r0, r0, r5
    5b10:	fa01 f204 	lsl.w	r2, r1, r4
    5b14:	ea40 0002 	orr.w	r0, r0, r2
    5b18:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    5b1c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    5b20:	f141 0100 	adc.w	r1, r1, #0
    5b24:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    5b28:	bf08      	it	eq
    5b2a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    5b2e:	bd70      	pop	{r4, r5, r6, pc}
    5b30:	f1c4 0520 	rsb	r5, r4, #32
    5b34:	fa00 f205 	lsl.w	r2, r0, r5
    5b38:	ea4e 0e02 	orr.w	lr, lr, r2
    5b3c:	fa20 f304 	lsr.w	r3, r0, r4
    5b40:	fa01 f205 	lsl.w	r2, r1, r5
    5b44:	ea43 0302 	orr.w	r3, r3, r2
    5b48:	fa21 f004 	lsr.w	r0, r1, r4
    5b4c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    5b50:	fa21 f204 	lsr.w	r2, r1, r4
    5b54:	ea20 0002 	bic.w	r0, r0, r2
    5b58:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    5b5c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    5b60:	bf08      	it	eq
    5b62:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    5b66:	bd70      	pop	{r4, r5, r6, pc}
    5b68:	f094 0f00 	teq	r4, #0
    5b6c:	d10f      	bne.n	5b8e <__aeabi_dmul+0x1c2>
    5b6e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    5b72:	0040      	lsls	r0, r0, #1
    5b74:	eb41 0101 	adc.w	r1, r1, r1
    5b78:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    5b7c:	bf08      	it	eq
    5b7e:	3c01      	subeq	r4, #1
    5b80:	d0f7      	beq.n	5b72 <__aeabi_dmul+0x1a6>
    5b82:	ea41 0106 	orr.w	r1, r1, r6
    5b86:	f095 0f00 	teq	r5, #0
    5b8a:	bf18      	it	ne
    5b8c:	4770      	bxne	lr
    5b8e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    5b92:	0052      	lsls	r2, r2, #1
    5b94:	eb43 0303 	adc.w	r3, r3, r3
    5b98:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    5b9c:	bf08      	it	eq
    5b9e:	3d01      	subeq	r5, #1
    5ba0:	d0f7      	beq.n	5b92 <__aeabi_dmul+0x1c6>
    5ba2:	ea43 0306 	orr.w	r3, r3, r6
    5ba6:	4770      	bx	lr
    5ba8:	ea94 0f0c 	teq	r4, ip
    5bac:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    5bb0:	bf18      	it	ne
    5bb2:	ea95 0f0c 	teqne	r5, ip
    5bb6:	d00c      	beq.n	5bd2 <__aeabi_dmul+0x206>
    5bb8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    5bbc:	bf18      	it	ne
    5bbe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    5bc2:	d1d1      	bne.n	5b68 <__aeabi_dmul+0x19c>
    5bc4:	ea81 0103 	eor.w	r1, r1, r3
    5bc8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    5bcc:	f04f 0000 	mov.w	r0, #0
    5bd0:	bd70      	pop	{r4, r5, r6, pc}
    5bd2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    5bd6:	bf06      	itte	eq
    5bd8:	4610      	moveq	r0, r2
    5bda:	4619      	moveq	r1, r3
    5bdc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    5be0:	d019      	beq.n	5c16 <__aeabi_dmul+0x24a>
    5be2:	ea94 0f0c 	teq	r4, ip
    5be6:	d102      	bne.n	5bee <__aeabi_dmul+0x222>
    5be8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    5bec:	d113      	bne.n	5c16 <__aeabi_dmul+0x24a>
    5bee:	ea95 0f0c 	teq	r5, ip
    5bf2:	d105      	bne.n	5c00 <__aeabi_dmul+0x234>
    5bf4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    5bf8:	bf1c      	itt	ne
    5bfa:	4610      	movne	r0, r2
    5bfc:	4619      	movne	r1, r3
    5bfe:	d10a      	bne.n	5c16 <__aeabi_dmul+0x24a>
    5c00:	ea81 0103 	eor.w	r1, r1, r3
    5c04:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    5c08:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    5c0c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    5c10:	f04f 0000 	mov.w	r0, #0
    5c14:	bd70      	pop	{r4, r5, r6, pc}
    5c16:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    5c1a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    5c1e:	bd70      	pop	{r4, r5, r6, pc}

00005c20 <__aeabi_ddiv>:
    5c20:	b570      	push	{r4, r5, r6, lr}
    5c22:	f04f 0cff 	mov.w	ip, #255	; 0xff
    5c26:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    5c2a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    5c2e:	bf1d      	ittte	ne
    5c30:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    5c34:	ea94 0f0c 	teqne	r4, ip
    5c38:	ea95 0f0c 	teqne	r5, ip
    5c3c:	f000 f8a7 	bleq	5d8e <__aeabi_ddiv+0x16e>
    5c40:	eba4 0405 	sub.w	r4, r4, r5
    5c44:	ea81 0e03 	eor.w	lr, r1, r3
    5c48:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    5c4c:	ea4f 3101 	mov.w	r1, r1, lsl #12
    5c50:	f000 8088 	beq.w	5d64 <__aeabi_ddiv+0x144>
    5c54:	ea4f 3303 	mov.w	r3, r3, lsl #12
    5c58:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    5c5c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    5c60:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    5c64:	ea4f 2202 	mov.w	r2, r2, lsl #8
    5c68:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    5c6c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    5c70:	ea4f 2600 	mov.w	r6, r0, lsl #8
    5c74:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    5c78:	429d      	cmp	r5, r3
    5c7a:	bf08      	it	eq
    5c7c:	4296      	cmpeq	r6, r2
    5c7e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    5c82:	f504 7440 	add.w	r4, r4, #768	; 0x300
    5c86:	d202      	bcs.n	5c8e <__aeabi_ddiv+0x6e>
    5c88:	085b      	lsrs	r3, r3, #1
    5c8a:	ea4f 0232 	mov.w	r2, r2, rrx
    5c8e:	1ab6      	subs	r6, r6, r2
    5c90:	eb65 0503 	sbc.w	r5, r5, r3
    5c94:	085b      	lsrs	r3, r3, #1
    5c96:	ea4f 0232 	mov.w	r2, r2, rrx
    5c9a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    5c9e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    5ca2:	ebb6 0e02 	subs.w	lr, r6, r2
    5ca6:	eb75 0e03 	sbcs.w	lr, r5, r3
    5caa:	bf22      	ittt	cs
    5cac:	1ab6      	subcs	r6, r6, r2
    5cae:	4675      	movcs	r5, lr
    5cb0:	ea40 000c 	orrcs.w	r0, r0, ip
    5cb4:	085b      	lsrs	r3, r3, #1
    5cb6:	ea4f 0232 	mov.w	r2, r2, rrx
    5cba:	ebb6 0e02 	subs.w	lr, r6, r2
    5cbe:	eb75 0e03 	sbcs.w	lr, r5, r3
    5cc2:	bf22      	ittt	cs
    5cc4:	1ab6      	subcs	r6, r6, r2
    5cc6:	4675      	movcs	r5, lr
    5cc8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    5ccc:	085b      	lsrs	r3, r3, #1
    5cce:	ea4f 0232 	mov.w	r2, r2, rrx
    5cd2:	ebb6 0e02 	subs.w	lr, r6, r2
    5cd6:	eb75 0e03 	sbcs.w	lr, r5, r3
    5cda:	bf22      	ittt	cs
    5cdc:	1ab6      	subcs	r6, r6, r2
    5cde:	4675      	movcs	r5, lr
    5ce0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    5ce4:	085b      	lsrs	r3, r3, #1
    5ce6:	ea4f 0232 	mov.w	r2, r2, rrx
    5cea:	ebb6 0e02 	subs.w	lr, r6, r2
    5cee:	eb75 0e03 	sbcs.w	lr, r5, r3
    5cf2:	bf22      	ittt	cs
    5cf4:	1ab6      	subcs	r6, r6, r2
    5cf6:	4675      	movcs	r5, lr
    5cf8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    5cfc:	ea55 0e06 	orrs.w	lr, r5, r6
    5d00:	d018      	beq.n	5d34 <__aeabi_ddiv+0x114>
    5d02:	ea4f 1505 	mov.w	r5, r5, lsl #4
    5d06:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    5d0a:	ea4f 1606 	mov.w	r6, r6, lsl #4
    5d0e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    5d12:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    5d16:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    5d1a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    5d1e:	d1c0      	bne.n	5ca2 <__aeabi_ddiv+0x82>
    5d20:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    5d24:	d10b      	bne.n	5d3e <__aeabi_ddiv+0x11e>
    5d26:	ea41 0100 	orr.w	r1, r1, r0
    5d2a:	f04f 0000 	mov.w	r0, #0
    5d2e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    5d32:	e7b6      	b.n	5ca2 <__aeabi_ddiv+0x82>
    5d34:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    5d38:	bf04      	itt	eq
    5d3a:	4301      	orreq	r1, r0
    5d3c:	2000      	moveq	r0, #0
    5d3e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    5d42:	bf88      	it	hi
    5d44:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    5d48:	f63f aeaf 	bhi.w	5aaa <__aeabi_dmul+0xde>
    5d4c:	ebb5 0c03 	subs.w	ip, r5, r3
    5d50:	bf04      	itt	eq
    5d52:	ebb6 0c02 	subseq.w	ip, r6, r2
    5d56:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    5d5a:	f150 0000 	adcs.w	r0, r0, #0
    5d5e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    5d62:	bd70      	pop	{r4, r5, r6, pc}
    5d64:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    5d68:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    5d6c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    5d70:	bfc2      	ittt	gt
    5d72:	ebd4 050c 	rsbsgt	r5, r4, ip
    5d76:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    5d7a:	bd70      	popgt	{r4, r5, r6, pc}
    5d7c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    5d80:	f04f 0e00 	mov.w	lr, #0
    5d84:	3c01      	subs	r4, #1
    5d86:	e690      	b.n	5aaa <__aeabi_dmul+0xde>
    5d88:	ea45 0e06 	orr.w	lr, r5, r6
    5d8c:	e68d      	b.n	5aaa <__aeabi_dmul+0xde>
    5d8e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    5d92:	ea94 0f0c 	teq	r4, ip
    5d96:	bf08      	it	eq
    5d98:	ea95 0f0c 	teqeq	r5, ip
    5d9c:	f43f af3b 	beq.w	5c16 <__aeabi_dmul+0x24a>
    5da0:	ea94 0f0c 	teq	r4, ip
    5da4:	d10a      	bne.n	5dbc <__aeabi_ddiv+0x19c>
    5da6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    5daa:	f47f af34 	bne.w	5c16 <__aeabi_dmul+0x24a>
    5dae:	ea95 0f0c 	teq	r5, ip
    5db2:	f47f af25 	bne.w	5c00 <__aeabi_dmul+0x234>
    5db6:	4610      	mov	r0, r2
    5db8:	4619      	mov	r1, r3
    5dba:	e72c      	b.n	5c16 <__aeabi_dmul+0x24a>
    5dbc:	ea95 0f0c 	teq	r5, ip
    5dc0:	d106      	bne.n	5dd0 <__aeabi_ddiv+0x1b0>
    5dc2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    5dc6:	f43f aefd 	beq.w	5bc4 <__aeabi_dmul+0x1f8>
    5dca:	4610      	mov	r0, r2
    5dcc:	4619      	mov	r1, r3
    5dce:	e722      	b.n	5c16 <__aeabi_dmul+0x24a>
    5dd0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    5dd4:	bf18      	it	ne
    5dd6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    5dda:	f47f aec5 	bne.w	5b68 <__aeabi_dmul+0x19c>
    5dde:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    5de2:	f47f af0d 	bne.w	5c00 <__aeabi_dmul+0x234>
    5de6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    5dea:	f47f aeeb 	bne.w	5bc4 <__aeabi_dmul+0x1f8>
    5dee:	e712      	b.n	5c16 <__aeabi_dmul+0x24a>

00005df0 <__aeabi_uldivmod>:
    5df0:	b953      	cbnz	r3, 5e08 <__aeabi_uldivmod+0x18>
    5df2:	b94a      	cbnz	r2, 5e08 <__aeabi_uldivmod+0x18>
    5df4:	2900      	cmp	r1, #0
    5df6:	bf08      	it	eq
    5df8:	2800      	cmpeq	r0, #0
    5dfa:	bf1c      	itt	ne
    5dfc:	f04f 31ff 	movne.w	r1, #4294967295
    5e00:	f04f 30ff 	movne.w	r0, #4294967295
    5e04:	f000 b97a 	b.w	60fc <__aeabi_idiv0>
    5e08:	f1ad 0c08 	sub.w	ip, sp, #8
    5e0c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
    5e10:	f000 f806 	bl	5e20 <__udivmoddi4>
    5e14:	f8dd e004 	ldr.w	lr, [sp, #4]
    5e18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    5e1c:	b004      	add	sp, #16
    5e1e:	4770      	bx	lr

00005e20 <__udivmoddi4>:
    5e20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    5e24:	468c      	mov	ip, r1
    5e26:	460d      	mov	r5, r1
    5e28:	4604      	mov	r4, r0
    5e2a:	9e08      	ldr	r6, [sp, #32]
    5e2c:	2b00      	cmp	r3, #0
    5e2e:	d151      	bne.n	5ed4 <__udivmoddi4+0xb4>
    5e30:	428a      	cmp	r2, r1
    5e32:	4617      	mov	r7, r2
    5e34:	d96d      	bls.n	5f12 <__udivmoddi4+0xf2>
    5e36:	fab2 fe82 	clz	lr, r2
    5e3a:	f1be 0f00 	cmp.w	lr, #0
    5e3e:	d00b      	beq.n	5e58 <__udivmoddi4+0x38>
    5e40:	f1ce 0c20 	rsb	ip, lr, #32
    5e44:	fa01 f50e 	lsl.w	r5, r1, lr
    5e48:	fa20 fc0c 	lsr.w	ip, r0, ip
    5e4c:	fa02 f70e 	lsl.w	r7, r2, lr
    5e50:	ea4c 0c05 	orr.w	ip, ip, r5
    5e54:	fa00 f40e 	lsl.w	r4, r0, lr
    5e58:	ea4f 4a17 	mov.w	sl, r7, lsr #16
    5e5c:	0c25      	lsrs	r5, r4, #16
    5e5e:	fbbc f8fa 	udiv	r8, ip, sl
    5e62:	fa1f f987 	uxth.w	r9, r7
    5e66:	fb0a cc18 	mls	ip, sl, r8, ip
    5e6a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
    5e6e:	fb08 f309 	mul.w	r3, r8, r9
    5e72:	42ab      	cmp	r3, r5
    5e74:	d90a      	bls.n	5e8c <__udivmoddi4+0x6c>
    5e76:	19ed      	adds	r5, r5, r7
    5e78:	f108 32ff 	add.w	r2, r8, #4294967295
    5e7c:	f080 8123 	bcs.w	60c6 <__udivmoddi4+0x2a6>
    5e80:	42ab      	cmp	r3, r5
    5e82:	f240 8120 	bls.w	60c6 <__udivmoddi4+0x2a6>
    5e86:	f1a8 0802 	sub.w	r8, r8, #2
    5e8a:	443d      	add	r5, r7
    5e8c:	1aed      	subs	r5, r5, r3
    5e8e:	b2a4      	uxth	r4, r4
    5e90:	fbb5 f0fa 	udiv	r0, r5, sl
    5e94:	fb0a 5510 	mls	r5, sl, r0, r5
    5e98:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
    5e9c:	fb00 f909 	mul.w	r9, r0, r9
    5ea0:	45a1      	cmp	r9, r4
    5ea2:	d909      	bls.n	5eb8 <__udivmoddi4+0x98>
    5ea4:	19e4      	adds	r4, r4, r7
    5ea6:	f100 33ff 	add.w	r3, r0, #4294967295
    5eaa:	f080 810a 	bcs.w	60c2 <__udivmoddi4+0x2a2>
    5eae:	45a1      	cmp	r9, r4
    5eb0:	f240 8107 	bls.w	60c2 <__udivmoddi4+0x2a2>
    5eb4:	3802      	subs	r0, #2
    5eb6:	443c      	add	r4, r7
    5eb8:	eba4 0409 	sub.w	r4, r4, r9
    5ebc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
    5ec0:	2100      	movs	r1, #0
    5ec2:	2e00      	cmp	r6, #0
    5ec4:	d061      	beq.n	5f8a <__udivmoddi4+0x16a>
    5ec6:	fa24 f40e 	lsr.w	r4, r4, lr
    5eca:	2300      	movs	r3, #0
    5ecc:	6034      	str	r4, [r6, #0]
    5ece:	6073      	str	r3, [r6, #4]
    5ed0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    5ed4:	428b      	cmp	r3, r1
    5ed6:	d907      	bls.n	5ee8 <__udivmoddi4+0xc8>
    5ed8:	2e00      	cmp	r6, #0
    5eda:	d054      	beq.n	5f86 <__udivmoddi4+0x166>
    5edc:	2100      	movs	r1, #0
    5ede:	e886 0021 	stmia.w	r6, {r0, r5}
    5ee2:	4608      	mov	r0, r1
    5ee4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    5ee8:	fab3 f183 	clz	r1, r3
    5eec:	2900      	cmp	r1, #0
    5eee:	f040 808e 	bne.w	600e <__udivmoddi4+0x1ee>
    5ef2:	42ab      	cmp	r3, r5
    5ef4:	d302      	bcc.n	5efc <__udivmoddi4+0xdc>
    5ef6:	4282      	cmp	r2, r0
    5ef8:	f200 80fa 	bhi.w	60f0 <__udivmoddi4+0x2d0>
    5efc:	1a84      	subs	r4, r0, r2
    5efe:	eb65 0503 	sbc.w	r5, r5, r3
    5f02:	2001      	movs	r0, #1
    5f04:	46ac      	mov	ip, r5
    5f06:	2e00      	cmp	r6, #0
    5f08:	d03f      	beq.n	5f8a <__udivmoddi4+0x16a>
    5f0a:	e886 1010 	stmia.w	r6, {r4, ip}
    5f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    5f12:	b912      	cbnz	r2, 5f1a <__udivmoddi4+0xfa>
    5f14:	2701      	movs	r7, #1
    5f16:	fbb7 f7f2 	udiv	r7, r7, r2
    5f1a:	fab7 fe87 	clz	lr, r7
    5f1e:	f1be 0f00 	cmp.w	lr, #0
    5f22:	d134      	bne.n	5f8e <__udivmoddi4+0x16e>
    5f24:	1beb      	subs	r3, r5, r7
    5f26:	0c3a      	lsrs	r2, r7, #16
    5f28:	fa1f fc87 	uxth.w	ip, r7
    5f2c:	2101      	movs	r1, #1
    5f2e:	fbb3 f8f2 	udiv	r8, r3, r2
    5f32:	0c25      	lsrs	r5, r4, #16
    5f34:	fb02 3318 	mls	r3, r2, r8, r3
    5f38:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
    5f3c:	fb0c f308 	mul.w	r3, ip, r8
    5f40:	42ab      	cmp	r3, r5
    5f42:	d907      	bls.n	5f54 <__udivmoddi4+0x134>
    5f44:	19ed      	adds	r5, r5, r7
    5f46:	f108 30ff 	add.w	r0, r8, #4294967295
    5f4a:	d202      	bcs.n	5f52 <__udivmoddi4+0x132>
    5f4c:	42ab      	cmp	r3, r5
    5f4e:	f200 80d1 	bhi.w	60f4 <__udivmoddi4+0x2d4>
    5f52:	4680      	mov	r8, r0
    5f54:	1aed      	subs	r5, r5, r3
    5f56:	b2a3      	uxth	r3, r4
    5f58:	fbb5 f0f2 	udiv	r0, r5, r2
    5f5c:	fb02 5510 	mls	r5, r2, r0, r5
    5f60:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
    5f64:	fb0c fc00 	mul.w	ip, ip, r0
    5f68:	45a4      	cmp	ip, r4
    5f6a:	d907      	bls.n	5f7c <__udivmoddi4+0x15c>
    5f6c:	19e4      	adds	r4, r4, r7
    5f6e:	f100 33ff 	add.w	r3, r0, #4294967295
    5f72:	d202      	bcs.n	5f7a <__udivmoddi4+0x15a>
    5f74:	45a4      	cmp	ip, r4
    5f76:	f200 80b8 	bhi.w	60ea <__udivmoddi4+0x2ca>
    5f7a:	4618      	mov	r0, r3
    5f7c:	eba4 040c 	sub.w	r4, r4, ip
    5f80:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
    5f84:	e79d      	b.n	5ec2 <__udivmoddi4+0xa2>
    5f86:	4631      	mov	r1, r6
    5f88:	4630      	mov	r0, r6
    5f8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    5f8e:	f1ce 0420 	rsb	r4, lr, #32
    5f92:	fa05 f30e 	lsl.w	r3, r5, lr
    5f96:	fa07 f70e 	lsl.w	r7, r7, lr
    5f9a:	fa20 f804 	lsr.w	r8, r0, r4
    5f9e:	0c3a      	lsrs	r2, r7, #16
    5fa0:	fa25 f404 	lsr.w	r4, r5, r4
    5fa4:	ea48 0803 	orr.w	r8, r8, r3
    5fa8:	fbb4 f1f2 	udiv	r1, r4, r2
    5fac:	ea4f 4518 	mov.w	r5, r8, lsr #16
    5fb0:	fb02 4411 	mls	r4, r2, r1, r4
    5fb4:	fa1f fc87 	uxth.w	ip, r7
    5fb8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
    5fbc:	fb01 f30c 	mul.w	r3, r1, ip
    5fc0:	42ab      	cmp	r3, r5
    5fc2:	fa00 f40e 	lsl.w	r4, r0, lr
    5fc6:	d909      	bls.n	5fdc <__udivmoddi4+0x1bc>
    5fc8:	19ed      	adds	r5, r5, r7
    5fca:	f101 30ff 	add.w	r0, r1, #4294967295
    5fce:	f080 808a 	bcs.w	60e6 <__udivmoddi4+0x2c6>
    5fd2:	42ab      	cmp	r3, r5
    5fd4:	f240 8087 	bls.w	60e6 <__udivmoddi4+0x2c6>
    5fd8:	3902      	subs	r1, #2
    5fda:	443d      	add	r5, r7
    5fdc:	1aeb      	subs	r3, r5, r3
    5fde:	fa1f f588 	uxth.w	r5, r8
    5fe2:	fbb3 f0f2 	udiv	r0, r3, r2
    5fe6:	fb02 3310 	mls	r3, r2, r0, r3
    5fea:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
    5fee:	fb00 f30c 	mul.w	r3, r0, ip
    5ff2:	42ab      	cmp	r3, r5
    5ff4:	d907      	bls.n	6006 <__udivmoddi4+0x1e6>
    5ff6:	19ed      	adds	r5, r5, r7
    5ff8:	f100 38ff 	add.w	r8, r0, #4294967295
    5ffc:	d26f      	bcs.n	60de <__udivmoddi4+0x2be>
    5ffe:	42ab      	cmp	r3, r5
    6000:	d96d      	bls.n	60de <__udivmoddi4+0x2be>
    6002:	3802      	subs	r0, #2
    6004:	443d      	add	r5, r7
    6006:	1aeb      	subs	r3, r5, r3
    6008:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
    600c:	e78f      	b.n	5f2e <__udivmoddi4+0x10e>
    600e:	f1c1 0720 	rsb	r7, r1, #32
    6012:	fa22 f807 	lsr.w	r8, r2, r7
    6016:	408b      	lsls	r3, r1
    6018:	fa05 f401 	lsl.w	r4, r5, r1
    601c:	ea48 0303 	orr.w	r3, r8, r3
    6020:	fa20 fe07 	lsr.w	lr, r0, r7
    6024:	ea4f 4c13 	mov.w	ip, r3, lsr #16
    6028:	40fd      	lsrs	r5, r7
    602a:	ea4e 0e04 	orr.w	lr, lr, r4
    602e:	fbb5 f9fc 	udiv	r9, r5, ip
    6032:	ea4f 441e 	mov.w	r4, lr, lsr #16
    6036:	fb0c 5519 	mls	r5, ip, r9, r5
    603a:	fa1f f883 	uxth.w	r8, r3
    603e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
    6042:	fb09 f408 	mul.w	r4, r9, r8
    6046:	42ac      	cmp	r4, r5
    6048:	fa02 f201 	lsl.w	r2, r2, r1
    604c:	fa00 fa01 	lsl.w	sl, r0, r1
    6050:	d908      	bls.n	6064 <__udivmoddi4+0x244>
    6052:	18ed      	adds	r5, r5, r3
    6054:	f109 30ff 	add.w	r0, r9, #4294967295
    6058:	d243      	bcs.n	60e2 <__udivmoddi4+0x2c2>
    605a:	42ac      	cmp	r4, r5
    605c:	d941      	bls.n	60e2 <__udivmoddi4+0x2c2>
    605e:	f1a9 0902 	sub.w	r9, r9, #2
    6062:	441d      	add	r5, r3
    6064:	1b2d      	subs	r5, r5, r4
    6066:	fa1f fe8e 	uxth.w	lr, lr
    606a:	fbb5 f0fc 	udiv	r0, r5, ip
    606e:	fb0c 5510 	mls	r5, ip, r0, r5
    6072:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
    6076:	fb00 f808 	mul.w	r8, r0, r8
    607a:	45a0      	cmp	r8, r4
    607c:	d907      	bls.n	608e <__udivmoddi4+0x26e>
    607e:	18e4      	adds	r4, r4, r3
    6080:	f100 35ff 	add.w	r5, r0, #4294967295
    6084:	d229      	bcs.n	60da <__udivmoddi4+0x2ba>
    6086:	45a0      	cmp	r8, r4
    6088:	d927      	bls.n	60da <__udivmoddi4+0x2ba>
    608a:	3802      	subs	r0, #2
    608c:	441c      	add	r4, r3
    608e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
    6092:	eba4 0408 	sub.w	r4, r4, r8
    6096:	fba0 8902 	umull	r8, r9, r0, r2
    609a:	454c      	cmp	r4, r9
    609c:	46c6      	mov	lr, r8
    609e:	464d      	mov	r5, r9
    60a0:	d315      	bcc.n	60ce <__udivmoddi4+0x2ae>
    60a2:	d012      	beq.n	60ca <__udivmoddi4+0x2aa>
    60a4:	b156      	cbz	r6, 60bc <__udivmoddi4+0x29c>
    60a6:	ebba 030e 	subs.w	r3, sl, lr
    60aa:	eb64 0405 	sbc.w	r4, r4, r5
    60ae:	fa04 f707 	lsl.w	r7, r4, r7
    60b2:	40cb      	lsrs	r3, r1
    60b4:	431f      	orrs	r7, r3
    60b6:	40cc      	lsrs	r4, r1
    60b8:	6037      	str	r7, [r6, #0]
    60ba:	6074      	str	r4, [r6, #4]
    60bc:	2100      	movs	r1, #0
    60be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    60c2:	4618      	mov	r0, r3
    60c4:	e6f8      	b.n	5eb8 <__udivmoddi4+0x98>
    60c6:	4690      	mov	r8, r2
    60c8:	e6e0      	b.n	5e8c <__udivmoddi4+0x6c>
    60ca:	45c2      	cmp	sl, r8
    60cc:	d2ea      	bcs.n	60a4 <__udivmoddi4+0x284>
    60ce:	ebb8 0e02 	subs.w	lr, r8, r2
    60d2:	eb69 0503 	sbc.w	r5, r9, r3
    60d6:	3801      	subs	r0, #1
    60d8:	e7e4      	b.n	60a4 <__udivmoddi4+0x284>
    60da:	4628      	mov	r0, r5
    60dc:	e7d7      	b.n	608e <__udivmoddi4+0x26e>
    60de:	4640      	mov	r0, r8
    60e0:	e791      	b.n	6006 <__udivmoddi4+0x1e6>
    60e2:	4681      	mov	r9, r0
    60e4:	e7be      	b.n	6064 <__udivmoddi4+0x244>
    60e6:	4601      	mov	r1, r0
    60e8:	e778      	b.n	5fdc <__udivmoddi4+0x1bc>
    60ea:	3802      	subs	r0, #2
    60ec:	443c      	add	r4, r7
    60ee:	e745      	b.n	5f7c <__udivmoddi4+0x15c>
    60f0:	4608      	mov	r0, r1
    60f2:	e708      	b.n	5f06 <__udivmoddi4+0xe6>
    60f4:	f1a8 0802 	sub.w	r8, r8, #2
    60f8:	443d      	add	r5, r7
    60fa:	e72b      	b.n	5f54 <__udivmoddi4+0x134>

000060fc <__aeabi_idiv0>:
    60fc:	4770      	bx	lr
    60fe:	bf00      	nop

00006100 <__libc_init_array>:
    6100:	b570      	push	{r4, r5, r6, lr}
    6102:	4e0f      	ldr	r6, [pc, #60]	; (6140 <__libc_init_array+0x40>)
    6104:	4d0f      	ldr	r5, [pc, #60]	; (6144 <__libc_init_array+0x44>)
    6106:	1b76      	subs	r6, r6, r5
    6108:	10b6      	asrs	r6, r6, #2
    610a:	bf18      	it	ne
    610c:	2400      	movne	r4, #0
    610e:	d005      	beq.n	611c <__libc_init_array+0x1c>
    6110:	3401      	adds	r4, #1
    6112:	f855 3b04 	ldr.w	r3, [r5], #4
    6116:	4798      	blx	r3
    6118:	42a6      	cmp	r6, r4
    611a:	d1f9      	bne.n	6110 <__libc_init_array+0x10>
    611c:	4e0a      	ldr	r6, [pc, #40]	; (6148 <__libc_init_array+0x48>)
    611e:	4d0b      	ldr	r5, [pc, #44]	; (614c <__libc_init_array+0x4c>)
    6120:	1b76      	subs	r6, r6, r5
    6122:	f004 f9e1 	bl	a4e8 <_init>
    6126:	10b6      	asrs	r6, r6, #2
    6128:	bf18      	it	ne
    612a:	2400      	movne	r4, #0
    612c:	d006      	beq.n	613c <__libc_init_array+0x3c>
    612e:	3401      	adds	r4, #1
    6130:	f855 3b04 	ldr.w	r3, [r5], #4
    6134:	4798      	blx	r3
    6136:	42a6      	cmp	r6, r4
    6138:	d1f9      	bne.n	612e <__libc_init_array+0x2e>
    613a:	bd70      	pop	{r4, r5, r6, pc}
    613c:	bd70      	pop	{r4, r5, r6, pc}
    613e:	bf00      	nop
    6140:	0000a4f4 	.word	0x0000a4f4
    6144:	0000a4f4 	.word	0x0000a4f4
    6148:	0000a4fc 	.word	0x0000a4fc
    614c:	0000a4f4 	.word	0x0000a4f4

00006150 <memset>:
    6150:	b470      	push	{r4, r5, r6}
    6152:	0786      	lsls	r6, r0, #30
    6154:	d046      	beq.n	61e4 <memset+0x94>
    6156:	1e54      	subs	r4, r2, #1
    6158:	2a00      	cmp	r2, #0
    615a:	d041      	beq.n	61e0 <memset+0x90>
    615c:	b2ca      	uxtb	r2, r1
    615e:	4603      	mov	r3, r0
    6160:	e002      	b.n	6168 <memset+0x18>
    6162:	f114 34ff 	adds.w	r4, r4, #4294967295
    6166:	d33b      	bcc.n	61e0 <memset+0x90>
    6168:	f803 2b01 	strb.w	r2, [r3], #1
    616c:	079d      	lsls	r5, r3, #30
    616e:	d1f8      	bne.n	6162 <memset+0x12>
    6170:	2c03      	cmp	r4, #3
    6172:	d92e      	bls.n	61d2 <memset+0x82>
    6174:	b2cd      	uxtb	r5, r1
    6176:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
    617a:	2c0f      	cmp	r4, #15
    617c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
    6180:	d919      	bls.n	61b6 <memset+0x66>
    6182:	f103 0210 	add.w	r2, r3, #16
    6186:	4626      	mov	r6, r4
    6188:	3e10      	subs	r6, #16
    618a:	2e0f      	cmp	r6, #15
    618c:	f842 5c10 	str.w	r5, [r2, #-16]
    6190:	f842 5c0c 	str.w	r5, [r2, #-12]
    6194:	f842 5c08 	str.w	r5, [r2, #-8]
    6198:	f842 5c04 	str.w	r5, [r2, #-4]
    619c:	f102 0210 	add.w	r2, r2, #16
    61a0:	d8f2      	bhi.n	6188 <memset+0x38>
    61a2:	f1a4 0210 	sub.w	r2, r4, #16
    61a6:	f022 020f 	bic.w	r2, r2, #15
    61aa:	f004 040f 	and.w	r4, r4, #15
    61ae:	3210      	adds	r2, #16
    61b0:	2c03      	cmp	r4, #3
    61b2:	4413      	add	r3, r2
    61b4:	d90d      	bls.n	61d2 <memset+0x82>
    61b6:	461e      	mov	r6, r3
    61b8:	4622      	mov	r2, r4
    61ba:	3a04      	subs	r2, #4
    61bc:	2a03      	cmp	r2, #3
    61be:	f846 5b04 	str.w	r5, [r6], #4
    61c2:	d8fa      	bhi.n	61ba <memset+0x6a>
    61c4:	1f22      	subs	r2, r4, #4
    61c6:	f022 0203 	bic.w	r2, r2, #3
    61ca:	3204      	adds	r2, #4
    61cc:	4413      	add	r3, r2
    61ce:	f004 0403 	and.w	r4, r4, #3
    61d2:	b12c      	cbz	r4, 61e0 <memset+0x90>
    61d4:	b2c9      	uxtb	r1, r1
    61d6:	441c      	add	r4, r3
    61d8:	f803 1b01 	strb.w	r1, [r3], #1
    61dc:	429c      	cmp	r4, r3
    61de:	d1fb      	bne.n	61d8 <memset+0x88>
    61e0:	bc70      	pop	{r4, r5, r6}
    61e2:	4770      	bx	lr
    61e4:	4614      	mov	r4, r2
    61e6:	4603      	mov	r3, r0
    61e8:	e7c2      	b.n	6170 <memset+0x20>
    61ea:	bf00      	nop

000061ec <sprintf>:
    61ec:	b40e      	push	{r1, r2, r3}
    61ee:	b5f0      	push	{r4, r5, r6, r7, lr}
    61f0:	b09c      	sub	sp, #112	; 0x70
    61f2:	ab21      	add	r3, sp, #132	; 0x84
    61f4:	490f      	ldr	r1, [pc, #60]	; (6234 <sprintf+0x48>)
    61f6:	f853 2b04 	ldr.w	r2, [r3], #4
    61fa:	9301      	str	r3, [sp, #4]
    61fc:	4605      	mov	r5, r0
    61fe:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    6202:	6808      	ldr	r0, [r1, #0]
    6204:	9502      	str	r5, [sp, #8]
    6206:	f44f 7702 	mov.w	r7, #520	; 0x208
    620a:	f64f 76ff 	movw	r6, #65535	; 0xffff
    620e:	a902      	add	r1, sp, #8
    6210:	9506      	str	r5, [sp, #24]
    6212:	f8ad 7014 	strh.w	r7, [sp, #20]
    6216:	9404      	str	r4, [sp, #16]
    6218:	9407      	str	r4, [sp, #28]
    621a:	f8ad 6016 	strh.w	r6, [sp, #22]
    621e:	f000 f87d 	bl	631c <_svfprintf_r>
    6222:	9b02      	ldr	r3, [sp, #8]
    6224:	2200      	movs	r2, #0
    6226:	701a      	strb	r2, [r3, #0]
    6228:	b01c      	add	sp, #112	; 0x70
    622a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    622e:	b003      	add	sp, #12
    6230:	4770      	bx	lr
    6232:	bf00      	nop
    6234:	20000044 	.word	0x20000044
	...

00006240 <strlen>:
    6240:	f890 f000 	pld	[r0]
    6244:	e96d 4502 	strd	r4, r5, [sp, #-8]!
    6248:	f020 0107 	bic.w	r1, r0, #7
    624c:	f06f 0c00 	mvn.w	ip, #0
    6250:	f010 0407 	ands.w	r4, r0, #7
    6254:	f891 f020 	pld	[r1, #32]
    6258:	f040 8049 	bne.w	62ee <strlen+0xae>
    625c:	f04f 0400 	mov.w	r4, #0
    6260:	f06f 0007 	mvn.w	r0, #7
    6264:	e9d1 2300 	ldrd	r2, r3, [r1]
    6268:	f891 f040 	pld	[r1, #64]	; 0x40
    626c:	f100 0008 	add.w	r0, r0, #8
    6270:	fa82 f24c 	uadd8	r2, r2, ip
    6274:	faa4 f28c 	sel	r2, r4, ip
    6278:	fa83 f34c 	uadd8	r3, r3, ip
    627c:	faa2 f38c 	sel	r3, r2, ip
    6280:	bb4b      	cbnz	r3, 62d6 <strlen+0x96>
    6282:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
    6286:	fa82 f24c 	uadd8	r2, r2, ip
    628a:	f100 0008 	add.w	r0, r0, #8
    628e:	faa4 f28c 	sel	r2, r4, ip
    6292:	fa83 f34c 	uadd8	r3, r3, ip
    6296:	faa2 f38c 	sel	r3, r2, ip
    629a:	b9e3      	cbnz	r3, 62d6 <strlen+0x96>
    629c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
    62a0:	fa82 f24c 	uadd8	r2, r2, ip
    62a4:	f100 0008 	add.w	r0, r0, #8
    62a8:	faa4 f28c 	sel	r2, r4, ip
    62ac:	fa83 f34c 	uadd8	r3, r3, ip
    62b0:	faa2 f38c 	sel	r3, r2, ip
    62b4:	b97b      	cbnz	r3, 62d6 <strlen+0x96>
    62b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
    62ba:	f101 0120 	add.w	r1, r1, #32
    62be:	fa82 f24c 	uadd8	r2, r2, ip
    62c2:	f100 0008 	add.w	r0, r0, #8
    62c6:	faa4 f28c 	sel	r2, r4, ip
    62ca:	fa83 f34c 	uadd8	r3, r3, ip
    62ce:	faa2 f38c 	sel	r3, r2, ip
    62d2:	2b00      	cmp	r3, #0
    62d4:	d0c6      	beq.n	6264 <strlen+0x24>
    62d6:	2a00      	cmp	r2, #0
    62d8:	bf04      	itt	eq
    62da:	3004      	addeq	r0, #4
    62dc:	461a      	moveq	r2, r3
    62de:	ba12      	rev	r2, r2
    62e0:	fab2 f282 	clz	r2, r2
    62e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
    62e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
    62ec:	4770      	bx	lr
    62ee:	e9d1 2300 	ldrd	r2, r3, [r1]
    62f2:	f004 0503 	and.w	r5, r4, #3
    62f6:	f1c4 0000 	rsb	r0, r4, #0
    62fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
    62fe:	f014 0f04 	tst.w	r4, #4
    6302:	f891 f040 	pld	[r1, #64]	; 0x40
    6306:	fa0c f505 	lsl.w	r5, ip, r5
    630a:	ea62 0205 	orn	r2, r2, r5
    630e:	bf1c      	itt	ne
    6310:	ea63 0305 	ornne	r3, r3, r5
    6314:	4662      	movne	r2, ip
    6316:	f04f 0400 	mov.w	r4, #0
    631a:	e7a9      	b.n	6270 <strlen+0x30>

0000631c <_svfprintf_r>:
    631c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6320:	b0c3      	sub	sp, #268	; 0x10c
    6322:	460c      	mov	r4, r1
    6324:	910b      	str	r1, [sp, #44]	; 0x2c
    6326:	4692      	mov	sl, r2
    6328:	930f      	str	r3, [sp, #60]	; 0x3c
    632a:	900c      	str	r0, [sp, #48]	; 0x30
    632c:	f002 fb42 	bl	89b4 <_localeconv_r>
    6330:	6803      	ldr	r3, [r0, #0]
    6332:	931a      	str	r3, [sp, #104]	; 0x68
    6334:	4618      	mov	r0, r3
    6336:	f7ff ff83 	bl	6240 <strlen>
    633a:	89a3      	ldrh	r3, [r4, #12]
    633c:	9019      	str	r0, [sp, #100]	; 0x64
    633e:	0619      	lsls	r1, r3, #24
    6340:	d503      	bpl.n	634a <_svfprintf_r+0x2e>
    6342:	6923      	ldr	r3, [r4, #16]
    6344:	2b00      	cmp	r3, #0
    6346:	f001 8003 	beq.w	7350 <_svfprintf_r+0x1034>
    634a:	2300      	movs	r3, #0
    634c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
    6350:	9313      	str	r3, [sp, #76]	; 0x4c
    6352:	9315      	str	r3, [sp, #84]	; 0x54
    6354:	9314      	str	r3, [sp, #80]	; 0x50
    6356:	9327      	str	r3, [sp, #156]	; 0x9c
    6358:	9326      	str	r3, [sp, #152]	; 0x98
    635a:	9318      	str	r3, [sp, #96]	; 0x60
    635c:	931b      	str	r3, [sp, #108]	; 0x6c
    635e:	9309      	str	r3, [sp, #36]	; 0x24
    6360:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
    6364:	46c8      	mov	r8, r9
    6366:	9316      	str	r3, [sp, #88]	; 0x58
    6368:	9317      	str	r3, [sp, #92]	; 0x5c
    636a:	f89a 3000 	ldrb.w	r3, [sl]
    636e:	4654      	mov	r4, sl
    6370:	b1e3      	cbz	r3, 63ac <_svfprintf_r+0x90>
    6372:	2b25      	cmp	r3, #37	; 0x25
    6374:	d102      	bne.n	637c <_svfprintf_r+0x60>
    6376:	e019      	b.n	63ac <_svfprintf_r+0x90>
    6378:	2b25      	cmp	r3, #37	; 0x25
    637a:	d003      	beq.n	6384 <_svfprintf_r+0x68>
    637c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
    6380:	2b00      	cmp	r3, #0
    6382:	d1f9      	bne.n	6378 <_svfprintf_r+0x5c>
    6384:	eba4 050a 	sub.w	r5, r4, sl
    6388:	b185      	cbz	r5, 63ac <_svfprintf_r+0x90>
    638a:	9b26      	ldr	r3, [sp, #152]	; 0x98
    638c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
    638e:	f8c8 a000 	str.w	sl, [r8]
    6392:	3301      	adds	r3, #1
    6394:	442a      	add	r2, r5
    6396:	2b07      	cmp	r3, #7
    6398:	f8c8 5004 	str.w	r5, [r8, #4]
    639c:	9227      	str	r2, [sp, #156]	; 0x9c
    639e:	9326      	str	r3, [sp, #152]	; 0x98
    63a0:	dc7f      	bgt.n	64a2 <_svfprintf_r+0x186>
    63a2:	f108 0808 	add.w	r8, r8, #8
    63a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    63a8:	442b      	add	r3, r5
    63aa:	9309      	str	r3, [sp, #36]	; 0x24
    63ac:	7823      	ldrb	r3, [r4, #0]
    63ae:	2b00      	cmp	r3, #0
    63b0:	d07f      	beq.n	64b2 <_svfprintf_r+0x196>
    63b2:	2300      	movs	r3, #0
    63b4:	461a      	mov	r2, r3
    63b6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
    63ba:	4619      	mov	r1, r3
    63bc:	930d      	str	r3, [sp, #52]	; 0x34
    63be:	469b      	mov	fp, r3
    63c0:	f04f 30ff 	mov.w	r0, #4294967295
    63c4:	7863      	ldrb	r3, [r4, #1]
    63c6:	900a      	str	r0, [sp, #40]	; 0x28
    63c8:	f104 0a01 	add.w	sl, r4, #1
    63cc:	f10a 0a01 	add.w	sl, sl, #1
    63d0:	f1a3 0020 	sub.w	r0, r3, #32
    63d4:	2858      	cmp	r0, #88	; 0x58
    63d6:	f200 83c1 	bhi.w	6b5c <_svfprintf_r+0x840>
    63da:	e8df f010 	tbh	[pc, r0, lsl #1]
    63de:	0238      	.short	0x0238
    63e0:	03bf03bf 	.word	0x03bf03bf
    63e4:	03bf0240 	.word	0x03bf0240
    63e8:	03bf03bf 	.word	0x03bf03bf
    63ec:	03bf03bf 	.word	0x03bf03bf
    63f0:	024503bf 	.word	0x024503bf
    63f4:	03bf0203 	.word	0x03bf0203
    63f8:	026b005d 	.word	0x026b005d
    63fc:	028603bf 	.word	0x028603bf
    6400:	039d039d 	.word	0x039d039d
    6404:	039d039d 	.word	0x039d039d
    6408:	039d039d 	.word	0x039d039d
    640c:	039d039d 	.word	0x039d039d
    6410:	03bf039d 	.word	0x03bf039d
    6414:	03bf03bf 	.word	0x03bf03bf
    6418:	03bf03bf 	.word	0x03bf03bf
    641c:	03bf03bf 	.word	0x03bf03bf
    6420:	03bf03bf 	.word	0x03bf03bf
    6424:	033703bf 	.word	0x033703bf
    6428:	03bf0357 	.word	0x03bf0357
    642c:	03bf0357 	.word	0x03bf0357
    6430:	03bf03bf 	.word	0x03bf03bf
    6434:	039803bf 	.word	0x039803bf
    6438:	03bf03bf 	.word	0x03bf03bf
    643c:	03bf03ad 	.word	0x03bf03ad
    6440:	03bf03bf 	.word	0x03bf03bf
    6444:	03bf03bf 	.word	0x03bf03bf
    6448:	03bf0259 	.word	0x03bf0259
    644c:	031e03bf 	.word	0x031e03bf
    6450:	03bf03bf 	.word	0x03bf03bf
    6454:	03bf03bf 	.word	0x03bf03bf
    6458:	03bf03bf 	.word	0x03bf03bf
    645c:	03bf03bf 	.word	0x03bf03bf
    6460:	03bf03bf 	.word	0x03bf03bf
    6464:	02db02c6 	.word	0x02db02c6
    6468:	03570357 	.word	0x03570357
    646c:	028b0357 	.word	0x028b0357
    6470:	03bf02db 	.word	0x03bf02db
    6474:	029003bf 	.word	0x029003bf
    6478:	029d03bf 	.word	0x029d03bf
    647c:	02b401cc 	.word	0x02b401cc
    6480:	03bf0208 	.word	0x03bf0208
    6484:	03bf01e1 	.word	0x03bf01e1
    6488:	03bf007e 	.word	0x03bf007e
    648c:	020d03bf 	.word	0x020d03bf
    6490:	980d      	ldr	r0, [sp, #52]	; 0x34
    6492:	930f      	str	r3, [sp, #60]	; 0x3c
    6494:	4240      	negs	r0, r0
    6496:	900d      	str	r0, [sp, #52]	; 0x34
    6498:	f04b 0b04 	orr.w	fp, fp, #4
    649c:	f89a 3000 	ldrb.w	r3, [sl]
    64a0:	e794      	b.n	63cc <_svfprintf_r+0xb0>
    64a2:	aa25      	add	r2, sp, #148	; 0x94
    64a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    64a6:	980c      	ldr	r0, [sp, #48]	; 0x30
    64a8:	f003 f94c 	bl	9744 <__ssprint_r>
    64ac:	b940      	cbnz	r0, 64c0 <_svfprintf_r+0x1a4>
    64ae:	46c8      	mov	r8, r9
    64b0:	e779      	b.n	63a6 <_svfprintf_r+0x8a>
    64b2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
    64b4:	b123      	cbz	r3, 64c0 <_svfprintf_r+0x1a4>
    64b6:	980c      	ldr	r0, [sp, #48]	; 0x30
    64b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    64ba:	aa25      	add	r2, sp, #148	; 0x94
    64bc:	f003 f942 	bl	9744 <__ssprint_r>
    64c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    64c2:	899b      	ldrh	r3, [r3, #12]
    64c4:	f013 0f40 	tst.w	r3, #64	; 0x40
    64c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
    64ca:	bf18      	it	ne
    64cc:	f04f 33ff 	movne.w	r3, #4294967295
    64d0:	9309      	str	r3, [sp, #36]	; 0x24
    64d2:	9809      	ldr	r0, [sp, #36]	; 0x24
    64d4:	b043      	add	sp, #268	; 0x10c
    64d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    64da:	f01b 0f20 	tst.w	fp, #32
    64de:	9311      	str	r3, [sp, #68]	; 0x44
    64e0:	f040 81dd 	bne.w	689e <_svfprintf_r+0x582>
    64e4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    64e6:	f01b 0f10 	tst.w	fp, #16
    64ea:	4613      	mov	r3, r2
    64ec:	f040 856e 	bne.w	6fcc <_svfprintf_r+0xcb0>
    64f0:	f01b 0f40 	tst.w	fp, #64	; 0x40
    64f4:	f000 856a 	beq.w	6fcc <_svfprintf_r+0xcb0>
    64f8:	8814      	ldrh	r4, [r2, #0]
    64fa:	3204      	adds	r2, #4
    64fc:	2500      	movs	r5, #0
    64fe:	2301      	movs	r3, #1
    6500:	920f      	str	r2, [sp, #60]	; 0x3c
    6502:	2700      	movs	r7, #0
    6504:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
    6508:	990a      	ldr	r1, [sp, #40]	; 0x28
    650a:	1c4a      	adds	r2, r1, #1
    650c:	f000 8265 	beq.w	69da <_svfprintf_r+0x6be>
    6510:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
    6514:	9207      	str	r2, [sp, #28]
    6516:	ea54 0205 	orrs.w	r2, r4, r5
    651a:	f040 8264 	bne.w	69e6 <_svfprintf_r+0x6ca>
    651e:	2900      	cmp	r1, #0
    6520:	f040 843c 	bne.w	6d9c <_svfprintf_r+0xa80>
    6524:	2b00      	cmp	r3, #0
    6526:	f040 84d7 	bne.w	6ed8 <_svfprintf_r+0xbbc>
    652a:	f01b 0301 	ands.w	r3, fp, #1
    652e:	930e      	str	r3, [sp, #56]	; 0x38
    6530:	f000 8604 	beq.w	713c <_svfprintf_r+0xe20>
    6534:	ae42      	add	r6, sp, #264	; 0x108
    6536:	2330      	movs	r3, #48	; 0x30
    6538:	f806 3d41 	strb.w	r3, [r6, #-65]!
    653c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    653e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    6540:	4293      	cmp	r3, r2
    6542:	bfb8      	it	lt
    6544:	4613      	movlt	r3, r2
    6546:	9308      	str	r3, [sp, #32]
    6548:	2300      	movs	r3, #0
    654a:	9312      	str	r3, [sp, #72]	; 0x48
    654c:	b117      	cbz	r7, 6554 <_svfprintf_r+0x238>
    654e:	9b08      	ldr	r3, [sp, #32]
    6550:	3301      	adds	r3, #1
    6552:	9308      	str	r3, [sp, #32]
    6554:	9b07      	ldr	r3, [sp, #28]
    6556:	f013 0302 	ands.w	r3, r3, #2
    655a:	9310      	str	r3, [sp, #64]	; 0x40
    655c:	d002      	beq.n	6564 <_svfprintf_r+0x248>
    655e:	9b08      	ldr	r3, [sp, #32]
    6560:	3302      	adds	r3, #2
    6562:	9308      	str	r3, [sp, #32]
    6564:	9b07      	ldr	r3, [sp, #28]
    6566:	f013 0584 	ands.w	r5, r3, #132	; 0x84
    656a:	f040 830e 	bne.w	6b8a <_svfprintf_r+0x86e>
    656e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6570:	9a08      	ldr	r2, [sp, #32]
    6572:	eba3 0b02 	sub.w	fp, r3, r2
    6576:	f1bb 0f00 	cmp.w	fp, #0
    657a:	f340 8306 	ble.w	6b8a <_svfprintf_r+0x86e>
    657e:	f1bb 0f10 	cmp.w	fp, #16
    6582:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    6584:	9a26      	ldr	r2, [sp, #152]	; 0x98
    6586:	dd29      	ble.n	65dc <_svfprintf_r+0x2c0>
    6588:	4643      	mov	r3, r8
    658a:	4621      	mov	r1, r4
    658c:	46a8      	mov	r8, r5
    658e:	2710      	movs	r7, #16
    6590:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    6592:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6594:	e006      	b.n	65a4 <_svfprintf_r+0x288>
    6596:	f1ab 0b10 	sub.w	fp, fp, #16
    659a:	f1bb 0f10 	cmp.w	fp, #16
    659e:	f103 0308 	add.w	r3, r3, #8
    65a2:	dd18      	ble.n	65d6 <_svfprintf_r+0x2ba>
    65a4:	3201      	adds	r2, #1
    65a6:	48b7      	ldr	r0, [pc, #732]	; (6884 <_svfprintf_r+0x568>)
    65a8:	9226      	str	r2, [sp, #152]	; 0x98
    65aa:	3110      	adds	r1, #16
    65ac:	2a07      	cmp	r2, #7
    65ae:	9127      	str	r1, [sp, #156]	; 0x9c
    65b0:	e883 0081 	stmia.w	r3, {r0, r7}
    65b4:	ddef      	ble.n	6596 <_svfprintf_r+0x27a>
    65b6:	aa25      	add	r2, sp, #148	; 0x94
    65b8:	4629      	mov	r1, r5
    65ba:	4620      	mov	r0, r4
    65bc:	f003 f8c2 	bl	9744 <__ssprint_r>
    65c0:	2800      	cmp	r0, #0
    65c2:	f47f af7d 	bne.w	64c0 <_svfprintf_r+0x1a4>
    65c6:	f1ab 0b10 	sub.w	fp, fp, #16
    65ca:	f1bb 0f10 	cmp.w	fp, #16
    65ce:	9927      	ldr	r1, [sp, #156]	; 0x9c
    65d0:	9a26      	ldr	r2, [sp, #152]	; 0x98
    65d2:	464b      	mov	r3, r9
    65d4:	dce6      	bgt.n	65a4 <_svfprintf_r+0x288>
    65d6:	4645      	mov	r5, r8
    65d8:	460c      	mov	r4, r1
    65da:	4698      	mov	r8, r3
    65dc:	3201      	adds	r2, #1
    65de:	4ba9      	ldr	r3, [pc, #676]	; (6884 <_svfprintf_r+0x568>)
    65e0:	9226      	str	r2, [sp, #152]	; 0x98
    65e2:	445c      	add	r4, fp
    65e4:	2a07      	cmp	r2, #7
    65e6:	9427      	str	r4, [sp, #156]	; 0x9c
    65e8:	e888 0808 	stmia.w	r8, {r3, fp}
    65ec:	f300 8498 	bgt.w	6f20 <_svfprintf_r+0xc04>
    65f0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
    65f4:	f108 0808 	add.w	r8, r8, #8
    65f8:	b177      	cbz	r7, 6618 <_svfprintf_r+0x2fc>
    65fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
    65fc:	3301      	adds	r3, #1
    65fe:	3401      	adds	r4, #1
    6600:	f10d 0177 	add.w	r1, sp, #119	; 0x77
    6604:	2201      	movs	r2, #1
    6606:	2b07      	cmp	r3, #7
    6608:	9427      	str	r4, [sp, #156]	; 0x9c
    660a:	9326      	str	r3, [sp, #152]	; 0x98
    660c:	e888 0006 	stmia.w	r8, {r1, r2}
    6610:	f300 83db 	bgt.w	6dca <_svfprintf_r+0xaae>
    6614:	f108 0808 	add.w	r8, r8, #8
    6618:	9b10      	ldr	r3, [sp, #64]	; 0x40
    661a:	b16b      	cbz	r3, 6638 <_svfprintf_r+0x31c>
    661c:	9b26      	ldr	r3, [sp, #152]	; 0x98
    661e:	3301      	adds	r3, #1
    6620:	3402      	adds	r4, #2
    6622:	a91e      	add	r1, sp, #120	; 0x78
    6624:	2202      	movs	r2, #2
    6626:	2b07      	cmp	r3, #7
    6628:	9427      	str	r4, [sp, #156]	; 0x9c
    662a:	9326      	str	r3, [sp, #152]	; 0x98
    662c:	e888 0006 	stmia.w	r8, {r1, r2}
    6630:	f300 83d6 	bgt.w	6de0 <_svfprintf_r+0xac4>
    6634:	f108 0808 	add.w	r8, r8, #8
    6638:	2d80      	cmp	r5, #128	; 0x80
    663a:	f000 8315 	beq.w	6c68 <_svfprintf_r+0x94c>
    663e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6640:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    6642:	1a9f      	subs	r7, r3, r2
    6644:	2f00      	cmp	r7, #0
    6646:	dd36      	ble.n	66b6 <_svfprintf_r+0x39a>
    6648:	2f10      	cmp	r7, #16
    664a:	9b26      	ldr	r3, [sp, #152]	; 0x98
    664c:	4d8e      	ldr	r5, [pc, #568]	; (6888 <_svfprintf_r+0x56c>)
    664e:	dd27      	ble.n	66a0 <_svfprintf_r+0x384>
    6650:	4642      	mov	r2, r8
    6652:	4621      	mov	r1, r4
    6654:	46b0      	mov	r8, r6
    6656:	f04f 0b10 	mov.w	fp, #16
    665a:	462e      	mov	r6, r5
    665c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    665e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6660:	e004      	b.n	666c <_svfprintf_r+0x350>
    6662:	3f10      	subs	r7, #16
    6664:	2f10      	cmp	r7, #16
    6666:	f102 0208 	add.w	r2, r2, #8
    666a:	dd15      	ble.n	6698 <_svfprintf_r+0x37c>
    666c:	3301      	adds	r3, #1
    666e:	3110      	adds	r1, #16
    6670:	2b07      	cmp	r3, #7
    6672:	9127      	str	r1, [sp, #156]	; 0x9c
    6674:	9326      	str	r3, [sp, #152]	; 0x98
    6676:	e882 0840 	stmia.w	r2, {r6, fp}
    667a:	ddf2      	ble.n	6662 <_svfprintf_r+0x346>
    667c:	aa25      	add	r2, sp, #148	; 0x94
    667e:	4629      	mov	r1, r5
    6680:	4620      	mov	r0, r4
    6682:	f003 f85f 	bl	9744 <__ssprint_r>
    6686:	2800      	cmp	r0, #0
    6688:	f47f af1a 	bne.w	64c0 <_svfprintf_r+0x1a4>
    668c:	3f10      	subs	r7, #16
    668e:	2f10      	cmp	r7, #16
    6690:	9927      	ldr	r1, [sp, #156]	; 0x9c
    6692:	9b26      	ldr	r3, [sp, #152]	; 0x98
    6694:	464a      	mov	r2, r9
    6696:	dce9      	bgt.n	666c <_svfprintf_r+0x350>
    6698:	4635      	mov	r5, r6
    669a:	460c      	mov	r4, r1
    669c:	4646      	mov	r6, r8
    669e:	4690      	mov	r8, r2
    66a0:	3301      	adds	r3, #1
    66a2:	443c      	add	r4, r7
    66a4:	2b07      	cmp	r3, #7
    66a6:	9427      	str	r4, [sp, #156]	; 0x9c
    66a8:	9326      	str	r3, [sp, #152]	; 0x98
    66aa:	e888 00a0 	stmia.w	r8, {r5, r7}
    66ae:	f300 8381 	bgt.w	6db4 <_svfprintf_r+0xa98>
    66b2:	f108 0808 	add.w	r8, r8, #8
    66b6:	9b07      	ldr	r3, [sp, #28]
    66b8:	05df      	lsls	r7, r3, #23
    66ba:	f100 8268 	bmi.w	6b8e <_svfprintf_r+0x872>
    66be:	9b26      	ldr	r3, [sp, #152]	; 0x98
    66c0:	990e      	ldr	r1, [sp, #56]	; 0x38
    66c2:	f8c8 6000 	str.w	r6, [r8]
    66c6:	3301      	adds	r3, #1
    66c8:	440c      	add	r4, r1
    66ca:	2b07      	cmp	r3, #7
    66cc:	9427      	str	r4, [sp, #156]	; 0x9c
    66ce:	f8c8 1004 	str.w	r1, [r8, #4]
    66d2:	9326      	str	r3, [sp, #152]	; 0x98
    66d4:	f300 834d 	bgt.w	6d72 <_svfprintf_r+0xa56>
    66d8:	f108 0808 	add.w	r8, r8, #8
    66dc:	9b07      	ldr	r3, [sp, #28]
    66de:	075b      	lsls	r3, r3, #29
    66e0:	d53a      	bpl.n	6758 <_svfprintf_r+0x43c>
    66e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    66e4:	9a08      	ldr	r2, [sp, #32]
    66e6:	1a9d      	subs	r5, r3, r2
    66e8:	2d00      	cmp	r5, #0
    66ea:	dd35      	ble.n	6758 <_svfprintf_r+0x43c>
    66ec:	2d10      	cmp	r5, #16
    66ee:	9b26      	ldr	r3, [sp, #152]	; 0x98
    66f0:	dd20      	ble.n	6734 <_svfprintf_r+0x418>
    66f2:	2610      	movs	r6, #16
    66f4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    66f6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    66fa:	e004      	b.n	6706 <_svfprintf_r+0x3ea>
    66fc:	3d10      	subs	r5, #16
    66fe:	2d10      	cmp	r5, #16
    6700:	f108 0808 	add.w	r8, r8, #8
    6704:	dd16      	ble.n	6734 <_svfprintf_r+0x418>
    6706:	3301      	adds	r3, #1
    6708:	4a5e      	ldr	r2, [pc, #376]	; (6884 <_svfprintf_r+0x568>)
    670a:	9326      	str	r3, [sp, #152]	; 0x98
    670c:	3410      	adds	r4, #16
    670e:	2b07      	cmp	r3, #7
    6710:	9427      	str	r4, [sp, #156]	; 0x9c
    6712:	e888 0044 	stmia.w	r8, {r2, r6}
    6716:	ddf1      	ble.n	66fc <_svfprintf_r+0x3e0>
    6718:	aa25      	add	r2, sp, #148	; 0x94
    671a:	4659      	mov	r1, fp
    671c:	4638      	mov	r0, r7
    671e:	f003 f811 	bl	9744 <__ssprint_r>
    6722:	2800      	cmp	r0, #0
    6724:	f47f aecc 	bne.w	64c0 <_svfprintf_r+0x1a4>
    6728:	3d10      	subs	r5, #16
    672a:	2d10      	cmp	r5, #16
    672c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    672e:	9b26      	ldr	r3, [sp, #152]	; 0x98
    6730:	46c8      	mov	r8, r9
    6732:	dce8      	bgt.n	6706 <_svfprintf_r+0x3ea>
    6734:	3301      	adds	r3, #1
    6736:	4a53      	ldr	r2, [pc, #332]	; (6884 <_svfprintf_r+0x568>)
    6738:	9326      	str	r3, [sp, #152]	; 0x98
    673a:	442c      	add	r4, r5
    673c:	2b07      	cmp	r3, #7
    673e:	9427      	str	r4, [sp, #156]	; 0x9c
    6740:	e888 0024 	stmia.w	r8, {r2, r5}
    6744:	dd08      	ble.n	6758 <_svfprintf_r+0x43c>
    6746:	aa25      	add	r2, sp, #148	; 0x94
    6748:	990b      	ldr	r1, [sp, #44]	; 0x2c
    674a:	980c      	ldr	r0, [sp, #48]	; 0x30
    674c:	f002 fffa 	bl	9744 <__ssprint_r>
    6750:	2800      	cmp	r0, #0
    6752:	f47f aeb5 	bne.w	64c0 <_svfprintf_r+0x1a4>
    6756:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    6758:	9b09      	ldr	r3, [sp, #36]	; 0x24
    675a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    675c:	9908      	ldr	r1, [sp, #32]
    675e:	428a      	cmp	r2, r1
    6760:	bfac      	ite	ge
    6762:	189b      	addge	r3, r3, r2
    6764:	185b      	addlt	r3, r3, r1
    6766:	9309      	str	r3, [sp, #36]	; 0x24
    6768:	2c00      	cmp	r4, #0
    676a:	f040 830d 	bne.w	6d88 <_svfprintf_r+0xa6c>
    676e:	2300      	movs	r3, #0
    6770:	9326      	str	r3, [sp, #152]	; 0x98
    6772:	46c8      	mov	r8, r9
    6774:	e5f9      	b.n	636a <_svfprintf_r+0x4e>
    6776:	9311      	str	r3, [sp, #68]	; 0x44
    6778:	f01b 0320 	ands.w	r3, fp, #32
    677c:	f040 81e3 	bne.w	6b46 <_svfprintf_r+0x82a>
    6780:	f01b 0210 	ands.w	r2, fp, #16
    6784:	f040 842e 	bne.w	6fe4 <_svfprintf_r+0xcc8>
    6788:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
    678c:	f000 842a 	beq.w	6fe4 <_svfprintf_r+0xcc8>
    6790:	990f      	ldr	r1, [sp, #60]	; 0x3c
    6792:	4613      	mov	r3, r2
    6794:	460a      	mov	r2, r1
    6796:	3204      	adds	r2, #4
    6798:	880c      	ldrh	r4, [r1, #0]
    679a:	920f      	str	r2, [sp, #60]	; 0x3c
    679c:	2500      	movs	r5, #0
    679e:	e6b0      	b.n	6502 <_svfprintf_r+0x1e6>
    67a0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    67a2:	9311      	str	r3, [sp, #68]	; 0x44
    67a4:	6816      	ldr	r6, [r2, #0]
    67a6:	2400      	movs	r4, #0
    67a8:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
    67ac:	1d15      	adds	r5, r2, #4
    67ae:	2e00      	cmp	r6, #0
    67b0:	f000 86a7 	beq.w	7502 <_svfprintf_r+0x11e6>
    67b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    67b6:	1c53      	adds	r3, r2, #1
    67b8:	f000 8609 	beq.w	73ce <_svfprintf_r+0x10b2>
    67bc:	4621      	mov	r1, r4
    67be:	4630      	mov	r0, r6
    67c0:	f002 fbbe 	bl	8f40 <memchr>
    67c4:	2800      	cmp	r0, #0
    67c6:	f000 86e1 	beq.w	758c <_svfprintf_r+0x1270>
    67ca:	1b83      	subs	r3, r0, r6
    67cc:	930e      	str	r3, [sp, #56]	; 0x38
    67ce:	940a      	str	r4, [sp, #40]	; 0x28
    67d0:	950f      	str	r5, [sp, #60]	; 0x3c
    67d2:	f8cd b01c 	str.w	fp, [sp, #28]
    67d6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    67da:	9308      	str	r3, [sp, #32]
    67dc:	9412      	str	r4, [sp, #72]	; 0x48
    67de:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
    67e2:	e6b3      	b.n	654c <_svfprintf_r+0x230>
    67e4:	f89a 3000 	ldrb.w	r3, [sl]
    67e8:	2201      	movs	r2, #1
    67ea:	212b      	movs	r1, #43	; 0x2b
    67ec:	e5ee      	b.n	63cc <_svfprintf_r+0xb0>
    67ee:	f04b 0b20 	orr.w	fp, fp, #32
    67f2:	f89a 3000 	ldrb.w	r3, [sl]
    67f6:	e5e9      	b.n	63cc <_svfprintf_r+0xb0>
    67f8:	9311      	str	r3, [sp, #68]	; 0x44
    67fa:	2a00      	cmp	r2, #0
    67fc:	f040 8795 	bne.w	772a <_svfprintf_r+0x140e>
    6800:	4b22      	ldr	r3, [pc, #136]	; (688c <_svfprintf_r+0x570>)
    6802:	9318      	str	r3, [sp, #96]	; 0x60
    6804:	f01b 0f20 	tst.w	fp, #32
    6808:	f040 8111 	bne.w	6a2e <_svfprintf_r+0x712>
    680c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    680e:	f01b 0f10 	tst.w	fp, #16
    6812:	4613      	mov	r3, r2
    6814:	f040 83e1 	bne.w	6fda <_svfprintf_r+0xcbe>
    6818:	f01b 0f40 	tst.w	fp, #64	; 0x40
    681c:	f000 83dd 	beq.w	6fda <_svfprintf_r+0xcbe>
    6820:	3304      	adds	r3, #4
    6822:	8814      	ldrh	r4, [r2, #0]
    6824:	930f      	str	r3, [sp, #60]	; 0x3c
    6826:	2500      	movs	r5, #0
    6828:	f01b 0f01 	tst.w	fp, #1
    682c:	f000 810c 	beq.w	6a48 <_svfprintf_r+0x72c>
    6830:	ea54 0305 	orrs.w	r3, r4, r5
    6834:	f000 8108 	beq.w	6a48 <_svfprintf_r+0x72c>
    6838:	2330      	movs	r3, #48	; 0x30
    683a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
    683e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
    6842:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
    6846:	f04b 0b02 	orr.w	fp, fp, #2
    684a:	2302      	movs	r3, #2
    684c:	e659      	b.n	6502 <_svfprintf_r+0x1e6>
    684e:	f89a 3000 	ldrb.w	r3, [sl]
    6852:	2900      	cmp	r1, #0
    6854:	f47f adba 	bne.w	63cc <_svfprintf_r+0xb0>
    6858:	2201      	movs	r2, #1
    685a:	2120      	movs	r1, #32
    685c:	e5b6      	b.n	63cc <_svfprintf_r+0xb0>
    685e:	f04b 0b01 	orr.w	fp, fp, #1
    6862:	f89a 3000 	ldrb.w	r3, [sl]
    6866:	e5b1      	b.n	63cc <_svfprintf_r+0xb0>
    6868:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    686a:	6823      	ldr	r3, [r4, #0]
    686c:	930d      	str	r3, [sp, #52]	; 0x34
    686e:	4618      	mov	r0, r3
    6870:	2800      	cmp	r0, #0
    6872:	4623      	mov	r3, r4
    6874:	f103 0304 	add.w	r3, r3, #4
    6878:	f6ff ae0a 	blt.w	6490 <_svfprintf_r+0x174>
    687c:	930f      	str	r3, [sp, #60]	; 0x3c
    687e:	f89a 3000 	ldrb.w	r3, [sl]
    6882:	e5a3      	b.n	63cc <_svfprintf_r+0xb0>
    6884:	0000a2a8 	.word	0x0000a2a8
    6888:	0000a2b8 	.word	0x0000a2b8
    688c:	0000a288 	.word	0x0000a288
    6890:	f04b 0b10 	orr.w	fp, fp, #16
    6894:	f01b 0f20 	tst.w	fp, #32
    6898:	9311      	str	r3, [sp, #68]	; 0x44
    689a:	f43f ae23 	beq.w	64e4 <_svfprintf_r+0x1c8>
    689e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    68a0:	3507      	adds	r5, #7
    68a2:	f025 0307 	bic.w	r3, r5, #7
    68a6:	f103 0208 	add.w	r2, r3, #8
    68aa:	e9d3 4500 	ldrd	r4, r5, [r3]
    68ae:	920f      	str	r2, [sp, #60]	; 0x3c
    68b0:	2301      	movs	r3, #1
    68b2:	e626      	b.n	6502 <_svfprintf_r+0x1e6>
    68b4:	f89a 3000 	ldrb.w	r3, [sl]
    68b8:	2b2a      	cmp	r3, #42	; 0x2a
    68ba:	f10a 0401 	add.w	r4, sl, #1
    68be:	f000 8727 	beq.w	7710 <_svfprintf_r+0x13f4>
    68c2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
    68c6:	2809      	cmp	r0, #9
    68c8:	46a2      	mov	sl, r4
    68ca:	f200 86ad 	bhi.w	7628 <_svfprintf_r+0x130c>
    68ce:	2300      	movs	r3, #0
    68d0:	461c      	mov	r4, r3
    68d2:	f81a 3b01 	ldrb.w	r3, [sl], #1
    68d6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    68da:	eb00 0444 	add.w	r4, r0, r4, lsl #1
    68de:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
    68e2:	2809      	cmp	r0, #9
    68e4:	d9f5      	bls.n	68d2 <_svfprintf_r+0x5b6>
    68e6:	940a      	str	r4, [sp, #40]	; 0x28
    68e8:	e572      	b.n	63d0 <_svfprintf_r+0xb4>
    68ea:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
    68ee:	f89a 3000 	ldrb.w	r3, [sl]
    68f2:	e56b      	b.n	63cc <_svfprintf_r+0xb0>
    68f4:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
    68f8:	f89a 3000 	ldrb.w	r3, [sl]
    68fc:	e566      	b.n	63cc <_svfprintf_r+0xb0>
    68fe:	f89a 3000 	ldrb.w	r3, [sl]
    6902:	2b6c      	cmp	r3, #108	; 0x6c
    6904:	bf03      	ittte	eq
    6906:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
    690a:	f04b 0b20 	orreq.w	fp, fp, #32
    690e:	f10a 0a01 	addeq.w	sl, sl, #1
    6912:	f04b 0b10 	orrne.w	fp, fp, #16
    6916:	e559      	b.n	63cc <_svfprintf_r+0xb0>
    6918:	2a00      	cmp	r2, #0
    691a:	f040 8711 	bne.w	7740 <_svfprintf_r+0x1424>
    691e:	f01b 0f20 	tst.w	fp, #32
    6922:	f040 84f9 	bne.w	7318 <_svfprintf_r+0xffc>
    6926:	f01b 0f10 	tst.w	fp, #16
    692a:	f040 84ac 	bne.w	7286 <_svfprintf_r+0xf6a>
    692e:	f01b 0f40 	tst.w	fp, #64	; 0x40
    6932:	f000 84a8 	beq.w	7286 <_svfprintf_r+0xf6a>
    6936:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6938:	6813      	ldr	r3, [r2, #0]
    693a:	3204      	adds	r2, #4
    693c:	920f      	str	r2, [sp, #60]	; 0x3c
    693e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
    6942:	801a      	strh	r2, [r3, #0]
    6944:	e511      	b.n	636a <_svfprintf_r+0x4e>
    6946:	990f      	ldr	r1, [sp, #60]	; 0x3c
    6948:	4bb3      	ldr	r3, [pc, #716]	; (6c18 <_svfprintf_r+0x8fc>)
    694a:	680c      	ldr	r4, [r1, #0]
    694c:	9318      	str	r3, [sp, #96]	; 0x60
    694e:	2230      	movs	r2, #48	; 0x30
    6950:	2378      	movs	r3, #120	; 0x78
    6952:	3104      	adds	r1, #4
    6954:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
    6958:	9311      	str	r3, [sp, #68]	; 0x44
    695a:	f04b 0b02 	orr.w	fp, fp, #2
    695e:	910f      	str	r1, [sp, #60]	; 0x3c
    6960:	2500      	movs	r5, #0
    6962:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
    6966:	2302      	movs	r3, #2
    6968:	e5cb      	b.n	6502 <_svfprintf_r+0x1e6>
    696a:	990f      	ldr	r1, [sp, #60]	; 0x3c
    696c:	9311      	str	r3, [sp, #68]	; 0x44
    696e:	680a      	ldr	r2, [r1, #0]
    6970:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
    6974:	2300      	movs	r3, #0
    6976:	460a      	mov	r2, r1
    6978:	461f      	mov	r7, r3
    697a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
    697e:	3204      	adds	r2, #4
    6980:	2301      	movs	r3, #1
    6982:	9308      	str	r3, [sp, #32]
    6984:	f8cd b01c 	str.w	fp, [sp, #28]
    6988:	970a      	str	r7, [sp, #40]	; 0x28
    698a:	9712      	str	r7, [sp, #72]	; 0x48
    698c:	920f      	str	r2, [sp, #60]	; 0x3c
    698e:	930e      	str	r3, [sp, #56]	; 0x38
    6990:	ae28      	add	r6, sp, #160	; 0xa0
    6992:	e5df      	b.n	6554 <_svfprintf_r+0x238>
    6994:	9311      	str	r3, [sp, #68]	; 0x44
    6996:	2a00      	cmp	r2, #0
    6998:	f040 86ea 	bne.w	7770 <_svfprintf_r+0x1454>
    699c:	f01b 0f20 	tst.w	fp, #32
    69a0:	d15d      	bne.n	6a5e <_svfprintf_r+0x742>
    69a2:	f01b 0f10 	tst.w	fp, #16
    69a6:	f040 8308 	bne.w	6fba <_svfprintf_r+0xc9e>
    69aa:	f01b 0f40 	tst.w	fp, #64	; 0x40
    69ae:	f000 8304 	beq.w	6fba <_svfprintf_r+0xc9e>
    69b2:	990f      	ldr	r1, [sp, #60]	; 0x3c
    69b4:	f9b1 4000 	ldrsh.w	r4, [r1]
    69b8:	3104      	adds	r1, #4
    69ba:	17e5      	asrs	r5, r4, #31
    69bc:	4622      	mov	r2, r4
    69be:	462b      	mov	r3, r5
    69c0:	910f      	str	r1, [sp, #60]	; 0x3c
    69c2:	2a00      	cmp	r2, #0
    69c4:	f173 0300 	sbcs.w	r3, r3, #0
    69c8:	db58      	blt.n	6a7c <_svfprintf_r+0x760>
    69ca:	990a      	ldr	r1, [sp, #40]	; 0x28
    69cc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
    69d0:	1c4a      	adds	r2, r1, #1
    69d2:	f04f 0301 	mov.w	r3, #1
    69d6:	f47f ad9b 	bne.w	6510 <_svfprintf_r+0x1f4>
    69da:	ea54 0205 	orrs.w	r2, r4, r5
    69de:	f000 81df 	beq.w	6da0 <_svfprintf_r+0xa84>
    69e2:	f8cd b01c 	str.w	fp, [sp, #28]
    69e6:	2b01      	cmp	r3, #1
    69e8:	f000 827b 	beq.w	6ee2 <_svfprintf_r+0xbc6>
    69ec:	2b02      	cmp	r3, #2
    69ee:	f040 8206 	bne.w	6dfe <_svfprintf_r+0xae2>
    69f2:	9818      	ldr	r0, [sp, #96]	; 0x60
    69f4:	464e      	mov	r6, r9
    69f6:	0923      	lsrs	r3, r4, #4
    69f8:	f004 010f 	and.w	r1, r4, #15
    69fc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
    6a00:	092a      	lsrs	r2, r5, #4
    6a02:	461c      	mov	r4, r3
    6a04:	4615      	mov	r5, r2
    6a06:	5c43      	ldrb	r3, [r0, r1]
    6a08:	f806 3d01 	strb.w	r3, [r6, #-1]!
    6a0c:	ea54 0305 	orrs.w	r3, r4, r5
    6a10:	d1f1      	bne.n	69f6 <_svfprintf_r+0x6da>
    6a12:	eba9 0306 	sub.w	r3, r9, r6
    6a16:	930e      	str	r3, [sp, #56]	; 0x38
    6a18:	e590      	b.n	653c <_svfprintf_r+0x220>
    6a1a:	9311      	str	r3, [sp, #68]	; 0x44
    6a1c:	2a00      	cmp	r2, #0
    6a1e:	f040 86a3 	bne.w	7768 <_svfprintf_r+0x144c>
    6a22:	4b7e      	ldr	r3, [pc, #504]	; (6c1c <_svfprintf_r+0x900>)
    6a24:	9318      	str	r3, [sp, #96]	; 0x60
    6a26:	f01b 0f20 	tst.w	fp, #32
    6a2a:	f43f aeef 	beq.w	680c <_svfprintf_r+0x4f0>
    6a2e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    6a30:	3507      	adds	r5, #7
    6a32:	f025 0307 	bic.w	r3, r5, #7
    6a36:	f103 0208 	add.w	r2, r3, #8
    6a3a:	f01b 0f01 	tst.w	fp, #1
    6a3e:	920f      	str	r2, [sp, #60]	; 0x3c
    6a40:	e9d3 4500 	ldrd	r4, r5, [r3]
    6a44:	f47f aef4 	bne.w	6830 <_svfprintf_r+0x514>
    6a48:	2302      	movs	r3, #2
    6a4a:	e55a      	b.n	6502 <_svfprintf_r+0x1e6>
    6a4c:	9311      	str	r3, [sp, #68]	; 0x44
    6a4e:	2a00      	cmp	r2, #0
    6a50:	f040 8686 	bne.w	7760 <_svfprintf_r+0x1444>
    6a54:	f04b 0b10 	orr.w	fp, fp, #16
    6a58:	f01b 0f20 	tst.w	fp, #32
    6a5c:	d0a1      	beq.n	69a2 <_svfprintf_r+0x686>
    6a5e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    6a60:	3507      	adds	r5, #7
    6a62:	f025 0507 	bic.w	r5, r5, #7
    6a66:	e9d5 2300 	ldrd	r2, r3, [r5]
    6a6a:	2a00      	cmp	r2, #0
    6a6c:	f105 0108 	add.w	r1, r5, #8
    6a70:	461d      	mov	r5, r3
    6a72:	f173 0300 	sbcs.w	r3, r3, #0
    6a76:	910f      	str	r1, [sp, #60]	; 0x3c
    6a78:	4614      	mov	r4, r2
    6a7a:	daa6      	bge.n	69ca <_svfprintf_r+0x6ae>
    6a7c:	272d      	movs	r7, #45	; 0x2d
    6a7e:	4264      	negs	r4, r4
    6a80:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
    6a84:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
    6a88:	2301      	movs	r3, #1
    6a8a:	e53d      	b.n	6508 <_svfprintf_r+0x1ec>
    6a8c:	9311      	str	r3, [sp, #68]	; 0x44
    6a8e:	2a00      	cmp	r2, #0
    6a90:	f040 8662 	bne.w	7758 <_svfprintf_r+0x143c>
    6a94:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    6a96:	3507      	adds	r5, #7
    6a98:	f025 0307 	bic.w	r3, r5, #7
    6a9c:	f103 0208 	add.w	r2, r3, #8
    6aa0:	920f      	str	r2, [sp, #60]	; 0x3c
    6aa2:	681a      	ldr	r2, [r3, #0]
    6aa4:	9215      	str	r2, [sp, #84]	; 0x54
    6aa6:	685b      	ldr	r3, [r3, #4]
    6aa8:	9314      	str	r3, [sp, #80]	; 0x50
    6aaa:	9b14      	ldr	r3, [sp, #80]	; 0x50
    6aac:	9d15      	ldr	r5, [sp, #84]	; 0x54
    6aae:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
    6ab2:	4628      	mov	r0, r5
    6ab4:	4621      	mov	r1, r4
    6ab6:	f04f 32ff 	mov.w	r2, #4294967295
    6aba:	4b59      	ldr	r3, [pc, #356]	; (6c20 <_svfprintf_r+0x904>)
    6abc:	f003 fa08 	bl	9ed0 <__aeabi_dcmpun>
    6ac0:	2800      	cmp	r0, #0
    6ac2:	f040 834a 	bne.w	715a <_svfprintf_r+0xe3e>
    6ac6:	4628      	mov	r0, r5
    6ac8:	4621      	mov	r1, r4
    6aca:	f04f 32ff 	mov.w	r2, #4294967295
    6ace:	4b54      	ldr	r3, [pc, #336]	; (6c20 <_svfprintf_r+0x904>)
    6ad0:	f003 f9e0 	bl	9e94 <__aeabi_dcmple>
    6ad4:	2800      	cmp	r0, #0
    6ad6:	f040 8340 	bne.w	715a <_svfprintf_r+0xe3e>
    6ada:	a815      	add	r0, sp, #84	; 0x54
    6adc:	c80d      	ldmia	r0, {r0, r2, r3}
    6ade:	9914      	ldr	r1, [sp, #80]	; 0x50
    6ae0:	f003 f9ce 	bl	9e80 <__aeabi_dcmplt>
    6ae4:	2800      	cmp	r0, #0
    6ae6:	f040 8530 	bne.w	754a <_svfprintf_r+0x122e>
    6aea:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
    6aee:	4e4d      	ldr	r6, [pc, #308]	; (6c24 <_svfprintf_r+0x908>)
    6af0:	4b4d      	ldr	r3, [pc, #308]	; (6c28 <_svfprintf_r+0x90c>)
    6af2:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
    6af6:	9007      	str	r0, [sp, #28]
    6af8:	9811      	ldr	r0, [sp, #68]	; 0x44
    6afa:	2203      	movs	r2, #3
    6afc:	2100      	movs	r1, #0
    6afe:	9208      	str	r2, [sp, #32]
    6b00:	910a      	str	r1, [sp, #40]	; 0x28
    6b02:	2847      	cmp	r0, #71	; 0x47
    6b04:	bfd8      	it	le
    6b06:	461e      	movle	r6, r3
    6b08:	920e      	str	r2, [sp, #56]	; 0x38
    6b0a:	9112      	str	r1, [sp, #72]	; 0x48
    6b0c:	e51e      	b.n	654c <_svfprintf_r+0x230>
    6b0e:	f04b 0b08 	orr.w	fp, fp, #8
    6b12:	f89a 3000 	ldrb.w	r3, [sl]
    6b16:	e459      	b.n	63cc <_svfprintf_r+0xb0>
    6b18:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
    6b1c:	2300      	movs	r3, #0
    6b1e:	461c      	mov	r4, r3
    6b20:	f81a 3b01 	ldrb.w	r3, [sl], #1
    6b24:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    6b28:	eb00 0444 	add.w	r4, r0, r4, lsl #1
    6b2c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
    6b30:	2809      	cmp	r0, #9
    6b32:	d9f5      	bls.n	6b20 <_svfprintf_r+0x804>
    6b34:	940d      	str	r4, [sp, #52]	; 0x34
    6b36:	e44b      	b.n	63d0 <_svfprintf_r+0xb4>
    6b38:	f04b 0b10 	orr.w	fp, fp, #16
    6b3c:	9311      	str	r3, [sp, #68]	; 0x44
    6b3e:	f01b 0320 	ands.w	r3, fp, #32
    6b42:	f43f ae1d 	beq.w	6780 <_svfprintf_r+0x464>
    6b46:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    6b48:	3507      	adds	r5, #7
    6b4a:	f025 0307 	bic.w	r3, r5, #7
    6b4e:	f103 0208 	add.w	r2, r3, #8
    6b52:	e9d3 4500 	ldrd	r4, r5, [r3]
    6b56:	920f      	str	r2, [sp, #60]	; 0x3c
    6b58:	2300      	movs	r3, #0
    6b5a:	e4d2      	b.n	6502 <_svfprintf_r+0x1e6>
    6b5c:	9311      	str	r3, [sp, #68]	; 0x44
    6b5e:	2a00      	cmp	r2, #0
    6b60:	f040 85e7 	bne.w	7732 <_svfprintf_r+0x1416>
    6b64:	9a11      	ldr	r2, [sp, #68]	; 0x44
    6b66:	2a00      	cmp	r2, #0
    6b68:	f43f aca3 	beq.w	64b2 <_svfprintf_r+0x196>
    6b6c:	2300      	movs	r3, #0
    6b6e:	2101      	movs	r1, #1
    6b70:	461f      	mov	r7, r3
    6b72:	9108      	str	r1, [sp, #32]
    6b74:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
    6b78:	f8cd b01c 	str.w	fp, [sp, #28]
    6b7c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
    6b80:	930a      	str	r3, [sp, #40]	; 0x28
    6b82:	9312      	str	r3, [sp, #72]	; 0x48
    6b84:	910e      	str	r1, [sp, #56]	; 0x38
    6b86:	ae28      	add	r6, sp, #160	; 0xa0
    6b88:	e4e4      	b.n	6554 <_svfprintf_r+0x238>
    6b8a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    6b8c:	e534      	b.n	65f8 <_svfprintf_r+0x2dc>
    6b8e:	9b11      	ldr	r3, [sp, #68]	; 0x44
    6b90:	2b65      	cmp	r3, #101	; 0x65
    6b92:	f340 80a7 	ble.w	6ce4 <_svfprintf_r+0x9c8>
    6b96:	a815      	add	r0, sp, #84	; 0x54
    6b98:	c80d      	ldmia	r0, {r0, r2, r3}
    6b9a:	9914      	ldr	r1, [sp, #80]	; 0x50
    6b9c:	f003 f966 	bl	9e6c <__aeabi_dcmpeq>
    6ba0:	2800      	cmp	r0, #0
    6ba2:	f000 8150 	beq.w	6e46 <_svfprintf_r+0xb2a>
    6ba6:	9b26      	ldr	r3, [sp, #152]	; 0x98
    6ba8:	4a20      	ldr	r2, [pc, #128]	; (6c2c <_svfprintf_r+0x910>)
    6baa:	f8c8 2000 	str.w	r2, [r8]
    6bae:	3301      	adds	r3, #1
    6bb0:	3401      	adds	r4, #1
    6bb2:	2201      	movs	r2, #1
    6bb4:	2b07      	cmp	r3, #7
    6bb6:	9427      	str	r4, [sp, #156]	; 0x9c
    6bb8:	9326      	str	r3, [sp, #152]	; 0x98
    6bba:	f8c8 2004 	str.w	r2, [r8, #4]
    6bbe:	f300 836a 	bgt.w	7296 <_svfprintf_r+0xf7a>
    6bc2:	f108 0808 	add.w	r8, r8, #8
    6bc6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    6bc8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    6bca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    6bcc:	4293      	cmp	r3, r2
    6bce:	db03      	blt.n	6bd8 <_svfprintf_r+0x8bc>
    6bd0:	9b07      	ldr	r3, [sp, #28]
    6bd2:	07dd      	lsls	r5, r3, #31
    6bd4:	f57f ad82 	bpl.w	66dc <_svfprintf_r+0x3c0>
    6bd8:	9b26      	ldr	r3, [sp, #152]	; 0x98
    6bda:	9919      	ldr	r1, [sp, #100]	; 0x64
    6bdc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    6bde:	f8c8 2000 	str.w	r2, [r8]
    6be2:	3301      	adds	r3, #1
    6be4:	440c      	add	r4, r1
    6be6:	2b07      	cmp	r3, #7
    6be8:	f8c8 1004 	str.w	r1, [r8, #4]
    6bec:	9427      	str	r4, [sp, #156]	; 0x9c
    6bee:	9326      	str	r3, [sp, #152]	; 0x98
    6bf0:	f300 839e 	bgt.w	7330 <_svfprintf_r+0x1014>
    6bf4:	f108 0808 	add.w	r8, r8, #8
    6bf8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    6bfa:	1e5e      	subs	r6, r3, #1
    6bfc:	2e00      	cmp	r6, #0
    6bfe:	f77f ad6d 	ble.w	66dc <_svfprintf_r+0x3c0>
    6c02:	2e10      	cmp	r6, #16
    6c04:	9b26      	ldr	r3, [sp, #152]	; 0x98
    6c06:	4d0a      	ldr	r5, [pc, #40]	; (6c30 <_svfprintf_r+0x914>)
    6c08:	f340 81f5 	ble.w	6ff6 <_svfprintf_r+0xcda>
    6c0c:	4622      	mov	r2, r4
    6c0e:	2710      	movs	r7, #16
    6c10:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
    6c14:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    6c16:	e013      	b.n	6c40 <_svfprintf_r+0x924>
    6c18:	0000a288 	.word	0x0000a288
    6c1c:	0000a274 	.word	0x0000a274
    6c20:	7fefffff 	.word	0x7fefffff
    6c24:	0000a268 	.word	0x0000a268
    6c28:	0000a264 	.word	0x0000a264
    6c2c:	0000a2a4 	.word	0x0000a2a4
    6c30:	0000a2b8 	.word	0x0000a2b8
    6c34:	f108 0808 	add.w	r8, r8, #8
    6c38:	3e10      	subs	r6, #16
    6c3a:	2e10      	cmp	r6, #16
    6c3c:	f340 81da 	ble.w	6ff4 <_svfprintf_r+0xcd8>
    6c40:	3301      	adds	r3, #1
    6c42:	3210      	adds	r2, #16
    6c44:	2b07      	cmp	r3, #7
    6c46:	9227      	str	r2, [sp, #156]	; 0x9c
    6c48:	9326      	str	r3, [sp, #152]	; 0x98
    6c4a:	e888 00a0 	stmia.w	r8, {r5, r7}
    6c4e:	ddf1      	ble.n	6c34 <_svfprintf_r+0x918>
    6c50:	aa25      	add	r2, sp, #148	; 0x94
    6c52:	4621      	mov	r1, r4
    6c54:	4658      	mov	r0, fp
    6c56:	f002 fd75 	bl	9744 <__ssprint_r>
    6c5a:	2800      	cmp	r0, #0
    6c5c:	f47f ac30 	bne.w	64c0 <_svfprintf_r+0x1a4>
    6c60:	9a27      	ldr	r2, [sp, #156]	; 0x9c
    6c62:	9b26      	ldr	r3, [sp, #152]	; 0x98
    6c64:	46c8      	mov	r8, r9
    6c66:	e7e7      	b.n	6c38 <_svfprintf_r+0x91c>
    6c68:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6c6a:	9a08      	ldr	r2, [sp, #32]
    6c6c:	1a9f      	subs	r7, r3, r2
    6c6e:	2f00      	cmp	r7, #0
    6c70:	f77f ace5 	ble.w	663e <_svfprintf_r+0x322>
    6c74:	2f10      	cmp	r7, #16
    6c76:	9b26      	ldr	r3, [sp, #152]	; 0x98
    6c78:	4db6      	ldr	r5, [pc, #728]	; (6f54 <_svfprintf_r+0xc38>)
    6c7a:	dd27      	ble.n	6ccc <_svfprintf_r+0x9b0>
    6c7c:	4642      	mov	r2, r8
    6c7e:	4621      	mov	r1, r4
    6c80:	46b0      	mov	r8, r6
    6c82:	f04f 0b10 	mov.w	fp, #16
    6c86:	462e      	mov	r6, r5
    6c88:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    6c8a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6c8c:	e004      	b.n	6c98 <_svfprintf_r+0x97c>
    6c8e:	3f10      	subs	r7, #16
    6c90:	2f10      	cmp	r7, #16
    6c92:	f102 0208 	add.w	r2, r2, #8
    6c96:	dd15      	ble.n	6cc4 <_svfprintf_r+0x9a8>
    6c98:	3301      	adds	r3, #1
    6c9a:	3110      	adds	r1, #16
    6c9c:	2b07      	cmp	r3, #7
    6c9e:	9127      	str	r1, [sp, #156]	; 0x9c
    6ca0:	9326      	str	r3, [sp, #152]	; 0x98
    6ca2:	e882 0840 	stmia.w	r2, {r6, fp}
    6ca6:	ddf2      	ble.n	6c8e <_svfprintf_r+0x972>
    6ca8:	aa25      	add	r2, sp, #148	; 0x94
    6caa:	4629      	mov	r1, r5
    6cac:	4620      	mov	r0, r4
    6cae:	f002 fd49 	bl	9744 <__ssprint_r>
    6cb2:	2800      	cmp	r0, #0
    6cb4:	f47f ac04 	bne.w	64c0 <_svfprintf_r+0x1a4>
    6cb8:	3f10      	subs	r7, #16
    6cba:	2f10      	cmp	r7, #16
    6cbc:	9927      	ldr	r1, [sp, #156]	; 0x9c
    6cbe:	9b26      	ldr	r3, [sp, #152]	; 0x98
    6cc0:	464a      	mov	r2, r9
    6cc2:	dce9      	bgt.n	6c98 <_svfprintf_r+0x97c>
    6cc4:	4635      	mov	r5, r6
    6cc6:	460c      	mov	r4, r1
    6cc8:	4646      	mov	r6, r8
    6cca:	4690      	mov	r8, r2
    6ccc:	3301      	adds	r3, #1
    6cce:	443c      	add	r4, r7
    6cd0:	2b07      	cmp	r3, #7
    6cd2:	9427      	str	r4, [sp, #156]	; 0x9c
    6cd4:	9326      	str	r3, [sp, #152]	; 0x98
    6cd6:	e888 00a0 	stmia.w	r8, {r5, r7}
    6cda:	f300 8232 	bgt.w	7142 <_svfprintf_r+0xe26>
    6cde:	f108 0808 	add.w	r8, r8, #8
    6ce2:	e4ac      	b.n	663e <_svfprintf_r+0x322>
    6ce4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    6ce6:	9f26      	ldr	r7, [sp, #152]	; 0x98
    6ce8:	2b01      	cmp	r3, #1
    6cea:	f340 81fe 	ble.w	70ea <_svfprintf_r+0xdce>
    6cee:	3701      	adds	r7, #1
    6cf0:	3401      	adds	r4, #1
    6cf2:	2301      	movs	r3, #1
    6cf4:	2f07      	cmp	r7, #7
    6cf6:	9427      	str	r4, [sp, #156]	; 0x9c
    6cf8:	9726      	str	r7, [sp, #152]	; 0x98
    6cfa:	f8c8 6000 	str.w	r6, [r8]
    6cfe:	f8c8 3004 	str.w	r3, [r8, #4]
    6d02:	f300 8203 	bgt.w	710c <_svfprintf_r+0xdf0>
    6d06:	f108 0808 	add.w	r8, r8, #8
    6d0a:	9a19      	ldr	r2, [sp, #100]	; 0x64
    6d0c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    6d0e:	f8c8 3000 	str.w	r3, [r8]
    6d12:	3701      	adds	r7, #1
    6d14:	4414      	add	r4, r2
    6d16:	2f07      	cmp	r7, #7
    6d18:	9427      	str	r4, [sp, #156]	; 0x9c
    6d1a:	9726      	str	r7, [sp, #152]	; 0x98
    6d1c:	f8c8 2004 	str.w	r2, [r8, #4]
    6d20:	f300 8200 	bgt.w	7124 <_svfprintf_r+0xe08>
    6d24:	f108 0808 	add.w	r8, r8, #8
    6d28:	a815      	add	r0, sp, #84	; 0x54
    6d2a:	c80d      	ldmia	r0, {r0, r2, r3}
    6d2c:	9914      	ldr	r1, [sp, #80]	; 0x50
    6d2e:	f003 f89d 	bl	9e6c <__aeabi_dcmpeq>
    6d32:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    6d34:	2800      	cmp	r0, #0
    6d36:	f040 8101 	bne.w	6f3c <_svfprintf_r+0xc20>
    6d3a:	3b01      	subs	r3, #1
    6d3c:	3701      	adds	r7, #1
    6d3e:	3601      	adds	r6, #1
    6d40:	441c      	add	r4, r3
    6d42:	2f07      	cmp	r7, #7
    6d44:	9726      	str	r7, [sp, #152]	; 0x98
    6d46:	9427      	str	r4, [sp, #156]	; 0x9c
    6d48:	f8c8 6000 	str.w	r6, [r8]
    6d4c:	f8c8 3004 	str.w	r3, [r8, #4]
    6d50:	f300 8127 	bgt.w	6fa2 <_svfprintf_r+0xc86>
    6d54:	f108 0808 	add.w	r8, r8, #8
    6d58:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    6d5a:	f8c8 2004 	str.w	r2, [r8, #4]
    6d5e:	3701      	adds	r7, #1
    6d60:	4414      	add	r4, r2
    6d62:	ab21      	add	r3, sp, #132	; 0x84
    6d64:	2f07      	cmp	r7, #7
    6d66:	9427      	str	r4, [sp, #156]	; 0x9c
    6d68:	9726      	str	r7, [sp, #152]	; 0x98
    6d6a:	f8c8 3000 	str.w	r3, [r8]
    6d6e:	f77f acb3 	ble.w	66d8 <_svfprintf_r+0x3bc>
    6d72:	aa25      	add	r2, sp, #148	; 0x94
    6d74:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6d76:	980c      	ldr	r0, [sp, #48]	; 0x30
    6d78:	f002 fce4 	bl	9744 <__ssprint_r>
    6d7c:	2800      	cmp	r0, #0
    6d7e:	f47f ab9f 	bne.w	64c0 <_svfprintf_r+0x1a4>
    6d82:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    6d84:	46c8      	mov	r8, r9
    6d86:	e4a9      	b.n	66dc <_svfprintf_r+0x3c0>
    6d88:	aa25      	add	r2, sp, #148	; 0x94
    6d8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6d8c:	980c      	ldr	r0, [sp, #48]	; 0x30
    6d8e:	f002 fcd9 	bl	9744 <__ssprint_r>
    6d92:	2800      	cmp	r0, #0
    6d94:	f43f aceb 	beq.w	676e <_svfprintf_r+0x452>
    6d98:	f7ff bb92 	b.w	64c0 <_svfprintf_r+0x1a4>
    6d9c:	f8dd b01c 	ldr.w	fp, [sp, #28]
    6da0:	2b01      	cmp	r3, #1
    6da2:	f000 8134 	beq.w	700e <_svfprintf_r+0xcf2>
    6da6:	2b02      	cmp	r3, #2
    6da8:	d125      	bne.n	6df6 <_svfprintf_r+0xada>
    6daa:	f8cd b01c 	str.w	fp, [sp, #28]
    6dae:	2400      	movs	r4, #0
    6db0:	2500      	movs	r5, #0
    6db2:	e61e      	b.n	69f2 <_svfprintf_r+0x6d6>
    6db4:	aa25      	add	r2, sp, #148	; 0x94
    6db6:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6db8:	980c      	ldr	r0, [sp, #48]	; 0x30
    6dba:	f002 fcc3 	bl	9744 <__ssprint_r>
    6dbe:	2800      	cmp	r0, #0
    6dc0:	f47f ab7e 	bne.w	64c0 <_svfprintf_r+0x1a4>
    6dc4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    6dc6:	46c8      	mov	r8, r9
    6dc8:	e475      	b.n	66b6 <_svfprintf_r+0x39a>
    6dca:	aa25      	add	r2, sp, #148	; 0x94
    6dcc:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6dce:	980c      	ldr	r0, [sp, #48]	; 0x30
    6dd0:	f002 fcb8 	bl	9744 <__ssprint_r>
    6dd4:	2800      	cmp	r0, #0
    6dd6:	f47f ab73 	bne.w	64c0 <_svfprintf_r+0x1a4>
    6dda:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    6ddc:	46c8      	mov	r8, r9
    6dde:	e41b      	b.n	6618 <_svfprintf_r+0x2fc>
    6de0:	aa25      	add	r2, sp, #148	; 0x94
    6de2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6de4:	980c      	ldr	r0, [sp, #48]	; 0x30
    6de6:	f002 fcad 	bl	9744 <__ssprint_r>
    6dea:	2800      	cmp	r0, #0
    6dec:	f47f ab68 	bne.w	64c0 <_svfprintf_r+0x1a4>
    6df0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    6df2:	46c8      	mov	r8, r9
    6df4:	e420      	b.n	6638 <_svfprintf_r+0x31c>
    6df6:	f8cd b01c 	str.w	fp, [sp, #28]
    6dfa:	2400      	movs	r4, #0
    6dfc:	2500      	movs	r5, #0
    6dfe:	4649      	mov	r1, r9
    6e00:	e000      	b.n	6e04 <_svfprintf_r+0xae8>
    6e02:	4631      	mov	r1, r6
    6e04:	08e2      	lsrs	r2, r4, #3
    6e06:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
    6e0a:	08e8      	lsrs	r0, r5, #3
    6e0c:	f004 0307 	and.w	r3, r4, #7
    6e10:	4605      	mov	r5, r0
    6e12:	4614      	mov	r4, r2
    6e14:	3330      	adds	r3, #48	; 0x30
    6e16:	ea54 0205 	orrs.w	r2, r4, r5
    6e1a:	f801 3c01 	strb.w	r3, [r1, #-1]
    6e1e:	f101 36ff 	add.w	r6, r1, #4294967295
    6e22:	d1ee      	bne.n	6e02 <_svfprintf_r+0xae6>
    6e24:	9a07      	ldr	r2, [sp, #28]
    6e26:	07d2      	lsls	r2, r2, #31
    6e28:	f57f adf3 	bpl.w	6a12 <_svfprintf_r+0x6f6>
    6e2c:	2b30      	cmp	r3, #48	; 0x30
    6e2e:	f43f adf0 	beq.w	6a12 <_svfprintf_r+0x6f6>
    6e32:	3902      	subs	r1, #2
    6e34:	2330      	movs	r3, #48	; 0x30
    6e36:	f806 3c01 	strb.w	r3, [r6, #-1]
    6e3a:	eba9 0301 	sub.w	r3, r9, r1
    6e3e:	930e      	str	r3, [sp, #56]	; 0x38
    6e40:	460e      	mov	r6, r1
    6e42:	f7ff bb7b 	b.w	653c <_svfprintf_r+0x220>
    6e46:	991f      	ldr	r1, [sp, #124]	; 0x7c
    6e48:	2900      	cmp	r1, #0
    6e4a:	f340 822e 	ble.w	72aa <_svfprintf_r+0xf8e>
    6e4e:	9b12      	ldr	r3, [sp, #72]	; 0x48
    6e50:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    6e52:	4293      	cmp	r3, r2
    6e54:	bfa8      	it	ge
    6e56:	4613      	movge	r3, r2
    6e58:	2b00      	cmp	r3, #0
    6e5a:	461f      	mov	r7, r3
    6e5c:	dd0d      	ble.n	6e7a <_svfprintf_r+0xb5e>
    6e5e:	9b26      	ldr	r3, [sp, #152]	; 0x98
    6e60:	f8c8 6000 	str.w	r6, [r8]
    6e64:	3301      	adds	r3, #1
    6e66:	443c      	add	r4, r7
    6e68:	2b07      	cmp	r3, #7
    6e6a:	9427      	str	r4, [sp, #156]	; 0x9c
    6e6c:	f8c8 7004 	str.w	r7, [r8, #4]
    6e70:	9326      	str	r3, [sp, #152]	; 0x98
    6e72:	f300 831f 	bgt.w	74b4 <_svfprintf_r+0x1198>
    6e76:	f108 0808 	add.w	r8, r8, #8
    6e7a:	9b12      	ldr	r3, [sp, #72]	; 0x48
    6e7c:	2f00      	cmp	r7, #0
    6e7e:	bfa8      	it	ge
    6e80:	1bdb      	subge	r3, r3, r7
    6e82:	2b00      	cmp	r3, #0
    6e84:	461f      	mov	r7, r3
    6e86:	f340 80d6 	ble.w	7036 <_svfprintf_r+0xd1a>
    6e8a:	2f10      	cmp	r7, #16
    6e8c:	9b26      	ldr	r3, [sp, #152]	; 0x98
    6e8e:	4d31      	ldr	r5, [pc, #196]	; (6f54 <_svfprintf_r+0xc38>)
    6e90:	f340 81ed 	ble.w	726e <_svfprintf_r+0xf52>
    6e94:	4642      	mov	r2, r8
    6e96:	4621      	mov	r1, r4
    6e98:	46b0      	mov	r8, r6
    6e9a:	f04f 0b10 	mov.w	fp, #16
    6e9e:	462e      	mov	r6, r5
    6ea0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    6ea2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    6ea4:	e004      	b.n	6eb0 <_svfprintf_r+0xb94>
    6ea6:	3208      	adds	r2, #8
    6ea8:	3f10      	subs	r7, #16
    6eaa:	2f10      	cmp	r7, #16
    6eac:	f340 81db 	ble.w	7266 <_svfprintf_r+0xf4a>
    6eb0:	3301      	adds	r3, #1
    6eb2:	3110      	adds	r1, #16
    6eb4:	2b07      	cmp	r3, #7
    6eb6:	9127      	str	r1, [sp, #156]	; 0x9c
    6eb8:	9326      	str	r3, [sp, #152]	; 0x98
    6eba:	e882 0840 	stmia.w	r2, {r6, fp}
    6ebe:	ddf2      	ble.n	6ea6 <_svfprintf_r+0xb8a>
    6ec0:	aa25      	add	r2, sp, #148	; 0x94
    6ec2:	4629      	mov	r1, r5
    6ec4:	4620      	mov	r0, r4
    6ec6:	f002 fc3d 	bl	9744 <__ssprint_r>
    6eca:	2800      	cmp	r0, #0
    6ecc:	f47f aaf8 	bne.w	64c0 <_svfprintf_r+0x1a4>
    6ed0:	9927      	ldr	r1, [sp, #156]	; 0x9c
    6ed2:	9b26      	ldr	r3, [sp, #152]	; 0x98
    6ed4:	464a      	mov	r2, r9
    6ed6:	e7e7      	b.n	6ea8 <_svfprintf_r+0xb8c>
    6ed8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6eda:	930e      	str	r3, [sp, #56]	; 0x38
    6edc:	464e      	mov	r6, r9
    6ede:	f7ff bb2d 	b.w	653c <_svfprintf_r+0x220>
    6ee2:	2d00      	cmp	r5, #0
    6ee4:	bf08      	it	eq
    6ee6:	2c0a      	cmpeq	r4, #10
    6ee8:	f0c0 808f 	bcc.w	700a <_svfprintf_r+0xcee>
    6eec:	464e      	mov	r6, r9
    6eee:	4620      	mov	r0, r4
    6ef0:	4629      	mov	r1, r5
    6ef2:	220a      	movs	r2, #10
    6ef4:	2300      	movs	r3, #0
    6ef6:	f7fe ff7b 	bl	5df0 <__aeabi_uldivmod>
    6efa:	3230      	adds	r2, #48	; 0x30
    6efc:	f806 2d01 	strb.w	r2, [r6, #-1]!
    6f00:	4620      	mov	r0, r4
    6f02:	4629      	mov	r1, r5
    6f04:	2300      	movs	r3, #0
    6f06:	220a      	movs	r2, #10
    6f08:	f7fe ff72 	bl	5df0 <__aeabi_uldivmod>
    6f0c:	4604      	mov	r4, r0
    6f0e:	460d      	mov	r5, r1
    6f10:	ea54 0305 	orrs.w	r3, r4, r5
    6f14:	d1eb      	bne.n	6eee <_svfprintf_r+0xbd2>
    6f16:	eba9 0306 	sub.w	r3, r9, r6
    6f1a:	930e      	str	r3, [sp, #56]	; 0x38
    6f1c:	f7ff bb0e 	b.w	653c <_svfprintf_r+0x220>
    6f20:	aa25      	add	r2, sp, #148	; 0x94
    6f22:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6f24:	980c      	ldr	r0, [sp, #48]	; 0x30
    6f26:	f002 fc0d 	bl	9744 <__ssprint_r>
    6f2a:	2800      	cmp	r0, #0
    6f2c:	f47f aac8 	bne.w	64c0 <_svfprintf_r+0x1a4>
    6f30:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
    6f34:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    6f36:	46c8      	mov	r8, r9
    6f38:	f7ff bb5e 	b.w	65f8 <_svfprintf_r+0x2dc>
    6f3c:	1e5e      	subs	r6, r3, #1
    6f3e:	2e00      	cmp	r6, #0
    6f40:	f77f af0a 	ble.w	6d58 <_svfprintf_r+0xa3c>
    6f44:	2e10      	cmp	r6, #16
    6f46:	4d03      	ldr	r5, [pc, #12]	; (6f54 <_svfprintf_r+0xc38>)
    6f48:	dd22      	ble.n	6f90 <_svfprintf_r+0xc74>
    6f4a:	4622      	mov	r2, r4
    6f4c:	f04f 0b10 	mov.w	fp, #16
    6f50:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    6f52:	e006      	b.n	6f62 <_svfprintf_r+0xc46>
    6f54:	0000a2b8 	.word	0x0000a2b8
    6f58:	3e10      	subs	r6, #16
    6f5a:	2e10      	cmp	r6, #16
    6f5c:	f108 0808 	add.w	r8, r8, #8
    6f60:	dd15      	ble.n	6f8e <_svfprintf_r+0xc72>
    6f62:	3701      	adds	r7, #1
    6f64:	3210      	adds	r2, #16
    6f66:	2f07      	cmp	r7, #7
    6f68:	9227      	str	r2, [sp, #156]	; 0x9c
    6f6a:	9726      	str	r7, [sp, #152]	; 0x98
    6f6c:	e888 0820 	stmia.w	r8, {r5, fp}
    6f70:	ddf2      	ble.n	6f58 <_svfprintf_r+0xc3c>
    6f72:	aa25      	add	r2, sp, #148	; 0x94
    6f74:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6f76:	4620      	mov	r0, r4
    6f78:	f002 fbe4 	bl	9744 <__ssprint_r>
    6f7c:	2800      	cmp	r0, #0
    6f7e:	f47f aa9f 	bne.w	64c0 <_svfprintf_r+0x1a4>
    6f82:	3e10      	subs	r6, #16
    6f84:	2e10      	cmp	r6, #16
    6f86:	9a27      	ldr	r2, [sp, #156]	; 0x9c
    6f88:	9f26      	ldr	r7, [sp, #152]	; 0x98
    6f8a:	46c8      	mov	r8, r9
    6f8c:	dce9      	bgt.n	6f62 <_svfprintf_r+0xc46>
    6f8e:	4614      	mov	r4, r2
    6f90:	3701      	adds	r7, #1
    6f92:	4434      	add	r4, r6
    6f94:	2f07      	cmp	r7, #7
    6f96:	9427      	str	r4, [sp, #156]	; 0x9c
    6f98:	9726      	str	r7, [sp, #152]	; 0x98
    6f9a:	e888 0060 	stmia.w	r8, {r5, r6}
    6f9e:	f77f aed9 	ble.w	6d54 <_svfprintf_r+0xa38>
    6fa2:	aa25      	add	r2, sp, #148	; 0x94
    6fa4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6fa6:	980c      	ldr	r0, [sp, #48]	; 0x30
    6fa8:	f002 fbcc 	bl	9744 <__ssprint_r>
    6fac:	2800      	cmp	r0, #0
    6fae:	f47f aa87 	bne.w	64c0 <_svfprintf_r+0x1a4>
    6fb2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    6fb4:	9f26      	ldr	r7, [sp, #152]	; 0x98
    6fb6:	46c8      	mov	r8, r9
    6fb8:	e6ce      	b.n	6d58 <_svfprintf_r+0xa3c>
    6fba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6fbc:	6814      	ldr	r4, [r2, #0]
    6fbe:	4613      	mov	r3, r2
    6fc0:	3304      	adds	r3, #4
    6fc2:	17e5      	asrs	r5, r4, #31
    6fc4:	930f      	str	r3, [sp, #60]	; 0x3c
    6fc6:	4622      	mov	r2, r4
    6fc8:	462b      	mov	r3, r5
    6fca:	e4fa      	b.n	69c2 <_svfprintf_r+0x6a6>
    6fcc:	3204      	adds	r2, #4
    6fce:	681c      	ldr	r4, [r3, #0]
    6fd0:	920f      	str	r2, [sp, #60]	; 0x3c
    6fd2:	2301      	movs	r3, #1
    6fd4:	2500      	movs	r5, #0
    6fd6:	f7ff ba94 	b.w	6502 <_svfprintf_r+0x1e6>
    6fda:	681c      	ldr	r4, [r3, #0]
    6fdc:	3304      	adds	r3, #4
    6fde:	930f      	str	r3, [sp, #60]	; 0x3c
    6fe0:	2500      	movs	r5, #0
    6fe2:	e421      	b.n	6828 <_svfprintf_r+0x50c>
    6fe4:	990f      	ldr	r1, [sp, #60]	; 0x3c
    6fe6:	460a      	mov	r2, r1
    6fe8:	3204      	adds	r2, #4
    6fea:	680c      	ldr	r4, [r1, #0]
    6fec:	920f      	str	r2, [sp, #60]	; 0x3c
    6fee:	2500      	movs	r5, #0
    6ff0:	f7ff ba87 	b.w	6502 <_svfprintf_r+0x1e6>
    6ff4:	4614      	mov	r4, r2
    6ff6:	3301      	adds	r3, #1
    6ff8:	4434      	add	r4, r6
    6ffa:	2b07      	cmp	r3, #7
    6ffc:	9427      	str	r4, [sp, #156]	; 0x9c
    6ffe:	9326      	str	r3, [sp, #152]	; 0x98
    7000:	e888 0060 	stmia.w	r8, {r5, r6}
    7004:	f77f ab68 	ble.w	66d8 <_svfprintf_r+0x3bc>
    7008:	e6b3      	b.n	6d72 <_svfprintf_r+0xa56>
    700a:	f8dd b01c 	ldr.w	fp, [sp, #28]
    700e:	f8cd b01c 	str.w	fp, [sp, #28]
    7012:	ae42      	add	r6, sp, #264	; 0x108
    7014:	3430      	adds	r4, #48	; 0x30
    7016:	2301      	movs	r3, #1
    7018:	f806 4d41 	strb.w	r4, [r6, #-65]!
    701c:	930e      	str	r3, [sp, #56]	; 0x38
    701e:	f7ff ba8d 	b.w	653c <_svfprintf_r+0x220>
    7022:	aa25      	add	r2, sp, #148	; 0x94
    7024:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7026:	980c      	ldr	r0, [sp, #48]	; 0x30
    7028:	f002 fb8c 	bl	9744 <__ssprint_r>
    702c:	2800      	cmp	r0, #0
    702e:	f47f aa47 	bne.w	64c0 <_svfprintf_r+0x1a4>
    7032:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    7034:	46c8      	mov	r8, r9
    7036:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    7038:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    703a:	429a      	cmp	r2, r3
    703c:	db44      	blt.n	70c8 <_svfprintf_r+0xdac>
    703e:	9b07      	ldr	r3, [sp, #28]
    7040:	07d9      	lsls	r1, r3, #31
    7042:	d441      	bmi.n	70c8 <_svfprintf_r+0xdac>
    7044:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    7046:	9812      	ldr	r0, [sp, #72]	; 0x48
    7048:	1a9a      	subs	r2, r3, r2
    704a:	1a1d      	subs	r5, r3, r0
    704c:	4295      	cmp	r5, r2
    704e:	bfa8      	it	ge
    7050:	4615      	movge	r5, r2
    7052:	2d00      	cmp	r5, #0
    7054:	dd0e      	ble.n	7074 <_svfprintf_r+0xd58>
    7056:	9926      	ldr	r1, [sp, #152]	; 0x98
    7058:	f8c8 5004 	str.w	r5, [r8, #4]
    705c:	3101      	adds	r1, #1
    705e:	4406      	add	r6, r0
    7060:	442c      	add	r4, r5
    7062:	2907      	cmp	r1, #7
    7064:	f8c8 6000 	str.w	r6, [r8]
    7068:	9427      	str	r4, [sp, #156]	; 0x9c
    706a:	9126      	str	r1, [sp, #152]	; 0x98
    706c:	f300 823b 	bgt.w	74e6 <_svfprintf_r+0x11ca>
    7070:	f108 0808 	add.w	r8, r8, #8
    7074:	2d00      	cmp	r5, #0
    7076:	bfac      	ite	ge
    7078:	1b56      	subge	r6, r2, r5
    707a:	4616      	movlt	r6, r2
    707c:	2e00      	cmp	r6, #0
    707e:	f77f ab2d 	ble.w	66dc <_svfprintf_r+0x3c0>
    7082:	2e10      	cmp	r6, #16
    7084:	9b26      	ldr	r3, [sp, #152]	; 0x98
    7086:	4db0      	ldr	r5, [pc, #704]	; (7348 <_svfprintf_r+0x102c>)
    7088:	ddb5      	ble.n	6ff6 <_svfprintf_r+0xcda>
    708a:	4622      	mov	r2, r4
    708c:	2710      	movs	r7, #16
    708e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
    7092:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    7094:	e004      	b.n	70a0 <_svfprintf_r+0xd84>
    7096:	f108 0808 	add.w	r8, r8, #8
    709a:	3e10      	subs	r6, #16
    709c:	2e10      	cmp	r6, #16
    709e:	dda9      	ble.n	6ff4 <_svfprintf_r+0xcd8>
    70a0:	3301      	adds	r3, #1
    70a2:	3210      	adds	r2, #16
    70a4:	2b07      	cmp	r3, #7
    70a6:	9227      	str	r2, [sp, #156]	; 0x9c
    70a8:	9326      	str	r3, [sp, #152]	; 0x98
    70aa:	e888 00a0 	stmia.w	r8, {r5, r7}
    70ae:	ddf2      	ble.n	7096 <_svfprintf_r+0xd7a>
    70b0:	aa25      	add	r2, sp, #148	; 0x94
    70b2:	4621      	mov	r1, r4
    70b4:	4658      	mov	r0, fp
    70b6:	f002 fb45 	bl	9744 <__ssprint_r>
    70ba:	2800      	cmp	r0, #0
    70bc:	f47f aa00 	bne.w	64c0 <_svfprintf_r+0x1a4>
    70c0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
    70c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
    70c4:	46c8      	mov	r8, r9
    70c6:	e7e8      	b.n	709a <_svfprintf_r+0xd7e>
    70c8:	9b26      	ldr	r3, [sp, #152]	; 0x98
    70ca:	9819      	ldr	r0, [sp, #100]	; 0x64
    70cc:	991a      	ldr	r1, [sp, #104]	; 0x68
    70ce:	f8c8 1000 	str.w	r1, [r8]
    70d2:	3301      	adds	r3, #1
    70d4:	4404      	add	r4, r0
    70d6:	2b07      	cmp	r3, #7
    70d8:	9427      	str	r4, [sp, #156]	; 0x9c
    70da:	f8c8 0004 	str.w	r0, [r8, #4]
    70de:	9326      	str	r3, [sp, #152]	; 0x98
    70e0:	f300 81f5 	bgt.w	74ce <_svfprintf_r+0x11b2>
    70e4:	f108 0808 	add.w	r8, r8, #8
    70e8:	e7ac      	b.n	7044 <_svfprintf_r+0xd28>
    70ea:	9b07      	ldr	r3, [sp, #28]
    70ec:	07da      	lsls	r2, r3, #31
    70ee:	f53f adfe 	bmi.w	6cee <_svfprintf_r+0x9d2>
    70f2:	3701      	adds	r7, #1
    70f4:	3401      	adds	r4, #1
    70f6:	2301      	movs	r3, #1
    70f8:	2f07      	cmp	r7, #7
    70fa:	9427      	str	r4, [sp, #156]	; 0x9c
    70fc:	9726      	str	r7, [sp, #152]	; 0x98
    70fe:	f8c8 6000 	str.w	r6, [r8]
    7102:	f8c8 3004 	str.w	r3, [r8, #4]
    7106:	f77f ae25 	ble.w	6d54 <_svfprintf_r+0xa38>
    710a:	e74a      	b.n	6fa2 <_svfprintf_r+0xc86>
    710c:	aa25      	add	r2, sp, #148	; 0x94
    710e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7110:	980c      	ldr	r0, [sp, #48]	; 0x30
    7112:	f002 fb17 	bl	9744 <__ssprint_r>
    7116:	2800      	cmp	r0, #0
    7118:	f47f a9d2 	bne.w	64c0 <_svfprintf_r+0x1a4>
    711c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    711e:	9f26      	ldr	r7, [sp, #152]	; 0x98
    7120:	46c8      	mov	r8, r9
    7122:	e5f2      	b.n	6d0a <_svfprintf_r+0x9ee>
    7124:	aa25      	add	r2, sp, #148	; 0x94
    7126:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7128:	980c      	ldr	r0, [sp, #48]	; 0x30
    712a:	f002 fb0b 	bl	9744 <__ssprint_r>
    712e:	2800      	cmp	r0, #0
    7130:	f47f a9c6 	bne.w	64c0 <_svfprintf_r+0x1a4>
    7134:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    7136:	9f26      	ldr	r7, [sp, #152]	; 0x98
    7138:	46c8      	mov	r8, r9
    713a:	e5f5      	b.n	6d28 <_svfprintf_r+0xa0c>
    713c:	464e      	mov	r6, r9
    713e:	f7ff b9fd 	b.w	653c <_svfprintf_r+0x220>
    7142:	aa25      	add	r2, sp, #148	; 0x94
    7144:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7146:	980c      	ldr	r0, [sp, #48]	; 0x30
    7148:	f002 fafc 	bl	9744 <__ssprint_r>
    714c:	2800      	cmp	r0, #0
    714e:	f47f a9b7 	bne.w	64c0 <_svfprintf_r+0x1a4>
    7152:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    7154:	46c8      	mov	r8, r9
    7156:	f7ff ba72 	b.w	663e <_svfprintf_r+0x322>
    715a:	9c15      	ldr	r4, [sp, #84]	; 0x54
    715c:	4622      	mov	r2, r4
    715e:	4620      	mov	r0, r4
    7160:	9c14      	ldr	r4, [sp, #80]	; 0x50
    7162:	4623      	mov	r3, r4
    7164:	4621      	mov	r1, r4
    7166:	f002 feb3 	bl	9ed0 <__aeabi_dcmpun>
    716a:	2800      	cmp	r0, #0
    716c:	f040 8286 	bne.w	767c <_svfprintf_r+0x1360>
    7170:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7172:	3301      	adds	r3, #1
    7174:	9b11      	ldr	r3, [sp, #68]	; 0x44
    7176:	f023 0320 	bic.w	r3, r3, #32
    717a:	930e      	str	r3, [sp, #56]	; 0x38
    717c:	f000 81e2 	beq.w	7544 <_svfprintf_r+0x1228>
    7180:	2b47      	cmp	r3, #71	; 0x47
    7182:	f000 811e 	beq.w	73c2 <_svfprintf_r+0x10a6>
    7186:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
    718a:	9307      	str	r3, [sp, #28]
    718c:	9b14      	ldr	r3, [sp, #80]	; 0x50
    718e:	1e1f      	subs	r7, r3, #0
    7190:	9b15      	ldr	r3, [sp, #84]	; 0x54
    7192:	9308      	str	r3, [sp, #32]
    7194:	bfbb      	ittet	lt
    7196:	463b      	movlt	r3, r7
    7198:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
    719c:	2300      	movge	r3, #0
    719e:	232d      	movlt	r3, #45	; 0x2d
    71a0:	9310      	str	r3, [sp, #64]	; 0x40
    71a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
    71a4:	2b66      	cmp	r3, #102	; 0x66
    71a6:	f000 81bb 	beq.w	7520 <_svfprintf_r+0x1204>
    71aa:	2b46      	cmp	r3, #70	; 0x46
    71ac:	f000 80df 	beq.w	736e <_svfprintf_r+0x1052>
    71b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    71b2:	9a08      	ldr	r2, [sp, #32]
    71b4:	2b45      	cmp	r3, #69	; 0x45
    71b6:	bf0c      	ite	eq
    71b8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
    71ba:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
    71bc:	a823      	add	r0, sp, #140	; 0x8c
    71be:	a920      	add	r1, sp, #128	; 0x80
    71c0:	bf08      	it	eq
    71c2:	1c5d      	addeq	r5, r3, #1
    71c4:	9004      	str	r0, [sp, #16]
    71c6:	9103      	str	r1, [sp, #12]
    71c8:	a81f      	add	r0, sp, #124	; 0x7c
    71ca:	2102      	movs	r1, #2
    71cc:	463b      	mov	r3, r7
    71ce:	9002      	str	r0, [sp, #8]
    71d0:	9501      	str	r5, [sp, #4]
    71d2:	9100      	str	r1, [sp, #0]
    71d4:	980c      	ldr	r0, [sp, #48]	; 0x30
    71d6:	f000 fb73 	bl	78c0 <_dtoa_r>
    71da:	9b11      	ldr	r3, [sp, #68]	; 0x44
    71dc:	2b67      	cmp	r3, #103	; 0x67
    71de:	4606      	mov	r6, r0
    71e0:	f040 81e0 	bne.w	75a4 <_svfprintf_r+0x1288>
    71e4:	f01b 0f01 	tst.w	fp, #1
    71e8:	f000 8246 	beq.w	7678 <_svfprintf_r+0x135c>
    71ec:	1974      	adds	r4, r6, r5
    71ee:	9a16      	ldr	r2, [sp, #88]	; 0x58
    71f0:	9808      	ldr	r0, [sp, #32]
    71f2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    71f4:	4639      	mov	r1, r7
    71f6:	f002 fe39 	bl	9e6c <__aeabi_dcmpeq>
    71fa:	2800      	cmp	r0, #0
    71fc:	f040 8165 	bne.w	74ca <_svfprintf_r+0x11ae>
    7200:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    7202:	42a3      	cmp	r3, r4
    7204:	d206      	bcs.n	7214 <_svfprintf_r+0xef8>
    7206:	2130      	movs	r1, #48	; 0x30
    7208:	1c5a      	adds	r2, r3, #1
    720a:	9223      	str	r2, [sp, #140]	; 0x8c
    720c:	7019      	strb	r1, [r3, #0]
    720e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    7210:	429c      	cmp	r4, r3
    7212:	d8f9      	bhi.n	7208 <_svfprintf_r+0xeec>
    7214:	1b9b      	subs	r3, r3, r6
    7216:	9313      	str	r3, [sp, #76]	; 0x4c
    7218:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    721a:	2b47      	cmp	r3, #71	; 0x47
    721c:	f000 80e9 	beq.w	73f2 <_svfprintf_r+0x10d6>
    7220:	9b11      	ldr	r3, [sp, #68]	; 0x44
    7222:	2b65      	cmp	r3, #101	; 0x65
    7224:	f340 81cd 	ble.w	75c2 <_svfprintf_r+0x12a6>
    7228:	9b11      	ldr	r3, [sp, #68]	; 0x44
    722a:	2b66      	cmp	r3, #102	; 0x66
    722c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    722e:	9312      	str	r3, [sp, #72]	; 0x48
    7230:	f000 819e 	beq.w	7570 <_svfprintf_r+0x1254>
    7234:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    7236:	9a12      	ldr	r2, [sp, #72]	; 0x48
    7238:	4619      	mov	r1, r3
    723a:	4291      	cmp	r1, r2
    723c:	f300 818a 	bgt.w	7554 <_svfprintf_r+0x1238>
    7240:	f01b 0f01 	tst.w	fp, #1
    7244:	f040 8213 	bne.w	766e <_svfprintf_r+0x1352>
    7248:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
    724c:	9308      	str	r3, [sp, #32]
    724e:	2367      	movs	r3, #103	; 0x67
    7250:	920e      	str	r2, [sp, #56]	; 0x38
    7252:	9311      	str	r3, [sp, #68]	; 0x44
    7254:	9b10      	ldr	r3, [sp, #64]	; 0x40
    7256:	2b00      	cmp	r3, #0
    7258:	f040 80c4 	bne.w	73e4 <_svfprintf_r+0x10c8>
    725c:	930a      	str	r3, [sp, #40]	; 0x28
    725e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
    7262:	f7ff b973 	b.w	654c <_svfprintf_r+0x230>
    7266:	4635      	mov	r5, r6
    7268:	460c      	mov	r4, r1
    726a:	4646      	mov	r6, r8
    726c:	4690      	mov	r8, r2
    726e:	3301      	adds	r3, #1
    7270:	443c      	add	r4, r7
    7272:	2b07      	cmp	r3, #7
    7274:	9427      	str	r4, [sp, #156]	; 0x9c
    7276:	9326      	str	r3, [sp, #152]	; 0x98
    7278:	e888 00a0 	stmia.w	r8, {r5, r7}
    727c:	f73f aed1 	bgt.w	7022 <_svfprintf_r+0xd06>
    7280:	f108 0808 	add.w	r8, r8, #8
    7284:	e6d7      	b.n	7036 <_svfprintf_r+0xd1a>
    7286:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    7288:	6813      	ldr	r3, [r2, #0]
    728a:	3204      	adds	r2, #4
    728c:	920f      	str	r2, [sp, #60]	; 0x3c
    728e:	9a09      	ldr	r2, [sp, #36]	; 0x24
    7290:	601a      	str	r2, [r3, #0]
    7292:	f7ff b86a 	b.w	636a <_svfprintf_r+0x4e>
    7296:	aa25      	add	r2, sp, #148	; 0x94
    7298:	990b      	ldr	r1, [sp, #44]	; 0x2c
    729a:	980c      	ldr	r0, [sp, #48]	; 0x30
    729c:	f002 fa52 	bl	9744 <__ssprint_r>
    72a0:	2800      	cmp	r0, #0
    72a2:	f47f a90d 	bne.w	64c0 <_svfprintf_r+0x1a4>
    72a6:	46c8      	mov	r8, r9
    72a8:	e48d      	b.n	6bc6 <_svfprintf_r+0x8aa>
    72aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
    72ac:	4a27      	ldr	r2, [pc, #156]	; (734c <_svfprintf_r+0x1030>)
    72ae:	f8c8 2000 	str.w	r2, [r8]
    72b2:	3301      	adds	r3, #1
    72b4:	3401      	adds	r4, #1
    72b6:	2201      	movs	r2, #1
    72b8:	2b07      	cmp	r3, #7
    72ba:	9427      	str	r4, [sp, #156]	; 0x9c
    72bc:	9326      	str	r3, [sp, #152]	; 0x98
    72be:	f8c8 2004 	str.w	r2, [r8, #4]
    72c2:	dc72      	bgt.n	73aa <_svfprintf_r+0x108e>
    72c4:	f108 0808 	add.w	r8, r8, #8
    72c8:	b929      	cbnz	r1, 72d6 <_svfprintf_r+0xfba>
    72ca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    72cc:	b91b      	cbnz	r3, 72d6 <_svfprintf_r+0xfba>
    72ce:	9b07      	ldr	r3, [sp, #28]
    72d0:	07d8      	lsls	r0, r3, #31
    72d2:	f57f aa03 	bpl.w	66dc <_svfprintf_r+0x3c0>
    72d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
    72d8:	9819      	ldr	r0, [sp, #100]	; 0x64
    72da:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    72dc:	f8c8 2000 	str.w	r2, [r8]
    72e0:	3301      	adds	r3, #1
    72e2:	4602      	mov	r2, r0
    72e4:	4422      	add	r2, r4
    72e6:	2b07      	cmp	r3, #7
    72e8:	9227      	str	r2, [sp, #156]	; 0x9c
    72ea:	f8c8 0004 	str.w	r0, [r8, #4]
    72ee:	9326      	str	r3, [sp, #152]	; 0x98
    72f0:	f300 818d 	bgt.w	760e <_svfprintf_r+0x12f2>
    72f4:	f108 0808 	add.w	r8, r8, #8
    72f8:	2900      	cmp	r1, #0
    72fa:	f2c0 8165 	blt.w	75c8 <_svfprintf_r+0x12ac>
    72fe:	9913      	ldr	r1, [sp, #76]	; 0x4c
    7300:	f8c8 6000 	str.w	r6, [r8]
    7304:	3301      	adds	r3, #1
    7306:	188c      	adds	r4, r1, r2
    7308:	2b07      	cmp	r3, #7
    730a:	9427      	str	r4, [sp, #156]	; 0x9c
    730c:	9326      	str	r3, [sp, #152]	; 0x98
    730e:	f8c8 1004 	str.w	r1, [r8, #4]
    7312:	f77f a9e1 	ble.w	66d8 <_svfprintf_r+0x3bc>
    7316:	e52c      	b.n	6d72 <_svfprintf_r+0xa56>
    7318:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    731a:	9909      	ldr	r1, [sp, #36]	; 0x24
    731c:	6813      	ldr	r3, [r2, #0]
    731e:	17cd      	asrs	r5, r1, #31
    7320:	4608      	mov	r0, r1
    7322:	3204      	adds	r2, #4
    7324:	4629      	mov	r1, r5
    7326:	920f      	str	r2, [sp, #60]	; 0x3c
    7328:	e9c3 0100 	strd	r0, r1, [r3]
    732c:	f7ff b81d 	b.w	636a <_svfprintf_r+0x4e>
    7330:	aa25      	add	r2, sp, #148	; 0x94
    7332:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7334:	980c      	ldr	r0, [sp, #48]	; 0x30
    7336:	f002 fa05 	bl	9744 <__ssprint_r>
    733a:	2800      	cmp	r0, #0
    733c:	f47f a8c0 	bne.w	64c0 <_svfprintf_r+0x1a4>
    7340:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    7342:	46c8      	mov	r8, r9
    7344:	e458      	b.n	6bf8 <_svfprintf_r+0x8dc>
    7346:	bf00      	nop
    7348:	0000a2b8 	.word	0x0000a2b8
    734c:	0000a2a4 	.word	0x0000a2a4
    7350:	2140      	movs	r1, #64	; 0x40
    7352:	980c      	ldr	r0, [sp, #48]	; 0x30
    7354:	f001 fb40 	bl	89d8 <_malloc_r>
    7358:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    735a:	6010      	str	r0, [r2, #0]
    735c:	6110      	str	r0, [r2, #16]
    735e:	2800      	cmp	r0, #0
    7360:	f000 81f2 	beq.w	7748 <_svfprintf_r+0x142c>
    7364:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    7366:	2340      	movs	r3, #64	; 0x40
    7368:	6153      	str	r3, [r2, #20]
    736a:	f7fe bfee 	b.w	634a <_svfprintf_r+0x2e>
    736e:	a823      	add	r0, sp, #140	; 0x8c
    7370:	a920      	add	r1, sp, #128	; 0x80
    7372:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    7374:	9004      	str	r0, [sp, #16]
    7376:	9103      	str	r1, [sp, #12]
    7378:	a81f      	add	r0, sp, #124	; 0x7c
    737a:	2103      	movs	r1, #3
    737c:	9002      	str	r0, [sp, #8]
    737e:	9a08      	ldr	r2, [sp, #32]
    7380:	9401      	str	r4, [sp, #4]
    7382:	463b      	mov	r3, r7
    7384:	9100      	str	r1, [sp, #0]
    7386:	980c      	ldr	r0, [sp, #48]	; 0x30
    7388:	f000 fa9a 	bl	78c0 <_dtoa_r>
    738c:	4625      	mov	r5, r4
    738e:	4606      	mov	r6, r0
    7390:	9b11      	ldr	r3, [sp, #68]	; 0x44
    7392:	2b46      	cmp	r3, #70	; 0x46
    7394:	eb06 0405 	add.w	r4, r6, r5
    7398:	f47f af29 	bne.w	71ee <_svfprintf_r+0xed2>
    739c:	7833      	ldrb	r3, [r6, #0]
    739e:	2b30      	cmp	r3, #48	; 0x30
    73a0:	f000 8178 	beq.w	7694 <_svfprintf_r+0x1378>
    73a4:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
    73a6:	442c      	add	r4, r5
    73a8:	e721      	b.n	71ee <_svfprintf_r+0xed2>
    73aa:	aa25      	add	r2, sp, #148	; 0x94
    73ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
    73ae:	980c      	ldr	r0, [sp, #48]	; 0x30
    73b0:	f002 f9c8 	bl	9744 <__ssprint_r>
    73b4:	2800      	cmp	r0, #0
    73b6:	f47f a883 	bne.w	64c0 <_svfprintf_r+0x1a4>
    73ba:	991f      	ldr	r1, [sp, #124]	; 0x7c
    73bc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    73be:	46c8      	mov	r8, r9
    73c0:	e782      	b.n	72c8 <_svfprintf_r+0xfac>
    73c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    73c4:	2b00      	cmp	r3, #0
    73c6:	bf08      	it	eq
    73c8:	2301      	moveq	r3, #1
    73ca:	930a      	str	r3, [sp, #40]	; 0x28
    73cc:	e6db      	b.n	7186 <_svfprintf_r+0xe6a>
    73ce:	4630      	mov	r0, r6
    73d0:	940a      	str	r4, [sp, #40]	; 0x28
    73d2:	f7fe ff35 	bl	6240 <strlen>
    73d6:	950f      	str	r5, [sp, #60]	; 0x3c
    73d8:	900e      	str	r0, [sp, #56]	; 0x38
    73da:	f8cd b01c 	str.w	fp, [sp, #28]
    73de:	4603      	mov	r3, r0
    73e0:	f7ff b9f9 	b.w	67d6 <_svfprintf_r+0x4ba>
    73e4:	272d      	movs	r7, #45	; 0x2d
    73e6:	2300      	movs	r3, #0
    73e8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
    73ec:	930a      	str	r3, [sp, #40]	; 0x28
    73ee:	f7ff b8ae 	b.w	654e <_svfprintf_r+0x232>
    73f2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    73f4:	9312      	str	r3, [sp, #72]	; 0x48
    73f6:	461a      	mov	r2, r3
    73f8:	3303      	adds	r3, #3
    73fa:	db04      	blt.n	7406 <_svfprintf_r+0x10ea>
    73fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    73fe:	4619      	mov	r1, r3
    7400:	4291      	cmp	r1, r2
    7402:	f6bf af17 	bge.w	7234 <_svfprintf_r+0xf18>
    7406:	9b11      	ldr	r3, [sp, #68]	; 0x44
    7408:	3b02      	subs	r3, #2
    740a:	9311      	str	r3, [sp, #68]	; 0x44
    740c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
    7410:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
    7414:	9b12      	ldr	r3, [sp, #72]	; 0x48
    7416:	3b01      	subs	r3, #1
    7418:	2b00      	cmp	r3, #0
    741a:	931f      	str	r3, [sp, #124]	; 0x7c
    741c:	bfbd      	ittte	lt
    741e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
    7420:	f1c3 0301 	rsblt	r3, r3, #1
    7424:	222d      	movlt	r2, #45	; 0x2d
    7426:	222b      	movge	r2, #43	; 0x2b
    7428:	2b09      	cmp	r3, #9
    742a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
    742e:	f340 8116 	ble.w	765e <_svfprintf_r+0x1342>
    7432:	f10d 0493 	add.w	r4, sp, #147	; 0x93
    7436:	4620      	mov	r0, r4
    7438:	4dab      	ldr	r5, [pc, #684]	; (76e8 <_svfprintf_r+0x13cc>)
    743a:	e000      	b.n	743e <_svfprintf_r+0x1122>
    743c:	4610      	mov	r0, r2
    743e:	fb85 1203 	smull	r1, r2, r5, r3
    7442:	17d9      	asrs	r1, r3, #31
    7444:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
    7448:	eb01 0281 	add.w	r2, r1, r1, lsl #2
    744c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
    7450:	3230      	adds	r2, #48	; 0x30
    7452:	2909      	cmp	r1, #9
    7454:	f800 2c01 	strb.w	r2, [r0, #-1]
    7458:	460b      	mov	r3, r1
    745a:	f100 32ff 	add.w	r2, r0, #4294967295
    745e:	dced      	bgt.n	743c <_svfprintf_r+0x1120>
    7460:	3330      	adds	r3, #48	; 0x30
    7462:	3802      	subs	r0, #2
    7464:	b2d9      	uxtb	r1, r3
    7466:	4284      	cmp	r4, r0
    7468:	f802 1c01 	strb.w	r1, [r2, #-1]
    746c:	f240 8165 	bls.w	773a <_svfprintf_r+0x141e>
    7470:	f10d 0086 	add.w	r0, sp, #134	; 0x86
    7474:	4613      	mov	r3, r2
    7476:	e001      	b.n	747c <_svfprintf_r+0x1160>
    7478:	f813 1b01 	ldrb.w	r1, [r3], #1
    747c:	f800 1b01 	strb.w	r1, [r0], #1
    7480:	42a3      	cmp	r3, r4
    7482:	d1f9      	bne.n	7478 <_svfprintf_r+0x115c>
    7484:	3301      	adds	r3, #1
    7486:	1a9b      	subs	r3, r3, r2
    7488:	f10d 0286 	add.w	r2, sp, #134	; 0x86
    748c:	4413      	add	r3, r2
    748e:	aa21      	add	r2, sp, #132	; 0x84
    7490:	1a9b      	subs	r3, r3, r2
    7492:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    7494:	931b      	str	r3, [sp, #108]	; 0x6c
    7496:	2a01      	cmp	r2, #1
    7498:	4413      	add	r3, r2
    749a:	930e      	str	r3, [sp, #56]	; 0x38
    749c:	f340 8119 	ble.w	76d2 <_svfprintf_r+0x13b6>
    74a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    74a2:	9a19      	ldr	r2, [sp, #100]	; 0x64
    74a4:	4413      	add	r3, r2
    74a6:	930e      	str	r3, [sp, #56]	; 0x38
    74a8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    74ac:	9308      	str	r3, [sp, #32]
    74ae:	2300      	movs	r3, #0
    74b0:	9312      	str	r3, [sp, #72]	; 0x48
    74b2:	e6cf      	b.n	7254 <_svfprintf_r+0xf38>
    74b4:	aa25      	add	r2, sp, #148	; 0x94
    74b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
    74b8:	980c      	ldr	r0, [sp, #48]	; 0x30
    74ba:	f002 f943 	bl	9744 <__ssprint_r>
    74be:	2800      	cmp	r0, #0
    74c0:	f47e affe 	bne.w	64c0 <_svfprintf_r+0x1a4>
    74c4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    74c6:	46c8      	mov	r8, r9
    74c8:	e4d7      	b.n	6e7a <_svfprintf_r+0xb5e>
    74ca:	4623      	mov	r3, r4
    74cc:	e6a2      	b.n	7214 <_svfprintf_r+0xef8>
    74ce:	aa25      	add	r2, sp, #148	; 0x94
    74d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    74d2:	980c      	ldr	r0, [sp, #48]	; 0x30
    74d4:	f002 f936 	bl	9744 <__ssprint_r>
    74d8:	2800      	cmp	r0, #0
    74da:	f47e aff1 	bne.w	64c0 <_svfprintf_r+0x1a4>
    74de:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    74e0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    74e2:	46c8      	mov	r8, r9
    74e4:	e5ae      	b.n	7044 <_svfprintf_r+0xd28>
    74e6:	aa25      	add	r2, sp, #148	; 0x94
    74e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    74ea:	980c      	ldr	r0, [sp, #48]	; 0x30
    74ec:	f002 f92a 	bl	9744 <__ssprint_r>
    74f0:	2800      	cmp	r0, #0
    74f2:	f47e afe5 	bne.w	64c0 <_svfprintf_r+0x1a4>
    74f6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    74f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    74fa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
    74fc:	1a9a      	subs	r2, r3, r2
    74fe:	46c8      	mov	r8, r9
    7500:	e5b8      	b.n	7074 <_svfprintf_r+0xd58>
    7502:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7504:	9612      	str	r6, [sp, #72]	; 0x48
    7506:	2b06      	cmp	r3, #6
    7508:	bf28      	it	cs
    750a:	2306      	movcs	r3, #6
    750c:	960a      	str	r6, [sp, #40]	; 0x28
    750e:	4637      	mov	r7, r6
    7510:	9308      	str	r3, [sp, #32]
    7512:	950f      	str	r5, [sp, #60]	; 0x3c
    7514:	f8cd b01c 	str.w	fp, [sp, #28]
    7518:	930e      	str	r3, [sp, #56]	; 0x38
    751a:	4e74      	ldr	r6, [pc, #464]	; (76ec <_svfprintf_r+0x13d0>)
    751c:	f7ff b816 	b.w	654c <_svfprintf_r+0x230>
    7520:	a823      	add	r0, sp, #140	; 0x8c
    7522:	a920      	add	r1, sp, #128	; 0x80
    7524:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    7526:	9004      	str	r0, [sp, #16]
    7528:	9103      	str	r1, [sp, #12]
    752a:	a81f      	add	r0, sp, #124	; 0x7c
    752c:	2103      	movs	r1, #3
    752e:	9002      	str	r0, [sp, #8]
    7530:	9a08      	ldr	r2, [sp, #32]
    7532:	9501      	str	r5, [sp, #4]
    7534:	463b      	mov	r3, r7
    7536:	9100      	str	r1, [sp, #0]
    7538:	980c      	ldr	r0, [sp, #48]	; 0x30
    753a:	f000 f9c1 	bl	78c0 <_dtoa_r>
    753e:	4606      	mov	r6, r0
    7540:	1944      	adds	r4, r0, r5
    7542:	e72b      	b.n	739c <_svfprintf_r+0x1080>
    7544:	2306      	movs	r3, #6
    7546:	930a      	str	r3, [sp, #40]	; 0x28
    7548:	e61d      	b.n	7186 <_svfprintf_r+0xe6a>
    754a:	272d      	movs	r7, #45	; 0x2d
    754c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
    7550:	f7ff bacd 	b.w	6aee <_svfprintf_r+0x7d2>
    7554:	9a19      	ldr	r2, [sp, #100]	; 0x64
    7556:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    7558:	4413      	add	r3, r2
    755a:	9a12      	ldr	r2, [sp, #72]	; 0x48
    755c:	930e      	str	r3, [sp, #56]	; 0x38
    755e:	2a00      	cmp	r2, #0
    7560:	f340 80b0 	ble.w	76c4 <_svfprintf_r+0x13a8>
    7564:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    7568:	9308      	str	r3, [sp, #32]
    756a:	2367      	movs	r3, #103	; 0x67
    756c:	9311      	str	r3, [sp, #68]	; 0x44
    756e:	e671      	b.n	7254 <_svfprintf_r+0xf38>
    7570:	2b00      	cmp	r3, #0
    7572:	f340 80c3 	ble.w	76fc <_svfprintf_r+0x13e0>
    7576:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7578:	2a00      	cmp	r2, #0
    757a:	f040 8099 	bne.w	76b0 <_svfprintf_r+0x1394>
    757e:	f01b 0f01 	tst.w	fp, #1
    7582:	f040 8095 	bne.w	76b0 <_svfprintf_r+0x1394>
    7586:	9308      	str	r3, [sp, #32]
    7588:	930e      	str	r3, [sp, #56]	; 0x38
    758a:	e663      	b.n	7254 <_svfprintf_r+0xf38>
    758c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    758e:	9308      	str	r3, [sp, #32]
    7590:	930e      	str	r3, [sp, #56]	; 0x38
    7592:	900a      	str	r0, [sp, #40]	; 0x28
    7594:	950f      	str	r5, [sp, #60]	; 0x3c
    7596:	f8cd b01c 	str.w	fp, [sp, #28]
    759a:	9012      	str	r0, [sp, #72]	; 0x48
    759c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
    75a0:	f7fe bfd4 	b.w	654c <_svfprintf_r+0x230>
    75a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
    75a6:	2b47      	cmp	r3, #71	; 0x47
    75a8:	f47f ae20 	bne.w	71ec <_svfprintf_r+0xed0>
    75ac:	f01b 0f01 	tst.w	fp, #1
    75b0:	f47f aeee 	bne.w	7390 <_svfprintf_r+0x1074>
    75b4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    75b6:	1b9b      	subs	r3, r3, r6
    75b8:	9313      	str	r3, [sp, #76]	; 0x4c
    75ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    75bc:	2b47      	cmp	r3, #71	; 0x47
    75be:	f43f af18 	beq.w	73f2 <_svfprintf_r+0x10d6>
    75c2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    75c4:	9312      	str	r3, [sp, #72]	; 0x48
    75c6:	e721      	b.n	740c <_svfprintf_r+0x10f0>
    75c8:	424f      	negs	r7, r1
    75ca:	3110      	adds	r1, #16
    75cc:	4d48      	ldr	r5, [pc, #288]	; (76f0 <_svfprintf_r+0x13d4>)
    75ce:	da2f      	bge.n	7630 <_svfprintf_r+0x1314>
    75d0:	2410      	movs	r4, #16
    75d2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
    75d6:	e004      	b.n	75e2 <_svfprintf_r+0x12c6>
    75d8:	f108 0808 	add.w	r8, r8, #8
    75dc:	3f10      	subs	r7, #16
    75de:	2f10      	cmp	r7, #16
    75e0:	dd26      	ble.n	7630 <_svfprintf_r+0x1314>
    75e2:	3301      	adds	r3, #1
    75e4:	3210      	adds	r2, #16
    75e6:	2b07      	cmp	r3, #7
    75e8:	9227      	str	r2, [sp, #156]	; 0x9c
    75ea:	9326      	str	r3, [sp, #152]	; 0x98
    75ec:	f8c8 5000 	str.w	r5, [r8]
    75f0:	f8c8 4004 	str.w	r4, [r8, #4]
    75f4:	ddf0      	ble.n	75d8 <_svfprintf_r+0x12bc>
    75f6:	aa25      	add	r2, sp, #148	; 0x94
    75f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    75fa:	4658      	mov	r0, fp
    75fc:	f002 f8a2 	bl	9744 <__ssprint_r>
    7600:	2800      	cmp	r0, #0
    7602:	f47e af5d 	bne.w	64c0 <_svfprintf_r+0x1a4>
    7606:	9a27      	ldr	r2, [sp, #156]	; 0x9c
    7608:	9b26      	ldr	r3, [sp, #152]	; 0x98
    760a:	46c8      	mov	r8, r9
    760c:	e7e6      	b.n	75dc <_svfprintf_r+0x12c0>
    760e:	aa25      	add	r2, sp, #148	; 0x94
    7610:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7612:	980c      	ldr	r0, [sp, #48]	; 0x30
    7614:	f002 f896 	bl	9744 <__ssprint_r>
    7618:	2800      	cmp	r0, #0
    761a:	f47e af51 	bne.w	64c0 <_svfprintf_r+0x1a4>
    761e:	991f      	ldr	r1, [sp, #124]	; 0x7c
    7620:	9a27      	ldr	r2, [sp, #156]	; 0x9c
    7622:	9b26      	ldr	r3, [sp, #152]	; 0x98
    7624:	46c8      	mov	r8, r9
    7626:	e667      	b.n	72f8 <_svfprintf_r+0xfdc>
    7628:	2000      	movs	r0, #0
    762a:	900a      	str	r0, [sp, #40]	; 0x28
    762c:	f7fe bed0 	b.w	63d0 <_svfprintf_r+0xb4>
    7630:	3301      	adds	r3, #1
    7632:	443a      	add	r2, r7
    7634:	2b07      	cmp	r3, #7
    7636:	e888 00a0 	stmia.w	r8, {r5, r7}
    763a:	9227      	str	r2, [sp, #156]	; 0x9c
    763c:	9326      	str	r3, [sp, #152]	; 0x98
    763e:	f108 0808 	add.w	r8, r8, #8
    7642:	f77f ae5c 	ble.w	72fe <_svfprintf_r+0xfe2>
    7646:	aa25      	add	r2, sp, #148	; 0x94
    7648:	990b      	ldr	r1, [sp, #44]	; 0x2c
    764a:	980c      	ldr	r0, [sp, #48]	; 0x30
    764c:	f002 f87a 	bl	9744 <__ssprint_r>
    7650:	2800      	cmp	r0, #0
    7652:	f47e af35 	bne.w	64c0 <_svfprintf_r+0x1a4>
    7656:	9a27      	ldr	r2, [sp, #156]	; 0x9c
    7658:	9b26      	ldr	r3, [sp, #152]	; 0x98
    765a:	46c8      	mov	r8, r9
    765c:	e64f      	b.n	72fe <_svfprintf_r+0xfe2>
    765e:	3330      	adds	r3, #48	; 0x30
    7660:	2230      	movs	r2, #48	; 0x30
    7662:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
    7666:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
    766a:	ab22      	add	r3, sp, #136	; 0x88
    766c:	e70f      	b.n	748e <_svfprintf_r+0x1172>
    766e:	9b12      	ldr	r3, [sp, #72]	; 0x48
    7670:	9a19      	ldr	r2, [sp, #100]	; 0x64
    7672:	4413      	add	r3, r2
    7674:	930e      	str	r3, [sp, #56]	; 0x38
    7676:	e775      	b.n	7564 <_svfprintf_r+0x1248>
    7678:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    767a:	e5cb      	b.n	7214 <_svfprintf_r+0xef8>
    767c:	9b14      	ldr	r3, [sp, #80]	; 0x50
    767e:	4e1d      	ldr	r6, [pc, #116]	; (76f4 <_svfprintf_r+0x13d8>)
    7680:	2b00      	cmp	r3, #0
    7682:	bfb6      	itet	lt
    7684:	272d      	movlt	r7, #45	; 0x2d
    7686:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
    768a:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
    768e:	4b1a      	ldr	r3, [pc, #104]	; (76f8 <_svfprintf_r+0x13dc>)
    7690:	f7ff ba2f 	b.w	6af2 <_svfprintf_r+0x7d6>
    7694:	9a16      	ldr	r2, [sp, #88]	; 0x58
    7696:	9808      	ldr	r0, [sp, #32]
    7698:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    769a:	4639      	mov	r1, r7
    769c:	f002 fbe6 	bl	9e6c <__aeabi_dcmpeq>
    76a0:	2800      	cmp	r0, #0
    76a2:	f47f ae7f 	bne.w	73a4 <_svfprintf_r+0x1088>
    76a6:	f1c5 0501 	rsb	r5, r5, #1
    76aa:	951f      	str	r5, [sp, #124]	; 0x7c
    76ac:	442c      	add	r4, r5
    76ae:	e59e      	b.n	71ee <_svfprintf_r+0xed2>
    76b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
    76b2:	9a19      	ldr	r2, [sp, #100]	; 0x64
    76b4:	4413      	add	r3, r2
    76b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    76b8:	441a      	add	r2, r3
    76ba:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
    76be:	920e      	str	r2, [sp, #56]	; 0x38
    76c0:	9308      	str	r3, [sp, #32]
    76c2:	e5c7      	b.n	7254 <_svfprintf_r+0xf38>
    76c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
    76c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    76c8:	f1c3 0301 	rsb	r3, r3, #1
    76cc:	441a      	add	r2, r3
    76ce:	4613      	mov	r3, r2
    76d0:	e7d0      	b.n	7674 <_svfprintf_r+0x1358>
    76d2:	f01b 0301 	ands.w	r3, fp, #1
    76d6:	9312      	str	r3, [sp, #72]	; 0x48
    76d8:	f47f aee2 	bne.w	74a0 <_svfprintf_r+0x1184>
    76dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    76de:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    76e2:	9308      	str	r3, [sp, #32]
    76e4:	e5b6      	b.n	7254 <_svfprintf_r+0xf38>
    76e6:	bf00      	nop
    76e8:	66666667 	.word	0x66666667
    76ec:	0000a29c 	.word	0x0000a29c
    76f0:	0000a2b8 	.word	0x0000a2b8
    76f4:	0000a270 	.word	0x0000a270
    76f8:	0000a26c 	.word	0x0000a26c
    76fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    76fe:	b913      	cbnz	r3, 7706 <_svfprintf_r+0x13ea>
    7700:	f01b 0f01 	tst.w	fp, #1
    7704:	d002      	beq.n	770c <_svfprintf_r+0x13f0>
    7706:	9b19      	ldr	r3, [sp, #100]	; 0x64
    7708:	3301      	adds	r3, #1
    770a:	e7d4      	b.n	76b6 <_svfprintf_r+0x139a>
    770c:	2301      	movs	r3, #1
    770e:	e73a      	b.n	7586 <_svfprintf_r+0x126a>
    7710:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    7712:	f89a 3001 	ldrb.w	r3, [sl, #1]
    7716:	6828      	ldr	r0, [r5, #0]
    7718:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
    771c:	900a      	str	r0, [sp, #40]	; 0x28
    771e:	4628      	mov	r0, r5
    7720:	3004      	adds	r0, #4
    7722:	46a2      	mov	sl, r4
    7724:	900f      	str	r0, [sp, #60]	; 0x3c
    7726:	f7fe be51 	b.w	63cc <_svfprintf_r+0xb0>
    772a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
    772e:	f7ff b867 	b.w	6800 <_svfprintf_r+0x4e4>
    7732:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
    7736:	f7ff ba15 	b.w	6b64 <_svfprintf_r+0x848>
    773a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
    773e:	e6a6      	b.n	748e <_svfprintf_r+0x1172>
    7740:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
    7744:	f7ff b8eb 	b.w	691e <_svfprintf_r+0x602>
    7748:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    774a:	230c      	movs	r3, #12
    774c:	6013      	str	r3, [r2, #0]
    774e:	f04f 33ff 	mov.w	r3, #4294967295
    7752:	9309      	str	r3, [sp, #36]	; 0x24
    7754:	f7fe bebd 	b.w	64d2 <_svfprintf_r+0x1b6>
    7758:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
    775c:	f7ff b99a 	b.w	6a94 <_svfprintf_r+0x778>
    7760:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
    7764:	f7ff b976 	b.w	6a54 <_svfprintf_r+0x738>
    7768:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
    776c:	f7ff b959 	b.w	6a22 <_svfprintf_r+0x706>
    7770:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
    7774:	f7ff b912 	b.w	699c <_svfprintf_r+0x680>

00007778 <register_fini>:
    7778:	4b02      	ldr	r3, [pc, #8]	; (7784 <register_fini+0xc>)
    777a:	b113      	cbz	r3, 7782 <register_fini+0xa>
    777c:	4802      	ldr	r0, [pc, #8]	; (7788 <register_fini+0x10>)
    777e:	f000 b805 	b.w	778c <atexit>
    7782:	4770      	bx	lr
    7784:	00000000 	.word	0x00000000
    7788:	00008715 	.word	0x00008715

0000778c <atexit>:
    778c:	2300      	movs	r3, #0
    778e:	4601      	mov	r1, r0
    7790:	461a      	mov	r2, r3
    7792:	4618      	mov	r0, r3
    7794:	f002 b854 	b.w	9840 <__register_exitproc>

00007798 <quorem>:
    7798:	6902      	ldr	r2, [r0, #16]
    779a:	690b      	ldr	r3, [r1, #16]
    779c:	4293      	cmp	r3, r2
    779e:	f300 808d 	bgt.w	78bc <quorem+0x124>
    77a2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    77a6:	f103 38ff 	add.w	r8, r3, #4294967295
    77aa:	f101 0714 	add.w	r7, r1, #20
    77ae:	f100 0b14 	add.w	fp, r0, #20
    77b2:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
    77b6:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
    77ba:	ea4f 0488 	mov.w	r4, r8, lsl #2
    77be:	b083      	sub	sp, #12
    77c0:	3201      	adds	r2, #1
    77c2:	fbb3 f9f2 	udiv	r9, r3, r2
    77c6:	eb0b 0304 	add.w	r3, fp, r4
    77ca:	9400      	str	r4, [sp, #0]
    77cc:	eb07 0a04 	add.w	sl, r7, r4
    77d0:	9301      	str	r3, [sp, #4]
    77d2:	f1b9 0f00 	cmp.w	r9, #0
    77d6:	d039      	beq.n	784c <quorem+0xb4>
    77d8:	2500      	movs	r5, #0
    77da:	462e      	mov	r6, r5
    77dc:	46bc      	mov	ip, r7
    77de:	46de      	mov	lr, fp
    77e0:	f85c 4b04 	ldr.w	r4, [ip], #4
    77e4:	f8de 3000 	ldr.w	r3, [lr]
    77e8:	b2a2      	uxth	r2, r4
    77ea:	fb09 5502 	mla	r5, r9, r2, r5
    77ee:	0c22      	lsrs	r2, r4, #16
    77f0:	0c2c      	lsrs	r4, r5, #16
    77f2:	fb09 4202 	mla	r2, r9, r2, r4
    77f6:	b2ad      	uxth	r5, r5
    77f8:	1b75      	subs	r5, r6, r5
    77fa:	b296      	uxth	r6, r2
    77fc:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
    7800:	fa15 f383 	uxtah	r3, r5, r3
    7804:	eb06 4623 	add.w	r6, r6, r3, asr #16
    7808:	b29b      	uxth	r3, r3
    780a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
    780e:	45e2      	cmp	sl, ip
    7810:	ea4f 4512 	mov.w	r5, r2, lsr #16
    7814:	f84e 3b04 	str.w	r3, [lr], #4
    7818:	ea4f 4626 	mov.w	r6, r6, asr #16
    781c:	d2e0      	bcs.n	77e0 <quorem+0x48>
    781e:	9b00      	ldr	r3, [sp, #0]
    7820:	f85b 3003 	ldr.w	r3, [fp, r3]
    7824:	b993      	cbnz	r3, 784c <quorem+0xb4>
    7826:	9c01      	ldr	r4, [sp, #4]
    7828:	1f23      	subs	r3, r4, #4
    782a:	459b      	cmp	fp, r3
    782c:	d20c      	bcs.n	7848 <quorem+0xb0>
    782e:	f854 3c04 	ldr.w	r3, [r4, #-4]
    7832:	b94b      	cbnz	r3, 7848 <quorem+0xb0>
    7834:	f1a4 0308 	sub.w	r3, r4, #8
    7838:	e002      	b.n	7840 <quorem+0xa8>
    783a:	681a      	ldr	r2, [r3, #0]
    783c:	3b04      	subs	r3, #4
    783e:	b91a      	cbnz	r2, 7848 <quorem+0xb0>
    7840:	459b      	cmp	fp, r3
    7842:	f108 38ff 	add.w	r8, r8, #4294967295
    7846:	d3f8      	bcc.n	783a <quorem+0xa2>
    7848:	f8c0 8010 	str.w	r8, [r0, #16]
    784c:	4604      	mov	r4, r0
    784e:	f001 fe6b 	bl	9528 <__mcmp>
    7852:	2800      	cmp	r0, #0
    7854:	db2e      	blt.n	78b4 <quorem+0x11c>
    7856:	f109 0901 	add.w	r9, r9, #1
    785a:	465d      	mov	r5, fp
    785c:	2300      	movs	r3, #0
    785e:	f857 1b04 	ldr.w	r1, [r7], #4
    7862:	6828      	ldr	r0, [r5, #0]
    7864:	b28a      	uxth	r2, r1
    7866:	1a9a      	subs	r2, r3, r2
    7868:	0c0b      	lsrs	r3, r1, #16
    786a:	fa12 f280 	uxtah	r2, r2, r0
    786e:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
    7872:	eb03 4322 	add.w	r3, r3, r2, asr #16
    7876:	b292      	uxth	r2, r2
    7878:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
    787c:	45ba      	cmp	sl, r7
    787e:	f845 2b04 	str.w	r2, [r5], #4
    7882:	ea4f 4323 	mov.w	r3, r3, asr #16
    7886:	d2ea      	bcs.n	785e <quorem+0xc6>
    7888:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
    788c:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
    7890:	b982      	cbnz	r2, 78b4 <quorem+0x11c>
    7892:	1f1a      	subs	r2, r3, #4
    7894:	4593      	cmp	fp, r2
    7896:	d20b      	bcs.n	78b0 <quorem+0x118>
    7898:	f853 2c04 	ldr.w	r2, [r3, #-4]
    789c:	b942      	cbnz	r2, 78b0 <quorem+0x118>
    789e:	3b08      	subs	r3, #8
    78a0:	e002      	b.n	78a8 <quorem+0x110>
    78a2:	681a      	ldr	r2, [r3, #0]
    78a4:	3b04      	subs	r3, #4
    78a6:	b91a      	cbnz	r2, 78b0 <quorem+0x118>
    78a8:	459b      	cmp	fp, r3
    78aa:	f108 38ff 	add.w	r8, r8, #4294967295
    78ae:	d3f8      	bcc.n	78a2 <quorem+0x10a>
    78b0:	f8c4 8010 	str.w	r8, [r4, #16]
    78b4:	4648      	mov	r0, r9
    78b6:	b003      	add	sp, #12
    78b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    78bc:	2000      	movs	r0, #0
    78be:	4770      	bx	lr

000078c0 <_dtoa_r>:
    78c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    78c4:	6c01      	ldr	r1, [r0, #64]	; 0x40
    78c6:	b09b      	sub	sp, #108	; 0x6c
    78c8:	4604      	mov	r4, r0
    78ca:	9e27      	ldr	r6, [sp, #156]	; 0x9c
    78cc:	4692      	mov	sl, r2
    78ce:	469b      	mov	fp, r3
    78d0:	b141      	cbz	r1, 78e4 <_dtoa_r+0x24>
    78d2:	6c42      	ldr	r2, [r0, #68]	; 0x44
    78d4:	604a      	str	r2, [r1, #4]
    78d6:	2301      	movs	r3, #1
    78d8:	4093      	lsls	r3, r2
    78da:	608b      	str	r3, [r1, #8]
    78dc:	f001 fc4c 	bl	9178 <_Bfree>
    78e0:	2300      	movs	r3, #0
    78e2:	6423      	str	r3, [r4, #64]	; 0x40
    78e4:	f1bb 0f00 	cmp.w	fp, #0
    78e8:	465d      	mov	r5, fp
    78ea:	db35      	blt.n	7958 <_dtoa_r+0x98>
    78ec:	2300      	movs	r3, #0
    78ee:	6033      	str	r3, [r6, #0]
    78f0:	4b9d      	ldr	r3, [pc, #628]	; (7b68 <_dtoa_r+0x2a8>)
    78f2:	43ab      	bics	r3, r5
    78f4:	d015      	beq.n	7922 <_dtoa_r+0x62>
    78f6:	4650      	mov	r0, sl
    78f8:	4659      	mov	r1, fp
    78fa:	2200      	movs	r2, #0
    78fc:	2300      	movs	r3, #0
    78fe:	f002 fab5 	bl	9e6c <__aeabi_dcmpeq>
    7902:	4680      	mov	r8, r0
    7904:	2800      	cmp	r0, #0
    7906:	d02d      	beq.n	7964 <_dtoa_r+0xa4>
    7908:	9a26      	ldr	r2, [sp, #152]	; 0x98
    790a:	2301      	movs	r3, #1
    790c:	6013      	str	r3, [r2, #0]
    790e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
    7910:	2b00      	cmp	r3, #0
    7912:	f000 80bd 	beq.w	7a90 <_dtoa_r+0x1d0>
    7916:	4895      	ldr	r0, [pc, #596]	; (7b6c <_dtoa_r+0x2ac>)
    7918:	6018      	str	r0, [r3, #0]
    791a:	3801      	subs	r0, #1
    791c:	b01b      	add	sp, #108	; 0x6c
    791e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7922:	9a26      	ldr	r2, [sp, #152]	; 0x98
    7924:	f242 730f 	movw	r3, #9999	; 0x270f
    7928:	6013      	str	r3, [r2, #0]
    792a:	f1ba 0f00 	cmp.w	sl, #0
    792e:	d10d      	bne.n	794c <_dtoa_r+0x8c>
    7930:	f3c5 0513 	ubfx	r5, r5, #0, #20
    7934:	b955      	cbnz	r5, 794c <_dtoa_r+0x8c>
    7936:	9b28      	ldr	r3, [sp, #160]	; 0xa0
    7938:	488d      	ldr	r0, [pc, #564]	; (7b70 <_dtoa_r+0x2b0>)
    793a:	2b00      	cmp	r3, #0
    793c:	d0ee      	beq.n	791c <_dtoa_r+0x5c>
    793e:	f100 0308 	add.w	r3, r0, #8
    7942:	9a28      	ldr	r2, [sp, #160]	; 0xa0
    7944:	6013      	str	r3, [r2, #0]
    7946:	b01b      	add	sp, #108	; 0x6c
    7948:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    794c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
    794e:	4889      	ldr	r0, [pc, #548]	; (7b74 <_dtoa_r+0x2b4>)
    7950:	2b00      	cmp	r3, #0
    7952:	d0e3      	beq.n	791c <_dtoa_r+0x5c>
    7954:	1cc3      	adds	r3, r0, #3
    7956:	e7f4      	b.n	7942 <_dtoa_r+0x82>
    7958:	2301      	movs	r3, #1
    795a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
    795e:	6033      	str	r3, [r6, #0]
    7960:	46ab      	mov	fp, r5
    7962:	e7c5      	b.n	78f0 <_dtoa_r+0x30>
    7964:	aa18      	add	r2, sp, #96	; 0x60
    7966:	ab19      	add	r3, sp, #100	; 0x64
    7968:	9201      	str	r2, [sp, #4]
    796a:	9300      	str	r3, [sp, #0]
    796c:	4652      	mov	r2, sl
    796e:	465b      	mov	r3, fp
    7970:	4620      	mov	r0, r4
    7972:	f001 fe79 	bl	9668 <__d2b>
    7976:	0d2b      	lsrs	r3, r5, #20
    7978:	4681      	mov	r9, r0
    797a:	d071      	beq.n	7a60 <_dtoa_r+0x1a0>
    797c:	f3cb 0213 	ubfx	r2, fp, #0, #20
    7980:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
    7984:	9f18      	ldr	r7, [sp, #96]	; 0x60
    7986:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
    798a:	4650      	mov	r0, sl
    798c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
    7990:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
    7994:	2200      	movs	r2, #0
    7996:	4b78      	ldr	r3, [pc, #480]	; (7b78 <_dtoa_r+0x2b8>)
    7998:	f7fd fe64 	bl	5664 <__aeabi_dsub>
    799c:	a36c      	add	r3, pc, #432	; (adr r3, 7b50 <_dtoa_r+0x290>)
    799e:	e9d3 2300 	ldrd	r2, r3, [r3]
    79a2:	f7fe f813 	bl	59cc <__aeabi_dmul>
    79a6:	a36c      	add	r3, pc, #432	; (adr r3, 7b58 <_dtoa_r+0x298>)
    79a8:	e9d3 2300 	ldrd	r2, r3, [r3]
    79ac:	f7fd fe5c 	bl	5668 <__adddf3>
    79b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
    79b4:	4630      	mov	r0, r6
    79b6:	f7fd ffa3 	bl	5900 <__aeabi_i2d>
    79ba:	a369      	add	r3, pc, #420	; (adr r3, 7b60 <_dtoa_r+0x2a0>)
    79bc:	e9d3 2300 	ldrd	r2, r3, [r3]
    79c0:	f7fe f804 	bl	59cc <__aeabi_dmul>
    79c4:	4602      	mov	r2, r0
    79c6:	460b      	mov	r3, r1
    79c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    79cc:	f7fd fe4c 	bl	5668 <__adddf3>
    79d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
    79d4:	f002 fa92 	bl	9efc <__aeabi_d2iz>
    79d8:	2200      	movs	r2, #0
    79da:	9002      	str	r0, [sp, #8]
    79dc:	2300      	movs	r3, #0
    79de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    79e2:	f002 fa4d 	bl	9e80 <__aeabi_dcmplt>
    79e6:	2800      	cmp	r0, #0
    79e8:	f040 8173 	bne.w	7cd2 <_dtoa_r+0x412>
    79ec:	9d02      	ldr	r5, [sp, #8]
    79ee:	2d16      	cmp	r5, #22
    79f0:	f200 815d 	bhi.w	7cae <_dtoa_r+0x3ee>
    79f4:	4b61      	ldr	r3, [pc, #388]	; (7b7c <_dtoa_r+0x2bc>)
    79f6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
    79fa:	e9d3 0100 	ldrd	r0, r1, [r3]
    79fe:	4652      	mov	r2, sl
    7a00:	465b      	mov	r3, fp
    7a02:	f002 fa5b 	bl	9ebc <__aeabi_dcmpgt>
    7a06:	2800      	cmp	r0, #0
    7a08:	f000 81c5 	beq.w	7d96 <_dtoa_r+0x4d6>
    7a0c:	1e6b      	subs	r3, r5, #1
    7a0e:	9302      	str	r3, [sp, #8]
    7a10:	2300      	movs	r3, #0
    7a12:	930e      	str	r3, [sp, #56]	; 0x38
    7a14:	1bbf      	subs	r7, r7, r6
    7a16:	1e7b      	subs	r3, r7, #1
    7a18:	9306      	str	r3, [sp, #24]
    7a1a:	f100 8154 	bmi.w	7cc6 <_dtoa_r+0x406>
    7a1e:	2300      	movs	r3, #0
    7a20:	9308      	str	r3, [sp, #32]
    7a22:	9b02      	ldr	r3, [sp, #8]
    7a24:	2b00      	cmp	r3, #0
    7a26:	f2c0 8145 	blt.w	7cb4 <_dtoa_r+0x3f4>
    7a2a:	9a06      	ldr	r2, [sp, #24]
    7a2c:	930d      	str	r3, [sp, #52]	; 0x34
    7a2e:	4611      	mov	r1, r2
    7a30:	4419      	add	r1, r3
    7a32:	2300      	movs	r3, #0
    7a34:	9106      	str	r1, [sp, #24]
    7a36:	930c      	str	r3, [sp, #48]	; 0x30
    7a38:	9b24      	ldr	r3, [sp, #144]	; 0x90
    7a3a:	2b09      	cmp	r3, #9
    7a3c:	d82a      	bhi.n	7a94 <_dtoa_r+0x1d4>
    7a3e:	2b05      	cmp	r3, #5
    7a40:	f340 865b 	ble.w	86fa <_dtoa_r+0xe3a>
    7a44:	3b04      	subs	r3, #4
    7a46:	9324      	str	r3, [sp, #144]	; 0x90
    7a48:	2500      	movs	r5, #0
    7a4a:	9b24      	ldr	r3, [sp, #144]	; 0x90
    7a4c:	3b02      	subs	r3, #2
    7a4e:	2b03      	cmp	r3, #3
    7a50:	f200 8642 	bhi.w	86d8 <_dtoa_r+0xe18>
    7a54:	e8df f013 	tbh	[pc, r3, lsl #1]
    7a58:	02c903d4 	.word	0x02c903d4
    7a5c:	046103df 	.word	0x046103df
    7a60:	9f18      	ldr	r7, [sp, #96]	; 0x60
    7a62:	9e19      	ldr	r6, [sp, #100]	; 0x64
    7a64:	443e      	add	r6, r7
    7a66:	f206 4332 	addw	r3, r6, #1074	; 0x432
    7a6a:	2b20      	cmp	r3, #32
    7a6c:	f340 818e 	ble.w	7d8c <_dtoa_r+0x4cc>
    7a70:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
    7a74:	f206 4012 	addw	r0, r6, #1042	; 0x412
    7a78:	409d      	lsls	r5, r3
    7a7a:	fa2a f000 	lsr.w	r0, sl, r0
    7a7e:	4328      	orrs	r0, r5
    7a80:	f7fd ff2e 	bl	58e0 <__aeabi_ui2d>
    7a84:	2301      	movs	r3, #1
    7a86:	3e01      	subs	r6, #1
    7a88:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    7a8c:	9314      	str	r3, [sp, #80]	; 0x50
    7a8e:	e781      	b.n	7994 <_dtoa_r+0xd4>
    7a90:	483b      	ldr	r0, [pc, #236]	; (7b80 <_dtoa_r+0x2c0>)
    7a92:	e743      	b.n	791c <_dtoa_r+0x5c>
    7a94:	2100      	movs	r1, #0
    7a96:	6461      	str	r1, [r4, #68]	; 0x44
    7a98:	4620      	mov	r0, r4
    7a9a:	9125      	str	r1, [sp, #148]	; 0x94
    7a9c:	f001 fb46 	bl	912c <_Balloc>
    7aa0:	f04f 33ff 	mov.w	r3, #4294967295
    7aa4:	930a      	str	r3, [sp, #40]	; 0x28
    7aa6:	9a25      	ldr	r2, [sp, #148]	; 0x94
    7aa8:	930f      	str	r3, [sp, #60]	; 0x3c
    7aaa:	2301      	movs	r3, #1
    7aac:	9004      	str	r0, [sp, #16]
    7aae:	6420      	str	r0, [r4, #64]	; 0x40
    7ab0:	9224      	str	r2, [sp, #144]	; 0x90
    7ab2:	930b      	str	r3, [sp, #44]	; 0x2c
    7ab4:	9b19      	ldr	r3, [sp, #100]	; 0x64
    7ab6:	2b00      	cmp	r3, #0
    7ab8:	f2c0 80d9 	blt.w	7c6e <_dtoa_r+0x3ae>
    7abc:	9a02      	ldr	r2, [sp, #8]
    7abe:	2a0e      	cmp	r2, #14
    7ac0:	f300 80d5 	bgt.w	7c6e <_dtoa_r+0x3ae>
    7ac4:	4b2d      	ldr	r3, [pc, #180]	; (7b7c <_dtoa_r+0x2bc>)
    7ac6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    7aca:	e9d3 2300 	ldrd	r2, r3, [r3]
    7ace:	e9cd 2308 	strd	r2, r3, [sp, #32]
    7ad2:	9b25      	ldr	r3, [sp, #148]	; 0x94
    7ad4:	2b00      	cmp	r3, #0
    7ad6:	f2c0 83ba 	blt.w	824e <_dtoa_r+0x98e>
    7ada:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
    7ade:	4650      	mov	r0, sl
    7ae0:	462a      	mov	r2, r5
    7ae2:	4633      	mov	r3, r6
    7ae4:	4659      	mov	r1, fp
    7ae6:	f7fe f89b 	bl	5c20 <__aeabi_ddiv>
    7aea:	f002 fa07 	bl	9efc <__aeabi_d2iz>
    7aee:	4680      	mov	r8, r0
    7af0:	f7fd ff06 	bl	5900 <__aeabi_i2d>
    7af4:	462a      	mov	r2, r5
    7af6:	4633      	mov	r3, r6
    7af8:	f7fd ff68 	bl	59cc <__aeabi_dmul>
    7afc:	460b      	mov	r3, r1
    7afe:	4602      	mov	r2, r0
    7b00:	4659      	mov	r1, fp
    7b02:	4650      	mov	r0, sl
    7b04:	f7fd fdae 	bl	5664 <__aeabi_dsub>
    7b08:	9d04      	ldr	r5, [sp, #16]
    7b0a:	f108 0330 	add.w	r3, r8, #48	; 0x30
    7b0e:	702b      	strb	r3, [r5, #0]
    7b10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7b12:	2b01      	cmp	r3, #1
    7b14:	4606      	mov	r6, r0
    7b16:	460f      	mov	r7, r1
    7b18:	f105 0501 	add.w	r5, r5, #1
    7b1c:	d068      	beq.n	7bf0 <_dtoa_r+0x330>
    7b1e:	2200      	movs	r2, #0
    7b20:	4b18      	ldr	r3, [pc, #96]	; (7b84 <_dtoa_r+0x2c4>)
    7b22:	f7fd ff53 	bl	59cc <__aeabi_dmul>
    7b26:	2200      	movs	r2, #0
    7b28:	2300      	movs	r3, #0
    7b2a:	4606      	mov	r6, r0
    7b2c:	460f      	mov	r7, r1
    7b2e:	f002 f99d 	bl	9e6c <__aeabi_dcmpeq>
    7b32:	2800      	cmp	r0, #0
    7b34:	f040 8088 	bne.w	7c48 <_dtoa_r+0x388>
    7b38:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
    7b3c:	f04f 0a00 	mov.w	sl, #0
    7b40:	f8df b040 	ldr.w	fp, [pc, #64]	; 7b84 <_dtoa_r+0x2c4>
    7b44:	940c      	str	r4, [sp, #48]	; 0x30
    7b46:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
    7b4a:	e028      	b.n	7b9e <_dtoa_r+0x2de>
    7b4c:	f3af 8000 	nop.w
    7b50:	636f4361 	.word	0x636f4361
    7b54:	3fd287a7 	.word	0x3fd287a7
    7b58:	8b60c8b3 	.word	0x8b60c8b3
    7b5c:	3fc68a28 	.word	0x3fc68a28
    7b60:	509f79fb 	.word	0x509f79fb
    7b64:	3fd34413 	.word	0x3fd34413
    7b68:	7ff00000 	.word	0x7ff00000
    7b6c:	0000a2a5 	.word	0x0000a2a5
    7b70:	0000a2c8 	.word	0x0000a2c8
    7b74:	0000a2d4 	.word	0x0000a2d4
    7b78:	3ff80000 	.word	0x3ff80000
    7b7c:	0000a300 	.word	0x0000a300
    7b80:	0000a2a4 	.word	0x0000a2a4
    7b84:	40240000 	.word	0x40240000
    7b88:	f7fd ff20 	bl	59cc <__aeabi_dmul>
    7b8c:	2200      	movs	r2, #0
    7b8e:	2300      	movs	r3, #0
    7b90:	4606      	mov	r6, r0
    7b92:	460f      	mov	r7, r1
    7b94:	f002 f96a 	bl	9e6c <__aeabi_dcmpeq>
    7b98:	2800      	cmp	r0, #0
    7b9a:	f040 83c1 	bne.w	8320 <_dtoa_r+0xa60>
    7b9e:	4642      	mov	r2, r8
    7ba0:	464b      	mov	r3, r9
    7ba2:	4630      	mov	r0, r6
    7ba4:	4639      	mov	r1, r7
    7ba6:	f7fe f83b 	bl	5c20 <__aeabi_ddiv>
    7baa:	f002 f9a7 	bl	9efc <__aeabi_d2iz>
    7bae:	4604      	mov	r4, r0
    7bb0:	f7fd fea6 	bl	5900 <__aeabi_i2d>
    7bb4:	4642      	mov	r2, r8
    7bb6:	464b      	mov	r3, r9
    7bb8:	f7fd ff08 	bl	59cc <__aeabi_dmul>
    7bbc:	4602      	mov	r2, r0
    7bbe:	460b      	mov	r3, r1
    7bc0:	4630      	mov	r0, r6
    7bc2:	4639      	mov	r1, r7
    7bc4:	f7fd fd4e 	bl	5664 <__aeabi_dsub>
    7bc8:	f104 0e30 	add.w	lr, r4, #48	; 0x30
    7bcc:	9e04      	ldr	r6, [sp, #16]
    7bce:	f805 eb01 	strb.w	lr, [r5], #1
    7bd2:	eba5 0e06 	sub.w	lr, r5, r6
    7bd6:	9e0a      	ldr	r6, [sp, #40]	; 0x28
    7bd8:	45b6      	cmp	lr, r6
    7bda:	e9cd 0106 	strd	r0, r1, [sp, #24]
    7bde:	4652      	mov	r2, sl
    7be0:	465b      	mov	r3, fp
    7be2:	d1d1      	bne.n	7b88 <_dtoa_r+0x2c8>
    7be4:	46a0      	mov	r8, r4
    7be6:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
    7bea:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    7bec:	4606      	mov	r6, r0
    7bee:	460f      	mov	r7, r1
    7bf0:	4632      	mov	r2, r6
    7bf2:	463b      	mov	r3, r7
    7bf4:	4630      	mov	r0, r6
    7bf6:	4639      	mov	r1, r7
    7bf8:	f7fd fd36 	bl	5668 <__adddf3>
    7bfc:	4606      	mov	r6, r0
    7bfe:	460f      	mov	r7, r1
    7c00:	4602      	mov	r2, r0
    7c02:	460b      	mov	r3, r1
    7c04:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    7c08:	f002 f93a 	bl	9e80 <__aeabi_dcmplt>
    7c0c:	b948      	cbnz	r0, 7c22 <_dtoa_r+0x362>
    7c0e:	4632      	mov	r2, r6
    7c10:	463b      	mov	r3, r7
    7c12:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    7c16:	f002 f929 	bl	9e6c <__aeabi_dcmpeq>
    7c1a:	b1a8      	cbz	r0, 7c48 <_dtoa_r+0x388>
    7c1c:	f018 0f01 	tst.w	r8, #1
    7c20:	d012      	beq.n	7c48 <_dtoa_r+0x388>
    7c22:	f815 8c01 	ldrb.w	r8, [r5, #-1]
    7c26:	9a04      	ldr	r2, [sp, #16]
    7c28:	1e6b      	subs	r3, r5, #1
    7c2a:	e004      	b.n	7c36 <_dtoa_r+0x376>
    7c2c:	429a      	cmp	r2, r3
    7c2e:	f000 8401 	beq.w	8434 <_dtoa_r+0xb74>
    7c32:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
    7c36:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
    7c3a:	f103 0501 	add.w	r5, r3, #1
    7c3e:	d0f5      	beq.n	7c2c <_dtoa_r+0x36c>
    7c40:	f108 0801 	add.w	r8, r8, #1
    7c44:	f883 8000 	strb.w	r8, [r3]
    7c48:	4649      	mov	r1, r9
    7c4a:	4620      	mov	r0, r4
    7c4c:	f001 fa94 	bl	9178 <_Bfree>
    7c50:	2200      	movs	r2, #0
    7c52:	9b02      	ldr	r3, [sp, #8]
    7c54:	702a      	strb	r2, [r5, #0]
    7c56:	9a26      	ldr	r2, [sp, #152]	; 0x98
    7c58:	3301      	adds	r3, #1
    7c5a:	6013      	str	r3, [r2, #0]
    7c5c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
    7c5e:	2b00      	cmp	r3, #0
    7c60:	f000 839e 	beq.w	83a0 <_dtoa_r+0xae0>
    7c64:	9804      	ldr	r0, [sp, #16]
    7c66:	601d      	str	r5, [r3, #0]
    7c68:	b01b      	add	sp, #108	; 0x6c
    7c6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7c6e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    7c70:	2a00      	cmp	r2, #0
    7c72:	d03e      	beq.n	7cf2 <_dtoa_r+0x432>
    7c74:	9a24      	ldr	r2, [sp, #144]	; 0x90
    7c76:	2a01      	cmp	r2, #1
    7c78:	f340 8311 	ble.w	829e <_dtoa_r+0x9de>
    7c7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7c7e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    7c80:	1e5f      	subs	r7, r3, #1
    7c82:	42ba      	cmp	r2, r7
    7c84:	f2c0 838f 	blt.w	83a6 <_dtoa_r+0xae6>
    7c88:	1bd7      	subs	r7, r2, r7
    7c8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7c8c:	2b00      	cmp	r3, #0
    7c8e:	f2c0 848b 	blt.w	85a8 <_dtoa_r+0xce8>
    7c92:	9d08      	ldr	r5, [sp, #32]
    7c94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7c96:	9a08      	ldr	r2, [sp, #32]
    7c98:	441a      	add	r2, r3
    7c9a:	9208      	str	r2, [sp, #32]
    7c9c:	9a06      	ldr	r2, [sp, #24]
    7c9e:	2101      	movs	r1, #1
    7ca0:	441a      	add	r2, r3
    7ca2:	4620      	mov	r0, r4
    7ca4:	9206      	str	r2, [sp, #24]
    7ca6:	f001 fb01 	bl	92ac <__i2b>
    7caa:	4606      	mov	r6, r0
    7cac:	e024      	b.n	7cf8 <_dtoa_r+0x438>
    7cae:	2301      	movs	r3, #1
    7cb0:	930e      	str	r3, [sp, #56]	; 0x38
    7cb2:	e6af      	b.n	7a14 <_dtoa_r+0x154>
    7cb4:	9a08      	ldr	r2, [sp, #32]
    7cb6:	9b02      	ldr	r3, [sp, #8]
    7cb8:	1ad2      	subs	r2, r2, r3
    7cba:	425b      	negs	r3, r3
    7cbc:	930c      	str	r3, [sp, #48]	; 0x30
    7cbe:	2300      	movs	r3, #0
    7cc0:	9208      	str	r2, [sp, #32]
    7cc2:	930d      	str	r3, [sp, #52]	; 0x34
    7cc4:	e6b8      	b.n	7a38 <_dtoa_r+0x178>
    7cc6:	f1c7 0301 	rsb	r3, r7, #1
    7cca:	9308      	str	r3, [sp, #32]
    7ccc:	2300      	movs	r3, #0
    7cce:	9306      	str	r3, [sp, #24]
    7cd0:	e6a7      	b.n	7a22 <_dtoa_r+0x162>
    7cd2:	9d02      	ldr	r5, [sp, #8]
    7cd4:	4628      	mov	r0, r5
    7cd6:	f7fd fe13 	bl	5900 <__aeabi_i2d>
    7cda:	4602      	mov	r2, r0
    7cdc:	460b      	mov	r3, r1
    7cde:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    7ce2:	f002 f8c3 	bl	9e6c <__aeabi_dcmpeq>
    7ce6:	2800      	cmp	r0, #0
    7ce8:	f47f ae80 	bne.w	79ec <_dtoa_r+0x12c>
    7cec:	1e6b      	subs	r3, r5, #1
    7cee:	9302      	str	r3, [sp, #8]
    7cf0:	e67c      	b.n	79ec <_dtoa_r+0x12c>
    7cf2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    7cf4:	9d08      	ldr	r5, [sp, #32]
    7cf6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    7cf8:	2d00      	cmp	r5, #0
    7cfa:	dd0c      	ble.n	7d16 <_dtoa_r+0x456>
    7cfc:	9906      	ldr	r1, [sp, #24]
    7cfe:	2900      	cmp	r1, #0
    7d00:	460b      	mov	r3, r1
    7d02:	dd08      	ble.n	7d16 <_dtoa_r+0x456>
    7d04:	42a9      	cmp	r1, r5
    7d06:	9a08      	ldr	r2, [sp, #32]
    7d08:	bfa8      	it	ge
    7d0a:	462b      	movge	r3, r5
    7d0c:	1ad2      	subs	r2, r2, r3
    7d0e:	1aed      	subs	r5, r5, r3
    7d10:	1acb      	subs	r3, r1, r3
    7d12:	9208      	str	r2, [sp, #32]
    7d14:	9306      	str	r3, [sp, #24]
    7d16:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    7d18:	b1d3      	cbz	r3, 7d50 <_dtoa_r+0x490>
    7d1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    7d1c:	2b00      	cmp	r3, #0
    7d1e:	f000 82b7 	beq.w	8290 <_dtoa_r+0x9d0>
    7d22:	2f00      	cmp	r7, #0
    7d24:	dd10      	ble.n	7d48 <_dtoa_r+0x488>
    7d26:	4631      	mov	r1, r6
    7d28:	463a      	mov	r2, r7
    7d2a:	4620      	mov	r0, r4
    7d2c:	f001 fb5a 	bl	93e4 <__pow5mult>
    7d30:	464a      	mov	r2, r9
    7d32:	4601      	mov	r1, r0
    7d34:	4606      	mov	r6, r0
    7d36:	4620      	mov	r0, r4
    7d38:	f001 fac2 	bl	92c0 <__multiply>
    7d3c:	4649      	mov	r1, r9
    7d3e:	4680      	mov	r8, r0
    7d40:	4620      	mov	r0, r4
    7d42:	f001 fa19 	bl	9178 <_Bfree>
    7d46:	46c1      	mov	r9, r8
    7d48:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    7d4a:	1bda      	subs	r2, r3, r7
    7d4c:	f040 82a1 	bne.w	8292 <_dtoa_r+0x9d2>
    7d50:	2101      	movs	r1, #1
    7d52:	4620      	mov	r0, r4
    7d54:	f001 faaa 	bl	92ac <__i2b>
    7d58:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    7d5a:	2b00      	cmp	r3, #0
    7d5c:	4680      	mov	r8, r0
    7d5e:	dd1c      	ble.n	7d9a <_dtoa_r+0x4da>
    7d60:	4601      	mov	r1, r0
    7d62:	461a      	mov	r2, r3
    7d64:	4620      	mov	r0, r4
    7d66:	f001 fb3d 	bl	93e4 <__pow5mult>
    7d6a:	9b24      	ldr	r3, [sp, #144]	; 0x90
    7d6c:	2b01      	cmp	r3, #1
    7d6e:	4680      	mov	r8, r0
    7d70:	f340 8254 	ble.w	821c <_dtoa_r+0x95c>
    7d74:	2300      	movs	r3, #0
    7d76:	930c      	str	r3, [sp, #48]	; 0x30
    7d78:	f8d8 3010 	ldr.w	r3, [r8, #16]
    7d7c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
    7d80:	6918      	ldr	r0, [r3, #16]
    7d82:	f001 fa43 	bl	920c <__hi0bits>
    7d86:	f1c0 0020 	rsb	r0, r0, #32
    7d8a:	e010      	b.n	7dae <_dtoa_r+0x4ee>
    7d8c:	f1c3 0520 	rsb	r5, r3, #32
    7d90:	fa0a f005 	lsl.w	r0, sl, r5
    7d94:	e674      	b.n	7a80 <_dtoa_r+0x1c0>
    7d96:	900e      	str	r0, [sp, #56]	; 0x38
    7d98:	e63c      	b.n	7a14 <_dtoa_r+0x154>
    7d9a:	9b24      	ldr	r3, [sp, #144]	; 0x90
    7d9c:	2b01      	cmp	r3, #1
    7d9e:	f340 8287 	ble.w	82b0 <_dtoa_r+0x9f0>
    7da2:	2300      	movs	r3, #0
    7da4:	930c      	str	r3, [sp, #48]	; 0x30
    7da6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    7da8:	2001      	movs	r0, #1
    7daa:	2b00      	cmp	r3, #0
    7dac:	d1e4      	bne.n	7d78 <_dtoa_r+0x4b8>
    7dae:	9a06      	ldr	r2, [sp, #24]
    7db0:	4410      	add	r0, r2
    7db2:	f010 001f 	ands.w	r0, r0, #31
    7db6:	f000 80a1 	beq.w	7efc <_dtoa_r+0x63c>
    7dba:	f1c0 0320 	rsb	r3, r0, #32
    7dbe:	2b04      	cmp	r3, #4
    7dc0:	f340 849e 	ble.w	8700 <_dtoa_r+0xe40>
    7dc4:	9b08      	ldr	r3, [sp, #32]
    7dc6:	f1c0 001c 	rsb	r0, r0, #28
    7dca:	4403      	add	r3, r0
    7dcc:	9308      	str	r3, [sp, #32]
    7dce:	4613      	mov	r3, r2
    7dd0:	4403      	add	r3, r0
    7dd2:	4405      	add	r5, r0
    7dd4:	9306      	str	r3, [sp, #24]
    7dd6:	9b08      	ldr	r3, [sp, #32]
    7dd8:	2b00      	cmp	r3, #0
    7dda:	dd05      	ble.n	7de8 <_dtoa_r+0x528>
    7ddc:	4649      	mov	r1, r9
    7dde:	461a      	mov	r2, r3
    7de0:	4620      	mov	r0, r4
    7de2:	f001 fb4f 	bl	9484 <__lshift>
    7de6:	4681      	mov	r9, r0
    7de8:	9b06      	ldr	r3, [sp, #24]
    7dea:	2b00      	cmp	r3, #0
    7dec:	dd05      	ble.n	7dfa <_dtoa_r+0x53a>
    7dee:	4641      	mov	r1, r8
    7df0:	461a      	mov	r2, r3
    7df2:	4620      	mov	r0, r4
    7df4:	f001 fb46 	bl	9484 <__lshift>
    7df8:	4680      	mov	r8, r0
    7dfa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    7dfc:	2b00      	cmp	r3, #0
    7dfe:	f040 8086 	bne.w	7f0e <_dtoa_r+0x64e>
    7e02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7e04:	2b00      	cmp	r3, #0
    7e06:	f340 8266 	ble.w	82d6 <_dtoa_r+0xa16>
    7e0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    7e0c:	2b00      	cmp	r3, #0
    7e0e:	f000 8098 	beq.w	7f42 <_dtoa_r+0x682>
    7e12:	2d00      	cmp	r5, #0
    7e14:	dd05      	ble.n	7e22 <_dtoa_r+0x562>
    7e16:	4631      	mov	r1, r6
    7e18:	462a      	mov	r2, r5
    7e1a:	4620      	mov	r0, r4
    7e1c:	f001 fb32 	bl	9484 <__lshift>
    7e20:	4606      	mov	r6, r0
    7e22:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    7e24:	2b00      	cmp	r3, #0
    7e26:	f040 8337 	bne.w	8498 <_dtoa_r+0xbd8>
    7e2a:	9606      	str	r6, [sp, #24]
    7e2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7e2e:	9a04      	ldr	r2, [sp, #16]
    7e30:	f8dd b018 	ldr.w	fp, [sp, #24]
    7e34:	3b01      	subs	r3, #1
    7e36:	18d3      	adds	r3, r2, r3
    7e38:	930b      	str	r3, [sp, #44]	; 0x2c
    7e3a:	f00a 0301 	and.w	r3, sl, #1
    7e3e:	930c      	str	r3, [sp, #48]	; 0x30
    7e40:	4617      	mov	r7, r2
    7e42:	46c2      	mov	sl, r8
    7e44:	4651      	mov	r1, sl
    7e46:	4648      	mov	r0, r9
    7e48:	f7ff fca6 	bl	7798 <quorem>
    7e4c:	4631      	mov	r1, r6
    7e4e:	4605      	mov	r5, r0
    7e50:	4648      	mov	r0, r9
    7e52:	f001 fb69 	bl	9528 <__mcmp>
    7e56:	465a      	mov	r2, fp
    7e58:	900a      	str	r0, [sp, #40]	; 0x28
    7e5a:	4651      	mov	r1, sl
    7e5c:	4620      	mov	r0, r4
    7e5e:	f001 fb7f 	bl	9560 <__mdiff>
    7e62:	68c2      	ldr	r2, [r0, #12]
    7e64:	4680      	mov	r8, r0
    7e66:	f105 0330 	add.w	r3, r5, #48	; 0x30
    7e6a:	2a00      	cmp	r2, #0
    7e6c:	f040 822b 	bne.w	82c6 <_dtoa_r+0xa06>
    7e70:	4601      	mov	r1, r0
    7e72:	4648      	mov	r0, r9
    7e74:	9308      	str	r3, [sp, #32]
    7e76:	f001 fb57 	bl	9528 <__mcmp>
    7e7a:	4641      	mov	r1, r8
    7e7c:	9006      	str	r0, [sp, #24]
    7e7e:	4620      	mov	r0, r4
    7e80:	f001 f97a 	bl	9178 <_Bfree>
    7e84:	9a06      	ldr	r2, [sp, #24]
    7e86:	9b08      	ldr	r3, [sp, #32]
    7e88:	b932      	cbnz	r2, 7e98 <_dtoa_r+0x5d8>
    7e8a:	9924      	ldr	r1, [sp, #144]	; 0x90
    7e8c:	b921      	cbnz	r1, 7e98 <_dtoa_r+0x5d8>
    7e8e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    7e90:	2a00      	cmp	r2, #0
    7e92:	f000 83ef 	beq.w	8674 <_dtoa_r+0xdb4>
    7e96:	9a24      	ldr	r2, [sp, #144]	; 0x90
    7e98:	990a      	ldr	r1, [sp, #40]	; 0x28
    7e9a:	2900      	cmp	r1, #0
    7e9c:	f2c0 829f 	blt.w	83de <_dtoa_r+0xb1e>
    7ea0:	d105      	bne.n	7eae <_dtoa_r+0x5ee>
    7ea2:	9924      	ldr	r1, [sp, #144]	; 0x90
    7ea4:	b919      	cbnz	r1, 7eae <_dtoa_r+0x5ee>
    7ea6:	990c      	ldr	r1, [sp, #48]	; 0x30
    7ea8:	2900      	cmp	r1, #0
    7eaa:	f000 8298 	beq.w	83de <_dtoa_r+0xb1e>
    7eae:	2a00      	cmp	r2, #0
    7eb0:	f300 8306 	bgt.w	84c0 <_dtoa_r+0xc00>
    7eb4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    7eb6:	703b      	strb	r3, [r7, #0]
    7eb8:	f107 0801 	add.w	r8, r7, #1
    7ebc:	4297      	cmp	r7, r2
    7ebe:	4645      	mov	r5, r8
    7ec0:	f000 830c 	beq.w	84dc <_dtoa_r+0xc1c>
    7ec4:	4649      	mov	r1, r9
    7ec6:	2300      	movs	r3, #0
    7ec8:	220a      	movs	r2, #10
    7eca:	4620      	mov	r0, r4
    7ecc:	f001 f95e 	bl	918c <__multadd>
    7ed0:	455e      	cmp	r6, fp
    7ed2:	4681      	mov	r9, r0
    7ed4:	4631      	mov	r1, r6
    7ed6:	f04f 0300 	mov.w	r3, #0
    7eda:	f04f 020a 	mov.w	r2, #10
    7ede:	4620      	mov	r0, r4
    7ee0:	f000 81eb 	beq.w	82ba <_dtoa_r+0x9fa>
    7ee4:	f001 f952 	bl	918c <__multadd>
    7ee8:	4659      	mov	r1, fp
    7eea:	4606      	mov	r6, r0
    7eec:	2300      	movs	r3, #0
    7eee:	220a      	movs	r2, #10
    7ef0:	4620      	mov	r0, r4
    7ef2:	f001 f94b 	bl	918c <__multadd>
    7ef6:	4647      	mov	r7, r8
    7ef8:	4683      	mov	fp, r0
    7efa:	e7a3      	b.n	7e44 <_dtoa_r+0x584>
    7efc:	201c      	movs	r0, #28
    7efe:	9b08      	ldr	r3, [sp, #32]
    7f00:	4403      	add	r3, r0
    7f02:	9308      	str	r3, [sp, #32]
    7f04:	9b06      	ldr	r3, [sp, #24]
    7f06:	4403      	add	r3, r0
    7f08:	4405      	add	r5, r0
    7f0a:	9306      	str	r3, [sp, #24]
    7f0c:	e763      	b.n	7dd6 <_dtoa_r+0x516>
    7f0e:	4641      	mov	r1, r8
    7f10:	4648      	mov	r0, r9
    7f12:	f001 fb09 	bl	9528 <__mcmp>
    7f16:	2800      	cmp	r0, #0
    7f18:	f6bf af73 	bge.w	7e02 <_dtoa_r+0x542>
    7f1c:	9f02      	ldr	r7, [sp, #8]
    7f1e:	4649      	mov	r1, r9
    7f20:	2300      	movs	r3, #0
    7f22:	220a      	movs	r2, #10
    7f24:	4620      	mov	r0, r4
    7f26:	3f01      	subs	r7, #1
    7f28:	9702      	str	r7, [sp, #8]
    7f2a:	f001 f92f 	bl	918c <__multadd>
    7f2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    7f30:	4681      	mov	r9, r0
    7f32:	2b00      	cmp	r3, #0
    7f34:	f040 83b6 	bne.w	86a4 <_dtoa_r+0xde4>
    7f38:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    7f3a:	2b00      	cmp	r3, #0
    7f3c:	f340 83bf 	ble.w	86be <_dtoa_r+0xdfe>
    7f40:	930a      	str	r3, [sp, #40]	; 0x28
    7f42:	f8dd b010 	ldr.w	fp, [sp, #16]
    7f46:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    7f48:	465d      	mov	r5, fp
    7f4a:	e002      	b.n	7f52 <_dtoa_r+0x692>
    7f4c:	f001 f91e 	bl	918c <__multadd>
    7f50:	4681      	mov	r9, r0
    7f52:	4641      	mov	r1, r8
    7f54:	4648      	mov	r0, r9
    7f56:	f7ff fc1f 	bl	7798 <quorem>
    7f5a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
    7f5e:	f805 ab01 	strb.w	sl, [r5], #1
    7f62:	eba5 030b 	sub.w	r3, r5, fp
    7f66:	42bb      	cmp	r3, r7
    7f68:	f04f 020a 	mov.w	r2, #10
    7f6c:	f04f 0300 	mov.w	r3, #0
    7f70:	4649      	mov	r1, r9
    7f72:	4620      	mov	r0, r4
    7f74:	dbea      	blt.n	7f4c <_dtoa_r+0x68c>
    7f76:	9b04      	ldr	r3, [sp, #16]
    7f78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7f7a:	2a01      	cmp	r2, #1
    7f7c:	bfac      	ite	ge
    7f7e:	189b      	addge	r3, r3, r2
    7f80:	3301      	addlt	r3, #1
    7f82:	461d      	mov	r5, r3
    7f84:	f04f 0b00 	mov.w	fp, #0
    7f88:	4649      	mov	r1, r9
    7f8a:	2201      	movs	r2, #1
    7f8c:	4620      	mov	r0, r4
    7f8e:	f001 fa79 	bl	9484 <__lshift>
    7f92:	4641      	mov	r1, r8
    7f94:	4681      	mov	r9, r0
    7f96:	f001 fac7 	bl	9528 <__mcmp>
    7f9a:	2800      	cmp	r0, #0
    7f9c:	f340 823d 	ble.w	841a <_dtoa_r+0xb5a>
    7fa0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    7fa4:	9904      	ldr	r1, [sp, #16]
    7fa6:	1e6b      	subs	r3, r5, #1
    7fa8:	e004      	b.n	7fb4 <_dtoa_r+0x6f4>
    7faa:	428b      	cmp	r3, r1
    7fac:	f000 81ae 	beq.w	830c <_dtoa_r+0xa4c>
    7fb0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    7fb4:	2a39      	cmp	r2, #57	; 0x39
    7fb6:	f103 0501 	add.w	r5, r3, #1
    7fba:	d0f6      	beq.n	7faa <_dtoa_r+0x6ea>
    7fbc:	3201      	adds	r2, #1
    7fbe:	701a      	strb	r2, [r3, #0]
    7fc0:	4641      	mov	r1, r8
    7fc2:	4620      	mov	r0, r4
    7fc4:	f001 f8d8 	bl	9178 <_Bfree>
    7fc8:	2e00      	cmp	r6, #0
    7fca:	f43f ae3d 	beq.w	7c48 <_dtoa_r+0x388>
    7fce:	f1bb 0f00 	cmp.w	fp, #0
    7fd2:	d005      	beq.n	7fe0 <_dtoa_r+0x720>
    7fd4:	45b3      	cmp	fp, r6
    7fd6:	d003      	beq.n	7fe0 <_dtoa_r+0x720>
    7fd8:	4659      	mov	r1, fp
    7fda:	4620      	mov	r0, r4
    7fdc:	f001 f8cc 	bl	9178 <_Bfree>
    7fe0:	4631      	mov	r1, r6
    7fe2:	4620      	mov	r0, r4
    7fe4:	f001 f8c8 	bl	9178 <_Bfree>
    7fe8:	e62e      	b.n	7c48 <_dtoa_r+0x388>
    7fea:	2300      	movs	r3, #0
    7fec:	930b      	str	r3, [sp, #44]	; 0x2c
    7fee:	9b02      	ldr	r3, [sp, #8]
    7ff0:	9a25      	ldr	r2, [sp, #148]	; 0x94
    7ff2:	4413      	add	r3, r2
    7ff4:	930f      	str	r3, [sp, #60]	; 0x3c
    7ff6:	3301      	adds	r3, #1
    7ff8:	2b01      	cmp	r3, #1
    7ffa:	461f      	mov	r7, r3
    7ffc:	461e      	mov	r6, r3
    7ffe:	930a      	str	r3, [sp, #40]	; 0x28
    8000:	bfb8      	it	lt
    8002:	2701      	movlt	r7, #1
    8004:	2100      	movs	r1, #0
    8006:	2f17      	cmp	r7, #23
    8008:	6461      	str	r1, [r4, #68]	; 0x44
    800a:	d90a      	bls.n	8022 <_dtoa_r+0x762>
    800c:	2201      	movs	r2, #1
    800e:	2304      	movs	r3, #4
    8010:	005b      	lsls	r3, r3, #1
    8012:	f103 0014 	add.w	r0, r3, #20
    8016:	4287      	cmp	r7, r0
    8018:	4611      	mov	r1, r2
    801a:	f102 0201 	add.w	r2, r2, #1
    801e:	d2f7      	bcs.n	8010 <_dtoa_r+0x750>
    8020:	6461      	str	r1, [r4, #68]	; 0x44
    8022:	4620      	mov	r0, r4
    8024:	f001 f882 	bl	912c <_Balloc>
    8028:	2e0e      	cmp	r6, #14
    802a:	9004      	str	r0, [sp, #16]
    802c:	6420      	str	r0, [r4, #64]	; 0x40
    802e:	f63f ad41 	bhi.w	7ab4 <_dtoa_r+0x1f4>
    8032:	2d00      	cmp	r5, #0
    8034:	f43f ad3e 	beq.w	7ab4 <_dtoa_r+0x1f4>
    8038:	9902      	ldr	r1, [sp, #8]
    803a:	2900      	cmp	r1, #0
    803c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
    8040:	f340 8202 	ble.w	8448 <_dtoa_r+0xb88>
    8044:	4bb8      	ldr	r3, [pc, #736]	; (8328 <_dtoa_r+0xa68>)
    8046:	f001 020f 	and.w	r2, r1, #15
    804a:	110d      	asrs	r5, r1, #4
    804c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    8050:	06e9      	lsls	r1, r5, #27
    8052:	e9d3 6700 	ldrd	r6, r7, [r3]
    8056:	f140 81ae 	bpl.w	83b6 <_dtoa_r+0xaf6>
    805a:	4bb4      	ldr	r3, [pc, #720]	; (832c <_dtoa_r+0xa6c>)
    805c:	4650      	mov	r0, sl
    805e:	4659      	mov	r1, fp
    8060:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    8064:	f7fd fddc 	bl	5c20 <__aeabi_ddiv>
    8068:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    806c:	f005 050f 	and.w	r5, r5, #15
    8070:	f04f 0a03 	mov.w	sl, #3
    8074:	b18d      	cbz	r5, 809a <_dtoa_r+0x7da>
    8076:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 832c <_dtoa_r+0xa6c>
    807a:	07ea      	lsls	r2, r5, #31
    807c:	d509      	bpl.n	8092 <_dtoa_r+0x7d2>
    807e:	4630      	mov	r0, r6
    8080:	4639      	mov	r1, r7
    8082:	e9d8 2300 	ldrd	r2, r3, [r8]
    8086:	f7fd fca1 	bl	59cc <__aeabi_dmul>
    808a:	f10a 0a01 	add.w	sl, sl, #1
    808e:	4606      	mov	r6, r0
    8090:	460f      	mov	r7, r1
    8092:	106d      	asrs	r5, r5, #1
    8094:	f108 0808 	add.w	r8, r8, #8
    8098:	d1ef      	bne.n	807a <_dtoa_r+0x7ba>
    809a:	463b      	mov	r3, r7
    809c:	4632      	mov	r2, r6
    809e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    80a2:	f7fd fdbd 	bl	5c20 <__aeabi_ddiv>
    80a6:	4607      	mov	r7, r0
    80a8:	4688      	mov	r8, r1
    80aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    80ac:	b143      	cbz	r3, 80c0 <_dtoa_r+0x800>
    80ae:	2200      	movs	r2, #0
    80b0:	4b9f      	ldr	r3, [pc, #636]	; (8330 <_dtoa_r+0xa70>)
    80b2:	4638      	mov	r0, r7
    80b4:	4641      	mov	r1, r8
    80b6:	f001 fee3 	bl	9e80 <__aeabi_dcmplt>
    80ba:	2800      	cmp	r0, #0
    80bc:	f040 8286 	bne.w	85cc <_dtoa_r+0xd0c>
    80c0:	4650      	mov	r0, sl
    80c2:	f7fd fc1d 	bl	5900 <__aeabi_i2d>
    80c6:	463a      	mov	r2, r7
    80c8:	4643      	mov	r3, r8
    80ca:	f7fd fc7f 	bl	59cc <__aeabi_dmul>
    80ce:	4b99      	ldr	r3, [pc, #612]	; (8334 <_dtoa_r+0xa74>)
    80d0:	2200      	movs	r2, #0
    80d2:	f7fd fac9 	bl	5668 <__adddf3>
    80d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    80d8:	4605      	mov	r5, r0
    80da:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
    80de:	2b00      	cmp	r3, #0
    80e0:	f000 813e 	beq.w	8360 <_dtoa_r+0xaa0>
    80e4:	9b02      	ldr	r3, [sp, #8]
    80e6:	9315      	str	r3, [sp, #84]	; 0x54
    80e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    80ea:	9312      	str	r3, [sp, #72]	; 0x48
    80ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    80ee:	2b00      	cmp	r3, #0
    80f0:	f000 81fa 	beq.w	84e8 <_dtoa_r+0xc28>
    80f4:	9a12      	ldr	r2, [sp, #72]	; 0x48
    80f6:	4b8c      	ldr	r3, [pc, #560]	; (8328 <_dtoa_r+0xa68>)
    80f8:	498f      	ldr	r1, [pc, #572]	; (8338 <_dtoa_r+0xa78>)
    80fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    80fe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    8102:	2000      	movs	r0, #0
    8104:	f7fd fd8c 	bl	5c20 <__aeabi_ddiv>
    8108:	462a      	mov	r2, r5
    810a:	4633      	mov	r3, r6
    810c:	f7fd faaa 	bl	5664 <__aeabi_dsub>
    8110:	4682      	mov	sl, r0
    8112:	468b      	mov	fp, r1
    8114:	4638      	mov	r0, r7
    8116:	4641      	mov	r1, r8
    8118:	f001 fef0 	bl	9efc <__aeabi_d2iz>
    811c:	4605      	mov	r5, r0
    811e:	f7fd fbef 	bl	5900 <__aeabi_i2d>
    8122:	4602      	mov	r2, r0
    8124:	460b      	mov	r3, r1
    8126:	4638      	mov	r0, r7
    8128:	4641      	mov	r1, r8
    812a:	f7fd fa9b 	bl	5664 <__aeabi_dsub>
    812e:	3530      	adds	r5, #48	; 0x30
    8130:	fa5f f885 	uxtb.w	r8, r5
    8134:	9d04      	ldr	r5, [sp, #16]
    8136:	4606      	mov	r6, r0
    8138:	460f      	mov	r7, r1
    813a:	f885 8000 	strb.w	r8, [r5]
    813e:	4602      	mov	r2, r0
    8140:	460b      	mov	r3, r1
    8142:	4650      	mov	r0, sl
    8144:	4659      	mov	r1, fp
    8146:	3501      	adds	r5, #1
    8148:	f001 feb8 	bl	9ebc <__aeabi_dcmpgt>
    814c:	2800      	cmp	r0, #0
    814e:	d154      	bne.n	81fa <_dtoa_r+0x93a>
    8150:	4632      	mov	r2, r6
    8152:	463b      	mov	r3, r7
    8154:	2000      	movs	r0, #0
    8156:	4976      	ldr	r1, [pc, #472]	; (8330 <_dtoa_r+0xa70>)
    8158:	f7fd fa84 	bl	5664 <__aeabi_dsub>
    815c:	4602      	mov	r2, r0
    815e:	460b      	mov	r3, r1
    8160:	4650      	mov	r0, sl
    8162:	4659      	mov	r1, fp
    8164:	f001 feaa 	bl	9ebc <__aeabi_dcmpgt>
    8168:	2800      	cmp	r0, #0
    816a:	f040 8270 	bne.w	864e <_dtoa_r+0xd8e>
    816e:	9a12      	ldr	r2, [sp, #72]	; 0x48
    8170:	2a01      	cmp	r2, #1
    8172:	f000 8111 	beq.w	8398 <_dtoa_r+0xad8>
    8176:	9b12      	ldr	r3, [sp, #72]	; 0x48
    8178:	9a04      	ldr	r2, [sp, #16]
    817a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
    817e:	4413      	add	r3, r2
    8180:	4699      	mov	r9, r3
    8182:	e00d      	b.n	81a0 <_dtoa_r+0x8e0>
    8184:	2000      	movs	r0, #0
    8186:	496a      	ldr	r1, [pc, #424]	; (8330 <_dtoa_r+0xa70>)
    8188:	f7fd fa6c 	bl	5664 <__aeabi_dsub>
    818c:	4652      	mov	r2, sl
    818e:	465b      	mov	r3, fp
    8190:	f001 fe76 	bl	9e80 <__aeabi_dcmplt>
    8194:	2800      	cmp	r0, #0
    8196:	f040 8258 	bne.w	864a <_dtoa_r+0xd8a>
    819a:	454d      	cmp	r5, r9
    819c:	f000 80fa 	beq.w	8394 <_dtoa_r+0xad4>
    81a0:	4650      	mov	r0, sl
    81a2:	4659      	mov	r1, fp
    81a4:	2200      	movs	r2, #0
    81a6:	4b65      	ldr	r3, [pc, #404]	; (833c <_dtoa_r+0xa7c>)
    81a8:	f7fd fc10 	bl	59cc <__aeabi_dmul>
    81ac:	2200      	movs	r2, #0
    81ae:	4b63      	ldr	r3, [pc, #396]	; (833c <_dtoa_r+0xa7c>)
    81b0:	4682      	mov	sl, r0
    81b2:	468b      	mov	fp, r1
    81b4:	4630      	mov	r0, r6
    81b6:	4639      	mov	r1, r7
    81b8:	f7fd fc08 	bl	59cc <__aeabi_dmul>
    81bc:	460f      	mov	r7, r1
    81be:	4606      	mov	r6, r0
    81c0:	f001 fe9c 	bl	9efc <__aeabi_d2iz>
    81c4:	4680      	mov	r8, r0
    81c6:	f7fd fb9b 	bl	5900 <__aeabi_i2d>
    81ca:	4602      	mov	r2, r0
    81cc:	460b      	mov	r3, r1
    81ce:	4630      	mov	r0, r6
    81d0:	4639      	mov	r1, r7
    81d2:	f7fd fa47 	bl	5664 <__aeabi_dsub>
    81d6:	f108 0830 	add.w	r8, r8, #48	; 0x30
    81da:	fa5f f888 	uxtb.w	r8, r8
    81de:	4652      	mov	r2, sl
    81e0:	465b      	mov	r3, fp
    81e2:	f805 8b01 	strb.w	r8, [r5], #1
    81e6:	4606      	mov	r6, r0
    81e8:	460f      	mov	r7, r1
    81ea:	f001 fe49 	bl	9e80 <__aeabi_dcmplt>
    81ee:	4632      	mov	r2, r6
    81f0:	463b      	mov	r3, r7
    81f2:	2800      	cmp	r0, #0
    81f4:	d0c6      	beq.n	8184 <_dtoa_r+0x8c4>
    81f6:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
    81fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
    81fc:	9302      	str	r3, [sp, #8]
    81fe:	e523      	b.n	7c48 <_dtoa_r+0x388>
    8200:	2300      	movs	r3, #0
    8202:	930b      	str	r3, [sp, #44]	; 0x2c
    8204:	9b25      	ldr	r3, [sp, #148]	; 0x94
    8206:	2b00      	cmp	r3, #0
    8208:	f340 80dc 	ble.w	83c4 <_dtoa_r+0xb04>
    820c:	461f      	mov	r7, r3
    820e:	461e      	mov	r6, r3
    8210:	930f      	str	r3, [sp, #60]	; 0x3c
    8212:	930a      	str	r3, [sp, #40]	; 0x28
    8214:	e6f6      	b.n	8004 <_dtoa_r+0x744>
    8216:	2301      	movs	r3, #1
    8218:	930b      	str	r3, [sp, #44]	; 0x2c
    821a:	e7f3      	b.n	8204 <_dtoa_r+0x944>
    821c:	f1ba 0f00 	cmp.w	sl, #0
    8220:	f47f ada8 	bne.w	7d74 <_dtoa_r+0x4b4>
    8224:	f3cb 0313 	ubfx	r3, fp, #0, #20
    8228:	2b00      	cmp	r3, #0
    822a:	f47f adba 	bne.w	7da2 <_dtoa_r+0x4e2>
    822e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
    8232:	0d3f      	lsrs	r7, r7, #20
    8234:	053f      	lsls	r7, r7, #20
    8236:	2f00      	cmp	r7, #0
    8238:	f000 820d 	beq.w	8656 <_dtoa_r+0xd96>
    823c:	9b08      	ldr	r3, [sp, #32]
    823e:	3301      	adds	r3, #1
    8240:	9308      	str	r3, [sp, #32]
    8242:	9b06      	ldr	r3, [sp, #24]
    8244:	3301      	adds	r3, #1
    8246:	9306      	str	r3, [sp, #24]
    8248:	2301      	movs	r3, #1
    824a:	930c      	str	r3, [sp, #48]	; 0x30
    824c:	e5ab      	b.n	7da6 <_dtoa_r+0x4e6>
    824e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    8250:	2b00      	cmp	r3, #0
    8252:	f73f ac42 	bgt.w	7ada <_dtoa_r+0x21a>
    8256:	f040 8221 	bne.w	869c <_dtoa_r+0xddc>
    825a:	2200      	movs	r2, #0
    825c:	4b38      	ldr	r3, [pc, #224]	; (8340 <_dtoa_r+0xa80>)
    825e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    8262:	f7fd fbb3 	bl	59cc <__aeabi_dmul>
    8266:	4652      	mov	r2, sl
    8268:	465b      	mov	r3, fp
    826a:	f001 fe1d 	bl	9ea8 <__aeabi_dcmpge>
    826e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
    8272:	4646      	mov	r6, r8
    8274:	2800      	cmp	r0, #0
    8276:	d041      	beq.n	82fc <_dtoa_r+0xa3c>
    8278:	9b25      	ldr	r3, [sp, #148]	; 0x94
    827a:	9d04      	ldr	r5, [sp, #16]
    827c:	43db      	mvns	r3, r3
    827e:	9302      	str	r3, [sp, #8]
    8280:	4641      	mov	r1, r8
    8282:	4620      	mov	r0, r4
    8284:	f000 ff78 	bl	9178 <_Bfree>
    8288:	2e00      	cmp	r6, #0
    828a:	f43f acdd 	beq.w	7c48 <_dtoa_r+0x388>
    828e:	e6a7      	b.n	7fe0 <_dtoa_r+0x720>
    8290:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    8292:	4649      	mov	r1, r9
    8294:	4620      	mov	r0, r4
    8296:	f001 f8a5 	bl	93e4 <__pow5mult>
    829a:	4681      	mov	r9, r0
    829c:	e558      	b.n	7d50 <_dtoa_r+0x490>
    829e:	9a14      	ldr	r2, [sp, #80]	; 0x50
    82a0:	2a00      	cmp	r2, #0
    82a2:	f000 8187 	beq.w	85b4 <_dtoa_r+0xcf4>
    82a6:	f203 4333 	addw	r3, r3, #1075	; 0x433
    82aa:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    82ac:	9d08      	ldr	r5, [sp, #32]
    82ae:	e4f2      	b.n	7c96 <_dtoa_r+0x3d6>
    82b0:	f1ba 0f00 	cmp.w	sl, #0
    82b4:	f47f ad75 	bne.w	7da2 <_dtoa_r+0x4e2>
    82b8:	e7b4      	b.n	8224 <_dtoa_r+0x964>
    82ba:	f000 ff67 	bl	918c <__multadd>
    82be:	4647      	mov	r7, r8
    82c0:	4606      	mov	r6, r0
    82c2:	4683      	mov	fp, r0
    82c4:	e5be      	b.n	7e44 <_dtoa_r+0x584>
    82c6:	4601      	mov	r1, r0
    82c8:	4620      	mov	r0, r4
    82ca:	9306      	str	r3, [sp, #24]
    82cc:	f000 ff54 	bl	9178 <_Bfree>
    82d0:	2201      	movs	r2, #1
    82d2:	9b06      	ldr	r3, [sp, #24]
    82d4:	e5e0      	b.n	7e98 <_dtoa_r+0x5d8>
    82d6:	9b24      	ldr	r3, [sp, #144]	; 0x90
    82d8:	2b02      	cmp	r3, #2
    82da:	f77f ad96 	ble.w	7e0a <_dtoa_r+0x54a>
    82de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    82e0:	2b00      	cmp	r3, #0
    82e2:	d1c9      	bne.n	8278 <_dtoa_r+0x9b8>
    82e4:	4641      	mov	r1, r8
    82e6:	2205      	movs	r2, #5
    82e8:	4620      	mov	r0, r4
    82ea:	f000 ff4f 	bl	918c <__multadd>
    82ee:	4601      	mov	r1, r0
    82f0:	4680      	mov	r8, r0
    82f2:	4648      	mov	r0, r9
    82f4:	f001 f918 	bl	9528 <__mcmp>
    82f8:	2800      	cmp	r0, #0
    82fa:	ddbd      	ble.n	8278 <_dtoa_r+0x9b8>
    82fc:	9a02      	ldr	r2, [sp, #8]
    82fe:	9904      	ldr	r1, [sp, #16]
    8300:	2331      	movs	r3, #49	; 0x31
    8302:	3201      	adds	r2, #1
    8304:	9202      	str	r2, [sp, #8]
    8306:	700b      	strb	r3, [r1, #0]
    8308:	1c4d      	adds	r5, r1, #1
    830a:	e7b9      	b.n	8280 <_dtoa_r+0x9c0>
    830c:	9a02      	ldr	r2, [sp, #8]
    830e:	3201      	adds	r2, #1
    8310:	9202      	str	r2, [sp, #8]
    8312:	9a04      	ldr	r2, [sp, #16]
    8314:	2331      	movs	r3, #49	; 0x31
    8316:	7013      	strb	r3, [r2, #0]
    8318:	e652      	b.n	7fc0 <_dtoa_r+0x700>
    831a:	2301      	movs	r3, #1
    831c:	930b      	str	r3, [sp, #44]	; 0x2c
    831e:	e666      	b.n	7fee <_dtoa_r+0x72e>
    8320:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
    8324:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    8326:	e48f      	b.n	7c48 <_dtoa_r+0x388>
    8328:	0000a300 	.word	0x0000a300
    832c:	0000a2d8 	.word	0x0000a2d8
    8330:	3ff00000 	.word	0x3ff00000
    8334:	401c0000 	.word	0x401c0000
    8338:	3fe00000 	.word	0x3fe00000
    833c:	40240000 	.word	0x40240000
    8340:	40140000 	.word	0x40140000
    8344:	4650      	mov	r0, sl
    8346:	f7fd fadb 	bl	5900 <__aeabi_i2d>
    834a:	463a      	mov	r2, r7
    834c:	4643      	mov	r3, r8
    834e:	f7fd fb3d 	bl	59cc <__aeabi_dmul>
    8352:	2200      	movs	r2, #0
    8354:	4bc1      	ldr	r3, [pc, #772]	; (865c <_dtoa_r+0xd9c>)
    8356:	f7fd f987 	bl	5668 <__adddf3>
    835a:	4605      	mov	r5, r0
    835c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
    8360:	4641      	mov	r1, r8
    8362:	2200      	movs	r2, #0
    8364:	4bbe      	ldr	r3, [pc, #760]	; (8660 <_dtoa_r+0xda0>)
    8366:	4638      	mov	r0, r7
    8368:	f7fd f97c 	bl	5664 <__aeabi_dsub>
    836c:	462a      	mov	r2, r5
    836e:	4633      	mov	r3, r6
    8370:	4682      	mov	sl, r0
    8372:	468b      	mov	fp, r1
    8374:	f001 fda2 	bl	9ebc <__aeabi_dcmpgt>
    8378:	4680      	mov	r8, r0
    837a:	2800      	cmp	r0, #0
    837c:	f040 8110 	bne.w	85a0 <_dtoa_r+0xce0>
    8380:	462a      	mov	r2, r5
    8382:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
    8386:	4650      	mov	r0, sl
    8388:	4659      	mov	r1, fp
    838a:	f001 fd79 	bl	9e80 <__aeabi_dcmplt>
    838e:	b118      	cbz	r0, 8398 <_dtoa_r+0xad8>
    8390:	4646      	mov	r6, r8
    8392:	e771      	b.n	8278 <_dtoa_r+0x9b8>
    8394:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
    8398:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
    839c:	f7ff bb8a 	b.w	7ab4 <_dtoa_r+0x1f4>
    83a0:	9804      	ldr	r0, [sp, #16]
    83a2:	f7ff babb 	b.w	791c <_dtoa_r+0x5c>
    83a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    83a8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    83aa:	970c      	str	r7, [sp, #48]	; 0x30
    83ac:	1afb      	subs	r3, r7, r3
    83ae:	441a      	add	r2, r3
    83b0:	920d      	str	r2, [sp, #52]	; 0x34
    83b2:	2700      	movs	r7, #0
    83b4:	e469      	b.n	7c8a <_dtoa_r+0x3ca>
    83b6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    83ba:	f04f 0a02 	mov.w	sl, #2
    83be:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    83c2:	e657      	b.n	8074 <_dtoa_r+0x7b4>
    83c4:	2100      	movs	r1, #0
    83c6:	2301      	movs	r3, #1
    83c8:	6461      	str	r1, [r4, #68]	; 0x44
    83ca:	4620      	mov	r0, r4
    83cc:	9325      	str	r3, [sp, #148]	; 0x94
    83ce:	f000 fead 	bl	912c <_Balloc>
    83d2:	9b25      	ldr	r3, [sp, #148]	; 0x94
    83d4:	9004      	str	r0, [sp, #16]
    83d6:	6420      	str	r0, [r4, #64]	; 0x40
    83d8:	930a      	str	r3, [sp, #40]	; 0x28
    83da:	930f      	str	r3, [sp, #60]	; 0x3c
    83dc:	e629      	b.n	8032 <_dtoa_r+0x772>
    83de:	2a00      	cmp	r2, #0
    83e0:	46d0      	mov	r8, sl
    83e2:	f8cd b018 	str.w	fp, [sp, #24]
    83e6:	469a      	mov	sl, r3
    83e8:	dd11      	ble.n	840e <_dtoa_r+0xb4e>
    83ea:	4649      	mov	r1, r9
    83ec:	2201      	movs	r2, #1
    83ee:	4620      	mov	r0, r4
    83f0:	f001 f848 	bl	9484 <__lshift>
    83f4:	4641      	mov	r1, r8
    83f6:	4681      	mov	r9, r0
    83f8:	f001 f896 	bl	9528 <__mcmp>
    83fc:	2800      	cmp	r0, #0
    83fe:	f340 8146 	ble.w	868e <_dtoa_r+0xdce>
    8402:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
    8406:	f000 8106 	beq.w	8616 <_dtoa_r+0xd56>
    840a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
    840e:	46b3      	mov	fp, r6
    8410:	f887 a000 	strb.w	sl, [r7]
    8414:	1c7d      	adds	r5, r7, #1
    8416:	9e06      	ldr	r6, [sp, #24]
    8418:	e5d2      	b.n	7fc0 <_dtoa_r+0x700>
    841a:	d104      	bne.n	8426 <_dtoa_r+0xb66>
    841c:	f01a 0f01 	tst.w	sl, #1
    8420:	d001      	beq.n	8426 <_dtoa_r+0xb66>
    8422:	e5bd      	b.n	7fa0 <_dtoa_r+0x6e0>
    8424:	4615      	mov	r5, r2
    8426:	f815 3c01 	ldrb.w	r3, [r5, #-1]
    842a:	2b30      	cmp	r3, #48	; 0x30
    842c:	f105 32ff 	add.w	r2, r5, #4294967295
    8430:	d0f8      	beq.n	8424 <_dtoa_r+0xb64>
    8432:	e5c5      	b.n	7fc0 <_dtoa_r+0x700>
    8434:	9904      	ldr	r1, [sp, #16]
    8436:	2230      	movs	r2, #48	; 0x30
    8438:	700a      	strb	r2, [r1, #0]
    843a:	9a02      	ldr	r2, [sp, #8]
    843c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
    8440:	3201      	adds	r2, #1
    8442:	9202      	str	r2, [sp, #8]
    8444:	f7ff bbfc 	b.w	7c40 <_dtoa_r+0x380>
    8448:	f000 80bb 	beq.w	85c2 <_dtoa_r+0xd02>
    844c:	9b02      	ldr	r3, [sp, #8]
    844e:	425d      	negs	r5, r3
    8450:	4b84      	ldr	r3, [pc, #528]	; (8664 <_dtoa_r+0xda4>)
    8452:	f005 020f 	and.w	r2, r5, #15
    8456:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    845a:	e9d3 2300 	ldrd	r2, r3, [r3]
    845e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    8462:	f7fd fab3 	bl	59cc <__aeabi_dmul>
    8466:	112d      	asrs	r5, r5, #4
    8468:	4607      	mov	r7, r0
    846a:	4688      	mov	r8, r1
    846c:	f000 812c 	beq.w	86c8 <_dtoa_r+0xe08>
    8470:	4e7d      	ldr	r6, [pc, #500]	; (8668 <_dtoa_r+0xda8>)
    8472:	f04f 0a02 	mov.w	sl, #2
    8476:	07eb      	lsls	r3, r5, #31
    8478:	d509      	bpl.n	848e <_dtoa_r+0xbce>
    847a:	4638      	mov	r0, r7
    847c:	4641      	mov	r1, r8
    847e:	e9d6 2300 	ldrd	r2, r3, [r6]
    8482:	f7fd faa3 	bl	59cc <__aeabi_dmul>
    8486:	f10a 0a01 	add.w	sl, sl, #1
    848a:	4607      	mov	r7, r0
    848c:	4688      	mov	r8, r1
    848e:	106d      	asrs	r5, r5, #1
    8490:	f106 0608 	add.w	r6, r6, #8
    8494:	d1ef      	bne.n	8476 <_dtoa_r+0xbb6>
    8496:	e608      	b.n	80aa <_dtoa_r+0x7ea>
    8498:	6871      	ldr	r1, [r6, #4]
    849a:	4620      	mov	r0, r4
    849c:	f000 fe46 	bl	912c <_Balloc>
    84a0:	6933      	ldr	r3, [r6, #16]
    84a2:	3302      	adds	r3, #2
    84a4:	009a      	lsls	r2, r3, #2
    84a6:	4605      	mov	r5, r0
    84a8:	f106 010c 	add.w	r1, r6, #12
    84ac:	300c      	adds	r0, #12
    84ae:	f000 fd97 	bl	8fe0 <memcpy>
    84b2:	4629      	mov	r1, r5
    84b4:	2201      	movs	r2, #1
    84b6:	4620      	mov	r0, r4
    84b8:	f000 ffe4 	bl	9484 <__lshift>
    84bc:	9006      	str	r0, [sp, #24]
    84be:	e4b5      	b.n	7e2c <_dtoa_r+0x56c>
    84c0:	2b39      	cmp	r3, #57	; 0x39
    84c2:	f8cd b018 	str.w	fp, [sp, #24]
    84c6:	46d0      	mov	r8, sl
    84c8:	f000 80a5 	beq.w	8616 <_dtoa_r+0xd56>
    84cc:	f103 0a01 	add.w	sl, r3, #1
    84d0:	46b3      	mov	fp, r6
    84d2:	f887 a000 	strb.w	sl, [r7]
    84d6:	1c7d      	adds	r5, r7, #1
    84d8:	9e06      	ldr	r6, [sp, #24]
    84da:	e571      	b.n	7fc0 <_dtoa_r+0x700>
    84dc:	465a      	mov	r2, fp
    84de:	46d0      	mov	r8, sl
    84e0:	46b3      	mov	fp, r6
    84e2:	469a      	mov	sl, r3
    84e4:	4616      	mov	r6, r2
    84e6:	e54f      	b.n	7f88 <_dtoa_r+0x6c8>
    84e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
    84ea:	495e      	ldr	r1, [pc, #376]	; (8664 <_dtoa_r+0xda4>)
    84ec:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
    84f0:	462a      	mov	r2, r5
    84f2:	4633      	mov	r3, r6
    84f4:	e951 0102 	ldrd	r0, r1, [r1, #-8]
    84f8:	f7fd fa68 	bl	59cc <__aeabi_dmul>
    84fc:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
    8500:	4638      	mov	r0, r7
    8502:	4641      	mov	r1, r8
    8504:	f001 fcfa 	bl	9efc <__aeabi_d2iz>
    8508:	4605      	mov	r5, r0
    850a:	f7fd f9f9 	bl	5900 <__aeabi_i2d>
    850e:	460b      	mov	r3, r1
    8510:	4602      	mov	r2, r0
    8512:	4641      	mov	r1, r8
    8514:	4638      	mov	r0, r7
    8516:	f7fd f8a5 	bl	5664 <__aeabi_dsub>
    851a:	9b12      	ldr	r3, [sp, #72]	; 0x48
    851c:	460f      	mov	r7, r1
    851e:	9904      	ldr	r1, [sp, #16]
    8520:	3530      	adds	r5, #48	; 0x30
    8522:	2b01      	cmp	r3, #1
    8524:	700d      	strb	r5, [r1, #0]
    8526:	4606      	mov	r6, r0
    8528:	f101 0501 	add.w	r5, r1, #1
    852c:	d026      	beq.n	857c <_dtoa_r+0xcbc>
    852e:	9b12      	ldr	r3, [sp, #72]	; 0x48
    8530:	9a04      	ldr	r2, [sp, #16]
    8532:	f8df b13c 	ldr.w	fp, [pc, #316]	; 8670 <_dtoa_r+0xdb0>
    8536:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
    853a:	4413      	add	r3, r2
    853c:	f04f 0a00 	mov.w	sl, #0
    8540:	4699      	mov	r9, r3
    8542:	4652      	mov	r2, sl
    8544:	465b      	mov	r3, fp
    8546:	4630      	mov	r0, r6
    8548:	4639      	mov	r1, r7
    854a:	f7fd fa3f 	bl	59cc <__aeabi_dmul>
    854e:	460f      	mov	r7, r1
    8550:	4606      	mov	r6, r0
    8552:	f001 fcd3 	bl	9efc <__aeabi_d2iz>
    8556:	4680      	mov	r8, r0
    8558:	f7fd f9d2 	bl	5900 <__aeabi_i2d>
    855c:	f108 0830 	add.w	r8, r8, #48	; 0x30
    8560:	4602      	mov	r2, r0
    8562:	460b      	mov	r3, r1
    8564:	4630      	mov	r0, r6
    8566:	4639      	mov	r1, r7
    8568:	f7fd f87c 	bl	5664 <__aeabi_dsub>
    856c:	f805 8b01 	strb.w	r8, [r5], #1
    8570:	454d      	cmp	r5, r9
    8572:	4606      	mov	r6, r0
    8574:	460f      	mov	r7, r1
    8576:	d1e4      	bne.n	8542 <_dtoa_r+0xc82>
    8578:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
    857c:	4b3b      	ldr	r3, [pc, #236]	; (866c <_dtoa_r+0xdac>)
    857e:	2200      	movs	r2, #0
    8580:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
    8584:	f7fd f870 	bl	5668 <__adddf3>
    8588:	4632      	mov	r2, r6
    858a:	463b      	mov	r3, r7
    858c:	f001 fc78 	bl	9e80 <__aeabi_dcmplt>
    8590:	2800      	cmp	r0, #0
    8592:	d046      	beq.n	8622 <_dtoa_r+0xd62>
    8594:	9b15      	ldr	r3, [sp, #84]	; 0x54
    8596:	9302      	str	r3, [sp, #8]
    8598:	f815 8c01 	ldrb.w	r8, [r5, #-1]
    859c:	f7ff bb43 	b.w	7c26 <_dtoa_r+0x366>
    85a0:	f04f 0800 	mov.w	r8, #0
    85a4:	4646      	mov	r6, r8
    85a6:	e6a9      	b.n	82fc <_dtoa_r+0xa3c>
    85a8:	9b08      	ldr	r3, [sp, #32]
    85aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    85ac:	1a9d      	subs	r5, r3, r2
    85ae:	2300      	movs	r3, #0
    85b0:	f7ff bb71 	b.w	7c96 <_dtoa_r+0x3d6>
    85b4:	9b18      	ldr	r3, [sp, #96]	; 0x60
    85b6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    85b8:	9d08      	ldr	r5, [sp, #32]
    85ba:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    85be:	f7ff bb6a 	b.w	7c96 <_dtoa_r+0x3d6>
    85c2:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
    85c6:	f04f 0a02 	mov.w	sl, #2
    85ca:	e56e      	b.n	80aa <_dtoa_r+0x7ea>
    85cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    85ce:	2b00      	cmp	r3, #0
    85d0:	f43f aeb8 	beq.w	8344 <_dtoa_r+0xa84>
    85d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    85d6:	2b00      	cmp	r3, #0
    85d8:	f77f aede 	ble.w	8398 <_dtoa_r+0xad8>
    85dc:	2200      	movs	r2, #0
    85de:	4b24      	ldr	r3, [pc, #144]	; (8670 <_dtoa_r+0xdb0>)
    85e0:	4638      	mov	r0, r7
    85e2:	4641      	mov	r1, r8
    85e4:	f7fd f9f2 	bl	59cc <__aeabi_dmul>
    85e8:	4607      	mov	r7, r0
    85ea:	4688      	mov	r8, r1
    85ec:	f10a 0001 	add.w	r0, sl, #1
    85f0:	f7fd f986 	bl	5900 <__aeabi_i2d>
    85f4:	463a      	mov	r2, r7
    85f6:	4643      	mov	r3, r8
    85f8:	f7fd f9e8 	bl	59cc <__aeabi_dmul>
    85fc:	2200      	movs	r2, #0
    85fe:	4b17      	ldr	r3, [pc, #92]	; (865c <_dtoa_r+0xd9c>)
    8600:	f7fd f832 	bl	5668 <__adddf3>
    8604:	9a02      	ldr	r2, [sp, #8]
    8606:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    8608:	9312      	str	r3, [sp, #72]	; 0x48
    860a:	3a01      	subs	r2, #1
    860c:	4605      	mov	r5, r0
    860e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
    8612:	9215      	str	r2, [sp, #84]	; 0x54
    8614:	e56a      	b.n	80ec <_dtoa_r+0x82c>
    8616:	2239      	movs	r2, #57	; 0x39
    8618:	46b3      	mov	fp, r6
    861a:	703a      	strb	r2, [r7, #0]
    861c:	9e06      	ldr	r6, [sp, #24]
    861e:	1c7d      	adds	r5, r7, #1
    8620:	e4c0      	b.n	7fa4 <_dtoa_r+0x6e4>
    8622:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
    8626:	2000      	movs	r0, #0
    8628:	4910      	ldr	r1, [pc, #64]	; (866c <_dtoa_r+0xdac>)
    862a:	f7fd f81b 	bl	5664 <__aeabi_dsub>
    862e:	4632      	mov	r2, r6
    8630:	463b      	mov	r3, r7
    8632:	f001 fc43 	bl	9ebc <__aeabi_dcmpgt>
    8636:	b908      	cbnz	r0, 863c <_dtoa_r+0xd7c>
    8638:	e6ae      	b.n	8398 <_dtoa_r+0xad8>
    863a:	4615      	mov	r5, r2
    863c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
    8640:	2b30      	cmp	r3, #48	; 0x30
    8642:	f105 32ff 	add.w	r2, r5, #4294967295
    8646:	d0f8      	beq.n	863a <_dtoa_r+0xd7a>
    8648:	e5d7      	b.n	81fa <_dtoa_r+0x93a>
    864a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
    864e:	9b15      	ldr	r3, [sp, #84]	; 0x54
    8650:	9302      	str	r3, [sp, #8]
    8652:	f7ff bae8 	b.w	7c26 <_dtoa_r+0x366>
    8656:	970c      	str	r7, [sp, #48]	; 0x30
    8658:	f7ff bba5 	b.w	7da6 <_dtoa_r+0x4e6>
    865c:	401c0000 	.word	0x401c0000
    8660:	40140000 	.word	0x40140000
    8664:	0000a300 	.word	0x0000a300
    8668:	0000a2d8 	.word	0x0000a2d8
    866c:	3fe00000 	.word	0x3fe00000
    8670:	40240000 	.word	0x40240000
    8674:	2b39      	cmp	r3, #57	; 0x39
    8676:	f8cd b018 	str.w	fp, [sp, #24]
    867a:	46d0      	mov	r8, sl
    867c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
    8680:	469a      	mov	sl, r3
    8682:	d0c8      	beq.n	8616 <_dtoa_r+0xd56>
    8684:	f1bb 0f00 	cmp.w	fp, #0
    8688:	f73f aebf 	bgt.w	840a <_dtoa_r+0xb4a>
    868c:	e6bf      	b.n	840e <_dtoa_r+0xb4e>
    868e:	f47f aebe 	bne.w	840e <_dtoa_r+0xb4e>
    8692:	f01a 0f01 	tst.w	sl, #1
    8696:	f43f aeba 	beq.w	840e <_dtoa_r+0xb4e>
    869a:	e6b2      	b.n	8402 <_dtoa_r+0xb42>
    869c:	f04f 0800 	mov.w	r8, #0
    86a0:	4646      	mov	r6, r8
    86a2:	e5e9      	b.n	8278 <_dtoa_r+0x9b8>
    86a4:	4631      	mov	r1, r6
    86a6:	2300      	movs	r3, #0
    86a8:	220a      	movs	r2, #10
    86aa:	4620      	mov	r0, r4
    86ac:	f000 fd6e 	bl	918c <__multadd>
    86b0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    86b2:	2b00      	cmp	r3, #0
    86b4:	4606      	mov	r6, r0
    86b6:	dd0a      	ble.n	86ce <_dtoa_r+0xe0e>
    86b8:	930a      	str	r3, [sp, #40]	; 0x28
    86ba:	f7ff bbaa 	b.w	7e12 <_dtoa_r+0x552>
    86be:	9b24      	ldr	r3, [sp, #144]	; 0x90
    86c0:	2b02      	cmp	r3, #2
    86c2:	dc23      	bgt.n	870c <_dtoa_r+0xe4c>
    86c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    86c6:	e43b      	b.n	7f40 <_dtoa_r+0x680>
    86c8:	f04f 0a02 	mov.w	sl, #2
    86cc:	e4ed      	b.n	80aa <_dtoa_r+0x7ea>
    86ce:	9b24      	ldr	r3, [sp, #144]	; 0x90
    86d0:	2b02      	cmp	r3, #2
    86d2:	dc1b      	bgt.n	870c <_dtoa_r+0xe4c>
    86d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    86d6:	e7ef      	b.n	86b8 <_dtoa_r+0xdf8>
    86d8:	2500      	movs	r5, #0
    86da:	6465      	str	r5, [r4, #68]	; 0x44
    86dc:	4629      	mov	r1, r5
    86de:	4620      	mov	r0, r4
    86e0:	f000 fd24 	bl	912c <_Balloc>
    86e4:	f04f 33ff 	mov.w	r3, #4294967295
    86e8:	930a      	str	r3, [sp, #40]	; 0x28
    86ea:	930f      	str	r3, [sp, #60]	; 0x3c
    86ec:	2301      	movs	r3, #1
    86ee:	9004      	str	r0, [sp, #16]
    86f0:	9525      	str	r5, [sp, #148]	; 0x94
    86f2:	6420      	str	r0, [r4, #64]	; 0x40
    86f4:	930b      	str	r3, [sp, #44]	; 0x2c
    86f6:	f7ff b9dd 	b.w	7ab4 <_dtoa_r+0x1f4>
    86fa:	2501      	movs	r5, #1
    86fc:	f7ff b9a5 	b.w	7a4a <_dtoa_r+0x18a>
    8700:	f43f ab69 	beq.w	7dd6 <_dtoa_r+0x516>
    8704:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
    8708:	f7ff bbf9 	b.w	7efe <_dtoa_r+0x63e>
    870c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    870e:	930a      	str	r3, [sp, #40]	; 0x28
    8710:	e5e5      	b.n	82de <_dtoa_r+0xa1e>
    8712:	bf00      	nop

00008714 <__libc_fini_array>:
    8714:	b538      	push	{r3, r4, r5, lr}
    8716:	4c0a      	ldr	r4, [pc, #40]	; (8740 <__libc_fini_array+0x2c>)
    8718:	4d0a      	ldr	r5, [pc, #40]	; (8744 <__libc_fini_array+0x30>)
    871a:	1b64      	subs	r4, r4, r5
    871c:	10a4      	asrs	r4, r4, #2
    871e:	d00a      	beq.n	8736 <__libc_fini_array+0x22>
    8720:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
    8724:	3b01      	subs	r3, #1
    8726:	eb05 0583 	add.w	r5, r5, r3, lsl #2
    872a:	3c01      	subs	r4, #1
    872c:	f855 3904 	ldr.w	r3, [r5], #-4
    8730:	4798      	blx	r3
    8732:	2c00      	cmp	r4, #0
    8734:	d1f9      	bne.n	872a <__libc_fini_array+0x16>
    8736:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    873a:	f001 bedf 	b.w	a4fc <_fini>
    873e:	bf00      	nop
    8740:	0000a50c 	.word	0x0000a50c
    8744:	0000a508 	.word	0x0000a508

00008748 <_malloc_trim_r>:
    8748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    874a:	4f24      	ldr	r7, [pc, #144]	; (87dc <_malloc_trim_r+0x94>)
    874c:	460c      	mov	r4, r1
    874e:	4606      	mov	r6, r0
    8750:	f000 fce0 	bl	9114 <__malloc_lock>
    8754:	68bb      	ldr	r3, [r7, #8]
    8756:	685d      	ldr	r5, [r3, #4]
    8758:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
    875c:	310f      	adds	r1, #15
    875e:	f025 0503 	bic.w	r5, r5, #3
    8762:	4429      	add	r1, r5
    8764:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
    8768:	f021 010f 	bic.w	r1, r1, #15
    876c:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
    8770:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
    8774:	db07      	blt.n	8786 <_malloc_trim_r+0x3e>
    8776:	2100      	movs	r1, #0
    8778:	4630      	mov	r0, r6
    877a:	f000 ffd1 	bl	9720 <_sbrk_r>
    877e:	68bb      	ldr	r3, [r7, #8]
    8780:	442b      	add	r3, r5
    8782:	4298      	cmp	r0, r3
    8784:	d004      	beq.n	8790 <_malloc_trim_r+0x48>
    8786:	4630      	mov	r0, r6
    8788:	f000 fcca 	bl	9120 <__malloc_unlock>
    878c:	2000      	movs	r0, #0
    878e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8790:	4261      	negs	r1, r4
    8792:	4630      	mov	r0, r6
    8794:	f000 ffc4 	bl	9720 <_sbrk_r>
    8798:	3001      	adds	r0, #1
    879a:	d00d      	beq.n	87b8 <_malloc_trim_r+0x70>
    879c:	4b10      	ldr	r3, [pc, #64]	; (87e0 <_malloc_trim_r+0x98>)
    879e:	68ba      	ldr	r2, [r7, #8]
    87a0:	6819      	ldr	r1, [r3, #0]
    87a2:	1b2d      	subs	r5, r5, r4
    87a4:	f045 0501 	orr.w	r5, r5, #1
    87a8:	4630      	mov	r0, r6
    87aa:	1b09      	subs	r1, r1, r4
    87ac:	6055      	str	r5, [r2, #4]
    87ae:	6019      	str	r1, [r3, #0]
    87b0:	f000 fcb6 	bl	9120 <__malloc_unlock>
    87b4:	2001      	movs	r0, #1
    87b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    87b8:	2100      	movs	r1, #0
    87ba:	4630      	mov	r0, r6
    87bc:	f000 ffb0 	bl	9720 <_sbrk_r>
    87c0:	68ba      	ldr	r2, [r7, #8]
    87c2:	1a83      	subs	r3, r0, r2
    87c4:	2b0f      	cmp	r3, #15
    87c6:	ddde      	ble.n	8786 <_malloc_trim_r+0x3e>
    87c8:	4c06      	ldr	r4, [pc, #24]	; (87e4 <_malloc_trim_r+0x9c>)
    87ca:	4905      	ldr	r1, [pc, #20]	; (87e0 <_malloc_trim_r+0x98>)
    87cc:	6824      	ldr	r4, [r4, #0]
    87ce:	f043 0301 	orr.w	r3, r3, #1
    87d2:	1b00      	subs	r0, r0, r4
    87d4:	6053      	str	r3, [r2, #4]
    87d6:	6008      	str	r0, [r1, #0]
    87d8:	e7d5      	b.n	8786 <_malloc_trim_r+0x3e>
    87da:	bf00      	nop
    87dc:	20000474 	.word	0x20000474
    87e0:	20000a2c 	.word	0x20000a2c
    87e4:	2000087c 	.word	0x2000087c

000087e8 <_free_r>:
    87e8:	2900      	cmp	r1, #0
    87ea:	d044      	beq.n	8876 <_free_r+0x8e>
    87ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    87f0:	460d      	mov	r5, r1
    87f2:	4680      	mov	r8, r0
    87f4:	f000 fc8e 	bl	9114 <__malloc_lock>
    87f8:	f855 7c04 	ldr.w	r7, [r5, #-4]
    87fc:	4969      	ldr	r1, [pc, #420]	; (89a4 <_free_r+0x1bc>)
    87fe:	f027 0301 	bic.w	r3, r7, #1
    8802:	f1a5 0408 	sub.w	r4, r5, #8
    8806:	18e2      	adds	r2, r4, r3
    8808:	688e      	ldr	r6, [r1, #8]
    880a:	6850      	ldr	r0, [r2, #4]
    880c:	42b2      	cmp	r2, r6
    880e:	f020 0003 	bic.w	r0, r0, #3
    8812:	d05e      	beq.n	88d2 <_free_r+0xea>
    8814:	07fe      	lsls	r6, r7, #31
    8816:	6050      	str	r0, [r2, #4]
    8818:	d40b      	bmi.n	8832 <_free_r+0x4a>
    881a:	f855 7c08 	ldr.w	r7, [r5, #-8]
    881e:	1be4      	subs	r4, r4, r7
    8820:	f101 0e08 	add.w	lr, r1, #8
    8824:	68a5      	ldr	r5, [r4, #8]
    8826:	4575      	cmp	r5, lr
    8828:	443b      	add	r3, r7
    882a:	d06d      	beq.n	8908 <_free_r+0x120>
    882c:	68e7      	ldr	r7, [r4, #12]
    882e:	60ef      	str	r7, [r5, #12]
    8830:	60bd      	str	r5, [r7, #8]
    8832:	1815      	adds	r5, r2, r0
    8834:	686d      	ldr	r5, [r5, #4]
    8836:	07ed      	lsls	r5, r5, #31
    8838:	d53e      	bpl.n	88b8 <_free_r+0xd0>
    883a:	f043 0201 	orr.w	r2, r3, #1
    883e:	6062      	str	r2, [r4, #4]
    8840:	50e3      	str	r3, [r4, r3]
    8842:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    8846:	d217      	bcs.n	8878 <_free_r+0x90>
    8848:	08db      	lsrs	r3, r3, #3
    884a:	1c58      	adds	r0, r3, #1
    884c:	109a      	asrs	r2, r3, #2
    884e:	684d      	ldr	r5, [r1, #4]
    8850:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
    8854:	60a7      	str	r7, [r4, #8]
    8856:	2301      	movs	r3, #1
    8858:	4093      	lsls	r3, r2
    885a:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
    885e:	432b      	orrs	r3, r5
    8860:	3a08      	subs	r2, #8
    8862:	60e2      	str	r2, [r4, #12]
    8864:	604b      	str	r3, [r1, #4]
    8866:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
    886a:	60fc      	str	r4, [r7, #12]
    886c:	4640      	mov	r0, r8
    886e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    8872:	f000 bc55 	b.w	9120 <__malloc_unlock>
    8876:	4770      	bx	lr
    8878:	0a5a      	lsrs	r2, r3, #9
    887a:	2a04      	cmp	r2, #4
    887c:	d852      	bhi.n	8924 <_free_r+0x13c>
    887e:	099a      	lsrs	r2, r3, #6
    8880:	f102 0739 	add.w	r7, r2, #57	; 0x39
    8884:	00ff      	lsls	r7, r7, #3
    8886:	f102 0538 	add.w	r5, r2, #56	; 0x38
    888a:	19c8      	adds	r0, r1, r7
    888c:	59ca      	ldr	r2, [r1, r7]
    888e:	3808      	subs	r0, #8
    8890:	4290      	cmp	r0, r2
    8892:	d04f      	beq.n	8934 <_free_r+0x14c>
    8894:	6851      	ldr	r1, [r2, #4]
    8896:	f021 0103 	bic.w	r1, r1, #3
    889a:	428b      	cmp	r3, r1
    889c:	d232      	bcs.n	8904 <_free_r+0x11c>
    889e:	6892      	ldr	r2, [r2, #8]
    88a0:	4290      	cmp	r0, r2
    88a2:	d1f7      	bne.n	8894 <_free_r+0xac>
    88a4:	68c3      	ldr	r3, [r0, #12]
    88a6:	60a0      	str	r0, [r4, #8]
    88a8:	60e3      	str	r3, [r4, #12]
    88aa:	609c      	str	r4, [r3, #8]
    88ac:	60c4      	str	r4, [r0, #12]
    88ae:	4640      	mov	r0, r8
    88b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    88b4:	f000 bc34 	b.w	9120 <__malloc_unlock>
    88b8:	6895      	ldr	r5, [r2, #8]
    88ba:	4f3b      	ldr	r7, [pc, #236]	; (89a8 <_free_r+0x1c0>)
    88bc:	42bd      	cmp	r5, r7
    88be:	4403      	add	r3, r0
    88c0:	d040      	beq.n	8944 <_free_r+0x15c>
    88c2:	68d0      	ldr	r0, [r2, #12]
    88c4:	60e8      	str	r0, [r5, #12]
    88c6:	f043 0201 	orr.w	r2, r3, #1
    88ca:	6085      	str	r5, [r0, #8]
    88cc:	6062      	str	r2, [r4, #4]
    88ce:	50e3      	str	r3, [r4, r3]
    88d0:	e7b7      	b.n	8842 <_free_r+0x5a>
    88d2:	07ff      	lsls	r7, r7, #31
    88d4:	4403      	add	r3, r0
    88d6:	d407      	bmi.n	88e8 <_free_r+0x100>
    88d8:	f855 2c08 	ldr.w	r2, [r5, #-8]
    88dc:	1aa4      	subs	r4, r4, r2
    88de:	4413      	add	r3, r2
    88e0:	68a0      	ldr	r0, [r4, #8]
    88e2:	68e2      	ldr	r2, [r4, #12]
    88e4:	60c2      	str	r2, [r0, #12]
    88e6:	6090      	str	r0, [r2, #8]
    88e8:	4a30      	ldr	r2, [pc, #192]	; (89ac <_free_r+0x1c4>)
    88ea:	6812      	ldr	r2, [r2, #0]
    88ec:	f043 0001 	orr.w	r0, r3, #1
    88f0:	4293      	cmp	r3, r2
    88f2:	6060      	str	r0, [r4, #4]
    88f4:	608c      	str	r4, [r1, #8]
    88f6:	d3b9      	bcc.n	886c <_free_r+0x84>
    88f8:	4b2d      	ldr	r3, [pc, #180]	; (89b0 <_free_r+0x1c8>)
    88fa:	4640      	mov	r0, r8
    88fc:	6819      	ldr	r1, [r3, #0]
    88fe:	f7ff ff23 	bl	8748 <_malloc_trim_r>
    8902:	e7b3      	b.n	886c <_free_r+0x84>
    8904:	4610      	mov	r0, r2
    8906:	e7cd      	b.n	88a4 <_free_r+0xbc>
    8908:	1811      	adds	r1, r2, r0
    890a:	6849      	ldr	r1, [r1, #4]
    890c:	07c9      	lsls	r1, r1, #31
    890e:	d444      	bmi.n	899a <_free_r+0x1b2>
    8910:	6891      	ldr	r1, [r2, #8]
    8912:	68d2      	ldr	r2, [r2, #12]
    8914:	60ca      	str	r2, [r1, #12]
    8916:	4403      	add	r3, r0
    8918:	f043 0001 	orr.w	r0, r3, #1
    891c:	6091      	str	r1, [r2, #8]
    891e:	6060      	str	r0, [r4, #4]
    8920:	50e3      	str	r3, [r4, r3]
    8922:	e7a3      	b.n	886c <_free_r+0x84>
    8924:	2a14      	cmp	r2, #20
    8926:	d816      	bhi.n	8956 <_free_r+0x16e>
    8928:	f102 075c 	add.w	r7, r2, #92	; 0x5c
    892c:	00ff      	lsls	r7, r7, #3
    892e:	f102 055b 	add.w	r5, r2, #91	; 0x5b
    8932:	e7aa      	b.n	888a <_free_r+0xa2>
    8934:	10aa      	asrs	r2, r5, #2
    8936:	2301      	movs	r3, #1
    8938:	684d      	ldr	r5, [r1, #4]
    893a:	4093      	lsls	r3, r2
    893c:	432b      	orrs	r3, r5
    893e:	604b      	str	r3, [r1, #4]
    8940:	4603      	mov	r3, r0
    8942:	e7b0      	b.n	88a6 <_free_r+0xbe>
    8944:	f043 0201 	orr.w	r2, r3, #1
    8948:	614c      	str	r4, [r1, #20]
    894a:	610c      	str	r4, [r1, #16]
    894c:	60e5      	str	r5, [r4, #12]
    894e:	60a5      	str	r5, [r4, #8]
    8950:	6062      	str	r2, [r4, #4]
    8952:	50e3      	str	r3, [r4, r3]
    8954:	e78a      	b.n	886c <_free_r+0x84>
    8956:	2a54      	cmp	r2, #84	; 0x54
    8958:	d806      	bhi.n	8968 <_free_r+0x180>
    895a:	0b1a      	lsrs	r2, r3, #12
    895c:	f102 076f 	add.w	r7, r2, #111	; 0x6f
    8960:	00ff      	lsls	r7, r7, #3
    8962:	f102 056e 	add.w	r5, r2, #110	; 0x6e
    8966:	e790      	b.n	888a <_free_r+0xa2>
    8968:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    896c:	d806      	bhi.n	897c <_free_r+0x194>
    896e:	0bda      	lsrs	r2, r3, #15
    8970:	f102 0778 	add.w	r7, r2, #120	; 0x78
    8974:	00ff      	lsls	r7, r7, #3
    8976:	f102 0577 	add.w	r5, r2, #119	; 0x77
    897a:	e786      	b.n	888a <_free_r+0xa2>
    897c:	f240 5054 	movw	r0, #1364	; 0x554
    8980:	4282      	cmp	r2, r0
    8982:	d806      	bhi.n	8992 <_free_r+0x1aa>
    8984:	0c9a      	lsrs	r2, r3, #18
    8986:	f102 077d 	add.w	r7, r2, #125	; 0x7d
    898a:	00ff      	lsls	r7, r7, #3
    898c:	f102 057c 	add.w	r5, r2, #124	; 0x7c
    8990:	e77b      	b.n	888a <_free_r+0xa2>
    8992:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
    8996:	257e      	movs	r5, #126	; 0x7e
    8998:	e777      	b.n	888a <_free_r+0xa2>
    899a:	f043 0101 	orr.w	r1, r3, #1
    899e:	6061      	str	r1, [r4, #4]
    89a0:	6013      	str	r3, [r2, #0]
    89a2:	e763      	b.n	886c <_free_r+0x84>
    89a4:	20000474 	.word	0x20000474
    89a8:	2000047c 	.word	0x2000047c
    89ac:	20000880 	.word	0x20000880
    89b0:	20000a5c 	.word	0x20000a5c

000089b4 <_localeconv_r>:
    89b4:	4a04      	ldr	r2, [pc, #16]	; (89c8 <_localeconv_r+0x14>)
    89b6:	4b05      	ldr	r3, [pc, #20]	; (89cc <_localeconv_r+0x18>)
    89b8:	6812      	ldr	r2, [r2, #0]
    89ba:	6b50      	ldr	r0, [r2, #52]	; 0x34
    89bc:	2800      	cmp	r0, #0
    89be:	bf08      	it	eq
    89c0:	4618      	moveq	r0, r3
    89c2:	30f0      	adds	r0, #240	; 0xf0
    89c4:	4770      	bx	lr
    89c6:	bf00      	nop
    89c8:	20000044 	.word	0x20000044
    89cc:	20000884 	.word	0x20000884

000089d0 <__retarget_lock_acquire_recursive>:
    89d0:	4770      	bx	lr
    89d2:	bf00      	nop

000089d4 <__retarget_lock_release_recursive>:
    89d4:	4770      	bx	lr
    89d6:	bf00      	nop

000089d8 <_malloc_r>:
    89d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    89dc:	f101 060b 	add.w	r6, r1, #11
    89e0:	2e16      	cmp	r6, #22
    89e2:	b083      	sub	sp, #12
    89e4:	4605      	mov	r5, r0
    89e6:	f240 809e 	bls.w	8b26 <_malloc_r+0x14e>
    89ea:	f036 0607 	bics.w	r6, r6, #7
    89ee:	f100 80bd 	bmi.w	8b6c <_malloc_r+0x194>
    89f2:	42b1      	cmp	r1, r6
    89f4:	f200 80ba 	bhi.w	8b6c <_malloc_r+0x194>
    89f8:	f000 fb8c 	bl	9114 <__malloc_lock>
    89fc:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
    8a00:	f0c0 8293 	bcc.w	8f2a <_malloc_r+0x552>
    8a04:	0a73      	lsrs	r3, r6, #9
    8a06:	f000 80b8 	beq.w	8b7a <_malloc_r+0x1a2>
    8a0a:	2b04      	cmp	r3, #4
    8a0c:	f200 8179 	bhi.w	8d02 <_malloc_r+0x32a>
    8a10:	09b3      	lsrs	r3, r6, #6
    8a12:	f103 0039 	add.w	r0, r3, #57	; 0x39
    8a16:	f103 0e38 	add.w	lr, r3, #56	; 0x38
    8a1a:	00c3      	lsls	r3, r0, #3
    8a1c:	4fbf      	ldr	r7, [pc, #764]	; (8d1c <_malloc_r+0x344>)
    8a1e:	443b      	add	r3, r7
    8a20:	f1a3 0108 	sub.w	r1, r3, #8
    8a24:	685c      	ldr	r4, [r3, #4]
    8a26:	42a1      	cmp	r1, r4
    8a28:	d106      	bne.n	8a38 <_malloc_r+0x60>
    8a2a:	e00c      	b.n	8a46 <_malloc_r+0x6e>
    8a2c:	2a00      	cmp	r2, #0
    8a2e:	f280 80aa 	bge.w	8b86 <_malloc_r+0x1ae>
    8a32:	68e4      	ldr	r4, [r4, #12]
    8a34:	42a1      	cmp	r1, r4
    8a36:	d006      	beq.n	8a46 <_malloc_r+0x6e>
    8a38:	6863      	ldr	r3, [r4, #4]
    8a3a:	f023 0303 	bic.w	r3, r3, #3
    8a3e:	1b9a      	subs	r2, r3, r6
    8a40:	2a0f      	cmp	r2, #15
    8a42:	ddf3      	ble.n	8a2c <_malloc_r+0x54>
    8a44:	4670      	mov	r0, lr
    8a46:	693c      	ldr	r4, [r7, #16]
    8a48:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 8d30 <_malloc_r+0x358>
    8a4c:	4574      	cmp	r4, lr
    8a4e:	f000 81ab 	beq.w	8da8 <_malloc_r+0x3d0>
    8a52:	6863      	ldr	r3, [r4, #4]
    8a54:	f023 0303 	bic.w	r3, r3, #3
    8a58:	1b9a      	subs	r2, r3, r6
    8a5a:	2a0f      	cmp	r2, #15
    8a5c:	f300 8190 	bgt.w	8d80 <_malloc_r+0x3a8>
    8a60:	2a00      	cmp	r2, #0
    8a62:	f8c7 e014 	str.w	lr, [r7, #20]
    8a66:	f8c7 e010 	str.w	lr, [r7, #16]
    8a6a:	f280 809d 	bge.w	8ba8 <_malloc_r+0x1d0>
    8a6e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    8a72:	f080 8161 	bcs.w	8d38 <_malloc_r+0x360>
    8a76:	08db      	lsrs	r3, r3, #3
    8a78:	f103 0c01 	add.w	ip, r3, #1
    8a7c:	1099      	asrs	r1, r3, #2
    8a7e:	687a      	ldr	r2, [r7, #4]
    8a80:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
    8a84:	f8c4 8008 	str.w	r8, [r4, #8]
    8a88:	2301      	movs	r3, #1
    8a8a:	408b      	lsls	r3, r1
    8a8c:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
    8a90:	4313      	orrs	r3, r2
    8a92:	3908      	subs	r1, #8
    8a94:	60e1      	str	r1, [r4, #12]
    8a96:	607b      	str	r3, [r7, #4]
    8a98:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
    8a9c:	f8c8 400c 	str.w	r4, [r8, #12]
    8aa0:	1082      	asrs	r2, r0, #2
    8aa2:	2401      	movs	r4, #1
    8aa4:	4094      	lsls	r4, r2
    8aa6:	429c      	cmp	r4, r3
    8aa8:	f200 808b 	bhi.w	8bc2 <_malloc_r+0x1ea>
    8aac:	421c      	tst	r4, r3
    8aae:	d106      	bne.n	8abe <_malloc_r+0xe6>
    8ab0:	f020 0003 	bic.w	r0, r0, #3
    8ab4:	0064      	lsls	r4, r4, #1
    8ab6:	421c      	tst	r4, r3
    8ab8:	f100 0004 	add.w	r0, r0, #4
    8abc:	d0fa      	beq.n	8ab4 <_malloc_r+0xdc>
    8abe:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
    8ac2:	46cc      	mov	ip, r9
    8ac4:	4680      	mov	r8, r0
    8ac6:	f8dc 300c 	ldr.w	r3, [ip, #12]
    8aca:	459c      	cmp	ip, r3
    8acc:	d107      	bne.n	8ade <_malloc_r+0x106>
    8ace:	e16d      	b.n	8dac <_malloc_r+0x3d4>
    8ad0:	2a00      	cmp	r2, #0
    8ad2:	f280 817b 	bge.w	8dcc <_malloc_r+0x3f4>
    8ad6:	68db      	ldr	r3, [r3, #12]
    8ad8:	459c      	cmp	ip, r3
    8ada:	f000 8167 	beq.w	8dac <_malloc_r+0x3d4>
    8ade:	6859      	ldr	r1, [r3, #4]
    8ae0:	f021 0103 	bic.w	r1, r1, #3
    8ae4:	1b8a      	subs	r2, r1, r6
    8ae6:	2a0f      	cmp	r2, #15
    8ae8:	ddf2      	ble.n	8ad0 <_malloc_r+0xf8>
    8aea:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    8aee:	f8d3 8008 	ldr.w	r8, [r3, #8]
    8af2:	9300      	str	r3, [sp, #0]
    8af4:	199c      	adds	r4, r3, r6
    8af6:	4628      	mov	r0, r5
    8af8:	f046 0601 	orr.w	r6, r6, #1
    8afc:	f042 0501 	orr.w	r5, r2, #1
    8b00:	605e      	str	r6, [r3, #4]
    8b02:	f8c8 c00c 	str.w	ip, [r8, #12]
    8b06:	f8cc 8008 	str.w	r8, [ip, #8]
    8b0a:	617c      	str	r4, [r7, #20]
    8b0c:	613c      	str	r4, [r7, #16]
    8b0e:	f8c4 e00c 	str.w	lr, [r4, #12]
    8b12:	f8c4 e008 	str.w	lr, [r4, #8]
    8b16:	6065      	str	r5, [r4, #4]
    8b18:	505a      	str	r2, [r3, r1]
    8b1a:	f000 fb01 	bl	9120 <__malloc_unlock>
    8b1e:	9b00      	ldr	r3, [sp, #0]
    8b20:	f103 0408 	add.w	r4, r3, #8
    8b24:	e01e      	b.n	8b64 <_malloc_r+0x18c>
    8b26:	2910      	cmp	r1, #16
    8b28:	d820      	bhi.n	8b6c <_malloc_r+0x194>
    8b2a:	f000 faf3 	bl	9114 <__malloc_lock>
    8b2e:	2610      	movs	r6, #16
    8b30:	2318      	movs	r3, #24
    8b32:	2002      	movs	r0, #2
    8b34:	4f79      	ldr	r7, [pc, #484]	; (8d1c <_malloc_r+0x344>)
    8b36:	443b      	add	r3, r7
    8b38:	f1a3 0208 	sub.w	r2, r3, #8
    8b3c:	685c      	ldr	r4, [r3, #4]
    8b3e:	4294      	cmp	r4, r2
    8b40:	f000 813d 	beq.w	8dbe <_malloc_r+0x3e6>
    8b44:	6863      	ldr	r3, [r4, #4]
    8b46:	68e1      	ldr	r1, [r4, #12]
    8b48:	68a6      	ldr	r6, [r4, #8]
    8b4a:	f023 0303 	bic.w	r3, r3, #3
    8b4e:	4423      	add	r3, r4
    8b50:	4628      	mov	r0, r5
    8b52:	685a      	ldr	r2, [r3, #4]
    8b54:	60f1      	str	r1, [r6, #12]
    8b56:	f042 0201 	orr.w	r2, r2, #1
    8b5a:	608e      	str	r6, [r1, #8]
    8b5c:	605a      	str	r2, [r3, #4]
    8b5e:	f000 fadf 	bl	9120 <__malloc_unlock>
    8b62:	3408      	adds	r4, #8
    8b64:	4620      	mov	r0, r4
    8b66:	b003      	add	sp, #12
    8b68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8b6c:	2400      	movs	r4, #0
    8b6e:	230c      	movs	r3, #12
    8b70:	4620      	mov	r0, r4
    8b72:	602b      	str	r3, [r5, #0]
    8b74:	b003      	add	sp, #12
    8b76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8b7a:	2040      	movs	r0, #64	; 0x40
    8b7c:	f44f 7300 	mov.w	r3, #512	; 0x200
    8b80:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
    8b84:	e74a      	b.n	8a1c <_malloc_r+0x44>
    8b86:	4423      	add	r3, r4
    8b88:	68e1      	ldr	r1, [r4, #12]
    8b8a:	685a      	ldr	r2, [r3, #4]
    8b8c:	68a6      	ldr	r6, [r4, #8]
    8b8e:	f042 0201 	orr.w	r2, r2, #1
    8b92:	60f1      	str	r1, [r6, #12]
    8b94:	4628      	mov	r0, r5
    8b96:	608e      	str	r6, [r1, #8]
    8b98:	605a      	str	r2, [r3, #4]
    8b9a:	f000 fac1 	bl	9120 <__malloc_unlock>
    8b9e:	3408      	adds	r4, #8
    8ba0:	4620      	mov	r0, r4
    8ba2:	b003      	add	sp, #12
    8ba4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8ba8:	4423      	add	r3, r4
    8baa:	4628      	mov	r0, r5
    8bac:	685a      	ldr	r2, [r3, #4]
    8bae:	f042 0201 	orr.w	r2, r2, #1
    8bb2:	605a      	str	r2, [r3, #4]
    8bb4:	f000 fab4 	bl	9120 <__malloc_unlock>
    8bb8:	3408      	adds	r4, #8
    8bba:	4620      	mov	r0, r4
    8bbc:	b003      	add	sp, #12
    8bbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8bc2:	68bc      	ldr	r4, [r7, #8]
    8bc4:	6863      	ldr	r3, [r4, #4]
    8bc6:	f023 0803 	bic.w	r8, r3, #3
    8bca:	45b0      	cmp	r8, r6
    8bcc:	d304      	bcc.n	8bd8 <_malloc_r+0x200>
    8bce:	eba8 0306 	sub.w	r3, r8, r6
    8bd2:	2b0f      	cmp	r3, #15
    8bd4:	f300 8085 	bgt.w	8ce2 <_malloc_r+0x30a>
    8bd8:	f8df 9158 	ldr.w	r9, [pc, #344]	; 8d34 <_malloc_r+0x35c>
    8bdc:	4b50      	ldr	r3, [pc, #320]	; (8d20 <_malloc_r+0x348>)
    8bde:	f8d9 2000 	ldr.w	r2, [r9]
    8be2:	681b      	ldr	r3, [r3, #0]
    8be4:	3201      	adds	r2, #1
    8be6:	4433      	add	r3, r6
    8be8:	eb04 0a08 	add.w	sl, r4, r8
    8bec:	f000 8155 	beq.w	8e9a <_malloc_r+0x4c2>
    8bf0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
    8bf4:	330f      	adds	r3, #15
    8bf6:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
    8bfa:	f02b 0b0f 	bic.w	fp, fp, #15
    8bfe:	4659      	mov	r1, fp
    8c00:	4628      	mov	r0, r5
    8c02:	f000 fd8d 	bl	9720 <_sbrk_r>
    8c06:	1c41      	adds	r1, r0, #1
    8c08:	4602      	mov	r2, r0
    8c0a:	f000 80fc 	beq.w	8e06 <_malloc_r+0x42e>
    8c0e:	4582      	cmp	sl, r0
    8c10:	f200 80f7 	bhi.w	8e02 <_malloc_r+0x42a>
    8c14:	4b43      	ldr	r3, [pc, #268]	; (8d24 <_malloc_r+0x34c>)
    8c16:	6819      	ldr	r1, [r3, #0]
    8c18:	4459      	add	r1, fp
    8c1a:	6019      	str	r1, [r3, #0]
    8c1c:	f000 814d 	beq.w	8eba <_malloc_r+0x4e2>
    8c20:	f8d9 0000 	ldr.w	r0, [r9]
    8c24:	3001      	adds	r0, #1
    8c26:	bf1b      	ittet	ne
    8c28:	eba2 0a0a 	subne.w	sl, r2, sl
    8c2c:	4451      	addne	r1, sl
    8c2e:	f8c9 2000 	streq.w	r2, [r9]
    8c32:	6019      	strne	r1, [r3, #0]
    8c34:	f012 0107 	ands.w	r1, r2, #7
    8c38:	f000 8115 	beq.w	8e66 <_malloc_r+0x48e>
    8c3c:	f1c1 0008 	rsb	r0, r1, #8
    8c40:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
    8c44:	4402      	add	r2, r0
    8c46:	3108      	adds	r1, #8
    8c48:	eb02 090b 	add.w	r9, r2, fp
    8c4c:	f3c9 090b 	ubfx	r9, r9, #0, #12
    8c50:	eba1 0909 	sub.w	r9, r1, r9
    8c54:	4649      	mov	r1, r9
    8c56:	4628      	mov	r0, r5
    8c58:	9301      	str	r3, [sp, #4]
    8c5a:	9200      	str	r2, [sp, #0]
    8c5c:	f000 fd60 	bl	9720 <_sbrk_r>
    8c60:	1c43      	adds	r3, r0, #1
    8c62:	e89d 000c 	ldmia.w	sp, {r2, r3}
    8c66:	f000 8143 	beq.w	8ef0 <_malloc_r+0x518>
    8c6a:	1a80      	subs	r0, r0, r2
    8c6c:	4448      	add	r0, r9
    8c6e:	f040 0001 	orr.w	r0, r0, #1
    8c72:	6819      	ldr	r1, [r3, #0]
    8c74:	60ba      	str	r2, [r7, #8]
    8c76:	4449      	add	r1, r9
    8c78:	42bc      	cmp	r4, r7
    8c7a:	6050      	str	r0, [r2, #4]
    8c7c:	6019      	str	r1, [r3, #0]
    8c7e:	d017      	beq.n	8cb0 <_malloc_r+0x2d8>
    8c80:	f1b8 0f0f 	cmp.w	r8, #15
    8c84:	f240 80fb 	bls.w	8e7e <_malloc_r+0x4a6>
    8c88:	6860      	ldr	r0, [r4, #4]
    8c8a:	f1a8 020c 	sub.w	r2, r8, #12
    8c8e:	f022 0207 	bic.w	r2, r2, #7
    8c92:	eb04 0e02 	add.w	lr, r4, r2
    8c96:	f000 0001 	and.w	r0, r0, #1
    8c9a:	f04f 0c05 	mov.w	ip, #5
    8c9e:	4310      	orrs	r0, r2
    8ca0:	2a0f      	cmp	r2, #15
    8ca2:	6060      	str	r0, [r4, #4]
    8ca4:	f8ce c004 	str.w	ip, [lr, #4]
    8ca8:	f8ce c008 	str.w	ip, [lr, #8]
    8cac:	f200 8117 	bhi.w	8ede <_malloc_r+0x506>
    8cb0:	4b1d      	ldr	r3, [pc, #116]	; (8d28 <_malloc_r+0x350>)
    8cb2:	68bc      	ldr	r4, [r7, #8]
    8cb4:	681a      	ldr	r2, [r3, #0]
    8cb6:	4291      	cmp	r1, r2
    8cb8:	bf88      	it	hi
    8cba:	6019      	strhi	r1, [r3, #0]
    8cbc:	4b1b      	ldr	r3, [pc, #108]	; (8d2c <_malloc_r+0x354>)
    8cbe:	681a      	ldr	r2, [r3, #0]
    8cc0:	4291      	cmp	r1, r2
    8cc2:	6862      	ldr	r2, [r4, #4]
    8cc4:	bf88      	it	hi
    8cc6:	6019      	strhi	r1, [r3, #0]
    8cc8:	f022 0203 	bic.w	r2, r2, #3
    8ccc:	4296      	cmp	r6, r2
    8cce:	eba2 0306 	sub.w	r3, r2, r6
    8cd2:	d801      	bhi.n	8cd8 <_malloc_r+0x300>
    8cd4:	2b0f      	cmp	r3, #15
    8cd6:	dc04      	bgt.n	8ce2 <_malloc_r+0x30a>
    8cd8:	4628      	mov	r0, r5
    8cda:	f000 fa21 	bl	9120 <__malloc_unlock>
    8cde:	2400      	movs	r4, #0
    8ce0:	e740      	b.n	8b64 <_malloc_r+0x18c>
    8ce2:	19a2      	adds	r2, r4, r6
    8ce4:	f043 0301 	orr.w	r3, r3, #1
    8ce8:	f046 0601 	orr.w	r6, r6, #1
    8cec:	6066      	str	r6, [r4, #4]
    8cee:	4628      	mov	r0, r5
    8cf0:	60ba      	str	r2, [r7, #8]
    8cf2:	6053      	str	r3, [r2, #4]
    8cf4:	f000 fa14 	bl	9120 <__malloc_unlock>
    8cf8:	3408      	adds	r4, #8
    8cfa:	4620      	mov	r0, r4
    8cfc:	b003      	add	sp, #12
    8cfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8d02:	2b14      	cmp	r3, #20
    8d04:	d971      	bls.n	8dea <_malloc_r+0x412>
    8d06:	2b54      	cmp	r3, #84	; 0x54
    8d08:	f200 80a3 	bhi.w	8e52 <_malloc_r+0x47a>
    8d0c:	0b33      	lsrs	r3, r6, #12
    8d0e:	f103 006f 	add.w	r0, r3, #111	; 0x6f
    8d12:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
    8d16:	00c3      	lsls	r3, r0, #3
    8d18:	e680      	b.n	8a1c <_malloc_r+0x44>
    8d1a:	bf00      	nop
    8d1c:	20000474 	.word	0x20000474
    8d20:	20000a5c 	.word	0x20000a5c
    8d24:	20000a2c 	.word	0x20000a2c
    8d28:	20000a54 	.word	0x20000a54
    8d2c:	20000a58 	.word	0x20000a58
    8d30:	2000047c 	.word	0x2000047c
    8d34:	2000087c 	.word	0x2000087c
    8d38:	0a5a      	lsrs	r2, r3, #9
    8d3a:	2a04      	cmp	r2, #4
    8d3c:	d95b      	bls.n	8df6 <_malloc_r+0x41e>
    8d3e:	2a14      	cmp	r2, #20
    8d40:	f200 80ae 	bhi.w	8ea0 <_malloc_r+0x4c8>
    8d44:	f102 015c 	add.w	r1, r2, #92	; 0x5c
    8d48:	00c9      	lsls	r1, r1, #3
    8d4a:	325b      	adds	r2, #91	; 0x5b
    8d4c:	eb07 0c01 	add.w	ip, r7, r1
    8d50:	5879      	ldr	r1, [r7, r1]
    8d52:	f1ac 0c08 	sub.w	ip, ip, #8
    8d56:	458c      	cmp	ip, r1
    8d58:	f000 8088 	beq.w	8e6c <_malloc_r+0x494>
    8d5c:	684a      	ldr	r2, [r1, #4]
    8d5e:	f022 0203 	bic.w	r2, r2, #3
    8d62:	4293      	cmp	r3, r2
    8d64:	d273      	bcs.n	8e4e <_malloc_r+0x476>
    8d66:	6889      	ldr	r1, [r1, #8]
    8d68:	458c      	cmp	ip, r1
    8d6a:	d1f7      	bne.n	8d5c <_malloc_r+0x384>
    8d6c:	f8dc 200c 	ldr.w	r2, [ip, #12]
    8d70:	687b      	ldr	r3, [r7, #4]
    8d72:	60e2      	str	r2, [r4, #12]
    8d74:	f8c4 c008 	str.w	ip, [r4, #8]
    8d78:	6094      	str	r4, [r2, #8]
    8d7a:	f8cc 400c 	str.w	r4, [ip, #12]
    8d7e:	e68f      	b.n	8aa0 <_malloc_r+0xc8>
    8d80:	19a1      	adds	r1, r4, r6
    8d82:	f046 0c01 	orr.w	ip, r6, #1
    8d86:	f042 0601 	orr.w	r6, r2, #1
    8d8a:	f8c4 c004 	str.w	ip, [r4, #4]
    8d8e:	4628      	mov	r0, r5
    8d90:	6179      	str	r1, [r7, #20]
    8d92:	6139      	str	r1, [r7, #16]
    8d94:	f8c1 e00c 	str.w	lr, [r1, #12]
    8d98:	f8c1 e008 	str.w	lr, [r1, #8]
    8d9c:	604e      	str	r6, [r1, #4]
    8d9e:	50e2      	str	r2, [r4, r3]
    8da0:	f000 f9be 	bl	9120 <__malloc_unlock>
    8da4:	3408      	adds	r4, #8
    8da6:	e6dd      	b.n	8b64 <_malloc_r+0x18c>
    8da8:	687b      	ldr	r3, [r7, #4]
    8daa:	e679      	b.n	8aa0 <_malloc_r+0xc8>
    8dac:	f108 0801 	add.w	r8, r8, #1
    8db0:	f018 0f03 	tst.w	r8, #3
    8db4:	f10c 0c08 	add.w	ip, ip, #8
    8db8:	f47f ae85 	bne.w	8ac6 <_malloc_r+0xee>
    8dbc:	e02d      	b.n	8e1a <_malloc_r+0x442>
    8dbe:	68dc      	ldr	r4, [r3, #12]
    8dc0:	42a3      	cmp	r3, r4
    8dc2:	bf08      	it	eq
    8dc4:	3002      	addeq	r0, #2
    8dc6:	f43f ae3e 	beq.w	8a46 <_malloc_r+0x6e>
    8dca:	e6bb      	b.n	8b44 <_malloc_r+0x16c>
    8dcc:	4419      	add	r1, r3
    8dce:	461c      	mov	r4, r3
    8dd0:	684a      	ldr	r2, [r1, #4]
    8dd2:	68db      	ldr	r3, [r3, #12]
    8dd4:	f854 6f08 	ldr.w	r6, [r4, #8]!
    8dd8:	f042 0201 	orr.w	r2, r2, #1
    8ddc:	604a      	str	r2, [r1, #4]
    8dde:	4628      	mov	r0, r5
    8de0:	60f3      	str	r3, [r6, #12]
    8de2:	609e      	str	r6, [r3, #8]
    8de4:	f000 f99c 	bl	9120 <__malloc_unlock>
    8de8:	e6bc      	b.n	8b64 <_malloc_r+0x18c>
    8dea:	f103 005c 	add.w	r0, r3, #92	; 0x5c
    8dee:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
    8df2:	00c3      	lsls	r3, r0, #3
    8df4:	e612      	b.n	8a1c <_malloc_r+0x44>
    8df6:	099a      	lsrs	r2, r3, #6
    8df8:	f102 0139 	add.w	r1, r2, #57	; 0x39
    8dfc:	00c9      	lsls	r1, r1, #3
    8dfe:	3238      	adds	r2, #56	; 0x38
    8e00:	e7a4      	b.n	8d4c <_malloc_r+0x374>
    8e02:	42bc      	cmp	r4, r7
    8e04:	d054      	beq.n	8eb0 <_malloc_r+0x4d8>
    8e06:	68bc      	ldr	r4, [r7, #8]
    8e08:	6862      	ldr	r2, [r4, #4]
    8e0a:	f022 0203 	bic.w	r2, r2, #3
    8e0e:	e75d      	b.n	8ccc <_malloc_r+0x2f4>
    8e10:	f859 3908 	ldr.w	r3, [r9], #-8
    8e14:	4599      	cmp	r9, r3
    8e16:	f040 8086 	bne.w	8f26 <_malloc_r+0x54e>
    8e1a:	f010 0f03 	tst.w	r0, #3
    8e1e:	f100 30ff 	add.w	r0, r0, #4294967295
    8e22:	d1f5      	bne.n	8e10 <_malloc_r+0x438>
    8e24:	687b      	ldr	r3, [r7, #4]
    8e26:	ea23 0304 	bic.w	r3, r3, r4
    8e2a:	607b      	str	r3, [r7, #4]
    8e2c:	0064      	lsls	r4, r4, #1
    8e2e:	429c      	cmp	r4, r3
    8e30:	f63f aec7 	bhi.w	8bc2 <_malloc_r+0x1ea>
    8e34:	2c00      	cmp	r4, #0
    8e36:	f43f aec4 	beq.w	8bc2 <_malloc_r+0x1ea>
    8e3a:	421c      	tst	r4, r3
    8e3c:	4640      	mov	r0, r8
    8e3e:	f47f ae3e 	bne.w	8abe <_malloc_r+0xe6>
    8e42:	0064      	lsls	r4, r4, #1
    8e44:	421c      	tst	r4, r3
    8e46:	f100 0004 	add.w	r0, r0, #4
    8e4a:	d0fa      	beq.n	8e42 <_malloc_r+0x46a>
    8e4c:	e637      	b.n	8abe <_malloc_r+0xe6>
    8e4e:	468c      	mov	ip, r1
    8e50:	e78c      	b.n	8d6c <_malloc_r+0x394>
    8e52:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
    8e56:	d815      	bhi.n	8e84 <_malloc_r+0x4ac>
    8e58:	0bf3      	lsrs	r3, r6, #15
    8e5a:	f103 0078 	add.w	r0, r3, #120	; 0x78
    8e5e:	f103 0e77 	add.w	lr, r3, #119	; 0x77
    8e62:	00c3      	lsls	r3, r0, #3
    8e64:	e5da      	b.n	8a1c <_malloc_r+0x44>
    8e66:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    8e6a:	e6ed      	b.n	8c48 <_malloc_r+0x270>
    8e6c:	687b      	ldr	r3, [r7, #4]
    8e6e:	1092      	asrs	r2, r2, #2
    8e70:	2101      	movs	r1, #1
    8e72:	fa01 f202 	lsl.w	r2, r1, r2
    8e76:	4313      	orrs	r3, r2
    8e78:	607b      	str	r3, [r7, #4]
    8e7a:	4662      	mov	r2, ip
    8e7c:	e779      	b.n	8d72 <_malloc_r+0x39a>
    8e7e:	2301      	movs	r3, #1
    8e80:	6053      	str	r3, [r2, #4]
    8e82:	e729      	b.n	8cd8 <_malloc_r+0x300>
    8e84:	f240 5254 	movw	r2, #1364	; 0x554
    8e88:	4293      	cmp	r3, r2
    8e8a:	d822      	bhi.n	8ed2 <_malloc_r+0x4fa>
    8e8c:	0cb3      	lsrs	r3, r6, #18
    8e8e:	f103 007d 	add.w	r0, r3, #125	; 0x7d
    8e92:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
    8e96:	00c3      	lsls	r3, r0, #3
    8e98:	e5c0      	b.n	8a1c <_malloc_r+0x44>
    8e9a:	f103 0b10 	add.w	fp, r3, #16
    8e9e:	e6ae      	b.n	8bfe <_malloc_r+0x226>
    8ea0:	2a54      	cmp	r2, #84	; 0x54
    8ea2:	d829      	bhi.n	8ef8 <_malloc_r+0x520>
    8ea4:	0b1a      	lsrs	r2, r3, #12
    8ea6:	f102 016f 	add.w	r1, r2, #111	; 0x6f
    8eaa:	00c9      	lsls	r1, r1, #3
    8eac:	326e      	adds	r2, #110	; 0x6e
    8eae:	e74d      	b.n	8d4c <_malloc_r+0x374>
    8eb0:	4b20      	ldr	r3, [pc, #128]	; (8f34 <_malloc_r+0x55c>)
    8eb2:	6819      	ldr	r1, [r3, #0]
    8eb4:	4459      	add	r1, fp
    8eb6:	6019      	str	r1, [r3, #0]
    8eb8:	e6b2      	b.n	8c20 <_malloc_r+0x248>
    8eba:	f3ca 000b 	ubfx	r0, sl, #0, #12
    8ebe:	2800      	cmp	r0, #0
    8ec0:	f47f aeae 	bne.w	8c20 <_malloc_r+0x248>
    8ec4:	eb08 030b 	add.w	r3, r8, fp
    8ec8:	68ba      	ldr	r2, [r7, #8]
    8eca:	f043 0301 	orr.w	r3, r3, #1
    8ece:	6053      	str	r3, [r2, #4]
    8ed0:	e6ee      	b.n	8cb0 <_malloc_r+0x2d8>
    8ed2:	207f      	movs	r0, #127	; 0x7f
    8ed4:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
    8ed8:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
    8edc:	e59e      	b.n	8a1c <_malloc_r+0x44>
    8ede:	f104 0108 	add.w	r1, r4, #8
    8ee2:	4628      	mov	r0, r5
    8ee4:	9300      	str	r3, [sp, #0]
    8ee6:	f7ff fc7f 	bl	87e8 <_free_r>
    8eea:	9b00      	ldr	r3, [sp, #0]
    8eec:	6819      	ldr	r1, [r3, #0]
    8eee:	e6df      	b.n	8cb0 <_malloc_r+0x2d8>
    8ef0:	2001      	movs	r0, #1
    8ef2:	f04f 0900 	mov.w	r9, #0
    8ef6:	e6bc      	b.n	8c72 <_malloc_r+0x29a>
    8ef8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    8efc:	d805      	bhi.n	8f0a <_malloc_r+0x532>
    8efe:	0bda      	lsrs	r2, r3, #15
    8f00:	f102 0178 	add.w	r1, r2, #120	; 0x78
    8f04:	00c9      	lsls	r1, r1, #3
    8f06:	3277      	adds	r2, #119	; 0x77
    8f08:	e720      	b.n	8d4c <_malloc_r+0x374>
    8f0a:	f240 5154 	movw	r1, #1364	; 0x554
    8f0e:	428a      	cmp	r2, r1
    8f10:	d805      	bhi.n	8f1e <_malloc_r+0x546>
    8f12:	0c9a      	lsrs	r2, r3, #18
    8f14:	f102 017d 	add.w	r1, r2, #125	; 0x7d
    8f18:	00c9      	lsls	r1, r1, #3
    8f1a:	327c      	adds	r2, #124	; 0x7c
    8f1c:	e716      	b.n	8d4c <_malloc_r+0x374>
    8f1e:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
    8f22:	227e      	movs	r2, #126	; 0x7e
    8f24:	e712      	b.n	8d4c <_malloc_r+0x374>
    8f26:	687b      	ldr	r3, [r7, #4]
    8f28:	e780      	b.n	8e2c <_malloc_r+0x454>
    8f2a:	08f0      	lsrs	r0, r6, #3
    8f2c:	f106 0308 	add.w	r3, r6, #8
    8f30:	e600      	b.n	8b34 <_malloc_r+0x15c>
    8f32:	bf00      	nop
    8f34:	20000a2c 	.word	0x20000a2c
	...

00008f40 <memchr>:
    8f40:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    8f44:	2a10      	cmp	r2, #16
    8f46:	db2b      	blt.n	8fa0 <memchr+0x60>
    8f48:	f010 0f07 	tst.w	r0, #7
    8f4c:	d008      	beq.n	8f60 <memchr+0x20>
    8f4e:	f810 3b01 	ldrb.w	r3, [r0], #1
    8f52:	3a01      	subs	r2, #1
    8f54:	428b      	cmp	r3, r1
    8f56:	d02d      	beq.n	8fb4 <memchr+0x74>
    8f58:	f010 0f07 	tst.w	r0, #7
    8f5c:	b342      	cbz	r2, 8fb0 <memchr+0x70>
    8f5e:	d1f6      	bne.n	8f4e <memchr+0xe>
    8f60:	b4f0      	push	{r4, r5, r6, r7}
    8f62:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
    8f66:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
    8f6a:	f022 0407 	bic.w	r4, r2, #7
    8f6e:	f07f 0700 	mvns.w	r7, #0
    8f72:	2300      	movs	r3, #0
    8f74:	e8f0 5602 	ldrd	r5, r6, [r0], #8
    8f78:	3c08      	subs	r4, #8
    8f7a:	ea85 0501 	eor.w	r5, r5, r1
    8f7e:	ea86 0601 	eor.w	r6, r6, r1
    8f82:	fa85 f547 	uadd8	r5, r5, r7
    8f86:	faa3 f587 	sel	r5, r3, r7
    8f8a:	fa86 f647 	uadd8	r6, r6, r7
    8f8e:	faa5 f687 	sel	r6, r5, r7
    8f92:	b98e      	cbnz	r6, 8fb8 <memchr+0x78>
    8f94:	d1ee      	bne.n	8f74 <memchr+0x34>
    8f96:	bcf0      	pop	{r4, r5, r6, r7}
    8f98:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    8f9c:	f002 0207 	and.w	r2, r2, #7
    8fa0:	b132      	cbz	r2, 8fb0 <memchr+0x70>
    8fa2:	f810 3b01 	ldrb.w	r3, [r0], #1
    8fa6:	3a01      	subs	r2, #1
    8fa8:	ea83 0301 	eor.w	r3, r3, r1
    8fac:	b113      	cbz	r3, 8fb4 <memchr+0x74>
    8fae:	d1f8      	bne.n	8fa2 <memchr+0x62>
    8fb0:	2000      	movs	r0, #0
    8fb2:	4770      	bx	lr
    8fb4:	3801      	subs	r0, #1
    8fb6:	4770      	bx	lr
    8fb8:	2d00      	cmp	r5, #0
    8fba:	bf06      	itte	eq
    8fbc:	4635      	moveq	r5, r6
    8fbe:	3803      	subeq	r0, #3
    8fc0:	3807      	subne	r0, #7
    8fc2:	f015 0f01 	tst.w	r5, #1
    8fc6:	d107      	bne.n	8fd8 <memchr+0x98>
    8fc8:	3001      	adds	r0, #1
    8fca:	f415 7f80 	tst.w	r5, #256	; 0x100
    8fce:	bf02      	ittt	eq
    8fd0:	3001      	addeq	r0, #1
    8fd2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
    8fd6:	3001      	addeq	r0, #1
    8fd8:	bcf0      	pop	{r4, r5, r6, r7}
    8fda:	3801      	subs	r0, #1
    8fdc:	4770      	bx	lr
    8fde:	bf00      	nop

00008fe0 <memcpy>:
    8fe0:	4684      	mov	ip, r0
    8fe2:	ea41 0300 	orr.w	r3, r1, r0
    8fe6:	f013 0303 	ands.w	r3, r3, #3
    8fea:	d16d      	bne.n	90c8 <memcpy+0xe8>
    8fec:	3a40      	subs	r2, #64	; 0x40
    8fee:	d341      	bcc.n	9074 <memcpy+0x94>
    8ff0:	f851 3b04 	ldr.w	r3, [r1], #4
    8ff4:	f840 3b04 	str.w	r3, [r0], #4
    8ff8:	f851 3b04 	ldr.w	r3, [r1], #4
    8ffc:	f840 3b04 	str.w	r3, [r0], #4
    9000:	f851 3b04 	ldr.w	r3, [r1], #4
    9004:	f840 3b04 	str.w	r3, [r0], #4
    9008:	f851 3b04 	ldr.w	r3, [r1], #4
    900c:	f840 3b04 	str.w	r3, [r0], #4
    9010:	f851 3b04 	ldr.w	r3, [r1], #4
    9014:	f840 3b04 	str.w	r3, [r0], #4
    9018:	f851 3b04 	ldr.w	r3, [r1], #4
    901c:	f840 3b04 	str.w	r3, [r0], #4
    9020:	f851 3b04 	ldr.w	r3, [r1], #4
    9024:	f840 3b04 	str.w	r3, [r0], #4
    9028:	f851 3b04 	ldr.w	r3, [r1], #4
    902c:	f840 3b04 	str.w	r3, [r0], #4
    9030:	f851 3b04 	ldr.w	r3, [r1], #4
    9034:	f840 3b04 	str.w	r3, [r0], #4
    9038:	f851 3b04 	ldr.w	r3, [r1], #4
    903c:	f840 3b04 	str.w	r3, [r0], #4
    9040:	f851 3b04 	ldr.w	r3, [r1], #4
    9044:	f840 3b04 	str.w	r3, [r0], #4
    9048:	f851 3b04 	ldr.w	r3, [r1], #4
    904c:	f840 3b04 	str.w	r3, [r0], #4
    9050:	f851 3b04 	ldr.w	r3, [r1], #4
    9054:	f840 3b04 	str.w	r3, [r0], #4
    9058:	f851 3b04 	ldr.w	r3, [r1], #4
    905c:	f840 3b04 	str.w	r3, [r0], #4
    9060:	f851 3b04 	ldr.w	r3, [r1], #4
    9064:	f840 3b04 	str.w	r3, [r0], #4
    9068:	f851 3b04 	ldr.w	r3, [r1], #4
    906c:	f840 3b04 	str.w	r3, [r0], #4
    9070:	3a40      	subs	r2, #64	; 0x40
    9072:	d2bd      	bcs.n	8ff0 <memcpy+0x10>
    9074:	3230      	adds	r2, #48	; 0x30
    9076:	d311      	bcc.n	909c <memcpy+0xbc>
    9078:	f851 3b04 	ldr.w	r3, [r1], #4
    907c:	f840 3b04 	str.w	r3, [r0], #4
    9080:	f851 3b04 	ldr.w	r3, [r1], #4
    9084:	f840 3b04 	str.w	r3, [r0], #4
    9088:	f851 3b04 	ldr.w	r3, [r1], #4
    908c:	f840 3b04 	str.w	r3, [r0], #4
    9090:	f851 3b04 	ldr.w	r3, [r1], #4
    9094:	f840 3b04 	str.w	r3, [r0], #4
    9098:	3a10      	subs	r2, #16
    909a:	d2ed      	bcs.n	9078 <memcpy+0x98>
    909c:	320c      	adds	r2, #12
    909e:	d305      	bcc.n	90ac <memcpy+0xcc>
    90a0:	f851 3b04 	ldr.w	r3, [r1], #4
    90a4:	f840 3b04 	str.w	r3, [r0], #4
    90a8:	3a04      	subs	r2, #4
    90aa:	d2f9      	bcs.n	90a0 <memcpy+0xc0>
    90ac:	3204      	adds	r2, #4
    90ae:	d008      	beq.n	90c2 <memcpy+0xe2>
    90b0:	07d2      	lsls	r2, r2, #31
    90b2:	bf1c      	itt	ne
    90b4:	f811 3b01 	ldrbne.w	r3, [r1], #1
    90b8:	f800 3b01 	strbne.w	r3, [r0], #1
    90bc:	d301      	bcc.n	90c2 <memcpy+0xe2>
    90be:	880b      	ldrh	r3, [r1, #0]
    90c0:	8003      	strh	r3, [r0, #0]
    90c2:	4660      	mov	r0, ip
    90c4:	4770      	bx	lr
    90c6:	bf00      	nop
    90c8:	2a08      	cmp	r2, #8
    90ca:	d313      	bcc.n	90f4 <memcpy+0x114>
    90cc:	078b      	lsls	r3, r1, #30
    90ce:	d08d      	beq.n	8fec <memcpy+0xc>
    90d0:	f010 0303 	ands.w	r3, r0, #3
    90d4:	d08a      	beq.n	8fec <memcpy+0xc>
    90d6:	f1c3 0304 	rsb	r3, r3, #4
    90da:	1ad2      	subs	r2, r2, r3
    90dc:	07db      	lsls	r3, r3, #31
    90de:	bf1c      	itt	ne
    90e0:	f811 3b01 	ldrbne.w	r3, [r1], #1
    90e4:	f800 3b01 	strbne.w	r3, [r0], #1
    90e8:	d380      	bcc.n	8fec <memcpy+0xc>
    90ea:	f831 3b02 	ldrh.w	r3, [r1], #2
    90ee:	f820 3b02 	strh.w	r3, [r0], #2
    90f2:	e77b      	b.n	8fec <memcpy+0xc>
    90f4:	3a04      	subs	r2, #4
    90f6:	d3d9      	bcc.n	90ac <memcpy+0xcc>
    90f8:	3a01      	subs	r2, #1
    90fa:	f811 3b01 	ldrb.w	r3, [r1], #1
    90fe:	f800 3b01 	strb.w	r3, [r0], #1
    9102:	d2f9      	bcs.n	90f8 <memcpy+0x118>
    9104:	780b      	ldrb	r3, [r1, #0]
    9106:	7003      	strb	r3, [r0, #0]
    9108:	784b      	ldrb	r3, [r1, #1]
    910a:	7043      	strb	r3, [r0, #1]
    910c:	788b      	ldrb	r3, [r1, #2]
    910e:	7083      	strb	r3, [r0, #2]
    9110:	4660      	mov	r0, ip
    9112:	4770      	bx	lr

00009114 <__malloc_lock>:
    9114:	4801      	ldr	r0, [pc, #4]	; (911c <__malloc_lock+0x8>)
    9116:	f7ff bc5b 	b.w	89d0 <__retarget_lock_acquire_recursive>
    911a:	bf00      	nop
    911c:	20000dfc 	.word	0x20000dfc

00009120 <__malloc_unlock>:
    9120:	4801      	ldr	r0, [pc, #4]	; (9128 <__malloc_unlock+0x8>)
    9122:	f7ff bc57 	b.w	89d4 <__retarget_lock_release_recursive>
    9126:	bf00      	nop
    9128:	20000dfc 	.word	0x20000dfc

0000912c <_Balloc>:
    912c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
    912e:	b570      	push	{r4, r5, r6, lr}
    9130:	4605      	mov	r5, r0
    9132:	460c      	mov	r4, r1
    9134:	b14b      	cbz	r3, 914a <_Balloc+0x1e>
    9136:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
    913a:	b180      	cbz	r0, 915e <_Balloc+0x32>
    913c:	6802      	ldr	r2, [r0, #0]
    913e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
    9142:	2300      	movs	r3, #0
    9144:	6103      	str	r3, [r0, #16]
    9146:	60c3      	str	r3, [r0, #12]
    9148:	bd70      	pop	{r4, r5, r6, pc}
    914a:	2221      	movs	r2, #33	; 0x21
    914c:	2104      	movs	r1, #4
    914e:	f000 fbd9 	bl	9904 <_calloc_r>
    9152:	64e8      	str	r0, [r5, #76]	; 0x4c
    9154:	4603      	mov	r3, r0
    9156:	2800      	cmp	r0, #0
    9158:	d1ed      	bne.n	9136 <_Balloc+0xa>
    915a:	2000      	movs	r0, #0
    915c:	bd70      	pop	{r4, r5, r6, pc}
    915e:	2101      	movs	r1, #1
    9160:	fa01 f604 	lsl.w	r6, r1, r4
    9164:	1d72      	adds	r2, r6, #5
    9166:	4628      	mov	r0, r5
    9168:	0092      	lsls	r2, r2, #2
    916a:	f000 fbcb 	bl	9904 <_calloc_r>
    916e:	2800      	cmp	r0, #0
    9170:	d0f3      	beq.n	915a <_Balloc+0x2e>
    9172:	6044      	str	r4, [r0, #4]
    9174:	6086      	str	r6, [r0, #8]
    9176:	e7e4      	b.n	9142 <_Balloc+0x16>

00009178 <_Bfree>:
    9178:	b131      	cbz	r1, 9188 <_Bfree+0x10>
    917a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
    917c:	684a      	ldr	r2, [r1, #4]
    917e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    9182:	6008      	str	r0, [r1, #0]
    9184:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    9188:	4770      	bx	lr
    918a:	bf00      	nop

0000918c <__multadd>:
    918c:	b5f0      	push	{r4, r5, r6, r7, lr}
    918e:	690c      	ldr	r4, [r1, #16]
    9190:	b083      	sub	sp, #12
    9192:	460d      	mov	r5, r1
    9194:	4606      	mov	r6, r0
    9196:	f101 0e14 	add.w	lr, r1, #20
    919a:	2700      	movs	r7, #0
    919c:	f8de 0000 	ldr.w	r0, [lr]
    91a0:	b281      	uxth	r1, r0
    91a2:	fb02 3301 	mla	r3, r2, r1, r3
    91a6:	0c01      	lsrs	r1, r0, #16
    91a8:	0c18      	lsrs	r0, r3, #16
    91aa:	fb02 0101 	mla	r1, r2, r1, r0
    91ae:	b29b      	uxth	r3, r3
    91b0:	3701      	adds	r7, #1
    91b2:	eb03 4301 	add.w	r3, r3, r1, lsl #16
    91b6:	42bc      	cmp	r4, r7
    91b8:	f84e 3b04 	str.w	r3, [lr], #4
    91bc:	ea4f 4311 	mov.w	r3, r1, lsr #16
    91c0:	dcec      	bgt.n	919c <__multadd+0x10>
    91c2:	b13b      	cbz	r3, 91d4 <__multadd+0x48>
    91c4:	68aa      	ldr	r2, [r5, #8]
    91c6:	4294      	cmp	r4, r2
    91c8:	da07      	bge.n	91da <__multadd+0x4e>
    91ca:	eb05 0284 	add.w	r2, r5, r4, lsl #2
    91ce:	3401      	adds	r4, #1
    91d0:	6153      	str	r3, [r2, #20]
    91d2:	612c      	str	r4, [r5, #16]
    91d4:	4628      	mov	r0, r5
    91d6:	b003      	add	sp, #12
    91d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    91da:	6869      	ldr	r1, [r5, #4]
    91dc:	9301      	str	r3, [sp, #4]
    91de:	3101      	adds	r1, #1
    91e0:	4630      	mov	r0, r6
    91e2:	f7ff ffa3 	bl	912c <_Balloc>
    91e6:	692a      	ldr	r2, [r5, #16]
    91e8:	3202      	adds	r2, #2
    91ea:	f105 010c 	add.w	r1, r5, #12
    91ee:	4607      	mov	r7, r0
    91f0:	0092      	lsls	r2, r2, #2
    91f2:	300c      	adds	r0, #12
    91f4:	f7ff fef4 	bl	8fe0 <memcpy>
    91f8:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
    91fa:	6869      	ldr	r1, [r5, #4]
    91fc:	9b01      	ldr	r3, [sp, #4]
    91fe:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
    9202:	6028      	str	r0, [r5, #0]
    9204:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
    9208:	463d      	mov	r5, r7
    920a:	e7de      	b.n	91ca <__multadd+0x3e>

0000920c <__hi0bits>:
    920c:	0c02      	lsrs	r2, r0, #16
    920e:	0412      	lsls	r2, r2, #16
    9210:	4603      	mov	r3, r0
    9212:	b9b2      	cbnz	r2, 9242 <__hi0bits+0x36>
    9214:	0403      	lsls	r3, r0, #16
    9216:	2010      	movs	r0, #16
    9218:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
    921c:	bf04      	itt	eq
    921e:	021b      	lsleq	r3, r3, #8
    9220:	3008      	addeq	r0, #8
    9222:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
    9226:	bf04      	itt	eq
    9228:	011b      	lsleq	r3, r3, #4
    922a:	3004      	addeq	r0, #4
    922c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
    9230:	bf04      	itt	eq
    9232:	009b      	lsleq	r3, r3, #2
    9234:	3002      	addeq	r0, #2
    9236:	2b00      	cmp	r3, #0
    9238:	db02      	blt.n	9240 <__hi0bits+0x34>
    923a:	005b      	lsls	r3, r3, #1
    923c:	d403      	bmi.n	9246 <__hi0bits+0x3a>
    923e:	2020      	movs	r0, #32
    9240:	4770      	bx	lr
    9242:	2000      	movs	r0, #0
    9244:	e7e8      	b.n	9218 <__hi0bits+0xc>
    9246:	3001      	adds	r0, #1
    9248:	4770      	bx	lr
    924a:	bf00      	nop

0000924c <__lo0bits>:
    924c:	6803      	ldr	r3, [r0, #0]
    924e:	f013 0207 	ands.w	r2, r3, #7
    9252:	4601      	mov	r1, r0
    9254:	d007      	beq.n	9266 <__lo0bits+0x1a>
    9256:	07da      	lsls	r2, r3, #31
    9258:	d421      	bmi.n	929e <__lo0bits+0x52>
    925a:	0798      	lsls	r0, r3, #30
    925c:	d421      	bmi.n	92a2 <__lo0bits+0x56>
    925e:	089b      	lsrs	r3, r3, #2
    9260:	600b      	str	r3, [r1, #0]
    9262:	2002      	movs	r0, #2
    9264:	4770      	bx	lr
    9266:	b298      	uxth	r0, r3
    9268:	b198      	cbz	r0, 9292 <__lo0bits+0x46>
    926a:	4610      	mov	r0, r2
    926c:	f013 0fff 	tst.w	r3, #255	; 0xff
    9270:	bf04      	itt	eq
    9272:	0a1b      	lsreq	r3, r3, #8
    9274:	3008      	addeq	r0, #8
    9276:	071a      	lsls	r2, r3, #28
    9278:	bf04      	itt	eq
    927a:	091b      	lsreq	r3, r3, #4
    927c:	3004      	addeq	r0, #4
    927e:	079a      	lsls	r2, r3, #30
    9280:	bf04      	itt	eq
    9282:	089b      	lsreq	r3, r3, #2
    9284:	3002      	addeq	r0, #2
    9286:	07da      	lsls	r2, r3, #31
    9288:	d407      	bmi.n	929a <__lo0bits+0x4e>
    928a:	085b      	lsrs	r3, r3, #1
    928c:	d104      	bne.n	9298 <__lo0bits+0x4c>
    928e:	2020      	movs	r0, #32
    9290:	4770      	bx	lr
    9292:	0c1b      	lsrs	r3, r3, #16
    9294:	2010      	movs	r0, #16
    9296:	e7e9      	b.n	926c <__lo0bits+0x20>
    9298:	3001      	adds	r0, #1
    929a:	600b      	str	r3, [r1, #0]
    929c:	4770      	bx	lr
    929e:	2000      	movs	r0, #0
    92a0:	4770      	bx	lr
    92a2:	085b      	lsrs	r3, r3, #1
    92a4:	600b      	str	r3, [r1, #0]
    92a6:	2001      	movs	r0, #1
    92a8:	4770      	bx	lr
    92aa:	bf00      	nop

000092ac <__i2b>:
    92ac:	b510      	push	{r4, lr}
    92ae:	460c      	mov	r4, r1
    92b0:	2101      	movs	r1, #1
    92b2:	f7ff ff3b 	bl	912c <_Balloc>
    92b6:	2201      	movs	r2, #1
    92b8:	6144      	str	r4, [r0, #20]
    92ba:	6102      	str	r2, [r0, #16]
    92bc:	bd10      	pop	{r4, pc}
    92be:	bf00      	nop

000092c0 <__multiply>:
    92c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    92c4:	690c      	ldr	r4, [r1, #16]
    92c6:	6915      	ldr	r5, [r2, #16]
    92c8:	42ac      	cmp	r4, r5
    92ca:	b083      	sub	sp, #12
    92cc:	468b      	mov	fp, r1
    92ce:	4616      	mov	r6, r2
    92d0:	da04      	bge.n	92dc <__multiply+0x1c>
    92d2:	4622      	mov	r2, r4
    92d4:	46b3      	mov	fp, r6
    92d6:	462c      	mov	r4, r5
    92d8:	460e      	mov	r6, r1
    92da:	4615      	mov	r5, r2
    92dc:	f8db 3008 	ldr.w	r3, [fp, #8]
    92e0:	f8db 1004 	ldr.w	r1, [fp, #4]
    92e4:	eb04 0805 	add.w	r8, r4, r5
    92e8:	4598      	cmp	r8, r3
    92ea:	bfc8      	it	gt
    92ec:	3101      	addgt	r1, #1
    92ee:	f7ff ff1d 	bl	912c <_Balloc>
    92f2:	f100 0914 	add.w	r9, r0, #20
    92f6:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
    92fa:	45d1      	cmp	r9, sl
    92fc:	9000      	str	r0, [sp, #0]
    92fe:	d205      	bcs.n	930c <__multiply+0x4c>
    9300:	464b      	mov	r3, r9
    9302:	2100      	movs	r1, #0
    9304:	f843 1b04 	str.w	r1, [r3], #4
    9308:	459a      	cmp	sl, r3
    930a:	d8fb      	bhi.n	9304 <__multiply+0x44>
    930c:	f106 0c14 	add.w	ip, r6, #20
    9310:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
    9314:	f10b 0b14 	add.w	fp, fp, #20
    9318:	459c      	cmp	ip, r3
    931a:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
    931e:	d24c      	bcs.n	93ba <__multiply+0xfa>
    9320:	f8cd a004 	str.w	sl, [sp, #4]
    9324:	469a      	mov	sl, r3
    9326:	f8dc 5000 	ldr.w	r5, [ip]
    932a:	b2af      	uxth	r7, r5
    932c:	b1ef      	cbz	r7, 936a <__multiply+0xaa>
    932e:	2100      	movs	r1, #0
    9330:	464d      	mov	r5, r9
    9332:	465e      	mov	r6, fp
    9334:	460c      	mov	r4, r1
    9336:	f856 2b04 	ldr.w	r2, [r6], #4
    933a:	6828      	ldr	r0, [r5, #0]
    933c:	b293      	uxth	r3, r2
    933e:	b281      	uxth	r1, r0
    9340:	fb07 1303 	mla	r3, r7, r3, r1
    9344:	0c12      	lsrs	r2, r2, #16
    9346:	0c01      	lsrs	r1, r0, #16
    9348:	4423      	add	r3, r4
    934a:	fb07 1102 	mla	r1, r7, r2, r1
    934e:	eb01 4113 	add.w	r1, r1, r3, lsr #16
    9352:	b29b      	uxth	r3, r3
    9354:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    9358:	45b6      	cmp	lr, r6
    935a:	f845 3b04 	str.w	r3, [r5], #4
    935e:	ea4f 4411 	mov.w	r4, r1, lsr #16
    9362:	d8e8      	bhi.n	9336 <__multiply+0x76>
    9364:	602c      	str	r4, [r5, #0]
    9366:	f8dc 5000 	ldr.w	r5, [ip]
    936a:	0c2d      	lsrs	r5, r5, #16
    936c:	d01d      	beq.n	93aa <__multiply+0xea>
    936e:	f8d9 3000 	ldr.w	r3, [r9]
    9372:	4648      	mov	r0, r9
    9374:	461c      	mov	r4, r3
    9376:	4659      	mov	r1, fp
    9378:	2200      	movs	r2, #0
    937a:	880e      	ldrh	r6, [r1, #0]
    937c:	0c24      	lsrs	r4, r4, #16
    937e:	fb05 4406 	mla	r4, r5, r6, r4
    9382:	4422      	add	r2, r4
    9384:	b29b      	uxth	r3, r3
    9386:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    938a:	f840 3b04 	str.w	r3, [r0], #4
    938e:	f851 3b04 	ldr.w	r3, [r1], #4
    9392:	6804      	ldr	r4, [r0, #0]
    9394:	0c1b      	lsrs	r3, r3, #16
    9396:	b2a6      	uxth	r6, r4
    9398:	fb05 6303 	mla	r3, r5, r3, r6
    939c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
    93a0:	458e      	cmp	lr, r1
    93a2:	ea4f 4213 	mov.w	r2, r3, lsr #16
    93a6:	d8e8      	bhi.n	937a <__multiply+0xba>
    93a8:	6003      	str	r3, [r0, #0]
    93aa:	f10c 0c04 	add.w	ip, ip, #4
    93ae:	45e2      	cmp	sl, ip
    93b0:	f109 0904 	add.w	r9, r9, #4
    93b4:	d8b7      	bhi.n	9326 <__multiply+0x66>
    93b6:	f8dd a004 	ldr.w	sl, [sp, #4]
    93ba:	f1b8 0f00 	cmp.w	r8, #0
    93be:	dd0b      	ble.n	93d8 <__multiply+0x118>
    93c0:	f85a 3c04 	ldr.w	r3, [sl, #-4]
    93c4:	f1aa 0a04 	sub.w	sl, sl, #4
    93c8:	b11b      	cbz	r3, 93d2 <__multiply+0x112>
    93ca:	e005      	b.n	93d8 <__multiply+0x118>
    93cc:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
    93d0:	b913      	cbnz	r3, 93d8 <__multiply+0x118>
    93d2:	f1b8 0801 	subs.w	r8, r8, #1
    93d6:	d1f9      	bne.n	93cc <__multiply+0x10c>
    93d8:	9800      	ldr	r0, [sp, #0]
    93da:	f8c0 8010 	str.w	r8, [r0, #16]
    93de:	b003      	add	sp, #12
    93e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

000093e4 <__pow5mult>:
    93e4:	f012 0303 	ands.w	r3, r2, #3
    93e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    93ec:	4614      	mov	r4, r2
    93ee:	4607      	mov	r7, r0
    93f0:	d12e      	bne.n	9450 <__pow5mult+0x6c>
    93f2:	460d      	mov	r5, r1
    93f4:	10a4      	asrs	r4, r4, #2
    93f6:	d01c      	beq.n	9432 <__pow5mult+0x4e>
    93f8:	6cbe      	ldr	r6, [r7, #72]	; 0x48
    93fa:	b396      	cbz	r6, 9462 <__pow5mult+0x7e>
    93fc:	07e3      	lsls	r3, r4, #31
    93fe:	f04f 0800 	mov.w	r8, #0
    9402:	d406      	bmi.n	9412 <__pow5mult+0x2e>
    9404:	1064      	asrs	r4, r4, #1
    9406:	d014      	beq.n	9432 <__pow5mult+0x4e>
    9408:	6830      	ldr	r0, [r6, #0]
    940a:	b1a8      	cbz	r0, 9438 <__pow5mult+0x54>
    940c:	4606      	mov	r6, r0
    940e:	07e3      	lsls	r3, r4, #31
    9410:	d5f8      	bpl.n	9404 <__pow5mult+0x20>
    9412:	4632      	mov	r2, r6
    9414:	4629      	mov	r1, r5
    9416:	4638      	mov	r0, r7
    9418:	f7ff ff52 	bl	92c0 <__multiply>
    941c:	b1b5      	cbz	r5, 944c <__pow5mult+0x68>
    941e:	686a      	ldr	r2, [r5, #4]
    9420:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    9422:	1064      	asrs	r4, r4, #1
    9424:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    9428:	6029      	str	r1, [r5, #0]
    942a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
    942e:	4605      	mov	r5, r0
    9430:	d1ea      	bne.n	9408 <__pow5mult+0x24>
    9432:	4628      	mov	r0, r5
    9434:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9438:	4632      	mov	r2, r6
    943a:	4631      	mov	r1, r6
    943c:	4638      	mov	r0, r7
    943e:	f7ff ff3f 	bl	92c0 <__multiply>
    9442:	6030      	str	r0, [r6, #0]
    9444:	f8c0 8000 	str.w	r8, [r0]
    9448:	4606      	mov	r6, r0
    944a:	e7e0      	b.n	940e <__pow5mult+0x2a>
    944c:	4605      	mov	r5, r0
    944e:	e7d9      	b.n	9404 <__pow5mult+0x20>
    9450:	1e5a      	subs	r2, r3, #1
    9452:	4d0b      	ldr	r5, [pc, #44]	; (9480 <__pow5mult+0x9c>)
    9454:	2300      	movs	r3, #0
    9456:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
    945a:	f7ff fe97 	bl	918c <__multadd>
    945e:	4605      	mov	r5, r0
    9460:	e7c8      	b.n	93f4 <__pow5mult+0x10>
    9462:	2101      	movs	r1, #1
    9464:	4638      	mov	r0, r7
    9466:	f7ff fe61 	bl	912c <_Balloc>
    946a:	f240 2171 	movw	r1, #625	; 0x271
    946e:	2201      	movs	r2, #1
    9470:	2300      	movs	r3, #0
    9472:	6141      	str	r1, [r0, #20]
    9474:	6102      	str	r2, [r0, #16]
    9476:	4606      	mov	r6, r0
    9478:	64b8      	str	r0, [r7, #72]	; 0x48
    947a:	6003      	str	r3, [r0, #0]
    947c:	e7be      	b.n	93fc <__pow5mult+0x18>
    947e:	bf00      	nop
    9480:	0000a3c8 	.word	0x0000a3c8

00009484 <__lshift>:
    9484:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    9488:	4691      	mov	r9, r2
    948a:	690a      	ldr	r2, [r1, #16]
    948c:	688b      	ldr	r3, [r1, #8]
    948e:	ea4f 1469 	mov.w	r4, r9, asr #5
    9492:	eb04 0802 	add.w	r8, r4, r2
    9496:	f108 0501 	add.w	r5, r8, #1
    949a:	429d      	cmp	r5, r3
    949c:	460e      	mov	r6, r1
    949e:	4607      	mov	r7, r0
    94a0:	6849      	ldr	r1, [r1, #4]
    94a2:	dd04      	ble.n	94ae <__lshift+0x2a>
    94a4:	005b      	lsls	r3, r3, #1
    94a6:	429d      	cmp	r5, r3
    94a8:	f101 0101 	add.w	r1, r1, #1
    94ac:	dcfa      	bgt.n	94a4 <__lshift+0x20>
    94ae:	4638      	mov	r0, r7
    94b0:	f7ff fe3c 	bl	912c <_Balloc>
    94b4:	2c00      	cmp	r4, #0
    94b6:	f100 0314 	add.w	r3, r0, #20
    94ba:	dd06      	ble.n	94ca <__lshift+0x46>
    94bc:	eb03 0284 	add.w	r2, r3, r4, lsl #2
    94c0:	2100      	movs	r1, #0
    94c2:	f843 1b04 	str.w	r1, [r3], #4
    94c6:	429a      	cmp	r2, r3
    94c8:	d1fb      	bne.n	94c2 <__lshift+0x3e>
    94ca:	6934      	ldr	r4, [r6, #16]
    94cc:	f106 0114 	add.w	r1, r6, #20
    94d0:	f019 091f 	ands.w	r9, r9, #31
    94d4:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
    94d8:	d01d      	beq.n	9516 <__lshift+0x92>
    94da:	f1c9 0c20 	rsb	ip, r9, #32
    94de:	2200      	movs	r2, #0
    94e0:	680c      	ldr	r4, [r1, #0]
    94e2:	fa04 f409 	lsl.w	r4, r4, r9
    94e6:	4314      	orrs	r4, r2
    94e8:	f843 4b04 	str.w	r4, [r3], #4
    94ec:	f851 2b04 	ldr.w	r2, [r1], #4
    94f0:	458e      	cmp	lr, r1
    94f2:	fa22 f20c 	lsr.w	r2, r2, ip
    94f6:	d8f3      	bhi.n	94e0 <__lshift+0x5c>
    94f8:	601a      	str	r2, [r3, #0]
    94fa:	b10a      	cbz	r2, 9500 <__lshift+0x7c>
    94fc:	f108 0502 	add.w	r5, r8, #2
    9500:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    9502:	6872      	ldr	r2, [r6, #4]
    9504:	3d01      	subs	r5, #1
    9506:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    950a:	6105      	str	r5, [r0, #16]
    950c:	6031      	str	r1, [r6, #0]
    950e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
    9512:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    9516:	3b04      	subs	r3, #4
    9518:	f851 2b04 	ldr.w	r2, [r1], #4
    951c:	f843 2f04 	str.w	r2, [r3, #4]!
    9520:	458e      	cmp	lr, r1
    9522:	d8f9      	bhi.n	9518 <__lshift+0x94>
    9524:	e7ec      	b.n	9500 <__lshift+0x7c>
    9526:	bf00      	nop

00009528 <__mcmp>:
    9528:	b430      	push	{r4, r5}
    952a:	690b      	ldr	r3, [r1, #16]
    952c:	4605      	mov	r5, r0
    952e:	6900      	ldr	r0, [r0, #16]
    9530:	1ac0      	subs	r0, r0, r3
    9532:	d10f      	bne.n	9554 <__mcmp+0x2c>
    9534:	009b      	lsls	r3, r3, #2
    9536:	3514      	adds	r5, #20
    9538:	3114      	adds	r1, #20
    953a:	4419      	add	r1, r3
    953c:	442b      	add	r3, r5
    953e:	e001      	b.n	9544 <__mcmp+0x1c>
    9540:	429d      	cmp	r5, r3
    9542:	d207      	bcs.n	9554 <__mcmp+0x2c>
    9544:	f853 4d04 	ldr.w	r4, [r3, #-4]!
    9548:	f851 2d04 	ldr.w	r2, [r1, #-4]!
    954c:	4294      	cmp	r4, r2
    954e:	d0f7      	beq.n	9540 <__mcmp+0x18>
    9550:	d302      	bcc.n	9558 <__mcmp+0x30>
    9552:	2001      	movs	r0, #1
    9554:	bc30      	pop	{r4, r5}
    9556:	4770      	bx	lr
    9558:	f04f 30ff 	mov.w	r0, #4294967295
    955c:	e7fa      	b.n	9554 <__mcmp+0x2c>
    955e:	bf00      	nop

00009560 <__mdiff>:
    9560:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9564:	690f      	ldr	r7, [r1, #16]
    9566:	460e      	mov	r6, r1
    9568:	6911      	ldr	r1, [r2, #16]
    956a:	1a7f      	subs	r7, r7, r1
    956c:	2f00      	cmp	r7, #0
    956e:	4690      	mov	r8, r2
    9570:	d117      	bne.n	95a2 <__mdiff+0x42>
    9572:	0089      	lsls	r1, r1, #2
    9574:	f106 0514 	add.w	r5, r6, #20
    9578:	f102 0e14 	add.w	lr, r2, #20
    957c:	186b      	adds	r3, r5, r1
    957e:	4471      	add	r1, lr
    9580:	e001      	b.n	9586 <__mdiff+0x26>
    9582:	429d      	cmp	r5, r3
    9584:	d25c      	bcs.n	9640 <__mdiff+0xe0>
    9586:	f853 2d04 	ldr.w	r2, [r3, #-4]!
    958a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
    958e:	42a2      	cmp	r2, r4
    9590:	d0f7      	beq.n	9582 <__mdiff+0x22>
    9592:	d25e      	bcs.n	9652 <__mdiff+0xf2>
    9594:	4633      	mov	r3, r6
    9596:	462c      	mov	r4, r5
    9598:	4646      	mov	r6, r8
    959a:	4675      	mov	r5, lr
    959c:	4698      	mov	r8, r3
    959e:	2701      	movs	r7, #1
    95a0:	e005      	b.n	95ae <__mdiff+0x4e>
    95a2:	db58      	blt.n	9656 <__mdiff+0xf6>
    95a4:	f106 0514 	add.w	r5, r6, #20
    95a8:	f108 0414 	add.w	r4, r8, #20
    95ac:	2700      	movs	r7, #0
    95ae:	6871      	ldr	r1, [r6, #4]
    95b0:	f7ff fdbc 	bl	912c <_Balloc>
    95b4:	f8d8 3010 	ldr.w	r3, [r8, #16]
    95b8:	6936      	ldr	r6, [r6, #16]
    95ba:	60c7      	str	r7, [r0, #12]
    95bc:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
    95c0:	46a6      	mov	lr, r4
    95c2:	eb05 0786 	add.w	r7, r5, r6, lsl #2
    95c6:	f100 0414 	add.w	r4, r0, #20
    95ca:	2300      	movs	r3, #0
    95cc:	f85e 1b04 	ldr.w	r1, [lr], #4
    95d0:	f855 8b04 	ldr.w	r8, [r5], #4
    95d4:	b28a      	uxth	r2, r1
    95d6:	fa13 f388 	uxtah	r3, r3, r8
    95da:	0c09      	lsrs	r1, r1, #16
    95dc:	1a9a      	subs	r2, r3, r2
    95de:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
    95e2:	eb03 4322 	add.w	r3, r3, r2, asr #16
    95e6:	b292      	uxth	r2, r2
    95e8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
    95ec:	45f4      	cmp	ip, lr
    95ee:	f844 2b04 	str.w	r2, [r4], #4
    95f2:	ea4f 4323 	mov.w	r3, r3, asr #16
    95f6:	d8e9      	bhi.n	95cc <__mdiff+0x6c>
    95f8:	42af      	cmp	r7, r5
    95fa:	d917      	bls.n	962c <__mdiff+0xcc>
    95fc:	46a4      	mov	ip, r4
    95fe:	46ae      	mov	lr, r5
    9600:	f85e 2b04 	ldr.w	r2, [lr], #4
    9604:	fa13 f382 	uxtah	r3, r3, r2
    9608:	1419      	asrs	r1, r3, #16
    960a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
    960e:	b29b      	uxth	r3, r3
    9610:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
    9614:	4577      	cmp	r7, lr
    9616:	f84c 2b04 	str.w	r2, [ip], #4
    961a:	ea4f 4321 	mov.w	r3, r1, asr #16
    961e:	d8ef      	bhi.n	9600 <__mdiff+0xa0>
    9620:	43ed      	mvns	r5, r5
    9622:	442f      	add	r7, r5
    9624:	f027 0703 	bic.w	r7, r7, #3
    9628:	3704      	adds	r7, #4
    962a:	443c      	add	r4, r7
    962c:	3c04      	subs	r4, #4
    962e:	b922      	cbnz	r2, 963a <__mdiff+0xda>
    9630:	f854 3d04 	ldr.w	r3, [r4, #-4]!
    9634:	3e01      	subs	r6, #1
    9636:	2b00      	cmp	r3, #0
    9638:	d0fa      	beq.n	9630 <__mdiff+0xd0>
    963a:	6106      	str	r6, [r0, #16]
    963c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9640:	2100      	movs	r1, #0
    9642:	f7ff fd73 	bl	912c <_Balloc>
    9646:	2201      	movs	r2, #1
    9648:	2300      	movs	r3, #0
    964a:	6102      	str	r2, [r0, #16]
    964c:	6143      	str	r3, [r0, #20]
    964e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9652:	4674      	mov	r4, lr
    9654:	e7ab      	b.n	95ae <__mdiff+0x4e>
    9656:	4633      	mov	r3, r6
    9658:	f106 0414 	add.w	r4, r6, #20
    965c:	f102 0514 	add.w	r5, r2, #20
    9660:	4616      	mov	r6, r2
    9662:	2701      	movs	r7, #1
    9664:	4698      	mov	r8, r3
    9666:	e7a2      	b.n	95ae <__mdiff+0x4e>

00009668 <__d2b>:
    9668:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    966c:	b082      	sub	sp, #8
    966e:	2101      	movs	r1, #1
    9670:	461c      	mov	r4, r3
    9672:	f3c3 570a 	ubfx	r7, r3, #20, #11
    9676:	4615      	mov	r5, r2
    9678:	9e08      	ldr	r6, [sp, #32]
    967a:	f7ff fd57 	bl	912c <_Balloc>
    967e:	f3c4 0413 	ubfx	r4, r4, #0, #20
    9682:	4680      	mov	r8, r0
    9684:	b10f      	cbz	r7, 968a <__d2b+0x22>
    9686:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
    968a:	9401      	str	r4, [sp, #4]
    968c:	b31d      	cbz	r5, 96d6 <__d2b+0x6e>
    968e:	a802      	add	r0, sp, #8
    9690:	f840 5d08 	str.w	r5, [r0, #-8]!
    9694:	f7ff fdda 	bl	924c <__lo0bits>
    9698:	2800      	cmp	r0, #0
    969a:	d134      	bne.n	9706 <__d2b+0x9e>
    969c:	e89d 000c 	ldmia.w	sp, {r2, r3}
    96a0:	f8c8 2014 	str.w	r2, [r8, #20]
    96a4:	2b00      	cmp	r3, #0
    96a6:	bf0c      	ite	eq
    96a8:	2101      	moveq	r1, #1
    96aa:	2102      	movne	r1, #2
    96ac:	f8c8 3018 	str.w	r3, [r8, #24]
    96b0:	f8c8 1010 	str.w	r1, [r8, #16]
    96b4:	b9df      	cbnz	r7, 96ee <__d2b+0x86>
    96b6:	eb08 0381 	add.w	r3, r8, r1, lsl #2
    96ba:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
    96be:	6030      	str	r0, [r6, #0]
    96c0:	6918      	ldr	r0, [r3, #16]
    96c2:	f7ff fda3 	bl	920c <__hi0bits>
    96c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    96c8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
    96cc:	6018      	str	r0, [r3, #0]
    96ce:	4640      	mov	r0, r8
    96d0:	b002      	add	sp, #8
    96d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    96d6:	a801      	add	r0, sp, #4
    96d8:	f7ff fdb8 	bl	924c <__lo0bits>
    96dc:	9b01      	ldr	r3, [sp, #4]
    96de:	f8c8 3014 	str.w	r3, [r8, #20]
    96e2:	2101      	movs	r1, #1
    96e4:	3020      	adds	r0, #32
    96e6:	f8c8 1010 	str.w	r1, [r8, #16]
    96ea:	2f00      	cmp	r7, #0
    96ec:	d0e3      	beq.n	96b6 <__d2b+0x4e>
    96ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
    96f0:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
    96f4:	4407      	add	r7, r0
    96f6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
    96fa:	6037      	str	r7, [r6, #0]
    96fc:	6018      	str	r0, [r3, #0]
    96fe:	4640      	mov	r0, r8
    9700:	b002      	add	sp, #8
    9702:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9706:	e89d 000a 	ldmia.w	sp, {r1, r3}
    970a:	f1c0 0220 	rsb	r2, r0, #32
    970e:	fa03 f202 	lsl.w	r2, r3, r2
    9712:	430a      	orrs	r2, r1
    9714:	40c3      	lsrs	r3, r0
    9716:	9301      	str	r3, [sp, #4]
    9718:	f8c8 2014 	str.w	r2, [r8, #20]
    971c:	e7c2      	b.n	96a4 <__d2b+0x3c>
    971e:	bf00      	nop

00009720 <_sbrk_r>:
    9720:	b538      	push	{r3, r4, r5, lr}
    9722:	4c07      	ldr	r4, [pc, #28]	; (9740 <_sbrk_r+0x20>)
    9724:	2300      	movs	r3, #0
    9726:	4605      	mov	r5, r0
    9728:	4608      	mov	r0, r1
    972a:	6023      	str	r3, [r4, #0]
    972c:	f7f7 ff44 	bl	15b8 <_sbrk>
    9730:	1c43      	adds	r3, r0, #1
    9732:	d000      	beq.n	9736 <_sbrk_r+0x16>
    9734:	bd38      	pop	{r3, r4, r5, pc}
    9736:	6823      	ldr	r3, [r4, #0]
    9738:	2b00      	cmp	r3, #0
    973a:	d0fb      	beq.n	9734 <_sbrk_r+0x14>
    973c:	602b      	str	r3, [r5, #0]
    973e:	bd38      	pop	{r3, r4, r5, pc}
    9740:	20000e10 	.word	0x20000e10

00009744 <__ssprint_r>:
    9744:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9748:	6893      	ldr	r3, [r2, #8]
    974a:	b083      	sub	sp, #12
    974c:	4690      	mov	r8, r2
    974e:	2b00      	cmp	r3, #0
    9750:	d070      	beq.n	9834 <__ssprint_r+0xf0>
    9752:	4682      	mov	sl, r0
    9754:	460c      	mov	r4, r1
    9756:	6817      	ldr	r7, [r2, #0]
    9758:	688d      	ldr	r5, [r1, #8]
    975a:	6808      	ldr	r0, [r1, #0]
    975c:	e042      	b.n	97e4 <__ssprint_r+0xa0>
    975e:	89a3      	ldrh	r3, [r4, #12]
    9760:	f413 6f90 	tst.w	r3, #1152	; 0x480
    9764:	d02e      	beq.n	97c4 <__ssprint_r+0x80>
    9766:	6965      	ldr	r5, [r4, #20]
    9768:	6921      	ldr	r1, [r4, #16]
    976a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    976e:	eba0 0b01 	sub.w	fp, r0, r1
    9772:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
    9776:	f10b 0001 	add.w	r0, fp, #1
    977a:	106d      	asrs	r5, r5, #1
    977c:	4430      	add	r0, r6
    977e:	42a8      	cmp	r0, r5
    9780:	462a      	mov	r2, r5
    9782:	bf84      	itt	hi
    9784:	4605      	movhi	r5, r0
    9786:	462a      	movhi	r2, r5
    9788:	055b      	lsls	r3, r3, #21
    978a:	d538      	bpl.n	97fe <__ssprint_r+0xba>
    978c:	4611      	mov	r1, r2
    978e:	4650      	mov	r0, sl
    9790:	f7ff f922 	bl	89d8 <_malloc_r>
    9794:	2800      	cmp	r0, #0
    9796:	d03c      	beq.n	9812 <__ssprint_r+0xce>
    9798:	465a      	mov	r2, fp
    979a:	6921      	ldr	r1, [r4, #16]
    979c:	9001      	str	r0, [sp, #4]
    979e:	f7ff fc1f 	bl	8fe0 <memcpy>
    97a2:	89a2      	ldrh	r2, [r4, #12]
    97a4:	9b01      	ldr	r3, [sp, #4]
    97a6:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    97aa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    97ae:	81a2      	strh	r2, [r4, #12]
    97b0:	eba5 020b 	sub.w	r2, r5, fp
    97b4:	eb03 000b 	add.w	r0, r3, fp
    97b8:	6165      	str	r5, [r4, #20]
    97ba:	6123      	str	r3, [r4, #16]
    97bc:	6020      	str	r0, [r4, #0]
    97be:	60a2      	str	r2, [r4, #8]
    97c0:	4635      	mov	r5, r6
    97c2:	46b3      	mov	fp, r6
    97c4:	465a      	mov	r2, fp
    97c6:	4649      	mov	r1, r9
    97c8:	f000 f8e2 	bl	9990 <memmove>
    97cc:	f8d8 3008 	ldr.w	r3, [r8, #8]
    97d0:	68a2      	ldr	r2, [r4, #8]
    97d2:	6820      	ldr	r0, [r4, #0]
    97d4:	1b55      	subs	r5, r2, r5
    97d6:	4458      	add	r0, fp
    97d8:	1b9e      	subs	r6, r3, r6
    97da:	60a5      	str	r5, [r4, #8]
    97dc:	6020      	str	r0, [r4, #0]
    97de:	f8c8 6008 	str.w	r6, [r8, #8]
    97e2:	b33e      	cbz	r6, 9834 <__ssprint_r+0xf0>
    97e4:	687e      	ldr	r6, [r7, #4]
    97e6:	463b      	mov	r3, r7
    97e8:	3708      	adds	r7, #8
    97ea:	2e00      	cmp	r6, #0
    97ec:	d0fa      	beq.n	97e4 <__ssprint_r+0xa0>
    97ee:	42ae      	cmp	r6, r5
    97f0:	f8d3 9000 	ldr.w	r9, [r3]
    97f4:	46ab      	mov	fp, r5
    97f6:	d2b2      	bcs.n	975e <__ssprint_r+0x1a>
    97f8:	4635      	mov	r5, r6
    97fa:	46b3      	mov	fp, r6
    97fc:	e7e2      	b.n	97c4 <__ssprint_r+0x80>
    97fe:	4650      	mov	r0, sl
    9800:	f000 f92a 	bl	9a58 <_realloc_r>
    9804:	4603      	mov	r3, r0
    9806:	2800      	cmp	r0, #0
    9808:	d1d2      	bne.n	97b0 <__ssprint_r+0x6c>
    980a:	6921      	ldr	r1, [r4, #16]
    980c:	4650      	mov	r0, sl
    980e:	f7fe ffeb 	bl	87e8 <_free_r>
    9812:	230c      	movs	r3, #12
    9814:	f8ca 3000 	str.w	r3, [sl]
    9818:	89a3      	ldrh	r3, [r4, #12]
    981a:	2200      	movs	r2, #0
    981c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    9820:	f04f 30ff 	mov.w	r0, #4294967295
    9824:	81a3      	strh	r3, [r4, #12]
    9826:	f8c8 2008 	str.w	r2, [r8, #8]
    982a:	f8c8 2004 	str.w	r2, [r8, #4]
    982e:	b003      	add	sp, #12
    9830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9834:	2000      	movs	r0, #0
    9836:	f8c8 0004 	str.w	r0, [r8, #4]
    983a:	b003      	add	sp, #12
    983c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00009840 <__register_exitproc>:
    9840:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    9844:	4d2c      	ldr	r5, [pc, #176]	; (98f8 <__register_exitproc+0xb8>)
    9846:	4606      	mov	r6, r0
    9848:	6828      	ldr	r0, [r5, #0]
    984a:	4698      	mov	r8, r3
    984c:	460f      	mov	r7, r1
    984e:	4691      	mov	r9, r2
    9850:	f7ff f8be 	bl	89d0 <__retarget_lock_acquire_recursive>
    9854:	4b29      	ldr	r3, [pc, #164]	; (98fc <__register_exitproc+0xbc>)
    9856:	681c      	ldr	r4, [r3, #0]
    9858:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
    985c:	2b00      	cmp	r3, #0
    985e:	d03e      	beq.n	98de <__register_exitproc+0x9e>
    9860:	685a      	ldr	r2, [r3, #4]
    9862:	2a1f      	cmp	r2, #31
    9864:	dc1c      	bgt.n	98a0 <__register_exitproc+0x60>
    9866:	f102 0e01 	add.w	lr, r2, #1
    986a:	b176      	cbz	r6, 988a <__register_exitproc+0x4a>
    986c:	eb03 0182 	add.w	r1, r3, r2, lsl #2
    9870:	2401      	movs	r4, #1
    9872:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
    9876:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
    987a:	4094      	lsls	r4, r2
    987c:	4320      	orrs	r0, r4
    987e:	2e02      	cmp	r6, #2
    9880:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
    9884:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
    9888:	d023      	beq.n	98d2 <__register_exitproc+0x92>
    988a:	3202      	adds	r2, #2
    988c:	f8c3 e004 	str.w	lr, [r3, #4]
    9890:	6828      	ldr	r0, [r5, #0]
    9892:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
    9896:	f7ff f89d 	bl	89d4 <__retarget_lock_release_recursive>
    989a:	2000      	movs	r0, #0
    989c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    98a0:	4b17      	ldr	r3, [pc, #92]	; (9900 <__register_exitproc+0xc0>)
    98a2:	b30b      	cbz	r3, 98e8 <__register_exitproc+0xa8>
    98a4:	f44f 70c8 	mov.w	r0, #400	; 0x190
    98a8:	f3af 8000 	nop.w
    98ac:	4603      	mov	r3, r0
    98ae:	b1d8      	cbz	r0, 98e8 <__register_exitproc+0xa8>
    98b0:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
    98b4:	6002      	str	r2, [r0, #0]
    98b6:	2100      	movs	r1, #0
    98b8:	6041      	str	r1, [r0, #4]
    98ba:	460a      	mov	r2, r1
    98bc:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
    98c0:	f04f 0e01 	mov.w	lr, #1
    98c4:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
    98c8:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
    98cc:	2e00      	cmp	r6, #0
    98ce:	d0dc      	beq.n	988a <__register_exitproc+0x4a>
    98d0:	e7cc      	b.n	986c <__register_exitproc+0x2c>
    98d2:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
    98d6:	430c      	orrs	r4, r1
    98d8:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
    98dc:	e7d5      	b.n	988a <__register_exitproc+0x4a>
    98de:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
    98e2:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
    98e6:	e7bb      	b.n	9860 <__register_exitproc+0x20>
    98e8:	6828      	ldr	r0, [r5, #0]
    98ea:	f7ff f873 	bl	89d4 <__retarget_lock_release_recursive>
    98ee:	f04f 30ff 	mov.w	r0, #4294967295
    98f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    98f6:	bf00      	nop
    98f8:	20000470 	.word	0x20000470
    98fc:	0000a260 	.word	0x0000a260
    9900:	00000000 	.word	0x00000000

00009904 <_calloc_r>:
    9904:	b510      	push	{r4, lr}
    9906:	fb02 f101 	mul.w	r1, r2, r1
    990a:	f7ff f865 	bl	89d8 <_malloc_r>
    990e:	4604      	mov	r4, r0
    9910:	b1d8      	cbz	r0, 994a <_calloc_r+0x46>
    9912:	f850 2c04 	ldr.w	r2, [r0, #-4]
    9916:	f022 0203 	bic.w	r2, r2, #3
    991a:	3a04      	subs	r2, #4
    991c:	2a24      	cmp	r2, #36	; 0x24
    991e:	d818      	bhi.n	9952 <_calloc_r+0x4e>
    9920:	2a13      	cmp	r2, #19
    9922:	d914      	bls.n	994e <_calloc_r+0x4a>
    9924:	2300      	movs	r3, #0
    9926:	2a1b      	cmp	r2, #27
    9928:	6003      	str	r3, [r0, #0]
    992a:	6043      	str	r3, [r0, #4]
    992c:	d916      	bls.n	995c <_calloc_r+0x58>
    992e:	2a24      	cmp	r2, #36	; 0x24
    9930:	6083      	str	r3, [r0, #8]
    9932:	60c3      	str	r3, [r0, #12]
    9934:	bf11      	iteee	ne
    9936:	f100 0210 	addne.w	r2, r0, #16
    993a:	6103      	streq	r3, [r0, #16]
    993c:	6143      	streq	r3, [r0, #20]
    993e:	f100 0218 	addeq.w	r2, r0, #24
    9942:	2300      	movs	r3, #0
    9944:	6013      	str	r3, [r2, #0]
    9946:	6053      	str	r3, [r2, #4]
    9948:	6093      	str	r3, [r2, #8]
    994a:	4620      	mov	r0, r4
    994c:	bd10      	pop	{r4, pc}
    994e:	4602      	mov	r2, r0
    9950:	e7f7      	b.n	9942 <_calloc_r+0x3e>
    9952:	2100      	movs	r1, #0
    9954:	f7fc fbfc 	bl	6150 <memset>
    9958:	4620      	mov	r0, r4
    995a:	bd10      	pop	{r4, pc}
    995c:	f100 0208 	add.w	r2, r0, #8
    9960:	e7ef      	b.n	9942 <_calloc_r+0x3e>
    9962:	bf00      	nop

00009964 <__ascii_mbtowc>:
    9964:	b082      	sub	sp, #8
    9966:	b149      	cbz	r1, 997c <__ascii_mbtowc+0x18>
    9968:	b15a      	cbz	r2, 9982 <__ascii_mbtowc+0x1e>
    996a:	b16b      	cbz	r3, 9988 <__ascii_mbtowc+0x24>
    996c:	7813      	ldrb	r3, [r2, #0]
    996e:	600b      	str	r3, [r1, #0]
    9970:	7812      	ldrb	r2, [r2, #0]
    9972:	1c10      	adds	r0, r2, #0
    9974:	bf18      	it	ne
    9976:	2001      	movne	r0, #1
    9978:	b002      	add	sp, #8
    997a:	4770      	bx	lr
    997c:	a901      	add	r1, sp, #4
    997e:	2a00      	cmp	r2, #0
    9980:	d1f3      	bne.n	996a <__ascii_mbtowc+0x6>
    9982:	4610      	mov	r0, r2
    9984:	b002      	add	sp, #8
    9986:	4770      	bx	lr
    9988:	f06f 0001 	mvn.w	r0, #1
    998c:	e7f4      	b.n	9978 <__ascii_mbtowc+0x14>
    998e:	bf00      	nop

00009990 <memmove>:
    9990:	4288      	cmp	r0, r1
    9992:	b5f0      	push	{r4, r5, r6, r7, lr}
    9994:	d90d      	bls.n	99b2 <memmove+0x22>
    9996:	188b      	adds	r3, r1, r2
    9998:	4298      	cmp	r0, r3
    999a:	d20a      	bcs.n	99b2 <memmove+0x22>
    999c:	1884      	adds	r4, r0, r2
    999e:	2a00      	cmp	r2, #0
    99a0:	d051      	beq.n	9a46 <memmove+0xb6>
    99a2:	4622      	mov	r2, r4
    99a4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
    99a8:	f802 4d01 	strb.w	r4, [r2, #-1]!
    99ac:	4299      	cmp	r1, r3
    99ae:	d1f9      	bne.n	99a4 <memmove+0x14>
    99b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    99b2:	2a0f      	cmp	r2, #15
    99b4:	d948      	bls.n	9a48 <memmove+0xb8>
    99b6:	ea41 0300 	orr.w	r3, r1, r0
    99ba:	079b      	lsls	r3, r3, #30
    99bc:	d146      	bne.n	9a4c <memmove+0xbc>
    99be:	f100 0410 	add.w	r4, r0, #16
    99c2:	f101 0310 	add.w	r3, r1, #16
    99c6:	4615      	mov	r5, r2
    99c8:	f853 6c10 	ldr.w	r6, [r3, #-16]
    99cc:	f844 6c10 	str.w	r6, [r4, #-16]
    99d0:	f853 6c0c 	ldr.w	r6, [r3, #-12]
    99d4:	f844 6c0c 	str.w	r6, [r4, #-12]
    99d8:	f853 6c08 	ldr.w	r6, [r3, #-8]
    99dc:	f844 6c08 	str.w	r6, [r4, #-8]
    99e0:	3d10      	subs	r5, #16
    99e2:	f853 6c04 	ldr.w	r6, [r3, #-4]
    99e6:	f844 6c04 	str.w	r6, [r4, #-4]
    99ea:	2d0f      	cmp	r5, #15
    99ec:	f103 0310 	add.w	r3, r3, #16
    99f0:	f104 0410 	add.w	r4, r4, #16
    99f4:	d8e8      	bhi.n	99c8 <memmove+0x38>
    99f6:	f1a2 0310 	sub.w	r3, r2, #16
    99fa:	f023 030f 	bic.w	r3, r3, #15
    99fe:	f002 0e0f 	and.w	lr, r2, #15
    9a02:	3310      	adds	r3, #16
    9a04:	f1be 0f03 	cmp.w	lr, #3
    9a08:	4419      	add	r1, r3
    9a0a:	4403      	add	r3, r0
    9a0c:	d921      	bls.n	9a52 <memmove+0xc2>
    9a0e:	1f1e      	subs	r6, r3, #4
    9a10:	460d      	mov	r5, r1
    9a12:	4674      	mov	r4, lr
    9a14:	3c04      	subs	r4, #4
    9a16:	f855 7b04 	ldr.w	r7, [r5], #4
    9a1a:	f846 7f04 	str.w	r7, [r6, #4]!
    9a1e:	2c03      	cmp	r4, #3
    9a20:	d8f8      	bhi.n	9a14 <memmove+0x84>
    9a22:	f1ae 0404 	sub.w	r4, lr, #4
    9a26:	f024 0403 	bic.w	r4, r4, #3
    9a2a:	3404      	adds	r4, #4
    9a2c:	4421      	add	r1, r4
    9a2e:	4423      	add	r3, r4
    9a30:	f002 0203 	and.w	r2, r2, #3
    9a34:	b162      	cbz	r2, 9a50 <memmove+0xc0>
    9a36:	3b01      	subs	r3, #1
    9a38:	440a      	add	r2, r1
    9a3a:	f811 4b01 	ldrb.w	r4, [r1], #1
    9a3e:	f803 4f01 	strb.w	r4, [r3, #1]!
    9a42:	428a      	cmp	r2, r1
    9a44:	d1f9      	bne.n	9a3a <memmove+0xaa>
    9a46:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9a48:	4603      	mov	r3, r0
    9a4a:	e7f3      	b.n	9a34 <memmove+0xa4>
    9a4c:	4603      	mov	r3, r0
    9a4e:	e7f2      	b.n	9a36 <memmove+0xa6>
    9a50:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9a52:	4672      	mov	r2, lr
    9a54:	e7ee      	b.n	9a34 <memmove+0xa4>
    9a56:	bf00      	nop

00009a58 <_realloc_r>:
    9a58:	2900      	cmp	r1, #0
    9a5a:	f000 8095 	beq.w	9b88 <_realloc_r+0x130>
    9a5e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9a62:	460d      	mov	r5, r1
    9a64:	4616      	mov	r6, r2
    9a66:	b083      	sub	sp, #12
    9a68:	4680      	mov	r8, r0
    9a6a:	f106 070b 	add.w	r7, r6, #11
    9a6e:	f7ff fb51 	bl	9114 <__malloc_lock>
    9a72:	f855 ec04 	ldr.w	lr, [r5, #-4]
    9a76:	2f16      	cmp	r7, #22
    9a78:	f02e 0403 	bic.w	r4, lr, #3
    9a7c:	f1a5 0908 	sub.w	r9, r5, #8
    9a80:	d83c      	bhi.n	9afc <_realloc_r+0xa4>
    9a82:	2210      	movs	r2, #16
    9a84:	4617      	mov	r7, r2
    9a86:	42be      	cmp	r6, r7
    9a88:	d83d      	bhi.n	9b06 <_realloc_r+0xae>
    9a8a:	4294      	cmp	r4, r2
    9a8c:	da43      	bge.n	9b16 <_realloc_r+0xbe>
    9a8e:	4bc4      	ldr	r3, [pc, #784]	; (9da0 <_realloc_r+0x348>)
    9a90:	6899      	ldr	r1, [r3, #8]
    9a92:	eb09 0004 	add.w	r0, r9, r4
    9a96:	4288      	cmp	r0, r1
    9a98:	f000 80b4 	beq.w	9c04 <_realloc_r+0x1ac>
    9a9c:	6843      	ldr	r3, [r0, #4]
    9a9e:	f023 0101 	bic.w	r1, r3, #1
    9aa2:	4401      	add	r1, r0
    9aa4:	6849      	ldr	r1, [r1, #4]
    9aa6:	07c9      	lsls	r1, r1, #31
    9aa8:	d54c      	bpl.n	9b44 <_realloc_r+0xec>
    9aaa:	f01e 0f01 	tst.w	lr, #1
    9aae:	f000 809b 	beq.w	9be8 <_realloc_r+0x190>
    9ab2:	4631      	mov	r1, r6
    9ab4:	4640      	mov	r0, r8
    9ab6:	f7fe ff8f 	bl	89d8 <_malloc_r>
    9aba:	4606      	mov	r6, r0
    9abc:	2800      	cmp	r0, #0
    9abe:	d03a      	beq.n	9b36 <_realloc_r+0xde>
    9ac0:	f855 3c04 	ldr.w	r3, [r5, #-4]
    9ac4:	f023 0301 	bic.w	r3, r3, #1
    9ac8:	444b      	add	r3, r9
    9aca:	f1a0 0208 	sub.w	r2, r0, #8
    9ace:	429a      	cmp	r2, r3
    9ad0:	f000 8121 	beq.w	9d16 <_realloc_r+0x2be>
    9ad4:	1f22      	subs	r2, r4, #4
    9ad6:	2a24      	cmp	r2, #36	; 0x24
    9ad8:	f200 8107 	bhi.w	9cea <_realloc_r+0x292>
    9adc:	2a13      	cmp	r2, #19
    9ade:	f200 80db 	bhi.w	9c98 <_realloc_r+0x240>
    9ae2:	4603      	mov	r3, r0
    9ae4:	462a      	mov	r2, r5
    9ae6:	6811      	ldr	r1, [r2, #0]
    9ae8:	6019      	str	r1, [r3, #0]
    9aea:	6851      	ldr	r1, [r2, #4]
    9aec:	6059      	str	r1, [r3, #4]
    9aee:	6892      	ldr	r2, [r2, #8]
    9af0:	609a      	str	r2, [r3, #8]
    9af2:	4629      	mov	r1, r5
    9af4:	4640      	mov	r0, r8
    9af6:	f7fe fe77 	bl	87e8 <_free_r>
    9afa:	e01c      	b.n	9b36 <_realloc_r+0xde>
    9afc:	f027 0707 	bic.w	r7, r7, #7
    9b00:	2f00      	cmp	r7, #0
    9b02:	463a      	mov	r2, r7
    9b04:	dabf      	bge.n	9a86 <_realloc_r+0x2e>
    9b06:	2600      	movs	r6, #0
    9b08:	230c      	movs	r3, #12
    9b0a:	4630      	mov	r0, r6
    9b0c:	f8c8 3000 	str.w	r3, [r8]
    9b10:	b003      	add	sp, #12
    9b12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9b16:	462e      	mov	r6, r5
    9b18:	1be3      	subs	r3, r4, r7
    9b1a:	2b0f      	cmp	r3, #15
    9b1c:	d81e      	bhi.n	9b5c <_realloc_r+0x104>
    9b1e:	f8d9 3004 	ldr.w	r3, [r9, #4]
    9b22:	f003 0301 	and.w	r3, r3, #1
    9b26:	4323      	orrs	r3, r4
    9b28:	444c      	add	r4, r9
    9b2a:	f8c9 3004 	str.w	r3, [r9, #4]
    9b2e:	6863      	ldr	r3, [r4, #4]
    9b30:	f043 0301 	orr.w	r3, r3, #1
    9b34:	6063      	str	r3, [r4, #4]
    9b36:	4640      	mov	r0, r8
    9b38:	f7ff faf2 	bl	9120 <__malloc_unlock>
    9b3c:	4630      	mov	r0, r6
    9b3e:	b003      	add	sp, #12
    9b40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9b44:	f023 0303 	bic.w	r3, r3, #3
    9b48:	18e1      	adds	r1, r4, r3
    9b4a:	4291      	cmp	r1, r2
    9b4c:	db1f      	blt.n	9b8e <_realloc_r+0x136>
    9b4e:	68c3      	ldr	r3, [r0, #12]
    9b50:	6882      	ldr	r2, [r0, #8]
    9b52:	462e      	mov	r6, r5
    9b54:	60d3      	str	r3, [r2, #12]
    9b56:	460c      	mov	r4, r1
    9b58:	609a      	str	r2, [r3, #8]
    9b5a:	e7dd      	b.n	9b18 <_realloc_r+0xc0>
    9b5c:	f8d9 2004 	ldr.w	r2, [r9, #4]
    9b60:	eb09 0107 	add.w	r1, r9, r7
    9b64:	f002 0201 	and.w	r2, r2, #1
    9b68:	444c      	add	r4, r9
    9b6a:	f043 0301 	orr.w	r3, r3, #1
    9b6e:	4317      	orrs	r7, r2
    9b70:	f8c9 7004 	str.w	r7, [r9, #4]
    9b74:	604b      	str	r3, [r1, #4]
    9b76:	6863      	ldr	r3, [r4, #4]
    9b78:	f043 0301 	orr.w	r3, r3, #1
    9b7c:	3108      	adds	r1, #8
    9b7e:	6063      	str	r3, [r4, #4]
    9b80:	4640      	mov	r0, r8
    9b82:	f7fe fe31 	bl	87e8 <_free_r>
    9b86:	e7d6      	b.n	9b36 <_realloc_r+0xde>
    9b88:	4611      	mov	r1, r2
    9b8a:	f7fe bf25 	b.w	89d8 <_malloc_r>
    9b8e:	f01e 0f01 	tst.w	lr, #1
    9b92:	d18e      	bne.n	9ab2 <_realloc_r+0x5a>
    9b94:	f855 1c08 	ldr.w	r1, [r5, #-8]
    9b98:	eba9 0a01 	sub.w	sl, r9, r1
    9b9c:	f8da 1004 	ldr.w	r1, [sl, #4]
    9ba0:	f021 0103 	bic.w	r1, r1, #3
    9ba4:	440b      	add	r3, r1
    9ba6:	4423      	add	r3, r4
    9ba8:	4293      	cmp	r3, r2
    9baa:	db25      	blt.n	9bf8 <_realloc_r+0x1a0>
    9bac:	68c2      	ldr	r2, [r0, #12]
    9bae:	6881      	ldr	r1, [r0, #8]
    9bb0:	4656      	mov	r6, sl
    9bb2:	60ca      	str	r2, [r1, #12]
    9bb4:	6091      	str	r1, [r2, #8]
    9bb6:	f8da 100c 	ldr.w	r1, [sl, #12]
    9bba:	f856 0f08 	ldr.w	r0, [r6, #8]!
    9bbe:	1f22      	subs	r2, r4, #4
    9bc0:	2a24      	cmp	r2, #36	; 0x24
    9bc2:	60c1      	str	r1, [r0, #12]
    9bc4:	6088      	str	r0, [r1, #8]
    9bc6:	f200 8094 	bhi.w	9cf2 <_realloc_r+0x29a>
    9bca:	2a13      	cmp	r2, #19
    9bcc:	d96f      	bls.n	9cae <_realloc_r+0x256>
    9bce:	6829      	ldr	r1, [r5, #0]
    9bd0:	f8ca 1008 	str.w	r1, [sl, #8]
    9bd4:	6869      	ldr	r1, [r5, #4]
    9bd6:	f8ca 100c 	str.w	r1, [sl, #12]
    9bda:	2a1b      	cmp	r2, #27
    9bdc:	f200 80a2 	bhi.w	9d24 <_realloc_r+0x2cc>
    9be0:	3508      	adds	r5, #8
    9be2:	f10a 0210 	add.w	r2, sl, #16
    9be6:	e063      	b.n	9cb0 <_realloc_r+0x258>
    9be8:	f855 3c08 	ldr.w	r3, [r5, #-8]
    9bec:	eba9 0a03 	sub.w	sl, r9, r3
    9bf0:	f8da 1004 	ldr.w	r1, [sl, #4]
    9bf4:	f021 0103 	bic.w	r1, r1, #3
    9bf8:	1863      	adds	r3, r4, r1
    9bfa:	4293      	cmp	r3, r2
    9bfc:	f6ff af59 	blt.w	9ab2 <_realloc_r+0x5a>
    9c00:	4656      	mov	r6, sl
    9c02:	e7d8      	b.n	9bb6 <_realloc_r+0x15e>
    9c04:	6841      	ldr	r1, [r0, #4]
    9c06:	f021 0b03 	bic.w	fp, r1, #3
    9c0a:	44a3      	add	fp, r4
    9c0c:	f107 0010 	add.w	r0, r7, #16
    9c10:	4583      	cmp	fp, r0
    9c12:	da56      	bge.n	9cc2 <_realloc_r+0x26a>
    9c14:	f01e 0f01 	tst.w	lr, #1
    9c18:	f47f af4b 	bne.w	9ab2 <_realloc_r+0x5a>
    9c1c:	f855 1c08 	ldr.w	r1, [r5, #-8]
    9c20:	eba9 0a01 	sub.w	sl, r9, r1
    9c24:	f8da 1004 	ldr.w	r1, [sl, #4]
    9c28:	f021 0103 	bic.w	r1, r1, #3
    9c2c:	448b      	add	fp, r1
    9c2e:	4558      	cmp	r0, fp
    9c30:	dce2      	bgt.n	9bf8 <_realloc_r+0x1a0>
    9c32:	4656      	mov	r6, sl
    9c34:	f8da 100c 	ldr.w	r1, [sl, #12]
    9c38:	f856 0f08 	ldr.w	r0, [r6, #8]!
    9c3c:	1f22      	subs	r2, r4, #4
    9c3e:	2a24      	cmp	r2, #36	; 0x24
    9c40:	60c1      	str	r1, [r0, #12]
    9c42:	6088      	str	r0, [r1, #8]
    9c44:	f200 808f 	bhi.w	9d66 <_realloc_r+0x30e>
    9c48:	2a13      	cmp	r2, #19
    9c4a:	f240 808a 	bls.w	9d62 <_realloc_r+0x30a>
    9c4e:	6829      	ldr	r1, [r5, #0]
    9c50:	f8ca 1008 	str.w	r1, [sl, #8]
    9c54:	6869      	ldr	r1, [r5, #4]
    9c56:	f8ca 100c 	str.w	r1, [sl, #12]
    9c5a:	2a1b      	cmp	r2, #27
    9c5c:	f200 808a 	bhi.w	9d74 <_realloc_r+0x31c>
    9c60:	3508      	adds	r5, #8
    9c62:	f10a 0210 	add.w	r2, sl, #16
    9c66:	6829      	ldr	r1, [r5, #0]
    9c68:	6011      	str	r1, [r2, #0]
    9c6a:	6869      	ldr	r1, [r5, #4]
    9c6c:	6051      	str	r1, [r2, #4]
    9c6e:	68a9      	ldr	r1, [r5, #8]
    9c70:	6091      	str	r1, [r2, #8]
    9c72:	eb0a 0107 	add.w	r1, sl, r7
    9c76:	ebab 0207 	sub.w	r2, fp, r7
    9c7a:	f042 0201 	orr.w	r2, r2, #1
    9c7e:	6099      	str	r1, [r3, #8]
    9c80:	604a      	str	r2, [r1, #4]
    9c82:	f8da 3004 	ldr.w	r3, [sl, #4]
    9c86:	f003 0301 	and.w	r3, r3, #1
    9c8a:	431f      	orrs	r7, r3
    9c8c:	4640      	mov	r0, r8
    9c8e:	f8ca 7004 	str.w	r7, [sl, #4]
    9c92:	f7ff fa45 	bl	9120 <__malloc_unlock>
    9c96:	e751      	b.n	9b3c <_realloc_r+0xe4>
    9c98:	682b      	ldr	r3, [r5, #0]
    9c9a:	6003      	str	r3, [r0, #0]
    9c9c:	686b      	ldr	r3, [r5, #4]
    9c9e:	6043      	str	r3, [r0, #4]
    9ca0:	2a1b      	cmp	r2, #27
    9ca2:	d82d      	bhi.n	9d00 <_realloc_r+0x2a8>
    9ca4:	f100 0308 	add.w	r3, r0, #8
    9ca8:	f105 0208 	add.w	r2, r5, #8
    9cac:	e71b      	b.n	9ae6 <_realloc_r+0x8e>
    9cae:	4632      	mov	r2, r6
    9cb0:	6829      	ldr	r1, [r5, #0]
    9cb2:	6011      	str	r1, [r2, #0]
    9cb4:	6869      	ldr	r1, [r5, #4]
    9cb6:	6051      	str	r1, [r2, #4]
    9cb8:	68a9      	ldr	r1, [r5, #8]
    9cba:	6091      	str	r1, [r2, #8]
    9cbc:	461c      	mov	r4, r3
    9cbe:	46d1      	mov	r9, sl
    9cc0:	e72a      	b.n	9b18 <_realloc_r+0xc0>
    9cc2:	eb09 0107 	add.w	r1, r9, r7
    9cc6:	ebab 0b07 	sub.w	fp, fp, r7
    9cca:	f04b 0201 	orr.w	r2, fp, #1
    9cce:	6099      	str	r1, [r3, #8]
    9cd0:	604a      	str	r2, [r1, #4]
    9cd2:	f855 3c04 	ldr.w	r3, [r5, #-4]
    9cd6:	f003 0301 	and.w	r3, r3, #1
    9cda:	431f      	orrs	r7, r3
    9cdc:	4640      	mov	r0, r8
    9cde:	f845 7c04 	str.w	r7, [r5, #-4]
    9ce2:	f7ff fa1d 	bl	9120 <__malloc_unlock>
    9ce6:	462e      	mov	r6, r5
    9ce8:	e728      	b.n	9b3c <_realloc_r+0xe4>
    9cea:	4629      	mov	r1, r5
    9cec:	f7ff fe50 	bl	9990 <memmove>
    9cf0:	e6ff      	b.n	9af2 <_realloc_r+0x9a>
    9cf2:	4629      	mov	r1, r5
    9cf4:	4630      	mov	r0, r6
    9cf6:	461c      	mov	r4, r3
    9cf8:	46d1      	mov	r9, sl
    9cfa:	f7ff fe49 	bl	9990 <memmove>
    9cfe:	e70b      	b.n	9b18 <_realloc_r+0xc0>
    9d00:	68ab      	ldr	r3, [r5, #8]
    9d02:	6083      	str	r3, [r0, #8]
    9d04:	68eb      	ldr	r3, [r5, #12]
    9d06:	60c3      	str	r3, [r0, #12]
    9d08:	2a24      	cmp	r2, #36	; 0x24
    9d0a:	d017      	beq.n	9d3c <_realloc_r+0x2e4>
    9d0c:	f100 0310 	add.w	r3, r0, #16
    9d10:	f105 0210 	add.w	r2, r5, #16
    9d14:	e6e7      	b.n	9ae6 <_realloc_r+0x8e>
    9d16:	f850 3c04 	ldr.w	r3, [r0, #-4]
    9d1a:	f023 0303 	bic.w	r3, r3, #3
    9d1e:	441c      	add	r4, r3
    9d20:	462e      	mov	r6, r5
    9d22:	e6f9      	b.n	9b18 <_realloc_r+0xc0>
    9d24:	68a9      	ldr	r1, [r5, #8]
    9d26:	f8ca 1010 	str.w	r1, [sl, #16]
    9d2a:	68e9      	ldr	r1, [r5, #12]
    9d2c:	f8ca 1014 	str.w	r1, [sl, #20]
    9d30:	2a24      	cmp	r2, #36	; 0x24
    9d32:	d00c      	beq.n	9d4e <_realloc_r+0x2f6>
    9d34:	3510      	adds	r5, #16
    9d36:	f10a 0218 	add.w	r2, sl, #24
    9d3a:	e7b9      	b.n	9cb0 <_realloc_r+0x258>
    9d3c:	692b      	ldr	r3, [r5, #16]
    9d3e:	6103      	str	r3, [r0, #16]
    9d40:	696b      	ldr	r3, [r5, #20]
    9d42:	6143      	str	r3, [r0, #20]
    9d44:	f105 0218 	add.w	r2, r5, #24
    9d48:	f100 0318 	add.w	r3, r0, #24
    9d4c:	e6cb      	b.n	9ae6 <_realloc_r+0x8e>
    9d4e:	692a      	ldr	r2, [r5, #16]
    9d50:	f8ca 2018 	str.w	r2, [sl, #24]
    9d54:	696a      	ldr	r2, [r5, #20]
    9d56:	f8ca 201c 	str.w	r2, [sl, #28]
    9d5a:	3518      	adds	r5, #24
    9d5c:	f10a 0220 	add.w	r2, sl, #32
    9d60:	e7a6      	b.n	9cb0 <_realloc_r+0x258>
    9d62:	4632      	mov	r2, r6
    9d64:	e77f      	b.n	9c66 <_realloc_r+0x20e>
    9d66:	4629      	mov	r1, r5
    9d68:	4630      	mov	r0, r6
    9d6a:	9301      	str	r3, [sp, #4]
    9d6c:	f7ff fe10 	bl	9990 <memmove>
    9d70:	9b01      	ldr	r3, [sp, #4]
    9d72:	e77e      	b.n	9c72 <_realloc_r+0x21a>
    9d74:	68a9      	ldr	r1, [r5, #8]
    9d76:	f8ca 1010 	str.w	r1, [sl, #16]
    9d7a:	68e9      	ldr	r1, [r5, #12]
    9d7c:	f8ca 1014 	str.w	r1, [sl, #20]
    9d80:	2a24      	cmp	r2, #36	; 0x24
    9d82:	d003      	beq.n	9d8c <_realloc_r+0x334>
    9d84:	3510      	adds	r5, #16
    9d86:	f10a 0218 	add.w	r2, sl, #24
    9d8a:	e76c      	b.n	9c66 <_realloc_r+0x20e>
    9d8c:	692a      	ldr	r2, [r5, #16]
    9d8e:	f8ca 2018 	str.w	r2, [sl, #24]
    9d92:	696a      	ldr	r2, [r5, #20]
    9d94:	f8ca 201c 	str.w	r2, [sl, #28]
    9d98:	3518      	adds	r5, #24
    9d9a:	f10a 0220 	add.w	r2, sl, #32
    9d9e:	e762      	b.n	9c66 <_realloc_r+0x20e>
    9da0:	20000474 	.word	0x20000474

00009da4 <__ascii_wctomb>:
    9da4:	b121      	cbz	r1, 9db0 <__ascii_wctomb+0xc>
    9da6:	2aff      	cmp	r2, #255	; 0xff
    9da8:	d804      	bhi.n	9db4 <__ascii_wctomb+0x10>
    9daa:	700a      	strb	r2, [r1, #0]
    9dac:	2001      	movs	r0, #1
    9dae:	4770      	bx	lr
    9db0:	4608      	mov	r0, r1
    9db2:	4770      	bx	lr
    9db4:	238a      	movs	r3, #138	; 0x8a
    9db6:	6003      	str	r3, [r0, #0]
    9db8:	f04f 30ff 	mov.w	r0, #4294967295
    9dbc:	4770      	bx	lr
    9dbe:	bf00      	nop

00009dc0 <__gedf2>:
    9dc0:	f04f 3cff 	mov.w	ip, #4294967295
    9dc4:	e006      	b.n	9dd4 <__cmpdf2+0x4>
    9dc6:	bf00      	nop

00009dc8 <__ledf2>:
    9dc8:	f04f 0c01 	mov.w	ip, #1
    9dcc:	e002      	b.n	9dd4 <__cmpdf2+0x4>
    9dce:	bf00      	nop

00009dd0 <__cmpdf2>:
    9dd0:	f04f 0c01 	mov.w	ip, #1
    9dd4:	f84d cd04 	str.w	ip, [sp, #-4]!
    9dd8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    9ddc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    9de0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    9de4:	bf18      	it	ne
    9de6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
    9dea:	d01b      	beq.n	9e24 <__cmpdf2+0x54>
    9dec:	b001      	add	sp, #4
    9dee:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
    9df2:	bf0c      	ite	eq
    9df4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
    9df8:	ea91 0f03 	teqne	r1, r3
    9dfc:	bf02      	ittt	eq
    9dfe:	ea90 0f02 	teqeq	r0, r2
    9e02:	2000      	moveq	r0, #0
    9e04:	4770      	bxeq	lr
    9e06:	f110 0f00 	cmn.w	r0, #0
    9e0a:	ea91 0f03 	teq	r1, r3
    9e0e:	bf58      	it	pl
    9e10:	4299      	cmppl	r1, r3
    9e12:	bf08      	it	eq
    9e14:	4290      	cmpeq	r0, r2
    9e16:	bf2c      	ite	cs
    9e18:	17d8      	asrcs	r0, r3, #31
    9e1a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
    9e1e:	f040 0001 	orr.w	r0, r0, #1
    9e22:	4770      	bx	lr
    9e24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    9e28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    9e2c:	d102      	bne.n	9e34 <__cmpdf2+0x64>
    9e2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    9e32:	d107      	bne.n	9e44 <__cmpdf2+0x74>
    9e34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    9e38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    9e3c:	d1d6      	bne.n	9dec <__cmpdf2+0x1c>
    9e3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    9e42:	d0d3      	beq.n	9dec <__cmpdf2+0x1c>
    9e44:	f85d 0b04 	ldr.w	r0, [sp], #4
    9e48:	4770      	bx	lr
    9e4a:	bf00      	nop

00009e4c <__aeabi_cdrcmple>:
    9e4c:	4684      	mov	ip, r0
    9e4e:	4610      	mov	r0, r2
    9e50:	4662      	mov	r2, ip
    9e52:	468c      	mov	ip, r1
    9e54:	4619      	mov	r1, r3
    9e56:	4663      	mov	r3, ip
    9e58:	e000      	b.n	9e5c <__aeabi_cdcmpeq>
    9e5a:	bf00      	nop

00009e5c <__aeabi_cdcmpeq>:
    9e5c:	b501      	push	{r0, lr}
    9e5e:	f7ff ffb7 	bl	9dd0 <__cmpdf2>
    9e62:	2800      	cmp	r0, #0
    9e64:	bf48      	it	mi
    9e66:	f110 0f00 	cmnmi.w	r0, #0
    9e6a:	bd01      	pop	{r0, pc}

00009e6c <__aeabi_dcmpeq>:
    9e6c:	f84d ed08 	str.w	lr, [sp, #-8]!
    9e70:	f7ff fff4 	bl	9e5c <__aeabi_cdcmpeq>
    9e74:	bf0c      	ite	eq
    9e76:	2001      	moveq	r0, #1
    9e78:	2000      	movne	r0, #0
    9e7a:	f85d fb08 	ldr.w	pc, [sp], #8
    9e7e:	bf00      	nop

00009e80 <__aeabi_dcmplt>:
    9e80:	f84d ed08 	str.w	lr, [sp, #-8]!
    9e84:	f7ff ffea 	bl	9e5c <__aeabi_cdcmpeq>
    9e88:	bf34      	ite	cc
    9e8a:	2001      	movcc	r0, #1
    9e8c:	2000      	movcs	r0, #0
    9e8e:	f85d fb08 	ldr.w	pc, [sp], #8
    9e92:	bf00      	nop

00009e94 <__aeabi_dcmple>:
    9e94:	f84d ed08 	str.w	lr, [sp, #-8]!
    9e98:	f7ff ffe0 	bl	9e5c <__aeabi_cdcmpeq>
    9e9c:	bf94      	ite	ls
    9e9e:	2001      	movls	r0, #1
    9ea0:	2000      	movhi	r0, #0
    9ea2:	f85d fb08 	ldr.w	pc, [sp], #8
    9ea6:	bf00      	nop

00009ea8 <__aeabi_dcmpge>:
    9ea8:	f84d ed08 	str.w	lr, [sp, #-8]!
    9eac:	f7ff ffce 	bl	9e4c <__aeabi_cdrcmple>
    9eb0:	bf94      	ite	ls
    9eb2:	2001      	movls	r0, #1
    9eb4:	2000      	movhi	r0, #0
    9eb6:	f85d fb08 	ldr.w	pc, [sp], #8
    9eba:	bf00      	nop

00009ebc <__aeabi_dcmpgt>:
    9ebc:	f84d ed08 	str.w	lr, [sp, #-8]!
    9ec0:	f7ff ffc4 	bl	9e4c <__aeabi_cdrcmple>
    9ec4:	bf34      	ite	cc
    9ec6:	2001      	movcc	r0, #1
    9ec8:	2000      	movcs	r0, #0
    9eca:	f85d fb08 	ldr.w	pc, [sp], #8
    9ece:	bf00      	nop

00009ed0 <__aeabi_dcmpun>:
    9ed0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    9ed4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    9ed8:	d102      	bne.n	9ee0 <__aeabi_dcmpun+0x10>
    9eda:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    9ede:	d10a      	bne.n	9ef6 <__aeabi_dcmpun+0x26>
    9ee0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    9ee4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    9ee8:	d102      	bne.n	9ef0 <__aeabi_dcmpun+0x20>
    9eea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    9eee:	d102      	bne.n	9ef6 <__aeabi_dcmpun+0x26>
    9ef0:	f04f 0000 	mov.w	r0, #0
    9ef4:	4770      	bx	lr
    9ef6:	f04f 0001 	mov.w	r0, #1
    9efa:	4770      	bx	lr

00009efc <__aeabi_d2iz>:
    9efc:	ea4f 0241 	mov.w	r2, r1, lsl #1
    9f00:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    9f04:	d215      	bcs.n	9f32 <__aeabi_d2iz+0x36>
    9f06:	d511      	bpl.n	9f2c <__aeabi_d2iz+0x30>
    9f08:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    9f0c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    9f10:	d912      	bls.n	9f38 <__aeabi_d2iz+0x3c>
    9f12:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    9f16:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    9f1a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    9f1e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    9f22:	fa23 f002 	lsr.w	r0, r3, r2
    9f26:	bf18      	it	ne
    9f28:	4240      	negne	r0, r0
    9f2a:	4770      	bx	lr
    9f2c:	f04f 0000 	mov.w	r0, #0
    9f30:	4770      	bx	lr
    9f32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    9f36:	d105      	bne.n	9f44 <__aeabi_d2iz+0x48>
    9f38:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    9f3c:	bf08      	it	eq
    9f3e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    9f42:	4770      	bx	lr
    9f44:	f04f 0000 	mov.w	r0, #0
    9f48:	4770      	bx	lr
    9f4a:	bf00      	nop
    9f4c:	682f2e2e 	.word	0x682f2e2e
    9f50:	702f6c70 	.word	0x702f6c70
    9f54:	2f74726f 	.word	0x2f74726f
    9f58:	5f6c7068 	.word	0x5f6c7068
    9f5c:	6f697067 	.word	0x6f697067
    9f60:	7361625f 	.word	0x7361625f
    9f64:	00682e65 	.word	0x00682e65
    9f68:	682f2e2e 	.word	0x682f2e2e
    9f6c:	732f6c61 	.word	0x732f6c61
    9f70:	682f6372 	.word	0x682f6372
    9f74:	695f6c61 	.word	0x695f6c61
    9f78:	6d5f6332 	.word	0x6d5f6332
    9f7c:	6e79735f 	.word	0x6e79735f
    9f80:	00632e63 	.word	0x00632e63
    9f84:	682f2e2e 	.word	0x682f2e2e
    9f88:	732f6c61 	.word	0x732f6c61
    9f8c:	682f6372 	.word	0x682f6372
    9f90:	695f6c61 	.word	0x695f6c61
    9f94:	00632e6f 	.word	0x00632e6f
    9f98:	682f2e2e 	.word	0x682f2e2e
    9f9c:	732f6c61 	.word	0x732f6c61
    9fa0:	682f6372 	.word	0x682f6372
    9fa4:	745f6c61 	.word	0x745f6c61
    9fa8:	72656d69 	.word	0x72656d69
    9fac:	0000632e 	.word	0x0000632e
    9fb0:	682f2e2e 	.word	0x682f2e2e
    9fb4:	732f6c61 	.word	0x732f6c61
    9fb8:	682f6372 	.word	0x682f6372
    9fbc:	755f6c61 	.word	0x755f6c61
    9fc0:	74726173 	.word	0x74726173
    9fc4:	6e79735f 	.word	0x6e79735f
    9fc8:	00632e63 	.word	0x00632e63
    9fcc:	682f2e2e 	.word	0x682f2e2e
    9fd0:	752f6c61 	.word	0x752f6c61
    9fd4:	736c6974 	.word	0x736c6974
    9fd8:	6372732f 	.word	0x6372732f
    9fdc:	6974752f 	.word	0x6974752f
    9fe0:	6c5f736c 	.word	0x6c5f736c
    9fe4:	2e747369 	.word	0x2e747369
    9fe8:	00000063 	.word	0x00000063
    9fec:	682f2e2e 	.word	0x682f2e2e
    9ff0:	732f6c70 	.word	0x732f6c70
    9ff4:	6f637265 	.word	0x6f637265
    9ff8:	70682f6d 	.word	0x70682f6d
    9ffc:	65735f6c 	.word	0x65735f6c
    a000:	6d6f6372 	.word	0x6d6f6372
    a004:	0000632e 	.word	0x0000632e
    a008:	40003000 	.word	0x40003000
    a00c:	40003400 	.word	0x40003400
    a010:	41012000 	.word	0x41012000
    a014:	41014000 	.word	0x41014000
    a018:	43000000 	.word	0x43000000
    a01c:	43000400 	.word	0x43000400
    a020:	43000800 	.word	0x43000800
    a024:	43000c00 	.word	0x43000c00

0000a028 <sercomspi_regs>:
	...
    a03c:	682f2e2e 742f6c70 70682f63 63745f6c     ../hpl/tc/hpl_tc
    a04c:	0000632e 40003800 40003c00 4101a000     .c...8.@.<.@...A
    a05c:	4101c000 42001400 42001800 43001400     ...A...B...B...C
    a06c:	43001800 736e6553 3120726f 3d58203a     ...CSensor 1: X=
    a07c:	66322e25 3d59203b 66322e25 5a20203b     %.2f; Y=%.2f;  Z
    a08c:	322e253d 54203b66 20706d65 2e25203d     =%.2f; Temp = %.
    a09c:	000a6632 736e6553 3220726f 3d58203a     2f..Sensor 2: X=
    a0ac:	66322e25 3d59203b 66322e25 5a20203b     %.2f; Y=%.2f;  Z
    a0bc:	322e253d 54203b66 20706d65 2e25203d     =%.2f; Temp = %.
    a0cc:	000a6632 736e6553 3320726f 3d58203a     2f..Sensor 3: X=
    a0dc:	66322e25 3d59203b 66322e25 5a20203b     %.2f; Y=%.2f;  Z
    a0ec:	322e253d 54203b66 20706d65 2e25203d     =%.2f; Temp = %.
    a0fc:	000a6632 736e6553 3420726f 3d58203a     2f..Sensor 4: X=
    a10c:	66322e25 3d59203b 66322e25 5a20203b     %.2f; Y=%.2f;  Z
    a11c:	322e253d 54203b66 20706d65 2e25203d     =%.2f; Temp = %.
    a12c:	000a6632 736e6553 3520726f 3d58203a     2f..Sensor 5: X=
    a13c:	66322e25 3d59203b 66322e25 5a20203b     %.2f; Y=%.2f;  Z
    a14c:	322e253d 54203b66 20706d65 2e25203d     =%.2f; Temp = %.
    a15c:	000a6632 736e6553 3620726f 3d58203a     2f..Sensor 6: X=
    a16c:	66322e25 3d59203b 66322e25 5a20203b     %.2f; Y=%.2f;  Z
    a17c:	322e253d 54203b66 20706d65 2e25203d     =%.2f; Temp = %.
    a18c:	000a6632 736e6553 3720726f 3d58203a     2f..Sensor 7: X=
    a19c:	66322e25 3d59203b 66322e25 5a20203b     %.2f; Y=%.2f;  Z
    a1ac:	322e253d 54203b66 20706d65 2e25203d     =%.2f; Temp = %.
    a1bc:	000a6632 736e6553 3820726f 3d58203a     2f..Sensor 8: X=
    a1cc:	66322e25 3d59203b 66322e25 5a20203b     %.2f; Y=%.2f;  Z
    a1dc:	322e253d 54203b66 20706d65 2e25203d     =%.2f; Temp = %.
    a1ec:	000a6632 736e6553 3920726f 3d58203a     2f..Sensor 9: X=
    a1fc:	66322e25 3d59203b 66322e25 5a20203b     %.2f; Y=%.2f;  Z
    a20c:	322e253d 54203b66 20706d65 2e25203d     =%.2f; Temp = %.
    a21c:	000a6632 2d2d2d2d 2d2d2d2d 2d2d2d2d     2f..------------
    a22c:	2d2d2d2d 2d2d2d2d 2d2d2d2d 2d2d2d2d     ----------------
    a23c:	2d2d2d2d 2d2d2d2d 2d2d2d2d 2d2d2d2d     ----------------
    a24c:	2d2d2d2d 2d2d2d2d 2d2d2d2d 2d2d2d2d     ----------------
    a25c:	00000a2d                                -...

0000a260 <_global_impure_ptr>:
    a260:	20000048 00464e49 00666e69 004e414e     H.. INF.inf.NAN.
    a270:	006e616e 33323130 37363534 42413938     nan.0123456789AB
    a280:	46454443 00000000 33323130 37363534     CDEF....01234567
    a290:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
    a2a0:	0000296c 00000030                       l)..0...

0000a2a8 <blanks.7223>:
    a2a8:	20202020 20202020 20202020 20202020                     

0000a2b8 <zeroes.7224>:
    a2b8:	30303030 30303030 30303030 30303030     0000000000000000
    a2c8:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

0000a2d8 <__mprec_bigtens>:
    a2d8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    a2e8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    a2f8:	7f73bf3c 75154fdd                       <.s..O.u

0000a300 <__mprec_tens>:
    a300:	00000000 3ff00000 00000000 40240000     .......?......$@
    a310:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    a320:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    a330:	00000000 412e8480 00000000 416312d0     .......A......cA
    a340:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    a350:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    a360:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    a370:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    a380:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    a390:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    a3a0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    a3b0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    a3c0:	79d99db4 44ea7843                       ...yCx.D

0000a3c8 <p05.6055>:
    a3c8:	00000005 00000019 0000007d 00000043     ........}...C...
    a3d8:	49534f50 00000058 0000002e              POSIX.......

0000a3e4 <_ctype_>:
    a3e4:	20202000 20202020 28282020 20282828     .         ((((( 
    a3f4:	20202020 20202020 20202020 20202020                     
    a404:	10108820 10101010 10101010 10101010      ...............
    a414:	04040410 04040404 10040404 10101010     ................
    a424:	41411010 41414141 01010101 01010101     ..AAAAAA........
    a434:	01010101 01010101 01010101 10101010     ................
    a444:	42421010 42424242 02020202 02020202     ..BBBBBB........
    a454:	02020202 02020202 02020202 10101010     ................
    a464:	00000020 00000000 00000000 00000000      ...............
	...

0000a4e8 <_init>:
    a4e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a4ea:	bf00      	nop
    a4ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a4ee:	bc08      	pop	{r3}
    a4f0:	469e      	mov	lr, r3
    a4f2:	4770      	bx	lr

0000a4f4 <__init_array_start>:
    a4f4:	00007779 	.word	0x00007779

0000a4f8 <__frame_dummy_init_array_entry>:
    a4f8:	00000289                                ....

0000a4fc <_fini>:
    a4fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a4fe:	bf00      	nop
    a500:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a502:	bc08      	pop	{r3}
    a504:	469e      	mov	lr, r3
    a506:	4770      	bx	lr

0000a508 <__fini_array_start>:
    a508:	00000265 	.word	0x00000265
