#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Wed Dec 09 22:48:44 2020
# Process ID: 14232
# Log file: C:/.Xilinx/testVHDL/planAhead_run_1/planAhead.log
# Journal file: C:/.Xilinx/testVHDL/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/.Xilinx/testVHDL/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin P123 [get_ports clk]
endgroup
save_constraints
