\begin{table}
\centering
\caption{Commercial \& Academic High-Level Synthesis Compilers.}
\label{tab:HLS}
\resizebox{\linewidth}{!}{%
\begin{tabular}{c|c|c|c|c|c} 
\hline
\rowcolor[rgb]{0.753,0.753,0.753} \textbf{Compiler} & \textbf{Owner} & \textbf{Year} & \textbf{License} & \textbf{Input} & \multicolumn{1}{c}{\textbf{Output}} \\ 
\hline
Vitis \cite{Vitis} & Xilinx & 2013 & Commercial & C++ & VHDL/Verilog \\ 
\hline
HDL Coder  \cite{mathworks} & Mathworks & 2019 & Commercial & Matlab/Simulink & VHDL/Verilog \\ 
\hline
Intel HLS \cite{intelHLS} & Intel & 2017 & Commercial & C++ & VHDL/Verilog \\ 
\hline
Hardcaml \cite{janestreet} & Jane Street & 2018 & Open Source & Ocaml & VHDL/Verilog \\ 
\hline
Stratus HLS \cite{cadence} & Candence & 2015 & Commercial & C/C++/SystemC & RTL \\ 
\hline
AUGH  \cite{augh} & TIMA Lab. & 2012 & Academia & C subset & VHDL \\ 
\hline
Shang \cite{Shang} & U. Illinois & 2013 & Academia & C subset & Verilog \\
\hline
\end{tabular}
}
\end{table}