# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../nBitCounter_ASR.sv" \
"../../../../nBitCounter_SSR.sv" \
"../../../../assignment1.srcs/sim_1/new/nBitCounter_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
