// Seed: 899600306
module module_0;
  wire id_2;
  tri  id_3;
  always @(id_3 or posedge id_1) begin
    disable id_4;
  end
  wire id_5;
  wor  id_6 = id_3 / id_1;
  wire id_7, id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  initial for (id_3 = 1 - 1; 1; id_3 = id_1) id_2 <= 1;
  module_0();
endmodule
