// Seed: 285274899
module module_0 (
    input tri1  id_0,
    input uwire id_1,
    input tri1  id_2
);
  wire id_4, id_5;
  id_6(
      1, id_0, id_0 - id_1
  );
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    output wire id_2,
    input wand id_3,
    input tri id_4,
    output uwire id_5,
    output uwire id_6,
    output supply0 id_7,
    input supply1 id_8
);
  wand id_10;
  genvar id_11;
  assign id_2 = id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_0
  );
  assign modCall_1.type_2 = 0;
  assign id_10 = 'd0;
  supply1 id_12 = id_0;
  always if (id_10) id_1 <= 1;
endmodule
