
F-00002.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  000019a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000192c  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000006f6  00800100  00800100  000019a0  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000019a0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000019d0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000003a8  00000000  00000000  00001a10  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000036bf  00000000  00000000  00001db8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001213  00000000  00000000  00005477  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000013d0  00000000  00000000  0000668a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000008a0  00000000  00000000  00007a5c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000fb7  00000000  00000000  000082fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001a4a  00000000  00000000  000092b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000350  00000000  00000000  0000acfd  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 42 01 	jmp	0x284	; 0x284 <__ctors_end>
       4:	0c 94 54 01 	jmp	0x2a8	; 0x2a8 <__bad_interrupt>
       8:	0c 94 54 01 	jmp	0x2a8	; 0x2a8 <__bad_interrupt>
       c:	0c 94 54 01 	jmp	0x2a8	; 0x2a8 <__bad_interrupt>
      10:	0c 94 54 01 	jmp	0x2a8	; 0x2a8 <__bad_interrupt>
      14:	0c 94 54 01 	jmp	0x2a8	; 0x2a8 <__bad_interrupt>
      18:	0c 94 54 01 	jmp	0x2a8	; 0x2a8 <__bad_interrupt>
      1c:	0c 94 54 01 	jmp	0x2a8	; 0x2a8 <__bad_interrupt>
      20:	0c 94 54 01 	jmp	0x2a8	; 0x2a8 <__bad_interrupt>
      24:	0c 94 54 01 	jmp	0x2a8	; 0x2a8 <__bad_interrupt>
      28:	0c 94 54 01 	jmp	0x2a8	; 0x2a8 <__bad_interrupt>
      2c:	0c 94 54 01 	jmp	0x2a8	; 0x2a8 <__bad_interrupt>
      30:	0c 94 54 01 	jmp	0x2a8	; 0x2a8 <__bad_interrupt>
      34:	0c 94 54 01 	jmp	0x2a8	; 0x2a8 <__bad_interrupt>
      38:	0c 94 54 01 	jmp	0x2a8	; 0x2a8 <__bad_interrupt>
      3c:	0c 94 54 01 	jmp	0x2a8	; 0x2a8 <__bad_interrupt>
      40:	0c 94 d9 0b 	jmp	0x17b2	; 0x17b2 <__vector_16>
      44:	0c 94 e8 0b 	jmp	0x17d0	; 0x17d0 <__vector_17>
      48:	0c 94 f7 0b 	jmp	0x17ee	; 0x17ee <__vector_18>
      4c:	0c 94 54 01 	jmp	0x2a8	; 0x2a8 <__bad_interrupt>
      50:	0c 94 ed 07 	jmp	0xfda	; 0xfda <__vector_20>
      54:	0c 94 54 01 	jmp	0x2a8	; 0x2a8 <__bad_interrupt>
      58:	0c 94 1d 08 	jmp	0x103a	; 0x103a <__vector_22>
      5c:	0c 94 54 01 	jmp	0x2a8	; 0x2a8 <__bad_interrupt>
      60:	0c 94 54 01 	jmp	0x2a8	; 0x2a8 <__bad_interrupt>
      64:	0c 94 54 01 	jmp	0x2a8	; 0x2a8 <__bad_interrupt>
      68:	0c 94 e2 01 	jmp	0x3c4	; 0x3c4 <__vector_26>
      6c:	0c 94 54 01 	jmp	0x2a8	; 0x2a8 <__bad_interrupt>
      70:	0c 94 db 09 	jmp	0x13b6	; 0x13b6 <__vector_28>
      74:	0c 94 54 01 	jmp	0x2a8	; 0x2a8 <__bad_interrupt>
      78:	0c 94 0b 0a 	jmp	0x1416	; 0x1416 <__vector_30>
      7c:	05 03       	mulsu	r16, r21
      7e:	10 03       	mulsu	r17, r16
      80:	10 03       	mulsu	r17, r16
      82:	10 03       	mulsu	r17, r16
      84:	10 03       	mulsu	r17, r16
      86:	10 03       	mulsu	r17, r16
      88:	10 03       	mulsu	r17, r16
      8a:	10 03       	mulsu	r17, r16
      8c:	fe 01       	movw	r30, r28
      8e:	10 03       	mulsu	r17, r16
      90:	10 03       	mulsu	r17, r16
      92:	10 03       	mulsu	r17, r16
      94:	10 03       	mulsu	r17, r16
      96:	10 03       	mulsu	r17, r16
      98:	10 03       	mulsu	r17, r16
      9a:	10 03       	mulsu	r17, r16
      9c:	fe 01       	movw	r30, r28
      9e:	10 03       	mulsu	r17, r16
      a0:	10 03       	mulsu	r17, r16
      a2:	10 03       	mulsu	r17, r16
      a4:	10 03       	mulsu	r17, r16
      a6:	10 03       	mulsu	r17, r16
      a8:	10 03       	mulsu	r17, r16
      aa:	10 03       	mulsu	r17, r16
      ac:	09 02       	muls	r16, r25
      ae:	10 03       	mulsu	r17, r16
      b0:	10 03       	mulsu	r17, r16
      b2:	10 03       	mulsu	r17, r16
      b4:	10 03       	mulsu	r17, r16
      b6:	10 03       	mulsu	r17, r16
      b8:	10 03       	mulsu	r17, r16
      ba:	10 03       	mulsu	r17, r16
      bc:	37 02       	muls	r19, r23
      be:	10 03       	mulsu	r17, r16
      c0:	10 03       	mulsu	r17, r16
      c2:	10 03       	mulsu	r17, r16
      c4:	10 03       	mulsu	r17, r16
      c6:	10 03       	mulsu	r17, r16
      c8:	10 03       	mulsu	r17, r16
      ca:	10 03       	mulsu	r17, r16
      cc:	09 02       	muls	r16, r25
      ce:	10 03       	mulsu	r17, r16
      d0:	10 03       	mulsu	r17, r16
      d2:	10 03       	mulsu	r17, r16
      d4:	10 03       	mulsu	r17, r16
      d6:	10 03       	mulsu	r17, r16
      d8:	10 03       	mulsu	r17, r16
      da:	10 03       	mulsu	r17, r16
      dc:	37 02       	muls	r19, r23
      de:	10 03       	mulsu	r17, r16
      e0:	10 03       	mulsu	r17, r16
      e2:	10 03       	mulsu	r17, r16
      e4:	10 03       	mulsu	r17, r16
      e6:	10 03       	mulsu	r17, r16
      e8:	10 03       	mulsu	r17, r16
      ea:	10 03       	mulsu	r17, r16
      ec:	43 02       	muls	r20, r19
      ee:	10 03       	mulsu	r17, r16
      f0:	10 03       	mulsu	r17, r16
      f2:	10 03       	mulsu	r17, r16
      f4:	10 03       	mulsu	r17, r16
      f6:	10 03       	mulsu	r17, r16
      f8:	10 03       	mulsu	r17, r16
      fa:	10 03       	mulsu	r17, r16
      fc:	5d 02       	muls	r21, r29
      fe:	10 03       	mulsu	r17, r16
     100:	10 03       	mulsu	r17, r16
     102:	10 03       	mulsu	r17, r16
     104:	10 03       	mulsu	r17, r16
     106:	10 03       	mulsu	r17, r16
     108:	10 03       	mulsu	r17, r16
     10a:	10 03       	mulsu	r17, r16
     10c:	37 02       	muls	r19, r23
     10e:	10 03       	mulsu	r17, r16
     110:	10 03       	mulsu	r17, r16
     112:	10 03       	mulsu	r17, r16
     114:	10 03       	mulsu	r17, r16
     116:	10 03       	mulsu	r17, r16
     118:	10 03       	mulsu	r17, r16
     11a:	10 03       	mulsu	r17, r16
     11c:	4f 02       	muls	r20, r31
     11e:	10 03       	mulsu	r17, r16
     120:	10 03       	mulsu	r17, r16
     122:	10 03       	mulsu	r17, r16
     124:	10 03       	mulsu	r17, r16
     126:	10 03       	mulsu	r17, r16
     128:	10 03       	mulsu	r17, r16
     12a:	10 03       	mulsu	r17, r16
     12c:	2b 02       	muls	r18, r27
     12e:	10 03       	mulsu	r17, r16
     130:	10 03       	mulsu	r17, r16
     132:	10 03       	mulsu	r17, r16
     134:	10 03       	mulsu	r17, r16
     136:	10 03       	mulsu	r17, r16
     138:	10 03       	mulsu	r17, r16
     13a:	10 03       	mulsu	r17, r16
     13c:	77 02       	muls	r23, r23
     13e:	10 03       	mulsu	r17, r16
     140:	10 03       	mulsu	r17, r16
     142:	10 03       	mulsu	r17, r16
     144:	10 03       	mulsu	r17, r16
     146:	10 03       	mulsu	r17, r16
     148:	10 03       	mulsu	r17, r16
     14a:	10 03       	mulsu	r17, r16
     14c:	77 02       	muls	r23, r23
     14e:	10 03       	mulsu	r17, r16
     150:	10 03       	mulsu	r17, r16
     152:	10 03       	mulsu	r17, r16
     154:	10 03       	mulsu	r17, r16
     156:	10 03       	mulsu	r17, r16
     158:	10 03       	mulsu	r17, r16
     15a:	10 03       	mulsu	r17, r16
     15c:	77 02       	muls	r23, r23
     15e:	10 03       	mulsu	r17, r16
     160:	10 03       	mulsu	r17, r16
     162:	10 03       	mulsu	r17, r16
     164:	10 03       	mulsu	r17, r16
     166:	10 03       	mulsu	r17, r16
     168:	10 03       	mulsu	r17, r16
     16a:	10 03       	mulsu	r17, r16
     16c:	77 02       	muls	r23, r23
     16e:	10 03       	mulsu	r17, r16
     170:	10 03       	mulsu	r17, r16
     172:	10 03       	mulsu	r17, r16
     174:	10 03       	mulsu	r17, r16
     176:	10 03       	mulsu	r17, r16
     178:	10 03       	mulsu	r17, r16
     17a:	10 03       	mulsu	r17, r16
     17c:	85 02       	muls	r24, r21
     17e:	10 03       	mulsu	r17, r16
     180:	10 03       	mulsu	r17, r16
     182:	10 03       	mulsu	r17, r16
     184:	10 03       	mulsu	r17, r16
     186:	10 03       	mulsu	r17, r16
     188:	10 03       	mulsu	r17, r16
     18a:	10 03       	mulsu	r17, r16
     18c:	a3 02       	muls	r26, r19
     18e:	10 03       	mulsu	r17, r16
     190:	10 03       	mulsu	r17, r16
     192:	10 03       	mulsu	r17, r16
     194:	10 03       	mulsu	r17, r16
     196:	10 03       	mulsu	r17, r16
     198:	10 03       	mulsu	r17, r16
     19a:	10 03       	mulsu	r17, r16
     19c:	85 02       	muls	r24, r21
     19e:	10 03       	mulsu	r17, r16
     1a0:	10 03       	mulsu	r17, r16
     1a2:	10 03       	mulsu	r17, r16
     1a4:	10 03       	mulsu	r17, r16
     1a6:	10 03       	mulsu	r17, r16
     1a8:	10 03       	mulsu	r17, r16
     1aa:	10 03       	mulsu	r17, r16
     1ac:	a3 02       	muls	r26, r19
     1ae:	10 03       	mulsu	r17, r16
     1b0:	10 03       	mulsu	r17, r16
     1b2:	10 03       	mulsu	r17, r16
     1b4:	10 03       	mulsu	r17, r16
     1b6:	10 03       	mulsu	r17, r16
     1b8:	10 03       	mulsu	r17, r16
     1ba:	10 03       	mulsu	r17, r16
     1bc:	aa 02       	muls	r26, r26
     1be:	10 03       	mulsu	r17, r16
     1c0:	10 03       	mulsu	r17, r16
     1c2:	10 03       	mulsu	r17, r16
     1c4:	10 03       	mulsu	r17, r16
     1c6:	10 03       	mulsu	r17, r16
     1c8:	10 03       	mulsu	r17, r16
     1ca:	10 03       	mulsu	r17, r16
     1cc:	c0 02       	muls	r28, r16
     1ce:	10 03       	mulsu	r17, r16
     1d0:	10 03       	mulsu	r17, r16
     1d2:	10 03       	mulsu	r17, r16
     1d4:	10 03       	mulsu	r17, r16
     1d6:	10 03       	mulsu	r17, r16
     1d8:	10 03       	mulsu	r17, r16
     1da:	10 03       	mulsu	r17, r16
     1dc:	c0 02       	muls	r28, r16
     1de:	10 03       	mulsu	r17, r16
     1e0:	10 03       	mulsu	r17, r16
     1e2:	10 03       	mulsu	r17, r16
     1e4:	10 03       	mulsu	r17, r16
     1e6:	10 03       	mulsu	r17, r16
     1e8:	10 03       	mulsu	r17, r16
     1ea:	10 03       	mulsu	r17, r16
     1ec:	d1 02       	muls	r29, r17
     1ee:	10 03       	mulsu	r17, r16
     1f0:	10 03       	mulsu	r17, r16
     1f2:	10 03       	mulsu	r17, r16
     1f4:	10 03       	mulsu	r17, r16
     1f6:	10 03       	mulsu	r17, r16
     1f8:	10 03       	mulsu	r17, r16
     1fa:	10 03       	mulsu	r17, r16
     1fc:	f3 02       	muls	r31, r19
     1fe:	10 03       	mulsu	r17, r16
     200:	10 03       	mulsu	r17, r16
     202:	10 03       	mulsu	r17, r16
     204:	10 03       	mulsu	r17, r16
     206:	10 03       	mulsu	r17, r16
     208:	10 03       	mulsu	r17, r16
     20a:	10 03       	mulsu	r17, r16
     20c:	f6 02       	muls	r31, r22
     20e:	10 03       	mulsu	r17, r16
     210:	10 03       	mulsu	r17, r16
     212:	10 03       	mulsu	r17, r16
     214:	10 03       	mulsu	r17, r16
     216:	10 03       	mulsu	r17, r16
     218:	10 03       	mulsu	r17, r16
     21a:	10 03       	mulsu	r17, r16
     21c:	10 03       	mulsu	r17, r16
     21e:	10 03       	mulsu	r17, r16
     220:	10 03       	mulsu	r17, r16
     222:	10 03       	mulsu	r17, r16
     224:	10 03       	mulsu	r17, r16
     226:	10 03       	mulsu	r17, r16
     228:	10 03       	mulsu	r17, r16
     22a:	10 03       	mulsu	r17, r16
     22c:	10 03       	mulsu	r17, r16
     22e:	10 03       	mulsu	r17, r16
     230:	10 03       	mulsu	r17, r16
     232:	10 03       	mulsu	r17, r16
     234:	10 03       	mulsu	r17, r16
     236:	10 03       	mulsu	r17, r16
     238:	10 03       	mulsu	r17, r16
     23a:	10 03       	mulsu	r17, r16
     23c:	10 03       	mulsu	r17, r16
     23e:	10 03       	mulsu	r17, r16
     240:	10 03       	mulsu	r17, r16
     242:	10 03       	mulsu	r17, r16
     244:	10 03       	mulsu	r17, r16
     246:	10 03       	mulsu	r17, r16
     248:	10 03       	mulsu	r17, r16
     24a:	10 03       	mulsu	r17, r16
     24c:	10 03       	mulsu	r17, r16
     24e:	10 03       	mulsu	r17, r16
     250:	10 03       	mulsu	r17, r16
     252:	10 03       	mulsu	r17, r16
     254:	10 03       	mulsu	r17, r16
     256:	10 03       	mulsu	r17, r16
     258:	10 03       	mulsu	r17, r16
     25a:	10 03       	mulsu	r17, r16
     25c:	10 03       	mulsu	r17, r16
     25e:	10 03       	mulsu	r17, r16
     260:	10 03       	mulsu	r17, r16
     262:	10 03       	mulsu	r17, r16
     264:	10 03       	mulsu	r17, r16
     266:	10 03       	mulsu	r17, r16
     268:	10 03       	mulsu	r17, r16
     26a:	10 03       	mulsu	r17, r16
     26c:	01 03       	mulsu	r16, r17
     26e:	aa 0b       	sbc	r26, r26
     270:	ae 0b       	sbc	r26, r30
     272:	b2 0b       	sbc	r27, r18
     274:	b6 0b       	sbc	r27, r22
     276:	ba 0b       	sbc	r27, r26
     278:	be 0b       	sbc	r27, r30
     27a:	c2 0b       	sbc	r28, r18
     27c:	c6 0b       	sbc	r28, r22
     27e:	ca 0b       	sbc	r28, r26
     280:	ce 0b       	sbc	r28, r30
     282:	d2 0b       	sbc	r29, r18

00000284 <__ctors_end>:
     284:	11 24       	eor	r1, r1
     286:	1f be       	out	0x3f, r1	; 63
     288:	cf ef       	ldi	r28, 0xFF	; 255
     28a:	d0 e1       	ldi	r29, 0x10	; 16
     28c:	de bf       	out	0x3e, r29	; 62
     28e:	cd bf       	out	0x3d, r28	; 61

00000290 <__do_clear_bss>:
     290:	27 e0       	ldi	r18, 0x07	; 7
     292:	a0 e0       	ldi	r26, 0x00	; 0
     294:	b1 e0       	ldi	r27, 0x01	; 1
     296:	01 c0       	rjmp	.+2      	; 0x29a <.do_clear_bss_start>

00000298 <.do_clear_bss_loop>:
     298:	1d 92       	st	X+, r1

0000029a <.do_clear_bss_start>:
     29a:	a6 3f       	cpi	r26, 0xF6	; 246
     29c:	b2 07       	cpc	r27, r18
     29e:	e1 f7       	brne	.-8      	; 0x298 <.do_clear_bss_loop>
     2a0:	0e 94 2d 0c 	call	0x185a	; 0x185a <main>
     2a4:	0c 94 94 0c 	jmp	0x1928	; 0x1928 <_exit>

000002a8 <__bad_interrupt>:
     2a8:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000002ac <adc_init>:

word adc_data;

void adc_init(void)
{
  ADCSRA = BV(ADEN) | 7; // clk / 128
     2ac:	87 e8       	ldi	r24, 0x87	; 135
     2ae:	80 93 7a 00 	sts	0x007A, r24
  ADCSRB = 0;
     2b2:	10 92 7b 00 	sts	0x007B, r1
  DIDR0 = 0xFF; // all pin C is analog
     2b6:	8f ef       	ldi	r24, 0xFF	; 255
     2b8:	80 93 7e 00 	sts	0x007E, r24
  ADMUX  = 0;
     2bc:	10 92 7c 00 	sts	0x007C, r1
  adc_data = 0;
     2c0:	10 92 bb 02 	sts	0x02BB, r1
     2c4:	10 92 ba 02 	sts	0x02BA, r1
     2c8:	08 95       	ret

000002ca <adc_read>:
}

word adc_read (byte channel)
{

  ADMUX = (channel & 7);
     2ca:	87 70       	andi	r24, 0x07	; 7
     2cc:	80 93 7c 00 	sts	0x007C, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     2d0:	86 ef       	ldi	r24, 0xF6	; 246
     2d2:	8a 95       	dec	r24
     2d4:	f1 f7       	brne	.-4      	; 0x2d2 <adc_read+0x8>
  _delay_us(50);
  ADCSRA |= BV(ADSC);
     2d6:	ea e7       	ldi	r30, 0x7A	; 122
     2d8:	f0 e0       	ldi	r31, 0x00	; 0
     2da:	80 81       	ld	r24, Z
     2dc:	80 64       	ori	r24, 0x40	; 64
     2de:	80 83       	st	Z, r24

  while ((ADCSRA & BV(ADSC)) > 0 );
     2e0:	80 81       	ld	r24, Z
     2e2:	86 fd       	sbrc	r24, 6
     2e4:	fd cf       	rjmp	.-6      	; 0x2e0 <adc_read+0x16>

  return (ADC);
     2e6:	80 91 78 00 	lds	r24, 0x0078
     2ea:	90 91 79 00 	lds	r25, 0x0079
}
     2ee:	08 95       	ret

000002f0 <uart2_get_data>:


byte * uart2_get_data(void)
{
  return (byte *) &uart2_buf_pac_rx.b[0];
}
     2f0:	87 ec       	ldi	r24, 0xC7	; 199
     2f2:	92 e0       	ldi	r25, 0x02	; 2
     2f4:	08 95       	ret

000002f6 <uart2_put_data>:

void uart2_put_data(byte * dataptr)
{
     2f6:	cf 93       	push	r28
     2f8:	fc 01       	movw	r30, r24
  byte i;
  byte j;
  byte sum;
  
  j = (uart2_buf_pac_ptr_e+1) & UART2_BUFFER_PACKET_SIZE_MAX;
     2fa:	c0 91 02 01 	lds	r28, 0x0102
     2fe:	cf 5f       	subi	r28, 0xFF	; 255
     300:	cf 70       	andi	r28, 0x0F	; 15
     302:	8c 2f       	mov	r24, r28
     304:	90 e0       	ldi	r25, 0x00	; 0
     306:	dc 01       	movw	r26, r24
     308:	aa 0f       	add	r26, r26
     30a:	bb 1f       	adc	r27, r27
     30c:	aa 0f       	add	r26, r26
     30e:	bb 1f       	adc	r27, r27
     310:	aa 0f       	add	r26, r26
     312:	bb 1f       	adc	r27, r27
     314:	a8 0f       	add	r26, r24
     316:	b9 1f       	adc	r27, r25
     318:	a7 50       	subi	r26, 0x07	; 7
     31a:	bd 4f       	sbci	r27, 0xFD	; 253
     31c:	bf 01       	movw	r22, r30
     31e:	68 5f       	subi	r22, 0xF8	; 248
     320:	7f 4f       	sbci	r23, 0xFF	; 255

  sum = 0;
     322:	80 e0       	ldi	r24, 0x00	; 0
  // copy data without sum
  for(i=0; i<8; i++) {
    uart2_buf_pac_tx[j].b[i] = *dataptr;
     324:	4c 2f       	mov	r20, r28
     326:	50 e0       	ldi	r21, 0x00	; 0
     328:	9a 01       	movw	r18, r20
     32a:	90 81       	ld	r25, Z
     32c:	9d 93       	st	X+, r25
    sum += *dataptr;
     32e:	91 91       	ld	r25, Z+
     330:	89 0f       	add	r24, r25
  
  j = (uart2_buf_pac_ptr_e+1) & UART2_BUFFER_PACKET_SIZE_MAX;

  sum = 0;
  // copy data without sum
  for(i=0; i<8; i++) {
     332:	e6 17       	cp	r30, r22
     334:	f7 07       	cpc	r31, r23
     336:	c1 f7       	brne	.-16     	; 0x328 <uart2_put_data+0x32>
    uart2_buf_pac_tx[j].b[i] = *dataptr;
    sum += *dataptr;
    dataptr++;
  }
  uart2_buf_pac_tx[j].n.sum = sum; // save calculated sum
     338:	fa 01       	movw	r30, r20
     33a:	ee 0f       	add	r30, r30
     33c:	ff 1f       	adc	r31, r31
     33e:	ee 0f       	add	r30, r30
     340:	ff 1f       	adc	r31, r31
     342:	ee 0f       	add	r30, r30
     344:	ff 1f       	adc	r31, r31
     346:	2e 0f       	add	r18, r30
     348:	3f 1f       	adc	r19, r31
     34a:	f9 01       	movw	r30, r18
     34c:	e7 50       	subi	r30, 0x07	; 7
     34e:	fd 4f       	sbci	r31, 0xFD	; 253
     350:	80 87       	std	Z+8, r24	; 0x08

  uart2_buf_pac_ptr_e = j;
     352:	c0 93 02 01 	sts	0x0102, r28
}
     356:	cf 91       	pop	r28
     358:	08 95       	ret

0000035a <uart2_init>:
// Initialize the UART
/******************************************************/
void uart2_init(void)
{
  // ext UART port via I2C
  i2cInit();
     35a:	0e 94 ce 01 	call	0x39c	; 0x39c <i2cInit>
  uart2_status = 0;
     35e:	10 92 01 01 	sts	0x0101, r1
     362:	08 95       	ret

00000364 <i2cSetBitrate>:
    //outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
    // enable interrupts
}

void i2cSetBitrate(u16 bitrateKHz)
{
     364:	bc 01       	movw	r22, r24
    // SCL freq = F_CPU/(16+2*TWBR))
    #ifdef TWPS0
        // for processors with additional bitrate division (mega128)
        // SCL freq = F_CPU/(16+2*TWBR*4^TWPS)
        // set TWPS to zero
        cbi(TWSR, TWPS0);
     366:	e9 eb       	ldi	r30, 0xB9	; 185
     368:	f0 e0       	ldi	r31, 0x00	; 0
     36a:	90 81       	ld	r25, Z
     36c:	9e 7f       	andi	r25, 0xFE	; 254
     36e:	90 83       	st	Z, r25
        cbi(TWSR, TWPS1);
     370:	90 81       	ld	r25, Z
     372:	9d 7f       	andi	r25, 0xFD	; 253
     374:	90 83       	st	Z, r25
    #endif
    // calculate bitrate division
    bitrate_div = ((F_CPU/1000l)/bitrateKHz);
     376:	89 e9       	ldi	r24, 0x99	; 153
     378:	99 e3       	ldi	r25, 0x39	; 57
     37a:	0e 94 40 0c 	call	0x1880	; 0x1880 <__udivmodhi4>
     37e:	86 2f       	mov	r24, r22
    if(bitrate_div >= 16)
     380:	60 31       	cpi	r22, 0x10	; 16
     382:	48 f0       	brcs	.+18     	; 0x396 <i2cSetBitrate+0x32>
     384:	77 27       	eor	r23, r23
        bitrate_div = (bitrate_div-16)/2;
     386:	60 51       	subi	r22, 0x10	; 16
     388:	71 09       	sbc	r23, r1
     38a:	cb 01       	movw	r24, r22
     38c:	99 23       	and	r25, r25
     38e:	0c f4       	brge	.+2      	; 0x392 <i2cSetBitrate+0x2e>
     390:	01 96       	adiw	r24, 0x01	; 1
     392:	95 95       	asr	r25
     394:	87 95       	ror	r24
    TWBR = bitrate_div;
     396:	80 93 b8 00 	sts	0x00B8, r24
     39a:	08 95       	ret

0000039c <i2cInit>:

// functions
void i2cInit(void)
{
    // clear SlaveReceive and SlaveTransmit handler to null
    i2cSlaveReceive = 0;
     39c:	10 92 06 01 	sts	0x0106, r1
     3a0:	10 92 05 01 	sts	0x0105, r1
    i2cSlaveTransmit = 0;
     3a4:	10 92 04 01 	sts	0x0104, r1
     3a8:	10 92 03 01 	sts	0x0103, r1
    // set i2c bit rate to 100KHz
    i2cSetBitrate(100);
     3ac:	84 e6       	ldi	r24, 0x64	; 100
     3ae:	90 e0       	ldi	r25, 0x00	; 0
     3b0:	0e 94 b2 01 	call	0x364	; 0x364 <i2cSetBitrate>
    // set state
    I2cState = I2C_IDLE;
     3b4:	10 92 9d 02 	sts	0x029D, r1
    // enable TWI (two-wire interface)
    // enable TWI interrupt and slave address ACK
    TWCR |= BV(TWEN) | BV(TWIE) | BV(TWEA);
     3b8:	ec eb       	ldi	r30, 0xBC	; 188
     3ba:	f0 e0       	ldi	r31, 0x00	; 0
     3bc:	80 81       	ld	r24, Z
     3be:	85 64       	ori	r24, 0x45	; 69
     3c0:	80 83       	st	Z, r24
     3c2:	08 95       	ret

000003c4 <__vector_26>:
    return retval;
}

//! I2C (TWI) interrupt service routine
ISR(TWI_vect)
{
     3c4:	1f 92       	push	r1
     3c6:	0f 92       	push	r0
     3c8:	0f b6       	in	r0, 0x3f	; 63
     3ca:	0f 92       	push	r0
     3cc:	11 24       	eor	r1, r1
     3ce:	2f 93       	push	r18
     3d0:	3f 93       	push	r19
     3d2:	4f 93       	push	r20
     3d4:	5f 93       	push	r21
     3d6:	6f 93       	push	r22
     3d8:	7f 93       	push	r23
     3da:	8f 93       	push	r24
     3dc:	9f 93       	push	r25
     3de:	af 93       	push	r26
     3e0:	bf 93       	push	r27
     3e2:	ef 93       	push	r30
     3e4:	ff 93       	push	r31
    // read status bits
    u08 status = TWSR & TWSR_STATUS_MASK;
     3e6:	80 91 b9 00 	lds	r24, 0x00B9
     3ea:	e8 2f       	mov	r30, r24
     3ec:	e8 7f       	andi	r30, 0xF8	; 248

    switch(status)
     3ee:	8e 2f       	mov	r24, r30
     3f0:	90 e0       	ldi	r25, 0x00	; 0
     3f2:	fc 01       	movw	r30, r24
     3f4:	e2 5c       	subi	r30, 0xC2	; 194
     3f6:	ff 4f       	sbci	r31, 0xFF	; 255
     3f8:	0c 94 54 0c 	jmp	0x18a8	; 0x18a8 <__tablejump2__>
        rprintfInit(uart1AddToTxBuffer);
        rprintf("I2C: M->START\r\n");
        rprintfInit(uart1SendByte);
        #endif
        // send device address
        i2cSendByte(I2cDeviceAddrRW);
     3fc:	80 91 9b 02 	lds	r24, 0x029B
}

inline void i2cSendByte(u08 data)
{
    // save data to the TWDR
    TWDR = data;
     400:	80 93 bb 00 	sts	0x00BB, r24
    // begin send
    TWCR = (TWCR & TWCR_CMD_MASK) | BV(TWINT);
     404:	ec eb       	ldi	r30, 0xBC	; 188
     406:	f0 e0       	ldi	r31, 0x00	; 0
     408:	80 81       	ld	r24, Z
     40a:	8f 70       	andi	r24, 0x0F	; 15
     40c:	80 68       	ori	r24, 0x80	; 128
     40e:	80 83       	st	Z, r24
     410:	07 c1       	rjmp	.+526    	; 0x620 <__vector_26+0x25c>
        #ifdef I2C_DEBUG
        rprintfInit(uart1AddToTxBuffer);
        rprintf("I2C: MT->SLA_ACK or DATA_ACK\r\n");
        rprintfInit(uart1SendByte);
        #endif
        if(I2cSendDataIndex < I2cSendDataLength)
     412:	e0 91 d2 01 	lds	r30, 0x01D2
     416:	80 91 d1 01 	lds	r24, 0x01D1
     41a:	e8 17       	cp	r30, r24
     41c:	88 f4       	brcc	.+34     	; 0x440 <__vector_26+0x7c>
        {
            // send data
            i2cSendByte( I2cSendData[I2cSendDataIndex++] );
     41e:	81 e0       	ldi	r24, 0x01	; 1
     420:	8e 0f       	add	r24, r30
     422:	80 93 d2 01 	sts	0x01D2, r24
     426:	f0 e0       	ldi	r31, 0x00	; 0
     428:	ed 52       	subi	r30, 0x2D	; 45
     42a:	fe 4f       	sbci	r31, 0xFE	; 254
     42c:	80 81       	ld	r24, Z
}

inline void i2cSendByte(u08 data)
{
    // save data to the TWDR
    TWDR = data;
     42e:	80 93 bb 00 	sts	0x00BB, r24
    // begin send
    TWCR = (TWCR & TWCR_CMD_MASK) | BV(TWINT);
     432:	ec eb       	ldi	r30, 0xBC	; 188
     434:	f0 e0       	ldi	r31, 0x00	; 0
     436:	80 81       	ld	r24, Z
     438:	8f 70       	andi	r24, 0x0F	; 15
     43a:	80 68       	ori	r24, 0x80	; 128
     43c:	80 83       	st	Z, r24
     43e:	08 c0       	rjmp	.+16     	; 0x450 <__vector_26+0x8c>

inline void i2cSendStop(void)
{
    // transmit stop condition
    // leave with TWEA on for slave receiving
    TWCR = (TWCR & TWCR_CMD_MASK) | BV(TWINT) | BV(TWEA) | BV(TWSTO);
     440:	ec eb       	ldi	r30, 0xBC	; 188
     442:	f0 e0       	ldi	r31, 0x00	; 0
     444:	80 81       	ld	r24, Z
     446:	8f 70       	andi	r24, 0x0F	; 15
     448:	80 6d       	ori	r24, 0xD0	; 208
     44a:	80 83       	st	Z, r24
        else
        {
            // transmit stop condition, enable SLA ACK
            i2cSendStop();
            // set state
            I2cState = I2C_IDLE;
     44c:	10 92 9d 02 	sts	0x029D, r1
        }
                I2cLastError = I2C_NOERROR;
     450:	10 92 9c 02 	sts	0x029C, r1
        break;
     454:	e5 c0       	rjmp	.+458    	; 0x620 <__vector_26+0x25c>
        rprintfInit(uart1AddToTxBuffer);
        rprintf("I2C: MR->DATA_NACK\r\n");
        rprintfInit(uart1SendByte);
        #endif
        // store final received data byte
        I2cReceiveData[I2cReceiveDataIndex++] = TWDR;
     456:	e0 91 08 01 	lds	r30, 0x0108
     45a:	81 e0       	ldi	r24, 0x01	; 1
     45c:	8e 0f       	add	r24, r30
     45e:	80 93 08 01 	sts	0x0108, r24
     462:	80 91 bb 00 	lds	r24, 0x00BB
     466:	f0 e0       	ldi	r31, 0x00	; 0
     468:	e7 5f       	subi	r30, 0xF7	; 247
     46a:	fe 4f       	sbci	r31, 0xFE	; 254
     46c:	80 83       	st	Z, r24

inline void i2cSendStop(void)
{
    // transmit stop condition
    // leave with TWEA on for slave receiving
    TWCR = (TWCR & TWCR_CMD_MASK) | BV(TWINT) | BV(TWEA) | BV(TWSTO);
     46e:	ec eb       	ldi	r30, 0xBC	; 188
     470:	f0 e0       	ldi	r31, 0x00	; 0
     472:	80 81       	ld	r24, Z
     474:	8f 70       	andi	r24, 0x0F	; 15
     476:	80 6d       	ori	r24, 0xD0	; 208
     478:	80 83       	st	Z, r24
        rprintfInit(uart1SendByte);
        #endif
        // transmit stop condition, enable SLA ACK
        i2cSendStop();
        // set state
        I2cState = I2C_IDLE;
     47a:	10 92 9d 02 	sts	0x029D, r1
        I2cLastError = I2C_NACK;
     47e:	82 e0       	ldi	r24, 0x02	; 2
     480:	80 93 9c 02 	sts	0x029C, r24
        break;
     484:	cd c0       	rjmp	.+410    	; 0x620 <__vector_26+0x25c>
        rprintfInit(uart1AddToTxBuffer);
        rprintf("I2C: MT->ARB_LOST\r\n");
        rprintfInit(uart1SendByte);
        #endif
        // release bus
        TWCR = (TWCR & TWCR_CMD_MASK) | BV(TWINT);
     486:	ec eb       	ldi	r30, 0xBC	; 188
     488:	f0 e0       	ldi	r31, 0x00	; 0
     48a:	80 81       	ld	r24, Z
     48c:	8f 70       	andi	r24, 0x0F	; 15
     48e:	80 68       	ori	r24, 0x80	; 128
     490:	80 83       	st	Z, r24
        // set state
        I2cState = I2C_IDLE;
     492:	10 92 9d 02 	sts	0x029D, r1
        I2cLastError = I2C_LOST_ARBITRATION;
     496:	81 e0       	ldi	r24, 0x01	; 1
     498:	80 93 9c 02 	sts	0x029C, r24
        // release bus and transmit start when bus is free
        //outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTA));
        break;
     49c:	c1 c0       	rjmp	.+386    	; 0x620 <__vector_26+0x25c>
        rprintfInit(uart1AddToTxBuffer);
        rprintf("I2C: MR->DATA_ACK\r\n");
        rprintfInit(uart1SendByte);
        #endif
        // store received data byte
        I2cReceiveData[I2cReceiveDataIndex++] = TWDR;
     49e:	e0 91 08 01 	lds	r30, 0x0108
     4a2:	81 e0       	ldi	r24, 0x01	; 1
     4a4:	8e 0f       	add	r24, r30
     4a6:	80 93 08 01 	sts	0x0108, r24
     4aa:	80 91 bb 00 	lds	r24, 0x00BB
     4ae:	f0 e0       	ldi	r31, 0x00	; 0
     4b0:	e7 5f       	subi	r30, 0xF7	; 247
     4b2:	fe 4f       	sbci	r31, 0xFE	; 254
     4b4:	80 83       	st	Z, r24
        I2cLastError = I2C_NOERROR;
     4b6:	10 92 9c 02 	sts	0x029C, r1
        #ifdef I2C_DEBUG
        rprintfInit(uart1AddToTxBuffer);
        rprintf("I2C: MR->SLA_ACK\r\n");
        rprintfInit(uart1SendByte);
        #endif
        if(I2cReceiveDataIndex < (I2cReceiveDataLength-1))
     4ba:	20 91 08 01 	lds	r18, 0x0108
     4be:	30 e0       	ldi	r19, 0x00	; 0
     4c0:	80 91 07 01 	lds	r24, 0x0107
     4c4:	90 e0       	ldi	r25, 0x00	; 0
     4c6:	01 97       	sbiw	r24, 0x01	; 1
     4c8:	28 17       	cp	r18, r24
     4ca:	39 07       	cpc	r19, r25
     4cc:	3c f4       	brge	.+14     	; 0x4dc <__vector_26+0x118>
{
    // begin receive over i2c
    if( ackFlag )
    {
        // ackFlag = TRUE: ACK the recevied data
        TWCR = (TWCR & TWCR_CMD_MASK) | BV(TWINT) | BV(TWEA);
     4ce:	ec eb       	ldi	r30, 0xBC	; 188
     4d0:	f0 e0       	ldi	r31, 0x00	; 0
     4d2:	80 81       	ld	r24, Z
     4d4:	8f 70       	andi	r24, 0x0F	; 15
     4d6:	80 6c       	ori	r24, 0xC0	; 192
     4d8:	80 83       	st	Z, r24
     4da:	06 c0       	rjmp	.+12     	; 0x4e8 <__vector_26+0x124>
    }
    else
    {
        // ackFlag = FALSE: NACK the recevied data
        TWCR = (TWCR & TWCR_CMD_MASK) | BV(TWINT);
     4dc:	ec eb       	ldi	r30, 0xBC	; 188
     4de:	f0 e0       	ldi	r31, 0x00	; 0
     4e0:	80 81       	ld	r24, Z
     4e2:	8f 70       	andi	r24, 0x0F	; 15
     4e4:	80 68       	ori	r24, 0x80	; 128
     4e6:	80 83       	st	Z, r24
            // data byte will be received, reply with ACK (more bytes in transfer)
            i2cReceiveByte(TRUE);
        else
            // data byte will be received, reply with NACK (final byte in transfer)
            i2cReceiveByte(FALSE);
            I2cLastError = I2C_NOERROR;
     4e8:	10 92 9c 02 	sts	0x029C, r1
        break;
     4ec:	99 c0       	rjmp	.+306    	; 0x620 <__vector_26+0x25c>
        rprintf("I2C: SR->SLA_ACK\r\n");
        rprintfInit(uart1SendByte);
        #endif
        // we are being addressed as slave for writing (data will be received from master)
        // set state
        I2cState = I2C_SLAVE_RX;
     4ee:	85 e0       	ldi	r24, 0x05	; 5
     4f0:	80 93 9d 02 	sts	0x029D, r24
        // prepare buffer
        I2cReceiveDataIndex = 0;
     4f4:	10 92 08 01 	sts	0x0108, r1
        // receive data byte and return ACK
        TWCR = (TWCR&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA);
     4f8:	ec eb       	ldi	r30, 0xBC	; 188
     4fa:	f0 e0       	ldi	r31, 0x00	; 0
     4fc:	80 81       	ld	r24, Z
     4fe:	8f 70       	andi	r24, 0x0F	; 15
     500:	80 6c       	ori	r24, 0xC0	; 192
     502:	80 83       	st	Z, r24
        I2cLastError = I2C_NOERROR;
     504:	10 92 9c 02 	sts	0x029C, r1
        break;
     508:	8b c0       	rjmp	.+278    	; 0x620 <__vector_26+0x25c>
        rprintfInit(uart1AddToTxBuffer);
        rprintf("I2C: SR->DATA_ACK\r\n");
        rprintfInit(uart1SendByte);
        #endif
        // get previously received data byte
        I2cReceiveData[I2cReceiveDataIndex++] = TWDR;
     50a:	e0 91 08 01 	lds	r30, 0x0108
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	8e 0f       	add	r24, r30
     512:	80 93 08 01 	sts	0x0108, r24
     516:	90 91 bb 00 	lds	r25, 0x00BB
     51a:	f0 e0       	ldi	r31, 0x00	; 0
     51c:	e7 5f       	subi	r30, 0xF7	; 247
     51e:	fe 4f       	sbci	r31, 0xFE	; 254
     520:	90 83       	st	Z, r25
        // check receive buffer status
        if(I2cReceiveDataIndex < I2C_RECEIVE_DATA_BUFFER_SIZE)
     522:	88 3c       	cpi	r24, 0xC8	; 200
     524:	38 f4       	brcc	.+14     	; 0x534 <__vector_26+0x170>
{
    // begin receive over i2c
    if( ackFlag )
    {
        // ackFlag = TRUE: ACK the recevied data
        TWCR = (TWCR & TWCR_CMD_MASK) | BV(TWINT) | BV(TWEA);
     526:	ec eb       	ldi	r30, 0xBC	; 188
     528:	f0 e0       	ldi	r31, 0x00	; 0
     52a:	80 81       	ld	r24, Z
     52c:	8f 70       	andi	r24, 0x0F	; 15
     52e:	80 6c       	ori	r24, 0xC0	; 192
     530:	80 83       	st	Z, r24
     532:	06 c0       	rjmp	.+12     	; 0x540 <__vector_26+0x17c>
    }
    else
    {
        // ackFlag = FALSE: NACK the recevied data
        TWCR = (TWCR & TWCR_CMD_MASK) | BV(TWINT);
     534:	ec eb       	ldi	r30, 0xBC	; 188
     536:	f0 e0       	ldi	r31, 0x00	; 0
     538:	80 81       	ld	r24, Z
     53a:	8f 70       	andi	r24, 0x0F	; 15
     53c:	80 68       	ori	r24, 0x80	; 128
     53e:	80 83       	st	Z, r24
        {
            // receive data byte and return NACK
            i2cReceiveByte(FALSE);
            //outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
        }
        I2cLastError = I2C_NOERROR;
     540:	10 92 9c 02 	sts	0x029C, r1
        break;
     544:	6d c0       	rjmp	.+218    	; 0x620 <__vector_26+0x25c>
        TWCR = (TWCR & TWCR_CMD_MASK) | BV(TWINT) | BV(TWEA);
    }
    else
    {
        // ackFlag = FALSE: NACK the recevied data
        TWCR = (TWCR & TWCR_CMD_MASK) | BV(TWINT);
     546:	ec eb       	ldi	r30, 0xBC	; 188
     548:	f0 e0       	ldi	r31, 0x00	; 0
     54a:	80 81       	ld	r24, Z
     54c:	8f 70       	andi	r24, 0x0F	; 15
     54e:	80 68       	ori	r24, 0x80	; 128
     550:	80 83       	st	Z, r24
     552:	66 c0       	rjmp	.+204    	; 0x620 <__vector_26+0x25c>
        rprintfInit(uart1AddToTxBuffer);
        rprintf("I2C: SR->SR_STOP\r\n");
        rprintfInit(uart1SendByte);
        #endif
        // switch to SR mode with SLA ACK
        TWCR = (TWCR & TWCR_CMD_MASK) | BV(TWINT) | BV(TWEA);
     554:	ec eb       	ldi	r30, 0xBC	; 188
     556:	f0 e0       	ldi	r31, 0x00	; 0
     558:	80 81       	ld	r24, Z
     55a:	8f 70       	andi	r24, 0x0F	; 15
     55c:	80 6c       	ori	r24, 0xC0	; 192
     55e:	80 83       	st	Z, r24
        // i2c receive is complete, call i2cSlaveReceive
        if(i2cSlaveReceive) i2cSlaveReceive(I2cReceiveDataIndex, I2cReceiveData);
     560:	e0 91 05 01 	lds	r30, 0x0105
     564:	f0 91 06 01 	lds	r31, 0x0106
     568:	30 97       	sbiw	r30, 0x00	; 0
     56a:	29 f0       	breq	.+10     	; 0x576 <__vector_26+0x1b2>
     56c:	69 e0       	ldi	r22, 0x09	; 9
     56e:	71 e0       	ldi	r23, 0x01	; 1
     570:	80 91 08 01 	lds	r24, 0x0108
     574:	09 95       	icall
        // set state
        I2cState = I2C_IDLE;
     576:	10 92 9d 02 	sts	0x029D, r1
        I2cLastError = I2C_NOERROR;
     57a:	10 92 9c 02 	sts	0x029C, r1
        break;
     57e:	50 c0       	rjmp	.+160    	; 0x620 <__vector_26+0x25c>
        rprintf("I2C: ST->SLA_ACK\r\n");
        rprintfInit(uart1SendByte);
        #endif
        // we are being addressed as slave for reading (data must be transmitted back to master)
        // set state
        I2cState = I2C_SLAVE_TX;
     580:	84 e0       	ldi	r24, 0x04	; 4
     582:	80 93 9d 02 	sts	0x029D, r24
        // request data from application
        if(i2cSlaveTransmit) I2cSendDataLength = i2cSlaveTransmit(I2C_SEND_DATA_BUFFER_SIZE, I2cSendData);
     586:	e0 91 03 01 	lds	r30, 0x0103
     58a:	f0 91 04 01 	lds	r31, 0x0104
     58e:	30 97       	sbiw	r30, 0x00	; 0
     590:	31 f0       	breq	.+12     	; 0x59e <__vector_26+0x1da>
     592:	63 ed       	ldi	r22, 0xD3	; 211
     594:	71 e0       	ldi	r23, 0x01	; 1
     596:	88 ec       	ldi	r24, 0xC8	; 200
     598:	09 95       	icall
     59a:	80 93 d1 01 	sts	0x01D1, r24
        // reset data index
        I2cSendDataIndex = 0;
     59e:	10 92 d2 01 	sts	0x01D2, r1
        rprintfInit(uart1AddToTxBuffer);
        rprintf("I2C: ST->DATA_ACK\r\n");
        rprintfInit(uart1SendByte);
        #endif
        // transmit data byte
        TWDR = I2cSendData[I2cSendDataIndex++];
     5a2:	e0 91 d2 01 	lds	r30, 0x01D2
     5a6:	81 e0       	ldi	r24, 0x01	; 1
     5a8:	8e 0f       	add	r24, r30
     5aa:	80 93 d2 01 	sts	0x01D2, r24
     5ae:	f0 e0       	ldi	r31, 0x00	; 0
     5b0:	ed 52       	subi	r30, 0x2D	; 45
     5b2:	fe 4f       	sbci	r31, 0xFE	; 254
     5b4:	80 81       	ld	r24, Z
     5b6:	80 93 bb 00 	sts	0x00BB, r24
        if(I2cSendDataIndex < I2cSendDataLength)
     5ba:	90 91 d2 01 	lds	r25, 0x01D2
     5be:	80 91 d1 01 	lds	r24, 0x01D1
     5c2:	98 17       	cp	r25, r24
     5c4:	38 f4       	brcc	.+14     	; 0x5d4 <__vector_26+0x210>
            // expect ACK to data byte
            TWCR = (TWCR&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA);
     5c6:	ec eb       	ldi	r30, 0xBC	; 188
     5c8:	f0 e0       	ldi	r31, 0x00	; 0
     5ca:	80 81       	ld	r24, Z
     5cc:	8f 70       	andi	r24, 0x0F	; 15
     5ce:	80 6c       	ori	r24, 0xC0	; 192
     5d0:	80 83       	st	Z, r24
     5d2:	06 c0       	rjmp	.+12     	; 0x5e0 <__vector_26+0x21c>
        else
            // expect NACK to data byte
            TWCR = (TWCR&TWCR_CMD_MASK)|BV(TWINT);
     5d4:	ec eb       	ldi	r30, 0xBC	; 188
     5d6:	f0 e0       	ldi	r31, 0x00	; 0
     5d8:	80 81       	ld	r24, Z
     5da:	8f 70       	andi	r24, 0x0F	; 15
     5dc:	80 68       	ori	r24, 0x80	; 128
     5de:	80 83       	st	Z, r24
            I2cLastError = I2C_NOERROR;
     5e0:	10 92 9c 02 	sts	0x029C, r1
        break;
     5e4:	1d c0       	rjmp	.+58     	; 0x620 <__vector_26+0x25c>
    case TW_ST_DATA_NACK:                // 0xC0: data byte has been transmitted, NACK has been received
        I2cLastError = I2C_NACK;
     5e6:	82 e0       	ldi	r24, 0x02	; 2
     5e8:	80 93 9c 02 	sts	0x029C, r24
        rprintf("I2C: ST->DATA_NACK or LAST_DATA\r\n");
        rprintfInit(uart1SendByte);
        #endif
        // all done
        // switch to open slave
        TWCR = (TWCR&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA);
     5ec:	ec eb       	ldi	r30, 0xBC	; 188
     5ee:	f0 e0       	ldi	r31, 0x00	; 0
     5f0:	80 81       	ld	r24, Z
     5f2:	8f 70       	andi	r24, 0x0F	; 15
     5f4:	80 6c       	ori	r24, 0xC0	; 192
     5f6:	80 83       	st	Z, r24
        // set state
        I2cState = I2C_IDLE;
     5f8:	10 92 9d 02 	sts	0x029D, r1
        I2cLastError = I2C_NOERROR;
     5fc:	10 92 9c 02 	sts	0x029C, r1
        break;
     600:	0f c0       	rjmp	.+30     	; 0x620 <__vector_26+0x25c>
        #ifdef I2C_DEBUG
        rprintfInit(uart1AddToTxBuffer);
        rprintf("I2C: NO_INFO\r\n");
        rprintfInit(uart1SendByte);
        #endif
        I2cLastError = I2C_BAD_INTERFACE;
     602:	84 e0       	ldi	r24, 0x04	; 4
     604:	80 93 9c 02 	sts	0x029C, r24
        break;
     608:	0b c0       	rjmp	.+22     	; 0x620 <__vector_26+0x25c>
        rprintfInit(uart1AddToTxBuffer);
        rprintf("I2C: BUS_ERROR\r\n");
        rprintfInit(uart1SendByte);
        #endif
        // reset internal hardware and release bus
        TWCR = (TWCR&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTO)|BV(TWEA);
     60a:	ec eb       	ldi	r30, 0xBC	; 188
     60c:	f0 e0       	ldi	r31, 0x00	; 0
     60e:	80 81       	ld	r24, Z
     610:	8f 70       	andi	r24, 0x0F	; 15
     612:	80 6d       	ori	r24, 0xD0	; 208
     614:	80 83       	st	Z, r24
        // set state
        I2cState = I2C_IDLE;
     616:	10 92 9d 02 	sts	0x029D, r1
        I2cLastError = I2C_ERROR;
     61a:	83 e0       	ldi	r24, 0x03	; 3
     61c:	80 93 9c 02 	sts	0x029C, r24
        break;
    }
}
     620:	ff 91       	pop	r31
     622:	ef 91       	pop	r30
     624:	bf 91       	pop	r27
     626:	af 91       	pop	r26
     628:	9f 91       	pop	r25
     62a:	8f 91       	pop	r24
     62c:	7f 91       	pop	r23
     62e:	6f 91       	pop	r22
     630:	5f 91       	pop	r21
     632:	4f 91       	pop	r20
     634:	3f 91       	pop	r19
     636:	2f 91       	pop	r18
     638:	0f 90       	pop	r0
     63a:	0f be       	out	0x3f, r0	; 63
     63c:	0f 90       	pop	r0
     63e:	1f 90       	pop	r1
     640:	18 95       	reti

00000642 <Ddebug>:
Ttripac debug_buf;


void Ddebug(void)
{
  debug_buf.n.addr = 20;
     642:	e9 e8       	ldi	r30, 0x89	; 137
     644:	f3 e0       	ldi	r31, 0x03	; 3
     646:	84 e1       	ldi	r24, 0x14	; 20
     648:	80 83       	st	Z, r24
  debug_buf.n.cmd = 5;
     64a:	85 e0       	ldi	r24, 0x05	; 5
     64c:	81 83       	std	Z+1, r24	; 0x01
  debug_buf.n.val.b.b0 = uart1_buf_pac_rx.b[0];
     64e:	a6 e4       	ldi	r26, 0x46	; 70
     650:	b7 e0       	ldi	r27, 0x07	; 7
     652:	8c 91       	ld	r24, X
     654:	84 83       	std	Z+4, r24	; 0x04
  debug_buf.n.val.b.b1 = uart1_buf_pac_rx.b[1];
     656:	11 96       	adiw	r26, 0x01	; 1
     658:	8c 91       	ld	r24, X
     65a:	11 97       	sbiw	r26, 0x01	; 1
     65c:	85 83       	std	Z+5, r24	; 0x05
  debug_buf.n.val.b.b2 = uart1_buf_pac_rx.b[2];
     65e:	12 96       	adiw	r26, 0x02	; 2
     660:	8c 91       	ld	r24, X
     662:	86 83       	std	Z+6, r24	; 0x06
  debug_buf.n.val.b.b3 = Dcount;
     664:	80 91 9e 02 	lds	r24, 0x029E
     668:	87 83       	std	Z+7, r24	; 0x07
  uart0_put_data((byte*) &debug_buf);
     66a:	cf 01       	movw	r24, r30
     66c:	0e 94 33 09 	call	0x1266	; 0x1266 <uart0_put_data>
     670:	08 95       	ret

00000672 <modzm_parse>:

void modzm_parse(void)
{
    // data is in TB_BufIn

  switch (TB_Decode()) {
     672:	0e 94 bb 04 	call	0x976	; 0x976 <TB_Decode>
     676:	8f 30       	cpi	r24, 0x0F	; 15
     678:	19 f0       	breq	.+6      	; 0x680 <modzm_parse+0xe>
     67a:	8e 3f       	cpi	r24, 0xFE	; 254
     67c:	a9 f0       	breq	.+42     	; 0x6a8 <modzm_parse+0x36>
     67e:	08 95       	ret
    case TB_CMD_GIO:
      // analog inputs
      if (TB_bufIn[TB_BUF_TYPE] < 8) {
     680:	80 91 da 03 	lds	r24, 0x03DA
     684:	88 30       	cpi	r24, 0x08	; 8
     686:	48 f4       	brcc	.+18     	; 0x69a <modzm_parse+0x28>
        TB_SendAck(TB_ERR_OK, adc_read(TB_bufIn[TB_BUF_TYPE]));
     688:	0e 94 65 01 	call	0x2ca	; 0x2ca <adc_read>
     68c:	ac 01       	movw	r20, r24
     68e:	60 e0       	ldi	r22, 0x00	; 0
     690:	70 e0       	ldi	r23, 0x00	; 0
     692:	84 e6       	ldi	r24, 0x64	; 100
     694:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
     698:	08 95       	ret
        } else {
        TB_SendAck(TB_ERR_TYPE, 0);
     69a:	40 e0       	ldi	r20, 0x00	; 0
     69c:	50 e0       	ldi	r21, 0x00	; 0
     69e:	ba 01       	movw	r22, r20
     6a0:	83 e0       	ldi	r24, 0x03	; 3
     6a2:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
     6a6:	08 95       	ret
      }
    break;
    case TB_CMD_DEBUG:
      //TB_SendAck(TB_ERR_OK, 12345);
      switch (TB_bufIn[TB_BUF_TYPE]) {
     6a8:	80 91 da 03 	lds	r24, 0x03DA
     6ac:	81 30       	cpi	r24, 0x01	; 1
     6ae:	99 f0       	breq	.+38     	; 0x6d6 <modzm_parse+0x64>
     6b0:	28 f0       	brcs	.+10     	; 0x6bc <modzm_parse+0x4a>
     6b2:	82 30       	cpi	r24, 0x02	; 2
     6b4:	19 f1       	breq	.+70     	; 0x6fc <modzm_parse+0x8a>
     6b6:	83 30       	cpi	r24, 0x03	; 3
     6b8:	51 f1       	breq	.+84     	; 0x70e <modzm_parse+0x9c>
     6ba:	08 95       	ret
        case 0:
          TB_SendAck(TB_ERR_OK, ((dword) 0 << 24) | ((dword) 0 << 16) | ((dword) dbg << 8));
     6bc:	40 91 c6 02 	lds	r20, 0x02C6
     6c0:	50 e0       	ldi	r21, 0x00	; 0
     6c2:	60 e0       	ldi	r22, 0x00	; 0
     6c4:	70 e0       	ldi	r23, 0x00	; 0
     6c6:	76 2f       	mov	r23, r22
     6c8:	65 2f       	mov	r22, r21
     6ca:	54 2f       	mov	r21, r20
     6cc:	44 27       	eor	r20, r20
     6ce:	84 e6       	ldi	r24, 0x64	; 100
     6d0:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
          //TB_SendAckOK();
          break;
     6d4:	08 95       	ret
        case 1: // get uart status
          TB_SendAck(TB_ERR_OK, ((dword) uart2_status << 16) | ((dword) uart1_status << 8) | ((dword) uart0_status));
     6d6:	90 91 01 01 	lds	r25, 0x0101
     6da:	40 91 af 02 	lds	r20, 0x02AF
     6de:	80 91 a4 02 	lds	r24, 0x02A4
     6e2:	50 e0       	ldi	r21, 0x00	; 0
     6e4:	60 e0       	ldi	r22, 0x00	; 0
     6e6:	70 e0       	ldi	r23, 0x00	; 0
     6e8:	76 2f       	mov	r23, r22
     6ea:	65 2f       	mov	r22, r21
     6ec:	54 2f       	mov	r21, r20
     6ee:	44 27       	eor	r20, r20
     6f0:	69 2b       	or	r22, r25
     6f2:	48 2b       	or	r20, r24
     6f4:	84 e6       	ldi	r24, 0x64	; 100
     6f6:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
          break;
     6fa:	08 95       	ret
        case 2: // clear statuses
          uart2_status = 0;
     6fc:	10 92 01 01 	sts	0x0101, r1
          uart1_status = 0;
     700:	10 92 af 02 	sts	0x02AF, r1
          uart0_status = 0;
     704:	10 92 a4 02 	sts	0x02A4, r1
          TB_SendAckOK();
     708:	0e 94 97 07 	call	0xf2e	; 0xf2e <TB_SendAckOK>
          break;
     70c:	08 95       	ret
        case 3: // test uart1
          Ddebug();
     70e:	0e 94 21 03 	call	0x642	; 0x642 <Ddebug>
     712:	08 95       	ret

00000714 <pp_processRequests>:
{
//  byte dataindex;
  byte i;
  byte addr;

  if (pp_f_frompc) { 
     714:	80 91 a5 03 	lds	r24, 0x03A5
     718:	88 23       	and	r24, r24
     71a:	f9 f0       	breq	.+62     	; 0x75a <pp_processRequests+0x46>
    // some data in main packet buffer
    addr = pp_buf_pc.n.addr;
     71c:	80 91 9c 03 	lds	r24, 0x039C
    if (addr == 0) {
     720:	81 11       	cpse	r24, r1
     722:	0e c0       	rjmp	.+28     	; 0x740 <pp_processRequests+0x2c>
     724:	ec e9       	ldi	r30, 0x9C	; 156
     726:	f3 e0       	ldi	r31, 0x03	; 3
     728:	a8 ed       	ldi	r26, 0xD8	; 216
     72a:	b3 e0       	ldi	r27, 0x03	; 3
     72c:	25 ea       	ldi	r18, 0xA5	; 165
     72e:	33 e0       	ldi	r19, 0x03	; 3
      // data for us
      for (i=0; i<9; i++) {
        TB_bufIn[i] = pp_buf_pc.b[i];
     730:	81 91       	ld	r24, Z+
     732:	8d 93       	st	X+, r24
  if (pp_f_frompc) { 
    // some data in main packet buffer
    addr = pp_buf_pc.n.addr;
    if (addr == 0) {
      // data for us
      for (i=0; i<9; i++) {
     734:	e2 17       	cp	r30, r18
     736:	f3 07       	cpc	r31, r19
     738:	d9 f7       	brne	.-10     	; 0x730 <pp_processRequests+0x1c>
        TB_bufIn[i] = pp_buf_pc.b[i];
      }
      modzm_parse();
     73a:	0e 94 39 03 	call	0x672	; 0x672 <modzm_parse>
     73e:	0b c0       	rjmp	.+22     	; 0x756 <pp_processRequests+0x42>
    }
    else if (addr <= 64) {
     740:	81 34       	cpi	r24, 0x41	; 65
     742:	28 f4       	brcc	.+10     	; 0x74e <pp_processRequests+0x3a>
      // data to internal
      uart1_put_data((byte *) &pp_buf_pc);
     744:	8c e9       	ldi	r24, 0x9C	; 156
     746:	93 e0       	ldi	r25, 0x03	; 3
     748:	0e 94 5d 0b 	call	0x16ba	; 0x16ba <uart1_put_data>
     74c:	04 c0       	rjmp	.+8      	; 0x756 <pp_processRequests+0x42>
    }
    else {
      // data to external
      uart2_put_data((byte *) &pp_buf_pc);
     74e:	8c e9       	ldi	r24, 0x9C	; 156
     750:	93 e0       	ldi	r25, 0x03	; 3
     752:	0e 94 7b 01 	call	0x2f6	; 0x2f6 <uart2_put_data>
    }
    pp_f_frompc = FALSE;
     756:	10 92 a5 03 	sts	0x03A5, r1
     75a:	08 95       	ret

0000075c <pp_SendResponses>:
void pp_SendResponses(void)
{
//  byte i;

  // local to PC
  if (pp_f_fromdev) {
     75c:	80 91 9b 03 	lds	r24, 0x039B
     760:	88 23       	and	r24, r24
     762:	31 f0       	breq	.+12     	; 0x770 <pp_SendResponses+0x14>
    uart0_put_data((byte *) &pp_buf_dev);
     764:	82 e9       	ldi	r24, 0x92	; 146
     766:	93 e0       	ldi	r25, 0x03	; 3
     768:	0e 94 33 09 	call	0x1266	; 0x1266 <uart0_put_data>
    pp_f_fromdev = false;
     76c:	10 92 9b 03 	sts	0x039B, r1
     770:	08 95       	ret

00000772 <pp_receive_PC>:
{
  byte * data_ptr;
  byte i;
  
  // receive error
  if (uart0_flags.data_receive_error) {
     772:	80 91 a3 02 	lds	r24, 0x02A3
     776:	84 ff       	sbrs	r24, 4
     778:	05 c0       	rjmp	.+10     	; 0x784 <pp_receive_PC+0x12>
    uart0_flags.data_receive_error = FALSE;
     77a:	80 91 a3 02 	lds	r24, 0x02A3
     77e:	8f 7e       	andi	r24, 0xEF	; 239
     780:	80 93 a3 02 	sts	0x02A3, r24
    //pp_f_frompc = TRUE;
  }
  
  // succesful receive
  // copy to pp Rx buffer
  if (uart0_flags.data_received) {
     784:	80 91 a3 02 	lds	r24, 0x02A3
     788:	83 ff       	sbrs	r24, 3
     78a:	11 c0       	rjmp	.+34     	; 0x7ae <pp_receive_PC+0x3c>
    data_ptr = uart0_get_data_begin();
     78c:	0e 94 11 09 	call	0x1222	; 0x1222 <uart0_get_data_begin>
     790:	dc 01       	movw	r26, r24
     792:	ec e9       	ldi	r30, 0x9C	; 156
     794:	f3 e0       	ldi	r31, 0x03	; 3
     796:	25 ea       	ldi	r18, 0xA5	; 165
     798:	33 e0       	ldi	r19, 0x03	; 3
    for(i=0; i<TRI_LEN; i++) {
      pp_buf_pc.b[i] = (*data_ptr);
     79a:	8d 91       	ld	r24, X+
     79c:	81 93       	st	Z+, r24
  
  // succesful receive
  // copy to pp Rx buffer
  if (uart0_flags.data_received) {
    data_ptr = uart0_get_data_begin();
    for(i=0; i<TRI_LEN; i++) {
     79e:	e2 17       	cp	r30, r18
     7a0:	f3 07       	cpc	r31, r19
     7a2:	d9 f7       	brne	.-10     	; 0x79a <pp_receive_PC+0x28>
      pp_buf_pc.b[i] = (*data_ptr);
      data_ptr++;      
    }
    uart0_get_data_end();
     7a4:	0e 94 22 09 	call	0x1244	; 0x1244 <uart0_get_data_end>
    pp_f_frompc = TRUE;
     7a8:	81 e0       	ldi	r24, 0x01	; 1
     7aa:	80 93 a5 03 	sts	0x03A5, r24
     7ae:	08 95       	ret

000007b0 <pp_receive_own>:
void pp_receive_own(void)
{
  byte * data_ptr;
  byte i;
  
  if (!pp_f_fromdev) {
     7b0:	80 91 9b 03 	lds	r24, 0x039B
     7b4:	81 11       	cpse	r24, r1
     7b6:	14 c0       	rjmp	.+40     	; 0x7e0 <pp_receive_own+0x30>
    if (TB_send_flag) {
     7b8:	80 91 a1 02 	lds	r24, 0x02A1
     7bc:	88 23       	and	r24, r24
     7be:	81 f0       	breq	.+32     	; 0x7e0 <pp_receive_own+0x30>
      TB_send_flag = FALSE;
     7c0:	10 92 a1 02 	sts	0x02A1, r1
     7c4:	a8 ec       	ldi	r26, 0xC8	; 200
     7c6:	b3 e0       	ldi	r27, 0x03	; 3
     7c8:	e2 e9       	ldi	r30, 0x92	; 146
     7ca:	f3 e0       	ldi	r31, 0x03	; 3
     7cc:	2b e9       	ldi	r18, 0x9B	; 155
     7ce:	33 e0       	ldi	r19, 0x03	; 3
      data_ptr = TB_bufOut;
      for(i=0; i<TRI_LEN; i++) {
        pp_buf_dev.b[i] = (*data_ptr);
     7d0:	8d 91       	ld	r24, X+
     7d2:	81 93       	st	Z+, r24
  
  if (!pp_f_fromdev) {
    if (TB_send_flag) {
      TB_send_flag = FALSE;
      data_ptr = TB_bufOut;
      for(i=0; i<TRI_LEN; i++) {
     7d4:	e2 17       	cp	r30, r18
     7d6:	f3 07       	cpc	r31, r19
     7d8:	d9 f7       	brne	.-10     	; 0x7d0 <pp_receive_own+0x20>
        pp_buf_dev.b[i] = (*data_ptr);
        data_ptr++;      
      }
      pp_f_fromdev = TRUE;
     7da:	81 e0       	ldi	r24, 0x01	; 1
     7dc:	80 93 9b 03 	sts	0x039B, r24
     7e0:	08 95       	ret

000007e2 <pp_receive_int>:
{
  byte * data_ptr;
  byte i;
  
  // receive error
  if (uart1_flags.data_receive_error) {
     7e2:	80 91 ae 02 	lds	r24, 0x02AE
     7e6:	84 ff       	sbrs	r24, 4
     7e8:	0a c0       	rjmp	.+20     	; 0x7fe <pp_receive_int+0x1c>
    uart1_flags.data_receive_error = FALSE;
     7ea:	80 91 ae 02 	lds	r24, 0x02AE
     7ee:	8f 7e       	andi	r24, 0xEF	; 239
     7f0:	80 93 ae 02 	sts	0x02AE, r24
    Dcount += 16;
     7f4:	80 91 9e 02 	lds	r24, 0x029E
     7f8:	80 5f       	subi	r24, 0xF0	; 240
     7fa:	80 93 9e 02 	sts	0x029E, r24
  }
  
  // succesful receive
  // copy to pp Rx buffer
  if (!pp_f_fromdev) {
     7fe:	80 91 9b 03 	lds	r24, 0x039B
     802:	81 11       	cpse	r24, r1
     804:	1a c0       	rjmp	.+52     	; 0x83a <pp_receive_int+0x58>
    if (uart1_flags.data_received) {
     806:	80 91 ae 02 	lds	r24, 0x02AE
     80a:	83 ff       	sbrs	r24, 3
     80c:	16 c0       	rjmp	.+44     	; 0x83a <pp_receive_int+0x58>
      Dcount++;
     80e:	80 91 9e 02 	lds	r24, 0x029E
     812:	8f 5f       	subi	r24, 0xFF	; 255
     814:	80 93 9e 02 	sts	0x029E, r24
      data_ptr = uart1_get_data_begin();
     818:	0e 94 2f 0b 	call	0x165e	; 0x165e <uart1_get_data_begin>
     81c:	dc 01       	movw	r26, r24
     81e:	e2 e9       	ldi	r30, 0x92	; 146
     820:	f3 e0       	ldi	r31, 0x03	; 3
     822:	2b e9       	ldi	r18, 0x9B	; 155
     824:	33 e0       	ldi	r19, 0x03	; 3
      for(i=0; i<TRI_LEN; i++) {
        pp_buf_dev.b[i] = (*data_ptr);
     826:	8d 91       	ld	r24, X+
     828:	81 93       	st	Z+, r24
  // copy to pp Rx buffer
  if (!pp_f_fromdev) {
    if (uart1_flags.data_received) {
      Dcount++;
      data_ptr = uart1_get_data_begin();
      for(i=0; i<TRI_LEN; i++) {
     82a:	e2 17       	cp	r30, r18
     82c:	f3 07       	cpc	r31, r19
     82e:	d9 f7       	brne	.-10     	; 0x826 <pp_receive_int+0x44>
        pp_buf_dev.b[i] = (*data_ptr);
        data_ptr++;      
      }
      uart1_get_data_end();
     830:	0e 94 4c 0b 	call	0x1698	; 0x1698 <uart1_get_data_end>
      pp_f_fromdev = TRUE;
     834:	81 e0       	ldi	r24, 0x01	; 1
     836:	80 93 9b 03 	sts	0x039B, r24
     83a:	08 95       	ret

0000083c <pp_receive_ext>:
{
  byte * data_ptr;
  byte i;
  
  // receive error
  if (uart2_flags.data_receive_error) {
     83c:	80 91 00 01 	lds	r24, 0x0100
     840:	84 ff       	sbrs	r24, 4
     842:	05 c0       	rjmp	.+10     	; 0x84e <pp_receive_ext+0x12>
    uart2_flags.data_receive_error = FALSE;
     844:	80 91 00 01 	lds	r24, 0x0100
     848:	8f 7e       	andi	r24, 0xEF	; 239
     84a:	80 93 00 01 	sts	0x0100, r24
  }
  
  // succesful receive
  // copy to pp Rx buffer
  if (!pp_f_fromdev) {
     84e:	80 91 9b 03 	lds	r24, 0x039B
     852:	81 11       	cpse	r24, r1
     854:	18 c0       	rjmp	.+48     	; 0x886 <pp_receive_ext+0x4a>
    if (uart2_flags.data_received) {
     856:	80 91 00 01 	lds	r24, 0x0100
     85a:	83 ff       	sbrs	r24, 3
     85c:	14 c0       	rjmp	.+40     	; 0x886 <pp_receive_ext+0x4a>
      data_ptr = uart2_get_data();
     85e:	0e 94 78 01 	call	0x2f0	; 0x2f0 <uart2_get_data>
     862:	dc 01       	movw	r26, r24
     864:	e2 e9       	ldi	r30, 0x92	; 146
     866:	f3 e0       	ldi	r31, 0x03	; 3
     868:	2b e9       	ldi	r18, 0x9B	; 155
     86a:	33 e0       	ldi	r19, 0x03	; 3
      for(i=0; i<TRI_LEN; i++) {
        pp_buf_dev.b[i] = (*data_ptr);
     86c:	8d 91       	ld	r24, X+
     86e:	81 93       	st	Z+, r24
  // succesful receive
  // copy to pp Rx buffer
  if (!pp_f_fromdev) {
    if (uart2_flags.data_received) {
      data_ptr = uart2_get_data();
      for(i=0; i<TRI_LEN; i++) {
     870:	e2 17       	cp	r30, r18
     872:	f3 07       	cpc	r31, r19
     874:	d9 f7       	brne	.-10     	; 0x86c <pp_receive_ext+0x30>
        pp_buf_dev.b[i] = (*data_ptr);
        data_ptr++;      
      }
      uart2_flags.data_received = FALSE;
     876:	80 91 00 01 	lds	r24, 0x0100
     87a:	87 7f       	andi	r24, 0xF7	; 247
     87c:	80 93 00 01 	sts	0x0100, r24
      pp_f_fromdev = TRUE;
     880:	81 e0       	ldi	r24, 0x01	; 1
     882:	80 93 9b 03 	sts	0x039B, r24
     886:	08 95       	ret

00000888 <pp_init>:
/**********************************************************/

//----------------------------------------------------------
void pp_init(void)
{
  pp_f_fromdev = FALSE;
     888:	10 92 9b 03 	sts	0x039B, r1
  pp_f_frompc = FALSE;
     88c:	10 92 a5 03 	sts	0x03A5, r1
     890:	08 95       	ret

00000892 <pp_loop>:

//----------------------------------------------------------
void pp_loop(void)
{
  // from PC to devs
  pp_receive_PC();
     892:	0e 94 b9 03 	call	0x772	; 0x772 <pp_receive_PC>
  pp_processRequests();
     896:	0e 94 8a 03 	call	0x714	; 0x714 <pp_processRequests>
  
  // from devs to PC
  pp_receive_own();  // ZM
     89a:	0e 94 d8 03 	call	0x7b0	; 0x7b0 <pp_receive_own>
  pp_receive_int();  // rack
     89e:	0e 94 f1 03 	call	0x7e2	; 0x7e2 <pp_receive_int>
  pp_receive_ext();  // external
     8a2:	0e 94 1e 04 	call	0x83c	; 0x83c <pp_receive_ext>
  pp_SendResponses();
     8a6:	0e 94 ae 03 	call	0x75c	; 0x75c <pp_SendResponses>
     8aa:	08 95       	ret

000008ac <timer_init>:
  // Xtal = 14745600 Hz

  // * Timer 0 - system timer ....
  // 14745600 / 1024 / 144 = 100 Hz
  //   Xtal  /must/presca/ TOP
  OCR0A = 144; // = TOP
     8ac:	80 e9       	ldi	r24, 0x90	; 144
     8ae:	87 bd       	out	0x27, r24	; 39
  OCR0B = 100; // dummy
     8b0:	84 e6       	ldi	r24, 0x64	; 100
     8b2:	88 bd       	out	0x28, r24	; 40
  TCCR0A = 2; // CTC mode, hardware outputs off
     8b4:	82 e0       	ldi	r24, 0x02	; 2
     8b6:	84 bd       	out	0x24, r24	; 36
  TCCR0B = 5; // CTC mode, presc = 1024
     8b8:	85 e0       	ldi	r24, 0x05	; 5
     8ba:	85 bd       	out	0x25, r24	; 37
  TIMSK0 |= BV(OCIE0A); // compare A int enabled
     8bc:	ee e6       	ldi	r30, 0x6E	; 110
     8be:	f0 e0       	ldi	r31, 0x00	; 0
     8c0:	80 81       	ld	r24, Z
     8c2:	82 60       	ori	r24, 0x02	; 2
     8c4:	80 83       	st	Z, r24
     8c6:	08 95       	ret

000008c8 <TB_calcSum>:
}


/******************************************************/
void TB_calcSum(void)
{
     8c8:	e8 ec       	ldi	r30, 0xC8	; 200
     8ca:	f3 e0       	ldi	r31, 0x03	; 3
     8cc:	20 ed       	ldi	r18, 0xD0	; 208
     8ce:	33 e0       	ldi	r19, 0x03	; 3
  byte i, sum;
  sum = 0;
     8d0:	80 e0       	ldi	r24, 0x00	; 0
  for(i=0; i<8; i++) {
    sum += TB_bufOut[i];
     8d2:	91 91       	ld	r25, Z+
     8d4:	89 0f       	add	r24, r25
/******************************************************/
void TB_calcSum(void)
{
  byte i, sum;
  sum = 0;
  for(i=0; i<8; i++) {
     8d6:	e2 17       	cp	r30, r18
     8d8:	f3 07       	cpc	r31, r19
     8da:	d9 f7       	brne	.-10     	; 0x8d2 <TB_calcSum+0xa>
    sum += TB_bufOut[i];
  }
  TB_bufOut[TB_BUF_SUM] = sum;
     8dc:	80 93 d0 03 	sts	0x03D0, r24
     8e0:	08 95       	ret

000008e2 <TB_Init>:
/******************************************************/
// public functions
/******************************************************/
// initialize
void TB_Init(void * setting_in_eeprom)
{
     8e2:	cf 93       	push	r28
     8e4:	df 93       	push	r29
     8e6:	ec 01       	movw	r28, r24
  addr_setting_in_eeprom = setting_in_eeprom;
     8e8:	90 93 e2 03 	sts	0x03E2, r25
     8ec:	80 93 e1 03 	sts	0x03E1, r24
  //                 DST,   SRC, size
  eeprom_read_block((void *) &TB_gbparam, setting_in_eeprom, sizeof(struct TB_GBPARAM));
     8f0:	45 e0       	ldi	r20, 0x05	; 5
     8f2:	50 e0       	ldi	r21, 0x00	; 0
     8f4:	bc 01       	movw	r22, r24
     8f6:	81 ed       	ldi	r24, 0xD1	; 209
     8f8:	93 e0       	ldi	r25, 0x03	; 3
     8fa:	0e 94 5a 0c 	call	0x18b4	; 0x18b4 <eeprom_read_block>
  if (TB_gbparam.eemagic != 66) {
     8fe:	80 91 d1 03 	lds	r24, 0x03D1
     902:	82 34       	cpi	r24, 0x42	; 66
     904:	81 f0       	breq	.+32     	; 0x926 <TB_Init+0x44>
    // not valid data in eeprom
    TB_gbparam.eemagic = 66;
     906:	e1 ed       	ldi	r30, 0xD1	; 209
     908:	f3 e0       	ldi	r31, 0x03	; 3
     90a:	82 e4       	ldi	r24, 0x42	; 66
     90c:	80 83       	st	Z, r24
    TB_gbparam.baud = 0;
     90e:	11 82       	std	Z+1, r1	; 0x01
    TB_gbparam.address = 1;
     910:	81 e0       	ldi	r24, 0x01	; 1
     912:	82 83       	std	Z+2, r24	; 0x02
    TB_gbparam.telegram_pause_time = 0;
     914:	13 82       	std	Z+3, r1	; 0x03
    TB_gbparam.host_address = 2;
     916:	82 e0       	ldi	r24, 0x02	; 2
     918:	84 83       	std	Z+4, r24	; 0x04
    // save default setting to eeprom
    eeprom_write_block((void *) &TB_gbparam, setting_in_eeprom, sizeof(struct TB_GBPARAM));
     91a:	45 e0       	ldi	r20, 0x05	; 5
     91c:	50 e0       	ldi	r21, 0x00	; 0
     91e:	be 01       	movw	r22, r28
     920:	cf 01       	movw	r24, r30
     922:	0e 94 7c 0c 	call	0x18f8	; 0x18f8 <eeprom_write_block>
  }
  // ted mame funkni konfiguraci natenou

  // zvolme sprvnou komunikan rychlost:
  if (TB_Callback_setBaud != NULL) TB_Callback_setBaud(TB_gbparam.baud);
     926:	e0 91 9f 02 	lds	r30, 0x029F
     92a:	f0 91 a0 02 	lds	r31, 0x02A0
     92e:	30 97       	sbiw	r30, 0x00	; 0
     930:	19 f0       	breq	.+6      	; 0x938 <TB_Init+0x56>
     932:	80 91 d2 03 	lds	r24, 0x03D2
     936:	09 95       	icall

  TB_AddrReply = TB_gbparam.host_address;
     938:	80 91 d5 03 	lds	r24, 0x03D5
     93c:	80 93 e3 03 	sts	0x03E3, r24
  //TB_AddrModule= TB_gbparam.address;
  TB_AddrModule = 0;
     940:	10 92 d7 03 	sts	0x03D7, r1
}
     944:	df 91       	pop	r29
     946:	cf 91       	pop	r28
     948:	08 95       	ret

0000094a <TB_SendAck>:

/******************************************************/
// send response from module
void TB_SendAck(byte status, long int value)
{
  TB_bufOut[0] = TB_AddrReply;
     94a:	e8 ec       	ldi	r30, 0xC8	; 200
     94c:	f3 e0       	ldi	r31, 0x03	; 3
     94e:	90 91 e3 03 	lds	r25, 0x03E3
     952:	90 83       	st	Z, r25
  TB_bufOut[1] = TB_AddrModule;
     954:	90 91 d7 03 	lds	r25, 0x03D7
     958:	91 83       	std	Z+1, r25	; 0x01
  TB_bufOut[2] = status;
     95a:	82 83       	std	Z+2, r24	; 0x02
  TB_bufOut[3] = TB_bufIn[TB_BUF_COMMAND]; //command;
     95c:	80 91 d9 03 	lds	r24, 0x03D9
     960:	83 83       	std	Z+3, r24	; 0x03
  TB_bufOut[4] = value >> 24;
     962:	74 83       	std	Z+4, r23	; 0x04
  TB_bufOut[5] = value >> 16;
     964:	65 83       	std	Z+5, r22	; 0x05
  TB_bufOut[6] = value >> 8;
     966:	56 83       	std	Z+6, r21	; 0x06
  TB_bufOut[7] = value >> 0;
     968:	47 83       	std	Z+7, r20	; 0x07
  TB_calcSum();
     96a:	0e 94 64 04 	call	0x8c8	; 0x8c8 <TB_calcSum>
// private functions
/******************************************************/
void TB_Send(void)
{
  //if (TB_Callback_TX != NULL) TB_Callback_TX();
  TB_send_flag = true;
     96e:	81 e0       	ldi	r24, 0x01	; 1
     970:	80 93 a1 02 	sts	0x02A1, r24
     974:	08 95       	ret

00000976 <TB_Decode>:

/******************************************************/
// decode incoming command
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
     976:	0f 93       	push	r16
     978:	1f 93       	push	r17
     97a:	cf 93       	push	r28
     97c:	df 93       	push	r29
     97e:	1f 92       	push	r1
     980:	cd b7       	in	r28, 0x3d	; 61
     982:	de b7       	in	r29, 0x3e	; 62
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
     984:	e8 ed       	ldi	r30, 0xD8	; 216
     986:	f3 e0       	ldi	r31, 0x03	; 3
     988:	84 81       	ldd	r24, Z+4	; 0x04
             (((int32_t) TB_bufIn[5]) << 16) |
     98a:	45 81       	ldd	r20, Z+5	; 0x05
     98c:	50 e0       	ldi	r21, 0x00	; 0
     98e:	60 e0       	ldi	r22, 0x00	; 0
     990:	70 e0       	ldi	r23, 0x00	; 0
     992:	ba 01       	movw	r22, r20
     994:	55 27       	eor	r21, r21
     996:	44 27       	eor	r20, r20
// decode incoming command
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
     998:	78 2b       	or	r23, r24
             (((int32_t) TB_bufIn[5]) << 16) |
             (((int32_t) TB_bufIn[6]) <<  8) |
             (((int32_t) TB_bufIn[7])      ) ;
     99a:	87 81       	ldd	r24, Z+7	; 0x07
     99c:	48 2b       	or	r20, r24
byte TB_Decode(void)
{
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
             (((int32_t) TB_bufIn[5]) << 16) |
             (((int32_t) TB_bufIn[6]) <<  8) |
     99e:	86 81       	ldd	r24, Z+6	; 0x06
     9a0:	58 2b       	or	r21, r24
// decode incoming command
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
     9a2:	40 93 c4 03 	sts	0x03C4, r20
     9a6:	50 93 c5 03 	sts	0x03C5, r21
     9aa:	60 93 c6 03 	sts	0x03C6, r22
     9ae:	70 93 c7 03 	sts	0x03C7, r23
             (((int32_t) TB_bufIn[5]) << 16) |
             (((int32_t) TB_bufIn[6]) <<  8) |
             (((int32_t) TB_bufIn[7])      ) ;

  switch (TB_bufIn[TB_BUF_COMMAND]) {
     9b2:	11 81       	ldd	r17, Z+1	; 0x01
     9b4:	19 30       	cpi	r17, 0x09	; 9
     9b6:	09 f4       	brne	.+2      	; 0x9ba <TB_Decode+0x44>
     9b8:	a5 c1       	rjmp	.+842    	; 0xd04 <TB_Decode+0x38e>
     9ba:	78 f4       	brcc	.+30     	; 0x9da <TB_Decode+0x64>
     9bc:	14 30       	cpi	r17, 0x04	; 4
     9be:	09 f4       	brne	.+2      	; 0x9c2 <TB_Decode+0x4c>
     9c0:	af c2       	rjmp	.+1374   	; 0xf20 <TB_Decode+0x5aa>
     9c2:	28 f4       	brcc	.+10     	; 0x9ce <TB_Decode+0x58>
     9c4:	11 30       	cpi	r17, 0x01	; 1
     9c6:	f1 f0       	breq	.+60     	; 0xa04 <TB_Decode+0x8e>
     9c8:	12 30       	cpi	r17, 0x02	; 2
     9ca:	19 f1       	breq	.+70     	; 0xa12 <TB_Decode+0x9c>
     9cc:	a2 c2       	rjmp	.+1348   	; 0xf12 <TB_Decode+0x59c>
     9ce:	15 30       	cpi	r17, 0x05	; 5
     9d0:	39 f1       	breq	.+78     	; 0xa20 <TB_Decode+0xaa>
     9d2:	16 30       	cpi	r17, 0x06	; 6
     9d4:	09 f4       	brne	.+2      	; 0x9d8 <TB_Decode+0x62>
     9d6:	6c c0       	rjmp	.+216    	; 0xab0 <TB_Decode+0x13a>
     9d8:	9c c2       	rjmp	.+1336   	; 0xf12 <TB_Decode+0x59c>
     9da:	1e 30       	cpi	r17, 0x0E	; 14
     9dc:	09 f4       	brne	.+2      	; 0x9e0 <TB_Decode+0x6a>
     9de:	e1 c0       	rjmp	.+450    	; 0xba2 <TB_Decode+0x22c>
     9e0:	38 f4       	brcc	.+14     	; 0x9f0 <TB_Decode+0x7a>
     9e2:	1a 30       	cpi	r17, 0x0A	; 10
     9e4:	09 f4       	brne	.+2      	; 0x9e8 <TB_Decode+0x72>
     9e6:	2f c2       	rjmp	.+1118   	; 0xe46 <TB_Decode+0x4d0>
     9e8:	1d 30       	cpi	r17, 0x0D	; 13
     9ea:	09 f4       	brne	.+2      	; 0x9ee <TB_Decode+0x78>
     9ec:	99 c2       	rjmp	.+1330   	; 0xf20 <TB_Decode+0x5aa>
     9ee:	91 c2       	rjmp	.+1314   	; 0xf12 <TB_Decode+0x59c>
     9f0:	18 38       	cpi	r17, 0x88	; 136
     9f2:	09 f4       	brne	.+2      	; 0x9f6 <TB_Decode+0x80>
     9f4:	6c c2       	rjmp	.+1240   	; 0xece <TB_Decode+0x558>
     9f6:	1e 3f       	cpi	r17, 0xFE	; 254
     9f8:	09 f4       	brne	.+2      	; 0x9fc <TB_Decode+0x86>
     9fa:	92 c2       	rjmp	.+1316   	; 0xf20 <TB_Decode+0x5aa>
     9fc:	1f 30       	cpi	r17, 0x0F	; 15
     9fe:	09 f0       	breq	.+2      	; 0xa02 <TB_Decode+0x8c>
     a00:	88 c2       	rjmp	.+1296   	; 0xf12 <TB_Decode+0x59c>
     a02:	0e c1       	rjmp	.+540    	; 0xc20 <TB_Decode+0x2aa>
    case TB_CMD_DEBUG:
      return TB_CMD_DEBUG;
      break;
    case TB_CMD_ROR:
      TB_SendAck(TB_ERR_OK, 0);
     a04:	40 e0       	ldi	r20, 0x00	; 0
     a06:	50 e0       	ldi	r21, 0x00	; 0
     a08:	ba 01       	movw	r22, r20
     a0a:	84 e6       	ldi	r24, 0x64	; 100
     a0c:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
      return TB_CMD_ROR;
     a10:	87 c2       	rjmp	.+1294   	; 0xf20 <TB_Decode+0x5aa>
      break;
    case TB_CMD_ROL:
      TB_SendAck(TB_ERR_OK, 0);
     a12:	40 e0       	ldi	r20, 0x00	; 0
     a14:	50 e0       	ldi	r21, 0x00	; 0
     a16:	ba 01       	movw	r22, r20
     a18:	84 e6       	ldi	r24, 0x64	; 100
     a1a:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
      return TB_CMD_ROL;
     a1e:	80 c2       	rjmp	.+1280   	; 0xf20 <TB_Decode+0x5aa>
      break;
    case TB_CMD_MVP:
      return TB_CMD_MVP;
      break;
    case TB_CMD_SAP: // set axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     a20:	10 91 db 03 	lds	r17, 0x03DB
     a24:	11 23       	and	r17, r17
     a26:	41 f0       	breq	.+16     	; 0xa38 <TB_Decode+0xc2>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     a28:	40 e0       	ldi	r20, 0x00	; 0
     a2a:	50 e0       	ldi	r21, 0x00	; 0
     a2c:	ba 01       	movw	r22, r20
     a2e:	84 e0       	ldi	r24, 0x04	; 4
     a30:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     a34:	10 e0       	ldi	r17, 0x00	; 0
     a36:	74 c2       	rjmp	.+1256   	; 0xf20 <TB_Decode+0x5aa>
      break;
    case TB_CMD_SAP: // set axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     a38:	80 91 da 03 	lds	r24, 0x03DA
     a3c:	86 30       	cpi	r24, 0x06	; 6
     a3e:	e9 f0       	breq	.+58     	; 0xa7a <TB_Decode+0x104>
     a40:	28 f4       	brcc	.+10     	; 0xa4c <TB_Decode+0xd6>
     a42:	84 30       	cpi	r24, 0x04	; 4
     a44:	41 f0       	breq	.+16     	; 0xa56 <TB_Decode+0xe0>
     a46:	85 30       	cpi	r24, 0x05	; 5
     a48:	79 f0       	breq	.+30     	; 0xa68 <TB_Decode+0xf2>
     a4a:	2b c0       	rjmp	.+86     	; 0xaa2 <TB_Decode+0x12c>
     a4c:	87 30       	cpi	r24, 0x07	; 7
     a4e:	f1 f0       	breq	.+60     	; 0xa8c <TB_Decode+0x116>
     a50:	8c 38       	cpi	r24, 0x8C	; 140
     a52:	29 f1       	breq	.+74     	; 0xa9e <TB_Decode+0x128>
     a54:	26 c0       	rjmp	.+76     	; 0xaa2 <TB_Decode+0x12c>
          case TB_PARAM_SPEED:
            TB_param.speed = TB_Value;
     a56:	40 93 af 03 	sts	0x03AF, r20
     a5a:	50 93 b0 03 	sts	0x03B0, r21
     a5e:	60 93 b1 03 	sts	0x03B1, r22
     a62:	70 93 b2 03 	sts	0x03B2, r23
            break;
     a66:	1d c0       	rjmp	.+58     	; 0xaa2 <TB_Decode+0x12c>
          case TB_PARAM_ACCELERATION:
            TB_param.acceleration = TB_Value;
     a68:	40 93 b3 03 	sts	0x03B3, r20
     a6c:	50 93 b4 03 	sts	0x03B4, r21
     a70:	60 93 b5 03 	sts	0x03B5, r22
     a74:	70 93 b6 03 	sts	0x03B6, r23
            break;
     a78:	14 c0       	rjmp	.+40     	; 0xaa2 <TB_Decode+0x12c>
          case TB_PARAM_CURRENT_RUN:
            TB_param.current = TB_Value;
     a7a:	40 93 b7 03 	sts	0x03B7, r20
     a7e:	50 93 b8 03 	sts	0x03B8, r21
     a82:	60 93 b9 03 	sts	0x03B9, r22
     a86:	70 93 ba 03 	sts	0x03BA, r23
            break;
     a8a:	0b c0       	rjmp	.+22     	; 0xaa2 <TB_Decode+0x12c>
          case TB_PARAM_CURRENT_HOLD:
            TB_param.current_hold = TB_Value;
     a8c:	40 93 bb 03 	sts	0x03BB, r20
     a90:	50 93 bc 03 	sts	0x03BC, r21
     a94:	60 93 bd 03 	sts	0x03BD, r22
     a98:	70 93 be 03 	sts	0x03BE, r23
            break;
     a9c:	02 c0       	rjmp	.+4      	; 0xaa2 <TB_Decode+0x12c>
          case TB_PARAM_RESOLUTION:
            TB_param.resolution = TB_Value;
     a9e:	40 93 bf 03 	sts	0x03BF, r20

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     aa2:	40 e0       	ldi	r20, 0x00	; 0
     aa4:	50 e0       	ldi	r21, 0x00	; 0
     aa6:	ba 01       	movw	r22, r20
     aa8:	84 e6       	ldi	r24, 0x64	; 100
     aaa:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
     aae:	38 c2       	rjmp	.+1136   	; 0xf20 <TB_Decode+0x5aa>
        }
        TB_SendAckOK();
      }
      break;
    case TB_CMD_GAP: // get axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     ab0:	10 91 db 03 	lds	r17, 0x03DB
     ab4:	11 23       	and	r17, r17
     ab6:	41 f0       	breq	.+16     	; 0xac8 <TB_Decode+0x152>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     ab8:	40 e0       	ldi	r20, 0x00	; 0
     aba:	50 e0       	ldi	r21, 0x00	; 0
     abc:	ba 01       	movw	r22, r20
     abe:	84 e0       	ldi	r24, 0x04	; 4
     ac0:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     ac4:	10 e0       	ldi	r17, 0x00	; 0
     ac6:	2c c2       	rjmp	.+1112   	; 0xf20 <TB_Decode+0x5aa>
      break;
    case TB_CMD_GAP: // get axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     ac8:	80 91 da 03 	lds	r24, 0x03DA
     acc:	86 30       	cpi	r24, 0x06	; 6
     ace:	49 f1       	breq	.+82     	; 0xb22 <TB_Decode+0x1ac>
     ad0:	30 f4       	brcc	.+12     	; 0xade <TB_Decode+0x168>
     ad2:	84 30       	cpi	r24, 0x04	; 4
     ad4:	f1 f1       	breq	.+124    	; 0xb52 <TB_Decode+0x1dc>
     ad6:	c8 f4       	brcc	.+50     	; 0xb0a <TB_Decode+0x194>
     ad8:	81 30       	cpi	r24, 0x01	; 1
     ada:	59 f0       	breq	.+22     	; 0xaf2 <TB_Decode+0x17c>
     adc:	5b c0       	rjmp	.+182    	; 0xb94 <TB_Decode+0x21e>
     ade:	8c 38       	cpi	r24, 0x8C	; 140
     ae0:	09 f4       	brne	.+2      	; 0xae4 <TB_Decode+0x16e>
     ae2:	43 c0       	rjmp	.+134    	; 0xb6a <TB_Decode+0x1f4>
     ae4:	84 3c       	cpi	r24, 0xC4	; 196
     ae6:	09 f4       	brne	.+2      	; 0xaea <TB_Decode+0x174>
     ae8:	49 c0       	rjmp	.+146    	; 0xb7c <TB_Decode+0x206>
     aea:	87 30       	cpi	r24, 0x07	; 7
     aec:	09 f0       	breq	.+2      	; 0xaf0 <TB_Decode+0x17a>
     aee:	52 c0       	rjmp	.+164    	; 0xb94 <TB_Decode+0x21e>
     af0:	24 c0       	rjmp	.+72     	; 0xb3a <TB_Decode+0x1c4>
          case TB_PARAM_ACTUAL_POSITION:
            TB_SendAck(TB_ERR_OK, TB_param.actual_position);
     af2:	40 91 ab 03 	lds	r20, 0x03AB
     af6:	50 91 ac 03 	lds	r21, 0x03AC
     afa:	60 91 ad 03 	lds	r22, 0x03AD
     afe:	70 91 ae 03 	lds	r23, 0x03AE
     b02:	84 e6       	ldi	r24, 0x64	; 100
     b04:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
            break;
     b08:	0b c2       	rjmp	.+1046   	; 0xf20 <TB_Decode+0x5aa>
          case TB_PARAM_ACCELERATION:
            TB_SendAck(TB_ERR_OK, TB_param.acceleration);
     b0a:	40 91 b3 03 	lds	r20, 0x03B3
     b0e:	50 91 b4 03 	lds	r21, 0x03B4
     b12:	60 91 b5 03 	lds	r22, 0x03B5
     b16:	70 91 b6 03 	lds	r23, 0x03B6
     b1a:	84 e6       	ldi	r24, 0x64	; 100
     b1c:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
            break;
     b20:	ff c1       	rjmp	.+1022   	; 0xf20 <TB_Decode+0x5aa>
          case TB_PARAM_CURRENT_RUN:
            TB_SendAck(TB_ERR_OK, TB_param.current);
     b22:	40 91 b7 03 	lds	r20, 0x03B7
     b26:	50 91 b8 03 	lds	r21, 0x03B8
     b2a:	60 91 b9 03 	lds	r22, 0x03B9
     b2e:	70 91 ba 03 	lds	r23, 0x03BA
     b32:	84 e6       	ldi	r24, 0x64	; 100
     b34:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
            break;
     b38:	f3 c1       	rjmp	.+998    	; 0xf20 <TB_Decode+0x5aa>
          case TB_PARAM_CURRENT_HOLD:
            TB_SendAck(TB_ERR_OK, TB_param.current_hold);
     b3a:	40 91 bb 03 	lds	r20, 0x03BB
     b3e:	50 91 bc 03 	lds	r21, 0x03BC
     b42:	60 91 bd 03 	lds	r22, 0x03BD
     b46:	70 91 be 03 	lds	r23, 0x03BE
     b4a:	84 e6       	ldi	r24, 0x64	; 100
     b4c:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
            break;
     b50:	e7 c1       	rjmp	.+974    	; 0xf20 <TB_Decode+0x5aa>
          case TB_PARAM_SPEED:
            TB_SendAck(TB_ERR_OK, TB_param.speed);
     b52:	40 91 af 03 	lds	r20, 0x03AF
     b56:	50 91 b0 03 	lds	r21, 0x03B0
     b5a:	60 91 b1 03 	lds	r22, 0x03B1
     b5e:	70 91 b2 03 	lds	r23, 0x03B2
     b62:	84 e6       	ldi	r24, 0x64	; 100
     b64:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
            break;
     b68:	db c1       	rjmp	.+950    	; 0xf20 <TB_Decode+0x5aa>
          case TB_PARAM_RESOLUTION:
            TB_SendAck(TB_ERR_OK, TB_param.resolution);
     b6a:	40 91 bf 03 	lds	r20, 0x03BF
     b6e:	50 e0       	ldi	r21, 0x00	; 0
     b70:	60 e0       	ldi	r22, 0x00	; 0
     b72:	70 e0       	ldi	r23, 0x00	; 0
     b74:	84 e6       	ldi	r24, 0x64	; 100
     b76:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
            break;
     b7a:	d2 c1       	rjmp	.+932    	; 0xf20 <TB_Decode+0x5aa>
          case TB_PARAM_RFS_DISTANCE:
            TB_SendAck(TB_ERR_OK, TB_param.rfs_distance);
     b7c:	40 91 c0 03 	lds	r20, 0x03C0
     b80:	50 91 c1 03 	lds	r21, 0x03C1
     b84:	60 91 c2 03 	lds	r22, 0x03C2
     b88:	70 91 c3 03 	lds	r23, 0x03C3
     b8c:	84 e6       	ldi	r24, 0x64	; 100
     b8e:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
            break;
     b92:	c6 c1       	rjmp	.+908    	; 0xf20 <TB_Decode+0x5aa>
// doplnit nastaviteln parametry
          default:
            TB_SendAck(TB_ERR_VALUE, 0);
     b94:	40 e0       	ldi	r20, 0x00	; 0
     b96:	50 e0       	ldi	r21, 0x00	; 0
     b98:	ba 01       	movw	r22, r20
     b9a:	84 e0       	ldi	r24, 0x04	; 4
     b9c:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
            break;
     ba0:	bf c1       	rjmp	.+894    	; 0xf20 <TB_Decode+0x5aa>
        }
      }
      break;
    case TB_CMD_SIO:
      if (TB_bufIn[TB_BUF_MOTOR] != 2) {
     ba2:	80 91 db 03 	lds	r24, 0x03DB
     ba6:	82 30       	cpi	r24, 0x02	; 2
     ba8:	39 f0       	breq	.+14     	; 0xbb8 <TB_Decode+0x242>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     baa:	40 e0       	ldi	r20, 0x00	; 0
     bac:	50 e0       	ldi	r21, 0x00	; 0
     bae:	ba 01       	movw	r22, r20
     bb0:	84 e0       	ldi	r24, 0x04	; 4
     bb2:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
        return TB_CMD_SIO;
     bb6:	b4 c1       	rjmp	.+872    	; 0xf20 <TB_Decode+0x5aa>
      }
      switch (TB_bufIn[TB_BUF_TYPE]) {
     bb8:	80 91 da 03 	lds	r24, 0x03DA
     bbc:	88 23       	and	r24, r24
     bbe:	19 f0       	breq	.+6      	; 0xbc6 <TB_Decode+0x250>
     bc0:	81 30       	cpi	r24, 0x01	; 1
     bc2:	a1 f0       	breq	.+40     	; 0xbec <TB_Decode+0x276>
     bc4:	26 c0       	rjmp	.+76     	; 0xc12 <TB_Decode+0x29c>
        case 0:
          TB_out.b0 = (TB_Value != 0);
     bc6:	91 e0       	ldi	r25, 0x01	; 1
     bc8:	45 2b       	or	r20, r21
     bca:	46 2b       	or	r20, r22
     bcc:	47 2b       	or	r20, r23
     bce:	09 f4       	brne	.+2      	; 0xbd2 <TB_Decode+0x25c>
     bd0:	90 e0       	ldi	r25, 0x00	; 0
     bd2:	80 91 a6 03 	lds	r24, 0x03A6
     bd6:	90 fb       	bst	r25, 0
     bd8:	80 f9       	bld	r24, 0
     bda:	80 93 a6 03 	sts	0x03A6, r24

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     bde:	40 e0       	ldi	r20, 0x00	; 0
     be0:	50 e0       	ldi	r21, 0x00	; 0
     be2:	ba 01       	movw	r22, r20
     be4:	84 e6       	ldi	r24, 0x64	; 100
     be6:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
     bea:	9a c1       	rjmp	.+820    	; 0xf20 <TB_Decode+0x5aa>
        case 0:
          TB_out.b0 = (TB_Value != 0);
          TB_SendAckOK();
          break;
        case 1:
          TB_out.b1 = (TB_Value != 0);
     bec:	91 e0       	ldi	r25, 0x01	; 1
     bee:	45 2b       	or	r20, r21
     bf0:	46 2b       	or	r20, r22
     bf2:	47 2b       	or	r20, r23
     bf4:	09 f4       	brne	.+2      	; 0xbf8 <TB_Decode+0x282>
     bf6:	90 e0       	ldi	r25, 0x00	; 0
     bf8:	80 91 a6 03 	lds	r24, 0x03A6
     bfc:	90 fb       	bst	r25, 0
     bfe:	81 f9       	bld	r24, 1
     c00:	80 93 a6 03 	sts	0x03A6, r24

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     c04:	40 e0       	ldi	r20, 0x00	; 0
     c06:	50 e0       	ldi	r21, 0x00	; 0
     c08:	ba 01       	movw	r22, r20
     c0a:	84 e6       	ldi	r24, 0x64	; 100
     c0c:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
     c10:	87 c1       	rjmp	.+782    	; 0xf20 <TB_Decode+0x5aa>
        case 1:
          TB_out.b1 = (TB_Value != 0);
          TB_SendAckOK();
          break;
        default:
          TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     c12:	40 e0       	ldi	r20, 0x00	; 0
     c14:	50 e0       	ldi	r21, 0x00	; 0
     c16:	ba 01       	movw	r22, r20
     c18:	84 e0       	ldi	r24, 0x04	; 4
     c1a:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
          break;
     c1e:	80 c1       	rjmp	.+768    	; 0xf20 <TB_Decode+0x5aa>
      }
      return TB_CMD_SIO;
      break;
    case TB_CMD_GIO:
      switch (TB_bufIn[TB_BUF_MOTOR]) {
     c20:	00 91 db 03 	lds	r16, 0x03DB
     c24:	01 30       	cpi	r16, 0x01	; 1
     c26:	09 f4       	brne	.+2      	; 0xc2a <TB_Decode+0x2b4>
     c28:	7b c1       	rjmp	.+758    	; 0xf20 <TB_Decode+0x5aa>
     c2a:	28 f0       	brcs	.+10     	; 0xc36 <TB_Decode+0x2c0>
     c2c:	02 30       	cpi	r16, 0x02	; 2
     c2e:	09 f4       	brne	.+2      	; 0xc32 <TB_Decode+0x2bc>
     c30:	44 c0       	rjmp	.+136    	; 0xcba <TB_Decode+0x344>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     c32:	10 e0       	ldi	r17, 0x00	; 0
     c34:	75 c1       	rjmp	.+746    	; 0xf20 <TB_Decode+0x5aa>
      return TB_CMD_SIO;
      break;
    case TB_CMD_GIO:
      switch (TB_bufIn[TB_BUF_MOTOR]) {
        case 0: // inputs (4)
          switch (TB_bufIn[TB_BUF_TYPE]) {
     c36:	10 91 da 03 	lds	r17, 0x03DA
     c3a:	11 30       	cpi	r17, 0x01	; 1
     c3c:	81 f0       	breq	.+32     	; 0xc5e <TB_Decode+0x2e8>
     c3e:	28 f0       	brcs	.+10     	; 0xc4a <TB_Decode+0x2d4>
     c40:	12 30       	cpi	r17, 0x02	; 2
     c42:	c9 f0       	breq	.+50     	; 0xc76 <TB_Decode+0x300>
     c44:	13 30       	cpi	r17, 0x03	; 3
     c46:	21 f1       	breq	.+72     	; 0xc90 <TB_Decode+0x31a>
     c48:	30 c0       	rjmp	.+96     	; 0xcaa <TB_Decode+0x334>
            case 0:
              TB_SendAck(TB_ERR_OK, TB_inp.b0);
     c4a:	40 91 d6 03 	lds	r20, 0x03D6
     c4e:	41 70       	andi	r20, 0x01	; 1
     c50:	50 e0       	ldi	r21, 0x00	; 0
     c52:	60 e0       	ldi	r22, 0x00	; 0
     c54:	70 e0       	ldi	r23, 0x00	; 0
     c56:	84 e6       	ldi	r24, 0x64	; 100
     c58:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
              break;
     c5c:	61 c1       	rjmp	.+706    	; 0xf20 <TB_Decode+0x5aa>
            case 1:
              TB_SendAck(TB_ERR_OK, TB_inp.b1);
     c5e:	40 91 d6 03 	lds	r20, 0x03D6
     c62:	46 95       	lsr	r20
     c64:	41 70       	andi	r20, 0x01	; 1
     c66:	50 e0       	ldi	r21, 0x00	; 0
     c68:	60 e0       	ldi	r22, 0x00	; 0
     c6a:	70 e0       	ldi	r23, 0x00	; 0
     c6c:	84 e6       	ldi	r24, 0x64	; 100
     c6e:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     c72:	10 2f       	mov	r17, r16
            case 0:
              TB_SendAck(TB_ERR_OK, TB_inp.b0);
              break;
            case 1:
              TB_SendAck(TB_ERR_OK, TB_inp.b1);
              break;
     c74:	55 c1       	rjmp	.+682    	; 0xf20 <TB_Decode+0x5aa>
            case 2:
              TB_SendAck(TB_ERR_OK, TB_inp.b2);
     c76:	40 91 d6 03 	lds	r20, 0x03D6
     c7a:	42 fb       	bst	r20, 2
     c7c:	44 27       	eor	r20, r20
     c7e:	40 f9       	bld	r20, 0
     c80:	50 e0       	ldi	r21, 0x00	; 0
     c82:	60 e0       	ldi	r22, 0x00	; 0
     c84:	70 e0       	ldi	r23, 0x00	; 0
     c86:	84 e6       	ldi	r24, 0x64	; 100
     c88:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     c8c:	10 2f       	mov	r17, r16
            case 1:
              TB_SendAck(TB_ERR_OK, TB_inp.b1);
              break;
            case 2:
              TB_SendAck(TB_ERR_OK, TB_inp.b2);
              break;
     c8e:	48 c1       	rjmp	.+656    	; 0xf20 <TB_Decode+0x5aa>
            case 3:
              TB_SendAck(TB_ERR_OK, TB_inp.b3);
     c90:	40 91 d6 03 	lds	r20, 0x03D6
     c94:	43 fb       	bst	r20, 3
     c96:	44 27       	eor	r20, r20
     c98:	40 f9       	bld	r20, 0
     c9a:	50 e0       	ldi	r21, 0x00	; 0
     c9c:	60 e0       	ldi	r22, 0x00	; 0
     c9e:	70 e0       	ldi	r23, 0x00	; 0
     ca0:	84 e6       	ldi	r24, 0x64	; 100
     ca2:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     ca6:	10 2f       	mov	r17, r16
            case 2:
              TB_SendAck(TB_ERR_OK, TB_inp.b2);
              break;
            case 3:
              TB_SendAck(TB_ERR_OK, TB_inp.b3);
              break;
     ca8:	3b c1       	rjmp	.+630    	; 0xf20 <TB_Decode+0x5aa>
            default:
              TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     caa:	40 e0       	ldi	r20, 0x00	; 0
     cac:	50 e0       	ldi	r21, 0x00	; 0
     cae:	ba 01       	movw	r22, r20
     cb0:	84 e0       	ldi	r24, 0x04	; 4
     cb2:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     cb6:	10 2f       	mov	r17, r16
            case 3:
              TB_SendAck(TB_ERR_OK, TB_inp.b3);
              break;
            default:
              TB_SendAck(TB_ERR_VALUE, 0); // invalid value
              break;
     cb8:	33 c1       	rjmp	.+614    	; 0xf20 <TB_Decode+0x5aa>
        case 1: // analog inputs (2)
          //TB_SendAck(TB_ERR_VALUE, 0); // invalid value
          return TB_CMD_GIO;
          break;
        case 2: // outputs (2);
          switch (TB_bufIn[TB_BUF_TYPE]) {
     cba:	10 91 da 03 	lds	r17, 0x03DA
     cbe:	11 23       	and	r17, r17
     cc0:	19 f0       	breq	.+6      	; 0xcc8 <TB_Decode+0x352>
     cc2:	11 30       	cpi	r17, 0x01	; 1
     cc4:	59 f0       	breq	.+22     	; 0xcdc <TB_Decode+0x366>
     cc6:	16 c0       	rjmp	.+44     	; 0xcf4 <TB_Decode+0x37e>
            case 0:
              TB_SendAck(TB_ERR_OK, TB_out.b0);
     cc8:	40 91 a6 03 	lds	r20, 0x03A6
     ccc:	41 70       	andi	r20, 0x01	; 1
     cce:	50 e0       	ldi	r21, 0x00	; 0
     cd0:	60 e0       	ldi	r22, 0x00	; 0
     cd2:	70 e0       	ldi	r23, 0x00	; 0
     cd4:	84 e6       	ldi	r24, 0x64	; 100
     cd6:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
              break;
     cda:	22 c1       	rjmp	.+580    	; 0xf20 <TB_Decode+0x5aa>
            case 1:
              TB_SendAck(TB_ERR_OK, TB_out.b1);
     cdc:	40 91 a6 03 	lds	r20, 0x03A6
     ce0:	46 95       	lsr	r20
     ce2:	41 70       	andi	r20, 0x01	; 1
     ce4:	50 e0       	ldi	r21, 0x00	; 0
     ce6:	60 e0       	ldi	r22, 0x00	; 0
     ce8:	70 e0       	ldi	r23, 0x00	; 0
     cea:	84 e6       	ldi	r24, 0x64	; 100
     cec:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     cf0:	10 e0       	ldi	r17, 0x00	; 0
            case 0:
              TB_SendAck(TB_ERR_OK, TB_out.b0);
              break;
            case 1:
              TB_SendAck(TB_ERR_OK, TB_out.b1);
              break;
     cf2:	16 c1       	rjmp	.+556    	; 0xf20 <TB_Decode+0x5aa>
            default:
              TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     cf4:	40 e0       	ldi	r20, 0x00	; 0
     cf6:	50 e0       	ldi	r21, 0x00	; 0
     cf8:	ba 01       	movw	r22, r20
     cfa:	84 e0       	ldi	r24, 0x04	; 4
     cfc:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     d00:	10 e0       	ldi	r17, 0x00	; 0
            case 1:
              TB_SendAck(TB_ERR_OK, TB_out.b1);
              break;
            default:
              TB_SendAck(TB_ERR_VALUE, 0); // invalid value
              break;
     d02:	0e c1       	rjmp	.+540    	; 0xf20 <TB_Decode+0x5aa>
      break;
    case TB_CMD_RFS:
      return TB_CMD_RFS;
      break;
    case TB_CMD_SGP:
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     d04:	10 91 db 03 	lds	r17, 0x03DB
     d08:	11 23       	and	r17, r17
     d0a:	41 f0       	breq	.+16     	; 0xd1c <TB_Decode+0x3a6>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     d0c:	40 e0       	ldi	r20, 0x00	; 0
     d0e:	50 e0       	ldi	r21, 0x00	; 0
     d10:	ba 01       	movw	r22, r20
     d12:	84 e0       	ldi	r24, 0x04	; 4
     d14:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     d18:	10 e0       	ldi	r17, 0x00	; 0
     d1a:	02 c1       	rjmp	.+516    	; 0xf20 <TB_Decode+0x5aa>
      break;
    case TB_CMD_SGP:
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     d1c:	80 91 da 03 	lds	r24, 0x03DA
     d20:	81 34       	cpi	r24, 0x41	; 65
     d22:	51 f1       	breq	.+84     	; 0xd78 <TB_Decode+0x402>
     d24:	18 f4       	brcc	.+6      	; 0xd2c <TB_Decode+0x3b6>
     d26:	80 34       	cpi	r24, 0x40	; 64
     d28:	41 f0       	breq	.+16     	; 0xd3a <TB_Decode+0x3c4>
     d2a:	86 c0       	rjmp	.+268    	; 0xe38 <TB_Decode+0x4c2>
     d2c:	82 34       	cpi	r24, 0x42	; 66
     d2e:	09 f4       	brne	.+2      	; 0xd32 <TB_Decode+0x3bc>
     d30:	43 c0       	rjmp	.+134    	; 0xdb8 <TB_Decode+0x442>
     d32:	8c 34       	cpi	r24, 0x4C	; 76
     d34:	09 f4       	brne	.+2      	; 0xd38 <TB_Decode+0x3c2>
     d36:	60 c0       	rjmp	.+192    	; 0xdf8 <TB_Decode+0x482>
     d38:	7f c0       	rjmp	.+254    	; 0xe38 <TB_Decode+0x4c2>
          case TB_GBPARAM_EEMAGIC:
            if (TB_Value != TB_gbparam.eemagic) {
     d3a:	80 91 d1 03 	lds	r24, 0x03D1
     d3e:	90 e0       	ldi	r25, 0x00	; 0
     d40:	a0 e0       	ldi	r26, 0x00	; 0
     d42:	b0 e0       	ldi	r27, 0x00	; 0
     d44:	48 17       	cp	r20, r24
     d46:	59 07       	cpc	r21, r25
     d48:	6a 07       	cpc	r22, r26
     d4a:	7b 07       	cpc	r23, r27
     d4c:	71 f0       	breq	.+28     	; 0xd6a <TB_Decode+0x3f4>
              TB_gbparam.eemagic = TB_Value;
     d4e:	e1 ed       	ldi	r30, 0xD1	; 209
     d50:	f3 e0       	ldi	r31, 0x03	; 3
     d52:	40 83       	st	Z, r20
              b = (void *) &(TB_gbparam.eemagic) - (void *) &(TB_gbparam);
     d54:	19 82       	std	Y+1, r1	; 0x01
              eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.eemagic);
     d56:	60 81       	ld	r22, Z
     d58:	29 81       	ldd	r18, Y+1	; 0x01
     d5a:	80 91 e1 03 	lds	r24, 0x03E1
     d5e:	90 91 e2 03 	lds	r25, 0x03E2
     d62:	82 0f       	add	r24, r18
     d64:	91 1d       	adc	r25, r1
     d66:	0e 94 6a 0c 	call	0x18d4	; 0x18d4 <eeprom_update_byte>
            }
            TB_SendAck(TB_ERR_OK, 0);
     d6a:	40 e0       	ldi	r20, 0x00	; 0
     d6c:	50 e0       	ldi	r21, 0x00	; 0
     d6e:	ba 01       	movw	r22, r20
     d70:	84 e6       	ldi	r24, 0x64	; 100
     d72:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
            break;
     d76:	d4 c0       	rjmp	.+424    	; 0xf20 <TB_Decode+0x5aa>
          case TB_GBPARAM_BAUD:
            if (TB_Value != TB_gbparam.baud) {
     d78:	80 91 d2 03 	lds	r24, 0x03D2
     d7c:	90 e0       	ldi	r25, 0x00	; 0
     d7e:	a0 e0       	ldi	r26, 0x00	; 0
     d80:	b0 e0       	ldi	r27, 0x00	; 0
     d82:	48 17       	cp	r20, r24
     d84:	59 07       	cpc	r21, r25
     d86:	6a 07       	cpc	r22, r26
     d88:	7b 07       	cpc	r23, r27
     d8a:	79 f0       	breq	.+30     	; 0xdaa <TB_Decode+0x434>
              TB_gbparam.baud = TB_Value;
     d8c:	e1 ed       	ldi	r30, 0xD1	; 209
     d8e:	f3 e0       	ldi	r31, 0x03	; 3
     d90:	41 83       	std	Z+1, r20	; 0x01
              b = (void *) &(TB_gbparam.baud) - (void *) &(TB_gbparam);
     d92:	81 e0       	ldi	r24, 0x01	; 1
     d94:	89 83       	std	Y+1, r24	; 0x01
              eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.baud);
     d96:	61 81       	ldd	r22, Z+1	; 0x01
     d98:	29 81       	ldd	r18, Y+1	; 0x01
     d9a:	80 91 e1 03 	lds	r24, 0x03E1
     d9e:	90 91 e2 03 	lds	r25, 0x03E2
     da2:	82 0f       	add	r24, r18
     da4:	91 1d       	adc	r25, r1
     da6:	0e 94 6a 0c 	call	0x18d4	; 0x18d4 <eeprom_update_byte>
            }
            TB_SendAck(TB_ERR_OK, 0);
     daa:	40 e0       	ldi	r20, 0x00	; 0
     dac:	50 e0       	ldi	r21, 0x00	; 0
     dae:	ba 01       	movw	r22, r20
     db0:	84 e6       	ldi	r24, 0x64	; 100
     db2:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
            break;
     db6:	b4 c0       	rjmp	.+360    	; 0xf20 <TB_Decode+0x5aa>
          case TB_GBPARAM_ADDRESS:
            if (TB_Value != TB_gbparam.address) {
     db8:	80 91 d3 03 	lds	r24, 0x03D3
     dbc:	90 e0       	ldi	r25, 0x00	; 0
     dbe:	a0 e0       	ldi	r26, 0x00	; 0
     dc0:	b0 e0       	ldi	r27, 0x00	; 0
     dc2:	48 17       	cp	r20, r24
     dc4:	59 07       	cpc	r21, r25
     dc6:	6a 07       	cpc	r22, r26
     dc8:	7b 07       	cpc	r23, r27
     dca:	79 f0       	breq	.+30     	; 0xdea <TB_Decode+0x474>
              TB_gbparam.address = TB_Value;
     dcc:	e1 ed       	ldi	r30, 0xD1	; 209
     dce:	f3 e0       	ldi	r31, 0x03	; 3
     dd0:	42 83       	std	Z+2, r20	; 0x02
              b = (void *) &(TB_gbparam.address) - (void *) &(TB_gbparam);
     dd2:	82 e0       	ldi	r24, 0x02	; 2
     dd4:	89 83       	std	Y+1, r24	; 0x01
              eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.address);
     dd6:	62 81       	ldd	r22, Z+2	; 0x02
     dd8:	29 81       	ldd	r18, Y+1	; 0x01
     dda:	80 91 e1 03 	lds	r24, 0x03E1
     dde:	90 91 e2 03 	lds	r25, 0x03E2
     de2:	82 0f       	add	r24, r18
     de4:	91 1d       	adc	r25, r1
     de6:	0e 94 6a 0c 	call	0x18d4	; 0x18d4 <eeprom_update_byte>
            }
            TB_SendAck(TB_ERR_OK, 0);
     dea:	40 e0       	ldi	r20, 0x00	; 0
     dec:	50 e0       	ldi	r21, 0x00	; 0
     dee:	ba 01       	movw	r22, r20
     df0:	84 e6       	ldi	r24, 0x64	; 100
     df2:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
            break;
     df6:	94 c0       	rjmp	.+296    	; 0xf20 <TB_Decode+0x5aa>
          case TB_GBPARAM_HOST_ADDR:
            if (TB_Value != TB_gbparam.host_address) {
     df8:	80 91 d5 03 	lds	r24, 0x03D5
     dfc:	90 e0       	ldi	r25, 0x00	; 0
     dfe:	a0 e0       	ldi	r26, 0x00	; 0
     e00:	b0 e0       	ldi	r27, 0x00	; 0
     e02:	48 17       	cp	r20, r24
     e04:	59 07       	cpc	r21, r25
     e06:	6a 07       	cpc	r22, r26
     e08:	7b 07       	cpc	r23, r27
     e0a:	79 f0       	breq	.+30     	; 0xe2a <TB_Decode+0x4b4>
              TB_gbparam.host_address = TB_Value;
     e0c:	e1 ed       	ldi	r30, 0xD1	; 209
     e0e:	f3 e0       	ldi	r31, 0x03	; 3
     e10:	44 83       	std	Z+4, r20	; 0x04
              b = (void *) &(TB_gbparam.host_address) - (void *) &(TB_gbparam);
     e12:	84 e0       	ldi	r24, 0x04	; 4
     e14:	89 83       	std	Y+1, r24	; 0x01
              eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.host_address);
     e16:	64 81       	ldd	r22, Z+4	; 0x04
     e18:	29 81       	ldd	r18, Y+1	; 0x01
     e1a:	80 91 e1 03 	lds	r24, 0x03E1
     e1e:	90 91 e2 03 	lds	r25, 0x03E2
     e22:	82 0f       	add	r24, r18
     e24:	91 1d       	adc	r25, r1
     e26:	0e 94 6a 0c 	call	0x18d4	; 0x18d4 <eeprom_update_byte>
            }
            TB_SendAck(TB_ERR_OK, 0);
     e2a:	40 e0       	ldi	r20, 0x00	; 0
     e2c:	50 e0       	ldi	r21, 0x00	; 0
     e2e:	ba 01       	movw	r22, r20
     e30:	84 e6       	ldi	r24, 0x64	; 100
     e32:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
            break;
     e36:	74 c0       	rjmp	.+232    	; 0xf20 <TB_Decode+0x5aa>
          default:
            TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     e38:	40 e0       	ldi	r20, 0x00	; 0
     e3a:	50 e0       	ldi	r21, 0x00	; 0
     e3c:	ba 01       	movw	r22, r20
     e3e:	84 e0       	ldi	r24, 0x04	; 4
     e40:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
            break;
     e44:	6d c0       	rjmp	.+218    	; 0xf20 <TB_Decode+0x5aa>
        }
      }
      break;
    case TB_CMD_GGP:
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     e46:	10 91 db 03 	lds	r17, 0x03DB
     e4a:	11 23       	and	r17, r17
     e4c:	41 f0       	breq	.+16     	; 0xe5e <TB_Decode+0x4e8>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     e4e:	40 e0       	ldi	r20, 0x00	; 0
     e50:	50 e0       	ldi	r21, 0x00	; 0
     e52:	ba 01       	movw	r22, r20
     e54:	84 e0       	ldi	r24, 0x04	; 4
     e56:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     e5a:	10 e0       	ldi	r17, 0x00	; 0
     e5c:	61 c0       	rjmp	.+194    	; 0xf20 <TB_Decode+0x5aa>
      break;
    case TB_CMD_GGP:
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     e5e:	80 91 da 03 	lds	r24, 0x03DA
     e62:	81 34       	cpi	r24, 0x41	; 65
     e64:	49 f0       	breq	.+18     	; 0xe78 <TB_Decode+0x502>
     e66:	18 f4       	brcc	.+6      	; 0xe6e <TB_Decode+0x4f8>
     e68:	80 34       	cpi	r24, 0x40	; 64
     e6a:	09 f1       	breq	.+66     	; 0xeae <TB_Decode+0x538>
     e6c:	29 c0       	rjmp	.+82     	; 0xec0 <TB_Decode+0x54a>
     e6e:	82 34       	cpi	r24, 0x42	; 66
     e70:	61 f0       	breq	.+24     	; 0xe8a <TB_Decode+0x514>
     e72:	8c 34       	cpi	r24, 0x4C	; 76
     e74:	99 f0       	breq	.+38     	; 0xe9c <TB_Decode+0x526>
     e76:	24 c0       	rjmp	.+72     	; 0xec0 <TB_Decode+0x54a>
          case TB_GBPARAM_BAUD:
            TB_SendAck(TB_ERR_OK, TB_gbparam.baud);
     e78:	40 91 d2 03 	lds	r20, 0x03D2
     e7c:	50 e0       	ldi	r21, 0x00	; 0
     e7e:	60 e0       	ldi	r22, 0x00	; 0
     e80:	70 e0       	ldi	r23, 0x00	; 0
     e82:	84 e6       	ldi	r24, 0x64	; 100
     e84:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
            break;
     e88:	4b c0       	rjmp	.+150    	; 0xf20 <TB_Decode+0x5aa>
          case TB_GBPARAM_ADDRESS:
            TB_SendAck(TB_ERR_OK, TB_gbparam.address);
     e8a:	40 91 d3 03 	lds	r20, 0x03D3
     e8e:	50 e0       	ldi	r21, 0x00	; 0
     e90:	60 e0       	ldi	r22, 0x00	; 0
     e92:	70 e0       	ldi	r23, 0x00	; 0
     e94:	84 e6       	ldi	r24, 0x64	; 100
     e96:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
            break;
     e9a:	42 c0       	rjmp	.+132    	; 0xf20 <TB_Decode+0x5aa>
          case TB_GBPARAM_HOST_ADDR:
            TB_SendAck(TB_ERR_OK, TB_gbparam.host_address);
     e9c:	40 91 d5 03 	lds	r20, 0x03D5
     ea0:	50 e0       	ldi	r21, 0x00	; 0
     ea2:	60 e0       	ldi	r22, 0x00	; 0
     ea4:	70 e0       	ldi	r23, 0x00	; 0
     ea6:	84 e6       	ldi	r24, 0x64	; 100
     ea8:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
            break;
     eac:	39 c0       	rjmp	.+114    	; 0xf20 <TB_Decode+0x5aa>
          case TB_GBPARAM_EEMAGIC:
            TB_SendAck(TB_ERR_OK, TB_gbparam.eemagic);
     eae:	40 91 d1 03 	lds	r20, 0x03D1
     eb2:	50 e0       	ldi	r21, 0x00	; 0
     eb4:	60 e0       	ldi	r22, 0x00	; 0
     eb6:	70 e0       	ldi	r23, 0x00	; 0
     eb8:	84 e6       	ldi	r24, 0x64	; 100
     eba:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
            break;
     ebe:	30 c0       	rjmp	.+96     	; 0xf20 <TB_Decode+0x5aa>
          default:
            TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     ec0:	40 e0       	ldi	r20, 0x00	; 0
     ec2:	50 e0       	ldi	r21, 0x00	; 0
     ec4:	ba 01       	movw	r22, r20
     ec6:	84 e0       	ldi	r24, 0x04	; 4
     ec8:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
            break;
     ecc:	29 c0       	rjmp	.+82     	; 0xf20 <TB_Decode+0x5aa>
        }
      }
      break;
    case 136: // get module version
      if (TB_bufIn[TB_BUF_TYPE] == 0) {
     ece:	10 91 da 03 	lds	r17, 0x03DA
     ed2:	11 11       	cpse	r17, r1
     ed4:	15 c0       	rjmp	.+42     	; 0xf00 <TB_Decode+0x58a>
        // text mode
        TB_bufOut[0] = TB_AddrReply;
     ed6:	e8 ec       	ldi	r30, 0xC8	; 200
     ed8:	f3 e0       	ldi	r31, 0x03	; 3
     eda:	80 91 e3 03 	lds	r24, 0x03E3
     ede:	80 83       	st	Z, r24
        TB_bufOut[1] = '1';
     ee0:	81 e3       	ldi	r24, 0x31	; 49
     ee2:	81 83       	std	Z+1, r24	; 0x01
        TB_bufOut[2] = '0';
     ee4:	90 e3       	ldi	r25, 0x30	; 48
     ee6:	92 83       	std	Z+2, r25	; 0x02
        TB_bufOut[3] = '2';
     ee8:	22 e3       	ldi	r18, 0x32	; 50
     eea:	23 83       	std	Z+3, r18	; 0x03
        TB_bufOut[4] = '1';
     eec:	84 83       	std	Z+4, r24	; 0x04
        TB_bufOut[5] = 'V';
     eee:	36 e5       	ldi	r19, 0x56	; 86
     ef0:	35 83       	std	Z+5, r19	; 0x05
        TB_bufOut[6] = '1';
     ef2:	86 83       	std	Z+6, r24	; 0x06
        TB_bufOut[7] = '2';
     ef4:	27 83       	std	Z+7, r18	; 0x07
        TB_bufOut[8] = '0';
     ef6:	90 87       	std	Z+8, r25	; 0x08
// private functions
/******************************************************/
void TB_Send(void)
{
  //if (TB_Callback_TX != NULL) TB_Callback_TX();
  TB_send_flag = true;
     ef8:	81 e0       	ldi	r24, 0x01	; 1
     efa:	80 93 a1 02 	sts	0x02A1, r24
     efe:	10 c0       	rjmp	.+32     	; 0xf20 <TB_Decode+0x5aa>
        TB_bufOut[7] = '2';
        TB_bufOut[8] = '0';
        TB_Send();
       } else {
        // binary mode
        TB_SendAck(TB_ERR_OK, (0x10203040));
     f00:	40 e4       	ldi	r20, 0x40	; 64
     f02:	50 e3       	ldi	r21, 0x30	; 48
     f04:	60 e2       	ldi	r22, 0x20	; 32
     f06:	70 e1       	ldi	r23, 0x10	; 16
     f08:	84 e6       	ldi	r24, 0x64	; 100
     f0a:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     f0e:	10 e0       	ldi	r17, 0x00	; 0
     f10:	07 c0       	rjmp	.+14     	; 0xf20 <TB_Decode+0x5aa>
        // binary mode
        TB_SendAck(TB_ERR_OK, (0x10203040));
      };
      break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
     f12:	40 e0       	ldi	r20, 0x00	; 0
     f14:	50 e0       	ldi	r21, 0x00	; 0
     f16:	ba 01       	movw	r22, r20
     f18:	82 e0       	ldi	r24, 0x02	; 2
     f1a:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
      return 0;
     f1e:	10 e0       	ldi	r17, 0x00	; 0
  }
  return 0;
}
     f20:	81 2f       	mov	r24, r17
     f22:	0f 90       	pop	r0
     f24:	df 91       	pop	r29
     f26:	cf 91       	pop	r28
     f28:	1f 91       	pop	r17
     f2a:	0f 91       	pop	r16
     f2c:	08 95       	ret

00000f2e <TB_SendAckOK>:

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     f2e:	40 e0       	ldi	r20, 0x00	; 0
     f30:	50 e0       	ldi	r21, 0x00	; 0
     f32:	ba 01       	movw	r22, r20
     f34:	84 e6       	ldi	r24, 0x64	; 100
     f36:	0e 94 a5 04 	call	0x94a	; 0x94a <TB_SendAck>
     f3a:	08 95       	ret

00000f3c <uart_get_char>:
  // read     -> b++, read *b
  // interrupt safe -> read *(b+1); b++
  byte ptr;
  byte res;

  ptr = (uart0_buf_rx_ptr_b+1) & UART0_BUFFER_LINEAR_SIZE_MAX;
     f3c:	90 91 ac 02 	lds	r25, 0x02AC
     f40:	9f 5f       	subi	r25, 0xFF	; 255
     f42:	9f 77       	andi	r25, 0x7F	; 127
  res = uart0_buf_rx[ptr];
     f44:	e9 2f       	mov	r30, r25
     f46:	f0 e0       	ldi	r31, 0x00	; 0
     f48:	e3 5f       	subi	r30, 0xF3	; 243
     f4a:	fa 4f       	sbci	r31, 0xFA	; 250
     f4c:	80 81       	ld	r24, Z
  uart0_buf_rx_ptr_b = ptr;
     f4e:	90 93 ac 02 	sts	0x02AC, r25
  return res;
}
     f52:	08 95       	ret

00000f54 <uart_receive_char>:
{
  // write    -> e++, write *e
  // interrupt safe -> write *(e+1); e++
  byte ptr;

  ptr = (uart0_buf_rx_ptr_e+1) & UART0_BUFFER_LINEAR_SIZE_MAX;
     f54:	90 91 ab 02 	lds	r25, 0x02AB
     f58:	9f 5f       	subi	r25, 0xFF	; 255
     f5a:	9f 77       	andi	r25, 0x7F	; 127
  uart0_buf_rx[ptr] = dat;
     f5c:	e9 2f       	mov	r30, r25
     f5e:	f0 e0       	ldi	r31, 0x00	; 0
     f60:	e3 5f       	subi	r30, 0xF3	; 243
     f62:	fa 4f       	sbci	r31, 0xFA	; 250
     f64:	80 83       	st	Z, r24
  uart0_buf_rx_ptr_e = ptr;
     f66:	90 93 ab 02 	sts	0x02AB, r25
     f6a:	08 95       	ret

00000f6c <uart_send_char>:
char uart_send_char(void)
{
  byte ptr;
  byte res;

  ptr = uart0_buf_tx_ptr;
     f6c:	90 91 aa 02 	lds	r25, 0x02AA
  res = uart0_buf_tx[ptr];
     f70:	e9 2f       	mov	r30, r25
     f72:	f0 e0       	ldi	r31, 0x00	; 0
     f74:	ec 51       	subi	r30, 0x1C	; 28
     f76:	fc 4f       	sbci	r31, 0xFC	; 252
     f78:	80 81       	ld	r24, Z
  uart0_buf_tx_ptr = ptr+1;
     f7a:	9f 5f       	subi	r25, 0xFF	; 255
     f7c:	90 93 aa 02 	sts	0x02AA, r25
  return res;
}
     f80:	08 95       	ret

00000f82 <uart_send>:
/******************************************************/
// start sending TX buffer
/******************************************************/
void uart_send(void)
{
  if (uart0_flags.txing == false) {
     f82:	80 91 a3 02 	lds	r24, 0x02A3
     f86:	80 fd       	sbrc	r24, 0
     f88:	0b c0       	rjmp	.+22     	; 0xfa0 <uart_send+0x1e>
    // is some data in buffer ?
    uart0_flags.txing = true;
     f8a:	80 91 a3 02 	lds	r24, 0x02A3
     f8e:	81 60       	ori	r24, 0x01	; 1
     f90:	80 93 a3 02 	sts	0x02A3, r24
    //uart0_tx_timeout = UART0_TX_TIMEOUT;
    //UART0_TX_ENA;  // tx mode
    uart0_buf_tx_ptr = 0; // send first byte from buffer
     f94:	10 92 aa 02 	sts	0x02AA, r1
    UART0_PROC_UDR = uart_send_char();
     f98:	0e 94 b6 07 	call	0xf6c	; 0xf6c <uart_send_char>
     f9c:	80 93 c6 00 	sts	0x00C6, r24
     fa0:	08 95       	ret

00000fa2 <uart_interrupt_rx>:
/******************************************************/
// Enable/disable interrupts
/******************************************************/
void uart_interrupt_rx(byte enable)
{
  if (enable)
     fa2:	88 23       	and	r24, r24
     fa4:	31 f0       	breq	.+12     	; 0xfb2 <uart_interrupt_rx+0x10>
    UART0_PROC_UCSRB |= BV(UART0_PROC_RXCIE);
     fa6:	e1 ec       	ldi	r30, 0xC1	; 193
     fa8:	f0 e0       	ldi	r31, 0x00	; 0
     faa:	80 81       	ld	r24, Z
     fac:	80 68       	ori	r24, 0x80	; 128
     fae:	80 83       	st	Z, r24
     fb0:	08 95       	ret
   else
    UART0_PROC_UCSRB &= ~BV(UART0_PROC_RXCIE);
     fb2:	e1 ec       	ldi	r30, 0xC1	; 193
     fb4:	f0 e0       	ldi	r31, 0x00	; 0
     fb6:	80 81       	ld	r24, Z
     fb8:	8f 77       	andi	r24, 0x7F	; 127
     fba:	80 83       	st	Z, r24
     fbc:	08 95       	ret

00000fbe <uart_interrupt_tx>:
}

void uart_interrupt_tx(byte enable)
{
  if (enable)
     fbe:	88 23       	and	r24, r24
     fc0:	31 f0       	breq	.+12     	; 0xfce <uart_interrupt_tx+0x10>
    UART0_PROC_UCSRB |= BV(UART0_PROC_TXCIE);
     fc2:	e1 ec       	ldi	r30, 0xC1	; 193
     fc4:	f0 e0       	ldi	r31, 0x00	; 0
     fc6:	80 81       	ld	r24, Z
     fc8:	80 64       	ori	r24, 0x40	; 64
     fca:	80 83       	st	Z, r24
     fcc:	08 95       	ret
   else
    UART0_PROC_UCSRB &= ~BV(UART0_PROC_TXCIE);
     fce:	e1 ec       	ldi	r30, 0xC1	; 193
     fd0:	f0 e0       	ldi	r31, 0x00	; 0
     fd2:	80 81       	ld	r24, Z
     fd4:	8f 7b       	andi	r24, 0xBF	; 191
     fd6:	80 83       	st	Z, r24
     fd8:	08 95       	ret

00000fda <__vector_20>:

/******************************************************/
//
/******************************************************/
ISR(UART0_PROC_RX_vect)
{
     fda:	1f 92       	push	r1
     fdc:	0f 92       	push	r0
     fde:	0f b6       	in	r0, 0x3f	; 63
     fe0:	0f 92       	push	r0
     fe2:	11 24       	eor	r1, r1
     fe4:	2f 93       	push	r18
     fe6:	3f 93       	push	r19
     fe8:	4f 93       	push	r20
     fea:	5f 93       	push	r21
     fec:	6f 93       	push	r22
     fee:	7f 93       	push	r23
     ff0:	8f 93       	push	r24
     ff2:	9f 93       	push	r25
     ff4:	af 93       	push	r26
     ff6:	bf 93       	push	r27
     ff8:	ef 93       	push	r30
     ffa:	ff 93       	push	r31
  byte tmpDat;
  byte tmpStatus;

  uart0_rx_timeout = UART0_TIMEOUT;
     ffc:	85 e0       	ldi	r24, 0x05	; 5
     ffe:	80 93 a5 02 	sts	0x02A5, r24
  tmpStatus = UART0_PROC_UCSRA;
    1002:	80 91 c0 00 	lds	r24, 0x00C0
  uart0_status |= tmpStatus;
    1006:	90 91 a4 02 	lds	r25, 0x02A4
    100a:	89 2b       	or	r24, r25
    100c:	80 93 a4 02 	sts	0x02A4, r24
  tmpDat = UART0_PROC_UDR;
    1010:	80 91 c6 00 	lds	r24, 0x00C6
  uart_receive_char(tmpDat);
    1014:	0e 94 aa 07 	call	0xf54	; 0xf54 <uart_receive_char>
}
    1018:	ff 91       	pop	r31
    101a:	ef 91       	pop	r30
    101c:	bf 91       	pop	r27
    101e:	af 91       	pop	r26
    1020:	9f 91       	pop	r25
    1022:	8f 91       	pop	r24
    1024:	7f 91       	pop	r23
    1026:	6f 91       	pop	r22
    1028:	5f 91       	pop	r21
    102a:	4f 91       	pop	r20
    102c:	3f 91       	pop	r19
    102e:	2f 91       	pop	r18
    1030:	0f 90       	pop	r0
    1032:	0f be       	out	0x3f, r0	; 63
    1034:	0f 90       	pop	r0
    1036:	1f 90       	pop	r1
    1038:	18 95       	reti

0000103a <__vector_22>:

/******************************************************/
//
/******************************************************/
ISR(UART0_PROC_TX_vect)
{
    103a:	1f 92       	push	r1
    103c:	0f 92       	push	r0
    103e:	0f b6       	in	r0, 0x3f	; 63
    1040:	0f 92       	push	r0
    1042:	11 24       	eor	r1, r1
    1044:	2f 93       	push	r18
    1046:	3f 93       	push	r19
    1048:	4f 93       	push	r20
    104a:	5f 93       	push	r21
    104c:	6f 93       	push	r22
    104e:	7f 93       	push	r23
    1050:	8f 93       	push	r24
    1052:	9f 93       	push	r25
    1054:	af 93       	push	r26
    1056:	bf 93       	push	r27
    1058:	ef 93       	push	r30
    105a:	ff 93       	push	r31
  byte tmpDat;

  // pokud tu jsme omylem rychle pry
  if (uart0_flags.txing == false) return;
    105c:	80 91 a3 02 	lds	r24, 0x02A3
    1060:	80 ff       	sbrs	r24, 0
    1062:	0e c0       	rjmp	.+28     	; 0x1080 <__vector_22+0x46>

  // is next data in buffer?
  if (uart0_buf_tx_ptr > 8) {
    1064:	80 91 aa 02 	lds	r24, 0x02AA
    1068:	89 30       	cpi	r24, 0x09	; 9
    106a:	30 f0       	brcs	.+12     	; 0x1078 <__vector_22+0x3e>
    // whole buffer was sended
    uart0_flags.txing = FALSE;
    106c:	80 91 a3 02 	lds	r24, 0x02A3
    1070:	8e 7f       	andi	r24, 0xFE	; 254
    1072:	80 93 a3 02 	sts	0x02A3, r24
    // if whole packed was send
    return;
    1076:	04 c0       	rjmp	.+8      	; 0x1080 <__vector_22+0x46>
  } else {
    // send next byte
    tmpDat = uart_send_char();
    1078:	0e 94 b6 07 	call	0xf6c	; 0xf6c <uart_send_char>
    UART0_PROC_UDR = tmpDat;
    107c:	80 93 c6 00 	sts	0x00C6, r24
  }
}
    1080:	ff 91       	pop	r31
    1082:	ef 91       	pop	r30
    1084:	bf 91       	pop	r27
    1086:	af 91       	pop	r26
    1088:	9f 91       	pop	r25
    108a:	8f 91       	pop	r24
    108c:	7f 91       	pop	r23
    108e:	6f 91       	pop	r22
    1090:	5f 91       	pop	r21
    1092:	4f 91       	pop	r20
    1094:	3f 91       	pop	r19
    1096:	2f 91       	pop	r18
    1098:	0f 90       	pop	r0
    109a:	0f be       	out	0x3f, r0	; 63
    109c:	0f 90       	pop	r0
    109e:	1f 90       	pop	r1
    10a0:	18 95       	reti

000010a2 <uart0_init>:
// Initialization
void uart0_init(void)
{
  // UART port

  UART0_PROC_UBRRL = (F_CPU / (16UL * UART0_DEFAULT_BAUD)) - 1;
    10a2:	87 e0       	ldi	r24, 0x07	; 7
    10a4:	80 93 c4 00 	sts	0x00C4, r24

  UART0_PROC_UCSRB |= BV(UART0_PROC_TXEN) | BV(UART0_PROC_RXEN); /* tx/rx enable */
    10a8:	e1 ec       	ldi	r30, 0xC1	; 193
    10aa:	f0 e0       	ldi	r31, 0x00	; 0
    10ac:	80 81       	ld	r24, Z
    10ae:	88 61       	ori	r24, 0x18	; 24
    10b0:	80 83       	st	Z, r24

  uart_interrupt_rx(true);
    10b2:	81 e0       	ldi	r24, 0x01	; 1
    10b4:	0e 94 d1 07 	call	0xfa2	; 0xfa2 <uart_interrupt_rx>
  uart_interrupt_tx(true);
    10b8:	81 e0       	ldi	r24, 0x01	; 1
    10ba:	0e 94 df 07 	call	0xfbe	; 0xfbe <uart_interrupt_tx>
  uart0_status = 0;
    10be:	10 92 a4 02 	sts	0x02A4, r1
    10c2:	08 95       	ret

000010c4 <uart0_process>:
}

//----------------------------------------------------------
// process internal logic
void uart0_process(void)
{
    10c4:	cf 92       	push	r12
    10c6:	df 92       	push	r13
    10c8:	ff 92       	push	r15
    10ca:	0f 93       	push	r16
    10cc:	1f 93       	push	r17
    10ce:	cf 93       	push	r28
    10d0:	df 93       	push	r29
  uart0_buf_rx_ptr_b = uart0_buf_rx_ptr_e;
}

inline byte uart_pac_tx_empty(void)
{
  return (uart0_buf_pac_tx_ptr_e == uart0_buf_pac_tx_ptr_b);
    10d2:	80 91 a9 02 	lds	r24, 0x02A9
  byte sum;
  byte *ptr;
  byte iptr;

  // pedv zpravy na odvysln z paketovho do linernho bufferu
  if (!uart_pac_tx_empty()) {
    10d6:	90 91 a8 02 	lds	r25, 0x02A8
    10da:	98 17       	cp	r25, r24
    10dc:	41 f1       	breq	.+80     	; 0x112e <__stack+0x2f>
    // jsou data k odeslni ?
    if ((!uart0_flags.txing)) {
    10de:	90 91 a3 02 	lds	r25, 0x02A3
    10e2:	90 fd       	sbrc	r25, 0
    10e4:	24 c0       	rjmp	.+72     	; 0x112e <__stack+0x2f>
      // nevyslme ?
      // zaneme vyslat dal zprvu
      iptr = (uart0_buf_pac_tx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
    10e6:	8f 5f       	subi	r24, 0xFF	; 255
    10e8:	48 2f       	mov	r20, r24
    10ea:	4f 71       	andi	r20, 0x1F	; 31
      ptr = (byte *) &(uart0_buf_pac_tx[iptr].b[0]);
    10ec:	84 2f       	mov	r24, r20
    10ee:	90 e0       	ldi	r25, 0x00	; 0
    10f0:	9c 01       	movw	r18, r24
    10f2:	22 0f       	add	r18, r18
    10f4:	33 1f       	adc	r19, r19
    10f6:	22 0f       	add	r18, r18
    10f8:	33 1f       	adc	r19, r19
    10fa:	22 0f       	add	r18, r18
    10fc:	33 1f       	adc	r19, r19
    10fe:	28 0f       	add	r18, r24
    1100:	39 1f       	adc	r19, r25
    1102:	23 57       	subi	r18, 0x73	; 115
    1104:	3a 4f       	sbci	r19, 0xFA	; 250
    1106:	b9 01       	movw	r22, r18
    1108:	67 5f       	subi	r22, 0xF7	; 247
    110a:	7f 4f       	sbci	r23, 0xFF	; 255
    110c:	f9 01       	movw	r30, r18
    110e:	df 01       	movw	r26, r30
    1110:	a2 1b       	sub	r26, r18
    1112:	b3 0b       	sbc	r27, r19
      for (i=0; i<9; i++) {
        uart0_buf_tx[i] = *ptr;
    1114:	81 91       	ld	r24, Z+
    1116:	ac 51       	subi	r26, 0x1C	; 28
    1118:	bc 4f       	sbci	r27, 0xFC	; 252
    111a:	8c 93       	st	X, r24
    if ((!uart0_flags.txing)) {
      // nevyslme ?
      // zaneme vyslat dal zprvu
      iptr = (uart0_buf_pac_tx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
      ptr = (byte *) &(uart0_buf_pac_tx[iptr].b[0]);
      for (i=0; i<9; i++) {
    111c:	e6 17       	cp	r30, r22
    111e:	f7 07       	cpc	r31, r23
    1120:	b1 f7       	brne	.-20     	; 0x110e <__stack+0xf>
        uart0_buf_tx[i] = *ptr;
        ptr++;
      }
      uart0_buf_pac_tx_ptr_b = iptr;
    1122:	40 93 a9 02 	sts	0x02A9, r20
      uart0_buf_tx_ptr = 0;
    1126:	10 92 aa 02 	sts	0x02AA, r1
      uart_send();
    112a:	0e 94 c1 07 	call	0xf82	; 0xf82 <uart_send>
    }
  }

  // kontroluje pijat data
  if ((!uart0_flags.data_received) && (uart_rx_size() > 8)) {
    112e:	80 91 a3 02 	lds	r24, 0x02A3
    1132:	83 fd       	sbrc	r24, 3
    1134:	56 c0       	rjmp	.+172    	; 0x11e2 <__stack+0xe3>
/******************************************************/
// Useful functions
/******************************************************/
inline byte uart_rx_size(void)
{
  return ((uart0_buf_rx_ptr_e - uart0_buf_rx_ptr_b) & UART0_BUFFER_LINEAR_SIZE_MAX);
    1136:	80 91 ab 02 	lds	r24, 0x02AB
    113a:	90 91 ac 02 	lds	r25, 0x02AC
    113e:	89 1b       	sub	r24, r25
    1140:	8f 77       	andi	r24, 0x7F	; 127
      uart_send();
    }
  }

  // kontroluje pijat data
  if ((!uart0_flags.data_received) && (uart_rx_size() > 8)) {
    1142:	89 30       	cpi	r24, 0x09	; 9
    1144:	08 f4       	brcc	.+2      	; 0x1148 <__stack+0x49>
    1146:	4d c0       	rjmp	.+154    	; 0x11e2 <__stack+0xe3>
    // mme alespo 9 byt dat a nejsou nezpracovan data?

    // zjstme adresu volnho msta v paketovm pijmacm bufferu
    iptr = (uart0_buf_pac_rx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;
    1148:	f0 90 a6 02 	lds	r15, 0x02A6
    114c:	81 e0       	ldi	r24, 0x01	; 1
    114e:	8f 0d       	add	r24, r15
    1150:	8f 71       	andi	r24, 0x1F	; 31
    1152:	f8 2e       	mov	r15, r24
    ptr = (byte *) &(uart0_buf_pac_rx[iptr].b[0]);
    1154:	08 2f       	mov	r16, r24
    1156:	10 e0       	ldi	r17, 0x00	; 0
    1158:	e8 01       	movw	r28, r16
    115a:	cc 0f       	add	r28, r28
    115c:	dd 1f       	adc	r29, r29
    115e:	cc 0f       	add	r28, r28
    1160:	dd 1f       	adc	r29, r29
    1162:	cc 0f       	add	r28, r28
    1164:	dd 1f       	adc	r29, r29
    1166:	c0 0f       	add	r28, r16
    1168:	d1 1f       	adc	r29, r17
    116a:	c3 51       	subi	r28, 0x13	; 19
    116c:	dc 4f       	sbci	r29, 0xFC	; 252
    116e:	6e 01       	movw	r12, r28
    1170:	89 e0       	ldi	r24, 0x09	; 9
    1172:	c8 0e       	add	r12, r24
    1174:	d1 1c       	adc	r13, r1
    
    // pedme do paketovho pijmacho bufferu
    for(i=0; i<9; i++) {
      *ptr = uart_get_char();
    1176:	0e 94 9e 07 	call	0xf3c	; 0xf3c <uart_get_char>
    117a:	89 93       	st	Y+, r24
    // zjstme adresu volnho msta v paketovm pijmacm bufferu
    iptr = (uart0_buf_pac_rx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;
    ptr = (byte *) &(uart0_buf_pac_rx[iptr].b[0]);
    
    // pedme do paketovho pijmacho bufferu
    for(i=0; i<9; i++) {
    117c:	cc 15       	cp	r28, r12
    117e:	dd 05       	cpc	r29, r13
    1180:	d1 f7       	brne	.-12     	; 0x1176 <__stack+0x77>
    1182:	ef 2d       	mov	r30, r15
    1184:	f0 e0       	ldi	r31, 0x00	; 0
    1186:	cf 01       	movw	r24, r30
    1188:	88 0f       	add	r24, r24
    118a:	99 1f       	adc	r25, r25
    118c:	88 0f       	add	r24, r24
    118e:	99 1f       	adc	r25, r25
    1190:	88 0f       	add	r24, r24
    1192:	99 1f       	adc	r25, r25
    1194:	e8 0f       	add	r30, r24
    1196:	f9 1f       	adc	r31, r25
    1198:	e3 51       	subi	r30, 0x13	; 19
    119a:	fc 4f       	sbci	r31, 0xFC	; 252
    119c:	90 e0       	ldi	r25, 0x00	; 0
    119e:	80 e0       	ldi	r24, 0x00	; 0
    }

    // odpovd kontroln souet?
    sum = 0;
    for(i=0; i<8; i++) {
      sum += uart0_buf_pac_rx[iptr].b[i];
    11a0:	21 91       	ld	r18, Z+
    11a2:	92 0f       	add	r25, r18
      ptr++;
    }

    // odpovd kontroln souet?
    sum = 0;
    for(i=0; i<8; i++) {
    11a4:	8f 5f       	subi	r24, 0xFF	; 255
    11a6:	88 30       	cpi	r24, 0x08	; 8
    11a8:	d9 f7       	brne	.-10     	; 0x11a0 <__stack+0xa1>
      sum += uart0_buf_pac_rx[iptr].b[i];
    }
    if (sum == uart0_buf_pac_rx[iptr].b[8]) {
    11aa:	f8 01       	movw	r30, r16
    11ac:	ee 0f       	add	r30, r30
    11ae:	ff 1f       	adc	r31, r31
    11b0:	ee 0f       	add	r30, r30
    11b2:	ff 1f       	adc	r31, r31
    11b4:	ee 0f       	add	r30, r30
    11b6:	ff 1f       	adc	r31, r31
    11b8:	0e 0f       	add	r16, r30
    11ba:	1f 1f       	adc	r17, r31
    11bc:	f8 01       	movw	r30, r16
    11be:	e3 51       	subi	r30, 0x13	; 19
    11c0:	fc 4f       	sbci	r31, 0xFC	; 252
    11c2:	80 85       	ldd	r24, Z+8	; 0x08
    11c4:	89 13       	cpse	r24, r25
    11c6:	08 c0       	rjmp	.+16     	; 0x11d8 <__stack+0xd9>
      // souet v podku
      uart0_flags.data_received = TRUE; 
    11c8:	80 91 a3 02 	lds	r24, 0x02A3
    11cc:	88 60       	ori	r24, 0x08	; 8
    11ce:	80 93 a3 02 	sts	0x02A3, r24
      uart0_buf_pac_rx_ptr_e = iptr;
    11d2:	f0 92 a6 02 	sts	0x02A6, r15
    11d6:	05 c0       	rjmp	.+10     	; 0x11e2 <__stack+0xe3>
     } else {
      uart0_flags.data_receive_error = TRUE;
    11d8:	80 91 a3 02 	lds	r24, 0x02A3
    11dc:	80 61       	ori	r24, 0x10	; 16
    11de:	80 93 a3 02 	sts	0x02A3, r24
    }
  }

}
    11e2:	df 91       	pop	r29
    11e4:	cf 91       	pop	r28
    11e6:	1f 91       	pop	r17
    11e8:	0f 91       	pop	r16
    11ea:	ff 90       	pop	r15
    11ec:	df 90       	pop	r13
    11ee:	cf 90       	pop	r12
    11f0:	08 95       	ret

000011f2 <uart0_ISR_timer>:
void uart0_ISR_timer(void)
{
  static byte uart0_rx_timeout_flag = 0;
  
  // smazn nhodn pijatch dat (RX timeout)
  if (uart0_rx_timeout > 0) {
    11f2:	80 91 a5 02 	lds	r24, 0x02A5
    11f6:	88 23       	and	r24, r24
    11f8:	41 f0       	breq	.+16     	; 0x120a <uart0_ISR_timer+0x18>
    uart0_rx_timeout--;
    11fa:	80 91 a5 02 	lds	r24, 0x02A5
    11fe:	81 50       	subi	r24, 0x01	; 1
    1200:	80 93 a5 02 	sts	0x02A5, r24
    uart0_rx_timeout_flag = false;
    1204:	10 92 a2 02 	sts	0x02A2, r1
    1208:	08 95       	ret
    } else {
    if (!uart0_rx_timeout_flag) {
    120a:	80 91 a2 02 	lds	r24, 0x02A2
    120e:	81 11       	cpse	r24, r1
    1210:	07 c0       	rjmp	.+14     	; 0x1220 <uart0_ISR_timer+0x2e>
      uart0_buf_rx_ptr_b = uart0_buf_rx_ptr_e;
    1212:	80 91 ab 02 	lds	r24, 0x02AB
    1216:	80 93 ac 02 	sts	0x02AC, r24
      uart0_rx_timeout_flag = true;
    121a:	81 e0       	ldi	r24, 0x01	; 1
    121c:	80 93 a2 02 	sts	0x02A2, r24
    1220:	08 95       	ret

00001222 <uart0_get_data_begin>:
// must be called uart0_get_data_end() at end of handling data
byte * uart0_get_data_begin(void)
{
  byte iptr;
  
  iptr = (uart0_buf_pac_rx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
    1222:	80 91 a7 02 	lds	r24, 0x02A7
    1226:	8f 5f       	subi	r24, 0xFF	; 255
    1228:	8f 71       	andi	r24, 0x1F	; 31
  return (byte *) &uart0_buf_pac_rx[iptr].b[0];
    122a:	90 e0       	ldi	r25, 0x00	; 0
    122c:	9c 01       	movw	r18, r24
    122e:	22 0f       	add	r18, r18
    1230:	33 1f       	adc	r19, r19
    1232:	22 0f       	add	r18, r18
    1234:	33 1f       	adc	r19, r19
    1236:	22 0f       	add	r18, r18
    1238:	33 1f       	adc	r19, r19
    123a:	82 0f       	add	r24, r18
    123c:	93 1f       	adc	r25, r19
}
    123e:	83 51       	subi	r24, 0x13	; 19
    1240:	9c 4f       	sbci	r25, 0xFC	; 252
    1242:	08 95       	ret

00001244 <uart0_get_data_end>:
// must be called after uart0_get_data_begin()
byte uart0_get_data_end(void)
{
  byte i;
  
  i = (uart0_buf_pac_rx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
    1244:	90 91 a7 02 	lds	r25, 0x02A7
    1248:	9f 5f       	subi	r25, 0xFF	; 255
    124a:	9f 71       	andi	r25, 0x1F	; 31
  uart0_buf_pac_rx_ptr_b = i;
    124c:	90 93 a7 02 	sts	0x02A7, r25
  return (uart0_buf_pac_rx_ptr_e == uart0_buf_pac_rx_ptr_b);
}

inline byte uart_pac_rx_size(void)
{
  return ((uart0_buf_pac_rx_ptr_e - uart0_buf_pac_rx_ptr_b) & UART0_BUFFER_PACKET_SIZE_MAX);
    1250:	80 91 a6 02 	lds	r24, 0x02A6
    1254:	89 1b       	sub	r24, r25
    1256:	8f 71       	andi	r24, 0x1F	; 31
  
  i = (uart0_buf_pac_rx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
  uart0_buf_pac_rx_ptr_b = i;
  
  i = uart_pac_rx_size();
  if (i == 0) {
    1258:	29 f4       	brne	.+10     	; 0x1264 <uart0_get_data_end+0x20>
    uart0_flags.data_received = FALSE;
    125a:	90 91 a3 02 	lds	r25, 0x02A3
    125e:	97 7f       	andi	r25, 0xF7	; 247
    1260:	90 93 a3 02 	sts	0x02A3, r25
  }
  return i;
}
    1264:	08 95       	ret

00001266 <uart0_put_data>:
{
  byte i;
  byte j;
  byte sum;
  
  j = (uart0_buf_pac_tx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;
    1266:	40 91 a8 02 	lds	r20, 0x02A8
    126a:	4f 5f       	subi	r20, 0xFF	; 255
    126c:	4f 71       	andi	r20, 0x1F	; 31
    126e:	dc 01       	movw	r26, r24
    1270:	24 2f       	mov	r18, r20
    1272:	30 e0       	ldi	r19, 0x00	; 0
    1274:	f9 01       	movw	r30, r18
    1276:	ee 0f       	add	r30, r30
    1278:	ff 1f       	adc	r31, r31
    127a:	ee 0f       	add	r30, r30
    127c:	ff 1f       	adc	r31, r31
    127e:	ee 0f       	add	r30, r30
    1280:	ff 1f       	adc	r31, r31
    1282:	e2 0f       	add	r30, r18
    1284:	f3 1f       	adc	r31, r19
    1286:	e3 57       	subi	r30, 0x73	; 115
    1288:	fa 4f       	sbci	r31, 0xFA	; 250
    128a:	2f 5f       	subi	r18, 0xFF	; 255
    128c:	3f 4f       	sbci	r19, 0xFF	; 255
    128e:	c9 01       	movw	r24, r18
    1290:	88 0f       	add	r24, r24
    1292:	99 1f       	adc	r25, r25
    1294:	88 0f       	add	r24, r24
    1296:	99 1f       	adc	r25, r25
    1298:	88 0f       	add	r24, r24
    129a:	99 1f       	adc	r25, r25
    129c:	28 0f       	add	r18, r24
    129e:	39 1f       	adc	r19, r25
    12a0:	23 57       	subi	r18, 0x73	; 115
    12a2:	3a 4f       	sbci	r19, 0xFA	; 250

  sum = 0;
  // copy data without sum
  for(i=0; i<9; i++) {
    uart0_buf_pac_tx[j].b[i] = *dataptr;
    12a4:	8d 91       	ld	r24, X+
    12a6:	81 93       	st	Z+, r24
  
  j = (uart0_buf_pac_tx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;

  sum = 0;
  // copy data without sum
  for(i=0; i<9; i++) {
    12a8:	e2 17       	cp	r30, r18
    12aa:	f3 07       	cpc	r31, r19
    12ac:	d9 f7       	brne	.-10     	; 0x12a4 <uart0_put_data+0x3e>
    dataptr++;
  }
  //use original sum
  //uart0_buf_pac_tx[j].n.sum = sum; // save calculated sum

  uart0_buf_pac_tx_ptr_e = j;
    12ae:	40 93 a8 02 	sts	0x02A8, r20
    12b2:	08 95       	ret

000012b4 <uart1_get_char>:
  return (uart1_buf_tx_ptr_e == uart1_buf_tx_ptr_b);
}
*/
inline byte uart1_rx_empty(void)
{
  return (uart1_buf_rx_ptr_e == uart1_buf_rx_ptr_b);
    12b4:	90 91 b7 02 	lds	r25, 0x02B7
    12b8:	80 91 b8 02 	lds	r24, 0x02B8
{
  // interrupt safe -> read *(b+1); b++
  byte ptr;
  byte res;
  
  if (uart1_rx_empty()) {
    12bc:	98 13       	cpse	r25, r24
    12be:	07 c0       	rjmp	.+14     	; 0x12ce <uart1_get_char+0x1a>
    // v bufferu nic nen
    uart1_flags_buferr.buf_rx_lin_under = true;
    12c0:	80 91 ad 02 	lds	r24, 0x02AD
    12c4:	88 60       	ori	r24, 0x08	; 8
    12c6:	80 93 ad 02 	sts	0x02AD, r24
    return 0; 
    12ca:	80 e0       	ldi	r24, 0x00	; 0
    12cc:	08 95       	ret
   } else {
    ptr = (uart1_buf_rx_ptr_b+1) & UART1_BUFFER_LINEAR_SIZE_MAX;
    12ce:	90 91 b8 02 	lds	r25, 0x02B8
    12d2:	9f 5f       	subi	r25, 0xFF	; 255
    12d4:	9f 71       	andi	r25, 0x1F	; 31
    res = uart1_buf_rx[ptr];
    12d6:	e9 2f       	mov	r30, r25
    12d8:	f0 e0       	ldi	r31, 0x00	; 0
    12da:	ea 52       	subi	r30, 0x2A	; 42
    12dc:	f8 4f       	sbci	r31, 0xF8	; 248
    12de:	80 81       	ld	r24, Z
    uart1_buf_rx_ptr_b = ptr;
    12e0:	90 93 b8 02 	sts	0x02B8, r25
    return res;
  }
}
    12e4:	08 95       	ret

000012e6 <uart1_receive_char>:
  return ((uart1_buf_tx_ptr_e + 1) & UART1_BUFFER_LINEAR_SIZE_MAX) == uart1_buf_tx_ptr_b);
}
*/
inline byte uart1_rx_full(void)
{
  return (((uart1_buf_rx_ptr_e + 1) & UART1_BUFFER_LINEAR_SIZE_MAX) == uart1_buf_rx_ptr_b);
    12e6:	20 91 b7 02 	lds	r18, 0x02B7
    12ea:	40 91 b8 02 	lds	r20, 0x02B8
    12ee:	30 e0       	ldi	r19, 0x00	; 0
    12f0:	2f 5f       	subi	r18, 0xFF	; 255
    12f2:	3f 4f       	sbci	r19, 0xFF	; 255
    12f4:	2f 71       	andi	r18, 0x1F	; 31
    12f6:	33 27       	eor	r19, r19
    12f8:	50 e0       	ldi	r21, 0x00	; 0
void uart1_receive_char(char dat)
{
  // interrupt safe -> write *(e+1); e++
  byte ptr;
  
  if (uart1_rx_full()) {
    12fa:	24 17       	cp	r18, r20
    12fc:	35 07       	cpc	r19, r21
    12fe:	31 f4       	brne	.+12     	; 0x130c <uart1_receive_char+0x26>
    // nen kam pjmat !
    uart1_flags_buferr.buf_rx_lin_over = true;
    1300:	80 91 ad 02 	lds	r24, 0x02AD
    1304:	84 60       	ori	r24, 0x04	; 4
    1306:	80 93 ad 02 	sts	0x02AD, r24
    130a:	08 95       	ret
   } else {
    ptr = (uart1_buf_rx_ptr_e+1) & UART1_BUFFER_LINEAR_SIZE_MAX;
    130c:	90 91 b7 02 	lds	r25, 0x02B7
    1310:	9f 5f       	subi	r25, 0xFF	; 255
    1312:	9f 71       	andi	r25, 0x1F	; 31
    uart1_buf_rx[ptr] = dat;
    1314:	e9 2f       	mov	r30, r25
    1316:	f0 e0       	ldi	r31, 0x00	; 0
    1318:	ea 52       	subi	r30, 0x2A	; 42
    131a:	f8 4f       	sbci	r31, 0xF8	; 248
    131c:	80 83       	st	Z, r24
    uart1_buf_rx_ptr_e = ptr;
    131e:	90 93 b7 02 	sts	0x02B7, r25
    1322:	08 95       	ret

00001324 <uart1_send_char>:
char uart1_send_char(void)
{
  byte ptr;
  byte res;
  
  if (uart1_buf_tx_ptr > 8) {
    1324:	80 91 b6 02 	lds	r24, 0x02B6
    1328:	89 30       	cpi	r24, 0x09	; 9
    132a:	38 f0       	brcs	.+14     	; 0x133a <uart1_send_char+0x16>
    // nen co vyslat !
    uart1_flags_buferr.buf_tx_lin_under = true;
    132c:	80 91 ad 02 	lds	r24, 0x02AD
    1330:	82 60       	ori	r24, 0x02	; 2
    1332:	80 93 ad 02 	sts	0x02AD, r24
    return 0;
    1336:	80 e0       	ldi	r24, 0x00	; 0
    1338:	08 95       	ret
   } else {
    // vrt byte k odesln
    ptr = uart1_buf_tx_ptr;
    133a:	e0 91 b6 02 	lds	r30, 0x02B6
    res = uart1_buf_tx[ptr];
    133e:	f0 e0       	ldi	r31, 0x00	; 0
    1340:	e3 55       	subi	r30, 0x53	; 83
    1342:	f9 4f       	sbci	r31, 0xF9	; 249
    1344:	80 81       	ld	r24, Z
    uart1_buf_tx_ptr++;
    1346:	90 91 b6 02 	lds	r25, 0x02B6
    134a:	9f 5f       	subi	r25, 0xFF	; 255
    134c:	90 93 b6 02 	sts	0x02B6, r25
    return res; 
  }
}
    1350:	08 95       	ret

00001352 <uart1_send>:
/******************************************************/
// start sending TX buffer
/******************************************************/
void uart1_send(void)
{
  if (uart1_flags.txing == false) {
    1352:	80 91 ae 02 	lds	r24, 0x02AE
    1356:	80 fd       	sbrc	r24, 0
    1358:	11 c0       	rjmp	.+34     	; 0x137c <uart1_send+0x2a>
    // is some data in buffer ?
    uart1_flags.txing = true;
    135a:	80 91 ae 02 	lds	r24, 0x02AE
    135e:	81 60       	ori	r24, 0x01	; 1
    1360:	80 93 ae 02 	sts	0x02AE, r24
    UART1_PROC_UCSRB &= ~BV(UART1_PROC_RXEN);
    1364:	e9 ec       	ldi	r30, 0xC9	; 201
    1366:	f0 e0       	ldi	r31, 0x00	; 0
    1368:	80 81       	ld	r24, Z
    136a:	8f 7e       	andi	r24, 0xEF	; 239
    136c:	80 83       	st	Z, r24
    UART1_TX_ENA;  // tx mode
    136e:	5c 9a       	sbi	0x0b, 4	; 11
    uart1_buf_tx_ptr = 0; // send first byte from buffer
    1370:	10 92 b6 02 	sts	0x02B6, r1
    UART1_PROC_UDR = uart1_send_char();
    1374:	0e 94 92 09 	call	0x1324	; 0x1324 <uart1_send_char>
    1378:	80 93 ce 00 	sts	0x00CE, r24
    137c:	08 95       	ret

0000137e <uart1_interrupt_rx>:
/******************************************************/
// Enable/disable interrupts
/******************************************************/
void uart1_interrupt_rx(byte enable)
{
  if (enable)
    137e:	88 23       	and	r24, r24
    1380:	31 f0       	breq	.+12     	; 0x138e <uart1_interrupt_rx+0x10>
    UART1_PROC_UCSRB |= BV(UART1_PROC_RXCIE);
    1382:	e9 ec       	ldi	r30, 0xC9	; 201
    1384:	f0 e0       	ldi	r31, 0x00	; 0
    1386:	80 81       	ld	r24, Z
    1388:	80 68       	ori	r24, 0x80	; 128
    138a:	80 83       	st	Z, r24
    138c:	08 95       	ret
   else
    UART1_PROC_UCSRB &= ~BV(UART1_PROC_RXCIE);
    138e:	e9 ec       	ldi	r30, 0xC9	; 201
    1390:	f0 e0       	ldi	r31, 0x00	; 0
    1392:	80 81       	ld	r24, Z
    1394:	8f 77       	andi	r24, 0x7F	; 127
    1396:	80 83       	st	Z, r24
    1398:	08 95       	ret

0000139a <uart1_interrupt_tx>:
}

void uart1_interrupt_tx(byte enable)
{
  if (enable)
    139a:	88 23       	and	r24, r24
    139c:	31 f0       	breq	.+12     	; 0x13aa <uart1_interrupt_tx+0x10>
    UART1_PROC_UCSRB |= BV(UART1_PROC_TXCIE);
    139e:	e9 ec       	ldi	r30, 0xC9	; 201
    13a0:	f0 e0       	ldi	r31, 0x00	; 0
    13a2:	80 81       	ld	r24, Z
    13a4:	80 64       	ori	r24, 0x40	; 64
    13a6:	80 83       	st	Z, r24
    13a8:	08 95       	ret
   else
    UART1_PROC_UCSRB &= ~BV(UART1_PROC_TXCIE);
    13aa:	e9 ec       	ldi	r30, 0xC9	; 201
    13ac:	f0 e0       	ldi	r31, 0x00	; 0
    13ae:	80 81       	ld	r24, Z
    13b0:	8f 7b       	andi	r24, 0xBF	; 191
    13b2:	80 83       	st	Z, r24
    13b4:	08 95       	ret

000013b6 <__vector_28>:

/******************************************************/
//
/******************************************************/
ISR(UART1_PROC_RX_vect)
{
    13b6:	1f 92       	push	r1
    13b8:	0f 92       	push	r0
    13ba:	0f b6       	in	r0, 0x3f	; 63
    13bc:	0f 92       	push	r0
    13be:	11 24       	eor	r1, r1
    13c0:	2f 93       	push	r18
    13c2:	3f 93       	push	r19
    13c4:	4f 93       	push	r20
    13c6:	5f 93       	push	r21
    13c8:	6f 93       	push	r22
    13ca:	7f 93       	push	r23
    13cc:	8f 93       	push	r24
    13ce:	9f 93       	push	r25
    13d0:	af 93       	push	r26
    13d2:	bf 93       	push	r27
    13d4:	ef 93       	push	r30
    13d6:	ff 93       	push	r31
  byte tmpDat;
  byte tmpStatus;

  uart1_rx_timeout = UART1_TIMEOUT;
    13d8:	85 e0       	ldi	r24, 0x05	; 5
    13da:	80 93 b1 02 	sts	0x02B1, r24
  tmpStatus = UART1_PROC_UCSRA;
    13de:	80 91 c8 00 	lds	r24, 0x00C8
  uart1_status |= tmpStatus;
    13e2:	90 91 af 02 	lds	r25, 0x02AF
    13e6:	89 2b       	or	r24, r25
    13e8:	80 93 af 02 	sts	0x02AF, r24
  tmpDat = UART1_PROC_UDR;
    13ec:	80 91 ce 00 	lds	r24, 0x00CE
  uart1_receive_char(tmpDat);
    13f0:	0e 94 73 09 	call	0x12e6	; 0x12e6 <uart1_receive_char>
}
    13f4:	ff 91       	pop	r31
    13f6:	ef 91       	pop	r30
    13f8:	bf 91       	pop	r27
    13fa:	af 91       	pop	r26
    13fc:	9f 91       	pop	r25
    13fe:	8f 91       	pop	r24
    1400:	7f 91       	pop	r23
    1402:	6f 91       	pop	r22
    1404:	5f 91       	pop	r21
    1406:	4f 91       	pop	r20
    1408:	3f 91       	pop	r19
    140a:	2f 91       	pop	r18
    140c:	0f 90       	pop	r0
    140e:	0f be       	out	0x3f, r0	; 63
    1410:	0f 90       	pop	r0
    1412:	1f 90       	pop	r1
    1414:	18 95       	reti

00001416 <__vector_30>:

/******************************************************/
//
/******************************************************/
ISR(UART1_PROC_TX_vect)
{
    1416:	1f 92       	push	r1
    1418:	0f 92       	push	r0
    141a:	0f b6       	in	r0, 0x3f	; 63
    141c:	0f 92       	push	r0
    141e:	11 24       	eor	r1, r1
    1420:	2f 93       	push	r18
    1422:	3f 93       	push	r19
    1424:	4f 93       	push	r20
    1426:	5f 93       	push	r21
    1428:	6f 93       	push	r22
    142a:	7f 93       	push	r23
    142c:	8f 93       	push	r24
    142e:	9f 93       	push	r25
    1430:	af 93       	push	r26
    1432:	bf 93       	push	r27
    1434:	ef 93       	push	r30
    1436:	ff 93       	push	r31
  byte tmpDat;

  // ???
  if (uart1_flags.txing == false) return;
    1438:	80 91 ae 02 	lds	r24, 0x02AE
    143c:	80 ff       	sbrs	r24, 0
    143e:	1c c0       	rjmp	.+56     	; 0x1478 <__vector_30+0x62>

  // is next data in buffer?
  if (uart1_buf_tx_ptr > 8) {
    1440:	80 91 b6 02 	lds	r24, 0x02B6
    1444:	89 30       	cpi	r24, 0x09	; 9
    1446:	a0 f0       	brcs	.+40     	; 0x1470 <__vector_30+0x5a>
    // whole buffer was sended
    uart1_flags.txing = FALSE;
    1448:	80 91 ae 02 	lds	r24, 0x02AE
    144c:	8e 7f       	andi	r24, 0xFE	; 254
    144e:	80 93 ae 02 	sts	0x02AE, r24
    // if whole packed was send, wait for response
    uart1_tx_timeout = UART1_TX_TIMEOUT;
    1452:	82 e3       	ldi	r24, 0x32	; 50
    1454:	80 93 b0 02 	sts	0x02B0, r24
    uart1_flags.wait_tx = TRUE;
    1458:	80 91 ae 02 	lds	r24, 0x02AE
    145c:	84 60       	ori	r24, 0x04	; 4
    145e:	80 93 ae 02 	sts	0x02AE, r24
    UART1_TX_DIS;   // rx mode
    1462:	5c 98       	cbi	0x0b, 4	; 11
    UART1_PROC_UCSRB |= BV(UART1_PROC_RXEN);
    1464:	e9 ec       	ldi	r30, 0xC9	; 201
    1466:	f0 e0       	ldi	r31, 0x00	; 0
    1468:	80 81       	ld	r24, Z
    146a:	80 61       	ori	r24, 0x10	; 16
    146c:	80 83       	st	Z, r24
    return;
    146e:	04 c0       	rjmp	.+8      	; 0x1478 <__vector_30+0x62>
  }

  // send next byte
  tmpDat = uart1_send_char();
    1470:	0e 94 92 09 	call	0x1324	; 0x1324 <uart1_send_char>
  UART1_PROC_UDR = tmpDat;
    1474:	80 93 ce 00 	sts	0x00CE, r24
}
    1478:	ff 91       	pop	r31
    147a:	ef 91       	pop	r30
    147c:	bf 91       	pop	r27
    147e:	af 91       	pop	r26
    1480:	9f 91       	pop	r25
    1482:	8f 91       	pop	r24
    1484:	7f 91       	pop	r23
    1486:	6f 91       	pop	r22
    1488:	5f 91       	pop	r21
    148a:	4f 91       	pop	r20
    148c:	3f 91       	pop	r19
    148e:	2f 91       	pop	r18
    1490:	0f 90       	pop	r0
    1492:	0f be       	out	0x3f, r0	; 63
    1494:	0f 90       	pop	r0
    1496:	1f 90       	pop	r1
    1498:	18 95       	reti

0000149a <uart1_init>:
{
  // UART port
  //UART1_TX_DIR;
  //DDRD |= BV(PD3);

  UART1_PROC_UBRRL = (F_CPU / (16UL * UART1_DEFAULT_BAUD)) - 1;
    149a:	87 e1       	ldi	r24, 0x17	; 23
    149c:	80 93 cc 00 	sts	0x00CC, r24

  UART1_PROC_UCSRB |= BV(UART1_PROC_TXEN) | BV(UART1_PROC_RXEN); /* tx/rx enable */
    14a0:	e9 ec       	ldi	r30, 0xC9	; 201
    14a2:	f0 e0       	ldi	r31, 0x00	; 0
    14a4:	80 81       	ld	r24, Z
    14a6:	88 61       	ori	r24, 0x18	; 24
    14a8:	80 83       	st	Z, r24

  uart1_interrupt_rx(true);
    14aa:	81 e0       	ldi	r24, 0x01	; 1
    14ac:	0e 94 bf 09 	call	0x137e	; 0x137e <uart1_interrupt_rx>
  uart1_interrupt_tx(true);
    14b0:	81 e0       	ldi	r24, 0x01	; 1
    14b2:	0e 94 cd 09 	call	0x139a	; 0x139a <uart1_interrupt_tx>
  uart1_status = 0;
    14b6:	10 92 af 02 	sts	0x02AF, r1
    14ba:	08 95       	ret

000014bc <uart1_process>:
}

//----------------------------------------------------------
// process internal logic
void uart1_process(void)
{
    14bc:	bf 92       	push	r11
    14be:	cf 92       	push	r12
    14c0:	df 92       	push	r13
    14c2:	ef 92       	push	r14
    14c4:	ff 92       	push	r15
    14c6:	0f 93       	push	r16
    14c8:	1f 93       	push	r17
    14ca:	cf 93       	push	r28
    14cc:	df 93       	push	r29
  uart1_buf_rx_ptr_b = uart1_buf_rx_ptr_e;
}

inline byte uart1_pac_tx_empty(void)
{
  return (uart1_buf_pac_tx_ptr_e == uart1_buf_pac_tx_ptr_b);
    14ce:	80 91 b5 02 	lds	r24, 0x02B5
  byte sum;
  byte *ptr;
  byte iptr;

  // pedv zpravy na odvysln z paketovho do linernho bufferu
  if (!uart1_pac_tx_empty()) {
    14d2:	90 91 b4 02 	lds	r25, 0x02B4
    14d6:	98 17       	cp	r25, r24
    14d8:	59 f1       	breq	.+86     	; 0x1530 <uart1_process+0x74>
    // jsou data k odeslni ?
    if ((!uart1_flags.txing) && (!uart1_flags.wait_tx)) {
    14da:	90 91 ae 02 	lds	r25, 0x02AE
    14de:	90 fd       	sbrc	r25, 0
    14e0:	27 c0       	rjmp	.+78     	; 0x1530 <uart1_process+0x74>
    14e2:	90 91 ae 02 	lds	r25, 0x02AE
    14e6:	92 fd       	sbrc	r25, 2
    14e8:	23 c0       	rjmp	.+70     	; 0x1530 <uart1_process+0x74>
      // nevyslme ani neekme na odpove ?
      // zaneme vyslat dal zprvu
      i = (uart1_buf_pac_tx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
    14ea:	8f 5f       	subi	r24, 0xFF	; 255
    14ec:	8f 70       	andi	r24, 0x0F	; 15
      ptr = (byte *) &(uart1_buf_pac_tx[i]);
    14ee:	28 2f       	mov	r18, r24
    14f0:	30 e0       	ldi	r19, 0x00	; 0
    14f2:	a9 01       	movw	r20, r18
    14f4:	44 0f       	add	r20, r20
    14f6:	55 1f       	adc	r21, r21
    14f8:	44 0f       	add	r20, r20
    14fa:	55 1f       	adc	r21, r21
    14fc:	44 0f       	add	r20, r20
    14fe:	55 1f       	adc	r21, r21
    1500:	24 0f       	add	r18, r20
    1502:	35 1f       	adc	r19, r21
    1504:	2a 54       	subi	r18, 0x4A	; 74
    1506:	39 4f       	sbci	r19, 0xF9	; 249
      uart1_buf_pac_tx_ptr_b = i;
    1508:	80 93 b5 02 	sts	0x02B5, r24
    150c:	a9 01       	movw	r20, r18
    150e:	47 5f       	subi	r20, 0xF7	; 247
    1510:	5f 4f       	sbci	r21, 0xFF	; 255
    // jsou data k odeslni ?
    if ((!uart1_flags.txing) && (!uart1_flags.wait_tx)) {
      // nevyslme ani neekme na odpove ?
      // zaneme vyslat dal zprvu
      i = (uart1_buf_pac_tx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
      ptr = (byte *) &(uart1_buf_pac_tx[i]);
    1512:	f9 01       	movw	r30, r18
    1514:	df 01       	movw	r26, r30
    1516:	a2 1b       	sub	r26, r18
    1518:	b3 0b       	sbc	r27, r19
      uart1_buf_pac_tx_ptr_b = i;
      for (i=0; i<9; i++) {
        uart1_buf_tx[i] = *ptr;
    151a:	81 91       	ld	r24, Z+
    151c:	a3 55       	subi	r26, 0x53	; 83
    151e:	b9 4f       	sbci	r27, 0xF9	; 249
    1520:	8c 93       	st	X, r24
      // nevyslme ani neekme na odpove ?
      // zaneme vyslat dal zprvu
      i = (uart1_buf_pac_tx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
      ptr = (byte *) &(uart1_buf_pac_tx[i]);
      uart1_buf_pac_tx_ptr_b = i;
      for (i=0; i<9; i++) {
    1522:	e4 17       	cp	r30, r20
    1524:	f5 07       	cpc	r31, r21
    1526:	b1 f7       	brne	.-20     	; 0x1514 <uart1_process+0x58>
        uart1_buf_tx[i] = *ptr;
        ptr++;
      }
      uart1_buf_tx_ptr = 0;
    1528:	10 92 b6 02 	sts	0x02B6, r1
      uart1_send();
    152c:	0e 94 a9 09 	call	0x1352	; 0x1352 <uart1_send>
    }
  }

  // kontroluje pijat data
  if ((!uart1_flags.data_received) && (uart1_rx_size() > 8)) {
    1530:	80 91 ae 02 	lds	r24, 0x02AE
    1534:	83 fd       	sbrc	r24, 3
    1536:	68 c0       	rjmp	.+208    	; 0x1608 <uart1_process+0x14c>
/******************************************************/
// Useful functions
/******************************************************/
inline byte uart1_rx_size(void)
{
  return ((uart1_buf_rx_ptr_e - uart1_buf_rx_ptr_b) & UART1_BUFFER_LINEAR_SIZE_MAX);
    1538:	80 91 b7 02 	lds	r24, 0x02B7
    153c:	90 91 b8 02 	lds	r25, 0x02B8
    1540:	89 1b       	sub	r24, r25
    1542:	8f 71       	andi	r24, 0x1F	; 31
      uart1_send();
    }
  }

  // kontroluje pijat data
  if ((!uart1_flags.data_received) && (uart1_rx_size() > 8)) {
    1544:	89 30       	cpi	r24, 0x09	; 9
    1546:	08 f4       	brcc	.+2      	; 0x154a <uart1_process+0x8e>
    1548:	5f c0       	rjmp	.+190    	; 0x1608 <uart1_process+0x14c>
    // mme alespo 9 byt dat a nejsou nezpracovan data?

    // pedme do paketovho pijmacho bufferu
    iptr = (uart1_buf_pac_rx_ptr_e + 1) & UART1_BUFFER_PACKET_SIZE_MAX;
    154a:	b0 90 b2 02 	lds	r11, 0x02B2
    154e:	81 e0       	ldi	r24, 0x01	; 1
    1550:	8b 0d       	add	r24, r11
    1552:	8f 70       	andi	r24, 0x0F	; 15
    1554:	b8 2e       	mov	r11, r24
    1556:	e8 2e       	mov	r14, r24
    1558:	f1 2c       	mov	r15, r1
    155a:	e7 01       	movw	r28, r14
    155c:	cc 0f       	add	r28, r28
    155e:	dd 1f       	adc	r29, r29
    1560:	cc 0f       	add	r28, r28
    1562:	dd 1f       	adc	r29, r29
    1564:	cc 0f       	add	r28, r28
    1566:	dd 1f       	adc	r29, r29
    1568:	ce 0d       	add	r28, r14
    156a:	df 1d       	adc	r29, r15
    156c:	ca 5b       	subi	r28, 0xBA	; 186
    156e:	d8 4f       	sbci	r29, 0xF8	; 248
    1570:	2f ef       	ldi	r18, 0xFF	; 255
    1572:	e2 1a       	sub	r14, r18
    1574:	f2 0a       	sbc	r15, r18
    1576:	c7 01       	movw	r24, r14
    1578:	88 0f       	add	r24, r24
    157a:	99 1f       	adc	r25, r25
    157c:	88 0f       	add	r24, r24
    157e:	99 1f       	adc	r25, r25
    1580:	88 0f       	add	r24, r24
    1582:	99 1f       	adc	r25, r25
    1584:	8e 0d       	add	r24, r14
    1586:	9f 1d       	adc	r25, r15
    1588:	9c 01       	movw	r18, r24
    158a:	2a 5b       	subi	r18, 0xBA	; 186
    158c:	38 4f       	sbci	r19, 0xF8	; 248
    158e:	79 01       	movw	r14, r18
    for(i=0; i<9; i++) {
      uart1_buf_pac_rx[iptr].b[i] = uart1_get_char();
    1590:	cb 2c       	mov	r12, r11
    1592:	d1 2c       	mov	r13, r1
    1594:	86 01       	movw	r16, r12
    1596:	0e 94 5a 09 	call	0x12b4	; 0x12b4 <uart1_get_char>
    159a:	89 93       	st	Y+, r24
  if ((!uart1_flags.data_received) && (uart1_rx_size() > 8)) {
    // mme alespo 9 byt dat a nejsou nezpracovan data?

    // pedme do paketovho pijmacho bufferu
    iptr = (uart1_buf_pac_rx_ptr_e + 1) & UART1_BUFFER_PACKET_SIZE_MAX;
    for(i=0; i<9; i++) {
    159c:	ce 15       	cp	r28, r14
    159e:	df 05       	cpc	r29, r15
    15a0:	c9 f7       	brne	.-14     	; 0x1594 <uart1_process+0xd8>
      uart1_buf_pac_rx[iptr].b[i] = uart1_get_char();
    }
    uart1_buf_pac_rx_ptr_e = iptr;
    15a2:	b0 92 b2 02 	sts	0x02B2, r11
    15a6:	f6 01       	movw	r30, r12
    15a8:	ee 0f       	add	r30, r30
    15aa:	ff 1f       	adc	r31, r31
    15ac:	ee 0f       	add	r30, r30
    15ae:	ff 1f       	adc	r31, r31
    15b0:	ee 0f       	add	r30, r30
    15b2:	ff 1f       	adc	r31, r31
    15b4:	ec 0d       	add	r30, r12
    15b6:	fd 1d       	adc	r31, r13
    15b8:	ea 5b       	subi	r30, 0xBA	; 186
    15ba:	f8 4f       	sbci	r31, 0xF8	; 248

    // odpovd kontroln souet?
    sum = 0;
    15bc:	90 e0       	ldi	r25, 0x00	; 0
    for(i=0; i<8; i++) {
    15be:	80 e0       	ldi	r24, 0x00	; 0
      sum += uart1_buf_pac_rx[iptr].b[i];
    15c0:	21 91       	ld	r18, Z+
    15c2:	92 0f       	add	r25, r18
    }
    uart1_buf_pac_rx_ptr_e = iptr;

    // odpovd kontroln souet?
    sum = 0;
    for(i=0; i<8; i++) {
    15c4:	8f 5f       	subi	r24, 0xFF	; 255
    15c6:	88 30       	cpi	r24, 0x08	; 8
    15c8:	d9 f7       	brne	.-10     	; 0x15c0 <uart1_process+0x104>
      sum += uart1_buf_pac_rx[iptr].b[i];
    }
    if (sum == uart1_buf_pac_rx[iptr].b[8]) {
    15ca:	f8 01       	movw	r30, r16
    15cc:	ee 0f       	add	r30, r30
    15ce:	ff 1f       	adc	r31, r31
    15d0:	ee 0f       	add	r30, r30
    15d2:	ff 1f       	adc	r31, r31
    15d4:	ee 0f       	add	r30, r30
    15d6:	ff 1f       	adc	r31, r31
    15d8:	0e 0f       	add	r16, r30
    15da:	1f 1f       	adc	r17, r31
    15dc:	f8 01       	movw	r30, r16
    15de:	ea 5b       	subi	r30, 0xBA	; 186
    15e0:	f8 4f       	sbci	r31, 0xF8	; 248
    15e2:	80 85       	ldd	r24, Z+8	; 0x08
    15e4:	89 13       	cpse	r24, r25
    15e6:	0b c0       	rjmp	.+22     	; 0x15fe <uart1_process+0x142>
      // souet v podku
      uart1_flags.data_received = TRUE;
    15e8:	80 91 ae 02 	lds	r24, 0x02AE
    15ec:	88 60       	ori	r24, 0x08	; 8
    15ee:	80 93 ae 02 	sts	0x02AE, r24
      uart1_flags.wait_tx = FALSE; // odpove pila
    15f2:	80 91 ae 02 	lds	r24, 0x02AE
    15f6:	8b 7f       	andi	r24, 0xFB	; 251
    15f8:	80 93 ae 02 	sts	0x02AE, r24
    15fc:	05 c0       	rjmp	.+10     	; 0x1608 <uart1_process+0x14c>
      uart1_buf_pac_rx_ptr_e = iptr;
     } else {
      uart1_flags.data_receive_error = TRUE;
    15fe:	80 91 ae 02 	lds	r24, 0x02AE
    1602:	80 61       	ori	r24, 0x10	; 16
    1604:	80 93 ae 02 	sts	0x02AE, r24
    uart1_flags.data_received = TRUE;
    uart1_flags.wait_tx = FALSE; // odpove pila
    */
  }

}
    1608:	df 91       	pop	r29
    160a:	cf 91       	pop	r28
    160c:	1f 91       	pop	r17
    160e:	0f 91       	pop	r16
    1610:	ff 90       	pop	r15
    1612:	ef 90       	pop	r14
    1614:	df 90       	pop	r13
    1616:	cf 90       	pop	r12
    1618:	bf 90       	pop	r11
    161a:	08 95       	ret

0000161c <uart1_ISR_timer>:
//----------------------------------------------------------
// timer function
void uart1_ISR_timer(void)
{
  // pauza za odeslanmi daty (nepila odpov)
  if (uart1_flags.wait_tx) {
    161c:	80 91 ae 02 	lds	r24, 0x02AE
    1620:	82 ff       	sbrs	r24, 2
    1622:	0e c0       	rjmp	.+28     	; 0x1640 <uart1_ISR_timer+0x24>
    uart1_tx_timeout--;
    1624:	80 91 b0 02 	lds	r24, 0x02B0
    1628:	81 50       	subi	r24, 0x01	; 1
    162a:	80 93 b0 02 	sts	0x02B0, r24
    if (uart1_tx_timeout == 0) {
    162e:	80 91 b0 02 	lds	r24, 0x02B0
    1632:	81 11       	cpse	r24, r1
    1634:	05 c0       	rjmp	.+10     	; 0x1640 <uart1_ISR_timer+0x24>
      uart1_flags.wait_tx = FALSE;
    1636:	80 91 ae 02 	lds	r24, 0x02AE
    163a:	8b 7f       	andi	r24, 0xFB	; 251
    163c:	80 93 ae 02 	sts	0x02AE, r24
    }
  }

  // smazn nhodn pijatch dat
  if (uart1_rx_timeout > 0) {
    1640:	80 91 b1 02 	lds	r24, 0x02B1
    1644:	88 23       	and	r24, r24
    1646:	31 f0       	breq	.+12     	; 0x1654 <uart1_ISR_timer+0x38>
    uart1_rx_timeout--;
    1648:	80 91 b1 02 	lds	r24, 0x02B1
    164c:	81 50       	subi	r24, 0x01	; 1
    164e:	80 93 b1 02 	sts	0x02B1, r24
    1652:	08 95       	ret
    } else {
    uart1_buf_rx_ptr_b = uart1_buf_rx_ptr_e;
    1654:	80 91 b7 02 	lds	r24, 0x02B7
    1658:	80 93 b8 02 	sts	0x02B8, r24
    165c:	08 95       	ret

0000165e <uart1_get_data_begin>:
  return (uart1_buf_pac_tx_ptr_e == uart1_buf_pac_tx_ptr_b);
}

inline byte uart1_pac_rx_empty(void)
{
  return (uart1_buf_pac_rx_ptr_e == uart1_buf_pac_rx_ptr_b);
    165e:	80 91 b3 02 	lds	r24, 0x02B3
// must be called uart0_get_data_end() at end of handling data
byte * uart1_get_data_begin(void)
{
  byte iptr;
  
  if (uart1_pac_rx_empty()) {
    1662:	90 91 b2 02 	lds	r25, 0x02B2
    1666:	98 13       	cpse	r25, r24
    1668:	08 c0       	rjmp	.+16     	; 0x167a <uart1_get_data_begin+0x1c>
    // nen co pedat !
    uart1_flags_buferr.buf_rx_pac_under = true;
    166a:	80 91 ad 02 	lds	r24, 0x02AD
    166e:	80 68       	ori	r24, 0x80	; 128
    1670:	80 93 ad 02 	sts	0x02AD, r24
    return 0;
    1674:	80 e0       	ldi	r24, 0x00	; 0
    1676:	90 e0       	ldi	r25, 0x00	; 0
    1678:	08 95       	ret
   } else {
    iptr = (uart1_buf_pac_rx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
    167a:	8f 5f       	subi	r24, 0xFF	; 255
    167c:	8f 70       	andi	r24, 0x0F	; 15
    return (byte *) &uart1_buf_pac_rx[iptr].b[0];
    167e:	90 e0       	ldi	r25, 0x00	; 0
    1680:	9c 01       	movw	r18, r24
    1682:	22 0f       	add	r18, r18
    1684:	33 1f       	adc	r19, r19
    1686:	22 0f       	add	r18, r18
    1688:	33 1f       	adc	r19, r19
    168a:	22 0f       	add	r18, r18
    168c:	33 1f       	adc	r19, r19
    168e:	82 0f       	add	r24, r18
    1690:	93 1f       	adc	r25, r19
    1692:	8a 5b       	subi	r24, 0xBA	; 186
    1694:	98 4f       	sbci	r25, 0xF8	; 248
  }
}
    1696:	08 95       	ret

00001698 <uart1_get_data_end>:
// must be called after uart0_get_data_begin()
byte uart1_get_data_end(void)
{
  byte i;
  
  i = (uart1_buf_pac_rx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
    1698:	90 91 b3 02 	lds	r25, 0x02B3
    169c:	9f 5f       	subi	r25, 0xFF	; 255
    169e:	9f 70       	andi	r25, 0x0F	; 15
  uart1_buf_pac_rx_ptr_b = i;
    16a0:	90 93 b3 02 	sts	0x02B3, r25
  return (uart1_buf_pac_tx_ptr_e - uart1_buf_pac_tx_ptr_b) & UART1_BUFFER_PACKET_SIZE_MAX;
}

inline byte uart1_pac_rx_size(void)
{
  return (uart1_buf_pac_rx_ptr_e - uart1_buf_pac_rx_ptr_b) & UART1_BUFFER_PACKET_SIZE_MAX;
    16a4:	80 91 b2 02 	lds	r24, 0x02B2
    16a8:	89 1b       	sub	r24, r25
    16aa:	8f 70       	andi	r24, 0x0F	; 15
  
  i = (uart1_buf_pac_rx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
  uart1_buf_pac_rx_ptr_b = i;
  
  i = uart1_pac_rx_size();
  if (i == 0) {
    16ac:	29 f4       	brne	.+10     	; 0x16b8 <uart1_get_data_end+0x20>
    uart1_flags.data_received = FALSE;
    16ae:	90 91 ae 02 	lds	r25, 0x02AE
    16b2:	97 7f       	andi	r25, 0xF7	; 247
    16b4:	90 93 ae 02 	sts	0x02AE, r25
  }
  return i;
}
    16b8:	08 95       	ret

000016ba <uart1_put_data>:

//----------------------------------------------------------
// send packet pointed by dataptr
void uart1_put_data(byte * dataptr)
{
    16ba:	cf 93       	push	r28
    16bc:	df 93       	push	r29
    16be:	fc 01       	movw	r30, r24
  return (uart1_buf_pac_rx_ptr_e - uart1_buf_pac_rx_ptr_b) & UART1_BUFFER_PACKET_SIZE_MAX;
}

inline byte uart1_pac_tx_full(void)
{
  return (((uart1_buf_pac_tx_ptr_e + 1) & UART1_BUFFER_PACKET_SIZE_MAX) ==  uart1_buf_pac_tx_ptr_b);
    16c0:	40 91 b4 02 	lds	r20, 0x02B4
    16c4:	84 2f       	mov	r24, r20
    16c6:	90 e0       	ldi	r25, 0x00	; 0
    16c8:	01 96       	adiw	r24, 0x01	; 1
    16ca:	8f 70       	andi	r24, 0x0F	; 15
    16cc:	99 27       	eor	r25, r25
    16ce:	20 91 b5 02 	lds	r18, 0x02B5
    16d2:	30 e0       	ldi	r19, 0x00	; 0
{
  byte i;
  byte j;
  byte sum;
  
  if (uart1_pac_tx_full()) {
    16d4:	82 17       	cp	r24, r18
    16d6:	93 07       	cpc	r25, r19
    16d8:	31 f4       	brne	.+12     	; 0x16e6 <uart1_put_data+0x2c>
    // nen kam zapsat !
    uart1_flags_buferr.buf_tx_pac_over = true;
    16da:	80 91 ad 02 	lds	r24, 0x02AD
    16de:	80 61       	ori	r24, 0x10	; 16
    16e0:	80 93 ad 02 	sts	0x02AD, r24
    return;
    16e4:	2b c0       	rjmp	.+86     	; 0x173c <uart1_put_data+0x82>
  }
  
  j = (uart1_buf_pac_tx_ptr_e+1) & UART1_BUFFER_PACKET_SIZE_MAX;
    16e6:	4f 5f       	subi	r20, 0xFF	; 255
    16e8:	4f 70       	andi	r20, 0x0F	; 15
    16ea:	84 2f       	mov	r24, r20
    16ec:	90 e0       	ldi	r25, 0x00	; 0
    16ee:	dc 01       	movw	r26, r24
    16f0:	aa 0f       	add	r26, r26
    16f2:	bb 1f       	adc	r27, r27
    16f4:	aa 0f       	add	r26, r26
    16f6:	bb 1f       	adc	r27, r27
    16f8:	aa 0f       	add	r26, r26
    16fa:	bb 1f       	adc	r27, r27
    16fc:	a8 0f       	add	r26, r24
    16fe:	b9 1f       	adc	r27, r25
    1700:	aa 54       	subi	r26, 0x4A	; 74
    1702:	b9 4f       	sbci	r27, 0xF9	; 249
    1704:	ef 01       	movw	r28, r30
    1706:	28 96       	adiw	r28, 0x08	; 8

  sum = 0;
    1708:	80 e0       	ldi	r24, 0x00	; 0
  // copy data without sum
  for(i=0; i<8; i++) {
    uart1_buf_pac_tx[j].b[i] = *dataptr;
    170a:	64 2f       	mov	r22, r20
    170c:	70 e0       	ldi	r23, 0x00	; 0
    170e:	9b 01       	movw	r18, r22
    1710:	90 81       	ld	r25, Z
    1712:	9d 93       	st	X+, r25
    sum += *dataptr;
    1714:	91 91       	ld	r25, Z+
    1716:	89 0f       	add	r24, r25
  
  j = (uart1_buf_pac_tx_ptr_e+1) & UART1_BUFFER_PACKET_SIZE_MAX;

  sum = 0;
  // copy data without sum
  for(i=0; i<8; i++) {
    1718:	ec 17       	cp	r30, r28
    171a:	fd 07       	cpc	r31, r29
    171c:	c1 f7       	brne	.-16     	; 0x170e <uart1_put_data+0x54>
    uart1_buf_pac_tx[j].b[i] = *dataptr;
    sum += *dataptr;
    dataptr++;
  }
  uart1_buf_pac_tx[j].n.sum = sum; // save calculated sum
    171e:	fb 01       	movw	r30, r22
    1720:	ee 0f       	add	r30, r30
    1722:	ff 1f       	adc	r31, r31
    1724:	ee 0f       	add	r30, r30
    1726:	ff 1f       	adc	r31, r31
    1728:	ee 0f       	add	r30, r30
    172a:	ff 1f       	adc	r31, r31
    172c:	2e 0f       	add	r18, r30
    172e:	3f 1f       	adc	r19, r31
    1730:	f9 01       	movw	r30, r18
    1732:	ea 54       	subi	r30, 0x4A	; 74
    1734:	f9 4f       	sbci	r31, 0xF9	; 249
    1736:	80 87       	std	Z+8, r24	; 0x08

  uart1_buf_pac_tx_ptr_e = j;
    1738:	40 93 b4 02 	sts	0x02B4, r20
}
    173c:	df 91       	pop	r29
    173e:	cf 91       	pop	r28
    1740:	08 95       	ret

00001742 <uart1_set_baud>:
//----------------------------------------------------------
// Set from default baud rates
void uart1_set_baud(byte baud)
{
  // UART port
  switch (baud) {
    1742:	90 e0       	ldi	r25, 0x00	; 0
    1744:	8b 30       	cpi	r24, 0x0B	; 11
    1746:	91 05       	cpc	r25, r1
    1748:	80 f5       	brcc	.+96     	; 0x17aa <uart1_set_baud+0x68>
    174a:	fc 01       	movw	r30, r24
    174c:	e9 5c       	subi	r30, 0xC9	; 201
    174e:	fe 4f       	sbci	r31, 0xFE	; 254
    1750:	0c 94 54 0c 	jmp	0x18a8	; 0x18a8 <__tablejump2__>
    case 0:  
      MACRO_BAUDRATE(9600);
    1754:	8f e5       	ldi	r24, 0x5F	; 95
    1756:	80 93 cc 00 	sts	0x00CC, r24
      break;
    175a:	08 95       	ret
    case 1:  
      MACRO_BAUDRATE(14400);
    175c:	8f e3       	ldi	r24, 0x3F	; 63
    175e:	80 93 cc 00 	sts	0x00CC, r24
      break;
    1762:	08 95       	ret
    case 2:  
      MACRO_BAUDRATE(19200);
    1764:	8f e2       	ldi	r24, 0x2F	; 47
    1766:	80 93 cc 00 	sts	0x00CC, r24
      break;
    176a:	08 95       	ret
    case 3:  
      MACRO_BAUDRATE(28800);
    176c:	8f e1       	ldi	r24, 0x1F	; 31
    176e:	80 93 cc 00 	sts	0x00CC, r24
      break;
    1772:	08 95       	ret
    case 4:  
      MACRO_BAUDRATE(38400);
    1774:	87 e1       	ldi	r24, 0x17	; 23
    1776:	80 93 cc 00 	sts	0x00CC, r24
      break;
    177a:	08 95       	ret
    case 5:  
      MACRO_BAUDRATE(57600);
    177c:	8f e0       	ldi	r24, 0x0F	; 15
    177e:	80 93 cc 00 	sts	0x00CC, r24
      break;
    1782:	08 95       	ret
    case 6:  
      MACRO_BAUDRATE(76800);
    1784:	8b e0       	ldi	r24, 0x0B	; 11
    1786:	80 93 cc 00 	sts	0x00CC, r24
      break;
    178a:	08 95       	ret
    case 7:  
      MACRO_BAUDRATE(115200);
    178c:	87 e0       	ldi	r24, 0x07	; 7
    178e:	80 93 cc 00 	sts	0x00CC, r24
      break;
    1792:	08 95       	ret
    case 8:  
      MACRO_BAUDRATE(230400);
    1794:	83 e0       	ldi	r24, 0x03	; 3
    1796:	80 93 cc 00 	sts	0x00CC, r24
      break;
    179a:	08 95       	ret
    case 9:  
      MACRO_BAUDRATE(250000);
    179c:	82 e0       	ldi	r24, 0x02	; 2
    179e:	80 93 cc 00 	sts	0x00CC, r24
      break;
    17a2:	08 95       	ret
    case 10:  
      MACRO_BAUDRATE(500000);
    17a4:	10 92 cc 00 	sts	0x00CC, r1
      break;
    17a8:	08 95       	ret
    default:  
      MACRO_BAUDRATE(19200);
    17aa:	8f e2       	ldi	r24, 0x2F	; 47
    17ac:	80 93 cc 00 	sts	0x00CC, r24
    17b0:	08 95       	ret

000017b2 <__vector_16>:
volatile byte timer0_flag = 0; // T = 10ms

byte Dtime = 0;

//----------------------------------------------------------
ISR(TIMER0_COMPA_vect) {
    17b2:	1f 92       	push	r1
    17b4:	0f 92       	push	r0
    17b6:	0f b6       	in	r0, 0x3f	; 63
    17b8:	0f 92       	push	r0
    17ba:	11 24       	eor	r1, r1
    17bc:	8f 93       	push	r24
  // T = 10ms
  timer0_flag = true;
    17be:	81 e0       	ldi	r24, 0x01	; 1
    17c0:	80 93 b9 02 	sts	0x02B9, r24
}
    17c4:	8f 91       	pop	r24
    17c6:	0f 90       	pop	r0
    17c8:	0f be       	out	0x3f, r0	; 63
    17ca:	0f 90       	pop	r0
    17cc:	1f 90       	pop	r1
    17ce:	18 95       	reti

000017d0 <__vector_17>:

ISR(TIMER0_COMPB_vect) {
    17d0:	1f 92       	push	r1
    17d2:	0f 92       	push	r0
    17d4:	0f b6       	in	r0, 0x3f	; 63
    17d6:	0f 92       	push	r0
    17d8:	11 24       	eor	r1, r1
    17da:	8f 93       	push	r24
  // T = 10ms
  timer0_flag = true;
    17dc:	81 e0       	ldi	r24, 0x01	; 1
    17de:	80 93 b9 02 	sts	0x02B9, r24
}
    17e2:	8f 91       	pop	r24
    17e4:	0f 90       	pop	r0
    17e6:	0f be       	out	0x3f, r0	; 63
    17e8:	0f 90       	pop	r0
    17ea:	1f 90       	pop	r1
    17ec:	18 95       	reti

000017ee <__vector_18>:

ISR(TIMER0_OVF_vect) {
    17ee:	1f 92       	push	r1
    17f0:	0f 92       	push	r0
    17f2:	0f b6       	in	r0, 0x3f	; 63
    17f4:	0f 92       	push	r0
    17f6:	11 24       	eor	r1, r1
    17f8:	8f 93       	push	r24
  // T = 10ms
  timer0_flag = true;
    17fa:	81 e0       	ldi	r24, 0x01	; 1
    17fc:	80 93 b9 02 	sts	0x02B9, r24
}
    1800:	8f 91       	pop	r24
    1802:	0f 90       	pop	r0
    1804:	0f be       	out	0x3f, r0	; 63
    1806:	0f 90       	pop	r0
    1808:	1f 90       	pop	r1
    180a:	18 95       	reti

0000180c <process_timer_100Hz>:
}

//----------------------------------------------------------
void process_timer_100Hz(void)
{
  if (timer0_flag) { // T = 10ms
    180c:	80 91 b9 02 	lds	r24, 0x02B9
    1810:	88 23       	and	r24, r24
    1812:	31 f0       	breq	.+12     	; 0x1820 <process_timer_100Hz+0x14>
    timer0_flag = false;
    1814:	10 92 b9 02 	sts	0x02B9, r1
    uart0_ISR_timer();
    1818:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <uart0_ISR_timer>
    uart1_ISR_timer();
    181c:	0e 94 0e 0b 	call	0x161c	; 0x161c <uart1_ISR_timer>
    1820:	08 95       	ret

00001822 <init>:

//----------------------------------------------------------
void init(void)
{

  DDRB = BV(PB0);
    1822:	81 e0       	ldi	r24, 0x01	; 1
    1824:	84 b9       	out	0x04, r24	; 4
  DDRD = BV(PD1) | BV(PD3) | BV(PD4);
    1826:	8a e1       	ldi	r24, 0x1A	; 26
    1828:	8a b9       	out	0x0a, r24	; 10

  uart0_init(); // PC
    182a:	0e 94 51 08 	call	0x10a2	; 0x10a2 <uart0_init>
  uart1_init(); // internal
    182e:	0e 94 4d 0a 	call	0x149a	; 0x149a <uart1_init>
  uart2_init(); // external (via extBus)
    1832:	0e 94 ad 01 	call	0x35a	; 0x35a <uart2_init>
  adc_init();
    1836:	0e 94 56 01 	call	0x2ac	; 0x2ac <adc_init>
  timer_init();
    183a:	0e 94 56 04 	call	0x8ac	; 0x8ac <timer_init>
  TB_Callback_setBaud = uart1_set_baud;
    183e:	81 ea       	ldi	r24, 0xA1	; 161
    1840:	9b e0       	ldi	r25, 0x0B	; 11
    1842:	90 93 a0 02 	sts	0x02A0, r25
    1846:	80 93 9f 02 	sts	0x029F, r24
  TB_Init((void*) 0x10); // addr in eeprom with settings
    184a:	80 e1       	ldi	r24, 0x10	; 16
    184c:	90 e0       	ldi	r25, 0x00	; 0
    184e:	0e 94 71 04 	call	0x8e2	; 0x8e2 <TB_Init>
  pp_init();
    1852:	0e 94 44 04 	call	0x888	; 0x888 <pp_init>
  sei();
    1856:	78 94       	sei
    1858:	08 95       	ret

0000185a <main>:
}

//----------------------------------------------------------
int main(void)
{
  init();
    185a:	0e 94 11 0c 	call	0x1822	; 0x1822 <init>
  PORTB |= BV(PB0);
}

inline void led_off(void)
{
  PORTB &= ~BV(PB0);
    185e:	28 98       	cbi	0x05, 0	; 5
  
  //Ddebug();

  while(1) { // mail loop
  
    pp_loop();
    1860:	0e 94 49 04 	call	0x892	; 0x892 <pp_loop>
    process_timer_100Hz();
    1864:	0e 94 06 0c 	call	0x180c	; 0x180c <process_timer_100Hz>
    uart0_process();
    1868:	0e 94 62 08 	call	0x10c4	; 0x10c4 <uart0_process>
    uart1_process();
    186c:	0e 94 5e 0a 	call	0x14bc	; 0x14bc <uart1_process>
    //uart2_process();

    if (TB_out.b0) {
    1870:	80 91 a6 03 	lds	r24, 0x03A6
    1874:	80 ff       	sbrs	r24, 0
    1876:	02 c0       	rjmp	.+4      	; 0x187c <main+0x22>

//----------------------------------------------------------
// ERR led operation
inline void led_on(void)
{
  PORTB |= BV(PB0);
    1878:	28 9a       	sbi	0x05, 0	; 5
    187a:	f2 cf       	rjmp	.-28     	; 0x1860 <main+0x6>
}

inline void led_off(void)
{
  PORTB &= ~BV(PB0);
    187c:	28 98       	cbi	0x05, 0	; 5
    187e:	f0 cf       	rjmp	.-32     	; 0x1860 <main+0x6>

00001880 <__udivmodhi4>:
    1880:	aa 1b       	sub	r26, r26
    1882:	bb 1b       	sub	r27, r27
    1884:	51 e1       	ldi	r21, 0x11	; 17
    1886:	07 c0       	rjmp	.+14     	; 0x1896 <__udivmodhi4_ep>

00001888 <__udivmodhi4_loop>:
    1888:	aa 1f       	adc	r26, r26
    188a:	bb 1f       	adc	r27, r27
    188c:	a6 17       	cp	r26, r22
    188e:	b7 07       	cpc	r27, r23
    1890:	10 f0       	brcs	.+4      	; 0x1896 <__udivmodhi4_ep>
    1892:	a6 1b       	sub	r26, r22
    1894:	b7 0b       	sbc	r27, r23

00001896 <__udivmodhi4_ep>:
    1896:	88 1f       	adc	r24, r24
    1898:	99 1f       	adc	r25, r25
    189a:	5a 95       	dec	r21
    189c:	a9 f7       	brne	.-22     	; 0x1888 <__udivmodhi4_loop>
    189e:	80 95       	com	r24
    18a0:	90 95       	com	r25
    18a2:	bc 01       	movw	r22, r24
    18a4:	cd 01       	movw	r24, r26
    18a6:	08 95       	ret

000018a8 <__tablejump2__>:
    18a8:	ee 0f       	add	r30, r30
    18aa:	ff 1f       	adc	r31, r31
    18ac:	05 90       	lpm	r0, Z+
    18ae:	f4 91       	lpm	r31, Z
    18b0:	e0 2d       	mov	r30, r0
    18b2:	09 94       	ijmp

000018b4 <eeprom_read_block>:
    18b4:	dc 01       	movw	r26, r24
    18b6:	cb 01       	movw	r24, r22

000018b8 <eeprom_read_blraw>:
    18b8:	fc 01       	movw	r30, r24
    18ba:	f9 99       	sbic	0x1f, 1	; 31
    18bc:	fe cf       	rjmp	.-4      	; 0x18ba <eeprom_read_blraw+0x2>
    18be:	06 c0       	rjmp	.+12     	; 0x18cc <eeprom_read_blraw+0x14>
    18c0:	f2 bd       	out	0x22, r31	; 34
    18c2:	e1 bd       	out	0x21, r30	; 33
    18c4:	f8 9a       	sbi	0x1f, 0	; 31
    18c6:	31 96       	adiw	r30, 0x01	; 1
    18c8:	00 b4       	in	r0, 0x20	; 32
    18ca:	0d 92       	st	X+, r0
    18cc:	41 50       	subi	r20, 0x01	; 1
    18ce:	50 40       	sbci	r21, 0x00	; 0
    18d0:	b8 f7       	brcc	.-18     	; 0x18c0 <eeprom_read_blraw+0x8>
    18d2:	08 95       	ret

000018d4 <eeprom_update_byte>:
    18d4:	26 2f       	mov	r18, r22

000018d6 <eeprom_update_r18>:
    18d6:	f9 99       	sbic	0x1f, 1	; 31
    18d8:	fe cf       	rjmp	.-4      	; 0x18d6 <eeprom_update_r18>
    18da:	92 bd       	out	0x22, r25	; 34
    18dc:	81 bd       	out	0x21, r24	; 33
    18de:	f8 9a       	sbi	0x1f, 0	; 31
    18e0:	01 97       	sbiw	r24, 0x01	; 1
    18e2:	00 b4       	in	r0, 0x20	; 32
    18e4:	02 16       	cp	r0, r18
    18e6:	39 f0       	breq	.+14     	; 0x18f6 <eeprom_update_r18+0x20>
    18e8:	1f ba       	out	0x1f, r1	; 31
    18ea:	20 bd       	out	0x20, r18	; 32
    18ec:	0f b6       	in	r0, 0x3f	; 63
    18ee:	f8 94       	cli
    18f0:	fa 9a       	sbi	0x1f, 2	; 31
    18f2:	f9 9a       	sbi	0x1f, 1	; 31
    18f4:	0f be       	out	0x3f, r0	; 63
    18f6:	08 95       	ret

000018f8 <eeprom_write_block>:
    18f8:	dc 01       	movw	r26, r24
    18fa:	cb 01       	movw	r24, r22
    18fc:	03 c0       	rjmp	.+6      	; 0x1904 <eeprom_write_block+0xc>
    18fe:	2d 91       	ld	r18, X+
    1900:	0e 94 87 0c 	call	0x190e	; 0x190e <eeprom_write_r18>
    1904:	41 50       	subi	r20, 0x01	; 1
    1906:	50 40       	sbci	r21, 0x00	; 0
    1908:	d0 f7       	brcc	.-12     	; 0x18fe <eeprom_write_block+0x6>
    190a:	08 95       	ret

0000190c <eeprom_write_byte>:
    190c:	26 2f       	mov	r18, r22

0000190e <eeprom_write_r18>:
    190e:	f9 99       	sbic	0x1f, 1	; 31
    1910:	fe cf       	rjmp	.-4      	; 0x190e <eeprom_write_r18>
    1912:	1f ba       	out	0x1f, r1	; 31
    1914:	92 bd       	out	0x22, r25	; 34
    1916:	81 bd       	out	0x21, r24	; 33
    1918:	20 bd       	out	0x20, r18	; 32
    191a:	0f b6       	in	r0, 0x3f	; 63
    191c:	f8 94       	cli
    191e:	fa 9a       	sbi	0x1f, 2	; 31
    1920:	f9 9a       	sbi	0x1f, 1	; 31
    1922:	0f be       	out	0x3f, r0	; 63
    1924:	01 96       	adiw	r24, 0x01	; 1
    1926:	08 95       	ret

00001928 <_exit>:
    1928:	f8 94       	cli

0000192a <__stop_program>:
    192a:	ff cf       	rjmp	.-2      	; 0x192a <__stop_program>
