$date
	Mon Sep 09 10:09:53 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ex_c_tb $end
$var wire 1 ! a $end
$var reg 1 " m $end
$var reg 1 # p $end
$var reg 1 $ s $end
$var reg 1 % w $end
$scope module uut $end
$var wire 1 " m $end
$var wire 1 # p $end
$var wire 1 $ s $end
$var wire 1 % w $end
$var reg 1 ! a $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#20
1$
#40
1!
0$
1"
#60
1$
#80
0!
0$
0"
1%
#100
1!
1$
#120
0$
1"
#140
1$
#160
0!
0$
0"
0%
1#
#180
1!
1$
#200
0$
1"
#220
1$
#240
0!
0$
0"
1%
#260
1!
1$
#280
0$
1"
#300
1$
#320
