#pragma once

#define FPGA_MAJOR      1
#define FPGA_MINOR      0
#define FPGA_NUM        1
#define FPGA_INC        3
#define FPGA_SYSID      0x00000401
#define FPGA_VER_HEX    0x01000103
#define FPGA_TIME       "12:20"
#define FPGA_DATE       "15.JAN.23"
#define FPGA_USER       "Aaron"
#define FPGA_STR        "1.0.1.3"
#define FPGA_LO         "1.0.1 build 3"
#define FPGA_HI         "1.0.1 build 3, 12:20 15.JAN.23 0x00000401 [Aaron] 9aad47f3843cb1c2*"
#define FPGA_STRING     "1.0.1.3"
#define FPGA_EPOCH      1673814050
#define FPGA_EPOCH_HEX  0x63C46022
#define FPGA_DATE_HEX   0x20230115
#define FPGA_TIME_HEX   0x00122050
#define FPGA_GIT_REV    "9aad47f3843cb1c2*"
#define FPGA_GIT_AUTH   "Aaron "
#define FPGA_GIT_EMAIL  "aaron@omniware.us"
#define FPGA_GIT_DATE   "  Sat Jan 14 07:45:50 2023 -0800"
