#-----------------------------------------------------------
# Vivado v2017.3.1 (64-bit)
# SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
# IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
# Start of session at: Wed May 30 20:58:36 2018
# Process ID: 9752
# Current directory: O:/Documents/GameofLifeMoving/GameofLifeMoving.runs/synth_1
# Command line: vivado.exe -log VGATestTopLevel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGATestTopLevel.tcl
# Log file: O:/Documents/GameofLifeMoving/GameofLifeMoving.runs/synth_1/VGATestTopLevel.vds
# Journal file: O:/Documents/GameofLifeMoving/GameofLifeMoving.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source VGATestTopLevel.tcl -notrace
Command: synth_design -top VGATestTopLevel -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9916 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 379.609 ; gain = 95.758
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VGATestTopLevel' [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/imports/Documents/VGATestConsolidated2/VGATestConsolidated2.srcs/sources_1/new/VGATestTopLevel.vhd:41]
INFO: [Synth 8-3491] module 'vga_test_pattern' declared at 'O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/PixelGenerator.vhd:49' bound to instance 'display' of component 'vga_test_pattern' [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/imports/Documents/VGATestConsolidated2/VGATestConsolidated2.srcs/sources_1/new/VGATestTopLevel.vhd:168]
INFO: [Synth 8-638] synthesizing module 'vga_test_pattern' [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/PixelGenerator.vhd:61]
WARNING: [Synth 8-614] signal 'data_in' is read in the process but is not in the sensitivity list [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/PixelGenerator.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'vga_test_pattern' (1#1) [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/PixelGenerator.vhd:61]
INFO: [Synth 8-3491] module 'VGA' declared at 'O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/imports/Documents/VGATestConsolidated2/VGATestConsolidated2.srcs/sources_1/imports/Desktop/result/design.vhd:8' bound to instance 'timing' of component 'VGA' [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/imports/Documents/VGATestConsolidated2/VGATestConsolidated2.srcs/sources_1/new/VGATestTopLevel.vhd:180]
INFO: [Synth 8-638] synthesizing module 'VGA' [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/imports/Documents/VGATestConsolidated2/VGATestConsolidated2.srcs/sources_1/imports/Desktop/result/design.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'VGA' (2#1) [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/imports/Documents/VGATestConsolidated2/VGATestConsolidated2.srcs/sources_1/imports/Desktop/result/design.vhd:18]
INFO: [Synth 8-3491] module 'Input_Controller' declared at 'O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/Input_Controller.vhd:37' bound to instance 'inputs' of component 'Input_Controller' [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/imports/Documents/VGATestConsolidated2/VGATestConsolidated2.srcs/sources_1/new/VGATestTopLevel.vhd:190]
INFO: [Synth 8-638] synthesizing module 'Input_Controller' [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/Input_Controller.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element up_sync_reg was removed.  [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/Input_Controller.vhd:99]
WARNING: [Synth 8-6014] Unused sequential element down_sync_reg was removed.  [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/Input_Controller.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element left_sync_reg was removed.  [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/Input_Controller.vhd:101]
WARNING: [Synth 8-6014] Unused sequential element right_sync_reg was removed.  [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/Input_Controller.vhd:102]
WARNING: [Synth 8-6014] Unused sequential element enter_sync_reg was removed.  [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/Input_Controller.vhd:103]
WARNING: [Synth 8-3848] Net paused in module/entity Input_Controller does not have driver. [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/Input_Controller.vhd:48]
WARNING: [Synth 8-3848] Net RAM_EN in module/entity Input_Controller does not have driver. [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/Input_Controller.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Input_Controller' (3#1) [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/Input_Controller.vhd:56]
INFO: [Synth 8-3491] module 'old_state_RAM' declared at 'O:/Documents/GameofLifeMoving/GameofLifeMoving.runs/synth_1/.Xil/Vivado-9752-VLAB-009/realtime/old_state_RAM_stub.v:6' bound to instance 'old_state' of component 'old_state_RAM' [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/imports/Documents/VGATestConsolidated2/VGATestConsolidated2.srcs/sources_1/new/VGATestTopLevel.vhd:208]
INFO: [Synth 8-638] synthesizing module 'old_state_RAM' [O:/Documents/GameofLifeMoving/GameofLifeMoving.runs/synth_1/.Xil/Vivado-9752-VLAB-009/realtime/old_state_RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'old_state_RAM' (4#1) [O:/Documents/GameofLifeMoving/GameofLifeMoving.runs/synth_1/.Xil/Vivado-9752-VLAB-009/realtime/old_state_RAM_stub.v:6]
INFO: [Synth 8-3491] module 'game_controller' declared at 'O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/game_controller.vhd:31' bound to instance 'GameController' of component 'game_controller' [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/imports/Documents/VGATestConsolidated2/VGATestConsolidated2.srcs/sources_1/new/VGATestTopLevel.vhd:227]
INFO: [Synth 8-638] synthesizing module 'game_controller' [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/game_controller.vhd:57]
WARNING: [Synth 8-614] signal 'position' is read in the process but is not in the sensitivity list [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/game_controller.vhd:110]
WARNING: [Synth 8-614] signal 'check_counter' is read in the process but is not in the sensitivity list [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/game_controller.vhd:110]
WARNING: [Synth 8-614] signal 'old_r_data' is read in the process but is not in the sensitivity list [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/game_controller.vhd:110]
WARNING: [Synth 8-614] signal 'nbr_count' is read in the process but is not in the sensitivity list [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/game_controller.vhd:110]
WARNING: [Synth 8-614] signal 'new_r_data' is read in the process but is not in the sensitivity list [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/game_controller.vhd:110]
WARNING: [Synth 8-614] signal 'risingGameTick' is read in the process but is not in the sensitivity list [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/game_controller.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'game_controller' (5#1) [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/game_controller.vhd:57]
INFO: [Synth 8-3491] module 'old_state_RAM' declared at 'O:/Documents/GameofLifeMoving/GameofLifeMoving.runs/synth_1/.Xil/Vivado-9752-VLAB-009/realtime/old_state_RAM_stub.v:6' bound to instance 'new_state' of component 'old_state_RAM' [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/imports/Documents/VGATestConsolidated2/VGATestConsolidated2.srcs/sources_1/new/VGATestTopLevel.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'VGATestTopLevel' (6#1) [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/imports/Documents/VGATestConsolidated2/VGATestConsolidated2.srcs/sources_1/new/VGATestTopLevel.vhd:41]
WARNING: [Synth 8-3331] design Input_Controller has unconnected port paused
WARNING: [Synth 8-3331] design Input_Controller has unconnected port RAM_EN
WARNING: [Synth 8-3331] design Input_Controller has unconnected port up
WARNING: [Synth 8-3331] design Input_Controller has unconnected port down
WARNING: [Synth 8-3331] design Input_Controller has unconnected port left
WARNING: [Synth 8-3331] design Input_Controller has unconnected port right
WARNING: [Synth 8-3331] design Input_Controller has unconnected port delete
WARNING: [Synth 8-3331] design Input_Controller has unconnected port pause
WARNING: [Synth 8-3331] design Input_Controller has unconnected port clear
WARNING: [Synth 8-3331] design Input_Controller has unconnected port enter
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 422.070 ; gain = 138.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 422.070 ; gain = 138.219
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [O:/Documents/GameofLifeMoving/GameofLifeMoving.runs/synth_1/.Xil/Vivado-9752-VLAB-009/dcp3/old_state_RAM_in_context.xdc] for cell 'old_state'
Finished Parsing XDC File [O:/Documents/GameofLifeMoving/GameofLifeMoving.runs/synth_1/.Xil/Vivado-9752-VLAB-009/dcp3/old_state_RAM_in_context.xdc] for cell 'old_state'
Parsing XDC File [O:/Documents/GameofLifeMoving/GameofLifeMoving.runs/synth_1/.Xil/Vivado-9752-VLAB-009/dcp3/old_state_RAM_in_context.xdc] for cell 'new_state'
Finished Parsing XDC File [O:/Documents/GameofLifeMoving/GameofLifeMoving.runs/synth_1/.Xil/Vivado-9752-VLAB-009/dcp3/old_state_RAM_in_context.xdc] for cell 'new_state'
Parsing XDC File [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/constrs_1/imports/Desktop/VGAConnections.xdc]
Finished Parsing XDC File [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/constrs_1/imports/Desktop/VGAConnections.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/constrs_1/imports/Desktop/VGAConnections.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VGATestTopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VGATestTopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.016 . Memory (MB): peak = 727.656 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 727.656 ; gain = 443.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 727.656 ; gain = 443.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for new_state. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for old_state. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 727.656 ; gain = 443.805
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "h_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "H_video_on" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "H_Sync_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "x_pos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "x_pos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "x_pos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "v_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "V_video_on" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "V_sync" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_pos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_pos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_pos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element x_pos_reg was removed.  [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/imports/Documents/VGATestConsolidated2/VGATestConsolidated2.srcs/sources_1/imports/Desktop/result/design.vhd:102]
WARNING: [Synth 8-6014] Unused sequential element y_pos_reg was removed.  [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/imports/Documents/VGATestConsolidated2/VGATestConsolidated2.srcs/sources_1/imports/Desktop/result/design.vhd:153]
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "game_tick" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'game_controller'
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "position" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "check_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "new_w_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "r_enable_old" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_enable_new" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "new_r_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_enable_new" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'register_position_reg' [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/PixelGenerator.vhd:86]
WARNING: [Synth 8-327] inferring latch for variable 'r_enable_old_reg' [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/game_controller.vhd:119]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              000 |                             0000
                 request |                              001 |                             0100
              wait_state |                              010 |                             1000
            write_update |                              011 |                             0010
           read_transfer |                              100 |                             0101
     wait_transfer_state |                              101 |                             1001
          write_transfer |                              110 |                             0110
                    idle |                              111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'game_controller'
WARNING: [Synth 8-327] inferring latch for variable 'w_enable_old_reg' [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/game_controller.vhd:271]
WARNING: [Synth 8-327] inferring latch for variable 'old_r_addr_reg' [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/game_controller.vhd:123]
WARNING: [Synth 8-327] inferring latch for variable 'old_w_data_reg' [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/game_controller.vhd:273]
WARNING: [Synth 8-327] inferring latch for variable 'r_enable_new_reg' [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/game_controller.vhd:262]
WARNING: [Synth 8-327] inferring latch for variable 'w_enable_new_reg' [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/game_controller.vhd:235]
WARNING: [Synth 8-327] inferring latch for variable 'new_r_addr_reg' [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/game_controller.vhd:236]
WARNING: [Synth 8-327] inferring latch for variable 'new_w_data_reg' [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/game_controller.vhd:239]
WARNING: [Synth 8-327] inferring latch for variable 'check_counter_reg' [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/game_controller.vhd:116]
WARNING: [Synth 8-327] inferring latch for variable 'position_reg' [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/game_controller.vhd:115]
WARNING: [Synth 8-327] inferring latch for variable 'nbr_count_reg' [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/new/game_controller.vhd:230]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 727.656 ; gain = 443.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     13 Bit       Adders := 10    
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 2     
	   6 Input     13 Bit        Muxes := 1     
	   8 Input     13 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_test_pattern 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
Module VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 2     
Module Input_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module game_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 10    
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   3 Input     13 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 2     
	   6 Input     13 Bit        Muxes := 1     
	   8 Input     13 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "timing/h_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "timing/H_Sync_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "timing/v_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "timing/V_sync" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "timing/V_video_on" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "timing/H_video_on" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "timing/x_pos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "timing/x_pos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "timing/y_pos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "timing/y_pos" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inputs/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inputs/game_tick" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "GameController/next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "GameController/position" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GameController/check_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "O151" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element timing/x_pos_reg was removed.  [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/imports/Documents/VGATestConsolidated2/VGATestConsolidated2.srcs/sources_1/imports/Desktop/result/design.vhd:102]
WARNING: [Synth 8-6014] Unused sequential element timing/y_pos_reg was removed.  [O:/Documents/GameofLifeMoving/GameofLifeMoving.srcs/sources_1/imports/Documents/VGATestConsolidated2/VGATestConsolidated2.srcs/sources_1/imports/Desktop/result/design.vhd:153]
WARNING: [Synth 8-3917] design VGATestTopLevel has port R1 driven by constant 0
WARNING: [Synth 8-3917] design VGATestTopLevel has port G1 driven by constant 0
INFO: [Synth 8-3886] merging instance 'GameController/nbr_count_reg[30]' (LD) to 'GameController/nbr_count_reg[31]'
INFO: [Synth 8-3886] merging instance 'GameController/nbr_count_reg[31]' (LD) to 'GameController/nbr_count_reg[29]'
INFO: [Synth 8-3886] merging instance 'GameController/nbr_count_reg[29]' (LD) to 'GameController/nbr_count_reg[28]'
INFO: [Synth 8-3886] merging instance 'GameController/nbr_count_reg[28]' (LD) to 'GameController/nbr_count_reg[27]'
INFO: [Synth 8-3886] merging instance 'GameController/nbr_count_reg[27]' (LD) to 'GameController/nbr_count_reg[26]'
INFO: [Synth 8-3886] merging instance 'GameController/nbr_count_reg[26]' (LD) to 'GameController/nbr_count_reg[25]'
INFO: [Synth 8-3886] merging instance 'GameController/nbr_count_reg[25]' (LD) to 'GameController/nbr_count_reg[24]'
INFO: [Synth 8-3886] merging instance 'GameController/nbr_count_reg[24]' (LD) to 'GameController/nbr_count_reg[23]'
INFO: [Synth 8-3886] merging instance 'GameController/nbr_count_reg[23]' (LD) to 'GameController/nbr_count_reg[22]'
INFO: [Synth 8-3886] merging instance 'GameController/nbr_count_reg[22]' (LD) to 'GameController/nbr_count_reg[21]'
INFO: [Synth 8-3886] merging instance 'GameController/nbr_count_reg[21]' (LD) to 'GameController/nbr_count_reg[20]'
INFO: [Synth 8-3886] merging instance 'GameController/nbr_count_reg[20]' (LD) to 'GameController/nbr_count_reg[19]'
INFO: [Synth 8-3886] merging instance 'GameController/nbr_count_reg[19]' (LD) to 'GameController/nbr_count_reg[18]'
INFO: [Synth 8-3886] merging instance 'GameController/nbr_count_reg[18]' (LD) to 'GameController/nbr_count_reg[17]'
INFO: [Synth 8-3886] merging instance 'GameController/nbr_count_reg[17]' (LD) to 'GameController/nbr_count_reg[16]'
INFO: [Synth 8-3886] merging instance 'GameController/nbr_count_reg[16]' (LD) to 'GameController/nbr_count_reg[15]'
INFO: [Synth 8-3886] merging instance 'GameController/nbr_count_reg[15]' (LD) to 'GameController/nbr_count_reg[14]'
INFO: [Synth 8-3886] merging instance 'GameController/nbr_count_reg[14]' (LD) to 'GameController/nbr_count_reg[13]'
INFO: [Synth 8-3886] merging instance 'GameController/nbr_count_reg[13]' (LD) to 'GameController/nbr_count_reg[12]'
INFO: [Synth 8-3886] merging instance 'GameController/nbr_count_reg[12]' (LD) to 'GameController/nbr_count_reg[11]'
INFO: [Synth 8-3886] merging instance 'GameController/nbr_count_reg[11]' (LD) to 'GameController/nbr_count_reg[10]'
INFO: [Synth 8-3886] merging instance 'GameController/nbr_count_reg[10]' (LD) to 'GameController/nbr_count_reg[9]'
INFO: [Synth 8-3886] merging instance 'GameController/nbr_count_reg[9]' (LD) to 'GameController/nbr_count_reg[8]'
INFO: [Synth 8-3886] merging instance 'GameController/nbr_count_reg[8]' (LD) to 'GameController/nbr_count_reg[7]'
INFO: [Synth 8-3886] merging instance 'GameController/nbr_count_reg[7]' (LD) to 'GameController/nbr_count_reg[6]'
INFO: [Synth 8-3886] merging instance 'GameController/nbr_count_reg[6]' (LD) to 'GameController/nbr_count_reg[5]'
INFO: [Synth 8-3886] merging instance 'GameController/nbr_count_reg[5]' (LD) to 'GameController/nbr_count_reg[4]'
INFO: [Synth 8-3886] merging instance 'GameController/nbr_count_reg[4]' (LD) to 'GameController/nbr_count_reg[3]'
INFO: [Synth 8-3886] merging instance 'GameController/nbr_count_reg[3]' (LD) to 'GameController/nbr_count_reg[2]'
INFO: [Synth 8-3886] merging instance 'GameController/nbr_count_reg[2]' (LD) to 'GameController/nbr_count_reg[1]'
INFO: [Synth 8-3886] merging instance 'GameController/nbr_count_reg[0]' (LD) to 'GameController/nbr_count_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GameController/nbr_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\GameController/w_enable_new_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\GameController/r_enable_new_reg )
INFO: [Synth 8-3886] merging instance 'GameController/check_counter_reg[1]' (LD) to 'GameController/check_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'GameController/check_counter_reg[30]' (LD) to 'GameController/check_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'GameController/check_counter_reg[31]' (LD) to 'GameController/check_counter_reg[29]'
INFO: [Synth 8-3886] merging instance 'GameController/check_counter_reg[29]' (LD) to 'GameController/check_counter_reg[28]'
INFO: [Synth 8-3886] merging instance 'GameController/check_counter_reg[28]' (LD) to 'GameController/check_counter_reg[27]'
INFO: [Synth 8-3886] merging instance 'GameController/check_counter_reg[27]' (LD) to 'GameController/check_counter_reg[26]'
INFO: [Synth 8-3886] merging instance 'GameController/check_counter_reg[26]' (LD) to 'GameController/check_counter_reg[25]'
INFO: [Synth 8-3886] merging instance 'GameController/check_counter_reg[25]' (LD) to 'GameController/check_counter_reg[24]'
INFO: [Synth 8-3886] merging instance 'GameController/check_counter_reg[24]' (LD) to 'GameController/check_counter_reg[23]'
INFO: [Synth 8-3886] merging instance 'GameController/check_counter_reg[23]' (LD) to 'GameController/check_counter_reg[22]'
INFO: [Synth 8-3886] merging instance 'GameController/check_counter_reg[22]' (LD) to 'GameController/check_counter_reg[21]'
INFO: [Synth 8-3886] merging instance 'GameController/check_counter_reg[21]' (LD) to 'GameController/check_counter_reg[20]'
INFO: [Synth 8-3886] merging instance 'GameController/check_counter_reg[20]' (LD) to 'GameController/check_counter_reg[19]'
INFO: [Synth 8-3886] merging instance 'GameController/check_counter_reg[19]' (LD) to 'GameController/check_counter_reg[18]'
INFO: [Synth 8-3886] merging instance 'GameController/check_counter_reg[18]' (LD) to 'GameController/check_counter_reg[17]'
INFO: [Synth 8-3886] merging instance 'GameController/check_counter_reg[17]' (LD) to 'GameController/check_counter_reg[16]'
INFO: [Synth 8-3886] merging instance 'GameController/check_counter_reg[16]' (LD) to 'GameController/check_counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'GameController/check_counter_reg[15]' (LD) to 'GameController/check_counter_reg[14]'
INFO: [Synth 8-3886] merging instance 'GameController/check_counter_reg[14]' (LD) to 'GameController/check_counter_reg[13]'
INFO: [Synth 8-3886] merging instance 'GameController/check_counter_reg[13]' (LD) to 'GameController/check_counter_reg[12]'
INFO: [Synth 8-3886] merging instance 'GameController/check_counter_reg[12]' (LD) to 'GameController/check_counter_reg[11]'
INFO: [Synth 8-3886] merging instance 'GameController/check_counter_reg[11]' (LD) to 'GameController/check_counter_reg[10]'
INFO: [Synth 8-3886] merging instance 'GameController/check_counter_reg[10]' (LD) to 'GameController/check_counter_reg[9]'
INFO: [Synth 8-3886] merging instance 'GameController/check_counter_reg[9]' (LD) to 'GameController/check_counter_reg[8]'
INFO: [Synth 8-3886] merging instance 'GameController/check_counter_reg[8]' (LD) to 'GameController/check_counter_reg[7]'
INFO: [Synth 8-3886] merging instance 'GameController/check_counter_reg[7]' (LD) to 'GameController/check_counter_reg[6]'
INFO: [Synth 8-3886] merging instance 'GameController/check_counter_reg[6]' (LD) to 'GameController/check_counter_reg[5]'
INFO: [Synth 8-3886] merging instance 'GameController/check_counter_reg[5]' (LD) to 'GameController/check_counter_reg[4]'
INFO: [Synth 8-3886] merging instance 'GameController/check_counter_reg[4]' (LD) to 'GameController/check_counter_reg[3]'
INFO: [Synth 8-3886] merging instance 'GameController/check_counter_reg[3]' (LD) to 'GameController/check_counter_reg[2]'
INFO: [Synth 8-3886] merging instance 'GameController/check_counter_reg[2]' (LD) to 'GameController/check_counter_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GameController/check_counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\GameController/w_enable_old_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\GameController/r_enable_old_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\GameController/new_w_data_reg )
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[31]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[30]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[29]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[28]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[27]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[26]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[25]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[24]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[23]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[22]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[21]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[20]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[19]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[18]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[17]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[16]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[15]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[14]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (display/register_position_reg[13]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (GameController/r_enable_old_reg) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (GameController/w_enable_old_reg) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (GameController/r_enable_new_reg) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (GameController/w_enable_new_reg) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (GameController/new_w_data_reg) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (GameController/check_counter_reg[0]) is unused and will be removed from module VGATestTopLevel.
WARNING: [Synth 8-3332] Sequential element (GameController/nbr_count_reg[1]) is unused and will be removed from module VGATestTopLevel.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:18 . Memory (MB): peak = 727.656 ; gain = 443.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:45 ; elapsed = 00:01:54 . Memory (MB): peak = 727.656 ; gain = 443.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:01:56 . Memory (MB): peak = 727.656 ; gain = 443.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:48 ; elapsed = 00:01:57 . Memory (MB): peak = 727.656 ; gain = 443.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:51 ; elapsed = 00:02:00 . Memory (MB): peak = 727.656 ; gain = 443.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:51 ; elapsed = 00:02:00 . Memory (MB): peak = 727.656 ; gain = 443.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:51 ; elapsed = 00:02:01 . Memory (MB): peak = 727.656 ; gain = 443.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:51 ; elapsed = 00:02:01 . Memory (MB): peak = 727.656 ; gain = 443.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:51 ; elapsed = 00:02:01 . Memory (MB): peak = 727.656 ; gain = 443.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:51 ; elapsed = 00:02:01 . Memory (MB): peak = 727.656 ; gain = 443.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |old_state_RAM |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |old_state_RAM    |     1|
|2     |old_state_RAM__1 |     1|
|3     |BUFG             |     1|
|4     |CARRY4           |    66|
|5     |LUT1             |    21|
|6     |LUT2             |   199|
|7     |LUT3             |    11|
|8     |LUT4             |    24|
|9     |LUT5             |    26|
|10    |LUT6             |    47|
|11    |FDRE             |   129|
|12    |FDSE             |     1|
|13    |LD               |    53|
|14    |IBUF             |     1|
|15    |OBUF             |    10|
+------+-----------------+------+

Report Instance Areas: 
+------+-----------------+-----------------+------+
|      |Instance         |Module           |Cells |
+------+-----------------+-----------------+------+
|1     |top              |                 |   597|
|2     |  GameController |game_controller  |   117|
|3     |  display        |vga_test_pattern |    22|
|4     |  inputs         |Input_Controller |    83|
|5     |  timing         |VGA              |   355|
+------+-----------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:51 ; elapsed = 00:02:01 . Memory (MB): peak = 727.656 ; gain = 443.805
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 44 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:38 . Memory (MB): peak = 727.656 ; gain = 138.219
Synthesis Optimization Complete : Time (s): cpu = 00:01:52 ; elapsed = 00:02:01 . Memory (MB): peak = 727.656 ; gain = 443.805
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 53 instances were transformed.
  LD => LDCE: 53 instances

INFO: [Common 17-83] Releasing license: Synthesis
144 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:56 ; elapsed = 00:02:07 . Memory (MB): peak = 727.656 ; gain = 451.953
INFO: [Common 17-1381] The checkpoint 'O:/Documents/GameofLifeMoving/GameofLifeMoving.runs/synth_1/VGATestTopLevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VGATestTopLevel_utilization_synth.rpt -pb VGATestTopLevel_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 727.656 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 30 21:01:10 2018...
