
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003692                       # Number of seconds simulated
sim_ticks                                  3691681401                       # Number of ticks simulated
final_tick                               533263025655                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 312410                       # Simulator instruction rate (inst/s)
host_op_rate                                   404782                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 291319                       # Simulator tick rate (ticks/s)
host_mem_usage                               16931544                       # Number of bytes of host memory used
host_seconds                                 12672.29                       # Real time elapsed on the host
sim_insts                                  3958956507                       # Number of instructions simulated
sim_ops                                    5129510624                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       239488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       199296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        77312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       133120                       # Number of bytes read from this memory
system.physmem.bytes_read::total               671488                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5888                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22272                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       248448                       # Number of bytes written to this memory
system.physmem.bytes_written::total            248448                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1871                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           46                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1557                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          604                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1040                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5246                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1941                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1941                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1456247                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     64872337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1594937                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     53985157                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1456247                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     20942219                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1525592                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     36059450                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               181892186                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1456247                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1594937                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1456247                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1525592                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6033023                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          67299415                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               67299415                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          67299415                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1456247                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     64872337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1594937                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     53985157                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1456247                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     20942219                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1525592                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     36059450                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              249191601                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8852954                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3082967                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2530977                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206403                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1306935                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1196008                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299386                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8826                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3320297                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16799281                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3082967                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1495394                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3597277                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1038058                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        833839                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1633364                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92070                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8579814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.400940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.309434                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4982537     58.07%     58.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354798      4.14%     62.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          337088      3.93%     66.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          317029      3.70%     69.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260492      3.04%     72.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187896      2.19%     75.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          136410      1.59%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          208864      2.43%     79.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1794700     20.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8579814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.348242                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.897590                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3475847                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       800340                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3438031                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41047                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        824546                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496197                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3874                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19953106                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10452                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        824546                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3658728                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         420126                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       100016                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3289485                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       286910                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19356057                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           41                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        153308                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82880                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26835223                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90169901                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90169901                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10040045                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3723                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2009                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           704456                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1896017                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1018849                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23379                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       412987                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18041870                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3621                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14612555                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23173                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5710941                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17429725                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          369                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8579814                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.703132                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.838722                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3095436     36.08%     36.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1714439     19.98%     56.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1355476     15.80%     71.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       818002      9.53%     81.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       836206      9.75%     91.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379771      4.43%     95.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       243782      2.84%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        66829      0.78%     99.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69873      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8579814                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63418     58.56%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20276     18.72%     77.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24606     22.72%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12012248     82.20%     82.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200516      1.37%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1548375     10.60%     94.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       849822      5.82%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14612555                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.650585                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             108300                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007411                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37936395                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23756653                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14241122                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14720855                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45852                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       663654                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          442                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          228                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       236880                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           76                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        824546                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         331812                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14016                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18045492                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        79577                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1896017                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1018849                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1999                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9531                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1440                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          228                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122856                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115092                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237948                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14372227                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1470074                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240326                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2305799                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2020186                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            835725                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.623439                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14251735                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14241122                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9201585                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24883665                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.608629                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369784                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5807129                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3252                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205650                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7755268                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.578178                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.108030                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3162228     40.78%     40.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2050982     26.45%     67.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       851631     10.98%     78.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       432745      5.58%     83.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       448527      5.78%     89.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       227427      2.93%     92.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154413      1.99%     94.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89529      1.15%     95.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       337786      4.36%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7755268                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014327                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009335                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       337786                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25463646                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36917746                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4162                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 273140                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.885295                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.885295                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.129566                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.129566                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64974561                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19481173                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18740883                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3244                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 8852954                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3076511                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2678223                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       202041                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1532602                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1484533                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          217384                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6226                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3749898                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17071767                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3076511                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1701917                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3619997                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         938400                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        388378                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1843781                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96264                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8493385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.320286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.293481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4873388     57.38%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          644963      7.59%     64.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          321810      3.79%     68.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          237576      2.80%     71.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          194599      2.29%     73.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          170046      2.00%     75.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           58935      0.69%     76.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          213012      2.51%     79.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1779056     20.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8493385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.347512                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.928370                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3883780                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       362652                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3497288                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17602                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        732059                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       341702                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3068                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19113815                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4654                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        732059                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4044977                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         164132                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        45577                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3352240                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       154396                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18515387                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77568                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        63286                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24551929                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84348009                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84348009                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16153623                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8398268                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2301                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1209                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           395103                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2815393                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       648278                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8165                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       207549                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17426503                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2309                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14862492                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19881                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      4993497                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13653638                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           90                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8493385                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.749890                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.859763                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3032232     35.70%     35.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1811270     21.33%     57.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       918192     10.81%     67.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1073139     12.63%     80.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       804760      9.48%     89.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       514713      6.06%     96.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       221938      2.61%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65940      0.78%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51201      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8493385                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63616     73.09%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13494     15.50%     88.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         9931     11.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11678627     78.58%     78.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       119252      0.80%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1088      0.01%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2525633     16.99%     96.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       537892      3.62%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14862492                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.678817                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              87041                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005856                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38325288                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22422424                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14353631                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14949533                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24328                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       783768                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          121                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       169715                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        732059                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         100660                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7352                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17428812                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        66655                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2815393                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       648278                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1202                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4039                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           51                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          121                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       101985                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119529                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       221514                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14543608                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2416855                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       318881                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2940566                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2178678                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            523711                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.642797                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14380205                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14353631                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8652488                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21388225                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.621338                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404544                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10816032                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12311648                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5117264                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2219                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200145                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7761326                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.586282                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.295157                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3608855     46.50%     46.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1663747     21.44%     67.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       901063     11.61%     79.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       329638      4.25%     83.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       284049      3.66%     87.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       126025      1.62%     89.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       305668      3.94%     93.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        81716      1.05%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       460565      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7761326                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10816032                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12311648                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2510181                       # Number of memory references committed
system.switch_cpus1.commit.loads              2031618                       # Number of loads committed
system.switch_cpus1.commit.membars               1104                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1924567                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10754909                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       168294                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       460565                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24729569                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35590891                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3547                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 359569                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10816032                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12311648                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10816032                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.818503                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.818503                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.221743                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.221743                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67304832                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18860324                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19679433                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2214                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8852954                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3300340                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2694861                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       219245                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1385984                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1291358                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          348845                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9726                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3403039                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              18048768                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3300340                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1640203                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3791675                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1178397                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        482991                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1669852                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        95232                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8633728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.595728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.376567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4842053     56.08%     56.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          261381      3.03%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          286720      3.32%     62.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          432632      5.01%     67.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          201314      2.33%     69.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          290357      3.36%     73.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          194394      2.25%     75.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          144332      1.67%     77.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1980545     22.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8633728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.372795                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.038728                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3581968                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       439015                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3627741                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        30058                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        954945                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       554205                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1078                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21606772                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4069                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        954945                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3765064                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         105715                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       101016                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3473306                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       233674                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20816458                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           38                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        136034                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        67892                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     29094495                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     96952737                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     96952737                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17768212                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11326187                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3576                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1826                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           612684                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1926396                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1003680                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10626                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       461275                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19464752                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3588                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15504711                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29905                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6686891                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20473418                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           27                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8633728                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.795830                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.926724                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2960473     34.29%     34.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1849055     21.42%     55.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1284697     14.88%     70.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       834323      9.66%     80.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       737209      8.54%     88.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       423411      4.90%     93.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       375739      4.35%     98.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        87600      1.01%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        81221      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8633728                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         116586     78.31%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16440     11.04%     89.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15853     10.65%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12942657     83.48%     83.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       205983      1.33%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1748      0.01%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1547885      9.98%     94.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       806438      5.20%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15504711                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.751360                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             148879                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009602                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39821930                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     26155345                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15057136                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15653590                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        21998                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       763404                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          120                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       267420                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        954945                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          62934                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        13115                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19468343                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        50501                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1926396                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1003680                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1814                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10722                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          120                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       133303                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       122683                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       255986                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15225373                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1442722                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       279334                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2225623                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2157187                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            782901                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.719807                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15069953                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15057136                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9863984                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         28022178                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.700804                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352006                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10354268                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12748840                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6719481                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3561                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       221243                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7678783                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.660268                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.171551                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2919978     38.03%     38.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2180697     28.40%     66.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       865197     11.27%     77.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       435137      5.67%     83.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       405190      5.28%     88.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       187112      2.44%     91.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       202218      2.63%     93.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       103322      1.35%     95.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       379932      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7678783                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10354268                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12748840                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1899249                       # Number of memory references committed
system.switch_cpus2.commit.loads              1162989                       # Number of loads committed
system.switch_cpus2.commit.membars               1774                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1840779                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11484955                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       262876                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       379932                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26767003                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39892688                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3768                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 219226                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10354268                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12748840                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10354268                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.855005                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.855005                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.169583                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.169583                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        68358947                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20876880                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19851766                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3548                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8852954                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3152326                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2567230                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       211285                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1300646                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1221518                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          333807                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9451                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3147115                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17409278                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3152326                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1555325                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3832723                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1134790                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        687439                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1541174                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        89838                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8586813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.508367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.303971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4754090     55.37%     55.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          334407      3.89%     59.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          274051      3.19%     62.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          658220      7.67%     70.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          176786      2.06%     72.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          238718      2.78%     74.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          163741      1.91%     76.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           95869      1.12%     77.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1890931     22.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8586813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.356076                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.966494                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3284892                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       673469                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3685861                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23368                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        919221                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       535717                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          326                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20852034                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1654                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        919221                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3525605                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         104675                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       222081                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3463506                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       351720                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20114302                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          175                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        139954                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       114746                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28119144                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93923657                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93923657                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17285974                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10833166                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4214                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2523                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           985023                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1889980                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       981675                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19905                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       328546                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18998812                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4214                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15077509                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30993                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6523892                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     20113037                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          774                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8586813                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.755891                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895273                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3024189     35.22%     35.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1832968     21.35%     56.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1187158     13.83%     70.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       886403     10.32%     80.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       770026      8.97%     89.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       401953      4.68%     94.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       341814      3.98%     98.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        68153      0.79%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74149      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8586813                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          89304     69.64%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19612     15.29%     84.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19325     15.07%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12530789     83.11%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       210531      1.40%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1685      0.01%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1507183     10.00%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       827321      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15077509                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.703105                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             128242                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008506                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38901066                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25527105                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14693160                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15205751                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        57368                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       744911                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          361                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          191                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       247480                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           78                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        919221                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          56951                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8077                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19003028                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        44673                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1889980                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       981675                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2500                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6550                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          191                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       127905                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       120473                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       248378                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14840922                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1412680                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       236587                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2218987                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2091097                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            806307                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.676381                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14703224                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14693160                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9556765                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27151100                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.659690                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351984                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10129753                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12450664                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6552521                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       214750                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7667592                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.623804                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.143777                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2995250     39.06%     39.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2114798     27.58%     66.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       853920     11.14%     77.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       491592      6.41%     84.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       392000      5.11%     89.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       164320      2.14%     91.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       193147      2.52%     93.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        95752      1.25%     95.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       366813      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7667592                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10129753                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12450664                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1879264                       # Number of memory references committed
system.switch_cpus3.commit.loads              1145069                       # Number of loads committed
system.switch_cpus3.commit.membars               1710                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1785996                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11221923                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       253866                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       366813                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26303795                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38926177                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3236                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 266141                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10129753                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12450664                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10129753                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.873956                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.873956                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.144223                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.144223                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66773844                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20288248                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19232940                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3434                       # number of misc regfile writes
system.l20.replacements                          1913                       # number of replacements
system.l20.tagsinuse                      8190.961303                       # Cycle average of tags in use
system.l20.total_refs                          629510                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10105                       # Sample count of references to valid blocks.
system.l20.avg_refs                         62.296883                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           28.082291                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    38.130354                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   930.264397                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7194.484261                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.003428                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004655                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.113558                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.878233                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999873                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         8468                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   8469                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1889                       # number of Writeback hits
system.l20.Writeback_hits::total                 1889                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         8516                       # number of demand (read+write) hits
system.l20.demand_hits::total                    8517                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         8516                       # number of overall hits
system.l20.overall_hits::total                   8517                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1871                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1913                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1871                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1913                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1871                       # number of overall misses
system.l20.overall_misses::total                 1913                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     11997166                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    303662777                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      315659943                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     11997166                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    303662777                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       315659943                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     11997166                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    303662777                       # number of overall miss cycles
system.l20.overall_miss_latency::total      315659943                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           43                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10339                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10382                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1889                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1889                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           43                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10387                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10430                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           43                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10387                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10430                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.180965                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.184261                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.180129                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.183413                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.180129                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.183413                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 285646.809524                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 162299.720470                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 165007.811291                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 285646.809524                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 162299.720470                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 165007.811291                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 285646.809524                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 162299.720470                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 165007.811291                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 510                       # number of writebacks
system.l20.writebacks::total                      510                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1871                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1913                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1871                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1913                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1871                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1913                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     11520912                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    282369730                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    293890642                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     11520912                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    282369730                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    293890642                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     11520912                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    282369730                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    293890642                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.180965                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.184261                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.180129                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.183413                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.180129                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.183413                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 274307.428571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 150919.150187                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 153628.145321                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 274307.428571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 150919.150187                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 153628.145321                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 274307.428571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 150919.150187                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 153628.145321                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1601                       # number of replacements
system.l21.tagsinuse                      8191.403519                       # Cycle average of tags in use
system.l21.total_refs                          164981                       # Total number of references to valid blocks.
system.l21.sampled_refs                          9793                       # Sample count of references to valid blocks.
system.l21.avg_refs                         16.846829                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          213.195571                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    40.043415                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   809.925158                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7128.239375                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.026025                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.004888                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.098868                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.870146                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999927                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4091                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4094                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1102                       # number of Writeback hits
system.l21.Writeback_hits::total                 1102                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           24                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4115                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4118                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4115                       # number of overall hits
system.l21.overall_hits::total                   4118                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           46                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1557                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1603                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           46                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1557                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1603                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           46                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1557                       # number of overall misses
system.l21.overall_misses::total                 1603                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     15186299                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    214056859                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      229243158                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     15186299                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    214056859                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       229243158                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     15186299                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    214056859                       # number of overall miss cycles
system.l21.overall_miss_latency::total      229243158                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           49                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5648                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5697                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1102                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1102                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           49                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5672                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5721                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           49                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5672                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5721                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.938776                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.275673                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.281376                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.938776                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.274506                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.280196                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.938776                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.274506                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.280196                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 330136.934783                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 137480.320488                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 143008.832190                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 330136.934783                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 137480.320488                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 143008.832190                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 330136.934783                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 137480.320488                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 143008.832190                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 288                       # number of writebacks
system.l21.writebacks::total                      288                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1557                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1603                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1557                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1603                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1557                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1603                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     14647565                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    195544147                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    210191712                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     14647565                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    195544147                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    210191712                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     14647565                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    195544147                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    210191712                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.938776                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.275673                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.281376                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.938776                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.274506                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.280196                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.938776                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.274506                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.280196                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 318425.326087                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 125590.332049                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 131123.962570                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 318425.326087                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 125590.332049                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 131123.962570                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 318425.326087                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 125590.332049                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 131123.962570                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           646                       # number of replacements
system.l22.tagsinuse                      8189.945740                       # Cycle average of tags in use
system.l22.total_refs                          359653                       # Total number of references to valid blocks.
system.l22.sampled_refs                          8838                       # Sample count of references to valid blocks.
system.l22.avg_refs                         40.693935                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          269.939841                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    37.336709                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   310.522041                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7572.147148                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.032952                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.004558                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.037906                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.924334                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999749                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3998                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   4000                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1174                       # number of Writeback hits
system.l22.Writeback_hits::total                 1174                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         4050                       # number of demand (read+write) hits
system.l22.demand_hits::total                    4052                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         4050                       # number of overall hits
system.l22.overall_hits::total                   4052                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          604                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  646                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          604                       # number of demand (read+write) misses
system.l22.demand_misses::total                   646                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          604                       # number of overall misses
system.l22.overall_misses::total                  646                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     14824954                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     99492139                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      114317093                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     14824954                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     99492139                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       114317093                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     14824954                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     99492139                       # number of overall miss cycles
system.l22.overall_miss_latency::total      114317093                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           44                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4602                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4646                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1174                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1174                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           44                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4654                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4698                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           44                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4654                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4698                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.131247                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.139044                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.129781                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.137505                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.129781                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.137505                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 352975.095238                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 164722.084437                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 176961.444272                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 352975.095238                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 164722.084437                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 176961.444272                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 352975.095238                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 164722.084437                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 176961.444272                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 423                       # number of writebacks
system.l22.writebacks::total                      423                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          604                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             646                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          604                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              646                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          604                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             646                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     14344552                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     92616043                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    106960595                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     14344552                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     92616043                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    106960595                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     14344552                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     92616043                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    106960595                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.131247                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.139044                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.129781                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.137505                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.129781                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.137505                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 341536.952381                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 153337.819536                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 165573.676471                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 341536.952381                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 153337.819536                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 165573.676471                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 341536.952381                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 153337.819536                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 165573.676471                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1084                       # number of replacements
system.l23.tagsinuse                      8190.223853                       # Cycle average of tags in use
system.l23.total_refs                          520325                       # Total number of references to valid blocks.
system.l23.sampled_refs                          9275                       # Sample count of references to valid blocks.
system.l23.avg_refs                         56.099730                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          539.198707                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    40.311278                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   542.618453                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          7068.095415                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.065820                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.004921                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.066238                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.862805                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999783                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         4542                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4543                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2688                       # number of Writeback hits
system.l23.Writeback_hits::total                 2688                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         4594                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4595                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         4594                       # number of overall hits
system.l23.overall_hits::total                   4595                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           44                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1039                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1083                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           44                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1040                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1084                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           44                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1040                       # number of overall misses
system.l23.overall_misses::total                 1084                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     13982406                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    153369355                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      167351761                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       128084                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       128084                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     13982406                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    153497439                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       167479845                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     13982406                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    153497439                       # number of overall miss cycles
system.l23.overall_miss_latency::total      167479845                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           45                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5581                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5626                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2688                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2688                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           53                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               53                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           45                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5634                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5679                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           45                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5634                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5679                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.977778                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.186167                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.192499                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.018868                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.018868                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.977778                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.184594                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.190879                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.977778                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.184594                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.190879                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 317781.954545                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 147612.468720                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 154526.095106                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       128084                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       128084                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 317781.954545                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 147593.691346                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 154501.702030                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 317781.954545                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 147593.691346                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 154501.702030                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 720                       # number of writebacks
system.l23.writebacks::total                      720                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1039                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1083                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1040                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1084                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1040                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1084                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     13480608                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    141492091                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    154972699                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       116754                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       116754                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     13480608                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    141608845                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    155089453                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     13480608                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    141608845                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    155089453                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.186167                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.192499                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.018868                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.018868                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.977778                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.184594                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.190879                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.977778                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.184594                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.190879                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 306377.454545                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 136181.030799                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 143095.751616                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       116754                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       116754                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 306377.454545                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 136162.350962                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 143071.451107                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 306377.454545                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 136162.350962                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 143071.451107                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               578.190746                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641993                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1715140.398973                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.069656                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   539.121090                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.062612                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.863976                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.926588                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1633299                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1633299                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1633299                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1633299                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1633299                       # number of overall hits
system.cpu0.icache.overall_hits::total        1633299                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           65                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           65                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           65                       # number of overall misses
system.cpu0.icache.overall_misses::total           65                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     19090130                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     19090130                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     19090130                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     19090130                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     19090130                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     19090130                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1633364                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1633364                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1633364                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1633364                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1633364                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1633364                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 293694.307692                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 293694.307692                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 293694.307692                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 293694.307692                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 293694.307692                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 293694.307692                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           22                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           22                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     12212287                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     12212287                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     12212287                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     12212287                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     12212287                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     12212287                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 284006.674419                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 284006.674419                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 284006.674419                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 284006.674419                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 284006.674419                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 284006.674419                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10387                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174379057                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10643                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16384.389458                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.243704                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.756296                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899389                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100611                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1134251                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1134251                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778473                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778473                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1805                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1805                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1622                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1622                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1912724                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1912724                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1912724                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1912724                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36325                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36325                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          172                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          172                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        36497                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         36497                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        36497                       # number of overall misses
system.cpu0.dcache.overall_misses::total        36497                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1816275481                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1816275481                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6198193                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6198193                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1822473674                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1822473674                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1822473674                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1822473674                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1170576                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1170576                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1949221                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1949221                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1949221                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1949221                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031032                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031032                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000221                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000221                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018724                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018724                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018724                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018724                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 50000.701473                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 50000.701473                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 36036.005814                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36036.005814                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 49934.889827                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49934.889827                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 49934.889827                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49934.889827                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1889                       # number of writebacks
system.cpu0.dcache.writebacks::total             1889                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        25986                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        25986                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          124                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          124                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26110                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26110                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26110                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26110                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10339                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10339                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10387                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10387                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10387                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10387                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    382897615                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    382897615                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       913196                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       913196                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    383810811                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    383810811                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    383810811                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    383810811                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008832                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008832                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005329                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005329                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005329                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005329                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 37034.298772                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 37034.298772                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19024.916667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19024.916667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 36951.074516                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 36951.074516                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 36951.074516                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 36951.074516                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     4                       # number of replacements
system.cpu1.icache.tagsinuse               559.072613                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913285032                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   567                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1610731.978836                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    43.953011                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   515.119601                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.070438                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.825512                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.895950                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1843723                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1843723                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1843723                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1843723                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1843723                       # number of overall hits
system.cpu1.icache.overall_hits::total        1843723                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           58                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           58                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           58                       # number of overall misses
system.cpu1.icache.overall_misses::total           58                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     17747999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     17747999                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     17747999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     17747999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     17747999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     17747999                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1843781                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1843781                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1843781                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1843781                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1843781                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1843781                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 305999.982759                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 305999.982759                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 305999.982759                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 305999.982759                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 305999.982759                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 305999.982759                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           49                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     15419638                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     15419638                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     15419638                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     15419638                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     15419638                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     15419638                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 314686.489796                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 314686.489796                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 314686.489796                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 314686.489796                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 314686.489796                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 314686.489796                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5672                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206885866                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5928                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34899.774966                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   205.417080                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    50.582920                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.802410                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.197590                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2198909                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2198909                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       476203                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        476203                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1181                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1181                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1107                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1107                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2675112                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2675112                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2675112                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2675112                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17433                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17433                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           77                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           77                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        17510                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17510                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        17510                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17510                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1403099683                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1403099683                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2531134                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2531134                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1405630817                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1405630817                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1405630817                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1405630817                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2216342                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2216342                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       476280                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       476280                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1107                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1107                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2692622                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2692622                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2692622                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2692622                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007866                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007866                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000162                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000162                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006503                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006503                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006503                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006503                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 80485.268342                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 80485.268342                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 32871.870130                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32871.870130                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 80275.889035                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80275.889035                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 80275.889035                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80275.889035                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1102                       # number of writebacks
system.cpu1.dcache.writebacks::total             1102                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        11785                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        11785                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           53                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           53                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        11838                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        11838                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        11838                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        11838                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5648                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5648                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5672                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5672                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5672                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5672                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    246032436                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    246032436                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       515003                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       515003                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    246547439                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    246547439                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    246547439                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    246547439                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002106                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002106                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002106                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002106                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 43560.983711                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 43560.983711                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21458.458333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21458.458333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 43467.461037                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 43467.461037                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 43467.461037                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 43467.461037                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               501.198279                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004718359                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1985609.405138                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    39.198279                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.062818                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.803202                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1669796                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1669796                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1669796                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1669796                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1669796                       # number of overall hits
system.cpu2.icache.overall_hits::total        1669796                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           56                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           56                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           56                       # number of overall misses
system.cpu2.icache.overall_misses::total           56                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     19705549                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     19705549                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     19705549                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     19705549                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     19705549                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     19705549                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1669852                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1669852                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1669852                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1669852                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1669852                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1669852                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 351884.803571                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 351884.803571                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 351884.803571                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 351884.803571                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 351884.803571                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 351884.803571                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     14985013                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     14985013                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     14985013                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     14985013                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     14985013                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     14985013                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 340568.477273                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 340568.477273                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 340568.477273                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 340568.477273                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 340568.477273                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 340568.477273                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4654                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153873950                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4910                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              31338.890020                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.508979                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.491021                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.884801                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.115199                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1131475                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1131475                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       732532                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        732532                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1775                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1775                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1774                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1774                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1864007                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1864007                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1864007                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1864007                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11481                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11481                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          165                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11646                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11646                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11646                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11646                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    632879533                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    632879533                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5299538                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5299538                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    638179071                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    638179071                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    638179071                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    638179071                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1142956                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1142956                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       732697                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       732697                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1775                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1775                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1774                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1774                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1875653                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1875653                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1875653                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1875653                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010045                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010045                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000225                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000225                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006209                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006209                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006209                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006209                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 55124.077432                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 55124.077432                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 32118.412121                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 32118.412121                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 54798.134209                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 54798.134209                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 54798.134209                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 54798.134209                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1174                       # number of writebacks
system.cpu2.dcache.writebacks::total             1174                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6879                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6879                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          113                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6992                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6992                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6992                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6992                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4602                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4602                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4654                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4654                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4654                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4654                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    131709125                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    131709125                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1135970                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1135970                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    132845095                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    132845095                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    132845095                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    132845095                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004026                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004026                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002481                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002481                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002481                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002481                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 28619.975011                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 28619.975011                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 21845.576923                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21845.576923                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 28544.283412                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 28544.283412                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 28544.283412                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 28544.283412                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               515.982637                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004757766                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1935949.452794                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    41.982637                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.067280                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.826895                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1541102                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1541102                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1541102                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1541102                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1541102                       # number of overall hits
system.cpu3.icache.overall_hits::total        1541102                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           72                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           72                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           72                       # number of overall misses
system.cpu3.icache.overall_misses::total           72                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     20804055                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     20804055                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     20804055                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     20804055                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     20804055                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     20804055                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1541174                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1541174                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1541174                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1541174                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1541174                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1541174                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000047                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000047                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 288945.208333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 288945.208333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 288945.208333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 288945.208333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 288945.208333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 288945.208333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           27                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           27                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           27                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           45                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           45                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           45                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     14122110                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     14122110                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     14122110                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     14122110                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     14122110                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     14122110                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 313824.666667                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 313824.666667                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 313824.666667                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 313824.666667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 313824.666667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 313824.666667                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5634                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158220371                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5890                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26862.541766                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.670621                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.329379                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.881526                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.118474                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1073170                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1073170                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       730007                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        730007                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1876                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1876                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1717                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1717                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1803177                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1803177                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1803177                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1803177                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14025                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14025                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          578                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          578                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14603                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14603                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14603                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14603                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    806266017                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    806266017                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     61865692                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     61865692                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    868131709                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    868131709                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    868131709                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    868131709                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1087195                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1087195                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       730585                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       730585                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1717                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1717                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1817780                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1817780                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1817780                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1817780                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012900                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012900                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000791                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000791                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008033                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008033                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008033                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008033                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 57487.773048                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 57487.773048                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 107034.069204                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 107034.069204                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 59448.860440                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 59448.860440                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 59448.860440                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 59448.860440                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       328793                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 109597.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2688                       # number of writebacks
system.cpu3.dcache.writebacks::total             2688                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8444                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8444                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          525                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          525                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8969                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8969                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8969                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8969                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5581                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5581                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5634                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5634                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5634                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5634                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    194037233                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    194037233                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1244244                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1244244                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    195281477                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    195281477                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    195281477                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    195281477                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005133                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005133                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003099                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003099                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003099                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003099                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 34767.466941                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 34767.466941                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 23476.301887                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23476.301887                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 34661.249024                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 34661.249024                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 34661.249024                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 34661.249024                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
