

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Wed Feb 21 03:47:09 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.273 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      226|      226| 1.130 us | 1.130 us |  222|  222| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.44>
ST_1 : Operation 9 [2/2] (1.44ns)   --->   "%call_ret1 = call fastcc { i18, i18, i18, i18, i18 } @"gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>"(i2160* %layer1_input_V)"   --->   Operation 9 'call' 'call_ret1' <Predicate = true> <Delay = 1.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.79>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "%call_ret1 = call fastcc { i18, i18, i18, i18, i18 } @"gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>"(i2160* %layer1_input_V)"   --->   Operation 10 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%layer2_out_0_V = extractvalue { i18, i18, i18, i18, i18 } %call_ret1, 0"   --->   Operation 11 'extractvalue' 'layer2_out_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%layer2_out_1_V = extractvalue { i18, i18, i18, i18, i18 } %call_ret1, 1"   --->   Operation 12 'extractvalue' 'layer2_out_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%layer2_out_2_V = extractvalue { i18, i18, i18, i18, i18 } %call_ret1, 2"   --->   Operation 13 'extractvalue' 'layer2_out_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%layer2_out_3_V = extractvalue { i18, i18, i18, i18, i18 } %call_ret1, 3"   --->   Operation 14 'extractvalue' 'layer2_out_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%layer2_out_4_V = extractvalue { i18, i18, i18, i18, i18 } %call_ret1, 4"   --->   Operation 15 'extractvalue' 'layer2_out_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 16 [2/2] (3.79ns)   --->   "%call_ret2 = call fastcc { i18, i18, i18, i18, i18 } @"dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3>"(i18 %layer2_out_0_V, i18 %layer2_out_1_V, i18 %layer2_out_2_V, i18 %layer2_out_3_V, i18 %layer2_out_4_V)" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:45]   --->   Operation 16 'call' 'call_ret2' <Predicate = true> <Delay = 3.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.79>
ST_3 : Operation 17 [1/2] (3.79ns)   --->   "%call_ret2 = call fastcc { i18, i18, i18, i18, i18 } @"dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3>"(i18 %layer2_out_0_V, i18 %layer2_out_1_V, i18 %layer2_out_2_V, i18 %layer2_out_3_V, i18 %layer2_out_4_V)" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:45]   --->   Operation 17 'call' 'call_ret2' <Predicate = true> <Delay = 3.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%layer3_out_0_V = extractvalue { i18, i18, i18, i18, i18 } %call_ret2, 0" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:45]   --->   Operation 18 'extractvalue' 'layer3_out_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%layer3_out_1_V = extractvalue { i18, i18, i18, i18, i18 } %call_ret2, 1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:45]   --->   Operation 19 'extractvalue' 'layer3_out_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%layer3_out_2_V = extractvalue { i18, i18, i18, i18, i18 } %call_ret2, 2" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:45]   --->   Operation 20 'extractvalue' 'layer3_out_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%layer3_out_3_V = extractvalue { i18, i18, i18, i18, i18 } %call_ret2, 3" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:45]   --->   Operation 21 'extractvalue' 'layer3_out_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%layer3_out_4_V = extractvalue { i18, i18, i18, i18, i18 } %call_ret2, 4" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:45]   --->   Operation 22 'extractvalue' 'layer3_out_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 0.96>
ST_4 : Operation 23 [1/1] (0.96ns)   --->   "%call_ret = call fastcc { i17, i17, i17, i17, i17 } @"relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4>"(i18 %layer3_out_0_V, i18 %layer3_out_1_V, i18 %layer3_out_2_V, i18 %layer3_out_3_V, i18 %layer3_out_4_V)" [firmware/myproject.cpp:49]   --->   Operation 23 'call' 'call_ret' <Predicate = true> <Delay = 0.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%layer4_out_0_V = extractvalue { i17, i17, i17, i17, i17 } %call_ret, 0" [firmware/myproject.cpp:49]   --->   Operation 24 'extractvalue' 'layer4_out_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%layer4_out_1_V = extractvalue { i17, i17, i17, i17, i17 } %call_ret, 1" [firmware/myproject.cpp:49]   --->   Operation 25 'extractvalue' 'layer4_out_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%layer4_out_2_V = extractvalue { i17, i17, i17, i17, i17 } %call_ret, 2" [firmware/myproject.cpp:49]   --->   Operation 26 'extractvalue' 'layer4_out_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%layer4_out_3_V = extractvalue { i17, i17, i17, i17, i17 } %call_ret, 3" [firmware/myproject.cpp:49]   --->   Operation 27 'extractvalue' 'layer4_out_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%layer4_out_4_V = extractvalue { i17, i17, i17, i17, i17 } %call_ret, 4" [firmware/myproject.cpp:49]   --->   Operation 28 'extractvalue' 'layer4_out_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 3.79>
ST_5 : Operation 29 [2/2] (3.79ns)   --->   "%layer5_out_0_V = call fastcc i18 @"dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5>"(i17 %layer4_out_0_V, i17 %layer4_out_1_V, i17 %layer4_out_2_V, i17 %layer4_out_3_V, i17 %layer4_out_4_V)" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:53]   --->   Operation 29 'call' 'layer5_out_0_V' <Predicate = true> <Delay = 3.79> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 3.79>
ST_6 : Operation 30 [1/2] (3.79ns)   --->   "%layer5_out_0_V = call fastcc i18 @"dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5>"(i17 %layer4_out_0_V, i17 %layer4_out_1_V, i17 %layer4_out_2_V, i17 %layer4_out_3_V, i17 %layer4_out_4_V)" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:53]   --->   Operation 30 'call' 'layer5_out_0_V' <Predicate = true> <Delay = 3.79> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>

State 7 <SV = 6> <Delay = 4.14>
ST_7 : Operation 31 [2/2] (4.14ns)   --->   "call fastcc void @"sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6>"(i18 %layer5_out_0_V, i18* %layer6_out_0_V)" [firmware/myproject.cpp:55]   --->   Operation 31 'call' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.15>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str9) nounwind" [firmware/myproject.cpp:15]   --->   Operation 32 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %layer6_out_0_V), !map !157"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2160* %layer1_input_V), !map !163"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 35 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2160* %layer1_input_V, [7 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18* %layer6_out_0_V, [7 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind" [firmware/myproject.cpp:14]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/2] (1.15ns)   --->   "call fastcc void @"sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6>"(i18 %layer5_out_0_V, i18* %layer6_out_0_V)" [firmware/myproject.cpp:55]   --->   Operation 38 'call' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:57]   --->   Operation 39 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.44ns
The critical path consists of the following:
	'call' operation ('call_ret1') to 'gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>' [25]  (1.44 ns)

 <State 2>: 3.8ns
The critical path consists of the following:
	'call' operation ('call_ret1') to 'gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>' [25]  (0 ns)
	'call' operation ('call_ret2', firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:45) to 'dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3>' [31]  (3.8 ns)

 <State 3>: 3.8ns
The critical path consists of the following:
	'call' operation ('call_ret2', firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:45) to 'dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3>' [31]  (3.8 ns)

 <State 4>: 0.967ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/myproject.cpp:49) to 'relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4>' [37]  (0.967 ns)

 <State 5>: 3.8ns
The critical path consists of the following:
	'call' operation ('layer5_out[0].V', firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:53) to 'dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5>' [43]  (3.8 ns)

 <State 6>: 3.8ns
The critical path consists of the following:
	'call' operation ('layer5_out[0].V', firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:53) to 'dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5>' [43]  (3.8 ns)

 <State 7>: 4.15ns
The critical path consists of the following:
	'call' operation ('call_ln55', firmware/myproject.cpp:55) to 'sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6>' [44]  (4.15 ns)

 <State 8>: 1.16ns
The critical path consists of the following:
	'call' operation ('call_ln55', firmware/myproject.cpp:55) to 'sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6>' [44]  (1.16 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
