

================================================================
== Vivado HLS Report for 'example'
================================================================
* Date:           Tue May 02 00:10:02 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        proj_axi_stream_no_side_channel_data
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.33|      2.00|        1.67|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   51|   51|   52|   52|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   50|   50|         1|          -|          -|    50|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond)
* FSM state operations: 

 <State 1>: 1.31ns
ST_1: stg_3 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %A) nounwind, !map !0

ST_1: stg_4 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %B) nounwind, !map !6

ST_1: stg_5 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @example_str) nounwind

ST_1: stg_6 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i32* %A, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_7 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i32* %B, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_8 [1/1] 1.31ns
:5  br label %1


 <State 2>: 2.00ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i6 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond [1/1] 1.51ns
:1  %exitcond = icmp eq i6 %i, -14

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

ST_2: i_1 [1/1] 1.40ns
:3  %i_1 = add i6 %i, 1

ST_2: stg_13 [1/1] 0.00ns
:4  br i1 %exitcond, label %3, label %2

ST_2: A_read [1/1] 0.00ns
:0  %A_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %A) nounwind

ST_2: tmp_1 [1/1] 2.00ns
:1  %tmp_1 = add nsw i32 %A_read, 5

ST_2: stg_16 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %B, i32 %tmp_1) nounwind

ST_2: stg_17 [1/1] 0.00ns
:3  br label %1

ST_2: stg_18 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x19a698ca240; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x19a698ccf40; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_3    (specbitsmap      ) [ 000]
stg_4    (specbitsmap      ) [ 000]
stg_5    (spectopmodule    ) [ 000]
stg_6    (specinterface    ) [ 000]
stg_7    (specinterface    ) [ 000]
stg_8    (br               ) [ 011]
i        (phi              ) [ 001]
exitcond (icmp             ) [ 001]
empty    (speclooptripcount) [ 000]
i_1      (add              ) [ 011]
stg_13   (br               ) [ 000]
A_read   (read             ) [ 000]
tmp_1    (add              ) [ 000]
stg_16   (write            ) [ 000]
stg_17   (br               ) [ 011]
stg_18   (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="example_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="A_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/2 "/>
</bind>
</comp>

<comp id="40" class="1004" name="stg_16_write_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="0" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="0" index="2" bw="32" slack="0"/>
<pin id="44" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_16/2 "/>
</bind>
</comp>

<comp id="47" class="1005" name="i_reg_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="6" slack="1"/>
<pin id="49" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="51" class="1004" name="i_phi_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="1" slack="1"/>
<pin id="53" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="54" dir="0" index="2" bw="6" slack="0"/>
<pin id="55" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="56" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="exitcond_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="6" slack="0"/>
<pin id="60" dir="0" index="1" bw="5" slack="0"/>
<pin id="61" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="6" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="4" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="80" class="1005" name="i_1_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="6" slack="0"/>
<pin id="82" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="28" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="45"><net_src comp="32" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="18" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="57"><net_src comp="47" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="62"><net_src comp="51" pin="4"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="20" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="51" pin="4"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="26" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="34" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="30" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="76"><net_src comp="70" pin="2"/><net_sink comp="40" pin=2"/></net>

<net id="83"><net_src comp="64" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="84"><net_src comp="80" pin="1"/><net_sink comp="51" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: B | {2 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_1 : 1
		stg_13 : 2
		stg_16 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |      i_1_fu_64     |    0    |    6    |
|          |     tmp_1_fu_70    |    0    |    32   |
|----------|--------------------|---------|---------|
|   icmp   |   exitcond_fu_58   |    0    |    3    |
|----------|--------------------|---------|---------|
|   read   |  A_read_read_fu_34 |    0    |    0    |
|----------|--------------------|---------|---------|
|   write  | stg_16_write_fu_40 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    41   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+----------+--------+
|          |   FF   |
+----------+--------+
|i_1_reg_80|    6   |
| i_reg_47 |    6   |
+----------+--------+
|   Total  |   12   |
+----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   41   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   12   |    -   |
+-----------+--------+--------+
|   Total   |   12   |   41   |
+-----------+--------+--------+
