<profile>

<section name = "Vitis HLS Report for 'Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc'" level="0">
<item name = "Date">Fri Oct 15 15:54:58 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)</item>
<item name = "Project">zynq_lab_2_2020_be</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.254 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">127, 127, 1.270 us, 1.270 us, 127, 127, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 6129, -</column>
<column name="Register">-, -, 129, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 11, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">680, 129, 1, 129</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="twid_rom_M_imag_V_address0">680, 129, 8, 1032</column>
<column name="twid_rom_M_imag_V_address1">680, 129, 8, 1032</column>
<column name="twid_rom_M_imag_V_d0">680, 129, 16, 2064</column>
<column name="twid_rom_M_imag_V_d1">680, 129, 16, 2064</column>
<column name="twid_rom_M_real_V_address0">680, 129, 8, 1032</column>
<column name="twid_rom_M_real_V_address1">680, 129, 8, 1032</column>
<column name="twid_rom_M_real_V_d0">680, 129, 15, 1935</column>
<column name="twid_rom_M_real_V_d1">680, 129, 15, 1935</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">128, 0, 128, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Block__ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i125_proc, return value</column>
<column name="twid_rom_M_real_V_address0">out, 8, ap_memory, twid_rom_M_real_V, array</column>
<column name="twid_rom_M_real_V_ce0">out, 1, ap_memory, twid_rom_M_real_V, array</column>
<column name="twid_rom_M_real_V_we0">out, 1, ap_memory, twid_rom_M_real_V, array</column>
<column name="twid_rom_M_real_V_d0">out, 15, ap_memory, twid_rom_M_real_V, array</column>
<column name="twid_rom_M_real_V_address1">out, 8, ap_memory, twid_rom_M_real_V, array</column>
<column name="twid_rom_M_real_V_ce1">out, 1, ap_memory, twid_rom_M_real_V, array</column>
<column name="twid_rom_M_real_V_we1">out, 1, ap_memory, twid_rom_M_real_V, array</column>
<column name="twid_rom_M_real_V_d1">out, 15, ap_memory, twid_rom_M_real_V, array</column>
<column name="twid_rom_M_imag_V_address0">out, 8, ap_memory, twid_rom_M_imag_V, array</column>
<column name="twid_rom_M_imag_V_ce0">out, 1, ap_memory, twid_rom_M_imag_V, array</column>
<column name="twid_rom_M_imag_V_we0">out, 1, ap_memory, twid_rom_M_imag_V, array</column>
<column name="twid_rom_M_imag_V_d0">out, 16, ap_memory, twid_rom_M_imag_V, array</column>
<column name="twid_rom_M_imag_V_address1">out, 8, ap_memory, twid_rom_M_imag_V, array</column>
<column name="twid_rom_M_imag_V_ce1">out, 1, ap_memory, twid_rom_M_imag_V, array</column>
<column name="twid_rom_M_imag_V_we1">out, 1, ap_memory, twid_rom_M_imag_V, array</column>
<column name="twid_rom_M_imag_V_d1">out, 16, ap_memory, twid_rom_M_imag_V, array</column>
</table>
</item>
</section>
</profile>
