// Seed: 3474564382
program module_0 (
    input supply1 id_0
);
  wand id_2, id_3, id_4, id_5, id_6;
  wire [1 : -1] id_7, id_8, id_9, id_10;
  logic id_11;
  ;
  module_2 modCall_1 (
      id_2,
      id_7,
      id_10,
      id_9,
      id_7,
      id_10,
      id_11,
      id_8,
      id_3
  );
  assign id_4 = -1'b0;
endprogram
module module_1 (
    input supply1 id_0
);
  wire id_2;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
  wire id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout supply0 id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always @(id_8) $clog2(78);
  ;
  assign id_5 = 1;
  wire id_10;
endmodule
