<root><simulation><result_generated_time />2023-05-17 18:54:20<layer><layer_spec />{'B': 1, 'K': 128, 'C': 512, 'OY': 5, 'OX': 5, 'IY': 5, 'IX': 5, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />1638400<total_data_size_element />{'W': 65536, 'I': 12800, 'O': 3200}<total_data_reuse />{'W': 25, 'I': 128.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_4', 'K_8']}, {'Row': ['C_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />56</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [512, 1, 1], 'O': [2, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 16), ('K', 2)], [('C', 32)]], [], []]<I />[[[('K', 2)], []], [[('C', 16)], [('C', 32)]], [], []]<O />[[[('C', 16)], [('C', 32)]], [[('K', 2)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 5), ('OY', 5), ('K', 2)], [('K', 32)], []]<I />[[('OX', 5), ('OY', 5), ('K', 2), ('K', 32)], [], []]<O />[[('OX', 5), ('OY', 5)], [('K', 2), ('K', 32)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 25, 1, 1], 'I': [2.0, 64.0, 1.0, 1.0], 'O': [512.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 524288, 524288], 'I': [200, 102400, 102400], 'O': [200, 25600, 25600], 'O_partial': [0, 0, 0], 'O_final': [200, 25600, 25600]}<actual_mem_utilization_individual />{'W': [0.03, 0.02, 0.0], 'I': [0.39, 0.0, 0.0], 'O': [0.39, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.02, 0.0], 'I': [0.39, 0.02, 0.0], 'O': [0.39, 0.02, 0.0]}<effective_mem_size_bit />{'W': [8, 16384, 524288], 'I': [200, 102400, 102400], 'O': [40, 12800, 25600], 'O_partial': [0, 0, 0], 'O_final': [40, 12800, 25600]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 512, 1, 1], 'O': [1024, 2, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [512, 512, 1, 1], 'O': [2, 2, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [512.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[65536, 65536], [65536, 65536], [65536, 0]]<I />[[819200, 12800], [12800, 12800], [12800, 0]]<O />[[(0, 3200), (3200, 0)], [(0, 3200), (3200, 0)], [(0, 3200), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 3200), (3200, 0)], [(0, 3200), (3200, 0)], [(0, 3200), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[8192, 8192], [1024, 1024], [256, 0]]<I />[[102400, 1600], [200, 200], [50, 0]]<O />[[(0, 400), (400, 0)], [(0, 50), (50, 0)], [(0, 12), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 400], [400, 0]), ([0, 50], [50, 0]), ([0, 12], [0, 0])]</mem_access_count_word><mac_count><active />1638400<idle />0</mac_count></basic_info><energy><total_energy />3582260.1<mem_energy_breakdown><W />[5.7, 202.9, 341.0]<I />[35.0, 39.6, 66.6]<O />[0.3, 9.9, 16.6]</mem_energy_breakdown><MAC_energy><active_MAC />3581542.4<idle_MAC />0.0<total />3581542.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5602<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.5602<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />2856<latency_cycle_without_data_loading />1600<ideal_computing_cycle />1600<data_loading><load_cycle_total />1256<load_cycle_individual />{'W': [32, 1024, 0], 'I': [200, 200, 0]}<load_cycle_combined />{'W': 1024, 'I': 201}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-1599], [-1550, -558], [-1600, -1600]], 'I': [[-1599], [-1600, -1600], [-1600, -1600]], 'O': [[-1600], [-1408, -1536], [-1550, -1588]]}<mem_stall_cycle_shared />{'W': [[-1599], [-1550, 0], [0, 0]], 'I': [[-1599], [-1600, 0], [0, 0]], 'O': [[-1600], [-1408, -1536], [-1550, -1588]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 524288, 524288], 'I': [200, 102400, 102400], 'O': [200, 25600, 25600], 'O_partial': [0, 0, 0], 'O_final': [200, 25600, 25600]}<data_size_each_level_total />{'W': [16384, 524288, 524288], 'I': [102400, 102400, 102400], 'O': [400, 25600, 25600]}<loop_cycles_each_level />{'W': [50, 1600, 1600], 'I': [1600, 1600, 1600], 'O': [25, 1600, 1600]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [64, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.3], [327.7, 327.7], [327.7, 327.7]], 'I': [[8.0, 0.1], [64.0, 64.0], [64.0, 64.0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 16.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.3], [327.7, 327.7], [327.7, 327.7]], 'I': [[8.0, 8.0], [4096.0, 64.0], [64.0, 64.0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 16.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.3], [327.7, 327.7], [327.7, 0]], 'I': [[8.0, 0.1], [64.0, 64.0], [64.0, 0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.3], [407.7, 407.7], [391.7, 16.0]], 'I': [[8.0, 0.1], [407.7, 407.7], [391.7, 16.0]], 'O': [[8.0, 8.0], [407.7, 407.7], [391.7, 16.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 1600], [50, 50, 32], [1600, 1600, 1]], 'I': [[1, 1, 1600], [1600, 1600, 1], [1600, 1600, 1]], 'O': [[1, 1, 1600], [25, 25, 64], [1600, 1600, 1]]}<trans_time_real />{'W': [[0, 1, 1600], [[0, 50, 32], [32, 50, 32]], [[1024, 1600, 1], [256, 1600, 1]]], 'I': [[0, 1, 1600], [[3, 1600, 1], [200, 1600, 1]], [[200, 1600, 1], [50, 1600, 1]]], 'O': [[0, 1, 1600], [[3, 25, 64], [1, 25, 64]], [[50, 1600, 1], [12, 1600, 1]]]}<single_stall_cycle />{'W': [[-1], [-50, -18], [-576, -1344]], 'I': [[-1], [-1597, -1400], [-1400, -1550]], 'O': [[-1], [-22, -24], [-1550, -1588]]}<single_stall_count />{'W': [1599, 31, 0], 'I': [1599, 0, 0], 'O': [1600, 64, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [50, 0]}, 1: {'W': [992, 0], 'I': [0, 0], 'O': [192, 50]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1600, -1600], [-1550, -1600]], 1: [[-608, -1600], [-1408, -1550]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.4<mem_area />121.4<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>