{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714743441007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714743441007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 19:07:20 2024 " "Processing started: Fri May 03 19:07:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714743441007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743441007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES_Enc_Nios -c AES_Enc_Nios " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES_Enc_Nios -c AES_Enc_Nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743441007 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714743441368 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714743441368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file convert_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex " "Found entity 1: convert_hex" {  } { { "convert_hex.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/convert_hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_enc_core/synthesis/aes_enc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_enc_core/synthesis/aes_enc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_enc_core " "Found entity 1: aes_enc_core" {  } { { "aes_enc_core/synthesis/aes_enc_core.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/aes_enc_core.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_enc_core/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_enc_core/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "aes_enc_core/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_enc_core/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_enc_core/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "aes_enc_core/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_enc_core/synthesis/submodules/aes_enc_core_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file aes_enc_core/synthesis/submodules/aes_enc_core_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aes_enc_core_irq_mapper " "Found entity 1: aes_enc_core_irq_mapper" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_irq_mapper.sv" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_enc_core_mm_interconnect_0 " "Found entity 1: aes_enc_core_mm_interconnect_0" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_enc_core_mm_interconnect_0_avalon_st_adapter " "Found entity 1: aes_enc_core_mm_interconnect_0_avalon_st_adapter" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aes_enc_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: aes_enc_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aes_enc_core_mm_interconnect_0_rsp_mux " "Found entity 1: aes_enc_core_mm_interconnect_0_rsp_mux" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_enc_core/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file aes_enc_core/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "aes_enc_core/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448609 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "aes_enc_core/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aes_enc_core_mm_interconnect_0_rsp_demux " "Found entity 1: aes_enc_core_mm_interconnect_0_rsp_demux" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aes_enc_core_mm_interconnect_0_cmd_mux " "Found entity 1: aes_enc_core_mm_interconnect_0_cmd_mux" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aes_enc_core_mm_interconnect_0_cmd_demux " "Found entity 1: aes_enc_core_mm_interconnect_0_cmd_demux" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448625 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel aes_enc_core_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at aes_enc_core_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_router_002.sv" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714743448625 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel aes_enc_core_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at aes_enc_core_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_router_002.sv" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714743448625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aes_enc_core_mm_interconnect_0_router_002_default_decode " "Found entity 1: aes_enc_core_mm_interconnect_0_router_002_default_decode" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_router_002.sv" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448625 ""} { "Info" "ISGN_ENTITY_NAME" "2 aes_enc_core_mm_interconnect_0_router_002 " "Found entity 2: aes_enc_core_mm_interconnect_0_router_002" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_router_002.sv" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448625 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel aes_enc_core_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at aes_enc_core_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_router.sv" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714743448625 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel aes_enc_core_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at aes_enc_core_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_router.sv" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714743448625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aes_enc_core_mm_interconnect_0_router_default_decode " "Found entity 1: aes_enc_core_mm_interconnect_0_router_default_decode" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_router.sv" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448625 ""} { "Info" "ISGN_ENTITY_NAME" "2 aes_enc_core_mm_interconnect_0_router " "Found entity 2: aes_enc_core_mm_interconnect_0_router" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_router.sv" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_enc_core/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_enc_core/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "aes_enc_core/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_enc_core/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file aes_enc_core/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "aes_enc_core/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_enc_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file aes_enc_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "aes_enc_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_enc_core/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file aes_enc_core/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "aes_enc_core/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_enc_core/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file aes_enc_core/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "aes_enc_core/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_enc_core/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file aes_enc_core/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "aes_enc_core/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_enc_core/synthesis/submodules/reg32_avalon_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_enc_core/synthesis/submodules/reg32_avalon_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32_avalon_interface " "Found entity 1: reg32_avalon_interface" {  } { { "aes_enc_core/synthesis/submodules/reg32_avalon_interface.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/reg32_avalon_interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_enc_core/synthesis/submodules/aes_enc_core_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_enc_core/synthesis/submodules/aes_enc_core_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_enc_core_onchip_memory2_0 " "Found entity 1: aes_enc_core_onchip_memory2_0" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_onchip_memory2_0.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_enc_core_nios2_gen2_0 " "Found entity 1: aes_enc_core_nios2_gen2_0" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_enc_core_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: aes_enc_core_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448640 ""} { "Info" "ISGN_ENTITY_NAME" "2 aes_enc_core_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: aes_enc_core_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448640 ""} { "Info" "ISGN_ENTITY_NAME" "3 aes_enc_core_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: aes_enc_core_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448640 ""} { "Info" "ISGN_ENTITY_NAME" "4 aes_enc_core_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: aes_enc_core_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448640 ""} { "Info" "ISGN_ENTITY_NAME" "5 aes_enc_core_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: aes_enc_core_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448640 ""} { "Info" "ISGN_ENTITY_NAME" "6 aes_enc_core_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: aes_enc_core_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448640 ""} { "Info" "ISGN_ENTITY_NAME" "7 aes_enc_core_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: aes_enc_core_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448640 ""} { "Info" "ISGN_ENTITY_NAME" "8 aes_enc_core_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: aes_enc_core_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448640 ""} { "Info" "ISGN_ENTITY_NAME" "9 aes_enc_core_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: aes_enc_core_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448640 ""} { "Info" "ISGN_ENTITY_NAME" "10 aes_enc_core_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: aes_enc_core_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448640 ""} { "Info" "ISGN_ENTITY_NAME" "11 aes_enc_core_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: aes_enc_core_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448640 ""} { "Info" "ISGN_ENTITY_NAME" "12 aes_enc_core_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: aes_enc_core_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448640 ""} { "Info" "ISGN_ENTITY_NAME" "13 aes_enc_core_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: aes_enc_core_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448640 ""} { "Info" "ISGN_ENTITY_NAME" "14 aes_enc_core_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: aes_enc_core_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448640 ""} { "Info" "ISGN_ENTITY_NAME" "15 aes_enc_core_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: aes_enc_core_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448640 ""} { "Info" "ISGN_ENTITY_NAME" "16 aes_enc_core_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: aes_enc_core_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448640 ""} { "Info" "ISGN_ENTITY_NAME" "17 aes_enc_core_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: aes_enc_core_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448640 ""} { "Info" "ISGN_ENTITY_NAME" "18 aes_enc_core_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: aes_enc_core_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448640 ""} { "Info" "ISGN_ENTITY_NAME" "19 aes_enc_core_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: aes_enc_core_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448640 ""} { "Info" "ISGN_ENTITY_NAME" "20 aes_enc_core_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: aes_enc_core_nios2_gen2_0_cpu_nios2_oci" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448640 ""} { "Info" "ISGN_ENTITY_NAME" "21 aes_enc_core_nios2_gen2_0_cpu " "Found entity 21: aes_enc_core_nios2_gen2_0_cpu" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_enc_core_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: aes_enc_core_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_enc_core_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: aes_enc_core_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_enc_core_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: aes_enc_core_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_enc_core_nios2_gen2_0_cpu_test_bench " "Found entity 1: aes_enc_core_nios2_gen2_0_cpu_test_bench" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_enc_core/synthesis/submodules/aes_enc_core_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file aes_enc_core/synthesis/submodules/aes_enc_core_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_enc_core_jtag_uart_0_sim_scfifo_w " "Found entity 1: aes_enc_core_jtag_uart_0_sim_scfifo_w" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_jtag_uart_0.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448656 ""} { "Info" "ISGN_ENTITY_NAME" "2 aes_enc_core_jtag_uart_0_scfifo_w " "Found entity 2: aes_enc_core_jtag_uart_0_scfifo_w" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_jtag_uart_0.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448656 ""} { "Info" "ISGN_ENTITY_NAME" "3 aes_enc_core_jtag_uart_0_sim_scfifo_r " "Found entity 3: aes_enc_core_jtag_uart_0_sim_scfifo_r" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_jtag_uart_0.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448656 ""} { "Info" "ISGN_ENTITY_NAME" "4 aes_enc_core_jtag_uart_0_scfifo_r " "Found entity 4: aes_enc_core_jtag_uart_0_scfifo_r" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_jtag_uart_0.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448656 ""} { "Info" "ISGN_ENTITY_NAME" "5 aes_enc_core_jtag_uart_0 " "Found entity 5: aes_enc_core_jtag_uart_0" {  } { { "aes_enc_core/synthesis/submodules/aes_enc_core_jtag_uart_0.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/aes_enc_core_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "queue.v 1 1 " "Found 1 design units, including 1 entities, in source file queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 queue " "Found entity 1: queue" {  } { { "queue.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/queue.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subword.v 1 1 " "Found 1 design units, including 1 entities, in source file subword.v" { { "Info" "ISGN_ENTITY_NAME" "1 subWord " "Found entity 1: subWord" {  } { { "subWord.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/subWord.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbytes.v 1 1 " "Found 1 design units, including 1 entities, in source file subbytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 subBytes " "Found entity 1: subBytes" {  } { { "subBytes.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/subBytes.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftrows.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftrows.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRows " "Found entity 1: shiftRows" {  } { { "shiftRows.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/shiftRows.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_box_maker.v 1 1 " "Found 1 design units, including 1 entities, in source file s_box_maker.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_box_maker " "Found entity 1: s_box_maker" {  } { { "s_box_maker.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/s_box_maker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_box.v 1 1 " "Found 1 design units, including 1 entities, in source file s_box.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_box " "Found entity 1: s_box" {  } { { "s_box.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/s_box.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixcolumns.v 1 1 " "Found 1 design units, including 1 entities, in source file mixcolumns.v" { { "Info" "ISGN_ENTITY_NAME" "1 mixColumns " "Found entity 1: mixColumns" {  } { { "mixColumns.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/mixColumns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyexpansion.v 1 1 " "Found 1 design units, including 1 entities, in source file keyexpansion.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyExpansion " "Found entity 1: keyExpansion" {  } { { "keyExpansion.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/keyExpansion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_round.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_round.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_round " "Found entity 1: AES_round" {  } { { "AES_round.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/AES_round.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_pipe_enc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_pipe_enc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_Pipe_Enc_tb " "Found entity 1: AES_Pipe_Enc_tb" {  } { { "AES_Pipe_Enc_tb.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/AES_Pipe_Enc_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_pipe_enc.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_pipe_enc.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_Pipe_Enc " "Found entity 1: AES_Pipe_Enc" {  } { { "AES_Pipe_Enc.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/AES_Pipe_Enc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_last_round.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_last_round.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_last_round " "Found entity 1: AES_last_round" {  } { { "AES_last_round.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/AES_last_round.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_enc_nios_core.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_enc_nios_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_Enc_Nios_Core " "Found entity 1: AES_Enc_Nios_Core" {  } { { "AES_Enc_Nios_Core.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/AES_Enc_Nios_Core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_cipher_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_cipher_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_Cipher_tb " "Found entity 1: AES_Cipher_tb" {  } { { "AES_Cipher_tb.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/AES_Cipher_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_cipher.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_cipher.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_Cipher " "Found entity 1: AES_Cipher" {  } { { "AES_Cipher.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/AES_Cipher.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addroundkey.v 1 1 " "Found 1 design units, including 1 entities, in source file addroundkey.v" { { "Info" "ISGN_ENTITY_NAME" "1 addRoundKey " "Found entity 1: addRoundKey" {  } { { "addRoundKey.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/addRoundKey.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_box_asic.v 1 1 " "Found 1 design units, including 1 entities, in source file s_box_asic.v" { { "Info" "ISGN_ENTITY_NAME" "1 s_box_asic " "Found entity 1: s_box_asic" {  } { { "s_box_asic.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/s_box_asic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbytes_asic.v 1 1 " "Found 1 design units, including 1 entities, in source file subbytes_asic.v" { { "Info" "ISGN_ENTITY_NAME" "1 subBytes_asic " "Found entity 1: subBytes_asic" {  } { { "subBytes_asic.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/subBytes_asic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714743448671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448671 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ready_for_inp reg32_avalon_interface.v(90) " "Verilog HDL Implicit Net warning at reg32_avalon_interface.v(90): created implicit net for \"ready_for_inp\"" {  } { { "aes_enc_core/synthesis/submodules/reg32_avalon_interface.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/aes_enc_core/synthesis/submodules/reg32_avalon_interface.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714743448671 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "subBytes_asic " "Elaborating entity \"subBytes_asic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714743448734 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start subBytes_asic.v(65) " "Verilog HDL Always Construct warning at subBytes_asic.v(65): inferring latch(es) for variable \"start\", which holds its previous value in one or more paths through the always construct" {  } { { "subBytes_asic.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/subBytes_asic.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714743448734 "|subBytes_asic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start subBytes_asic.v(69) " "Inferred latch for \"start\" at subBytes_asic.v(69)" {  } { { "subBytes_asic.v" "" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/subBytes_asic.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743448734 "|subBytes_asic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_box_maker s_box_maker:design_s_box_maker " "Elaborating entity \"s_box_maker\" for hierarchy \"s_box_maker:design_s_box_maker\"" {  } { { "subBytes_asic.v" "design_s_box_maker" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/subBytes_asic.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714743448750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_box_asic s_box_asic:sub_Bytes\[0\].sbox0 " "Elaborating entity \"s_box_asic\" for hierarchy \"s_box_asic:sub_Bytes\[0\].sbox0\"" {  } { { "subBytes_asic.v" "sub_Bytes\[0\].sbox0" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/subBytes_asic.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714743448750 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "s_box_asic:sub_Bytes\[3\].sbox0\|memblock " "RAM logic \"s_box_asic:sub_Bytes\[3\].sbox0\|memblock\" is uninferred due to asynchronous read logic" {  } { { "s_box_asic.v" "memblock" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/s_box_asic.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714743448931 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "s_box_asic:sub_Bytes\[2\].sbox0\|memblock " "RAM logic \"s_box_asic:sub_Bytes\[2\].sbox0\|memblock\" is uninferred due to asynchronous read logic" {  } { { "s_box_asic.v" "memblock" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/s_box_asic.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714743448931 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "s_box_asic:sub_Bytes\[1\].sbox0\|memblock " "RAM logic \"s_box_asic:sub_Bytes\[1\].sbox0\|memblock\" is uninferred due to asynchronous read logic" {  } { { "s_box_asic.v" "memblock" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/s_box_asic.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714743448931 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "s_box_asic:sub_Bytes\[0\].sbox0\|memblock " "RAM logic \"s_box_asic:sub_Bytes\[0\].sbox0\|memblock\" is uninferred due to asynchronous read logic" {  } { { "s_box_asic.v" "memblock" { Text "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/s_box_asic.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714743448931 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1714743448931 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714743452224 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "aes_enc_core 19 " "Ignored 19 assignments for entity \"aes_enc_core\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1714743460047 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "aes_enc_core_irq_mapper 14 " "Ignored 14 assignments for entity \"aes_enc_core_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1714743460047 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "aes_enc_core_jtag_uart_0 24 " "Ignored 24 assignments for entity \"aes_enc_core_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1714743460047 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "aes_enc_core_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"aes_enc_core_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1714743460047 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "aes_enc_core_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"aes_enc_core_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1714743460047 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "aes_enc_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"aes_enc_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1714743460047 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "aes_enc_core_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"aes_enc_core_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1714743460047 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "aes_enc_core_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"aes_enc_core_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1714743460047 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "aes_enc_core_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"aes_enc_core_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1714743460047 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "aes_enc_core_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"aes_enc_core_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1714743460047 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "aes_enc_core_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"aes_enc_core_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1714743460047 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "aes_enc_core_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"aes_enc_core_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1714743460047 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "aes_enc_core_nios2_gen2_0 149 " "Ignored 149 assignments for entity \"aes_enc_core_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1714743460047 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "aes_enc_core_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"aes_enc_core_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1714743460047 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "aes_enc_core_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"aes_enc_core_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1714743460047 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1714743460047 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1714743460047 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1714743460047 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1714743460047 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1714743460047 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1714743460047 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/output_files/AES_Enc_Nios.map.smsg " "Generated suppressed messages file D:/IIT-B/Academics/Sem-2/VLSI-Design-Lab/Course_Project/FINAL/AES_Enc/output_files/AES_Enc_Nios.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743460078 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714743461396 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714743461396 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15506 " "Implemented 15506 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "131 " "Implemented 131 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714743461836 ""} { "Info" "ICUT_CUT_TM_OPINS" "130 " "Implemented 130 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714743461836 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15245 " "Implemented 15245 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714743461836 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714743461836 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714743461851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 19:07:41 2024 " "Processing ended: Fri May 03 19:07:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714743461851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714743461851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714743461851 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714743461851 ""}
