                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ISO C Compiler 
                              3 ; Version 4.2.14 #0 (Linux)
                              4 ;--------------------------------------------------------
                              5 	.module _rrulonglong
                              6 	.optsdcc -mhc08
                              7 	
                              8 	.area HOME    (CODE)
                              9 	.area GSINIT0 (CODE)
                             10 	.area GSINIT  (CODE)
                             11 	.area GSFINAL (CODE)
                             12 	.area CSEG    (CODE)
                             13 	.area XINIT   (CODE)
                             14 	.area CONST   (CODE)
                             15 	.area DSEG    (PAG)
                             16 	.area OSEG    (PAG, OVR)
                             17 	.area XSEG
                             18 	.area XISEG
                             19 ;--------------------------------------------------------
                             20 ; Public variables in this module
                             21 ;--------------------------------------------------------
                             22 	.globl __rrulonglong_PARM_2
                             23 	.globl __rrulonglong_PARM_1
                             24 	.globl __rrulonglong
                             25 ;--------------------------------------------------------
                             26 ; ram data
                             27 ;--------------------------------------------------------
                             28 	.area DSEG    (PAG)
                             29 ;--------------------------------------------------------
                             30 ; overlayable items in ram
                             31 ;--------------------------------------------------------
                             32 	.area	OSEG    (PAG, OVR)
   0000                      33 __rrulonglong_sloc0_1_0:
   0000                      34 	.ds 4
   0004                      35 __rrulonglong_sloc1_1_0:
   0004                      36 	.ds 4
                             37 ;--------------------------------------------------------
                             38 ; absolute ram data
                             39 ;--------------------------------------------------------
                             40 	.area IABS    (ABS)
                             41 	.area IABS    (ABS)
                             42 ;--------------------------------------------------------
                             43 ; absolute external ram data
                             44 ;--------------------------------------------------------
                             45 	.area XABS    (ABS)
                             46 ;--------------------------------------------------------
                             47 ; initialized external ram data
                             48 ;--------------------------------------------------------
                             49 	.area XISEG
                             50 ;--------------------------------------------------------
                             51 ; extended address mode data
                             52 ;--------------------------------------------------------
                             53 	.area XSEG
   0000                      54 __rrulonglong_PARM_1:
   0000                      55 	.ds 8
   0008                      56 __rrulonglong_PARM_2:
   0008                      57 	.ds 1
                             58 ;--------------------------------------------------------
                             59 ; global & static initialisations
                             60 ;--------------------------------------------------------
                             61 	.area HOME    (CODE)
                             62 	.area GSINIT  (CODE)
                             63 	.area GSFINAL (CODE)
                             64 	.area GSINIT  (CODE)
                             65 ;--------------------------------------------------------
                             66 ; Home
                             67 ;--------------------------------------------------------
                             68 	.area HOME    (CODE)
                             69 	.area HOME    (CODE)
                             70 ;--------------------------------------------------------
                             71 ; code
                             72 ;--------------------------------------------------------
                             73 	.area CSEG    (CODE)
                             74 ;------------------------------------------------------------
                             75 ;Allocation info for local variables in function '_rrulonglong'
                             76 ;------------------------------------------------------------
                             77 ;l                         Allocated with name '__rrulonglong_PARM_1'
                             78 ;s                         Allocated with name '__rrulonglong_PARM_2'
                             79 ;top                       Allocated to registers 
                             80 ;middle                    Allocated to registers 
                             81 ;bottom                    Allocated to registers 
                             82 ;b                         Allocated to registers 
                             83 ;sloc0                     Allocated with name '__rrulonglong_sloc0_1_0'
                             84 ;sloc1                     Allocated with name '__rrulonglong_sloc1_1_0'
                             85 ;------------------------------------------------------------
                             86 ;../_rrulonglong.c:41: unsigned long long _rrulonglong(unsigned long long l, char s) __SDCC_NONBANKED
                             87 ;	-----------------------------------------
                             88 ;	 function _rrulonglong
                             89 ;	-----------------------------------------
                             90 ;	Register assignment is optimal.
                             91 ;	Stack space usage: 0 bytes.
   0000                      92 __rrulonglong:
                             93 ;../_rrulonglong.c:43: uint32_t *const top = (uint32_t *)((char *)(&l) + 0);
                             94 ;../_rrulonglong.c:44: uint32_t *const middle = (uint16_t *)((char *)(&l) + 2);
                             95 ;../_rrulonglong.c:45: uint32_t *const bottom = (uint32_t *)((char *)(&l) + 4);
                             96 ;../_rrulonglong.c:46: uint16_t *const b = (uint16_t *)(&l);
                             97 ;../_rrulonglong.c:56: (*bottom) >>= s;
   0000                      98 00103$:
                             99 ;../_rrulonglong.c:48: for(;s >= 16; s -= 16)
   0000 C6r00r08      [ 4]  100 	lda	__rrulonglong_PARM_2
   0003 A1 10         [ 2]  101 	cmp	#0x10
   0005 25 35         [ 3]  102 	bcs	00101$
                            103 ;../_rrulonglong.c:50: b[3] = b[2];
   0007 CEr00r04      [ 4]  104 	ldx	(__rrulonglong_PARM_1 + 0x0004)
   000A C6r00r05      [ 4]  105 	lda	((__rrulonglong_PARM_1 + 0x0004) + 1)
   000D CFr00r06      [ 4]  106 	stx	(__rrulonglong_PARM_1 + 0x0006)
   0010 C7r00r07      [ 4]  107 	sta	((__rrulonglong_PARM_1 + 0x0006) + 1)
                            108 ;../_rrulonglong.c:51: b[2] = b[1];
   0013 CEr00r02      [ 4]  109 	ldx	(__rrulonglong_PARM_1 + 0x0002)
   0016 C6r00r03      [ 4]  110 	lda	((__rrulonglong_PARM_1 + 0x0002) + 1)
   0019 CFr00r04      [ 4]  111 	stx	(__rrulonglong_PARM_1 + 0x0004)
   001C C7r00r05      [ 4]  112 	sta	((__rrulonglong_PARM_1 + 0x0004) + 1)
                            113 ;../_rrulonglong.c:52: b[1] = b[0];
   001F CEr00r00      [ 4]  114 	ldx	__rrulonglong_PARM_1
   0022 C6r00r01      [ 4]  115 	lda	(__rrulonglong_PARM_1 + 1)
   0025 CFr00r02      [ 4]  116 	stx	(__rrulonglong_PARM_1 + 0x0002)
   0028 C7r00r03      [ 4]  117 	sta	((__rrulonglong_PARM_1 + 0x0002) + 1)
                            118 ;../_rrulonglong.c:53: b[0] = 0x000000;
   002B 4F            [ 1]  119 	clra
   002C C7r00r00      [ 4]  120 	sta	__rrulonglong_PARM_1
   002F C7r00r01      [ 4]  121 	sta	(__rrulonglong_PARM_1 + 1)
                            122 ;../_rrulonglong.c:48: for(;s >= 16; s -= 16)
   0032 C6r00r08      [ 4]  123 	lda	__rrulonglong_PARM_2
   0035 A0 10         [ 2]  124 	sub	#0x10
   0037 C7r00r08      [ 4]  125 	sta	__rrulonglong_PARM_2
   003A 20 C4         [ 3]  126 	bra	00103$
   003C                     127 00101$:
                            128 ;../_rrulonglong.c:56: (*bottom) >>= s;
   003C C6r00r04      [ 4]  129 	lda	(__rrulonglong_PARM_1 + 0x0004)
   003F B7*00         [ 3]  130 	sta	*__rrulonglong_sloc0_1_0
   0041 C6r00r05      [ 4]  131 	lda	((__rrulonglong_PARM_1 + 0x0004) + 1)
   0044 B7*01         [ 3]  132 	sta	*(__rrulonglong_sloc0_1_0 + 1)
   0046 C6r00r06      [ 4]  133 	lda	((__rrulonglong_PARM_1 + 0x0004) + 2)
   0049 B7*02         [ 3]  134 	sta	*(__rrulonglong_sloc0_1_0 + 2)
   004B C6r00r07      [ 4]  135 	lda	((__rrulonglong_PARM_1 + 0x0004) + 3)
   004E B7*03         [ 3]  136 	sta	*(__rrulonglong_sloc0_1_0 + 3)
   0050 CEr00r08      [ 4]  137 	ldx	__rrulonglong_PARM_2
   0053 27 0A         [ 3]  138 	beq	00119$
   0055                     139 00118$:
   0055 34*00         [ 4]  140 	lsr	*__rrulonglong_sloc0_1_0
   0057 36*01         [ 4]  141 	ror	*(__rrulonglong_sloc0_1_0 + 1)
   0059 36*02         [ 4]  142 	ror	*(__rrulonglong_sloc0_1_0 + 2)
   005B 36*03         [ 4]  143 	ror	*(__rrulonglong_sloc0_1_0 + 3)
   005D 5B F6         [ 3]  144 	dbnzx	00118$
   005F                     145 00119$:
   005F B6*00         [ 3]  146 	lda	*__rrulonglong_sloc0_1_0
   0061 C7r00r04      [ 4]  147 	sta	(__rrulonglong_PARM_1 + 0x0004)
   0064 B6*01         [ 3]  148 	lda	*(__rrulonglong_sloc0_1_0 + 1)
   0066 C7r00r05      [ 4]  149 	sta	((__rrulonglong_PARM_1 + 0x0004) + 1)
   0069 B6*02         [ 3]  150 	lda	*(__rrulonglong_sloc0_1_0 + 2)
   006B C7r00r06      [ 4]  151 	sta	((__rrulonglong_PARM_1 + 0x0004) + 2)
   006E B6*03         [ 3]  152 	lda	*(__rrulonglong_sloc0_1_0 + 3)
   0070 C7r00r07      [ 4]  153 	sta	((__rrulonglong_PARM_1 + 0x0004) + 3)
                            154 ;../_rrulonglong.c:57: (*middle) |= (((*middle & 0xffff0000ul) >> s) & 0x0000fffful);
   0073 C6r00r02      [ 4]  155 	lda	(__rrulonglong_PARM_1 + 0x0002)
   0076 B7*00         [ 3]  156 	sta	*__rrulonglong_sloc0_1_0
   0078 C6r00r03      [ 4]  157 	lda	((__rrulonglong_PARM_1 + 0x0002) + 1)
   007B B7*01         [ 3]  158 	sta	*(__rrulonglong_sloc0_1_0 + 1)
   007D C6r00r04      [ 4]  159 	lda	((__rrulonglong_PARM_1 + 0x0002) + 2)
   0080 B7*02         [ 3]  160 	sta	*(__rrulonglong_sloc0_1_0 + 2)
   0082 C6r00r05      [ 4]  161 	lda	((__rrulonglong_PARM_1 + 0x0002) + 3)
   0085 B7*03         [ 3]  162 	sta	*(__rrulonglong_sloc0_1_0 + 3)
   0087 6E 00*07      [ 4]  163 	mov	#0x00,*(__rrulonglong_sloc1_1_0 + 3)
   008A 6E 00*06      [ 4]  164 	mov	#0x00,*(__rrulonglong_sloc1_1_0 + 2)
   008D 4E*01*05      [ 5]  165 	mov	*(__rrulonglong_sloc0_1_0 + 1),*(__rrulonglong_sloc1_1_0 + 1)
   0090 4E*00*04      [ 5]  166 	mov	*__rrulonglong_sloc0_1_0,*__rrulonglong_sloc1_1_0
   0093 CEr00r08      [ 4]  167 	ldx	__rrulonglong_PARM_2
   0096 27 0A         [ 3]  168 	beq	00121$
   0098                     169 00120$:
   0098 34*04         [ 4]  170 	lsr	*__rrulonglong_sloc1_1_0
   009A 36*05         [ 4]  171 	ror	*(__rrulonglong_sloc1_1_0 + 1)
   009C 36*06         [ 4]  172 	ror	*(__rrulonglong_sloc1_1_0 + 2)
   009E 36*07         [ 4]  173 	ror	*(__rrulonglong_sloc1_1_0 + 3)
   00A0 5B F6         [ 3]  174 	dbnzx	00120$
   00A2                     175 00121$:
   00A2 6E 00*05      [ 4]  176 	mov	#0x00,*(__rrulonglong_sloc1_1_0 + 1)
   00A5 6E 00*04      [ 4]  177 	mov	#0x00,*__rrulonglong_sloc1_1_0
   00A8 B6*03         [ 3]  178 	lda	*(__rrulonglong_sloc0_1_0 + 3)
   00AA BA*07         [ 3]  179 	ora	*(__rrulonglong_sloc1_1_0 + 3)
   00AC B7*07         [ 3]  180 	sta	*(__rrulonglong_sloc1_1_0 + 3)
   00AE B6*02         [ 3]  181 	lda	*(__rrulonglong_sloc0_1_0 + 2)
   00B0 BA*06         [ 3]  182 	ora	*(__rrulonglong_sloc1_1_0 + 2)
   00B2 B7*06         [ 3]  183 	sta	*(__rrulonglong_sloc1_1_0 + 2)
   00B4 B6*01         [ 3]  184 	lda	*(__rrulonglong_sloc0_1_0 + 1)
   00B6 BA*05         [ 3]  185 	ora	*(__rrulonglong_sloc1_1_0 + 1)
   00B8 B7*05         [ 3]  186 	sta	*(__rrulonglong_sloc1_1_0 + 1)
   00BA B6*00         [ 3]  187 	lda	*__rrulonglong_sloc0_1_0
   00BC BA*04         [ 3]  188 	ora	*__rrulonglong_sloc1_1_0
   00BE B7*04         [ 3]  189 	sta	*__rrulonglong_sloc1_1_0
   00C0 B6*04         [ 3]  190 	lda	*__rrulonglong_sloc1_1_0
   00C2 C7r00r02      [ 4]  191 	sta	(__rrulonglong_PARM_1 + 0x0002)
   00C5 B6*05         [ 3]  192 	lda	*(__rrulonglong_sloc1_1_0 + 1)
   00C7 C7r00r03      [ 4]  193 	sta	((__rrulonglong_PARM_1 + 0x0002) + 1)
   00CA B6*06         [ 3]  194 	lda	*(__rrulonglong_sloc1_1_0 + 2)
   00CC C7r00r04      [ 4]  195 	sta	((__rrulonglong_PARM_1 + 0x0002) + 2)
   00CF B6*07         [ 3]  196 	lda	*(__rrulonglong_sloc1_1_0 + 3)
   00D1 C7r00r05      [ 4]  197 	sta	((__rrulonglong_PARM_1 + 0x0002) + 3)
                            198 ;../_rrulonglong.c:58: (*top) >>= s;
   00D4 C6r00r00      [ 4]  199 	lda	__rrulonglong_PARM_1
   00D7 B7*04         [ 3]  200 	sta	*__rrulonglong_sloc1_1_0
   00D9 C6r00r01      [ 4]  201 	lda	(__rrulonglong_PARM_1 + 1)
   00DC B7*05         [ 3]  202 	sta	*(__rrulonglong_sloc1_1_0 + 1)
   00DE C6r00r02      [ 4]  203 	lda	(__rrulonglong_PARM_1 + 2)
   00E1 B7*06         [ 3]  204 	sta	*(__rrulonglong_sloc1_1_0 + 2)
   00E3 C6r00r03      [ 4]  205 	lda	(__rrulonglong_PARM_1 + 3)
   00E6 B7*07         [ 3]  206 	sta	*(__rrulonglong_sloc1_1_0 + 3)
   00E8 CEr00r08      [ 4]  207 	ldx	__rrulonglong_PARM_2
   00EB 27 0A         [ 3]  208 	beq	00123$
   00ED                     209 00122$:
   00ED 34*04         [ 4]  210 	lsr	*__rrulonglong_sloc1_1_0
   00EF 36*05         [ 4]  211 	ror	*(__rrulonglong_sloc1_1_0 + 1)
   00F1 36*06         [ 4]  212 	ror	*(__rrulonglong_sloc1_1_0 + 2)
   00F3 36*07         [ 4]  213 	ror	*(__rrulonglong_sloc1_1_0 + 3)
   00F5 5B F6         [ 3]  214 	dbnzx	00122$
   00F7                     215 00123$:
   00F7 B6*04         [ 3]  216 	lda	*__rrulonglong_sloc1_1_0
   00F9 C7r00r00      [ 4]  217 	sta	__rrulonglong_PARM_1
   00FC B6*05         [ 3]  218 	lda	*(__rrulonglong_sloc1_1_0 + 1)
   00FE C7r00r01      [ 4]  219 	sta	(__rrulonglong_PARM_1 + 1)
   0101 B6*06         [ 3]  220 	lda	*(__rrulonglong_sloc1_1_0 + 2)
   0103 C7r00r02      [ 4]  221 	sta	(__rrulonglong_PARM_1 + 2)
   0106 B6*07         [ 3]  222 	lda	*(__rrulonglong_sloc1_1_0 + 3)
   0108 C7r00r03      [ 4]  223 	sta	(__rrulonglong_PARM_1 + 3)
                            224 ;../_rrulonglong.c:60: return(l);
   010B C6r00r00      [ 4]  225 	lda	__rrulonglong_PARM_1
   010E B7*00         [ 3]  226 	sta	*___SDCC_hc08_ret7
   0110 C6r00r01      [ 4]  227 	lda	(__rrulonglong_PARM_1 + 1)
   0113 B7*00         [ 3]  228 	sta	*___SDCC_hc08_ret6
   0115 C6r00r02      [ 4]  229 	lda	(__rrulonglong_PARM_1 + 2)
   0118 B7*00         [ 3]  230 	sta	*___SDCC_hc08_ret5
   011A C6r00r03      [ 4]  231 	lda	(__rrulonglong_PARM_1 + 3)
   011D B7*00         [ 3]  232 	sta	*___SDCC_hc08_ret4
   011F C6r00r04      [ 4]  233 	lda	(__rrulonglong_PARM_1 + 4)
   0122 B7*00         [ 3]  234 	sta	*___SDCC_hc08_ret3
   0124 C6r00r05      [ 4]  235 	lda	(__rrulonglong_PARM_1 + 5)
   0127 B7*00         [ 3]  236 	sta	*___SDCC_hc08_ret2
   0129 CEr00r06      [ 4]  237 	ldx	(__rrulonglong_PARM_1 + 6)
   012C C6r00r07      [ 4]  238 	lda	(__rrulonglong_PARM_1 + 7)
                            239 ;../_rrulonglong.c:61: }
   012F 81            [ 4]  240 	rts
                            241 	.area CSEG    (CODE)
                            242 	.area CONST   (CODE)
                            243 	.area XINIT   (CODE)
                            244 	.area CABS    (ABS,CODE)
