{"top":"global.global_DesignTop",
"namespaces":{
  "global":{
    "modules":{
      "commonlib_LinebufferMem_U5":{
        "type":["Record",{
          "clk":["Named","coreir.clkIn"],
          "rdata":["Array",16,"Bit"],
          "valid":"Bit",
          "wdata":["Array",16,"BitIn"],
          "wen":"BitIn"
        }],
        "instances":{
          "add_r":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",4]}
          },
          "add_w":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",4]}
          },
          "c1":{
            "modref":"global.coreir_const41"
          },
          "inst5":{
            "modref":"global.mantle_reg_U6_0"
          },
          "inst9":{
            "modref":"global.mantle_reg_U6_0"
          },
          "max_const":{
            "modref":"global.coreir_const410"
          },
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",10], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_eq":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "raddr_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",4]}
          },
          "veq":{
            "genref":"coreir.neq",
            "genargs":{"width":["Int",4]}
          },
          "waddr_eq":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "waddr_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",4]}
          },
          "zero_const":{
            "modref":"global.coreir_const40"
          }
        },
        "connections":[
          ["add_r.in0","inst5.out"],
          ["add_r.in1","c1.out"],
          ["add_r.out","raddr_eq.in0"],
          ["add_r.out","raddr_mux.in0"],
          ["add_w.in0","inst9.out"],
          ["add_w.in1","c1.out"],
          ["add_w.out","waddr_eq.in0"],
          ["add_w.out","waddr_mux.in0"],
          ["inst5.clk","self.clk"],
          ["inst5.en","self.wen"],
          ["inst5.in","raddr_mux.out"],
          ["inst5.out","mem.raddr"],
          ["inst5.out","veq.in0"],
          ["inst9.clk","self.clk"],
          ["inst9.en","self.wen"],
          ["inst9.in","waddr_mux.out"],
          ["inst9.out","mem.waddr"],
          ["inst9.out","veq.in1"],
          ["max_const.out","raddr_eq.in1"],
          ["max_const.out","waddr_eq.in1"],
          ["mem.clk","self.clk"],
          ["mem.rdata","self.rdata"],
          ["mem.wdata","self.wdata"],
          ["mem.wen","self.wen"],
          ["raddr_eq.out","raddr_mux.sel"],
          ["raddr_mux.in1","zero_const.out"],
          ["self.valid","veq.out"],
          ["waddr_eq.out","waddr_mux.sel"],
          ["waddr_mux.in1","zero_const.out"]
        ]
      },
      "commonlib_Linebuffer_U3":{
        "type":["Record",{
          "clk":["Named","coreir.clkIn"],
          "in":["Array",16,"BitIn"],
          "wen":"BitIn",
          "out":["Array",2,["Array",1,["Array",16,"Bit"]]]
        }],
        "instances":{
          "inst0":{
            "modref":"global.commonlib_LinebufferMem_U5"
          },
          "mem_1_valid_term":{
            "modref":"global.corebit_term"
          }
        },
        "connections":[
          ["inst0.clk","self.clk"],
          ["inst0.rdata","self.out.0.0"],
          ["inst0.valid","mem_1_valid_term.in"],
          ["inst0.wdata","self.in"],
          ["inst0.wen","self.wen"],
          ["self.in","self.out.1.0"]
        ]
      },
      "corebit_const1":{
        "type":["Record",{
          "out":"Bit"
        }],
        "instances":{
          "bit_const_VCC":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["bit_const_VCC.out","self.out"]
        ]
      },
      "corebit_term":{
        "type":["Record",{
          "in":"BitIn"
        }]
      },
      "coreir_const160":{
        "type":["Record",{
          "out":["Array",16,"Bit"]
        }],
        "instances":{
          "bit_const_GND":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["bit_const_GND.out","self.out.0"],
          ["bit_const_GND.out","self.out.1"],
          ["bit_const_GND.out","self.out.10"],
          ["bit_const_GND.out","self.out.11"],
          ["bit_const_GND.out","self.out.12"],
          ["bit_const_GND.out","self.out.13"],
          ["bit_const_GND.out","self.out.14"],
          ["bit_const_GND.out","self.out.15"],
          ["bit_const_GND.out","self.out.2"],
          ["bit_const_GND.out","self.out.3"],
          ["bit_const_GND.out","self.out.4"],
          ["bit_const_GND.out","self.out.5"],
          ["bit_const_GND.out","self.out.6"],
          ["bit_const_GND.out","self.out.7"],
          ["bit_const_GND.out","self.out.8"],
          ["bit_const_GND.out","self.out.9"]
        ]
      },
      "coreir_const167":{
        "type":["Record",{
          "out":["Array",16,"Bit"]
        }],
        "instances":{
          "bit_const_GND":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_VCC":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["bit_const_GND.out","self.out.10"],
          ["bit_const_GND.out","self.out.11"],
          ["bit_const_GND.out","self.out.12"],
          ["bit_const_GND.out","self.out.13"],
          ["bit_const_GND.out","self.out.14"],
          ["bit_const_GND.out","self.out.15"],
          ["bit_const_GND.out","self.out.3"],
          ["bit_const_GND.out","self.out.4"],
          ["bit_const_GND.out","self.out.5"],
          ["bit_const_GND.out","self.out.6"],
          ["bit_const_GND.out","self.out.7"],
          ["bit_const_GND.out","self.out.8"],
          ["bit_const_GND.out","self.out.9"],
          ["bit_const_VCC.out","self.out.0"],
          ["bit_const_VCC.out","self.out.1"],
          ["bit_const_VCC.out","self.out.2"]
        ]
      },
      "coreir_const40":{
        "type":["Record",{
          "out":["Array",4,"Bit"]
        }],
        "instances":{
          "bit_const_GND":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["bit_const_GND.out","self.out.0"],
          ["bit_const_GND.out","self.out.1"],
          ["bit_const_GND.out","self.out.2"],
          ["bit_const_GND.out","self.out.3"]
        ]
      },
      "coreir_const41":{
        "type":["Record",{
          "out":["Array",4,"Bit"]
        }],
        "instances":{
          "bit_const_GND":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_VCC":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["bit_const_GND.out","self.out.1"],
          ["bit_const_GND.out","self.out.2"],
          ["bit_const_GND.out","self.out.3"],
          ["bit_const_VCC.out","self.out.0"]
        ]
      },
      "coreir_const410":{
        "type":["Record",{
          "out":["Array",4,"Bit"]
        }],
        "instances":{
          "bit_const_GND":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_VCC":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["bit_const_GND.out","self.out.0"],
          ["bit_const_GND.out","self.out.2"],
          ["bit_const_VCC.out","self.out.1"],
          ["bit_const_VCC.out","self.out.3"]
        ]
      },
      "global_DesignTop":{
        "type":["Record",{
          "clk":["Named","coreir.clkIn"],
          "in":["Array",1,["Array",16,"BitIn"]],
          "out":["Array",16,"Bit"]
        }],
        "instances":{
          "add_335_339_340":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_335_343_344":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const0__334":{
            "modref":"global.coreir_const160"
          },
          "const7__338":{
            "modref":"global.coreir_const167"
          },
          "const7__338__ds__1":{
            "modref":"global.coreir_const167"
          },
          "inst0":{
            "modref":"global.mantle_wire_U0"
          },
          "inst1":{
            "modref":"global.mantle_wire_U0"
          },
          "inst7":{
            "modref":"global.commonlib_Linebuffer_U3"
          },
          "lb_p4_clamped_stencil_update_stream_wen":{
            "modref":"global.corebit_const1"
          },
          "mul_337_338_339":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_342_338_343":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["add_335_339_340.in0","const0__334.out"],
          ["add_335_339_340.in1","mul_337_338_339.out"],
          ["add_335_339_340.out","add_335_343_344.in0"],
          ["add_335_343_344.in1","mul_342_338_343.out"],
          ["add_335_343_344.out","self.out"],
          ["const7__338.out","mul_337_338_339.in1"],
          ["const7__338__ds__1.out","mul_342_338_343.in1"],
          ["inst0.in","inst7.out.0.0"],
          ["inst0.out","mul_337_338_339.in0"],
          ["inst1.in","inst7.out.1.0"],
          ["inst1.out","mul_342_338_343.in0"],
          ["inst7.clk","self.clk"],
          ["inst7.in","self.in.0"],
          ["inst7.wen","lb_p4_clamped_stencil_update_stream_wen.out"]
        ]
      },
      "mantle_reg_U6_0":{
        "type":["Record",{
          "in":["Array",4,"BitIn"],
          "clk":["Named","coreir.clkIn"],
          "out":["Array",4,"Bit"],
          "en":"BitIn"
        }],
        "instances":{
          "enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",4]}
          },
          "reg0":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",4]},
            "modargs":{"init":[["BitVector",4],0]}
          }
        },
        "connections":[
          ["enMux.in0","reg0.out"],
          ["enMux.in1","self.in"],
          ["enMux.out","reg0.in"],
          ["enMux.sel","self.en"],
          ["reg0.clk","self.clk"],
          ["reg0.out","self.out"]
        ]
      },
      "mantle_wire_U0":{
        "type":["Record",{
          "in":["Array",16,"BitIn"],
          "out":["Array",16,"Bit"]
        }],
        "connections":[
          ["self.in","self.out"]
        ]
      }
    }
  }
}
}