// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="master_audio_control_master_audio_control,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a35t-cpg236-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=13.955000,HLS_SYN_LAT=50,HLS_SYN_TPT=20,HLS_SYN_MEM=96,HLS_SYN_DSP=0,HLS_SYN_FF=4609,HLS_SYN_LUT=5846,HLS_VERSION=2024_2}" *)

module master_audio_control (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r_TDATA,
        in_r_TVALID,
        in_r_TREADY,
        out_r_TDATA,
        out_r_TVALID,
        out_r_TREADY,
        enable_distortion,
        enable_echo,
        enable_eq,
        hard_clip_level,
        gain_low,
        gain_mid,
        gain_high
);

parameter    ap_ST_fsm_pp0_stage0 = 20'd1;
parameter    ap_ST_fsm_pp0_stage1 = 20'd2;
parameter    ap_ST_fsm_pp0_stage2 = 20'd4;
parameter    ap_ST_fsm_pp0_stage3 = 20'd8;
parameter    ap_ST_fsm_pp0_stage4 = 20'd16;
parameter    ap_ST_fsm_pp0_stage5 = 20'd32;
parameter    ap_ST_fsm_pp0_stage6 = 20'd64;
parameter    ap_ST_fsm_pp0_stage7 = 20'd128;
parameter    ap_ST_fsm_pp0_stage8 = 20'd256;
parameter    ap_ST_fsm_pp0_stage9 = 20'd512;
parameter    ap_ST_fsm_pp0_stage10 = 20'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 20'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 20'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 20'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 20'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 20'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 20'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 20'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 20'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 20'd524288;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] in_r_TDATA;
input   in_r_TVALID;
output   in_r_TREADY;
output  [63:0] out_r_TDATA;
output   out_r_TVALID;
input   out_r_TREADY;
input  [0:0] enable_distortion;
input  [0:0] enable_echo;
input  [0:0] enable_eq;
input  [31:0] hard_clip_level;
input  [31:0] gain_low;
input  [31:0] gain_mid;
input  [31:0] gain_high;

reg ap_done;
reg ap_idle;
reg ap_ready;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [16:0] delay_index;
wire   [23:0] echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_q0;
wire   [23:0] echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_q0;
wire   [23:0] echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_q0;
wire   [23:0] echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_q0;
wire   [23:0] echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_q0;
wire   [23:0] echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_q0;
wire   [23:0] echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_q0;
wire   [23:0] echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_q0;
wire   [23:0] echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_q0;
wire   [23:0] echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_q0;
wire   [23:0] p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_q0;
wire   [23:0] p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_q0;
wire   [23:0] p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_q0;
wire   [23:0] p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_q0;
wire   [23:0] p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_q0;
wire   [23:0] p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15_q0;
reg   [23:0] eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low;
reg   [23:0] eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1;
reg   [23:0] eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2;
reg   [23:0] eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3;
reg   [23:0] eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid;
reg   [23:0] eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1;
reg   [23:0] eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2;
reg   [23:0] eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3;
reg   [23:0] eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_1;
reg   [23:0] eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2;
reg   [23:0] eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high;
reg   [23:0] eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3;
reg    in_r_TDATA_blk_n;
reg   [24:0] temp2_din;
wire    temp2_full_n;
reg    temp2_write;
reg   [24:0] temp1_din;
wire    temp1_full_n;
reg    temp1_write;
wire   [24:0] temp1_dout;
wire    temp1_empty_n;
reg    temp1_read;
wire   [24:0] temp2_dout;
wire    temp2_empty_n;
reg    temp2_read;
wire    ap_block_pp0_stage0_grp1;
reg    ap_block_pp0_stage0_subdone_grp1_done_reg_iter0;
reg    ap_block_pp0_stage0_subdone_grp1;
reg    ap_block_pp0_stage0_subdone;
reg    out_r_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10_grp6;
reg   [0:0] enable_eq_read_reg_2349;
reg   [0:0] enable_eq_read_reg_2349_pp0_iter1_reg;
reg    ap_block_pp0_stage10_subdone_grp6_done_reg;
reg    ap_block_pp0_stage10_subdone_grp6;
reg    ap_block_pp0_stage10_subdone;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11_grp7;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_grp8;
reg   [0:0] enable_eq_read_reg_2349_pp0_iter2_reg;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg_iter0;
wire    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
reg   [0:0] enable_echo_read_reg_2353;
reg    ap_block_state21_pp0_stage0_iter1_grp4;
reg    ap_block_pp0_stage0_subdone_grp4_done_reg;
reg    ap_block_pp0_stage0_subdone_grp4;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] enable_distortion_read_read_fu_328_p2;
reg   [0:0] enable_distortion_read_reg_2357;
wire  signed [23:0] sample_in_data_fu_621_p1;
reg  signed [23:0] sample_in_data_reg_2373;
reg    ap_block_pp0_stage0_11001_grp1;
reg   [0:0] sample_in_last_reg_2378;
wire  signed [23:0] x_1_fu_647_p3;
reg  signed [23:0] x_1_reg_2384;
wire   [0:0] icmp_ln30_fu_665_p2;
reg   [0:0] icmp_ln30_reg_2389;
wire   [23:0] x_2_fu_671_p1;
reg   [23:0] x_2_reg_2394;
wire   [3:0] trunc_ln28_fu_679_p1;
reg   [3:0] trunc_ln28_reg_2399;
reg   [11:0] echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr_reg_2404;
reg   [11:0] echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_addr_reg_2409;
reg   [11:0] echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_addr_reg_2414;
reg   [11:0] echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_addr_reg_2419;
reg   [11:0] echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_addr_reg_2424;
reg   [11:0] echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_addr_reg_2429;
reg   [11:0] echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_addr_reg_2434;
reg   [11:0] echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_addr_reg_2439;
reg   [11:0] echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_addr_reg_2444;
reg   [11:0] echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_addr_reg_2449;
reg   [11:0] p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_addr_reg_2454;
reg   [11:0] p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_addr_reg_2459;
reg   [11:0] p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_addr_reg_2464;
reg   [11:0] p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_addr_reg_2469;
reg   [11:0] p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_addr_reg_2474;
reg   [11:0] echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_reg_2479;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001_grp0;
reg    ap_block_pp0_stage1_subdone_grp0_done_reg;
wire    ap_block_pp0_stage1_subdone_grp0;
reg    ap_block_pp0_stage1_subdone;
wire  signed [31:0] sext_ln31_fu_816_p1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001_grp0;
reg    ap_block_pp0_stage2_subdone_grp0_done_reg;
wire    ap_block_pp0_stage2_subdone_grp0;
reg    ap_block_pp0_stage2_subdone;
reg   [0:0] input_sample_last_reg_2504;
reg    ap_block_state3_pp0_stage2_iter0_grp3;
reg    ap_block_pp0_stage2_11001_grp3;
wire  signed [31:0] sext_ln31_1_fu_833_p1;
wire   [31:0] grp_fu_600_p1;
reg   [31:0] gain_low_1_reg_2514;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001_grp0;
reg    ap_block_pp0_stage5_subdone_grp0_done_reg;
wire    ap_block_pp0_stage5_subdone_grp0;
reg    ap_block_pp0_stage5_subdone;
reg   [31:0] gain_low_1_reg_2514_pp0_iter1_reg;
wire   [63:0] grp_fu_617_p1;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
reg   [31:0] gain_mid_1_reg_2524;
reg   [31:0] gain_mid_1_reg_2524_pp0_iter1_reg;
reg   [63:0] conv_i_i_reg_2529;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_11001;
reg   [31:0] gain_high_1_reg_2534;
reg   [31:0] gain_high_1_reg_2534_pp0_iter1_reg;
wire   [33:0] mul_ln27_10_fu_846_p2;
reg   [33:0] mul_ln27_10_reg_2539;
wire    ap_block_pp0_stage9_11001_grp0;
reg    ap_block_pp0_stage9_subdone_grp0_done_reg;
wire    ap_block_pp0_stage9_subdone_grp0;
reg    ap_block_pp0_stage9_subdone;
reg   [20:0] tmp_49_cast_reg_2544;
wire   [11:0] trunc_ln27_13_fu_862_p1;
reg   [11:0] trunc_ln27_13_reg_2551;
reg  signed [23:0] eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3_load_reg_2556;
wire    ap_block_pp0_stage10_11001_grp0;
reg    ap_block_pp0_stage10_subdone_grp0_done_reg;
wire    ap_block_pp0_stage10_subdone_grp0;
wire   [34:0] mul_ln27_8_fu_874_p2;
reg   [34:0] mul_ln27_8_reg_2561;
reg   [21:0] tmp_39_cast_reg_2566;
wire   [11:0] trunc_ln27_10_fu_890_p1;
reg   [11:0] trunc_ln27_10_reg_2573;
wire   [20:0] select_ln27_27_fu_918_p3;
reg   [20:0] select_ln27_27_reg_2578;
wire   [0:0] icmp_ln27_10_fu_925_p2;
reg   [0:0] icmp_ln27_10_reg_2583;
wire    ap_block_pp0_stage11_11001_grp0;
reg    ap_block_pp0_stage11_subdone_grp0_done_reg;
wire    ap_block_pp0_stage11_subdone_grp0;
reg    ap_block_pp0_stage11_subdone;
wire   [63:0] grp_fu_611_p2;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12_11001;
wire   [62:0] trunc_ln142_fu_934_p1;
reg   [62:0] trunc_ln142_reg_2593;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18_11001;
reg   [0:0] tmp_reg_2598;
wire   [10:0] tmp_8_fu_946_p3;
reg   [10:0] tmp_8_reg_2603;
wire   [23:0] trunc_ln142_2_fu_962_p1;
reg   [23:0] trunc_ln142_2_reg_2608;
wire   [0:0] icmp_ln142_2_fu_984_p2;
reg   [0:0] icmp_ln142_2_reg_2614;
wire   [0:0] icmp_ln142_3_fu_990_p2;
reg   [0:0] icmp_ln142_3_reg_2619;
wire   [23:0] trunc_ln142_3_fu_1010_p1;
reg   [23:0] trunc_ln142_3_reg_2624;
wire  signed [11:0] sub_ln142_1_fu_1014_p2;
reg  signed [11:0] sub_ln142_1_reg_2629;
wire   [0:0] icmp_ln142_4_fu_1020_p2;
reg   [0:0] icmp_ln142_4_reg_2634;
wire   [23:0] output_value_fu_1129_p3;
reg   [23:0] output_value_reg_2639;
wire    ap_block_pp0_stage19_11001;
reg  signed [23:0] eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_load_reg_2644;
wire   [34:0] mul_ln27_2_fu_1183_p2;
reg   [34:0] mul_ln27_2_reg_2649;
reg   [21:0] tmp_19_cast_reg_2654;
wire   [11:0] trunc_ln27_3_fu_1199_p1;
reg   [11:0] trunc_ln27_3_reg_2661;
wire   [0:0] icmp_ln27_3_fu_1203_p2;
reg   [0:0] icmp_ln27_3_reg_2666;
wire   [33:0] mul_ln27_3_fu_1211_p2;
reg   [33:0] mul_ln27_3_reg_2671;
reg   [20:0] tmp_22_cast_reg_2676;
wire   [11:0] trunc_ln27_4_fu_1227_p1;
reg   [11:0] trunc_ln27_4_reg_2683;
wire   [21:0] add_ln27_6_fu_1291_p2;
reg   [21:0] add_ln27_6_reg_2688;
reg  signed [23:0] eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_load_reg_2693;
wire   [35:0] mul_ln27_6_fu_1315_p2;
reg   [35:0] mul_ln27_6_reg_2698;
reg   [22:0] tmp_36_cast_cast_reg_2703;
wire   [11:0] trunc_ln27_8_fu_1331_p1;
reg   [11:0] trunc_ln27_8_reg_2710;
wire   [0:0] icmp_ln27_8_fu_1335_p2;
reg   [0:0] icmp_ln27_8_reg_2715;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire   [33:0] mul_ln27_7_fu_1343_p2;
reg   [33:0] mul_ln27_7_reg_2720;
reg   [20:0] tmp_36_cast_reg_2725;
wire   [11:0] trunc_ln27_9_fu_1359_p1;
reg   [11:0] trunc_ln27_9_reg_2732;
wire   [34:0] mul_ln27_1_fu_1387_p2;
reg   [34:0] mul_ln27_1_reg_2737;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
reg   [21:0] tmp_11_cast_reg_2742;
wire   [11:0] trunc_ln27_1_fu_1403_p1;
reg   [11:0] trunc_ln27_1_reg_2749;
wire   [22:0] select_ln27_16_fu_1457_p3;
reg   [22:0] select_ln27_16_reg_2754;
wire   [22:0] add_ln27_15_fu_1525_p2;
reg   [22:0] add_ln27_15_reg_2759;
wire  signed [23:0] input_sample_data_2_fu_1531_p1;
reg  signed [23:0] input_sample_data_2_reg_2764;
reg    ap_block_pp0_stage5_11001_grp5;
reg   [0:0] input_sample_last_1_reg_2770;
reg   [0:0] input_sample_last_1_reg_2770_pp0_iter2_reg;
wire   [0:0] icmp_ln27_1_fu_1549_p2;
reg   [0:0] icmp_ln27_1_reg_2776;
wire   [35:0] mul_ln27_5_fu_1584_p2;
reg   [35:0] mul_ln27_5_reg_2781;
reg   [22:0] tmp_29_cast_cast_reg_2786;
wire   [11:0] trunc_ln27_6_fu_1600_p1;
reg   [11:0] trunc_ln27_6_reg_2793;
wire   [22:0] select_ln27_21_fu_1654_p3;
reg   [22:0] select_ln27_21_reg_2798;
wire  signed [33:0] sext_ln27_fu_1668_p1;
reg  signed [33:0] sext_ln27_reg_2803;
wire   [21:0] add_ln27_5_fu_1756_p2;
reg   [21:0] add_ln27_5_reg_2808;
wire   [0:0] icmp_ln27_6_fu_1762_p2;
reg   [0:0] icmp_ln27_6_reg_2813;
wire   [22:0] add_ln27_14_fu_1872_p2;
reg   [22:0] add_ln27_14_reg_2818;
wire   [22:0] add_ln27_22_fu_1907_p2;
reg   [22:0] add_ln27_22_reg_2823;
wire  signed [31:0] sext_ln65_fu_1913_p1;
wire   [22:0] select_ln27_25_fu_2014_p3;
reg   [22:0] select_ln27_25_reg_2833;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_11001;
wire   [34:0] mul_ln27_9_fu_2026_p2;
reg   [34:0] mul_ln27_9_reg_2838;
wire   [21:0] tmp_46_cast_fu_2032_p4;
reg   [21:0] tmp_46_cast_reg_2843;
wire   [0:0] icmp_ln27_12_fu_2046_p2;
reg   [0:0] icmp_ln27_12_reg_2849;
wire   [21:0] add_ln27_20_fu_2052_p2;
reg   [21:0] add_ln27_20_reg_2854;
wire  signed [31:0] sext_ln65_1_fu_2058_p1;
wire  signed [31:0] sext_ln65_2_fu_2117_p1;
wire   [63:0] p_086_fu_2130_p1;
reg    ap_block_state31_pp0_stage10_iter1_grp6;
reg    ap_block_state51_pp0_stage10_iter2_grp6;
reg    ap_block_pp0_stage10_11001_grp6;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13_11001;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14_11001;
wire   [31:0] grp_fu_595_p2;
reg   [31:0] mul_i23_i_reg_2889;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15_11001;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16_11001;
reg   [31:0] mul_i_i1_reg_2899;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17_11001;
wire   [31:0] grp_fu_590_p2;
wire   [30:0] trunc_ln143_fu_2139_p1;
reg   [30:0] trunc_ln143_reg_2909;
reg   [0:0] tmp_23_reg_2914;
wire   [7:0] tmp_24_fu_2151_p3;
reg   [7:0] tmp_24_reg_2919;
wire   [23:0] zext_ln143_1_cast_fu_2167_p3;
reg   [23:0] zext_ln143_1_cast_reg_2924;
wire   [0:0] icmp_ln143_2_fu_2185_p2;
reg   [0:0] icmp_ln143_2_reg_2930;
wire   [23:0] select_ln143_fu_2207_p3;
reg   [23:0] select_ln143_reg_2935;
wire  signed [8:0] sub_ln143_1_fu_2215_p2;
reg  signed [8:0] sub_ln143_1_reg_2940;
wire   [0:0] icmp_ln143_4_fu_2221_p2;
reg   [0:0] icmp_ln143_4_reg_2945;
wire   [63:0] zext_ln70_fu_2339_p1;
reg    ap_block_state50_pp0_stage9_iter2_grp8;
reg    ap_block_pp0_stage9_11001_grp8;
wire    regslice_both_out_r_U_apdone_blk;
wire   [63:0] zext_ln28_fu_693_p1;
wire    ap_block_pp0_stage0;
wire   [16:0] grp_fu_719_p2;
reg   [16:0] ap_sig_allocacmp_delay_index_load;
wire    ap_block_pp0_stage0_grp0;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage2_grp0;
wire    ap_block_pp0_stage5_grp5;
wire    ap_block_pp0_stage9_grp0;
wire    ap_block_pp0_stage8;
wire    ap_block_pp0_stage10_grp0;
wire   [24:0] p_1_fu_725_p3;
reg    ap_block_state2_pp0_stage1_iter0_grp2;
reg    ap_block_pp0_stage1_01001_grp2;
wire   [24:0] p_s_fu_737_p3;
reg    ap_block_pp0_stage1_11001_grp2;
reg    ap_block_pp0_stage2_01001_grp3;
wire   [24:0] p_2_fu_1158_p3;
reg    ap_block_pp0_stage0_01001_grp4;
reg    ap_block_pp0_stage0_11001_grp4;
reg    ap_block_pp0_stage10_01001_grp6;
reg    ap_block_pp0_stage9_01001_grp8;
reg    echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_ce0_local;
reg   [11:0] echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_address0_local;
reg    echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_we0_local;
reg    ap_predicate_pred1064_state20;
wire    ap_block_pp0_stage19;
reg    echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_ce0_local;
reg   [11:0] echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_address0_local;
reg    echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_we0_local;
reg    ap_predicate_pred1085_state20;
reg    echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_ce0_local;
reg   [11:0] echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_address0_local;
reg    echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_we0_local;
reg    ap_predicate_pred1101_state20;
reg    echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_ce0_local;
reg   [11:0] echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_address0_local;
reg    echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_we0_local;
reg    ap_predicate_pred1117_state20;
reg    echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_ce0_local;
reg   [11:0] echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_address0_local;
reg    echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_we0_local;
reg    ap_predicate_pred1133_state20;
reg    echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_ce0_local;
reg   [11:0] echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_address0_local;
reg    echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_we0_local;
reg    ap_predicate_pred1149_state20;
reg    echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_ce0_local;
reg   [11:0] echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_address0_local;
reg    echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_we0_local;
reg    ap_predicate_pred1165_state20;
reg    echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_ce0_local;
reg   [11:0] echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_address0_local;
reg    echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_we0_local;
reg    ap_predicate_pred1181_state20;
reg    echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_ce0_local;
reg   [11:0] echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_address0_local;
reg    echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_we0_local;
reg    ap_predicate_pred1197_state20;
reg    echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_ce0_local;
reg   [11:0] echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_address0_local;
reg    echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_we0_local;
reg    ap_predicate_pred1213_state20;
reg    p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_ce0_local;
reg   [11:0] p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_address0_local;
reg    p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_we0_local;
reg    ap_predicate_pred1229_state20;
reg    p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_ce0_local;
reg   [11:0] p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_address0_local;
reg    p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_we0_local;
reg    ap_predicate_pred1245_state20;
reg    p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_ce0_local;
reg   [11:0] p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_address0_local;
reg    p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_we0_local;
reg    ap_predicate_pred1261_state20;
reg    p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_ce0_local;
reg   [11:0] p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_address0_local;
reg    p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_we0_local;
reg    ap_predicate_pred1277_state20;
reg    p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_ce0_local;
reg   [11:0] p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_address0_local;
reg    p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_we0_local;
reg    ap_predicate_pred1293_state20;
reg    p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15_ce0_local;
reg   [11:0] p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15_address0_local;
reg    p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15_we0_local;
reg    ap_predicate_pred1309_state20;
reg   [31:0] grp_fu_590_p0;
reg   [31:0] grp_fu_590_p1;
wire    ap_block_pp0_stage16;
reg   [31:0] grp_fu_595_p1;
wire    ap_block_pp0_stage12;
wire    ap_block_pp0_stage13;
wire    ap_block_pp0_stage14;
reg   [31:0] grp_fu_600_p0;
wire    ap_block_pp0_stage1_grp0;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage6;
reg  signed [31:0] grp_fu_617_p0;
wire    ap_block_pp0_stage2_grp3;
wire  signed [31:0] sext_ln29_fu_633_p1;
wire   [0:0] icmp_ln29_fu_637_p2;
wire   [23:0] trunc_ln29_fu_643_p1;
wire  signed [31:0] sext_ln30_fu_661_p1;
wire   [31:0] sub_ln30_fu_655_p2;
wire   [11:0] lshr_ln_fu_683_p4;
wire   [16:0] grp_fu_719_p0;
wire    ap_block_pp0_stage1_grp2;
wire   [23:0] x_fu_732_p3;
wire   [23:0] delayed_sample_fu_745_p33;
wire   [23:0] delayed_sample_fu_745_p35;
wire   [23:0] input_sample_data_fu_821_p1;
wire  signed [23:0] sext_ln27_20_fu_842_p0;
wire  signed [9:0] mul_ln27_10_fu_846_p1;
wire  signed [23:0] sext_ln27_15_fu_870_p0;
wire  signed [10:0] mul_ln27_8_fu_874_p1;
wire   [0:0] icmp_ln27_13_fu_901_p2;
wire   [20:0] add_ln27_21_fu_906_p2;
wire   [0:0] tmp_22_fu_894_p3;
wire   [20:0] select_ln27_14_fu_911_p3;
wire    ap_block_pp0_stage11_grp0;
wire   [63:0] grp_fu_607_p2;
wire    ap_block_pp0_stage18;
wire   [63:0] bitcast_ln716_fu_930_p1;
wire   [51:0] trunc_ln142_1_fu_958_p1;
wire   [52:0] zext_ln142_1_cast_fu_966_p3;
wire   [11:0] zext_ln142_fu_954_p1;
wire  signed [11:0] sub_ln142_fu_978_p2;
wire  signed [31:0] sext_ln142_fu_996_p1;
wire   [53:0] zext_ln142_1_fu_974_p1;
wire   [53:0] zext_ln142_2_fu_1000_p1;
wire   [53:0] lshr_ln142_fu_1004_p2;
wire  signed [31:0] sext_ln142_2_fu_1042_p1;
wire   [23:0] sext_ln142_2cast_fu_1045_p1;
wire   [23:0] shl_ln142_fu_1049_p2;
wire   [0:0] icmp_ln142_fu_1026_p2;
wire   [0:0] icmp_ln142_1_fu_1031_p2;
wire   [0:0] xor_ln142_fu_1061_p2;
wire   [0:0] or_ln142_fu_1073_p2;
wire   [0:0] xor_ln142_1_fu_1079_p2;
wire   [0:0] and_ln142_fu_1067_p2;
wire   [0:0] and_ln142_1_fu_1085_p2;
wire   [23:0] tmp_3_fu_1100_p6;
wire   [23:0] tmp_3_fu_1100_p8;
wire   [23:0] tmp_3_fu_1100_p9;
wire   [2:0] tmp_3_fu_1100_p10;
wire   [23:0] tmp_3_fu_1100_p11;
wire   [23:0] sub_ln142_2_fu_1123_p2;
wire    ap_block_pp0_stage0_grp4;
wire  signed [23:0] sext_ln27_4_fu_1179_p0;
wire   [10:0] mul_ln27_2_fu_1183_p1;
wire   [9:0] mul_ln27_3_fu_1211_p1;
wire   [21:0] add_ln27_3_fu_1238_p2;
wire   [0:0] tmp_7_fu_1231_p3;
wire   [21:0] select_ln27_3_fu_1243_p3;
wire   [0:0] icmp_ln27_4_fu_1263_p2;
wire   [20:0] add_ln27_4_fu_1268_p2;
wire   [0:0] tmp_9_fu_1256_p3;
wire   [20:0] select_ln27_4_fu_1273_p3;
wire   [20:0] select_ln27_18_fu_1280_p3;
wire   [21:0] select_ln27_17_fu_1249_p3;
wire  signed [21:0] sext_ln27_6_fu_1287_p1;
wire  signed [23:0] sext_ln27_12_fu_1311_p0;
wire   [11:0] mul_ln27_6_fu_1315_p1;
wire    ap_block_pp0_stage3;
wire  signed [9:0] mul_ln27_7_fu_1343_p1;
wire  signed [23:0] sext_ln27_2_fu_1383_p0;
wire   [10:0] mul_ln27_1_fu_1387_p1;
wire   [0:0] trunc_ln27_2_fu_1425_p1;
wire   [11:0] tmp_1_fu_1429_p3;
wire   [22:0] tmp_s_fu_1407_p4;
wire   [0:0] icmp_ln27_2_fu_1437_p2;
wire   [22:0] add_ln27_2_fu_1443_p2;
wire   [0:0] tmp_6_fu_1417_p3;
wire   [22:0] select_ln27_2_fu_1449_p3;
wire   [22:0] add_ln27_12_fu_1472_p2;
wire   [0:0] tmp_15_fu_1465_p3;
wire   [22:0] select_ln27_8_fu_1477_p3;
wire   [0:0] icmp_ln27_9_fu_1497_p2;
wire   [20:0] add_ln27_13_fu_1502_p2;
wire   [0:0] tmp_16_fu_1490_p3;
wire   [20:0] select_ln27_9_fu_1507_p3;
wire   [20:0] select_ln27_23_fu_1514_p3;
wire   [22:0] select_ln27_22_fu_1483_p3;
wire  signed [22:0] sext_ln27_14_fu_1521_p1;
wire    ap_block_pp0_stage5_grp0;
wire  signed [23:0] sext_ln27_10_fu_1580_p0;
wire   [11:0] mul_ln27_5_fu_1584_p1;
wire   [0:0] trunc_ln27_7_fu_1622_p1;
wire   [11:0] tmp_14_fu_1626_p3;
wire   [22:0] tmp_12_fu_1604_p4;
wire   [0:0] icmp_ln27_7_fu_1634_p2;
wire   [22:0] add_ln27_11_fu_1640_p2;
wire   [0:0] tmp_13_fu_1614_p3;
wire   [22:0] select_ln27_7_fu_1646_p3;
wire   [9:0] mul_ln27_fu_1671_p1;
wire   [33:0] mul_ln27_fu_1671_p2;
wire   [11:0] trunc_ln27_fu_1695_p1;
wire   [20:0] tmp_5_cast_fu_1677_p4;
wire   [0:0] icmp_ln27_fu_1699_p2;
wire   [20:0] add_ln27_fu_1705_p2;
wire   [0:0] tmp_2_fu_1687_p3;
wire   [20:0] select_ln27_fu_1711_p3;
wire   [20:0] select_ln27_10_fu_1719_p3;
wire   [21:0] add_ln27_1_fu_1738_p2;
wire   [0:0] tmp_5_fu_1731_p3;
wire   [21:0] select_ln27_1_fu_1743_p3;
wire   [21:0] select_ln27_15_fu_1749_p3;
wire  signed [21:0] sext_ln27_1_fu_1727_p1;
wire  signed [23:0] sext_ln27_8_fu_1773_p1;
wire  signed [23:0] sext_ln27_3_fu_1767_p1;
wire   [23:0] add_ln27_7_fu_1776_p2;
wire  signed [23:0] sext_ln27_7_fu_1770_p1;
wire  signed [23:0] mul_ln27_4_fu_1788_p0;
wire  signed [9:0] mul_ln27_4_fu_1788_p1;
wire   [33:0] mul_ln27_4_fu_1788_p2;
wire   [11:0] trunc_ln27_5_fu_1811_p1;
wire   [20:0] tmp_25_cast_fu_1793_p4;
wire   [0:0] icmp_ln27_5_fu_1815_p2;
wire   [20:0] add_ln27_9_fu_1821_p2;
wire   [0:0] tmp_10_fu_1803_p3;
wire   [20:0] select_ln27_5_fu_1827_p3;
wire   [20:0] select_ln27_19_fu_1835_p3;
wire   [22:0] add_ln27_10_fu_1854_p2;
wire   [0:0] tmp_11_fu_1847_p3;
wire   [22:0] select_ln27_6_fu_1859_p3;
wire   [22:0] select_ln27_20_fu_1865_p3;
wire  signed [22:0] sext_ln27_9_fu_1843_p1;
wire   [21:0] add_ln27_18_fu_1885_p2;
wire   [0:0] tmp_17_fu_1878_p3;
wire   [21:0] select_ln27_11_fu_1890_p3;
wire   [21:0] select_ln27_24_fu_1896_p3;
wire  signed [22:0] sext_ln27_21_fu_1903_p1;
wire   [23:0] acc_fu_1782_p2;
wire  signed [23:0] sext_ln27_19_fu_1924_p1;
wire  signed [23:0] sext_ln27_11_fu_1918_p1;
wire   [23:0] add_ln27_16_fu_1927_p2;
wire  signed [23:0] sext_ln27_16_fu_1921_p1;
wire   [0:0] trunc_ln27_11_fu_1982_p1;
wire   [11:0] tmp_20_fu_1986_p3;
wire   [22:0] tmp_18_fu_1964_p4;
wire   [0:0] icmp_ln27_11_fu_1994_p2;
wire   [22:0] add_ln27_19_fu_2000_p2;
wire   [0:0] tmp_19_fu_1974_p3;
wire   [22:0] select_ln27_12_fu_2006_p3;
wire  signed [23:0] sext_ln27_18_fu_2022_p0;
wire  signed [10:0] mul_ln27_9_fu_2026_p1;
wire   [11:0] trunc_ln27_12_fu_2042_p1;
wire   [23:0] acc_1_fu_1933_p2;
wire   [0:0] tmp_21_fu_2066_p3;
wire   [21:0] select_ln27_13_fu_2073_p3;
wire   [21:0] select_ln27_26_fu_2078_p3;
wire  signed [22:0] sext_ln27_22_fu_2085_p1;
wire  signed [22:0] sext_ln27_23_fu_2089_p1;
wire   [22:0] add_ln27_23_fu_2095_p2;
wire  signed [23:0] sext_ln27_25_fu_2101_p1;
wire  signed [23:0] sext_ln27_17_fu_2063_p1;
wire   [23:0] add_ln27_24_fu_2105_p2;
wire  signed [23:0] sext_ln27_24_fu_2092_p1;
wire   [23:0] acc_2_fu_2111_p2;
wire   [32:0] tmp_4_fu_2122_p4;
wire   [31:0] bitcast_ln725_fu_2135_p1;
wire   [22:0] trunc_ln143_1_fu_2163_p1;
wire   [8:0] zext_ln143_fu_2159_p1;
wire  signed [8:0] sub_ln143_fu_2175_p2;
wire  signed [31:0] sext_ln143_fu_2181_p1;
wire   [23:0] sext_ln143cast_fu_2197_p1;
wire   [0:0] icmp_ln143_3_fu_2191_p2;
wire   [23:0] lshr_ln143_fu_2201_p2;
wire  signed [31:0] sext_ln143_2_fu_2237_p1;
wire   [23:0] sext_ln143_2cast_fu_2240_p1;
wire   [23:0] shl_ln143_fu_2244_p2;
wire   [0:0] icmp_ln143_fu_2227_p2;
wire   [0:0] icmp_ln143_1_fu_2232_p2;
wire   [0:0] xor_ln143_fu_2256_p2;
wire   [0:0] or_ln143_fu_2268_p2;
wire   [0:0] xor_ln143_1_fu_2274_p2;
wire   [0:0] and_ln143_fu_2262_p2;
wire   [0:0] and_ln143_1_fu_2280_p2;
wire   [23:0] tmp_25_fu_2295_p8;
wire   [23:0] tmp_25_fu_2295_p9;
wire   [2:0] tmp_25_fu_2295_p10;
wire   [23:0] tmp_25_fu_2295_p11;
wire   [23:0] sub_ln143_2_fu_2317_p2;
wire   [23:0] processed_sample_fu_2323_p3;
wire   [32:0] tmp_26_fu_2330_p4;
reg    grp_fu_590_ce;
reg    grp_fu_595_ce;
reg    grp_fu_600_ce;
reg    ap_block_pp0_stage1_11001;
reg    ap_block_pp0_stage2_11001;
reg    ap_block_pp0_stage5_11001;
reg    grp_fu_607_ce;
reg    grp_fu_611_ce;
reg    grp_fu_617_ce;
reg    grp_fu_719_ce;
reg   [19:0] ap_NS_fsm;
reg    ap_idle_pp0_1to2;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage9_11001;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
reg    ap_block_pp0_stage10_11001;
reg    ap_block_state32_pp0_stage11_iter1_grp7;
reg    ap_block_pp0_stage11_11001;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_enable_pp0;
wire    regslice_both_in_r_U_apdone_blk;
wire   [63:0] in_r_TDATA_int_regslice;
wire    in_r_TVALID_int_regslice;
reg    in_r_TREADY_int_regslice;
wire    regslice_both_in_r_U_ack_in;
reg   [63:0] out_r_TDATA_int_regslice;
reg    out_r_TVALID_int_regslice;
wire    out_r_TREADY_int_regslice;
wire    regslice_both_out_r_U_vld_out;
reg    ap_condition_995;
wire   [3:0] delayed_sample_fu_745_p1;
wire   [3:0] delayed_sample_fu_745_p3;
wire   [3:0] delayed_sample_fu_745_p5;
wire   [3:0] delayed_sample_fu_745_p7;
wire   [3:0] delayed_sample_fu_745_p9;
wire   [3:0] delayed_sample_fu_745_p11;
wire   [3:0] delayed_sample_fu_745_p13;
wire   [3:0] delayed_sample_fu_745_p15;
wire  signed [3:0] delayed_sample_fu_745_p17;
wire  signed [3:0] delayed_sample_fu_745_p19;
wire  signed [3:0] delayed_sample_fu_745_p21;
wire  signed [3:0] delayed_sample_fu_745_p23;
wire  signed [3:0] delayed_sample_fu_745_p25;
wire  signed [3:0] delayed_sample_fu_745_p27;
wire  signed [3:0] delayed_sample_fu_745_p29;
wire  signed [3:0] delayed_sample_fu_745_p31;
wire  signed [2:0] tmp_3_fu_1100_p1;
wire   [2:0] tmp_3_fu_1100_p3;
wire   [2:0] tmp_3_fu_1100_p5;
wire   [2:0] tmp_3_fu_1100_p7;
wire  signed [2:0] tmp_25_fu_2295_p1;
wire   [2:0] tmp_25_fu_2295_p3;
wire   [2:0] tmp_25_fu_2295_p5;
wire   [2:0] tmp_25_fu_2295_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 20'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 delay_index = 17'd0;
#0 eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low = 24'd0;
#0 eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1 = 24'd0;
#0 eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2 = 24'd0;
#0 eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3 = 24'd0;
#0 eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid = 24'd0;
#0 eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1 = 24'd0;
#0 eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2 = 24'd0;
#0 eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3 = 24'd0;
#0 eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_1 = 24'd0;
#0 eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2 = 24'd0;
#0 eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high = 24'd0;
#0 eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3 = 24'd0;
#0 ap_block_pp0_stage0_subdone_grp1_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage10_subdone_grp6_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp4_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage9_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage10_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage11_subdone_grp0_done_reg = 1'b0;
end

master_audio_control_echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 3000 ),
    .AddressWidth( 12 ))
echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_address0_local),
    .ce0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_ce0_local),
    .we0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_we0_local),
    .d0(output_value_fu_1129_p3),
    .q0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_q0)
);

master_audio_control_echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 3000 ),
    .AddressWidth( 12 ))
echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_address0_local),
    .ce0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_ce0_local),
    .we0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_we0_local),
    .d0(output_value_fu_1129_p3),
    .q0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_q0)
);

master_audio_control_echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 3000 ),
    .AddressWidth( 12 ))
echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_address0_local),
    .ce0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_ce0_local),
    .we0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_we0_local),
    .d0(output_value_fu_1129_p3),
    .q0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_q0)
);

master_audio_control_echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 3000 ),
    .AddressWidth( 12 ))
echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_address0_local),
    .ce0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_ce0_local),
    .we0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_we0_local),
    .d0(output_value_fu_1129_p3),
    .q0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_q0)
);

master_audio_control_echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 3000 ),
    .AddressWidth( 12 ))
echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_address0_local),
    .ce0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_ce0_local),
    .we0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_we0_local),
    .d0(output_value_fu_1129_p3),
    .q0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_q0)
);

master_audio_control_echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 3000 ),
    .AddressWidth( 12 ))
echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_address0_local),
    .ce0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_ce0_local),
    .we0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_we0_local),
    .d0(output_value_fu_1129_p3),
    .q0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_q0)
);

master_audio_control_echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 3000 ),
    .AddressWidth( 12 ))
echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_address0_local),
    .ce0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_ce0_local),
    .we0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_we0_local),
    .d0(output_value_fu_1129_p3),
    .q0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_q0)
);

master_audio_control_echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 3000 ),
    .AddressWidth( 12 ))
echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_address0_local),
    .ce0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_ce0_local),
    .we0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_we0_local),
    .d0(output_value_fu_1129_p3),
    .q0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_q0)
);

master_audio_control_echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 3000 ),
    .AddressWidth( 12 ))
echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_address0_local),
    .ce0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_ce0_local),
    .we0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_we0_local),
    .d0(output_value_fu_1129_p3),
    .q0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_q0)
);

master_audio_control_echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 3000 ),
    .AddressWidth( 12 ))
echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_address0_local),
    .ce0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_ce0_local),
    .we0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_we0_local),
    .d0(output_value_fu_1129_p3),
    .q0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_q0)
);

master_audio_control_echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 3000 ),
    .AddressWidth( 12 ))
p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_address0_local),
    .ce0(p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_ce0_local),
    .we0(p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_we0_local),
    .d0(output_value_fu_1129_p3),
    .q0(p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_q0)
);

master_audio_control_echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 3000 ),
    .AddressWidth( 12 ))
p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_address0_local),
    .ce0(p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_ce0_local),
    .we0(p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_we0_local),
    .d0(output_value_fu_1129_p3),
    .q0(p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_q0)
);

master_audio_control_echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 3000 ),
    .AddressWidth( 12 ))
p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_address0_local),
    .ce0(p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_ce0_local),
    .we0(p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_we0_local),
    .d0(output_value_fu_1129_p3),
    .q0(p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_q0)
);

master_audio_control_echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 3000 ),
    .AddressWidth( 12 ))
p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_address0_local),
    .ce0(p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_ce0_local),
    .we0(p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_we0_local),
    .d0(output_value_fu_1129_p3),
    .q0(p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_q0)
);

master_audio_control_echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 3000 ),
    .AddressWidth( 12 ))
p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_address0_local),
    .ce0(p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_ce0_local),
    .we0(p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_we0_local),
    .d0(output_value_fu_1129_p3),
    .q0(p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_q0)
);

master_audio_control_echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 3000 ),
    .AddressWidth( 12 ))
p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15_address0_local),
    .ce0(p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15_ce0_local),
    .we0(p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15_we0_local),
    .d0(output_value_fu_1129_p3),
    .q0(p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15_q0)
);

master_audio_control_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_590_p0),
    .din1(grp_fu_590_p1),
    .ce(grp_fu_590_ce),
    .dout(grp_fu_590_p2)
);

master_audio_control_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_600_p1),
    .din1(grp_fu_595_p1),
    .ce(grp_fu_595_ce),
    .dout(grp_fu_595_p2)
);

master_audio_control_sitofp_32ns_32_6_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sitofp_32ns_32_6_no_dsp_1_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_600_p0),
    .ce(grp_fu_600_ce),
    .dout(grp_fu_600_p1)
);

master_audio_control_dadd_64ns_64ns_64_7_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_7_no_dsp_1_U4(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(conv_i_i_reg_2529),
    .din1(grp_fu_611_p2),
    .ce(grp_fu_607_ce),
    .dout(grp_fu_607_p2)
);

master_audio_control_dmul_64ns_64ns_64_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_7_max_dsp_1_U5(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_617_p1),
    .din1(64'd4602678819172646912),
    .ce(grp_fu_611_ce),
    .dout(grp_fu_611_p2)
);

master_audio_control_sitodp_32s_64_6_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_6_no_dsp_1_U6(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_617_p0),
    .ce(grp_fu_617_ce),
    .dout(grp_fu_617_p1)
);

master_audio_control_srem_17ns_17ns_17_21_1 #(
    .ID( 1 ),
    .NUM_STAGE( 21 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
srem_17ns_17ns_17_21_1_U7(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_719_p0),
    .din1(17'd48000),
    .ce(grp_fu_719_ce),
    .dout(grp_fu_719_p2)
);

(* dissolve_hierarchy = "yes" *) master_audio_control_sparsemux_33_4_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 24 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 24 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 24 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 24 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 24 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 24 ),
    .CASE13( 4'hD ),
    .din13_WIDTH( 24 ),
    .CASE14( 4'hE ),
    .din14_WIDTH( 24 ),
    .CASE15( 4'hF ),
    .din15_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 24 ))
sparsemux_33_4_24_1_1_U8(
    .din0(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_q0),
    .din1(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_q0),
    .din2(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_q0),
    .din3(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_q0),
    .din4(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_q0),
    .din5(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_q0),
    .din6(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_q0),
    .din7(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_q0),
    .din8(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_q0),
    .din9(echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_q0),
    .din10(p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_q0),
    .din11(p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_q0),
    .din12(p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_q0),
    .din13(p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_q0),
    .din14(p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_q0),
    .din15(p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15_q0),
    .def(delayed_sample_fu_745_p33),
    .sel(trunc_ln28_reg_2399),
    .dout(delayed_sample_fu_745_p35)
);

master_audio_control_mul_24s_10s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 34 ))
mul_24s_10s_34_1_1_U9(
    .din0(sext_ln27_20_fu_842_p0),
    .din1(mul_ln27_10_fu_846_p1),
    .dout(mul_ln27_10_fu_846_p2)
);

master_audio_control_mul_24s_11s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 35 ))
mul_24s_11s_35_1_1_U10(
    .din0(sext_ln27_15_fu_870_p0),
    .din1(mul_ln27_8_fu_874_p1),
    .dout(mul_ln27_8_fu_874_p2)
);

(* dissolve_hierarchy = "yes" *) master_audio_control_sparsemux_9_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_9_3_24_1_1_U11(
    .din0(24'd0),
    .din1(trunc_ln142_2_reg_2608),
    .din2(tmp_3_fu_1100_p6),
    .din3(tmp_3_fu_1100_p8),
    .def(tmp_3_fu_1100_p9),
    .sel(tmp_3_fu_1100_p10),
    .dout(tmp_3_fu_1100_p11)
);

master_audio_control_mul_24s_11ns_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 35 ))
mul_24s_11ns_35_1_1_U12(
    .din0(sext_ln27_4_fu_1179_p0),
    .din1(mul_ln27_2_fu_1183_p1),
    .dout(mul_ln27_2_fu_1183_p2)
);

master_audio_control_mul_24s_10ns_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 34 ))
mul_24s_10ns_34_1_1_U13(
    .din0(eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_load_reg_2644),
    .din1(mul_ln27_3_fu_1211_p1),
    .dout(mul_ln27_3_fu_1211_p2)
);

master_audio_control_mul_24s_12ns_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 36 ))
mul_24s_12ns_36_1_1_U14(
    .din0(sext_ln27_12_fu_1311_p0),
    .din1(mul_ln27_6_fu_1315_p1),
    .dout(mul_ln27_6_fu_1315_p2)
);

master_audio_control_mul_24s_10s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 34 ))
mul_24s_10s_34_1_1_U15(
    .din0(eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_load_reg_2693),
    .din1(mul_ln27_7_fu_1343_p1),
    .dout(mul_ln27_7_fu_1343_p2)
);

master_audio_control_mul_24s_11ns_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 35 ))
mul_24s_11ns_35_1_1_U16(
    .din0(sext_ln27_2_fu_1383_p0),
    .din1(mul_ln27_1_fu_1387_p1),
    .dout(mul_ln27_1_fu_1387_p2)
);

master_audio_control_mul_24s_12ns_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 36 ))
mul_24s_12ns_36_1_1_U17(
    .din0(sext_ln27_10_fu_1580_p0),
    .din1(mul_ln27_5_fu_1584_p1),
    .dout(mul_ln27_5_fu_1584_p2)
);

master_audio_control_mul_24s_10ns_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 34 ))
mul_24s_10ns_34_1_1_U18(
    .din0(input_sample_data_2_reg_2764),
    .din1(mul_ln27_fu_1671_p1),
    .dout(mul_ln27_fu_1671_p2)
);

master_audio_control_mul_24s_10s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 34 ))
mul_24s_10s_34_1_1_U19(
    .din0(mul_ln27_4_fu_1788_p0),
    .din1(mul_ln27_4_fu_1788_p1),
    .dout(mul_ln27_4_fu_1788_p2)
);

master_audio_control_mul_24s_11s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 35 ))
mul_24s_11s_35_1_1_U20(
    .din0(sext_ln27_18_fu_2022_p0),
    .din1(mul_ln27_9_fu_2026_p1),
    .dout(mul_ln27_9_fu_2026_p2)
);

(* dissolve_hierarchy = "yes" *) master_audio_control_sparsemux_9_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_9_3_24_1_1_U21(
    .din0(24'd0),
    .din1(zext_ln143_1_cast_reg_2924),
    .din2(select_ln143_reg_2935),
    .din3(tmp_25_fu_2295_p8),
    .def(tmp_25_fu_2295_p9),
    .sel(tmp_25_fu_2295_p10),
    .dout(tmp_25_fu_2295_p11)
);

master_audio_control_fifo_w25_d8_S temp1_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(temp1_din),
    .if_full_n(temp1_full_n),
    .if_write(temp1_write),
    .if_dout(temp1_dout),
    .if_empty_n(temp1_empty_n),
    .if_read(temp1_read)
);

master_audio_control_fifo_w25_d8_S temp2_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(temp2_din),
    .if_full_n(temp2_full_n),
    .if_write(temp2_write),
    .if_dout(temp2_dout),
    .if_empty_n(temp2_empty_n),
    .if_read(temp2_read)
);

master_audio_control_regslice_both #(
    .DataWidth( 64 ))
regslice_both_in_r_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_r_TDATA),
    .vld_in(in_r_TVALID),
    .ack_in(regslice_both_in_r_U_ack_in),
    .data_out(in_r_TDATA_int_regslice),
    .vld_out(in_r_TVALID_int_regslice),
    .ack_out(in_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_r_U_apdone_blk)
);

master_audio_control_regslice_both #(
    .DataWidth( 64 ))
regslice_both_out_r_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_r_TDATA_int_regslice),
    .vld_in(out_r_TVALID_int_regslice),
    .ack_in(out_r_TREADY_int_regslice),
    .data_out(out_r_TDATA),
    .vld_out(regslice_both_out_r_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_r_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp1_done_reg_iter0 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp1_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp1)) begin
                ap_block_pp0_stage0_subdone_grp1_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp4_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp4_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp4)) begin
                ap_block_pp0_stage0_subdone_grp4_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage10_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_block_pp0_stage10_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage10_subdone_grp0)) begin
                ap_block_pp0_stage10_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage10_subdone_grp6_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_block_pp0_stage10_subdone_grp6_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage10_subdone_grp6)) begin
                ap_block_pp0_stage10_subdone_grp6_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage11_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_block_pp0_stage11_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage11_subdone_grp0)) begin
                ap_block_pp0_stage11_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp0)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp0)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp0)) begin
                ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_block_pp0_stage9_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_block_pp0_stage9_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage9_subdone_grp0)) begin
                ap_block_pp0_stage9_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage19_subdone) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage10_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage19_subdone) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        add_ln27_14_reg_2818 <= add_ln27_14_fu_1872_p2;
        add_ln27_22_reg_2823 <= add_ln27_22_fu_1907_p2;
        gain_high_1_reg_2534_pp0_iter1_reg <= gain_high_1_reg_2534;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln27_15_reg_2759 <= add_ln27_15_fu_1525_p2;
        mul_ln27_1_reg_2737 <= mul_ln27_1_fu_1387_p2;
        select_ln27_16_reg_2754 <= select_ln27_16_fu_1457_p3;
        tmp_11_cast_reg_2742 <= {{mul_ln27_1_fu_1387_p2[33:12]}};
        trunc_ln27_1_reg_2749 <= trunc_ln27_1_fu_1403_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        add_ln27_20_reg_2854 <= add_ln27_20_fu_2052_p2;
        icmp_ln143_2_reg_2930 <= icmp_ln143_2_fu_2185_p2;
        icmp_ln143_4_reg_2945 <= icmp_ln143_4_fu_2221_p2;
        icmp_ln27_12_reg_2849 <= icmp_ln27_12_fu_2046_p2;
        mul_ln27_9_reg_2838 <= mul_ln27_9_fu_2026_p2;
        select_ln143_reg_2935 <= select_ln143_fu_2207_p3;
        select_ln27_25_reg_2833 <= select_ln27_25_fu_2014_p3;
        sub_ln143_1_reg_2940 <= sub_ln143_1_fu_2215_p2;
        tmp_23_reg_2914 <= bitcast_ln725_fu_2135_p1[32'd31];
        tmp_24_reg_2919 <= {{bitcast_ln725_fu_2135_p1[30:23]}};
        tmp_46_cast_reg_2843 <= {{mul_ln27_9_fu_2026_p2[33:12]}};
        trunc_ln143_reg_2909 <= trunc_ln143_fu_2139_p1;
        zext_ln143_1_cast_reg_2924[22 : 0] <= zext_ln143_1_cast_fu_2167_p3[22 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_ln27_5_reg_2808 <= add_ln27_5_fu_1756_p2;
        gain_mid_1_reg_2524_pp0_iter1_reg <= gain_mid_1_reg_2524;
        icmp_ln27_6_reg_2813 <= icmp_ln27_6_fu_1762_p2;
        sext_ln27_reg_2803 <= sext_ln27_fu_1668_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln27_6_reg_2688 <= add_ln27_6_fu_1291_p2;
        eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_load_reg_2693 <= eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid;
        mul_ln27_6_reg_2698 <= mul_ln27_6_fu_1315_p2;
        tmp_36_cast_cast_reg_2703 <= {{mul_ln27_6_fu_1315_p2[34:12]}};
        trunc_ln27_8_reg_2710 <= trunc_ln27_8_fu_1331_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_predicate_pred1064_state20 <= ((trunc_ln28_reg_2399 == 4'd0) & (enable_echo_read_reg_2353 == 1'd1));
        ap_predicate_pred1085_state20 <= ((trunc_ln28_reg_2399 == 4'd1) & (enable_echo_read_reg_2353 == 1'd1));
        ap_predicate_pred1101_state20 <= ((trunc_ln28_reg_2399 == 4'd2) & (enable_echo_read_reg_2353 == 1'd1));
        ap_predicate_pred1117_state20 <= ((trunc_ln28_reg_2399 == 4'd3) & (enable_echo_read_reg_2353 == 1'd1));
        ap_predicate_pred1133_state20 <= ((trunc_ln28_reg_2399 == 4'd4) & (enable_echo_read_reg_2353 == 1'd1));
        ap_predicate_pred1149_state20 <= ((trunc_ln28_reg_2399 == 4'd5) & (enable_echo_read_reg_2353 == 1'd1));
        ap_predicate_pred1165_state20 <= ((trunc_ln28_reg_2399 == 4'd6) & (enable_echo_read_reg_2353 == 1'd1));
        ap_predicate_pred1181_state20 <= ((trunc_ln28_reg_2399 == 4'd7) & (enable_echo_read_reg_2353 == 1'd1));
        ap_predicate_pred1197_state20 <= ((trunc_ln28_reg_2399 == 4'd8) & (enable_echo_read_reg_2353 == 1'd1));
        ap_predicate_pred1213_state20 <= ((trunc_ln28_reg_2399 == 4'd9) & (enable_echo_read_reg_2353 == 1'd1));
        ap_predicate_pred1229_state20 <= ((trunc_ln28_reg_2399 == 4'd10) & (enable_echo_read_reg_2353 == 1'd1));
        ap_predicate_pred1245_state20 <= ((trunc_ln28_reg_2399 == 4'd11) & (enable_echo_read_reg_2353 == 1'd1));
        ap_predicate_pred1261_state20 <= ((trunc_ln28_reg_2399 == 4'd12) & (enable_echo_read_reg_2353 == 1'd1));
        ap_predicate_pred1277_state20 <= ((trunc_ln28_reg_2399 == 4'd13) & (enable_echo_read_reg_2353 == 1'd1));
        ap_predicate_pred1293_state20 <= ((trunc_ln28_reg_2399 == 4'd14) & (enable_echo_read_reg_2353 == 1'd1));
        ap_predicate_pred1309_state20 <= ((trunc_ln28_reg_2399 == 4'd15) & (enable_echo_read_reg_2353 == 1'd1));
        icmp_ln142_2_reg_2614 <= icmp_ln142_2_fu_984_p2;
        icmp_ln142_3_reg_2619 <= icmp_ln142_3_fu_990_p2;
        icmp_ln142_4_reg_2634 <= icmp_ln142_4_fu_1020_p2;
        sub_ln142_1_reg_2629 <= sub_ln142_1_fu_1014_p2;
        tmp_8_reg_2603 <= {{bitcast_ln716_fu_930_p1[62:52]}};
        tmp_reg_2598 <= bitcast_ln716_fu_930_p1[32'd63];
        trunc_ln142_2_reg_2608 <= trunc_ln142_2_fu_962_p1;
        trunc_ln142_3_reg_2624 <= trunc_ln142_3_fu_1010_p1;
        trunc_ln142_reg_2593 <= trunc_ln142_fu_934_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        conv_i_i_reg_2529 <= grp_fu_617_p1;
        gain_high_1_reg_2534 <= grp_fu_600_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (enable_echo_read_reg_2353 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        delay_index <= grp_fu_719_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_reg_2479 <= zext_ln28_fu_693_p1;
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_addr_reg_2409 <= zext_ln28_fu_693_p1;
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_addr_reg_2414 <= zext_ln28_fu_693_p1;
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_addr_reg_2419 <= zext_ln28_fu_693_p1;
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_addr_reg_2424 <= zext_ln28_fu_693_p1;
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_addr_reg_2429 <= zext_ln28_fu_693_p1;
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_addr_reg_2434 <= zext_ln28_fu_693_p1;
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_addr_reg_2439 <= zext_ln28_fu_693_p1;
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_addr_reg_2444 <= zext_ln28_fu_693_p1;
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_addr_reg_2449 <= zext_ln28_fu_693_p1;
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr_reg_2404 <= zext_ln28_fu_693_p1;
        enable_echo_read_reg_2353 <= enable_echo;
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_addr_reg_2454 <= zext_ln28_fu_693_p1;
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_addr_reg_2459 <= zext_ln28_fu_693_p1;
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_addr_reg_2464 <= zext_ln28_fu_693_p1;
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_addr_reg_2469 <= zext_ln28_fu_693_p1;
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_addr_reg_2474 <= zext_ln28_fu_693_p1;
        trunc_ln28_reg_2399 <= trunc_ln28_fu_679_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        enable_distortion_read_reg_2357 <= enable_distortion;
        enable_eq_read_reg_2349 <= enable_eq;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        enable_eq_read_reg_2349_pp0_iter1_reg <= enable_eq_read_reg_2349;
        enable_eq_read_reg_2349_pp0_iter2_reg <= enable_eq_read_reg_2349_pp0_iter1_reg;
        eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_load_reg_2644 <= eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low;
        mul_ln27_2_reg_2649 <= mul_ln27_2_fu_1183_p2;
        tmp_19_cast_reg_2654 <= {{mul_ln27_2_fu_1183_p2[33:12]}};
        trunc_ln27_3_reg_2661 <= trunc_ln27_3_fu_1199_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (enable_eq_read_reg_2349_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high <= eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3_load_reg_2556;
        eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_1 <= eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2;
        eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2 <= eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001_grp5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (enable_eq_read_reg_2349_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3 <= input_sample_data_2_fu_1531_p1;
        eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3 <= input_sample_data_2_fu_1531_p1;
        eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1 <= eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2;
        eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2 <= eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3;
        eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3 <= input_sample_data_2_fu_1531_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3_load_reg_2556 <= eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3;
        mul_ln27_8_reg_2561 <= mul_ln27_8_fu_874_p2;
        select_ln27_27_reg_2578 <= select_ln27_27_fu_918_p3;
        tmp_39_cast_reg_2566 <= {{mul_ln27_8_fu_874_p2[33:12]}};
        trunc_ln27_10_reg_2573 <= trunc_ln27_10_fu_890_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (enable_eq_read_reg_2349 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low <= eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (enable_eq_read_reg_2349_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1 <= eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2;
        eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2 <= eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (enable_eq_read_reg_2349_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid <= eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        gain_low_1_reg_2514 <= grp_fu_600_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        gain_low_1_reg_2514_pp0_iter1_reg <= gain_low_1_reg_2514;
        icmp_ln27_1_reg_2776 <= icmp_ln27_1_fu_1549_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        gain_mid_1_reg_2524 <= grp_fu_600_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        icmp_ln27_10_reg_2583 <= icmp_ln27_10_fu_925_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln27_3_reg_2666 <= icmp_ln27_3_fu_1203_p2;
        mul_ln27_3_reg_2671 <= mul_ln27_3_fu_1211_p2;
        tmp_22_cast_reg_2676 <= {{mul_ln27_3_fu_1211_p2[32:12]}};
        trunc_ln27_4_reg_2683 <= trunc_ln27_4_fu_1227_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        icmp_ln27_8_reg_2715 <= icmp_ln27_8_fu_1335_p2;
        mul_ln27_7_reg_2720 <= mul_ln27_7_fu_1343_p2;
        tmp_36_cast_reg_2725 <= {{mul_ln27_7_fu_1343_p2[32:12]}};
        trunc_ln27_9_reg_2732 <= trunc_ln27_9_fu_1359_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln30_reg_2389 <= icmp_ln30_fu_665_p2;
        sample_in_data_reg_2373 <= sample_in_data_fu_621_p1;
        sample_in_last_reg_2378 <= in_r_TDATA_int_regslice[64'd32];
        x_1_reg_2384 <= x_1_fu_647_p3;
        x_2_reg_2394 <= x_2_fu_671_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001_grp5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        input_sample_data_2_reg_2764 <= input_sample_data_2_fu_1531_p1;
        input_sample_last_1_reg_2770 <= temp2_dout[32'd24];
        input_sample_last_1_reg_2770_pp0_iter2_reg <= input_sample_last_1_reg_2770;
        mul_ln27_5_reg_2781 <= mul_ln27_5_fu_1584_p2;
        select_ln27_21_reg_2798 <= select_ln27_21_fu_1654_p3;
        tmp_29_cast_cast_reg_2786 <= {{mul_ln27_5_fu_1584_p2[34:12]}};
        trunc_ln27_6_reg_2793 <= trunc_ln27_6_fu_1600_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001_grp3) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        input_sample_last_reg_2504 <= temp1_dout[32'd24];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        mul_i23_i_reg_2889 <= grp_fu_595_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        mul_i_i1_reg_2899 <= grp_fu_595_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        mul_ln27_10_reg_2539 <= mul_ln27_10_fu_846_p2;
        tmp_49_cast_reg_2544 <= {{mul_ln27_10_fu_846_p2[32:12]}};
        trunc_ln27_13_reg_2551 <= trunc_ln27_13_fu_862_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        output_value_reg_2639 <= output_value_fu_1129_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage10_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_subdone) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (enable_echo_read_reg_2353 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_delay_index_load = grp_fu_719_p2;
    end else begin
        ap_sig_allocacmp_delay_index_load = delay_index;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_address0_local = echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_addr_reg_2409;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_address0_local = zext_ln28_fu_693_p1;
    end else begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_ce0_local = 1'b1;
    end else begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_predicate_pred1085_state20 == 1'b1))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_we0_local = 1'b1;
    end else begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_address0_local = echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_addr_reg_2414;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_address0_local = zext_ln28_fu_693_p1;
    end else begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_ce0_local = 1'b1;
    end else begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_predicate_pred1101_state20 == 1'b1))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_we0_local = 1'b1;
    end else begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_address0_local = echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_addr_reg_2419;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_address0_local = zext_ln28_fu_693_p1;
    end else begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_ce0_local = 1'b1;
    end else begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_predicate_pred1117_state20 == 1'b1))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_we0_local = 1'b1;
    end else begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_address0_local = echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_addr_reg_2424;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_address0_local = zext_ln28_fu_693_p1;
    end else begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_ce0_local = 1'b1;
    end else begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_predicate_pred1133_state20 == 1'b1))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_we0_local = 1'b1;
    end else begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_address0_local = echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_addr_reg_2429;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_address0_local = zext_ln28_fu_693_p1;
    end else begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_ce0_local = 1'b1;
    end else begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_predicate_pred1149_state20 == 1'b1))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_we0_local = 1'b1;
    end else begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_address0_local = echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_addr_reg_2434;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_address0_local = zext_ln28_fu_693_p1;
    end else begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_ce0_local = 1'b1;
    end else begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_predicate_pred1165_state20 == 1'b1))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_we0_local = 1'b1;
    end else begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_address0_local = echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_addr_reg_2439;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_address0_local = zext_ln28_fu_693_p1;
    end else begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_ce0_local = 1'b1;
    end else begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_predicate_pred1181_state20 == 1'b1))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_we0_local = 1'b1;
    end else begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_address0_local = echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_addr_reg_2444;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_address0_local = zext_ln28_fu_693_p1;
    end else begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_ce0_local = 1'b1;
    end else begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_predicate_pred1197_state20 == 1'b1))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_we0_local = 1'b1;
    end else begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_address0_local = echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_addr_reg_2449;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_address0_local = zext_ln28_fu_693_p1;
    end else begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_ce0_local = 1'b1;
    end else begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_predicate_pred1213_state20 == 1'b1))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_we0_local = 1'b1;
    end else begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_address0_local = echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_addr_reg_2404;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_address0_local = zext_ln28_fu_693_p1;
    end else begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_ce0_local = 1'b1;
    end else begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_predicate_pred1064_state20 == 1'b1))) begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_we0_local = 1'b1;
    end else begin
        echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) 
    & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_590_ce = 1'b1;
    end else begin
        grp_fu_590_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_590_p0 = grp_fu_590_p2;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_590_p0 = mul_i23_i_reg_2889;
    end else begin
        grp_fu_590_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_590_p1 = mul_i_i1_reg_2899;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_590_p1 = grp_fu_595_p2;
    end else begin
        grp_fu_590_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        grp_fu_595_ce = 1'b1;
    end else begin
        grp_fu_595_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            grp_fu_595_p1 = gain_high_1_reg_2534_pp0_iter1_reg;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            grp_fu_595_p1 = gain_mid_1_reg_2524_pp0_iter1_reg;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_fu_595_p1 = gain_low_1_reg_2514_pp0_iter1_reg;
        end else begin
            grp_fu_595_p1 = 'bx;
        end
    end else begin
        grp_fu_595_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) 
    & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_600_ce = 1'b1;
    end else begin
        grp_fu_600_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_600_p0 = sext_ln65_2_fu_2117_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_600_p0 = sext_ln65_1_fu_2058_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_600_p0 = sext_ln65_fu_1913_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_600_p0 = gain_high;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_600_p0 = gain_mid;
    end else if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_600_p0 = gain_low;
    end else begin
        grp_fu_600_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        grp_fu_607_ce = 1'b1;
    end else begin
        grp_fu_607_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_611_ce = 1'b1;
    end else begin
        grp_fu_611_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001_grp3) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_617_ce = 1'b1;
    end else begin
        grp_fu_617_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0_reg == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2_grp3) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_617_p0 = sext_ln31_1_fu_833_p1;
        end else if (((1'b0 == ap_block_pp0_stage1_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_617_p0 = sext_ln31_fu_816_p1;
        end else begin
            grp_fu_617_p0 = 'bx;
        end
    end else begin
        grp_fu_617_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_grp0) 
    & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_719_ce = 1'b1;
    end else begin
        grp_fu_719_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_grp1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_TDATA_blk_n = in_r_TVALID_int_regslice;
    end else begin
        in_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_r_TREADY_int_regslice = 1'b1;
    end else begin
        in_r_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_grp8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (enable_eq_read_reg_2349_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage11_grp7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (enable_eq_read_reg_2349_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_subdone_grp6_done_reg) & (1'b0 == ap_block_pp0_stage10_grp6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (enable_eq_read_reg_2349_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage10_subdone_grp6_done_reg) & (1'b0 == ap_block_pp0_stage10_grp6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (enable_eq_read_reg_2349_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        out_r_TDATA_blk_n = out_r_TREADY_int_regslice;
    end else begin
        out_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9_01001_grp8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (enable_eq_read_reg_2349_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        out_r_TDATA_int_regslice = zext_ln70_fu_2339_p1;
    end else if (((1'b0 == ap_block_pp0_stage10_subdone_grp6_done_reg) & (1'b0 == ap_block_pp0_stage10_01001_grp6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (enable_eq_read_reg_2349_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        out_r_TDATA_int_regslice = p_086_fu_2130_p1;
    end else begin
        out_r_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001_grp8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (enable_eq_read_reg_2349_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage10_11001_grp6) & (1'b0 == ap_block_pp0_stage10_subdone_grp6_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (enable_eq_read_reg_2349_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        out_r_TVALID_int_regslice = 1'b1;
    end else begin
        out_r_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_address0_local = p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_addr_reg_2454;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_address0_local = zext_ln28_fu_693_p1;
    end else begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_ce0_local = 1'b1;
    end else begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_predicate_pred1229_state20 == 1'b1))) begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_we0_local = 1'b1;
    end else begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_address0_local = p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_addr_reg_2459;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_address0_local = zext_ln28_fu_693_p1;
    end else begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_ce0_local = 1'b1;
    end else begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_predicate_pred1245_state20 == 1'b1))) begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_we0_local = 1'b1;
    end else begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_address0_local = p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_addr_reg_2464;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_address0_local = zext_ln28_fu_693_p1;
    end else begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_ce0_local = 1'b1;
    end else begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_predicate_pred1261_state20 == 1'b1))) begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_we0_local = 1'b1;
    end else begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_address0_local = p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_addr_reg_2469;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_address0_local = zext_ln28_fu_693_p1;
    end else begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_ce0_local = 1'b1;
    end else begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_predicate_pred1277_state20 == 1'b1))) begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_we0_local = 1'b1;
    end else begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_address0_local = p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_addr_reg_2474;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_address0_local = zext_ln28_fu_693_p1;
    end else begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_ce0_local = 1'b1;
    end else begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_predicate_pred1293_state20 == 1'b1))) begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_we0_local = 1'b1;
    end else begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15_address0_local = echo_hls_stream_axis_sample_0_hls_stream_axis_sample_0_bool_delay_buffer_reg_2479;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15_address0_local = zext_ln28_fu_693_p1;
    end else begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15_ce0_local = 1'b1;
    end else begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_predicate_pred1309_state20 == 1'b1))) begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15_we0_local = 1'b1;
    end else begin
        p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_995)) begin
        if ((enable_distortion_read_reg_2357 == 1'd1)) begin
            temp1_din = p_s_fu_737_p3;
        end else if ((enable_distortion_read_reg_2357 == 1'd0)) begin
            temp1_din = p_1_fu_725_p3;
        end else begin
            temp1_din = 'bx;
        end
    end else begin
        temp1_din = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001_grp3) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        temp1_read = 1'b1;
    end else begin
        temp1_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001_grp2) & (enable_distortion_read_reg_2357 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001_grp2) & (enable_distortion_read_reg_2357 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        temp1_write = 1'b1;
    end else begin
        temp1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp4_done_reg) & (1'b0 == ap_block_pp0_stage0_01001_grp4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (enable_echo_read_reg_2353 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp2_din = p_2_fu_1158_p3;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001_grp3) & (enable_echo_read_reg_2353 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        temp2_din = temp1_dout;
    end else begin
        temp2_din = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001_grp5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        temp2_read = 1'b1;
    end else begin
        temp2_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001_grp3) & (enable_echo_read_reg_2353 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp4_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (enable_echo_read_reg_2353 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        temp2_write = 1'b1;
    end else begin
        temp2_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if (((1'b0 == ap_block_pp0_stage10_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else if (((1'b0 == ap_block_pp0_stage10_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_1_fu_1933_p2 = ($signed(add_ln27_16_fu_1927_p2) + $signed(sext_ln27_16_fu_1921_p1));

assign acc_2_fu_2111_p2 = ($signed(add_ln27_24_fu_2105_p2) + $signed(sext_ln27_24_fu_2092_p1));

assign acc_fu_1782_p2 = ($signed(add_ln27_7_fu_1776_p2) + $signed(sext_ln27_7_fu_1770_p1));

assign add_ln27_10_fu_1854_p2 = (tmp_29_cast_cast_reg_2786 + 23'd1);

assign add_ln27_11_fu_1640_p2 = (tmp_12_fu_1604_p4 + 23'd1);

assign add_ln27_12_fu_1472_p2 = (tmp_36_cast_cast_reg_2703 + 23'd1);

assign add_ln27_13_fu_1502_p2 = (tmp_36_cast_reg_2725 + 21'd1);

assign add_ln27_14_fu_1872_p2 = ($signed(select_ln27_20_fu_1865_p3) + $signed(sext_ln27_9_fu_1843_p1));

assign add_ln27_15_fu_1525_p2 = ($signed(select_ln27_22_fu_1483_p3) + $signed(sext_ln27_14_fu_1521_p1));

assign add_ln27_16_fu_1927_p2 = ($signed(sext_ln27_19_fu_1924_p1) + $signed(sext_ln27_11_fu_1918_p1));

assign add_ln27_18_fu_1885_p2 = (tmp_39_cast_reg_2566 + 22'd1);

assign add_ln27_19_fu_2000_p2 = (tmp_18_fu_1964_p4 + 23'd1);

assign add_ln27_1_fu_1738_p2 = (tmp_11_cast_reg_2742 + 22'd1);

assign add_ln27_20_fu_2052_p2 = (tmp_46_cast_fu_2032_p4 + 22'd1);

assign add_ln27_21_fu_906_p2 = (tmp_49_cast_reg_2544 + 21'd1);

assign add_ln27_22_fu_1907_p2 = ($signed(sext_ln27_21_fu_1903_p1) + $signed(sext_ln27_9_fu_1843_p1));

assign add_ln27_23_fu_2095_p2 = ($signed(sext_ln27_22_fu_2085_p1) + $signed(sext_ln27_23_fu_2089_p1));

assign add_ln27_24_fu_2105_p2 = ($signed(sext_ln27_25_fu_2101_p1) + $signed(sext_ln27_17_fu_2063_p1));

assign add_ln27_2_fu_1443_p2 = (tmp_s_fu_1407_p4 + 23'd1);

assign add_ln27_3_fu_1238_p2 = (tmp_19_cast_reg_2654 + 22'd1);

assign add_ln27_4_fu_1268_p2 = (tmp_22_cast_reg_2676 + 21'd1);

assign add_ln27_5_fu_1756_p2 = ($signed(select_ln27_15_fu_1749_p3) + $signed(sext_ln27_1_fu_1727_p1));

assign add_ln27_6_fu_1291_p2 = ($signed(select_ln27_17_fu_1249_p3) + $signed(sext_ln27_6_fu_1287_p1));

assign add_ln27_7_fu_1776_p2 = ($signed(sext_ln27_8_fu_1773_p1) + $signed(sext_ln27_3_fu_1767_p1));

assign add_ln27_9_fu_1821_p2 = (tmp_25_cast_fu_1793_p4 + 21'd1);

assign add_ln27_fu_1705_p2 = (tmp_5_cast_fu_1677_p4 + 21'd1);

assign and_ln142_1_fu_1085_p2 = (xor_ln142_1_fu_1079_p2 & icmp_ln142_2_reg_2614);

assign and_ln142_fu_1067_p2 = (xor_ln142_fu_1061_p2 & icmp_ln142_1_fu_1031_p2);

assign and_ln143_1_fu_2280_p2 = (xor_ln143_1_fu_2274_p2 & icmp_ln143_2_reg_2930);

assign and_ln143_fu_2262_p2 = (xor_ln143_fu_2256_p2 & icmp_ln143_1_fu_2232_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp4 = ((1'b0 == ap_block_pp0_stage0_subdone_grp4_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage0_iter1_grp4));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((1'b0 == ap_block_pp0_stage0_subdone_grp4_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage0_iter1_grp4)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (in_r_TVALID_int_regslice == 1'b0)));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (in_r_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp4 = ((1'b0 == ap_block_pp0_stage0_subdone_grp4_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage0_iter1_grp4));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((1'b0 == ap_block_pp0_stage0_subdone_grp4_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage0_iter1_grp4)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (in_r_TVALID_int_regslice == 1'b0)));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp1 = ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg_iter0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (in_r_TVALID_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp4 = ((1'b0 == ap_block_pp0_stage0_subdone_grp4_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage0_iter1_grp4));
end

always @ (*) begin
    ap_block_pp0_stage10_01001_grp6 = (((1'b0 == ap_block_pp0_stage10_subdone_grp6_done_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state51_pp0_stage10_iter2_grp6)) | ((1'b0 == ap_block_pp0_stage10_subdone_grp6_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state31_pp0_stage10_iter1_grp6)));
end

always @ (*) begin
    ap_block_pp0_stage10_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_out_r_U_apdone_blk == 1'b1) | ((1'b0 == ap_block_pp0_stage10_subdone_grp6_done_reg) & (1'b1 == ap_block_state51_pp0_stage10_iter2_grp6)))) | ((1'b0 == ap_block_pp0_stage10_subdone_grp6_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state31_pp0_stage10_iter1_grp6)));
end

assign ap_block_pp0_stage10_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_11001_grp6 = (((1'b0 == ap_block_pp0_stage10_subdone_grp6_done_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state51_pp0_stage10_iter2_grp6)) | ((1'b0 == ap_block_pp0_stage10_subdone_grp6_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state31_pp0_stage10_iter1_grp6)));
end

assign ap_block_pp0_stage10_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_grp6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_out_r_U_apdone_blk == 1'b1) | ((1'b0 == ap_block_pp0_stage10_subdone_grp6_done_reg) & (1'b1 == ap_block_state51_pp0_stage10_iter2_grp6)))) | ((1'b0 == ap_block_pp0_stage10_subdone_grp6_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state31_pp0_stage10_iter1_grp6)));
end

assign ap_block_pp0_stage10_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_subdone_grp6 = (((1'b0 == ap_block_pp0_stage10_subdone_grp6_done_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state51_pp0_stage10_iter2_grp6)) | ((1'b0 == ap_block_pp0_stage10_subdone_grp6_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state31_pp0_stage10_iter1_grp6)));
end

always @ (*) begin
    ap_block_pp0_stage11_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state32_pp0_stage11_iter1_grp7));
end

assign ap_block_pp0_stage11_11001_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_grp7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state32_pp0_stage11_iter1_grp7));
end

assign ap_block_pp0_stage11_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001_grp2 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0_grp2));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0_grp2));
end

assign ap_block_pp0_stage1_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001_grp2 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0_grp2));
end

assign ap_block_pp0_stage1_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0_grp2));
end

assign ap_block_pp0_stage1_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001_grp3 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0_grp3));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0_grp3));
end

assign ap_block_pp0_stage2_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001_grp3 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0_grp3));
end

assign ap_block_pp0_stage2_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0_grp3));
end

assign ap_block_pp0_stage2_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (temp2_empty_n == 1'b0));
end

assign ap_block_pp0_stage5_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001_grp5 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (temp2_empty_n == 1'b0));
end

assign ap_block_pp0_stage5_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (temp2_empty_n == 1'b0));
end

assign ap_block_pp0_stage5_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_01001_grp8 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state50_pp0_stage9_iter2_grp8));
end

always @ (*) begin
    ap_block_pp0_stage9_11001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state50_pp0_stage9_iter2_grp8));
end

assign ap_block_pp0_stage9_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_11001_grp8 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state50_pp0_stage9_iter2_grp8));
end

assign ap_block_pp0_stage9_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_grp8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_subdone = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state50_pp0_stage9_iter2_grp8));
end

assign ap_block_pp0_stage9_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state21_pp0_stage0_iter1_grp4 = ((enable_echo_read_reg_2353 == 1'd1) & (temp2_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0_grp2 = (((enable_distortion_read_reg_2357 == 1'd1) & (temp1_full_n == 1'b0)) | ((enable_distortion_read_reg_2357 == 1'd0) & (temp1_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state31_pp0_stage10_iter1_grp6 = ((enable_eq_read_reg_2349_pp0_iter1_reg == 1'd0) & (out_r_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state32_pp0_stage11_iter1_grp7 = ((enable_eq_read_reg_2349_pp0_iter1_reg == 1'd0) & (out_r_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0_grp3 = ((temp1_empty_n == 1'b0) | ((enable_echo_read_reg_2353 == 1'd0) & (temp2_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state50_pp0_stage9_iter2_grp8 = ((enable_eq_read_reg_2349_pp0_iter2_reg == 1'd1) & (out_r_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state51_pp0_stage10_iter2_grp6 = ((enable_eq_read_reg_2349_pp0_iter2_reg == 1'd1) & (out_r_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_condition_995 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_01001_grp2) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bitcast_ln716_fu_930_p1 = grp_fu_607_p2;

assign bitcast_ln725_fu_2135_p1 = grp_fu_590_p2;

assign delayed_sample_fu_745_p33 = 'bx;

assign enable_distortion_read_read_fu_328_p2 = enable_distortion;

assign grp_fu_719_p0 = (ap_sig_allocacmp_delay_index_load + 17'd1);

assign icmp_ln142_1_fu_1031_p2 = ((tmp_8_reg_2603 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln142_2_fu_984_p2 = (($signed(sub_ln142_fu_978_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln142_3_fu_990_p2 = (($signed(sub_ln142_fu_978_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln142_4_fu_1020_p2 = (($signed(sub_ln142_1_fu_1014_p2) < $signed(12'd24)) ? 1'b1 : 1'b0);

assign icmp_ln142_fu_1026_p2 = ((trunc_ln142_reg_2593 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln143_1_fu_2232_p2 = ((tmp_24_reg_2919 == 8'd150) ? 1'b1 : 1'b0);

assign icmp_ln143_2_fu_2185_p2 = (($signed(sub_ln143_fu_2175_p2) > $signed(9'd0)) ? 1'b1 : 1'b0);

assign icmp_ln143_3_fu_2191_p2 = (($signed(sub_ln143_fu_2175_p2) < $signed(9'd25)) ? 1'b1 : 1'b0);

assign icmp_ln143_4_fu_2221_p2 = (($signed(sub_ln143_1_fu_2215_p2) < $signed(9'd24)) ? 1'b1 : 1'b0);

assign icmp_ln143_fu_2227_p2 = ((trunc_ln143_reg_2909 == 31'd0) ? 1'b1 : 1'b0);

assign icmp_ln27_10_fu_925_p2 = ((trunc_ln27_10_reg_2573 != 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln27_11_fu_1994_p2 = ((tmp_20_fu_1986_p3 != 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln27_12_fu_2046_p2 = ((trunc_ln27_12_fu_2042_p1 != 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln27_13_fu_901_p2 = ((trunc_ln27_13_reg_2551 != 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln27_1_fu_1549_p2 = ((trunc_ln27_1_reg_2749 != 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln27_2_fu_1437_p2 = ((tmp_1_fu_1429_p3 != 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln27_3_fu_1203_p2 = ((trunc_ln27_3_reg_2661 != 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln27_4_fu_1263_p2 = ((trunc_ln27_4_reg_2683 != 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln27_5_fu_1815_p2 = ((trunc_ln27_5_fu_1811_p1 != 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln27_6_fu_1762_p2 = ((trunc_ln27_6_reg_2793 != 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln27_7_fu_1634_p2 = ((tmp_14_fu_1626_p3 != 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln27_8_fu_1335_p2 = ((trunc_ln27_8_reg_2710 != 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln27_9_fu_1497_p2 = ((trunc_ln27_9_reg_2732 != 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln27_fu_1699_p2 = ((trunc_ln27_fu_1695_p1 != 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_fu_637_p2 = (($signed(sext_ln29_fu_633_p1) > $signed(hard_clip_level)) ? 1'b1 : 1'b0);

assign icmp_ln30_fu_665_p2 = (($signed(sext_ln30_fu_661_p1) < $signed(sub_ln30_fu_655_p2)) ? 1'b1 : 1'b0);

assign in_r_TREADY = regslice_both_in_r_U_ack_in;

assign input_sample_data_2_fu_1531_p1 = temp2_dout[23:0];

assign input_sample_data_fu_821_p1 = temp1_dout[23:0];

assign lshr_ln142_fu_1004_p2 = zext_ln142_1_fu_974_p1 >> zext_ln142_2_fu_1000_p1;

assign lshr_ln143_fu_2201_p2 = zext_ln143_1_cast_fu_2167_p3 >> sext_ln143cast_fu_2197_p1;

assign lshr_ln_fu_683_p4 = {{ap_sig_allocacmp_delay_index_load[15:4]}};

assign mul_ln27_10_fu_846_p1 = 34'd17179868774;

assign mul_ln27_1_fu_1387_p1 = 35'd614;

assign mul_ln27_2_fu_1183_p1 = 35'd614;

assign mul_ln27_3_fu_1211_p1 = 34'd409;

assign mul_ln27_4_fu_1788_p0 = sext_ln27_reg_2803;

assign mul_ln27_4_fu_1788_p1 = 34'd17179868774;

assign mul_ln27_5_fu_1584_p1 = 36'd1228;

assign mul_ln27_6_fu_1315_p1 = 36'd1228;

assign mul_ln27_7_fu_1343_p1 = 34'd17179868774;

assign mul_ln27_8_fu_874_p1 = 35'd34359737753;

assign mul_ln27_9_fu_2026_p1 = 35'd34359737753;

assign mul_ln27_fu_1671_p1 = 34'd409;

assign or_ln142_fu_1073_p2 = (icmp_ln142_fu_1026_p2 | icmp_ln142_1_fu_1031_p2);

assign or_ln143_fu_2268_p2 = (icmp_ln143_fu_2227_p2 | icmp_ln143_1_fu_2232_p2);

assign out_r_TVALID = regslice_both_out_r_U_vld_out;

assign output_value_fu_1129_p3 = ((tmp_reg_2598[0:0] == 1'b1) ? sub_ln142_2_fu_1123_p2 : tmp_3_fu_1100_p11);

assign p_086_fu_2130_p1 = tmp_4_fu_2122_p4;

assign p_1_fu_725_p3 = {{sample_in_last_reg_2378}, {sample_in_data_reg_2373}};

assign p_2_fu_1158_p3 = {{input_sample_last_reg_2504}, {output_value_reg_2639}};

assign p_s_fu_737_p3 = {{sample_in_last_reg_2378}, {x_fu_732_p3}};

assign processed_sample_fu_2323_p3 = ((tmp_23_reg_2914[0:0] == 1'b1) ? sub_ln143_2_fu_2317_p2 : tmp_25_fu_2295_p11);

assign sample_in_data_fu_621_p1 = in_r_TDATA_int_regslice[23:0];

assign select_ln143_fu_2207_p3 = ((icmp_ln143_3_fu_2191_p2[0:0] == 1'b1) ? lshr_ln143_fu_2201_p2 : 24'd0);

assign select_ln27_10_fu_1719_p3 = ((tmp_2_fu_1687_p3[0:0] == 1'b1) ? select_ln27_fu_1711_p3 : tmp_5_cast_fu_1677_p4);

assign select_ln27_11_fu_1890_p3 = ((icmp_ln27_10_reg_2583[0:0] == 1'b1) ? add_ln27_18_fu_1885_p2 : tmp_39_cast_reg_2566);

assign select_ln27_12_fu_2006_p3 = ((icmp_ln27_11_fu_1994_p2[0:0] == 1'b1) ? add_ln27_19_fu_2000_p2 : tmp_18_fu_1964_p4);

assign select_ln27_13_fu_2073_p3 = ((icmp_ln27_12_reg_2849[0:0] == 1'b1) ? add_ln27_20_reg_2854 : tmp_46_cast_reg_2843);

assign select_ln27_14_fu_911_p3 = ((icmp_ln27_13_fu_901_p2[0:0] == 1'b1) ? add_ln27_21_fu_906_p2 : tmp_49_cast_reg_2544);

assign select_ln27_15_fu_1749_p3 = ((tmp_5_fu_1731_p3[0:0] == 1'b1) ? select_ln27_1_fu_1743_p3 : tmp_11_cast_reg_2742);

assign select_ln27_16_fu_1457_p3 = ((tmp_6_fu_1417_p3[0:0] == 1'b1) ? select_ln27_2_fu_1449_p3 : tmp_s_fu_1407_p4);

assign select_ln27_17_fu_1249_p3 = ((tmp_7_fu_1231_p3[0:0] == 1'b1) ? select_ln27_3_fu_1243_p3 : tmp_19_cast_reg_2654);

assign select_ln27_18_fu_1280_p3 = ((tmp_9_fu_1256_p3[0:0] == 1'b1) ? select_ln27_4_fu_1273_p3 : tmp_22_cast_reg_2676);

assign select_ln27_19_fu_1835_p3 = ((tmp_10_fu_1803_p3[0:0] == 1'b1) ? select_ln27_5_fu_1827_p3 : tmp_25_cast_fu_1793_p4);

assign select_ln27_1_fu_1743_p3 = ((icmp_ln27_1_reg_2776[0:0] == 1'b1) ? add_ln27_1_fu_1738_p2 : tmp_11_cast_reg_2742);

assign select_ln27_20_fu_1865_p3 = ((tmp_11_fu_1847_p3[0:0] == 1'b1) ? select_ln27_6_fu_1859_p3 : tmp_29_cast_cast_reg_2786);

assign select_ln27_21_fu_1654_p3 = ((tmp_13_fu_1614_p3[0:0] == 1'b1) ? select_ln27_7_fu_1646_p3 : tmp_12_fu_1604_p4);

assign select_ln27_22_fu_1483_p3 = ((tmp_15_fu_1465_p3[0:0] == 1'b1) ? select_ln27_8_fu_1477_p3 : tmp_36_cast_cast_reg_2703);

assign select_ln27_23_fu_1514_p3 = ((tmp_16_fu_1490_p3[0:0] == 1'b1) ? select_ln27_9_fu_1507_p3 : tmp_36_cast_reg_2725);

assign select_ln27_24_fu_1896_p3 = ((tmp_17_fu_1878_p3[0:0] == 1'b1) ? select_ln27_11_fu_1890_p3 : tmp_39_cast_reg_2566);

assign select_ln27_25_fu_2014_p3 = ((tmp_19_fu_1974_p3[0:0] == 1'b1) ? select_ln27_12_fu_2006_p3 : tmp_18_fu_1964_p4);

assign select_ln27_26_fu_2078_p3 = ((tmp_21_fu_2066_p3[0:0] == 1'b1) ? select_ln27_13_fu_2073_p3 : tmp_46_cast_reg_2843);

assign select_ln27_27_fu_918_p3 = ((tmp_22_fu_894_p3[0:0] == 1'b1) ? select_ln27_14_fu_911_p3 : tmp_49_cast_reg_2544);

assign select_ln27_2_fu_1449_p3 = ((icmp_ln27_2_fu_1437_p2[0:0] == 1'b1) ? add_ln27_2_fu_1443_p2 : tmp_s_fu_1407_p4);

assign select_ln27_3_fu_1243_p3 = ((icmp_ln27_3_reg_2666[0:0] == 1'b1) ? add_ln27_3_fu_1238_p2 : tmp_19_cast_reg_2654);

assign select_ln27_4_fu_1273_p3 = ((icmp_ln27_4_fu_1263_p2[0:0] == 1'b1) ? add_ln27_4_fu_1268_p2 : tmp_22_cast_reg_2676);

assign select_ln27_5_fu_1827_p3 = ((icmp_ln27_5_fu_1815_p2[0:0] == 1'b1) ? add_ln27_9_fu_1821_p2 : tmp_25_cast_fu_1793_p4);

assign select_ln27_6_fu_1859_p3 = ((icmp_ln27_6_reg_2813[0:0] == 1'b1) ? add_ln27_10_fu_1854_p2 : tmp_29_cast_cast_reg_2786);

assign select_ln27_7_fu_1646_p3 = ((icmp_ln27_7_fu_1634_p2[0:0] == 1'b1) ? add_ln27_11_fu_1640_p2 : tmp_12_fu_1604_p4);

assign select_ln27_8_fu_1477_p3 = ((icmp_ln27_8_reg_2715[0:0] == 1'b1) ? add_ln27_12_fu_1472_p2 : tmp_36_cast_cast_reg_2703);

assign select_ln27_9_fu_1507_p3 = ((icmp_ln27_9_fu_1497_p2[0:0] == 1'b1) ? add_ln27_13_fu_1502_p2 : tmp_36_cast_reg_2725);

assign select_ln27_fu_1711_p3 = ((icmp_ln27_fu_1699_p2[0:0] == 1'b1) ? add_ln27_fu_1705_p2 : tmp_5_cast_fu_1677_p4);

assign sext_ln142_2_fu_1042_p1 = sub_ln142_1_reg_2629;

assign sext_ln142_2cast_fu_1045_p1 = sext_ln142_2_fu_1042_p1[23:0];

assign sext_ln142_fu_996_p1 = sub_ln142_fu_978_p2;

assign sext_ln143_2_fu_2237_p1 = sub_ln143_1_reg_2940;

assign sext_ln143_2cast_fu_2240_p1 = sext_ln143_2_fu_2237_p1[23:0];

assign sext_ln143_fu_2181_p1 = sub_ln143_fu_2175_p2;

assign sext_ln143cast_fu_2197_p1 = sext_ln143_fu_2181_p1[23:0];

assign sext_ln27_10_fu_1580_p0 = eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_3;

assign sext_ln27_11_fu_1918_p1 = $signed(select_ln27_21_reg_2798);

assign sext_ln27_12_fu_1311_p0 = eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_1;

assign sext_ln27_14_fu_1521_p1 = $signed(select_ln27_23_fu_1514_p3);

assign sext_ln27_15_fu_870_p0 = eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_3;

assign sext_ln27_16_fu_1921_p1 = $signed(add_ln27_14_reg_2818);

assign sext_ln27_17_fu_2063_p1 = $signed(select_ln27_25_reg_2833);

assign sext_ln27_18_fu_2022_p0 = eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_2;

assign sext_ln27_19_fu_1924_p1 = $signed(add_ln27_15_reg_2759);

assign sext_ln27_1_fu_1727_p1 = $signed(select_ln27_10_fu_1719_p3);

assign sext_ln27_20_fu_842_p0 = eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high_1;

assign sext_ln27_21_fu_1903_p1 = $signed(select_ln27_24_fu_1896_p3);

assign sext_ln27_22_fu_2085_p1 = $signed(select_ln27_26_fu_2078_p3);

assign sext_ln27_23_fu_2089_p1 = $signed(select_ln27_27_reg_2578);

assign sext_ln27_24_fu_2092_p1 = $signed(add_ln27_22_reg_2823);

assign sext_ln27_25_fu_2101_p1 = $signed(add_ln27_23_fu_2095_p2);

assign sext_ln27_2_fu_1383_p0 = eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_3;

assign sext_ln27_3_fu_1767_p1 = $signed(select_ln27_16_reg_2754);

assign sext_ln27_4_fu_1179_p0 = eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_1;

assign sext_ln27_6_fu_1287_p1 = $signed(select_ln27_18_fu_1280_p3);

assign sext_ln27_7_fu_1770_p1 = $signed(add_ln27_5_reg_2808);

assign sext_ln27_8_fu_1773_p1 = $signed(add_ln27_6_reg_2688);

assign sext_ln27_9_fu_1843_p1 = $signed(select_ln27_19_fu_1835_p3);

assign sext_ln27_fu_1668_p1 = input_sample_data_2_reg_2764;

assign sext_ln29_fu_633_p1 = sample_in_data_fu_621_p1;

assign sext_ln30_fu_661_p1 = x_1_fu_647_p3;

assign sext_ln31_1_fu_833_p1 = $signed(input_sample_data_fu_821_p1);

assign sext_ln31_fu_816_p1 = $signed(delayed_sample_fu_745_p35);

assign sext_ln65_1_fu_2058_p1 = $signed(acc_1_fu_1933_p2);

assign sext_ln65_2_fu_2117_p1 = $signed(acc_2_fu_2111_p2);

assign sext_ln65_fu_1913_p1 = $signed(acc_fu_1782_p2);

assign shl_ln142_fu_1049_p2 = trunc_ln142_2_reg_2608 << sext_ln142_2cast_fu_1045_p1;

assign shl_ln143_fu_2244_p2 = zext_ln143_1_cast_reg_2924 << sext_ln143_2cast_fu_2240_p1;

assign sub_ln142_1_fu_1014_p2 = ($signed(12'd0) - $signed(sub_ln142_fu_978_p2));

assign sub_ln142_2_fu_1123_p2 = (24'd0 - tmp_3_fu_1100_p11);

assign sub_ln142_fu_978_p2 = (12'd1075 - zext_ln142_fu_954_p1);

assign sub_ln143_1_fu_2215_p2 = ($signed(9'd0) - $signed(sub_ln143_fu_2175_p2));

assign sub_ln143_2_fu_2317_p2 = (24'd0 - tmp_25_fu_2295_p11);

assign sub_ln143_fu_2175_p2 = (9'd150 - zext_ln143_fu_2159_p1);

assign sub_ln30_fu_655_p2 = (32'd0 - hard_clip_level);

assign tmp_10_fu_1803_p3 = mul_ln27_4_fu_1788_p2[32'd33];

assign tmp_11_fu_1847_p3 = mul_ln27_5_reg_2781[32'd35];

assign tmp_12_fu_1604_p4 = {{eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2[23:1]}};

assign tmp_13_fu_1614_p3 = eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2[32'd23];

assign tmp_14_fu_1626_p3 = {{trunc_ln27_7_fu_1622_p1}, {11'd0}};

assign tmp_15_fu_1465_p3 = mul_ln27_6_reg_2698[32'd35];

assign tmp_16_fu_1490_p3 = mul_ln27_7_reg_2720[32'd33];

assign tmp_17_fu_1878_p3 = mul_ln27_8_reg_2561[32'd34];

assign tmp_18_fu_1964_p4 = {{eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high[23:1]}};

assign tmp_19_fu_1974_p3 = eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high[32'd23];

assign tmp_1_fu_1429_p3 = {{trunc_ln27_2_fu_1425_p1}, {11'd0}};

assign tmp_20_fu_1986_p3 = {{trunc_ln27_11_fu_1982_p1}, {11'd0}};

assign tmp_21_fu_2066_p3 = mul_ln27_9_reg_2838[32'd34];

assign tmp_22_fu_894_p3 = mul_ln27_10_reg_2539[32'd33];

assign tmp_24_fu_2151_p3 = {{bitcast_ln725_fu_2135_p1[30:23]}};

assign tmp_25_cast_fu_1793_p4 = {{mul_ln27_4_fu_1788_p2[32:12]}};

assign tmp_25_fu_2295_p10 = {{{icmp_ln143_fu_2227_p2}, {and_ln143_fu_2262_p2}}, {and_ln143_1_fu_2280_p2}};

assign tmp_25_fu_2295_p8 = ((icmp_ln143_4_reg_2945[0:0] == 1'b1) ? shl_ln143_fu_2244_p2 : 24'd0);

assign tmp_25_fu_2295_p9 = 'bx;

assign tmp_26_fu_2330_p4 = {{{input_sample_last_1_reg_2770_pp0_iter2_reg}, {8'd0}}, {processed_sample_fu_2323_p3}};

assign tmp_2_fu_1687_p3 = mul_ln27_fu_1671_p2[32'd33];

assign tmp_3_fu_1100_p10 = {{{icmp_ln142_fu_1026_p2}, {and_ln142_fu_1067_p2}}, {and_ln142_1_fu_1085_p2}};

assign tmp_3_fu_1100_p6 = ((icmp_ln142_3_reg_2619[0:0] == 1'b1) ? trunc_ln142_3_reg_2624 : 24'd0);

assign tmp_3_fu_1100_p8 = ((icmp_ln142_4_reg_2634[0:0] == 1'b1) ? shl_ln142_fu_1049_p2 : 24'd0);

assign tmp_3_fu_1100_p9 = 'bx;

assign tmp_46_cast_fu_2032_p4 = {{mul_ln27_9_fu_2026_p2[33:12]}};

assign tmp_4_fu_2122_p4 = {{{input_sample_last_1_reg_2770}, {8'd0}}, {input_sample_data_2_reg_2764}};

assign tmp_5_cast_fu_1677_p4 = {{mul_ln27_fu_1671_p2[32:12]}};

assign tmp_5_fu_1731_p3 = mul_ln27_1_reg_2737[32'd34];

assign tmp_6_fu_1417_p3 = eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2[32'd23];

assign tmp_7_fu_1231_p3 = mul_ln27_2_reg_2649[32'd34];

assign tmp_8_fu_946_p3 = {{bitcast_ln716_fu_930_p1[62:52]}};

assign tmp_9_fu_1256_p3 = mul_ln27_3_reg_2671[32'd33];

assign tmp_s_fu_1407_p4 = {{eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2[23:1]}};

assign trunc_ln142_1_fu_958_p1 = bitcast_ln716_fu_930_p1[51:0];

assign trunc_ln142_2_fu_962_p1 = bitcast_ln716_fu_930_p1[23:0];

assign trunc_ln142_3_fu_1010_p1 = lshr_ln142_fu_1004_p2[23:0];

assign trunc_ln142_fu_934_p1 = bitcast_ln716_fu_930_p1[62:0];

assign trunc_ln143_1_fu_2163_p1 = bitcast_ln725_fu_2135_p1[22:0];

assign trunc_ln143_fu_2139_p1 = bitcast_ln725_fu_2135_p1[30:0];

assign trunc_ln27_10_fu_890_p1 = mul_ln27_8_fu_874_p2[11:0];

assign trunc_ln27_11_fu_1982_p1 = eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_high[0:0];

assign trunc_ln27_12_fu_2042_p1 = mul_ln27_9_fu_2026_p2[11:0];

assign trunc_ln27_13_fu_862_p1 = mul_ln27_10_fu_846_p2[11:0];

assign trunc_ln27_1_fu_1403_p1 = mul_ln27_1_fu_1387_p2[11:0];

assign trunc_ln27_2_fu_1425_p1 = eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_low_2[0:0];

assign trunc_ln27_3_fu_1199_p1 = mul_ln27_2_fu_1183_p2[11:0];

assign trunc_ln27_4_fu_1227_p1 = mul_ln27_3_fu_1211_p2[11:0];

assign trunc_ln27_5_fu_1811_p1 = mul_ln27_4_fu_1788_p2[11:0];

assign trunc_ln27_6_fu_1600_p1 = mul_ln27_5_fu_1584_p2[11:0];

assign trunc_ln27_7_fu_1622_p1 = eq_3band_stream_stream_axis_sample_0_bool_float_float_float_delay_mid_2[0:0];

assign trunc_ln27_8_fu_1331_p1 = mul_ln27_6_fu_1315_p2[11:0];

assign trunc_ln27_9_fu_1359_p1 = mul_ln27_7_fu_1343_p2[11:0];

assign trunc_ln27_fu_1695_p1 = mul_ln27_fu_1671_p2[11:0];

assign trunc_ln28_fu_679_p1 = ap_sig_allocacmp_delay_index_load[3:0];

assign trunc_ln29_fu_643_p1 = hard_clip_level[23:0];

assign x_1_fu_647_p3 = ((icmp_ln29_fu_637_p2[0:0] == 1'b1) ? trunc_ln29_fu_643_p1 : sample_in_data_fu_621_p1);

assign x_2_fu_671_p1 = sub_ln30_fu_655_p2[23:0];

assign x_fu_732_p3 = ((icmp_ln30_reg_2389[0:0] == 1'b1) ? x_2_reg_2394 : x_1_reg_2384);

assign xor_ln142_1_fu_1079_p2 = (or_ln142_fu_1073_p2 ^ 1'd1);

assign xor_ln142_fu_1061_p2 = (icmp_ln142_fu_1026_p2 ^ 1'd1);

assign xor_ln143_1_fu_2274_p2 = (or_ln143_fu_2268_p2 ^ 1'd1);

assign xor_ln143_fu_2256_p2 = (icmp_ln143_fu_2227_p2 ^ 1'd1);

assign zext_ln142_1_cast_fu_966_p3 = {{1'd1}, {trunc_ln142_1_fu_958_p1}};

assign zext_ln142_1_fu_974_p1 = zext_ln142_1_cast_fu_966_p3;

assign zext_ln142_2_fu_1000_p1 = $unsigned(sext_ln142_fu_996_p1);

assign zext_ln142_fu_954_p1 = tmp_8_fu_946_p3;

assign zext_ln143_1_cast_fu_2167_p3 = {{1'd1}, {trunc_ln143_1_fu_2163_p1}};

assign zext_ln143_fu_2159_p1 = tmp_24_fu_2151_p3;

assign zext_ln28_fu_693_p1 = lshr_ln_fu_683_p4;

assign zext_ln70_fu_2339_p1 = tmp_26_fu_2330_p4;

always @ (posedge ap_clk) begin
    zext_ln143_1_cast_reg_2924[23] <= 1'b1;
end

endmodule //master_audio_control
