# Project Spaghetti

This project aims to provide every module you need for HDL design which mainly include VHDL and verilog code.

All of this code is verified and synthesized. Waveform and short documents will be attached.

# Copyright


