Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Apr 10 13:28:25 2018
| Host         : XHDJAYESHK30 running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file wave_gen_utilization_placed.rpt -pb wave_gen_utilization_placed.pb
| Design       : wave_gen
| Device       : xcku040ffva1156-2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| CLB LUTs                |  702 |     0 |    242400 |  0.29 |
|   LUT as Logic          |  702 |     0 |    242400 |  0.29 |
|   LUT as Memory         |    0 |     0 |    112800 |  0.00 |
| CLB Registers           |  495 |     0 |    484800 |  0.10 |
|   Register as Flip Flop |  495 |     0 |    484800 |  0.10 |
|   Register as Latch     |    0 |     0 |    484800 |  0.00 |
| CARRY8                  |   11 |     0 |     30300 |  0.04 |
| F7 Muxes                |    9 |     0 |    121200 | <0.01 |
| F8 Muxes                |    1 |     0 |     60600 | <0.01 |
| F9 Muxes                |    0 |     0 |     30300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 6     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 35    |          Yes |         Set |            - |
| 466   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+------+-------+-----------+-------+
|                 Site Type                 | Used | Fixed | Available | Util% |
+-------------------------------------------+------+-------+-----------+-------+
| CLB                                       |  159 |     0 |     30300 |  0.52 |
|   CLBL                                    |   76 |     0 |           |       |
|   CLBM                                    |   83 |     0 |           |       |
| LUT as Logic                              |  702 |     0 |    242400 |  0.29 |
|   using O5 output only                    |   28 |       |           |       |
|   using O6 output only                    |  553 |       |           |       |
|   using O5 and O6                         |  121 |       |           |       |
| LUT as Memory                             |    0 |     0 |    112800 |  0.00 |
|   LUT as Distributed RAM                  |    0 |     0 |           |       |
|   LUT as Shift Register                   |    0 |     0 |           |       |
| LUT Flip Flop Pairs                       |  197 |     0 |    242400 |  0.08 |
|   fully used LUT-FF pairs                 |   30 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  160 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  143 |       |           |       |
| Unique Control Sets                       |   37 |       |           |       |
+-------------------------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    1 |     0 |       600 |  0.17 |
|   RAMB36/FIFO*    |    0 |     0 |       600 |  0.00 |
|   RAMB18          |    2 |     0 |      1200 |  0.17 |
|     FIFO18E2 only |    1 |       |           |       |
|     RAMB18E2 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1920 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   18 |    18 |       520 |  3.46 |
| HPIOB            |    7 |     7 |       416 |  1.68 |
|   INPUT          |    3 |       |           |       |
|   OUTPUT         |    4 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HRIO             |   11 |    11 |       104 | 10.58 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    9 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        80 |  0.00 |
| BITSLICE_RX_TX   |   13 |    13 |       520 |  2.50 |
|   OSERDES        |    1 |     1 |           |       |
| BITSLICE_TX      |    0 |     0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |        40 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |       480 |  0.63 |
|   BUFGCE             |    3 |     0 |       240 |  1.25 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    0 |     0 |       120 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    1 |     0 |        10 | 10.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         5 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       |  466 |            Register |
| LUT6       |  299 |                 CLB |
| LUT3       |  138 |                 CLB |
| LUT2       |  128 |                 CLB |
| LUT4       |  116 |                 CLB |
| LUT5       |  114 |                 CLB |
| FDSE       |   35 |            Register |
| LUT1       |   28 |                 CLB |
| OBUF       |   13 |                 I/O |
| CARRY8     |   11 |                 CLB |
| MUXF7      |    9 |                 CLB |
| FDPE       |    6 |            Register |
| IBUFCTRL   |    4 |              Others |
| INBUF      |    3 |                 I/O |
| BUFGCE     |    3 |               Clock |
| RAMB18E2   |    1 |           Block Ram |
| OSERDESE3  |    1 |                 I/O |
| MUXF8      |    1 |                 CLB |
| MMCME3_ADV |    1 |               Clock |
| FIFO18E2   |    1 |           Block Ram |
| DIFFINBUF  |    1 |                 I/O |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------+------+
|  Ref Name | Used |
+-----------+------+
| clk_core  |    1 |
| char_fifo |    1 |
+-----------+------+


