#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5bcc4bc800f0 .scope module, "testMultiplier" "testMultiplier" 2 3;
 .timescale -9 -12;
v0x5bcc4bce6fe0_0 .var "Clock", 0 0;
v0x5bcc4bce70a0_0 .net "Done", 0 0, v0x5bcc4bce5b20_0;  1 drivers
v0x5bcc4bce71b0_0 .var "Multiplicand", 3 0;
v0x5bcc4bce7250_0 .var "Multiplier", 3 0;
v0x5bcc4bce72f0_0 .net "Product", 7 0, L_0x5bcc4bcfad90;  1 drivers
v0x5bcc4bce73e0_0 .var "Reset", 0 0;
v0x5bcc4bce74d0_0 .var "Start", 0 0;
E_0x5bcc4bc92f20 .event anyedge, v0x5bcc4bce5b20_0;
S_0x5bcc4bcc2e30 .scope module, "uut" "multiplier" 2 15, 3 243 0, S_0x5bcc4bc800f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "Product";
    .port_info 1 /INPUT 4 "Multiplicand";
    .port_info 2 /INPUT 4 "Multiplier";
    .port_info 3 /INPUT 1 "Start";
    .port_info 4 /INPUT 1 "Reset";
    .port_info 5 /INPUT 1 "Clock";
    .port_info 6 /OUTPUT 1 "Done";
v0x5bcc4bce5ec0_0 .net "A", 3 0, L_0x5bcc4bce81a0;  1 drivers
v0x5bcc4bce5fc0_0 .net "AS", 0 0, v0x5bcc4bce5300_0;  1 drivers
v0x5bcc4bce6080_0 .net "Clock", 0 0, v0x5bcc4bce6fe0_0;  1 drivers
v0x5bcc4bce61b0_0 .net "Done", 0 0, v0x5bcc4bce5b20_0;  alias, 1 drivers
v0x5bcc4bce6280_0 .net "LA0", 0 0, v0x5bcc4bce53c0_0;  1 drivers
v0x5bcc4bce6370_0 .net "LA1", 0 0, v0x5bcc4bce5460_0;  1 drivers
v0x5bcc4bce6460_0 .net "LM", 0 0, v0x5bcc4bce5500_0;  1 drivers
v0x5bcc4bce6550_0 .net "LQ0", 0 0, v0x5bcc4bce55a0_0;  1 drivers
v0x5bcc4bce6640_0 .net "LQ1", 0 0, v0x5bcc4bce5690_0;  1 drivers
v0x5bcc4bce6770_0 .net "M", 3 0, L_0x5bcc4bce75c0;  1 drivers
v0x5bcc4bce6810_0 .net "Multiplicand", 3 0, v0x5bcc4bce71b0_0;  1 drivers
v0x5bcc4bce68d0_0 .net "Multiplier", 3 0, v0x5bcc4bce7250_0;  1 drivers
v0x5bcc4bce69b0_0 .net "Product", 7 0, L_0x5bcc4bcfad90;  alias, 1 drivers
v0x5bcc4bce6a90_0 .net "Q", 3 0, L_0x5bcc4bce7a50;  1 drivers
v0x5bcc4bce6b70_0 .net "Qm1", 0 0, v0x5bcc4bce1fb0_0;  1 drivers
v0x5bcc4bce6c60_0 .net "Reset", 0 0, v0x5bcc4bce73e0_0;  1 drivers
v0x5bcc4bce6d00_0 .net "Start", 0 0, v0x5bcc4bce74d0_0;  1 drivers
v0x5bcc4bce6da0_0 .net "co", 0 0, L_0x5bcc4bce8850;  1 drivers
v0x5bcc4bce6e40_0 .net "sum", 3 0, L_0x5bcc4bcfa2f0;  1 drivers
L_0x5bcc4bce75c0 .concat8 [ 1 1 1 1], v0x5bcc4bce0b60_0, v0x5bcc4bce0c20_0, v0x5bcc4bce0ce0_0, v0x5bcc4bce0da0_0;
L_0x5bcc4bce76c0 .part v0x5bcc4bce71b0_0, 3, 1;
L_0x5bcc4bce77e0 .part v0x5bcc4bce71b0_0, 2, 1;
L_0x5bcc4bce7880 .part v0x5bcc4bce71b0_0, 1, 1;
L_0x5bcc4bce7980 .part v0x5bcc4bce71b0_0, 0, 1;
L_0x5bcc4bce7a50 .concat8 [ 1 1 1 1], v0x5bcc4bce1c20_0, v0x5bcc4bce1ce0_0, v0x5bcc4bce1e30_0, v0x5bcc4bce1ef0_0;
L_0x5bcc4bce7c50 .part v0x5bcc4bce7250_0, 3, 1;
L_0x5bcc4bce7cf0 .part v0x5bcc4bce7250_0, 2, 1;
L_0x5bcc4bce7de0 .part v0x5bcc4bce7250_0, 1, 1;
L_0x5bcc4bce7f40 .part v0x5bcc4bce7250_0, 0, 1;
L_0x5bcc4bce8070 .part L_0x5bcc4bce81a0, 0, 1;
L_0x5bcc4bce81a0 .concat8 [ 1 1 1 1], v0x5bcc4bcdfda0_0, v0x5bcc4bcdfe60_0, v0x5bcc4bcdff20_0, v0x5bcc4bcdffe0_0;
L_0x5bcc4bce8370 .part L_0x5bcc4bcfa2f0, 3, 1;
L_0x5bcc4bce8470 .part L_0x5bcc4bcfa2f0, 2, 1;
L_0x5bcc4bce85c0 .part L_0x5bcc4bcfa2f0, 1, 1;
L_0x5bcc4bce8660 .part L_0x5bcc4bcfa2f0, 0, 1;
L_0x5bcc4bcfa2f0 .concat8 [ 1 1 1 1], L_0x5bcc4bce8c40, L_0x5bcc4bce8ab0, L_0x5bcc4bce8a10, L_0x5bcc4bce88f0;
L_0x5bcc4bcfa4d0 .part L_0x5bcc4bce81a0, 3, 1;
L_0x5bcc4bcfa610 .part L_0x5bcc4bce81a0, 2, 1;
L_0x5bcc4bcfa6b0 .part L_0x5bcc4bce81a0, 1, 1;
L_0x5bcc4bcfa570 .part L_0x5bcc4bce81a0, 0, 1;
L_0x5bcc4bcfa800 .part L_0x5bcc4bce75c0, 3, 1;
L_0x5bcc4bcfa960 .part L_0x5bcc4bce75c0, 2, 1;
L_0x5bcc4bcfaa00 .part L_0x5bcc4bce75c0, 1, 1;
L_0x5bcc4bcfab70 .part L_0x5bcc4bce75c0, 0, 1;
L_0x5bcc4bcfac10 .part L_0x5bcc4bce7a50, 0, 1;
L_0x5bcc4bcfad90 .concat [ 4 4 0 0], L_0x5bcc4bce7a50, L_0x5bcc4bce81a0;
S_0x5bcc4bcb3e60 .scope module, "A_reg" "rega" 3 288, 3 59 0, S_0x5bcc4bcc2e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Q3";
    .port_info 1 /OUTPUT 1 "Q2";
    .port_info 2 /OUTPUT 1 "Q1";
    .port_info 3 /OUTPUT 1 "Q0";
    .port_info 4 /INPUT 1 "D3";
    .port_info 5 /INPUT 1 "D2";
    .port_info 6 /INPUT 1 "D1";
    .port_info 7 /INPUT 1 "D0";
    .port_info 8 /INPUT 1 "clock";
    .port_info 9 /INPUT 1 "C1";
    .port_info 10 /INPUT 1 "C0";
P_0x5bcc4bcc3620 .param/l "HOLD" 0 3 63, C4<11>;
P_0x5bcc4bcc3660 .param/l "LOAD" 0 3 63, C4<00>;
P_0x5bcc4bcc36a0 .param/l "RST" 0 3 63, C4<01>;
P_0x5bcc4bcc36e0 .param/l "SHIFT" 0 3 63, C4<10>;
v0x5bcc4bcc4780_0 .net "C0", 0 0, v0x5bcc4bce53c0_0;  alias, 1 drivers
v0x5bcc4bc7e1a0_0 .net "C1", 0 0, v0x5bcc4bce5460_0;  alias, 1 drivers
v0x5bcc4bcdfa70_0 .net "D0", 0 0, L_0x5bcc4bce8660;  1 drivers
v0x5bcc4bcdfb10_0 .net "D1", 0 0, L_0x5bcc4bce85c0;  1 drivers
v0x5bcc4bcdfbd0_0 .net "D2", 0 0, L_0x5bcc4bce8470;  1 drivers
v0x5bcc4bcdfce0_0 .net "D3", 0 0, L_0x5bcc4bce8370;  1 drivers
v0x5bcc4bcdfda0_0 .var "Q0", 0 0;
v0x5bcc4bcdfe60_0 .var "Q1", 0 0;
v0x5bcc4bcdff20_0 .var "Q2", 0 0;
v0x5bcc4bcdffe0_0 .var "Q3", 0 0;
L_0x7e4cb42b4018 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5bcc4bce00a0_0 .net/2u *"_ivl_2", 1 0, L_0x7e4cb42b4018;  1 drivers
v0x5bcc4bce0180_0 .net "clock", 0 0, v0x5bcc4bce6fe0_0;  alias, 1 drivers
E_0x5bcc4bc934a0 .event posedge, L_0x7e4cb42b4018, v0x5bcc4bce0180_0;
S_0x5bcc4bce03a0 .scope module, "M_reg" "regm" 3 270, 3 7 0, S_0x5bcc4bcc2e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Q3";
    .port_info 1 /OUTPUT 1 "Q2";
    .port_info 2 /OUTPUT 1 "Q1";
    .port_info 3 /OUTPUT 1 "Q0";
    .port_info 4 /INPUT 1 "D3";
    .port_info 5 /INPUT 1 "D2";
    .port_info 6 /INPUT 1 "D1";
    .port_info 7 /INPUT 1 "D0";
    .port_info 8 /INPUT 1 "clock";
    .port_info 9 /INPUT 1 "C0";
P_0x5bcc4bcc5dd0 .param/l "Hold" 0 3 11, C4<0>;
P_0x5bcc4bcc5e10 .param/l "Load" 0 3 11, C4<1>;
v0x5bcc4bce0750_0 .net "C0", 0 0, v0x5bcc4bce5500_0;  alias, 1 drivers
v0x5bcc4bce0830_0 .net "D0", 0 0, L_0x5bcc4bce7980;  1 drivers
v0x5bcc4bce08f0_0 .net "D1", 0 0, L_0x5bcc4bce7880;  1 drivers
v0x5bcc4bce0990_0 .net "D2", 0 0, L_0x5bcc4bce77e0;  1 drivers
v0x5bcc4bce0a50_0 .net "D3", 0 0, L_0x5bcc4bce76c0;  1 drivers
v0x5bcc4bce0b60_0 .var "Q0", 0 0;
v0x5bcc4bce0c20_0 .var "Q1", 0 0;
v0x5bcc4bce0ce0_0 .var "Q2", 0 0;
v0x5bcc4bce0da0_0 .var "Q3", 0 0;
v0x5bcc4bce0ef0_0 .net "clock", 0 0, v0x5bcc4bce6fe0_0;  alias, 1 drivers
E_0x5bcc4bc6d230 .event posedge, v0x5bcc4bce0180_0;
S_0x5bcc4bce1110 .scope module, "Q_reg" "regq" 3 278, 3 29 0, S_0x5bcc4bcc2e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Q3";
    .port_info 1 /OUTPUT 1 "Q2";
    .port_info 2 /OUTPUT 1 "Q1";
    .port_info 3 /OUTPUT 1 "Q0";
    .port_info 4 /OUTPUT 1 "Qm1";
    .port_info 5 /INPUT 1 "D3";
    .port_info 6 /INPUT 1 "D2";
    .port_info 7 /INPUT 1 "D1";
    .port_info 8 /INPUT 1 "D0";
    .port_info 9 /INPUT 1 "A0";
    .port_info 10 /INPUT 1 "clock";
    .port_info 11 /INPUT 1 "C1";
    .port_info 12 /INPUT 1 "C0";
P_0x5bcc4bce12a0 .param/l "Hold" 0 3 33, C4<11>;
P_0x5bcc4bce12e0 .param/l "Load" 0 3 33, C4<00>;
P_0x5bcc4bce1320 .param/l "Reset" 0 3 33, C4<01>;
P_0x5bcc4bce1360 .param/l "Shift" 0 3 33, C4<10>;
v0x5bcc4bce16b0_0 .net "A0", 0 0, L_0x5bcc4bce8070;  1 drivers
v0x5bcc4bce1770_0 .net "C0", 0 0, v0x5bcc4bce55a0_0;  alias, 1 drivers
v0x5bcc4bce1830_0 .net "C1", 0 0, v0x5bcc4bce5690_0;  alias, 1 drivers
v0x5bcc4bce18d0_0 .net "D0", 0 0, L_0x5bcc4bce7f40;  1 drivers
v0x5bcc4bce1990_0 .net "D1", 0 0, L_0x5bcc4bce7de0;  1 drivers
v0x5bcc4bce1aa0_0 .net "D2", 0 0, L_0x5bcc4bce7cf0;  1 drivers
v0x5bcc4bce1b60_0 .net "D3", 0 0, L_0x5bcc4bce7c50;  1 drivers
v0x5bcc4bce1c20_0 .var "Q0", 0 0;
v0x5bcc4bce1ce0_0 .var "Q1", 0 0;
v0x5bcc4bce1e30_0 .var "Q2", 0 0;
v0x5bcc4bce1ef0_0 .var "Q3", 0 0;
v0x5bcc4bce1fb0_0 .var "Qm1", 0 0;
v0x5bcc4bce2070_0 .net "clock", 0 0, v0x5bcc4bce6fe0_0;  alias, 1 drivers
S_0x5bcc4bce22b0 .scope module, "addsub_unit" "addsub" 3 296, 3 80 0, S_0x5bcc4bcc2e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "co";
    .port_info 1 /OUTPUT 1 "r3";
    .port_info 2 /OUTPUT 1 "r2";
    .port_info 3 /OUTPUT 1 "r1";
    .port_info 4 /OUTPUT 1 "r0";
    .port_info 5 /INPUT 1 "a3";
    .port_info 6 /INPUT 1 "a2";
    .port_info 7 /INPUT 1 "a1";
    .port_info 8 /INPUT 1 "a0";
    .port_info 9 /INPUT 1 "b3";
    .port_info 10 /INPUT 1 "b2";
    .port_info 11 /INPUT 1 "b1";
    .port_info 12 /INPUT 1 "b0";
    .port_info 13 /INPUT 1 "control";
L_0x7e4cb42b40a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5bcc4bce25f0_0 .net/2u *"_ivl_10", 31 0, L_0x7e4cb42b40a8;  1 drivers
v0x5bcc4bce26f0_0 .net *"_ivl_12", 0 0, L_0x5bcc4bcf8e90;  1 drivers
v0x5bcc4bce27b0_0 .net *"_ivl_14", 3 0, L_0x5bcc4bcf9000;  1 drivers
v0x5bcc4bce2870_0 .net *"_ivl_16", 4 0, L_0x5bcc4bcf91b0;  1 drivers
L_0x7e4cb42b40f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5bcc4bce2950_0 .net *"_ivl_19", 0 0, L_0x7e4cb42b40f0;  1 drivers
v0x5bcc4bce2a80_0 .net *"_ivl_20", 3 0, L_0x5bcc4bcf9320;  1 drivers
v0x5bcc4bce2b60_0 .net *"_ivl_22", 4 0, L_0x5bcc4bcf9510;  1 drivers
L_0x7e4cb42b4138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5bcc4bce2c40_0 .net *"_ivl_25", 0 0, L_0x7e4cb42b4138;  1 drivers
v0x5bcc4bce2d20_0 .net *"_ivl_26", 4 0, L_0x5bcc4bcf9680;  1 drivers
v0x5bcc4bce2e90_0 .net *"_ivl_28", 3 0, L_0x5bcc4bcf9830;  1 drivers
v0x5bcc4bce2f70_0 .net *"_ivl_30", 4 0, L_0x5bcc4bcf9a10;  1 drivers
L_0x7e4cb42b4180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5bcc4bce3050_0 .net *"_ivl_33", 0 0, L_0x7e4cb42b4180;  1 drivers
v0x5bcc4bce3130_0 .net *"_ivl_34", 3 0, L_0x5bcc4bcf9bd0;  1 drivers
v0x5bcc4bce3210_0 .net *"_ivl_36", 4 0, L_0x5bcc4bcf9db0;  1 drivers
L_0x7e4cb42b41c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5bcc4bce32f0_0 .net *"_ivl_39", 0 0, L_0x7e4cb42b41c8;  1 drivers
v0x5bcc4bce33d0_0 .net *"_ivl_40", 4 0, L_0x5bcc4bcf9f80;  1 drivers
v0x5bcc4bce34b0_0 .net *"_ivl_42", 4 0, L_0x5bcc4bcfa0c0;  1 drivers
v0x5bcc4bce36a0_0 .net *"_ivl_6", 31 0, L_0x5bcc4bce8d10;  1 drivers
L_0x7e4cb42b4060 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5bcc4bce3780_0 .net *"_ivl_9", 30 0, L_0x7e4cb42b4060;  1 drivers
v0x5bcc4bce3860_0 .net "a0", 0 0, L_0x5bcc4bcfa570;  1 drivers
v0x5bcc4bce3920_0 .net "a1", 0 0, L_0x5bcc4bcfa6b0;  1 drivers
v0x5bcc4bce39e0_0 .net "a2", 0 0, L_0x5bcc4bcfa610;  1 drivers
v0x5bcc4bce3aa0_0 .net "a3", 0 0, L_0x5bcc4bcfa4d0;  1 drivers
v0x5bcc4bce3b60_0 .net "b0", 0 0, L_0x5bcc4bcfab70;  1 drivers
v0x5bcc4bce3c20_0 .net "b1", 0 0, L_0x5bcc4bcfaa00;  1 drivers
v0x5bcc4bce3ce0_0 .net "b2", 0 0, L_0x5bcc4bcfa960;  1 drivers
v0x5bcc4bce3da0_0 .net "b3", 0 0, L_0x5bcc4bcfa800;  1 drivers
v0x5bcc4bce3e60_0 .net "co", 0 0, L_0x5bcc4bce8850;  alias, 1 drivers
v0x5bcc4bce3f20_0 .net "control", 0 0, v0x5bcc4bce5300_0;  alias, 1 drivers
v0x5bcc4bce3fe0_0 .net "r0", 0 0, L_0x5bcc4bce8c40;  1 drivers
v0x5bcc4bce40a0_0 .net "r1", 0 0, L_0x5bcc4bce8ab0;  1 drivers
v0x5bcc4bce4160_0 .net "r2", 0 0, L_0x5bcc4bce8a10;  1 drivers
v0x5bcc4bce4220_0 .net "r3", 0 0, L_0x5bcc4bce88f0;  1 drivers
L_0x5bcc4bce8850 .part L_0x5bcc4bcfa0c0, 4, 1;
L_0x5bcc4bce88f0 .part L_0x5bcc4bcfa0c0, 3, 1;
L_0x5bcc4bce8a10 .part L_0x5bcc4bcfa0c0, 2, 1;
L_0x5bcc4bce8ab0 .part L_0x5bcc4bcfa0c0, 1, 1;
L_0x5bcc4bce8c40 .part L_0x5bcc4bcfa0c0, 0, 1;
L_0x5bcc4bce8d10 .concat [ 1 31 0 0], v0x5bcc4bce5300_0, L_0x7e4cb42b4060;
L_0x5bcc4bcf8e90 .cmp/eq 32, L_0x5bcc4bce8d10, L_0x7e4cb42b40a8;
L_0x5bcc4bcf9000 .concat [ 1 1 1 1], L_0x5bcc4bcfa570, L_0x5bcc4bcfa6b0, L_0x5bcc4bcfa610, L_0x5bcc4bcfa4d0;
L_0x5bcc4bcf91b0 .concat [ 4 1 0 0], L_0x5bcc4bcf9000, L_0x7e4cb42b40f0;
L_0x5bcc4bcf9320 .concat [ 1 1 1 1], L_0x5bcc4bcfab70, L_0x5bcc4bcfaa00, L_0x5bcc4bcfa960, L_0x5bcc4bcfa800;
L_0x5bcc4bcf9510 .concat [ 4 1 0 0], L_0x5bcc4bcf9320, L_0x7e4cb42b4138;
L_0x5bcc4bcf9680 .arith/sum 5, L_0x5bcc4bcf91b0, L_0x5bcc4bcf9510;
L_0x5bcc4bcf9830 .concat [ 1 1 1 1], L_0x5bcc4bcfa570, L_0x5bcc4bcfa6b0, L_0x5bcc4bcfa610, L_0x5bcc4bcfa4d0;
L_0x5bcc4bcf9a10 .concat [ 4 1 0 0], L_0x5bcc4bcf9830, L_0x7e4cb42b4180;
L_0x5bcc4bcf9bd0 .concat [ 1 1 1 1], L_0x5bcc4bcfab70, L_0x5bcc4bcfaa00, L_0x5bcc4bcfa960, L_0x5bcc4bcfa800;
L_0x5bcc4bcf9db0 .concat [ 4 1 0 0], L_0x5bcc4bcf9bd0, L_0x7e4cb42b41c8;
L_0x5bcc4bcf9f80 .arith/sub 5, L_0x5bcc4bcf9a10, L_0x5bcc4bcf9db0;
L_0x5bcc4bcfa0c0 .functor MUXZ 5, L_0x5bcc4bcf9f80, L_0x5bcc4bcf9680, L_0x5bcc4bcf8e90, C4<>;
S_0x5bcc4bce46b0 .scope module, "controller" "FSM" 3 305, 3 93 0, S_0x5bcc4bcc2e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "LM";
    .port_info 1 /OUTPUT 1 "LA0";
    .port_info 2 /OUTPUT 1 "LA1";
    .port_info 3 /OUTPUT 1 "LQ0";
    .port_info 4 /OUTPUT 1 "LQ1";
    .port_info 5 /OUTPUT 1 "AS";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /INPUT 1 "clock";
    .port_info 8 /INPUT 1 "Qm1";
    .port_info 9 /INPUT 1 "Q0";
    .port_info 10 /INPUT 1 "start";
    .port_info 11 /INPUT 1 "reset";
P_0x5bcc4bce4890 .param/l "Add" 0 3 122, C4<0>;
P_0x5bcc4bce48d0 .param/l "HD" 0 3 124, C4<0>;
P_0x5bcc4bce4910 .param/l "HOLD" 0 3 120, C4<11>;
P_0x5bcc4bce4950 .param/l "LD" 0 3 124, C4<1>;
P_0x5bcc4bce4990 .param/l "LOAD" 0 3 117, C4<00>;
P_0x5bcc4bce49d0 .param/l "RESETCTRL" 0 3 118, C4<01>;
P_0x5bcc4bce4a10 .param/l "SHIFT" 0 3 119, C4<10>;
P_0x5bcc4bce4a50 .param/l "Sub" 0 3 122, C4<1>;
P_0x5bcc4bce4a90 .param/l "s0" 0 3 113, C4<000>;
P_0x5bcc4bce4ad0 .param/l "s1" 0 3 113, C4<001>;
P_0x5bcc4bce4b10 .param/l "s2" 0 3 113, C4<010>;
P_0x5bcc4bce4b50 .param/l "s3" 0 3 113, C4<011>;
P_0x5bcc4bce4b90 .param/l "s4" 0 3 113, C4<100>;
v0x5bcc4bce5300_0 .var "AS", 0 0;
v0x5bcc4bce53c0_0 .var "LA0", 0 0;
v0x5bcc4bce5460_0 .var "LA1", 0 0;
v0x5bcc4bce5500_0 .var "LM", 0 0;
v0x5bcc4bce55a0_0 .var "LQ0", 0 0;
v0x5bcc4bce5690_0 .var "LQ1", 0 0;
v0x5bcc4bce5730_0 .var "NEXT_STATE", 2 0;
v0x5bcc4bce57d0_0 .net "Q0", 0 0, L_0x5bcc4bcfac10;  1 drivers
v0x5bcc4bce5870_0 .net "Qm1", 0 0, v0x5bcc4bce1fb0_0;  alias, 1 drivers
v0x5bcc4bce5940_0 .var "ST", 2 0;
v0x5bcc4bce59e0_0 .net "clock", 0 0, v0x5bcc4bce6fe0_0;  alias, 1 drivers
v0x5bcc4bce5a80_0 .var "count", 1 0;
v0x5bcc4bce5b20_0 .var "done", 0 0;
v0x5bcc4bce5bc0_0 .net "reset", 0 0, v0x5bcc4bce73e0_0;  alias, 1 drivers
v0x5bcc4bce5c80_0 .net "start", 0 0, v0x5bcc4bce74d0_0;  alias, 1 drivers
E_0x5bcc4bcc6030 .event posedge, v0x5bcc4bce5bc0_0, v0x5bcc4bce0180_0;
E_0x5bcc4bcc7490/0 .event anyedge, v0x5bcc4bce5a80_0, v0x5bcc4bce57d0_0, v0x5bcc4bce1fb0_0, v0x5bcc4bce5940_0;
E_0x5bcc4bcc7490/1 .event anyedge, v0x5bcc4bce5c80_0;
E_0x5bcc4bcc7490 .event/or E_0x5bcc4bcc7490/0, E_0x5bcc4bcc7490/1;
    .scope S_0x5bcc4bce03a0;
T_0 ;
    %wait E_0x5bcc4bc6d230;
    %load/vec4 v0x5bcc4bce0750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.3;
T_0.0 ;
    %jmp T_0.3;
T_0.1 ;
    %load/vec4 v0x5bcc4bce0a50_0;
    %load/vec4 v0x5bcc4bce0990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bcc4bce08f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bcc4bce0830_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x5bcc4bce0b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5bcc4bce0c20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5bcc4bce0ce0_0, 0;
    %assign/vec4 v0x5bcc4bce0da0_0, 0;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5bcc4bce1110;
T_1 ;
    %wait E_0x5bcc4bc6d230;
    %load/vec4 v0x5bcc4bce1830_0;
    %load/vec4 v0x5bcc4bce1770_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x5bcc4bce1b60_0;
    %load/vec4 v0x5bcc4bce1aa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bcc4bce1990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bcc4bce18d0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %split/vec4 1;
    %assign/vec4 v0x5bcc4bce1fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5bcc4bce1c20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5bcc4bce1ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5bcc4bce1e30_0, 0;
    %assign/vec4 v0x5bcc4bce1ef0_0, 0;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x5bcc4bce1c20_0;
    %assign/vec4 v0x5bcc4bce1fb0_0, 0;
    %load/vec4 v0x5bcc4bce1ce0_0;
    %assign/vec4 v0x5bcc4bce1c20_0, 0;
    %load/vec4 v0x5bcc4bce1e30_0;
    %assign/vec4 v0x5bcc4bce1ce0_0, 0;
    %load/vec4 v0x5bcc4bce1ef0_0;
    %assign/vec4 v0x5bcc4bce1e30_0, 0;
    %load/vec4 v0x5bcc4bce16b0_0;
    %assign/vec4 v0x5bcc4bce1ef0_0, 0;
    %jmp T_1.4;
T_1.2 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5bcc4bcb3e60;
T_2 ;
    %wait E_0x5bcc4bc934a0;
    %load/vec4 v0x5bcc4bc7e1a0_0;
    %load/vec4 v0x5bcc4bcc4780_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %load/vec4 v0x5bcc4bcdffe0_0;
    %load/vec4 v0x5bcc4bcdff20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bcc4bcdfe60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bcc4bcdfda0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x5bcc4bcdfda0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5bcc4bcdfe60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5bcc4bcdff20_0, 0;
    %assign/vec4 v0x5bcc4bcdffe0_0, 0;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5bcc4bcdfda0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5bcc4bcdfe60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5bcc4bcdff20_0, 0;
    %assign/vec4 v0x5bcc4bcdffe0_0, 0;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x5bcc4bcdfce0_0;
    %load/vec4 v0x5bcc4bcdfbd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bcc4bcdfb10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bcc4bcdfa70_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x5bcc4bcdfda0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5bcc4bcdfe60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5bcc4bcdff20_0, 0;
    %assign/vec4 v0x5bcc4bcdffe0_0, 0;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x5bcc4bcdffe0_0;
    %load/vec4 v0x5bcc4bcdffe0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bcc4bcdff20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bcc4bcdfe60_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x5bcc4bcdfda0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5bcc4bcdfe60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5bcc4bcdff20_0, 0;
    %assign/vec4 v0x5bcc4bcdffe0_0, 0;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x5bcc4bcdffe0_0;
    %load/vec4 v0x5bcc4bcdff20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bcc4bcdfe60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bcc4bcdfda0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x5bcc4bcdfda0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5bcc4bcdfe60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5bcc4bcdff20_0, 0;
    %assign/vec4 v0x5bcc4bcdffe0_0, 0;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5bcc4bce46b0;
T_3 ;
    %wait E_0x5bcc4bcc7490;
    %load/vec4 v0x5bcc4bce5940_0;
    %store/vec4 v0x5bcc4bce5730_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc4bce5500_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5bcc4bce53c0_0, 0, 1;
    %store/vec4 v0x5bcc4bce5460_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5bcc4bce55a0_0, 0, 1;
    %store/vec4 v0x5bcc4bce5690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc4bce5300_0, 0, 1;
    %load/vec4 v0x5bcc4bce5940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5bcc4bce5730_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc4bce5500_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5bcc4bce53c0_0, 0, 1;
    %store/vec4 v0x5bcc4bce5460_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5bcc4bce55a0_0, 0, 1;
    %store/vec4 v0x5bcc4bce5690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc4bce5300_0, 0, 1;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x5bcc4bce5c80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc4bce5500_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5bcc4bce53c0_0, 0, 1;
    %store/vec4 v0x5bcc4bce5460_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5bcc4bce55a0_0, 0, 1;
    %store/vec4 v0x5bcc4bce5690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc4bce5300_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5bcc4bce5730_0, 0, 3;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5bcc4bce5730_0, 0, 3;
T_3.8 ;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x5bcc4bce57d0_0;
    %load/vec4 v0x5bcc4bce5870_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5bcc4bce5730_0, 0, 3;
    %jmp T_3.14;
T_3.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc4bce5500_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5bcc4bce53c0_0, 0, 1;
    %store/vec4 v0x5bcc4bce5460_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5bcc4bce55a0_0, 0, 1;
    %store/vec4 v0x5bcc4bce5690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc4bce5300_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5bcc4bce5730_0, 0, 3;
    %jmp T_3.14;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc4bce5500_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5bcc4bce53c0_0, 0, 1;
    %store/vec4 v0x5bcc4bce5460_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5bcc4bce55a0_0, 0, 1;
    %store/vec4 v0x5bcc4bce5690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc4bce5300_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5bcc4bce5730_0, 0, 3;
    %jmp T_3.14;
T_3.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc4bce5500_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5bcc4bce53c0_0, 0, 1;
    %store/vec4 v0x5bcc4bce5460_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5bcc4bce55a0_0, 0, 1;
    %store/vec4 v0x5bcc4bce5690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc4bce5300_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5bcc4bce5730_0, 0, 3;
    %jmp T_3.14;
T_3.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc4bce5500_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5bcc4bce53c0_0, 0, 1;
    %store/vec4 v0x5bcc4bce5460_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5bcc4bce55a0_0, 0, 1;
    %store/vec4 v0x5bcc4bce5690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc4bce5300_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5bcc4bce5730_0, 0, 3;
    %jmp T_3.14;
T_3.14 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc4bce5500_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5bcc4bce53c0_0, 0, 1;
    %store/vec4 v0x5bcc4bce5460_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5bcc4bce55a0_0, 0, 1;
    %store/vec4 v0x5bcc4bce5690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc4bce5300_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5bcc4bce5730_0, 0, 3;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc4bce5500_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5bcc4bce53c0_0, 0, 1;
    %store/vec4 v0x5bcc4bce5460_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5bcc4bce55a0_0, 0, 1;
    %store/vec4 v0x5bcc4bce5690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc4bce5300_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5bcc4bce5730_0, 0, 3;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc4bce5500_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5bcc4bce53c0_0, 0, 1;
    %store/vec4 v0x5bcc4bce5460_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x5bcc4bce55a0_0, 0, 1;
    %store/vec4 v0x5bcc4bce5690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc4bce5300_0, 0, 1;
    %load/vec4 v0x5bcc4bce5a80_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_3.15, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5bcc4bce5730_0, 0, 3;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5bcc4bce5730_0, 0, 3;
T_3.16 ;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5bcc4bce46b0;
T_4 ;
    %wait E_0x5bcc4bcc6030;
    %load/vec4 v0x5bcc4bce5bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5bcc4bce5940_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5bcc4bce5a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc4bce5b20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5bcc4bce5730_0;
    %assign/vec4 v0x5bcc4bce5940_0, 0;
    %load/vec4 v0x5bcc4bce5940_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x5bcc4bce5a80_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5bcc4bce5a80_0, 0;
T_4.2 ;
    %load/vec4 v0x5bcc4bce5940_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_4.6, 4;
    %load/vec4 v0x5bcc4bce5c80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5bcc4bce5a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc4bce5b20_0, 0;
T_4.4 ;
    %load/vec4 v0x5bcc4bce5730_0;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_4.9, 4;
    %load/vec4 v0x5bcc4bce5a80_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bcc4bce5b20_0, 0;
    %jmp T_4.8;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bcc4bce5b20_0, 0;
T_4.8 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5bcc4bc800f0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc4bce6fe0_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5bcc4bce6fe0_0;
    %inv;
    %store/vec4 v0x5bcc4bce6fe0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5bcc4bc800f0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc4bce73e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc4bce74d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bcc4bce71b0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bcc4bce7250_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc4bce73e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5bcc4bce71b0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5bcc4bce7250_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc4bce74d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc4bce74d0_0, 0, 1;
T_6.0 ;
    %load/vec4 v0x5bcc4bce70a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.1, 6;
    %wait E_0x5bcc4bc92f20;
    %jmp T_6.0;
T_6.1 ;
    %delay 20000, 0;
    %vpi_call 2 53 "$display", "Test 1: Multiplicand = %d, Multiplier = %d, Product = %d", v0x5bcc4bce71b0_0, v0x5bcc4bce7250_0, v0x5bcc4bce72f0_0 {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc4bce73e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc4bce73e0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5bcc4bce71b0_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5bcc4bce7250_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bcc4bce74d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bcc4bce74d0_0, 0, 1;
T_6.2 ;
    %load/vec4 v0x5bcc4bce70a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.3, 6;
    %wait E_0x5bcc4bc92f20;
    %jmp T_6.2;
T_6.3 ;
    %delay 20000, 0;
    %vpi_call 2 70 "$display", "Test 2: Multiplicand = %d, Multiplier = %d, Product = %d", v0x5bcc4bce71b0_0, v0x5bcc4bce7250_0, v0x5bcc4bce72f0_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5bcc4bc800f0;
T_7 ;
    %vpi_call 2 79 "$monitor", "Time: %0t | Reset: %b | Start: %b | Multiplicand: %d | Multiplier: %d | Product: %d | Done: %b", $time, v0x5bcc4bce73e0_0, v0x5bcc4bce74d0_0, v0x5bcc4bce71b0_0, v0x5bcc4bce7250_0, v0x5bcc4bce72f0_0, v0x5bcc4bce70a0_0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testmultiplier.v";
    "multiplier.v";
