
%"struct.Yosys::MemRd.1890160" = type { %"struct.Yosys::RTLIL::AttrObject.1890161", i8, ptr, i32, i8, i8, i8, %"struct.Yosys::RTLIL::Const.1890162", %"struct.Yosys::RTLIL::Const.1890162", %"struct.Yosys::RTLIL::Const.1890162", %"class.std::vector.81.1890163", %"class.std::vector.81.1890163", %"struct.Yosys::RTLIL::SigSpec.1890164", %"struct.Yosys::RTLIL::SigSpec.1890164", %"struct.Yosys::RTLIL::SigSpec.1890164", %"struct.Yosys::RTLIL::SigSpec.1890164", %"struct.Yosys::RTLIL::SigSpec.1890164", %"struct.Yosys::RTLIL::SigSpec.1890164" }
%"struct.Yosys::RTLIL::AttrObject.1890161" = type { %"class.Yosys::hashlib::dict.1890165" }
%"class.Yosys::hashlib::dict.1890165" = type <{ %"class.std::vector.1890142", %"class.std::vector.0.1890166", %"struct.Yosys::hashlib::hash_ops.1890167", [7 x i8] }>
%"class.std::vector.1890142" = type { %"struct.std::_Vector_base.1890143" }
%"struct.std::_Vector_base.1890143" = type { %"struct.std::_Vector_base<int, std::allocator<int>>::_Vector_impl.1890144" }
%"struct.std::_Vector_base<int, std::allocator<int>>::_Vector_impl.1890144" = type { %"struct.std::_Vector_base<int, std::allocator<int>>::_Vector_impl_data.1890145" }
%"struct.std::_Vector_base<int, std::allocator<int>>::_Vector_impl_data.1890145" = type { ptr, ptr, ptr }
%"class.std::vector.0.1890166" = type { %"struct.std::_Vector_base.1.1890168" }
%"struct.std::_Vector_base.1.1890168" = type { %"struct.std::_Vector_base<Yosys::hashlib::dict<Yosys::RTLIL::IdString, Yosys::RTLIL::Const>::entry_t, std::allocator<Yosys::hashlib::dict<Yosys::RTLIL::IdString, Yosys::RTLIL::Const>::entry_t>>::_Vector_impl.1890169" }
%"struct.std::_Vector_base<Yosys::hashlib::dict<Yosys::RTLIL::IdString, Yosys::RTLIL::Const>::entry_t, std::allocator<Yosys::hashlib::dict<Yosys::RTLIL::IdString, Yosys::RTLIL::Const>::entry_t>>::_Vector_impl.1890169" = type { %"struct.std::_Vector_base<Yosys::hashlib::dict<Yosys::RTLIL::IdString, Yosys::RTLIL::Const>::entry_t, std::allocator<Yosys::hashlib::dict<Yosys::RTLIL::IdString, Yosys::RTLIL::Const>::entry_t>>::_Vector_impl_data.1890170" }
%"struct.std::_Vector_base<Yosys::hashlib::dict<Yosys::RTLIL::IdString, Yosys::RTLIL::Const>::entry_t, std::allocator<Yosys::hashlib::dict<Yosys::RTLIL::IdString, Yosys::RTLIL::Const>::entry_t>>::_Vector_impl_data.1890170" = type { ptr, ptr, ptr }
%"struct.Yosys::hashlib::hash_ops.1890167" = type { i8 }
%"struct.Yosys::RTLIL::Const.1890162" = type { i32, %"class.std::vector.76.1890171" }
%"class.std::vector.76.1890171" = type { %"struct.std::_Vector_base.77.1890172" }
%"struct.std::_Vector_base.77.1890172" = type { %"struct.std::_Vector_base<Yosys::RTLIL::State, std::allocator<Yosys::RTLIL::State>>::_Vector_impl.1890173" }
%"struct.std::_Vector_base<Yosys::RTLIL::State, std::allocator<Yosys::RTLIL::State>>::_Vector_impl.1890173" = type { %"struct.std::_Vector_base<Yosys::RTLIL::State, std::allocator<Yosys::RTLIL::State>>::_Vector_impl_data.1890174" }
%"struct.std::_Vector_base<Yosys::RTLIL::State, std::allocator<Yosys::RTLIL::State>>::_Vector_impl_data.1890174" = type { ptr, ptr, ptr }
%"class.std::vector.81.1890163" = type { %"struct.std::_Bvector_base.1890175" }
%"struct.std::_Bvector_base.1890175" = type { %"struct.std::_Bvector_base<std::allocator<bool>>::_Bvector_impl.1890176" }
%"struct.std::_Bvector_base<std::allocator<bool>>::_Bvector_impl.1890176" = type { %"struct.std::_Bvector_base<std::allocator<bool>>::_Bvector_impl_data.1890177" }
%"struct.std::_Bvector_base<std::allocator<bool>>::_Bvector_impl_data.1890177" = type { %"struct.std::_Bit_iterator.1890178", %"struct.std::_Bit_iterator.1890178", ptr }
%"struct.std::_Bit_iterator.1890178" = type { %"struct.std::_Bit_iterator_base.base.1890179", [4 x i8] }
%"struct.std::_Bit_iterator_base.base.1890179" = type <{ ptr, i32 }>
%"struct.Yosys::RTLIL::SigSpec.1890164" = type { i32, i64, %"class.std::vector.85.1890180", %"class.std::vector.90.1890181" }
%"class.std::vector.85.1890180" = type { %"struct.std::_Vector_base.86.1890182" }
%"struct.std::_Vector_base.86.1890182" = type { %"struct.std::_Vector_base<Yosys::RTLIL::SigChunk, std::allocator<Yosys::RTLIL::SigChunk>>::_Vector_impl.1890183" }
%"struct.std::_Vector_base<Yosys::RTLIL::SigChunk, std::allocator<Yosys::RTLIL::SigChunk>>::_Vector_impl.1890183" = type { %"struct.std::_Vector_base<Yosys::RTLIL::SigChunk, std::allocator<Yosys::RTLIL::SigChunk>>::_Vector_impl_data.1890184" }
%"struct.std::_Vector_base<Yosys::RTLIL::SigChunk, std::allocator<Yosys::RTLIL::SigChunk>>::_Vector_impl_data.1890184" = type { ptr, ptr, ptr }
%"class.std::vector.90.1890181" = type { %"struct.std::_Vector_base.91.1890185" }
%"struct.std::_Vector_base.91.1890185" = type { %"struct.std::_Vector_base<Yosys::RTLIL::SigBit, std::allocator<Yosys::RTLIL::SigBit>>::_Vector_impl.1890186" }
%"struct.std::_Vector_base<Yosys::RTLIL::SigBit, std::allocator<Yosys::RTLIL::SigBit>>::_Vector_impl.1890186" = type { %"struct.std::_Vector_base<Yosys::RTLIL::SigBit, std::allocator<Yosys::RTLIL::SigBit>>::_Vector_impl_data.1890187" }
%"struct.std::_Vector_base<Yosys::RTLIL::SigBit, std::allocator<Yosys::RTLIL::SigBit>>::_Vector_impl_data.1890187" = type { ptr, ptr, ptr }

; 2 occurrences:
; darktable/optimized/print_settings.c.ll
; ruby/optimized/parse.ll
; Function Attrs: nounwind
define i1 @func0000000000000004(ptr %0, ptr %1, i32 %2) #0 {
entry:
  %3 = sext i32 %2 to i64
  %4 = getelementptr i8, ptr %1, i64 %3
  %5 = getelementptr i8, ptr %4, i64 4
  %6 = getelementptr i8, ptr %0, i64 -2
  %7 = icmp ult ptr %5, %6
  ret i1 %7
}

; 2 occurrences:
; lz4/optimized/lz4hc.c.ll
; ruby/optimized/ripper.ll
; Function Attrs: nounwind
define i1 @func0000000000000074(ptr %0, ptr %1, i32 %2) #0 {
entry:
  %3 = sext i32 %2 to i64
  %4 = getelementptr inbounds i8, ptr %1, i64 %3
  %5 = getelementptr inbounds i8, ptr %4, i64 4
  %6 = getelementptr inbounds i8, ptr %0, i64 -2
  %7 = icmp ult ptr %5, %6
  ret i1 %7
}

; 1 occurrences:
; yosys/optimized/mem.ll
; Function Attrs: nounwind
define i1 @func0000000000000071(ptr %0, ptr %1, i32 %2) #0 {
entry:
  %3 = sext i32 %2 to i64
  %4 = getelementptr inbounds %"struct.Yosys::MemRd.1890160", ptr %1, i64 %3
  %5 = getelementptr inbounds i8, ptr %4, i64 88
  %6 = getelementptr inbounds i8, ptr %0, i64 704
  %7 = icmp eq ptr %5, %6
  ret i1 %7
}

attributes #0 = { nounwind }
