Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Apr 20 12:59:41 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/fir_gen/fir_gen_ED97_2_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 Delay1No4_instance/Y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Mult2_impl_instance/sigProd_d1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 1.638ns (53.303%)  route 1.435ns (46.697%))
  Logic Levels:           6  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 6.124 - 4.000 ) 
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.579ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.464ns (routing 0.528ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1232, routed)        1.739     2.690    Delay1No4_instance/clk_IBUF_BUFG
    SLICE_X123Y448       FDCE                                         r  Delay1No4_instance/Y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y448       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.769 f  Delay1No4_instance/Y_reg[4]/Q
                         net (fo=1, routed)           0.507     3.276    Mult2_impl_instance/SignificandMultiplication/RR/B[4]
    DSP48E2_X16Y166      DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     3.427 r  Mult2_impl_instance/SignificandMultiplication/RR/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     3.427    Mult2_impl_instance/SignificandMultiplication/RR/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X16Y166      DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     3.500 r  Mult2_impl_instance/SignificandMultiplication/RR/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     3.500    Mult2_impl_instance/SignificandMultiplication/RR/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X16Y166      DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[15])
                                                      0.609     4.109 f  Mult2_impl_instance/SignificandMultiplication/RR/DSP_MULTIPLIER_INST/V[15]
                         net (fo=1, routed)           0.000     4.109    Mult2_impl_instance/SignificandMultiplication/RR/DSP_MULTIPLIER.V<15>
    DSP48E2_X16Y166      DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[15]_V_DATA[15])
                                                      0.046     4.155 r  Mult2_impl_instance/SignificandMultiplication/RR/DSP_M_DATA_INST/V_DATA[15]
                         net (fo=1, routed)           0.000     4.155    Mult2_impl_instance/SignificandMultiplication/RR/DSP_M_DATA.V_DATA<15>
    DSP48E2_X16Y166      DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[15]_ALU_OUT[15])
                                                      0.571     4.726 f  Mult2_impl_instance/SignificandMultiplication/RR/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     4.726    Mult2_impl_instance/SignificandMultiplication/RR/DSP_ALU.ALU_OUT<15>
    DSP48E2_X16Y166      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     4.835 r  Mult2_impl_instance/SignificandMultiplication/RR/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.928     5.763    Mult2_impl_instance/sigProd[15]
    SLICE_X116Y415       FDRE                                         r  Mult2_impl_instance/sigProd_d1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1232, routed)        1.464     6.124    Mult2_impl_instance/clk_IBUF_BUFG
    SLICE_X116Y415       FDRE                                         r  Mult2_impl_instance/sigProd_d1_reg[15]/C
                         clock pessimism              0.346     6.470    
                         clock uncertainty           -0.035     6.434    
    SLICE_X116Y415       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     6.459    Mult2_impl_instance/sigProd_d1_reg[15]
  -------------------------------------------------------------------
                         required time                          6.459    
                         arrival time                          -5.763    
  -------------------------------------------------------------------
                         slack                                  0.697    




