// ==============================================================
// Generated by Vitis HLS v2024.1.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Infeasi_Res_S2_twoNormSquared_Pipeline_accum_loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        temp_dout,
        temp_num_data_valid,
        temp_fifo_cap,
        temp_empty_n,
        temp_read,
        n_load,
        p_out,
        p_out_ap_vld,
        p_out1,
        p_out1_ap_vld,
        p_out2,
        p_out2_ap_vld,
        p_out3,
        p_out3_ap_vld,
        p_out4,
        p_out4_ap_vld,
        p_out5,
        p_out5_ap_vld,
        p_out6,
        p_out6_ap_vld,
        p_out7,
        p_out7_ap_vld,
        p_out8,
        p_out8_ap_vld,
        p_out9,
        p_out9_ap_vld,
        p_out10,
        p_out10_ap_vld,
        p_out11,
        p_out11_ap_vld,
        p_out12,
        p_out12_ap_vld,
        p_out13,
        p_out13_ap_vld,
        p_out14,
        p_out14_ap_vld,
        p_out15,
        p_out15_ap_vld,
        p_out16,
        p_out16_ap_vld,
        p_out17,
        p_out17_ap_vld,
        p_out18,
        p_out18_ap_vld,
        p_out19,
        p_out19_ap_vld,
        p_out20,
        p_out20_ap_vld,
        p_out21,
        p_out21_ap_vld,
        p_out22,
        p_out22_ap_vld,
        p_out23,
        p_out23_ap_vld,
        p_out24,
        p_out24_ap_vld,
        p_out25,
        p_out25_ap_vld,
        p_out26,
        p_out26_ap_vld,
        p_out27,
        p_out27_ap_vld,
        grp_fu_198_p_din0,
        grp_fu_198_p_din1,
        grp_fu_198_p_opcode,
        grp_fu_198_p_dout0,
        grp_fu_198_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [511:0] temp_dout;
input  [2:0] temp_num_data_valid;
input  [2:0] temp_fifo_cap;
input   temp_empty_n;
output   temp_read;
input  [31:0] n_load;
output  [63:0] p_out;
output   p_out_ap_vld;
output  [63:0] p_out1;
output   p_out1_ap_vld;
output  [63:0] p_out2;
output   p_out2_ap_vld;
output  [63:0] p_out3;
output   p_out3_ap_vld;
output  [63:0] p_out4;
output   p_out4_ap_vld;
output  [63:0] p_out5;
output   p_out5_ap_vld;
output  [63:0] p_out6;
output   p_out6_ap_vld;
output  [63:0] p_out7;
output   p_out7_ap_vld;
output  [63:0] p_out8;
output   p_out8_ap_vld;
output  [63:0] p_out9;
output   p_out9_ap_vld;
output  [63:0] p_out10;
output   p_out10_ap_vld;
output  [63:0] p_out11;
output   p_out11_ap_vld;
output  [63:0] p_out12;
output   p_out12_ap_vld;
output  [63:0] p_out13;
output   p_out13_ap_vld;
output  [63:0] p_out14;
output   p_out14_ap_vld;
output  [63:0] p_out15;
output   p_out15_ap_vld;
output  [63:0] p_out16;
output   p_out16_ap_vld;
output  [63:0] p_out17;
output   p_out17_ap_vld;
output  [63:0] p_out18;
output   p_out18_ap_vld;
output  [63:0] p_out19;
output   p_out19_ap_vld;
output  [63:0] p_out20;
output   p_out20_ap_vld;
output  [63:0] p_out21;
output   p_out21_ap_vld;
output  [63:0] p_out22;
output   p_out22_ap_vld;
output  [63:0] p_out23;
output   p_out23_ap_vld;
output  [63:0] p_out24;
output   p_out24_ap_vld;
output  [63:0] p_out25;
output   p_out25_ap_vld;
output  [63:0] p_out26;
output   p_out26_ap_vld;
output  [63:0] p_out27;
output   p_out27_ap_vld;
output  [63:0] grp_fu_198_p_din0;
output  [63:0] grp_fu_198_p_din1;
output  [1:0] grp_fu_198_p_opcode;
input  [63:0] grp_fu_198_p_dout0;
output   grp_fu_198_p_ce;

reg ap_idle;
reg p_out_ap_vld;
reg p_out1_ap_vld;
reg p_out2_ap_vld;
reg p_out3_ap_vld;
reg p_out4_ap_vld;
reg p_out5_ap_vld;
reg p_out6_ap_vld;
reg p_out7_ap_vld;
reg p_out8_ap_vld;
reg p_out9_ap_vld;
reg p_out10_ap_vld;
reg p_out11_ap_vld;
reg p_out12_ap_vld;
reg p_out13_ap_vld;
reg p_out14_ap_vld;
reg p_out15_ap_vld;
reg p_out16_ap_vld;
reg p_out17_ap_vld;
reg p_out18_ap_vld;
reg p_out19_ap_vld;
reg p_out20_ap_vld;
reg p_out21_ap_vld;
reg p_out22_ap_vld;
reg p_out23_ap_vld;
reg p_out24_ap_vld;
reg p_out25_ap_vld;
reg p_out26_ap_vld;
reg p_out27_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln120_reg_1874;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln120_fu_838_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    temp_blk_n;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln120_reg_1874_pp0_iter1_reg;
reg   [0:0] icmp_ln120_reg_1874_pp0_iter2_reg;
reg   [0:0] icmp_ln120_reg_1874_pp0_iter3_reg;
reg   [0:0] icmp_ln120_reg_1874_pp0_iter4_reg;
reg   [0:0] icmp_ln120_reg_1874_pp0_iter5_reg;
reg   [0:0] icmp_ln120_reg_1874_pp0_iter6_reg;
reg   [0:0] icmp_ln120_reg_1874_pp0_iter7_reg;
reg   [0:0] icmp_ln120_reg_1874_pp0_iter8_reg;
reg   [0:0] icmp_ln120_reg_1874_pp0_iter9_reg;
reg   [0:0] icmp_ln120_reg_1874_pp0_iter10_reg;
reg   [0:0] icmp_ln120_reg_1874_pp0_iter11_reg;
wire   [63:0] trunc_ln123_fu_858_p1;
reg   [63:0] trunc_ln123_reg_1878;
reg   [63:0] trunc_ln123_s_reg_1883;
reg   [63:0] trunc_ln123_5_reg_1888;
reg   [63:0] trunc_ln123_6_reg_1893;
wire   [63:0] bitcast_ln123_fu_892_p1;
wire   [63:0] bitcast_ln123_1_fu_897_p1;
wire   [63:0] bitcast_ln123_2_fu_902_p1;
wire   [63:0] bitcast_ln123_3_fu_907_p1;
wire   [63:0] grp_fu_444_p2;
wire   [63:0] grp_fu_448_p2;
wire   [63:0] grp_fu_452_p2;
wire   [63:0] grp_fu_456_p2;
reg   [63:0] p_load53_reg_1970;
reg   [63:0] p_load53_reg_1970_pp0_iter8_reg;
reg   [63:0] p_load53_reg_1970_pp0_iter9_reg;
reg   [63:0] p_load53_reg_1970_pp0_iter10_reg;
reg   [63:0] p_load53_reg_1970_pp0_iter11_reg;
reg   [63:0] p_load47_reg_1976;
reg   [63:0] p_load47_reg_1976_pp0_iter8_reg;
reg   [63:0] p_load47_reg_1976_pp0_iter9_reg;
reg   [63:0] p_load47_reg_1976_pp0_iter10_reg;
reg   [63:0] p_load47_reg_1976_pp0_iter11_reg;
reg   [63:0] p_load41_reg_1982;
reg   [63:0] p_load41_reg_1982_pp0_iter8_reg;
reg   [63:0] p_load41_reg_1982_pp0_iter9_reg;
reg   [63:0] p_load41_reg_1982_pp0_iter10_reg;
reg   [63:0] p_load41_reg_1982_pp0_iter11_reg;
reg   [63:0] p_load35_reg_1988;
reg   [63:0] p_load35_reg_1988_pp0_iter8_reg;
reg   [63:0] p_load35_reg_1988_pp0_iter9_reg;
reg   [63:0] p_load35_reg_1988_pp0_iter10_reg;
reg   [63:0] p_load35_reg_1988_pp0_iter11_reg;
reg   [63:0] p_load52_reg_1994;
reg   [63:0] p_load52_reg_1994_pp0_iter9_reg;
reg   [63:0] p_load52_reg_1994_pp0_iter10_reg;
reg   [63:0] p_load52_reg_1994_pp0_iter11_reg;
reg   [63:0] p_load46_reg_2000;
reg   [63:0] p_load46_reg_2000_pp0_iter9_reg;
reg   [63:0] p_load46_reg_2000_pp0_iter10_reg;
reg   [63:0] p_load46_reg_2000_pp0_iter11_reg;
reg   [63:0] p_load40_reg_2006;
reg   [63:0] p_load40_reg_2006_pp0_iter9_reg;
reg   [63:0] p_load40_reg_2006_pp0_iter10_reg;
reg   [63:0] p_load40_reg_2006_pp0_iter11_reg;
reg   [63:0] p_load34_reg_2012;
reg   [63:0] p_load34_reg_2012_pp0_iter9_reg;
reg   [63:0] p_load34_reg_2012_pp0_iter10_reg;
reg   [63:0] p_load34_reg_2012_pp0_iter11_reg;
reg   [63:0] p_load51_reg_2018;
reg   [63:0] p_load51_reg_2018_pp0_iter10_reg;
reg   [63:0] p_load51_reg_2018_pp0_iter11_reg;
reg   [63:0] p_load45_reg_2024;
reg   [63:0] p_load45_reg_2024_pp0_iter10_reg;
reg   [63:0] p_load45_reg_2024_pp0_iter11_reg;
reg   [63:0] p_load39_reg_2030;
reg   [63:0] p_load39_reg_2030_pp0_iter10_reg;
reg   [63:0] p_load39_reg_2030_pp0_iter11_reg;
reg   [63:0] p_load33_reg_2036;
reg   [63:0] p_load33_reg_2036_pp0_iter10_reg;
reg   [63:0] p_load33_reg_2036_pp0_iter11_reg;
reg   [63:0] p_load50_reg_2042;
reg   [63:0] p_load50_reg_2042_pp0_iter11_reg;
reg   [63:0] p_load44_reg_2048;
reg   [63:0] p_load44_reg_2048_pp0_iter11_reg;
reg   [63:0] p_load38_reg_2054;
reg   [63:0] p_load38_reg_2054_pp0_iter11_reg;
reg   [63:0] p_load32_reg_2060;
reg   [63:0] p_load32_reg_2060_pp0_iter11_reg;
reg   [63:0] p_load49_reg_2066;
reg   [63:0] p_load43_reg_2072;
reg   [63:0] p_load37_reg_2078;
reg   [63:0] p_load31_reg_2084;
reg   [30:0] i_fu_104;
wire   [30:0] add_ln120_fu_828_p2;
wire    ap_loop_init;
reg   [30:0] ap_sig_allocacmp_i_load;
reg   [63:0] empty_fu_108;
reg   [63:0] ap_sig_allocacmp_p_load60;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg   [63:0] empty_62_fu_112;
reg   [63:0] ap_sig_allocacmp_p_load58;
reg   [63:0] empty_63_fu_116;
reg   [63:0] ap_sig_allocacmp_p_load56;
reg   [63:0] empty_64_fu_120;
reg   [63:0] ap_sig_allocacmp_p_load54;
reg   [63:0] empty_65_fu_124;
reg   [63:0] ap_sig_allocacmp_p_load53;
reg   [63:0] empty_66_fu_128;
reg   [63:0] ap_sig_allocacmp_p_load52;
reg   [63:0] empty_67_fu_132;
reg   [63:0] ap_sig_allocacmp_p_load51;
reg   [63:0] empty_68_fu_136;
reg   [63:0] ap_sig_allocacmp_p_load50;
reg   [63:0] empty_69_fu_140;
reg   [63:0] ap_sig_allocacmp_p_load49;
reg   [63:0] empty_70_fu_144;
reg   [63:0] ap_sig_allocacmp_p_load48;
reg   [63:0] empty_71_fu_148;
reg   [63:0] ap_sig_allocacmp_p_load47;
reg   [63:0] empty_72_fu_152;
reg   [63:0] ap_sig_allocacmp_p_load46;
reg   [63:0] empty_73_fu_156;
reg   [63:0] ap_sig_allocacmp_p_load45;
reg   [63:0] empty_74_fu_160;
reg   [63:0] ap_sig_allocacmp_p_load44;
reg   [63:0] empty_75_fu_164;
reg   [63:0] ap_sig_allocacmp_p_load43;
reg   [63:0] empty_76_fu_168;
reg   [63:0] grp_fu_432_p2;
reg   [63:0] ap_sig_allocacmp_p_load42;
reg   [63:0] empty_77_fu_172;
reg   [63:0] ap_sig_allocacmp_p_load41;
reg   [63:0] empty_78_fu_176;
reg   [63:0] ap_sig_allocacmp_p_load40;
reg   [63:0] empty_79_fu_180;
reg   [63:0] ap_sig_allocacmp_p_load39;
reg   [63:0] empty_80_fu_184;
reg   [63:0] ap_sig_allocacmp_p_load38;
reg   [63:0] empty_81_fu_188;
reg   [63:0] ap_sig_allocacmp_p_load37;
reg   [63:0] empty_82_fu_192;
reg   [63:0] grp_fu_436_p2;
reg   [63:0] ap_sig_allocacmp_p_load36;
reg   [63:0] empty_83_fu_196;
reg   [63:0] ap_sig_allocacmp_p_load35;
reg   [63:0] empty_84_fu_200;
reg   [63:0] ap_sig_allocacmp_p_load34;
reg   [63:0] empty_85_fu_204;
reg   [63:0] ap_sig_allocacmp_p_load33;
reg   [63:0] empty_86_fu_208;
reg   [63:0] ap_sig_allocacmp_p_load32;
reg   [63:0] empty_87_fu_212;
reg   [63:0] ap_sig_allocacmp_p_load31;
reg   [63:0] empty_88_fu_216;
reg   [63:0] grp_fu_440_p2;
reg   [63:0] ap_sig_allocacmp_p_load;
reg    temp_read_local;
wire    ap_block_pp0_stage0_01001;
reg   [63:0] grp_fu_432_p0;
reg   [63:0] grp_fu_432_p1;
reg   [63:0] grp_fu_436_p0;
reg   [63:0] grp_fu_436_p1;
reg   [63:0] grp_fu_440_p0;
reg   [63:0] grp_fu_440_p1;
wire   [31:0] zext_ln120_fu_834_p1;
reg    grp_fu_432_ce;
wire   [63:0] pre_grp_fu_432_p2;
reg   [63:0] pre_grp_fu_432_p2_reg;
reg    grp_fu_436_ce;
wire   [63:0] pre_grp_fu_436_p2;
reg   [63:0] pre_grp_fu_436_p2_reg;
reg    grp_fu_440_ce;
wire   [63:0] pre_grp_fu_440_p2;
reg   [63:0] pre_grp_fu_440_p2_reg;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [13:0] frp_pipeline_valid_U_valid_out;
wire   [4:0] frp_pipeline_valid_U_num_valid_datasets;
reg   [0:0] ap_frp_data_next_issued_temp;
reg    ap_frp_data_issued_nxt_temp_op147;
reg   [3:0] ap_frp_data_req_temp;
reg   [0:0] ap_frp_data_req_temp_op147;
reg    ap_condition_frp_roi_pvb_no_fwd_prs;
wire    ap_condition_frp_pvb_no_bkwd_prs;
reg    ap_condition_frp_pvb_pf_start;
reg    ap_frp_vld_in;
reg    frp_pipeline_valid_U_exitcond;
reg    ap_block_pp0_stage0_00001;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 i_fu_104 = 31'd0;
#0 empty_fu_108 = 64'd0;
#0 empty_62_fu_112 = 64'd0;
#0 empty_63_fu_116 = 64'd0;
#0 empty_64_fu_120 = 64'd0;
#0 empty_65_fu_124 = 64'd0;
#0 empty_66_fu_128 = 64'd0;
#0 empty_67_fu_132 = 64'd0;
#0 empty_68_fu_136 = 64'd0;
#0 empty_69_fu_140 = 64'd0;
#0 empty_70_fu_144 = 64'd0;
#0 empty_71_fu_148 = 64'd0;
#0 empty_72_fu_152 = 64'd0;
#0 empty_73_fu_156 = 64'd0;
#0 empty_74_fu_160 = 64'd0;
#0 empty_75_fu_164 = 64'd0;
#0 empty_76_fu_168 = 64'd0;
#0 empty_77_fu_172 = 64'd0;
#0 empty_78_fu_176 = 64'd0;
#0 empty_79_fu_180 = 64'd0;
#0 empty_80_fu_184 = 64'd0;
#0 empty_81_fu_188 = 64'd0;
#0 empty_82_fu_192 = 64'd0;
#0 empty_83_fu_196 = 64'd0;
#0 empty_84_fu_200 = 64'd0;
#0 empty_85_fu_204 = 64'd0;
#0 empty_86_fu_208 = 64'd0;
#0 empty_87_fu_212 = 64'd0;
#0 empty_88_fu_216 = 64'd0;
#0 ap_done_reg = 1'b0;
#0 ap_frp_data_req_temp = 4'd0;
end

Infeasi_Res_S2_dadd_64ns_64ns_64_7_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_7_no_dsp_1_U352(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_432_p0),
    .din1(grp_fu_432_p1),
    .ce(grp_fu_432_ce),
    .dout(pre_grp_fu_432_p2)
);

Infeasi_Res_S2_dadd_64ns_64ns_64_7_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_7_no_dsp_1_U353(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_436_p0),
    .din1(grp_fu_436_p1),
    .ce(grp_fu_436_ce),
    .dout(pre_grp_fu_436_p2)
);

Infeasi_Res_S2_dadd_64ns_64ns_64_7_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_7_no_dsp_1_U354(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_440_p0),
    .din1(grp_fu_440_p1),
    .ce(grp_fu_440_ce),
    .dout(pre_grp_fu_440_p2)
);

Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_med_dsp_1_U355(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln123_fu_892_p1),
    .din1(bitcast_ln123_fu_892_p1),
    .ce(1'b1),
    .dout(grp_fu_444_p2)
);

Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_med_dsp_1_U356(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln123_1_fu_897_p1),
    .din1(bitcast_ln123_1_fu_897_p1),
    .ce(1'b1),
    .dout(grp_fu_448_p2)
);

Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_med_dsp_1_U357(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln123_2_fu_902_p1),
    .din1(bitcast_ln123_2_fu_902_p1),
    .ce(1'b1),
    .dout(grp_fu_452_p2)
);

Infeasi_Res_S2_dmul_64ns_64ns_64_5_med_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_med_dsp_1_U358(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln123_3_fu_907_p1),
    .din1(bitcast_ln123_3_fu_907_p1),
    .ce(1'b1),
    .dout(grp_fu_456_p2)
);

Infeasi_Res_S2_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

Infeasi_Res_S2_frp_pipeline_valid #(
    .PipelineLatency( 14 ),
    .PipelineII( 1 ),
    .CeilLog2Stages( 4 ),
    .ExitLatency( 12 ))
frp_pipeline_valid_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .valid_in(ap_frp_vld_in),
    .exitcond(frp_pipeline_valid_U_exitcond),
    .valid_out(frp_pipeline_valid_U_valid_out),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_frp_data_req_temp <= 4'd0;
    end else begin
        if ((frp_pipeline_valid_U_valid_out[4'd0] == 1'b0)) begin
            ap_frp_data_req_temp <= (ap_frp_data_req_temp - ap_frp_data_next_issued_temp);
        end else begin
            ap_frp_data_req_temp <= ((ap_frp_data_req_temp + ap_frp_data_req_temp_op147) - ap_frp_data_next_issued_temp);
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_62_fu_112 <= 64'd0;
        end else if (((icmp_ln120_reg_1874_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
            empty_62_fu_112 <= ap_sig_allocacmp_p_load47;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_63_fu_116 <= 64'd0;
        end else if (((icmp_ln120_reg_1874_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
            empty_63_fu_116 <= ap_sig_allocacmp_p_load41;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_64_fu_120 <= 64'd0;
        end else if (((icmp_ln120_reg_1874_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
            empty_64_fu_120 <= ap_sig_allocacmp_p_load35;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_65_fu_124 <= 64'd0;
        end else if (((icmp_ln120_reg_1874_pp0_iter7_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
            empty_65_fu_124 <= ap_sig_allocacmp_p_load52;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_66_fu_128 <= 64'd0;
        end else if (((icmp_ln120_reg_1874_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
            empty_66_fu_128 <= ap_sig_allocacmp_p_load51;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_67_fu_132 <= 64'd0;
        end else if (((icmp_ln120_reg_1874_pp0_iter9_reg == 1'd1) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
            empty_67_fu_132 <= ap_sig_allocacmp_p_load50;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_68_fu_136 <= 64'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln120_reg_1874_pp0_iter10_reg == 1'd1))) begin
            empty_68_fu_136 <= ap_sig_allocacmp_p_load49;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_69_fu_140 <= 64'd0;
        end else if (((ap_enable_reg_pp0_iter12 == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd1))) begin
            empty_69_fu_140 <= ap_sig_allocacmp_p_load48;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_70_fu_144 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter13 == 1'b1)) begin
            empty_70_fu_144 <= grp_fu_198_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_71_fu_148 <= 64'd0;
        end else if (((icmp_ln120_reg_1874_pp0_iter7_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
            empty_71_fu_148 <= ap_sig_allocacmp_p_load46;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_72_fu_152 <= 64'd0;
        end else if (((icmp_ln120_reg_1874_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
            empty_72_fu_152 <= ap_sig_allocacmp_p_load45;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_73_fu_156 <= 64'd0;
        end else if (((icmp_ln120_reg_1874_pp0_iter9_reg == 1'd1) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
            empty_73_fu_156 <= ap_sig_allocacmp_p_load44;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_74_fu_160 <= 64'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln120_reg_1874_pp0_iter10_reg == 1'd1))) begin
            empty_74_fu_160 <= ap_sig_allocacmp_p_load43;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_75_fu_164 <= 64'd0;
        end else if (((ap_enable_reg_pp0_iter12 == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd1))) begin
            empty_75_fu_164 <= ap_sig_allocacmp_p_load42;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_76_fu_168 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter13 == 1'b1)) begin
            empty_76_fu_168 <= grp_fu_432_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_77_fu_172 <= 64'd0;
        end else if (((icmp_ln120_reg_1874_pp0_iter7_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
            empty_77_fu_172 <= ap_sig_allocacmp_p_load40;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_78_fu_176 <= 64'd0;
        end else if (((icmp_ln120_reg_1874_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
            empty_78_fu_176 <= ap_sig_allocacmp_p_load39;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_79_fu_180 <= 64'd0;
        end else if (((icmp_ln120_reg_1874_pp0_iter9_reg == 1'd1) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
            empty_79_fu_180 <= ap_sig_allocacmp_p_load38;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_80_fu_184 <= 64'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln120_reg_1874_pp0_iter10_reg == 1'd1))) begin
            empty_80_fu_184 <= ap_sig_allocacmp_p_load37;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_81_fu_188 <= 64'd0;
        end else if (((ap_enable_reg_pp0_iter12 == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd1))) begin
            empty_81_fu_188 <= ap_sig_allocacmp_p_load36;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_82_fu_192 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter13 == 1'b1)) begin
            empty_82_fu_192 <= grp_fu_436_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_83_fu_196 <= 64'd0;
        end else if (((icmp_ln120_reg_1874_pp0_iter7_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
            empty_83_fu_196 <= ap_sig_allocacmp_p_load34;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_84_fu_200 <= 64'd0;
        end else if (((icmp_ln120_reg_1874_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
            empty_84_fu_200 <= ap_sig_allocacmp_p_load33;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_85_fu_204 <= 64'd0;
        end else if (((icmp_ln120_reg_1874_pp0_iter9_reg == 1'd1) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
            empty_85_fu_204 <= ap_sig_allocacmp_p_load32;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_86_fu_208 <= 64'd0;
        end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln120_reg_1874_pp0_iter10_reg == 1'd1))) begin
            empty_86_fu_208 <= ap_sig_allocacmp_p_load31;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_87_fu_212 <= 64'd0;
        end else if (((ap_enable_reg_pp0_iter12 == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd1))) begin
            empty_87_fu_212 <= ap_sig_allocacmp_p_load;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_88_fu_216 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter13 == 1'b1)) begin
            empty_88_fu_216 <= grp_fu_440_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_fu_108 <= 64'd0;
        end else if (((icmp_ln120_reg_1874_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
            empty_fu_108 <= ap_sig_allocacmp_p_load53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[4'd0] == 1'b1) & ((icmp_ln120_fu_838_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        i_fu_104 <= add_ln120_fu_828_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_fu_104 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln120_reg_1874_pp0_iter10_reg <= icmp_ln120_reg_1874_pp0_iter9_reg;
        icmp_ln120_reg_1874_pp0_iter11_reg <= icmp_ln120_reg_1874_pp0_iter10_reg;
        icmp_ln120_reg_1874_pp0_iter2_reg <= icmp_ln120_reg_1874_pp0_iter1_reg;
        icmp_ln120_reg_1874_pp0_iter3_reg <= icmp_ln120_reg_1874_pp0_iter2_reg;
        icmp_ln120_reg_1874_pp0_iter4_reg <= icmp_ln120_reg_1874_pp0_iter3_reg;
        icmp_ln120_reg_1874_pp0_iter5_reg <= icmp_ln120_reg_1874_pp0_iter4_reg;
        icmp_ln120_reg_1874_pp0_iter6_reg <= icmp_ln120_reg_1874_pp0_iter5_reg;
        icmp_ln120_reg_1874_pp0_iter7_reg <= icmp_ln120_reg_1874_pp0_iter6_reg;
        icmp_ln120_reg_1874_pp0_iter8_reg <= icmp_ln120_reg_1874_pp0_iter7_reg;
        icmp_ln120_reg_1874_pp0_iter9_reg <= icmp_ln120_reg_1874_pp0_iter8_reg;
        p_load32_reg_2060_pp0_iter11_reg <= p_load32_reg_2060;
        p_load33_reg_2036_pp0_iter10_reg <= p_load33_reg_2036;
        p_load33_reg_2036_pp0_iter11_reg <= p_load33_reg_2036_pp0_iter10_reg;
        p_load34_reg_2012_pp0_iter10_reg <= p_load34_reg_2012_pp0_iter9_reg;
        p_load34_reg_2012_pp0_iter11_reg <= p_load34_reg_2012_pp0_iter10_reg;
        p_load34_reg_2012_pp0_iter9_reg <= p_load34_reg_2012;
        p_load35_reg_1988_pp0_iter10_reg <= p_load35_reg_1988_pp0_iter9_reg;
        p_load35_reg_1988_pp0_iter11_reg <= p_load35_reg_1988_pp0_iter10_reg;
        p_load35_reg_1988_pp0_iter8_reg <= p_load35_reg_1988;
        p_load35_reg_1988_pp0_iter9_reg <= p_load35_reg_1988_pp0_iter8_reg;
        p_load38_reg_2054_pp0_iter11_reg <= p_load38_reg_2054;
        p_load39_reg_2030_pp0_iter10_reg <= p_load39_reg_2030;
        p_load39_reg_2030_pp0_iter11_reg <= p_load39_reg_2030_pp0_iter10_reg;
        p_load40_reg_2006_pp0_iter10_reg <= p_load40_reg_2006_pp0_iter9_reg;
        p_load40_reg_2006_pp0_iter11_reg <= p_load40_reg_2006_pp0_iter10_reg;
        p_load40_reg_2006_pp0_iter9_reg <= p_load40_reg_2006;
        p_load41_reg_1982_pp0_iter10_reg <= p_load41_reg_1982_pp0_iter9_reg;
        p_load41_reg_1982_pp0_iter11_reg <= p_load41_reg_1982_pp0_iter10_reg;
        p_load41_reg_1982_pp0_iter8_reg <= p_load41_reg_1982;
        p_load41_reg_1982_pp0_iter9_reg <= p_load41_reg_1982_pp0_iter8_reg;
        p_load44_reg_2048_pp0_iter11_reg <= p_load44_reg_2048;
        p_load45_reg_2024_pp0_iter10_reg <= p_load45_reg_2024;
        p_load45_reg_2024_pp0_iter11_reg <= p_load45_reg_2024_pp0_iter10_reg;
        p_load46_reg_2000_pp0_iter10_reg <= p_load46_reg_2000_pp0_iter9_reg;
        p_load46_reg_2000_pp0_iter11_reg <= p_load46_reg_2000_pp0_iter10_reg;
        p_load46_reg_2000_pp0_iter9_reg <= p_load46_reg_2000;
        p_load47_reg_1976_pp0_iter10_reg <= p_load47_reg_1976_pp0_iter9_reg;
        p_load47_reg_1976_pp0_iter11_reg <= p_load47_reg_1976_pp0_iter10_reg;
        p_load47_reg_1976_pp0_iter8_reg <= p_load47_reg_1976;
        p_load47_reg_1976_pp0_iter9_reg <= p_load47_reg_1976_pp0_iter8_reg;
        p_load50_reg_2042_pp0_iter11_reg <= p_load50_reg_2042;
        p_load51_reg_2018_pp0_iter10_reg <= p_load51_reg_2018;
        p_load51_reg_2018_pp0_iter11_reg <= p_load51_reg_2018_pp0_iter10_reg;
        p_load52_reg_1994_pp0_iter10_reg <= p_load52_reg_1994_pp0_iter9_reg;
        p_load52_reg_1994_pp0_iter11_reg <= p_load52_reg_1994_pp0_iter10_reg;
        p_load52_reg_1994_pp0_iter9_reg <= p_load52_reg_1994;
        p_load53_reg_1970_pp0_iter10_reg <= p_load53_reg_1970_pp0_iter9_reg;
        p_load53_reg_1970_pp0_iter11_reg <= p_load53_reg_1970_pp0_iter10_reg;
        p_load53_reg_1970_pp0_iter8_reg <= p_load53_reg_1970;
        p_load53_reg_1970_pp0_iter9_reg <= p_load53_reg_1970_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln120_reg_1874 <= icmp_ln120_fu_838_p2;
        icmp_ln120_reg_1874_pp0_iter1_reg <= icmp_ln120_reg_1874;
        trunc_ln123_5_reg_1888 <= {{temp_dout[191:128]}};
        trunc_ln123_6_reg_1893 <= {{temp_dout[255:192]}};
        trunc_ln123_reg_1878 <= trunc_ln123_fu_858_p1;
        trunc_ln123_s_reg_1883 <= {{temp_dout[127:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_432_p0 <= grp_fu_448_p2;
        grp_fu_432_p1 <= ap_sig_allocacmp_p_load58;
        grp_fu_436_p0 <= grp_fu_452_p2;
        grp_fu_436_p1 <= ap_sig_allocacmp_p_load56;
        grp_fu_440_p0 <= grp_fu_456_p2;
        grp_fu_440_p1 <= ap_sig_allocacmp_p_load54;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_load31_reg_2084 <= ap_sig_allocacmp_p_load31;
        p_load37_reg_2078 <= ap_sig_allocacmp_p_load37;
        p_load43_reg_2072 <= ap_sig_allocacmp_p_load43;
        p_load49_reg_2066 <= ap_sig_allocacmp_p_load49;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        p_load32_reg_2060 <= ap_sig_allocacmp_p_load32;
        p_load38_reg_2054 <= ap_sig_allocacmp_p_load38;
        p_load44_reg_2048 <= ap_sig_allocacmp_p_load44;
        p_load50_reg_2042 <= ap_sig_allocacmp_p_load50;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        p_load33_reg_2036 <= ap_sig_allocacmp_p_load33;
        p_load39_reg_2030 <= ap_sig_allocacmp_p_load39;
        p_load45_reg_2024 <= ap_sig_allocacmp_p_load45;
        p_load51_reg_2018 <= ap_sig_allocacmp_p_load51;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        p_load34_reg_2012 <= ap_sig_allocacmp_p_load34;
        p_load40_reg_2006 <= ap_sig_allocacmp_p_load40;
        p_load46_reg_2000 <= ap_sig_allocacmp_p_load46;
        p_load52_reg_1994 <= ap_sig_allocacmp_p_load52;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        p_load35_reg_1988 <= ap_sig_allocacmp_p_load35;
        p_load41_reg_1982 <= ap_sig_allocacmp_p_load41;
        p_load47_reg_1976 <= ap_sig_allocacmp_p_load47;
        p_load53_reg_1970 <= ap_sig_allocacmp_p_load53;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_432_ce == 1'b1)) begin
        pre_grp_fu_432_p2_reg <= pre_grp_fu_432_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_436_ce == 1'b1)) begin
        pre_grp_fu_436_p2_reg <= pre_grp_fu_436_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_440_ce == 1'b1)) begin
        pre_grp_fu_440_p2_reg <= pre_grp_fu_440_p2;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[4'd0] == 1'b1) & ((icmp_ln120_fu_838_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1)) begin
        ap_enable_reg_pp0_iter1 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd10] == 1'b1)) begin
        ap_enable_reg_pp0_iter10 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter10 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd11] == 1'b1)) begin
        ap_enable_reg_pp0_iter11 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter11 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd12] == 1'b1)) begin
        ap_enable_reg_pp0_iter12 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter12 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd13] == 1'b1)) begin
        ap_enable_reg_pp0_iter13 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter13 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd2] == 1'b1)) begin
        ap_enable_reg_pp0_iter2 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter2 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd3] == 1'b1)) begin
        ap_enable_reg_pp0_iter3 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter3 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd4] == 1'b1)) begin
        ap_enable_reg_pp0_iter4 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter4 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd5] == 1'b1)) begin
        ap_enable_reg_pp0_iter5 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter5 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd6] == 1'b1)) begin
        ap_enable_reg_pp0_iter6 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter6 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd7] == 1'b1)) begin
        ap_enable_reg_pp0_iter7 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter7 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd8] == 1'b1)) begin
        ap_enable_reg_pp0_iter8 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter8 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[4'd9] == 1'b1)) begin
        ap_enable_reg_pp0_iter9 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter9 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln120_reg_1874 == 1'd1) & (frp_pipeline_valid_U_valid_out[4'd1] == 1'b1))) begin
        ap_frp_data_issued_nxt_temp_op147 = 1'b1;
    end else begin
        ap_frp_data_issued_nxt_temp_op147 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_frp_data_issued_nxt_temp_op147 == 1'b1)) begin
        ap_frp_data_next_issued_temp = 1'd1;
    end else begin
        ap_frp_data_next_issued_temp = 1'd0;
    end
end

always @ (*) begin
    if (((icmp_ln120_fu_838_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_frp_data_req_temp_op147 = 1'd1;
    end else begin
        ap_frp_data_req_temp_op147 = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_frp_pvb_pf_start) & (1'b1 == ap_condition_frp_pvb_no_bkwd_prs) & (1'b1 == ap_condition_frp_roi_pvb_no_fwd_prs))) begin
        ap_frp_vld_in = 1'b1;
    end else begin
        ap_frp_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (frp_pipeline_valid_U_valid_out[4'd0] == 1'b1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 31'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_104;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        ap_sig_allocacmp_p_load = grp_fu_440_p2;
    end else begin
        ap_sig_allocacmp_p_load = empty_88_fu_216;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd1))) begin
        ap_sig_allocacmp_p_load31 = ap_sig_allocacmp_p_load;
    end else begin
        ap_sig_allocacmp_p_load31 = empty_87_fu_212;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln120_reg_1874_pp0_iter10_reg == 1'd1))) begin
        ap_sig_allocacmp_p_load32 = ap_sig_allocacmp_p_load31;
    end else begin
        ap_sig_allocacmp_p_load32 = empty_86_fu_208;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln120_reg_1874_pp0_iter9_reg == 1'd1) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_sig_allocacmp_p_load33 = ap_sig_allocacmp_p_load32;
    end else begin
        ap_sig_allocacmp_p_load33 = empty_85_fu_204;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln120_reg_1874_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_sig_allocacmp_p_load34 = ap_sig_allocacmp_p_load33;
    end else begin
        ap_sig_allocacmp_p_load34 = empty_84_fu_200;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln120_reg_1874_pp0_iter7_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_sig_allocacmp_p_load35 = ap_sig_allocacmp_p_load34;
    end else begin
        ap_sig_allocacmp_p_load35 = empty_83_fu_196;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        ap_sig_allocacmp_p_load36 = grp_fu_436_p2;
    end else begin
        ap_sig_allocacmp_p_load36 = empty_82_fu_192;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd1))) begin
        ap_sig_allocacmp_p_load37 = ap_sig_allocacmp_p_load36;
    end else begin
        ap_sig_allocacmp_p_load37 = empty_81_fu_188;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln120_reg_1874_pp0_iter10_reg == 1'd1))) begin
        ap_sig_allocacmp_p_load38 = ap_sig_allocacmp_p_load37;
    end else begin
        ap_sig_allocacmp_p_load38 = empty_80_fu_184;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln120_reg_1874_pp0_iter9_reg == 1'd1) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_sig_allocacmp_p_load39 = ap_sig_allocacmp_p_load38;
    end else begin
        ap_sig_allocacmp_p_load39 = empty_79_fu_180;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln120_reg_1874_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_sig_allocacmp_p_load40 = ap_sig_allocacmp_p_load39;
    end else begin
        ap_sig_allocacmp_p_load40 = empty_78_fu_176;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln120_reg_1874_pp0_iter7_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_sig_allocacmp_p_load41 = ap_sig_allocacmp_p_load40;
    end else begin
        ap_sig_allocacmp_p_load41 = empty_77_fu_172;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        ap_sig_allocacmp_p_load42 = grp_fu_432_p2;
    end else begin
        ap_sig_allocacmp_p_load42 = empty_76_fu_168;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd1))) begin
        ap_sig_allocacmp_p_load43 = ap_sig_allocacmp_p_load42;
    end else begin
        ap_sig_allocacmp_p_load43 = empty_75_fu_164;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln120_reg_1874_pp0_iter10_reg == 1'd1))) begin
        ap_sig_allocacmp_p_load44 = ap_sig_allocacmp_p_load43;
    end else begin
        ap_sig_allocacmp_p_load44 = empty_74_fu_160;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln120_reg_1874_pp0_iter9_reg == 1'd1) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_sig_allocacmp_p_load45 = ap_sig_allocacmp_p_load44;
    end else begin
        ap_sig_allocacmp_p_load45 = empty_73_fu_156;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln120_reg_1874_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_sig_allocacmp_p_load46 = ap_sig_allocacmp_p_load45;
    end else begin
        ap_sig_allocacmp_p_load46 = empty_72_fu_152;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln120_reg_1874_pp0_iter7_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_sig_allocacmp_p_load47 = ap_sig_allocacmp_p_load46;
    end else begin
        ap_sig_allocacmp_p_load47 = empty_71_fu_148;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        ap_sig_allocacmp_p_load48 = grp_fu_198_p_dout0;
    end else begin
        ap_sig_allocacmp_p_load48 = empty_70_fu_144;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd1))) begin
        ap_sig_allocacmp_p_load49 = ap_sig_allocacmp_p_load48;
    end else begin
        ap_sig_allocacmp_p_load49 = empty_69_fu_140;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln120_reg_1874_pp0_iter10_reg == 1'd1))) begin
        ap_sig_allocacmp_p_load50 = ap_sig_allocacmp_p_load49;
    end else begin
        ap_sig_allocacmp_p_load50 = empty_68_fu_136;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln120_reg_1874_pp0_iter9_reg == 1'd1) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_sig_allocacmp_p_load51 = ap_sig_allocacmp_p_load50;
    end else begin
        ap_sig_allocacmp_p_load51 = empty_67_fu_132;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln120_reg_1874_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_sig_allocacmp_p_load52 = ap_sig_allocacmp_p_load51;
    end else begin
        ap_sig_allocacmp_p_load52 = empty_66_fu_128;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln120_reg_1874_pp0_iter7_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_sig_allocacmp_p_load53 = ap_sig_allocacmp_p_load52;
    end else begin
        ap_sig_allocacmp_p_load53 = empty_65_fu_124;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln120_reg_1874_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_sig_allocacmp_p_load54 = ap_sig_allocacmp_p_load35;
    end else begin
        ap_sig_allocacmp_p_load54 = empty_64_fu_120;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln120_reg_1874_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_sig_allocacmp_p_load56 = ap_sig_allocacmp_p_load41;
    end else begin
        ap_sig_allocacmp_p_load56 = empty_63_fu_116;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln120_reg_1874_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_sig_allocacmp_p_load58 = ap_sig_allocacmp_p_load47;
    end else begin
        ap_sig_allocacmp_p_load58 = empty_62_fu_112;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln120_reg_1874_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_sig_allocacmp_p_load60 = ap_sig_allocacmp_p_load53;
    end else begin
        ap_sig_allocacmp_p_load60 = empty_fu_108;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd0))) begin
        frp_pipeline_valid_U_exitcond = 1'b1;
    end else begin
        frp_pipeline_valid_U_exitcond = 1'b0;
    end
end

always @ (*) begin
    if ((grp_fu_432_ce == 1'b1)) begin
        grp_fu_432_p2 = pre_grp_fu_432_p2;
    end else begin
        grp_fu_432_p2 = pre_grp_fu_432_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_436_ce == 1'b1)) begin
        grp_fu_436_p2 = pre_grp_fu_436_p2;
    end else begin
        grp_fu_436_p2 = pre_grp_fu_436_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_440_ce == 1'b1)) begin
        grp_fu_440_p2 = pre_grp_fu_440_p2;
    end else begin
        grp_fu_440_p2 = pre_grp_fu_440_p2_reg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd0))) begin
        p_out10_ap_vld = 1'b1;
    end else begin
        p_out10_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd0))) begin
        p_out11_ap_vld = 1'b1;
    end else begin
        p_out11_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd0))) begin
        p_out12_ap_vld = 1'b1;
    end else begin
        p_out12_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd0))) begin
        p_out13_ap_vld = 1'b1;
    end else begin
        p_out13_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd0))) begin
        p_out14_ap_vld = 1'b1;
    end else begin
        p_out14_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd0))) begin
        p_out15_ap_vld = 1'b1;
    end else begin
        p_out15_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd0))) begin
        p_out16_ap_vld = 1'b1;
    end else begin
        p_out16_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd0))) begin
        p_out17_ap_vld = 1'b1;
    end else begin
        p_out17_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd0))) begin
        p_out18_ap_vld = 1'b1;
    end else begin
        p_out18_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd0))) begin
        p_out19_ap_vld = 1'b1;
    end else begin
        p_out19_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd0))) begin
        p_out1_ap_vld = 1'b1;
    end else begin
        p_out1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd0))) begin
        p_out20_ap_vld = 1'b1;
    end else begin
        p_out20_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd0))) begin
        p_out21_ap_vld = 1'b1;
    end else begin
        p_out21_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd0))) begin
        p_out22_ap_vld = 1'b1;
    end else begin
        p_out22_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd0))) begin
        p_out23_ap_vld = 1'b1;
    end else begin
        p_out23_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd0))) begin
        p_out24_ap_vld = 1'b1;
    end else begin
        p_out24_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd0))) begin
        p_out25_ap_vld = 1'b1;
    end else begin
        p_out25_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd0))) begin
        p_out26_ap_vld = 1'b1;
    end else begin
        p_out26_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd0))) begin
        p_out27_ap_vld = 1'b1;
    end else begin
        p_out27_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd0))) begin
        p_out2_ap_vld = 1'b1;
    end else begin
        p_out2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd0))) begin
        p_out3_ap_vld = 1'b1;
    end else begin
        p_out3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd0))) begin
        p_out4_ap_vld = 1'b1;
    end else begin
        p_out4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd0))) begin
        p_out5_ap_vld = 1'b1;
    end else begin
        p_out5_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd0))) begin
        p_out6_ap_vld = 1'b1;
    end else begin
        p_out6_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd0))) begin
        p_out7_ap_vld = 1'b1;
    end else begin
        p_out7_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd0))) begin
        p_out8_ap_vld = 1'b1;
    end else begin
        p_out8_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd0))) begin
        p_out9_ap_vld = 1'b1;
    end else begin
        p_out9_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b1) & (icmp_ln120_reg_1874_pp0_iter11_reg == 1'd0))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[4'd1] == 1'b1) & ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln120_reg_1874 == 1'd1)))) begin
        temp_read_local = 1'b1;
    end else begin
        temp_read_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln120_fu_828_p2 = (ap_sig_allocacmp_i_load + 31'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = 1'b0;

always @ (*) begin
    ap_block_pp0_stage0_00001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

assign ap_block_pp0_stage0_01001 = 1'b0;

assign ap_block_pp0_stage0_11001 = 1'b0;

assign ap_block_pp0_stage0_subdone = 1'b0;

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((icmp_ln120_reg_1874 == 1'd1) & (1'b1 == 1'b0));
end

assign ap_condition_frp_pvb_no_bkwd_prs = (1'b1 == 1'b1);

always @ (*) begin
    ap_condition_frp_pvb_pf_start = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b1));
end

always @ (*) begin
    ap_condition_frp_roi_pvb_no_fwd_prs = ~(temp_num_data_valid < (ap_frp_data_req_temp + ap_frp_data_req_temp_op147));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign bitcast_ln123_1_fu_897_p1 = trunc_ln123_s_reg_1883;

assign bitcast_ln123_2_fu_902_p1 = trunc_ln123_5_reg_1888;

assign bitcast_ln123_3_fu_907_p1 = trunc_ln123_6_reg_1893;

assign bitcast_ln123_fu_892_p1 = trunc_ln123_reg_1878;

assign grp_fu_198_p_ce = 1'b1;

assign grp_fu_198_p_din0 = grp_fu_444_p2;

assign grp_fu_198_p_din1 = ap_sig_allocacmp_p_load60;

assign grp_fu_198_p_opcode = 2'd0;

assign icmp_ln120_fu_838_p2 = (($signed(zext_ln120_fu_834_p1) < $signed(n_load)) ? 1'b1 : 1'b0);

assign p_out = empty_88_fu_216;

assign p_out1 = p_load31_reg_2084;

assign p_out10 = p_load39_reg_2030_pp0_iter11_reg;

assign p_out11 = p_load40_reg_2006_pp0_iter11_reg;

assign p_out12 = p_load41_reg_1982_pp0_iter11_reg;

assign p_out13 = empty_63_fu_116;

assign p_out14 = empty_76_fu_168;

assign p_out15 = p_load43_reg_2072;

assign p_out16 = p_load44_reg_2048_pp0_iter11_reg;

assign p_out17 = p_load45_reg_2024_pp0_iter11_reg;

assign p_out18 = p_load46_reg_2000_pp0_iter11_reg;

assign p_out19 = p_load47_reg_1976_pp0_iter11_reg;

assign p_out2 = p_load32_reg_2060_pp0_iter11_reg;

assign p_out20 = empty_62_fu_112;

assign p_out21 = empty_70_fu_144;

assign p_out22 = p_load49_reg_2066;

assign p_out23 = p_load50_reg_2042_pp0_iter11_reg;

assign p_out24 = p_load51_reg_2018_pp0_iter11_reg;

assign p_out25 = p_load52_reg_1994_pp0_iter11_reg;

assign p_out26 = p_load53_reg_1970_pp0_iter11_reg;

assign p_out27 = empty_fu_108;

assign p_out3 = p_load33_reg_2036_pp0_iter11_reg;

assign p_out4 = p_load34_reg_2012_pp0_iter11_reg;

assign p_out5 = p_load35_reg_1988_pp0_iter11_reg;

assign p_out6 = empty_64_fu_120;

assign p_out7 = empty_82_fu_192;

assign p_out8 = p_load37_reg_2078;

assign p_out9 = p_load38_reg_2054_pp0_iter11_reg;

assign temp_blk_n = 1'b1;

assign temp_read = temp_read_local;

assign trunc_ln123_fu_858_p1 = temp_dout[63:0];

assign zext_ln120_fu_834_p1 = ap_sig_allocacmp_i_load;

always @ (posedge ap_clk) begin
    grp_fu_432_ce <= 1'b1;
    grp_fu_436_ce <= 1'b1;
    grp_fu_440_ce <= 1'b1;
end

endmodule //Infeasi_Res_S2_twoNormSquared_Pipeline_accum_loop
