field reg r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12
field srcreg r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 pc
field loreg r0 r1 r2 r3 r4 r5 r6 r7

field smallimm #1 #2 #3 #4 #5 #6 #7 #8 #9 #10 #11 #12 #13 #14 #15
field imm #1 #10 #2 #20 
field bit_imm #1 #2 #3 #4 #5 #6 #7 #8 #9 #10 #11 #12 #13 #14 #15

field shift lsl lsr asr ror
field rotate "ror #8" "ror #16" "ror #24"

field s s ""

