<dec f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='72' type='SmallVector&lt;llvm::SlotIndex, 8&gt;'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='262' u='m' c='_ZN4llvm13LiveIntervals15insertMBBInMapsEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='350' u='r' c='_ZNK4llvm13LiveIntervals15getRegMaskSlotsEv'/>
<offset>2432</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='70'>/// Sorted list of instructions with register mask operands. Always use the
    /// &apos;r&apos; slot, RegMasks are normal clobbers, not early clobbers.</doc>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='113' u='m' c='_ZN4llvm13LiveIntervals13releaseMemoryEv'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='170' c='_ZNK4llvm13LiveIntervals5printERNS_11raw_ostreamEPKNS_6ModuleE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='217' u='m' c='_ZN4llvm13LiveIntervals15computeRegMasksEv'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='221' u='m' c='_ZN4llvm13LiveIntervals15computeRegMasksEv'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='229' u='m' c='_ZN4llvm13LiveIntervals15computeRegMasksEv'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='239' u='m' c='_ZN4llvm13LiveIntervals15computeRegMasksEv'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='245' u='m' c='_ZN4llvm13LiveIntervals15computeRegMasksEv'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1373' u='m' c='_ZN4llvm13LiveIntervals8HMEditor18updateRegMaskSlotsEv'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1373' u='m' c='_ZN4llvm13LiveIntervals8HMEditor18updateRegMaskSlotsEv'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1375' u='m' c='_ZN4llvm13LiveIntervals8HMEditor18updateRegMaskSlotsEv'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1378' u='m' c='_ZN4llvm13LiveIntervals8HMEditor18updateRegMaskSlotsEv'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1381' u='m' c='_ZN4llvm13LiveIntervals8HMEditor18updateRegMaskSlotsEv'/>
