v {xschem version=3.4.7 file_version=1.2}
G {}
K {}
V {}
S {}
E {}
B 2 400 -770 1200 -370 {flags=graph
ypos1=0
ypos2=2
divy=5
subdivy=4
unity=1
x1=1.5220192e-09
x2=1.1455703e-08
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0
dataset=-1
unitx=1
logx=0
logy=0
color="4 5 6"
node="in_p in_n -
in_p
in_n"
rainbow=1
y1=0.71451601
y2=0.75940455}
B 2 -380 1160 420 1560 {flags=graph
y1=-0.25
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=1.5220192e-09
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0
node="out1_dup
out1_dup_inv"
color="4 5"
dataset=-1
unitx=1
logx=0
logy=0
rawfile=$netlist_dir/comparator_tb.raw
digital=0
rainbow=1
y2=1.75
mode=Line
x2=1.1455703e-08
autoload=1}
B 2 -380 1560 420 1960 {flags=graph
y1=-0.25
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=1.5220192e-09
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0
node="out2_dup
out2_dup_inv"
color="4 5"
dataset=-1
unitx=1
logx=0
logy=0
rawfile=$netlist_dir/comparator_tb.raw
digital=0
rainbow=1
y2=1.75
mode=Line
x2=1.1455703e-08
autoload=1}
B 2 -400 -570 400 -370 {flags=graph
y1=-0.25
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=1.5220192e-09
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0
dataset=-1
unitx=1
logx=0
logy=0
rawfile=$netlist_dir/comparator_tb.raw
digital=0
rainbow=1
y2=1.75
mode=Line
x2=1.1455703e-08
autoload=1
color="4 5 6 7 8 9"
node="x1.S
x1.P
x1.N
x2.net1
x2.net3
x2.net2"}
B 2 -3500 -2150 -1986 -1452 {flags=image,unscaled
alpha=0.8
image_data=iVBORw0KGgoAAAANSUhEUgAABeoAAAK6CAIAAADJsPuFAAAABmJLR0QA/wD/AP+gvaeTAAAMGElEQVR4nO3BAQ0AAADCoPdPbQ43oAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAODdAGWWAAFpIeasAAAAAElFTkSuQmCC}
B 2 -400 -770 400 -570 {flags=graph
y1=-0.25
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0
node="out1
out2
out1_old
out2_old"
color="4 5 6 7"
dataset=-1
unitx=1
logx=0
logy=0
rawfile=$netlist_dir/comparator_tb.raw
digital=0
rainbow=1
y2=1.75
mode=Line
x2=1.1455703e-08
autoload=1
x1=1.5220192e-09}
B 2 -400 -970 400 -770 {flags=graph
y1=-0.25
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=1.5220192e-09
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0
node=clk
color=4
dataset=-1
unitx=1
logx=0
logy=0
rawfile=$netlist_dir/comparator_tb.raw
digital=0
rainbow=1
y2=1.75
mode=Line
x2=1.1455703e-08
autoload=1}
T {Start with input SH
- Block with 2 tgates (differential)
- Test with voltages at input right at the headroom limits
- Sample 1 clock cycle
- Let open switch settle for some cycles
- Take sample
-> These samples can be analyzed for linearity
-> Add generous capacitance on output which matches real circuit
-> Settling in 4th of LSB
- Maybe tgate is enough, but could be too much non-linear} 1200 0 0 0 0.4 0.4 {}
N 0 100 0 120 {lab=vss}
N 0 -120 0 -100 {lab=vdd}
N 660 460 660 480 {lab=vdd}
N 740 460 740 480 {lab=vss}
N -160 -0 -100 0 {lab=clk}
N 80 -20 120 -20 {lab=out1}
N 80 20 120 20 {lab=out2}
N -380 940 -380 960 {lab=out1_dup}
N -40 940 -40 960 {lab=out2_dup}
N -380 2260 -280 2260 {lab=out1}
N -220 2260 -80 2260 {lab=out1_inv}
N -280 2310 -260 2310 {lab=out1}
N -280 2260 -280 2310 {lab=out1}
N -280 2210 -280 2260 {lab=out1}
N -280 2210 -260 2210 {lab=out1}
N -220 2160 -220 2210 {lab=vdd}
N -220 2260 -220 2280 {lab=out1_inv}
N -220 2240 -220 2260 {lab=out1_inv}
N -220 2310 -220 2360 {lab=vss}
N -40 2260 60 2260 {lab=out2}
N 120 2260 260 2260 {lab=out2_inv}
N 60 2310 80 2310 {lab=out2}
N 60 2260 60 2310 {lab=out2}
N 60 2210 60 2260 {lab=out2}
N 60 2210 80 2210 {lab=out2}
N 120 2160 120 2210 {lab=vdd}
N 120 2260 120 2280 {lab=out2_inv}
N 120 2240 120 2260 {lab=out2_inv}
N 120 2310 120 2360 {lab=vss}
N -380 940 -280 940 {lab=out1_dup}
N -220 940 -80 940 {lab=out1_dup_inv}
N -280 990 -260 990 {lab=out1_dup}
N -280 940 -280 990 {lab=out1_dup}
N -280 890 -280 940 {lab=out1_dup}
N -280 890 -260 890 {lab=out1_dup}
N -220 840 -220 890 {lab=vdd}
N -220 940 -220 960 {lab=out1_dup_inv}
N -220 920 -220 940 {lab=out1_dup_inv}
N -220 990 -220 1040 {lab=vss}
N -40 940 60 940 {lab=out2_dup}
N 120 940 260 940 {lab=out2_dup_inv}
N 60 990 80 990 {lab=out2_dup}
N 60 940 60 990 {lab=out2_dup}
N 60 890 60 940 {lab=out2_dup}
N 60 890 80 890 {lab=out2_dup}
N 120 840 120 890 {lab=vdd}
N 120 940 120 960 {lab=out2_dup_inv}
N 120 920 120 940 {lab=out2_dup_inv}
N 120 990 120 1040 {lab=vss}
N -560 0 -560 40 {lab=#net1}
N -560 0 -480 -0 {lab=#net1}
N -480 -10 -480 0 {lab=#net1}
N -480 -0 -480 10 {lab=#net1}
N -480 70 -480 90 {lab=in_n}
N -480 90 -220 90 {lab=in_n}
N -220 40 -220 90 {lab=in_n}
N -220 40 -100 40 {lab=in_n}
N -220 -40 -100 -40 {lab=in_p}
N -220 -90 -220 -40 {lab=in_p}
N -480 -90 -220 -90 {lab=in_p}
N -480 -90 -480 -70 {lab=in_p}
N -160 0 -160 160 {lab=clk}
N 0 640 0 660 {lab=vss}
N 0 420 0 440 {lab=vdd}
N -160 540 -100 540 {lab=clk}
N -220 580 -100 580 {lab=in_n}
N -220 500 -100 500 {lab=in_p}
N 80 520 160 520 {lab=out1_old}
N 80 560 160 560 {lab=out2_old}
C {comparator.sym} 0 0 0 0 {name=x1}
C {code_shown.sym} 600 -170 0 0 {name=MODEL only_toplevel=true
format="tcleval( @value )"
value="
.lib $::SG13G2_MODELS/cornerMOSlv.lib mos_tt
.lib $::SG13G2_MODELS/cornerCAP.lib cap_typ
.include $::PDK_ROOT/ihp-sg13g2/libs.ref/sg13g2_stdcell/spice/sg13g2_stdcell.spice
"}
C {lab_wire.sym} 660 460 0 0 {name=p6 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 740 460 0 0 {name=p7 sig_type=std_logic lab=vss}
C {vsource.sym} 660 510 0 0 {name=Vdd value=\{vdd\}
}
C {vsource.sym} 740 510 0 0 {name=Vss value=\{vss\}
}
C {gnd.sym} 660 540 0 0 {name=l3 lab=GND}
C {gnd.sym} 740 540 0 0 {name=l4 lab=GND}
C {lab_wire.sym} 0 120 2 0 {name=p1 sig_type=std_logic lab=vss}
C {lab_wire.sym} 0 -120 0 0 {name=p2 sig_type=std_logic lab=vdd}
C {vsource.sym} -160 190 0 0 {name=Vclk value="pulse(\{vss\}, \{vdd\}, \{0.5/f\}, 0.2n, 0.2n, \{0.5/f\}, \{1/f\})"}
C {gnd.sym} -160 220 0 0 {name=l1 lab=GND}
C {lab_wire.sym} -120 0 0 0 {name=p3 sig_type=std_logic lab=clk}
C {launcher.sym} -10 -340 0 0 {name=h5
descr="load waves" 
tclcommand="xschem raw_read $netlist_dir/comparator_tb.raw tran"
}
C {vsource.sym} -480 -40 0 0 {name=Vdiff value="pulse(\{vhigh/2\}, \{vlow/2\}, \{1.5/f\}, 1f, 1f, \{1/f\}, \{2/f\})"}
C {lab_wire.sym} -200 40 0 0 {name=p4 sig_type=std_logic lab=in_n}
C {lab_wire.sym} -200 -40 0 0 {name=p5 sig_type=std_logic lab=in_p
}
C {lab_wire.sym} 120 -20 0 0 {name=p8 sig_type=std_logic lab=out1}
C {lab_wire.sym} 120 20 0 0 {name=p9 sig_type=std_logic lab=out2}
C {vsource.sym} -560 70 0 0 {name=Vcm value=\{vdd/2\}}
C {gnd.sym} -560 100 0 0 {name=l2 lab=GND}
C {simulator_commands_shown.sym} 600 10 0 0 {name=SWEEPS
simulator=ngspice
only_toplevel=false 
value="
.param vss=0
.param vdd=1.5
.param f=100Meg

.param vhigh=1.5m
.param vlow=-1.5m

.tran 10p \{1/f\}

.save all
*.control
*	save all
*	op
*	print @n.x1.xm7.nsg13_lv_nmos[gm]
*	print @n.x1.xm8.nsg13_lv_nmos[gm]
*	print @n.x1.xm9.nsg13_lv_nmos[gm]
*	print @n.x1.xm10.nsg13_lv_nmos[gm]
*.endc
"}
C {gnd.sym} -380 1020 0 0 {name=l5 lab=GND}
C {lab_wire.sym} -300 940 0 0 {name=p10 sig_type=std_logic lab=out1_dup}
C {vsource_arith.sym} -380 990 0 0 {name=E1 VOL=V(out1)}
C {lab_wire.sym} -80 940 0 0 {name=p11 sig_type=std_logic lab=out1_dup_inv}
C {launcher.sym} 280 1130 0 0 {name=h1
descr="load waves" 
tclcommand="xschem raw_read $netlist_dir/comparator_tb.raw tran"
}
C {gnd.sym} -40 1020 0 0 {name=l6 lab=GND}
C {lab_wire.sym} 40 940 0 0 {name=p14 sig_type=std_logic lab=out2_dup}
C {vsource_arith.sym} -40 990 0 0 {name=E2 VOL=V(out2)}
C {lab_wire.sym} 260 940 0 0 {name=p15 sig_type=std_logic lab=out2_dup_inv}
C {lab_wire.sym} -300 2260 0 0 {name=p18 sig_type=std_logic lab=out1}
C {lab_wire.sym} -80 2260 0 0 {name=p19 sig_type=std_logic lab=out1_inv}
C {sg13g2_pr/sg13_lv_nmos.sym} -240 2310 0 0 {name=M5
l=0.13u
w=1.5u
ng=1
m=1
model=sg13_lv_nmos
spiceprefix=X
}
C {sg13g2_pr/sg13_lv_pmos.sym} -240 2210 0 0 {name=M6
l=0.13u
w=0.15u
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {lab_wire.sym} -220 2160 0 0 {name=p20 sig_type=std_logic lab=vdd}
C {lab_wire.sym} -220 2360 2 0 {name=p21 sig_type=std_logic lab=vss}
C {lab_wire.sym} 40 2260 0 0 {name=p22 sig_type=std_logic lab=out2}
C {lab_wire.sym} 260 2260 0 0 {name=p23 sig_type=std_logic lab=out2_inv}
C {sg13g2_pr/sg13_lv_nmos.sym} 100 2310 0 0 {name=M7
l=0.13u
w=1.5u
ng=1
m=1
model=sg13_lv_nmos
spiceprefix=X
}
C {sg13g2_pr/sg13_lv_pmos.sym} 100 2210 0 0 {name=M8
l=0.13u
w=0.15u
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {lab_wire.sym} 120 2160 0 0 {name=p24 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 120 2360 2 0 {name=p25 sig_type=std_logic lab=vss}
C {sg13g2_pr/sg13_lv_nmos.sym} -240 990 0 0 {name=M1
l=0.13u
w=1.5u
ng=1
m=1
model=sg13_lv_nmos
spiceprefix=X
}
C {sg13g2_pr/sg13_lv_pmos.sym} -240 890 0 0 {name=M2
l=0.13u
w=0.15u
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {lab_wire.sym} -220 840 0 0 {name=p13 sig_type=std_logic lab=vdd}
C {lab_wire.sym} -220 1040 2 0 {name=p16 sig_type=std_logic lab=vss}
C {sg13g2_pr/sg13_lv_nmos.sym} 100 990 0 0 {name=M3
l=0.13u
w=1.5u
ng=1
m=1
model=sg13_lv_nmos
spiceprefix=X
}
C {sg13g2_pr/sg13_lv_pmos.sym} 100 890 0 0 {name=M4
l=0.13u
w=0.15u
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {lab_wire.sym} 120 840 0 0 {name=p12 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 120 1040 2 0 {name=p17 sig_type=std_logic lab=vss}
C {vsource.sym} -480 40 0 0 {name=Vdiff1 value="pulse(\{vhigh/2\}, \{vlow/2\}, \{1.5/f\}, 1f, 1f, \{1/f\}, \{2/f\})"}
C {lab_wire.sym} 0 660 2 0 {name=p26 sig_type=std_logic lab=vss}
C {lab_wire.sym} 0 420 0 0 {name=p27 sig_type=std_logic lab=vdd}
C {lab_wire.sym} -120 540 0 0 {name=p28 sig_type=std_logic lab=clk}
C {lab_wire.sym} -200 580 0 0 {name=p29 sig_type=std_logic lab=in_n}
C {lab_wire.sym} -200 500 0 0 {name=p30 sig_type=std_logic lab=in_p
}
C {lab_wire.sym} 160 520 0 0 {name=p31 sig_type=std_logic lab=out1_old}
C {lab_wire.sym} 160 560 0 0 {name=p32 sig_type=std_logic lab=out2_old
}
C {comparator_old.sym} 0 540 0 0 {name=x2}
