{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524871879879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524871879880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 27 18:31:19 2018 " "Processing started: Fri Apr 27 18:31:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524871879880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524871879880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map LabArquiII -c LabArquiII --generate_functional_sim_netlist " "Command: quartus_map LabArquiII -c LabArquiII --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524871879880 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1524871880165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-ALUARCHITECTURE " "Found design unit 1: alu-ALUARCHITECTURE" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524871880846 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524871880846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524871880846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rf.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-RFARCHITECTURE " "Found design unit 1: RF-RFARCHITECTURE" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524871880852 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524871880852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524871880852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionMemory-rtl " "Found design unit 1: instructionMemory-rtl" {  } { { "instructionMemory.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524871880855 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524871880855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524871880855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monociclo.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file monociclo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 monociclo-arquiMonociclo " "Found design unit 1: monociclo-arquiMonociclo" {  } { { "monociclo.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524871880860 ""} { "Info" "ISGN_ENTITY_NAME" "1 monociclo " "Found entity 1: monociclo" {  } { { "monociclo.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524871880860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524871880860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file muxes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxes " "Found design unit 1: muxes" {  } { { "muxes.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/muxes.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524871880864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524871880864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mymux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mymux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myMux-behavior " "Found design unit 1: myMux-behavior" {  } { { "myMux.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/myMux.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524871880868 ""} { "Info" "ISGN_ENTITY_NAME" "1 myMux " "Found entity 1: myMux" {  } { { "myMux.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/myMux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524871880868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524871880868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-behavior " "Found design unit 1: sign_extend-behavior" {  } { { "sign_extend.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/sign_extend.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524871880872 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/sign_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524871880872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524871880872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataMemory-rtl " "Found design unit 1: dataMemory-rtl" {  } { { "dataMemory.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/dataMemory.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524871880877 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/dataMemory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524871880877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524871880877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControl-ALUControlArchitecture " "Found design unit 1: ALUControl-ALUControlArchitecture" {  } { { "ALUcontrol.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/ALUcontrol.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524871880882 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUcontrol.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/ALUcontrol.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524871880882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524871880882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnity-ControlUnitArchitecture " "Found design unit 1: controlUnity-ControlUnitArchitecture" {  } { { "ControlUnity.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/ControlUnity.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524871880887 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnity " "Found entity 1: controlUnity" {  } { { "ControlUnity.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/ControlUnity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524871880887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524871880887 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "TO_INTEGER 0 UNSIGNED SIGNED UNSIGNED instructionMemory.vhdl(48) " "VHDL type inferencing warning at instructionMemory.vhdl(48): two visible identifiers match \"TO_INTEGER\" because the actual at position 0 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "instructionMemory.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 48 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Quartus II" 0 -1 1524871880888 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "TO_INTEGER 0 UNSIGNED SIGNED UNSIGNED instructionMemory.vhdl(49) " "VHDL type inferencing warning at instructionMemory.vhdl(49): two visible identifiers match \"TO_INTEGER\" because the actual at position 0 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "instructionMemory.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 49 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Quartus II" 0 -1 1524871880888 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "monociclo " "Elaborating entity \"monociclo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1524871880918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnity controlUnity:pmControlUnity " "Elaborating entity \"controlUnity\" for hierarchy \"controlUnity:pmControlUnity\"" {  } { { "monociclo.vhdl" "pmControlUnity" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871880944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myMux myMux:MUX_Branch " "Elaborating entity \"myMux\" for hierarchy \"myMux:MUX_Branch\"" {  } { { "monociclo.vhdl" "MUX_Branch" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871880949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:pmInstructionMem " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:pmInstructionMem\"" {  } { { "monociclo.vhdl" "pmInstructionMem" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871880955 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom\[255..2\] instructionMemory.vhdl(45) " "Using initial value X (don't care) for net \"rom\[255..2\]\" at instructionMemory.vhdl(45)" {  } { { "instructionMemory.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 45 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524871880972 "|monociclo|instructionMemory:pmInstructionMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myMux myMux:MUX_RD_RT_to_RF_writeregister " "Elaborating entity \"myMux\" for hierarchy \"myMux:MUX_RD_RT_to_RF_writeregister\"" {  } { { "monociclo.vhdl" "MUX_RD_RT_to_RF_writeregister" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871880986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF RF:pmRF " "Elaborating entity \"RF\" for hierarchy \"RF:pmRF\"" {  } { { "monociclo.vhdl" "pmRF" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871880988 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers RF.vhdl(38) " "VHDL Process Statement warning at RF.vhdl(38): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1524871880990 "|monociclo|RF:pmRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers RF.vhdl(39) " "VHDL Process Statement warning at RF.vhdl(39): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1524871880990 "|monociclo|RF:pmRF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:pmSignExtendI " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:pmSignExtendI\"" {  } { { "monociclo.vhdl" "pmSignExtendI" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871880994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:pmALUControl " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:pmALUControl\"" {  } { { "monociclo.vhdl" "pmALUControl" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871880996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:pmALU " "Elaborating entity \"alu\" for hierarchy \"alu:pmALU\"" {  } { { "monociclo.vhdl" "pmALU" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871881000 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flag alu.vhdl(13) " "VHDL Signal Declaration warning at alu.vhdl(13): used implicit default value for signal \"flag\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1524871881000 "|monociclo|alu:pmALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:pmDataMemory " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:pmDataMemory\"" {  } { { "monociclo.vhdl" "pmDataMemory" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/monociclo.vhdl" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871881007 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "106 " "Inferred 106 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:pmALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:pmALU\|Mult0\"" {  } { { "alu.vhdl" "Mult0" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 26 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:pmALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:pmALU\|Div0\"" {  } { { "alu.vhdl" "Div0" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux0\"" {  } { { "alu.vhdl" "Mux0" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux1\"" {  } { { "alu.vhdl" "Mux1" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux2\"" {  } { { "alu.vhdl" "Mux2" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux3\"" {  } { { "alu.vhdl" "Mux3" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux4\"" {  } { { "alu.vhdl" "Mux4" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux5\"" {  } { { "alu.vhdl" "Mux5" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux6\"" {  } { { "alu.vhdl" "Mux6" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux7\"" {  } { { "alu.vhdl" "Mux7" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux8\"" {  } { { "alu.vhdl" "Mux8" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux9\"" {  } { { "alu.vhdl" "Mux9" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux10\"" {  } { { "alu.vhdl" "Mux10" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux11\"" {  } { { "alu.vhdl" "Mux11" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux12\"" {  } { { "alu.vhdl" "Mux12" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux13\"" {  } { { "alu.vhdl" "Mux13" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux14\"" {  } { { "alu.vhdl" "Mux14" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux15\"" {  } { { "alu.vhdl" "Mux15" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux16\"" {  } { { "alu.vhdl" "Mux16" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux17\"" {  } { { "alu.vhdl" "Mux17" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux18\"" {  } { { "alu.vhdl" "Mux18" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux19\"" {  } { { "alu.vhdl" "Mux19" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux20\"" {  } { { "alu.vhdl" "Mux20" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux21\"" {  } { { "alu.vhdl" "Mux21" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux22\"" {  } { { "alu.vhdl" "Mux22" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux23\"" {  } { { "alu.vhdl" "Mux23" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux24\"" {  } { { "alu.vhdl" "Mux24" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux25\"" {  } { { "alu.vhdl" "Mux25" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux26\"" {  } { { "alu.vhdl" "Mux26" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux27\"" {  } { { "alu.vhdl" "Mux27" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux28\"" {  } { { "alu.vhdl" "Mux28" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux29\"" {  } { { "alu.vhdl" "Mux29" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux30\"" {  } { { "alu.vhdl" "Mux30" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux31\"" {  } { { "alu.vhdl" "Mux31" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALUControl:pmALUControl\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALUControl:pmALUControl\|Mux0\"" {  } { { "ALUcontrol.vhd" "Mux0" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/ALUcontrol.vhd" 29 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALUControl:pmALUControl\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALUControl:pmALUControl\|Mux1\"" {  } { { "ALUcontrol.vhd" "Mux1" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/ALUcontrol.vhd" 29 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALUControl:pmALUControl\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALUControl:pmALUControl\|Mux2\"" {  } { { "ALUcontrol.vhd" "Mux2" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/ALUcontrol.vhd" 27 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALUControl:pmALUControl\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALUControl:pmALUControl\|Mux3\"" {  } { { "ALUcontrol.vhd" "Mux3" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/ALUcontrol.vhd" 27 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "instructionMemory:pmInstructionMem\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"instructionMemory:pmInstructionMem\|Mux0\"" {  } { { "instructionMemory.vhdl" "Mux0" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 53 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "instructionMemory:pmInstructionMem\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"instructionMemory:pmInstructionMem\|Mux1\"" {  } { { "instructionMemory.vhdl" "Mux1" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 53 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "instructionMemory:pmInstructionMem\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"instructionMemory:pmInstructionMem\|Mux2\"" {  } { { "instructionMemory.vhdl" "Mux2" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 53 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "controlUnity:pmControlUnity\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"controlUnity:pmControlUnity\|Mux2\"" {  } { { "ControlUnity.vhd" "Mux2" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/ControlUnity.vhd" 34 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1024 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1024\"" {  } { { "RF.vhdl" "registers~1024" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1025 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1025\"" {  } { { "RF.vhdl" "registers~1025" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1026 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1026\"" {  } { { "RF.vhdl" "registers~1026" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1027 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1027\"" {  } { { "RF.vhdl" "registers~1027" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1028 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1028\"" {  } { { "RF.vhdl" "registers~1028" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1029 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1029\"" {  } { { "RF.vhdl" "registers~1029" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1030 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1030\"" {  } { { "RF.vhdl" "registers~1030" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1031 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1031\"" {  } { { "RF.vhdl" "registers~1031" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1032 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1032\"" {  } { { "RF.vhdl" "registers~1032" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1033 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1033\"" {  } { { "RF.vhdl" "registers~1033" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1034 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1034\"" {  } { { "RF.vhdl" "registers~1034" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1035 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1035\"" {  } { { "RF.vhdl" "registers~1035" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1036 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1036\"" {  } { { "RF.vhdl" "registers~1036" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1037 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1037\"" {  } { { "RF.vhdl" "registers~1037" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1038 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1038\"" {  } { { "RF.vhdl" "registers~1038" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1039 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1039\"" {  } { { "RF.vhdl" "registers~1039" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1040 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1040\"" {  } { { "RF.vhdl" "registers~1040" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1041 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1041\"" {  } { { "RF.vhdl" "registers~1041" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1042 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1042\"" {  } { { "RF.vhdl" "registers~1042" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1043 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1043\"" {  } { { "RF.vhdl" "registers~1043" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1044 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1044\"" {  } { { "RF.vhdl" "registers~1044" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1045 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1045\"" {  } { { "RF.vhdl" "registers~1045" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1046 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1046\"" {  } { { "RF.vhdl" "registers~1046" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1047 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1047\"" {  } { { "RF.vhdl" "registers~1047" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1048 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1048\"" {  } { { "RF.vhdl" "registers~1048" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1049 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1049\"" {  } { { "RF.vhdl" "registers~1049" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1050 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1050\"" {  } { { "RF.vhdl" "registers~1050" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1051 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1051\"" {  } { { "RF.vhdl" "registers~1051" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1052 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1052\"" {  } { { "RF.vhdl" "registers~1052" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1053 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1053\"" {  } { { "RF.vhdl" "registers~1053" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1054 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1054\"" {  } { { "RF.vhdl" "registers~1054" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1055 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1055\"" {  } { { "RF.vhdl" "registers~1055" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1056 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1056\"" {  } { { "RF.vhdl" "registers~1056" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1057 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1057\"" {  } { { "RF.vhdl" "registers~1057" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1058 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1058\"" {  } { { "RF.vhdl" "registers~1058" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1059 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1059\"" {  } { { "RF.vhdl" "registers~1059" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1060 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1060\"" {  } { { "RF.vhdl" "registers~1060" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1061 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1061\"" {  } { { "RF.vhdl" "registers~1061" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1062 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1062\"" {  } { { "RF.vhdl" "registers~1062" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1063 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1063\"" {  } { { "RF.vhdl" "registers~1063" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1064 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1064\"" {  } { { "RF.vhdl" "registers~1064" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1065 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1065\"" {  } { { "RF.vhdl" "registers~1065" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1066 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1066\"" {  } { { "RF.vhdl" "registers~1066" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1067 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1067\"" {  } { { "RF.vhdl" "registers~1067" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1068 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1068\"" {  } { { "RF.vhdl" "registers~1068" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1069 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1069\"" {  } { { "RF.vhdl" "registers~1069" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1070 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1070\"" {  } { { "RF.vhdl" "registers~1070" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1071 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1071\"" {  } { { "RF.vhdl" "registers~1071" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1072 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1072\"" {  } { { "RF.vhdl" "registers~1072" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1073 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1073\"" {  } { { "RF.vhdl" "registers~1073" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1074 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1074\"" {  } { { "RF.vhdl" "registers~1074" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1075 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1075\"" {  } { { "RF.vhdl" "registers~1075" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1076 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1076\"" {  } { { "RF.vhdl" "registers~1076" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1077 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1077\"" {  } { { "RF.vhdl" "registers~1077" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1078 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1078\"" {  } { { "RF.vhdl" "registers~1078" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1079 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1079\"" {  } { { "RF.vhdl" "registers~1079" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1080 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1080\"" {  } { { "RF.vhdl" "registers~1080" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1081 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1081\"" {  } { { "RF.vhdl" "registers~1081" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1082 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1082\"" {  } { { "RF.vhdl" "registers~1082" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1083 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1083\"" {  } { { "RF.vhdl" "registers~1083" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1084 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1084\"" {  } { { "RF.vhdl" "registers~1084" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1085 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1085\"" {  } { { "RF.vhdl" "registers~1085" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1086 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1086\"" {  } { { "RF.vhdl" "registers~1086" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1087 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1087\"" {  } { { "RF.vhdl" "registers~1087" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/RF.vhdl" 33 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881105 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1524871881105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:pmALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"alu:pmALU\|lpm_mult:Mult0\"" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:pmALU\|lpm_mult:Mult0 " "Instantiated megafunction \"alu:pmALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871881214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871881214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871881214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871881214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871881214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871881214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871881214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871881214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871881214 ""}  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524871881214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i1t " "Found entity 1: mult_i1t" {  } { { "db/mult_i1t.tdf" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/db/mult_i1t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524871881525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524871881525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:pmALU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"alu:pmALU\|lpm_divide:Div0\"" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871881593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:pmALU\|lpm_divide:Div0 " "Instantiated megafunction \"alu:pmALU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871881593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871881593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871881593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871881593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871881593 ""}  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524871881593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nto.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nto.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nto " "Found entity 1: lpm_divide_nto" {  } { { "db/lpm_divide_nto.tdf" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/db/lpm_divide_nto.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524871881684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524871881684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524871881718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524871881718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524871881838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524871881838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524871882616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524871882616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524871882683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524871882683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524871882702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524871882702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:pmALU\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"alu:pmALU\|lpm_mux:Mux0\"" {  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871882810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:pmALU\|lpm_mux:Mux0 " "Instantiated megafunction \"alu:pmALU\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871882811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871882811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871882811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871882811 ""}  } { { "alu.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524871882811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/db/mux_umc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524871882879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524871882879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALUControl:pmALUControl\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"ALUControl:pmALUControl\|lpm_mux:Mux0\"" {  } { { "ALUcontrol.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/ALUcontrol.vhd" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871882989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALUControl:pmALUControl\|lpm_mux:Mux0 " "Instantiated megafunction \"ALUControl:pmALUControl\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871882989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871882989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871882989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871882989 ""}  } { { "ALUcontrol.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/ALUcontrol.vhd" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524871882989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ioc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ioc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ioc " "Found entity 1: mux_ioc" {  } { { "db/mux_ioc.tdf" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/db/mux_ioc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524871883051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524871883051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALUControl:pmALUControl\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"ALUControl:pmALUControl\|lpm_mux:Mux1\"" {  } { { "ALUcontrol.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/ALUcontrol.vhd" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871883065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALUControl:pmALUControl\|lpm_mux:Mux1 " "Instantiated megafunction \"ALUControl:pmALUControl\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871883065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871883065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871883065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871883065 ""}  } { { "ALUcontrol.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/ALUcontrol.vhd" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524871883065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ooc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ooc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ooc " "Found entity 1: mux_ooc" {  } { { "db/mux_ooc.tdf" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/db/mux_ooc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524871883135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524871883135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALUControl:pmALUControl\|lpm_mux:Mux2 " "Elaborated megafunction instantiation \"ALUControl:pmALUControl\|lpm_mux:Mux2\"" {  } { { "ALUcontrol.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/ALUcontrol.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871883153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALUControl:pmALUControl\|lpm_mux:Mux2 " "Instantiated megafunction \"ALUControl:pmALUControl\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871883153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871883153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871883153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871883153 ""}  } { { "ALUcontrol.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/ALUcontrol.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524871883153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMemory:pmInstructionMem\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"instructionMemory:pmInstructionMem\|lpm_mux:Mux0\"" {  } { { "instructionMemory.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871883168 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMemory:pmInstructionMem\|lpm_mux:Mux0 " "Instantiated megafunction \"instructionMemory:pmInstructionMem\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871883168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871883168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871883168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871883168 ""}  } { { "instructionMemory.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524871883168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n6d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_n6d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n6d " "Found entity 1: mux_n6d" {  } { { "db/mux_n6d.tdf" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/db/mux_n6d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524871883317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524871883317 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMemory:pmInstructionMem\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"instructionMemory:pmInstructionMem\|lpm_mux:Mux1\"" {  } { { "instructionMemory.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871883366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMemory:pmInstructionMem\|lpm_mux:Mux1 " "Instantiated megafunction \"instructionMemory:pmInstructionMem\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871883366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871883366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871883366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871883366 ""}  } { { "instructionMemory.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524871883366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dqc " "Found entity 1: mux_dqc" {  } { { "db/mux_dqc.tdf" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/db/mux_dqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524871883493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524871883493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMemory:pmInstructionMem\|lpm_mux:Mux2 " "Elaborated megafunction instantiation \"instructionMemory:pmInstructionMem\|lpm_mux:Mux2\"" {  } { { "instructionMemory.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871883540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMemory:pmInstructionMem\|lpm_mux:Mux2 " "Instantiated megafunction \"instructionMemory:pmInstructionMem\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871883541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871883541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871883541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871883541 ""}  } { { "instructionMemory.vhdl" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524871883541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlUnity:pmControlUnity\|lpm_mux:Mux2 " "Elaborated megafunction instantiation \"controlUnity:pmControlUnity\|lpm_mux:Mux2\"" {  } { { "ControlUnity.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/ControlUnity.vhd" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871883551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlUnity:pmControlUnity\|lpm_mux:Mux2 " "Instantiated megafunction \"controlUnity:pmControlUnity\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871883552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871883552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871883552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871883552 ""}  } { { "ControlUnity.vhd" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/ControlUnity.vhd" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524871883552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RF:pmRF\|lpm_mux:registers_rtl_0 " "Elaborated megafunction instantiation \"RF:pmRF\|lpm_mux:registers_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524871883560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RF:pmRF\|lpm_mux:registers_rtl_0 " "Instantiated megafunction \"RF:pmRF\|lpm_mux:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871883560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871883560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871883560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524871883560 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524871883560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_s4d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_s4d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_s4d " "Found entity 1: mux_s4d" {  } { { "db/mux_s4d.tdf" "" { Text "C:/Users/Gandalf the White/Dropbox/Javeriana/VI Semestre/Arqui II/Single_Cycle_Mips_VHDL/db/mux_s4d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524871883625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524871883625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "611 " "Peak virtual memory: 611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524871884907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 27 18:31:24 2018 " "Processing ended: Fri Apr 27 18:31:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524871884907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524871884907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524871884907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524871884907 ""}
