# Project 4
Design and verify a 4 bit ripple carry adder, using "full_adder_structural" module. 

## Interface Definition
The module should have the following interface:

```verilog
  input [3:0] a
  input [3:0] b
  input carry_in

  output [3:0] sum
  output carry_out
```
