# Verilog_code_for_Multiplication-_by_repeated_Addition
Lecture 25 : DATAPATH AND CONTROLLER DESIGN (PART 1) by Prof. Indranil Sengupta IIT Kharagpur 
