vendor_name = ModelSim
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/uart_wb.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/uart_transmitter.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/uart_top.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/uart_tfifo.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/uart_sync_flops.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/uart_rfifo.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/uart_regs.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/uart_receiver.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/uart_defines.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/uart_debug_if.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/timescale.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/raminfr.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wishbone_bus_if.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wb_conmax_top.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wb_conmax_slave_if.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wb_conmax_rf.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wb_conmax_pri_enc.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wb_conmax_pri_dec.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wb_conmax_msel.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wb_conmax_master_if.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wb_conmax_defines.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/wb_conmax_arb.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/regfile.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/pc_reg.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/openmips_min_sopc_tb.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/openmips_min_sopc.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/openmips.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem_wb.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/mem.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/inst_rom.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/if_id.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id_ex.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/id.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/gpio_top.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/gpio_defines.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex_mem.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ex.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/div.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/defines.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/data_ram.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/ctrl.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/csr.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/inst_rom_.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/plic.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/clint.v
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/inst_rom.data
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/db/altsyncram_u9c1.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/db/mult_7dt.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, D:/Github/OpenRSIC-V/rsic/wishbone_uart_gpio_y_rom-is-on-wishbone_except _PLIC/db/add_sub_pvi.tdf
design_name = openmips_min_sopc
instance = comp, \uart_out~output , uart_out~output, openmips_min_sopc, 1
instance = comp, \gpio_o[0]~output , gpio_o[0]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[1]~output , gpio_o[1]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[2]~output , gpio_o[2]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[3]~output , gpio_o[3]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[4]~output , gpio_o[4]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[5]~output , gpio_o[5]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[6]~output , gpio_o[6]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[7]~output , gpio_o[7]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[8]~output , gpio_o[8]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[9]~output , gpio_o[9]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[10]~output , gpio_o[10]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[11]~output , gpio_o[11]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[12]~output , gpio_o[12]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[13]~output , gpio_o[13]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[14]~output , gpio_o[14]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[15]~output , gpio_o[15]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[16]~output , gpio_o[16]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[17]~output , gpio_o[17]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[18]~output , gpio_o[18]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[19]~output , gpio_o[19]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[20]~output , gpio_o[20]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[21]~output , gpio_o[21]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[22]~output , gpio_o[22]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[23]~output , gpio_o[23]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[24]~output , gpio_o[24]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[25]~output , gpio_o[25]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[26]~output , gpio_o[26]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[27]~output , gpio_o[27]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[28]~output , gpio_o[28]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[29]~output , gpio_o[29]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[30]~output , gpio_o[30]~output, openmips_min_sopc, 1
instance = comp, \gpio_o[31]~output , gpio_o[31]~output, openmips_min_sopc, 1
instance = comp, \clk~input , clk~input, openmips_min_sopc, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, openmips_min_sopc, 1
instance = comp, \rst~input , rst~input, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|ce~feeder , openmips0|pc_reg0|ce~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|ce , openmips0|pc_reg0|ce, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector72~0 , openmips0|iwishbone_bus_if|Selector72~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector75~1 , openmips0|dwishbone_bus_if|Selector75~1, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[13]~1 , openmips0|iwishbone_bus_if|wishbone_addr_o[13]~1, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|stall~5 , openmips0|ctrl0|stall~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|stallreq~0 , openmips0|ex0|stallreq~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector72~0 , openmips0|dwishbone_bus_if|Selector72~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_state.01 , openmips0|dwishbone_bus_if|wishbone_state.01, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux32~9 , wb_conmax_top0|m1|Mux32~9, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux22~0 , wb_conmax_top0|m1|Mux22~0, openmips_min_sopc, 1
instance = comp, \clint0|mtime[0]~32 , clint0|mtime[0]~32, openmips_min_sopc, 1
instance = comp, \clint0|mtime[0] , clint0|mtime[0], openmips_min_sopc, 1
instance = comp, \clint0|mtime[1]~34 , clint0|mtime[1]~34, openmips_min_sopc, 1
instance = comp, \clint0|mtime[1] , clint0|mtime[1], openmips_min_sopc, 1
instance = comp, \clint0|mtime[2]~36 , clint0|mtime[2]~36, openmips_min_sopc, 1
instance = comp, \clint0|mtime[2] , clint0|mtime[2], openmips_min_sopc, 1
instance = comp, \clint0|mtime[3]~38 , clint0|mtime[3]~38, openmips_min_sopc, 1
instance = comp, \clint0|mtime[3] , clint0|mtime[3], openmips_min_sopc, 1
instance = comp, \clint0|mtime[4]~40 , clint0|mtime[4]~40, openmips_min_sopc, 1
instance = comp, \clint0|mtime[4] , clint0|mtime[4], openmips_min_sopc, 1
instance = comp, \clint0|mtime[5]~42 , clint0|mtime[5]~42, openmips_min_sopc, 1
instance = comp, \clint0|mtime[5] , clint0|mtime[5], openmips_min_sopc, 1
instance = comp, \clint0|mtime[6]~44 , clint0|mtime[6]~44, openmips_min_sopc, 1
instance = comp, \clint0|mtime[6] , clint0|mtime[6], openmips_min_sopc, 1
instance = comp, \clint0|mtime[7]~46 , clint0|mtime[7]~46, openmips_min_sopc, 1
instance = comp, \clint0|mtime[7] , clint0|mtime[7], openmips_min_sopc, 1
instance = comp, \clint0|mtime[8]~48 , clint0|mtime[8]~48, openmips_min_sopc, 1
instance = comp, \clint0|mtime[8] , clint0|mtime[8], openmips_min_sopc, 1
instance = comp, \clint0|mtime[9]~50 , clint0|mtime[9]~50, openmips_min_sopc, 1
instance = comp, \clint0|mtime[9] , clint0|mtime[9], openmips_min_sopc, 1
instance = comp, \clint0|mtime[10]~52 , clint0|mtime[10]~52, openmips_min_sopc, 1
instance = comp, \clint0|mtime[10] , clint0|mtime[10], openmips_min_sopc, 1
instance = comp, \clint0|mtime[11]~54 , clint0|mtime[11]~54, openmips_min_sopc, 1
instance = comp, \clint0|mtime[11] , clint0|mtime[11], openmips_min_sopc, 1
instance = comp, \clint0|mtime[12]~56 , clint0|mtime[12]~56, openmips_min_sopc, 1
instance = comp, \clint0|mtime[12] , clint0|mtime[12], openmips_min_sopc, 1
instance = comp, \clint0|mtime[13]~58 , clint0|mtime[13]~58, openmips_min_sopc, 1
instance = comp, \clint0|mtime[13] , clint0|mtime[13], openmips_min_sopc, 1
instance = comp, \clint0|mtime[14]~60 , clint0|mtime[14]~60, openmips_min_sopc, 1
instance = comp, \clint0|mtime[14] , clint0|mtime[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s15_stb_o~0 , wb_conmax_top0|m1|s15_stb_o~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s15_cyc_o , wb_conmax_top0|m1|s15_cyc_o, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|m1_cyc_r , wb_conmax_top0|s15|m1_cyc_r, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|m0_cyc_r , wb_conmax_top0|s15|m0_cyc_r, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux69~0 , wb_conmax_top0|s15|Mux69~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux69~1 , wb_conmax_top0|s15|Mux69~1, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_state~12 , openmips0|iwishbone_bus_if|wishbone_state~12, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|trash_inst~0 , openmips0|iwishbone_bus_if|trash_inst~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|trash_inst , openmips0|iwishbone_bus_if|trash_inst, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector83~0 , openmips0|iwishbone_bus_if|Selector83~0, openmips_min_sopc, 1
instance = comp, \clint0|mtime[15]~62 , clint0|mtime[15]~62, openmips_min_sopc, 1
instance = comp, \clint0|mtime[15] , clint0|mtime[15], openmips_min_sopc, 1
instance = comp, \clint0|mtime[16]~64 , clint0|mtime[16]~64, openmips_min_sopc, 1
instance = comp, \clint0|mtime[16] , clint0|mtime[16], openmips_min_sopc, 1
instance = comp, \clint0|mtime[17]~66 , clint0|mtime[17]~66, openmips_min_sopc, 1
instance = comp, \clint0|mtime[17] , clint0|mtime[17], openmips_min_sopc, 1
instance = comp, \clint0|mtime[18]~68 , clint0|mtime[18]~68, openmips_min_sopc, 1
instance = comp, \clint0|mtime[18] , clint0|mtime[18], openmips_min_sopc, 1
instance = comp, \clint0|mtime[19]~70 , clint0|mtime[19]~70, openmips_min_sopc, 1
instance = comp, \clint0|mtime[19] , clint0|mtime[19], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[29]~30 , openmips0|pc_reg0|pc[29]~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr4~0 , openmips0|ex0|WideOr4~0, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[29]~75 , openmips0|pc_reg0|pc[29]~75, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector99~0 , openmips0|iwishbone_bus_if|Selector99~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop~6 , openmips0|ex_mem0|mem_aluop~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop[3] , openmips0|ex_mem0|mem_aluop[3], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[16]~3 , openmips0|mem0|wdata_o[16]~3, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector71~0 , openmips0|mem0|Selector71~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_we_o~0 , openmips0|mem0|mem_we_o~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~0 , openmips0|id_ex0|ex_inst~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~21 , openmips0|id_ex0|ex_inst~21, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[6] , openmips0|id_ex0|ex_inst[6], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~20 , openmips0|id_ex0|ex_inst~20, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[4] , openmips0|id_ex0|ex_inst[4], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~17 , openmips0|id_ex0|ex_inst~17, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[2] , openmips0|id_ex0|ex_inst[2], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~18 , openmips0|id_ex0|ex_inst~18, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[3] , openmips0|id_ex0|ex_inst[3], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|Equal0~1 , openmips0|ctrl0|Equal0~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~10 , openmips0|id0|Selector12~10, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~11 , openmips0|id0|Selector12~11, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~6 , openmips0|id0|Selector12~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~4 , openmips0|id0|Selector12~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~7 , openmips0|id0|Selector12~7, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux8~0 , openmips0|id0|Mux8~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[1]~feeder , wb_conmax_top0|rf|conf3[1]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o~9 , openmips0|iwishbone_bus_if|wishbone_addr_o~9, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf[4]~0 , openmips0|iwishbone_bus_if|rd_buf[4]~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[13]~2 , openmips0|iwishbone_bus_if|wishbone_addr_o[13]~2, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[2] , openmips0|iwishbone_bus_if|wishbone_addr_o[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[1]~feeder , wb_conmax_top0|rf|conf2[1]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_addr_o[4]~12 , openmips0|id0|reg1_addr_o[4]~12, openmips_min_sopc, 1
instance = comp, \openmips0|id0|imm[0]~0 , openmips0|id0|imm[0]~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux27~0 , wb_conmax_top0|s1|Mux27~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_adr_is[4] , uart_top0|wb_interface|wb_adr_is[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux32~2 , wb_conmax_top0|m1|Mux32~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s2_cyc_o_next~0 , wb_conmax_top0|m1|s2_cyc_o_next~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s2_cyc_o~feeder , wb_conmax_top0|m1|s2_cyc_o~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s2_cyc_o , wb_conmax_top0|m1|s2_cyc_o, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[2] , wb_conmax_top0|rf|conf2[2], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[3] , openmips0|mem0|mem_data_o[3], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~11 , openmips0|dwishbone_bus_if|wishbone_data_o~11, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector44~0 , openmips0|mem0|Selector44~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[28]~6 , openmips0|mem0|wdata_o[28]~6, openmips_min_sopc, 1
instance = comp, \clint0|mtime[20]~72 , clint0|mtime[20]~72, openmips_min_sopc, 1
instance = comp, \clint0|mtime[20] , clint0|mtime[20], openmips_min_sopc, 1
instance = comp, \clint0|mtime[21]~74 , clint0|mtime[21]~74, openmips_min_sopc, 1
instance = comp, \clint0|mtime[21] , clint0|mtime[21], openmips_min_sopc, 1
instance = comp, \clint0|mtime[22]~76 , clint0|mtime[22]~76, openmips_min_sopc, 1
instance = comp, \clint0|mtime[22] , clint0|mtime[22], openmips_min_sopc, 1
instance = comp, \clint0|mtime[23]~78 , clint0|mtime[23]~78, openmips_min_sopc, 1
instance = comp, \clint0|mtime[23] , clint0|mtime[23], openmips_min_sopc, 1
instance = comp, \clint0|mtime[24]~80 , clint0|mtime[24]~80, openmips_min_sopc, 1
instance = comp, \clint0|mtime[24] , clint0|mtime[24], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[20]~54 , openmips0|id0|reg2_o[20]~54, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[29]~26 , openmips0|pc_reg0|pc[29]~26, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|stall~2 , openmips0|ctrl0|stall~2, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|stall~3 , openmips0|ctrl0|stall~3, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~27 , openmips0|id_ex0|ex_aluop~27, openmips_min_sopc, 1
instance = comp, \clint0|mtime[25]~82 , clint0|mtime[25]~82, openmips_min_sopc, 1
instance = comp, \clint0|mtime[25] , clint0|mtime[25], openmips_min_sopc, 1
instance = comp, \clint0|mtime[26]~84 , clint0|mtime[26]~84, openmips_min_sopc, 1
instance = comp, \clint0|mtime[26] , clint0|mtime[26], openmips_min_sopc, 1
instance = comp, \clint0|mtime[27]~86 , clint0|mtime[27]~86, openmips_min_sopc, 1
instance = comp, \clint0|mtime[27] , clint0|mtime[27], openmips_min_sopc, 1
instance = comp, \clint0|mtime[28]~88 , clint0|mtime[28]~88, openmips_min_sopc, 1
instance = comp, \clint0|mtime[28] , clint0|mtime[28], openmips_min_sopc, 1
instance = comp, \clint0|mtime[29]~90 , clint0|mtime[29]~90, openmips_min_sopc, 1
instance = comp, \clint0|mtime[29] , clint0|mtime[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~1 , openmips0|ex_mem0|mem_csr_reg_write_addr~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~10 , openmips0|id_ex0|ex_inst~10, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[20] , openmips0|id_ex0|ex_inst[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~19 , openmips0|ex_mem0|mem_csr_reg_write_addr~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~20 , openmips0|ex_mem0|mem_csr_reg_write_addr~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr[0] , openmips0|ex_mem0|mem_csr_reg_write_addr[0], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr~2 , openmips0|mem_wb0|wb_csr_reg_write_addr~2, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr~12 , openmips0|mem_wb0|wb_csr_reg_write_addr~12, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr[0] , openmips0|mem_wb0|wb_csr_reg_write_addr[0], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~0 , openmips0|mem_wb0|wb_csr_reg_data~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~8 , openmips0|id_ex0|ex_inst~8, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[29] , openmips0|id_ex0|ex_inst[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~15 , openmips0|ex_mem0|mem_csr_reg_write_addr~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~16 , openmips0|ex_mem0|mem_csr_reg_write_addr~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr[9] , openmips0|ex_mem0|mem_csr_reg_write_addr[9], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr~1 , openmips0|mem_wb0|wb_csr_reg_write_addr~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr[9] , openmips0|mem_wb0|wb_csr_reg_write_addr[9], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~5 , openmips0|id_ex0|ex_inst~5, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[25] , openmips0|id_ex0|ex_inst[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~9 , openmips0|ex_mem0|mem_csr_reg_write_addr~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~10 , openmips0|ex_mem0|mem_csr_reg_write_addr~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr[5] , openmips0|ex_mem0|mem_csr_reg_write_addr[5], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr~4 , openmips0|mem_wb0|wb_csr_reg_write_addr~4, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr[5] , openmips0|mem_wb0|wb_csr_reg_write_addr[5], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~7 , openmips0|id_ex0|ex_inst~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[28] , openmips0|id_ex0|ex_inst[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~13 , openmips0|ex_mem0|mem_csr_reg_write_addr~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~14 , openmips0|ex_mem0|mem_csr_reg_write_addr~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr[8] , openmips0|ex_mem0|mem_csr_reg_write_addr[8], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr~0 , openmips0|mem_wb0|wb_csr_reg_write_addr~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr[8] , openmips0|mem_wb0|wb_csr_reg_write_addr[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~11 , openmips0|ex_mem0|mem_csr_reg_write_addr~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~12 , openmips0|ex_mem0|mem_csr_reg_write_addr~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr[3] , openmips0|ex_mem0|mem_csr_reg_write_addr[3], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr~3 , openmips0|mem_wb0|wb_csr_reg_write_addr~3, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr[3] , openmips0|mem_wb0|wb_csr_reg_write_addr[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal5~0 , openmips0|csr0|Equal5~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr~5 , openmips0|mem_wb0|wb_csr_reg_write_addr~5, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr[4] , openmips0|mem_wb0|wb_csr_reg_write_addr[4], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~3 , openmips0|id_ex0|ex_inst~3, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[27] , openmips0|id_ex0|ex_inst[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~5 , openmips0|ex_mem0|mem_csr_reg_write_addr~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~6 , openmips0|ex_mem0|mem_csr_reg_write_addr~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr[7] , openmips0|ex_mem0|mem_csr_reg_write_addr[7], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr~7 , openmips0|mem_wb0|wb_csr_reg_write_addr~7, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr[7] , openmips0|mem_wb0|wb_csr_reg_write_addr[7], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~2 , openmips0|id_ex0|ex_inst~2, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[30] , openmips0|id_ex0|ex_inst[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~3 , openmips0|ex_mem0|mem_csr_reg_write_addr~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~4 , openmips0|ex_mem0|mem_csr_reg_write_addr~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr[10] , openmips0|ex_mem0|mem_csr_reg_write_addr[10], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr~6 , openmips0|mem_wb0|wb_csr_reg_write_addr~6, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr[10] , openmips0|mem_wb0|wb_csr_reg_write_addr[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~0 , openmips0|ex_mem0|mem_csr_reg_write_addr~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~2 , openmips0|ex_mem0|mem_csr_reg_write_addr~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr[11] , openmips0|ex_mem0|mem_csr_reg_write_addr[11], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr~8 , openmips0|mem_wb0|wb_csr_reg_write_addr~8, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr[11] , openmips0|mem_wb0|wb_csr_reg_write_addr[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal5~1 , openmips0|csr0|Equal5~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~9 , openmips0|id_ex0|ex_inst~9, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[21] , openmips0|id_ex0|ex_inst[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~17 , openmips0|ex_mem0|mem_csr_reg_write_addr~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~18 , openmips0|ex_mem0|mem_csr_reg_write_addr~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr[1] , openmips0|ex_mem0|mem_csr_reg_write_addr[1], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr~10 , openmips0|mem_wb0|wb_csr_reg_write_addr~10, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr[1] , openmips0|mem_wb0|wb_csr_reg_write_addr[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal13~0 , openmips0|csr0|Equal13~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~23 , openmips0|ex_mem0|mem_csr_reg_write_addr~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~24 , openmips0|ex_mem0|mem_csr_reg_write_addr~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr[2] , openmips0|ex_mem0|mem_csr_reg_write_addr[2], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr~11 , openmips0|mem_wb0|wb_csr_reg_write_addr~11, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr[2] , openmips0|mem_wb0|wb_csr_reg_write_addr[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|delayed_modem_signals[0]~feeder , uart_top0|regs|delayed_modem_signals[0]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|delayed_modem_signals[0] , uart_top0|regs|delayed_modem_signals[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux29~0 , wb_conmax_top0|s1|Mux29~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_adr_is[2] , uart_top0|wb_interface|wb_adr_is[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s1_cyc_o_next~0 , wb_conmax_top0|m0|s1_cyc_o_next~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s1_cyc_o_next~1 , wb_conmax_top0|m0|s1_cyc_o_next~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s1_cyc_o , wb_conmax_top0|m0|s1_cyc_o, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|m0_cyc_r , wb_conmax_top0|s1|m0_cyc_r, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux69~0 , wb_conmax_top0|s1|Mux69~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|m1_cyc_r , wb_conmax_top0|s1|m1_cyc_r, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux69~1 , wb_conmax_top0|s1|Mux69~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_cyc_is , uart_top0|wb_interface|wb_cyc_is, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux70~0 , wb_conmax_top0|s1|Mux70~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_stb_is , uart_top0|wb_interface|wb_stb_is, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_ack_o~0 , uart_top0|wb_interface|wb_ack_o~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_ack_o , uart_top0|wb_interface|wb_ack_o, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wbstate.10 , uart_top0|wb_interface|wbstate.10, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Selector0~0 , uart_top0|wb_interface|Selector0~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wbstate.00 , uart_top0|wb_interface|wbstate.00, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wre~0 , uart_top0|wb_interface|wre~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wre , uart_top0|wb_interface|wre, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|re_o~0 , uart_top0|wb_interface|re_o~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|imm~1 , openmips0|id0|imm~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[6]~92 , openmips0|id0|reg2_o[6]~92, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal12~1 , openmips0|id0|Equal12~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[1]~feeder , wb_conmax_top0|rf|conf0[1]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[1] , wb_conmax_top0|rf|conf0[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s0_cyc_o_next~4 , wb_conmax_top0|m0|s0_cyc_o_next~4, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s0_cyc_o_next~5 , wb_conmax_top0|m0|s0_cyc_o_next~5, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s0_cyc_o , wb_conmax_top0|m0|s0_cyc_o, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[0] , wb_conmax_top0|rf|conf0[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|req_p3[0] , wb_conmax_top0|s0|msel|req_p3[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|arb3|Selector1~0 , wb_conmax_top0|s0|msel|arb3|Selector1~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|arb3|state.grant1 , wb_conmax_top0|s0|msel|arb3|state.grant1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|arb3|Selector0~0 , wb_conmax_top0|s0|msel|arb3|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|arb3|state.grant0 , wb_conmax_top0|s0|msel|arb3|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s0_cyc_o_next~5 , wb_conmax_top0|m1|s0_cyc_o_next~5, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s0_cyc_o , wb_conmax_top0|m1|s0_cyc_o, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[3] , wb_conmax_top0|rf|conf0[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|pri_enc|pri_out[1]~0 , wb_conmax_top0|s0|msel|pri_enc|pri_out[1]~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|m0_cyc_r , wb_conmax_top0|s0|m0_cyc_r, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|Mux69~0 , wb_conmax_top0|s0|Mux69~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|m1_cyc_r , wb_conmax_top0|s0|m1_cyc_r, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|Mux69~1 , wb_conmax_top0|s0|Mux69~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|next , wb_conmax_top0|s0|next, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|pri_out~0 , wb_conmax_top0|s0|msel|pri_out~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|pri_out[1] , wb_conmax_top0|s0|msel|pri_out[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|pri_enc|pd0|pri_out[2]~0 , wb_conmax_top0|s0|msel|pri_enc|pd0|pri_out[2]~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|pri_enc|pd1|pri_out[2]~0 , wb_conmax_top0|s0|msel|pri_enc|pd1|pri_out[2]~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|arb2|Selector1~0 , wb_conmax_top0|s0|msel|arb2|Selector1~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|arb2|state.grant1 , wb_conmax_top0|s0|msel|arb2|state.grant1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|arb2|Selector0~0 , wb_conmax_top0|s0|msel|arb2|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|arb2|state.grant0 , wb_conmax_top0|s0|msel|arb2|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|pri_enc|pd1|pri_out[1]~1 , wb_conmax_top0|s0|msel|pri_enc|pd1|pri_out[1]~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|pri_enc|pd0|pri_out[1]~1 , wb_conmax_top0|s0|msel|pri_enc|pd0|pri_out[1]~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|arb1|Selector1~0 , wb_conmax_top0|s0|msel|arb1|Selector1~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|arb1|state.grant1 , wb_conmax_top0|s0|msel|arb1|state.grant1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|arb1|Selector0~0 , wb_conmax_top0|s0|msel|arb1|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|arb1|state.grant0 , wb_conmax_top0|s0|msel|arb1|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|req_p0[0] , wb_conmax_top0|s0|msel|req_p0[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|req_p0[1] , wb_conmax_top0|s0|msel|req_p0[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|arb0|Selector1~0 , wb_conmax_top0|s0|msel|arb0|Selector1~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|arb0|state.grant1 , wb_conmax_top0|s0|msel|arb0|state.grant1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|arb0|Selector0~0 , wb_conmax_top0|s0|msel|arb0|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|arb0|state.grant0 , wb_conmax_top0|s0|msel|arb0|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|Mux2~0 , wb_conmax_top0|s0|msel|Mux2~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|Mux2~1 , wb_conmax_top0|s0|msel|Mux2~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|Mux28~0 , wb_conmax_top0|s0|Mux28~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_we~1 , openmips0|ex_mem0|mem_csr_reg_we~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_we , openmips0|ex_mem0|mem_csr_reg_we, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_we~0 , openmips0|mem_wb0|wb_csr_reg_we~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_we , openmips0|mem_wb0|wb_csr_reg_we, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~13 , openmips0|ex0|always6~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~8 , openmips0|ex0|always6~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~10 , openmips0|ex0|always6~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~9 , openmips0|ex0|always6~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~11 , openmips0|ex0|always6~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~12 , openmips0|ex0|always6~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~14 , openmips0|ex0|always6~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~15 , openmips0|ex0|always6~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~50 , openmips0|ex0|moveres~50, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_read_addr_o[2] , openmips0|ex0|csr_reg_read_addr_o[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_read_addr_o[1] , openmips0|ex0|csr_reg_read_addr_o[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_read_addr_o[5] , openmips0|ex0|csr_reg_read_addr_o[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_read_addr_o[3] , openmips0|ex0|csr_reg_read_addr_o[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_read_addr_o[7] , openmips0|ex0|csr_reg_read_addr_o[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_read_addr_o[11] , openmips0|ex0|csr_reg_read_addr_o[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_read_addr_o[4] , openmips0|ex0|csr_reg_read_addr_o[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_read_addr_o[10] , openmips0|ex0|csr_reg_read_addr_o[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal28~3 , openmips0|csr0|Equal28~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal28~7 , openmips0|csr0|Equal28~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_read_addr_o[0] , openmips0|ex0|csr_reg_read_addr_o[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_read_addr_o[6] , openmips0|ex0|csr_reg_read_addr_o[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal31~0 , openmips0|csr0|Equal31~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal48~0 , openmips0|csr0|Equal48~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_read_addr_o[8] , openmips0|ex0|csr_reg_read_addr_o[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_read_addr_o[9] , openmips0|ex0|csr_reg_read_addr_o[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal28~2 , openmips0|csr0|Equal28~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal47~6 , openmips0|csr0|Equal47~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal41~0 , openmips0|csr0|Equal41~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal44~0 , openmips0|csr0|Equal44~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal41~1 , openmips0|csr0|Equal41~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal41~2 , openmips0|csr0|Equal41~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal28~6 , openmips0|csr0|Equal28~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal40~0 , openmips0|csr0|Equal40~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal31~1 , openmips0|csr0|Equal31~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal31~2 , openmips0|csr0|Equal31~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal33~0 , openmips0|csr0|Equal33~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal37~0 , openmips0|csr0|Equal37~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~23 , openmips0|csr0|always1~23, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal28~4 , openmips0|csr0|Equal28~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal28~5 , openmips0|csr0|Equal28~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~2 , openmips0|csr0|always1~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~3 , openmips0|csr0|always1~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal30~0 , openmips0|csr0|Equal30~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal29~0 , openmips0|csr0|Equal29~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal29~1 , openmips0|csr0|Equal29~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~4 , openmips0|csr0|always1~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~5 , openmips0|csr0|always1~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~6 , openmips0|csr0|always1~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~7 , openmips0|csr0|always1~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~8 , openmips0|csr0|always1~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~9 , openmips0|csr0|always1~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec~7 , openmips0|csr0|mtvec~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[5]~feeder , openmips0|csr0|marchid[5]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal14~0 , openmips0|csr0|Equal14~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal14~1 , openmips0|csr0|Equal14~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal2~0 , openmips0|csr0|Equal2~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal2~1 , openmips0|csr0|Equal2~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc~40 , openmips0|csr0|mepc~40, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc~39 , openmips0|csr0|mepc~39, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~0 , openmips0|csr0|mcause~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal11~0 , openmips0|csr0|Equal11~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal13~1 , openmips0|csr0|Equal13~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle~101 , openmips0|csr0|mcycle~101, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal18~0 , openmips0|csr0|Equal18~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[8]~0 , openmips0|csr0|marchid[8]~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[8]~1 , openmips0|csr0|marchid[8]~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[5] , openmips0|csr0|marchid[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[19]~0 , openmips0|csr0|minstreth[19]~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~1 , openmips0|csr0|mtime~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[2]~2 , openmips0|csr0|mtime[2]~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[5] , openmips0|csr0|mtime[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~10 , openmips0|csr0|always1~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector92~0 , openmips0|csr0|Selector92~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal47~4 , openmips0|csr0|Equal47~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal47~5 , openmips0|csr0|Equal47~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[5]~feeder , openmips0|csr0|minstret[5]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret~0 , openmips0|csr0|minstret~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[3]~1 , openmips0|csr0|minstret[3]~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[5] , openmips0|csr0|minstret[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~11 , openmips0|csr0|always1~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal17~0 , openmips0|csr0|Equal17~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[19]~1 , openmips0|csr0|minstreth[19]~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[5] , openmips0|csr0|minstreth[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~12 , openmips0|csr0|always1~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector92~1 , openmips0|csr0|Selector92~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal14~2 , openmips0|csr0|Equal14~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid~0 , openmips0|csr0|mhartid~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[21]~1 , openmips0|csr0|mhartid[21]~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[5] , openmips0|csr0|mhartid[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector92~2 , openmips0|csr0|Selector92~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal34~0 , openmips0|csr0|Equal34~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~16 , openmips0|csr0|always1~16, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~17 , openmips0|csr0|always1~17, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~15 , openmips0|csr0|always1~15, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[0]~35 , openmips0|csr0|mcycle[0]~35, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector7~0 , openmips0|id0|Selector7~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal9~0 , openmips0|id0|Equal9~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|always0~0 , openmips0|id0|always0~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|always0~1 , openmips0|id0|always0~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~25 , openmips0|id0|Selector12~25, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~26 , openmips0|id0|Selector12~26, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~28 , openmips0|id0|Selector12~28, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~23 , openmips0|id0|Selector9~23, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~24 , openmips0|id0|Selector9~24, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_alusel~4 , openmips0|id_ex0|ex_alusel~4, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_alusel~5 , openmips0|id_ex0|ex_alusel~5, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_alusel[2] , openmips0|id_ex0|ex_alusel[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~5 , openmips0|ex0|Mux11~5, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[29]~20 , openmips0|pc_reg0|pc[29]~20, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector3~1 , openmips0|id0|Selector3~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~16 , openmips0|id0|Selector12~16, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector3~9 , openmips0|id0|Selector3~9, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector3~0 , openmips0|id0|Selector3~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|imm[0]~5 , openmips0|id0|imm[0]~5, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~17 , openmips0|id0|Selector12~17, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector3~6 , openmips0|id0|Selector3~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector3~7 , openmips0|id0|Selector3~7, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector3~8 , openmips0|id0|Selector3~8, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~7 , openmips0|id_ex0|ex_aluop~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_alusel~0 , openmips0|id_ex0|ex_alusel~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_alusel~1 , openmips0|id_ex0|ex_alusel~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_alusel[0] , openmips0|id_ex0|ex_alusel[0], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|always0~0 , openmips0|if_id0|always0~0, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~0 , openmips0|if_id0|id_pc~0, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~31 , openmips0|if_id0|id_pc~31, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[31] , openmips0|if_id0|id_pc[31], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~29 , openmips0|if_id0|id_pc~29, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[30] , openmips0|if_id0|id_pc[30], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~30 , openmips0|if_id0|id_pc~30, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[29] , openmips0|if_id0|id_pc[29], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~5 , openmips0|if_id0|id_pc~5, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[28] , openmips0|if_id0|id_pc[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o~0 , openmips0|ex0|csr_reg_data_o~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~1 , openmips0|mem_wb0|wb_csr_reg_data~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[3] , openmips0|mem_wb0|wb_csr_reg_data[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal48~1 , openmips0|csr0|Equal48~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~22 , openmips0|csr0|always1~22, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~22clkctrl , openmips0|csr0|always1~22clkctrl, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime~0 , openmips0|csr0|mtime~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[3] , openmips0|csr0|mtime[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[3] , openmips0|csr0|marchid[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector94~0 , openmips0|csr0|Selector94~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[3]~feeder , openmips0|csr0|minstret[3]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[3] , openmips0|csr0|minstret[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[3] , openmips0|csr0|minstreth[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector94~1 , openmips0|csr0|Selector94~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[3] , openmips0|csr0|mhartid[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector94~2 , openmips0|csr0|Selector94~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[3]~3 , openmips0|csr0|mvendorid[3]~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[3]~0 , openmips0|csr0|mimpid[3]~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[3] , openmips0|csr0|mimpid[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~21 , openmips0|csr0|always1~21, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[0]~32 , openmips0|csr0|mcycleh[0]~32, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle~34 , openmips0|csr0|mcycle~34, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal14~3 , openmips0|csr0|Equal14~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh~40 , openmips0|csr0|mcycleh~40, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[5]~47 , openmips0|csr0|mcycle[5]~47, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[6]~49 , openmips0|csr0|mcycle[6]~49, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle~43 , openmips0|csr0|mcycle~43, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[7]~44 , openmips0|csr0|mcycle[7]~44, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[6] , openmips0|csr0|mcycle[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[7]~51 , openmips0|csr0|mcycle[7]~51, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[7] , openmips0|csr0|mcycle[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[8]~53 , openmips0|csr0|mcycle[8]~53, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec~29 , openmips0|csr0|mtvec~29, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal5~2 , openmips0|csr0|Equal5~2, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[26]~67 , openmips0|ctrl0|new_pc[26]~67, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[3]~1 , openmips0|csr0|mtvec[3]~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[8] , openmips0|csr0|mtvec[8], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[8]~135 , openmips0|ctrl0|new_pc[8]~135, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~8 , openmips0|id_ex0|ex_current_inst_address~8, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[8] , openmips0|id_ex0|ex_current_inst_address[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~8 , openmips0|ex_mem0|mem_current_inst_address~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[8] , openmips0|ex_mem0|mem_current_inst_address[8], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~27 , openmips0|if_id0|id_pc~27, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[6] , openmips0|if_id0|id_pc[6], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~6 , openmips0|id_ex0|ex_current_inst_address~6, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[6] , openmips0|id_ex0|ex_current_inst_address[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~6 , openmips0|ex_mem0|mem_current_inst_address~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[6] , openmips0|ex_mem0|mem_current_inst_address[6], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~28 , openmips0|if_id0|id_pc~28, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[5] , openmips0|if_id0|id_pc[5], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~5 , openmips0|id_ex0|ex_current_inst_address~5, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[5] , openmips0|id_ex0|ex_current_inst_address[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~5 , openmips0|ex_mem0|mem_current_inst_address~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[5] , openmips0|ex_mem0|mem_current_inst_address[5], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~1 , openmips0|if_id0|id_pc~1, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[4] , openmips0|if_id0|id_pc[4], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~4 , openmips0|id_ex0|ex_current_inst_address~4, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[4] , openmips0|id_ex0|ex_current_inst_address[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~4 , openmips0|ex_mem0|mem_current_inst_address~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[4] , openmips0|ex_mem0|mem_current_inst_address[4], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~2 , openmips0|if_id0|id_pc~2, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[3] , openmips0|if_id0|id_pc[3], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~3 , openmips0|id_ex0|ex_current_inst_address~3, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[3] , openmips0|id_ex0|ex_current_inst_address[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~3 , openmips0|ex_mem0|mem_current_inst_address~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[3] , openmips0|ex_mem0|mem_current_inst_address[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[10]~31 , openmips0|csr0|mepc[10]~31, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~3 , openmips0|if_id0|id_pc~3, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[2] , openmips0|if_id0|id_pc[2], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~2 , openmips0|id_ex0|ex_current_inst_address~2, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[2] , openmips0|id_ex0|ex_current_inst_address[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~2 , openmips0|ex_mem0|mem_current_inst_address~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[2] , openmips0|ex_mem0|mem_current_inst_address[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[2]~32 , openmips0|csr0|mepc[2]~32, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[3]~34 , openmips0|csr0|mepc[3]~34, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[4]~36 , openmips0|csr0|mepc[4]~36, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[5]~43 , openmips0|csr0|mepc[5]~43, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[6]~45 , openmips0|csr0|mepc[6]~45, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[7]~47 , openmips0|csr0|mepc[7]~47, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[3] , wb_conmax_top0|rf|conf3[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[2] , wb_conmax_top0|rf|conf3[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s3_cyc_o_next~0 , wb_conmax_top0|m1|s3_cyc_o_next~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s3_cyc_o , wb_conmax_top0|m1|s3_cyc_o, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|req_p3[1] , wb_conmax_top0|s3|msel|req_p3[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|pri_enc|pd1|pri_out[1]~1 , wb_conmax_top0|s3|msel|pri_enc|pd1|pri_out[1]~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s3_cyc_o_next~0 , wb_conmax_top0|m0|s3_cyc_o_next~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s3_cyc_o , wb_conmax_top0|m0|s3_cyc_o, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[0] , wb_conmax_top0|rf|conf3[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|pri_enc|pd0|pri_out[2]~0 , wb_conmax_top0|s3|msel|pri_enc|pd0|pri_out[2]~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|pri_enc|pd1|pri_out[2]~0 , wb_conmax_top0|s3|msel|pri_enc|pd1|pri_out[2]~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|pri_enc|pri_out[0]~0 , wb_conmax_top0|s3|msel|pri_enc|pri_out[0]~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|req_p3[0] , wb_conmax_top0|s3|msel|req_p3[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|pri_enc|pri_out[0]~1 , wb_conmax_top0|s3|msel|pri_enc|pri_out[0]~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|m0_cyc_r~feeder , wb_conmax_top0|s3|m0_cyc_r~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|m0_cyc_r , wb_conmax_top0|s3|m0_cyc_r, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|m1_cyc_r , wb_conmax_top0|s3|m1_cyc_r, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux69~0 , wb_conmax_top0|s3|Mux69~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux69~1 , wb_conmax_top0|s3|Mux69~1, openmips_min_sopc, 1
instance = comp, \plic0|wb_acc~0 , plic0|wb_acc~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|next , wb_conmax_top0|s3|next, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|pri_out~0 , wb_conmax_top0|s3|msel|pri_out~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|pri_out[0] , wb_conmax_top0|s3|msel|pri_out[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|arb2|Selector1~0 , wb_conmax_top0|s3|msel|arb2|Selector1~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|arb2|state.grant1 , wb_conmax_top0|s3|msel|arb2|state.grant1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|arb2|Selector0~0 , wb_conmax_top0|s3|msel|arb2|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|arb2|state.grant0 , wb_conmax_top0|s3|msel|arb2|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|pri_enc|pri_out[1]~2 , wb_conmax_top0|s3|msel|pri_enc|pri_out[1]~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|pri_out[1] , wb_conmax_top0|s3|msel|pri_out[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|req_p0[0] , wb_conmax_top0|s3|msel|req_p0[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|req_p0[1] , wb_conmax_top0|s3|msel|req_p0[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|arb0|Selector1~0 , wb_conmax_top0|s3|msel|arb0|Selector1~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|arb0|state.grant1 , wb_conmax_top0|s3|msel|arb0|state.grant1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|arb0|Selector0~0 , wb_conmax_top0|s3|msel|arb0|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|arb0|state.grant0 , wb_conmax_top0|s3|msel|arb0|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|Mux2~0 , wb_conmax_top0|s3|msel|Mux2~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|arb3|Selector1~0 , wb_conmax_top0|s3|msel|arb3|Selector1~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|arb3|state.grant1 , wb_conmax_top0|s3|msel|arb3|state.grant1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|arb3|Selector0~0 , wb_conmax_top0|s3|msel|arb3|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|arb3|state.grant0 , wb_conmax_top0|s3|msel|arb3|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|Mux2~1 , wb_conmax_top0|s3|msel|Mux2~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux70~0 , wb_conmax_top0|s3|Mux70~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux70~1 , wb_conmax_top0|s3|Mux70~1, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[31]~34 , plic0|wb_dat_o[31]~34, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[8]~93 , openmips0|mem0|wdata_o[8]~93, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux22~0 , wb_conmax_top0|m0|Mux22~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux60~0 , wb_conmax_top0|s15|Mux60~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[7]~feeder , wb_conmax_top0|rf|conf5[7]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~12 , wb_conmax_top0|rf|Equal1~12, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~13 , wb_conmax_top0|rf|Equal1~13, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[7] , wb_conmax_top0|rf|conf5[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~6 , wb_conmax_top0|rf|Equal1~6, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~16 , wb_conmax_top0|rf|Equal1~16, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[7] , wb_conmax_top0|rf|conf7[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[7]~feeder , wb_conmax_top0|rf|conf6[7]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~14 , wb_conmax_top0|rf|Equal1~14, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~15 , wb_conmax_top0|rf|Equal1~15, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[7] , wb_conmax_top0|rf|conf6[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~4 , wb_conmax_top0|rf|Equal1~4, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~5 , wb_conmax_top0|rf|Equal1~5, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[7] , wb_conmax_top0|rf|conf4[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~142 , wb_conmax_top0|rf|rf_dout~142, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~143 , wb_conmax_top0|rf|rf_dout~143, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[7]~feeder , wb_conmax_top0|rf|conf14[7]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~22 , wb_conmax_top0|rf|Equal1~22, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[7] , wb_conmax_top0|rf|conf14[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~23 , wb_conmax_top0|rf|Equal1~23, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[7] , wb_conmax_top0|rf|conf12[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~149 , wb_conmax_top0|rf|rf_dout~149, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~7 , wb_conmax_top0|rf|Equal1~7, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[7] , wb_conmax_top0|rf|conf15[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[7]~feeder , wb_conmax_top0|rf|conf13[7]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~21 , wb_conmax_top0|rf|Equal1~21, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[7] , wb_conmax_top0|rf|conf13[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~150 , wb_conmax_top0|rf|rf_dout~150, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[7]~feeder , wb_conmax_top0|rf|conf9[7]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~18 , wb_conmax_top0|rf|Equal1~18, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[7] , wb_conmax_top0|rf|conf9[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~19 , wb_conmax_top0|rf|Equal1~19, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[7] , wb_conmax_top0|rf|conf8[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~144 , wb_conmax_top0|rf|rf_dout~144, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~20 , wb_conmax_top0|rf|Equal1~20, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[7] , wb_conmax_top0|rf|conf11[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[7]~feeder , wb_conmax_top0|rf|conf10[7]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~2 , wb_conmax_top0|rf|Equal1~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~17 , wb_conmax_top0|rf|Equal1~17, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[7] , wb_conmax_top0|rf|conf10[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~145 , wb_conmax_top0|rf|rf_dout~145, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[7]~feeder , wb_conmax_top0|rf|conf2[7]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[7] , wb_conmax_top0|rf|conf2[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[7] , wb_conmax_top0|rf|conf3[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[7] , wb_conmax_top0|rf|conf1[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[7] , wb_conmax_top0|rf|conf0[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~146 , wb_conmax_top0|rf|rf_dout~146, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~147 , wb_conmax_top0|rf|rf_dout~147, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~148 , wb_conmax_top0|rf|rf_dout~148, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~151 , wb_conmax_top0|rf|rf_dout~151, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~203 , wb_conmax_top0|rf|rf_dout~203, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[7] , wb_conmax_top0|rf|rf_dout[7], openmips_min_sopc, 1
instance = comp, \openmips0|id0|imm[0]~3 , openmips0|id0|imm[0]~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|imm[0]~4 , openmips0|id0|imm[0]~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|imm[0]~6 , openmips0|id0|imm[0]~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~0 , openmips0|ex0|Mux11~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector44~0 , openmips0|ex0|Selector44~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Equal1~1 , openmips0|ex0|Equal1~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Equal1~2 , openmips0|ex0|Equal1~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Equal2~0 , openmips0|ex0|Equal2~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~15 , openmips0|ex0|Add4|auto_generated|_~15, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[16]~70 , openmips0|id0|reg2_o[16]~70, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~32 , openmips0|ex0|moveres~32, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~25 , openmips0|mem_wb0|wb_csr_reg_data~25, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[16] , openmips0|mem_wb0|wb_csr_reg_data[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec~22 , openmips0|csr0|mtvec~22, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[16] , openmips0|csr0|mtime[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[16]~feeder , openmips0|csr0|marchid[16]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[16] , openmips0|csr0|marchid[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector81~0 , openmips0|csr0|Selector81~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[16]~feeder , openmips0|csr0|minstret[16]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[16] , openmips0|csr0|minstret[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[16] , openmips0|csr0|minstreth[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector81~1 , openmips0|csr0|Selector81~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[16] , openmips0|csr0|mhartid[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector81~2 , openmips0|csr0|Selector81~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~13 , openmips0|csr0|always1~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~14 , openmips0|csr0|always1~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[3]~2 , openmips0|csr0|mvendorid[3]~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[16] , openmips0|csr0|mvendorid[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[3]~38 , openmips0|csr0|mcycleh[3]~38, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[4]~42 , openmips0|csr0|mcycleh[4]~42, openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[12]~feeder , clint0|mtimecmp[12]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_we_o~2 , openmips0|dwishbone_bus_if|wishbone_we_o~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_we_o , openmips0|dwishbone_bus_if|wishbone_we_o, openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[31]~0 , clint0|mtimecmp[31]~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s4_cyc_o_next~0 , wb_conmax_top0|m1|s4_cyc_o_next~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s4_cyc_o , wb_conmax_top0|m1|s4_cyc_o, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|m1_cyc_r , wb_conmax_top0|s4|m1_cyc_r, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s4_cyc_o_next~0 , wb_conmax_top0|m0|s4_cyc_o_next~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s4_cyc_o , wb_conmax_top0|m0|s4_cyc_o, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|m0_cyc_r , wb_conmax_top0|s4|m0_cyc_r, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux69~0 , wb_conmax_top0|s4|Mux69~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux69~1 , wb_conmax_top0|s4|Mux69~1, openmips_min_sopc, 1
instance = comp, \clint0|wb_acc~0 , clint0|wb_acc~0, openmips_min_sopc, 1
instance = comp, \clint0|wb_ack_o~0 , clint0|wb_ack_o~0, openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[31]~1 , clint0|mtimecmp[31]~1, openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[12] , clint0|mtimecmp[12], openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o~19 , clint0|wb_dat_o~19, openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[0]~6 , openmips0|div0|cnt[0]~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[3]~14 , openmips0|div0|cnt[3]~14, openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[4]~16 , openmips0|div0|cnt[4]~16, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state~20 , openmips0|div0|state~20, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state~21 , openmips0|div0|state~21, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state.00 , openmips0|div0|state.00, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state~18 , openmips0|div0|state~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|opdata1_mult~0 , openmips0|ex0|opdata1_mult~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr8~0 , openmips0|ex0|WideOr8~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector165~0 , openmips0|ex0|Selector165~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o~0 , openmips0|mem0|mem_data_o~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~39 , openmips0|mem_wb0|wb_wdata~39, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[31] , openmips0|mem_wb0|wb_wdata[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wd~4 , openmips0|ex_mem0|mem_wd~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wd[4] , openmips0|ex_mem0|mem_wd[4], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wd~0 , openmips0|mem_wb0|wb_wd~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wd[4] , openmips0|mem_wb0|wb_wd[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wd~3 , openmips0|ex_mem0|mem_wd~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wd[2] , openmips0|ex_mem0|mem_wd[2], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wd~3 , openmips0|mem_wb0|wb_wd~3, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wd[2] , openmips0|mem_wb0|wb_wd[2], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wd~1 , openmips0|mem_wb0|wb_wd~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wd[0] , openmips0|mem_wb0|wb_wd[0], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wd~4 , openmips0|mem_wb0|wb_wd~4, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wd[1] , openmips0|mem_wb0|wb_wd[1], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3023 , openmips0|regfile1|regs~3023, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~25 , openmips0|id0|Selector9~25, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~16 , openmips0|id0|Selector9~16, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~15 , openmips0|id0|Selector9~15, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~17 , openmips0|id0|Selector9~17, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~18 , openmips0|id0|Selector9~18, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wreg~0 , openmips0|id_ex0|ex_wreg~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wreg~1 , openmips0|id_ex0|ex_wreg~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wreg , openmips0|id_ex0|ex_wreg, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wreg~0 , openmips0|ex_mem0|mem_wreg~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wreg , openmips0|ex_mem0|mem_wreg, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wreg~0 , openmips0|mem_wb0|wb_wreg~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wreg , openmips0|mem_wb0|wb_wreg, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3056 , openmips0|regfile1|regs~3056, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~895 , openmips0|regfile1|regs~895, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3026 , openmips0|regfile1|regs~3026, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3059 , openmips0|regfile1|regs~3059, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1023 , openmips0|regfile1|regs~1023, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3025 , openmips0|regfile1|regs~3025, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3058 , openmips0|regfile1|regs~3058, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~639 , openmips0|regfile1|regs~639, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~767feeder , openmips0|regfile1|regs~767feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3024 , openmips0|regfile1|regs~3024, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3057 , openmips0|regfile1|regs~3057, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~767 , openmips0|regfile1|regs~767, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1726 , openmips0|regfile1|regs~1726, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1727 , openmips0|regfile1|regs~1727, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~831feeder , openmips0|regfile1|regs~831feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3015 , openmips0|regfile1|regs~3015, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3048 , openmips0|regfile1|regs~3048, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~831 , openmips0|regfile1|regs~831, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3018 , openmips0|regfile1|regs~3018, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3051 , openmips0|regfile1|regs~3051, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~959 , openmips0|regfile1|regs~959, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3016 , openmips0|regfile1|regs~3016, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3049 , openmips0|regfile1|regs~3049, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~703 , openmips0|regfile1|regs~703, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3017 , openmips0|regfile1|regs~3017, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3050 , openmips0|regfile1|regs~3050, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~575 , openmips0|regfile1|regs~575, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1721 , openmips0|regfile1|regs~1721, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1722 , openmips0|regfile1|regs~1722, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3021 , openmips0|regfile1|regs~3021, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3054 , openmips0|regfile1|regs~3054, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~543 , openmips0|regfile1|regs~543, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3020 , openmips0|regfile1|regs~3020, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3053 , openmips0|regfile1|regs~3053, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~799 , openmips0|regfile1|regs~799, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1723 , openmips0|regfile1|regs~1723, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3019 , openmips0|regfile1|regs~3019, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3052 , openmips0|regfile1|regs~3052, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~671 , openmips0|regfile1|regs~671, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~927feeder , openmips0|regfile1|regs~927feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3022 , openmips0|regfile1|regs~3022, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3055 , openmips0|regfile1|regs~3055, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~927 , openmips0|regfile1|regs~927, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1724 , openmips0|regfile1|regs~1724, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1725 , openmips0|regfile1|regs~1725, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3012 , openmips0|regfile1|regs~3012, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3045 , openmips0|regfile1|regs~3045, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~863 , openmips0|regfile1|regs~863, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3013 , openmips0|regfile1|regs~3013, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3046 , openmips0|regfile1|regs~3046, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~607 , openmips0|regfile1|regs~607, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1719 , openmips0|regfile1|regs~1719, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3011 , openmips0|regfile1|regs~3011, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3044 , openmips0|regfile1|regs~3044, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~735 , openmips0|regfile1|regs~735, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3014 , openmips0|regfile1|regs~3014, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3047 , openmips0|regfile1|regs~3047, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~991 , openmips0|regfile1|regs~991, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1720 , openmips0|regfile1|regs~1720, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1728 , openmips0|regfile1|regs~1728, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|Equal0~0 , openmips0|regfile1|Equal0~0, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3027 , openmips0|regfile1|regs~3027, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3028 , openmips0|regfile1|regs~3028, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~351 , openmips0|regfile1|regs~351, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3029 , openmips0|regfile1|regs~3029, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~319 , openmips0|regfile1|regs~319, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3030 , openmips0|regfile1|regs~3030, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~287 , openmips0|regfile1|regs~287, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1729 , openmips0|regfile1|regs~1729, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~383feeder , openmips0|regfile1|regs~383feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3031 , openmips0|regfile1|regs~3031, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~383 , openmips0|regfile1|regs~383, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1730 , openmips0|regfile1|regs~1730, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3039 , openmips0|regfile1|regs~3039, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~127 , openmips0|regfile1|regs~127, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3038 , openmips0|regfile1|regs~3038, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~31 , openmips0|regfile1|regs~31, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3037 , openmips0|regfile1|regs~3037, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~63 , openmips0|regfile1|regs~63, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1733 , openmips0|regfile1|regs~1733, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3036 , openmips0|regfile1|regs~3036, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~95 , openmips0|regfile1|regs~95, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1734 , openmips0|regfile1|regs~1734, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3035 , openmips0|regfile1|regs~3035, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~255 , openmips0|regfile1|regs~255, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3032 , openmips0|regfile1|regs~3032, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~191 , openmips0|regfile1|regs~191, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3034 , openmips0|regfile1|regs~3034, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~159 , openmips0|regfile1|regs~159, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3033 , openmips0|regfile1|regs~3033, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~223 , openmips0|regfile1|regs~223, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1731 , openmips0|regfile1|regs~1731, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1732 , openmips0|regfile1|regs~1732, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1735 , openmips0|regfile1|regs~1735, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3043 , openmips0|regfile1|regs~3043, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~511 , openmips0|regfile1|regs~511, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3040 , openmips0|regfile1|regs~3040, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~447 , openmips0|regfile1|regs~447, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3041 , openmips0|regfile1|regs~3041, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~479 , openmips0|regfile1|regs~479, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~415feeder , openmips0|regfile1|regs~415feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3042 , openmips0|regfile1|regs~3042, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~415 , openmips0|regfile1|regs~415, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1736 , openmips0|regfile1|regs~1736, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1737 , openmips0|regfile1|regs~1737, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1738 , openmips0|regfile1|regs~1738, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1739 , openmips0|regfile1|regs~1739, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[31]~12 , openmips0|id0|reg2_o[31]~12, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[27]~11 , openmips0|id0|reg2_o[27]~11, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[31]~13 , openmips0|id0|reg2_o[31]~13, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[31]~14 , openmips0|id0|reg2_o[31]~14, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[31] , openmips0|id0|reg2_o[31], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~31 , openmips0|id_ex0|ex_reg2~31, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[31] , openmips0|id_ex0|ex_reg2[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|opdata1_mult~1 , openmips0|ex0|opdata1_mult~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|opdata1_mult~2 , openmips0|ex0|opdata1_mult~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Equal5~1 , openmips0|ex0|Equal5~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Equal5~2 , openmips0|ex0|Equal5~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|opdata1_mult~3 , openmips0|ex0|opdata1_mult~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|mulres~0 , openmips0|ex0|mulres~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|opdata1_mult~4 , openmips0|ex0|opdata1_mult~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|opdata1_mult~5 , openmips0|ex0|opdata1_mult~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~1 , openmips0|ex0|Add3~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~3 , openmips0|ex0|Add3~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~5 , openmips0|ex0|Add3~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~7 , openmips0|ex0|Add3~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~9 , openmips0|ex0|Add3~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~11 , openmips0|ex0|Add3~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~13 , openmips0|ex0|Add3~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~0 , openmips0|ex0|Add1~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~14 , openmips0|id_ex0|ex_inst~14, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[7] , openmips0|id_ex0|ex_inst[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~0 , openmips0|ex0|Add0~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~5 , openmips0|ex0|Add1~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~64 , openmips0|ex_mem0|mem_csr_reg_data~64, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[0] , openmips0|ex_mem0|mem_mem_addr[0], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|trash_inst~0 , openmips0|dwishbone_bus_if|trash_inst~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|trash_inst , openmips0|dwishbone_bus_if|trash_inst, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector74~0 , openmips0|dwishbone_bus_if|Selector74~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector91~0 , openmips0|dwishbone_bus_if|Selector91~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[19]~1 , uart_top0|wb_interface|wb_dat_o[19]~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|fcr[1]~0 , uart_top0|regs|fcr[1]~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux68~0 , wb_conmax_top0|s1|Mux68~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_we_is , uart_top0|wb_interface|wb_we_is, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux7~0 , uart_top0|regs|Mux7~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|always4~0 , uart_top0|regs|always4~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|always6~0 , uart_top0|regs|always6~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|fcr[1] , uart_top0|regs|fcr[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|always7~4 , uart_top0|regs|always7~4, openmips_min_sopc, 1
instance = comp, \uart_top0|dbg|Equal1~0 , uart_top0|dbg|Equal1~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux8~0 , uart_top0|wb_interface|Mux8~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux15~0 , uart_top0|wb_interface|Mux15~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux3~0 , uart_top0|regs|Mux3~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux3~1 , uart_top0|regs|Mux3~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux3~2 , uart_top0|regs|Mux3~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux36~0 , uart_top0|wb_interface|Mux36~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux58~0 , wb_conmax_top0|s1|Mux58~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[9] , uart_top0|wb_interface|wb_dat_is[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux42~0 , wb_conmax_top0|s1|Mux42~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[25] , uart_top0|wb_interface|wb_dat_is[25], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux36~1 , uart_top0|wb_interface|Mux36~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux38~0 , uart_top0|wb_interface|Mux38~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[17]~66 , openmips0|id0|reg2_o[17]~66, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~2 , openmips0|ex0|Mux28~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr13~0 , openmips0|ex0|WideOr13~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr13~1 , openmips0|ex0|WideOr13~1, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~16 , openmips0|if_id0|id_pc~16, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[17] , openmips0|if_id0|id_pc[17], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[22]~106 , openmips0|id0|reg1_o[22]~106, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[17]~51 , openmips0|id0|reg1_o[17]~51, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_addr_o[2]~10 , openmips0|id0|reg1_addr_o[2]~10, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_addr_o[2]~11 , openmips0|id0|reg1_addr_o[2]~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr4~1 , openmips0|ex0|WideOr4~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~13 , openmips0|ex0|Add4|auto_generated|_~13, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[18]~62 , openmips0|id0|reg2_o[18]~62, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~18 , openmips0|if_id0|id_pc~18, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[15] , openmips0|if_id0|id_pc[15], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[8]~38 , openmips0|mem0|wdata_o[8]~38, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~4 , openmips0|ex0|Mux11~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~7 , openmips0|ex0|Mux11~7, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[0]~115 , openmips0|id0|reg2_o[0]~115, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~8 , openmips0|ex_mem0|mem_reg2~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[0] , openmips0|ex_mem0|mem_reg2[0], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector75~0 , openmips0|mem0|Selector75~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[8] , openmips0|mem0|mem_data_o[8], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~14 , openmips0|dwishbone_bus_if|wishbone_data_o~14, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[8] , openmips0|dwishbone_bus_if|wishbone_data_o[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux59~0 , wb_conmax_top0|s1|Mux59~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[8] , uart_top0|wb_interface|wb_dat_is[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux51~0 , wb_conmax_top0|s1|Mux51~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[16] , uart_top0|wb_interface|wb_dat_is[16], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux39~0 , uart_top0|wb_interface|Mux39~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[0] , openmips0|mem0|mem_data_o[0], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~8 , openmips0|dwishbone_bus_if|wishbone_data_o~8, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[0] , openmips0|dwishbone_bus_if|wishbone_data_o[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux67~0 , wb_conmax_top0|s1|Mux67~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[0] , uart_top0|wb_interface|wb_dat_is[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux43~0 , wb_conmax_top0|s1|Mux43~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[24] , uart_top0|wb_interface|wb_dat_is[24], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux39~1 , uart_top0|wb_interface|Mux39~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ier[3]~0 , uart_top0|regs|ier[3]~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ier[0] , uart_top0|regs|ier[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr15~0 , openmips0|ex0|WideOr15~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr15~1 , openmips0|ex0|WideOr15~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~15 , openmips0|ex0|Add3~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~17 , openmips0|ex0|Add3~17, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~31 , openmips0|mem_wb0|wb_csr_reg_data~31, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[9] , openmips0|mem_wb0|wb_csr_reg_data[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~44 , openmips0|ex0|moveres~44, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec~28 , openmips0|csr0|mtvec~28, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[9] , openmips0|csr0|mtime[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[9]~feeder , openmips0|csr0|marchid[9]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[9] , openmips0|csr0|marchid[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector88~0 , openmips0|csr0|Selector88~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~9 , openmips0|id_ex0|ex_current_inst_address~9, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[9] , openmips0|id_ex0|ex_current_inst_address[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~9 , openmips0|ex_mem0|mem_current_inst_address~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[9] , openmips0|ex_mem0|mem_current_inst_address[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval~27 , openmips0|csr0|mtval~27, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval~1 , openmips0|csr0|mtval~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[27]~2 , openmips0|csr0|mtval[27]~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[9] , openmips0|csr0|mtval[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector88~4 , openmips0|csr0|Selector88~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~20 , openmips0|csr0|always1~20, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[27]~0 , openmips0|csr0|mip[27]~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[9] , openmips0|csr0|mip[9], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Exception_code[3]~4 , openmips0|mem0|Exception_code[3]~4, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|always1~2 , openmips0|mem0|always1~2, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|always5~0 , openmips0|mem0|always5~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|always1~1 , openmips0|mem0|always1~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|always1~0 , openmips0|mem0|always1~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|always1~3 , openmips0|mem0|always1~3, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|always5~2 , openmips0|mem0|always5~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie~2 , openmips0|csr0|mie~2, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|always5~1 , openmips0|mem0|always5~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[5]~1 , openmips0|csr0|mie[5]~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[7] , openmips0|csr0|mie[7], openmips_min_sopc, 1
instance = comp, \clint0|always1~0 , clint0|always1~0, openmips_min_sopc, 1
instance = comp, \clint0|always1~1 , clint0|always1~1, openmips_min_sopc, 1
instance = comp, \clint0|mtime[30]~92 , clint0|mtime[30]~92, openmips_min_sopc, 1
instance = comp, \clint0|mtime[30] , clint0|mtime[30], openmips_min_sopc, 1
instance = comp, \clint0|mtime[31]~94 , clint0|mtime[31]~94, openmips_min_sopc, 1
instance = comp, \clint0|mtime[31] , clint0|mtime[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~31 , openmips0|ex_mem0|mem_reg2~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[31] , openmips0|ex_mem0|mem_reg2[31], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector52~0 , openmips0|mem0|Selector52~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector52~1 , openmips0|mem0|Selector52~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[31] , openmips0|mem0|mem_data_o[31], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~31 , openmips0|dwishbone_bus_if|wishbone_data_o~31, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[31] , openmips0|dwishbone_bus_if|wishbone_data_o[31], openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[31]~feeder , clint0|mtimecmp[31]~feeder, openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[31] , clint0|mtimecmp[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector167~0 , openmips0|ex0|Selector167~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector168~0 , openmips0|ex0|Selector168~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector169~0 , openmips0|ex0|Selector169~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector170~0 , openmips0|ex0|Selector170~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector171~0 , openmips0|ex0|Selector171~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~19 , openmips0|ex0|Add3~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~21 , openmips0|ex0|Add3~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~23 , openmips0|ex0|Add3~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~25 , openmips0|ex0|Add3~25, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[13]~83 , openmips0|id0|reg2_o[13]~83, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~31 , openmips0|mem_wb0|wb_wdata~31, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[13] , openmips0|mem_wb0|wb_wdata[13], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1005 , openmips0|regfile1|regs~1005, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~877 , openmips0|regfile1|regs~877, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~749feeder , openmips0|regfile1|regs~749feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~749 , openmips0|regfile1|regs~749, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~621 , openmips0|regfile1|regs~621, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2464 , openmips0|regfile1|regs~2464, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2465 , openmips0|regfile1|regs~2465, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~973 , openmips0|regfile1|regs~973, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~717 , openmips0|regfile1|regs~717, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~589 , openmips0|regfile1|regs~589, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~845 , openmips0|regfile1|regs~845, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2457 , openmips0|regfile1|regs~2457, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2458 , openmips0|regfile1|regs~2458, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~813feeder , openmips0|regfile1|regs~813feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~813 , openmips0|regfile1|regs~813, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~941 , openmips0|regfile1|regs~941, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~557feeder , openmips0|regfile1|regs~557feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~557 , openmips0|regfile1|regs~557, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~685 , openmips0|regfile1|regs~685, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2459 , openmips0|regfile1|regs~2459, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2460 , openmips0|regfile1|regs~2460, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~653 , openmips0|regfile1|regs~653, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~909 , openmips0|regfile1|regs~909, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~781 , openmips0|regfile1|regs~781, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~525 , openmips0|regfile1|regs~525, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2461 , openmips0|regfile1|regs~2461, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2462 , openmips0|regfile1|regs~2462, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2463 , openmips0|regfile1|regs~2463, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2466 , openmips0|regfile1|regs~2466, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~365 , openmips0|regfile1|regs~365, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~269 , openmips0|regfile1|regs~269, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~301 , openmips0|regfile1|regs~301, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2467 , openmips0|regfile1|regs~2467, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~333 , openmips0|regfile1|regs~333, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2468 , openmips0|regfile1|regs~2468, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~397 , openmips0|regfile1|regs~397, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~461 , openmips0|regfile1|regs~461, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2474 , openmips0|regfile1|regs~2474, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~493 , openmips0|regfile1|regs~493, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~429 , openmips0|regfile1|regs~429, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2475 , openmips0|regfile1|regs~2475, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~173 , openmips0|regfile1|regs~173, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~237 , openmips0|regfile1|regs~237, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~141 , openmips0|regfile1|regs~141, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~205 , openmips0|regfile1|regs~205, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2469 , openmips0|regfile1|regs~2469, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2470 , openmips0|regfile1|regs~2470, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~77 , openmips0|regfile1|regs~77, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~109 , openmips0|regfile1|regs~109, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~13 , openmips0|regfile1|regs~13, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~45 , openmips0|regfile1|regs~45, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2471 , openmips0|regfile1|regs~2471, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2472 , openmips0|regfile1|regs~2472, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2473 , openmips0|regfile1|regs~2473, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2476 , openmips0|regfile1|regs~2476, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2477 , openmips0|regfile1|regs~2477, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[13]~84 , openmips0|id0|reg2_o[13]~84, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[13]~82 , openmips0|id0|reg2_o[13]~82, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[13]~85 , openmips0|id0|reg2_o[13]~85, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[13] , openmips0|id0|reg2_o[13], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~18 , openmips0|id_ex0|ex_reg2~18, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[13] , openmips0|id_ex0|ex_reg2[13], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~18 , openmips0|ex0|Add4|auto_generated|_~18, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~29 , openmips0|mem_wb0|wb_csr_reg_data~29, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[12] , openmips0|mem_wb0|wb_csr_reg_data[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~40 , openmips0|ex0|moveres~40, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec~26 , openmips0|csr0|mtvec~26, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[12] , openmips0|csr0|mhartid[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector85~1 , openmips0|csr0|Selector85~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[12] , openmips0|csr0|mtime[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[12]~feeder , openmips0|csr0|marchid[12]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[12] , openmips0|csr0|marchid[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector85~0 , openmips0|csr0|Selector85~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[12]~feeder , openmips0|csr0|minstret[12]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[12] , openmips0|csr0|minstret[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[12] , openmips0|csr0|minstreth[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector85~2 , openmips0|csr0|Selector85~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[12] , openmips0|csr0|mvendorid[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector85~3 , openmips0|csr0|Selector85~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal32~0 , openmips0|csr0|Equal32~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal35~0 , openmips0|csr0|Equal35~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[12]~3 , openmips0|csr0|misa[12]~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[3]~0 , openmips0|csr0|misa[3]~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[3]~1 , openmips0|csr0|misa[3]~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[12] , openmips0|csr0|misa[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal9~0 , openmips0|csr0|Equal9~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[26]~0 , openmips0|csr0|mscratch[26]~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[12] , openmips0|csr0|mscratch[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector85~5 , openmips0|csr0|Selector85~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~30 , openmips0|csr0|mcause~30, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~1 , openmips0|csr0|mcause~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[27]~7 , openmips0|csr0|mcause[27]~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[12] , openmips0|csr0|mcause[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~19 , openmips0|csr0|always1~19, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal31~3 , openmips0|csr0|Equal31~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal33~1 , openmips0|csr0|Equal33~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[12] , openmips0|csr0|mie[12], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Exception_code[3]~6 , openmips0|mem0|Exception_code[3]~6, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Exception_code[3]~7 , openmips0|mem0|Exception_code[3]~7, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Exception_code[3]~8 , openmips0|mem0|Exception_code[3]~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus~8 , openmips0|csr0|mstatus~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal23~0 , openmips0|csr0|Equal23~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus~9 , openmips0|csr0|mstatus~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus~13 , openmips0|csr0|mstatus~13, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|always1~5 , openmips0|mem0|always1~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[17]~11 , openmips0|csr0|mstatus[17]~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[12]~12 , openmips0|csr0|mstatus[12]~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[12] , openmips0|csr0|mstatus[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector85~8 , openmips0|csr0|Selector85~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[12] , openmips0|csr0|mtvec[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector85~7 , openmips0|csr0|Selector85~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[3]~0 , openmips0|csr0|frm[3]~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[12] , openmips0|csr0|frm[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[12]~feeder , openmips0|csr0|fflags[12]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[3]~0 , openmips0|csr0|fflags[3]~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[12] , openmips0|csr0|fflags[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector85~6 , openmips0|csr0|Selector85~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|always1~18 , openmips0|csr0|always1~18, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[3]~0 , openmips0|csr0|fcsr[3]~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[12] , openmips0|csr0|fcsr[12], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~12 , openmips0|id_ex0|ex_current_inst_address~12, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[12] , openmips0|id_ex0|ex_current_inst_address[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~12 , openmips0|ex_mem0|mem_current_inst_address~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[12] , openmips0|ex_mem0|mem_current_inst_address[12], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~10 , openmips0|id_ex0|ex_current_inst_address~10, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[10] , openmips0|id_ex0|ex_current_inst_address[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~10 , openmips0|ex_mem0|mem_current_inst_address~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[10] , openmips0|ex_mem0|mem_current_inst_address[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[8]~49 , openmips0|csr0|mepc[8]~49, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[9]~51 , openmips0|csr0|mepc[9]~51, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[10]~53 , openmips0|csr0|mepc[10]~53, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[11]~55 , openmips0|csr0|mepc[11]~55, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o~2 , openmips0|ex0|csr_reg_data_o~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie~0 , openmips0|csr0|mie~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[11]~feeder , openmips0|csr0|marchid[11]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[11] , openmips0|csr0|marchid[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[11] , openmips0|csr0|mtime[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector86~0 , openmips0|csr0|Selector86~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[11] , openmips0|csr0|mhartid[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector86~1 , openmips0|csr0|Selector86~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[11]~feeder , openmips0|csr0|minstret[11]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[11] , openmips0|csr0|minstret[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[11] , openmips0|csr0|minstreth[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector86~2 , openmips0|csr0|Selector86~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval~3 , openmips0|csr0|mtval~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[11] , openmips0|csr0|mtval[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector86~4 , openmips0|csr0|Selector86~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[11] , openmips0|csr0|mip[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~6 , openmips0|csr0|mcause~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[11] , openmips0|csr0|mcause[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[11] , openmips0|csr0|mtvec[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector86~9 , openmips0|csr0|Selector86~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[11] , openmips0|csr0|frm[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[11]~feeder , openmips0|csr0|fflags[11]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[11] , openmips0|csr0|fflags[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector86~7 , openmips0|csr0|Selector86~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[11]~feeder , openmips0|csr0|mie[11]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[11] , openmips0|csr0|mie[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector86~8 , openmips0|csr0|Selector86~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[11] , openmips0|csr0|fcsr[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus~10 , openmips0|csr0|mstatus~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[11] , openmips0|csr0|mstatus[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector86~6 , openmips0|csr0|Selector86~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector86~10 , openmips0|csr0|Selector86~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[11]~feeder , openmips0|csr0|mscratch[11]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[11] , openmips0|csr0|mscratch[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[11] , openmips0|csr0|misa[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector86~5 , openmips0|csr0|Selector86~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector86~11 , openmips0|csr0|Selector86~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector86~12 , openmips0|csr0|Selector86~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[11] , openmips0|csr0|mimpid[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[11] , openmips0|csr0|mvendorid[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector86~3 , openmips0|csr0|Selector86~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector86~13 , openmips0|csr0|Selector86~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector86~14 , openmips0|csr0|Selector86~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[11] , openmips0|csr0|data_o[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o~3 , openmips0|ex0|csr_reg_data_o~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector243~0 , openmips0|ex0|Selector243~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[11] , openmips0|ex0|csr_reg_data_o[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~67 , openmips0|ex_mem0|mem_csr_reg_data~67, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[11] , openmips0|ex_mem0|mem_csr_reg_data[11], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~2 , openmips0|mem_wb0|wb_csr_reg_data~2, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[11] , openmips0|mem_wb0|wb_csr_reg_data[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[10]~41 , openmips0|csr0|mepc[10]~41, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[10]~42 , openmips0|csr0|mepc[10]~42, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[11] , openmips0|csr0|mepc[11], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[11]~129 , openmips0|ctrl0|new_pc[11]~129, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[11]~130 , openmips0|ctrl0|new_pc[11]~130, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[11]~165 , openmips0|ctrl0|new_pc[11]~165, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[11] , openmips0|ctrl0|new_pc[11], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~33 , openmips0|mem_wb0|wb_wdata~33, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[11] , openmips0|mem_wb0|wb_wdata[11], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[2]~38 , openmips0|regfile1|rdata1[2]~38, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~4 , openmips0|id0|Selector9~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Decoder3~0 , openmips0|id0|Decoder3~0, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[2]~151 , openmips0|regfile1|rdata1[2]~151, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|Equal2~0 , openmips0|regfile1|Equal2~0, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|always1~2 , openmips0|regfile1|always1~2, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|always1~3 , openmips0|regfile1|always1~3, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|always1~4 , openmips0|regfile1|always1~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_addr_o[1]~0 , openmips0|id0|reg1_addr_o[1]~0, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|always1~0 , openmips0|regfile1|always1~0, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|always1~1 , openmips0|regfile1|always1~1, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|always1~5 , openmips0|regfile1|always1~5, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|always1~6 , openmips0|regfile1|always1~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_addr_o[3]~2 , openmips0|id0|reg1_addr_o[3]~2, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~875 , openmips0|regfile1|regs~875, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1003 , openmips0|regfile1|regs~1003, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_addr_o[2]~3 , openmips0|id0|reg1_addr_o[2]~3, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~747 , openmips0|regfile1|regs~747, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~619 , openmips0|regfile1|regs~619, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1496 , openmips0|regfile1|regs~1496, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1497 , openmips0|regfile1|regs~1497, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~715feeder , openmips0|regfile1|regs~715feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~715 , openmips0|regfile1|regs~715, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~971 , openmips0|regfile1|regs~971, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~843feeder , openmips0|regfile1|regs~843feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~843 , openmips0|regfile1|regs~843, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~587 , openmips0|regfile1|regs~587, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1489 , openmips0|regfile1|regs~1489, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1490 , openmips0|regfile1|regs~1490, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_addr_o[0]~1 , openmips0|id0|reg1_addr_o[0]~1, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~811feeder , openmips0|regfile1|regs~811feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~811 , openmips0|regfile1|regs~811, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~939 , openmips0|regfile1|regs~939, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~555 , openmips0|regfile1|regs~555, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~683 , openmips0|regfile1|regs~683, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1491 , openmips0|regfile1|regs~1491, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1492 , openmips0|regfile1|regs~1492, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~651 , openmips0|regfile1|regs~651, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~779 , openmips0|regfile1|regs~779, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~523 , openmips0|regfile1|regs~523, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1493 , openmips0|regfile1|regs~1493, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~907 , openmips0|regfile1|regs~907, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1494 , openmips0|regfile1|regs~1494, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1495 , openmips0|regfile1|regs~1495, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1498 , openmips0|regfile1|regs~1498, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_addr_o[4]~4 , openmips0|id0|reg1_addr_o[4]~4, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[28]~39 , openmips0|regfile1|rdata1[28]~39, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[24]~41 , openmips0|regfile1|rdata1[24]~41, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[24]~40 , openmips0|regfile1|rdata1[24]~40, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~427 , openmips0|regfile1|regs~427, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~491 , openmips0|regfile1|regs~491, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~459 , openmips0|regfile1|regs~459, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~395 , openmips0|regfile1|regs~395, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1486 , openmips0|regfile1|regs~1486, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1487 , openmips0|regfile1|regs~1487, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~331 , openmips0|regfile1|regs~331, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~363 , openmips0|regfile1|regs~363, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~299feeder , openmips0|regfile1|regs~299feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~299 , openmips0|regfile1|regs~299, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~267 , openmips0|regfile1|regs~267, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1479 , openmips0|regfile1|regs~1479, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1480 , openmips0|regfile1|regs~1480, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~75 , openmips0|regfile1|regs~75, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~107 , openmips0|regfile1|regs~107, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~11 , openmips0|regfile1|regs~11, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~43 , openmips0|regfile1|regs~43, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1483 , openmips0|regfile1|regs~1483, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1484 , openmips0|regfile1|regs~1484, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~171 , openmips0|regfile1|regs~171, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~235 , openmips0|regfile1|regs~235, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~139 , openmips0|regfile1|regs~139, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~203 , openmips0|regfile1|regs~203, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1481 , openmips0|regfile1|regs~1481, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1482 , openmips0|regfile1|regs~1482, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1485 , openmips0|regfile1|regs~1485, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1488 , openmips0|regfile1|regs~1488, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[11]~71 , openmips0|regfile1|rdata1[11]~71, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[11]~165 , openmips0|regfile1|rdata1[11]~165, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~34 , openmips0|mem_wb0|wb_wdata~34, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[10] , openmips0|mem_wb0|wb_wdata[10], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1002 , openmips0|regfile1|regs~1002, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~874 , openmips0|regfile1|regs~874, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~746 , openmips0|regfile1|regs~746, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~618 , openmips0|regfile1|regs~618, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1516 , openmips0|regfile1|regs~1516, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1517 , openmips0|regfile1|regs~1517, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~714 , openmips0|regfile1|regs~714, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~970 , openmips0|regfile1|regs~970, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~842 , openmips0|regfile1|regs~842, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~586 , openmips0|regfile1|regs~586, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1509 , openmips0|regfile1|regs~1509, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1510 , openmips0|regfile1|regs~1510, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~810 , openmips0|regfile1|regs~810, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~938 , openmips0|regfile1|regs~938, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~682 , openmips0|regfile1|regs~682, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~554feeder , openmips0|regfile1|regs~554feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~554 , openmips0|regfile1|regs~554, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1511 , openmips0|regfile1|regs~1511, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1512 , openmips0|regfile1|regs~1512, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~906feeder , openmips0|regfile1|regs~906feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~906 , openmips0|regfile1|regs~906, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~522 , openmips0|regfile1|regs~522, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~778 , openmips0|regfile1|regs~778, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1513 , openmips0|regfile1|regs~1513, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~650 , openmips0|regfile1|regs~650, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1514 , openmips0|regfile1|regs~1514, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1515 , openmips0|regfile1|regs~1515, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1518 , openmips0|regfile1|regs~1518, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~330 , openmips0|regfile1|regs~330, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~362 , openmips0|regfile1|regs~362, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~298 , openmips0|regfile1|regs~298, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~266 , openmips0|regfile1|regs~266, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1499 , openmips0|regfile1|regs~1499, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1500 , openmips0|regfile1|regs~1500, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~490 , openmips0|regfile1|regs~490, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~426 , openmips0|regfile1|regs~426, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~394 , openmips0|regfile1|regs~394, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~458 , openmips0|regfile1|regs~458, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1506 , openmips0|regfile1|regs~1506, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1507 , openmips0|regfile1|regs~1507, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~234 , openmips0|regfile1|regs~234, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~170 , openmips0|regfile1|regs~170, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~138 , openmips0|regfile1|regs~138, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~202 , openmips0|regfile1|regs~202, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1501 , openmips0|regfile1|regs~1501, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1502 , openmips0|regfile1|regs~1502, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~106 , openmips0|regfile1|regs~106, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~74 , openmips0|regfile1|regs~74, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~10 , openmips0|regfile1|regs~10, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~42 , openmips0|regfile1|regs~42, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1503 , openmips0|regfile1|regs~1503, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1504 , openmips0|regfile1|regs~1504, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1505 , openmips0|regfile1|regs~1505, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1508 , openmips0|regfile1|regs~1508, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[10]~72 , openmips0|regfile1|rdata1[10]~72, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[10]~166 , openmips0|regfile1|rdata1[10]~166, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~22 , openmips0|ex_mem0|mem_wdata~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[9] , openmips0|ex_mem0|mem_wdata[9], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector107~0 , openmips0|dwishbone_bus_if|Selector107~0, openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[9]~feeder , clint0|mtimecmp[9]~feeder, openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[9] , clint0|mtimecmp[9], openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o~32 , clint0|wb_dat_o~32, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[9] , clint0|wb_dat_o[9], openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[0]~0 , gpio_top0|wb_dat_o[0]~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux28~0 , wb_conmax_top0|s2|Mux28~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux29~2 , wb_conmax_top0|s2|Mux29~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[0]~1 , gpio_top0|wb_dat_o[0]~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[10]~5 , gpio_top0|wb_dat_o[10]~5, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux29~3 , wb_conmax_top0|s2|Mux29~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[10]~4 , gpio_top0|wb_dat_o[10]~4, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux29~2 , gpio_top0|Mux29~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[10]~6 , gpio_top0|wb_dat_o[10]~6, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux58~0 , wb_conmax_top0|s2|Mux58~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux27~0 , wb_conmax_top0|s2|Mux27~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s2_cyc_o_next~0 , wb_conmax_top0|m0|s2_cyc_o_next~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s2_cyc_o~feeder , wb_conmax_top0|m0|s2_cyc_o~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s2_cyc_o , wb_conmax_top0|m0|s2_cyc_o, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|m0_cyc_r , wb_conmax_top0|s2|m0_cyc_r, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux69~0 , wb_conmax_top0|s2|Mux69~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|m1_cyc_r , wb_conmax_top0|s2|m1_cyc_r, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux69~1 , wb_conmax_top0|s2|Mux69~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_err~0 , gpio_top0|wb_err~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~2 , openmips0|ex0|Add1~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~6 , openmips0|ex0|Add1~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~8 , openmips0|ex0|Add1~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~10 , openmips0|ex0|Add1~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~14 , openmips0|ex0|Add1~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~16 , openmips0|ex0|Add1~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~18 , openmips0|ex0|Add1~18, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~22 , openmips0|id_ex0|ex_inst~22, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[11] , openmips0|id_ex0|ex_inst[11], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~23 , openmips0|id_ex0|ex_inst~23, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[10] , openmips0|id_ex0|ex_inst[10], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~24 , openmips0|id_ex0|ex_inst~24, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[9] , openmips0|id_ex0|ex_inst[9], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~13 , openmips0|id_ex0|ex_inst~13, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[8] , openmips0|id_ex0|ex_inst[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~2 , openmips0|ex0|Add0~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~4 , openmips0|ex0|Add0~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~6 , openmips0|ex0|Add0~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~8 , openmips0|ex0|Add0~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~10 , openmips0|ex0|Add0~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~12 , openmips0|ex0|Add0~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~14 , openmips0|ex0|Add0~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~75 , openmips0|ex0|Add1~75, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[7] , openmips0|ex_mem0|mem_mem_addr[7], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~16 , openmips0|dwishbone_bus_if|wishbone_addr_o~16, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[7] , openmips0|dwishbone_bus_if|wishbone_addr_o[7], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~13 , openmips0|dwishbone_bus_if|wishbone_addr_o~13, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[0] , openmips0|dwishbone_bus_if|wishbone_addr_o[0], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~14 , openmips0|dwishbone_bus_if|wishbone_addr_o~14, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[1] , openmips0|dwishbone_bus_if|wishbone_addr_o[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~74 , openmips0|ex0|Add1~74, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[6] , openmips0|ex_mem0|mem_mem_addr[6], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~15 , openmips0|dwishbone_bus_if|wishbone_addr_o~15, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[6] , openmips0|dwishbone_bus_if|wishbone_addr_o[6], openmips_min_sopc, 1
instance = comp, \gpio_top0|full_decoding~1 , gpio_top0|full_decoding~1, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~137 , openmips0|pc_reg0|pc~137, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~32 , openmips0|if_id0|id_pc~32, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[0] , openmips0|if_id0|id_pc[0], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~0 , openmips0|id_ex0|ex_current_inst_address~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[0] , openmips0|id_ex0|ex_current_inst_address[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~0 , openmips0|ex_mem0|mem_current_inst_address~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[0] , openmips0|ex_mem0|mem_current_inst_address[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc~97 , openmips0|csr0|mepc~97, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[0]~98 , openmips0|csr0|mepc[0]~98, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[0] , openmips0|csr0|mepc[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec~8 , openmips0|csr0|mtvec~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[0]~feeder , openmips0|csr0|mtvec[0]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[0] , openmips0|csr0|mtvec[0], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[0]~89 , openmips0|ctrl0|new_pc[0]~89, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[0]~90 , openmips0|ctrl0|new_pc[0]~90, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[0]~145 , openmips0|ctrl0|new_pc[0]~145, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[0] , openmips0|ctrl0|new_pc[0], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~2 , openmips0|id0|Equal11~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~0 , openmips0|id0|Equal11~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~3 , openmips0|id0|Equal11~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~1 , openmips0|id0|Equal11~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~4 , openmips0|id0|Equal11~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~6 , openmips0|id0|Equal11~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~5 , openmips0|id0|Equal11~5, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[14]~79 , openmips0|id0|reg2_o[14]~79, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~30 , openmips0|mem_wb0|wb_wdata~30, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[14] , openmips0|mem_wb0|wb_wdata[14], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1006 , openmips0|regfile1|regs~1006, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~750 , openmips0|regfile1|regs~750, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~622 , openmips0|regfile1|regs~622, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~878 , openmips0|regfile1|regs~878, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2423 , openmips0|regfile1|regs~2423, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2424 , openmips0|regfile1|regs~2424, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~846 , openmips0|regfile1|regs~846, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~974 , openmips0|regfile1|regs~974, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~718 , openmips0|regfile1|regs~718, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~590 , openmips0|regfile1|regs~590, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2418 , openmips0|regfile1|regs~2418, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2419 , openmips0|regfile1|regs~2419, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~782 , openmips0|regfile1|regs~782, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~654 , openmips0|regfile1|regs~654, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~526 , openmips0|regfile1|regs~526, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2420 , openmips0|regfile1|regs~2420, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~910 , openmips0|regfile1|regs~910, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2421 , openmips0|regfile1|regs~2421, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2422 , openmips0|regfile1|regs~2422, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~814 , openmips0|regfile1|regs~814, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~558 , openmips0|regfile1|regs~558, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2416 , openmips0|regfile1|regs~2416, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~686 , openmips0|regfile1|regs~686, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~942 , openmips0|regfile1|regs~942, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2417 , openmips0|regfile1|regs~2417, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2425 , openmips0|regfile1|regs~2425, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~206 , openmips0|regfile1|regs~206, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~238 , openmips0|regfile1|regs~238, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~142 , openmips0|regfile1|regs~142, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~174 , openmips0|regfile1|regs~174, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2426 , openmips0|regfile1|regs~2426, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2427 , openmips0|regfile1|regs~2427, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~494 , openmips0|regfile1|regs~494, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~462 , openmips0|regfile1|regs~462, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~398 , openmips0|regfile1|regs~398, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~430 , openmips0|regfile1|regs~430, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2433 , openmips0|regfile1|regs~2433, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2434 , openmips0|regfile1|regs~2434, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~46 , openmips0|regfile1|regs~46, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~78 , openmips0|regfile1|regs~78, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~14feeder , openmips0|regfile1|regs~14feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~14 , openmips0|regfile1|regs~14, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2430 , openmips0|regfile1|regs~2430, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~110feeder , openmips0|regfile1|regs~110feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~110 , openmips0|regfile1|regs~110, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2431 , openmips0|regfile1|regs~2431, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~302 , openmips0|regfile1|regs~302, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~366 , openmips0|regfile1|regs~366, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~334 , openmips0|regfile1|regs~334, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~270feeder , openmips0|regfile1|regs~270feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~270 , openmips0|regfile1|regs~270, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2428 , openmips0|regfile1|regs~2428, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2429 , openmips0|regfile1|regs~2429, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2432 , openmips0|regfile1|regs~2432, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2435 , openmips0|regfile1|regs~2435, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2436 , openmips0|regfile1|regs~2436, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[14]~80 , openmips0|id0|reg2_o[14]~80, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[14]~78 , openmips0|id0|reg2_o[14]~78, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[14]~81 , openmips0|id0|reg2_o[14]~81, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[14] , openmips0|id0|reg2_o[14], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~8 , openmips0|id0|Equal11~8, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~7 , openmips0|id0|Equal11~7, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~9 , openmips0|id0|Equal11~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr9~3 , openmips0|ex0|WideOr9~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector190~0 , openmips0|ex0|Selector190~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~10 , openmips0|id_ex0|ex_reg1~10, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[23] , openmips0|id_ex0|ex_reg1[23], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[23]~42 , openmips0|id0|reg2_o[23]~42, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[23]~43 , openmips0|id0|reg2_o[23]~43, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~21 , openmips0|mem_wb0|wb_wdata~21, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[23] , openmips0|mem_wb0|wb_wdata[23], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~375 , openmips0|regfile1|regs~375, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~343 , openmips0|regfile1|regs~343, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~311 , openmips0|regfile1|regs~311, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~279 , openmips0|regfile1|regs~279, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2057 , openmips0|regfile1|regs~2057, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2058 , openmips0|regfile1|regs~2058, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~247 , openmips0|regfile1|regs~247, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~183 , openmips0|regfile1|regs~183, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~151 , openmips0|regfile1|regs~151, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~215 , openmips0|regfile1|regs~215, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2059 , openmips0|regfile1|regs~2059, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2060 , openmips0|regfile1|regs~2060, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~119 , openmips0|regfile1|regs~119, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~23 , openmips0|regfile1|regs~23, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~55 , openmips0|regfile1|regs~55, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2061 , openmips0|regfile1|regs~2061, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~87 , openmips0|regfile1|regs~87, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2062 , openmips0|regfile1|regs~2062, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2063 , openmips0|regfile1|regs~2063, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~503 , openmips0|regfile1|regs~503, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~439feeder , openmips0|regfile1|regs~439feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~439 , openmips0|regfile1|regs~439, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~471 , openmips0|regfile1|regs~471, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~407 , openmips0|regfile1|regs~407, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2064 , openmips0|regfile1|regs~2064, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2065 , openmips0|regfile1|regs~2065, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2066 , openmips0|regfile1|regs~2066, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~951 , openmips0|regfile1|regs~951, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~695 , openmips0|regfile1|regs~695, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~567 , openmips0|regfile1|regs~567, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2049 , openmips0|regfile1|regs~2049, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~823 , openmips0|regfile1|regs~823, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2050 , openmips0|regfile1|regs~2050, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~663 , openmips0|regfile1|regs~663, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~791 , openmips0|regfile1|regs~791, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~535 , openmips0|regfile1|regs~535, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2051 , openmips0|regfile1|regs~2051, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~919 , openmips0|regfile1|regs~919, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2052 , openmips0|regfile1|regs~2052, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2053 , openmips0|regfile1|regs~2053, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~631 , openmips0|regfile1|regs~631, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~759 , openmips0|regfile1|regs~759, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2054 , openmips0|regfile1|regs~2054, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~887 , openmips0|regfile1|regs~887, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1015 , openmips0|regfile1|regs~1015, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2055 , openmips0|regfile1|regs~2055, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~983 , openmips0|regfile1|regs~983, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~727 , openmips0|regfile1|regs~727, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~855 , openmips0|regfile1|regs~855, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~599 , openmips0|regfile1|regs~599, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2047 , openmips0|regfile1|regs~2047, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2048 , openmips0|regfile1|regs~2048, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2056 , openmips0|regfile1|regs~2056, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2067 , openmips0|regfile1|regs~2067, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[23]~44 , openmips0|id0|reg2_o[23]~44, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[23]~45 , openmips0|id0|reg2_o[23]~45, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[23] , openmips0|id0|reg2_o[23], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~25 , openmips0|id_ex0|ex_reg2~25, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[23] , openmips0|id_ex0|ex_reg2[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~8 , openmips0|ex0|Add4|auto_generated|_~8, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[22]~46 , openmips0|id0|reg2_o[22]~46, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~19 , openmips0|mem_wb0|wb_csr_reg_data~19, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[22] , openmips0|mem_wb0|wb_csr_reg_data[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~20 , openmips0|ex0|moveres~20, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec~16 , openmips0|csr0|mtvec~16, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[22]~feeder , openmips0|csr0|minstret[22]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[22] , openmips0|csr0|minstret[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[22] , openmips0|csr0|minstreth[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector75~1 , openmips0|csr0|Selector75~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[22] , openmips0|csr0|mhartid[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector75~2 , openmips0|csr0|Selector75~2, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~22 , openmips0|id_ex0|ex_current_inst_address~22, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[22] , openmips0|id_ex0|ex_current_inst_address[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~22 , openmips0|ex_mem0|mem_current_inst_address~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[22] , openmips0|ex_mem0|mem_current_inst_address[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval~15 , openmips0|csr0|mtval~15, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[22] , openmips0|csr0|mtval[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector75~4 , openmips0|csr0|Selector75~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[22] , openmips0|csr0|mip[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~20 , openmips0|csr0|mcause~20, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[22] , openmips0|csr0|mcause[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[22]~feeder , openmips0|csr0|mscratch[22]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[22] , openmips0|csr0|mscratch[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[22] , openmips0|csr0|misa[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector75~5 , openmips0|csr0|Selector75~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[22] , openmips0|csr0|frm[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[22] , openmips0|csr0|mie[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector75~7 , openmips0|csr0|Selector75~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[22] , openmips0|csr0|mtvec[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector75~6 , openmips0|csr0|Selector75~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[22] , openmips0|csr0|mstatus[22], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[21]~50 , openmips0|id0|reg2_o[21]~50, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[29]~18 , openmips0|id0|reg2_o[29]~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector225~0 , openmips0|ex0|Selector225~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[29] , openmips0|ex0|csr_reg_data_o[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~73 , openmips0|ex_mem0|mem_csr_reg_data~73, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[29] , openmips0|ex_mem0|mem_csr_reg_data[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~6 , openmips0|ex0|moveres~6, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~8 , openmips0|mem_wb0|wb_csr_reg_data~8, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[29] , openmips0|mem_wb0|wb_csr_reg_data[29], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~27 , openmips0|id_ex0|ex_current_inst_address~27, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[29] , openmips0|id_ex0|ex_current_inst_address[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~27 , openmips0|ex_mem0|mem_current_inst_address~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[29] , openmips0|ex_mem0|mem_current_inst_address[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval~8 , openmips0|csr0|mtval~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[29] , openmips0|csr0|mtval[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[25]~87 , openmips0|csr0|mcycle[25]~87, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[26]~89 , openmips0|csr0|mcycle[26]~89, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec~13 , openmips0|csr0|mtvec~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[26] , openmips0|csr0|mtvec[26], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~30 , openmips0|id_ex0|ex_current_inst_address~30, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[26] , openmips0|id_ex0|ex_current_inst_address[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~30 , openmips0|ex_mem0|mem_current_inst_address~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[26] , openmips0|ex_mem0|mem_current_inst_address[26], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[25]~34 , openmips0|id0|reg2_o[25]~34, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|always1~8 , openmips0|regfile1|always1~8, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|always1~9 , openmips0|regfile1|always1~9, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_addr_o[0]~7 , openmips0|id0|reg1_addr_o[0]~7, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_addr_o[0]~8 , openmips0|id0|reg1_addr_o[0]~8, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_addr_o[1]~5 , openmips0|id0|reg1_addr_o[1]~5, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_addr_o[1]~6 , openmips0|id0|reg1_addr_o[1]~6, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|always1~7 , openmips0|regfile1|always1~7, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|always1~10 , openmips0|regfile1|always1~10, openmips_min_sopc, 1
instance = comp, \plic0|enable~21 , plic0|enable~21, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux36~1 , wb_conmax_top0|s3|Mux36~1, openmips_min_sopc, 1
instance = comp, \plic0|Decoder0~0 , plic0|Decoder0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux29~1 , wb_conmax_top0|s3|Mux29~1, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o~16 , openmips0|iwishbone_bus_if|wishbone_addr_o~16, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[25] , openmips0|iwishbone_bus_if|wishbone_addr_o[25], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux36~0 , wb_conmax_top0|s2|Mux36~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[31]~feeder , gpio_top0|rgpio_ints[31]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|always2~2 , gpio_top0|always2~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|always11~0 , gpio_top0|always11~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[31] , gpio_top0|rgpio_ints[31], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o[3]~1 , openmips0|dwishbone_bus_if|wishbone_sel_o[3]~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o~6 , openmips0|dwishbone_bus_if|wishbone_sel_o~6, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o[3]~2 , openmips0|dwishbone_bus_if|wishbone_sel_o[3]~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o~7 , openmips0|dwishbone_bus_if|wishbone_sel_o~7, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o~8 , openmips0|dwishbone_bus_if|wishbone_sel_o~8, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[11]~3 , openmips0|dwishbone_bus_if|wishbone_addr_o[11]~3, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o~9 , openmips0|dwishbone_bus_if|wishbone_sel_o~9, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o[3] , openmips0|dwishbone_bus_if|wishbone_sel_o[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux32~0 , wb_conmax_top0|s2|Mux32~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[25]~2 , gpio_top0|rgpio_oe[25]~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[31] , gpio_top0|rgpio_oe[31], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[25]~2 , gpio_top0|rgpio_inte[25]~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[31] , gpio_top0|rgpio_inte[31], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[31]~feeder , gpio_top0|rgpio_out[31]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[24]~3 , gpio_top0|rgpio_out[24]~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[31] , gpio_top0|rgpio_out[31], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[25]~2 , gpio_top0|rgpio_ptrig[25]~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[31] , gpio_top0|rgpio_ptrig[31], openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[20]~7 , gpio_top0|wb_dat_o[20]~7, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux0~0 , gpio_top0|Mux0~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux0~1 , gpio_top0|Mux0~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux0~2 , gpio_top0|Mux0~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[31] , gpio_top0|wb_dat_o[31], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux0~0 , wb_conmax_top0|m0|Mux0~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o~19 , openmips0|iwishbone_bus_if|wishbone_addr_o~19, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[21] , openmips0|iwishbone_bus_if|wishbone_addr_o[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~24 , openmips0|ex0|moveres~24, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[20] , openmips0|csr0|mtime[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[20]~feeder , openmips0|csr0|marchid[20]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[20] , openmips0|csr0|marchid[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector77~0 , openmips0|csr0|Selector77~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[20]~feeder , openmips0|csr0|minstret[20]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[20] , openmips0|csr0|minstret[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[20] , openmips0|csr0|minstreth[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector77~1 , openmips0|csr0|Selector77~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[20] , openmips0|csr0|mhartid[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector77~2 , openmips0|csr0|Selector77~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[20] , openmips0|csr0|mvendorid[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[16]~66 , openmips0|csr0|mcycleh[16]~66, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[17]~68 , openmips0|csr0|mcycleh[17]~68, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~30 , openmips0|ex0|moveres~30, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~17 , openmips0|id_ex0|ex_current_inst_address~17, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[17] , openmips0|id_ex0|ex_current_inst_address[17], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~17 , openmips0|ex_mem0|mem_current_inst_address~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[17] , openmips0|ex_mem0|mem_current_inst_address[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval~20 , openmips0|csr0|mtval~20, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[17] , openmips0|csr0|mtval[17], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~15 , openmips0|id_ex0|ex_current_inst_address~15, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[15] , openmips0|id_ex0|ex_current_inst_address[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~15 , openmips0|ex_mem0|mem_current_inst_address~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[15] , openmips0|ex_mem0|mem_current_inst_address[15], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~14 , openmips0|id_ex0|ex_current_inst_address~14, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[14] , openmips0|id_ex0|ex_current_inst_address[14], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~14 , openmips0|ex_mem0|mem_current_inst_address~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[14] , openmips0|ex_mem0|mem_current_inst_address[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[12]~57 , openmips0|csr0|mepc[12]~57, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[13]~59 , openmips0|csr0|mepc[13]~59, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~38 , openmips0|ex0|moveres~38, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec~25 , openmips0|csr0|mtvec~25, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[13] , openmips0|csr0|mtime[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[13]~feeder , openmips0|csr0|marchid[13]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[13] , openmips0|csr0|marchid[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector84~0 , openmips0|csr0|Selector84~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[13]~feeder , openmips0|csr0|minstret[13]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[13] , openmips0|csr0|minstret[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[13] , openmips0|csr0|minstreth[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector84~1 , openmips0|csr0|Selector84~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[13] , openmips0|csr0|mhartid[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector84~2 , openmips0|csr0|Selector84~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[13] , openmips0|csr0|mvendorid[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector84~3 , openmips0|csr0|Selector84~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval~24 , openmips0|csr0|mtval~24, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[13] , openmips0|csr0|mtval[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector84~4 , openmips0|csr0|Selector84~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[13] , openmips0|csr0|mip[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~29 , openmips0|csr0|mcause~29, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[13] , openmips0|csr0|mcause[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[13] , openmips0|csr0|misa[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[13] , openmips0|csr0|mscratch[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector84~5 , openmips0|csr0|Selector84~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[13] , openmips0|csr0|mtvec[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector84~7 , openmips0|csr0|Selector84~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[13] , openmips0|csr0|frm[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[13] , openmips0|csr0|fflags[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector84~6 , openmips0|csr0|Selector84~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[13] , openmips0|csr0|fcsr[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector84~9 , openmips0|csr0|Selector84~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[13] , openmips0|csr0|mstatus[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[13]~feeder , openmips0|csr0|mie[13]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[13] , openmips0|csr0|mie[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector84~8 , openmips0|csr0|Selector84~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector84~10 , openmips0|csr0|Selector84~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector84~11 , openmips0|csr0|Selector84~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector84~12 , openmips0|csr0|Selector84~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[13] , openmips0|csr0|mimpid[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector84~13 , openmips0|csr0|Selector84~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector84~14 , openmips0|csr0|Selector84~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[13] , openmips0|csr0|data_o[13], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~39 , openmips0|ex0|moveres~39, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector241~0 , openmips0|ex0|Selector241~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[13] , openmips0|ex0|csr_reg_data_o[13], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~93 , openmips0|ex_mem0|mem_csr_reg_data~93, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[13] , openmips0|ex_mem0|mem_csr_reg_data[13], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~28 , openmips0|mem_wb0|wb_csr_reg_data~28, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[13] , openmips0|mem_wb0|wb_csr_reg_data[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[13] , openmips0|csr0|mepc[13], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[13]~125 , openmips0|ctrl0|new_pc[13]~125, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[13]~126 , openmips0|ctrl0|new_pc[13]~126, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[13]~163 , openmips0|ctrl0|new_pc[13]~163, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[13] , openmips0|ctrl0|new_pc[13], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~4 , openmips0|pc_reg0|Add0~4, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~6 , openmips0|pc_reg0|Add0~6, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~8 , openmips0|pc_reg0|Add0~8, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~10 , openmips0|pc_reg0|Add0~10, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~12 , openmips0|pc_reg0|Add0~12, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~14 , openmips0|pc_reg0|Add0~14, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~16 , openmips0|pc_reg0|Add0~16, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~18 , openmips0|pc_reg0|Add0~18, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~20 , openmips0|pc_reg0|Add0~20, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~22 , openmips0|pc_reg0|Add0~22, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[29]~4 , openmips0|pc_reg0|pc[29]~4, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[29]~5 , openmips0|pc_reg0|pc[29]~5, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~254 , openmips0|regfile1|regs~254, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~222 , openmips0|regfile1|regs~222, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~190 , openmips0|regfile1|regs~190, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~158 , openmips0|regfile1|regs~158, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1750 , openmips0|regfile1|regs~1750, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1751 , openmips0|regfile1|regs~1751, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~478 , openmips0|regfile1|regs~478, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~510 , openmips0|regfile1|regs~510, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~446 , openmips0|regfile1|regs~446, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~414 , openmips0|regfile1|regs~414, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1757 , openmips0|regfile1|regs~1757, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1758 , openmips0|regfile1|regs~1758, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~318 , openmips0|regfile1|regs~318, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~382 , openmips0|regfile1|regs~382, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~286 , openmips0|regfile1|regs~286, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~350 , openmips0|regfile1|regs~350, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1752 , openmips0|regfile1|regs~1752, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1753 , openmips0|regfile1|regs~1753, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~30 , openmips0|regfile1|regs~30, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~94 , openmips0|regfile1|regs~94, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1754 , openmips0|regfile1|regs~1754, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~126 , openmips0|regfile1|regs~126, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~62 , openmips0|regfile1|regs~62, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1755 , openmips0|regfile1|regs~1755, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1756 , openmips0|regfile1|regs~1756, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1759 , openmips0|regfile1|regs~1759, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[0]~86 , openmips0|regfile1|rdata1[0]~86, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~702 , openmips0|regfile1|regs~702, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~958 , openmips0|regfile1|regs~958, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~574 , openmips0|regfile1|regs~574, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~830 , openmips0|regfile1|regs~830, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1740 , openmips0|regfile1|regs~1740, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1741 , openmips0|regfile1|regs~1741, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~766 , openmips0|regfile1|regs~766, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~894 , openmips0|regfile1|regs~894, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~638 , openmips0|regfile1|regs~638, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1747 , openmips0|regfile1|regs~1747, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1022 , openmips0|regfile1|regs~1022, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1748 , openmips0|regfile1|regs~1748, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~990 , openmips0|regfile1|regs~990, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~862feeder , openmips0|regfile1|regs~862feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~862 , openmips0|regfile1|regs~862, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~606 , openmips0|regfile1|regs~606, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~734 , openmips0|regfile1|regs~734, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1742 , openmips0|regfile1|regs~1742, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1743 , openmips0|regfile1|regs~1743, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~798 , openmips0|regfile1|regs~798, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~926 , openmips0|regfile1|regs~926, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~670feeder , openmips0|regfile1|regs~670feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~670 , openmips0|regfile1|regs~670, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~542 , openmips0|regfile1|regs~542, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1744 , openmips0|regfile1|regs~1744, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1745 , openmips0|regfile1|regs~1745, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1746 , openmips0|regfile1|regs~1746, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1749 , openmips0|regfile1|regs~1749, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[30]~89 , openmips0|regfile1|rdata1[30]~89, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[30]~90 , openmips0|regfile1|rdata1[30]~90, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[30]~11 , openmips0|id0|reg1_o[30]~11, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[30]~12 , openmips0|id0|reg1_o[30]~12, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[30]~13 , openmips0|id0|reg1_o[30]~13, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[30]~14 , openmips0|id0|reg1_o[30]~14, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[30] , openmips0|id0|reg1_o[30], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[29]~19 , openmips0|id0|reg2_o[29]~19, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~381 , openmips0|regfile1|regs~381, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~317 , openmips0|regfile1|regs~317, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~285 , openmips0|regfile1|regs~285, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1811 , openmips0|regfile1|regs~1811, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~349feeder , openmips0|regfile1|regs~349feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~349 , openmips0|regfile1|regs~349, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1812 , openmips0|regfile1|regs~1812, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~509 , openmips0|regfile1|regs~509, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~445 , openmips0|regfile1|regs~445, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~477 , openmips0|regfile1|regs~477, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~413 , openmips0|regfile1|regs~413, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1818 , openmips0|regfile1|regs~1818, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1819 , openmips0|regfile1|regs~1819, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~61 , openmips0|regfile1|regs~61, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~29 , openmips0|regfile1|regs~29, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1815 , openmips0|regfile1|regs~1815, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~93 , openmips0|regfile1|regs~93, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~125 , openmips0|regfile1|regs~125, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1816 , openmips0|regfile1|regs~1816, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~189 , openmips0|regfile1|regs~189, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~253 , openmips0|regfile1|regs~253, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~221feeder , openmips0|regfile1|regs~221feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~221 , openmips0|regfile1|regs~221, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~157 , openmips0|regfile1|regs~157, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1813 , openmips0|regfile1|regs~1813, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1814 , openmips0|regfile1|regs~1814, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1817 , openmips0|regfile1|regs~1817, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1820 , openmips0|regfile1|regs~1820, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~925 , openmips0|regfile1|regs~925, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~669 , openmips0|regfile1|regs~669, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~797 , openmips0|regfile1|regs~797, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~541 , openmips0|regfile1|regs~541, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1805 , openmips0|regfile1|regs~1805, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1806 , openmips0|regfile1|regs~1806, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~957 , openmips0|regfile1|regs~957, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~829 , openmips0|regfile1|regs~829, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~573 , openmips0|regfile1|regs~573, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~701 , openmips0|regfile1|regs~701, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1803 , openmips0|regfile1|regs~1803, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1804 , openmips0|regfile1|regs~1804, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1807 , openmips0|regfile1|regs~1807, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1021 , openmips0|regfile1|regs~1021, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~637 , openmips0|regfile1|regs~637, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~765 , openmips0|regfile1|regs~765, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1808 , openmips0|regfile1|regs~1808, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~893 , openmips0|regfile1|regs~893, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1809 , openmips0|regfile1|regs~1809, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~605 , openmips0|regfile1|regs~605, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~861feeder , openmips0|regfile1|regs~861feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~861 , openmips0|regfile1|regs~861, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1801 , openmips0|regfile1|regs~1801, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~733 , openmips0|regfile1|regs~733, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~989 , openmips0|regfile1|regs~989, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1802 , openmips0|regfile1|regs~1802, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1810 , openmips0|regfile1|regs~1810, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1821 , openmips0|regfile1|regs~1821, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[29]~20 , openmips0|id0|reg2_o[29]~20, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[29]~21 , openmips0|id0|reg2_o[29]~21, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[29] , openmips0|id0|reg2_o[29], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[28]~22 , openmips0|id0|reg2_o[28]~22, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[28]~23 , openmips0|id0|reg2_o[28]~23, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~16 , openmips0|mem_wb0|wb_wdata~16, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[28] , openmips0|mem_wb0|wb_wdata[28], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~476 , openmips0|regfile1|regs~476, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~444feeder , openmips0|regfile1|regs~444feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~444 , openmips0|regfile1|regs~444, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~412 , openmips0|regfile1|regs~412, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1859 , openmips0|regfile1|regs~1859, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~508 , openmips0|regfile1|regs~508, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1860 , openmips0|regfile1|regs~1860, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~124feeder , openmips0|regfile1|regs~124feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~124 , openmips0|regfile1|regs~124, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~60 , openmips0|regfile1|regs~60, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~92 , openmips0|regfile1|regs~92, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~28feeder , openmips0|regfile1|regs~28feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~28 , openmips0|regfile1|regs~28, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1856 , openmips0|regfile1|regs~1856, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1857 , openmips0|regfile1|regs~1857, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~380 , openmips0|regfile1|regs~380, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~284feeder , openmips0|regfile1|regs~284feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~284 , openmips0|regfile1|regs~284, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~348 , openmips0|regfile1|regs~348, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1854 , openmips0|regfile1|regs~1854, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~316 , openmips0|regfile1|regs~316, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1855 , openmips0|regfile1|regs~1855, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1858 , openmips0|regfile1|regs~1858, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~252 , openmips0|regfile1|regs~252, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~220 , openmips0|regfile1|regs~220, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~188 , openmips0|regfile1|regs~188, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~156 , openmips0|regfile1|regs~156, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1852 , openmips0|regfile1|regs~1852, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1853 , openmips0|regfile1|regs~1853, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1861 , openmips0|regfile1|regs~1861, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~572 , openmips0|regfile1|regs~572, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~828 , openmips0|regfile1|regs~828, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1842 , openmips0|regfile1|regs~1842, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~956feeder , openmips0|regfile1|regs~956feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~956 , openmips0|regfile1|regs~956, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~700 , openmips0|regfile1|regs~700, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1843 , openmips0|regfile1|regs~1843, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1020 , openmips0|regfile1|regs~1020, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~764 , openmips0|regfile1|regs~764, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~636 , openmips0|regfile1|regs~636, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~892 , openmips0|regfile1|regs~892, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1849 , openmips0|regfile1|regs~1849, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1850 , openmips0|regfile1|regs~1850, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~988 , openmips0|regfile1|regs~988, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~860feeder , openmips0|regfile1|regs~860feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~860 , openmips0|regfile1|regs~860, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~604 , openmips0|regfile1|regs~604, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~732 , openmips0|regfile1|regs~732, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1844 , openmips0|regfile1|regs~1844, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1845 , openmips0|regfile1|regs~1845, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~924 , openmips0|regfile1|regs~924, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~796feeder , openmips0|regfile1|regs~796feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~796 , openmips0|regfile1|regs~796, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~540 , openmips0|regfile1|regs~540, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~668 , openmips0|regfile1|regs~668, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1846 , openmips0|regfile1|regs~1846, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1847 , openmips0|regfile1|regs~1847, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1848 , openmips0|regfile1|regs~1848, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1851 , openmips0|regfile1|regs~1851, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1862 , openmips0|regfile1|regs~1862, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[28]~24 , openmips0|id0|reg2_o[28]~24, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[28]~25 , openmips0|id0|reg2_o[28]~25, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[28] , openmips0|id0|reg2_o[28], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[27]~26 , openmips0|id0|reg2_o[27]~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~6 , openmips0|ex0|Mux11~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector44~1 , openmips0|ex0|Selector44~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~6 , openmips0|id_ex0|ex_reg1~6, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[27] , openmips0|id_ex0|ex_reg1[27], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[27]~27 , openmips0|id0|reg2_o[27]~27, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1019 , openmips0|regfile1|regs~1019, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~635 , openmips0|regfile1|regs~635, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~763 , openmips0|regfile1|regs~763, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1890 , openmips0|regfile1|regs~1890, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~891 , openmips0|regfile1|regs~891, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1891 , openmips0|regfile1|regs~1891, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~827 , openmips0|regfile1|regs~827, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~955feeder , openmips0|regfile1|regs~955feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~955 , openmips0|regfile1|regs~955, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~699feeder , openmips0|regfile1|regs~699feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~699 , openmips0|regfile1|regs~699, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~571 , openmips0|regfile1|regs~571, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1885 , openmips0|regfile1|regs~1885, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1886 , openmips0|regfile1|regs~1886, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~667 , openmips0|regfile1|regs~667, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~795 , openmips0|regfile1|regs~795, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~539 , openmips0|regfile1|regs~539, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1887 , openmips0|regfile1|regs~1887, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~923 , openmips0|regfile1|regs~923, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1888 , openmips0|regfile1|regs~1888, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1889 , openmips0|regfile1|regs~1889, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~603 , openmips0|regfile1|regs~603, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~859 , openmips0|regfile1|regs~859, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1883 , openmips0|regfile1|regs~1883, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~731 , openmips0|regfile1|regs~731, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~987feeder , openmips0|regfile1|regs~987feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~987 , openmips0|regfile1|regs~987, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1884 , openmips0|regfile1|regs~1884, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1892 , openmips0|regfile1|regs~1892, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~443 , openmips0|regfile1|regs~443, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~507 , openmips0|regfile1|regs~507, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~411 , openmips0|regfile1|regs~411, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~475 , openmips0|regfile1|regs~475, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1900 , openmips0|regfile1|regs~1900, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1901 , openmips0|regfile1|regs~1901, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~347 , openmips0|regfile1|regs~347, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~283 , openmips0|regfile1|regs~283, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~315 , openmips0|regfile1|regs~315, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1893 , openmips0|regfile1|regs~1893, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~379 , openmips0|regfile1|regs~379, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1894 , openmips0|regfile1|regs~1894, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~187 , openmips0|regfile1|regs~187, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~251 , openmips0|regfile1|regs~251, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~155 , openmips0|regfile1|regs~155, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~219 , openmips0|regfile1|regs~219, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1895 , openmips0|regfile1|regs~1895, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1896 , openmips0|regfile1|regs~1896, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~123 , openmips0|regfile1|regs~123, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~91 , openmips0|regfile1|regs~91, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~27 , openmips0|regfile1|regs~27, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~59feeder , openmips0|regfile1|regs~59feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~59 , openmips0|regfile1|regs~59, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1897 , openmips0|regfile1|regs~1897, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1898 , openmips0|regfile1|regs~1898, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1899 , openmips0|regfile1|regs~1899, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1902 , openmips0|regfile1|regs~1902, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1903 , openmips0|regfile1|regs~1903, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[27]~28 , openmips0|id0|reg2_o[27]~28, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[27]~29 , openmips0|id0|reg2_o[27]~29, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[27] , openmips0|id0|reg2_o[27], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~29 , openmips0|id_ex0|ex_reg2~29, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[27] , openmips0|id_ex0|ex_reg2[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector17~0 , openmips0|ex0|Selector17~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector17~1 , openmips0|ex0|Selector17~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector190~1 , openmips0|ex0|Selector190~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr1~0 , openmips0|ex0|WideOr1~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Equal1~0 , openmips0|ex0|Equal1~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr1~1 , openmips0|ex0|WideOr1~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr1~1clkctrl , openmips0|ex0|WideOr1~1clkctrl, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[27] , openmips0|ex0|logicout[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~3 , openmips0|ex0|Mux28~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~9 , openmips0|ex0|Mux11~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~10 , openmips0|ex0|Mux11~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector227~0 , openmips0|ex0|Selector227~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[27] , openmips0|ex0|csr_reg_data_o[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~82 , openmips0|ex_mem0|mem_csr_reg_data~82, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[27] , openmips0|ex_mem0|mem_csr_reg_data[27], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~17 , openmips0|mem_wb0|wb_csr_reg_data~17, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[27] , openmips0|mem_wb0|wb_csr_reg_data[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~10 , openmips0|ex0|moveres~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec~14 , openmips0|csr0|mtvec~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[27]~feeder , openmips0|csr0|minstret[27]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[27] , openmips0|csr0|minstret[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[27] , openmips0|csr0|minstreth[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector70~1 , openmips0|csr0|Selector70~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[27] , openmips0|csr0|mhartid[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector70~2 , openmips0|csr0|Selector70~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[27]~feeder , openmips0|csr0|marchid[27]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[27] , openmips0|csr0|marchid[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[27] , openmips0|csr0|mtime[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector70~0 , openmips0|csr0|Selector70~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~31 , openmips0|id_ex0|ex_current_inst_address~31, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[27] , openmips0|id_ex0|ex_current_inst_address[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~31 , openmips0|ex_mem0|mem_current_inst_address~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[27] , openmips0|ex_mem0|mem_current_inst_address[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval~10 , openmips0|csr0|mtval~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[27] , openmips0|csr0|mtval[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector70~4 , openmips0|csr0|Selector70~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[27] , openmips0|csr0|mscratch[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[27] , openmips0|csr0|misa[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector70~5 , openmips0|csr0|Selector70~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~15 , openmips0|csr0|mcause~15, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[27] , openmips0|csr0|mcause[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[27] , openmips0|csr0|mtvec[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector70~7 , openmips0|csr0|Selector70~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[27] , openmips0|csr0|fcsr[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[27] , openmips0|csr0|mie[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector70~8 , openmips0|csr0|Selector70~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[27] , openmips0|csr0|frm[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[27]~feeder , openmips0|csr0|fflags[27]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[27] , openmips0|csr0|fflags[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector70~6 , openmips0|csr0|Selector70~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[27] , openmips0|csr0|mstatus[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[26]~85 , openmips0|csr0|mepc[26]~85, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[27]~87 , openmips0|csr0|mepc[27]~87, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[27] , openmips0|csr0|mepc[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector70~9 , openmips0|csr0|Selector70~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector70~10 , openmips0|csr0|Selector70~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector70~11 , openmips0|csr0|Selector70~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[27] , openmips0|csr0|mip[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector70~12 , openmips0|csr0|Selector70~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[27] , openmips0|csr0|mimpid[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[20]~74 , openmips0|csr0|mcycleh[20]~74, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[21]~76 , openmips0|csr0|mcycleh[21]~76, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[21] , openmips0|csr0|mcycleh[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[22]~78 , openmips0|csr0|mcycleh[22]~78, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[22] , openmips0|csr0|mcycleh[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[23]~80 , openmips0|csr0|mcycleh[23]~80, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~18 , openmips0|ex0|moveres~18, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec~15 , openmips0|csr0|mtvec~15, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[23] , openmips0|csr0|mtime[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[23]~feeder , openmips0|csr0|marchid[23]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[23] , openmips0|csr0|marchid[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector74~0 , openmips0|csr0|Selector74~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[23] , openmips0|csr0|mip[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[22]~77 , openmips0|csr0|mepc[22]~77, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[23]~79 , openmips0|csr0|mepc[23]~79, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[23] , openmips0|csr0|mepc[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[23]~feeder , openmips0|csr0|mtvec[23]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[23] , openmips0|csr0|mtvec[23], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[23]~105 , openmips0|ctrl0|new_pc[23]~105, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[23]~106 , openmips0|ctrl0|new_pc[23]~106, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[23]~153 , openmips0|ctrl0|new_pc[23]~153, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[23] , openmips0|ctrl0|new_pc[23], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~24 , openmips0|pc_reg0|Add0~24, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~26 , openmips0|pc_reg0|Add0~26, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~28 , openmips0|pc_reg0|Add0~28, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~30 , openmips0|pc_reg0|Add0~30, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~32 , openmips0|pc_reg0|Add0~32, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~34 , openmips0|pc_reg0|Add0~34, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~14 , openmips0|if_id0|id_pc~14, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[19] , openmips0|if_id0|id_pc[19], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~34 , openmips0|id0|Add2~34, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~36 , openmips0|id0|Add2~36, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~0 , openmips0|id0|Add4~0, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~61 , openmips0|pc_reg0|pc~61, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~929 , openmips0|regfile1|regs~929, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~801 , openmips0|regfile1|regs~801, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~545 , openmips0|regfile1|regs~545, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1128 , openmips0|regfile1|regs~1128, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~673 , openmips0|regfile1|regs~673, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1129 , openmips0|regfile1|regs~1129, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~737 , openmips0|regfile1|regs~737, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~993 , openmips0|regfile1|regs~993, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~865 , openmips0|regfile1|regs~865, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~609 , openmips0|regfile1|regs~609, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1136 , openmips0|regfile1|regs~1136, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1137 , openmips0|regfile1|regs~1137, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~769 , openmips0|regfile1|regs~769, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~897 , openmips0|regfile1|regs~897, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~641 , openmips0|regfile1|regs~641, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~513 , openmips0|regfile1|regs~513, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1133 , openmips0|regfile1|regs~1133, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1134 , openmips0|regfile1|regs~1134, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~833 , openmips0|regfile1|regs~833, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~961 , openmips0|regfile1|regs~961, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~705 , openmips0|regfile1|regs~705, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~577 , openmips0|regfile1|regs~577, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1130 , openmips0|regfile1|regs~1130, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1131 , openmips0|regfile1|regs~1131, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1132 , openmips0|regfile1|regs~1132, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1135 , openmips0|regfile1|regs~1135, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1138 , openmips0|regfile1|regs~1138, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~193 , openmips0|regfile1|regs~193, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~225 , openmips0|regfile1|regs~225, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~161 , openmips0|regfile1|regs~161, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~129 , openmips0|regfile1|regs~129, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1116 , openmips0|regfile1|regs~1116, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1117 , openmips0|regfile1|regs~1117, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~449feeder , openmips0|regfile1|regs~449feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~449 , openmips0|regfile1|regs~449, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~481 , openmips0|regfile1|regs~481, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~417 , openmips0|regfile1|regs~417, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~385 , openmips0|regfile1|regs~385, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1125 , openmips0|regfile1|regs~1125, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1126 , openmips0|regfile1|regs~1126, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~289 , openmips0|regfile1|regs~289, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~257 , openmips0|regfile1|regs~257, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~321 , openmips0|regfile1|regs~321, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1118 , openmips0|regfile1|regs~1118, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1119 , openmips0|regfile1|regs~1119, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~353 , openmips0|regfile1|regs~353, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1120 , openmips0|regfile1|regs~1120, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~33feeder , openmips0|regfile1|regs~33feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~33 , openmips0|regfile1|regs~33, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~97 , openmips0|regfile1|regs~97, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1 , openmips0|regfile1|regs~1, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~65feeder , openmips0|regfile1|regs~65feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~65 , openmips0|regfile1|regs~65, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1121 , openmips0|regfile1|regs~1121, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1122 , openmips0|regfile1|regs~1122, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1123 , openmips0|regfile1|regs~1123, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1124 , openmips0|regfile1|regs~1124, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1127 , openmips0|regfile1|regs~1127, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[1]~48 , openmips0|regfile1|rdata1[1]~48, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[1]~49 , openmips0|regfile1|rdata1[1]~49, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~0 , openmips0|id0|Add5~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~0 , openmips0|id0|Add2~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector99~0 , openmips0|id0|Selector99~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[26]~30 , openmips0|id0|reg2_o[26]~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~6 , openmips0|ex0|Mux31~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~8 , openmips0|ex0|Mux11~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~11 , openmips0|ex0|Mux11~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector117~0 , openmips0|ex0|Selector117~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector118~0 , openmips0|ex0|Selector118~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector119~0 , openmips0|ex0|Selector119~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector120~0 , openmips0|ex0|Selector120~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector121~0 , openmips0|ex0|Selector121~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector235~0 , openmips0|ex0|Selector235~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[19] , openmips0|ex0|csr_reg_data_o[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~87 , openmips0|ex_mem0|mem_csr_reg_data~87, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[19] , openmips0|ex_mem0|mem_csr_reg_data[19], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~22 , openmips0|mem_wb0|wb_csr_reg_data~22, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[19] , openmips0|mem_wb0|wb_csr_reg_data[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec~19 , openmips0|csr0|mtvec~19, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[19] , openmips0|csr0|mtime[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[19]~feeder , openmips0|csr0|marchid[19]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[19] , openmips0|csr0|marchid[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector78~0 , openmips0|csr0|Selector78~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[19]~feeder , openmips0|csr0|minstret[19]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[19] , openmips0|csr0|minstret[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[19] , openmips0|csr0|minstreth[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector78~1 , openmips0|csr0|Selector78~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[19] , openmips0|csr0|mhartid[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector78~2 , openmips0|csr0|Selector78~2, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~19 , openmips0|id_ex0|ex_current_inst_address~19, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[19] , openmips0|id_ex0|ex_current_inst_address[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~19 , openmips0|ex_mem0|mem_current_inst_address~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[19] , openmips0|ex_mem0|mem_current_inst_address[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval~18 , openmips0|csr0|mtval~18, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[19] , openmips0|csr0|mtval[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector78~4 , openmips0|csr0|Selector78~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[19] , openmips0|csr0|mip[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~23 , openmips0|csr0|mcause~23, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[19] , openmips0|csr0|mcause[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[19] , openmips0|csr0|mscratch[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[19] , openmips0|csr0|misa[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector78~5 , openmips0|csr0|Selector78~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[19] , openmips0|csr0|mstatus[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[19]~feeder , openmips0|csr0|fcsr[19]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[19] , openmips0|csr0|fcsr[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector78~6 , openmips0|csr0|Selector78~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[19] , openmips0|csr0|mtvec[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector78~7 , openmips0|csr0|Selector78~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~18 , openmips0|id_ex0|ex_current_inst_address~18, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[18] , openmips0|id_ex0|ex_current_inst_address[18], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~18 , openmips0|ex_mem0|mem_current_inst_address~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[18] , openmips0|ex_mem0|mem_current_inst_address[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[17]~67 , openmips0|csr0|mepc[17]~67, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[18]~69 , openmips0|csr0|mepc[18]~69, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[19]~71 , openmips0|csr0|mepc[19]~71, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[19] , openmips0|csr0|mepc[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[19] , openmips0|csr0|mie[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector78~9 , openmips0|csr0|Selector78~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[19] , openmips0|csr0|fflags[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[19] , openmips0|csr0|frm[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector78~8 , openmips0|csr0|Selector78~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector78~10 , openmips0|csr0|Selector78~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector78~11 , openmips0|csr0|Selector78~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector78~12 , openmips0|csr0|Selector78~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[19] , openmips0|csr0|mvendorid[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector78~3 , openmips0|csr0|Selector78~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[19] , openmips0|csr0|mimpid[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector78~13 , openmips0|csr0|Selector78~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector78~14 , openmips0|csr0|Selector78~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[19] , openmips0|csr0|data_o[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~26 , openmips0|ex0|moveres~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~27 , openmips0|ex0|moveres~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[19] , openmips0|ex0|moveres[19], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux7~15 , uart_top0|regs|Mux7~15, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr_mask_condition , uart_top0|regs|lsr_mask_condition, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr_mask_d , uart_top0|regs|lsr_mask_d, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|always8~2 , uart_top0|regs|always8~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr_mask , uart_top0|regs|lsr_mask, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector11~1 , uart_top0|regs|receiver|Selector11~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_push~0 , uart_top0|regs|receiver|rf_push~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector11~0 , uart_top0|regs|receiver|Selector11~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[0]~8 , uart_top0|regs|receiver|counter_b[0]~8, openmips_min_sopc, 1
instance = comp, \~GND , ~GND, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Equal0~0 , uart_top0|regs|receiver|Equal0~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[4]~10 , uart_top0|regs|receiver|counter_b[4]~10, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[0] , uart_top0|regs|receiver|counter_b[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[1]~11 , uart_top0|regs|receiver|counter_b[1]~11, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[1] , uart_top0|regs|receiver|counter_b[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[2]~13 , uart_top0|regs|receiver|counter_b[2]~13, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[2] , uart_top0|regs|receiver|counter_b[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[3]~15 , uart_top0|regs|receiver|counter_b[3]~15, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux49~0 , wb_conmax_top0|s1|Mux49~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[18] , uart_top0|wb_interface|wb_dat_is[18], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux57~0 , wb_conmax_top0|s1|Mux57~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[10] , uart_top0|wb_interface|wb_dat_is[10], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux37~0 , uart_top0|wb_interface|Mux37~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux65~0 , wb_conmax_top0|s1|Mux65~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[2] , uart_top0|wb_interface|wb_dat_is[2], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector57~0 , openmips0|mem0|Selector57~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~28 , openmips0|id_ex0|ex_reg2~28, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[26] , openmips0|id_ex0|ex_reg2[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~28 , openmips0|ex_mem0|mem_reg2~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[26] , openmips0|ex_mem0|mem_reg2[26], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector57~1 , openmips0|mem0|Selector57~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[26] , openmips0|mem0|mem_data_o[26], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~28 , openmips0|dwishbone_bus_if|wishbone_data_o~28, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[26] , openmips0|dwishbone_bus_if|wishbone_data_o[26], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux41~0 , wb_conmax_top0|s1|Mux41~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[26] , uart_top0|wb_interface|wb_dat_is[26], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux37~1 , uart_top0|wb_interface|Mux37~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|always4~1 , uart_top0|regs|always4~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[2] , uart_top0|regs|lcr[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[1]~0 , uart_top0|regs|lcr[1]~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[1] , uart_top0|regs|lcr[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[0]~1 , uart_top0|regs|lcr[0]~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[0] , uart_top0|regs|lcr[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Decoder4~0 , uart_top0|regs|receiver|Decoder4~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Decoder4~0_wirecell , uart_top0|regs|receiver|Decoder4~0_wirecell, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[3] , uart_top0|regs|receiver|counter_b[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[4]~17 , uart_top0|regs|receiver|counter_b[4]~17, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux64~0 , wb_conmax_top0|s1|Mux64~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[3] , uart_top0|wb_interface|wb_dat_is[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~23 , openmips0|ex_mem0|mem_reg2~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[19] , openmips0|ex_mem0|mem_reg2[19], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector64~0 , openmips0|mem0|Selector64~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector64~1 , openmips0|mem0|Selector64~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[19] , openmips0|mem0|mem_data_o[19], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~23 , openmips0|dwishbone_bus_if|wishbone_data_o~23, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[19] , openmips0|dwishbone_bus_if|wishbone_data_o[19], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux48~0 , wb_conmax_top0|s1|Mux48~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[19] , uart_top0|wb_interface|wb_dat_is[19], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux56~0 , wb_conmax_top0|s1|Mux56~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[11] , uart_top0|wb_interface|wb_dat_is[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~17 , openmips0|ex_mem0|mem_reg2~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[11] , openmips0|ex_mem0|mem_reg2[11], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector56~0 , openmips0|mem0|Selector56~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~29 , openmips0|ex_mem0|mem_reg2~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[27] , openmips0|ex_mem0|mem_reg2[27], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector56~1 , openmips0|mem0|Selector56~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[27] , openmips0|mem0|mem_data_o[27], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~29 , openmips0|dwishbone_bus_if|wishbone_data_o~29, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[27] , openmips0|dwishbone_bus_if|wishbone_data_o[27], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux40~0 , wb_conmax_top0|s1|Mux40~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[27] , uart_top0|wb_interface|wb_dat_is[27], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux36~2 , uart_top0|wb_interface|Mux36~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux36~3 , uart_top0|wb_interface|Mux36~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[3] , uart_top0|regs|lcr[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|WideOr7~0 , uart_top0|regs|receiver|WideOr7~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[4] , uart_top0|regs|receiver|counter_b[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[5]~19 , uart_top0|regs|receiver|counter_b[5]~19, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|WideOr6~0 , uart_top0|regs|receiver|WideOr6~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[5] , uart_top0|regs|receiver|counter_b[5], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[6]~21 , uart_top0|regs|receiver|counter_b[6]~21, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|WideOr5~0 , uart_top0|regs|receiver|WideOr5~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[6] , uart_top0|regs|receiver|counter_b[6], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[7]~23 , uart_top0|regs|receiver|counter_b[7]~23, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_b[7] , uart_top0|regs|receiver|counter_b[7], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Equal0~1 , uart_top0|regs|receiver|Equal0~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rcounter16[3]~2 , uart_top0|regs|receiver|rcounter16[3]~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux9~0 , uart_top0|regs|receiver|Mux9~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux6~3 , uart_top0|regs|receiver|Mux6~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rcounter16[3]~3 , uart_top0|regs|receiver|rcounter16[3]~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rcounter16[3]~4 , uart_top0|regs|receiver|rcounter16[3]~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rcounter16[1] , uart_top0|regs|receiver|rcounter16[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Add0~0 , uart_top0|regs|receiver|Add0~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux8~0 , uart_top0|regs|receiver|Mux8~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rcounter16[2] , uart_top0|regs|receiver|rcounter16[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Add0~1 , uart_top0|regs|receiver|Add0~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux7~0 , uart_top0|regs|receiver|Mux7~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rcounter16[3] , uart_top0|regs|receiver|rcounter16[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Equal2~0 , uart_top0|regs|receiver|Equal2~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rcounter16[3]~5 , uart_top0|regs|receiver|rcounter16[3]~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux10~0 , uart_top0|regs|receiver|Mux10~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rcounter16[0] , uart_top0|regs|receiver|rcounter16[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Equal1~0 , uart_top0|regs|receiver|Equal1~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rframing_error~0 , uart_top0|regs|receiver|rframing_error~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rframing_error~1 , uart_top0|regs|receiver|rframing_error~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rframing_error~2 , uart_top0|regs|receiver|rframing_error~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rframing_error , uart_top0|regs|receiver|rframing_error, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_push~1 , uart_top0|regs|receiver|rf_push~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_push~2 , uart_top0|regs|receiver|rf_push~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_push , uart_top0|regs|receiver|rf_push, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_push_q , uart_top0|regs|receiver|rf_push_q, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_push_pulse , uart_top0|regs|receiver|rf_push_pulse, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rf_pop~0 , uart_top0|regs|rf_pop~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rf_pop , uart_top0|regs|rf_pop, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add2~0 , uart_top0|regs|receiver|fifo_rx|Add2~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add1~0 , uart_top0|regs|receiver|fifo_rx|Add1~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|count~10 , uart_top0|regs|receiver|fifo_rx|count~10, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add2~2 , uart_top0|regs|receiver|fifo_rx|Add2~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add1~2 , uart_top0|regs|receiver|fifo_rx|Add1~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|count~11 , uart_top0|regs|receiver|fifo_rx|count~11, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|count[1] , uart_top0|regs|receiver|fifo_rx|count[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add1~4 , uart_top0|regs|receiver|fifo_rx|Add1~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add2~4 , uart_top0|regs|receiver|fifo_rx|Add2~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|count~13 , uart_top0|regs|receiver|fifo_rx|count~13, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|count[2] , uart_top0|regs|receiver|fifo_rx|count[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add2~6 , uart_top0|regs|receiver|fifo_rx|Add2~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add1~6 , uart_top0|regs|receiver|fifo_rx|Add1~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|count~12 , uart_top0|regs|receiver|fifo_rx|count~12, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|count[3] , uart_top0|regs|receiver|fifo_rx|count[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add1~8 , uart_top0|regs|receiver|fifo_rx|Add1~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add2~8 , uart_top0|regs|receiver|fifo_rx|Add2~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux56~0 , uart_top0|regs|receiver|fifo_rx|Mux56~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux56~1 , uart_top0|regs|receiver|fifo_rx|Mux56~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|count[4] , uart_top0|regs|receiver|fifo_rx|count[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr0r~0 , uart_top0|regs|lsr0r~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|LessThan1~0 , uart_top0|regs|receiver|fifo_rx|LessThan1~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|count[1]~8 , uart_top0|regs|receiver|fifo_rx|count[1]~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|count[1]~9 , uart_top0|regs|receiver|fifo_rx|count[1]~9, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|count[0] , uart_top0|regs|receiver|fifo_rx|count[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom~0 , uart_top0|regs|receiver|fifo_rx|bottom~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom~1 , uart_top0|regs|receiver|fifo_rx|bottom~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom[0] , uart_top0|regs|receiver|fifo_rx|bottom[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom~2 , uart_top0|regs|receiver|fifo_rx|bottom~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom[1]~feeder , uart_top0|regs|receiver|fifo_rx|bottom[1]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom[1] , uart_top0|regs|receiver|fifo_rx|bottom[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add3~0 , uart_top0|regs|receiver|fifo_rx|Add3~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom~3 , uart_top0|regs|receiver|fifo_rx|bottom~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom[2] , uart_top0|regs|receiver|fifo_rx|bottom[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add3~1 , uart_top0|regs|receiver|fifo_rx|Add3~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom~4 , uart_top0|regs|receiver|fifo_rx|bottom~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|bottom[3] , uart_top0|regs|receiver|fifo_rx|bottom[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr0r~1 , uart_top0|regs|lsr0r~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder0~0 , uart_top0|regs|receiver|fifo_rx|Decoder0~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[5][2]~2 , uart_top0|regs|receiver|fifo_rx|fifo[5][2]~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|top~0 , uart_top0|regs|receiver|fifo_rx|top~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|top[3]~1 , uart_top0|regs|receiver|fifo_rx|top[3]~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|top[0] , uart_top0|regs|receiver|fifo_rx|top[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add0~0 , uart_top0|regs|receiver|fifo_rx|Add0~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|top[1] , uart_top0|regs|receiver|fifo_rx|top[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add0~1 , uart_top0|regs|receiver|fifo_rx|Add0~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|top[2] , uart_top0|regs|receiver|fifo_rx|top[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Add0~2 , uart_top0|regs|receiver|fifo_rx|Add0~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|top[3] , uart_top0|regs|receiver|fifo_rx|top[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~0 , uart_top0|regs|receiver|fifo_rx|Decoder1~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[5][2]~1 , uart_top0|regs|receiver|fifo_rx|fifo[5][2]~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[5][2]~3 , uart_top0|regs|receiver|fifo_rx|fifo[5][2]~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[5][0] , uart_top0|regs|receiver|fifo_rx|fifo[5][0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[7][0]~feeder , uart_top0|regs|receiver|fifo_rx|fifo[7][0]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~3 , uart_top0|regs|receiver|fifo_rx|Decoder1~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[7][1]~10 , uart_top0|regs|receiver|fifo_rx|fifo[7][1]~10, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder0~3 , uart_top0|regs|receiver|fifo_rx|Decoder0~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[7][1]~11 , uart_top0|regs|receiver|fifo_rx|fifo[7][1]~11, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[7][1]~12 , uart_top0|regs|receiver|fifo_rx|fifo[7][1]~12, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[7][0] , uart_top0|regs|receiver|fifo_rx|fifo[7][0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder0~5 , uart_top0|regs|receiver|fifo_rx|Decoder0~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[1][0]~29 , uart_top0|regs|receiver|fifo_rx|fifo[1][0]~29, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~9 , uart_top0|regs|receiver|fifo_rx|Decoder1~9, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[1][0]~28 , uart_top0|regs|receiver|fifo_rx|fifo[1][0]~28, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[1][0]~30 , uart_top0|regs|receiver|fifo_rx|fifo[1][0]~30, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[1][0] , uart_top0|regs|receiver|fifo_rx|fifo[1][0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[3][0]~feeder , uart_top0|regs|receiver|fifo_rx|fifo[3][0]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~11 , uart_top0|regs|receiver|fifo_rx|Decoder1~11, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[3][2]~35 , uart_top0|regs|receiver|fifo_rx|fifo[3][2]~35, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder0~7 , uart_top0|regs|receiver|fifo_rx|Decoder0~7, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[3][2]~34 , uart_top0|regs|receiver|fifo_rx|fifo[3][2]~34, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[3][2]~36 , uart_top0|regs|receiver|fifo_rx|fifo[3][2]~36, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[3][0] , uart_top0|regs|receiver|fifo_rx|fifo[3][0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux63~2 , uart_top0|regs|receiver|fifo_rx|Mux63~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux63~3 , uart_top0|regs|receiver|fifo_rx|Mux63~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[6][0]~feeder , uart_top0|regs|receiver|fifo_rx|fifo[6][0]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~1 , uart_top0|regs|receiver|fifo_rx|Decoder1~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[6][0]~5 , uart_top0|regs|receiver|fifo_rx|fifo[6][0]~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder0~1 , uart_top0|regs|receiver|fifo_rx|Decoder0~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[6][0]~4 , uart_top0|regs|receiver|fifo_rx|fifo[6][0]~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[6][0]~6 , uart_top0|regs|receiver|fifo_rx|fifo[6][0]~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[6][0] , uart_top0|regs|receiver|fifo_rx|fifo[6][0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~2 , uart_top0|regs|receiver|fifo_rx|Decoder1~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[4][2]~8 , uart_top0|regs|receiver|fifo_rx|fifo[4][2]~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder0~2 , uart_top0|regs|receiver|fifo_rx|Decoder0~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[4][2]~7 , uart_top0|regs|receiver|fifo_rx|fifo[4][2]~7, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[4][2]~9 , uart_top0|regs|receiver|fifo_rx|fifo[4][2]~9, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[4][0] , uart_top0|regs|receiver|fifo_rx|fifo[4][0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[2][0]~feeder , uart_top0|regs|receiver|fifo_rx|fifo[2][0]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder0~4 , uart_top0|regs|receiver|fifo_rx|Decoder0~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[2][1]~26 , uart_top0|regs|receiver|fifo_rx|fifo[2][1]~26, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~8 , uart_top0|regs|receiver|fifo_rx|Decoder1~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[2][1]~25 , uart_top0|regs|receiver|fifo_rx|fifo[2][1]~25, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[2][1]~27 , uart_top0|regs|receiver|fifo_rx|fifo[2][1]~27, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[2][0] , uart_top0|regs|receiver|fifo_rx|fifo[2][0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux63~4 , uart_top0|regs|receiver|fifo_rx|Mux63~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux63~5 , uart_top0|regs|receiver|fifo_rx|Mux63~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux63~6 , uart_top0|regs|receiver|fifo_rx|Mux63~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~15 , uart_top0|regs|receiver|fifo_rx|Decoder1~15, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[15][1]~47 , uart_top0|regs|receiver|fifo_rx|fifo[15][1]~47, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[15][1]~46 , uart_top0|regs|receiver|fifo_rx|fifo[15][1]~46, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[15][1]~48 , uart_top0|regs|receiver|fifo_rx|fifo[15][1]~48, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[15][0] , uart_top0|regs|receiver|fifo_rx|fifo[15][0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[13][0]~38 , uart_top0|regs|receiver|fifo_rx|fifo[13][0]~38, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~12 , uart_top0|regs|receiver|fifo_rx|Decoder1~12, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[13][0]~37 , uart_top0|regs|receiver|fifo_rx|fifo[13][0]~37, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[13][0]~39 , uart_top0|regs|receiver|fifo_rx|fifo[13][0]~39, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[13][0] , uart_top0|regs|receiver|fifo_rx|fifo[13][0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[9][0]~17 , uart_top0|regs|receiver|fifo_rx|fifo[9][0]~17, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~5 , uart_top0|regs|receiver|fifo_rx|Decoder1~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[9][0]~16 , uart_top0|regs|receiver|fifo_rx|fifo[9][0]~16, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[9][0]~18 , uart_top0|regs|receiver|fifo_rx|fifo[9][0]~18, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[9][0] , uart_top0|regs|receiver|fifo_rx|fifo[9][0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[11][0]~feeder , uart_top0|regs|receiver|fifo_rx|fifo[11][0]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[11][1]~22 , uart_top0|regs|receiver|fifo_rx|fifo[11][1]~22, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~7 , uart_top0|regs|receiver|fifo_rx|Decoder1~7, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[11][1]~23 , uart_top0|regs|receiver|fifo_rx|fifo[11][1]~23, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[11][1]~24 , uart_top0|regs|receiver|fifo_rx|fifo[11][1]~24, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[11][0] , uart_top0|regs|receiver|fifo_rx|fifo[11][0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux63~7 , uart_top0|regs|receiver|fifo_rx|Mux63~7, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux63~8 , uart_top0|regs|receiver|fifo_rx|Mux63~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[14][0]~feeder , uart_top0|regs|receiver|fifo_rx|fifo[14][0]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[14][0]~40 , uart_top0|regs|receiver|fifo_rx|fifo[14][0]~40, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~13 , uart_top0|regs|receiver|fifo_rx|Decoder1~13, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[14][0]~41 , uart_top0|regs|receiver|fifo_rx|fifo[14][0]~41, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[14][0]~42 , uart_top0|regs|receiver|fifo_rx|fifo[14][0]~42, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[14][0] , uart_top0|regs|receiver|fifo_rx|fifo[14][0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[10][0]~feeder , uart_top0|regs|receiver|fifo_rx|fifo[10][0]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[10][2]~14 , uart_top0|regs|receiver|fifo_rx|fifo[10][2]~14, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~4 , uart_top0|regs|receiver|fifo_rx|Decoder1~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[10][2]~13 , uart_top0|regs|receiver|fifo_rx|fifo[10][2]~13, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[10][2]~15 , uart_top0|regs|receiver|fifo_rx|fifo[10][2]~15, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[10][0] , uart_top0|regs|receiver|fifo_rx|fifo[10][0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder0~6 , uart_top0|regs|receiver|fifo_rx|Decoder0~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[8][1]~20 , uart_top0|regs|receiver|fifo_rx|fifo[8][1]~20, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~6 , uart_top0|regs|receiver|fifo_rx|Decoder1~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[8][1]~19 , uart_top0|regs|receiver|fifo_rx|fifo[8][1]~19, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[8][1]~21 , uart_top0|regs|receiver|fifo_rx|fifo[8][1]~21, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[8][0] , uart_top0|regs|receiver|fifo_rx|fifo[8][0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux63~0 , uart_top0|regs|receiver|fifo_rx|Mux63~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~14 , uart_top0|regs|receiver|fifo_rx|Decoder1~14, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[12][0]~44 , uart_top0|regs|receiver|fifo_rx|fifo[12][0]~44, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[12][0]~43 , uart_top0|regs|receiver|fifo_rx|fifo[12][0]~43, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[12][0]~45 , uart_top0|regs|receiver|fifo_rx|fifo[12][0]~45, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[12][0] , uart_top0|regs|receiver|fifo_rx|fifo[12][0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux63~1 , uart_top0|regs|receiver|fifo_rx|Mux63~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux63~9 , uart_top0|regs|receiver|fifo_rx|Mux63~9, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr3_d , uart_top0|regs|lsr3_d, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr3r~0 , uart_top0|regs|lsr3r~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr3r , uart_top0|regs|lsr3r, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[7]~0 , uart_top0|regs|receiver|rf_data_in[7]~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rparity_error~0 , uart_top0|regs|receiver|rparity_error~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[4] , openmips0|mem0|mem_data_o[4], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~3 , openmips0|dwishbone_bus_if|wishbone_data_o~3, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[4] , openmips0|dwishbone_bus_if|wishbone_data_o[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux63~0 , wb_conmax_top0|s1|Mux63~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[4] , uart_top0|wb_interface|wb_dat_is[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux39~0 , wb_conmax_top0|s1|Mux39~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[28] , uart_top0|wb_interface|wb_dat_is[28], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux47~0 , wb_conmax_top0|s1|Mux47~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[20] , uart_top0|wb_interface|wb_dat_is[20], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux55~0 , wb_conmax_top0|s1|Mux55~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[12] , uart_top0|wb_interface|wb_dat_is[12], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux35~0 , uart_top0|wb_interface|Mux35~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux35~1 , uart_top0|wb_interface|Mux35~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[4] , uart_top0|regs|lcr[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Decoder1~1 , uart_top0|regs|receiver|Decoder1~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux1~0 , uart_top0|regs|receiver|Mux1~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[6]~0 , uart_top0|regs|receiver|rshift[6]~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector16~0 , uart_top0|regs|receiver|Selector16~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[7]~7 , uart_top0|regs|receiver|rshift[7]~7, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[7]~8 , uart_top0|regs|receiver|rshift[7]~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[7] , uart_top0|regs|receiver|rshift[7], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[6]~3 , uart_top0|regs|receiver|rshift[6]~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[6]~4 , uart_top0|regs|receiver|rshift[6]~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[6]~5 , uart_top0|regs|receiver|rshift[6]~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[6]~6 , uart_top0|regs|receiver|rshift[6]~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[6] , uart_top0|regs|receiver|rshift[6], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux1~1 , uart_top0|regs|receiver|Mux1~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[0]~1 , uart_top0|regs|receiver|rshift[0]~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[5] , uart_top0|regs|receiver|rshift[5], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift~2 , uart_top0|regs|receiver|rshift~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[4] , uart_top0|regs|receiver|rshift[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector20~0 , uart_top0|regs|receiver|Selector20~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[3] , uart_top0|regs|receiver|rshift[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector21~0 , uart_top0|regs|receiver|Selector21~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[2] , uart_top0|regs|receiver|rshift[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector22~0 , uart_top0|regs|receiver|Selector22~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[1] , uart_top0|regs|receiver|rshift[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector23~0 , uart_top0|regs|receiver|Selector23~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rshift[0] , uart_top0|regs|receiver|rshift[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|WideXor0~1 , uart_top0|regs|receiver|WideXor0~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rparity~1 , uart_top0|regs|receiver|rparity~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rparity~2 , uart_top0|regs|receiver|rparity~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rparity , uart_top0|regs|receiver|rparity, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|WideXor0~0 , uart_top0|regs|receiver|WideXor0~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|WideXor0~2 , uart_top0|regs|receiver|WideXor0~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Decoder1~0 , uart_top0|regs|receiver|Decoder1~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rparity_xor~0 , uart_top0|regs|receiver|rparity_xor~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rparity_xor , uart_top0|regs|receiver|rparity_xor, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux54~0 , wb_conmax_top0|s1|Mux54~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[13] , uart_top0|wb_interface|wb_dat_is[13], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~18 , openmips0|ex_mem0|mem_reg2~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[13] , openmips0|ex_mem0|mem_reg2[13], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector54~0 , openmips0|mem0|Selector54~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~30 , openmips0|id_ex0|ex_reg2~30, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[29] , openmips0|id_ex0|ex_reg2[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~30 , openmips0|ex_mem0|mem_reg2~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[29] , openmips0|ex_mem0|mem_reg2[29], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector54~1 , openmips0|mem0|Selector54~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[29] , openmips0|mem0|mem_data_o[29], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~30 , openmips0|dwishbone_bus_if|wishbone_data_o~30, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[29] , openmips0|dwishbone_bus_if|wishbone_data_o[29], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux38~0 , wb_conmax_top0|s1|Mux38~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[29] , uart_top0|wb_interface|wb_dat_is[29], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux34~0 , uart_top0|wb_interface|Mux34~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[5] , openmips0|mem0|mem_data_o[5], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~12 , openmips0|dwishbone_bus_if|wishbone_data_o~12, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[5] , openmips0|dwishbone_bus_if|wishbone_data_o[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux62~0 , wb_conmax_top0|s1|Mux62~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[5] , uart_top0|wb_interface|wb_dat_is[5], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~725feeder , openmips0|regfile1|regs~725feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~725 , openmips0|regfile1|regs~725, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~981 , openmips0|regfile1|regs~981, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~853 , openmips0|regfile1|regs~853, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~597 , openmips0|regfile1|regs~597, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2129 , openmips0|regfile1|regs~2129, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2130 , openmips0|regfile1|regs~2130, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1013 , openmips0|regfile1|regs~1013, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~885 , openmips0|regfile1|regs~885, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~629 , openmips0|regfile1|regs~629, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~757 , openmips0|regfile1|regs~757, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2136 , openmips0|regfile1|regs~2136, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2137 , openmips0|regfile1|regs~2137, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~949 , openmips0|regfile1|regs~949, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~821 , openmips0|regfile1|regs~821, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~565 , openmips0|regfile1|regs~565, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~693 , openmips0|regfile1|regs~693, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2131 , openmips0|regfile1|regs~2131, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2132 , openmips0|regfile1|regs~2132, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~661 , openmips0|regfile1|regs~661, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~917 , openmips0|regfile1|regs~917, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~533 , openmips0|regfile1|regs~533, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~789 , openmips0|regfile1|regs~789, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2133 , openmips0|regfile1|regs~2133, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2134 , openmips0|regfile1|regs~2134, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2135 , openmips0|regfile1|regs~2135, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2138 , openmips0|regfile1|regs~2138, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~501 , openmips0|regfile1|regs~501, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~405 , openmips0|regfile1|regs~405, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~469 , openmips0|regfile1|regs~469, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2146 , openmips0|regfile1|regs~2146, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~437 , openmips0|regfile1|regs~437, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2147 , openmips0|regfile1|regs~2147, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~341 , openmips0|regfile1|regs~341, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~373 , openmips0|regfile1|regs~373, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~309 , openmips0|regfile1|regs~309, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~277 , openmips0|regfile1|regs~277, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2139 , openmips0|regfile1|regs~2139, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2140 , openmips0|regfile1|regs~2140, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~245 , openmips0|regfile1|regs~245, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~181 , openmips0|regfile1|regs~181, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~213 , openmips0|regfile1|regs~213, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~149 , openmips0|regfile1|regs~149, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2141 , openmips0|regfile1|regs~2141, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2142 , openmips0|regfile1|regs~2142, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~85 , openmips0|regfile1|regs~85, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~117 , openmips0|regfile1|regs~117, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~53 , openmips0|regfile1|regs~53, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~21 , openmips0|regfile1|regs~21, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2143 , openmips0|regfile1|regs~2143, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2144 , openmips0|regfile1|regs~2144, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2145 , openmips0|regfile1|regs~2145, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2148 , openmips0|regfile1|regs~2148, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2149 , openmips0|regfile1|regs~2149, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[21]~51 , openmips0|id0|reg2_o[21]~51, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[21]~52 , openmips0|id0|reg2_o[21]~52, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[21]~53 , openmips0|id0|reg2_o[21]~53, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[21] , openmips0|id0|reg2_o[21], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~24 , openmips0|id_ex0|ex_reg2~24, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[21] , openmips0|id_ex0|ex_reg2[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~24 , openmips0|ex_mem0|mem_reg2~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[21] , openmips0|ex_mem0|mem_reg2[21], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector62~0 , openmips0|mem0|Selector62~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector62~1 , openmips0|mem0|Selector62~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[21] , openmips0|mem0|mem_data_o[21], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~24 , openmips0|dwishbone_bus_if|wishbone_data_o~24, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[21] , openmips0|dwishbone_bus_if|wishbone_data_o[21], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux46~0 , wb_conmax_top0|s1|Mux46~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[21] , uart_top0|wb_interface|wb_dat_is[21], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux34~1 , uart_top0|wb_interface|Mux34~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[5] , uart_top0|regs|lcr[5], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector12~0 , uart_top0|regs|receiver|Selector12~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector12~1 , uart_top0|regs|receiver|Selector12~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rparity_error~1 , uart_top0|regs|receiver|rparity_error~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rparity_error , uart_top0|regs|receiver|rparity_error, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector9~0 , uart_top0|regs|receiver|Selector9~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[3]~1 , uart_top0|regs|receiver|rf_data_in[3]~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[1] , uart_top0|regs|receiver|rf_data_in[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo~0 , uart_top0|regs|receiver|fifo_rx|fifo~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[7][1]~feeder , uart_top0|regs|receiver|fifo_rx|fifo[7][1]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[7][1] , uart_top0|regs|receiver|fifo_rx|fifo[7][1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[5][1] , uart_top0|regs|receiver|fifo_rx|fifo[5][1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[6][1] , uart_top0|regs|receiver|fifo_rx|fifo[6][1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[4][1] , uart_top0|regs|receiver|fifo_rx|fifo[4][1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux62~0 , uart_top0|regs|receiver|fifo_rx|Mux62~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux62~1 , uart_top0|regs|receiver|fifo_rx|Mux62~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[12][1] , uart_top0|regs|receiver|fifo_rx|fifo[12][1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[14][1]~feeder , uart_top0|regs|receiver|fifo_rx|fifo[14][1]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[14][1] , uart_top0|regs|receiver|fifo_rx|fifo[14][1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux62~7 , uart_top0|regs|receiver|fifo_rx|Mux62~7, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[13][1] , uart_top0|regs|receiver|fifo_rx|fifo[13][1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[15][1] , uart_top0|regs|receiver|fifo_rx|fifo[15][1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux62~8 , uart_top0|regs|receiver|fifo_rx|Mux62~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[8][1] , uart_top0|regs|receiver|fifo_rx|fifo[8][1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[9][1]~feeder , uart_top0|regs|receiver|fifo_rx|fifo[9][1]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[9][1] , uart_top0|regs|receiver|fifo_rx|fifo[9][1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux62~2 , uart_top0|regs|receiver|fifo_rx|Mux62~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[11][1] , uart_top0|regs|receiver|fifo_rx|fifo[11][1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[10][1]~feeder , uart_top0|regs|receiver|fifo_rx|fifo[10][1]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[10][1] , uart_top0|regs|receiver|fifo_rx|fifo[10][1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux62~3 , uart_top0|regs|receiver|fifo_rx|Mux62~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[2][1]~feeder , uart_top0|regs|receiver|fifo_rx|fifo[2][1]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[2][1] , uart_top0|regs|receiver|fifo_rx|fifo[2][1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[3][1] , uart_top0|regs|receiver|fifo_rx|fifo[3][1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[1][1] , uart_top0|regs|receiver|fifo_rx|fifo[1][1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Decoder1~10 , uart_top0|regs|receiver|fifo_rx|Decoder1~10, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[0][1]~31 , uart_top0|regs|receiver|fifo_rx|fifo[0][1]~31, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[0][1]~32 , uart_top0|regs|receiver|fifo_rx|fifo[0][1]~32, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[0][1]~33 , uart_top0|regs|receiver|fifo_rx|fifo[0][1]~33, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[0][1] , uart_top0|regs|receiver|fifo_rx|fifo[0][1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux62~4 , uart_top0|regs|receiver|fifo_rx|Mux62~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux62~5 , uart_top0|regs|receiver|fifo_rx|Mux62~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux62~6 , uart_top0|regs|receiver|fifo_rx|Mux62~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux62~9 , uart_top0|regs|receiver|fifo_rx|Mux62~9, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr2_d , uart_top0|regs|lsr2_d, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr2r~0 , uart_top0|regs|lsr2r~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr2r , uart_top0|regs|lsr2r, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector10~0 , uart_top0|regs|receiver|Selector10~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[0]~2 , uart_top0|regs|receiver|rf_data_in[0]~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[2]~6 , uart_top0|regs|receiver|rf_data_in[2]~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[2]~5 , uart_top0|regs|receiver|rf_data_in[2]~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[2]~7 , uart_top0|regs|receiver|rf_data_in[2]~7, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[2] , uart_top0|regs|receiver|rf_data_in[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo~50 , uart_top0|regs|receiver|fifo_rx|fifo~50, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[0][2] , uart_top0|regs|receiver|fifo_rx|fifo[0][2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[4][2] , uart_top0|regs|receiver|fifo_rx|fifo[4][2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux61~4 , uart_top0|regs|receiver|fifo_rx|Mux61~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[1][2] , uart_top0|regs|receiver|fifo_rx|fifo[1][2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[5][2] , uart_top0|regs|receiver|fifo_rx|fifo[5][2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux61~5 , uart_top0|regs|receiver|fifo_rx|Mux61~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[7][2] , uart_top0|regs|receiver|fifo_rx|fifo[7][2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[2][2] , uart_top0|regs|receiver|fifo_rx|fifo[2][2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[6][2]~feeder , uart_top0|regs|receiver|fifo_rx|fifo[6][2]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[6][2] , uart_top0|regs|receiver|fifo_rx|fifo[6][2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux61~2 , uart_top0|regs|receiver|fifo_rx|Mux61~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[3][2] , uart_top0|regs|receiver|fifo_rx|fifo[3][2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux61~3 , uart_top0|regs|receiver|fifo_rx|Mux61~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux61~6 , uart_top0|regs|receiver|fifo_rx|Mux61~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[9][2] , uart_top0|regs|receiver|fifo_rx|fifo[9][2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[13][2] , uart_top0|regs|receiver|fifo_rx|fifo[13][2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[8][2] , uart_top0|regs|receiver|fifo_rx|fifo[8][2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[12][2] , uart_top0|regs|receiver|fifo_rx|fifo[12][2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux61~0 , uart_top0|regs|receiver|fifo_rx|Mux61~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux61~1 , uart_top0|regs|receiver|fifo_rx|Mux61~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[15][2] , uart_top0|regs|receiver|fifo_rx|fifo[15][2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[11][2] , uart_top0|regs|receiver|fifo_rx|fifo[11][2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[10][2] , uart_top0|regs|receiver|fifo_rx|fifo[10][2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux61~7 , uart_top0|regs|receiver|fifo_rx|Mux61~7, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[14][2] , uart_top0|regs|receiver|fifo_rx|fifo[14][2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux61~8 , uart_top0|regs|receiver|fifo_rx|Mux61~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|Mux61~9 , uart_top0|regs|receiver|fifo_rx|Mux61~9, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr4_d , uart_top0|regs|lsr4_d, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr4r~0 , uart_top0|regs|lsr4r~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr4r , uart_top0|regs|lsr4r, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|overrun~0 , uart_top0|regs|receiver|fifo_rx|overrun~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|overrun~1 , uart_top0|regs|receiver|fifo_rx|overrun~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|overrun~2 , uart_top0|regs|receiver|fifo_rx|overrun~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|overrun , uart_top0|regs|receiver|fifo_rx|overrun, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr1_d , uart_top0|regs|lsr1_d, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr1r~0 , uart_top0|regs|lsr1r~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr1r , uart_top0|regs|lsr1r, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rls_int~0 , uart_top0|regs|rls_int~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ier[2] , uart_top0|regs|ier[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rls_int~1 , uart_top0|regs|rls_int~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rls_int_d , uart_top0|regs|rls_int_d, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rls_int_pnd~0 , uart_top0|regs|rls_int_pnd~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rls_int_pnd~1 , uart_top0|regs|rls_int_pnd~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rls_int_pnd , uart_top0|regs|rls_int_pnd, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|fcr[0]~1 , uart_top0|regs|fcr[0]~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|fcr[0] , uart_top0|regs|fcr[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rda_int~0 , uart_top0|regs|rda_int~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rda_int~1 , uart_top0|regs|rda_int~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rda_int~2 , uart_top0|regs|rda_int~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rda_int~3 , uart_top0|regs|rda_int~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[0]~10 , uart_top0|regs|receiver|counter_t[0]~10, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|always4~0 , uart_top0|regs|receiver|always4~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[2]~12 , uart_top0|regs|receiver|counter_t[2]~12, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[0] , uart_top0|regs|receiver|counter_t[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[1]~13 , uart_top0|regs|receiver|counter_t[1]~13, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[1] , uart_top0|regs|receiver|counter_t[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[2]~15 , uart_top0|regs|receiver|counter_t[2]~15, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[2] , uart_top0|regs|receiver|counter_t[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[3]~17 , uart_top0|regs|receiver|counter_t[3]~17, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[3] , uart_top0|regs|receiver|counter_t[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[4]~19 , uart_top0|regs|receiver|counter_t[4]~19, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[4] , uart_top0|regs|receiver|counter_t[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[5]~21 , uart_top0|regs|receiver|counter_t[5]~21, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[5] , uart_top0|regs|receiver|counter_t[5], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[6]~23 , uart_top0|regs|receiver|counter_t[6]~23, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[6] , uart_top0|regs|receiver|counter_t[6], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[7]~25 , uart_top0|regs|receiver|counter_t[7]~25, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[7] , uart_top0|regs|receiver|counter_t[7], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[8]~27 , uart_top0|regs|receiver|counter_t[8]~27, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[8] , uart_top0|regs|receiver|counter_t[8], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[9]~29 , uart_top0|regs|receiver|counter_t[9]~29, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|counter_t[9] , uart_top0|regs|receiver|counter_t[9], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ti_int~3 , uart_top0|regs|ti_int~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ti_int~2 , uart_top0|regs|ti_int~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ti_int~4 , uart_top0|regs|ti_int~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ti_int , uart_top0|regs|ti_int, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ti_int_d , uart_top0|regs|ti_int_d, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ti_int_pnd~0 , uart_top0|regs|ti_int_pnd~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ti_int_pnd~1 , uart_top0|regs|ti_int_pnd~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ti_int_pnd , uart_top0|regs|ti_int_pnd, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|iir~3 , uart_top0|regs|iir~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|iir[3] , uart_top0|regs|iir[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|always7~5 , uart_top0|regs|always7~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|always8~3 , uart_top0|regs|always8~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|scratch[3] , uart_top0|regs|scratch[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux7~1 , uart_top0|regs|Mux7~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux7~2 , uart_top0|regs|Mux7~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ier[3]~feeder , uart_top0|regs|ier[3]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ier[3] , uart_top0|regs|ier[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[11]~feeder , uart_top0|regs|dl[11]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[15]~2 , uart_top0|regs|dl[15]~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[11] , uart_top0|regs|dl[11], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux7~4 , uart_top0|regs|Mux7~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux7~3 , uart_top0|regs|Mux7~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[6] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[6], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[5] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[5], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[8] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[8], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[7] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[7], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux7~6 , uart_top0|regs|Mux7~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[0] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[2] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[1] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[4] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[3] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux7~5 , uart_top0|regs|Mux7~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux7~7 , uart_top0|regs|Mux7~7, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[3]~feeder , uart_top0|regs|dl[3]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[3] , uart_top0|regs|dl[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector4~0 , uart_top0|regs|receiver|Selector4~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[6] , uart_top0|regs|receiver|rf_data_in[6], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[12] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[12], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~0feeder , uart_top0|regs|receiver|fifo_rx|rfifo|ram~0feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~0 , uart_top0|regs|receiver|fifo_rx|rfifo|ram~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux7~8 , uart_top0|regs|Mux7~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux4~0 , uart_top0|regs|Mux4~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~9 , uart_top0|regs|receiver|fifo_rx|rfifo|ram~9, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~10 , uart_top0|regs|receiver|fifo_rx|rfifo|ram~10, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~4 , uart_top0|regs|receiver|fifo_rx|rfifo|ram~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector7~0 , uart_top0|regs|receiver|Selector7~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[3] , uart_top0|regs|receiver|rf_data_in[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector6~0 , uart_top0|regs|receiver|Selector6~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[4] , uart_top0|regs|receiver|rf_data_in[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector5~0 , uart_top0|regs|receiver|Selector5~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[5] , uart_top0|regs|receiver|rf_data_in[5], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector3~0 , uart_top0|regs|receiver|Selector3~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[7] , uart_top0|regs|receiver|rf_data_in[7], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector2~0 , uart_top0|regs|receiver|Selector2~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[8] , uart_top0|regs|receiver|rf_data_in[8], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector1~0 , uart_top0|regs|receiver|Selector1~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[9] , uart_top0|regs|receiver|rf_data_in[9], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Selector0~0 , uart_top0|regs|receiver|Selector0~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[10] , uart_top0|regs|receiver|rf_data_in[10], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0 , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0|auto_generated|ram_block1a0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux4~1 , uart_top0|regs|Mux4~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux4~2 , uart_top0|regs|Mux4~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux4~3 , uart_top0|regs|Mux4~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux4~4 , uart_top0|regs|Mux4~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux4~5 , uart_top0|regs|Mux4~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux4~6 , uart_top0|regs|Mux4~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|always7~6 , uart_top0|regs|always7~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|mcr[2] , uart_top0|regs|mcr[2], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux12~0 , uart_top0|wb_interface|Mux12~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux12~1 , uart_top0|wb_interface|Mux12~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux12~2 , uart_top0|wb_interface|Mux12~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|re_o , uart_top0|wb_interface|re_o, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[19] , uart_top0|wb_interface|wb_dat_o[19], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux48~0 , wb_conmax_top0|s2|Mux48~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[19]~feeder , gpio_top0|rgpio_ptrig[19]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o~12 , openmips0|dwishbone_bus_if|wishbone_sel_o~12, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o~13 , openmips0|dwishbone_bus_if|wishbone_sel_o~13, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o[2] , openmips0|dwishbone_bus_if|wishbone_sel_o[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux33~0 , wb_conmax_top0|s2|Mux33~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[19]~1 , gpio_top0|rgpio_ptrig[19]~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[19] , gpio_top0|rgpio_ptrig[19], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[19]~1 , gpio_top0|rgpio_inte[19]~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[19] , gpio_top0|rgpio_inte[19], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[19]~feeder , gpio_top0|rgpio_out[19]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[16]~2 , gpio_top0|rgpio_out[16]~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[19] , gpio_top0|rgpio_out[19], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[19]~1 , gpio_top0|rgpio_oe[19]~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[19] , gpio_top0|rgpio_oe[19], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux12~0 , gpio_top0|Mux12~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux12~1 , gpio_top0|Mux12~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[19]~feeder , gpio_top0|rgpio_ints[19]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[19] , gpio_top0|rgpio_ints[19], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux12~2 , gpio_top0|Mux12~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[19] , gpio_top0|wb_dat_o[19], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux12~0 , wb_conmax_top0|m0|Mux12~0, openmips_min_sopc, 1
instance = comp, \plic0|enable~27 , plic0|enable~27, openmips_min_sopc, 1
instance = comp, \plic0|enable[19] , plic0|enable[19], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux48~0 , wb_conmax_top0|s3|Mux48~0, openmips_min_sopc, 1
instance = comp, \plic0|threshold[19]~feeder , plic0|threshold[19]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o~20 , openmips0|iwishbone_bus_if|wishbone_addr_o~20, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[13] , openmips0|iwishbone_bus_if|wishbone_addr_o[13], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~20 , openmips0|ex0|Add1~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~22 , openmips0|ex0|Add1~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~24 , openmips0|ex0|Add1~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~26 , openmips0|ex0|Add1~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~28 , openmips0|ex0|Add1~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~30 , openmips0|ex0|Add1~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~16 , openmips0|ex0|Add0~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~18 , openmips0|ex0|Add0~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~20 , openmips0|ex0|Add0~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~22 , openmips0|ex0|Add0~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~24 , openmips0|ex0|Add0~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~26 , openmips0|ex0|Add0~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~81 , openmips0|ex0|Add1~81, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[13] , openmips0|ex_mem0|mem_mem_addr[13], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~22 , openmips0|dwishbone_bus_if|wishbone_addr_o~22, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[13] , openmips0|dwishbone_bus_if|wishbone_addr_o[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux18~0 , wb_conmax_top0|s3|Mux18~0, openmips_min_sopc, 1
instance = comp, \plic0|threshold[31]~0 , plic0|threshold[31]~0, openmips_min_sopc, 1
instance = comp, \plic0|threshold[31]~2 , plic0|threshold[31]~2, openmips_min_sopc, 1
instance = comp, \plic0|threshold[19] , plic0|threshold[19], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[19]~21 , plic0|wb_dat_o[19]~21, openmips_min_sopc, 1
instance = comp, \plic0|priority[1][19]~feeder , plic0|priority[1][19]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux27~1 , wb_conmax_top0|s3|Mux27~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux28~1 , wb_conmax_top0|s3|Mux28~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~32 , openmips0|ex0|Add1~32, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~34 , openmips0|ex0|Add1~34, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~36 , openmips0|ex0|Add1~36, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~38 , openmips0|ex0|Add1~38, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~40 , openmips0|ex0|Add1~40, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~42 , openmips0|ex0|Add1~42, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~44 , openmips0|ex0|Add1~44, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~28 , openmips0|ex0|Add0~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~30 , openmips0|ex0|Add0~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~32 , openmips0|ex0|Add0~32, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~34 , openmips0|ex0|Add0~34, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~36 , openmips0|ex0|Add0~36, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~38 , openmips0|ex0|Add0~38, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~40 , openmips0|ex0|Add0~40, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~93 , openmips0|ex0|Add1~93, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[20] , openmips0|ex_mem0|mem_mem_addr[20], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~34 , openmips0|dwishbone_bus_if|wishbone_addr_o~34, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[20] , openmips0|dwishbone_bus_if|wishbone_addr_o[20], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o~32 , openmips0|iwishbone_bus_if|wishbone_addr_o~32, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[20] , openmips0|iwishbone_bus_if|wishbone_addr_o[20], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux11~0 , wb_conmax_top0|s3|Mux11~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o~31 , openmips0|iwishbone_bus_if|wishbone_addr_o~31, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[19] , openmips0|iwishbone_bus_if|wishbone_addr_o[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~92 , openmips0|ex0|Add1~92, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[19] , openmips0|ex_mem0|mem_mem_addr[19], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~33 , openmips0|dwishbone_bus_if|wishbone_addr_o~33, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[19] , openmips0|dwishbone_bus_if|wishbone_addr_o[19], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux12~0 , wb_conmax_top0|s3|Mux12~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o~33 , openmips0|iwishbone_bus_if|wishbone_addr_o~33, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[22] , openmips0|iwishbone_bus_if|wishbone_addr_o[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~46 , openmips0|ex0|Add1~46, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~48 , openmips0|ex0|Add1~48, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~42 , openmips0|ex0|Add0~42, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~44 , openmips0|ex0|Add0~44, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~94 , openmips0|ex0|Add1~94, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[22] , openmips0|ex_mem0|mem_mem_addr[22], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~35 , openmips0|dwishbone_bus_if|wishbone_addr_o~35, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[22] , openmips0|dwishbone_bus_if|wishbone_addr_o[22], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux9~0 , wb_conmax_top0|s3|Mux9~0, openmips_min_sopc, 1
instance = comp, \plic0|LessThan0~5 , plic0|LessThan0~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~16 , openmips0|ex0|moveres~16, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec~11 , openmips0|csr0|mtvec~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[24] , openmips0|csr0|mhartid[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector73~1 , openmips0|csr0|Selector73~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[24] , openmips0|csr0|minstreth[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[24]~feeder , openmips0|csr0|minstret[24]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[24] , openmips0|csr0|minstret[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector73~2 , openmips0|csr0|Selector73~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[24] , openmips0|csr0|mtime[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[24]~feeder , openmips0|csr0|marchid[24]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[24] , openmips0|csr0|marchid[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector73~0 , openmips0|csr0|Selector73~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[24] , openmips0|csr0|mvendorid[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector73~3 , openmips0|csr0|Selector73~3, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~9 , openmips0|if_id0|id_pc~9, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[24] , openmips0|if_id0|id_pc[24], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~24 , openmips0|id_ex0|ex_current_inst_address~24, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[24] , openmips0|id_ex0|ex_current_inst_address[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~24 , openmips0|ex_mem0|mem_current_inst_address~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[24] , openmips0|ex_mem0|mem_current_inst_address[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval~13 , openmips0|csr0|mtval~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[24] , openmips0|csr0|mtval[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector73~4 , openmips0|csr0|Selector73~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[24] , openmips0|csr0|mip[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[24] , openmips0|csr0|misa[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[24] , openmips0|csr0|mscratch[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector73~5 , openmips0|csr0|Selector73~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~18 , openmips0|csr0|mcause~18, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[24] , openmips0|csr0|mcause[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[24]~feeder , openmips0|csr0|mie[24]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[24] , openmips0|csr0|mie[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[24] , openmips0|csr0|fcsr[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector73~8 , openmips0|csr0|Selector73~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[24] , openmips0|csr0|frm[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[24]~feeder , openmips0|csr0|fflags[24]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[24] , openmips0|csr0|fflags[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector73~6 , openmips0|csr0|Selector73~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[24]~feeder , openmips0|csr0|mtvec[24]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[24] , openmips0|csr0|mtvec[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector73~7 , openmips0|csr0|Selector73~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[24] , openmips0|csr0|mstatus[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[24]~81 , openmips0|csr0|mepc[24]~81, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[24] , openmips0|csr0|mepc[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector73~9 , openmips0|csr0|Selector73~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector73~10 , openmips0|csr0|Selector73~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector73~11 , openmips0|csr0|Selector73~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector73~12 , openmips0|csr0|Selector73~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[24] , openmips0|csr0|mimpid[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector73~13 , openmips0|csr0|Selector73~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector73~14 , openmips0|csr0|Selector73~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[24] , openmips0|csr0|data_o[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~17 , openmips0|ex0|moveres~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector230~0 , openmips0|ex0|Selector230~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[24] , openmips0|ex0|csr_reg_data_o[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~79 , openmips0|ex_mem0|mem_csr_reg_data~79, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[24] , openmips0|ex_mem0|mem_csr_reg_data[24], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~14 , openmips0|mem_wb0|wb_csr_reg_data~14, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[24] , openmips0|mem_wb0|wb_csr_reg_data[24], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[24]~97 , openmips0|ctrl0|new_pc[24]~97, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[24]~98 , openmips0|ctrl0|new_pc[24]~98, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[24]~149 , openmips0|ctrl0|new_pc[24]~149, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[24] , openmips0|ctrl0|new_pc[24], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~42 , openmips0|pc_reg0|Add0~42, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~44 , openmips0|pc_reg0|Add0~44, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[29]~136 , openmips0|pc_reg0|pc[29]~136, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[29]~7 , openmips0|pc_reg0|pc[29]~7, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[29]~8 , openmips0|pc_reg0|pc[29]~8, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[29]~9 , openmips0|pc_reg0|pc[29]~9, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[29]~10 , openmips0|pc_reg0|pc[29]~10, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[29]~14 , openmips0|pc_reg0|pc[29]~14, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[29]~11 , openmips0|pc_reg0|pc[29]~11, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[29]~12 , openmips0|pc_reg0|pc[29]~12, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~26 , openmips0|id_ex0|ex_reg2~26, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[24] , openmips0|id_ex0|ex_reg2[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector20~0 , openmips0|ex0|Selector20~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector20~1 , openmips0|ex0|Selector20~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[24] , openmips0|ex0|logicout[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[24] , openmips0|ex0|moveres[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~8 , openmips0|ex0|Mux24~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~9 , openmips0|ex0|ShiftLeft1~9, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~46 , openmips0|div0|Add1~46, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[8]~0 , openmips0|div0|dividend[8]~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector110~0 , openmips0|ex0|Selector110~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata2_o~4 , openmips0|ex0|div_opdata2_o~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata2_o~5 , openmips0|ex0|div_opdata2_o~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[8]~1 , openmips0|div0|dividend[8]~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~44 , openmips0|div0|Add1~44, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~42 , openmips0|div0|Add1~42, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~40 , openmips0|div0|Add1~40, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[19]~11 , openmips0|ex0|div_opdata1_o[19]~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector123~0 , openmips0|ex0|Selector123~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[18]~12 , openmips0|ex0|div_opdata1_o[18]~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector124~0 , openmips0|ex0|Selector124~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[17]~13 , openmips0|ex0|div_opdata1_o[17]~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector125~0 , openmips0|ex0|Selector125~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector126~0 , openmips0|ex0|Selector126~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector127~0 , openmips0|ex0|Selector127~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector128~0 , openmips0|ex0|Selector128~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector129~0 , openmips0|ex0|Selector129~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector130~0 , openmips0|ex0|Selector130~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector131~0 , openmips0|ex0|Selector131~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector132~0 , openmips0|ex0|Selector132~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector133~0 , openmips0|ex0|Selector133~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector134~0 , openmips0|ex0|Selector134~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector135~0 , openmips0|ex0|Selector135~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector136~0 , openmips0|ex0|Selector136~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector137~0 , openmips0|ex0|Selector137~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector138~0 , openmips0|ex0|Selector138~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector139~0 , openmips0|ex0|Selector139~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector140~0 , openmips0|ex0|Selector140~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector141~0 , openmips0|ex0|Selector141~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~0 , openmips0|div0|Add1~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~2 , openmips0|div0|Add1~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~4 , openmips0|div0|Add1~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~6 , openmips0|div0|Add1~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~8 , openmips0|div0|Add1~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~10 , openmips0|div0|Add1~10, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~12 , openmips0|div0|Add1~12, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~14 , openmips0|div0|Add1~14, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~16 , openmips0|div0|Add1~16, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~18 , openmips0|div0|Add1~18, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~20 , openmips0|div0|Add1~20, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~22 , openmips0|div0|Add1~22, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~24 , openmips0|div0|Add1~24, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~26 , openmips0|div0|Add1~26, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~28 , openmips0|div0|Add1~28, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~30 , openmips0|div0|Add1~30, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~32 , openmips0|div0|Add1~32, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[14]~16 , openmips0|ex0|div_opdata1_o[14]~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[13]~17 , openmips0|ex0|div_opdata1_o[13]~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[12]~18 , openmips0|ex0|div_opdata1_o[12]~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[10]~20 , openmips0|ex0|div_opdata1_o[10]~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[9]~21 , openmips0|ex0|div_opdata1_o[9]~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[8]~22 , openmips0|ex0|div_opdata1_o[8]~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[1]~29 , openmips0|ex0|div_opdata1_o[1]~29, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector74~0 , openmips0|div0|Selector74~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector142~0 , openmips0|ex0|Selector142~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector143~0 , openmips0|ex0|Selector143~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector144~0 , openmips0|ex0|Selector144~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~2 , openmips0|id_ex0|ex_reg2~2, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[28] , openmips0|id_ex0|ex_reg2[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector145~0 , openmips0|ex0|Selector145~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector146~0 , openmips0|ex0|Selector146~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector147~0 , openmips0|ex0|Selector147~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector148~0 , openmips0|ex0|Selector148~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector149~0 , openmips0|ex0|Selector149~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector150~0 , openmips0|ex0|Selector150~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr13~1clkctrl , openmips0|ex0|WideOr13~1clkctrl, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~9 , openmips0|ex0|Add4|auto_generated|_~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~10 , openmips0|ex0|Add4|auto_generated|_~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~11 , openmips0|ex0|Add4|auto_generated|_~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~12 , openmips0|ex0|Add4|auto_generated|_~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~14 , openmips0|ex0|Add4|auto_generated|_~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~16 , openmips0|ex0|Add4|auto_generated|_~16, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~4 , openmips0|id_ex0|ex_reg2~4, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[14] , openmips0|id_ex0|ex_reg2[14], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~17 , openmips0|ex0|Add4|auto_generated|_~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[14]~28 , openmips0|ex0|Add4|auto_generated|result_int[14]~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[15]~30 , openmips0|ex0|Add4|auto_generated|result_int[15]~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[16]~32 , openmips0|ex0|Add4|auto_generated|result_int[16]~32, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[17]~34 , openmips0|ex0|Add4|auto_generated|result_int[17]~34, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[18]~36 , openmips0|ex0|Add4|auto_generated|result_int[18]~36, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[19]~38 , openmips0|ex0|Add4|auto_generated|result_int[19]~38, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[20]~40 , openmips0|ex0|Add4|auto_generated|result_int[20]~40, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[21]~42 , openmips0|ex0|Add4|auto_generated|result_int[21]~42, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[22]~44 , openmips0|ex0|Add4|auto_generated|result_int[22]~44, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[23]~46 , openmips0|ex0|Add4|auto_generated|result_int[23]~46, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector54~2 , openmips0|ex0|Selector54~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[22] , openmips0|ex0|arithmeticres[22], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~0 , openmips0|id0|Add3~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~2 , openmips0|id0|Add3~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~4 , openmips0|id0|Add3~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~6 , openmips0|id0|Add3~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~8 , openmips0|id0|Add3~8, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~10 , openmips0|id0|Add3~10, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~12 , openmips0|id0|Add3~12, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~14 , openmips0|id0|Add3~14, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~16 , openmips0|id0|Add3~16, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~18 , openmips0|id0|Add3~18, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~20 , openmips0|id0|Add3~20, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~22 , openmips0|id0|Add3~22, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~24 , openmips0|id0|Add3~24, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~26 , openmips0|id0|Add3~26, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~28 , openmips0|id0|Add3~28, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~30 , openmips0|id0|Add3~30, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~32 , openmips0|id0|Add3~32, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~34 , openmips0|id0|Add3~34, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~36 , openmips0|id0|Add3~36, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~38 , openmips0|id0|Add3~38, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~40 , openmips0|id0|Add3~40, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~19 , openmips0|id_ex0|ex_link_address~19, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~20 , openmips0|id_ex0|ex_link_address~20, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[22] , openmips0|id_ex0|ex_link_address[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~5 , openmips0|ex0|Mux22~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~20 , openmips0|div0|result_o~20, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[31]~0 , openmips0|div0|divisor[31]~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[44]~1 , openmips0|div0|result_o[44]~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[54] , openmips0|div0|result_o[54], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~7 , openmips0|ex0|Mux31~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~8 , openmips0|ex0|Mux31~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~19 , openmips0|div0|result_o~19, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[22] , openmips0|div0|result_o[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~1 , openmips0|ex0|Mux11~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~2 , openmips0|ex0|Mux11~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~11 , openmips0|ex0|Mux31~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~22 , openmips0|ex0|ShiftLeft0~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~45 , openmips0|ex0|ShiftLeft0~45, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~46 , openmips0|ex0|ShiftLeft0~46, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~47 , openmips0|ex0|ShiftLeft0~47, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~25 , openmips0|ex0|ShiftLeft0~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~48 , openmips0|ex0|ShiftLeft0~48, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~49 , openmips0|ex0|ShiftLeft0~49, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~13 , openmips0|ex0|Mux31~13, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~29 , openmips0|id_ex0|ex_reg1~29, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[30] , openmips0|id_ex0|ex_reg1[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~8 , openmips0|ex0|ShiftRight0~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~38 , openmips0|ex0|ShiftRight0~38, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~6 , openmips0|ex0|Mux23~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~29 , openmips0|ex0|ShiftRight0~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~34 , openmips0|ex0|ShiftRight0~34, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~35 , openmips0|ex0|ShiftRight0~35, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~20 , openmips0|ex0|ShiftRight0~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~17 , openmips0|ex0|ShiftRight0~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~21 , openmips0|ex0|ShiftRight0~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~36 , openmips0|ex0|ShiftRight0~36, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~6 , openmips0|ex0|Mux22~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~40 , openmips0|ex0|ShiftLeft0~40, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~41 , openmips0|ex0|ShiftLeft0~41, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~95 , openmips0|ex0|ShiftLeft0~95, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~3 , openmips0|ex0|Mux11~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~14 , openmips0|ex0|Mux31~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~7 , openmips0|ex0|Mux22~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~7 , openmips0|ex0|ShiftLeft0~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~33 , openmips0|ex0|ShiftLeft0~33, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~34 , openmips0|ex0|ShiftLeft0~34, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~4 , openmips0|ex0|ShiftLeft0~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~31 , openmips0|ex0|ShiftLeft0~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~32 , openmips0|ex0|ShiftLeft0~32, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~35 , openmips0|ex0|ShiftLeft0~35, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~8 , openmips0|ex0|Mux22~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~9 , openmips0|ex0|Mux22~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~7 , openmips0|ex0|ShiftRight0~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~10 , openmips0|ex0|ShiftLeft1~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~37 , openmips0|ex0|ShiftRight0~37, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~5 , openmips0|ex0|shiftres~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~10 , openmips0|ex0|Mux22~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~14 , openmips0|ex0|Mux22~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~11 , openmips0|ex0|Mux22~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~27 , openmips0|ex0|Add3~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~29 , openmips0|ex0|Add3~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~31 , openmips0|ex0|Add3~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~33 , openmips0|ex0|Add3~33, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~35 , openmips0|ex0|Add3~35, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|opdata2_mult~0 , openmips0|ex0|opdata2_mult~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~0 , openmips0|ex0|Add4~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~1 , openmips0|ex0|Add4~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~3 , openmips0|ex0|Add4~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~5 , openmips0|ex0|Add4~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~7 , openmips0|ex0|Add4~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~9 , openmips0|ex0|Add4~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~11 , openmips0|ex0|Add4~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~13 , openmips0|ex0|Add4~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~15 , openmips0|ex0|Add4~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~17 , openmips0|ex0|Add4~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~19 , openmips0|ex0|Add4~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~21 , openmips0|ex0|Add4~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~23 , openmips0|ex0|Add4~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~25 , openmips0|ex0|Add4~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~27 , openmips0|ex0|Add4~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~29 , openmips0|ex0|Add4~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~31 , openmips0|ex0|Add4~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~33 , openmips0|ex0|Add4~33, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~35 , openmips0|ex0|Add4~35, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~37 , openmips0|ex0|Add4~37, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~39 , openmips0|ex0|Add4~39, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~41 , openmips0|ex0|Add4~41, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~43 , openmips0|ex0|Add4~43, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~45 , openmips0|ex0|Add4~45, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~47 , openmips0|ex0|Add4~47, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~49 , openmips0|ex0|Add4~49, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~51 , openmips0|ex0|Add4~51, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~53 , openmips0|ex0|Add4~53, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~55 , openmips0|ex0|Add4~55, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~57 , openmips0|ex0|Add4~57, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~59 , openmips0|ex0|Add4~59, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~61 , openmips0|ex0|Add4~61, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4~63 , openmips0|ex0|Add4~63, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|mac_mult3 , openmips0|ex0|Mult0|auto_generated|mac_mult3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|mac_out4 , openmips0|ex0|Mult0|auto_generated|mac_out4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~37 , openmips0|ex0|Add3~37, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~39 , openmips0|ex0|Add3~39, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~41 , openmips0|ex0|Add3~41, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~43 , openmips0|ex0|Add3~43, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~45 , openmips0|ex0|Add3~45, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~47 , openmips0|ex0|Add3~47, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~49 , openmips0|ex0|Add3~49, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~51 , openmips0|ex0|Add3~51, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~53 , openmips0|ex0|Add3~53, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~55 , openmips0|ex0|Add3~55, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~57 , openmips0|ex0|Add3~57, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~59 , openmips0|ex0|Add3~59, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~61 , openmips0|ex0|Add3~61, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~63 , openmips0|ex0|Add3~63, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|mac_mult5 , openmips0|ex0|Mult0|auto_generated|mac_mult5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|mac_out6 , openmips0|ex0|Mult0|auto_generated|mac_out6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[0]~0 , openmips0|ex0|Mult0|auto_generated|add9_result[0]~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[1]~2 , openmips0|ex0|Mult0|auto_generated|add9_result[1]~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[2]~4 , openmips0|ex0|Mult0|auto_generated|add9_result[2]~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[3]~6 , openmips0|ex0|Mult0|auto_generated|add9_result[3]~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[4]~8 , openmips0|ex0|Mult0|auto_generated|add9_result[4]~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|mac_mult1 , openmips0|ex0|Mult0|auto_generated|mac_mult1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|mac_out2 , openmips0|ex0|Mult0|auto_generated|mac_out2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~0 , openmips0|ex0|Mult0|auto_generated|op_1~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~2 , openmips0|ex0|Mult0|auto_generated|op_1~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~4 , openmips0|ex0|Mult0|auto_generated|op_1~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~6 , openmips0|ex0|Mult0|auto_generated|op_1~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~8 , openmips0|ex0|Mult0|auto_generated|op_1~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~1 , openmips0|ex0|Add6~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~2 , openmips0|ex0|Add6~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~4 , openmips0|ex0|Add6~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~6 , openmips0|ex0|Add6~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~8 , openmips0|ex0|Add6~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~10 , openmips0|ex0|Add6~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~12 , openmips0|ex0|Add6~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~14 , openmips0|ex0|Add6~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~16 , openmips0|ex0|Add6~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~18 , openmips0|ex0|Add6~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~20 , openmips0|ex0|Add6~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~22 , openmips0|ex0|Add6~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~24 , openmips0|ex0|Add6~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~26 , openmips0|ex0|Add6~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~28 , openmips0|ex0|Add6~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~30 , openmips0|ex0|Add6~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~32 , openmips0|ex0|Add6~32, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~34 , openmips0|ex0|Add6~34, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~36 , openmips0|ex0|Add6~36, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~38 , openmips0|ex0|Add6~38, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~40 , openmips0|ex0|Add6~40, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~42 , openmips0|ex0|Add6~42, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~44 , openmips0|ex0|Add6~44, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|mac_mult7 , openmips0|ex0|Mult0|auto_generated|mac_mult7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|mac_out8 , openmips0|ex0|Mult0|auto_generated|mac_out8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[5]~10 , openmips0|ex0|Mult0|auto_generated|add9_result[5]~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[6]~12 , openmips0|ex0|Mult0|auto_generated|add9_result[6]~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[7]~14 , openmips0|ex0|Mult0|auto_generated|add9_result[7]~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[8]~16 , openmips0|ex0|Mult0|auto_generated|add9_result[8]~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[9]~18 , openmips0|ex0|Mult0|auto_generated|add9_result[9]~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[10]~20 , openmips0|ex0|Mult0|auto_generated|add9_result[10]~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[11]~22 , openmips0|ex0|Mult0|auto_generated|add9_result[11]~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[12]~24 , openmips0|ex0|Mult0|auto_generated|add9_result[12]~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[13]~26 , openmips0|ex0|Mult0|auto_generated|add9_result[13]~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[14]~28 , openmips0|ex0|Mult0|auto_generated|add9_result[14]~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[15]~30 , openmips0|ex0|Mult0|auto_generated|add9_result[15]~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[16]~32 , openmips0|ex0|Mult0|auto_generated|add9_result[16]~32, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[17]~34 , openmips0|ex0|Mult0|auto_generated|add9_result[17]~34, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[18]~36 , openmips0|ex0|Mult0|auto_generated|add9_result[18]~36, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[19]~38 , openmips0|ex0|Mult0|auto_generated|add9_result[19]~38, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[20]~40 , openmips0|ex0|Mult0|auto_generated|add9_result[20]~40, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[21]~42 , openmips0|ex0|Mult0|auto_generated|add9_result[21]~42, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[22]~44 , openmips0|ex0|Mult0|auto_generated|add9_result[22]~44, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[23]~46 , openmips0|ex0|Mult0|auto_generated|add9_result[23]~46, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[24]~48 , openmips0|ex0|Mult0|auto_generated|add9_result[24]~48, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[25]~50 , openmips0|ex0|Mult0|auto_generated|add9_result[25]~50, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[26]~52 , openmips0|ex0|Mult0|auto_generated|add9_result[26]~52, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[27]~54 , openmips0|ex0|Mult0|auto_generated|add9_result[27]~54, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[28]~56 , openmips0|ex0|Mult0|auto_generated|add9_result[28]~56, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[29]~58 , openmips0|ex0|Mult0|auto_generated|add9_result[29]~58, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[30]~60 , openmips0|ex0|Mult0|auto_generated|add9_result[30]~60, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[31]~62 , openmips0|ex0|Mult0|auto_generated|add9_result[31]~62, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|add9_result[32]~64 , openmips0|ex0|Mult0|auto_generated|add9_result[32]~64, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~10 , openmips0|ex0|Mult0|auto_generated|op_1~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~12 , openmips0|ex0|Mult0|auto_generated|op_1~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~14 , openmips0|ex0|Mult0|auto_generated|op_1~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~16 , openmips0|ex0|Mult0|auto_generated|op_1~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~18 , openmips0|ex0|Mult0|auto_generated|op_1~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~20 , openmips0|ex0|Mult0|auto_generated|op_1~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~22 , openmips0|ex0|Mult0|auto_generated|op_1~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~24 , openmips0|ex0|Mult0|auto_generated|op_1~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~26 , openmips0|ex0|Mult0|auto_generated|op_1~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~28 , openmips0|ex0|Mult0|auto_generated|op_1~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~30 , openmips0|ex0|Mult0|auto_generated|op_1~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~32 , openmips0|ex0|Mult0|auto_generated|op_1~32, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~34 , openmips0|ex0|Mult0|auto_generated|op_1~34, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~36 , openmips0|ex0|Mult0|auto_generated|op_1~36, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~38 , openmips0|ex0|Mult0|auto_generated|op_1~38, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~40 , openmips0|ex0|Mult0|auto_generated|op_1~40, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~42 , openmips0|ex0|Mult0|auto_generated|op_1~42, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~44 , openmips0|ex0|Mult0|auto_generated|op_1~44, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~46 , openmips0|ex0|Mult0|auto_generated|op_1~46, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~48 , openmips0|ex0|Mult0|auto_generated|op_1~48, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~50 , openmips0|ex0|Mult0|auto_generated|op_1~50, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~52 , openmips0|ex0|Mult0|auto_generated|op_1~52, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~54 , openmips0|ex0|Mult0|auto_generated|op_1~54, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~56 , openmips0|ex0|Mult0|auto_generated|op_1~56, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~58 , openmips0|ex0|Mult0|auto_generated|op_1~58, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~60 , openmips0|ex0|Mult0|auto_generated|op_1~60, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~62 , openmips0|ex0|Mult0|auto_generated|op_1~62, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~64 , openmips0|ex0|Mult0|auto_generated|op_1~64, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~66 , openmips0|ex0|Mult0|auto_generated|op_1~66, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~68 , openmips0|ex0|Mult0|auto_generated|op_1~68, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~70 , openmips0|ex0|Mult0|auto_generated|op_1~70, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~72 , openmips0|ex0|Mult0|auto_generated|op_1~72, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~46 , openmips0|ex0|Add6~46, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~48 , openmips0|ex0|Add6~48, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~50 , openmips0|ex0|Add6~50, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~52 , openmips0|ex0|Add6~52, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~54 , openmips0|ex0|Add6~54, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~56 , openmips0|ex0|Add6~56, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~58 , openmips0|ex0|Add6~58, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~60 , openmips0|ex0|Add6~60, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~62 , openmips0|ex0|Add6~62, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~64 , openmips0|ex0|Add6~64, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~66 , openmips0|ex0|Add6~66, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~68 , openmips0|ex0|Add6~68, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~70 , openmips0|ex0|Add6~70, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~72 , openmips0|ex0|Add6~72, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~74 , openmips0|ex0|Add6~74, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~76 , openmips0|ex0|Add6~76, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~78 , openmips0|ex0|Add6~78, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~80 , openmips0|ex0|Add6~80, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~82 , openmips0|ex0|Add6~82, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~84 , openmips0|ex0|Add6~84, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~86 , openmips0|ex0|Add6~86, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~88 , openmips0|ex0|Add6~88, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~90 , openmips0|ex0|Add6~90, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~92 , openmips0|ex0|Add6~92, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~94 , openmips0|ex0|Add6~94, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~96 , openmips0|ex0|Add6~96, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~98 , openmips0|ex0|Add6~98, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~100 , openmips0|ex0|Add6~100, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~102 , openmips0|ex0|Add6~102, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~104 , openmips0|ex0|Add6~104, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~106 , openmips0|ex0|Add6~106, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~108 , openmips0|ex0|Add6~108, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~3 , openmips0|ex0|Mux22~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~4 , openmips0|ex0|Mux22~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~12 , openmips0|ex0|Mux22~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector22~0 , openmips0|ex0|Selector22~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector22~1 , openmips0|ex0|Selector22~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[22] , openmips0|ex0|logicout[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[22] , openmips0|ex0|moveres[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~2 , openmips0|ex0|Mux22~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux22~13 , openmips0|ex0|Mux22~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux32~4 , openmips0|ex0|Mux32~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux32~5 , openmips0|ex0|Mux32~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux32~6 , openmips0|ex0|Mux32~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr8~1 , openmips0|ex0|WideOr8~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr9~1 , openmips0|ex0|WideOr9~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr11~0 , openmips0|ex0|WideOr11~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux32~1 , openmips0|ex0|Mux32~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux32~0 , openmips0|ex0|Mux32~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux32~2 , openmips0|ex0|Mux32~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux32~3 , openmips0|ex0|Mux32~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux32~7 , openmips0|ex0|Mux32~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux32~7clkctrl , openmips0|ex0|Mux32~7clkctrl, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[22] , openmips0|ex0|wdata_o[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~9 , openmips0|ex_mem0|mem_wdata~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[22] , openmips0|ex_mem0|mem_wdata[22], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux9~0 , uart_top0|wb_interface|Mux9~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[6]~feeder , uart_top0|regs|dl[6]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[6] , uart_top0|regs|dl[6], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~7 , uart_top0|regs|receiver|fifo_rx|rfifo|ram~7, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[15] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[15], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux1~3 , uart_top0|regs|Mux1~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux1~4 , uart_top0|regs|Mux1~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[14] , uart_top0|regs|dl[14], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux1~5 , uart_top0|regs|Mux1~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|tf_push~0 , uart_top0|regs|tf_push~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add2~0 , uart_top0|regs|transmitter|fifo_tx|Add2~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|tx_reset~2 , uart_top0|regs|tx_reset~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|tx_reset , uart_top0|regs|tx_reset, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|tf_push , uart_top0|regs|tf_push, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add1~0 , uart_top0|regs|transmitter|fifo_tx|Add1~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count~8 , uart_top0|regs|transmitter|fifo_tx|count~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add2~2 , uart_top0|regs|transmitter|fifo_tx|Add2~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add1~2 , uart_top0|regs|transmitter|fifo_tx|Add1~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count~7 , uart_top0|regs|transmitter|fifo_tx|count~7, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count[1] , uart_top0|regs|transmitter|fifo_tx|count[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add2~4 , uart_top0|regs|transmitter|fifo_tx|Add2~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add1~4 , uart_top0|regs|transmitter|fifo_tx|Add1~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count~6 , uart_top0|regs|transmitter|fifo_tx|count~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count[2] , uart_top0|regs|transmitter|fifo_tx|count[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add2~6 , uart_top0|regs|transmitter|fifo_tx|Add2~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add1~6 , uart_top0|regs|transmitter|fifo_tx|Add1~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count~3 , uart_top0|regs|transmitter|fifo_tx|count~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count[3] , uart_top0|regs|transmitter|fifo_tx|count[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add2~8 , uart_top0|regs|transmitter|fifo_tx|Add2~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr5~0 , uart_top0|regs|lsr5~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr5~1 , uart_top0|regs|lsr5~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add1~8 , uart_top0|regs|transmitter|fifo_tx|Add1~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count~0 , uart_top0|regs|transmitter|fifo_tx|count~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Add1~0 , uart_top0|regs|transmitter|Add1~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux20~0 , uart_top0|regs|transmitter|Mux20~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Equal1~0 , uart_top0|regs|transmitter|Equal1~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[0]~_wirecell , uart_top0|regs|lcr[0]~_wirecell, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_counter[0]~_wirecell , uart_top0|regs|transmitter|bit_counter[0]~_wirecell, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux4~3 , uart_top0|regs|transmitter|Mux4~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_out~6 , uart_top0|regs|transmitter|bit_out~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_counter[0]~2 , uart_top0|regs|transmitter|bit_counter[0]~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_counter[0] , uart_top0|regs|transmitter|bit_counter[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Add0~0 , uart_top0|regs|transmitter|Add0~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[1]~_wirecell , uart_top0|regs|lcr[1]~_wirecell, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_counter[1] , uart_top0|regs|transmitter|bit_counter[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux4~2 , uart_top0|regs|transmitter|Mux4~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux4~4 , uart_top0|regs|transmitter|Mux4~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux4~5 , uart_top0|regs|transmitter|Mux4~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux4~6 , uart_top0|regs|transmitter|Mux4~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|tstate[0] , uart_top0|regs|transmitter|tstate[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|counter[4]~0 , uart_top0|regs|transmitter|counter[4]~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|counter[0] , uart_top0|regs|transmitter|counter[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|WideNor1 , uart_top0|regs|transmitter|WideNor1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr6~2 , uart_top0|regs|lsr6~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|counter[1]~1 , uart_top0|regs|transmitter|counter[1]~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Add1~2 , uart_top0|regs|transmitter|Add1~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|counter[1]~2 , uart_top0|regs|transmitter|counter[1]~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|counter[1] , uart_top0|regs|transmitter|counter[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Add1~4 , uart_top0|regs|transmitter|Add1~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux18~0 , uart_top0|regs|transmitter|Mux18~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|counter[2] , uart_top0|regs|transmitter|counter[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Add1~6 , uart_top0|regs|transmitter|Add1~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux17~0 , uart_top0|regs|transmitter|Mux17~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|counter[3] , uart_top0|regs|transmitter|counter[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Add1~8 , uart_top0|regs|transmitter|Add1~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux16~0 , uart_top0|regs|transmitter|Mux16~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|counter[4] , uart_top0|regs|transmitter|counter[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|WideNor1~0 , uart_top0|regs|transmitter|WideNor1~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux2~0 , uart_top0|regs|transmitter|Mux2~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux2~2 , uart_top0|regs|transmitter|Mux2~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux2~3 , uart_top0|regs|transmitter|Mux2~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|tstate[2] , uart_top0|regs|transmitter|tstate[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux5~0 , uart_top0|regs|transmitter|Mux5~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux5~1 , uart_top0|regs|transmitter|Mux5~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|tf_pop , uart_top0|regs|transmitter|tf_pop, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count~1 , uart_top0|regs|transmitter|fifo_tx|count~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count~2 , uart_top0|regs|transmitter|fifo_tx|count~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count[4] , uart_top0|regs|transmitter|fifo_tx|count[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count[2]~4 , uart_top0|regs|transmitter|fifo_tx|count[2]~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count[2]~5 , uart_top0|regs|transmitter|fifo_tx|count[2]~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|count[0] , uart_top0|regs|transmitter|fifo_tx|count[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[0]~8 , uart_top0|regs|block_cnt[0]~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr5_d~feeder , uart_top0|regs|lsr5_d~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr5_d , uart_top0|regs|lsr5_d, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr5r~0 , uart_top0|regs|lsr5r~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr5r , uart_top0|regs|lsr5r, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|always31~0 , uart_top0|regs|always31~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[1]~11 , uart_top0|regs|block_cnt[1]~11, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[2]~13 , uart_top0|regs|block_cnt[2]~13, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[2] , uart_top0|regs|block_cnt[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[3]~15 , uart_top0|regs|block_cnt[3]~15, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[3] , uart_top0|regs|block_cnt[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[4]~17 , uart_top0|regs|block_cnt[4]~17, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[4] , uart_top0|regs|block_cnt[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[5]~19 , uart_top0|regs|block_cnt[5]~19, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr3~0 , uart_top0|regs|WideOr3~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[5] , uart_top0|regs|block_cnt[5], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[6]~21 , uart_top0|regs|block_cnt[6]~21, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr2~0 , uart_top0|regs|WideOr2~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr2~0_wirecell , uart_top0|regs|WideOr2~0_wirecell, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[6] , uart_top0|regs|block_cnt[6], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[7]~23 , uart_top0|regs|block_cnt[7]~23, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[7] , uart_top0|regs|block_cnt[7], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr5~3 , uart_top0|regs|lsr5~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[6]~10 , uart_top0|regs|block_cnt[6]~10, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[0] , uart_top0|regs|block_cnt[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|block_cnt[1] , uart_top0|regs|block_cnt[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr5~2 , uart_top0|regs|lsr5~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr5 , uart_top0|regs|lsr5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr6 , uart_top0|regs|lsr6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr6_d , uart_top0|regs|lsr6_d, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr6r~0 , uart_top0|regs|lsr6r~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr6r , uart_top0|regs|lsr6r, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux1~0 , uart_top0|regs|Mux1~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux1~1 , uart_top0|regs|Mux1~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|scratch[6] , uart_top0|regs|scratch[6], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|mcr[4] , uart_top0|regs|mcr[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ri_c~0 , uart_top0|regs|ri_c~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|msr[6] , uart_top0|regs|msr[6], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux1~2 , uart_top0|regs|Mux1~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux1~6 , uart_top0|regs|Mux1~6, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux9~1 , uart_top0|wb_interface|Mux9~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux9~2 , uart_top0|wb_interface|Mux9~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[22] , uart_top0|wb_interface|wb_dat_o[22], openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~10 , inst_rom_0|inst_mem~10, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o~22 , openmips0|iwishbone_bus_if|wishbone_addr_o~22, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[9] , openmips0|iwishbone_bus_if|wishbone_addr_o[9], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o~21 , openmips0|iwishbone_bus_if|wishbone_addr_o~21, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[8] , openmips0|iwishbone_bus_if|wishbone_addr_o[8], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o~23 , openmips0|iwishbone_bus_if|wishbone_addr_o~23, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[10] , openmips0|iwishbone_bus_if|wishbone_addr_o[10], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o~14 , openmips0|iwishbone_bus_if|wishbone_addr_o~14, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[7] , openmips0|iwishbone_bus_if|wishbone_addr_o[7], openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~0 , inst_rom_0|inst_mem~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~82 , openmips0|ex0|Add1~82, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[8] , openmips0|ex_mem0|mem_mem_addr[8], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~23 , openmips0|dwishbone_bus_if|wishbone_addr_o~23, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[8] , openmips0|dwishbone_bus_if|wishbone_addr_o[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~83 , openmips0|ex0|Add1~83, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[9] , openmips0|ex_mem0|mem_mem_addr[9], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~24 , openmips0|dwishbone_bus_if|wishbone_addr_o~24, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[9] , openmips0|dwishbone_bus_if|wishbone_addr_o[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~84 , openmips0|ex0|Add1~84, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[10] , openmips0|ex_mem0|mem_mem_addr[10], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~25 , openmips0|dwishbone_bus_if|wishbone_addr_o~25, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[10] , openmips0|dwishbone_bus_if|wishbone_addr_o[10], openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~1 , inst_rom_0|inst_mem~1, openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~2 , inst_rom_0|inst_mem~2, openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~16 , inst_rom_0|inst_mem~16, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|Mux70~1 , wb_conmax_top0|s0|Mux70~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|Mux70~0 , wb_conmax_top0|s0|Mux70~0, openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_ack_o~0 , inst_rom_0|wb_ack_o~0, openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_ack_o~1 , inst_rom_0|wb_ack_o~1, openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[5]~1 , inst_rom_0|wb_dat_o[5]~1, openmips_min_sopc, 1
instance = comp, \inst_rom_0|temp_inst[14] , inst_rom_0|temp_inst[14], openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~7 , inst_rom_0|wb_dat_o~7, openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[22] , inst_rom_0|wb_dat_o[22], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux9~0 , wb_conmax_top0|m0|Mux9~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~7 , openmips0|ex_mem0|mem_reg2~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[22] , openmips0|ex_mem0|mem_reg2[22], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector61~0 , openmips0|mem0|Selector61~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector61~1 , openmips0|mem0|Selector61~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[22] , openmips0|mem0|mem_data_o[22], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~5 , openmips0|dwishbone_bus_if|wishbone_data_o~5, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[22] , openmips0|dwishbone_bus_if|wishbone_data_o[22], openmips_min_sopc, 1
instance = comp, \plic0|enable~8 , plic0|enable~8, openmips_min_sopc, 1
instance = comp, \plic0|enable[22] , plic0|enable[22], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux45~0 , wb_conmax_top0|s3|Mux45~0, openmips_min_sopc, 1
instance = comp, \plic0|threshold[22] , plic0|threshold[22], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[22]~24 , plic0|wb_dat_o[22]~24, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux27~0 , wb_conmax_top0|s3|Mux27~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux28~0 , wb_conmax_top0|s3|Mux28~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux29~0 , wb_conmax_top0|s3|Mux29~0, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[31]~35 , plic0|wb_dat_o[31]~35, openmips_min_sopc, 1
instance = comp, \plic0|priority[1][22] , plic0|priority[1][22], openmips_min_sopc, 1
instance = comp, \plic0|Decoder0~5 , plic0|Decoder0~5, openmips_min_sopc, 1
instance = comp, \plic0|priority[0][22] , plic0|priority[0][22], openmips_min_sopc, 1
instance = comp, \plic0|priority[3][22]~feeder , plic0|priority[3][22]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|Decoder0~6 , plic0|Decoder0~6, openmips_min_sopc, 1
instance = comp, \plic0|priority[3][22] , plic0|priority[3][22], openmips_min_sopc, 1
instance = comp, \plic0|Decoder0~7 , plic0|Decoder0~7, openmips_min_sopc, 1
instance = comp, \plic0|priority[2][22] , plic0|priority[2][22], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~68 , plic0|wb_dat_o~68, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~69 , plic0|wb_dat_o~69, openmips_min_sopc, 1
instance = comp, \plic0|Decoder0~8 , plic0|Decoder0~8, openmips_min_sopc, 1
instance = comp, \plic0|priority[4][22] , plic0|priority[4][22], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[31]~38 , plic0|wb_dat_o[31]~38, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~70 , plic0|wb_dat_o~70, openmips_min_sopc, 1
instance = comp, \plic0|Decoder0~9 , plic0|Decoder0~9, openmips_min_sopc, 1
instance = comp, \plic0|priority[6][22] , plic0|priority[6][22], openmips_min_sopc, 1
instance = comp, \plic0|priority[5][22]~feeder , plic0|priority[5][22]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|Decoder0~4 , plic0|Decoder0~4, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][22] , plic0|priority[5][22], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~71 , plic0|wb_dat_o~71, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o~12 , openmips0|iwishbone_bus_if|wishbone_addr_o~12, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[1] , openmips0|iwishbone_bus_if|wishbone_addr_o[1], openmips_min_sopc, 1
instance = comp, \gpio_top0|full_decoding~3 , gpio_top0|full_decoding~3, openmips_min_sopc, 1
instance = comp, \plic0|always0~4 , plic0|always0~4, openmips_min_sopc, 1
instance = comp, \plic0|always0~5 , plic0|always0~5, openmips_min_sopc, 1
instance = comp, \plic0|always0~7 , plic0|always0~7, openmips_min_sopc, 1
instance = comp, \plic0|always0~6 , plic0|always0~6, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[31]~41 , plic0|wb_dat_o[31]~41, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[31]~42 , plic0|wb_dat_o[31]~42, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[31]~168 , plic0|wb_dat_o[31]~168, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[31]~43 , plic0|wb_dat_o[31]~43, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[22] , plic0|wb_dat_o[22], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux9~1 , wb_conmax_top0|m0|Mux9~1, openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[22] , clint0|mtimecmp[22], openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o~9 , clint0|wb_dat_o~9, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[22] , clint0|wb_dat_o[22], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux9~2 , wb_conmax_top0|m0|Mux9~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[4]~0 , openmips0|dwishbone_bus_if|rd_buf[4]~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~13 , openmips0|dwishbone_bus_if|rd_buf~13, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|WideOr2~0 , openmips0|mem0|WideOr2~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_we_o , openmips0|mem0|mem_we_o, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[4]~2 , openmips0|dwishbone_bus_if|rd_buf[4]~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[22] , openmips0|dwishbone_bus_if|rd_buf[22], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector85~0 , openmips0|dwishbone_bus_if|Selector85~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[22] , openmips0|dwishbone_bus_if|cpu_data_o[22], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[22]~24 , openmips0|mem0|wdata_o[22]~24, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[22]~25 , openmips0|mem0|wdata_o[22]~25, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~22 , openmips0|mem_wb0|wb_wdata~22, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[22] , openmips0|mem_wb0|wb_wdata[22], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~694 , openmips0|regfile1|regs~694, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~950 , openmips0|regfile1|regs~950, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~822 , openmips0|regfile1|regs~822, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~566 , openmips0|regfile1|regs~566, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2088 , openmips0|regfile1|regs~2088, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2089 , openmips0|regfile1|regs~2089, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1014 , openmips0|regfile1|regs~1014, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~630 , openmips0|regfile1|regs~630, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~886 , openmips0|regfile1|regs~886, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2095 , openmips0|regfile1|regs~2095, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~758 , openmips0|regfile1|regs~758, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2096 , openmips0|regfile1|regs~2096, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~982 , openmips0|regfile1|regs~982, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~598 , openmips0|regfile1|regs~598, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~726 , openmips0|regfile1|regs~726, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2090 , openmips0|regfile1|regs~2090, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~854 , openmips0|regfile1|regs~854, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2091 , openmips0|regfile1|regs~2091, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~918 , openmips0|regfile1|regs~918, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~790 , openmips0|regfile1|regs~790, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~662 , openmips0|regfile1|regs~662, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~534 , openmips0|regfile1|regs~534, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2092 , openmips0|regfile1|regs~2092, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2093 , openmips0|regfile1|regs~2093, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2094 , openmips0|regfile1|regs~2094, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2097 , openmips0|regfile1|regs~2097, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~470 , openmips0|regfile1|regs~470, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~438 , openmips0|regfile1|regs~438, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~406 , openmips0|regfile1|regs~406, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2105 , openmips0|regfile1|regs~2105, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~502 , openmips0|regfile1|regs~502, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2106 , openmips0|regfile1|regs~2106, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~246 , openmips0|regfile1|regs~246, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~214feeder , openmips0|regfile1|regs~214feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~214 , openmips0|regfile1|regs~214, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~150 , openmips0|regfile1|regs~150, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~182 , openmips0|regfile1|regs~182, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2098 , openmips0|regfile1|regs~2098, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2099 , openmips0|regfile1|regs~2099, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~374feeder , openmips0|regfile1|regs~374feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~374 , openmips0|regfile1|regs~374, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~310feeder , openmips0|regfile1|regs~310feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~310 , openmips0|regfile1|regs~310, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~342 , openmips0|regfile1|regs~342, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~278 , openmips0|regfile1|regs~278, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2100 , openmips0|regfile1|regs~2100, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2101 , openmips0|regfile1|regs~2101, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~118feeder , openmips0|regfile1|regs~118feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~118 , openmips0|regfile1|regs~118, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~54 , openmips0|regfile1|regs~54, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~86 , openmips0|regfile1|regs~86, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~22feeder , openmips0|regfile1|regs~22feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~22 , openmips0|regfile1|regs~22, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2102 , openmips0|regfile1|regs~2102, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2103 , openmips0|regfile1|regs~2103, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2104 , openmips0|regfile1|regs~2104, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2107 , openmips0|regfile1|regs~2107, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2108 , openmips0|regfile1|regs~2108, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[22]~47 , openmips0|id0|reg2_o[22]~47, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[22]~48 , openmips0|id0|reg2_o[22]~48, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[22]~49 , openmips0|id0|reg2_o[22]~49, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[22] , openmips0|id0|reg2_o[22], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~7 , openmips0|id_ex0|ex_reg2~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[22] , openmips0|id_ex0|ex_reg2[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector151~0 , openmips0|ex0|Selector151~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector152~0 , openmips0|ex0|Selector152~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector153~0 , openmips0|ex0|Selector153~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector154~0 , openmips0|ex0|Selector154~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector155~0 , openmips0|ex0|Selector155~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector156~0 , openmips0|ex0|Selector156~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector157~0 , openmips0|ex0|Selector157~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector158~0 , openmips0|ex0|Selector158~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector159~0 , openmips0|ex0|Selector159~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector160~0 , openmips0|ex0|Selector160~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector161~0 , openmips0|ex0|Selector161~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector163~0 , openmips0|ex0|Selector163~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector164~0 , openmips0|ex0|Selector164~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector166~0 , openmips0|ex0|Selector166~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~12 , openmips0|div0|Add2~12, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~14 , openmips0|div0|Add2~14, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~16 , openmips0|div0|Add2~16, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~18 , openmips0|div0|Add2~18, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~20 , openmips0|div0|Add2~20, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~22 , openmips0|div0|Add2~22, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~24 , openmips0|div0|Add2~24, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~26 , openmips0|div0|Add2~26, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~28 , openmips0|div0|Add2~28, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~30 , openmips0|div0|Add2~30, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~32 , openmips0|div0|Add2~32, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~34 , openmips0|div0|Add2~34, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~36 , openmips0|div0|Add2~36, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~38 , openmips0|div0|Add2~38, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~40 , openmips0|div0|Add2~40, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~42 , openmips0|div0|Add2~42, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~44 , openmips0|div0|Add2~44, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~46 , openmips0|div0|Add2~46, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~48 , openmips0|div0|Add2~48, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~50 , openmips0|div0|Add2~50, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~52 , openmips0|div0|Add2~52, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~54 , openmips0|div0|Add2~54, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~56 , openmips0|div0|Add2~56, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~58 , openmips0|div0|Add2~58, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~60 , openmips0|div0|Add2~60, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~62 , openmips0|div0|Add2~62, openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~0 , openmips0|div0|temp_op2~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector42~0 , openmips0|div0|Selector42~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[31] , openmips0|div0|divisor[31], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~1 , openmips0|div0|temp_op2~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~2 , openmips0|div0|temp_op2~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[30] , openmips0|div0|divisor[30], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~3 , openmips0|div0|temp_op2~3, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[29] , openmips0|div0|divisor[29], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~4 , openmips0|div0|temp_op2~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[28] , openmips0|div0|divisor[28], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~5 , openmips0|div0|temp_op2~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[27] , openmips0|div0|divisor[27], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~6 , openmips0|div0|temp_op2~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[26] , openmips0|div0|divisor[26], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~7 , openmips0|div0|temp_op2~7, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[25] , openmips0|div0|divisor[25], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~8 , openmips0|div0|temp_op2~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[24] , openmips0|div0|divisor[24], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~9 , openmips0|div0|temp_op2~9, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[23] , openmips0|div0|divisor[23], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~10 , openmips0|div0|temp_op2~10, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[22] , openmips0|div0|divisor[22], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~11 , openmips0|div0|temp_op2~11, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[21] , openmips0|div0|divisor[21], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~12 , openmips0|div0|temp_op2~12, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[20] , openmips0|div0|divisor[20], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~13 , openmips0|div0|temp_op2~13, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[19] , openmips0|div0|divisor[19], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~14 , openmips0|div0|temp_op2~14, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[18] , openmips0|div0|divisor[18], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~15 , openmips0|div0|temp_op2~15, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[17] , openmips0|div0|divisor[17], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~16 , openmips0|div0|temp_op2~16, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[16] , openmips0|div0|divisor[16], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~17 , openmips0|div0|temp_op2~17, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[15] , openmips0|div0|divisor[15], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~18 , openmips0|div0|temp_op2~18, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[14] , openmips0|div0|divisor[14], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~19 , openmips0|div0|temp_op2~19, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[13] , openmips0|div0|divisor[13], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~20 , openmips0|div0|temp_op2~20, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[12] , openmips0|div0|divisor[12], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~21 , openmips0|div0|temp_op2~21, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[11] , openmips0|div0|divisor[11], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~22 , openmips0|div0|temp_op2~22, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[10] , openmips0|div0|divisor[10], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~23 , openmips0|div0|temp_op2~23, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[9] , openmips0|div0|divisor[9], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~24 , openmips0|div0|temp_op2~24, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[8] , openmips0|div0|divisor[8], openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~25 , openmips0|div0|temp_op2~25, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[7] , openmips0|div0|divisor[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector173~0 , openmips0|ex0|Selector173~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~0 , openmips0|div0|Add2~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~32 , openmips0|div0|temp_op2~32, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[0] , openmips0|div0|divisor[0], openmips_min_sopc, 1
instance = comp, \openmips0|div0|state~22 , openmips0|div0|state~22, openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt~20 , openmips0|div0|cnt~20, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector74~1 , openmips0|div0|Selector74~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector113~0 , openmips0|ex0|Selector113~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector114~0 , openmips0|ex0|Selector114~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector115~0 , openmips0|ex0|Selector115~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector116~0 , openmips0|ex0|Selector116~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~48 , openmips0|div0|Add1~48, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~50 , openmips0|div0|Add1~50, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~52 , openmips0|div0|Add1~52, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~54 , openmips0|div0|Add1~54, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~56 , openmips0|div0|Add1~56, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[26]~4 , openmips0|ex0|div_opdata1_o[26]~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~52 , openmips0|div0|Add4~52, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~54 , openmips0|div0|Add4~54, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector47~0 , openmips0|div0|Selector47~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector47~1 , openmips0|div0|Selector47~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[1]~3 , openmips0|div0|dividend[1]~3, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[33]~2 , openmips0|div0|dividend[33]~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[1]~4 , openmips0|div0|dividend[1]~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[27] , openmips0|div0|dividend[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[27]~3 , openmips0|ex0|div_opdata1_o[27]~3, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~56 , openmips0|div0|Add4~56, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector46~0 , openmips0|div0|Selector46~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector46~1 , openmips0|div0|Selector46~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[28] , openmips0|div0|dividend[28], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~58 , openmips0|div0|Add4~58, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[28]~2 , openmips0|ex0|div_opdata1_o[28]~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector45~0 , openmips0|div0|Selector45~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector45~1 , openmips0|div0|Selector45~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[29] , openmips0|div0|dividend[29], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~60 , openmips0|div0|Add4~60, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector112~0 , openmips0|ex0|Selector112~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[29]~1 , openmips0|ex0|div_opdata1_o[29]~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector44~0 , openmips0|div0|Selector44~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~58 , openmips0|div0|Add1~58, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector44~1 , openmips0|div0|Selector44~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[30] , openmips0|div0|dividend[30], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~62 , openmips0|div0|Add4~62, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector111~0 , openmips0|ex0|Selector111~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[30]~0 , openmips0|ex0|div_opdata1_o[30]~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector43~0 , openmips0|div0|Selector43~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~60 , openmips0|div0|Add1~60, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector43~1 , openmips0|div0|Selector43~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[31] , openmips0|div0|dividend[31], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector42~1 , openmips0|div0|Selector42~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~62 , openmips0|div0|Add1~62, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector42~2 , openmips0|div0|Selector42~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector42~3 , openmips0|div0|Selector42~3, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[32] , openmips0|div0|dividend[32], openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[0]~0 , openmips0|div0|div_temp[0]~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~126 , openmips0|div0|Add5~126, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~127 , openmips0|div0|Add5~127, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~61 , openmips0|div0|Add5~61, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~63 , openmips0|div0|Add5~63, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[31]~62 , openmips0|div0|div_temp[31]~62, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~0 , openmips0|div0|Add5~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~65 , openmips0|div0|Add5~65, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[64] , openmips0|div0|dividend[64], openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[33]~5 , openmips0|div0|dividend[33]~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[33]~6 , openmips0|div0|dividend[33]~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[33] , openmips0|div0|dividend[33], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~2 , openmips0|div0|Add5~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~3 , openmips0|div0|Add5~3, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~2 , openmips0|div0|Add2~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~31 , openmips0|div0|temp_op2~31, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[1] , openmips0|div0|divisor[1], openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[1]~2 , openmips0|div0|div_temp[1]~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~124 , openmips0|div0|Add5~124, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~125 , openmips0|div0|Add5~125, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[34] , openmips0|div0|dividend[34], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~5 , openmips0|div0|Add5~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~4 , openmips0|div0|Add2~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~30 , openmips0|div0|temp_op2~30, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[2] , openmips0|div0|divisor[2], openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[2]~4 , openmips0|div0|div_temp[2]~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~122 , openmips0|div0|Add5~122, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~123 , openmips0|div0|Add5~123, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[35] , openmips0|div0|dividend[35], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~7 , openmips0|div0|Add5~7, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~6 , openmips0|div0|Add2~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~29 , openmips0|div0|temp_op2~29, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[3] , openmips0|div0|divisor[3], openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[3]~6 , openmips0|div0|div_temp[3]~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~120 , openmips0|div0|Add5~120, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~121 , openmips0|div0|Add5~121, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[36] , openmips0|div0|dividend[36], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~8 , openmips0|div0|Add2~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~28 , openmips0|div0|temp_op2~28, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[4] , openmips0|div0|divisor[4], openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[4]~8 , openmips0|div0|div_temp[4]~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~118 , openmips0|div0|Add5~118, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~9 , openmips0|div0|Add5~9, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~119 , openmips0|div0|Add5~119, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[37] , openmips0|div0|dividend[37], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~11 , openmips0|div0|Add5~11, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add2~10 , openmips0|div0|Add2~10, openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~27 , openmips0|div0|temp_op2~27, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[5] , openmips0|div0|divisor[5], openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[5]~10 , openmips0|div0|div_temp[5]~10, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~116 , openmips0|div0|Add5~116, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~117 , openmips0|div0|Add5~117, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[38] , openmips0|div0|dividend[38], openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[6]~12 , openmips0|div0|div_temp[6]~12, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[7]~14 , openmips0|div0|div_temp[7]~14, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[8]~16 , openmips0|div0|div_temp[8]~16, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[9]~18 , openmips0|div0|div_temp[9]~18, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[10]~20 , openmips0|div0|div_temp[10]~20, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[11]~22 , openmips0|div0|div_temp[11]~22, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[12]~24 , openmips0|div0|div_temp[12]~24, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[13]~26 , openmips0|div0|div_temp[13]~26, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[14]~28 , openmips0|div0|div_temp[14]~28, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[15]~30 , openmips0|div0|div_temp[15]~30, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[16]~32 , openmips0|div0|div_temp[16]~32, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[17]~34 , openmips0|div0|div_temp[17]~34, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[18]~36 , openmips0|div0|div_temp[18]~36, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[19]~38 , openmips0|div0|div_temp[19]~38, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[20]~40 , openmips0|div0|div_temp[20]~40, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[21]~42 , openmips0|div0|div_temp[21]~42, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[22]~44 , openmips0|div0|div_temp[22]~44, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[23]~46 , openmips0|div0|div_temp[23]~46, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[24]~48 , openmips0|div0|div_temp[24]~48, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[25]~50 , openmips0|div0|div_temp[25]~50, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[26]~52 , openmips0|div0|div_temp[26]~52, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[27]~54 , openmips0|div0|div_temp[27]~54, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[28]~56 , openmips0|div0|div_temp[28]~56, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[29]~58 , openmips0|div0|div_temp[29]~58, openmips_min_sopc, 1
instance = comp, \openmips0|div0|div_temp[30]~60 , openmips0|div0|div_temp[30]~60, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add0~0 , openmips0|div0|Add0~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector74~2 , openmips0|div0|Selector74~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[0] , openmips0|div0|dividend[0], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~1 , openmips0|div0|Add4~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~2 , openmips0|div0|Add4~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[0]~30 , openmips0|ex0|div_opdata1_o[0]~30, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector73~0 , openmips0|div0|Selector73~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector73~1 , openmips0|div0|Selector73~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[1] , openmips0|div0|dividend[1], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~4 , openmips0|div0|Add4~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector72~0 , openmips0|div0|Selector72~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector72~1 , openmips0|div0|Selector72~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[2] , openmips0|div0|dividend[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[2]~28 , openmips0|ex0|div_opdata1_o[2]~28, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~6 , openmips0|div0|Add4~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector71~0 , openmips0|div0|Selector71~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector71~1 , openmips0|div0|Selector71~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[3] , openmips0|div0|dividend[3], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~8 , openmips0|div0|Add4~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[3]~27 , openmips0|ex0|div_opdata1_o[3]~27, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector70~0 , openmips0|div0|Selector70~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector70~1 , openmips0|div0|Selector70~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[4] , openmips0|div0|dividend[4], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~10 , openmips0|div0|Add4~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[4]~26 , openmips0|ex0|div_opdata1_o[4]~26, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector69~0 , openmips0|div0|Selector69~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector69~1 , openmips0|div0|Selector69~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[5] , openmips0|div0|dividend[5], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~12 , openmips0|div0|Add4~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[5]~25 , openmips0|ex0|div_opdata1_o[5]~25, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector68~0 , openmips0|div0|Selector68~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector68~1 , openmips0|div0|Selector68~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[6] , openmips0|div0|dividend[6], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~14 , openmips0|div0|Add4~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[6]~24 , openmips0|ex0|div_opdata1_o[6]~24, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector67~0 , openmips0|div0|Selector67~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector67~1 , openmips0|div0|Selector67~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[7] , openmips0|div0|dividend[7], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~16 , openmips0|div0|Add4~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[7]~23 , openmips0|ex0|div_opdata1_o[7]~23, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector66~0 , openmips0|div0|Selector66~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector66~1 , openmips0|div0|Selector66~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[8] , openmips0|div0|dividend[8], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~18 , openmips0|div0|Add4~18, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector65~0 , openmips0|div0|Selector65~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector65~1 , openmips0|div0|Selector65~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[9] , openmips0|div0|dividend[9], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~20 , openmips0|div0|Add4~20, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector64~0 , openmips0|div0|Selector64~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector64~1 , openmips0|div0|Selector64~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[10] , openmips0|div0|dividend[10], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~22 , openmips0|div0|Add4~22, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector63~0 , openmips0|div0|Selector63~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector63~1 , openmips0|div0|Selector63~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[11] , openmips0|div0|dividend[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[11]~19 , openmips0|ex0|div_opdata1_o[11]~19, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~24 , openmips0|div0|Add4~24, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector62~0 , openmips0|div0|Selector62~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector62~1 , openmips0|div0|Selector62~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[12] , openmips0|div0|dividend[12], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~26 , openmips0|div0|Add4~26, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector61~0 , openmips0|div0|Selector61~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector61~1 , openmips0|div0|Selector61~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[13] , openmips0|div0|dividend[13], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~28 , openmips0|div0|Add4~28, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector60~0 , openmips0|div0|Selector60~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector60~1 , openmips0|div0|Selector60~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[14] , openmips0|div0|dividend[14], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~30 , openmips0|div0|Add4~30, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector59~0 , openmips0|div0|Selector59~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector59~1 , openmips0|div0|Selector59~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[15] , openmips0|div0|dividend[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[15]~15 , openmips0|ex0|div_opdata1_o[15]~15, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~32 , openmips0|div0|Add4~32, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector58~0 , openmips0|div0|Selector58~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector58~1 , openmips0|div0|Selector58~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[16] , openmips0|div0|dividend[16], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[16]~14 , openmips0|ex0|div_opdata1_o[16]~14, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~34 , openmips0|div0|Add4~34, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector57~0 , openmips0|div0|Selector57~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector57~1 , openmips0|div0|Selector57~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[17] , openmips0|div0|dividend[17], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~36 , openmips0|div0|Add4~36, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector56~0 , openmips0|div0|Selector56~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~34 , openmips0|div0|Add1~34, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector56~1 , openmips0|div0|Selector56~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[18] , openmips0|div0|dividend[18], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~38 , openmips0|div0|Add4~38, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector55~0 , openmips0|div0|Selector55~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~36 , openmips0|div0|Add1~36, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector55~1 , openmips0|div0|Selector55~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[19] , openmips0|div0|dividend[19], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~40 , openmips0|div0|Add4~40, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector54~0 , openmips0|div0|Selector54~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add1~38 , openmips0|div0|Add1~38, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector54~1 , openmips0|div0|Selector54~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[20] , openmips0|div0|dividend[20], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~42 , openmips0|div0|Add4~42, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[20]~10 , openmips0|ex0|div_opdata1_o[20]~10, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector53~0 , openmips0|div0|Selector53~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector53~1 , openmips0|div0|Selector53~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[21] , openmips0|div0|dividend[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[21]~9 , openmips0|ex0|div_opdata1_o[21]~9, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~44 , openmips0|div0|Add4~44, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector52~0 , openmips0|div0|Selector52~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector52~1 , openmips0|div0|Selector52~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[22] , openmips0|div0|dividend[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[22]~8 , openmips0|ex0|div_opdata1_o[22]~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~46 , openmips0|div0|Add4~46, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector51~0 , openmips0|div0|Selector51~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector51~1 , openmips0|div0|Selector51~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[23] , openmips0|div0|dividend[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[23]~7 , openmips0|ex0|div_opdata1_o[23]~7, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~48 , openmips0|div0|Add4~48, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector50~0 , openmips0|div0|Selector50~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector50~1 , openmips0|div0|Selector50~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[24] , openmips0|div0|dividend[24], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~15 , openmips0|div0|result_o~15, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[24] , openmips0|div0|result_o[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~52 , openmips0|ex0|ShiftLeft0~52, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~8 , openmips0|ex0|ShiftLeft0~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~69 , openmips0|ex0|ShiftLeft0~69, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~26 , openmips0|ex0|ShiftLeft0~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~55 , openmips0|ex0|ShiftLeft0~55, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~70 , openmips0|ex0|ShiftLeft0~70, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~65 , openmips0|ex0|ShiftLeft0~65, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~23 , openmips0|ex0|ShiftLeft0~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~78 , openmips0|ex0|ShiftLeft0~78, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~90 , openmips0|ex0|ShiftLeft0~90, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~15 , openmips0|ex0|ShiftRight0~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~9 , openmips0|ex0|ShiftRight0~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~4 , openmips0|ex0|Mux24~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~92 , openmips0|ex0|ShiftLeft0~92, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~63 , openmips0|ex0|ShiftLeft0~63, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~19 , openmips0|ex0|ShiftLeft0~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~77 , openmips0|ex0|ShiftLeft0~77, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~73 , openmips0|ex0|ShiftLeft0~73, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~60 , openmips0|ex0|ShiftLeft0~60, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~74 , openmips0|ex0|ShiftLeft0~74, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~91 , openmips0|ex0|ShiftLeft0~91, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~93 , openmips0|ex0|ShiftLeft0~93, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~57 , openmips0|ex0|ShiftLeft0~57, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~5 , openmips0|ex0|ShiftLeft0~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~71 , openmips0|ex0|ShiftLeft0~71, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~5 , openmips0|ex0|Mux24~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~0 , openmips0|ex0|Mux24~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~6 , openmips0|ex0|Mux24~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~23 , openmips0|ex0|ShiftRight0~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~26 , openmips0|ex0|ShiftRight0~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~27 , openmips0|ex0|ShiftRight0~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~13 , openmips0|ex0|ShiftRight0~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~14 , openmips0|ex0|ShiftRight0~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~28 , openmips0|ex0|ShiftRight0~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~7 , openmips0|ex0|Mux24~7, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~16 , openmips0|div0|result_o~16, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[56] , openmips0|div0|result_o[56], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~9 , openmips0|ex0|Mux24~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~10 , openmips0|ex0|Mux24~10, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~42 , openmips0|id0|Add3~42, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~44 , openmips0|id0|Add3~44, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~15 , openmips0|id_ex0|ex_link_address~15, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~16 , openmips0|id_ex0|ex_link_address~16, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[24] , openmips0|id_ex0|ex_link_address[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~3 , openmips0|ex0|Mux24~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~11 , openmips0|ex0|Mux24~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~7 , openmips0|ex0|Add4|auto_generated|_~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[24]~48 , openmips0|ex0|Add4|auto_generated|result_int[24]~48, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[25]~50 , openmips0|ex0|Add4|auto_generated|result_int[25]~50, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector52~2 , openmips0|ex0|Selector52~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[24] , openmips0|ex0|arithmeticres[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~74 , openmips0|ex0|Mult0|auto_generated|op_1~74, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~76 , openmips0|ex0|Mult0|auto_generated|op_1~76, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~1 , openmips0|ex0|Mux24~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~110 , openmips0|ex0|Add6~110, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~112 , openmips0|ex0|Add6~112, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24~2 , openmips0|ex0|Mux24~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux24 , openmips0|ex0|Mux24, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[24] , openmips0|ex0|wdata_o[24], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[24]~39 , openmips0|id0|reg2_o[24]~39, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~20 , openmips0|mem_wb0|wb_wdata~20, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[24] , openmips0|mem_wb0|wb_wdata[24], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~440 , openmips0|regfile1|regs~440, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~408 , openmips0|regfile1|regs~408, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2023 , openmips0|regfile1|regs~2023, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~472 , openmips0|regfile1|regs~472, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~504 , openmips0|regfile1|regs~504, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2024 , openmips0|regfile1|regs~2024, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~248 , openmips0|regfile1|regs~248, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~152 , openmips0|regfile1|regs~152, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~184 , openmips0|regfile1|regs~184, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2016 , openmips0|regfile1|regs~2016, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~216 , openmips0|regfile1|regs~216, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2017 , openmips0|regfile1|regs~2017, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~56 , openmips0|regfile1|regs~56, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~120 , openmips0|regfile1|regs~120, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~24 , openmips0|regfile1|regs~24, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~88 , openmips0|regfile1|regs~88, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2020 , openmips0|regfile1|regs~2020, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2021 , openmips0|regfile1|regs~2021, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~312 , openmips0|regfile1|regs~312, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~344 , openmips0|regfile1|regs~344, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~280 , openmips0|regfile1|regs~280, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2018 , openmips0|regfile1|regs~2018, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~376 , openmips0|regfile1|regs~376, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2019 , openmips0|regfile1|regs~2019, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2022 , openmips0|regfile1|regs~2022, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2025 , openmips0|regfile1|regs~2025, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1016 , openmips0|regfile1|regs~1016, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~760feeder , openmips0|regfile1|regs~760feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~760 , openmips0|regfile1|regs~760, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~888 , openmips0|regfile1|regs~888, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~632 , openmips0|regfile1|regs~632, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2013 , openmips0|regfile1|regs~2013, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2014 , openmips0|regfile1|regs~2014, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~920 , openmips0|regfile1|regs~920, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~792 , openmips0|regfile1|regs~792, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~664 , openmips0|regfile1|regs~664, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~536 , openmips0|regfile1|regs~536, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2010 , openmips0|regfile1|regs~2010, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2011 , openmips0|regfile1|regs~2011, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~856 , openmips0|regfile1|regs~856, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~984 , openmips0|regfile1|regs~984, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~600 , openmips0|regfile1|regs~600, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~728 , openmips0|regfile1|regs~728, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2008 , openmips0|regfile1|regs~2008, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2009 , openmips0|regfile1|regs~2009, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2012 , openmips0|regfile1|regs~2012, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~568 , openmips0|regfile1|regs~568, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~824 , openmips0|regfile1|regs~824, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2006 , openmips0|regfile1|regs~2006, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~696 , openmips0|regfile1|regs~696, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~952 , openmips0|regfile1|regs~952, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2007 , openmips0|regfile1|regs~2007, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2015 , openmips0|regfile1|regs~2015, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2026 , openmips0|regfile1|regs~2026, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[24]~40 , openmips0|id0|reg2_o[24]~40, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[24]~38 , openmips0|id0|reg2_o[24]~38, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[24]~41 , openmips0|id0|reg2_o[24]~41, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[24] , openmips0|id0|reg2_o[24], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[0]~1 , openmips0|id0|reg2_o_mux[0]~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[1]~3 , openmips0|id0|reg2_o_mux[1]~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[2]~5 , openmips0|id0|reg2_o_mux[2]~5, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[3]~7 , openmips0|id0|reg2_o_mux[3]~7, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[4]~9 , openmips0|id0|reg2_o_mux[4]~9, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[5]~11 , openmips0|id0|reg2_o_mux[5]~11, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[6]~13 , openmips0|id0|reg2_o_mux[6]~13, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[7]~15 , openmips0|id0|reg2_o_mux[7]~15, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[8]~17 , openmips0|id0|reg2_o_mux[8]~17, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[9]~19 , openmips0|id0|reg2_o_mux[9]~19, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[10]~21 , openmips0|id0|reg2_o_mux[10]~21, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[11]~23 , openmips0|id0|reg2_o_mux[11]~23, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[12]~25 , openmips0|id0|reg2_o_mux[12]~25, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[13]~27 , openmips0|id0|reg2_o_mux[13]~27, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[14]~29 , openmips0|id0|reg2_o_mux[14]~29, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[15]~31 , openmips0|id0|reg2_o_mux[15]~31, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[16]~33 , openmips0|id0|reg2_o_mux[16]~33, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[17]~35 , openmips0|id0|reg2_o_mux[17]~35, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[18]~37 , openmips0|id0|reg2_o_mux[18]~37, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[19]~39 , openmips0|id0|reg2_o_mux[19]~39, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[20]~41 , openmips0|id0|reg2_o_mux[20]~41, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[21]~43 , openmips0|id0|reg2_o_mux[21]~43, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[22]~45 , openmips0|id0|reg2_o_mux[22]~45, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[23]~47 , openmips0|id0|reg2_o_mux[23]~47, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[24]~49 , openmips0|id0|reg2_o_mux[24]~49, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[25]~51 , openmips0|id0|reg2_o_mux[25]~51, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[26]~53 , openmips0|id0|reg2_o_mux[26]~53, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[27]~55 , openmips0|id0|reg2_o_mux[27]~55, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[28]~57 , openmips0|id0|reg2_o_mux[28]~57, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[29]~59 , openmips0|id0|reg2_o_mux[29]~59, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[30]~61 , openmips0|id0|reg2_o_mux[30]~61, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o_mux[31]~62 , openmips0|id0|reg2_o_mux[31]~62, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[29]~13 , openmips0|pc_reg0|pc[29]~13, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[29]~15 , openmips0|pc_reg0|pc[29]~15, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[29]~16 , openmips0|pc_reg0|pc[29]~16, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[29]~17 , openmips0|pc_reg0|pc[29]~17, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~38 , openmips0|id0|Add2~38, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~40 , openmips0|id0|Add2~40, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~42 , openmips0|id0|Add2~42, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~44 , openmips0|id0|Add2~44, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~46 , openmips0|id0|Add2~46, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~36 , openmips0|id0|Add4~36, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~38 , openmips0|id0|Add4~38, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~40 , openmips0|id0|Add4~40, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~42 , openmips0|id0|Add4~42, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~44 , openmips0|id0|Add4~44, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~46 , openmips0|id0|Add4~46, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~76 , openmips0|pc_reg0|pc~76, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1226 , openmips0|regfile1|regs~1226, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1227 , openmips0|regfile1|regs~1227, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1219 , openmips0|regfile1|regs~1219, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1220 , openmips0|regfile1|regs~1220, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1221 , openmips0|regfile1|regs~1221, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1222 , openmips0|regfile1|regs~1222, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1223 , openmips0|regfile1|regs~1223, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1224 , openmips0|regfile1|regs~1224, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1225 , openmips0|regfile1|regs~1225, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1228 , openmips0|regfile1|regs~1228, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1229 , openmips0|regfile1|regs~1229, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1230 , openmips0|regfile1|regs~1230, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1231 , openmips0|regfile1|regs~1231, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1232 , openmips0|regfile1|regs~1232, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1233 , openmips0|regfile1|regs~1233, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1234 , openmips0|regfile1|regs~1234, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1235 , openmips0|regfile1|regs~1235, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1236 , openmips0|regfile1|regs~1236, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1237 , openmips0|regfile1|regs~1237, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1238 , openmips0|regfile1|regs~1238, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[24]~58 , openmips0|regfile1|rdata1[24]~58, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[24]~152 , openmips0|regfile1|rdata1[24]~152, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1246 , openmips0|regfile1|regs~1246, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1247 , openmips0|regfile1|regs~1247, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1241 , openmips0|regfile1|regs~1241, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1242 , openmips0|regfile1|regs~1242, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1243 , openmips0|regfile1|regs~1243, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1244 , openmips0|regfile1|regs~1244, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1245 , openmips0|regfile1|regs~1245, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1239 , openmips0|regfile1|regs~1239, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1240 , openmips0|regfile1|regs~1240, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1248 , openmips0|regfile1|regs~1248, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1249 , openmips0|regfile1|regs~1249, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1250 , openmips0|regfile1|regs~1250, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1253 , openmips0|regfile1|regs~1253, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1254 , openmips0|regfile1|regs~1254, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1251 , openmips0|regfile1|regs~1251, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1252 , openmips0|regfile1|regs~1252, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1255 , openmips0|regfile1|regs~1255, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1256 , openmips0|regfile1|regs~1256, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1257 , openmips0|regfile1|regs~1257, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1258 , openmips0|regfile1|regs~1258, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[23]~59 , openmips0|regfile1|rdata1[23]~59, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[23]~153 , openmips0|regfile1|rdata1[23]~153, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1266 , openmips0|regfile1|regs~1266, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1267 , openmips0|regfile1|regs~1267, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1261 , openmips0|regfile1|regs~1261, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1262 , openmips0|regfile1|regs~1262, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1263 , openmips0|regfile1|regs~1263, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1264 , openmips0|regfile1|regs~1264, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1265 , openmips0|regfile1|regs~1265, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1259 , openmips0|regfile1|regs~1259, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1260 , openmips0|regfile1|regs~1260, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1268 , openmips0|regfile1|regs~1268, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1276 , openmips0|regfile1|regs~1276, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1277 , openmips0|regfile1|regs~1277, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1269 , openmips0|regfile1|regs~1269, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1270 , openmips0|regfile1|regs~1270, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1273 , openmips0|regfile1|regs~1273, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1274 , openmips0|regfile1|regs~1274, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1271 , openmips0|regfile1|regs~1271, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1272 , openmips0|regfile1|regs~1272, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1275 , openmips0|regfile1|regs~1275, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1278 , openmips0|regfile1|regs~1278, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[22]~60 , openmips0|regfile1|rdata1[22]~60, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[22]~154 , openmips0|regfile1|rdata1[22]~154, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1286 , openmips0|regfile1|regs~1286, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1287 , openmips0|regfile1|regs~1287, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1281 , openmips0|regfile1|regs~1281, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1282 , openmips0|regfile1|regs~1282, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1283 , openmips0|regfile1|regs~1283, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1284 , openmips0|regfile1|regs~1284, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1285 , openmips0|regfile1|regs~1285, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1279 , openmips0|regfile1|regs~1279, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1280 , openmips0|regfile1|regs~1280, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1288 , openmips0|regfile1|regs~1288, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1296 , openmips0|regfile1|regs~1296, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1297 , openmips0|regfile1|regs~1297, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1293 , openmips0|regfile1|regs~1293, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1294 , openmips0|regfile1|regs~1294, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1291 , openmips0|regfile1|regs~1291, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1292 , openmips0|regfile1|regs~1292, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1295 , openmips0|regfile1|regs~1295, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1289 , openmips0|regfile1|regs~1289, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1290 , openmips0|regfile1|regs~1290, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1298 , openmips0|regfile1|regs~1298, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[21]~61 , openmips0|regfile1|rdata1[21]~61, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[21]~155 , openmips0|regfile1|rdata1[21]~155, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1012 , openmips0|regfile1|regs~1012, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~756 , openmips0|regfile1|regs~756, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~628 , openmips0|regfile1|regs~628, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~884 , openmips0|regfile1|regs~884, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1316 , openmips0|regfile1|regs~1316, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1317 , openmips0|regfile1|regs~1317, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~980 , openmips0|regfile1|regs~980, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~596 , openmips0|regfile1|regs~596, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~724 , openmips0|regfile1|regs~724, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1311 , openmips0|regfile1|regs~1311, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~852 , openmips0|regfile1|regs~852, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1312 , openmips0|regfile1|regs~1312, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~916 , openmips0|regfile1|regs~916, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~532 , openmips0|regfile1|regs~532, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~660 , openmips0|regfile1|regs~660, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1313 , openmips0|regfile1|regs~1313, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~788 , openmips0|regfile1|regs~788, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1314 , openmips0|regfile1|regs~1314, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1315 , openmips0|regfile1|regs~1315, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~564 , openmips0|regfile1|regs~564, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~820 , openmips0|regfile1|regs~820, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1309 , openmips0|regfile1|regs~1309, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~948 , openmips0|regfile1|regs~948, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~692 , openmips0|regfile1|regs~692, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1310 , openmips0|regfile1|regs~1310, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1318 , openmips0|regfile1|regs~1318, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~244 , openmips0|regfile1|regs~244, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~212 , openmips0|regfile1|regs~212, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~148 , openmips0|regfile1|regs~148, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~180 , openmips0|regfile1|regs~180, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1299 , openmips0|regfile1|regs~1299, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1300 , openmips0|regfile1|regs~1300, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~500 , openmips0|regfile1|regs~500, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~468 , openmips0|regfile1|regs~468, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~404 , openmips0|regfile1|regs~404, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~436feeder , openmips0|regfile1|regs~436feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~436 , openmips0|regfile1|regs~436, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1306 , openmips0|regfile1|regs~1306, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1307 , openmips0|regfile1|regs~1307, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~116feeder , openmips0|regfile1|regs~116feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~116 , openmips0|regfile1|regs~116, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~52 , openmips0|regfile1|regs~52, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~20feeder , openmips0|regfile1|regs~20feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~20 , openmips0|regfile1|regs~20, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~84 , openmips0|regfile1|regs~84, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1303 , openmips0|regfile1|regs~1303, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1304 , openmips0|regfile1|regs~1304, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~372 , openmips0|regfile1|regs~372, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~308 , openmips0|regfile1|regs~308, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~276 , openmips0|regfile1|regs~276, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~340 , openmips0|regfile1|regs~340, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1301 , openmips0|regfile1|regs~1301, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1302 , openmips0|regfile1|regs~1302, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1305 , openmips0|regfile1|regs~1305, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1308 , openmips0|regfile1|regs~1308, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[20]~62 , openmips0|regfile1|rdata1[20]~62, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[20]~156 , openmips0|regfile1|rdata1[20]~156, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~339 , openmips0|regfile1|regs~339, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~275 , openmips0|regfile1|regs~275, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~307 , openmips0|regfile1|regs~307, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1319 , openmips0|regfile1|regs~1319, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~371 , openmips0|regfile1|regs~371, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1320 , openmips0|regfile1|regs~1320, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~115 , openmips0|regfile1|regs~115, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~83 , openmips0|regfile1|regs~83, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~19 , openmips0|regfile1|regs~19, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~51 , openmips0|regfile1|regs~51, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1323 , openmips0|regfile1|regs~1323, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1324 , openmips0|regfile1|regs~1324, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~243 , openmips0|regfile1|regs~243, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~179 , openmips0|regfile1|regs~179, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~147 , openmips0|regfile1|regs~147, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~211 , openmips0|regfile1|regs~211, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1321 , openmips0|regfile1|regs~1321, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1322 , openmips0|regfile1|regs~1322, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1325 , openmips0|regfile1|regs~1325, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~499 , openmips0|regfile1|regs~499, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~403 , openmips0|regfile1|regs~403, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~467 , openmips0|regfile1|regs~467, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1326 , openmips0|regfile1|regs~1326, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1327 , openmips0|regfile1|regs~1327, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1328 , openmips0|regfile1|regs~1328, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~979 , openmips0|regfile1|regs~979, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~723 , openmips0|regfile1|regs~723, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~595 , openmips0|regfile1|regs~595, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~851 , openmips0|regfile1|regs~851, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1329 , openmips0|regfile1|regs~1329, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1330 , openmips0|regfile1|regs~1330, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1011 , openmips0|regfile1|regs~1011, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~883 , openmips0|regfile1|regs~883, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~627 , openmips0|regfile1|regs~627, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~755 , openmips0|regfile1|regs~755, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1336 , openmips0|regfile1|regs~1336, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1337 , openmips0|regfile1|regs~1337, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~947 , openmips0|regfile1|regs~947, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~819 , openmips0|regfile1|regs~819, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~563 , openmips0|regfile1|regs~563, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~691 , openmips0|regfile1|regs~691, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1331 , openmips0|regfile1|regs~1331, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1332 , openmips0|regfile1|regs~1332, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~915 , openmips0|regfile1|regs~915, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~659 , openmips0|regfile1|regs~659, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~531 , openmips0|regfile1|regs~531, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~787 , openmips0|regfile1|regs~787, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1333 , openmips0|regfile1|regs~1333, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1334 , openmips0|regfile1|regs~1334, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1335 , openmips0|regfile1|regs~1335, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1338 , openmips0|regfile1|regs~1338, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[19]~63 , openmips0|regfile1|rdata1[19]~63, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[19]~157 , openmips0|regfile1|rdata1[19]~157, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~978 , openmips0|regfile1|regs~978, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~850 , openmips0|regfile1|regs~850, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~594 , openmips0|regfile1|regs~594, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~722 , openmips0|regfile1|regs~722, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1351 , openmips0|regfile1|regs~1351, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1352 , openmips0|regfile1|regs~1352, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~914 , openmips0|regfile1|regs~914, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~786 , openmips0|regfile1|regs~786, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~530 , openmips0|regfile1|regs~530, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~658 , openmips0|regfile1|regs~658, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1353 , openmips0|regfile1|regs~1353, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1354 , openmips0|regfile1|regs~1354, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1355 , openmips0|regfile1|regs~1355, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1010 , openmips0|regfile1|regs~1010, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~626 , openmips0|regfile1|regs~626, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~882 , openmips0|regfile1|regs~882, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1356 , openmips0|regfile1|regs~1356, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~754 , openmips0|regfile1|regs~754, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1357 , openmips0|regfile1|regs~1357, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~946 , openmips0|regfile1|regs~946, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~690 , openmips0|regfile1|regs~690, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~562 , openmips0|regfile1|regs~562, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~818 , openmips0|regfile1|regs~818, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1349 , openmips0|regfile1|regs~1349, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1350 , openmips0|regfile1|regs~1350, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1358 , openmips0|regfile1|regs~1358, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~242 , openmips0|regfile1|regs~242, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~178 , openmips0|regfile1|regs~178, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~146 , openmips0|regfile1|regs~146, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1339 , openmips0|regfile1|regs~1339, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~210 , openmips0|regfile1|regs~210, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1340 , openmips0|regfile1|regs~1340, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~498 , openmips0|regfile1|regs~498, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~466 , openmips0|regfile1|regs~466, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~402 , openmips0|regfile1|regs~402, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~434 , openmips0|regfile1|regs~434, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1346 , openmips0|regfile1|regs~1346, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1347 , openmips0|regfile1|regs~1347, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~370 , openmips0|regfile1|regs~370, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~306 , openmips0|regfile1|regs~306, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~274 , openmips0|regfile1|regs~274, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~338 , openmips0|regfile1|regs~338, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1341 , openmips0|regfile1|regs~1341, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1342 , openmips0|regfile1|regs~1342, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~114feeder , openmips0|regfile1|regs~114feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~114 , openmips0|regfile1|regs~114, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~50 , openmips0|regfile1|regs~50, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~18feeder , openmips0|regfile1|regs~18feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~18 , openmips0|regfile1|regs~18, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~82 , openmips0|regfile1|regs~82, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1343 , openmips0|regfile1|regs~1343, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1344 , openmips0|regfile1|regs~1344, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1345 , openmips0|regfile1|regs~1345, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1348 , openmips0|regfile1|regs~1348, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[18]~64 , openmips0|regfile1|rdata1[18]~64, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[18]~158 , openmips0|regfile1|rdata1[18]~158, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~27 , openmips0|mem_wb0|wb_wdata~27, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[17] , openmips0|mem_wb0|wb_wdata[17], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~369feeder , openmips0|regfile1|regs~369feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~369 , openmips0|regfile1|regs~369, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~337 , openmips0|regfile1|regs~337, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~273 , openmips0|regfile1|regs~273, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~305 , openmips0|regfile1|regs~305, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1359 , openmips0|regfile1|regs~1359, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1360 , openmips0|regfile1|regs~1360, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~497 , openmips0|regfile1|regs~497, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~401 , openmips0|regfile1|regs~401, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~465 , openmips0|regfile1|regs~465, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1366 , openmips0|regfile1|regs~1366, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~433 , openmips0|regfile1|regs~433, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1367 , openmips0|regfile1|regs~1367, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~113feeder , openmips0|regfile1|regs~113feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~113 , openmips0|regfile1|regs~113, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~81 , openmips0|regfile1|regs~81, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~17 , openmips0|regfile1|regs~17, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~49 , openmips0|regfile1|regs~49, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1363 , openmips0|regfile1|regs~1363, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1364 , openmips0|regfile1|regs~1364, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~177 , openmips0|regfile1|regs~177, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~241 , openmips0|regfile1|regs~241, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~145 , openmips0|regfile1|regs~145, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~209 , openmips0|regfile1|regs~209, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1361 , openmips0|regfile1|regs~1361, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1362 , openmips0|regfile1|regs~1362, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1365 , openmips0|regfile1|regs~1365, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1368 , openmips0|regfile1|regs~1368, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~721feeder , openmips0|regfile1|regs~721feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~721 , openmips0|regfile1|regs~721, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~977 , openmips0|regfile1|regs~977, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~593 , openmips0|regfile1|regs~593, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~849feeder , openmips0|regfile1|regs~849feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~849 , openmips0|regfile1|regs~849, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1369 , openmips0|regfile1|regs~1369, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1370 , openmips0|regfile1|regs~1370, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~881 , openmips0|regfile1|regs~881, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1009feeder , openmips0|regfile1|regs~1009feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1009 , openmips0|regfile1|regs~1009, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~625 , openmips0|regfile1|regs~625, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~753 , openmips0|regfile1|regs~753, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1376 , openmips0|regfile1|regs~1376, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1377 , openmips0|regfile1|regs~1377, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~945 , openmips0|regfile1|regs~945, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~817 , openmips0|regfile1|regs~817, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~561 , openmips0|regfile1|regs~561, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~689 , openmips0|regfile1|regs~689, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1371 , openmips0|regfile1|regs~1371, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1372 , openmips0|regfile1|regs~1372, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~913 , openmips0|regfile1|regs~913, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~657 , openmips0|regfile1|regs~657, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~529feeder , openmips0|regfile1|regs~529feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~529 , openmips0|regfile1|regs~529, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~785 , openmips0|regfile1|regs~785, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1373 , openmips0|regfile1|regs~1373, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1374 , openmips0|regfile1|regs~1374, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1375 , openmips0|regfile1|regs~1375, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1378 , openmips0|regfile1|regs~1378, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[17]~65 , openmips0|regfile1|rdata1[17]~65, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[17]~159 , openmips0|regfile1|rdata1[17]~159, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1008 , openmips0|regfile1|regs~1008, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~752 , openmips0|regfile1|regs~752, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~624 , openmips0|regfile1|regs~624, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~880 , openmips0|regfile1|regs~880, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1396 , openmips0|regfile1|regs~1396, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1397 , openmips0|regfile1|regs~1397, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~944 , openmips0|regfile1|regs~944, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~688 , openmips0|regfile1|regs~688, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~560 , openmips0|regfile1|regs~560, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~816 , openmips0|regfile1|regs~816, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1389 , openmips0|regfile1|regs~1389, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1390 , openmips0|regfile1|regs~1390, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~848feeder , openmips0|regfile1|regs~848feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~848 , openmips0|regfile1|regs~848, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~976 , openmips0|regfile1|regs~976, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~592 , openmips0|regfile1|regs~592, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~720 , openmips0|regfile1|regs~720, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1391 , openmips0|regfile1|regs~1391, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1392 , openmips0|regfile1|regs~1392, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~528feeder , openmips0|regfile1|regs~528feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~528 , openmips0|regfile1|regs~528, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~656 , openmips0|regfile1|regs~656, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1393 , openmips0|regfile1|regs~1393, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~912feeder , openmips0|regfile1|regs~912feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~912 , openmips0|regfile1|regs~912, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~784 , openmips0|regfile1|regs~784, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1394 , openmips0|regfile1|regs~1394, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1395 , openmips0|regfile1|regs~1395, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1398 , openmips0|regfile1|regs~1398, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~400 , openmips0|regfile1|regs~400, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~432 , openmips0|regfile1|regs~432, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1386 , openmips0|regfile1|regs~1386, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~496feeder , openmips0|regfile1|regs~496feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~496 , openmips0|regfile1|regs~496, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~464 , openmips0|regfile1|regs~464, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1387 , openmips0|regfile1|regs~1387, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~112 , openmips0|regfile1|regs~112, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~48 , openmips0|regfile1|regs~48, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~16feeder , openmips0|regfile1|regs~16feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~16 , openmips0|regfile1|regs~16, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~80 , openmips0|regfile1|regs~80, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1383 , openmips0|regfile1|regs~1383, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1384 , openmips0|regfile1|regs~1384, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~368 , openmips0|regfile1|regs~368, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~304 , openmips0|regfile1|regs~304, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~272feeder , openmips0|regfile1|regs~272feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~272 , openmips0|regfile1|regs~272, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~336 , openmips0|regfile1|regs~336, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1381 , openmips0|regfile1|regs~1381, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1382 , openmips0|regfile1|regs~1382, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1385 , openmips0|regfile1|regs~1385, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~240 , openmips0|regfile1|regs~240, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~144 , openmips0|regfile1|regs~144, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~176 , openmips0|regfile1|regs~176, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1379 , openmips0|regfile1|regs~1379, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1380 , openmips0|regfile1|regs~1380, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1388 , openmips0|regfile1|regs~1388, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[16]~66 , openmips0|regfile1|rdata1[16]~66, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[16]~160 , openmips0|regfile1|rdata1[16]~160, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~655 , openmips0|regfile1|regs~655, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~783feeder , openmips0|regfile1|regs~783feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~783 , openmips0|regfile1|regs~783, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~527 , openmips0|regfile1|regs~527, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1413 , openmips0|regfile1|regs~1413, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~911 , openmips0|regfile1|regs~911, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1414 , openmips0|regfile1|regs~1414, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~815 , openmips0|regfile1|regs~815, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~943 , openmips0|regfile1|regs~943, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~687 , openmips0|regfile1|regs~687, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~559 , openmips0|regfile1|regs~559, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1411 , openmips0|regfile1|regs~1411, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1412 , openmips0|regfile1|regs~1412, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1415 , openmips0|regfile1|regs~1415, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~719feeder , openmips0|regfile1|regs~719feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~719 , openmips0|regfile1|regs~719, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~975 , openmips0|regfile1|regs~975, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~847 , openmips0|regfile1|regs~847, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~591 , openmips0|regfile1|regs~591, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1409 , openmips0|regfile1|regs~1409, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1410 , openmips0|regfile1|regs~1410, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~751 , openmips0|regfile1|regs~751, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~623 , openmips0|regfile1|regs~623, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1416 , openmips0|regfile1|regs~1416, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~879 , openmips0|regfile1|regs~879, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1007 , openmips0|regfile1|regs~1007, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1417 , openmips0|regfile1|regs~1417, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1418 , openmips0|regfile1|regs~1418, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~367 , openmips0|regfile1|regs~367, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~303 , openmips0|regfile1|regs~303, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~271 , openmips0|regfile1|regs~271, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1399 , openmips0|regfile1|regs~1399, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1400 , openmips0|regfile1|regs~1400, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~495 , openmips0|regfile1|regs~495, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~431 , openmips0|regfile1|regs~431, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~399 , openmips0|regfile1|regs~399, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~463 , openmips0|regfile1|regs~463, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1406 , openmips0|regfile1|regs~1406, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1407 , openmips0|regfile1|regs~1407, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~175 , openmips0|regfile1|regs~175, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~239 , openmips0|regfile1|regs~239, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~143 , openmips0|regfile1|regs~143, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~207 , openmips0|regfile1|regs~207, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1401 , openmips0|regfile1|regs~1401, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1402 , openmips0|regfile1|regs~1402, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~111 , openmips0|regfile1|regs~111, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~79 , openmips0|regfile1|regs~79, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~15 , openmips0|regfile1|regs~15, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~47 , openmips0|regfile1|regs~47, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1403 , openmips0|regfile1|regs~1403, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1404 , openmips0|regfile1|regs~1404, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1405 , openmips0|regfile1|regs~1405, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1408 , openmips0|regfile1|regs~1408, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[15]~67 , openmips0|regfile1|rdata1[15]~67, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[15]~161 , openmips0|regfile1|rdata1[15]~161, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1429 , openmips0|regfile1|regs~1429, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1430 , openmips0|regfile1|regs~1430, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1436 , openmips0|regfile1|regs~1436, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1437 , openmips0|regfile1|regs~1437, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1431 , openmips0|regfile1|regs~1431, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1432 , openmips0|regfile1|regs~1432, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1433 , openmips0|regfile1|regs~1433, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1434 , openmips0|regfile1|regs~1434, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1435 , openmips0|regfile1|regs~1435, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1438 , openmips0|regfile1|regs~1438, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1419 , openmips0|regfile1|regs~1419, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1420 , openmips0|regfile1|regs~1420, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1426 , openmips0|regfile1|regs~1426, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1427 , openmips0|regfile1|regs~1427, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1421 , openmips0|regfile1|regs~1421, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1422 , openmips0|regfile1|regs~1422, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1423 , openmips0|regfile1|regs~1423, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1424 , openmips0|regfile1|regs~1424, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1425 , openmips0|regfile1|regs~1425, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1428 , openmips0|regfile1|regs~1428, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[14]~68 , openmips0|regfile1|rdata1[14]~68, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[14]~162 , openmips0|regfile1|rdata1[14]~162, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1449 , openmips0|regfile1|regs~1449, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1450 , openmips0|regfile1|regs~1450, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1456 , openmips0|regfile1|regs~1456, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1457 , openmips0|regfile1|regs~1457, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1453 , openmips0|regfile1|regs~1453, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1454 , openmips0|regfile1|regs~1454, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1451 , openmips0|regfile1|regs~1451, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1452 , openmips0|regfile1|regs~1452, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1455 , openmips0|regfile1|regs~1455, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1458 , openmips0|regfile1|regs~1458, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1439 , openmips0|regfile1|regs~1439, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1440 , openmips0|regfile1|regs~1440, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1441 , openmips0|regfile1|regs~1441, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1442 , openmips0|regfile1|regs~1442, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1443 , openmips0|regfile1|regs~1443, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1444 , openmips0|regfile1|regs~1444, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1445 , openmips0|regfile1|regs~1445, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1446 , openmips0|regfile1|regs~1446, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1447 , openmips0|regfile1|regs~1447, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1448 , openmips0|regfile1|regs~1448, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[13]~69 , openmips0|regfile1|rdata1[13]~69, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[13]~163 , openmips0|regfile1|rdata1[13]~163, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~32 , openmips0|mem_wb0|wb_wdata~32, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[12] , openmips0|mem_wb0|wb_wdata[12], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1004 , openmips0|regfile1|regs~1004, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~748 , openmips0|regfile1|regs~748, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~620 , openmips0|regfile1|regs~620, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~876 , openmips0|regfile1|regs~876, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1476 , openmips0|regfile1|regs~1476, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1477 , openmips0|regfile1|regs~1477, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~940 , openmips0|regfile1|regs~940, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~556 , openmips0|regfile1|regs~556, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~812 , openmips0|regfile1|regs~812, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1469 , openmips0|regfile1|regs~1469, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~684 , openmips0|regfile1|regs~684, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1470 , openmips0|regfile1|regs~1470, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~524 , openmips0|regfile1|regs~524, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~652 , openmips0|regfile1|regs~652, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1473 , openmips0|regfile1|regs~1473, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~908 , openmips0|regfile1|regs~908, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~780 , openmips0|regfile1|regs~780, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1474 , openmips0|regfile1|regs~1474, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~972 , openmips0|regfile1|regs~972, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~844 , openmips0|regfile1|regs~844, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~588 , openmips0|regfile1|regs~588, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~716 , openmips0|regfile1|regs~716, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1471 , openmips0|regfile1|regs~1471, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1472 , openmips0|regfile1|regs~1472, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1475 , openmips0|regfile1|regs~1475, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1478 , openmips0|regfile1|regs~1478, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~108 , openmips0|regfile1|regs~108, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~44 , openmips0|regfile1|regs~44, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~12 , openmips0|regfile1|regs~12, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~76 , openmips0|regfile1|regs~76, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1463 , openmips0|regfile1|regs~1463, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1464 , openmips0|regfile1|regs~1464, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~364 , openmips0|regfile1|regs~364, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~300 , openmips0|regfile1|regs~300, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~268 , openmips0|regfile1|regs~268, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~332 , openmips0|regfile1|regs~332, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1461 , openmips0|regfile1|regs~1461, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1462 , openmips0|regfile1|regs~1462, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1465 , openmips0|regfile1|regs~1465, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~236 , openmips0|regfile1|regs~236, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~140 , openmips0|regfile1|regs~140, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~172 , openmips0|regfile1|regs~172, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1459 , openmips0|regfile1|regs~1459, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~204 , openmips0|regfile1|regs~204, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1460 , openmips0|regfile1|regs~1460, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~396 , openmips0|regfile1|regs~396, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~428 , openmips0|regfile1|regs~428, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1466 , openmips0|regfile1|regs~1466, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~492 , openmips0|regfile1|regs~492, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~460 , openmips0|regfile1|regs~460, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1467 , openmips0|regfile1|regs~1467, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1468 , openmips0|regfile1|regs~1468, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[12]~70 , openmips0|regfile1|rdata1[12]~70, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[12]~164 , openmips0|regfile1|rdata1[12]~164, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~20 , openmips0|id0|Add5~20, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~22 , openmips0|id0|Add5~22, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~24 , openmips0|id0|Add5~24, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~26 , openmips0|id0|Add5~26, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~28 , openmips0|id0|Add5~28, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~30 , openmips0|id0|Add5~30, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~32 , openmips0|id0|Add5~32, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~34 , openmips0|id0|Add5~34, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~36 , openmips0|id0|Add5~36, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~38 , openmips0|id0|Add5~38, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~40 , openmips0|id0|Add5~40, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~42 , openmips0|id0|Add5~42, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~44 , openmips0|id0|Add5~44, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~46 , openmips0|id0|Add5~46, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~77 , openmips0|pc_reg0|pc~77, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~78 , openmips0|pc_reg0|pc~78, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[29]~32 , openmips0|pc_reg0|pc[29]~32, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[24] , openmips0|pc_reg0|pc[24], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o~15 , openmips0|iwishbone_bus_if|wishbone_addr_o~15, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[24] , openmips0|iwishbone_bus_if|wishbone_addr_o[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~50 , openmips0|ex0|Add1~50, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~52 , openmips0|ex0|Add1~52, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~46 , openmips0|ex0|Add0~46, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~48 , openmips0|ex0|Add0~48, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~76 , openmips0|ex0|Add1~76, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[24] , openmips0|ex_mem0|mem_mem_addr[24], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~17 , openmips0|dwishbone_bus_if|wishbone_addr_o~17, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[24] , openmips0|dwishbone_bus_if|wishbone_addr_o[24], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux7~0 , wb_conmax_top0|s3|Mux7~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~95 , openmips0|ex0|Add1~95, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[23] , openmips0|ex_mem0|mem_mem_addr[23], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~36 , openmips0|dwishbone_bus_if|wishbone_addr_o~36, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[23] , openmips0|dwishbone_bus_if|wishbone_addr_o[23], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o~34 , openmips0|iwishbone_bus_if|wishbone_addr_o~34, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[23] , openmips0|iwishbone_bus_if|wishbone_addr_o[23], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux8~0 , wb_conmax_top0|s3|Mux8~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o~17 , openmips0|iwishbone_bus_if|wishbone_addr_o~17, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[26] , openmips0|iwishbone_bus_if|wishbone_addr_o[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~50 , openmips0|ex0|Add0~50, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~52 , openmips0|ex0|Add0~52, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~54 , openmips0|ex0|Add1~54, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~56 , openmips0|ex0|Add1~56, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~78 , openmips0|ex0|Add1~78, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[26] , openmips0|ex_mem0|mem_mem_addr[26], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~19 , openmips0|dwishbone_bus_if|wishbone_addr_o~19, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[26] , openmips0|dwishbone_bus_if|wishbone_addr_o[26], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux5~0 , wb_conmax_top0|s3|Mux5~0, openmips_min_sopc, 1
instance = comp, \plic0|LessThan0~6 , plic0|LessThan0~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~89 , openmips0|ex0|Add1~89, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[16] , openmips0|ex_mem0|mem_mem_addr[16], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~30 , openmips0|dwishbone_bus_if|wishbone_addr_o~30, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[16] , openmips0|dwishbone_bus_if|wishbone_addr_o[16], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o~28 , openmips0|iwishbone_bus_if|wishbone_addr_o~28, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[16] , openmips0|iwishbone_bus_if|wishbone_addr_o[16], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux15~0 , wb_conmax_top0|s3|Mux15~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~88 , openmips0|ex0|Add1~88, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[15] , openmips0|ex_mem0|mem_mem_addr[15], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~29 , openmips0|dwishbone_bus_if|wishbone_addr_o~29, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[15] , openmips0|dwishbone_bus_if|wishbone_addr_o[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux16~0 , wb_conmax_top0|s3|Mux16~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~90 , openmips0|ex0|Add1~90, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[17] , openmips0|ex_mem0|mem_mem_addr[17], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~31 , openmips0|dwishbone_bus_if|wishbone_addr_o~31, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[17] , openmips0|dwishbone_bus_if|wishbone_addr_o[17], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux14~0 , wb_conmax_top0|s3|Mux14~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o~30 , openmips0|iwishbone_bus_if|wishbone_addr_o~30, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[18] , openmips0|iwishbone_bus_if|wishbone_addr_o[18], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~91 , openmips0|ex0|Add1~91, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[18] , openmips0|ex_mem0|mem_mem_addr[18], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~32 , openmips0|dwishbone_bus_if|wishbone_addr_o~32, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[18] , openmips0|dwishbone_bus_if|wishbone_addr_o[18], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux13~0 , wb_conmax_top0|s3|Mux13~0, openmips_min_sopc, 1
instance = comp, \plic0|LessThan0~3 , plic0|LessThan0~3, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o~25 , openmips0|iwishbone_bus_if|wishbone_addr_o~25, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[12] , openmips0|iwishbone_bus_if|wishbone_addr_o[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux19~2 , wb_conmax_top0|s3|Mux19~2, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o~24 , openmips0|iwishbone_bus_if|wishbone_addr_o~24, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[11] , openmips0|iwishbone_bus_if|wishbone_addr_o[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux20~0 , wb_conmax_top0|s3|Mux20~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~87 , openmips0|ex0|Add1~87, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[14] , openmips0|ex_mem0|mem_mem_addr[14], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~28 , openmips0|dwishbone_bus_if|wishbone_addr_o~28, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[14] , openmips0|dwishbone_bus_if|wishbone_addr_o[14], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o~26 , openmips0|iwishbone_bus_if|wishbone_addr_o~26, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[14] , openmips0|iwishbone_bus_if|wishbone_addr_o[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux17~0 , wb_conmax_top0|s3|Mux17~0, openmips_min_sopc, 1
instance = comp, \plic0|LessThan0~2 , plic0|LessThan0~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux26~0 , wb_conmax_top0|s3|Mux26~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux25~0 , wb_conmax_top0|s3|Mux25~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux24~0 , wb_conmax_top0|s3|Mux24~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux21~0 , wb_conmax_top0|s3|Mux21~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux23~0 , wb_conmax_top0|s3|Mux23~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux22~0 , wb_conmax_top0|s3|Mux22~0, openmips_min_sopc, 1
instance = comp, \plic0|LessThan0~0 , plic0|LessThan0~0, openmips_min_sopc, 1
instance = comp, \plic0|Equal0~0 , plic0|Equal0~0, openmips_min_sopc, 1
instance = comp, \plic0|Equal0~1 , plic0|Equal0~1, openmips_min_sopc, 1
instance = comp, \plic0|LessThan0~1 , plic0|LessThan0~1, openmips_min_sopc, 1
instance = comp, \plic0|LessThan0~4 , plic0|LessThan0~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~54 , openmips0|ex0|Add0~54, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~58 , openmips0|ex0|Add1~58, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~79 , openmips0|ex0|Add1~79, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[27] , openmips0|ex_mem0|mem_mem_addr[27], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~20 , openmips0|dwishbone_bus_if|wishbone_addr_o~20, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[27] , openmips0|dwishbone_bus_if|wishbone_addr_o[27], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o~18 , openmips0|iwishbone_bus_if|wishbone_addr_o~18, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[27] , openmips0|iwishbone_bus_if|wishbone_addr_o[27], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux4~0 , wb_conmax_top0|s3|Mux4~0, openmips_min_sopc, 1
instance = comp, \plic0|LessThan0~7 , plic0|LessThan0~7, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux0~0 , wb_conmax_top0|s3|Mux0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux1~0 , wb_conmax_top0|s3|Mux1~0, openmips_min_sopc, 1
instance = comp, \plic0|Decoder0~1 , plic0|Decoder0~1, openmips_min_sopc, 1
instance = comp, \plic0|Decoder0~2 , plic0|Decoder0~2, openmips_min_sopc, 1
instance = comp, \plic0|Decoder0~3 , plic0|Decoder0~3, openmips_min_sopc, 1
instance = comp, \plic0|priority[1][19] , plic0|priority[1][19], openmips_min_sopc, 1
instance = comp, \plic0|priority[3][19] , plic0|priority[3][19], openmips_min_sopc, 1
instance = comp, \plic0|priority[0][19]~feeder , plic0|priority[0][19]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[0][19] , plic0|priority[0][19], openmips_min_sopc, 1
instance = comp, \plic0|priority[2][19] , plic0|priority[2][19], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~144 , plic0|wb_dat_o~144, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~145 , plic0|wb_dat_o~145, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][19]~feeder , plic0|priority[5][19]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][19] , plic0|priority[5][19], openmips_min_sopc, 1
instance = comp, \plic0|priority[4][19] , plic0|priority[4][19], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~146 , plic0|wb_dat_o~146, openmips_min_sopc, 1
instance = comp, \plic0|priority[6][19] , plic0|priority[6][19], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~147 , plic0|wb_dat_o~147, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[19] , plic0|wb_dat_o[19], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux12~1 , wb_conmax_top0|m0|Mux12~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux12~2 , wb_conmax_top0|m0|Mux12~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~16 , openmips0|dwishbone_bus_if|rd_buf~16, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[19] , openmips0|dwishbone_bus_if|rd_buf[19], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector88~0 , openmips0|dwishbone_bus_if|Selector88~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[19] , openmips0|dwishbone_bus_if|cpu_data_o[19], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[19]~30 , openmips0|mem0|wdata_o[19]~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~12 , openmips0|ex_mem0|mem_wdata~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[19] , openmips0|ex_mem0|mem_wdata[19], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[19]~31 , openmips0|mem0|wdata_o[19]~31, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~25 , openmips0|mem_wb0|wb_wdata~25, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[19] , openmips0|mem_wb0|wb_wdata[19], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~435 , openmips0|regfile1|regs~435, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2228 , openmips0|regfile1|regs~2228, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2229 , openmips0|regfile1|regs~2229, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2221 , openmips0|regfile1|regs~2221, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2222 , openmips0|regfile1|regs~2222, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2225 , openmips0|regfile1|regs~2225, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2226 , openmips0|regfile1|regs~2226, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2223 , openmips0|regfile1|regs~2223, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2224 , openmips0|regfile1|regs~2224, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2227 , openmips0|regfile1|regs~2227, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2230 , openmips0|regfile1|regs~2230, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2218 , openmips0|regfile1|regs~2218, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2219 , openmips0|regfile1|regs~2219, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2211 , openmips0|regfile1|regs~2211, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2212 , openmips0|regfile1|regs~2212, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2213 , openmips0|regfile1|regs~2213, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2214 , openmips0|regfile1|regs~2214, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2215 , openmips0|regfile1|regs~2215, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2216 , openmips0|regfile1|regs~2216, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2217 , openmips0|regfile1|regs~2217, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2220 , openmips0|regfile1|regs~2220, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2231 , openmips0|regfile1|regs~2231, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[19]~59 , openmips0|id0|reg2_o[19]~59, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[19]~60 , openmips0|id0|reg2_o[19]~60, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[19]~58 , openmips0|id0|reg2_o[19]~58, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[19]~61 , openmips0|id0|reg2_o[19]~61, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[19] , openmips0|id0|reg2_o[19], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~23 , openmips0|id_ex0|ex_reg2~23, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[19] , openmips0|id_ex0|ex_reg2[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector25~0 , openmips0|ex0|Selector25~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector25~1 , openmips0|ex0|Selector25~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[19] , openmips0|ex0|logicout[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~2 , openmips0|ex0|Mux19~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector57~2 , openmips0|ex0|Selector57~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[19] , openmips0|ex0|arithmeticres[19], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~25 , openmips0|id_ex0|ex_link_address~25, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~26 , openmips0|id_ex0|ex_link_address~26, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[19] , openmips0|id_ex0|ex_link_address[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~5 , openmips0|ex0|Mux19~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~25 , openmips0|div0|result_o~25, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[19] , openmips0|div0|result_o[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~24 , openmips0|ex0|ShiftLeft0~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~18 , openmips0|ex0|ShiftLeft0~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~20 , openmips0|ex0|ShiftLeft0~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~82 , openmips0|ex0|ShiftLeft0~82, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~6 , openmips0|ex0|ShiftLeft0~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~27 , openmips0|ex0|ShiftLeft0~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~81 , openmips0|ex0|ShiftLeft0~81, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~30 , openmips0|ex0|ShiftRight0~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~48 , openmips0|ex0|ShiftRight0~48, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~44 , openmips0|ex0|ShiftRight0~44, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~49 , openmips0|ex0|ShiftRight0~49, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~50 , openmips0|ex0|ShiftRight0~50, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~16 , openmips0|ex0|ShiftRight0~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~18 , openmips0|ex0|ShiftRight0~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~75 , openmips0|ex0|ShiftLeft0~75, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~19 , openmips0|ex0|ShiftRight0~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~6 , openmips0|ex0|Mux19~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~16 , openmips0|ex0|ShiftLeft0~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~54 , openmips0|ex0|ShiftLeft0~54, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~15 , openmips0|ex0|ShiftLeft0~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~98 , openmips0|ex0|ShiftLeft0~98, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~7 , openmips0|ex0|Mux19~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~8 , openmips0|ex0|Mux19~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~9 , openmips0|ex0|Mux19~9, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~26 , openmips0|div0|result_o~26, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[51] , openmips0|div0|result_o[51], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~30 , openmips0|ex0|ShiftLeft0~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~14 , openmips0|ex0|ShiftLeft1~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~15 , openmips0|ex0|ShiftLeft1~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~51 , openmips0|ex0|ShiftRight0~51, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~8 , openmips0|ex0|shiftres~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~10 , openmips0|ex0|Mux19~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~14 , openmips0|ex0|Mux19~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~11 , openmips0|ex0|Mux19~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~3 , openmips0|ex0|Mux19~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~4 , openmips0|ex0|Mux19~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~12 , openmips0|ex0|Mux19~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux19~13 , openmips0|ex0|Mux19~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[19] , openmips0|ex0|wdata_o[19], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[19]~45 , openmips0|id0|reg1_o[19]~45, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2201 , openmips0|regfile1|regs~2201, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2202 , openmips0|regfile1|regs~2202, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2208 , openmips0|regfile1|regs~2208, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2209 , openmips0|regfile1|regs~2209, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2203 , openmips0|regfile1|regs~2203, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2204 , openmips0|regfile1|regs~2204, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2205 , openmips0|regfile1|regs~2205, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2206 , openmips0|regfile1|regs~2206, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2207 , openmips0|regfile1|regs~2207, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2210 , openmips0|regfile1|regs~2210, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2191 , openmips0|regfile1|regs~2191, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2192 , openmips0|regfile1|regs~2192, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2198 , openmips0|regfile1|regs~2198, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2199 , openmips0|regfile1|regs~2199, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2195 , openmips0|regfile1|regs~2195, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2196 , openmips0|regfile1|regs~2196, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2193 , openmips0|regfile1|regs~2193, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2194 , openmips0|regfile1|regs~2194, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2197 , openmips0|regfile1|regs~2197, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2200 , openmips0|regfile1|regs~2200, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[19]~111 , openmips0|regfile1|rdata1[19]~111, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[19]~112 , openmips0|regfile1|rdata1[19]~112, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[19]~46 , openmips0|id0|reg1_o[19]~46, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[19]~47 , openmips0|id0|reg1_o[19]~47, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[19] , openmips0|id0|reg1_o[19], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~14 , openmips0|id_ex0|ex_reg1~14, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[19] , openmips0|id_ex0|ex_reg1[19], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector122~0 , openmips0|ex0|Selector122~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[24]~6 , openmips0|ex0|div_opdata1_o[24]~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add4~50 , openmips0|div0|Add4~50, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector49~0 , openmips0|div0|Selector49~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector49~1 , openmips0|div0|Selector49~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[25] , openmips0|div0|dividend[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|div_opdata1_o[25]~5 , openmips0|ex0|div_opdata1_o[25]~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector48~0 , openmips0|div0|Selector48~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector48~1 , openmips0|div0|Selector48~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[26] , openmips0|div0|dividend[26], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~11 , openmips0|div0|result_o~11, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[26] , openmips0|div0|result_o[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~85 , openmips0|ex0|ShiftLeft0~85, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~86 , openmips0|ex0|ShiftLeft0~86, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~84 , openmips0|ex0|ShiftLeft0~84, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~38 , openmips0|ex0|ShiftLeft0~38, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~37 , openmips0|ex0|ShiftLeft0~37, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~39 , openmips0|ex0|ShiftLeft0~39, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26~3 , openmips0|ex0|Mux26~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26~4 , openmips0|ex0|Mux26~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26~5 , openmips0|ex0|Mux26~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~22 , openmips0|ex0|ShiftRight0~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~144 , openmips0|ex0|ShiftRight0~144, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~5 , openmips0|ex0|ShiftLeft1~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~6 , openmips0|ex0|ShiftLeft1~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26~6 , openmips0|ex0|Mux26~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~12 , openmips0|ex0|moveres~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[26] , openmips0|csr0|mtime[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[26]~feeder , openmips0|csr0|marchid[26]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[26] , openmips0|csr0|marchid[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector71~0 , openmips0|csr0|Selector71~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[26]~feeder , openmips0|csr0|minstret[26]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[26] , openmips0|csr0|minstret[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[26] , openmips0|csr0|minstreth[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector71~1 , openmips0|csr0|Selector71~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[26] , openmips0|csr0|mhartid[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector71~2 , openmips0|csr0|Selector71~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[26] , openmips0|csr0|mvendorid[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector71~3 , openmips0|csr0|Selector71~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[26] , openmips0|csr0|mimpid[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[26] , openmips0|csr0|mip[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval~11 , openmips0|csr0|mtval~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[26] , openmips0|csr0|mtval[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector71~4 , openmips0|csr0|Selector71~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[26] , openmips0|csr0|mscratch[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[26] , openmips0|csr0|misa[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector71~5 , openmips0|csr0|Selector71~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~16 , openmips0|csr0|mcause~16, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[26] , openmips0|csr0|mcause[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[26] , openmips0|csr0|fcsr[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[26] , openmips0|csr0|mstatus[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector71~6 , openmips0|csr0|Selector71~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[26] , openmips0|csr0|frm[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[26]~feeder , openmips0|csr0|fflags[26]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[26] , openmips0|csr0|fflags[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector71~7 , openmips0|csr0|Selector71~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[26] , openmips0|csr0|mie[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector71~8 , openmips0|csr0|Selector71~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector71~9 , openmips0|csr0|Selector71~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector71~10 , openmips0|csr0|Selector71~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector71~11 , openmips0|csr0|Selector71~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector71~12 , openmips0|csr0|Selector71~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector71~13 , openmips0|csr0|Selector71~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector71~14 , openmips0|csr0|Selector71~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[26] , openmips0|csr0|data_o[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~13 , openmips0|ex0|moveres~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[26] , openmips0|ex0|moveres[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector18~0 , openmips0|ex0|Selector18~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector18~1 , openmips0|ex0|Selector18~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[26] , openmips0|ex0|logicout[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26~7 , openmips0|ex0|Mux26~7, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~12 , openmips0|div0|result_o~12, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[58] , openmips0|div0|result_o[58], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26~8 , openmips0|ex0|Mux26~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26~9 , openmips0|ex0|Mux26~9, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~46 , openmips0|id0|Add3~46, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~48 , openmips0|id0|Add3~48, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~11 , openmips0|id_ex0|ex_link_address~11, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~12 , openmips0|id_ex0|ex_link_address~12, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[26] , openmips0|id_ex0|ex_link_address[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26~2 , openmips0|ex0|Mux26~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26~10 , openmips0|ex0|Mux26~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~5 , openmips0|ex0|Add4|auto_generated|_~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~6 , openmips0|ex0|Add4|auto_generated|_~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[26]~52 , openmips0|ex0|Add4|auto_generated|result_int[26]~52, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[27]~54 , openmips0|ex0|Add4|auto_generated|result_int[27]~54, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector50~2 , openmips0|ex0|Selector50~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[26] , openmips0|ex0|arithmeticres[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~78 , openmips0|ex0|Mult0|auto_generated|op_1~78, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~80 , openmips0|ex0|Mult0|auto_generated|op_1~80, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~114 , openmips0|ex0|Add6~114, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~116 , openmips0|ex0|Add6~116, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26~0 , openmips0|ex0|Mux26~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26~1 , openmips0|ex0|Mux26~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux26 , openmips0|ex0|Mux26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[26] , openmips0|ex0|wdata_o[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~5 , openmips0|ex_mem0|mem_wdata~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[26] , openmips0|ex_mem0|mem_wdata[26], openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[26]~feeder , clint0|mtimecmp[26]~feeder, openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[26] , clint0|mtimecmp[26], openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o~15 , clint0|wb_dat_o~15, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[26] , clint0|wb_dat_o[26], openmips_min_sopc, 1
instance = comp, \plic0|enable~14 , plic0|enable~14, openmips_min_sopc, 1
instance = comp, \plic0|enable[26] , plic0|enable[26], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux41~0 , wb_conmax_top0|s3|Mux41~0, openmips_min_sopc, 1
instance = comp, \plic0|threshold[26]~feeder , plic0|threshold[26]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|threshold[26] , plic0|threshold[26], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[26]~9 , plic0|wb_dat_o[26]~9, openmips_min_sopc, 1
instance = comp, \plic0|priority[4][26] , plic0|priority[4][26], openmips_min_sopc, 1
instance = comp, \plic0|priority[1][26]~feeder , plic0|priority[1][26]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[1][26] , plic0|priority[1][26], openmips_min_sopc, 1
instance = comp, \plic0|priority[0][26] , plic0|priority[0][26], openmips_min_sopc, 1
instance = comp, \plic0|priority[3][26]~feeder , plic0|priority[3][26]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[3][26] , plic0|priority[3][26], openmips_min_sopc, 1
instance = comp, \plic0|priority[2][26] , plic0|priority[2][26], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~92 , plic0|wb_dat_o~92, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~93 , plic0|wb_dat_o~93, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~94 , plic0|wb_dat_o~94, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][26]~feeder , plic0|priority[5][26]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][26] , plic0|priority[5][26], openmips_min_sopc, 1
instance = comp, \plic0|priority[6][26] , plic0|priority[6][26], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~95 , plic0|wb_dat_o~95, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[26] , plic0|wb_dat_o[26], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux41~0 , wb_conmax_top0|s2|Mux41~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[26]~feeder , gpio_top0|rgpio_ptrig[26]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[26] , gpio_top0|rgpio_ptrig[26], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[26] , gpio_top0|rgpio_inte[26], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[26]~feeder , gpio_top0|rgpio_out[26]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[26] , gpio_top0|rgpio_out[26], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[26] , gpio_top0|rgpio_oe[26], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux5~0 , gpio_top0|Mux5~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux5~1 , gpio_top0|Mux5~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[26] , gpio_top0|rgpio_ints[26], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux5~2 , gpio_top0|Mux5~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[26] , gpio_top0|wb_dat_o[26], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux5~0 , wb_conmax_top0|m0|Mux5~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux5~1 , wb_conmax_top0|m0|Mux5~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux5~2 , wb_conmax_top0|m0|Mux5~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~10 , openmips0|dwishbone_bus_if|rd_buf~10, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[26] , openmips0|dwishbone_bus_if|rd_buf[26], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector81~0 , openmips0|dwishbone_bus_if|Selector81~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[26] , openmips0|dwishbone_bus_if|cpu_data_o[26], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[26]~16 , openmips0|mem0|wdata_o[26]~16, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[26]~17 , openmips0|mem0|wdata_o[26]~17, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[26]~31 , openmips0|id0|reg2_o[26]~31, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~18 , openmips0|mem_wb0|wb_wdata~18, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[26] , openmips0|mem_wb0|wb_wdata[26], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~506 , openmips0|regfile1|regs~506, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~474 , openmips0|regfile1|regs~474, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~410 , openmips0|regfile1|regs~410, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~442feeder , openmips0|regfile1|regs~442feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~442 , openmips0|regfile1|regs~442, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1941 , openmips0|regfile1|regs~1941, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1942 , openmips0|regfile1|regs~1942, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~186 , openmips0|regfile1|regs~186, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~154 , openmips0|regfile1|regs~154, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1934 , openmips0|regfile1|regs~1934, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~250 , openmips0|regfile1|regs~250, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~218 , openmips0|regfile1|regs~218, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1935 , openmips0|regfile1|regs~1935, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~378 , openmips0|regfile1|regs~378, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~314 , openmips0|regfile1|regs~314, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~346 , openmips0|regfile1|regs~346, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~282 , openmips0|regfile1|regs~282, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1936 , openmips0|regfile1|regs~1936, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1937 , openmips0|regfile1|regs~1937, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~122 , openmips0|regfile1|regs~122, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~90 , openmips0|regfile1|regs~90, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~26 , openmips0|regfile1|regs~26, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1938 , openmips0|regfile1|regs~1938, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~58feeder , openmips0|regfile1|regs~58feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~58 , openmips0|regfile1|regs~58, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1939 , openmips0|regfile1|regs~1939, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1940 , openmips0|regfile1|regs~1940, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1943 , openmips0|regfile1|regs~1943, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~826 , openmips0|regfile1|regs~826, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~570 , openmips0|regfile1|regs~570, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1924 , openmips0|regfile1|regs~1924, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~698 , openmips0|regfile1|regs~698, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~954 , openmips0|regfile1|regs~954, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1925 , openmips0|regfile1|regs~1925, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~762 , openmips0|regfile1|regs~762, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~890 , openmips0|regfile1|regs~890, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~634 , openmips0|regfile1|regs~634, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1931 , openmips0|regfile1|regs~1931, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1018 , openmips0|regfile1|regs~1018, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1932 , openmips0|regfile1|regs~1932, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~730 , openmips0|regfile1|regs~730, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~602 , openmips0|regfile1|regs~602, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1926 , openmips0|regfile1|regs~1926, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~858 , openmips0|regfile1|regs~858, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~986 , openmips0|regfile1|regs~986, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1927 , openmips0|regfile1|regs~1927, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~922 , openmips0|regfile1|regs~922, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~794 , openmips0|regfile1|regs~794, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~666 , openmips0|regfile1|regs~666, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~538 , openmips0|regfile1|regs~538, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1928 , openmips0|regfile1|regs~1928, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1929 , openmips0|regfile1|regs~1929, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1930 , openmips0|regfile1|regs~1930, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1933 , openmips0|regfile1|regs~1933, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1944 , openmips0|regfile1|regs~1944, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[26]~32 , openmips0|id0|reg2_o[26]~32, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[26]~33 , openmips0|id0|reg2_o[26]~33, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[26] , openmips0|id0|reg2_o[26], openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~1 , openmips0|id0|LessThan0~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~3 , openmips0|id0|LessThan0~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~5 , openmips0|id0|LessThan0~5, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~7 , openmips0|id0|LessThan0~7, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~9 , openmips0|id0|LessThan0~9, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~11 , openmips0|id0|LessThan0~11, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~13 , openmips0|id0|LessThan0~13, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~15 , openmips0|id0|LessThan0~15, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~17 , openmips0|id0|LessThan0~17, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~19 , openmips0|id0|LessThan0~19, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~21 , openmips0|id0|LessThan0~21, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~23 , openmips0|id0|LessThan0~23, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~25 , openmips0|id0|LessThan0~25, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~27 , openmips0|id0|LessThan0~27, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~29 , openmips0|id0|LessThan0~29, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~31 , openmips0|id0|LessThan0~31, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~33 , openmips0|id0|LessThan0~33, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~35 , openmips0|id0|LessThan0~35, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~37 , openmips0|id0|LessThan0~37, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~39 , openmips0|id0|LessThan0~39, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~41 , openmips0|id0|LessThan0~41, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~43 , openmips0|id0|LessThan0~43, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~45 , openmips0|id0|LessThan0~45, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~47 , openmips0|id0|LessThan0~47, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~49 , openmips0|id0|LessThan0~49, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~51 , openmips0|id0|LessThan0~51, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~53 , openmips0|id0|LessThan0~53, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~55 , openmips0|id0|LessThan0~55, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~57 , openmips0|id0|LessThan0~57, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~59 , openmips0|id0|LessThan0~59, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~61 , openmips0|id0|LessThan0~61, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan0~62 , openmips0|id0|LessThan0~62, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux56~0 , openmips0|id0|Mux56~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux55~0 , openmips0|id0|Mux55~0, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~65 , openmips0|pc_reg0|pc~65, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~66 , openmips0|pc_reg0|pc~66, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~67 , openmips0|pc_reg0|pc~67, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~1 , openmips0|id_ex0|ex_current_inst_address~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[1] , openmips0|id_ex0|ex_current_inst_address[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~1 , openmips0|ex_mem0|mem_current_inst_address~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[1] , openmips0|ex_mem0|mem_current_inst_address[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~54 , openmips0|ex0|moveres~54, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec~9 , openmips0|csr0|mtvec~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[1]~feeder , openmips0|csr0|minstret[1]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[1] , openmips0|csr0|minstret[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[1] , openmips0|csr0|minstreth[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector96~1 , openmips0|csr0|Selector96~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[1] , openmips0|csr0|mhartid[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector96~2 , openmips0|csr0|Selector96~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[1] , openmips0|csr0|mvendorid[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector96~3 , openmips0|csr0|Selector96~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval~32 , openmips0|csr0|mtval~32, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[1] , openmips0|csr0|mtval[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector96~4 , openmips0|csr0|Selector96~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[1] , openmips0|csr0|misa[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[1] , openmips0|csr0|mscratch[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector96~5 , openmips0|csr0|Selector96~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[1] , openmips0|csr0|frm[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[1] , openmips0|csr0|mie[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector96~7 , openmips0|csr0|Selector96~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[1] , openmips0|csr0|fflags[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[1] , openmips0|csr0|mtvec[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector96~8 , openmips0|csr0|Selector96~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector96~9 , openmips0|csr0|Selector96~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[1] , openmips0|csr0|mstatus[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[1]~feeder , openmips0|csr0|fcsr[1]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[1] , openmips0|csr0|fcsr[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector96~6 , openmips0|csr0|Selector96~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector96~10 , openmips0|csr0|Selector96~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus~2 , openmips0|csr0|mstatus~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~37 , openmips0|csr0|mcause~37, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[1] , openmips0|csr0|mcause[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector96~11 , openmips0|csr0|Selector96~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[1] , openmips0|csr0|mip[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector96~12 , openmips0|csr0|Selector96~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[1] , openmips0|csr0|mimpid[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector96~13 , openmips0|csr0|Selector96~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[1]~feeder , openmips0|csr0|marchid[1]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[1] , openmips0|csr0|marchid[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[1] , openmips0|csr0|mtime[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector96~0 , openmips0|csr0|Selector96~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector96~14 , openmips0|csr0|Selector96~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[1] , openmips0|csr0|data_o[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~55 , openmips0|ex0|moveres~55, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector253~0 , openmips0|ex0|Selector253~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[1] , openmips0|ex0|csr_reg_data_o[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~77 , openmips0|ex_mem0|mem_csr_reg_data~77, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[1] , openmips0|ex_mem0|mem_csr_reg_data[1], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~12 , openmips0|mem_wb0|wb_csr_reg_data~12, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[1] , openmips0|mem_wb0|wb_csr_reg_data[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc~99 , openmips0|csr0|mepc~99, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[1] , openmips0|csr0|mepc[1], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[1]~91 , openmips0|ctrl0|new_pc[1]~91, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[1]~92 , openmips0|ctrl0|new_pc[1]~92, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[1]~146 , openmips0|ctrl0|new_pc[1]~146, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[1] , openmips0|ctrl0|new_pc[1], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~68 , openmips0|pc_reg0|pc~68, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~64 , openmips0|pc_reg0|pc~64, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[1] , openmips0|pc_reg0|pc[1], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~4 , openmips0|if_id0|id_pc~4, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[1] , openmips0|if_id0|id_pc[1], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~2 , openmips0|id0|Add4~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~4 , openmips0|id0|Add4~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~6 , openmips0|id0|Add4~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~8 , openmips0|id0|Add4~8, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~10 , openmips0|id0|Add4~10, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~12 , openmips0|id0|Add4~12, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~14 , openmips0|id0|Add4~14, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~16 , openmips0|id0|Add4~16, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~18 , openmips0|id0|Add4~18, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~20 , openmips0|id0|Add4~20, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~22 , openmips0|id0|Add4~22, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~24 , openmips0|id0|Add4~24, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~26 , openmips0|id0|Add4~26, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~28 , openmips0|id0|Add4~28, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~30 , openmips0|id0|Add4~30, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~32 , openmips0|id0|Add4~32, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~34 , openmips0|id0|Add4~34, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~100 , openmips0|pc_reg0|pc~100, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~101 , openmips0|pc_reg0|pc~101, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[19]~113 , openmips0|ctrl0|new_pc[19]~113, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[19]~114 , openmips0|ctrl0|new_pc[19]~114, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[19]~157 , openmips0|ctrl0|new_pc[19]~157, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[19] , openmips0|ctrl0|new_pc[19], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~102 , openmips0|pc_reg0|pc~102, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[19] , openmips0|pc_reg0|pc[19], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~36 , openmips0|pc_reg0|Add0~36, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~38 , openmips0|pc_reg0|Add0~38, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~40 , openmips0|pc_reg0|Add0~40, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~88 , openmips0|pc_reg0|pc~88, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~89 , openmips0|pc_reg0|pc~89, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~90 , openmips0|pc_reg0|pc~90, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[23] , openmips0|pc_reg0|pc[23], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~10 , openmips0|if_id0|id_pc~10, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[23] , openmips0|if_id0|id_pc[23], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~23 , openmips0|id_ex0|ex_current_inst_address~23, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[23] , openmips0|id_ex0|ex_current_inst_address[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~23 , openmips0|ex_mem0|mem_current_inst_address~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[23] , openmips0|ex_mem0|mem_current_inst_address[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval~14 , openmips0|csr0|mtval~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[23] , openmips0|csr0|mtval[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector74~4 , openmips0|csr0|Selector74~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~19 , openmips0|csr0|mcause~19, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[23] , openmips0|csr0|mcause[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[23] , openmips0|csr0|misa[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[23]~feeder , openmips0|csr0|mscratch[23]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[23] , openmips0|csr0|mscratch[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector74~5 , openmips0|csr0|Selector74~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[23] , openmips0|csr0|frm[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[23]~feeder , openmips0|csr0|fflags[23]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[23] , openmips0|csr0|fflags[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector74~6 , openmips0|csr0|Selector74~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[23] , openmips0|csr0|fcsr[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[23] , openmips0|csr0|mie[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector74~7 , openmips0|csr0|Selector74~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[23] , openmips0|csr0|mstatus[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector74~8 , openmips0|csr0|Selector74~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector74~9 , openmips0|csr0|Selector74~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector74~10 , openmips0|csr0|Selector74~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector74~11 , openmips0|csr0|Selector74~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector74~12 , openmips0|csr0|Selector74~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[23] , openmips0|csr0|mvendorid[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector74~3 , openmips0|csr0|Selector74~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[23] , openmips0|csr0|mimpid[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector74~13 , openmips0|csr0|Selector74~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[23]~feeder , openmips0|csr0|minstret[23]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[23] , openmips0|csr0|minstret[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[23] , openmips0|csr0|minstreth[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector74~1 , openmips0|csr0|Selector74~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[23] , openmips0|csr0|mhartid[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector74~2 , openmips0|csr0|Selector74~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector74~14 , openmips0|csr0|Selector74~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[23] , openmips0|csr0|data_o[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~19 , openmips0|ex0|moveres~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector231~0 , openmips0|ex0|Selector231~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[23] , openmips0|ex0|csr_reg_data_o[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~83 , openmips0|ex_mem0|mem_csr_reg_data~83, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[23] , openmips0|ex_mem0|mem_csr_reg_data[23], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~18 , openmips0|mem_wb0|wb_csr_reg_data~18, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[23] , openmips0|mem_wb0|wb_csr_reg_data[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[23] , openmips0|csr0|mcycleh[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[24]~82 , openmips0|csr0|mcycleh[24]~82, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[24] , openmips0|csr0|mcycleh[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[25]~84 , openmips0|csr0|mcycleh[25]~84, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~15 , openmips0|mem_wb0|wb_csr_reg_data~15, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[25] , openmips0|mem_wb0|wb_csr_reg_data[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[25] , openmips0|csr0|mcycleh[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[26]~86 , openmips0|csr0|mcycleh[26]~86, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[26] , openmips0|csr0|mcycleh[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[27]~88 , openmips0|csr0|mcycleh[27]~88, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[27] , openmips0|csr0|mcycleh[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[27] , openmips0|csr0|mvendorid[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector70~3 , openmips0|csr0|Selector70~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector70~13 , openmips0|csr0|Selector70~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector70~14 , openmips0|csr0|Selector70~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[27] , openmips0|csr0|data_o[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~11 , openmips0|ex0|moveres~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[27] , openmips0|ex0|moveres[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~7 , openmips0|ex0|Mux27~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~3 , openmips0|ex0|ShiftLeft1~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~4 , openmips0|ex0|ShiftLeft1~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~13 , openmips0|ex0|ShiftLeft0~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~12 , openmips0|ex0|ShiftLeft0~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~14 , openmips0|ex0|ShiftLeft0~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~3 , openmips0|ex0|Mux27~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~9 , openmips0|ex0|ShiftLeft0~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~17 , openmips0|ex0|ShiftLeft0~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~83 , openmips0|ex0|ShiftLeft0~83, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~4 , openmips0|ex0|Mux27~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~9 , openmips0|div0|result_o~9, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[27] , openmips0|div0|result_o[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~5 , openmips0|ex0|Mux27~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~143 , openmips0|ex0|ShiftRight0~143, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~6 , openmips0|ex0|Mux27~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~10 , openmips0|div0|result_o~10, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[59] , openmips0|div0|result_o[59], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~8 , openmips0|ex0|Mux27~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~9 , openmips0|ex0|Mux27~9, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~50 , openmips0|id0|Add3~50, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~9 , openmips0|id_ex0|ex_link_address~9, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~10 , openmips0|id_ex0|ex_link_address~10, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[27] , openmips0|id_ex0|ex_link_address[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~2 , openmips0|ex0|Mux27~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~10 , openmips0|ex0|Mux27~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~4 , openmips0|ex0|Add4|auto_generated|_~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[28]~56 , openmips0|ex0|Add4|auto_generated|result_int[28]~56, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector49~2 , openmips0|ex0|Selector49~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[27] , openmips0|ex0|arithmeticres[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~0 , openmips0|ex0|Mux27~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~82 , openmips0|ex0|Mult0|auto_generated|op_1~82, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~118 , openmips0|ex0|Add6~118, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27~1 , openmips0|ex0|Mux27~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux27 , openmips0|ex0|Mux27, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[27] , openmips0|ex0|wdata_o[27], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~4 , openmips0|ex_mem0|mem_wdata~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[27] , openmips0|ex_mem0|mem_wdata[27], openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[27]~feeder , clint0|mtimecmp[27]~feeder, openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[27] , clint0|mtimecmp[27], openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o~16 , clint0|wb_dat_o~16, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[27] , clint0|wb_dat_o[27], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux4~0 , uart_top0|wb_interface|Mux4~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[27] , uart_top0|wb_interface|wb_dat_o[27], openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~25 , inst_rom_0|inst_mem~25, openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~26 , inst_rom_0|inst_mem~26, openmips_min_sopc, 1
instance = comp, \inst_rom_0|temp_inst[3] , inst_rom_0|temp_inst[3], openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~12 , inst_rom_0|wb_dat_o~12, openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[27] , inst_rom_0|wb_dat_o[27], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux4~0 , wb_conmax_top0|m0|Mux4~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux40~0 , wb_conmax_top0|s2|Mux40~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[27] , gpio_top0|rgpio_ints[27], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[27] , gpio_top0|rgpio_oe[27], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[27] , gpio_top0|rgpio_inte[27], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[27]~feeder , gpio_top0|rgpio_out[27]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[27] , gpio_top0|rgpio_out[27], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[27] , gpio_top0|rgpio_ptrig[27], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux4~0 , gpio_top0|Mux4~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux4~1 , gpio_top0|Mux4~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux4~2 , gpio_top0|Mux4~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[27] , gpio_top0|wb_dat_o[27], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux4~1 , wb_conmax_top0|m0|Mux4~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux4~2 , wb_conmax_top0|m0|Mux4~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~9 , openmips0|dwishbone_bus_if|rd_buf~9, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[27] , openmips0|dwishbone_bus_if|rd_buf[27], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector80~0 , openmips0|dwishbone_bus_if|Selector80~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[27] , openmips0|dwishbone_bus_if|cpu_data_o[27], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[27]~14 , openmips0|mem0|wdata_o[27]~14, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[27]~15 , openmips0|mem0|wdata_o[27]~15, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~17 , openmips0|mem_wb0|wb_wdata~17, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[27] , openmips0|mem_wb0|wb_wdata[27], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1863 , openmips0|regfile1|regs~1863, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1864 , openmips0|regfile1|regs~1864, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1870 , openmips0|regfile1|regs~1870, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1871 , openmips0|regfile1|regs~1871, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1865 , openmips0|regfile1|regs~1865, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1866 , openmips0|regfile1|regs~1866, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1867 , openmips0|regfile1|regs~1867, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1868 , openmips0|regfile1|regs~1868, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1869 , openmips0|regfile1|regs~1869, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1872 , openmips0|regfile1|regs~1872, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1880 , openmips0|regfile1|regs~1880, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1881 , openmips0|regfile1|regs~1881, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1875 , openmips0|regfile1|regs~1875, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1876 , openmips0|regfile1|regs~1876, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1877 , openmips0|regfile1|regs~1877, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1878 , openmips0|regfile1|regs~1878, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1879 , openmips0|regfile1|regs~1879, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1873 , openmips0|regfile1|regs~1873, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1874 , openmips0|regfile1|regs~1874, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1882 , openmips0|regfile1|regs~1882, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[27]~95 , openmips0|regfile1|rdata1[27]~95, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[27]~96 , openmips0|regfile1|rdata1[27]~96, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[27]~21 , openmips0|id0|reg1_o[27]~21, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[27]~22 , openmips0|id0|reg1_o[27]~22, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[27]~23 , openmips0|id0|reg1_o[27]~23, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[27] , openmips0|id0|reg1_o[27], openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~1 , openmips0|id0|LessThan1~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~3 , openmips0|id0|LessThan1~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~5 , openmips0|id0|LessThan1~5, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~7 , openmips0|id0|LessThan1~7, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~9 , openmips0|id0|LessThan1~9, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~11 , openmips0|id0|LessThan1~11, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~13 , openmips0|id0|LessThan1~13, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~15 , openmips0|id0|LessThan1~15, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~17 , openmips0|id0|LessThan1~17, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~19 , openmips0|id0|LessThan1~19, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~21 , openmips0|id0|LessThan1~21, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~23 , openmips0|id0|LessThan1~23, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~25 , openmips0|id0|LessThan1~25, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~27 , openmips0|id0|LessThan1~27, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~29 , openmips0|id0|LessThan1~29, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~31 , openmips0|id0|LessThan1~31, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~33 , openmips0|id0|LessThan1~33, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~35 , openmips0|id0|LessThan1~35, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~37 , openmips0|id0|LessThan1~37, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~39 , openmips0|id0|LessThan1~39, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~41 , openmips0|id0|LessThan1~41, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~43 , openmips0|id0|LessThan1~43, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~45 , openmips0|id0|LessThan1~45, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~47 , openmips0|id0|LessThan1~47, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~49 , openmips0|id0|LessThan1~49, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~51 , openmips0|id0|LessThan1~51, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~53 , openmips0|id0|LessThan1~53, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~55 , openmips0|id0|LessThan1~55, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~57 , openmips0|id0|LessThan1~57, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~59 , openmips0|id0|LessThan1~59, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~61 , openmips0|id0|LessThan1~61, openmips_min_sopc, 1
instance = comp, \openmips0|id0|LessThan1~62 , openmips0|id0|LessThan1~62, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector101~0 , openmips0|id0|Selector101~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector101~1 , openmips0|id0|Selector101~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector101~2 , openmips0|id0|Selector101~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector101~3 , openmips0|id0|Selector101~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector101~4 , openmips0|id0|Selector101~4, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[29]~6 , openmips0|pc_reg0|pc[29]~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~18 , openmips0|id0|Add2~18, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~20 , openmips0|id0|Add2~20, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~22 , openmips0|id0|Add2~22, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~24 , openmips0|id0|Add2~24, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~118 , openmips0|pc_reg0|pc~118, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~119 , openmips0|pc_reg0|pc~119, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~120 , openmips0|pc_reg0|pc~120, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[13] , openmips0|pc_reg0|pc[13], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~20 , openmips0|if_id0|id_pc~20, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[13] , openmips0|if_id0|id_pc[13], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~13 , openmips0|id_ex0|ex_current_inst_address~13, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[13] , openmips0|id_ex0|ex_current_inst_address[13], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~13 , openmips0|ex_mem0|mem_current_inst_address~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[13] , openmips0|ex_mem0|mem_current_inst_address[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[14]~61 , openmips0|csr0|mepc[14]~61, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[15]~63 , openmips0|csr0|mepc[15]~63, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[16]~65 , openmips0|csr0|mepc[16]~65, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[17] , openmips0|csr0|mepc[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector80~7 , openmips0|csr0|Selector80~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec~21 , openmips0|csr0|mtvec~21, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[17] , openmips0|csr0|mscratch[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[17] , openmips0|csr0|misa[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector80~9 , openmips0|csr0|Selector80~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[17] , openmips0|csr0|frm[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[17]~feeder , openmips0|csr0|fflags[17]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[17] , openmips0|csr0|fflags[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector80~10 , openmips0|csr0|Selector80~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector80~11 , openmips0|csr0|Selector80~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[17] , openmips0|csr0|mtvec[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector80~4 , openmips0|csr0|Selector80~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[17] , openmips0|csr0|mie[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[17] , openmips0|csr0|mstatus[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[17]~feeder , openmips0|csr0|fcsr[17]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[17] , openmips0|csr0|fcsr[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector80~5 , openmips0|csr0|Selector80~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector80~6 , openmips0|csr0|Selector80~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~25 , openmips0|csr0|mcause~25, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[17] , openmips0|csr0|mcause[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[17] , openmips0|csr0|mip[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector80~8 , openmips0|csr0|Selector80~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector80~12 , openmips0|csr0|Selector80~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[17] , openmips0|csr0|mimpid[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[17] , openmips0|csr0|mvendorid[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector80~3 , openmips0|csr0|Selector80~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector80~13 , openmips0|csr0|Selector80~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[17]~feeder , openmips0|csr0|marchid[17]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[17] , openmips0|csr0|marchid[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[17] , openmips0|csr0|mtime[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector80~0 , openmips0|csr0|Selector80~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[17]~feeder , openmips0|csr0|minstret[17]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[17] , openmips0|csr0|minstret[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[17] , openmips0|csr0|minstreth[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector80~1 , openmips0|csr0|Selector80~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[17] , openmips0|csr0|mhartid[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector80~2 , openmips0|csr0|Selector80~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector80~14 , openmips0|csr0|Selector80~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[17] , openmips0|csr0|data_o[17], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~31 , openmips0|ex0|moveres~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector237~0 , openmips0|ex0|Selector237~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[17] , openmips0|ex0|csr_reg_data_o[17], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~89 , openmips0|ex_mem0|mem_csr_reg_data~89, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[17] , openmips0|ex_mem0|mem_csr_reg_data[17], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~24 , openmips0|mem_wb0|wb_csr_reg_data~24, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[17] , openmips0|mem_wb0|wb_csr_reg_data[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[17] , openmips0|csr0|mcycleh[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[18]~70 , openmips0|csr0|mcycleh[18]~70, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~28 , openmips0|ex0|moveres~28, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec~20 , openmips0|csr0|mtvec~20, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[18]~feeder , openmips0|csr0|minstret[18]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[18] , openmips0|csr0|minstret[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[18] , openmips0|csr0|minstreth[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector79~1 , openmips0|csr0|Selector79~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[18] , openmips0|csr0|mhartid[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector79~2 , openmips0|csr0|Selector79~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[18] , openmips0|csr0|mtime[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[18]~feeder , openmips0|csr0|marchid[18]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[18] , openmips0|csr0|marchid[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector79~0 , openmips0|csr0|Selector79~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[18] , openmips0|csr0|mvendorid[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector79~3 , openmips0|csr0|Selector79~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[18] , openmips0|csr0|mimpid[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval~19 , openmips0|csr0|mtval~19, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[18] , openmips0|csr0|mtval[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector79~4 , openmips0|csr0|Selector79~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[18]~feeder , openmips0|csr0|mip[18]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[18] , openmips0|csr0|mip[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~24 , openmips0|csr0|mcause~24, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[18] , openmips0|csr0|mcause[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[18]~feeder , openmips0|csr0|mscratch[18]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[18] , openmips0|csr0|mscratch[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[18] , openmips0|csr0|misa[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector79~5 , openmips0|csr0|Selector79~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[18] , openmips0|csr0|mstatus[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[18]~feeder , openmips0|csr0|fcsr[18]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[18] , openmips0|csr0|fcsr[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector79~6 , openmips0|csr0|Selector79~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[18] , openmips0|csr0|mepc[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[18] , openmips0|csr0|frm[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[18] , openmips0|csr0|fflags[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector79~7 , openmips0|csr0|Selector79~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[18] , openmips0|csr0|mie[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[18]~feeder , openmips0|csr0|mtvec[18]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[18] , openmips0|csr0|mtvec[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector79~8 , openmips0|csr0|Selector79~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector79~9 , openmips0|csr0|Selector79~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector79~10 , openmips0|csr0|Selector79~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector79~11 , openmips0|csr0|Selector79~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector79~12 , openmips0|csr0|Selector79~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector79~13 , openmips0|csr0|Selector79~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector79~14 , openmips0|csr0|Selector79~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[18] , openmips0|csr0|data_o[18], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~29 , openmips0|ex0|moveres~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector236~0 , openmips0|ex0|Selector236~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[18] , openmips0|ex0|csr_reg_data_o[18], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~88 , openmips0|ex_mem0|mem_csr_reg_data~88, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[18] , openmips0|ex_mem0|mem_csr_reg_data[18], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~23 , openmips0|mem_wb0|wb_csr_reg_data~23, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[18] , openmips0|mem_wb0|wb_csr_reg_data[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[18] , openmips0|csr0|mcycleh[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[19]~72 , openmips0|csr0|mcycleh[19]~72, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[19] , openmips0|csr0|mcycleh[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[20] , openmips0|csr0|mcycleh[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector77~3 , openmips0|csr0|Selector77~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[20] , openmips0|csr0|mimpid[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[20] , openmips0|csr0|mip[20], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~20 , openmips0|id_ex0|ex_current_inst_address~20, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[20] , openmips0|id_ex0|ex_current_inst_address[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~20 , openmips0|ex_mem0|mem_current_inst_address~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[20] , openmips0|ex_mem0|mem_current_inst_address[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval~17 , openmips0|csr0|mtval~17, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[20] , openmips0|csr0|mtval[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector77~4 , openmips0|csr0|Selector77~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[20]~feeder , openmips0|csr0|mscratch[20]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[20] , openmips0|csr0|mscratch[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[20] , openmips0|csr0|misa[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector77~5 , openmips0|csr0|Selector77~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~22 , openmips0|csr0|mcause~22, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[20] , openmips0|csr0|mcause[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[20] , openmips0|csr0|frm[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[20]~feeder , openmips0|csr0|fflags[20]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[20] , openmips0|csr0|fflags[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector77~6 , openmips0|csr0|Selector77~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[20]~73 , openmips0|csr0|mepc[20]~73, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[20] , openmips0|csr0|mepc[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[20] , openmips0|csr0|fcsr[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[20] , openmips0|csr0|mie[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector77~7 , openmips0|csr0|Selector77~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[20] , openmips0|csr0|mstatus[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector77~8 , openmips0|csr0|Selector77~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector77~9 , openmips0|csr0|Selector77~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector77~10 , openmips0|csr0|Selector77~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector77~11 , openmips0|csr0|Selector77~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector77~12 , openmips0|csr0|Selector77~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector77~13 , openmips0|csr0|Selector77~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector77~14 , openmips0|csr0|Selector77~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[20] , openmips0|csr0|data_o[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~25 , openmips0|ex0|moveres~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector234~0 , openmips0|ex0|Selector234~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[20] , openmips0|ex0|csr_reg_data_o[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~86 , openmips0|ex_mem0|mem_csr_reg_data~86, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[20] , openmips0|ex_mem0|mem_csr_reg_data[20], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~21 , openmips0|mem_wb0|wb_csr_reg_data~21, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[20] , openmips0|mem_wb0|wb_csr_reg_data[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec~18 , openmips0|csr0|mtvec~18, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[20] , openmips0|csr0|mtvec[20], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[20]~111 , openmips0|ctrl0|new_pc[20]~111, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[20]~112 , openmips0|ctrl0|new_pc[20]~112, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[20]~156 , openmips0|ctrl0|new_pc[20]~156, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[20] , openmips0|ctrl0|new_pc[20], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~97 , openmips0|pc_reg0|pc~97, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~98 , openmips0|pc_reg0|pc~98, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~99 , openmips0|pc_reg0|pc~99, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[20] , openmips0|pc_reg0|pc[20], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~13 , openmips0|if_id0|id_pc~13, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[20] , openmips0|if_id0|id_pc[20], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2167 , openmips0|regfile1|regs~2167, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2168 , openmips0|regfile1|regs~2168, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2160 , openmips0|regfile1|regs~2160, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2161 , openmips0|regfile1|regs~2161, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2162 , openmips0|regfile1|regs~2162, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2163 , openmips0|regfile1|regs~2163, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2164 , openmips0|regfile1|regs~2164, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2165 , openmips0|regfile1|regs~2165, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2166 , openmips0|regfile1|regs~2166, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2169 , openmips0|regfile1|regs~2169, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2150 , openmips0|regfile1|regs~2150, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2151 , openmips0|regfile1|regs~2151, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2157 , openmips0|regfile1|regs~2157, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2158 , openmips0|regfile1|regs~2158, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2154 , openmips0|regfile1|regs~2154, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2155 , openmips0|regfile1|regs~2155, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2152 , openmips0|regfile1|regs~2152, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2153 , openmips0|regfile1|regs~2153, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2156 , openmips0|regfile1|regs~2156, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2159 , openmips0|regfile1|regs~2159, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[20]~109 , openmips0|regfile1|rdata1[20]~109, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[20]~110 , openmips0|regfile1|rdata1[20]~110, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[20]~42 , openmips0|id0|reg1_o[20]~42, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[20]~43 , openmips0|id0|reg1_o[20]~43, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[20]~44 , openmips0|id0|reg1_o[20]~44, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[20] , openmips0|id0|reg1_o[20], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~13 , openmips0|id_ex0|ex_reg1~13, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[20] , openmips0|id_ex0|ex_reg1[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~80 , openmips0|ex0|Add1~80, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[21] , openmips0|ex_mem0|mem_mem_addr[21], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~21 , openmips0|dwishbone_bus_if|wishbone_addr_o~21, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[21] , openmips0|dwishbone_bus_if|wishbone_addr_o[21], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux10~0 , wb_conmax_top0|s3|Mux10~0, openmips_min_sopc, 1
instance = comp, \plic0|Equal0~17 , plic0|Equal0~17, openmips_min_sopc, 1
instance = comp, \plic0|Equal0~18 , plic0|Equal0~18, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux36~0 , wb_conmax_top0|s3|Mux36~0, openmips_min_sopc, 1
instance = comp, \plic0|threshold[31]~feeder , plic0|threshold[31]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|threshold[31] , plic0|threshold[31], openmips_min_sopc, 1
instance = comp, \plic0|enable~16 , plic0|enable~16, openmips_min_sopc, 1
instance = comp, \plic0|enable[31] , plic0|enable[31], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[31]~14 , plic0|wb_dat_o[31]~14, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][31]~feeder , plic0|priority[5][31]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][31] , plic0|priority[5][31], openmips_min_sopc, 1
instance = comp, \plic0|priority[4][31] , plic0|priority[4][31], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~102 , plic0|wb_dat_o~102, openmips_min_sopc, 1
instance = comp, \plic0|priority[6][31] , plic0|priority[6][31], openmips_min_sopc, 1
instance = comp, \plic0|priority[0][31]~feeder , plic0|priority[0][31]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[0][31] , plic0|priority[0][31], openmips_min_sopc, 1
instance = comp, \plic0|priority[2][31] , plic0|priority[2][31], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~100 , plic0|wb_dat_o~100, openmips_min_sopc, 1
instance = comp, \plic0|priority[1][31]~feeder , plic0|priority[1][31]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[1][31] , plic0|priority[1][31], openmips_min_sopc, 1
instance = comp, \plic0|priority[3][31] , plic0|priority[3][31], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~101 , plic0|wb_dat_o~101, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~103 , plic0|wb_dat_o~103, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[31] , plic0|wb_dat_o[31], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux0~1 , wb_conmax_top0|m0|Mux0~1, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o~17 , clint0|wb_dat_o~17, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[31] , clint0|wb_dat_o[31], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux0~2 , wb_conmax_top0|m0|Mux0~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~3 , openmips0|dwishbone_bus_if|rd_buf~3, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[31] , openmips0|dwishbone_bus_if|rd_buf[31], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector76~0 , openmips0|dwishbone_bus_if|Selector76~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[31] , openmips0|dwishbone_bus_if|cpu_data_o[31], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux16~0 , uart_top0|wb_interface|Mux16~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[12]~3 , uart_top0|wb_interface|wb_dat_o[12]~3, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux16~1 , uart_top0|wb_interface|Mux16~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux16~2 , uart_top0|wb_interface|Mux16~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux16~3 , uart_top0|wb_interface|Mux16~3, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[15] , uart_top0|wb_interface|wb_dat_o[15], openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~34 , inst_rom_0|inst_mem~34, openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~35 , inst_rom_0|inst_mem~35, openmips_min_sopc, 1
instance = comp, \inst_rom_0|temp_inst[23] , inst_rom_0|temp_inst[23], openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~17 , inst_rom_0|wb_dat_o~17, openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[15] , inst_rom_0|wb_dat_o[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux52~0 , wb_conmax_top0|s2|Mux52~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[15] , gpio_top0|rgpio_ptrig[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux67~0 , wb_conmax_top0|s2|Mux67~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|always2~3 , gpio_top0|always2~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ctrl[0]~0 , gpio_top0|rgpio_ctrl[0]~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ctrl[0] , gpio_top0|rgpio_ctrl[0], openmips_min_sopc, 1
instance = comp, \gpio_i[15]~input , gpio_i[15]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[15]~feeder , gpio_top0|sync[15]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[15] , gpio_top0|sync[15], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[15] , gpio_top0|ext_pad_s[15], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[15] , gpio_top0|rgpio_in[15], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~30 , gpio_top0|rgpio_ints~30, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o~0 , openmips0|dwishbone_bus_if|wishbone_sel_o~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o~3 , openmips0|dwishbone_bus_if|wishbone_sel_o~3, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o~10 , openmips0|dwishbone_bus_if|wishbone_sel_o~10, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o~11 , openmips0|dwishbone_bus_if|wishbone_sel_o~11, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o[1] , openmips0|dwishbone_bus_if|wishbone_sel_o[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux34~0 , wb_conmax_top0|s2|Mux34~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[14]~3 , gpio_top0|rgpio_inte[14]~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[15] , gpio_top0|rgpio_inte[15], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~31 , gpio_top0|rgpio_ints~31, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~32 , gpio_top0|rgpio_ints~32, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[15] , gpio_top0|rgpio_ints[15], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[15]~feeder , gpio_top0|rgpio_out[15]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[8]~1 , gpio_top0|rgpio_out[8]~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[15] , gpio_top0|rgpio_out[15], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[14]~3 , gpio_top0|rgpio_oe[14]~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[15] , gpio_top0|rgpio_oe[15], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux16~0 , gpio_top0|Mux16~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux16~1 , gpio_top0|Mux16~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux16~2 , gpio_top0|Mux16~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux16~3 , gpio_top0|Mux16~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[15] , gpio_top0|wb_dat_o[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux16~0 , wb_conmax_top0|m0|Mux16~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux16~1 , wb_conmax_top0|m0|Mux16~1, openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[15]~feeder , clint0|mtimecmp[15]~feeder, openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[15] , clint0|mtimecmp[15], openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o~25 , clint0|wb_dat_o~25, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[15] , clint0|wb_dat_o[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux16~2 , wb_conmax_top0|m0|Mux16~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux52~0 , wb_conmax_top0|s15|Mux52~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[15]~feeder , wb_conmax_top0|rf|conf9[15]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[15] , wb_conmax_top0|rf|conf9[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[15] , wb_conmax_top0|rf|conf13[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[15]~feeder , wb_conmax_top0|rf|conf5[15]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[15] , wb_conmax_top0|rf|conf5[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[15] , wb_conmax_top0|rf|conf1[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~132 , wb_conmax_top0|rf|rf_dout~132, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~133 , wb_conmax_top0|rf|rf_dout~133, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[15]~feeder , wb_conmax_top0|rf|conf7[15]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[15] , wb_conmax_top0|rf|conf7[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[15] , wb_conmax_top0|rf|conf3[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~139 , wb_conmax_top0|rf|rf_dout~139, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[15] , wb_conmax_top0|rf|conf15[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[15]~feeder , wb_conmax_top0|rf|conf11[15]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[15] , wb_conmax_top0|rf|conf11[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~140 , wb_conmax_top0|rf|rf_dout~140, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[15]~feeder , wb_conmax_top0|rf|conf10[15]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[15] , wb_conmax_top0|rf|conf10[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[15] , wb_conmax_top0|rf|conf2[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~134 , wb_conmax_top0|rf|rf_dout~134, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[15]~feeder , wb_conmax_top0|rf|conf6[15]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[15] , wb_conmax_top0|rf|conf6[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[15] , wb_conmax_top0|rf|conf14[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~135 , wb_conmax_top0|rf|rf_dout~135, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[15]~feeder , wb_conmax_top0|rf|conf4[15]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[15] , wb_conmax_top0|rf|conf4[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[15] , wb_conmax_top0|rf|conf12[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[15] , wb_conmax_top0|rf|conf0[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[15]~feeder , wb_conmax_top0|rf|conf8[15]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[15] , wb_conmax_top0|rf|conf8[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~136 , wb_conmax_top0|rf|rf_dout~136, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~137 , wb_conmax_top0|rf|rf_dout~137, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~138 , wb_conmax_top0|rf|rf_dout~138, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~141 , wb_conmax_top0|rf|rf_dout~141, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~202 , wb_conmax_top0|rf|rf_dout~202, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[15] , wb_conmax_top0|rf|rf_dout[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux16~3 , wb_conmax_top0|m0|Mux16~3, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~1 , openmips0|dwishbone_bus_if|rd_buf~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[15] , openmips0|dwishbone_bus_if|rd_buf[15], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector92~0 , openmips0|dwishbone_bus_if|Selector92~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[15] , openmips0|dwishbone_bus_if|cpu_data_o[15], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector0~0 , openmips0|mem0|Selector0~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[16]~4 , openmips0|mem0|wdata_o[16]~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~7 , openmips0|ex_mem0|mem_wdata~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[24] , openmips0|ex_mem0|mem_wdata[24], openmips_min_sopc, 1
instance = comp, \plic0|enable~9 , plic0|enable~9, openmips_min_sopc, 1
instance = comp, \plic0|enable[24] , plic0|enable[24], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux43~0 , wb_conmax_top0|s3|Mux43~0, openmips_min_sopc, 1
instance = comp, \plic0|threshold[24]~feeder , plic0|threshold[24]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|threshold[24] , plic0|threshold[24], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[24]~26 , plic0|wb_dat_o[24]~26, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][24]~feeder , plic0|priority[5][24]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][24] , plic0|priority[5][24], openmips_min_sopc, 1
instance = comp, \plic0|priority[6][24] , plic0|priority[6][24], openmips_min_sopc, 1
instance = comp, \plic0|priority[4][24] , plic0|priority[4][24], openmips_min_sopc, 1
instance = comp, \plic0|priority[1][24]~feeder , plic0|priority[1][24]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[1][24] , plic0|priority[1][24], openmips_min_sopc, 1
instance = comp, \plic0|priority[0][24] , plic0|priority[0][24], openmips_min_sopc, 1
instance = comp, \plic0|priority[3][24]~feeder , plic0|priority[3][24]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[3][24] , plic0|priority[3][24], openmips_min_sopc, 1
instance = comp, \plic0|priority[2][24] , plic0|priority[2][24], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~72 , plic0|wb_dat_o~72, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~73 , plic0|wb_dat_o~73, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~74 , plic0|wb_dat_o~74, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~75 , plic0|wb_dat_o~75, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[24] , plic0|wb_dat_o[24], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux43~0 , wb_conmax_top0|s2|Mux43~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[24] , gpio_top0|rgpio_ints[24], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[24]~feeder , gpio_top0|rgpio_ptrig[24]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[24] , gpio_top0|rgpio_ptrig[24], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[24] , gpio_top0|rgpio_inte[24], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[24]~feeder , gpio_top0|rgpio_out[24]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[24] , gpio_top0|rgpio_out[24], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[24] , gpio_top0|rgpio_oe[24], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux7~0 , gpio_top0|Mux7~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux7~1 , gpio_top0|Mux7~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux7~2 , gpio_top0|Mux7~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[24] , gpio_top0|wb_dat_o[24], openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~15 , inst_rom_0|inst_mem~15, openmips_min_sopc, 1
instance = comp, \inst_rom_0|temp_inst~4 , inst_rom_0|temp_inst~4, openmips_min_sopc, 1
instance = comp, \inst_rom_0|temp_inst[0] , inst_rom_0|temp_inst[0], openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~6 , inst_rom_0|wb_dat_o~6, openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[23] , inst_rom_0|wb_dat_o[23], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux7~0 , wb_conmax_top0|m0|Mux7~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|iir~1 , uart_top0|regs|iir~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ms_int , uart_top0|regs|ms_int, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ms_int_d , uart_top0|regs|ms_int_d, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ms_int_pnd~0 , uart_top0|regs|ms_int_pnd~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ms_int_pnd~1 , uart_top0|regs|ms_int_pnd~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ms_int_pnd , uart_top0|regs|ms_int_pnd, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|iir~0 , uart_top0|regs|iir~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|iir[1] , uart_top0|regs|iir[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|iir[2] , uart_top0|regs|iir[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|thre_int_pnd~1 , uart_top0|regs|thre_int_pnd~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|thre_int_pnd~2 , uart_top0|regs|thre_int_pnd~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|ier[1] , uart_top0|regs|ier[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|thre_int , uart_top0|regs|thre_int, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|thre_int_d , uart_top0|regs|thre_int_d, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|thre_int_pnd~0 , uart_top0|regs|thre_int_pnd~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|thre_int_pnd~3 , uart_top0|regs|thre_int_pnd~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|thre_int_pnd , uart_top0|regs|thre_int_pnd, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|iir~2 , uart_top0|regs|iir~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|iir[0] , uart_top0|regs|iir[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr0 , uart_top0|regs|lsr0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr0r~2 , uart_top0|regs|lsr0r~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr0_d , uart_top0|regs|lsr0_d, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr0r~3 , uart_top0|regs|lsr0r~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr0r , uart_top0|regs|lsr0r, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[8]~feeder , uart_top0|regs|dl[8]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[8] , uart_top0|regs|dl[8], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[0] , uart_top0|regs|dl[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~1 , uart_top0|regs|receiver|fifo_rx|rfifo|ram~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[9] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[9], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux7~9 , uart_top0|regs|Mux7~9, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux7~10 , uart_top0|regs|Mux7~10, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux7~11 , uart_top0|regs|Mux7~11, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux7~12 , uart_top0|regs|Mux7~12, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux7~13 , uart_top0|regs|Mux7~13, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|scratch[0] , uart_top0|regs|scratch[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux7~14 , uart_top0|regs|Mux7~14, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux7~16 , uart_top0|regs|Mux7~16, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux7~0 , uart_top0|wb_interface|Mux7~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[24] , uart_top0|wb_interface|wb_dat_o[24], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux7~1 , wb_conmax_top0|m0|Mux7~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux7~2 , wb_conmax_top0|m0|Mux7~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~12 , openmips0|dwishbone_bus_if|rd_buf~12, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[24] , openmips0|dwishbone_bus_if|rd_buf[24], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector83~0 , openmips0|dwishbone_bus_if|Selector83~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[24] , openmips0|dwishbone_bus_if|cpu_data_o[24], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[24]~20 , openmips0|mem0|wdata_o[24]~20, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[24]~21 , openmips0|mem0|wdata_o[24]~21, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1993 , openmips0|regfile1|regs~1993, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1994 , openmips0|regfile1|regs~1994, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1986 , openmips0|regfile1|regs~1986, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1987 , openmips0|regfile1|regs~1987, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1990 , openmips0|regfile1|regs~1990, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1991 , openmips0|regfile1|regs~1991, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1988 , openmips0|regfile1|regs~1988, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1989 , openmips0|regfile1|regs~1989, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1992 , openmips0|regfile1|regs~1992, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1995 , openmips0|regfile1|regs~1995, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1996 , openmips0|regfile1|regs~1996, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1997 , openmips0|regfile1|regs~1997, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2000 , openmips0|regfile1|regs~2000, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2001 , openmips0|regfile1|regs~2001, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1998 , openmips0|regfile1|regs~1998, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1999 , openmips0|regfile1|regs~1999, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2002 , openmips0|regfile1|regs~2002, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2003 , openmips0|regfile1|regs~2003, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2004 , openmips0|regfile1|regs~2004, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2005 , openmips0|regfile1|regs~2005, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[24]~101 , openmips0|regfile1|rdata1[24]~101, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[24]~102 , openmips0|regfile1|rdata1[24]~102, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[24]~30 , openmips0|id0|reg1_o[24]~30, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[24]~31 , openmips0|id0|reg1_o[24]~31, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[24]~32 , openmips0|id0|reg1_o[24]~32, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[24] , openmips0|id0|reg1_o[24], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~9 , openmips0|id_ex0|ex_reg1~9, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[24] , openmips0|id_ex0|ex_reg1[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~77 , openmips0|ex0|Add1~77, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[25] , openmips0|ex_mem0|mem_mem_addr[25], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~18 , openmips0|dwishbone_bus_if|wishbone_addr_o~18, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[25] , openmips0|dwishbone_bus_if|wishbone_addr_o[25], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux6~0 , wb_conmax_top0|s3|Mux6~0, openmips_min_sopc, 1
instance = comp, \plic0|Equal0~9 , plic0|Equal0~9, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux31~0 , wb_conmax_top0|s3|Mux31~0, openmips_min_sopc, 1
instance = comp, \plic0|Equal0~11 , plic0|Equal0~11, openmips_min_sopc, 1
instance = comp, \plic0|Equal0~12 , plic0|Equal0~12, openmips_min_sopc, 1
instance = comp, \plic0|Equal0~13 , plic0|Equal0~13, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux30~0 , wb_conmax_top0|s3|Mux30~0, openmips_min_sopc, 1
instance = comp, \plic0|Equal0~14 , plic0|Equal0~14, openmips_min_sopc, 1
instance = comp, \plic0|Equal0~10 , plic0|Equal0~10, openmips_min_sopc, 1
instance = comp, \plic0|Equal0~3 , plic0|Equal0~3, openmips_min_sopc, 1
instance = comp, \plic0|Equal0~2 , plic0|Equal0~2, openmips_min_sopc, 1
instance = comp, \plic0|Equal0~6 , plic0|Equal0~6, openmips_min_sopc, 1
instance = comp, \plic0|Equal0~7 , plic0|Equal0~7, openmips_min_sopc, 1
instance = comp, \plic0|Equal0~4 , plic0|Equal0~4, openmips_min_sopc, 1
instance = comp, \plic0|Equal0~5 , plic0|Equal0~5, openmips_min_sopc, 1
instance = comp, \plic0|Equal0~8 , plic0|Equal0~8, openmips_min_sopc, 1
instance = comp, \plic0|Equal0~15 , plic0|Equal0~15, openmips_min_sopc, 1
instance = comp, \plic0|Equal0~16 , plic0|Equal0~16, openmips_min_sopc, 1
instance = comp, \plic0|threshold[31]~1 , plic0|threshold[31]~1, openmips_min_sopc, 1
instance = comp, \plic0|enable[20]~1 , plic0|enable[20]~1, openmips_min_sopc, 1
instance = comp, \plic0|enable[25] , plic0|enable[25], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux42~0 , wb_conmax_top0|s3|Mux42~0, openmips_min_sopc, 1
instance = comp, \plic0|threshold[25] , plic0|threshold[25], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[25]~8 , plic0|wb_dat_o[25]~8, openmips_min_sopc, 1
instance = comp, \plic0|priority[0][25]~feeder , plic0|priority[0][25]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[0][25] , plic0|priority[0][25], openmips_min_sopc, 1
instance = comp, \plic0|priority[2][25] , plic0|priority[2][25], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~120 , plic0|wb_dat_o~120, openmips_min_sopc, 1
instance = comp, \plic0|priority[1][25] , plic0|priority[1][25], openmips_min_sopc, 1
instance = comp, \plic0|priority[3][25] , plic0|priority[3][25], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~121 , plic0|wb_dat_o~121, openmips_min_sopc, 1
instance = comp, \plic0|priority[6][25] , plic0|priority[6][25], openmips_min_sopc, 1
instance = comp, \plic0|priority[5][25]~feeder , plic0|priority[5][25]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][25] , plic0|priority[5][25], openmips_min_sopc, 1
instance = comp, \plic0|priority[4][25] , plic0|priority[4][25], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~122 , plic0|wb_dat_o~122, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~123 , plic0|wb_dat_o~123, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[25] , plic0|wb_dat_o[25], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux42~0 , wb_conmax_top0|s2|Mux42~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[25]~feeder , gpio_top0|rgpio_out[25]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[25] , gpio_top0|rgpio_out[25], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[25] , gpio_top0|rgpio_oe[25], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux6~0 , gpio_top0|Mux6~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[25] , gpio_top0|rgpio_inte[25], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[25]~feeder , gpio_top0|rgpio_ptrig[25]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[25] , gpio_top0|rgpio_ptrig[25], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux6~1 , gpio_top0|Mux6~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[25] , gpio_top0|rgpio_ints[25], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux6~2 , gpio_top0|Mux6~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[25] , gpio_top0|wb_dat_o[25], openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~31 , inst_rom_0|inst_mem~31, openmips_min_sopc, 1
instance = comp, \inst_rom_0|temp_inst[1] , inst_rom_0|temp_inst[1], openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~15 , inst_rom_0|wb_dat_o~15, openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[25] , inst_rom_0|wb_dat_o[25], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|scratch[1] , uart_top0|regs|scratch[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[9]~feeder , uart_top0|regs|dl[9]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[9] , uart_top0|regs|dl[9], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[1] , uart_top0|regs|dl[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[10] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[10], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux6~0 , uart_top0|regs|Mux6~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~2 , uart_top0|regs|receiver|fifo_rx|rfifo|ram~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux6~1 , uart_top0|regs|Mux6~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux6~2 , uart_top0|regs|Mux6~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux6~3 , uart_top0|regs|Mux6~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux6~4 , uart_top0|regs|Mux6~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux6~5 , uart_top0|regs|Mux6~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux6~6 , uart_top0|regs|Mux6~6, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux6~3 , uart_top0|wb_interface|Mux6~3, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[25] , uart_top0|wb_interface|wb_dat_o[25], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux6~0 , wb_conmax_top0|m0|Mux6~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux6~1 , wb_conmax_top0|m0|Mux6~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux6~2 , wb_conmax_top0|m0|Mux6~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~11 , openmips0|dwishbone_bus_if|rd_buf~11, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[25] , openmips0|dwishbone_bus_if|rd_buf[25], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector82~0 , openmips0|dwishbone_bus_if|Selector82~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[25] , openmips0|dwishbone_bus_if|cpu_data_o[25], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[25]~18 , openmips0|mem0|wdata_o[25]~18, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~13 , openmips0|id_ex0|ex_link_address~13, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~14 , openmips0|id_ex0|ex_link_address~14, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[25] , openmips0|id_ex0|ex_link_address[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~2 , openmips0|ex0|Mux25~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~7 , openmips0|ex0|ShiftLeft1~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~8 , openmips0|ex0|ShiftLeft1~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~24 , openmips0|ex0|ShiftRight0~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~25 , openmips0|ex0|ShiftRight0~25, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~13 , openmips0|div0|result_o~13, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[25] , openmips0|div0|result_o[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~58 , openmips0|ex0|ShiftLeft0~58, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~64 , openmips0|ex0|ShiftLeft0~64, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~42 , openmips0|ex0|ShiftLeft0~42, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~61 , openmips0|ex0|ShiftLeft0~61, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~88 , openmips0|ex0|ShiftLeft0~88, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~89 , openmips0|ex0|ShiftLeft0~89, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~56 , openmips0|ex0|ShiftLeft0~56, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~66 , openmips0|ex0|ShiftLeft0~66, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~87 , openmips0|ex0|ShiftLeft0~87, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~51 , openmips0|ex0|ShiftLeft0~51, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~53 , openmips0|ex0|ShiftLeft0~53, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~3 , openmips0|ex0|Mux25~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~4 , openmips0|ex0|Mux25~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~5 , openmips0|ex0|Mux25~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~6 , openmips0|ex0|Mux25~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~14 , openmips0|div0|result_o~14, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[57] , openmips0|div0|result_o[57], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector19~0 , openmips0|ex0|Selector19~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector19~1 , openmips0|ex0|Selector19~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[25] , openmips0|ex0|logicout[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~14 , openmips0|ex0|moveres~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec~12 , openmips0|csr0|mtvec~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[25] , openmips0|csr0|mtime[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[25]~feeder , openmips0|csr0|marchid[25]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[25] , openmips0|csr0|marchid[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector72~0 , openmips0|csr0|Selector72~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[25] , openmips0|csr0|minstreth[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[25]~feeder , openmips0|csr0|minstret[25]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[25] , openmips0|csr0|minstret[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector72~1 , openmips0|csr0|Selector72~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[25] , openmips0|csr0|mhartid[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector72~2 , openmips0|csr0|Selector72~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[25] , openmips0|csr0|mvendorid[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector72~3 , openmips0|csr0|Selector72~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[25] , openmips0|csr0|mimpid[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[25] , openmips0|csr0|mtvec[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector72~4 , openmips0|csr0|Selector72~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[25] , openmips0|csr0|mie[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[25] , openmips0|csr0|mstatus[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[25]~feeder , openmips0|csr0|fcsr[25]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[25] , openmips0|csr0|fcsr[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector72~5 , openmips0|csr0|Selector72~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector72~6 , openmips0|csr0|Selector72~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[25] , openmips0|csr0|mip[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector72~11 , openmips0|csr0|Selector72~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval~12 , openmips0|csr0|mtval~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[25] , openmips0|csr0|mtval[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[25]~83 , openmips0|csr0|mepc[25]~83, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[25] , openmips0|csr0|mepc[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector72~7 , openmips0|csr0|Selector72~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~17 , openmips0|csr0|mcause~17, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[25] , openmips0|csr0|mcause[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[25] , openmips0|csr0|misa[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[25] , openmips0|csr0|mscratch[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector72~8 , openmips0|csr0|Selector72~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[25] , openmips0|csr0|frm[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[25]~feeder , openmips0|csr0|fflags[25]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[25] , openmips0|csr0|fflags[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector72~9 , openmips0|csr0|Selector72~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector72~10 , openmips0|csr0|Selector72~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector72~12 , openmips0|csr0|Selector72~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector72~13 , openmips0|csr0|Selector72~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector72~14 , openmips0|csr0|Selector72~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[25] , openmips0|csr0|data_o[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~15 , openmips0|ex0|moveres~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[25] , openmips0|ex0|moveres[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~7 , openmips0|ex0|Mux25~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~8 , openmips0|ex0|Mux25~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~9 , openmips0|ex0|Mux25~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~10 , openmips0|ex0|Mux25~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~0 , openmips0|ex0|Mux25~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25~1 , openmips0|ex0|Mux25~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector51~2 , openmips0|ex0|Selector51~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[25] , openmips0|ex0|arithmeticres[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux25 , openmips0|ex0|Mux25, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[25] , openmips0|ex0|wdata_o[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~6 , openmips0|ex_mem0|mem_wdata~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[25] , openmips0|ex_mem0|mem_wdata[25], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[25]~19 , openmips0|mem0|wdata_o[25]~19, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~19 , openmips0|mem_wb0|wb_wdata~19, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[25] , openmips0|mem_wb0|wb_wdata[25], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~89 , openmips0|regfile1|regs~89, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~121 , openmips0|regfile1|regs~121, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~57 , openmips0|regfile1|regs~57, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~25 , openmips0|regfile1|regs~25, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1959 , openmips0|regfile1|regs~1959, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1960 , openmips0|regfile1|regs~1960, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~185 , openmips0|regfile1|regs~185, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~249 , openmips0|regfile1|regs~249, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~217 , openmips0|regfile1|regs~217, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~153 , openmips0|regfile1|regs~153, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1957 , openmips0|regfile1|regs~1957, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1958 , openmips0|regfile1|regs~1958, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1961 , openmips0|regfile1|regs~1961, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~345 , openmips0|regfile1|regs~345, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~377 , openmips0|regfile1|regs~377, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~313 , openmips0|regfile1|regs~313, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~281 , openmips0|regfile1|regs~281, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1955 , openmips0|regfile1|regs~1955, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1956 , openmips0|regfile1|regs~1956, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~505 , openmips0|regfile1|regs~505, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~473 , openmips0|regfile1|regs~473, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~409 , openmips0|regfile1|regs~409, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1962 , openmips0|regfile1|regs~1962, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~441 , openmips0|regfile1|regs~441, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1963 , openmips0|regfile1|regs~1963, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1964 , openmips0|regfile1|regs~1964, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~729 , openmips0|regfile1|regs~729, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~985 , openmips0|regfile1|regs~985, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~857feeder , openmips0|regfile1|regs~857feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~857 , openmips0|regfile1|regs~857, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~601 , openmips0|regfile1|regs~601, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1945 , openmips0|regfile1|regs~1945, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1946 , openmips0|regfile1|regs~1946, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~761 , openmips0|regfile1|regs~761, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~633 , openmips0|regfile1|regs~633, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1952 , openmips0|regfile1|regs~1952, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1017 , openmips0|regfile1|regs~1017, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~889 , openmips0|regfile1|regs~889, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1953 , openmips0|regfile1|regs~1953, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~793 , openmips0|regfile1|regs~793, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~537 , openmips0|regfile1|regs~537, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1949 , openmips0|regfile1|regs~1949, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~665 , openmips0|regfile1|regs~665, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~921 , openmips0|regfile1|regs~921, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1950 , openmips0|regfile1|regs~1950, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~825 , openmips0|regfile1|regs~825, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~953 , openmips0|regfile1|regs~953, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~697 , openmips0|regfile1|regs~697, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~569 , openmips0|regfile1|regs~569, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1947 , openmips0|regfile1|regs~1947, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1948 , openmips0|regfile1|regs~1948, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1951 , openmips0|regfile1|regs~1951, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1954 , openmips0|regfile1|regs~1954, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[25]~99 , openmips0|regfile1|rdata1[25]~99, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[25]~100 , openmips0|regfile1|rdata1[25]~100, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[25]~27 , openmips0|id0|reg1_o[25]~27, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[25]~28 , openmips0|id0|reg1_o[25]~28, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[25]~29 , openmips0|id0|reg1_o[25]~29, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[25] , openmips0|id0|reg1_o[25], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~8 , openmips0|id_ex0|ex_reg1~8, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[25] , openmips0|id_ex0|ex_reg1[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector229~0 , openmips0|ex0|Selector229~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[25] , openmips0|ex0|csr_reg_data_o[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~80 , openmips0|ex_mem0|mem_csr_reg_data~80, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[25] , openmips0|ex_mem0|mem_csr_reg_data[25], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[25]~99 , openmips0|ctrl0|new_pc[25]~99, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[25]~100 , openmips0|ctrl0|new_pc[25]~100, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[25]~150 , openmips0|ctrl0|new_pc[25]~150, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[25] , openmips0|ctrl0|new_pc[25], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~48 , openmips0|id0|Add2~48, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1206 , openmips0|regfile1|regs~1206, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1207 , openmips0|regfile1|regs~1207, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1203 , openmips0|regfile1|regs~1203, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1204 , openmips0|regfile1|regs~1204, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1201 , openmips0|regfile1|regs~1201, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1202 , openmips0|regfile1|regs~1202, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1205 , openmips0|regfile1|regs~1205, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1199 , openmips0|regfile1|regs~1199, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1200 , openmips0|regfile1|regs~1200, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1208 , openmips0|regfile1|regs~1208, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1216 , openmips0|regfile1|regs~1216, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1217 , openmips0|regfile1|regs~1217, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1213 , openmips0|regfile1|regs~1213, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1214 , openmips0|regfile1|regs~1214, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1211 , openmips0|regfile1|regs~1211, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1212 , openmips0|regfile1|regs~1212, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1215 , openmips0|regfile1|regs~1215, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1209 , openmips0|regfile1|regs~1209, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1210 , openmips0|regfile1|regs~1210, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1218 , openmips0|regfile1|regs~1218, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[25]~56 , openmips0|regfile1|rdata1[25]~56, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[25]~57 , openmips0|regfile1|rdata1[25]~57, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~48 , openmips0|id0|Add5~48, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~48 , openmips0|id0|Add4~48, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~46 , openmips0|pc_reg0|Add0~46, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~79 , openmips0|pc_reg0|pc~79, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~80 , openmips0|pc_reg0|pc~80, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~81 , openmips0|pc_reg0|pc~81, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[25] , openmips0|pc_reg0|pc[25], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~8 , openmips0|if_id0|id_pc~8, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[25] , openmips0|if_id0|id_pc[25], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~25 , openmips0|id_ex0|ex_current_inst_address~25, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[25] , openmips0|id_ex0|ex_current_inst_address[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~25 , openmips0|ex_mem0|mem_current_inst_address~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[25] , openmips0|ex_mem0|mem_current_inst_address[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[26] , openmips0|csr0|mepc[26], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[26]~101 , openmips0|ctrl0|new_pc[26]~101, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[26]~102 , openmips0|ctrl0|new_pc[26]~102, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[26]~151 , openmips0|ctrl0|new_pc[26]~151, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[26] , openmips0|ctrl0|new_pc[26], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~48 , openmips0|pc_reg0|Add0~48, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~50 , openmips0|id0|Add2~50, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~50 , openmips0|id0|Add4~50, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~82 , openmips0|pc_reg0|pc~82, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1196 , openmips0|regfile1|regs~1196, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1197 , openmips0|regfile1|regs~1197, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1189 , openmips0|regfile1|regs~1189, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1190 , openmips0|regfile1|regs~1190, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1193 , openmips0|regfile1|regs~1193, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1194 , openmips0|regfile1|regs~1194, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1191 , openmips0|regfile1|regs~1191, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1192 , openmips0|regfile1|regs~1192, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1195 , openmips0|regfile1|regs~1195, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1198 , openmips0|regfile1|regs~1198, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1179 , openmips0|regfile1|regs~1179, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1180 , openmips0|regfile1|regs~1180, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1186 , openmips0|regfile1|regs~1186, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1187 , openmips0|regfile1|regs~1187, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1181 , openmips0|regfile1|regs~1181, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1182 , openmips0|regfile1|regs~1182, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1183 , openmips0|regfile1|regs~1183, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1184 , openmips0|regfile1|regs~1184, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1185 , openmips0|regfile1|regs~1185, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1188 , openmips0|regfile1|regs~1188, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[26]~54 , openmips0|regfile1|rdata1[26]~54, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[26]~55 , openmips0|regfile1|rdata1[26]~55, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~50 , openmips0|id0|Add5~50, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~83 , openmips0|pc_reg0|pc~83, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~84 , openmips0|pc_reg0|pc~84, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[26] , openmips0|pc_reg0|pc[26], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~7 , openmips0|if_id0|id_pc~7, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[26] , openmips0|if_id0|id_pc[26], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1914 , openmips0|regfile1|regs~1914, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1915 , openmips0|regfile1|regs~1915, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1918 , openmips0|regfile1|regs~1918, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1919 , openmips0|regfile1|regs~1919, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1916 , openmips0|regfile1|regs~1916, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1917 , openmips0|regfile1|regs~1917, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1920 , openmips0|regfile1|regs~1920, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1921 , openmips0|regfile1|regs~1921, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1922 , openmips0|regfile1|regs~1922, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1923 , openmips0|regfile1|regs~1923, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1911 , openmips0|regfile1|regs~1911, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1912 , openmips0|regfile1|regs~1912, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1904 , openmips0|regfile1|regs~1904, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1905 , openmips0|regfile1|regs~1905, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1908 , openmips0|regfile1|regs~1908, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1909 , openmips0|regfile1|regs~1909, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1906 , openmips0|regfile1|regs~1906, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1907 , openmips0|regfile1|regs~1907, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1910 , openmips0|regfile1|regs~1910, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1913 , openmips0|regfile1|regs~1913, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[26]~97 , openmips0|regfile1|rdata1[26]~97, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[26]~98 , openmips0|regfile1|rdata1[26]~98, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[26]~24 , openmips0|id0|reg1_o[26]~24, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[26]~25 , openmips0|id0|reg1_o[26]~25, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[26]~26 , openmips0|id0|reg1_o[26]~26, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[26] , openmips0|id0|reg1_o[26], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~7 , openmips0|id_ex0|ex_reg1~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[26] , openmips0|id_ex0|ex_reg1[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector228~0 , openmips0|ex0|Selector228~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[26] , openmips0|ex0|csr_reg_data_o[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~81 , openmips0|ex_mem0|mem_csr_reg_data~81, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[26] , openmips0|ex_mem0|mem_csr_reg_data[26], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~16 , openmips0|mem_wb0|wb_csr_reg_data~16, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[26] , openmips0|mem_wb0|wb_csr_reg_data[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[26] , openmips0|csr0|mcycle[26], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[27]~91 , openmips0|csr0|mcycle[27]~91, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[27] , openmips0|csr0|mcycle[27], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[28]~93 , openmips0|csr0|mcycle[28]~93, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector226~0 , openmips0|ex0|Selector226~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[28] , openmips0|ex0|csr_reg_data_o[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~70 , openmips0|ex_mem0|mem_csr_reg_data~70, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[28] , openmips0|ex_mem0|mem_csr_reg_data[28], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~5 , openmips0|mem_wb0|wb_csr_reg_data~5, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[28] , openmips0|mem_wb0|wb_csr_reg_data[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[28] , openmips0|csr0|mcycle[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[29]~95 , openmips0|csr0|mcycle[29]~95, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[29] , openmips0|csr0|mcycle[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector68~4 , openmips0|csr0|Selector68~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec~5 , openmips0|csr0|mtvec~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[29] , openmips0|csr0|mip[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~13 , openmips0|csr0|mcause~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[29] , openmips0|csr0|mcause[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[29]~feeder , openmips0|csr0|mscratch[29]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[29] , openmips0|csr0|mscratch[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[29] , openmips0|csr0|misa[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector68~5 , openmips0|csr0|Selector68~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[29] , openmips0|csr0|mtvec[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector68~7 , openmips0|csr0|Selector68~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[29] , openmips0|csr0|mstatus[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[29] , openmips0|csr0|fcsr[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector68~6 , openmips0|csr0|Selector68~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[29] , openmips0|csr0|frm[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[29] , openmips0|csr0|mie[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector68~8 , openmips0|csr0|Selector68~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[29] , openmips0|csr0|fflags[29], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~26 , openmips0|id_ex0|ex_current_inst_address~26, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[28] , openmips0|id_ex0|ex_current_inst_address[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~26 , openmips0|ex_mem0|mem_current_inst_address~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[28] , openmips0|ex_mem0|mem_current_inst_address[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[28]~89 , openmips0|csr0|mepc[28]~89, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[29]~91 , openmips0|csr0|mepc[29]~91, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[29] , openmips0|csr0|mepc[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector68~9 , openmips0|csr0|Selector68~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector68~10 , openmips0|csr0|Selector68~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector68~11 , openmips0|csr0|Selector68~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector68~12 , openmips0|csr0|Selector68~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[29] , openmips0|csr0|mvendorid[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[28]~90 , openmips0|csr0|mcycleh[28]~90, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[28] , openmips0|csr0|mcycleh[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[29]~92 , openmips0|csr0|mcycleh[29]~92, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[29] , openmips0|csr0|mcycleh[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector68~3 , openmips0|csr0|Selector68~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[29] , openmips0|csr0|mimpid[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector68~13 , openmips0|csr0|Selector68~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[29]~feeder , openmips0|csr0|marchid[29]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[29] , openmips0|csr0|marchid[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[29] , openmips0|csr0|mtime[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector68~0 , openmips0|csr0|Selector68~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[29]~feeder , openmips0|csr0|minstret[29]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[29] , openmips0|csr0|minstret[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[29] , openmips0|csr0|minstreth[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector68~1 , openmips0|csr0|Selector68~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[29] , openmips0|csr0|mhartid[29], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector68~2 , openmips0|csr0|Selector68~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector68~14 , openmips0|csr0|Selector68~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[29] , openmips0|csr0|data_o[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~7 , openmips0|ex0|moveres~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[29] , openmips0|ex0|moveres[29], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~54 , openmips0|id0|Add3~54, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~5 , openmips0|id_ex0|ex_link_address~5, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~6 , openmips0|id_ex0|ex_link_address~6, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[29] , openmips0|id_ex0|ex_link_address[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~4 , openmips0|ex0|Mux29~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~5 , openmips0|ex0|Mux28~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~20 , openmips0|ex0|Mux28~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~6 , openmips0|ex0|Mux28~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~4 , openmips0|ex0|Mux28~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~2 , openmips0|ex0|ShiftLeft1~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~1 , openmips0|ex0|shiftres~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~15 , openmips0|ex0|Mux29~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~7 , openmips0|ex0|Mux29~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~11 , openmips0|ex0|ShiftLeft0~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~10 , openmips0|ex0|ShiftRight0~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~5 , openmips0|ex0|Mux29~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~59 , openmips0|ex0|ShiftLeft0~59, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~6 , openmips0|ex0|Mux29~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~62 , openmips0|ex0|ShiftLeft0~62, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~67 , openmips0|ex0|ShiftLeft0~67, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~68 , openmips0|ex0|ShiftLeft0~68, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~8 , openmips0|ex0|Mux29~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector15~0 , openmips0|ex0|Selector15~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector15~1 , openmips0|ex0|Selector15~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[29] , openmips0|ex0|logicout[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~9 , openmips0|ex0|Mux29~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~10 , openmips0|ex0|Mux29~10, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~6 , openmips0|div0|result_o~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[29] , openmips0|div0|result_o[29], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~5 , openmips0|div0|result_o~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[61] , openmips0|div0|result_o[61], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~11 , openmips0|ex0|Mux29~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~12 , openmips0|ex0|Mux29~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~2 , openmips0|ex0|Add4|auto_generated|_~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~3 , openmips0|ex0|Add4|auto_generated|_~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[29]~58 , openmips0|ex0|Add4|auto_generated|result_int[29]~58, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[30]~60 , openmips0|ex0|Add4|auto_generated|result_int[30]~60, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector47~2 , openmips0|ex0|Selector47~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[29] , openmips0|ex0|arithmeticres[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~84 , openmips0|ex0|Mult0|auto_generated|op_1~84, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~86 , openmips0|ex0|Mult0|auto_generated|op_1~86, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~120 , openmips0|ex0|Add6~120, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~122 , openmips0|ex0|Add6~122, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~2 , openmips0|ex0|Mux29~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~3 , openmips0|ex0|Mux29~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~13 , openmips0|ex0|Mux29~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux29~14 , openmips0|ex0|Mux29~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[29] , openmips0|ex0|wdata_o[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~2 , openmips0|ex_mem0|mem_wdata~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[29] , openmips0|ex_mem0|mem_wdata[29], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dtr_pad_o , uart_top0|regs|dtr_pad_o, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dsr_c~0 , uart_top0|regs|dsr_c~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|msr[5] , uart_top0|regs|msr[5], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux2~0 , uart_top0|wb_interface|Mux2~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|scratch[5] , uart_top0|regs|scratch[5], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux2~0 , uart_top0|regs|Mux2~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux2~1 , uart_top0|regs|Mux2~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux2~2 , uart_top0|regs|Mux2~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[13] , uart_top0|regs|dl[13], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[5]~feeder , uart_top0|regs|dl[5]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[5] , uart_top0|regs|dl[5], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[14] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[14], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux2~3 , uart_top0|regs|Mux2~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~6 , uart_top0|regs|receiver|fifo_rx|rfifo|ram~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux2~4 , uart_top0|regs|Mux2~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux2~5 , uart_top0|regs|Mux2~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux2~6 , uart_top0|regs|Mux2~6, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux2~1 , uart_top0|wb_interface|Mux2~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[29] , uart_top0|wb_interface|wb_dat_o[29], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux2~0 , wb_conmax_top0|m0|Mux2~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux38~0 , wb_conmax_top0|s2|Mux38~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[29] , gpio_top0|rgpio_ints[29], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[29]~feeder , gpio_top0|rgpio_oe[29]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[29] , gpio_top0|rgpio_oe[29], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[29] , gpio_top0|rgpio_inte[29], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[29]~feeder , gpio_top0|rgpio_out[29]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[29] , gpio_top0|rgpio_out[29], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[29] , gpio_top0|rgpio_ptrig[29], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux2~0 , gpio_top0|Mux2~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux2~1 , gpio_top0|Mux2~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux2~2 , gpio_top0|Mux2~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[29] , gpio_top0|wb_dat_o[29], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux38~0 , wb_conmax_top0|s3|Mux38~0, openmips_min_sopc, 1
instance = comp, \plic0|threshold[29] , plic0|threshold[29], openmips_min_sopc, 1
instance = comp, \plic0|enable~13 , plic0|enable~13, openmips_min_sopc, 1
instance = comp, \plic0|enable[29] , plic0|enable[29], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[29]~12 , plic0|wb_dat_o[29]~12, openmips_min_sopc, 1
instance = comp, \plic0|priority[0][29]~feeder , plic0|priority[0][29]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[0][29] , plic0|priority[0][29], openmips_min_sopc, 1
instance = comp, \plic0|priority[2][29] , plic0|priority[2][29], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~88 , plic0|wb_dat_o~88, openmips_min_sopc, 1
instance = comp, \plic0|priority[1][29]~feeder , plic0|priority[1][29]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[1][29] , plic0|priority[1][29], openmips_min_sopc, 1
instance = comp, \plic0|priority[3][29] , plic0|priority[3][29], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~89 , plic0|wb_dat_o~89, openmips_min_sopc, 1
instance = comp, \plic0|priority[6][29] , plic0|priority[6][29], openmips_min_sopc, 1
instance = comp, \plic0|priority[5][29]~feeder , plic0|priority[5][29]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][29] , plic0|priority[5][29], openmips_min_sopc, 1
instance = comp, \plic0|priority[4][29] , plic0|priority[4][29], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~90 , plic0|wb_dat_o~90, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~91 , plic0|wb_dat_o~91, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[29] , plic0|wb_dat_o[29], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux2~1 , wb_conmax_top0|m0|Mux2~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux2~2 , wb_conmax_top0|m0|Mux2~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~7 , openmips0|dwishbone_bus_if|rd_buf~7, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[29] , openmips0|dwishbone_bus_if|rd_buf[29], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector78~0 , openmips0|dwishbone_bus_if|Selector78~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[29] , openmips0|dwishbone_bus_if|cpu_data_o[29], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[29]~10 , openmips0|mem0|wdata_o[29]~10, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[29]~11 , openmips0|mem0|wdata_o[29]~11, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~38 , openmips0|mem_wb0|wb_wdata~38, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[29] , openmips0|mem_wb0|wb_wdata[29], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1793 , openmips0|regfile1|regs~1793, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1794 , openmips0|regfile1|regs~1794, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1795 , openmips0|regfile1|regs~1795, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1796 , openmips0|regfile1|regs~1796, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1797 , openmips0|regfile1|regs~1797, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1791 , openmips0|regfile1|regs~1791, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1792 , openmips0|regfile1|regs~1792, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1798 , openmips0|regfile1|regs~1798, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1799 , openmips0|regfile1|regs~1799, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1800 , openmips0|regfile1|regs~1800, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1783 , openmips0|regfile1|regs~1783, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1784 , openmips0|regfile1|regs~1784, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1785 , openmips0|regfile1|regs~1785, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1786 , openmips0|regfile1|regs~1786, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1787 , openmips0|regfile1|regs~1787, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1788 , openmips0|regfile1|regs~1788, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1789 , openmips0|regfile1|regs~1789, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1781 , openmips0|regfile1|regs~1781, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1782 , openmips0|regfile1|regs~1782, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1790 , openmips0|regfile1|regs~1790, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[29]~91 , openmips0|regfile1|rdata1[29]~91, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[29]~92 , openmips0|regfile1|rdata1[29]~92, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[29]~15 , openmips0|id0|reg1_o[29]~15, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[29]~16 , openmips0|id0|reg1_o[29]~16, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[29]~17 , openmips0|id0|reg1_o[29]~17, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[29] , openmips0|id0|reg1_o[29], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~30 , openmips0|id_ex0|ex_reg1~30, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[29] , openmips0|id_ex0|ex_reg1[29], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~11 , openmips0|ex0|ShiftRight0~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~12 , openmips0|ex0|ShiftRight0~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~39 , openmips0|ex0|ShiftRight0~39, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~40 , openmips0|ex0|ShiftRight0~40, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~41 , openmips0|ex0|ShiftRight0~41, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~42 , openmips0|ex0|ShiftRight0~42, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~11 , openmips0|ex0|ShiftLeft1~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~12 , openmips0|ex0|ShiftLeft1~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~6 , openmips0|ex0|shiftres~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~22 , openmips0|div0|result_o~22, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[53] , openmips0|div0|result_o[53], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~21 , openmips0|div0|result_o~21, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[21] , openmips0|div0|result_o[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~96 , openmips0|ex0|ShiftLeft0~96, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~43 , openmips0|ex0|ShiftRight0~43, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~3 , openmips0|ex0|Mux21~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~4 , openmips0|ex0|Mux21~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~5 , openmips0|ex0|Mux21~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~6 , openmips0|ex0|Mux21~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~7 , openmips0|ex0|Mux21~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~21 , openmips0|id_ex0|ex_link_address~21, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~22 , openmips0|id_ex0|ex_link_address~22, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[21] , openmips0|id_ex0|ex_link_address[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~8 , openmips0|ex0|Mux21~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~9 , openmips0|ex0|Mux21~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector55~2 , openmips0|ex0|Selector55~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[21] , openmips0|ex0|arithmeticres[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~1 , openmips0|ex0|Mux21~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~2 , openmips0|ex0|Mux21~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~10 , openmips0|ex0|Mux21~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~22 , openmips0|ex0|moveres~22, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec~17 , openmips0|csr0|mtvec~17, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[21]~feeder , openmips0|csr0|minstret[21]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[21] , openmips0|csr0|minstret[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[21] , openmips0|csr0|minstreth[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector76~1 , openmips0|csr0|Selector76~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[21] , openmips0|csr0|mhartid[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector76~2 , openmips0|csr0|Selector76~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[21] , openmips0|csr0|mtime[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[21]~feeder , openmips0|csr0|marchid[21]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[21] , openmips0|csr0|marchid[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector76~0 , openmips0|csr0|Selector76~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[21] , openmips0|csr0|mvendorid[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector76~3 , openmips0|csr0|Selector76~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~21 , openmips0|csr0|mcause~21, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[21] , openmips0|csr0|mcause[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[21] , openmips0|csr0|frm[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[21]~feeder , openmips0|csr0|fflags[21]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[21] , openmips0|csr0|fflags[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector76~9 , openmips0|csr0|Selector76~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[21] , openmips0|csr0|misa[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[21] , openmips0|csr0|mscratch[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector76~8 , openmips0|csr0|Selector76~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector76~10 , openmips0|csr0|Selector76~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[21] , openmips0|csr0|mtvec[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector76~4 , openmips0|csr0|Selector76~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[21] , openmips0|csr0|mie[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[21] , openmips0|csr0|mstatus[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[21]~feeder , openmips0|csr0|fcsr[21]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[21] , openmips0|csr0|fcsr[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector76~5 , openmips0|csr0|Selector76~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector76~6 , openmips0|csr0|Selector76~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[21] , openmips0|csr0|mip[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector76~11 , openmips0|csr0|Selector76~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval~16 , openmips0|csr0|mtval~16, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[21] , openmips0|csr0|mtval[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[21]~75 , openmips0|csr0|mepc[21]~75, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[21] , openmips0|csr0|mepc[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector76~7 , openmips0|csr0|Selector76~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector76~12 , openmips0|csr0|Selector76~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[21] , openmips0|csr0|mimpid[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector76~13 , openmips0|csr0|Selector76~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector76~14 , openmips0|csr0|Selector76~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[21] , openmips0|csr0|data_o[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~23 , openmips0|ex0|moveres~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[21] , openmips0|ex0|moveres[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector23~0 , openmips0|ex0|Selector23~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector23~1 , openmips0|ex0|Selector23~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[21] , openmips0|ex0|logicout[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~0 , openmips0|ex0|Mux21~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux21~11 , openmips0|ex0|Mux21~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[21] , openmips0|ex0|wdata_o[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~10 , openmips0|ex_mem0|mem_wdata~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[21] , openmips0|ex_mem0|mem_wdata[21], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux46~0 , wb_conmax_top0|s2|Mux46~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[21]~feeder , gpio_top0|rgpio_out[21]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[21] , gpio_top0|rgpio_out[21], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[21] , gpio_top0|rgpio_ptrig[21], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux10~0 , gpio_top0|Mux10~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[21] , gpio_top0|rgpio_inte[21], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[21]~feeder , gpio_top0|rgpio_oe[21]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[21] , gpio_top0|rgpio_oe[21], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux10~1 , gpio_top0|Mux10~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[21] , gpio_top0|rgpio_ints[21], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux10~2 , gpio_top0|Mux10~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[21] , gpio_top0|wb_dat_o[21], openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~8 , inst_rom_0|inst_mem~8, openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~9 , inst_rom_0|inst_mem~9, openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~11 , inst_rom_0|inst_mem~11, openmips_min_sopc, 1
instance = comp, \inst_rom_0|temp_inst[13] , inst_rom_0|temp_inst[13], openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~4 , inst_rom_0|wb_dat_o~4, openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[21] , inst_rom_0|wb_dat_o[21], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux10~0 , wb_conmax_top0|m0|Mux10~0, openmips_min_sopc, 1
instance = comp, \plic0|enable~5 , plic0|enable~5, openmips_min_sopc, 1
instance = comp, \plic0|enable[21] , plic0|enable[21], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux46~0 , wb_conmax_top0|s3|Mux46~0, openmips_min_sopc, 1
instance = comp, \plic0|threshold[21]~feeder , plic0|threshold[21]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|threshold[21] , plic0|threshold[21], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[21]~23 , plic0|wb_dat_o[21]~23, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][21]~feeder , plic0|priority[5][21]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][21] , plic0|priority[5][21], openmips_min_sopc, 1
instance = comp, \plic0|priority[4][21] , plic0|priority[4][21], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~58 , plic0|wb_dat_o~58, openmips_min_sopc, 1
instance = comp, \plic0|priority[6][21] , plic0|priority[6][21], openmips_min_sopc, 1
instance = comp, \plic0|priority[1][21]~feeder , plic0|priority[1][21]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[1][21] , plic0|priority[1][21], openmips_min_sopc, 1
instance = comp, \plic0|priority[3][21] , plic0|priority[3][21], openmips_min_sopc, 1
instance = comp, \plic0|priority[2][21] , plic0|priority[2][21], openmips_min_sopc, 1
instance = comp, \plic0|priority[0][21]~feeder , plic0|priority[0][21]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[0][21] , plic0|priority[0][21], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~56 , plic0|wb_dat_o~56, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~57 , plic0|wb_dat_o~57, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~59 , plic0|wb_dat_o~59, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[21] , plic0|wb_dat_o[21], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux10~0 , uart_top0|wb_interface|Mux10~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux10~1 , uart_top0|wb_interface|Mux10~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux10~2 , uart_top0|wb_interface|Mux10~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[21] , uart_top0|wb_interface|wb_dat_o[21], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux10~1 , wb_conmax_top0|m0|Mux10~1, openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[21] , clint0|mtimecmp[21], openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o~6 , clint0|wb_dat_o~6, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[21] , clint0|wb_dat_o[21], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux10~2 , wb_conmax_top0|m0|Mux10~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~14 , openmips0|dwishbone_bus_if|rd_buf~14, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[21] , openmips0|dwishbone_bus_if|rd_buf[21], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector86~0 , openmips0|dwishbone_bus_if|Selector86~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[21] , openmips0|dwishbone_bus_if|cpu_data_o[21], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[21]~26 , openmips0|mem0|wdata_o[21]~26, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[21]~27 , openmips0|mem0|wdata_o[21]~27, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~23 , openmips0|mem_wb0|wb_wdata~23, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[21] , openmips0|mem_wb0|wb_wdata[21], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2126 , openmips0|regfile1|regs~2126, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2127 , openmips0|regfile1|regs~2127, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2119 , openmips0|regfile1|regs~2119, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2120 , openmips0|regfile1|regs~2120, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2123 , openmips0|regfile1|regs~2123, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2124 , openmips0|regfile1|regs~2124, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2121 , openmips0|regfile1|regs~2121, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2122 , openmips0|regfile1|regs~2122, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2125 , openmips0|regfile1|regs~2125, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2128 , openmips0|regfile1|regs~2128, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2116 , openmips0|regfile1|regs~2116, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2117 , openmips0|regfile1|regs~2117, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2109 , openmips0|regfile1|regs~2109, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2110 , openmips0|regfile1|regs~2110, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2113 , openmips0|regfile1|regs~2113, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2114 , openmips0|regfile1|regs~2114, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2111 , openmips0|regfile1|regs~2111, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2112 , openmips0|regfile1|regs~2112, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2115 , openmips0|regfile1|regs~2115, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2118 , openmips0|regfile1|regs~2118, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[21]~107 , openmips0|regfile1|rdata1[21]~107, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[21]~108 , openmips0|regfile1|rdata1[21]~108, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[21]~39 , openmips0|id0|reg1_o[21]~39, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[21]~40 , openmips0|id0|reg1_o[21]~40, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[21]~41 , openmips0|id0|reg1_o[21]~41, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[21] , openmips0|id0|reg1_o[21], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~12 , openmips0|id_ex0|ex_reg1~12, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[21] , openmips0|id_ex0|ex_reg1[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector233~0 , openmips0|ex0|Selector233~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[21] , openmips0|ex0|csr_reg_data_o[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~85 , openmips0|ex_mem0|mem_csr_reg_data~85, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[21] , openmips0|ex_mem0|mem_csr_reg_data[21], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~20 , openmips0|mem_wb0|wb_csr_reg_data~20, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[21] , openmips0|mem_wb0|wb_csr_reg_data[21], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[21]~109 , openmips0|ctrl0|new_pc[21]~109, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[21]~110 , openmips0|ctrl0|new_pc[21]~110, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[21]~155 , openmips0|ctrl0|new_pc[21]~155, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[21] , openmips0|ctrl0|new_pc[21], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~94 , openmips0|pc_reg0|pc~94, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~95 , openmips0|pc_reg0|pc~95, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~96 , openmips0|pc_reg0|pc~96, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[21] , openmips0|pc_reg0|pc[21], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~12 , openmips0|if_id0|id_pc~12, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[21] , openmips0|if_id0|id_pc[21], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~21 , openmips0|id_ex0|ex_current_inst_address~21, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[21] , openmips0|id_ex0|ex_current_inst_address[21], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~21 , openmips0|ex_mem0|mem_current_inst_address~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[21] , openmips0|ex_mem0|mem_current_inst_address[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[22] , openmips0|csr0|mepc[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector75~9 , openmips0|csr0|Selector75~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[22]~feeder , openmips0|csr0|fcsr[22]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[22] , openmips0|csr0|fcsr[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[22] , openmips0|csr0|fflags[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector75~8 , openmips0|csr0|Selector75~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector75~10 , openmips0|csr0|Selector75~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector75~11 , openmips0|csr0|Selector75~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector75~12 , openmips0|csr0|Selector75~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[22] , openmips0|csr0|mimpid[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[22] , openmips0|csr0|mvendorid[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector75~3 , openmips0|csr0|Selector75~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector75~13 , openmips0|csr0|Selector75~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[22] , openmips0|csr0|mtime[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[22]~feeder , openmips0|csr0|marchid[22]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[22] , openmips0|csr0|marchid[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector75~0 , openmips0|csr0|Selector75~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector75~14 , openmips0|csr0|Selector75~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[22] , openmips0|csr0|data_o[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~21 , openmips0|ex0|moveres~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector232~0 , openmips0|ex0|Selector232~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[22] , openmips0|ex0|csr_reg_data_o[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~84 , openmips0|ex_mem0|mem_csr_reg_data~84, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[22] , openmips0|ex_mem0|mem_csr_reg_data[22], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[22]~107 , openmips0|ctrl0|new_pc[22]~107, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[22]~108 , openmips0|ctrl0|new_pc[22]~108, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[22]~154 , openmips0|ctrl0|new_pc[22]~154, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[22] , openmips0|ctrl0|new_pc[22], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~91 , openmips0|pc_reg0|pc~91, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~92 , openmips0|pc_reg0|pc~92, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~93 , openmips0|pc_reg0|pc~93, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[22] , openmips0|pc_reg0|pc[22], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~11 , openmips0|if_id0|id_pc~11, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[22] , openmips0|if_id0|id_pc[22], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2078 , openmips0|regfile1|regs~2078, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2079 , openmips0|regfile1|regs~2079, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2085 , openmips0|regfile1|regs~2085, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2086 , openmips0|regfile1|regs~2086, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2082 , openmips0|regfile1|regs~2082, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2083 , openmips0|regfile1|regs~2083, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2080 , openmips0|regfile1|regs~2080, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2081 , openmips0|regfile1|regs~2081, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2084 , openmips0|regfile1|regs~2084, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2087 , openmips0|regfile1|regs~2087, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2068 , openmips0|regfile1|regs~2068, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2069 , openmips0|regfile1|regs~2069, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2075 , openmips0|regfile1|regs~2075, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2076 , openmips0|regfile1|regs~2076, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2072 , openmips0|regfile1|regs~2072, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2073 , openmips0|regfile1|regs~2073, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2070 , openmips0|regfile1|regs~2070, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2071 , openmips0|regfile1|regs~2071, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2074 , openmips0|regfile1|regs~2074, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2077 , openmips0|regfile1|regs~2077, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[22]~105 , openmips0|regfile1|rdata1[22]~105, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[22]~106 , openmips0|regfile1|rdata1[22]~106, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[22]~36 , openmips0|id0|reg1_o[22]~36, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[22]~37 , openmips0|id0|reg1_o[22]~37, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[22]~38 , openmips0|id0|reg1_o[22]~38, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[22] , openmips0|id0|reg1_o[22], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~11 , openmips0|id_ex0|ex_reg1~11, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[22] , openmips0|id_ex0|ex_reg1[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector53~2 , openmips0|ex0|Selector53~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[23] , openmips0|ex0|arithmeticres[23], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~17 , openmips0|div0|result_o~17, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[23] , openmips0|div0|result_o[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~10 , openmips0|ex0|ShiftLeft0~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~31 , openmips0|ex0|ShiftRight0~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~33 , openmips0|ex0|ShiftRight0~33, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~7 , openmips0|ex0|Mux23~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~94 , openmips0|ex0|ShiftLeft0~94, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~8 , openmips0|ex0|Mux23~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~28 , openmips0|ex0|ShiftLeft0~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~9 , openmips0|ex0|Mux23~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~10 , openmips0|ex0|Mux23~10, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~18 , openmips0|div0|result_o~18, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[55] , openmips0|div0|result_o[55], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~3 , openmips0|ex0|shiftres~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~32 , openmips0|ex0|ShiftRight0~32, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~4 , openmips0|ex0|shiftres~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~11 , openmips0|ex0|Mux23~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~15 , openmips0|ex0|Mux23~15, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~17 , openmips0|id_ex0|ex_link_address~17, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~18 , openmips0|id_ex0|ex_link_address~18, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[23] , openmips0|id_ex0|ex_link_address[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~5 , openmips0|ex0|Mux23~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~12 , openmips0|ex0|Mux23~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~3 , openmips0|ex0|Mux23~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~4 , openmips0|ex0|Mux23~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~13 , openmips0|ex0|Mux23~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[23] , openmips0|ex0|moveres[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector21~0 , openmips0|ex0|Selector21~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector21~1 , openmips0|ex0|Selector21~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[23] , openmips0|ex0|logicout[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~2 , openmips0|ex0|Mux23~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux23~14 , openmips0|ex0|Mux23~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[23] , openmips0|ex0|wdata_o[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~8 , openmips0|ex_mem0|mem_wdata~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[23] , openmips0|ex_mem0|mem_wdata[23], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[23]~22 , openmips0|mem0|wdata_o[23]~22, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[23]~23 , openmips0|mem0|wdata_o[23]~23, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[23]~33 , openmips0|id0|reg1_o[23]~33, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2044 , openmips0|regfile1|regs~2044, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2045 , openmips0|regfile1|regs~2045, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2037 , openmips0|regfile1|regs~2037, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2038 , openmips0|regfile1|regs~2038, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2039 , openmips0|regfile1|regs~2039, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2040 , openmips0|regfile1|regs~2040, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2041 , openmips0|regfile1|regs~2041, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2042 , openmips0|regfile1|regs~2042, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2043 , openmips0|regfile1|regs~2043, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2046 , openmips0|regfile1|regs~2046, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2034 , openmips0|regfile1|regs~2034, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2035 , openmips0|regfile1|regs~2035, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2029 , openmips0|regfile1|regs~2029, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2030 , openmips0|regfile1|regs~2030, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2031 , openmips0|regfile1|regs~2031, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2032 , openmips0|regfile1|regs~2032, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2033 , openmips0|regfile1|regs~2033, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2027 , openmips0|regfile1|regs~2027, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2028 , openmips0|regfile1|regs~2028, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2036 , openmips0|regfile1|regs~2036, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[23]~103 , openmips0|regfile1|rdata1[23]~103, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[23]~104 , openmips0|regfile1|rdata1[23]~104, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[23]~34 , openmips0|id0|reg1_o[23]~34, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[23]~35 , openmips0|id0|reg1_o[23]~35, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[23] , openmips0|id0|reg1_o[23], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~13 , openmips0|id0|Equal11~13, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~10 , openmips0|id0|Equal11~10, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~11 , openmips0|id0|Equal11~11, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~12 , openmips0|id0|Equal11~12, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~14 , openmips0|id0|Equal11~14, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~16 , openmips0|id0|Equal11~16, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~17 , openmips0|id0|Equal11~17, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~18 , openmips0|id0|Equal11~18, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~15 , openmips0|id0|Equal11~15, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~19 , openmips0|id0|Equal11~19, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal11~20 , openmips0|id0|Equal11~20, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux56~1 , openmips0|id0|Mux56~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux56~2 , openmips0|id0|Mux56~2, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~56 , openmips0|pc_reg0|pc~56, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~672 , openmips0|regfile1|regs~672, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~544 , openmips0|regfile1|regs~544, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~800 , openmips0|regfile1|regs~800, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1679 , openmips0|regfile1|regs~1679, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~928 , openmips0|regfile1|regs~928, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1680 , openmips0|regfile1|regs~1680, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~992 , openmips0|regfile1|regs~992, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~736 , openmips0|regfile1|regs~736, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~608 , openmips0|regfile1|regs~608, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~864 , openmips0|regfile1|regs~864, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1686 , openmips0|regfile1|regs~1686, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1687 , openmips0|regfile1|regs~1687, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~640 , openmips0|regfile1|regs~640, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~512 , openmips0|regfile1|regs~512, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1683 , openmips0|regfile1|regs~1683, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~896 , openmips0|regfile1|regs~896, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~768 , openmips0|regfile1|regs~768, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1684 , openmips0|regfile1|regs~1684, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~960 , openmips0|regfile1|regs~960, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~832 , openmips0|regfile1|regs~832, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~576 , openmips0|regfile1|regs~576, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~704 , openmips0|regfile1|regs~704, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1681 , openmips0|regfile1|regs~1681, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1682 , openmips0|regfile1|regs~1682, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1685 , openmips0|regfile1|regs~1685, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1688 , openmips0|regfile1|regs~1688, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~224 , openmips0|regfile1|regs~224, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~192 , openmips0|regfile1|regs~192, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~128 , openmips0|regfile1|regs~128, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~160 , openmips0|regfile1|regs~160, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1689 , openmips0|regfile1|regs~1689, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1690 , openmips0|regfile1|regs~1690, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~480 , openmips0|regfile1|regs~480, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~384 , openmips0|regfile1|regs~384, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~416 , openmips0|regfile1|regs~416, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1696 , openmips0|regfile1|regs~1696, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~448 , openmips0|regfile1|regs~448, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1697 , openmips0|regfile1|regs~1697, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~96feeder , openmips0|regfile1|regs~96feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~96 , openmips0|regfile1|regs~96, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~32 , openmips0|regfile1|regs~32, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~64 , openmips0|regfile1|regs~64, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~0 , openmips0|regfile1|regs~0, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1693 , openmips0|regfile1|regs~1693, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1694 , openmips0|regfile1|regs~1694, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~352 , openmips0|regfile1|regs~352, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~288 , openmips0|regfile1|regs~288, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~256 , openmips0|regfile1|regs~256, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~320 , openmips0|regfile1|regs~320, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1691 , openmips0|regfile1|regs~1691, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1692 , openmips0|regfile1|regs~1692, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1695 , openmips0|regfile1|regs~1695, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1698 , openmips0|regfile1|regs~1698, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector100~0 , openmips0|id0|Selector100~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector100~1 , openmips0|id0|Selector100~1, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~57 , openmips0|pc_reg0|pc~57, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~58 , openmips0|pc_reg0|pc~58, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~59 , openmips0|pc_reg0|pc~59, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~60 , openmips0|pc_reg0|pc~60, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~62 , openmips0|pc_reg0|pc~62, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~63 , openmips0|pc_reg0|pc~63, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[0] , openmips0|pc_reg0|pc[0], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o~11 , openmips0|iwishbone_bus_if|wishbone_addr_o~11, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[0] , openmips0|iwishbone_bus_if|wishbone_addr_o[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|full_decoding~0 , gpio_top0|full_decoding~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|full_decoding~2 , gpio_top0|full_decoding~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|always2~0 , gpio_top0|always2~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|always2~1 , gpio_top0|always2~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|always6~0 , gpio_top0|always6~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[14]~3 , gpio_top0|rgpio_ptrig[14]~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[9] , gpio_top0|rgpio_ptrig[9], openmips_min_sopc, 1
instance = comp, \gpio_i[9]~input , gpio_i[9]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[9]~feeder , gpio_top0|sync[9]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[9] , gpio_top0|sync[9], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[9] , gpio_top0|ext_pad_s[9], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[9] , gpio_top0|rgpio_in[9], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~42 , gpio_top0|rgpio_ints~42, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[9] , gpio_top0|rgpio_inte[9], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~43 , gpio_top0|rgpio_ints~43, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~44 , gpio_top0|rgpio_ints~44, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[9] , gpio_top0|rgpio_ints[9], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[9]~feeder , gpio_top0|rgpio_out[9]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[9] , gpio_top0|rgpio_out[9], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[9] , gpio_top0|rgpio_oe[9], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux22~0 , gpio_top0|Mux22~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux22~1 , gpio_top0|Mux22~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux22~2 , gpio_top0|Mux22~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux22~3 , gpio_top0|Mux22~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[9] , gpio_top0|wb_dat_o[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux58~0 , wb_conmax_top0|s3|Mux58~0, openmips_min_sopc, 1
instance = comp, \plic0|threshold[9]~feeder , plic0|threshold[9]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|threshold[9] , plic0|threshold[9], openmips_min_sopc, 1
instance = comp, \plic0|enable~31 , plic0|enable~31, openmips_min_sopc, 1
instance = comp, \plic0|enable[9] , plic0|enable[9], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[9]~28 , plic0|wb_dat_o[9]~28, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][9]~feeder , plic0|priority[5][9]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][9] , plic0|priority[5][9], openmips_min_sopc, 1
instance = comp, \plic0|priority[6][9] , plic0|priority[6][9], openmips_min_sopc, 1
instance = comp, \plic0|priority[4][9] , plic0|priority[4][9], openmips_min_sopc, 1
instance = comp, \plic0|priority[3][9]~feeder , plic0|priority[3][9]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[3][9] , plic0|priority[3][9], openmips_min_sopc, 1
instance = comp, \plic0|priority[2][9] , plic0|priority[2][9], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~160 , plic0|wb_dat_o~160, openmips_min_sopc, 1
instance = comp, \plic0|priority[0][9] , plic0|priority[0][9], openmips_min_sopc, 1
instance = comp, \plic0|priority[1][9]~feeder , plic0|priority[1][9]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[1][9] , plic0|priority[1][9], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~161 , plic0|wb_dat_o~161, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~162 , plic0|wb_dat_o~162, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~163 , plic0|wb_dat_o~163, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[9] , plic0|wb_dat_o[9], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux22~0 , uart_top0|wb_interface|Mux22~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux22~1 , uart_top0|wb_interface|Mux22~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux22~2 , uart_top0|wb_interface|Mux22~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[9] , uart_top0|wb_interface|wb_dat_o[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux22~1 , wb_conmax_top0|m0|Mux22~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux22~2 , wb_conmax_top0|m0|Mux22~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux22~3 , wb_conmax_top0|m0|Mux22~3, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux22~4 , wb_conmax_top0|m0|Mux22~4, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~25 , openmips0|dwishbone_bus_if|rd_buf~25, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[9] , openmips0|dwishbone_bus_if|rd_buf[9], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector98~0 , openmips0|dwishbone_bus_if|Selector98~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[9] , openmips0|dwishbone_bus_if|cpu_data_o[9], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector6~0 , openmips0|mem0|Selector6~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[9]~54 , openmips0|mem0|wdata_o[9]~54, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[9]~55 , openmips0|mem0|wdata_o[9]~55, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~35 , openmips0|mem_wb0|wb_wdata~35, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[9] , openmips0|mem_wb0|wb_wdata[9], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~233 , openmips0|regfile1|regs~233, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~201 , openmips0|regfile1|regs~201, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~169 , openmips0|regfile1|regs~169, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~137 , openmips0|regfile1|regs~137, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1519 , openmips0|regfile1|regs~1519, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1520 , openmips0|regfile1|regs~1520, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~297 , openmips0|regfile1|regs~297, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~361 , openmips0|regfile1|regs~361, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~265 , openmips0|regfile1|regs~265, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~329 , openmips0|regfile1|regs~329, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1521 , openmips0|regfile1|regs~1521, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1522 , openmips0|regfile1|regs~1522, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~41feeder , openmips0|regfile1|regs~41feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~41 , openmips0|regfile1|regs~41, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~105 , openmips0|regfile1|regs~105, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~9 , openmips0|regfile1|regs~9, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~73 , openmips0|regfile1|regs~73, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1523 , openmips0|regfile1|regs~1523, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1524 , openmips0|regfile1|regs~1524, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1525 , openmips0|regfile1|regs~1525, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~457 , openmips0|regfile1|regs~457, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~489 , openmips0|regfile1|regs~489, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~425 , openmips0|regfile1|regs~425, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~393 , openmips0|regfile1|regs~393, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1526 , openmips0|regfile1|regs~1526, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1527 , openmips0|regfile1|regs~1527, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1528 , openmips0|regfile1|regs~1528, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~553 , openmips0|regfile1|regs~553, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~809 , openmips0|regfile1|regs~809, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1529 , openmips0|regfile1|regs~1529, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~937 , openmips0|regfile1|regs~937, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~681 , openmips0|regfile1|regs~681, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1530 , openmips0|regfile1|regs~1530, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~745 , openmips0|regfile1|regs~745, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1001 , openmips0|regfile1|regs~1001, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~873 , openmips0|regfile1|regs~873, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~617 , openmips0|regfile1|regs~617, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1536 , openmips0|regfile1|regs~1536, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1537 , openmips0|regfile1|regs~1537, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~777 , openmips0|regfile1|regs~777, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~905 , openmips0|regfile1|regs~905, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~649feeder , openmips0|regfile1|regs~649feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~649 , openmips0|regfile1|regs~649, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~521 , openmips0|regfile1|regs~521, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1533 , openmips0|regfile1|regs~1533, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1534 , openmips0|regfile1|regs~1534, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~713 , openmips0|regfile1|regs~713, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~585 , openmips0|regfile1|regs~585, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1531 , openmips0|regfile1|regs~1531, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~841feeder , openmips0|regfile1|regs~841feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~841 , openmips0|regfile1|regs~841, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~969feeder , openmips0|regfile1|regs~969feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~969 , openmips0|regfile1|regs~969, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1532 , openmips0|regfile1|regs~1532, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1535 , openmips0|regfile1|regs~1535, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1538 , openmips0|regfile1|regs~1538, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[9]~73 , openmips0|regfile1|rdata1[9]~73, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[9]~167 , openmips0|regfile1|rdata1[9]~167, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~12 , openmips0|ex0|Mux11~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~13 , openmips0|ex0|Mux11~13, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~47 , openmips0|div0|result_o~47, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[8] , openmips0|div0|result_o[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux6~3 , openmips0|ex0|Mux6~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~64 , openmips0|ex0|ShiftRight0~64, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~45 , openmips0|ex0|ShiftRight0~45, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~56 , openmips0|ex0|ShiftRight0~56, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~61 , openmips0|ex0|ShiftRight0~61, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~62 , openmips0|ex0|ShiftRight0~62, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~103 , openmips0|ex0|ShiftRight0~103, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~75 , openmips0|ex0|ShiftRight0~75, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~81 , openmips0|ex0|ShiftRight0~81, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~82 , openmips0|ex0|ShiftRight0~82, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~101 , openmips0|ex0|ShiftRight0~101, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~96 , openmips0|ex0|ShiftRight0~96, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~102 , openmips0|ex0|ShiftRight0~102, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~104 , openmips0|ex0|ShiftRight0~104, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~105 , openmips0|ex0|ShiftRight0~105, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~25 , openmips0|ex0|ShiftLeft1~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux6~4 , openmips0|ex0|Mux6~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~48 , openmips0|div0|result_o~48, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[40] , openmips0|div0|result_o[40], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~46 , openmips0|ex0|moveres~46, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[8] , openmips0|csr0|mtime[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[8] , openmips0|csr0|marchid[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector89~0 , openmips0|csr0|Selector89~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[8] , openmips0|csr0|minstreth[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[8]~feeder , openmips0|csr0|minstret[8]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[8] , openmips0|csr0|minstret[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector89~2 , openmips0|csr0|Selector89~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[8] , openmips0|csr0|mhartid[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector89~1 , openmips0|csr0|Selector89~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[8] , openmips0|csr0|mvendorid[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector89~3 , openmips0|csr0|Selector89~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[8] , openmips0|csr0|mimpid[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval~28 , openmips0|csr0|mtval~28, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[8] , openmips0|csr0|mtval[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector89~4 , openmips0|csr0|Selector89~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[8] , openmips0|csr0|mip[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[8]~4 , openmips0|csr0|misa[8]~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[8] , openmips0|csr0|misa[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[8]~feeder , openmips0|csr0|mscratch[8]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[8] , openmips0|csr0|mscratch[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector89~5 , openmips0|csr0|Selector89~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~33 , openmips0|csr0|mcause~33, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[8] , openmips0|csr0|mcause[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[8] , openmips0|csr0|frm[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[8]~feeder , openmips0|csr0|fflags[8]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[8] , openmips0|csr0|fflags[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector89~6 , openmips0|csr0|Selector89~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector89~7 , openmips0|csr0|Selector89~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[8] , openmips0|csr0|fcsr[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[8] , openmips0|csr0|mie[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector89~8 , openmips0|csr0|Selector89~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[8] , openmips0|csr0|mstatus[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector89~9 , openmips0|csr0|Selector89~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector89~10 , openmips0|csr0|Selector89~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector89~11 , openmips0|csr0|Selector89~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector89~12 , openmips0|csr0|Selector89~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector89~13 , openmips0|csr0|Selector89~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector89~14 , openmips0|csr0|Selector89~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[8] , openmips0|csr0|data_o[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~47 , openmips0|ex0|moveres~47, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[8] , openmips0|ex0|moveres[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector36~0 , openmips0|ex0|Selector36~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector36~1 , openmips0|ex0|Selector36~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[8] , openmips0|ex0|logicout[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux6~5 , openmips0|ex0|Mux6~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux6~6 , openmips0|ex0|Mux6~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux6~7 , openmips0|ex0|Mux6~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~47 , openmips0|id_ex0|ex_link_address~47, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~48 , openmips0|id_ex0|ex_link_address~48, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[8] , openmips0|id_ex0|ex_link_address[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux6~2 , openmips0|ex0|Mux6~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux6~8 , openmips0|ex0|Mux6~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux6~0 , openmips0|ex0|Mux6~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux6~1 , openmips0|ex0|Mux6~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~23 , openmips0|ex0|Add4|auto_generated|_~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~24 , openmips0|ex0|Add4|auto_generated|_~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~25 , openmips0|ex0|Add4|auto_generated|_~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~26 , openmips0|ex0|Add4|auto_generated|_~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~27 , openmips0|ex0|Add4|auto_generated|_~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~28 , openmips0|ex0|Add4|auto_generated|_~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~29 , openmips0|ex0|Add4|auto_generated|_~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~30 , openmips0|ex0|Add4|auto_generated|_~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~31 , openmips0|ex0|Add4|auto_generated|_~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[0]~1 , openmips0|ex0|Add4|auto_generated|result_int[0]~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[1]~2 , openmips0|ex0|Add4|auto_generated|result_int[1]~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[2]~4 , openmips0|ex0|Add4|auto_generated|result_int[2]~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[3]~6 , openmips0|ex0|Add4|auto_generated|result_int[3]~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[4]~8 , openmips0|ex0|Add4|auto_generated|result_int[4]~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[5]~10 , openmips0|ex0|Add4|auto_generated|result_int[5]~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[6]~12 , openmips0|ex0|Add4|auto_generated|result_int[6]~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[7]~14 , openmips0|ex0|Add4|auto_generated|result_int[7]~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[8]~16 , openmips0|ex0|Add4|auto_generated|result_int[8]~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[9]~18 , openmips0|ex0|Add4|auto_generated|result_int[9]~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector68~2 , openmips0|ex0|Selector68~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[8] , openmips0|ex0|arithmeticres[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux6 , openmips0|ex0|Mux6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[8] , openmips0|ex0|wdata_o[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~23 , openmips0|ex_mem0|mem_wdata~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[8] , openmips0|ex_mem0|mem_wdata[8], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector7~0 , openmips0|mem0|Selector7~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[8]~56 , openmips0|mem0|wdata_o[8]~56, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[8]~57 , openmips0|mem0|wdata_o[8]~57, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~36 , openmips0|mem_wb0|wb_wdata~36, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[8] , openmips0|mem_wb0|wb_wdata[8], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~488 , openmips0|regfile1|regs~488, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~424 , openmips0|regfile1|regs~424, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~392 , openmips0|regfile1|regs~392, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~456 , openmips0|regfile1|regs~456, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1546 , openmips0|regfile1|regs~1546, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1547 , openmips0|regfile1|regs~1547, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~328 , openmips0|regfile1|regs~328, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~360 , openmips0|regfile1|regs~360, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~296 , openmips0|regfile1|regs~296, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~264 , openmips0|regfile1|regs~264, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1539 , openmips0|regfile1|regs~1539, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1540 , openmips0|regfile1|regs~1540, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~104feeder , openmips0|regfile1|regs~104feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~104 , openmips0|regfile1|regs~104, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~72 , openmips0|regfile1|regs~72, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~8 , openmips0|regfile1|regs~8, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~40 , openmips0|regfile1|regs~40, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1543 , openmips0|regfile1|regs~1543, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1544 , openmips0|regfile1|regs~1544, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~232feeder , openmips0|regfile1|regs~232feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~232 , openmips0|regfile1|regs~232, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~168 , openmips0|regfile1|regs~168, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~136feeder , openmips0|regfile1|regs~136feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~136 , openmips0|regfile1|regs~136, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~200 , openmips0|regfile1|regs~200, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1541 , openmips0|regfile1|regs~1541, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1542 , openmips0|regfile1|regs~1542, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1545 , openmips0|regfile1|regs~1545, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1548 , openmips0|regfile1|regs~1548, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~968 , openmips0|regfile1|regs~968, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~712 , openmips0|regfile1|regs~712, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~840 , openmips0|regfile1|regs~840, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~584 , openmips0|regfile1|regs~584, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1549 , openmips0|regfile1|regs~1549, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1550 , openmips0|regfile1|regs~1550, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1000 , openmips0|regfile1|regs~1000, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~872 , openmips0|regfile1|regs~872, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~744 , openmips0|regfile1|regs~744, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~616 , openmips0|regfile1|regs~616, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1556 , openmips0|regfile1|regs~1556, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1557 , openmips0|regfile1|regs~1557, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~936 , openmips0|regfile1|regs~936, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~808 , openmips0|regfile1|regs~808, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~552 , openmips0|regfile1|regs~552, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~680 , openmips0|regfile1|regs~680, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1551 , openmips0|regfile1|regs~1551, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1552 , openmips0|regfile1|regs~1552, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~904 , openmips0|regfile1|regs~904, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~648 , openmips0|regfile1|regs~648, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~520 , openmips0|regfile1|regs~520, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~776 , openmips0|regfile1|regs~776, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1553 , openmips0|regfile1|regs~1553, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1554 , openmips0|regfile1|regs~1554, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1555 , openmips0|regfile1|regs~1555, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1558 , openmips0|regfile1|regs~1558, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[8]~74 , openmips0|regfile1|rdata1[8]~74, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[8]~168 , openmips0|regfile1|rdata1[8]~168, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~49 , openmips0|id_ex0|ex_link_address~49, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~50 , openmips0|id_ex0|ex_link_address~50, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[7] , openmips0|id_ex0|ex_link_address[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux7~9 , openmips0|ex0|Mux7~9, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~50 , openmips0|div0|result_o~50, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[39] , openmips0|div0|result_o[39], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~49 , openmips0|div0|result_o~49, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[7] , openmips0|div0|result_o[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux7~4 , openmips0|ex0|Mux7~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~26 , openmips0|ex0|ShiftLeft1~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~66 , openmips0|ex0|ShiftRight0~66, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~67 , openmips0|ex0|ShiftRight0~67, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~68 , openmips0|ex0|ShiftRight0~68, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~106 , openmips0|ex0|ShiftRight0~106, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~107 , openmips0|ex0|ShiftRight0~107, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~86 , openmips0|ex0|ShiftRight0~86, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~87 , openmips0|ex0|ShiftRight0~87, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~108 , openmips0|ex0|ShiftRight0~108, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~109 , openmips0|ex0|ShiftRight0~109, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux7~5 , openmips0|ex0|Mux7~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[7]~feeder , openmips0|csr0|minstret[7]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[7] , openmips0|csr0|minstret[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[7] , openmips0|csr0|minstreth[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector90~1 , openmips0|csr0|Selector90~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[7] , openmips0|csr0|mhartid[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector90~2 , openmips0|csr0|Selector90~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[7] , openmips0|csr0|mtime[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[7] , openmips0|csr0|marchid[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector90~0 , openmips0|csr0|Selector90~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[7] , openmips0|csr0|mvendorid[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector90~3 , openmips0|csr0|Selector90~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~8 , openmips0|csr0|mcause~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[7] , openmips0|csr0|mcause[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[7]~feeder , openmips0|csr0|mscratch[7]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[7] , openmips0|csr0|mscratch[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[7] , openmips0|csr0|misa[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector90~5 , openmips0|csr0|Selector90~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[7] , openmips0|csr0|mtvec[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector90~6 , openmips0|csr0|Selector90~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector90~9 , openmips0|csr0|Selector90~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[7] , openmips0|csr0|frm[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[7]~feeder , openmips0|csr0|fcsr[7]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[7] , openmips0|csr0|fcsr[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector90~7 , openmips0|csr0|Selector90~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[7] , openmips0|csr0|fflags[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector90~8 , openmips0|csr0|Selector90~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector90~10 , openmips0|csr0|Selector90~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector90~11 , openmips0|csr0|Selector90~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[7] , openmips0|csr0|mip[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval~4 , openmips0|csr0|mtval~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[7] , openmips0|csr0|mtval[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector90~4 , openmips0|csr0|Selector90~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector90~12 , openmips0|csr0|Selector90~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[7] , openmips0|csr0|mimpid[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector90~13 , openmips0|csr0|Selector90~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector90~14 , openmips0|csr0|Selector90~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[7] , openmips0|csr0|data_o[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o~4 , openmips0|ex0|csr_reg_data_o~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o~5 , openmips0|ex0|csr_reg_data_o~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[7] , openmips0|ex0|moveres[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector37~0 , openmips0|ex0|Selector37~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector37~1 , openmips0|ex0|Selector37~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[7] , openmips0|ex0|logicout[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux7~6 , openmips0|ex0|Mux7~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux7~7 , openmips0|ex0|Mux7~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux7~8 , openmips0|ex0|Mux7~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector69~2 , openmips0|ex0|Selector69~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[7] , openmips0|ex0|arithmeticres[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux7~2 , openmips0|ex0|Mux7~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux7~3 , openmips0|ex0|Mux7~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux7 , openmips0|ex0|Mux7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[7] , openmips0|ex0|wdata_o[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~24 , openmips0|ex_mem0|mem_wdata~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[7] , openmips0|ex_mem0|mem_wdata[7], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~44 , openmips0|mem_wb0|wb_wdata~44, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[7] , openmips0|mem_wb0|wb_wdata[7], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~775 , openmips0|regfile1|regs~775, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~647 , openmips0|regfile1|regs~647, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~519 , openmips0|regfile1|regs~519, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1573 , openmips0|regfile1|regs~1573, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~903 , openmips0|regfile1|regs~903, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1574 , openmips0|regfile1|regs~1574, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~839 , openmips0|regfile1|regs~839, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~967 , openmips0|regfile1|regs~967, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~711feeder , openmips0|regfile1|regs~711feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~711 , openmips0|regfile1|regs~711, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~583 , openmips0|regfile1|regs~583, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1571 , openmips0|regfile1|regs~1571, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1572 , openmips0|regfile1|regs~1572, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1575 , openmips0|regfile1|regs~1575, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~679 , openmips0|regfile1|regs~679, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~551 , openmips0|regfile1|regs~551, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~807 , openmips0|regfile1|regs~807, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1569 , openmips0|regfile1|regs~1569, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~935 , openmips0|regfile1|regs~935, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1570 , openmips0|regfile1|regs~1570, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~743 , openmips0|regfile1|regs~743, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~999 , openmips0|regfile1|regs~999, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~615 , openmips0|regfile1|regs~615, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~871 , openmips0|regfile1|regs~871, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1576 , openmips0|regfile1|regs~1576, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1577 , openmips0|regfile1|regs~1577, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1578 , openmips0|regfile1|regs~1578, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~455 , openmips0|regfile1|regs~455, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~487 , openmips0|regfile1|regs~487, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~423 , openmips0|regfile1|regs~423, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~391 , openmips0|regfile1|regs~391, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1566 , openmips0|regfile1|regs~1566, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1567 , openmips0|regfile1|regs~1567, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~199 , openmips0|regfile1|regs~199, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~231 , openmips0|regfile1|regs~231, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~167 , openmips0|regfile1|regs~167, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~135 , openmips0|regfile1|regs~135, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1559 , openmips0|regfile1|regs~1559, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1560 , openmips0|regfile1|regs~1560, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~295 , openmips0|regfile1|regs~295, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~359 , openmips0|regfile1|regs~359, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~327 , openmips0|regfile1|regs~327, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~263 , openmips0|regfile1|regs~263, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1561 , openmips0|regfile1|regs~1561, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1562 , openmips0|regfile1|regs~1562, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~103 , openmips0|regfile1|regs~103, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~39 , openmips0|regfile1|regs~39, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~71 , openmips0|regfile1|regs~71, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~7 , openmips0|regfile1|regs~7, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1563 , openmips0|regfile1|regs~1563, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1564 , openmips0|regfile1|regs~1564, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1565 , openmips0|regfile1|regs~1565, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1568 , openmips0|regfile1|regs~1568, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[7]~75 , openmips0|regfile1|rdata1[7]~75, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[7]~169 , openmips0|regfile1|rdata1[7]~169, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~998 , openmips0|regfile1|regs~998, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~870 , openmips0|regfile1|regs~870, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~742 , openmips0|regfile1|regs~742, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~614 , openmips0|regfile1|regs~614, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1596 , openmips0|regfile1|regs~1596, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1597 , openmips0|regfile1|regs~1597, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~966 , openmips0|regfile1|regs~966, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~710feeder , openmips0|regfile1|regs~710feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~710 , openmips0|regfile1|regs~710, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~582 , openmips0|regfile1|regs~582, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~838 , openmips0|regfile1|regs~838, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1589 , openmips0|regfile1|regs~1589, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1590 , openmips0|regfile1|regs~1590, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~902 , openmips0|regfile1|regs~902, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~646 , openmips0|regfile1|regs~646, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~518 , openmips0|regfile1|regs~518, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~774 , openmips0|regfile1|regs~774, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1593 , openmips0|regfile1|regs~1593, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1594 , openmips0|regfile1|regs~1594, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~934 , openmips0|regfile1|regs~934, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~806 , openmips0|regfile1|regs~806, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~550 , openmips0|regfile1|regs~550, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~678 , openmips0|regfile1|regs~678, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1591 , openmips0|regfile1|regs~1591, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1592 , openmips0|regfile1|regs~1592, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1595 , openmips0|regfile1|regs~1595, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1598 , openmips0|regfile1|regs~1598, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~358feeder , openmips0|regfile1|regs~358feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~358 , openmips0|regfile1|regs~358, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~326 , openmips0|regfile1|regs~326, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~294 , openmips0|regfile1|regs~294, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~262 , openmips0|regfile1|regs~262, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1579 , openmips0|regfile1|regs~1579, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1580 , openmips0|regfile1|regs~1580, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~102 , openmips0|regfile1|regs~102, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~70 , openmips0|regfile1|regs~70, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~6 , openmips0|regfile1|regs~6, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~38 , openmips0|regfile1|regs~38, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1583 , openmips0|regfile1|regs~1583, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1584 , openmips0|regfile1|regs~1584, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~166feeder , openmips0|regfile1|regs~166feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~166 , openmips0|regfile1|regs~166, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~134 , openmips0|regfile1|regs~134, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~198 , openmips0|regfile1|regs~198, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1581 , openmips0|regfile1|regs~1581, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1582 , openmips0|regfile1|regs~1582, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1585 , openmips0|regfile1|regs~1585, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~486 , openmips0|regfile1|regs~486, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~422 , openmips0|regfile1|regs~422, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~390 , openmips0|regfile1|regs~390, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~454 , openmips0|regfile1|regs~454, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1586 , openmips0|regfile1|regs~1586, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1587 , openmips0|regfile1|regs~1587, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1588 , openmips0|regfile1|regs~1588, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[6]~76 , openmips0|regfile1|rdata1[6]~76, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[6]~77 , openmips0|regfile1|rdata1[6]~77, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux9~2 , openmips0|ex0|Mux9~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux9~3 , openmips0|ex0|Mux9~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~28 , openmips0|ex0|ShiftLeft1~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~52 , openmips0|ex0|ShiftRight0~52, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~57 , openmips0|ex0|ShiftRight0~57, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~69 , openmips0|ex0|ShiftRight0~69, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~76 , openmips0|ex0|ShiftRight0~76, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~77 , openmips0|ex0|ShiftRight0~77, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~115 , openmips0|ex0|ShiftRight0~115, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~114 , openmips0|ex0|ShiftRight0~114, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~116 , openmips0|ex0|ShiftRight0~116, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~91 , openmips0|ex0|ShiftRight0~91, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~97 , openmips0|ex0|ShiftRight0~97, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~117 , openmips0|ex0|ShiftRight0~117, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~118 , openmips0|ex0|ShiftRight0~118, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~53 , openmips0|div0|result_o~53, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[5] , openmips0|div0|result_o[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux9~4 , openmips0|ex0|Mux9~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux9~5 , openmips0|ex0|Mux9~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector39~0 , openmips0|ex0|Selector39~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector39~1 , openmips0|ex0|Selector39~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[5] , openmips0|ex0|logicout[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[5] , openmips0|ex0|moveres[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux9~6 , openmips0|ex0|Mux9~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~54 , openmips0|div0|result_o~54, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[37] , openmips0|div0|result_o[37], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux9~7 , openmips0|ex0|Mux9~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~53 , openmips0|id_ex0|ex_link_address~53, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~54 , openmips0|id_ex0|ex_link_address~54, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[5] , openmips0|id_ex0|ex_link_address[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux9~9 , openmips0|ex0|Mux9~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux9~8 , openmips0|ex0|Mux9~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector71~2 , openmips0|ex0|Selector71~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[5] , openmips0|ex0|arithmeticres[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux9 , openmips0|ex0|Mux9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[5] , openmips0|ex0|wdata_o[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~26 , openmips0|ex_mem0|mem_wdata~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[5] , openmips0|ex_mem0|mem_wdata[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux62~0 , wb_conmax_top0|s15|Mux62~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[5]~feeder , wb_conmax_top0|rf|conf7[5]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[5] , wb_conmax_top0|rf|conf7[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[5]~feeder , wb_conmax_top0|rf|conf11[5]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[5] , wb_conmax_top0|rf|conf11[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[5] , wb_conmax_top0|rf|conf3[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~79 , wb_conmax_top0|rf|rf_dout~79, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[5] , wb_conmax_top0|rf|conf15[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~80 , wb_conmax_top0|rf|rf_dout~80, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[5]~feeder , wb_conmax_top0|rf|conf8[5]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[5] , wb_conmax_top0|rf|conf8[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[5] , wb_conmax_top0|rf|conf12[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[5]~feeder , wb_conmax_top0|rf|conf4[5]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[5] , wb_conmax_top0|rf|conf4[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[5] , wb_conmax_top0|rf|conf0[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~76 , wb_conmax_top0|rf|rf_dout~76, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~77 , wb_conmax_top0|rf|rf_dout~77, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[5]~feeder , wb_conmax_top0|rf|conf9[5]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[5] , wb_conmax_top0|rf|conf9[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[5] , wb_conmax_top0|rf|conf1[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~74 , wb_conmax_top0|rf|rf_dout~74, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[5]~feeder , wb_conmax_top0|rf|conf5[5]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[5] , wb_conmax_top0|rf|conf5[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[5] , wb_conmax_top0|rf|conf13[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~75 , wb_conmax_top0|rf|rf_dout~75, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~78 , wb_conmax_top0|rf|rf_dout~78, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[5]~feeder , wb_conmax_top0|rf|conf10[5]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[5] , wb_conmax_top0|rf|conf10[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[5] , wb_conmax_top0|rf|conf14[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[5]~feeder , wb_conmax_top0|rf|conf6[5]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[5] , wb_conmax_top0|rf|conf6[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[5] , wb_conmax_top0|rf|conf2[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~72 , wb_conmax_top0|rf|rf_dout~72, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~73 , wb_conmax_top0|rf|rf_dout~73, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~81 , wb_conmax_top0|rf|rf_dout~81, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~196 , wb_conmax_top0|rf|rf_dout~196, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[5] , wb_conmax_top0|rf|rf_dout[5], openmips_min_sopc, 1
instance = comp, \gpio_i[5]~input , gpio_i[5]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[5]~feeder , gpio_top0|sync[5]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[5] , gpio_top0|sync[5], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[5] , gpio_top0|ext_pad_s[5], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[5]~feeder , gpio_top0|rgpio_in[5]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[5] , gpio_top0|rgpio_in[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux62~0 , wb_conmax_top0|s2|Mux62~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[5]~feeder , gpio_top0|rgpio_out[5]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux35~0 , wb_conmax_top0|s2|Mux35~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[0]~0 , gpio_top0|rgpio_out[0]~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[5] , gpio_top0|rgpio_out[5], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[0]~0 , gpio_top0|rgpio_oe[0]~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[5] , gpio_top0|rgpio_oe[5], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux26~0 , gpio_top0|Mux26~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[0]~0 , gpio_top0|rgpio_inte[0]~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[5] , gpio_top0|rgpio_inte[5], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[0]~0 , gpio_top0|rgpio_ptrig[0]~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[5] , gpio_top0|rgpio_ptrig[5], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~12 , gpio_top0|rgpio_ints~12, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~13 , gpio_top0|rgpio_ints~13, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~14 , gpio_top0|rgpio_ints~14, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[5] , gpio_top0|rgpio_ints[5], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux26~1 , gpio_top0|Mux26~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux26~2 , gpio_top0|Mux26~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux26~3 , gpio_top0|Mux26~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[5] , gpio_top0|wb_dat_o[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux62~0 , wb_conmax_top0|s3|Mux62~0, openmips_min_sopc, 1
instance = comp, \plic0|threshold[5]~feeder , plic0|threshold[5]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|threshold[5] , plic0|threshold[5], openmips_min_sopc, 1
instance = comp, \plic0|enable~10 , plic0|enable~10, openmips_min_sopc, 1
instance = comp, \plic0|enable[5] , plic0|enable[5], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[5]~7 , plic0|wb_dat_o[5]~7, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][5]~feeder , plic0|priority[5][5]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][5] , plic0|priority[5][5], openmips_min_sopc, 1
instance = comp, \plic0|priority[6][5] , plic0|priority[6][5], openmips_min_sopc, 1
instance = comp, \plic0|priority[4][5] , plic0|priority[4][5], openmips_min_sopc, 1
instance = comp, \plic0|priority[1][5]~feeder , plic0|priority[1][5]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[1][5] , plic0|priority[1][5], openmips_min_sopc, 1
instance = comp, \plic0|priority[0][5] , plic0|priority[0][5], openmips_min_sopc, 1
instance = comp, \plic0|priority[3][5]~feeder , plic0|priority[3][5]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[3][5] , plic0|priority[3][5], openmips_min_sopc, 1
instance = comp, \plic0|priority[2][5] , plic0|priority[2][5], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~76 , plic0|wb_dat_o~76, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~77 , plic0|wb_dat_o~77, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~78 , plic0|wb_dat_o~78, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~79 , plic0|wb_dat_o~79, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[5] , plic0|wb_dat_o[5], openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~17 , inst_rom_0|inst_mem~17, openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~18 , inst_rom_0|inst_mem~18, openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~19 , inst_rom_0|inst_mem~19, openmips_min_sopc, 1
instance = comp, \inst_rom_0|temp_inst[29] , inst_rom_0|temp_inst[29], openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~8 , inst_rom_0|wb_dat_o~8, openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[5] , inst_rom_0|wb_dat_o[5], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux31~0 , uart_top0|wb_interface|Mux31~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux26~0 , uart_top0|wb_interface|Mux26~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux26~1 , uart_top0|wb_interface|Mux26~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux26~2 , uart_top0|wb_interface|Mux26~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[5] , uart_top0|wb_interface|wb_dat_o[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux26~0 , wb_conmax_top0|m0|Mux26~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux26~1 , wb_conmax_top0|m0|Mux26~1, openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[5]~feeder , clint0|mtimecmp[5]~feeder, openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[5] , clint0|mtimecmp[5], openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o~11 , clint0|wb_dat_o~11, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[5] , clint0|wb_dat_o[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux26~2 , wb_conmax_top0|m0|Mux26~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux26~3 , wb_conmax_top0|m0|Mux26~3, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~28 , openmips0|dwishbone_bus_if|rd_buf~28, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[5] , openmips0|dwishbone_bus_if|rd_buf[5], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector102~0 , openmips0|dwishbone_bus_if|Selector102~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[5] , openmips0|dwishbone_bus_if|cpu_data_o[5], openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[13]~feeder , clint0|mtimecmp[13]~feeder, openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[13] , clint0|mtimecmp[13], openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o~21 , clint0|wb_dat_o~21, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[13] , clint0|wb_dat_o[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux54~0 , wb_conmax_top0|s2|Mux54~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[13] , gpio_top0|rgpio_ptrig[13], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[13] , gpio_top0|rgpio_inte[13], openmips_min_sopc, 1
instance = comp, \gpio_i[13]~input , gpio_i[13]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[13] , gpio_top0|sync[13], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[13] , gpio_top0|ext_pad_s[13], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[13] , gpio_top0|rgpio_in[13], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~24 , gpio_top0|rgpio_ints~24, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~25 , gpio_top0|rgpio_ints~25, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~26 , gpio_top0|rgpio_ints~26, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[13] , gpio_top0|rgpio_ints[13], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[13] , gpio_top0|rgpio_out[13], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[13] , gpio_top0|rgpio_oe[13], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux18~0 , gpio_top0|Mux18~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux18~1 , gpio_top0|Mux18~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux18~2 , gpio_top0|Mux18~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux18~3 , gpio_top0|Mux18~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[13] , gpio_top0|wb_dat_o[13], openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~29 , inst_rom_0|inst_mem~29, openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~30 , inst_rom_0|inst_mem~30, openmips_min_sopc, 1
instance = comp, \inst_rom_0|temp_inst~6 , inst_rom_0|temp_inst~6, openmips_min_sopc, 1
instance = comp, \inst_rom_0|temp_inst~7 , inst_rom_0|temp_inst~7, openmips_min_sopc, 1
instance = comp, \inst_rom_0|temp_inst[21] , inst_rom_0|temp_inst[21], openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~14 , inst_rom_0|wb_dat_o~14, openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[13] , inst_rom_0|wb_dat_o[13], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux18~0 , uart_top0|wb_interface|Mux18~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux18~1 , uart_top0|wb_interface|Mux18~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux18~2 , uart_top0|wb_interface|Mux18~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[13] , uart_top0|wb_interface|wb_dat_o[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux18~0 , wb_conmax_top0|m0|Mux18~0, openmips_min_sopc, 1
instance = comp, \plic0|enable~20 , plic0|enable~20, openmips_min_sopc, 1
instance = comp, \plic0|enable[13] , plic0|enable[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux54~0 , wb_conmax_top0|s3|Mux54~0, openmips_min_sopc, 1
instance = comp, \plic0|threshold[13] , plic0|threshold[13], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[13]~5 , plic0|wb_dat_o[13]~5, openmips_min_sopc, 1
instance = comp, \plic0|priority[4][13] , plic0|priority[4][13], openmips_min_sopc, 1
instance = comp, \plic0|priority[5][13]~feeder , plic0|priority[5][13]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][13] , plic0|priority[5][13], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~118 , plic0|wb_dat_o~118, openmips_min_sopc, 1
instance = comp, \plic0|priority[1][13] , plic0|priority[1][13], openmips_min_sopc, 1
instance = comp, \plic0|priority[0][13]~feeder , plic0|priority[0][13]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[0][13] , plic0|priority[0][13], openmips_min_sopc, 1
instance = comp, \plic0|priority[2][13] , plic0|priority[2][13], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~116 , plic0|wb_dat_o~116, openmips_min_sopc, 1
instance = comp, \plic0|priority[3][13] , plic0|priority[3][13], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~117 , plic0|wb_dat_o~117, openmips_min_sopc, 1
instance = comp, \plic0|priority[6][13] , plic0|priority[6][13], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~119 , plic0|wb_dat_o~119, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[13] , plic0|wb_dat_o[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux18~1 , wb_conmax_top0|m0|Mux18~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux18~2 , wb_conmax_top0|m0|Mux18~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux18~3 , wb_conmax_top0|m0|Mux18~3, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~21 , openmips0|dwishbone_bus_if|rd_buf~21, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[13] , openmips0|dwishbone_bus_if|rd_buf[13], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector94~0 , openmips0|dwishbone_bus_if|Selector94~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[13] , openmips0|dwishbone_bus_if|cpu_data_o[13], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[5]~66 , openmips0|mem0|wdata_o[5]~66, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[5]~67 , openmips0|mem0|wdata_o[5]~67, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[1]~59 , openmips0|mem0|wdata_o[1]~59, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector10~0 , openmips0|mem0|Selector10~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[5]~68 , openmips0|mem0|wdata_o[5]~68, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[5]~69 , openmips0|mem0|wdata_o[5]~69, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~46 , openmips0|mem_wb0|wb_wdata~46, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[5] , openmips0|mem_wb0|wb_wdata[5], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~677 , openmips0|regfile1|regs~677, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~933 , openmips0|regfile1|regs~933, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~549 , openmips0|regfile1|regs~549, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~805 , openmips0|regfile1|regs~805, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1609 , openmips0|regfile1|regs~1609, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1610 , openmips0|regfile1|regs~1610, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~997 , openmips0|regfile1|regs~997, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~741 , openmips0|regfile1|regs~741, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~869 , openmips0|regfile1|regs~869, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~613 , openmips0|regfile1|regs~613, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1616 , openmips0|regfile1|regs~1616, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1617 , openmips0|regfile1|regs~1617, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~773 , openmips0|regfile1|regs~773, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~901 , openmips0|regfile1|regs~901, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~645 , openmips0|regfile1|regs~645, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~517 , openmips0|regfile1|regs~517, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1613 , openmips0|regfile1|regs~1613, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1614 , openmips0|regfile1|regs~1614, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~837 , openmips0|regfile1|regs~837, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~709 , openmips0|regfile1|regs~709, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~581 , openmips0|regfile1|regs~581, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1611 , openmips0|regfile1|regs~1611, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~965 , openmips0|regfile1|regs~965, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1612 , openmips0|regfile1|regs~1612, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1615 , openmips0|regfile1|regs~1615, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1618 , openmips0|regfile1|regs~1618, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~69 , openmips0|regfile1|regs~69, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~5 , openmips0|regfile1|regs~5, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1603 , openmips0|regfile1|regs~1603, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~101 , openmips0|regfile1|regs~101, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~37 , openmips0|regfile1|regs~37, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1604 , openmips0|regfile1|regs~1604, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~357 , openmips0|regfile1|regs~357, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~293 , openmips0|regfile1|regs~293, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~261 , openmips0|regfile1|regs~261, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~325 , openmips0|regfile1|regs~325, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1601 , openmips0|regfile1|regs~1601, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1602 , openmips0|regfile1|regs~1602, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1605 , openmips0|regfile1|regs~1605, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~197 , openmips0|regfile1|regs~197, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~229 , openmips0|regfile1|regs~229, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~133 , openmips0|regfile1|regs~133, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~165 , openmips0|regfile1|regs~165, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1599 , openmips0|regfile1|regs~1599, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1600 , openmips0|regfile1|regs~1600, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~453 , openmips0|regfile1|regs~453, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~485 , openmips0|regfile1|regs~485, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~421 , openmips0|regfile1|regs~421, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~389 , openmips0|regfile1|regs~389, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1606 , openmips0|regfile1|regs~1606, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1607 , openmips0|regfile1|regs~1607, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1608 , openmips0|regfile1|regs~1608, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[5]~78 , openmips0|regfile1|rdata1[5]~78, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[5]~79 , openmips0|regfile1|rdata1[5]~79, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux10~2 , openmips0|ex0|Mux10~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux10~3 , openmips0|ex0|Mux10~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector72~2 , openmips0|ex0|Selector72~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[4] , openmips0|ex0|arithmeticres[4], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~55 , openmips0|id_ex0|ex_link_address~55, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~56 , openmips0|id_ex0|ex_link_address~56, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[4] , openmips0|id_ex0|ex_link_address[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux10~9 , openmips0|ex0|Mux10~9, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~55 , openmips0|div0|result_o~55, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[4] , openmips0|div0|result_o[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~76 , openmips0|ex0|ShiftLeft0~76, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~97 , openmips0|ex0|ShiftLeft0~97, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux10~4 , openmips0|ex0|Mux10~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~29 , openmips0|ex0|ShiftLeft1~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~46 , openmips0|ex0|ShiftRight0~46, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~47 , openmips0|ex0|ShiftRight0~47, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~120 , openmips0|ex0|ShiftRight0~120, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~119 , openmips0|ex0|ShiftRight0~119, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~121 , openmips0|ex0|ShiftRight0~121, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~83 , openmips0|ex0|ShiftRight0~83, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~122 , openmips0|ex0|ShiftRight0~122, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~123 , openmips0|ex0|ShiftRight0~123, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux10~5 , openmips0|ex0|Mux10~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~56 , openmips0|div0|result_o~56, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[36] , openmips0|div0|result_o[36], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~0 , openmips0|ex0|moveres~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec~0 , openmips0|csr0|mtvec~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[4]~feeder , openmips0|csr0|minstret[4]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[4] , openmips0|csr0|minstret[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[4] , openmips0|csr0|minstreth[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector93~1 , openmips0|csr0|Selector93~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[4] , openmips0|csr0|mhartid[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector93~2 , openmips0|csr0|Selector93~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[4]~feeder , openmips0|csr0|marchid[4]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[4] , openmips0|csr0|marchid[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[4] , openmips0|csr0|mtime[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector93~0 , openmips0|csr0|Selector93~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[4] , openmips0|csr0|mvendorid[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector93~3 , openmips0|csr0|Selector93~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[4] , openmips0|csr0|mimpid[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval~5 , openmips0|csr0|mtval~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[4] , openmips0|csr0|mtval[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector93~4 , openmips0|csr0|Selector93~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[4] , openmips0|csr0|mip[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~9 , openmips0|csr0|mcause~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[4] , openmips0|csr0|mcause[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[4] , openmips0|csr0|misa[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[4]~feeder , openmips0|csr0|mscratch[4]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[4] , openmips0|csr0|mscratch[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector93~5 , openmips0|csr0|Selector93~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[4]~feeder , openmips0|csr0|mtvec[4]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[4] , openmips0|csr0|mtvec[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector93~7 , openmips0|csr0|Selector93~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[4] , openmips0|csr0|mepc[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[4] , openmips0|csr0|mstatus[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector93~9 , openmips0|csr0|Selector93~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[4] , openmips0|csr0|frm[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[4] , openmips0|csr0|fflags[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector93~6 , openmips0|csr0|Selector93~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[4] , openmips0|csr0|fcsr[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[4] , openmips0|csr0|mie[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector93~8 , openmips0|csr0|Selector93~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector93~10 , openmips0|csr0|Selector93~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector93~11 , openmips0|csr0|Selector93~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector93~12 , openmips0|csr0|Selector93~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector93~13 , openmips0|csr0|Selector93~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector93~14 , openmips0|csr0|Selector93~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[4] , openmips0|csr0|data_o[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~1 , openmips0|ex0|moveres~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[4] , openmips0|ex0|moveres[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector40~0 , openmips0|ex0|Selector40~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector40~1 , openmips0|ex0|Selector40~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[4] , openmips0|ex0|logicout[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux10~6 , openmips0|ex0|Mux10~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux10~7 , openmips0|ex0|Mux10~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux10~8 , openmips0|ex0|Mux10~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux10 , openmips0|ex0|Mux10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[4] , openmips0|ex0|wdata_o[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~27 , openmips0|ex_mem0|mem_wdata~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[4] , openmips0|ex_mem0|mem_wdata[4], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~40 , openmips0|mem_wb0|wb_wdata~40, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[4] , openmips0|mem_wb0|wb_wdata[4], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~900 , openmips0|regfile1|regs~900, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~644 , openmips0|regfile1|regs~644, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~516 , openmips0|regfile1|regs~516, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~772 , openmips0|regfile1|regs~772, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1060 , openmips0|regfile1|regs~1060, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1061 , openmips0|regfile1|regs~1061, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~932 , openmips0|regfile1|regs~932, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~804 , openmips0|regfile1|regs~804, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~548 , openmips0|regfile1|regs~548, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~676 , openmips0|regfile1|regs~676, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1058 , openmips0|regfile1|regs~1058, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1059 , openmips0|regfile1|regs~1059, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1062 , openmips0|regfile1|regs~1062, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~964feeder , openmips0|regfile1|regs~964feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~964 , openmips0|regfile1|regs~964, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~708 , openmips0|regfile1|regs~708, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~580 , openmips0|regfile1|regs~580, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~836 , openmips0|regfile1|regs~836, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1056 , openmips0|regfile1|regs~1056, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1057 , openmips0|regfile1|regs~1057, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~996 , openmips0|regfile1|regs~996, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~868 , openmips0|regfile1|regs~868, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~612 , openmips0|regfile1|regs~612, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~740 , openmips0|regfile1|regs~740, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1063 , openmips0|regfile1|regs~1063, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1064 , openmips0|regfile1|regs~1064, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1065 , openmips0|regfile1|regs~1065, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~132 , openmips0|regfile1|regs~132, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~196 , openmips0|regfile1|regs~196, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1068 , openmips0|regfile1|regs~1068, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~164 , openmips0|regfile1|regs~164, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~228 , openmips0|regfile1|regs~228, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1069 , openmips0|regfile1|regs~1069, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~100 , openmips0|regfile1|regs~100, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~68 , openmips0|regfile1|regs~68, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~4 , openmips0|regfile1|regs~4, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~36 , openmips0|regfile1|regs~36, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1070 , openmips0|regfile1|regs~1070, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1071 , openmips0|regfile1|regs~1071, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1072 , openmips0|regfile1|regs~1072, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~484 , openmips0|regfile1|regs~484, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~420 , openmips0|regfile1|regs~420, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~388 , openmips0|regfile1|regs~388, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~452 , openmips0|regfile1|regs~452, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1073 , openmips0|regfile1|regs~1073, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1074 , openmips0|regfile1|regs~1074, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~324 , openmips0|regfile1|regs~324, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~356 , openmips0|regfile1|regs~356, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~292 , openmips0|regfile1|regs~292, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~260 , openmips0|regfile1|regs~260, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1066 , openmips0|regfile1|regs~1066, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1067 , openmips0|regfile1|regs~1067, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1075 , openmips0|regfile1|regs~1075, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[4]~42 , openmips0|regfile1|rdata1[4]~42, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[4]~43 , openmips0|regfile1|rdata1[4]~43, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector74~2 , openmips0|ex0|Selector74~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[2] , openmips0|ex0|arithmeticres[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux12~0 , openmips0|ex0|Mux12~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux12~1 , openmips0|ex0|Mux12~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~59 , openmips0|id_ex0|ex_link_address~59, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~60 , openmips0|id_ex0|ex_link_address~60, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[2] , openmips0|id_ex0|ex_link_address[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux12~2 , openmips0|ex0|Mux12~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~60 , openmips0|div0|result_o~60, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[34] , openmips0|div0|result_o[34], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~100 , openmips0|ex0|ShiftLeft0~100, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~59 , openmips0|div0|result_o~59, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[2] , openmips0|div0|result_o[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux12~3 , openmips0|ex0|Mux12~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~53 , openmips0|ex0|ShiftRight0~53, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~54 , openmips0|ex0|ShiftRight0~54, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~55 , openmips0|ex0|ShiftRight0~55, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~92 , openmips0|ex0|ShiftRight0~92, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~70 , openmips0|ex0|ShiftRight0~70, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~93 , openmips0|ex0|ShiftRight0~93, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~110 , openmips0|ex0|ShiftRight0~110, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~111 , openmips0|ex0|ShiftRight0~111, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~128 , openmips0|ex0|ShiftRight0~128, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~129 , openmips0|ex0|ShiftRight0~129, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~130 , openmips0|ex0|ShiftRight0~130, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~131 , openmips0|ex0|ShiftRight0~131, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~16 , openmips0|ex0|ShiftLeft1~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~30 , openmips0|ex0|ShiftLeft1~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux12~4 , openmips0|ex0|Mux12~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector42~0 , openmips0|ex0|Selector42~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector42~1 , openmips0|ex0|Selector42~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[2] , openmips0|ex0|logicout[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~52 , openmips0|ex0|moveres~52, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec~6 , openmips0|csr0|mtvec~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[2]~feeder , openmips0|csr0|minstret[2]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[2] , openmips0|csr0|minstret[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[2] , openmips0|csr0|minstreth[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector95~1 , openmips0|csr0|Selector95~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[2] , openmips0|csr0|mhartid[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector95~2 , openmips0|csr0|Selector95~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[2] , openmips0|csr0|mtime[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[2]~feeder , openmips0|csr0|marchid[2]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[2] , openmips0|csr0|marchid[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector95~0 , openmips0|csr0|Selector95~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[2] , openmips0|csr0|mvendorid[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector95~3 , openmips0|csr0|Selector95~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[2] , openmips0|csr0|mimpid[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval~31 , openmips0|csr0|mtval~31, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[2] , openmips0|csr0|mtval[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector95~4 , openmips0|csr0|Selector95~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[2] , openmips0|csr0|mip[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~36 , openmips0|csr0|mcause~36, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[2] , openmips0|csr0|mcause[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[2] , openmips0|csr0|misa[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[2] , openmips0|csr0|mscratch[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector95~5 , openmips0|csr0|Selector95~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[2] , openmips0|csr0|fflags[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[2] , openmips0|csr0|mie[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector95~8 , openmips0|csr0|Selector95~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[2] , openmips0|csr0|mtvec[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector95~6 , openmips0|csr0|Selector95~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[2] , openmips0|csr0|frm[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[2]~feeder , openmips0|csr0|fcsr[2]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[2] , openmips0|csr0|fcsr[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector95~7 , openmips0|csr0|Selector95~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[2] , openmips0|csr0|mstatus[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[2] , openmips0|csr0|mepc[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector95~9 , openmips0|csr0|Selector95~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector95~10 , openmips0|csr0|Selector95~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector95~11 , openmips0|csr0|Selector95~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector95~12 , openmips0|csr0|Selector95~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector95~13 , openmips0|csr0|Selector95~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector95~14 , openmips0|csr0|Selector95~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[2] , openmips0|csr0|data_o[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~53 , openmips0|ex0|moveres~53, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[2] , openmips0|ex0|moveres[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux12~5 , openmips0|ex0|Mux12~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux12~6 , openmips0|ex0|Mux12~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux12~7 , openmips0|ex0|Mux12~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux12~8 , openmips0|ex0|Mux12~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux12 , openmips0|ex0|Mux12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[2] , openmips0|ex0|wdata_o[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~29 , openmips0|ex_mem0|mem_wdata~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[2] , openmips0|ex_mem0|mem_wdata[2], openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[2] , clint0|mtimecmp[2], openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o~4 , clint0|wb_dat_o~4, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[2] , clint0|wb_dat_o[2], openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~5 , inst_rom_0|inst_mem~5, openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~6 , inst_rom_0|inst_mem~6, openmips_min_sopc, 1
instance = comp, \inst_rom_0|temp_inst[26] , inst_rom_0|temp_inst[26], openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~2 , inst_rom_0|wb_dat_o~2, openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[2] , inst_rom_0|wb_dat_o[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux65~0 , wb_conmax_top0|s2|Mux65~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[2] , gpio_top0|rgpio_oe[2], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[2] , gpio_top0|rgpio_out[2], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux29~0 , gpio_top0|Mux29~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[2] , gpio_top0|rgpio_inte[2], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[2] , gpio_top0|rgpio_ptrig[2], openmips_min_sopc, 1
instance = comp, \gpio_i[2]~input , gpio_i[2]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[2]~feeder , gpio_top0|sync[2]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[2] , gpio_top0|sync[2], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[2] , gpio_top0|ext_pad_s[2], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[2]~feeder , gpio_top0|rgpio_in[2]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[2] , gpio_top0|rgpio_in[2], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~6 , gpio_top0|rgpio_ints~6, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~7 , gpio_top0|rgpio_ints~7, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~8 , gpio_top0|rgpio_ints~8, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[2] , gpio_top0|rgpio_ints[2], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux29~1 , gpio_top0|Mux29~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux29~3 , gpio_top0|Mux29~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux29~4 , gpio_top0|Mux29~4, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[2] , gpio_top0|wb_dat_o[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux29~0 , wb_conmax_top0|m0|Mux29~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux29~0 , uart_top0|wb_interface|Mux29~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux29~1 , uart_top0|wb_interface|Mux29~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|scratch[2] , uart_top0|regs|scratch[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[10]~feeder , uart_top0|regs|dl[10]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[10] , uart_top0|regs|dl[10], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[2] , uart_top0|regs|dl[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~3 , uart_top0|regs|receiver|fifo_rx|rfifo|ram~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[11] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[11], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux5~0 , uart_top0|regs|Mux5~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux5~1 , uart_top0|regs|Mux5~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux5~2 , uart_top0|regs|Mux5~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux5~3 , uart_top0|regs|Mux5~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux5~4 , uart_top0|regs|Mux5~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux5~5 , uart_top0|regs|Mux5~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux5~6 , uart_top0|regs|Mux5~6, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux29~2 , uart_top0|wb_interface|Mux29~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[2] , uart_top0|wb_interface|wb_dat_o[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux65~0 , wb_conmax_top0|s3|Mux65~0, openmips_min_sopc, 1
instance = comp, \plic0|threshold[2] , plic0|threshold[2], openmips_min_sopc, 1
instance = comp, \plic0|enable~3 , plic0|enable~3, openmips_min_sopc, 1
instance = comp, \plic0|enable[2] , plic0|enable[2], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[2]~16 , plic0|wb_dat_o[2]~16, openmips_min_sopc, 1
instance = comp, \plic0|priority[4][2] , plic0|priority[4][2], openmips_min_sopc, 1
instance = comp, \plic0|priority[1][2] , plic0|priority[1][2], openmips_min_sopc, 1
instance = comp, \plic0|priority[0][2] , plic0|priority[0][2], openmips_min_sopc, 1
instance = comp, \plic0|priority[2][2] , plic0|priority[2][2], openmips_min_sopc, 1
instance = comp, \plic0|priority[3][2]~feeder , plic0|priority[3][2]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[3][2] , plic0|priority[3][2], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~48 , plic0|wb_dat_o~48, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~49 , plic0|wb_dat_o~49, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~50 , plic0|wb_dat_o~50, openmips_min_sopc, 1
instance = comp, \plic0|priority[6][2] , plic0|priority[6][2], openmips_min_sopc, 1
instance = comp, \plic0|priority[5][2]~feeder , plic0|priority[5][2]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][2] , plic0|priority[5][2], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~51 , plic0|wb_dat_o~51, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[2] , plic0|wb_dat_o[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux29~1 , wb_conmax_top0|m0|Mux29~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux29~2 , wb_conmax_top0|m0|Mux29~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[2]~feeder , wb_conmax_top0|rf|conf15[2]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[2] , wb_conmax_top0|rf|conf15[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[2] , wb_conmax_top0|rf|conf14[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[2] , wb_conmax_top0|rf|conf10[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[2]~feeder , wb_conmax_top0|rf|conf11[2]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[2] , wb_conmax_top0|rf|conf11[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~59 , wb_conmax_top0|rf|rf_dout~59, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~60 , wb_conmax_top0|rf|rf_dout~60, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[2]~feeder , wb_conmax_top0|rf|conf9[2]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[2] , wb_conmax_top0|rf|conf9[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[2] , wb_conmax_top0|rf|conf13[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[2]~feeder , wb_conmax_top0|rf|conf12[2]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[2] , wb_conmax_top0|rf|conf12[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[2] , wb_conmax_top0|rf|conf8[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~52 , wb_conmax_top0|rf|rf_dout~52, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~53 , wb_conmax_top0|rf|rf_dout~53, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~56 , wb_conmax_top0|rf|rf_dout~56, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[2]~feeder , wb_conmax_top0|rf|conf1[2]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[2] , wb_conmax_top0|rf|conf1[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[2] , wb_conmax_top0|rf|conf5[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~57 , wb_conmax_top0|rf|rf_dout~57, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[2]~feeder , wb_conmax_top0|rf|conf6[2]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[2] , wb_conmax_top0|rf|conf6[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[2] , wb_conmax_top0|rf|conf7[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~54 , wb_conmax_top0|rf|rf_dout~54, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~55 , wb_conmax_top0|rf|rf_dout~55, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~58 , wb_conmax_top0|rf|rf_dout~58, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~61 , wb_conmax_top0|rf|rf_dout~61, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~194 , wb_conmax_top0|rf|rf_dout~194, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[2] , wb_conmax_top0|rf|rf_dout[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux29~3 , wb_conmax_top0|m0|Mux29~3, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~31 , openmips0|dwishbone_bus_if|rd_buf~31, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[2] , openmips0|dwishbone_bus_if|rd_buf[2], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector105~0 , openmips0|dwishbone_bus_if|Selector105~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[2] , openmips0|dwishbone_bus_if|cpu_data_o[2], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[1]~58 , openmips0|mem0|wdata_o[1]~58, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|mcr[1] , uart_top0|regs|mcr[1], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux13~1 , uart_top0|wb_interface|Mux13~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux13~0 , uart_top0|wb_interface|Mux13~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux13~2 , uart_top0|wb_interface|Mux13~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[18] , uart_top0|wb_interface|wb_dat_o[18], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux13~0 , wb_conmax_top0|m0|Mux13~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux49~0 , wb_conmax_top0|s2|Mux49~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[18]~feeder , gpio_top0|rgpio_ints[18]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[18] , gpio_top0|rgpio_ints[18], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[18]~feeder , gpio_top0|rgpio_oe[18]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[18] , gpio_top0|rgpio_oe[18], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[18] , gpio_top0|rgpio_inte[18], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[18] , gpio_top0|rgpio_ptrig[18], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[18]~feeder , gpio_top0|rgpio_out[18]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[18] , gpio_top0|rgpio_out[18], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux13~0 , gpio_top0|Mux13~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux13~1 , gpio_top0|Mux13~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux13~2 , gpio_top0|Mux13~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[18] , gpio_top0|wb_dat_o[18], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux13~1 , wb_conmax_top0|m0|Mux13~1, openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[18]~feeder , clint0|mtimecmp[18]~feeder, openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[18] , clint0|mtimecmp[18], openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o~26 , clint0|wb_dat_o~26, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[18] , clint0|wb_dat_o[18], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux13~2 , wb_conmax_top0|m0|Mux13~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~17 , openmips0|dwishbone_bus_if|rd_buf~17, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[18] , openmips0|dwishbone_bus_if|rd_buf[18], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector89~0 , openmips0|dwishbone_bus_if|Selector89~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[18] , openmips0|dwishbone_bus_if|cpu_data_o[18], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[2]~80 , openmips0|mem0|wdata_o[2]~80, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux57~0 , wb_conmax_top0|s15|Mux57~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[10]~feeder , wb_conmax_top0|rf|conf14[10]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[10] , wb_conmax_top0|rf|conf14[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[10] , wb_conmax_top0|rf|conf15[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[10]~feeder , wb_conmax_top0|rf|conf13[10]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[10] , wb_conmax_top0|rf|conf13[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[10] , wb_conmax_top0|rf|conf12[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~169 , wb_conmax_top0|rf|rf_dout~169, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~170 , wb_conmax_top0|rf|rf_dout~170, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[10]~feeder , wb_conmax_top0|rf|conf10[10]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[10] , wb_conmax_top0|rf|conf10[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[10] , wb_conmax_top0|rf|conf8[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~162 , wb_conmax_top0|rf|rf_dout~162, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[10]~feeder , wb_conmax_top0|rf|conf9[10]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[10] , wb_conmax_top0|rf|conf9[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[10] , wb_conmax_top0|rf|conf11[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~163 , wb_conmax_top0|rf|rf_dout~163, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[10]~feeder , wb_conmax_top0|rf|conf5[10]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[10] , wb_conmax_top0|rf|conf5[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[10] , wb_conmax_top0|rf|conf4[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~164 , wb_conmax_top0|rf|rf_dout~164, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[10]~feeder , wb_conmax_top0|rf|conf6[10]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[10] , wb_conmax_top0|rf|conf6[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[10] , wb_conmax_top0|rf|conf7[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~165 , wb_conmax_top0|rf|rf_dout~165, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[10]~feeder , wb_conmax_top0|rf|conf1[10]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[10] , wb_conmax_top0|rf|conf1[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[10] , wb_conmax_top0|rf|conf3[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[10]~feeder , wb_conmax_top0|rf|conf2[10]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[10] , wb_conmax_top0|rf|conf2[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[10] , wb_conmax_top0|rf|conf0[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~166 , wb_conmax_top0|rf|rf_dout~166, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~167 , wb_conmax_top0|rf|rf_dout~167, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~168 , wb_conmax_top0|rf|rf_dout~168, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~171 , wb_conmax_top0|rf|rf_dout~171, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~205 , wb_conmax_top0|rf|rf_dout~205, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[10] , wb_conmax_top0|rf|rf_dout[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux57~0 , wb_conmax_top0|s3|Mux57~0, openmips_min_sopc, 1
instance = comp, \plic0|threshold[10]~feeder , plic0|threshold[10]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|threshold[10] , plic0|threshold[10], openmips_min_sopc, 1
instance = comp, \plic0|enable~30 , plic0|enable~30, openmips_min_sopc, 1
instance = comp, \plic0|enable[10] , plic0|enable[10], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[10]~29 , plic0|wb_dat_o[10]~29, openmips_min_sopc, 1
instance = comp, \plic0|priority[4][10] , plic0|priority[4][10], openmips_min_sopc, 1
instance = comp, \plic0|priority[5][10]~feeder , plic0|priority[5][10]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][10] , plic0|priority[5][10], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~158 , plic0|wb_dat_o~158, openmips_min_sopc, 1
instance = comp, \plic0|priority[0][10]~feeder , plic0|priority[0][10]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[0][10] , plic0|priority[0][10], openmips_min_sopc, 1
instance = comp, \plic0|priority[2][10] , plic0|priority[2][10], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~156 , plic0|wb_dat_o~156, openmips_min_sopc, 1
instance = comp, \plic0|priority[3][10] , plic0|priority[3][10], openmips_min_sopc, 1
instance = comp, \plic0|priority[1][10]~feeder , plic0|priority[1][10]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[1][10] , plic0|priority[1][10], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~157 , plic0|wb_dat_o~157, openmips_min_sopc, 1
instance = comp, \plic0|priority[6][10] , plic0|priority[6][10], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~159 , plic0|wb_dat_o~159, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[10] , plic0|wb_dat_o[10], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux21~1 , uart_top0|wb_interface|Mux21~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux21~0 , uart_top0|wb_interface|Mux21~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux21~2 , uart_top0|wb_interface|Mux21~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[10] , uart_top0|wb_interface|wb_dat_o[10], openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~40 , inst_rom_0|inst_mem~40, openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~41 , inst_rom_0|inst_mem~41, openmips_min_sopc, 1
instance = comp, \inst_rom_0|temp_inst[18] , inst_rom_0|temp_inst[18], openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~20 , inst_rom_0|wb_dat_o~20, openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[10] , inst_rom_0|wb_dat_o[10], openmips_min_sopc, 1
instance = comp, \gpio_i[10]~input , gpio_i[10]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[10]~feeder , gpio_top0|sync[10]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[10] , gpio_top0|sync[10], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[10] , gpio_top0|ext_pad_s[10], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[10] , gpio_top0|rgpio_in[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux57~0 , wb_conmax_top0|s2|Mux57~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[10] , gpio_top0|rgpio_ptrig[10], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~39 , gpio_top0|rgpio_ints~39, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[10] , gpio_top0|rgpio_inte[10], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~40 , gpio_top0|rgpio_ints~40, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~41 , gpio_top0|rgpio_ints~41, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[10] , gpio_top0|rgpio_ints[10], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[10] , gpio_top0|rgpio_oe[10], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux21~0 , gpio_top0|Mux21~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[10] , gpio_top0|rgpio_out[10], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux21~1 , gpio_top0|Mux21~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux21~2 , gpio_top0|Mux21~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux21~3 , gpio_top0|Mux21~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[10] , gpio_top0|wb_dat_o[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux21~0 , wb_conmax_top0|m0|Mux21~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux21~1 , wb_conmax_top0|m0|Mux21~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux21~2 , wb_conmax_top0|m0|Mux21~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux21~3 , wb_conmax_top0|m0|Mux21~3, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~24 , openmips0|dwishbone_bus_if|rd_buf~24, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[10] , openmips0|dwishbone_bus_if|rd_buf[10], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector97~0 , openmips0|dwishbone_bus_if|Selector97~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[10] , openmips0|dwishbone_bus_if|cpu_data_o[10], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector13~0 , openmips0|mem0|Selector13~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[2]~81 , openmips0|mem0|wdata_o[2]~81, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[2]~82 , openmips0|mem0|wdata_o[2]~82, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~42 , openmips0|mem_wb0|wb_wdata~42, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[2] , openmips0|mem_wb0|wb_wdata[2], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~994 , openmips0|regfile1|regs~994, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~866 , openmips0|regfile1|regs~866, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~610 , openmips0|regfile1|regs~610, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~738 , openmips0|regfile1|regs~738, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1113 , openmips0|regfile1|regs~1113, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1114 , openmips0|regfile1|regs~1114, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~546 , openmips0|regfile1|regs~546, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~674 , openmips0|regfile1|regs~674, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1108 , openmips0|regfile1|regs~1108, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~802 , openmips0|regfile1|regs~802, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~930 , openmips0|regfile1|regs~930, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1109 , openmips0|regfile1|regs~1109, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~898feeder , openmips0|regfile1|regs~898feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~898 , openmips0|regfile1|regs~898, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~642 , openmips0|regfile1|regs~642, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~514 , openmips0|regfile1|regs~514, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~770 , openmips0|regfile1|regs~770, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1110 , openmips0|regfile1|regs~1110, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1111 , openmips0|regfile1|regs~1111, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1112 , openmips0|regfile1|regs~1112, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~962 , openmips0|regfile1|regs~962, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~706 , openmips0|regfile1|regs~706, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~578 , openmips0|regfile1|regs~578, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~834 , openmips0|regfile1|regs~834, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1106 , openmips0|regfile1|regs~1106, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1107 , openmips0|regfile1|regs~1107, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1115 , openmips0|regfile1|regs~1115, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~226 , openmips0|regfile1|regs~226, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~162 , openmips0|regfile1|regs~162, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~130 , openmips0|regfile1|regs~130, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~194 , openmips0|regfile1|regs~194, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1098 , openmips0|regfile1|regs~1098, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1099 , openmips0|regfile1|regs~1099, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~98feeder , openmips0|regfile1|regs~98feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~98 , openmips0|regfile1|regs~98, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~66 , openmips0|regfile1|regs~66, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2 , openmips0|regfile1|regs~2, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~34 , openmips0|regfile1|regs~34, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1100 , openmips0|regfile1|regs~1100, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1101 , openmips0|regfile1|regs~1101, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1102 , openmips0|regfile1|regs~1102, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~482 , openmips0|regfile1|regs~482, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~418 , openmips0|regfile1|regs~418, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~386 , openmips0|regfile1|regs~386, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~450 , openmips0|regfile1|regs~450, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1103 , openmips0|regfile1|regs~1103, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1104 , openmips0|regfile1|regs~1104, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~354 , openmips0|regfile1|regs~354, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~322 , openmips0|regfile1|regs~322, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~290 , openmips0|regfile1|regs~290, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~258 , openmips0|regfile1|regs~258, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1096 , openmips0|regfile1|regs~1096, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1097 , openmips0|regfile1|regs~1097, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1105 , openmips0|regfile1|regs~1105, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[2]~46 , openmips0|regfile1|rdata1[2]~46, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[2]~47 , openmips0|regfile1|rdata1[2]~47, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~2 , openmips0|id0|Add5~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~4 , openmips0|id0|Add5~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~6 , openmips0|id0|Add5~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~8 , openmips0|id0|Add5~8, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~10 , openmips0|id0|Add5~10, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~12 , openmips0|id0|Add5~12, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~14 , openmips0|id0|Add5~14, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~16 , openmips0|id0|Add5~16, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~18 , openmips0|id0|Add5~18, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~124 , openmips0|pc_reg0|pc~124, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~125 , openmips0|pc_reg0|pc~125, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~126 , openmips0|pc_reg0|pc~126, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[11] , openmips0|pc_reg0|pc[11], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~22 , openmips0|if_id0|id_pc~22, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[11] , openmips0|if_id0|id_pc[11], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~11 , openmips0|id_ex0|ex_current_inst_address~11, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[11] , openmips0|id_ex0|ex_current_inst_address[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~11 , openmips0|ex_mem0|mem_current_inst_address~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[11] , openmips0|ex_mem0|mem_current_inst_address[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[12] , openmips0|csr0|mepc[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector85~9 , openmips0|csr0|Selector85~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector85~10 , openmips0|csr0|Selector85~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector85~11 , openmips0|csr0|Selector85~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval~25 , openmips0|csr0|mtval~25, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[12] , openmips0|csr0|mtval[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector85~4 , openmips0|csr0|Selector85~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[12] , openmips0|csr0|mip[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector85~12 , openmips0|csr0|Selector85~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[12] , openmips0|csr0|mimpid[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector85~13 , openmips0|csr0|Selector85~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector85~14 , openmips0|csr0|Selector85~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[12] , openmips0|csr0|data_o[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~41 , openmips0|ex0|moveres~41, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector242~0 , openmips0|ex0|Selector242~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[12] , openmips0|ex0|csr_reg_data_o[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~94 , openmips0|ex_mem0|mem_csr_reg_data~94, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[12] , openmips0|ex_mem0|mem_csr_reg_data[12], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[12]~127 , openmips0|ctrl0|new_pc[12]~127, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[12]~128 , openmips0|ctrl0|new_pc[12]~128, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[12]~164 , openmips0|ctrl0|new_pc[12]~164, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[12] , openmips0|ctrl0|new_pc[12], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~121 , openmips0|pc_reg0|pc~121, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~122 , openmips0|pc_reg0|pc~122, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~123 , openmips0|pc_reg0|pc~123, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[12] , openmips0|pc_reg0|pc[12], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~21 , openmips0|if_id0|id_pc~21, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[12] , openmips0|if_id0|id_pc[12], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~39 , openmips0|id_ex0|ex_link_address~39, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~40 , openmips0|id_ex0|ex_link_address~40, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[12] , openmips0|id_ex0|ex_link_address[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux2~2 , openmips0|ex0|Mux2~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~39 , openmips0|div0|result_o~39, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[12] , openmips0|div0|result_o[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~79 , openmips0|ex0|ShiftLeft0~79, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~80 , openmips0|ex0|ShiftLeft0~80, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux2~3 , openmips0|ex0|Mux2~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~80 , openmips0|ex0|ShiftRight0~80, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~84 , openmips0|ex0|ShiftRight0~84, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~85 , openmips0|ex0|ShiftRight0~85, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~21 , openmips0|ex0|ShiftLeft1~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux2~4 , openmips0|ex0|Mux2~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[12] , openmips0|ex0|moveres[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector32~0 , openmips0|ex0|Selector32~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector32~1 , openmips0|ex0|Selector32~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[12] , openmips0|ex0|logicout[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux2~5 , openmips0|ex0|Mux2~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~40 , openmips0|div0|result_o~40, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[44] , openmips0|div0|result_o[44], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux2~6 , openmips0|ex0|Mux2~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux2~7 , openmips0|ex0|Mux2~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux2~8 , openmips0|ex0|Mux2~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~20 , openmips0|ex0|Add4|auto_generated|_~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~21 , openmips0|ex0|Add4|auto_generated|_~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~22 , openmips0|ex0|Add4|auto_generated|_~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[10]~20 , openmips0|ex0|Add4|auto_generated|result_int[10]~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[11]~22 , openmips0|ex0|Add4|auto_generated|result_int[11]~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[12]~24 , openmips0|ex0|Add4|auto_generated|result_int[12]~24, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[13]~26 , openmips0|ex0|Add4|auto_generated|result_int[13]~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector64~2 , openmips0|ex0|Selector64~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[12] , openmips0|ex0|arithmeticres[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux2~0 , openmips0|ex0|Mux2~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux2~1 , openmips0|ex0|Mux2~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux2 , openmips0|ex0|Mux2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[12] , openmips0|ex0|wdata_o[12], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[12]~87 , openmips0|id0|reg2_o[12]~87, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2498 , openmips0|regfile1|regs~2498, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2499 , openmips0|regfile1|regs~2499, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2505 , openmips0|regfile1|regs~2505, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2506 , openmips0|regfile1|regs~2506, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2502 , openmips0|regfile1|regs~2502, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2503 , openmips0|regfile1|regs~2503, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2500 , openmips0|regfile1|regs~2500, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2501 , openmips0|regfile1|regs~2501, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2504 , openmips0|regfile1|regs~2504, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2507 , openmips0|regfile1|regs~2507, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2510 , openmips0|regfile1|regs~2510, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2511 , openmips0|regfile1|regs~2511, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2512 , openmips0|regfile1|regs~2512, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2513 , openmips0|regfile1|regs~2513, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2514 , openmips0|regfile1|regs~2514, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2508 , openmips0|regfile1|regs~2508, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2509 , openmips0|regfile1|regs~2509, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2515 , openmips0|regfile1|regs~2515, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2516 , openmips0|regfile1|regs~2516, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2517 , openmips0|regfile1|regs~2517, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2518 , openmips0|regfile1|regs~2518, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[12]~88 , openmips0|id0|reg2_o[12]~88, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[12]~86 , openmips0|id0|reg2_o[12]~86, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[12]~89 , openmips0|id0|reg2_o[12]~89, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[12] , openmips0|id0|reg2_o[12], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~0 , openmips0|id_ex0|ex_reg2~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[12] , openmips0|id_ex0|ex_reg2[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~19 , openmips0|ex0|Add4|auto_generated|_~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector63~2 , openmips0|ex0|Selector63~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[13] , openmips0|ex0|arithmeticres[13], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux1~0 , openmips0|ex0|Mux1~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux1~1 , openmips0|ex0|Mux1~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~37 , openmips0|id_ex0|ex_link_address~37, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~38 , openmips0|id_ex0|ex_link_address~38, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[13] , openmips0|id_ex0|ex_link_address[13], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux1~2 , openmips0|ex0|Mux1~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~20 , openmips0|ex0|ShiftLeft1~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~74 , openmips0|ex0|ShiftRight0~74, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~78 , openmips0|ex0|ShiftRight0~78, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~79 , openmips0|ex0|ShiftRight0~79, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~37 , openmips0|div0|result_o~37, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[13] , openmips0|div0|result_o[13], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux1~3 , openmips0|ex0|Mux1~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux1~4 , openmips0|ex0|Mux1~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector31~0 , openmips0|ex0|Selector31~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector31~1 , openmips0|ex0|Selector31~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[13] , openmips0|ex0|logicout[13], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[13] , openmips0|ex0|moveres[13], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux1~5 , openmips0|ex0|Mux1~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~38 , openmips0|div0|result_o~38, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[45] , openmips0|div0|result_o[45], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux1~6 , openmips0|ex0|Mux1~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux1~7 , openmips0|ex0|Mux1~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux1~8 , openmips0|ex0|Mux1~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux1 , openmips0|ex0|Mux1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[13] , openmips0|ex0|wdata_o[13], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~18 , openmips0|ex_mem0|mem_wdata~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[13] , openmips0|ex_mem0|mem_wdata[13], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[13]~44 , openmips0|mem0|wdata_o[13]~44, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[13]~43 , openmips0|mem0|wdata_o[13]~43, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[13]~45 , openmips0|mem0|wdata_o[13]~45, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[13]~46 , openmips0|mem0|wdata_o[13]~46, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2454 , openmips0|regfile1|regs~2454, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2455 , openmips0|regfile1|regs~2455, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2447 , openmips0|regfile1|regs~2447, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2448 , openmips0|regfile1|regs~2448, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2449 , openmips0|regfile1|regs~2449, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2450 , openmips0|regfile1|regs~2450, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2451 , openmips0|regfile1|regs~2451, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2452 , openmips0|regfile1|regs~2452, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2453 , openmips0|regfile1|regs~2453, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2456 , openmips0|regfile1|regs~2456, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2437 , openmips0|regfile1|regs~2437, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2438 , openmips0|regfile1|regs~2438, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2441 , openmips0|regfile1|regs~2441, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2442 , openmips0|regfile1|regs~2442, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2439 , openmips0|regfile1|regs~2439, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2440 , openmips0|regfile1|regs~2440, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2443 , openmips0|regfile1|regs~2443, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2444 , openmips0|regfile1|regs~2444, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2445 , openmips0|regfile1|regs~2445, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2446 , openmips0|regfile1|regs~2446, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[13]~123 , openmips0|regfile1|rdata1[13]~123, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[13]~124 , openmips0|regfile1|rdata1[13]~124, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[13]~63 , openmips0|id0|reg1_o[13]~63, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[13]~64 , openmips0|id0|reg1_o[13]~64, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[13]~65 , openmips0|id0|reg1_o[13]~65, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[13] , openmips0|id0|reg1_o[13], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~20 , openmips0|id_ex0|ex_reg1~20, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[13] , openmips0|id_ex0|ex_reg1[13], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~0 , openmips0|ex0|Mux13~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~1 , openmips0|ex0|Mux13~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[1] , openmips0|ex0|moveres[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector43~0 , openmips0|ex0|Selector43~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector43~1 , openmips0|ex0|Selector43~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[1] , openmips0|ex0|logicout[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~5 , openmips0|ex0|Mux13~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~135 , openmips0|ex0|ShiftRight0~135, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~59 , openmips0|ex0|ShiftRight0~59, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~58 , openmips0|ex0|ShiftRight0~58, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~60 , openmips0|ex0|ShiftRight0~60, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~6 , openmips0|ex0|ShiftRight0~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~124 , openmips0|ex0|ShiftRight0~124, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~132 , openmips0|ex0|ShiftRight0~132, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~133 , openmips0|ex0|ShiftRight0~133, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~134 , openmips0|ex0|ShiftRight0~134, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~136 , openmips0|ex0|ShiftRight0~136, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~101 , openmips0|ex0|ShiftLeft0~101, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~61 , openmips0|div0|result_o~61, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[1] , openmips0|div0|result_o[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~3 , openmips0|ex0|Mux13~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~31 , openmips0|ex0|ShiftLeft1~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~4 , openmips0|ex0|Mux13~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~62 , openmips0|div0|result_o~62, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[33] , openmips0|div0|result_o[33], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~6 , openmips0|ex0|Mux13~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~7 , openmips0|ex0|Mux13~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~0 , openmips0|id_ex0|ex_link_address~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~61 , openmips0|id_ex0|ex_link_address~61, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[1] , openmips0|id_ex0|ex_link_address[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~2 , openmips0|ex0|Mux13~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13~8 , openmips0|ex0|Mux13~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector75~2 , openmips0|ex0|Selector75~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[1] , openmips0|ex0|arithmeticres[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux13 , openmips0|ex0|Mux13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[1] , openmips0|ex0|wdata_o[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~30 , openmips0|ex_mem0|mem_wdata~30, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[1] , openmips0|ex_mem0|mem_wdata[1], openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[1]~feeder , clint0|mtimecmp[1]~feeder, openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[1] , clint0|mtimecmp[1], openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o~3 , clint0|wb_dat_o~3, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[1] , clint0|wb_dat_o[1], openmips_min_sopc, 1
instance = comp, \gpio_i[1]~input , gpio_i[1]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[1]~feeder , gpio_top0|sync[1]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[1] , gpio_top0|sync[1], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[1] , gpio_top0|ext_pad_s[1], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[1] , gpio_top0|rgpio_in[1], openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[0]~3 , gpio_top0|wb_dat_o[0]~3, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux66~0 , wb_conmax_top0|s2|Mux66~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[1]~feeder , gpio_top0|rgpio_ptrig[1]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[1] , gpio_top0|rgpio_ptrig[1], openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[0]~2 , gpio_top0|wb_dat_o[0]~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[1] , gpio_top0|rgpio_oe[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux59~0 , wb_conmax_top0|s2|Mux59~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[8] , gpio_top0|rgpio_ptrig[8], openmips_min_sopc, 1
instance = comp, \gpio_i[8]~input , gpio_i[8]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[8]~feeder , gpio_top0|sync[8]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[8] , gpio_top0|sync[8], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[8] , gpio_top0|ext_pad_s[8], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[8] , gpio_top0|rgpio_in[8], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~45 , gpio_top0|rgpio_ints~45, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[8] , gpio_top0|rgpio_inte[8], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~46 , gpio_top0|rgpio_ints~46, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~47 , gpio_top0|rgpio_ints~47, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[8] , gpio_top0|rgpio_ints[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux56~0 , wb_conmax_top0|s2|Mux56~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[11] , gpio_top0|rgpio_ptrig[11], openmips_min_sopc, 1
instance = comp, \gpio_i[11]~input , gpio_i[11]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[11]~feeder , gpio_top0|sync[11]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[11] , gpio_top0|sync[11], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[11] , gpio_top0|ext_pad_s[11], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[11] , gpio_top0|rgpio_in[11], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~36 , gpio_top0|rgpio_ints~36, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[11] , gpio_top0|rgpio_inte[11], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~37 , gpio_top0|rgpio_ints~37, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~38 , gpio_top0|rgpio_ints~38, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[11] , gpio_top0|rgpio_ints[11], openmips_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~6 , gpio_top0|WideOr0~6, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux61~0 , wb_conmax_top0|s2|Mux61~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[6] , gpio_top0|rgpio_ptrig[6], openmips_min_sopc, 1
instance = comp, \gpio_i[6]~input , gpio_i[6]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[6] , gpio_top0|sync[6], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[6] , gpio_top0|ext_pad_s[6], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[6] , gpio_top0|rgpio_in[6], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~27 , gpio_top0|rgpio_ints~27, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[6] , gpio_top0|rgpio_inte[6], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~28 , gpio_top0|rgpio_ints~28, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~29 , gpio_top0|rgpio_ints~29, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[6] , gpio_top0|rgpio_ints[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux60~0 , wb_conmax_top0|s2|Mux60~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[7] , gpio_top0|rgpio_inte[7], openmips_min_sopc, 1
instance = comp, \gpio_i[7]~input , gpio_i[7]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[7]~feeder , gpio_top0|sync[7]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[7] , gpio_top0|sync[7], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[7] , gpio_top0|ext_pad_s[7], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[7]~feeder , gpio_top0|rgpio_in[7]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[7] , gpio_top0|rgpio_in[7], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[7] , gpio_top0|rgpio_ptrig[7], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~33 , gpio_top0|rgpio_ints~33, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~34 , gpio_top0|rgpio_ints~34, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~35 , gpio_top0|rgpio_ints~35, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[7] , gpio_top0|rgpio_ints[7], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[1] , gpio_top0|rgpio_inte[1], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~3 , gpio_top0|rgpio_ints~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~4 , gpio_top0|rgpio_ints~4, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~5 , gpio_top0|rgpio_ints~5, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[1] , gpio_top0|rgpio_ints[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux64~0 , wb_conmax_top0|s2|Mux64~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[3] , gpio_top0|rgpio_ptrig[3], openmips_min_sopc, 1
instance = comp, \gpio_i[3]~input , gpio_i[3]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[3]~feeder , gpio_top0|sync[3]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[3] , gpio_top0|sync[3], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[3]~feeder , gpio_top0|ext_pad_s[3]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[3] , gpio_top0|ext_pad_s[3], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[3] , gpio_top0|rgpio_in[3], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~9 , gpio_top0|rgpio_ints~9, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[3] , gpio_top0|rgpio_inte[3], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~10 , gpio_top0|rgpio_ints~10, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~11 , gpio_top0|rgpio_ints~11, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[3] , gpio_top0|rgpio_ints[3], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[0] , gpio_top0|rgpio_ptrig[0], openmips_min_sopc, 1
instance = comp, \gpio_i[0]~input , gpio_i[0]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[0]~feeder , gpio_top0|sync[0]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[0] , gpio_top0|sync[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[0] , gpio_top0|ext_pad_s[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[0] , gpio_top0|rgpio_in[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~0 , gpio_top0|rgpio_ints~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[0] , gpio_top0|rgpio_inte[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~1 , gpio_top0|rgpio_ints~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~2 , gpio_top0|rgpio_ints~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[0] , gpio_top0|rgpio_ints[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~8 , gpio_top0|WideOr0~8, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux63~0 , wb_conmax_top0|s2|Mux63~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[4] , gpio_top0|rgpio_inte[4], openmips_min_sopc, 1
instance = comp, \gpio_i[4]~input , gpio_i[4]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[4] , gpio_top0|sync[4], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[4] , gpio_top0|ext_pad_s[4], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[4] , gpio_top0|rgpio_in[4], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[4] , gpio_top0|rgpio_ptrig[4], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~15 , gpio_top0|rgpio_ints~15, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~16 , gpio_top0|rgpio_ints~16, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~17 , gpio_top0|rgpio_ints~17, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[4] , gpio_top0|rgpio_ints[4], openmips_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~7 , gpio_top0|WideOr0~7, openmips_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~9 , gpio_top0|WideOr0~9, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux53~0 , wb_conmax_top0|s2|Mux53~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[14] , gpio_top0|rgpio_ptrig[14], openmips_min_sopc, 1
instance = comp, \gpio_i[14]~input , gpio_i[14]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[14] , gpio_top0|sync[14], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[14] , gpio_top0|ext_pad_s[14], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[14] , gpio_top0|rgpio_in[14], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~21 , gpio_top0|rgpio_ints~21, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[14] , gpio_top0|rgpio_inte[14], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~22 , gpio_top0|rgpio_ints~22, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~23 , gpio_top0|rgpio_ints~23, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[14] , gpio_top0|rgpio_ints[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux55~0 , wb_conmax_top0|s2|Mux55~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[12] , gpio_top0|rgpio_inte[12], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[12] , gpio_top0|rgpio_ptrig[12], openmips_min_sopc, 1
instance = comp, \gpio_i[12]~input , gpio_i[12]~input, openmips_min_sopc, 1
instance = comp, \gpio_top0|sync[12] , gpio_top0|sync[12], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_s[12] , gpio_top0|ext_pad_s[12], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[12]~feeder , gpio_top0|rgpio_in[12]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_in[12] , gpio_top0|rgpio_in[12], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~18 , gpio_top0|rgpio_ints~18, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~19 , gpio_top0|rgpio_ints~19, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints~20 , gpio_top0|rgpio_ints~20, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[12] , gpio_top0|rgpio_ints[12], openmips_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~5 , gpio_top0|WideOr0~5, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux39~0 , wb_conmax_top0|s2|Mux39~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[28] , gpio_top0|rgpio_ints[28], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux37~0 , wb_conmax_top0|s2|Mux37~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[30] , gpio_top0|rgpio_ints[30], openmips_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~0 , gpio_top0|WideOr0~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~1 , gpio_top0|WideOr0~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux47~0 , wb_conmax_top0|s2|Mux47~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[20]~feeder , gpio_top0|rgpio_ints[20]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[20] , gpio_top0|rgpio_ints[20], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux45~0 , wb_conmax_top0|s2|Mux45~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[22] , gpio_top0|rgpio_ints[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~25 , openmips0|ex_mem0|mem_reg2~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[23] , openmips0|ex_mem0|mem_reg2[23], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector60~0 , openmips0|mem0|Selector60~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[23] , openmips0|mem0|mem_data_o[23], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~25 , openmips0|dwishbone_bus_if|wishbone_data_o~25, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[23] , openmips0|dwishbone_bus_if|wishbone_data_o[23], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux44~0 , wb_conmax_top0|s2|Mux44~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[23]~feeder , gpio_top0|rgpio_ints[23]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[23] , gpio_top0|rgpio_ints[23], openmips_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~2 , gpio_top0|WideOr0~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux51~0 , wb_conmax_top0|s2|Mux51~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[16]~feeder , gpio_top0|rgpio_ints[16]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[16] , gpio_top0|rgpio_ints[16], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux50~0 , wb_conmax_top0|s2|Mux50~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ints[17] , gpio_top0|rgpio_ints[17], openmips_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~3 , gpio_top0|WideOr0~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|WideOr0~4 , gpio_top0|WideOr0~4, openmips_min_sopc, 1
instance = comp, \gpio_top0|WideOr0 , gpio_top0|WideOr0, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_inta_o , gpio_top0|wb_inta_o, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ctrl~1 , gpio_top0|rgpio_ctrl~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ctrl~2 , gpio_top0|rgpio_ctrl~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ctrl[1] , gpio_top0|rgpio_ctrl[1], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux30~0 , gpio_top0|Mux30~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux30~1 , gpio_top0|Mux30~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[1] , gpio_top0|rgpio_out[1], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux30~2 , gpio_top0|Mux30~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux30~3 , gpio_top0|Mux30~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[1] , gpio_top0|wb_dat_o[1], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux30~0 , uart_top0|wb_interface|Mux30~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux30~1 , uart_top0|wb_interface|Mux30~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux30~2 , uart_top0|wb_interface|Mux30~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[1] , uart_top0|wb_interface|wb_dat_o[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux30~0 , wb_conmax_top0|m0|Mux30~0, openmips_min_sopc, 1
instance = comp, \plic0|enable~0 , plic0|enable~0, openmips_min_sopc, 1
instance = comp, \plic0|enable[1] , plic0|enable[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux66~0 , wb_conmax_top0|s3|Mux66~0, openmips_min_sopc, 1
instance = comp, \plic0|threshold[1]~feeder , plic0|threshold[1]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|threshold[1] , plic0|threshold[1], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[1]~1 , plic0|wb_dat_o[1]~1, openmips_min_sopc, 1
instance = comp, \plic0|priority[4][1] , plic0|priority[4][1], openmips_min_sopc, 1
instance = comp, \plic0|priority[5][1]~feeder , plic0|priority[5][1]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][1] , plic0|priority[5][1], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~46 , plic0|wb_dat_o~46, openmips_min_sopc, 1
instance = comp, \plic0|priority[0][1]~feeder , plic0|priority[0][1]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[0][1] , plic0|priority[0][1], openmips_min_sopc, 1
instance = comp, \plic0|priority[2][1] , plic0|priority[2][1], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~44 , plic0|wb_dat_o~44, openmips_min_sopc, 1
instance = comp, \plic0|priority[1][1]~feeder , plic0|priority[1][1]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[1][1] , plic0|priority[1][1], openmips_min_sopc, 1
instance = comp, \plic0|priority[3][1] , plic0|priority[3][1], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~45 , plic0|wb_dat_o~45, openmips_min_sopc, 1
instance = comp, \plic0|priority[6][1] , plic0|priority[6][1], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~47 , plic0|wb_dat_o~47, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[1] , plic0|wb_dat_o[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux30~1 , wb_conmax_top0|m0|Mux30~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux30~2 , wb_conmax_top0|m0|Mux30~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux30~3 , wb_conmax_top0|m0|Mux30~3, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~32 , openmips0|dwishbone_bus_if|rd_buf~32, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[1] , openmips0|dwishbone_bus_if|rd_buf[1], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector106~0 , openmips0|dwishbone_bus_if|Selector106~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[1] , openmips0|dwishbone_bus_if|cpu_data_o[1], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[1]~84 , openmips0|mem0|wdata_o[1]~84, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[17]~feeder , gpio_top0|rgpio_ptrig[17]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[17] , gpio_top0|rgpio_ptrig[17], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[17] , gpio_top0|rgpio_inte[17], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[17]~feeder , gpio_top0|rgpio_out[17]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[17] , gpio_top0|rgpio_out[17], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[17] , gpio_top0|rgpio_oe[17], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux14~0 , gpio_top0|Mux14~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux14~1 , gpio_top0|Mux14~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux14~2 , gpio_top0|Mux14~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[17] , gpio_top0|wb_dat_o[17], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux14~0 , wb_conmax_top0|m0|Mux14~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux14~0 , uart_top0|wb_interface|Mux14~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux14~1 , uart_top0|wb_interface|Mux14~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux14~2 , uart_top0|wb_interface|Mux14~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[17] , uart_top0|wb_interface|wb_dat_o[17], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux50~0 , wb_conmax_top0|s3|Mux50~0, openmips_min_sopc, 1
instance = comp, \plic0|threshold[17]~feeder , plic0|threshold[17]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|threshold[17] , plic0|threshold[17], openmips_min_sopc, 1
instance = comp, \plic0|enable~26 , plic0|enable~26, openmips_min_sopc, 1
instance = comp, \plic0|enable[17] , plic0|enable[17], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[17]~19 , plic0|wb_dat_o[17]~19, openmips_min_sopc, 1
instance = comp, \plic0|priority[0][17]~feeder , plic0|priority[0][17]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[0][17] , plic0|priority[0][17], openmips_min_sopc, 1
instance = comp, \plic0|priority[2][17] , plic0|priority[2][17], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~140 , plic0|wb_dat_o~140, openmips_min_sopc, 1
instance = comp, \plic0|priority[3][17] , plic0|priority[3][17], openmips_min_sopc, 1
instance = comp, \plic0|priority[1][17]~feeder , plic0|priority[1][17]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[1][17] , plic0|priority[1][17], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~141 , plic0|wb_dat_o~141, openmips_min_sopc, 1
instance = comp, \plic0|priority[6][17] , plic0|priority[6][17], openmips_min_sopc, 1
instance = comp, \plic0|priority[5][17]~feeder , plic0|priority[5][17]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][17] , plic0|priority[5][17], openmips_min_sopc, 1
instance = comp, \plic0|priority[4][17] , plic0|priority[4][17], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~142 , plic0|wb_dat_o~142, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~143 , plic0|wb_dat_o~143, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[17] , plic0|wb_dat_o[17], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux14~1 , wb_conmax_top0|m0|Mux14~1, openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[17]~feeder , clint0|mtimecmp[17]~feeder, openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[17] , clint0|mtimecmp[17], openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o~27 , clint0|wb_dat_o~27, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[17] , clint0|wb_dat_o[17], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux14~2 , wb_conmax_top0|m0|Mux14~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~18 , openmips0|dwishbone_bus_if|rd_buf~18, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[17] , openmips0|dwishbone_bus_if|rd_buf[17], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector90~0 , openmips0|dwishbone_bus_if|Selector90~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[17] , openmips0|dwishbone_bus_if|cpu_data_o[17], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector14~0 , openmips0|mem0|Selector14~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[1]~85 , openmips0|mem0|wdata_o[1]~85, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[1]~86 , openmips0|mem0|wdata_o[1]~86, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~43 , openmips0|mem_wb0|wb_wdata~43, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[1] , openmips0|mem_wb0|wb_wdata[1], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[1]~87 , openmips0|mem0|wdata_o[1]~87, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[1]~128 , openmips0|id0|reg2_o[1]~128, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2959 , openmips0|regfile1|regs~2959, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2960 , openmips0|regfile1|regs~2960, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2966 , openmips0|regfile1|regs~2966, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2967 , openmips0|regfile1|regs~2967, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2961 , openmips0|regfile1|regs~2961, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2962 , openmips0|regfile1|regs~2962, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2963 , openmips0|regfile1|regs~2963, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2964 , openmips0|regfile1|regs~2964, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2965 , openmips0|regfile1|regs~2965, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2968 , openmips0|regfile1|regs~2968, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2949 , openmips0|regfile1|regs~2949, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2950 , openmips0|regfile1|regs~2950, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2956 , openmips0|regfile1|regs~2956, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2957 , openmips0|regfile1|regs~2957, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2951 , openmips0|regfile1|regs~2951, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2952 , openmips0|regfile1|regs~2952, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2953 , openmips0|regfile1|regs~2953, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2954 , openmips0|regfile1|regs~2954, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2955 , openmips0|regfile1|regs~2955, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2958 , openmips0|regfile1|regs~2958, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2969 , openmips0|regfile1|regs~2969, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[1]~129 , openmips0|id0|reg2_o[1]~129, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[1]~130 , openmips0|id0|reg2_o[1]~130, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[1] , openmips0|id0|reg2_o[1], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~9 , openmips0|id_ex0|ex_reg2~9, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[1] , openmips0|id_ex0|ex_reg2[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector172~0 , openmips0|ex0|Selector172~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|temp_op2~26 , openmips0|div0|temp_op2~26, openmips_min_sopc, 1
instance = comp, \openmips0|div0|divisor[6] , openmips0|div0|divisor[6], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~114 , openmips0|div0|Add5~114, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~13 , openmips0|div0|Add5~13, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~115 , openmips0|div0|Add5~115, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[39] , openmips0|div0|dividend[39], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~112 , openmips0|div0|Add5~112, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~15 , openmips0|div0|Add5~15, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~113 , openmips0|div0|Add5~113, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[40] , openmips0|div0|dividend[40], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~17 , openmips0|div0|Add5~17, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~110 , openmips0|div0|Add5~110, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~111 , openmips0|div0|Add5~111, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[41] , openmips0|div0|dividend[41], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~19 , openmips0|div0|Add5~19, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~108 , openmips0|div0|Add5~108, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~109 , openmips0|div0|Add5~109, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[42] , openmips0|div0|dividend[42], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~21 , openmips0|div0|Add5~21, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~106 , openmips0|div0|Add5~106, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~107 , openmips0|div0|Add5~107, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[43] , openmips0|div0|dividend[43], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~23 , openmips0|div0|Add5~23, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~104 , openmips0|div0|Add5~104, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~105 , openmips0|div0|Add5~105, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[44] , openmips0|div0|dividend[44], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~102 , openmips0|div0|Add5~102, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~25 , openmips0|div0|Add5~25, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~103 , openmips0|div0|Add5~103, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[45] , openmips0|div0|dividend[45], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~27 , openmips0|div0|Add5~27, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~100 , openmips0|div0|Add5~100, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~101 , openmips0|div0|Add5~101, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[46] , openmips0|div0|dividend[46], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~29 , openmips0|div0|Add5~29, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~98 , openmips0|div0|Add5~98, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~99 , openmips0|div0|Add5~99, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[47] , openmips0|div0|dividend[47], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~31 , openmips0|div0|Add5~31, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~33 , openmips0|div0|Add5~33, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~94 , openmips0|div0|Add5~94, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~95 , openmips0|div0|Add5~95, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[49] , openmips0|div0|dividend[49], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~35 , openmips0|div0|Add5~35, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~92 , openmips0|div0|Add5~92, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~93 , openmips0|div0|Add5~93, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[50] , openmips0|div0|dividend[50], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~37 , openmips0|div0|Add5~37, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~90 , openmips0|div0|Add5~90, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~91 , openmips0|div0|Add5~91, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[51] , openmips0|div0|dividend[51], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~39 , openmips0|div0|Add5~39, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~88 , openmips0|div0|Add5~88, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~89 , openmips0|div0|Add5~89, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[52] , openmips0|div0|dividend[52], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~41 , openmips0|div0|Add5~41, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~86 , openmips0|div0|Add5~86, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~87 , openmips0|div0|Add5~87, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[53] , openmips0|div0|dividend[53], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~43 , openmips0|div0|Add5~43, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~84 , openmips0|div0|Add5~84, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~85 , openmips0|div0|Add5~85, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[54] , openmips0|div0|dividend[54], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~45 , openmips0|div0|Add5~45, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~82 , openmips0|div0|Add5~82, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~83 , openmips0|div0|Add5~83, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[55] , openmips0|div0|dividend[55], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~47 , openmips0|div0|Add5~47, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~80 , openmips0|div0|Add5~80, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~81 , openmips0|div0|Add5~81, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[56] , openmips0|div0|dividend[56], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~49 , openmips0|div0|Add5~49, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~78 , openmips0|div0|Add5~78, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~79 , openmips0|div0|Add5~79, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[57] , openmips0|div0|dividend[57], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~76 , openmips0|div0|Add5~76, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~51 , openmips0|div0|Add5~51, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~77 , openmips0|div0|Add5~77, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[58] , openmips0|div0|dividend[58], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~74 , openmips0|div0|Add5~74, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~53 , openmips0|div0|Add5~53, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~75 , openmips0|div0|Add5~75, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[59] , openmips0|div0|dividend[59], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~55 , openmips0|div0|Add5~55, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~72 , openmips0|div0|Add5~72, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~73 , openmips0|div0|Add5~73, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[60] , openmips0|div0|dividend[60], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~57 , openmips0|div0|Add5~57, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~70 , openmips0|div0|Add5~70, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~71 , openmips0|div0|Add5~71, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[61] , openmips0|div0|dividend[61], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~59 , openmips0|div0|Add5~59, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~68 , openmips0|div0|Add5~68, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~69 , openmips0|div0|Add5~69, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[62] , openmips0|div0|dividend[62], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~66 , openmips0|div0|Add5~66, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~67 , openmips0|div0|Add5~67, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[63] , openmips0|div0|dividend[63], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~4 , openmips0|div0|result_o~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[62] , openmips0|div0|result_o[62], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~0 , openmips0|ex0|shiftres~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~36 , openmips0|ex0|ShiftLeft0~36, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~1 , openmips0|ex0|Mux30~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~2 , openmips0|ex0|Mux30~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~3 , openmips0|ex0|Mux30~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~4 , openmips0|ex0|Mux30~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~5 , openmips0|ex0|Mux30~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~3 , openmips0|div0|result_o~3, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[30] , openmips0|div0|result_o[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~6 , openmips0|ex0|Mux30~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~7 , openmips0|ex0|Mux30~7, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~56 , openmips0|id0|Add3~56, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~3 , openmips0|id_ex0|ex_link_address~3, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~4 , openmips0|id_ex0|ex_link_address~4, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[30] , openmips0|id_ex0|ex_link_address[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~8 , openmips0|ex0|Mux30~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~9 , openmips0|ex0|Mux30~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~1 , openmips0|ex0|Add4|auto_generated|_~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[31]~62 , openmips0|ex0|Add4|auto_generated|result_int[31]~62, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector46~2 , openmips0|ex0|Selector46~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[30] , openmips0|ex0|arithmeticres[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~10 , openmips0|ex0|Mux30~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~11 , openmips0|ex0|Mux30~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~88 , openmips0|ex0|Mult0|auto_generated|op_1~88, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~12 , openmips0|ex0|Mux30~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~124 , openmips0|ex0|Add6~124, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~13 , openmips0|ex0|Mux30~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector224~0 , openmips0|ex0|Selector224~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[30] , openmips0|ex0|csr_reg_data_o[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~71 , openmips0|ex_mem0|mem_csr_reg_data~71, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[30] , openmips0|ex_mem0|mem_csr_reg_data[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~4 , openmips0|ex0|moveres~4, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~6 , openmips0|mem_wb0|wb_csr_reg_data~6, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[30] , openmips0|mem_wb0|wb_csr_reg_data[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec~3 , openmips0|csr0|mtvec~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[30] , openmips0|csr0|mtime[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[30]~feeder , openmips0|csr0|marchid[30]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[30] , openmips0|csr0|marchid[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector67~0 , openmips0|csr0|Selector67~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[30] , openmips0|csr0|minstreth[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[30]~feeder , openmips0|csr0|minstret[30]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[30] , openmips0|csr0|minstret[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector67~1 , openmips0|csr0|Selector67~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[30] , openmips0|csr0|mhartid[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector67~2 , openmips0|csr0|Selector67~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[30]~94 , openmips0|csr0|mcycleh[30]~94, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[30] , openmips0|csr0|mcycleh[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[30] , openmips0|csr0|mvendorid[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector67~3 , openmips0|csr0|Selector67~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[30] , openmips0|csr0|mimpid[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[30]~97 , openmips0|csr0|mcycle[30]~97, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[30] , openmips0|csr0|mcycle[30], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~28 , openmips0|id_ex0|ex_current_inst_address~28, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[30] , openmips0|id_ex0|ex_current_inst_address[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~28 , openmips0|ex_mem0|mem_current_inst_address~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[30] , openmips0|ex_mem0|mem_current_inst_address[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval~7 , openmips0|csr0|mtval~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[30] , openmips0|csr0|mtval[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector67~4 , openmips0|csr0|Selector67~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[30] , openmips0|csr0|mip[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~12 , openmips0|csr0|mcause~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[30] , openmips0|csr0|mcause[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[30]~feeder , openmips0|csr0|mscratch[30]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[30] , openmips0|csr0|mscratch[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[30]~2 , openmips0|csr0|misa[30]~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[30] , openmips0|csr0|misa[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector67~5 , openmips0|csr0|Selector67~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[30] , openmips0|csr0|frm[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[30] , openmips0|csr0|mstatus[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector67~7 , openmips0|csr0|Selector67~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[30] , openmips0|csr0|mtvec[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector67~6 , openmips0|csr0|Selector67~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[30] , openmips0|csr0|mie[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[30] , openmips0|csr0|fflags[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector67~8 , openmips0|csr0|Selector67~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[30] , openmips0|csr0|fcsr[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[30]~93 , openmips0|csr0|mepc[30]~93, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[30] , openmips0|csr0|mepc[30], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector67~9 , openmips0|csr0|Selector67~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector67~10 , openmips0|csr0|Selector67~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector67~11 , openmips0|csr0|Selector67~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector67~12 , openmips0|csr0|Selector67~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector67~13 , openmips0|csr0|Selector67~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector67~14 , openmips0|csr0|Selector67~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[30] , openmips0|csr0|data_o[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~5 , openmips0|ex0|moveres~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[30] , openmips0|ex0|moveres[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector14~0 , openmips0|ex0|Selector14~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector14~1 , openmips0|ex0|Selector14~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[30] , openmips0|ex0|logicout[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~0 , openmips0|ex0|Mux30~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux30~14 , openmips0|ex0|Mux30~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[30] , openmips0|ex0|wdata_o[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~1 , openmips0|ex_mem0|mem_wdata~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[30] , openmips0|ex_mem0|mem_wdata[30], openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o~18 , clint0|wb_dat_o~18, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[30] , clint0|wb_dat_o[30], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux37~0 , wb_conmax_top0|s3|Mux37~0, openmips_min_sopc, 1
instance = comp, \plic0|threshold[30] , plic0|threshold[30], openmips_min_sopc, 1
instance = comp, \plic0|enable~17 , plic0|enable~17, openmips_min_sopc, 1
instance = comp, \plic0|enable[30] , plic0|enable[30], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[30]~13 , plic0|wb_dat_o[30]~13, openmips_min_sopc, 1
instance = comp, \plic0|priority[4][30] , plic0|priority[4][30], openmips_min_sopc, 1
instance = comp, \plic0|priority[1][30] , plic0|priority[1][30], openmips_min_sopc, 1
instance = comp, \plic0|priority[0][30] , plic0|priority[0][30], openmips_min_sopc, 1
instance = comp, \plic0|priority[3][30]~feeder , plic0|priority[3][30]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[3][30] , plic0|priority[3][30], openmips_min_sopc, 1
instance = comp, \plic0|priority[2][30] , plic0|priority[2][30], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~104 , plic0|wb_dat_o~104, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~105 , plic0|wb_dat_o~105, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~106 , plic0|wb_dat_o~106, openmips_min_sopc, 1
instance = comp, \plic0|priority[6][30] , plic0|priority[6][30], openmips_min_sopc, 1
instance = comp, \plic0|priority[5][30]~feeder , plic0|priority[5][30]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][30] , plic0|priority[5][30], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~107 , plic0|wb_dat_o~107, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[30] , plic0|wb_dat_o[30], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[30]~feeder , gpio_top0|rgpio_ptrig[30]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[30] , gpio_top0|rgpio_ptrig[30], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[30]~feeder , gpio_top0|rgpio_out[30]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[30] , gpio_top0|rgpio_out[30], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[30] , gpio_top0|rgpio_oe[30], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux1~0 , gpio_top0|Mux1~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[30] , gpio_top0|rgpio_inte[30], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux1~1 , gpio_top0|Mux1~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux1~2 , gpio_top0|Mux1~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[30] , gpio_top0|wb_dat_o[30], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux1~0 , wb_conmax_top0|m0|Mux1~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux1~1 , wb_conmax_top0|m0|Mux1~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux1~2 , wb_conmax_top0|m0|Mux1~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~6 , openmips0|dwishbone_bus_if|rd_buf~6, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[30] , openmips0|dwishbone_bus_if|rd_buf[30], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector77~0 , openmips0|dwishbone_bus_if|Selector77~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[30] , openmips0|dwishbone_bus_if|cpu_data_o[30], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[30]~8 , openmips0|mem0|wdata_o[30]~8, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[30]~9 , openmips0|mem0|wdata_o[30]~9, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~37 , openmips0|mem_wb0|wb_wdata~37, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[30] , openmips0|mem_wb0|wb_wdata[30], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1762 , openmips0|regfile1|regs~1762, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1763 , openmips0|regfile1|regs~1763, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1764 , openmips0|regfile1|regs~1764, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1765 , openmips0|regfile1|regs~1765, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1766 , openmips0|regfile1|regs~1766, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1767 , openmips0|regfile1|regs~1767, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1768 , openmips0|regfile1|regs~1768, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1760 , openmips0|regfile1|regs~1760, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1761 , openmips0|regfile1|regs~1761, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1769 , openmips0|regfile1|regs~1769, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1777 , openmips0|regfile1|regs~1777, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1778 , openmips0|regfile1|regs~1778, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1770 , openmips0|regfile1|regs~1770, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1771 , openmips0|regfile1|regs~1771, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1772 , openmips0|regfile1|regs~1772, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1773 , openmips0|regfile1|regs~1773, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1774 , openmips0|regfile1|regs~1774, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1775 , openmips0|regfile1|regs~1775, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1776 , openmips0|regfile1|regs~1776, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1779 , openmips0|regfile1|regs~1779, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1780 , openmips0|regfile1|regs~1780, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[30]~15 , openmips0|id0|reg2_o[30]~15, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[30]~16 , openmips0|id0|reg2_o[30]~16, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[30]~17 , openmips0|id0|reg2_o[30]~17, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[30] , openmips0|id0|reg2_o[30], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~6 , openmips0|id_ex0|ex_reg2~6, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[30] , openmips0|id_ex0|ex_reg2[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~6 , openmips0|ex_mem0|mem_reg2~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[30] , openmips0|ex_mem0|mem_reg2[30], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~4 , openmips0|ex_mem0|mem_reg2~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[14] , openmips0|ex_mem0|mem_reg2[14], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector53~0 , openmips0|mem0|Selector53~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector53~1 , openmips0|mem0|Selector53~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[30] , openmips0|mem0|mem_data_o[30], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~4 , openmips0|dwishbone_bus_if|wishbone_data_o~4, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[30] , openmips0|dwishbone_bus_if|wishbone_data_o[30], openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[30]~feeder , clint0|mtimecmp[30]~feeder, openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[30] , clint0|mtimecmp[30], openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[29]~feeder , clint0|mtimecmp[29]~feeder, openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[29] , clint0|mtimecmp[29], openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[23] , clint0|mtimecmp[23], openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[19]~feeder , clint0|mtimecmp[19]~feeder, openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[19] , clint0|mtimecmp[19], openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[11]~feeder , clint0|mtimecmp[11]~feeder, openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[11] , clint0|mtimecmp[11], openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[8]~feeder , clint0|mtimecmp[8]~feeder, openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[8] , clint0|mtimecmp[8], openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[7]~feeder , clint0|mtimecmp[7]~feeder, openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[7] , clint0|mtimecmp[7], openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[6]~feeder , clint0|mtimecmp[6]~feeder, openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[6] , clint0|mtimecmp[6], openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[4]~feeder , clint0|mtimecmp[4]~feeder, openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[4] , clint0|mtimecmp[4], openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[3]~feeder , clint0|mtimecmp[3]~feeder, openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[3] , clint0|mtimecmp[3], openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[0] , clint0|mtimecmp[0], openmips_min_sopc, 1
instance = comp, \clint0|LessThan0~1 , clint0|LessThan0~1, openmips_min_sopc, 1
instance = comp, \clint0|LessThan0~3 , clint0|LessThan0~3, openmips_min_sopc, 1
instance = comp, \clint0|LessThan0~5 , clint0|LessThan0~5, openmips_min_sopc, 1
instance = comp, \clint0|LessThan0~7 , clint0|LessThan0~7, openmips_min_sopc, 1
instance = comp, \clint0|LessThan0~9 , clint0|LessThan0~9, openmips_min_sopc, 1
instance = comp, \clint0|LessThan0~11 , clint0|LessThan0~11, openmips_min_sopc, 1
instance = comp, \clint0|LessThan0~13 , clint0|LessThan0~13, openmips_min_sopc, 1
instance = comp, \clint0|LessThan0~15 , clint0|LessThan0~15, openmips_min_sopc, 1
instance = comp, \clint0|LessThan0~17 , clint0|LessThan0~17, openmips_min_sopc, 1
instance = comp, \clint0|LessThan0~19 , clint0|LessThan0~19, openmips_min_sopc, 1
instance = comp, \clint0|LessThan0~21 , clint0|LessThan0~21, openmips_min_sopc, 1
instance = comp, \clint0|LessThan0~23 , clint0|LessThan0~23, openmips_min_sopc, 1
instance = comp, \clint0|LessThan0~25 , clint0|LessThan0~25, openmips_min_sopc, 1
instance = comp, \clint0|LessThan0~27 , clint0|LessThan0~27, openmips_min_sopc, 1
instance = comp, \clint0|LessThan0~29 , clint0|LessThan0~29, openmips_min_sopc, 1
instance = comp, \clint0|LessThan0~31 , clint0|LessThan0~31, openmips_min_sopc, 1
instance = comp, \clint0|LessThan0~33 , clint0|LessThan0~33, openmips_min_sopc, 1
instance = comp, \clint0|LessThan0~35 , clint0|LessThan0~35, openmips_min_sopc, 1
instance = comp, \clint0|LessThan0~37 , clint0|LessThan0~37, openmips_min_sopc, 1
instance = comp, \clint0|LessThan0~39 , clint0|LessThan0~39, openmips_min_sopc, 1
instance = comp, \clint0|LessThan0~41 , clint0|LessThan0~41, openmips_min_sopc, 1
instance = comp, \clint0|LessThan0~43 , clint0|LessThan0~43, openmips_min_sopc, 1
instance = comp, \clint0|LessThan0~45 , clint0|LessThan0~45, openmips_min_sopc, 1
instance = comp, \clint0|LessThan0~47 , clint0|LessThan0~47, openmips_min_sopc, 1
instance = comp, \clint0|LessThan0~49 , clint0|LessThan0~49, openmips_min_sopc, 1
instance = comp, \clint0|LessThan0~51 , clint0|LessThan0~51, openmips_min_sopc, 1
instance = comp, \clint0|LessThan0~53 , clint0|LessThan0~53, openmips_min_sopc, 1
instance = comp, \clint0|LessThan0~55 , clint0|LessThan0~55, openmips_min_sopc, 1
instance = comp, \clint0|LessThan0~57 , clint0|LessThan0~57, openmips_min_sopc, 1
instance = comp, \clint0|LessThan0~59 , clint0|LessThan0~59, openmips_min_sopc, 1
instance = comp, \clint0|LessThan0~61 , clint0|LessThan0~61, openmips_min_sopc, 1
instance = comp, \clint0|LessThan0~62 , clint0|LessThan0~62, openmips_min_sopc, 1
instance = comp, \clint0|always1~2 , clint0|always1~2, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Exception_code[0]~9 , openmips0|mem0|Exception_code[0]~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|WideNor0 , openmips0|csr0|WideNor0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[27]~5 , openmips0|csr0|mcause[27]~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~32 , openmips0|csr0|mcause~32, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[9] , openmips0|csr0|mcause[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[9] , openmips0|csr0|mscratch[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[9] , openmips0|csr0|misa[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector88~5 , openmips0|csr0|Selector88~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[9] , openmips0|csr0|mtvec[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector88~6 , openmips0|csr0|Selector88~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[9] , openmips0|csr0|frm[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[9] , openmips0|csr0|mie[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector88~7 , openmips0|csr0|Selector88~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[9] , openmips0|csr0|fcsr[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[9] , openmips0|csr0|fflags[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector88~8 , openmips0|csr0|Selector88~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[9] , openmips0|csr0|mstatus[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[9] , openmips0|csr0|mepc[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector88~9 , openmips0|csr0|Selector88~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector88~10 , openmips0|csr0|Selector88~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector88~11 , openmips0|csr0|Selector88~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector88~12 , openmips0|csr0|Selector88~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[9] , openmips0|csr0|mvendorid[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector88~3 , openmips0|csr0|Selector88~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[9] , openmips0|csr0|mimpid[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector88~13 , openmips0|csr0|Selector88~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[9]~feeder , openmips0|csr0|minstret[9]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[9] , openmips0|csr0|minstret[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[9] , openmips0|csr0|minstreth[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector88~1 , openmips0|csr0|Selector88~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[9] , openmips0|csr0|mhartid[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector88~2 , openmips0|csr0|Selector88~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector88~14 , openmips0|csr0|Selector88~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[9] , openmips0|csr0|data_o[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~45 , openmips0|ex0|moveres~45, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector245~0 , openmips0|ex0|Selector245~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[9] , openmips0|ex0|csr_reg_data_o[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~96 , openmips0|ex_mem0|mem_csr_reg_data~96, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[9] , openmips0|ex_mem0|mem_csr_reg_data[9], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[9]~133 , openmips0|ctrl0|new_pc[9]~133, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[9]~134 , openmips0|ctrl0|new_pc[9]~134, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[9]~167 , openmips0|ctrl0|new_pc[9]~167, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[9] , openmips0|ctrl0|new_pc[9], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~2 , openmips0|id0|Add2~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~4 , openmips0|id0|Add2~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~6 , openmips0|id0|Add2~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~8 , openmips0|id0|Add2~8, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~10 , openmips0|id0|Add2~10, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~12 , openmips0|id0|Add2~12, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~14 , openmips0|id0|Add2~14, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~16 , openmips0|id0|Add2~16, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~130 , openmips0|pc_reg0|pc~130, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~131 , openmips0|pc_reg0|pc~131, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~132 , openmips0|pc_reg0|pc~132, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[9] , openmips0|pc_reg0|pc[9], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~24 , openmips0|if_id0|id_pc~24, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[9] , openmips0|if_id0|id_pc[9], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~127 , openmips0|pc_reg0|pc~127, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~128 , openmips0|pc_reg0|pc~128, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~42 , openmips0|ex0|moveres~42, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[10]~feeder , openmips0|csr0|minstret[10]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[10] , openmips0|csr0|minstret[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[10] , openmips0|csr0|minstreth[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector87~1 , openmips0|csr0|Selector87~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[10] , openmips0|csr0|mhartid[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector87~2 , openmips0|csr0|Selector87~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[10]~feeder , openmips0|csr0|marchid[10]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[10] , openmips0|csr0|marchid[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[10] , openmips0|csr0|mtime[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector87~0 , openmips0|csr0|Selector87~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[10] , openmips0|csr0|mip[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval~26 , openmips0|csr0|mtval~26, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[10] , openmips0|csr0|mtval[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector87~4 , openmips0|csr0|Selector87~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[10] , openmips0|csr0|misa[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[10]~feeder , openmips0|csr0|mscratch[10]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[10] , openmips0|csr0|mscratch[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector87~5 , openmips0|csr0|Selector87~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~31 , openmips0|csr0|mcause~31, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[10] , openmips0|csr0|mcause[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[10] , openmips0|csr0|frm[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[10] , openmips0|csr0|fflags[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector87~6 , openmips0|csr0|Selector87~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[10] , openmips0|csr0|mepc[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector87~8 , openmips0|csr0|Selector87~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[10] , openmips0|csr0|fcsr[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[10] , openmips0|csr0|mstatus[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[10] , openmips0|csr0|mie[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector87~7 , openmips0|csr0|Selector87~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector87~9 , openmips0|csr0|Selector87~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector87~10 , openmips0|csr0|Selector87~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector87~11 , openmips0|csr0|Selector87~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector87~12 , openmips0|csr0|Selector87~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[10] , openmips0|csr0|mvendorid[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector87~3 , openmips0|csr0|Selector87~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[10] , openmips0|csr0|mimpid[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector87~13 , openmips0|csr0|Selector87~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector87~14 , openmips0|csr0|Selector87~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[10] , openmips0|csr0|data_o[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~43 , openmips0|ex0|moveres~43, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector244~0 , openmips0|ex0|Selector244~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[10] , openmips0|ex0|csr_reg_data_o[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~95 , openmips0|ex_mem0|mem_csr_reg_data~95, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[10] , openmips0|ex_mem0|mem_csr_reg_data[10], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~30 , openmips0|mem_wb0|wb_csr_reg_data~30, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[10] , openmips0|mem_wb0|wb_csr_reg_data[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec~27 , openmips0|csr0|mtvec~27, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[10]~feeder , openmips0|csr0|mtvec[10]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[10] , openmips0|csr0|mtvec[10], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[10]~131 , openmips0|ctrl0|new_pc[10]~131, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[10]~132 , openmips0|ctrl0|new_pc[10]~132, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[10]~166 , openmips0|ctrl0|new_pc[10]~166, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[10] , openmips0|ctrl0|new_pc[10], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~129 , openmips0|pc_reg0|pc~129, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[10] , openmips0|pc_reg0|pc[10], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~23 , openmips0|if_id0|id_pc~23, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[10] , openmips0|if_id0|id_pc[10], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2577 , openmips0|regfile1|regs~2577, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2578 , openmips0|regfile1|regs~2578, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2570 , openmips0|regfile1|regs~2570, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2571 , openmips0|regfile1|regs~2571, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2572 , openmips0|regfile1|regs~2572, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2573 , openmips0|regfile1|regs~2573, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2574 , openmips0|regfile1|regs~2574, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2575 , openmips0|regfile1|regs~2575, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2576 , openmips0|regfile1|regs~2576, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2579 , openmips0|regfile1|regs~2579, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2560 , openmips0|regfile1|regs~2560, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2561 , openmips0|regfile1|regs~2561, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2567 , openmips0|regfile1|regs~2567, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2568 , openmips0|regfile1|regs~2568, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2562 , openmips0|regfile1|regs~2562, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2563 , openmips0|regfile1|regs~2563, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2564 , openmips0|regfile1|regs~2564, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2565 , openmips0|regfile1|regs~2565, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2566 , openmips0|regfile1|regs~2566, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2569 , openmips0|regfile1|regs~2569, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[10]~129 , openmips0|regfile1|rdata1[10]~129, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[10]~130 , openmips0|regfile1|rdata1[10]~130, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[10]~73 , openmips0|id0|reg1_o[10]~73, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[10]~74 , openmips0|id0|reg1_o[10]~74, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[6]~71 , openmips0|id0|reg1_o[6]~71, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[10]~75 , openmips0|id0|reg1_o[10]~75, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[10] , openmips0|id0|reg1_o[10], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~23 , openmips0|id_ex0|ex_reg1~23, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[10] , openmips0|id_ex0|ex_reg1[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux5~0 , openmips0|ex0|Mux5~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux5~1 , openmips0|ex0|Mux5~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector67~2 , openmips0|ex0|Selector67~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[9] , openmips0|ex0|arithmeticres[9], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~46 , openmips0|div0|result_o~46, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[41] , openmips0|div0|result_o[41], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[9] , openmips0|ex0|moveres[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector35~0 , openmips0|ex0|Selector35~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector35~1 , openmips0|ex0|Selector35~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[9] , openmips0|ex0|logicout[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux5~5 , openmips0|ex0|Mux5~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~24 , openmips0|ex0|ShiftLeft1~24, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~45 , openmips0|div0|result_o~45, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[9] , openmips0|div0|result_o[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux5~3 , openmips0|ex0|Mux5~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~98 , openmips0|ex0|ShiftRight0~98, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~99 , openmips0|ex0|ShiftRight0~99, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~100 , openmips0|ex0|ShiftRight0~100, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux5~4 , openmips0|ex0|Mux5~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux5~6 , openmips0|ex0|Mux5~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux5~7 , openmips0|ex0|Mux5~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~45 , openmips0|id_ex0|ex_link_address~45, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~46 , openmips0|id_ex0|ex_link_address~46, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[9] , openmips0|id_ex0|ex_link_address[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux5~2 , openmips0|ex0|Mux5~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux5~8 , openmips0|ex0|Mux5~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux5 , openmips0|ex0|Mux5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[9] , openmips0|ex0|wdata_o[9], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[9]~76 , openmips0|id0|reg1_o[9]~76, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2601 , openmips0|regfile1|regs~2601, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2602 , openmips0|regfile1|regs~2602, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2608 , openmips0|regfile1|regs~2608, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2609 , openmips0|regfile1|regs~2609, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2605 , openmips0|regfile1|regs~2605, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2606 , openmips0|regfile1|regs~2606, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2603 , openmips0|regfile1|regs~2603, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2604 , openmips0|regfile1|regs~2604, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2607 , openmips0|regfile1|regs~2607, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2610 , openmips0|regfile1|regs~2610, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2611 , openmips0|regfile1|regs~2611, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2612 , openmips0|regfile1|regs~2612, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2613 , openmips0|regfile1|regs~2613, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2614 , openmips0|regfile1|regs~2614, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2615 , openmips0|regfile1|regs~2615, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2616 , openmips0|regfile1|regs~2616, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2617 , openmips0|regfile1|regs~2617, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2618 , openmips0|regfile1|regs~2618, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2619 , openmips0|regfile1|regs~2619, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2620 , openmips0|regfile1|regs~2620, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[9]~131 , openmips0|regfile1|rdata1[9]~131, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[9]~132 , openmips0|regfile1|rdata1[9]~132, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[9]~77 , openmips0|id0|reg1_o[9]~77, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[9]~78 , openmips0|id0|reg1_o[9]~78, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[9] , openmips0|id0|reg1_o[9], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~24 , openmips0|id_ex0|ex_reg1~24, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[9] , openmips0|id_ex0|ex_reg1[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux3~0 , openmips0|ex0|Mux3~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux3~1 , openmips0|ex0|Mux3~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector33~0 , openmips0|ex0|Selector33~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector33~1 , openmips0|ex0|Selector33~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[11] , openmips0|ex0|logicout[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[11] , openmips0|ex0|moveres[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux3~5 , openmips0|ex0|Mux3~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~41 , openmips0|div0|result_o~41, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[11] , openmips0|div0|result_o[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux3~3 , openmips0|ex0|Mux3~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~88 , openmips0|ex0|ShiftRight0~88, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~89 , openmips0|ex0|ShiftRight0~89, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~90 , openmips0|ex0|ShiftRight0~90, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~22 , openmips0|ex0|ShiftLeft1~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux3~4 , openmips0|ex0|Mux3~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~42 , openmips0|div0|result_o~42, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[43] , openmips0|div0|result_o[43], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux3~6 , openmips0|ex0|Mux3~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux3~7 , openmips0|ex0|Mux3~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~41 , openmips0|id_ex0|ex_link_address~41, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~42 , openmips0|id_ex0|ex_link_address~42, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[11] , openmips0|id_ex0|ex_link_address[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux3~2 , openmips0|ex0|Mux3~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux3~8 , openmips0|ex0|Mux3~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector65~2 , openmips0|ex0|Selector65~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[11] , openmips0|ex0|arithmeticres[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux3 , openmips0|ex0|Mux3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[11] , openmips0|ex0|wdata_o[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~20 , openmips0|ex_mem0|mem_wdata~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[11] , openmips0|ex_mem0|mem_wdata[11], openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o~30 , clint0|wb_dat_o~30, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[11] , clint0|wb_dat_o[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux56~0 , wb_conmax_top0|s3|Mux56~0, openmips_min_sopc, 1
instance = comp, \plic0|threshold[11] , plic0|threshold[11], openmips_min_sopc, 1
instance = comp, \plic0|enable~29 , plic0|enable~29, openmips_min_sopc, 1
instance = comp, \plic0|enable[11] , plic0|enable[11], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[11]~30 , plic0|wb_dat_o[11]~30, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][11]~feeder , plic0|priority[5][11]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][11] , plic0|priority[5][11], openmips_min_sopc, 1
instance = comp, \plic0|priority[6][11] , plic0|priority[6][11], openmips_min_sopc, 1
instance = comp, \plic0|priority[4][11] , plic0|priority[4][11], openmips_min_sopc, 1
instance = comp, \plic0|priority[1][11] , plic0|priority[1][11], openmips_min_sopc, 1
instance = comp, \plic0|priority[0][11] , plic0|priority[0][11], openmips_min_sopc, 1
instance = comp, \plic0|priority[2][11] , plic0|priority[2][11], openmips_min_sopc, 1
instance = comp, \plic0|priority[3][11]~feeder , plic0|priority[3][11]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[3][11] , plic0|priority[3][11], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~152 , plic0|wb_dat_o~152, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~153 , plic0|wb_dat_o~153, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~154 , plic0|wb_dat_o~154, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~155 , plic0|wb_dat_o~155, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[11] , plic0|wb_dat_o[11], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[11]~feeder , gpio_top0|rgpio_out[11]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[11] , gpio_top0|rgpio_out[11], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[11] , gpio_top0|rgpio_oe[11], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux20~0 , gpio_top0|Mux20~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux20~1 , gpio_top0|Mux20~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux20~2 , gpio_top0|Mux20~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux20~3 , gpio_top0|Mux20~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[11] , gpio_top0|wb_dat_o[11], openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~39 , inst_rom_0|inst_mem~39, openmips_min_sopc, 1
instance = comp, \inst_rom_0|temp_inst[19] , inst_rom_0|temp_inst[19], openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~19 , inst_rom_0|wb_dat_o~19, openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[11] , inst_rom_0|wb_dat_o[11], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux20~1 , uart_top0|wb_interface|Mux20~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux20~0 , uart_top0|wb_interface|Mux20~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux20~2 , uart_top0|wb_interface|Mux20~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[11] , uart_top0|wb_interface|wb_dat_o[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux20~0 , wb_conmax_top0|m0|Mux20~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux20~1 , wb_conmax_top0|m0|Mux20~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux20~2 , wb_conmax_top0|m0|Mux20~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux20~3 , wb_conmax_top0|m0|Mux20~3, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~23 , openmips0|dwishbone_bus_if|rd_buf~23, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[11] , openmips0|dwishbone_bus_if|rd_buf[11], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector96~0 , openmips0|dwishbone_bus_if|Selector96~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[11] , openmips0|dwishbone_bus_if|cpu_data_o[11], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector4~0 , openmips0|mem0|Selector4~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[11]~50 , openmips0|mem0|wdata_o[11]~50, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[11]~51 , openmips0|mem0|wdata_o[11]~51, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[11]~69 , openmips0|id0|reg1_o[11]~69, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2526 , openmips0|regfile1|regs~2526, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2527 , openmips0|regfile1|regs~2527, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2523 , openmips0|regfile1|regs~2523, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2524 , openmips0|regfile1|regs~2524, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2521 , openmips0|regfile1|regs~2521, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2522 , openmips0|regfile1|regs~2522, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2525 , openmips0|regfile1|regs~2525, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2519 , openmips0|regfile1|regs~2519, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2520 , openmips0|regfile1|regs~2520, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2528 , openmips0|regfile1|regs~2528, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2536 , openmips0|regfile1|regs~2536, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2537 , openmips0|regfile1|regs~2537, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2529 , openmips0|regfile1|regs~2529, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2530 , openmips0|regfile1|regs~2530, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2533 , openmips0|regfile1|regs~2533, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2534 , openmips0|regfile1|regs~2534, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2531 , openmips0|regfile1|regs~2531, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2532 , openmips0|regfile1|regs~2532, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2535 , openmips0|regfile1|regs~2535, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2538 , openmips0|regfile1|regs~2538, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[11]~127 , openmips0|regfile1|rdata1[11]~127, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[11]~128 , openmips0|regfile1|rdata1[11]~128, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[11]~70 , openmips0|id0|reg1_o[11]~70, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[11]~72 , openmips0|id0|reg1_o[11]~72, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[11] , openmips0|id0|reg1_o[11], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~22 , openmips0|id_ex0|ex_reg1~22, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[11] , openmips0|id_ex0|ex_reg1[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~85 , openmips0|ex0|Add1~85, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[11] , openmips0|ex_mem0|mem_mem_addr[11], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~26 , openmips0|dwishbone_bus_if|wishbone_addr_o~26, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[11] , openmips0|dwishbone_bus_if|wishbone_addr_o[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|Mux20~0 , wb_conmax_top0|s0|Mux20~0, openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~3 , inst_rom_0|inst_mem~3, openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~7 , inst_rom_0|inst_mem~7, openmips_min_sopc, 1
instance = comp, \inst_rom_0|temp_inst~5 , inst_rom_0|temp_inst~5, openmips_min_sopc, 1
instance = comp, \inst_rom_0|temp_inst[2] , inst_rom_0|temp_inst[2], openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~11 , inst_rom_0|wb_dat_o~11, openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[26] , inst_rom_0|wb_dat_o[26], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[6] , gpio_top0|rgpio_oe[6], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux25~0 , gpio_top0|Mux25~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[6] , gpio_top0|rgpio_out[6], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux25~1 , gpio_top0|Mux25~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux25~2 , gpio_top0|Mux25~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux25~3 , gpio_top0|Mux25~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[6] , gpio_top0|wb_dat_o[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux25~0 , wb_conmax_top0|m0|Mux25~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux25~0 , uart_top0|wb_interface|Mux25~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux25~1 , uart_top0|wb_interface|Mux25~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux25~2 , uart_top0|wb_interface|Mux25~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[6] , uart_top0|wb_interface|wb_dat_o[6], openmips_min_sopc, 1
instance = comp, \plic0|enable~22 , plic0|enable~22, openmips_min_sopc, 1
instance = comp, \plic0|enable[6] , plic0|enable[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux61~0 , wb_conmax_top0|s3|Mux61~0, openmips_min_sopc, 1
instance = comp, \plic0|threshold[6] , plic0|threshold[6], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[6]~3 , plic0|wb_dat_o[6]~3, openmips_min_sopc, 1
instance = comp, \plic0|priority[4][6] , plic0|priority[4][6], openmips_min_sopc, 1
instance = comp, \plic0|priority[5][6]~feeder , plic0|priority[5][6]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][6] , plic0|priority[5][6], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~126 , plic0|wb_dat_o~126, openmips_min_sopc, 1
instance = comp, \plic0|priority[1][6] , plic0|priority[1][6], openmips_min_sopc, 1
instance = comp, \plic0|priority[3][6] , plic0|priority[3][6], openmips_min_sopc, 1
instance = comp, \plic0|priority[0][6]~feeder , plic0|priority[0][6]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[0][6] , plic0|priority[0][6], openmips_min_sopc, 1
instance = comp, \plic0|priority[2][6] , plic0|priority[2][6], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~124 , plic0|wb_dat_o~124, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~125 , plic0|wb_dat_o~125, openmips_min_sopc, 1
instance = comp, \plic0|priority[6][6] , plic0|priority[6][6], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~127 , plic0|wb_dat_o~127, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[6] , plic0|wb_dat_o[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux25~1 , wb_conmax_top0|m0|Mux25~1, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o~23 , clint0|wb_dat_o~23, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[6] , clint0|wb_dat_o[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux25~2 , wb_conmax_top0|m0|Mux25~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux61~0 , wb_conmax_top0|s15|Mux61~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[6]~feeder , wb_conmax_top0|rf|conf6[6]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[6] , wb_conmax_top0|rf|conf6[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[6] , wb_conmax_top0|rf|conf4[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~122 , wb_conmax_top0|rf|rf_dout~122, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[6]~feeder , wb_conmax_top0|rf|conf5[6]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[6] , wb_conmax_top0|rf|conf5[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[6] , wb_conmax_top0|rf|conf7[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~123 , wb_conmax_top0|rf|rf_dout~123, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[6] , wb_conmax_top0|rf|conf14[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[6] , wb_conmax_top0|rf|conf12[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~129 , wb_conmax_top0|rf|rf_dout~129, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[6] , wb_conmax_top0|rf|conf13[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[6] , wb_conmax_top0|rf|conf15[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~130 , wb_conmax_top0|rf|rf_dout~130, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[6]~feeder , wb_conmax_top0|rf|conf10[6]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[6] , wb_conmax_top0|rf|conf10[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[6] , wb_conmax_top0|rf|conf11[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[6]~feeder , wb_conmax_top0|rf|conf9[6]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[6] , wb_conmax_top0|rf|conf9[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[6] , wb_conmax_top0|rf|conf8[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~124 , wb_conmax_top0|rf|rf_dout~124, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~125 , wb_conmax_top0|rf|rf_dout~125, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[6]~feeder , wb_conmax_top0|rf|conf1[6]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[6] , wb_conmax_top0|rf|conf1[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[6] , wb_conmax_top0|rf|conf0[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~126 , wb_conmax_top0|rf|rf_dout~126, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[6] , wb_conmax_top0|rf|conf3[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[6] , wb_conmax_top0|rf|conf2[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~127 , wb_conmax_top0|rf|rf_dout~127, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~128 , wb_conmax_top0|rf|rf_dout~128, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~131 , wb_conmax_top0|rf|rf_dout~131, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~201 , wb_conmax_top0|rf|rf_dout~201, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[6] , wb_conmax_top0|rf|rf_dout[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux25~3 , wb_conmax_top0|m0|Mux25~3, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~27 , openmips0|dwishbone_bus_if|rd_buf~27, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[6] , openmips0|dwishbone_bus_if|rd_buf[6], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector101~0 , openmips0|dwishbone_bus_if|Selector101~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[6] , openmips0|dwishbone_bus_if|cpu_data_o[6], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[6]~60 , openmips0|mem0|wdata_o[6]~60, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux53~0 , wb_conmax_top0|s15|Mux53~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[14]~feeder , wb_conmax_top0|rf|conf9[14]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[14] , wb_conmax_top0|rf|conf9[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[14] , wb_conmax_top0|rf|conf13[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[14]~feeder , wb_conmax_top0|rf|conf5[14]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[14] , wb_conmax_top0|rf|conf5[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[14] , wb_conmax_top0|rf|conf1[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~102 , wb_conmax_top0|rf|rf_dout~102, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~103 , wb_conmax_top0|rf|rf_dout~103, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[14]~feeder , wb_conmax_top0|rf|conf4[14]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[14] , wb_conmax_top0|rf|conf4[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[14] , wb_conmax_top0|rf|conf0[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~106 , wb_conmax_top0|rf|rf_dout~106, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[14]~feeder , wb_conmax_top0|rf|conf8[14]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[14] , wb_conmax_top0|rf|conf8[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[14] , wb_conmax_top0|rf|conf12[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~107 , wb_conmax_top0|rf|rf_dout~107, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[14]~feeder , wb_conmax_top0|rf|conf10[14]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[14] , wb_conmax_top0|rf|conf10[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[14] , wb_conmax_top0|rf|conf14[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[14]~feeder , wb_conmax_top0|rf|conf6[14]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[14] , wb_conmax_top0|rf|conf6[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[14] , wb_conmax_top0|rf|conf2[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~104 , wb_conmax_top0|rf|rf_dout~104, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~105 , wb_conmax_top0|rf|rf_dout~105, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~108 , wb_conmax_top0|rf|rf_dout~108, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[14]~feeder , wb_conmax_top0|rf|conf11[14]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[14] , wb_conmax_top0|rf|conf11[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[14] , wb_conmax_top0|rf|conf15[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[14] , wb_conmax_top0|rf|conf3[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[14]~feeder , wb_conmax_top0|rf|conf7[14]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[14] , wb_conmax_top0|rf|conf7[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~109 , wb_conmax_top0|rf|rf_dout~109, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~110 , wb_conmax_top0|rf|rf_dout~110, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~111 , wb_conmax_top0|rf|rf_dout~111, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~199 , wb_conmax_top0|rf|rf_dout~199, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[14] , wb_conmax_top0|rf|rf_dout[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux53~0 , wb_conmax_top0|s3|Mux53~0, openmips_min_sopc, 1
instance = comp, \plic0|threshold[14] , plic0|threshold[14], openmips_min_sopc, 1
instance = comp, \plic0|enable~19 , plic0|enable~19, openmips_min_sopc, 1
instance = comp, \plic0|enable[14] , plic0|enable[14], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[14]~6 , plic0|wb_dat_o[14]~6, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][14]~feeder , plic0|priority[5][14]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][14] , plic0|priority[5][14], openmips_min_sopc, 1
instance = comp, \plic0|priority[6][14] , plic0|priority[6][14], openmips_min_sopc, 1
instance = comp, \plic0|priority[3][14]~feeder , plic0|priority[3][14]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[3][14] , plic0|priority[3][14], openmips_min_sopc, 1
instance = comp, \plic0|priority[2][14] , plic0|priority[2][14], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~112 , plic0|wb_dat_o~112, openmips_min_sopc, 1
instance = comp, \plic0|priority[0][14] , plic0|priority[0][14], openmips_min_sopc, 1
instance = comp, \plic0|priority[1][14] , plic0|priority[1][14], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~113 , plic0|wb_dat_o~113, openmips_min_sopc, 1
instance = comp, \plic0|priority[4][14] , plic0|priority[4][14], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~114 , plic0|wb_dat_o~114, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~115 , plic0|wb_dat_o~115, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[14] , plic0|wb_dat_o[14], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[14] , gpio_top0|rgpio_oe[14], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[14]~feeder , gpio_top0|rgpio_out[14]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[14] , gpio_top0|rgpio_out[14], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux17~0 , gpio_top0|Mux17~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux17~1 , gpio_top0|Mux17~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux17~2 , gpio_top0|Mux17~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux17~3 , gpio_top0|Mux17~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[14] , gpio_top0|wb_dat_o[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux17~0 , wb_conmax_top0|m0|Mux17~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux17~0 , uart_top0|wb_interface|Mux17~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux17~1 , uart_top0|wb_interface|Mux17~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux17~2 , uart_top0|wb_interface|Mux17~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[14] , uart_top0|wb_interface|wb_dat_o[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux17~1 , wb_conmax_top0|m0|Mux17~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux17~2 , wb_conmax_top0|m0|Mux17~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux17~3 , wb_conmax_top0|m0|Mux17~3, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~20 , openmips0|dwishbone_bus_if|rd_buf~20, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[14] , openmips0|dwishbone_bus_if|rd_buf[14], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector93~0 , openmips0|dwishbone_bus_if|Selector93~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[14] , openmips0|dwishbone_bus_if|cpu_data_o[14], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector9~0 , openmips0|mem0|Selector9~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[6]~61 , openmips0|mem0|wdata_o[6]~61, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[6]~64 , openmips0|mem0|wdata_o[6]~64, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector70~2 , openmips0|ex0|Selector70~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[6] , openmips0|ex0|arithmeticres[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux8~2 , openmips0|ex0|Mux8~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux8~3 , openmips0|ex0|Mux8~3, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~51 , openmips0|id_ex0|ex_link_address~51, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~52 , openmips0|id_ex0|ex_link_address~52, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[6] , openmips0|id_ex0|ex_link_address[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux8~9 , openmips0|ex0|Mux8~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~27 , openmips0|ex0|ShiftLeft1~27, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~51 , openmips0|div0|result_o~51, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[6] , openmips0|div0|result_o[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux8~4 , openmips0|ex0|Mux8~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~71 , openmips0|ex0|ShiftRight0~71, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~112 , openmips0|ex0|ShiftRight0~112, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~113 , openmips0|ex0|ShiftRight0~113, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux8~5 , openmips0|ex0|Mux8~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~52 , openmips0|div0|result_o~52, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[38] , openmips0|div0|result_o[38], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~48 , openmips0|ex0|moveres~48, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[6] , openmips0|csr0|mtime[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[6]~feeder , openmips0|csr0|marchid[6]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[6] , openmips0|csr0|marchid[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector91~0 , openmips0|csr0|Selector91~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[6] , openmips0|csr0|mvendorid[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector91~3 , openmips0|csr0|Selector91~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[6] , openmips0|csr0|mimpid[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval~29 , openmips0|csr0|mtval~29, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[6] , openmips0|csr0|mtval[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector91~4 , openmips0|csr0|Selector91~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[6] , openmips0|csr0|mip[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~34 , openmips0|csr0|mcause~34, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[6] , openmips0|csr0|mcause[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[6] , openmips0|csr0|misa[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[6] , openmips0|csr0|mscratch[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector91~5 , openmips0|csr0|Selector91~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector91~6 , openmips0|csr0|Selector91~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[6] , openmips0|csr0|mstatus[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[6] , openmips0|csr0|frm[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector91~7 , openmips0|csr0|Selector91~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[6] , openmips0|csr0|fcsr[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[6] , openmips0|csr0|fflags[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector91~8 , openmips0|csr0|Selector91~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[6] , openmips0|csr0|mie[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[6] , openmips0|csr0|mepc[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector91~9 , openmips0|csr0|Selector91~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector91~10 , openmips0|csr0|Selector91~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector91~11 , openmips0|csr0|Selector91~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector91~12 , openmips0|csr0|Selector91~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector91~13 , openmips0|csr0|Selector91~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[6]~feeder , openmips0|csr0|minstret[6]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[6] , openmips0|csr0|minstret[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[6] , openmips0|csr0|minstreth[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector91~1 , openmips0|csr0|Selector91~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[6] , openmips0|csr0|mhartid[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector91~2 , openmips0|csr0|Selector91~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector91~14 , openmips0|csr0|Selector91~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[6] , openmips0|csr0|data_o[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~49 , openmips0|ex0|moveres~49, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[6] , openmips0|ex0|moveres[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector38~0 , openmips0|ex0|Selector38~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector38~1 , openmips0|ex0|Selector38~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[6] , openmips0|ex0|logicout[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux8~6 , openmips0|ex0|Mux8~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux8~7 , openmips0|ex0|Mux8~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux8~8 , openmips0|ex0|Mux8~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux8 , openmips0|ex0|Mux8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[6] , openmips0|ex0|wdata_o[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~25 , openmips0|ex_mem0|mem_wdata~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[6] , openmips0|ex_mem0|mem_wdata[6], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~45 , openmips0|mem_wb0|wb_wdata~45, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[6] , openmips0|mem_wb0|wb_wdata[6], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~230 , openmips0|regfile1|regs~230, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2754 , openmips0|regfile1|regs~2754, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2755 , openmips0|regfile1|regs~2755, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2756 , openmips0|regfile1|regs~2756, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2757 , openmips0|regfile1|regs~2757, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2758 , openmips0|regfile1|regs~2758, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2759 , openmips0|regfile1|regs~2759, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2760 , openmips0|regfile1|regs~2760, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2761 , openmips0|regfile1|regs~2761, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2762 , openmips0|regfile1|regs~2762, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2763 , openmips0|regfile1|regs~2763, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2744 , openmips0|regfile1|regs~2744, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2745 , openmips0|regfile1|regs~2745, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2751 , openmips0|regfile1|regs~2751, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2752 , openmips0|regfile1|regs~2752, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2746 , openmips0|regfile1|regs~2746, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2747 , openmips0|regfile1|regs~2747, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2748 , openmips0|regfile1|regs~2748, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2749 , openmips0|regfile1|regs~2749, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2750 , openmips0|regfile1|regs~2750, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2753 , openmips0|regfile1|regs~2753, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2764 , openmips0|regfile1|regs~2764, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[6]~65 , openmips0|mem0|wdata_o[6]~65, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[6]~108 , openmips0|id0|reg2_o[6]~108, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[6]~109 , openmips0|id0|reg2_o[6]~109, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[6]~110 , openmips0|id0|reg2_o[6]~110, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[6] , openmips0|id0|reg2_o[6], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~5 , openmips0|id_ex0|ex_reg2~5, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[6] , openmips0|id_ex0|ex_reg2[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~5 , openmips0|ex_mem0|mem_reg2~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[6] , openmips0|ex_mem0|mem_reg2[6], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[6] , openmips0|mem0|mem_data_o[6], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~7 , openmips0|dwishbone_bus_if|wishbone_data_o~7, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[6] , openmips0|dwishbone_bus_if|wishbone_data_o[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux61~0 , wb_conmax_top0|s1|Mux61~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[6] , uart_top0|wb_interface|wb_dat_is[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux45~0 , wb_conmax_top0|s1|Mux45~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[22] , uart_top0|wb_interface|wb_dat_is[22], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux53~0 , wb_conmax_top0|s1|Mux53~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[14] , uart_top0|wb_interface|wb_dat_is[14], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux33~0 , uart_top0|wb_interface|Mux33~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux37~0 , wb_conmax_top0|s1|Mux37~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[30] , uart_top0|wb_interface|wb_dat_is[30], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux33~1 , uart_top0|wb_interface|Mux33~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[6] , uart_top0|regs|lcr[6], openmips_min_sopc, 1
instance = comp, \uart_in~input , uart_in~input, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|i_uart_sync_flops|flop_0[0]~0 , uart_top0|regs|i_uart_sync_flops|flop_0[0]~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|i_uart_sync_flops|flop_0[0] , uart_top0|regs|i_uart_sync_flops|flop_0[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|i_uart_sync_flops|sync_dat_o[0] , uart_top0|regs|i_uart_sync_flops|sync_dat_o[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|serial_in~0 , uart_top0|regs|serial_in~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux5~0 , uart_top0|regs|receiver|Mux5~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux5~1 , uart_top0|regs|receiver|Mux5~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux5~2 , uart_top0|regs|receiver|Mux5~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux5~3 , uart_top0|regs|receiver|Mux5~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux5~4 , uart_top0|regs|receiver|Mux5~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rstate[1] , uart_top0|regs|receiver|rstate[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rparity~0 , uart_top0|regs|receiver|rparity~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Add1~0 , uart_top0|regs|receiver|Add1~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rbit_counter[1] , uart_top0|regs|receiver|rbit_counter[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rbit_counter[2]~0 , uart_top0|regs|receiver|rbit_counter[2]~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rbit_counter[2]~1 , uart_top0|regs|receiver|rbit_counter[2]~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rbit_counter[2] , uart_top0|regs|receiver|rbit_counter[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Equal3~0 , uart_top0|regs|receiver|Equal3~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rbit_counter[0]~2 , uart_top0|regs|receiver|rbit_counter[0]~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rbit_counter[0]~3 , uart_top0|regs|receiver|rbit_counter[0]~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rbit_counter[0] , uart_top0|regs|receiver|rbit_counter[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux4~0 , uart_top0|regs|receiver|Mux4~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux4~4 , uart_top0|regs|receiver|Mux4~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux4~5 , uart_top0|regs|receiver|Mux4~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux4~1 , uart_top0|regs|receiver|Mux4~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux4~2 , uart_top0|regs|receiver|Mux4~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux4~3 , uart_top0|regs|receiver|Mux4~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux4~6 , uart_top0|regs|receiver|Mux4~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rstate[2] , uart_top0|regs|receiver|rstate[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux3~2 , uart_top0|regs|receiver|Mux3~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux3~0 , uart_top0|regs|receiver|Mux3~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux3~1 , uart_top0|regs|receiver|Mux3~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux3~3 , uart_top0|regs|receiver|Mux3~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rstate[3] , uart_top0|regs|receiver|rstate[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux6~0 , uart_top0|regs|receiver|Mux6~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux6~1 , uart_top0|regs|receiver|Mux6~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux6~2 , uart_top0|regs|receiver|Mux6~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux6~4 , uart_top0|regs|receiver|Mux6~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux6~5 , uart_top0|regs|receiver|Mux6~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|Mux6~6 , uart_top0|regs|receiver|Mux6~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rstate[0] , uart_top0|regs|receiver|rstate[0], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux23~1 , uart_top0|wb_interface|Mux23~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux23~0 , uart_top0|wb_interface|Mux23~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux23~2 , uart_top0|wb_interface|Mux23~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[8] , uart_top0|wb_interface|wb_dat_o[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux23~0 , wb_conmax_top0|m0|Mux23~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[8] , gpio_top0|rgpio_out[8], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[8] , gpio_top0|rgpio_oe[8], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux23~0 , gpio_top0|Mux23~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux23~1 , gpio_top0|Mux23~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux23~2 , gpio_top0|Mux23~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux23~3 , gpio_top0|Mux23~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[8] , gpio_top0|wb_dat_o[8], openmips_min_sopc, 1
instance = comp, \plic0|enable~32 , plic0|enable~32, openmips_min_sopc, 1
instance = comp, \plic0|enable[8] , plic0|enable[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux59~0 , wb_conmax_top0|s3|Mux59~0, openmips_min_sopc, 1
instance = comp, \plic0|threshold[8]~feeder , plic0|threshold[8]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|threshold[8] , plic0|threshold[8], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[8]~27 , plic0|wb_dat_o[8]~27, openmips_min_sopc, 1
instance = comp, \plic0|priority[4][8] , plic0|priority[4][8], openmips_min_sopc, 1
instance = comp, \plic0|priority[5][8]~feeder , plic0|priority[5][8]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][8] , plic0|priority[5][8], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~166 , plic0|wb_dat_o~166, openmips_min_sopc, 1
instance = comp, \plic0|priority[6][8] , plic0|priority[6][8], openmips_min_sopc, 1
instance = comp, \plic0|priority[1][8]~feeder , plic0|priority[1][8]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[1][8] , plic0|priority[1][8], openmips_min_sopc, 1
instance = comp, \plic0|priority[3][8] , plic0|priority[3][8], openmips_min_sopc, 1
instance = comp, \plic0|priority[0][8]~feeder , plic0|priority[0][8]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[0][8] , plic0|priority[0][8], openmips_min_sopc, 1
instance = comp, \plic0|priority[2][8] , plic0|priority[2][8], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~164 , plic0|wb_dat_o~164, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~165 , plic0|wb_dat_o~165, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~167 , plic0|wb_dat_o~167, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[8] , plic0|wb_dat_o[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux23~1 , wb_conmax_top0|m0|Mux23~1, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o~33 , clint0|wb_dat_o~33, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[8] , clint0|wb_dat_o[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux23~2 , wb_conmax_top0|m0|Mux23~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux59~0 , wb_conmax_top0|s15|Mux59~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[8]~feeder , wb_conmax_top0|rf|conf5[8]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[8] , wb_conmax_top0|rf|conf5[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[8] , wb_conmax_top0|rf|conf6[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[8] , wb_conmax_top0|rf|conf4[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~182 , wb_conmax_top0|rf|rf_dout~182, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[8] , wb_conmax_top0|rf|conf7[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~183 , wb_conmax_top0|rf|rf_dout~183, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[8] , wb_conmax_top0|rf|conf0[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[8] , wb_conmax_top0|rf|conf1[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~186 , wb_conmax_top0|rf|rf_dout~186, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[8] , wb_conmax_top0|rf|conf2[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[8] , wb_conmax_top0|rf|conf3[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~187 , wb_conmax_top0|rf|rf_dout~187, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[8]~feeder , wb_conmax_top0|rf|conf10[8]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[8] , wb_conmax_top0|rf|conf10[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[8] , wb_conmax_top0|rf|conf11[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[8] , wb_conmax_top0|rf|conf8[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[8]~feeder , wb_conmax_top0|rf|conf9[8]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[8] , wb_conmax_top0|rf|conf9[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~184 , wb_conmax_top0|rf|rf_dout~184, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~185 , wb_conmax_top0|rf|rf_dout~185, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~188 , wb_conmax_top0|rf|rf_dout~188, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[8]~feeder , wb_conmax_top0|rf|conf13[8]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[8] , wb_conmax_top0|rf|conf13[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[8] , wb_conmax_top0|rf|conf15[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[8]~feeder , wb_conmax_top0|rf|conf14[8]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[8] , wb_conmax_top0|rf|conf14[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[8] , wb_conmax_top0|rf|conf12[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~189 , wb_conmax_top0|rf|rf_dout~189, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~190 , wb_conmax_top0|rf|rf_dout~190, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~191 , wb_conmax_top0|rf|rf_dout~191, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~207 , wb_conmax_top0|rf|rf_dout~207, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[8] , wb_conmax_top0|rf|rf_dout[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux23~3 , wb_conmax_top0|m0|Mux23~3, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~26 , openmips0|dwishbone_bus_if|rd_buf~26, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[8] , openmips0|dwishbone_bus_if|rd_buf[8], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector99~0 , openmips0|dwishbone_bus_if|Selector99~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[8] , openmips0|dwishbone_bus_if|cpu_data_o[8], openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~32 , inst_rom_0|inst_mem~32, openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~33 , inst_rom_0|inst_mem~33, openmips_min_sopc, 1
instance = comp, \inst_rom_0|temp_inst[8] , inst_rom_0|temp_inst[8], openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~16 , inst_rom_0|wb_dat_o~16, openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[16] , inst_rom_0|wb_dat_o[16], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux15~2 , uart_top0|wb_interface|Mux15~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux15~1 , uart_top0|wb_interface|Mux15~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux15~3 , uart_top0|wb_interface|Mux15~3, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[16] , uart_top0|wb_interface|wb_dat_o[16], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux15~0 , wb_conmax_top0|m0|Mux15~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[16]~feeder , gpio_top0|rgpio_oe[16]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[16] , gpio_top0|rgpio_oe[16], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[16] , gpio_top0|rgpio_inte[16], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[16]~feeder , gpio_top0|rgpio_out[16]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[16] , gpio_top0|rgpio_out[16], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[16] , gpio_top0|rgpio_ptrig[16], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux15~0 , gpio_top0|Mux15~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux15~1 , gpio_top0|Mux15~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux15~2 , gpio_top0|Mux15~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[16] , gpio_top0|wb_dat_o[16], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux51~0 , wb_conmax_top0|s3|Mux51~0, openmips_min_sopc, 1
instance = comp, \plic0|threshold[16]~feeder , plic0|threshold[16]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|threshold[16] , plic0|threshold[16], openmips_min_sopc, 1
instance = comp, \plic0|enable~23 , plic0|enable~23, openmips_min_sopc, 1
instance = comp, \plic0|enable[16] , plic0|enable[16], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[16]~18 , plic0|wb_dat_o[16]~18, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][16]~feeder , plic0|priority[5][16]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][16] , plic0|priority[5][16], openmips_min_sopc, 1
instance = comp, \plic0|priority[6][16] , plic0|priority[6][16], openmips_min_sopc, 1
instance = comp, \plic0|priority[4][16] , plic0|priority[4][16], openmips_min_sopc, 1
instance = comp, \plic0|priority[1][16]~feeder , plic0|priority[1][16]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[1][16] , plic0|priority[1][16], openmips_min_sopc, 1
instance = comp, \plic0|priority[0][16] , plic0|priority[0][16], openmips_min_sopc, 1
instance = comp, \plic0|priority[2][16] , plic0|priority[2][16], openmips_min_sopc, 1
instance = comp, \plic0|priority[3][16]~feeder , plic0|priority[3][16]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[3][16] , plic0|priority[3][16], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~128 , plic0|wb_dat_o~128, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~129 , plic0|wb_dat_o~129, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~130 , plic0|wb_dat_o~130, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~131 , plic0|wb_dat_o~131, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[16] , plic0|wb_dat_o[16], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux15~1 , wb_conmax_top0|m0|Mux15~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux15~2 , wb_conmax_top0|m0|Mux15~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~19 , openmips0|dwishbone_bus_if|rd_buf~19, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[16] , openmips0|dwishbone_bus_if|rd_buf[16], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector91~1 , openmips0|dwishbone_bus_if|Selector91~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[16] , openmips0|dwishbone_bus_if|cpu_data_o[16], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[0]~88 , openmips0|mem0|wdata_o[0]~88, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[0]~89 , openmips0|mem0|wdata_o[0]~89, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o~0 , clint0|wb_dat_o~0, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[0] , clint0|wb_dat_o[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[0] , gpio_top0|rgpio_oe[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux31~0 , gpio_top0|Mux31~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux31~1 , gpio_top0|Mux31~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[0] , gpio_top0|rgpio_out[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux31~2 , gpio_top0|Mux31~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux31~3 , gpio_top0|Mux31~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[0] , gpio_top0|wb_dat_o[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux31~0 , wb_conmax_top0|m0|Mux31~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux31~2 , uart_top0|wb_interface|Mux31~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux31~1 , uart_top0|wb_interface|Mux31~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux31~3 , uart_top0|wb_interface|Mux31~3, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[0] , uart_top0|wb_interface|wb_dat_o[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux67~0 , wb_conmax_top0|s3|Mux67~0, openmips_min_sopc, 1
instance = comp, \plic0|threshold[0] , plic0|threshold[0], openmips_min_sopc, 1
instance = comp, \plic0|enable~2 , plic0|enable~2, openmips_min_sopc, 1
instance = comp, \plic0|enable[0] , plic0|enable[0], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[0]~0 , plic0|wb_dat_o[0]~0, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][0]~feeder , plic0|priority[5][0]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][0] , plic0|priority[5][0], openmips_min_sopc, 1
instance = comp, \plic0|priority[6][0] , plic0|priority[6][0], openmips_min_sopc, 1
instance = comp, \plic0|priority[1][0] , plic0|priority[1][0], openmips_min_sopc, 1
instance = comp, \plic0|priority[0][0] , plic0|priority[0][0], openmips_min_sopc, 1
instance = comp, \plic0|priority[3][0]~feeder , plic0|priority[3][0]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[3][0] , plic0|priority[3][0], openmips_min_sopc, 1
instance = comp, \plic0|priority[2][0] , plic0|priority[2][0], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~36 , plic0|wb_dat_o~36, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~37 , plic0|wb_dat_o~37, openmips_min_sopc, 1
instance = comp, \plic0|priority[4][0] , plic0|priority[4][0], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~39 , plic0|wb_dat_o~39, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~40 , plic0|wb_dat_o~40, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[0] , plic0|wb_dat_o[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux31~1 , wb_conmax_top0|m0|Mux31~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux31~2 , wb_conmax_top0|m0|Mux31~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[0]~feeder , wb_conmax_top0|rf|conf5[0]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[0] , wb_conmax_top0|rf|conf5[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[0] , wb_conmax_top0|rf|conf6[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[0]~feeder , wb_conmax_top0|rf|conf4[0]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[0] , wb_conmax_top0|rf|conf4[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~32 , wb_conmax_top0|rf|rf_dout~32, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[0] , wb_conmax_top0|rf|conf7[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~33 , wb_conmax_top0|rf|rf_dout~33, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[0]~feeder , wb_conmax_top0|rf|conf14[0]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[0] , wb_conmax_top0|rf|conf14[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[0] , wb_conmax_top0|rf|conf12[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~39 , wb_conmax_top0|rf|rf_dout~39, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[0] , wb_conmax_top0|rf|conf13[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~40 , wb_conmax_top0|rf|rf_dout~40, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[0]~feeder , wb_conmax_top0|rf|conf9[0]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[0] , wb_conmax_top0|rf|conf9[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[0] , wb_conmax_top0|rf|conf8[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~34 , wb_conmax_top0|rf|rf_dout~34, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[0] , wb_conmax_top0|rf|conf11[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[0]~feeder , wb_conmax_top0|rf|conf10[0]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[0] , wb_conmax_top0|rf|conf10[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~35 , wb_conmax_top0|rf|rf_dout~35, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[0]~feeder , wb_conmax_top0|rf|conf2[0]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[0] , wb_conmax_top0|rf|conf2[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[0]~feeder , wb_conmax_top0|rf|conf1[0]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[0] , wb_conmax_top0|rf|conf1[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~36 , wb_conmax_top0|rf|rf_dout~36, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~37 , wb_conmax_top0|rf|rf_dout~37, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~38 , wb_conmax_top0|rf|rf_dout~38, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~41 , wb_conmax_top0|rf|rf_dout~41, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~192 , wb_conmax_top0|rf|rf_dout~192, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[0] , wb_conmax_top0|rf|rf_dout[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux31~3 , wb_conmax_top0|m0|Mux31~3, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~33 , openmips0|dwishbone_bus_if|rd_buf~33, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[0] , openmips0|dwishbone_bus_if|rd_buf[0], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector74~1 , openmips0|dwishbone_bus_if|Selector74~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[0] , openmips0|dwishbone_bus_if|cpu_data_o[0], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector15~0 , openmips0|mem0|Selector15~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[0]~90 , openmips0|mem0|wdata_o[0]~90, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[0]~91 , openmips0|mem0|wdata_o[0]~91, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~47 , openmips0|mem_wb0|wb_wdata~47, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[0] , openmips0|mem_wb0|wb_wdata[0], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3007 , openmips0|regfile1|regs~3007, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3008 , openmips0|regfile1|regs~3008, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3004 , openmips0|regfile1|regs~3004, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3005 , openmips0|regfile1|regs~3005, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3002 , openmips0|regfile1|regs~3002, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3003 , openmips0|regfile1|regs~3003, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3006 , openmips0|regfile1|regs~3006, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3000 , openmips0|regfile1|regs~3000, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3001 , openmips0|regfile1|regs~3001, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3009 , openmips0|regfile1|regs~3009, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2990 , openmips0|regfile1|regs~2990, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2991 , openmips0|regfile1|regs~2991, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2997 , openmips0|regfile1|regs~2997, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2998 , openmips0|regfile1|regs~2998, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2992 , openmips0|regfile1|regs~2992, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2993 , openmips0|regfile1|regs~2993, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2994 , openmips0|regfile1|regs~2994, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2995 , openmips0|regfile1|regs~2995, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2996 , openmips0|regfile1|regs~2996, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2999 , openmips0|regfile1|regs~2999, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3010 , openmips0|regfile1|regs~3010, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[0]~132 , openmips0|id0|reg2_o[0]~132, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[0]~133 , openmips0|id0|reg2_o[0]~133, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[0]~131 , openmips0|id0|reg2_o[0]~131, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[0]~134 , openmips0|id0|reg2_o[0]~134, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[0] , openmips0|id0|reg2_o[0], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~8 , openmips0|id_ex0|ex_reg2~8, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[0] , openmips0|id_ex0|ex_reg2[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~43 , openmips0|ex0|ShiftLeft0~43, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~44 , openmips0|ex0|ShiftLeft0~44, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~50 , openmips0|ex0|ShiftLeft0~50, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~35 , openmips0|div0|result_o~35, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[14] , openmips0|div0|result_o[14], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux0~3 , openmips0|ex0|Mux0~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~19 , openmips0|ex0|ShiftLeft1~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~72 , openmips0|ex0|ShiftRight0~72, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~73 , openmips0|ex0|ShiftRight0~73, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux0~4 , openmips0|ex0|Mux0~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector30~0 , openmips0|ex0|Selector30~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector30~1 , openmips0|ex0|Selector30~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[14] , openmips0|ex0|logicout[14], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~36 , openmips0|ex0|moveres~36, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[14]~feeder , openmips0|csr0|minstret[14]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[14] , openmips0|csr0|minstret[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[14] , openmips0|csr0|minstreth[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector83~1 , openmips0|csr0|Selector83~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[14] , openmips0|csr0|mhartid[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector83~2 , openmips0|csr0|Selector83~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[14] , openmips0|csr0|mtime[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[14]~feeder , openmips0|csr0|marchid[14]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[14] , openmips0|csr0|marchid[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector83~0 , openmips0|csr0|Selector83~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[14] , openmips0|csr0|mvendorid[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector83~3 , openmips0|csr0|Selector83~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[14] , openmips0|csr0|mimpid[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[14] , openmips0|csr0|misa[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[14]~feeder , openmips0|csr0|mscratch[14]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[14] , openmips0|csr0|mscratch[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector83~5 , openmips0|csr0|Selector83~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[14] , openmips0|csr0|mie[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[14] , openmips0|csr0|fcsr[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector83~8 , openmips0|csr0|Selector83~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector83~7 , openmips0|csr0|Selector83~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[14] , openmips0|csr0|frm[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[14]~feeder , openmips0|csr0|fflags[14]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[14] , openmips0|csr0|fflags[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector83~6 , openmips0|csr0|Selector83~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[14] , openmips0|csr0|mstatus[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[14] , openmips0|csr0|mepc[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector83~9 , openmips0|csr0|Selector83~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector83~10 , openmips0|csr0|Selector83~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~28 , openmips0|csr0|mcause~28, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[14] , openmips0|csr0|mcause[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector83~11 , openmips0|csr0|Selector83~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[14] , openmips0|csr0|mip[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval~23 , openmips0|csr0|mtval~23, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[14] , openmips0|csr0|mtval[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector83~4 , openmips0|csr0|Selector83~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector83~12 , openmips0|csr0|Selector83~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector83~13 , openmips0|csr0|Selector83~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector83~14 , openmips0|csr0|Selector83~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[14] , openmips0|csr0|data_o[14], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~37 , openmips0|ex0|moveres~37, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[14] , openmips0|ex0|moveres[14], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux0~5 , openmips0|ex0|Mux0~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~36 , openmips0|div0|result_o~36, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[46] , openmips0|div0|result_o[46], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux0~6 , openmips0|ex0|Mux0~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux0~7 , openmips0|ex0|Mux0~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~35 , openmips0|id_ex0|ex_link_address~35, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~36 , openmips0|id_ex0|ex_link_address~36, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[14] , openmips0|id_ex0|ex_link_address[14], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux0~2 , openmips0|ex0|Mux0~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux0~8 , openmips0|ex0|Mux0~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux0~0 , openmips0|ex0|Mux0~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux0~1 , openmips0|ex0|Mux0~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector62~2 , openmips0|ex0|Selector62~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[14] , openmips0|ex0|arithmeticres[14], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux0 , openmips0|ex0|Mux0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[14] , openmips0|ex0|wdata_o[14], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~17 , openmips0|ex_mem0|mem_wdata~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[14] , openmips0|ex_mem0|mem_wdata[14], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector1~0 , openmips0|mem0|Selector1~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[14]~41 , openmips0|mem0|wdata_o[14]~41, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[14]~42 , openmips0|mem0|wdata_o[14]~42, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2413 , openmips0|regfile1|regs~2413, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2414 , openmips0|regfile1|regs~2414, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2406 , openmips0|regfile1|regs~2406, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2407 , openmips0|regfile1|regs~2407, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2408 , openmips0|regfile1|regs~2408, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2409 , openmips0|regfile1|regs~2409, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2410 , openmips0|regfile1|regs~2410, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2411 , openmips0|regfile1|regs~2411, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2412 , openmips0|regfile1|regs~2412, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2415 , openmips0|regfile1|regs~2415, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2403 , openmips0|regfile1|regs~2403, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2404 , openmips0|regfile1|regs~2404, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2396 , openmips0|regfile1|regs~2396, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2397 , openmips0|regfile1|regs~2397, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2400 , openmips0|regfile1|regs~2400, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2401 , openmips0|regfile1|regs~2401, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2398 , openmips0|regfile1|regs~2398, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2399 , openmips0|regfile1|regs~2399, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2402 , openmips0|regfile1|regs~2402, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2405 , openmips0|regfile1|regs~2405, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[14]~121 , openmips0|regfile1|rdata1[14]~121, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[14]~122 , openmips0|regfile1|rdata1[14]~122, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[14]~60 , openmips0|id0|reg1_o[14]~60, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[14]~61 , openmips0|id0|reg1_o[14]~61, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[14]~62 , openmips0|id0|reg1_o[14]~62, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[14] , openmips0|id0|reg1_o[14], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~19 , openmips0|id_ex0|ex_reg1~19, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[14] , openmips0|id_ex0|ex_reg1[14], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector240~0 , openmips0|ex0|Selector240~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[14] , openmips0|ex0|csr_reg_data_o[14], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~92 , openmips0|ex_mem0|mem_csr_reg_data~92, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[14] , openmips0|ex_mem0|mem_csr_reg_data[14], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~27 , openmips0|mem_wb0|wb_csr_reg_data~27, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[14] , openmips0|mem_wb0|wb_csr_reg_data[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec~24 , openmips0|csr0|mtvec~24, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[14] , openmips0|csr0|mtvec[14], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[14]~123 , openmips0|ctrl0|new_pc[14]~123, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[14]~124 , openmips0|ctrl0|new_pc[14]~124, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[14]~162 , openmips0|ctrl0|new_pc[14]~162, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[14] , openmips0|ctrl0|new_pc[14], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~115 , openmips0|pc_reg0|pc~115, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~26 , openmips0|id0|Add2~26, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~116 , openmips0|pc_reg0|pc~116, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~117 , openmips0|pc_reg0|pc~117, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[14] , openmips0|pc_reg0|pc[14], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~19 , openmips0|if_id0|id_pc~19, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[14] , openmips0|if_id0|id_pc[14], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~28 , openmips0|id0|Add2~28, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~30 , openmips0|id0|Add2~30, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~32 , openmips0|id0|Add2~32, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~103 , openmips0|pc_reg0|pc~103, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~104 , openmips0|pc_reg0|pc~104, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[18]~115 , openmips0|ctrl0|new_pc[18]~115, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[18]~116 , openmips0|ctrl0|new_pc[18]~116, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[18]~158 , openmips0|ctrl0|new_pc[18]~158, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[18] , openmips0|ctrl0|new_pc[18], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~105 , openmips0|pc_reg0|pc~105, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[18] , openmips0|pc_reg0|pc[18], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~15 , openmips0|if_id0|id_pc~15, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[18] , openmips0|if_id0|id_pc[18], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2246 , openmips0|regfile1|regs~2246, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2247 , openmips0|regfile1|regs~2247, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2244 , openmips0|regfile1|regs~2244, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2245 , openmips0|regfile1|regs~2245, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2248 , openmips0|regfile1|regs~2248, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2242 , openmips0|regfile1|regs~2242, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2243 , openmips0|regfile1|regs~2243, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2249 , openmips0|regfile1|regs~2249, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2250 , openmips0|regfile1|regs~2250, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2251 , openmips0|regfile1|regs~2251, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2239 , openmips0|regfile1|regs~2239, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2240 , openmips0|regfile1|regs~2240, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2232 , openmips0|regfile1|regs~2232, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2233 , openmips0|regfile1|regs~2233, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2236 , openmips0|regfile1|regs~2236, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2237 , openmips0|regfile1|regs~2237, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2234 , openmips0|regfile1|regs~2234, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2235 , openmips0|regfile1|regs~2235, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2238 , openmips0|regfile1|regs~2238, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2241 , openmips0|regfile1|regs~2241, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[18]~113 , openmips0|regfile1|rdata1[18]~113, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[18]~114 , openmips0|regfile1|rdata1[18]~114, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[18]~48 , openmips0|id0|reg1_o[18]~48, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[18]~49 , openmips0|id0|reg1_o[18]~49, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[18]~50 , openmips0|id0|reg1_o[18]~50, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[18] , openmips0|id0|reg1_o[18], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~15 , openmips0|id_ex0|ex_reg1~15, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[18] , openmips0|id_ex0|ex_reg1[18], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector58~2 , openmips0|ex0|Selector58~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[18] , openmips0|ex0|arithmeticres[18], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~28 , openmips0|div0|result_o~28, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[50] , openmips0|div0|result_o[50], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~27 , openmips0|div0|result_o~27, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[18] , openmips0|div0|result_o[18], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~3 , openmips0|ex0|Mux18~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~4 , openmips0|ex0|Mux18~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~5 , openmips0|ex0|Mux18~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~6 , openmips0|ex0|Mux18~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~9 , openmips0|ex0|shiftres~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~7 , openmips0|ex0|Mux18~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~8 , openmips0|ex0|Mux18~8, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~27 , openmips0|id_ex0|ex_link_address~27, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~28 , openmips0|id_ex0|ex_link_address~28, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[18] , openmips0|id_ex0|ex_link_address[18], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~9 , openmips0|ex0|Mux18~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~1 , openmips0|ex0|Mux18~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~2 , openmips0|ex0|Mux18~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~10 , openmips0|ex0|Mux18~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector26~0 , openmips0|ex0|Selector26~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector26~1 , openmips0|ex0|Selector26~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[18] , openmips0|ex0|logicout[18], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[18] , openmips0|ex0|moveres[18], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~0 , openmips0|ex0|Mux18~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux18~11 , openmips0|ex0|Mux18~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[18] , openmips0|ex0|wdata_o[18], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~13 , openmips0|ex_mem0|mem_wdata~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[18] , openmips0|ex_mem0|mem_wdata[18], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[18]~32 , openmips0|mem0|wdata_o[18]~32, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[18]~33 , openmips0|mem0|wdata_o[18]~33, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~26 , openmips0|mem_wb0|wb_wdata~26, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[18] , openmips0|mem_wb0|wb_wdata[18], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[18]~63 , openmips0|id0|reg2_o[18]~63, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2269 , openmips0|regfile1|regs~2269, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2270 , openmips0|regfile1|regs~2270, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2266 , openmips0|regfile1|regs~2266, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2267 , openmips0|regfile1|regs~2267, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2264 , openmips0|regfile1|regs~2264, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2265 , openmips0|regfile1|regs~2265, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2268 , openmips0|regfile1|regs~2268, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2262 , openmips0|regfile1|regs~2262, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2263 , openmips0|regfile1|regs~2263, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2271 , openmips0|regfile1|regs~2271, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2252 , openmips0|regfile1|regs~2252, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2253 , openmips0|regfile1|regs~2253, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2256 , openmips0|regfile1|regs~2256, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2257 , openmips0|regfile1|regs~2257, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2254 , openmips0|regfile1|regs~2254, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2255 , openmips0|regfile1|regs~2255, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2258 , openmips0|regfile1|regs~2258, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2259 , openmips0|regfile1|regs~2259, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2260 , openmips0|regfile1|regs~2260, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2261 , openmips0|regfile1|regs~2261, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2272 , openmips0|regfile1|regs~2272, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[18]~64 , openmips0|id0|reg2_o[18]~64, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[18]~65 , openmips0|id0|reg2_o[18]~65, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[18] , openmips0|id0|reg2_o[18], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~22 , openmips0|id_ex0|ex_reg2~22, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[18] , openmips0|id_ex0|ex_reg2[18], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~22 , openmips0|ex_mem0|mem_reg2~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[18] , openmips0|ex_mem0|mem_reg2[18], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector65~0 , openmips0|mem0|Selector65~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector65~1 , openmips0|mem0|Selector65~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[18] , openmips0|mem0|mem_data_o[18], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~22 , openmips0|dwishbone_bus_if|wishbone_data_o~22, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[18] , openmips0|dwishbone_bus_if|wishbone_data_o[18], openmips_min_sopc, 1
instance = comp, \plic0|enable~25 , plic0|enable~25, openmips_min_sopc, 1
instance = comp, \plic0|enable[18] , plic0|enable[18], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux49~0 , wb_conmax_top0|s3|Mux49~0, openmips_min_sopc, 1
instance = comp, \plic0|threshold[18] , plic0|threshold[18], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[18]~20 , plic0|wb_dat_o[18]~20, openmips_min_sopc, 1
instance = comp, \plic0|priority[4][18] , plic0|priority[4][18], openmips_min_sopc, 1
instance = comp, \plic0|priority[3][18]~feeder , plic0|priority[3][18]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[3][18] , plic0|priority[3][18], openmips_min_sopc, 1
instance = comp, \plic0|priority[2][18] , plic0|priority[2][18], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~136 , plic0|wb_dat_o~136, openmips_min_sopc, 1
instance = comp, \plic0|priority[1][18] , plic0|priority[1][18], openmips_min_sopc, 1
instance = comp, \plic0|priority[0][18] , plic0|priority[0][18], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~137 , plic0|wb_dat_o~137, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~138 , plic0|wb_dat_o~138, openmips_min_sopc, 1
instance = comp, \plic0|priority[6][18] , plic0|priority[6][18], openmips_min_sopc, 1
instance = comp, \plic0|priority[5][18]~feeder , plic0|priority[5][18]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][18] , plic0|priority[5][18], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~139 , plic0|wb_dat_o~139, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[18] , plic0|wb_dat_o[18], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux13~0 , wb_conmax_top0|m1|Mux13~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux13~1 , wb_conmax_top0|m1|Mux13~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux13~2 , wb_conmax_top0|m1|Mux13~2, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf~25 , openmips0|iwishbone_bus_if|rd_buf~25, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf[18] , openmips0|iwishbone_bus_if|rd_buf[18], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector89~0 , openmips0|iwishbone_bus_if|Selector89~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|cpu_data_o[18] , openmips0|iwishbone_bus_if|cpu_data_o[18], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~25 , openmips0|if_id0|id_inst~25, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~1 , openmips0|if_id0|id_inst~1, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[18] , openmips0|if_id0|id_inst[18], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_addr_o[3]~9 , openmips0|id0|reg1_addr_o[3]~9, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|Equal1~0 , openmips0|regfile1|Equal1~0, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|Equal1~1 , openmips0|regfile1|Equal1~1, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2283 , openmips0|regfile1|regs~2283, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2284 , openmips0|regfile1|regs~2284, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2290 , openmips0|regfile1|regs~2290, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2291 , openmips0|regfile1|regs~2291, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2285 , openmips0|regfile1|regs~2285, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2286 , openmips0|regfile1|regs~2286, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2287 , openmips0|regfile1|regs~2287, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2288 , openmips0|regfile1|regs~2288, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2289 , openmips0|regfile1|regs~2289, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2292 , openmips0|regfile1|regs~2292, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2277 , openmips0|regfile1|regs~2277, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2278 , openmips0|regfile1|regs~2278, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2275 , openmips0|regfile1|regs~2275, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2276 , openmips0|regfile1|regs~2276, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2279 , openmips0|regfile1|regs~2279, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2273 , openmips0|regfile1|regs~2273, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2274 , openmips0|regfile1|regs~2274, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2280 , openmips0|regfile1|regs~2280, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2281 , openmips0|regfile1|regs~2281, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2282 , openmips0|regfile1|regs~2282, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[17]~115 , openmips0|regfile1|rdata1[17]~115, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[17]~116 , openmips0|regfile1|rdata1[17]~116, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[17]~52 , openmips0|id0|reg1_o[17]~52, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[17]~53 , openmips0|id0|reg1_o[17]~53, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[17] , openmips0|id0|reg1_o[17], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~16 , openmips0|id_ex0|ex_reg1~16, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[17] , openmips0|id_ex0|ex_reg1[17], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector27~0 , openmips0|ex0|Selector27~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector27~1 , openmips0|ex0|Selector27~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[17] , openmips0|ex0|logicout[17], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[17] , openmips0|ex0|moveres[17], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~2 , openmips0|ex0|Mux17~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~17 , openmips0|ex0|ShiftLeft1~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~18 , openmips0|ex0|ShiftLeft1~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~10 , openmips0|ex0|shiftres~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~6 , openmips0|ex0|Mux17~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~7 , openmips0|ex0|Mux17~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~8 , openmips0|ex0|Mux17~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~29 , openmips0|div0|result_o~29, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[17] , openmips0|div0|result_o[17], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~9 , openmips0|ex0|Mux17~9, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~30 , openmips0|div0|result_o~30, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[49] , openmips0|div0|result_o[49], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~10 , openmips0|ex0|Mux17~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~14 , openmips0|ex0|Mux17~14, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~29 , openmips0|id_ex0|ex_link_address~29, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~30 , openmips0|id_ex0|ex_link_address~30, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[17] , openmips0|id_ex0|ex_link_address[17], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~5 , openmips0|ex0|Mux17~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~11 , openmips0|ex0|Mux17~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector59~2 , openmips0|ex0|Selector59~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[17] , openmips0|ex0|arithmeticres[17], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~3 , openmips0|ex0|Mux17~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~4 , openmips0|ex0|Mux17~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~12 , openmips0|ex0|Mux17~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux17~13 , openmips0|ex0|Mux17~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[17] , openmips0|ex0|wdata_o[17], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~14 , openmips0|ex_mem0|mem_wdata~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[17] , openmips0|ex_mem0|mem_wdata[17], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[17]~34 , openmips0|mem0|wdata_o[17]~34, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[17]~35 , openmips0|mem0|wdata_o[17]~35, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[17]~67 , openmips0|id0|reg2_o[17]~67, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2300 , openmips0|regfile1|regs~2300, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2301 , openmips0|regfile1|regs~2301, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2293 , openmips0|regfile1|regs~2293, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2294 , openmips0|regfile1|regs~2294, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2295 , openmips0|regfile1|regs~2295, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2296 , openmips0|regfile1|regs~2296, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2297 , openmips0|regfile1|regs~2297, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2298 , openmips0|regfile1|regs~2298, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2299 , openmips0|regfile1|regs~2299, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2302 , openmips0|regfile1|regs~2302, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2310 , openmips0|regfile1|regs~2310, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2311 , openmips0|regfile1|regs~2311, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2303 , openmips0|regfile1|regs~2303, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2304 , openmips0|regfile1|regs~2304, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2307 , openmips0|regfile1|regs~2307, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2308 , openmips0|regfile1|regs~2308, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2305 , openmips0|regfile1|regs~2305, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2306 , openmips0|regfile1|regs~2306, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2309 , openmips0|regfile1|regs~2309, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2312 , openmips0|regfile1|regs~2312, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2313 , openmips0|regfile1|regs~2313, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[17]~68 , openmips0|id0|reg2_o[17]~68, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[17]~69 , openmips0|id0|reg2_o[17]~69, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[17] , openmips0|id0|reg2_o[17], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~21 , openmips0|id_ex0|ex_reg2~21, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[17] , openmips0|id_ex0|ex_reg2[17], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~21 , openmips0|ex_mem0|mem_reg2~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[17] , openmips0|ex_mem0|mem_reg2[17], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector66~0 , openmips0|mem0|Selector66~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector66~1 , openmips0|mem0|Selector66~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[17] , openmips0|mem0|mem_data_o[17], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~21 , openmips0|dwishbone_bus_if|wishbone_data_o~21, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[17] , openmips0|dwishbone_bus_if|wishbone_data_o[17], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux50~0 , wb_conmax_top0|s1|Mux50~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[17] , uart_top0|wb_interface|wb_dat_is[17], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux66~0 , wb_conmax_top0|s1|Mux66~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[1] , uart_top0|wb_interface|wb_dat_is[1], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux38~1 , uart_top0|wb_interface|Mux38~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rx_reset~2 , uart_top0|regs|rx_reset~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rx_reset , uart_top0|regs|rx_reset, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[0]~3 , uart_top0|regs|receiver|rf_data_in[0]~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[0]~4 , uart_top0|regs|receiver|rf_data_in[0]~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|rf_data_in[0] , uart_top0|regs|receiver|rf_data_in[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo~49 , uart_top0|regs|receiver|fifo_rx|fifo~49, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|fifo[0][0] , uart_top0|regs|receiver|fifo_rx|fifo[0][0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~13 , uart_top0|regs|lsr7~13, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~12 , uart_top0|regs|lsr7~12, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~10 , uart_top0|regs|lsr7~10, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~11 , uart_top0|regs|lsr7~11, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~14 , uart_top0|regs|lsr7~14, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~7 , uart_top0|regs|lsr7~7, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~8 , uart_top0|regs|lsr7~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~6 , uart_top0|regs|lsr7~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~5 , uart_top0|regs|lsr7~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~9 , uart_top0|regs|lsr7~9, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~0 , uart_top0|regs|lsr7~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~1 , uart_top0|regs|lsr7~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~2 , uart_top0|regs|lsr7~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~3 , uart_top0|regs|lsr7~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~4 , uart_top0|regs|lsr7~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7~15 , uart_top0|regs|lsr7~15, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7_d , uart_top0|regs|lsr7_d, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7r~0 , uart_top0|regs|lsr7r~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr7r , uart_top0|regs|lsr7r, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux0~0 , uart_top0|regs|Mux0~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux0~1 , uart_top0|regs|Mux0~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|scratch[7] , uart_top0|regs|scratch[7], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|mcr[3] , uart_top0|regs|mcr[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dcd_c~0 , uart_top0|regs|dcd_c~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|msr[7] , uart_top0|regs|msr[7], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux0~2 , uart_top0|regs|Mux0~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[15] , uart_top0|regs|dl[15], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[7]~feeder , uart_top0|regs|dl[7]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[7] , uart_top0|regs|dl[7], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[16] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[16], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux0~3 , uart_top0|regs|Mux0~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~8 , uart_top0|regs|receiver|fifo_rx|rfifo|ram~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux0~4 , uart_top0|regs|Mux0~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux0~5 , uart_top0|regs|Mux0~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux0~6 , uart_top0|regs|Mux0~6, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux8~1 , uart_top0|wb_interface|Mux8~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux8~2 , uart_top0|wb_interface|Mux8~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[23] , uart_top0|wb_interface|wb_dat_o[23], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux8~0 , wb_conmax_top0|m0|Mux8~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux44~0 , wb_conmax_top0|s3|Mux44~0, openmips_min_sopc, 1
instance = comp, \plic0|threshold[23] , plic0|threshold[23], openmips_min_sopc, 1
instance = comp, \plic0|enable~7 , plic0|enable~7, openmips_min_sopc, 1
instance = comp, \plic0|enable[23] , plic0|enable[23], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[23]~25 , plic0|wb_dat_o[23]~25, openmips_min_sopc, 1
instance = comp, \plic0|priority[1][23] , plic0|priority[1][23], openmips_min_sopc, 1
instance = comp, \plic0|priority[0][23]~feeder , plic0|priority[0][23]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[0][23] , plic0|priority[0][23], openmips_min_sopc, 1
instance = comp, \plic0|priority[2][23] , plic0|priority[2][23], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~64 , plic0|wb_dat_o~64, openmips_min_sopc, 1
instance = comp, \plic0|priority[3][23] , plic0|priority[3][23], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~65 , plic0|wb_dat_o~65, openmips_min_sopc, 1
instance = comp, \plic0|priority[6][23] , plic0|priority[6][23], openmips_min_sopc, 1
instance = comp, \plic0|priority[4][23] , plic0|priority[4][23], openmips_min_sopc, 1
instance = comp, \plic0|priority[5][23]~feeder , plic0|priority[5][23]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][23] , plic0|priority[5][23], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~66 , plic0|wb_dat_o~66, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~67 , plic0|wb_dat_o~67, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[23] , plic0|wb_dat_o[23], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux8~1 , wb_conmax_top0|m0|Mux8~1, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o~8 , clint0|wb_dat_o~8, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[23] , clint0|wb_dat_o[23], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux8~2 , wb_conmax_top0|m0|Mux8~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~4 , openmips0|dwishbone_bus_if|rd_buf~4, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[23] , openmips0|dwishbone_bus_if|rd_buf[23], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector84~0 , openmips0|dwishbone_bus_if|Selector84~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[23] , openmips0|dwishbone_bus_if|cpu_data_o[23], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector44~2 , openmips0|mem0|Selector44~2, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector44~3 , openmips0|mem0|Selector44~3, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector44~1 , openmips0|mem0|Selector44~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector44~4 , openmips0|mem0|Selector44~4, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector44~5 , openmips0|mem0|Selector44~5, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2693 , openmips0|regfile1|regs~2693, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2694 , openmips0|regfile1|regs~2694, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2695 , openmips0|regfile1|regs~2695, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2696 , openmips0|regfile1|regs~2696, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2697 , openmips0|regfile1|regs~2697, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2698 , openmips0|regfile1|regs~2698, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2699 , openmips0|regfile1|regs~2699, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2700 , openmips0|regfile1|regs~2700, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2701 , openmips0|regfile1|regs~2701, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2702 , openmips0|regfile1|regs~2702, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2683 , openmips0|regfile1|regs~2683, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2684 , openmips0|regfile1|regs~2684, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2690 , openmips0|regfile1|regs~2690, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2691 , openmips0|regfile1|regs~2691, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2685 , openmips0|regfile1|regs~2685, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2686 , openmips0|regfile1|regs~2686, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2687 , openmips0|regfile1|regs~2687, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2688 , openmips0|regfile1|regs~2688, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2689 , openmips0|regfile1|regs~2689, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2692 , openmips0|regfile1|regs~2692, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[7]~135 , openmips0|regfile1|rdata1[7]~135, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[7]~136 , openmips0|regfile1|rdata1[7]~136, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[7]~82 , openmips0|id0|reg1_o[7]~82, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[7]~83 , openmips0|id0|reg1_o[7]~83, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[7]~84 , openmips0|id0|reg1_o[7]~84, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[7] , openmips0|id0|reg1_o[7], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~26 , openmips0|id_ex0|ex_reg1~26, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[7] , openmips0|id_ex0|ex_reg1[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux4~0 , openmips0|ex0|Mux4~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux4~1 , openmips0|ex0|Mux4~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~43 , openmips0|id_ex0|ex_link_address~43, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~44 , openmips0|id_ex0|ex_link_address~44, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[10] , openmips0|id_ex0|ex_link_address[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux4~2 , openmips0|ex0|Mux4~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~23 , openmips0|ex0|ShiftLeft1~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~94 , openmips0|ex0|ShiftRight0~94, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~95 , openmips0|ex0|ShiftRight0~95, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~43 , openmips0|div0|result_o~43, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[10] , openmips0|div0|result_o[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux4~3 , openmips0|ex0|Mux4~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux4~4 , openmips0|ex0|Mux4~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector34~0 , openmips0|ex0|Selector34~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector34~1 , openmips0|ex0|Selector34~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[10] , openmips0|ex0|logicout[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[10] , openmips0|ex0|moveres[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux4~5 , openmips0|ex0|Mux4~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~44 , openmips0|div0|result_o~44, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[42] , openmips0|div0|result_o[42], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux4~6 , openmips0|ex0|Mux4~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux4~7 , openmips0|ex0|Mux4~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux4~8 , openmips0|ex0|Mux4~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector66~2 , openmips0|ex0|Selector66~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[10] , openmips0|ex0|arithmeticres[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux4 , openmips0|ex0|Mux4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[10] , openmips0|ex0|wdata_o[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~21 , openmips0|ex_mem0|mem_wdata~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[10] , openmips0|ex_mem0|mem_wdata[10], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector5~0 , openmips0|mem0|Selector5~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[10]~52 , openmips0|mem0|wdata_o[10]~52, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[10]~53 , openmips0|mem0|wdata_o[10]~53, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[10]~95 , openmips0|id0|reg2_o[10]~95, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2597 , openmips0|regfile1|regs~2597, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2598 , openmips0|regfile1|regs~2598, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2590 , openmips0|regfile1|regs~2590, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2591 , openmips0|regfile1|regs~2591, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2594 , openmips0|regfile1|regs~2594, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2595 , openmips0|regfile1|regs~2595, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2592 , openmips0|regfile1|regs~2592, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2593 , openmips0|regfile1|regs~2593, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2596 , openmips0|regfile1|regs~2596, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2599 , openmips0|regfile1|regs~2599, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2580 , openmips0|regfile1|regs~2580, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2581 , openmips0|regfile1|regs~2581, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2587 , openmips0|regfile1|regs~2587, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2588 , openmips0|regfile1|regs~2588, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2584 , openmips0|regfile1|regs~2584, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2585 , openmips0|regfile1|regs~2585, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2582 , openmips0|regfile1|regs~2582, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2583 , openmips0|regfile1|regs~2583, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2586 , openmips0|regfile1|regs~2586, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2589 , openmips0|regfile1|regs~2589, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2600 , openmips0|regfile1|regs~2600, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[10]~96 , openmips0|id0|reg2_o[10]~96, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[10]~97 , openmips0|id0|reg2_o[10]~97, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[10] , openmips0|id0|reg2_o[10], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~16 , openmips0|id_ex0|ex_reg2~16, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[10] , openmips0|id_ex0|ex_reg2[10], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~16 , openmips0|ex_mem0|mem_reg2~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[10] , openmips0|ex_mem0|mem_reg2[10], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector73~0 , openmips0|mem0|Selector73~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[10] , openmips0|mem0|mem_data_o[10], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~16 , openmips0|dwishbone_bus_if|wishbone_data_o~16, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[10] , openmips0|dwishbone_bus_if|wishbone_data_o[10], openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[10]~feeder , clint0|mtimecmp[10]~feeder, openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[10] , clint0|mtimecmp[10], openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o~31 , clint0|wb_dat_o~31, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[10] , clint0|wb_dat_o[10], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux21~0 , wb_conmax_top0|m1|Mux21~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux21~1 , wb_conmax_top0|m1|Mux21~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux21~2 , wb_conmax_top0|m1|Mux21~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux21~3 , wb_conmax_top0|m1|Mux21~3, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf~29 , openmips0|iwishbone_bus_if|rd_buf~29, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf[10] , openmips0|iwishbone_bus_if|rd_buf[10], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector97~0 , openmips0|iwishbone_bus_if|Selector97~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|cpu_data_o[10] , openmips0|iwishbone_bus_if|cpu_data_o[10], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~29 , openmips0|if_id0|id_inst~29, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[10] , openmips0|if_id0|id_inst[10], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wd~4 , openmips0|id_ex0|ex_wd~4, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wd[3] , openmips0|id_ex0|ex_wd[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wd~2 , openmips0|ex_mem0|mem_wd~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wd[3] , openmips0|ex_mem0|mem_wd[3], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wd~2 , openmips0|mem_wb0|wb_wd~2, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wd[3] , openmips0|mem_wb0|wb_wd[3], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[27]~7 , openmips0|id0|reg2_o[27]~7, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[27]~8 , openmips0|id0|reg2_o[27]~8, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[27]~6 , openmips0|id0|reg2_o[27]~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[27]~9 , openmips0|id0|reg2_o[27]~9, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[27]~10 , openmips0|id0|reg2_o[27]~10, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[11]~90 , openmips0|id0|reg2_o[11]~90, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2549 , openmips0|regfile1|regs~2549, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2550 , openmips0|regfile1|regs~2550, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2556 , openmips0|regfile1|regs~2556, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2557 , openmips0|regfile1|regs~2557, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2551 , openmips0|regfile1|regs~2551, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2552 , openmips0|regfile1|regs~2552, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2553 , openmips0|regfile1|regs~2553, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2554 , openmips0|regfile1|regs~2554, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2555 , openmips0|regfile1|regs~2555, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2558 , openmips0|regfile1|regs~2558, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2543 , openmips0|regfile1|regs~2543, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2544 , openmips0|regfile1|regs~2544, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2541 , openmips0|regfile1|regs~2541, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2542 , openmips0|regfile1|regs~2542, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2545 , openmips0|regfile1|regs~2545, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2546 , openmips0|regfile1|regs~2546, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2547 , openmips0|regfile1|regs~2547, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2539 , openmips0|regfile1|regs~2539, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2540 , openmips0|regfile1|regs~2540, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2548 , openmips0|regfile1|regs~2548, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2559 , openmips0|regfile1|regs~2559, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[11]~91 , openmips0|id0|reg2_o[11]~91, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[11]~93 , openmips0|id0|reg2_o[11]~93, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[11] , openmips0|id0|reg2_o[11], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~17 , openmips0|id_ex0|ex_reg2~17, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[11] , openmips0|id_ex0|ex_reg2[11], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector162~0 , openmips0|ex0|Selector162~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal0~6 , openmips0|div0|Equal0~6, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal0~5 , openmips0|div0|Equal0~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal0~7 , openmips0|div0|Equal0~7, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal0~8 , openmips0|div0|Equal0~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal0~9 , openmips0|div0|Equal0~9, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal0~2 , openmips0|div0|Equal0~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal0~1 , openmips0|div0|Equal0~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal0~3 , openmips0|div0|Equal0~3, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal0~0 , openmips0|div0|Equal0~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal0~4 , openmips0|div0|Equal0~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal0~10 , openmips0|div0|Equal0~10, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state~15 , openmips0|div0|state~15, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state.01 , openmips0|div0|state.01, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state~17 , openmips0|div0|state~17, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state~19 , openmips0|div0|state~19, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state.11 , openmips0|div0|state.11, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state~12 , openmips0|div0|state~12, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state~13 , openmips0|div0|state~13, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state~14 , openmips0|div0|state~14, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state~16 , openmips0|div0|state~16, openmips_min_sopc, 1
instance = comp, \openmips0|div0|state.10 , openmips0|div0|state.10, openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[0]~9 , openmips0|div0|cnt[0]~9, openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[4] , openmips0|div0|cnt[4], openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[5]~18 , openmips0|div0|cnt[5]~18, openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[5] , openmips0|div0|cnt[5], openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[2]~8 , openmips0|div0|cnt[2]~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[0] , openmips0|div0|cnt[0], openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[1]~10 , openmips0|div0|cnt[1]~10, openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[1] , openmips0|div0|cnt[1], openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[2]~12 , openmips0|div0|cnt[2]~12, openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[2] , openmips0|div0|cnt[2], openmips_min_sopc, 1
instance = comp, \openmips0|div0|cnt[3] , openmips0|div0|cnt[3], openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal1~0 , openmips0|div0|Equal1~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Equal1~1 , openmips0|div0|Equal1~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~96 , openmips0|div0|Add5~96, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Add5~97 , openmips0|div0|Add5~97, openmips_min_sopc, 1
instance = comp, \openmips0|div0|dividend[48] , openmips0|div0|dividend[48], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~34 , openmips0|div0|result_o~34, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[47] , openmips0|div0|result_o[47], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~33 , openmips0|div0|result_o~33, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[15] , openmips0|div0|result_o[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~21 , openmips0|ex0|ShiftLeft0~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~29 , openmips0|ex0|ShiftLeft0~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15~5 , openmips0|ex0|Mux15~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15~6 , openmips0|ex0|Mux15~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15~4 , openmips0|ex0|Mux15~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15~7 , openmips0|ex0|Mux15~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector29~0 , openmips0|ex0|Selector29~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector29~1 , openmips0|ex0|Selector29~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[15] , openmips0|ex0|logicout[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~34 , openmips0|ex0|moveres~34, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[15]~feeder , openmips0|csr0|minstret[15]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[15] , openmips0|csr0|minstret[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[15] , openmips0|csr0|minstreth[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector82~1 , openmips0|csr0|Selector82~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[15] , openmips0|csr0|mhartid[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector82~2 , openmips0|csr0|Selector82~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval~22 , openmips0|csr0|mtval~22, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[15] , openmips0|csr0|mtval[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector82~4 , openmips0|csr0|Selector82~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[15] , openmips0|csr0|mip[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[15] , openmips0|csr0|misa[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[15] , openmips0|csr0|mscratch[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector82~5 , openmips0|csr0|Selector82~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~27 , openmips0|csr0|mcause~27, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[15] , openmips0|csr0|mcause[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[15] , openmips0|csr0|mstatus[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[15]~feeder , openmips0|csr0|fcsr[15]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[15] , openmips0|csr0|fcsr[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector82~6 , openmips0|csr0|Selector82~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector82~7 , openmips0|csr0|Selector82~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[15] , openmips0|csr0|mepc[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[15] , openmips0|csr0|fflags[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector82~9 , openmips0|csr0|Selector82~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[15] , openmips0|csr0|frm[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[15] , openmips0|csr0|mie[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector82~8 , openmips0|csr0|Selector82~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector82~10 , openmips0|csr0|Selector82~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector82~11 , openmips0|csr0|Selector82~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector82~12 , openmips0|csr0|Selector82~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[15] , openmips0|csr0|mvendorid[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector82~3 , openmips0|csr0|Selector82~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[15] , openmips0|csr0|mimpid[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector82~13 , openmips0|csr0|Selector82~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[15] , openmips0|csr0|mtime[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[15]~feeder , openmips0|csr0|marchid[15]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[15] , openmips0|csr0|marchid[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector82~0 , openmips0|csr0|Selector82~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector82~14 , openmips0|csr0|Selector82~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[15] , openmips0|csr0|data_o[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~35 , openmips0|ex0|moveres~35, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[15] , openmips0|ex0|moveres[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15~8 , openmips0|ex0|Mux15~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15~9 , openmips0|ex0|Mux15~9, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~33 , openmips0|id_ex0|ex_link_address~33, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~34 , openmips0|id_ex0|ex_link_address~34, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[15] , openmips0|id_ex0|ex_link_address[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15~11 , openmips0|ex0|Mux15~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15~10 , openmips0|ex0|Mux15~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector61~2 , openmips0|ex0|Selector61~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[15] , openmips0|ex0|arithmeticres[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15~2 , openmips0|ex0|Mux15~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15~3 , openmips0|ex0|Mux15~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux15 , openmips0|ex0|Mux15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[15] , openmips0|ex0|wdata_o[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~16 , openmips0|ex_mem0|mem_wdata~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[15] , openmips0|ex_mem0|mem_wdata[15], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[15]~39 , openmips0|mem0|wdata_o[15]~39, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[15]~40 , openmips0|mem0|wdata_o[15]~40, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~29 , openmips0|mem_wb0|wb_wdata~29, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[15] , openmips0|mem_wb0|wb_wdata[15], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~335 , openmips0|regfile1|regs~335, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2385 , openmips0|regfile1|regs~2385, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2386 , openmips0|regfile1|regs~2386, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2392 , openmips0|regfile1|regs~2392, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2393 , openmips0|regfile1|regs~2393, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2387 , openmips0|regfile1|regs~2387, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2388 , openmips0|regfile1|regs~2388, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2389 , openmips0|regfile1|regs~2389, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2390 , openmips0|regfile1|regs~2390, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2391 , openmips0|regfile1|regs~2391, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2394 , openmips0|regfile1|regs~2394, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2375 , openmips0|regfile1|regs~2375, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2376 , openmips0|regfile1|regs~2376, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2377 , openmips0|regfile1|regs~2377, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2378 , openmips0|regfile1|regs~2378, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2379 , openmips0|regfile1|regs~2379, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2380 , openmips0|regfile1|regs~2380, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2381 , openmips0|regfile1|regs~2381, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2382 , openmips0|regfile1|regs~2382, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2383 , openmips0|regfile1|regs~2383, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2384 , openmips0|regfile1|regs~2384, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2395 , openmips0|regfile1|regs~2395, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[15]~75 , openmips0|id0|reg2_o[15]~75, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[15]~76 , openmips0|id0|reg2_o[15]~76, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[15]~77 , openmips0|id0|reg2_o[15]~77, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[15] , openmips0|id0|reg2_o[15], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~19 , openmips0|id_ex0|ex_reg2~19, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[15] , openmips0|id_ex0|ex_reg2[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~19 , openmips0|ex_mem0|mem_reg2~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[15] , openmips0|ex_mem0|mem_reg2[15], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector68~0 , openmips0|mem0|Selector68~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[15] , openmips0|mem0|mem_data_o[15], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~19 , openmips0|dwishbone_bus_if|wishbone_data_o~19, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[15] , openmips0|dwishbone_bus_if|wishbone_data_o[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux52~0 , wb_conmax_top0|s3|Mux52~0, openmips_min_sopc, 1
instance = comp, \plic0|threshold[15] , plic0|threshold[15], openmips_min_sopc, 1
instance = comp, \plic0|enable~24 , plic0|enable~24, openmips_min_sopc, 1
instance = comp, \plic0|enable[15] , plic0|enable[15], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[15]~17 , plic0|wb_dat_o[15]~17, openmips_min_sopc, 1
instance = comp, \plic0|priority[0][15]~feeder , plic0|priority[0][15]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[0][15] , plic0|priority[0][15], openmips_min_sopc, 1
instance = comp, \plic0|priority[2][15] , plic0|priority[2][15], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~132 , plic0|wb_dat_o~132, openmips_min_sopc, 1
instance = comp, \plic0|priority[3][15] , plic0|priority[3][15], openmips_min_sopc, 1
instance = comp, \plic0|priority[1][15]~feeder , plic0|priority[1][15]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[1][15] , plic0|priority[1][15], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~133 , plic0|wb_dat_o~133, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][15]~feeder , plic0|priority[5][15]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][15] , plic0|priority[5][15], openmips_min_sopc, 1
instance = comp, \plic0|priority[4][15] , plic0|priority[4][15], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~134 , plic0|wb_dat_o~134, openmips_min_sopc, 1
instance = comp, \plic0|priority[6][15] , plic0|priority[6][15], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~135 , plic0|wb_dat_o~135, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[15] , plic0|wb_dat_o[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux16~0 , wb_conmax_top0|m1|Mux16~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux16~1 , wb_conmax_top0|m1|Mux16~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux16~2 , wb_conmax_top0|m1|Mux16~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux16~3 , wb_conmax_top0|m1|Mux16~3, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf~24 , openmips0|iwishbone_bus_if|rd_buf~24, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf[15] , openmips0|iwishbone_bus_if|rd_buf[15], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector92~0 , openmips0|iwishbone_bus_if|Selector92~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|cpu_data_o[15] , openmips0|iwishbone_bus_if|cpu_data_o[15], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~24 , openmips0|if_id0|id_inst~24, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[15] , openmips0|if_id0|id_inst[15], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[15]~74 , openmips0|id0|reg2_o[15]~74, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2357 , openmips0|regfile1|regs~2357, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2358 , openmips0|regfile1|regs~2358, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2359 , openmips0|regfile1|regs~2359, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2360 , openmips0|regfile1|regs~2360, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2361 , openmips0|regfile1|regs~2361, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2355 , openmips0|regfile1|regs~2355, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2356 , openmips0|regfile1|regs~2356, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2362 , openmips0|regfile1|regs~2362, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2363 , openmips0|regfile1|regs~2363, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2364 , openmips0|regfile1|regs~2364, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2372 , openmips0|regfile1|regs~2372, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2373 , openmips0|regfile1|regs~2373, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2365 , openmips0|regfile1|regs~2365, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2366 , openmips0|regfile1|regs~2366, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2369 , openmips0|regfile1|regs~2369, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2370 , openmips0|regfile1|regs~2370, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2367 , openmips0|regfile1|regs~2367, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2368 , openmips0|regfile1|regs~2368, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2371 , openmips0|regfile1|regs~2371, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2374 , openmips0|regfile1|regs~2374, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[15]~119 , openmips0|regfile1|rdata1[15]~119, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[15]~120 , openmips0|regfile1|rdata1[15]~120, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[15]~57 , openmips0|id0|reg1_o[15]~57, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[15]~58 , openmips0|id0|reg1_o[15]~58, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[15]~59 , openmips0|id0|reg1_o[15]~59, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[15] , openmips0|id0|reg1_o[15], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~18 , openmips0|id_ex0|ex_reg1~18, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[15] , openmips0|id_ex0|ex_reg1[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector239~0 , openmips0|ex0|Selector239~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[15] , openmips0|ex0|csr_reg_data_o[15], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~91 , openmips0|ex_mem0|mem_csr_reg_data~91, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[15] , openmips0|ex_mem0|mem_csr_reg_data[15], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~26 , openmips0|mem_wb0|wb_csr_reg_data~26, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[15] , openmips0|mem_wb0|wb_csr_reg_data[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec~23 , openmips0|csr0|mtvec~23, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[15] , openmips0|csr0|mtvec[15], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[15]~121 , openmips0|ctrl0|new_pc[15]~121, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[15]~122 , openmips0|ctrl0|new_pc[15]~122, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[15]~161 , openmips0|ctrl0|new_pc[15]~161, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[15] , openmips0|ctrl0|new_pc[15], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~112 , openmips0|pc_reg0|pc~112, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~113 , openmips0|pc_reg0|pc~113, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~114 , openmips0|pc_reg0|pc~114, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[15] , openmips0|pc_reg0|pc[15], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o~27 , openmips0|iwishbone_bus_if|wishbone_addr_o~27, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[15] , openmips0|iwishbone_bus_if|wishbone_addr_o[15], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux16~0 , wb_conmax_top0|s4|Mux16~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux25~0 , wb_conmax_top0|s4|Mux25~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux22~0 , wb_conmax_top0|s4|Mux22~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux24~0 , wb_conmax_top0|s4|Mux24~0, openmips_min_sopc, 1
instance = comp, \clint0|Equal1~1 , clint0|Equal1~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux21~0 , wb_conmax_top0|s4|Mux21~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux19~0 , wb_conmax_top0|s4|Mux19~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux17~0 , wb_conmax_top0|s4|Mux17~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux18~0 , wb_conmax_top0|s4|Mux18~0, openmips_min_sopc, 1
instance = comp, \clint0|Equal1~2 , clint0|Equal1~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux26~0 , wb_conmax_top0|s4|Mux26~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux28~0 , wb_conmax_top0|s4|Mux28~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux27~0 , wb_conmax_top0|s4|Mux27~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux23~0 , wb_conmax_top0|s4|Mux23~0, openmips_min_sopc, 1
instance = comp, \clint0|Equal1~0 , clint0|Equal1~0, openmips_min_sopc, 1
instance = comp, \clint0|Equal1~3 , clint0|Equal1~3, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[10]~1 , clint0|wb_dat_o[10]~1, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[10]~2 , clint0|wb_dat_o[10]~2, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[12] , clint0|wb_dat_o[12], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux19~0 , uart_top0|wb_interface|Mux19~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux19~1 , uart_top0|wb_interface|Mux19~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|cts_c~0 , uart_top0|regs|cts_c~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|msr[4] , uart_top0|regs|msr[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|scratch[4] , uart_top0|regs|scratch[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux3~3 , uart_top0|regs|Mux3~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux3~4 , uart_top0|regs|Mux3~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux3~5 , uart_top0|regs|Mux3~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram~5 , uart_top0|regs|receiver|fifo_rx|rfifo|ram~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[13] , uart_top0|regs|receiver|fifo_rx|rfifo|ram_rtl_0_bypass[13], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux3~6 , uart_top0|regs|Mux3~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[4]~feeder , uart_top0|regs|dl[4]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[4] , uart_top0|regs|dl[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux3~7 , uart_top0|regs|Mux3~7, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[12] , uart_top0|regs|dl[12], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux3~8 , uart_top0|regs|Mux3~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Mux3~9 , uart_top0|regs|Mux3~9, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux19~2 , uart_top0|wb_interface|Mux19~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[12] , uart_top0|wb_interface|wb_dat_o[12], openmips_min_sopc, 1
instance = comp, \plic0|enable~18 , plic0|enable~18, openmips_min_sopc, 1
instance = comp, \plic0|enable[12] , plic0|enable[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux55~0 , wb_conmax_top0|s3|Mux55~0, openmips_min_sopc, 1
instance = comp, \plic0|threshold[12] , plic0|threshold[12], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[12]~4 , plic0|wb_dat_o[12]~4, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][12]~feeder , plic0|priority[5][12]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][12] , plic0|priority[5][12], openmips_min_sopc, 1
instance = comp, \plic0|priority[6][12] , plic0|priority[6][12], openmips_min_sopc, 1
instance = comp, \plic0|priority[4][12] , plic0|priority[4][12], openmips_min_sopc, 1
instance = comp, \plic0|priority[1][12] , plic0|priority[1][12], openmips_min_sopc, 1
instance = comp, \plic0|priority[0][12] , plic0|priority[0][12], openmips_min_sopc, 1
instance = comp, \plic0|priority[3][12]~feeder , plic0|priority[3][12]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[3][12] , plic0|priority[3][12], openmips_min_sopc, 1
instance = comp, \plic0|priority[2][12] , plic0|priority[2][12], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~108 , plic0|wb_dat_o~108, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~109 , plic0|wb_dat_o~109, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~110 , plic0|wb_dat_o~110, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~111 , plic0|wb_dat_o~111, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[12] , plic0|wb_dat_o[12], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[12]~feeder , gpio_top0|rgpio_out[12]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[12] , gpio_top0|rgpio_out[12], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[12] , gpio_top0|rgpio_oe[12], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux19~0 , gpio_top0|Mux19~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux19~1 , gpio_top0|Mux19~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux19~2 , gpio_top0|Mux19~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux19~3 , gpio_top0|Mux19~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[12] , gpio_top0|wb_dat_o[12], openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~27 , inst_rom_0|inst_mem~27, openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~28 , inst_rom_0|inst_mem~28, openmips_min_sopc, 1
instance = comp, \inst_rom_0|temp_inst[20] , inst_rom_0|temp_inst[20], openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~13 , inst_rom_0|wb_dat_o~13, openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[12] , inst_rom_0|wb_dat_o[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux19~0 , wb_conmax_top0|m0|Mux19~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux19~1 , wb_conmax_top0|m0|Mux19~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux19~2 , wb_conmax_top0|m0|Mux19~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux19~3 , wb_conmax_top0|m0|Mux19~3, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~22 , openmips0|dwishbone_bus_if|rd_buf~22, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[12] , openmips0|dwishbone_bus_if|rd_buf[12], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector95~0 , openmips0|dwishbone_bus_if|Selector95~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[12] , openmips0|dwishbone_bus_if|cpu_data_o[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux47~0 , wb_conmax_top0|s3|Mux47~0, openmips_min_sopc, 1
instance = comp, \plic0|threshold[20]~feeder , plic0|threshold[20]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|threshold[20] , plic0|threshold[20], openmips_min_sopc, 1
instance = comp, \plic0|enable~6 , plic0|enable~6, openmips_min_sopc, 1
instance = comp, \plic0|enable[20] , plic0|enable[20], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[20]~22 , plic0|wb_dat_o[20]~22, openmips_min_sopc, 1
instance = comp, \plic0|priority[3][20]~feeder , plic0|priority[3][20]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[3][20] , plic0|priority[3][20], openmips_min_sopc, 1
instance = comp, \plic0|priority[2][20] , plic0|priority[2][20], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~60 , plic0|wb_dat_o~60, openmips_min_sopc, 1
instance = comp, \plic0|priority[0][20] , plic0|priority[0][20], openmips_min_sopc, 1
instance = comp, \plic0|priority[1][20] , plic0|priority[1][20], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~61 , plic0|wb_dat_o~61, openmips_min_sopc, 1
instance = comp, \plic0|priority[4][20] , plic0|priority[4][20], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~62 , plic0|wb_dat_o~62, openmips_min_sopc, 1
instance = comp, \plic0|priority[6][20] , plic0|priority[6][20], openmips_min_sopc, 1
instance = comp, \plic0|priority[5][20]~feeder , plic0|priority[5][20]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][20] , plic0|priority[5][20], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~63 , plic0|wb_dat_o~63, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[20] , plic0|wb_dat_o[20], openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~13 , inst_rom_0|inst_mem~13, openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~12 , inst_rom_0|inst_mem~12, openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~14 , inst_rom_0|inst_mem~14, openmips_min_sopc, 1
instance = comp, \inst_rom_0|temp_inst[12] , inst_rom_0|temp_inst[12], openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~5 , inst_rom_0|wb_dat_o~5, openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[20] , inst_rom_0|wb_dat_o[20], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux11~0 , uart_top0|wb_interface|Mux11~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux11~1 , uart_top0|wb_interface|Mux11~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux11~2 , uart_top0|wb_interface|Mux11~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[20] , uart_top0|wb_interface|wb_dat_o[20], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux11~0 , wb_conmax_top0|m0|Mux11~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[20] , gpio_top0|rgpio_ptrig[20], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[20] , gpio_top0|rgpio_inte[20], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[20]~feeder , gpio_top0|rgpio_out[20]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[20] , gpio_top0|rgpio_out[20], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[20] , gpio_top0|rgpio_oe[20], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux11~0 , gpio_top0|Mux11~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux11~1 , gpio_top0|Mux11~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux11~2 , gpio_top0|Mux11~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[20] , gpio_top0|wb_dat_o[20], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux11~1 , wb_conmax_top0|m0|Mux11~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux11~2 , wb_conmax_top0|m0|Mux11~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~15 , openmips0|dwishbone_bus_if|rd_buf~15, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[20] , openmips0|dwishbone_bus_if|rd_buf[20], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector87~0 , openmips0|dwishbone_bus_if|Selector87~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[20] , openmips0|dwishbone_bus_if|cpu_data_o[20], openmips_min_sopc, 1
instance = comp, \plic0|enable~12 , plic0|enable~12, openmips_min_sopc, 1
instance = comp, \plic0|enable[28] , plic0|enable[28], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux39~0 , wb_conmax_top0|s3|Mux39~0, openmips_min_sopc, 1
instance = comp, \plic0|threshold[28] , plic0|threshold[28], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[28]~11 , plic0|wb_dat_o[28]~11, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][28]~feeder , plic0|priority[5][28]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][28] , plic0|priority[5][28], openmips_min_sopc, 1
instance = comp, \plic0|priority[6][28] , plic0|priority[6][28], openmips_min_sopc, 1
instance = comp, \plic0|priority[4][28] , plic0|priority[4][28], openmips_min_sopc, 1
instance = comp, \plic0|priority[1][28] , plic0|priority[1][28], openmips_min_sopc, 1
instance = comp, \plic0|priority[0][28] , plic0|priority[0][28], openmips_min_sopc, 1
instance = comp, \plic0|priority[3][28]~feeder , plic0|priority[3][28]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[3][28] , plic0|priority[3][28], openmips_min_sopc, 1
instance = comp, \plic0|priority[2][28] , plic0|priority[2][28], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~84 , plic0|wb_dat_o~84, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~85 , plic0|wb_dat_o~85, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~86 , plic0|wb_dat_o~86, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~87 , plic0|wb_dat_o~87, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[28] , plic0|wb_dat_o[28], openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~23 , inst_rom_0|inst_mem~23, openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~24 , inst_rom_0|inst_mem~24, openmips_min_sopc, 1
instance = comp, \inst_rom_0|temp_inst[4] , inst_rom_0|temp_inst[4], openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~10 , inst_rom_0|wb_dat_o~10, openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[28] , inst_rom_0|wb_dat_o[28], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[28]~feeder , gpio_top0|rgpio_ptrig[28]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[28] , gpio_top0|rgpio_ptrig[28], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[28] , gpio_top0|rgpio_inte[28], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[28]~feeder , gpio_top0|rgpio_out[28]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[28] , gpio_top0|rgpio_out[28], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[28] , gpio_top0|rgpio_oe[28], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux3~0 , gpio_top0|Mux3~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux3~1 , gpio_top0|Mux3~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux3~2 , gpio_top0|Mux3~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[28] , gpio_top0|wb_dat_o[28], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux3~0 , wb_conmax_top0|m0|Mux3~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux3~0 , uart_top0|wb_interface|Mux3~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux3~1 , uart_top0|wb_interface|Mux3~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[28] , uart_top0|wb_interface|wb_dat_o[28], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux3~1 , wb_conmax_top0|m0|Mux3~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux3~2 , wb_conmax_top0|m0|Mux3~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~8 , openmips0|dwishbone_bus_if|rd_buf~8, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[28] , openmips0|dwishbone_bus_if|rd_buf[28], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector79~0 , openmips0|dwishbone_bus_if|Selector79~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[28] , openmips0|dwishbone_bus_if|cpu_data_o[28], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[4]~71 , openmips0|mem0|wdata_o[4]~71, openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~21 , inst_rom_0|inst_mem~21, openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~20 , inst_rom_0|inst_mem~20, openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~22 , inst_rom_0|inst_mem~22, openmips_min_sopc, 1
instance = comp, \inst_rom_0|temp_inst[28] , inst_rom_0|temp_inst[28], openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~9 , inst_rom_0|wb_dat_o~9, openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[4] , inst_rom_0|wb_dat_o[4], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[4] , gpio_top0|rgpio_oe[4], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux27~0 , gpio_top0|Mux27~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[4] , gpio_top0|rgpio_out[4], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux27~1 , gpio_top0|Mux27~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux27~2 , gpio_top0|Mux27~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux27~3 , gpio_top0|Mux27~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[4] , gpio_top0|wb_dat_o[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux27~0 , wb_conmax_top0|m0|Mux27~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux27~0 , uart_top0|wb_interface|Mux27~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux27~1 , uart_top0|wb_interface|Mux27~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux27~2 , uart_top0|wb_interface|Mux27~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[4] , uart_top0|wb_interface|wb_dat_o[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux63~0 , wb_conmax_top0|s3|Mux63~0, openmips_min_sopc, 1
instance = comp, \plic0|threshold[4]~feeder , plic0|threshold[4]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|threshold[4] , plic0|threshold[4], openmips_min_sopc, 1
instance = comp, \plic0|enable~11 , plic0|enable~11, openmips_min_sopc, 1
instance = comp, \plic0|enable[4] , plic0|enable[4], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[4]~15 , plic0|wb_dat_o[4]~15, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][4]~feeder , plic0|priority[5][4]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][4] , plic0|priority[5][4], openmips_min_sopc, 1
instance = comp, \plic0|priority[6][4] , plic0|priority[6][4], openmips_min_sopc, 1
instance = comp, \plic0|priority[1][4] , plic0|priority[1][4], openmips_min_sopc, 1
instance = comp, \plic0|priority[2][4] , plic0|priority[2][4], openmips_min_sopc, 1
instance = comp, \plic0|priority[3][4]~feeder , plic0|priority[3][4]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[3][4] , plic0|priority[3][4], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~80 , plic0|wb_dat_o~80, openmips_min_sopc, 1
instance = comp, \plic0|priority[0][4] , plic0|priority[0][4], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~81 , plic0|wb_dat_o~81, openmips_min_sopc, 1
instance = comp, \plic0|priority[4][4] , plic0|priority[4][4], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~82 , plic0|wb_dat_o~82, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~83 , plic0|wb_dat_o~83, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[4] , plic0|wb_dat_o[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux27~1 , wb_conmax_top0|m0|Mux27~1, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o~12 , clint0|wb_dat_o~12, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[4] , clint0|wb_dat_o[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux27~2 , wb_conmax_top0|m0|Mux27~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux27~3 , wb_conmax_top0|m0|Mux27~3, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~29 , openmips0|dwishbone_bus_if|rd_buf~29, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[4] , openmips0|dwishbone_bus_if|rd_buf[4], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector103~0 , openmips0|dwishbone_bus_if|Selector103~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[4] , openmips0|dwishbone_bus_if|cpu_data_o[4], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector11~0 , openmips0|mem0|Selector11~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[4]~72 , openmips0|mem0|wdata_o[4]~72, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[4]~73 , openmips0|mem0|wdata_o[4]~73, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[4]~74 , openmips0|mem0|wdata_o[4]~74, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2820 , openmips0|regfile1|regs~2820, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2821 , openmips0|regfile1|regs~2821, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2818 , openmips0|regfile1|regs~2818, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2819 , openmips0|regfile1|regs~2819, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2822 , openmips0|regfile1|regs~2822, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2816 , openmips0|regfile1|regs~2816, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2817 , openmips0|regfile1|regs~2817, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2823 , openmips0|regfile1|regs~2823, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2824 , openmips0|regfile1|regs~2824, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2825 , openmips0|regfile1|regs~2825, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2813 , openmips0|regfile1|regs~2813, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2814 , openmips0|regfile1|regs~2814, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2810 , openmips0|regfile1|regs~2810, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2811 , openmips0|regfile1|regs~2811, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2808 , openmips0|regfile1|regs~2808, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2809 , openmips0|regfile1|regs~2809, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2812 , openmips0|regfile1|regs~2812, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2806 , openmips0|regfile1|regs~2806, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2807 , openmips0|regfile1|regs~2807, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2815 , openmips0|regfile1|regs~2815, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[4]~141 , openmips0|regfile1|rdata1[4]~141, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[4]~142 , openmips0|regfile1|rdata1[4]~142, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[4]~91 , openmips0|id0|reg1_o[4]~91, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[4]~92 , openmips0|id0|reg1_o[4]~92, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[4]~93 , openmips0|id0|reg1_o[4]~93, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[4] , openmips0|id0|reg1_o[4], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~2 , openmips0|id_ex0|ex_reg1~2, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[4] , openmips0|id_ex0|ex_reg1[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector250~0 , openmips0|ex0|Selector250~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[4] , openmips0|ex0|csr_reg_data_o[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~69 , openmips0|ex_mem0|mem_csr_reg_data~69, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[4] , openmips0|ex_mem0|mem_csr_reg_data[4], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~4 , openmips0|mem_wb0|wb_csr_reg_data~4, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[4] , openmips0|mem_wb0|wb_csr_reg_data[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[4] , openmips0|csr0|mcycleh[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[5]~44 , openmips0|csr0|mcycleh[5]~44, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[5] , openmips0|csr0|mcycleh[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[6]~46 , openmips0|csr0|mcycleh[6]~46, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[6] , openmips0|csr0|mcycleh[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[7]~48 , openmips0|csr0|mcycleh[7]~48, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[7] , openmips0|csr0|mcycleh[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[8]~50 , openmips0|csr0|mcycleh[8]~50, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[8] , openmips0|csr0|mcycleh[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[9]~52 , openmips0|csr0|mcycleh[9]~52, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[9] , openmips0|csr0|mcycleh[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[10]~54 , openmips0|csr0|mcycleh[10]~54, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[10] , openmips0|csr0|mcycleh[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[11]~56 , openmips0|csr0|mcycleh[11]~56, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[11] , openmips0|csr0|mcycleh[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[12]~58 , openmips0|csr0|mcycleh[12]~58, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[12] , openmips0|csr0|mcycleh[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[13]~60 , openmips0|csr0|mcycleh[13]~60, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[13] , openmips0|csr0|mcycleh[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[14]~62 , openmips0|csr0|mcycleh[14]~62, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[14] , openmips0|csr0|mcycleh[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[15]~64 , openmips0|csr0|mcycleh[15]~64, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[15] , openmips0|csr0|mcycleh[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[16] , openmips0|csr0|mcycleh[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector81~3 , openmips0|csr0|Selector81~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[16] , openmips0|csr0|mimpid[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval~21 , openmips0|csr0|mtval~21, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[16] , openmips0|csr0|mtval[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector81~4 , openmips0|csr0|Selector81~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[16] , openmips0|csr0|mip[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[16] , openmips0|csr0|misa[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[16] , openmips0|csr0|mscratch[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector81~5 , openmips0|csr0|Selector81~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~26 , openmips0|csr0|mcause~26, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[16] , openmips0|csr0|mcause[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[16] , openmips0|csr0|mstatus[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[16]~feeder , openmips0|csr0|fflags[16]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[16] , openmips0|csr0|fflags[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector81~7 , openmips0|csr0|Selector81~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[16] , openmips0|csr0|mtvec[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector81~6 , openmips0|csr0|Selector81~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[16] , openmips0|csr0|mie[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[16] , openmips0|csr0|mepc[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector81~8 , openmips0|csr0|Selector81~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[16] , openmips0|csr0|fcsr[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[16]~feeder , openmips0|csr0|frm[16]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[16] , openmips0|csr0|frm[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector81~9 , openmips0|csr0|Selector81~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector81~10 , openmips0|csr0|Selector81~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector81~11 , openmips0|csr0|Selector81~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector81~12 , openmips0|csr0|Selector81~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector81~13 , openmips0|csr0|Selector81~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector81~14 , openmips0|csr0|Selector81~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[16] , openmips0|csr0|data_o[16], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~33 , openmips0|ex0|moveres~33, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector238~0 , openmips0|ex0|Selector238~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[16] , openmips0|ex0|csr_reg_data_o[16], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~90 , openmips0|ex_mem0|mem_csr_reg_data~90, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[16] , openmips0|ex_mem0|mem_csr_reg_data[16], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[16]~119 , openmips0|ctrl0|new_pc[16]~119, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[16]~120 , openmips0|ctrl0|new_pc[16]~120, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[16]~160 , openmips0|ctrl0|new_pc[16]~160, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[16] , openmips0|ctrl0|new_pc[16], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~109 , openmips0|pc_reg0|pc~109, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~110 , openmips0|pc_reg0|pc~110, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~111 , openmips0|pc_reg0|pc~111, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[16] , openmips0|pc_reg0|pc[16], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~17 , openmips0|if_id0|id_pc~17, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[16] , openmips0|if_id0|id_pc[16], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2328 , openmips0|regfile1|regs~2328, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2329 , openmips0|regfile1|regs~2329, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2326 , openmips0|regfile1|regs~2326, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2327 , openmips0|regfile1|regs~2327, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2330 , openmips0|regfile1|regs~2330, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2331 , openmips0|regfile1|regs~2331, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2332 , openmips0|regfile1|regs~2332, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2324 , openmips0|regfile1|regs~2324, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2325 , openmips0|regfile1|regs~2325, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2333 , openmips0|regfile1|regs~2333, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2314 , openmips0|regfile1|regs~2314, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2315 , openmips0|regfile1|regs~2315, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2321 , openmips0|regfile1|regs~2321, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2322 , openmips0|regfile1|regs~2322, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2318 , openmips0|regfile1|regs~2318, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2319 , openmips0|regfile1|regs~2319, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2316 , openmips0|regfile1|regs~2316, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2317 , openmips0|regfile1|regs~2317, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2320 , openmips0|regfile1|regs~2320, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2323 , openmips0|regfile1|regs~2323, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[16]~117 , openmips0|regfile1|rdata1[16]~117, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[16]~118 , openmips0|regfile1|rdata1[16]~118, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[16]~54 , openmips0|id0|reg1_o[16]~54, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[16]~55 , openmips0|id0|reg1_o[16]~55, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[16]~56 , openmips0|id0|reg1_o[16]~56, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[16] , openmips0|id0|reg1_o[16], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~17 , openmips0|id_ex0|ex_reg1~17, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[16] , openmips0|id_ex0|ex_reg1[16], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector60~2 , openmips0|ex0|Selector60~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[16] , openmips0|ex0|arithmeticres[16], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~63 , openmips0|ex0|ShiftRight0~63, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~65 , openmips0|ex0|ShiftRight0~65, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~11 , openmips0|ex0|shiftres~11, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~31 , openmips0|div0|result_o~31, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[16] , openmips0|div0|result_o[16], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~6 , openmips0|ex0|Mux16~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~99 , openmips0|ex0|ShiftLeft0~99, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~7 , openmips0|ex0|Mux16~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~8 , openmips0|ex0|Mux16~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~9 , openmips0|ex0|Mux16~9, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~32 , openmips0|div0|result_o~32, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[48] , openmips0|div0|result_o[48], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~10 , openmips0|ex0|Mux16~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~14 , openmips0|ex0|Mux16~14, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~31 , openmips0|id_ex0|ex_link_address~31, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~32 , openmips0|id_ex0|ex_link_address~32, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[16] , openmips0|id_ex0|ex_link_address[16], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~5 , openmips0|ex0|Mux16~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~11 , openmips0|ex0|Mux16~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~3 , openmips0|ex0|Mux16~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~4 , openmips0|ex0|Mux16~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~12 , openmips0|ex0|Mux16~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[16] , openmips0|ex0|moveres[16], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector28~0 , openmips0|ex0|Selector28~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector28~1 , openmips0|ex0|Selector28~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[16] , openmips0|ex0|logicout[16], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~2 , openmips0|ex0|Mux16~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux16~13 , openmips0|ex0|Mux16~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[16] , openmips0|ex0|wdata_o[16], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~15 , openmips0|ex_mem0|mem_wdata~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[16] , openmips0|ex_mem0|mem_wdata[16], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[16]~36 , openmips0|mem0|wdata_o[16]~36, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[16]~37 , openmips0|mem0|wdata_o[16]~37, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~28 , openmips0|mem_wb0|wb_wdata~28, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[16] , openmips0|mem_wb0|wb_wdata[16], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~208 , openmips0|regfile1|regs~208, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2344 , openmips0|regfile1|regs~2344, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2345 , openmips0|regfile1|regs~2345, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2351 , openmips0|regfile1|regs~2351, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2352 , openmips0|regfile1|regs~2352, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2348 , openmips0|regfile1|regs~2348, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2349 , openmips0|regfile1|regs~2349, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2346 , openmips0|regfile1|regs~2346, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2347 , openmips0|regfile1|regs~2347, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2350 , openmips0|regfile1|regs~2350, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2353 , openmips0|regfile1|regs~2353, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2334 , openmips0|regfile1|regs~2334, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2335 , openmips0|regfile1|regs~2335, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2338 , openmips0|regfile1|regs~2338, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2339 , openmips0|regfile1|regs~2339, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2336 , openmips0|regfile1|regs~2336, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2337 , openmips0|regfile1|regs~2337, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2340 , openmips0|regfile1|regs~2340, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2341 , openmips0|regfile1|regs~2341, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2342 , openmips0|regfile1|regs~2342, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2343 , openmips0|regfile1|regs~2343, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2354 , openmips0|regfile1|regs~2354, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[16]~71 , openmips0|id0|reg2_o[16]~71, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[16]~72 , openmips0|id0|reg2_o[16]~72, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[16]~73 , openmips0|id0|reg2_o[16]~73, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[16] , openmips0|id0|reg2_o[16], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~20 , openmips0|id_ex0|ex_reg2~20, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[16] , openmips0|id_ex0|ex_reg2[16], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~20 , openmips0|ex_mem0|mem_reg2~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[16] , openmips0|ex_mem0|mem_reg2[16], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector67~0 , openmips0|mem0|Selector67~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[16] , openmips0|mem0|mem_data_o[16], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~20 , openmips0|dwishbone_bus_if|wishbone_data_o~20, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[16] , openmips0|dwishbone_bus_if|wishbone_data_o[16], openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[16]~feeder , clint0|mtimecmp[16]~feeder, openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[16] , clint0|mtimecmp[16], openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o~24 , clint0|wb_dat_o~24, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[16] , clint0|wb_dat_o[16], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux15~0 , wb_conmax_top0|m1|Mux15~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux15~1 , wb_conmax_top0|m1|Mux15~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux15~2 , wb_conmax_top0|m1|Mux15~2, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf~23 , openmips0|iwishbone_bus_if|rd_buf~23, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf[16] , openmips0|iwishbone_bus_if|rd_buf[16], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector91~0 , openmips0|iwishbone_bus_if|Selector91~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|cpu_data_o[16] , openmips0|iwishbone_bus_if|cpu_data_o[16], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~23 , openmips0|if_id0|id_inst~23, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[16] , openmips0|if_id0|id_inst[16], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[1]~127 , openmips0|id0|reg2_o[1]~127, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2933 , openmips0|regfile1|regs~2933, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2934 , openmips0|regfile1|regs~2934, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2931 , openmips0|regfile1|regs~2931, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2932 , openmips0|regfile1|regs~2932, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2935 , openmips0|regfile1|regs~2935, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2936 , openmips0|regfile1|regs~2936, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2937 , openmips0|regfile1|regs~2937, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2929 , openmips0|regfile1|regs~2929, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2930 , openmips0|regfile1|regs~2930, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2938 , openmips0|regfile1|regs~2938, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2943 , openmips0|regfile1|regs~2943, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2944 , openmips0|regfile1|regs~2944, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2941 , openmips0|regfile1|regs~2941, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2942 , openmips0|regfile1|regs~2942, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2945 , openmips0|regfile1|regs~2945, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2946 , openmips0|regfile1|regs~2946, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2947 , openmips0|regfile1|regs~2947, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2939 , openmips0|regfile1|regs~2939, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2940 , openmips0|regfile1|regs~2940, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2948 , openmips0|regfile1|regs~2948, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[1]~147 , openmips0|regfile1|rdata1[1]~147, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[1]~148 , openmips0|regfile1|rdata1[1]~148, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[1]~100 , openmips0|id0|reg1_o[1]~100, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[1]~101 , openmips0|id0|reg1_o[1]~101, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[1]~102 , openmips0|id0|reg1_o[1]~102, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[1] , openmips0|id0|reg1_o[1], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~0 , openmips0|id_ex0|ex_reg1~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[1] , openmips0|id_ex0|ex_reg1[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~4 , openmips0|ex0|Add1~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[1] , openmips0|ex_mem0|mem_mem_addr[1], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o~4 , openmips0|dwishbone_bus_if|wishbone_sel_o~4, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o~5 , openmips0|dwishbone_bus_if|wishbone_sel_o~5, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_sel_o[0] , openmips0|dwishbone_bus_if|wishbone_sel_o[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux35~0 , wb_conmax_top0|s1|Mux35~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_sel_is[0] , uart_top0|wb_interface|wb_sel_is[0], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[4]~0 , uart_top0|wb_interface|wb_dat_o[4]~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux24~0 , uart_top0|wb_interface|Mux24~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux24~1 , uart_top0|wb_interface|Mux24~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux24~2 , uart_top0|wb_interface|Mux24~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[7] , uart_top0|wb_interface|wb_dat_o[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux24~0 , wb_conmax_top0|m0|Mux24~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[7] , gpio_top0|rgpio_oe[7], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux24~0 , gpio_top0|Mux24~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[7] , gpio_top0|rgpio_out[7], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux24~1 , gpio_top0|Mux24~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux24~2 , gpio_top0|Mux24~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux24~3 , gpio_top0|Mux24~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[7] , gpio_top0|wb_dat_o[7], openmips_min_sopc, 1
instance = comp, \plic0|enable~28 , plic0|enable~28, openmips_min_sopc, 1
instance = comp, \plic0|enable[7] , plic0|enable[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux60~0 , wb_conmax_top0|s3|Mux60~0, openmips_min_sopc, 1
instance = comp, \plic0|threshold[7]~feeder , plic0|threshold[7]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|threshold[7] , plic0|threshold[7], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[7]~31 , plic0|wb_dat_o[7]~31, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][7]~feeder , plic0|priority[5][7]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][7] , plic0|priority[5][7], openmips_min_sopc, 1
instance = comp, \plic0|priority[4][7] , plic0|priority[4][7], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~150 , plic0|wb_dat_o~150, openmips_min_sopc, 1
instance = comp, \plic0|priority[1][7]~feeder , plic0|priority[1][7]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[1][7] , plic0|priority[1][7], openmips_min_sopc, 1
instance = comp, \plic0|priority[0][7]~feeder , plic0|priority[0][7]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[0][7] , plic0|priority[0][7], openmips_min_sopc, 1
instance = comp, \plic0|priority[2][7] , plic0|priority[2][7], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~148 , plic0|wb_dat_o~148, openmips_min_sopc, 1
instance = comp, \plic0|priority[3][7] , plic0|priority[3][7], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~149 , plic0|wb_dat_o~149, openmips_min_sopc, 1
instance = comp, \plic0|priority[6][7] , plic0|priority[6][7], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~151 , plic0|wb_dat_o~151, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[7] , plic0|wb_dat_o[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux24~1 , wb_conmax_top0|m0|Mux24~1, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o~29 , clint0|wb_dat_o~29, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[7] , clint0|wb_dat_o[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux24~2 , wb_conmax_top0|m0|Mux24~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux24~3 , wb_conmax_top0|m0|Mux24~3, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~5 , openmips0|dwishbone_bus_if|rd_buf~5, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[7] , openmips0|dwishbone_bus_if|rd_buf[7], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector100~0 , openmips0|dwishbone_bus_if|Selector100~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[7] , openmips0|dwishbone_bus_if|cpu_data_o[7], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Mux0~0 , openmips0|mem0|Mux0~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Mux0~1 , openmips0|mem0|Mux0~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector20~0 , openmips0|mem0|Selector20~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[12]~47 , openmips0|mem0|wdata_o[12]~47, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~19 , openmips0|ex_mem0|mem_wdata~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[12] , openmips0|ex_mem0|mem_wdata[12], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[12]~48 , openmips0|mem0|wdata_o[12]~48, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[12]~49 , openmips0|mem0|wdata_o[12]~49, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2488 , openmips0|regfile1|regs~2488, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2489 , openmips0|regfile1|regs~2489, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2490 , openmips0|regfile1|regs~2490, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2491 , openmips0|regfile1|regs~2491, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2492 , openmips0|regfile1|regs~2492, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2493 , openmips0|regfile1|regs~2493, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2494 , openmips0|regfile1|regs~2494, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2495 , openmips0|regfile1|regs~2495, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2496 , openmips0|regfile1|regs~2496, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2497 , openmips0|regfile1|regs~2497, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2485 , openmips0|regfile1|regs~2485, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2486 , openmips0|regfile1|regs~2486, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2482 , openmips0|regfile1|regs~2482, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2483 , openmips0|regfile1|regs~2483, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2480 , openmips0|regfile1|regs~2480, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2481 , openmips0|regfile1|regs~2481, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2484 , openmips0|regfile1|regs~2484, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2478 , openmips0|regfile1|regs~2478, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2479 , openmips0|regfile1|regs~2479, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2487 , openmips0|regfile1|regs~2487, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[12]~125 , openmips0|regfile1|rdata1[12]~125, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[12]~126 , openmips0|regfile1|rdata1[12]~126, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[12]~66 , openmips0|id0|reg1_o[12]~66, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[12]~67 , openmips0|id0|reg1_o[12]~67, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[12]~68 , openmips0|id0|reg1_o[12]~68, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[12] , openmips0|id0|reg1_o[12], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~21 , openmips0|id_ex0|ex_reg1~21, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[12] , openmips0|id_ex0|ex_reg1[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~86 , openmips0|ex0|Add1~86, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[12] , openmips0|ex_mem0|mem_mem_addr[12], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~27 , openmips0|dwishbone_bus_if|wishbone_addr_o~27, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[12] , openmips0|dwishbone_bus_if|wishbone_addr_o[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux19~3 , wb_conmax_top0|s3|Mux19~3, openmips_min_sopc, 1
instance = comp, \plic0|Equal2~0 , plic0|Equal2~0, openmips_min_sopc, 1
instance = comp, \plic0|complete~0 , plic0|complete~0, openmips_min_sopc, 1
instance = comp, \plic0|complete~1 , plic0|complete~1, openmips_min_sopc, 1
instance = comp, \plic0|complete , plic0|complete, openmips_min_sopc, 1
instance = comp, \plic0|Interrupt~0 , plic0|Interrupt~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|csr_mie_o[11]~0 , openmips0|mem0|csr_mie_o[11]~0, openmips_min_sopc, 1
instance = comp, \plic0|Interrupt~1 , plic0|Interrupt~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux40~0 , wb_conmax_top0|s3|Mux40~0, openmips_min_sopc, 1
instance = comp, \plic0|threshold[27] , plic0|threshold[27], openmips_min_sopc, 1
instance = comp, \plic0|priority[1][27] , plic0|priority[1][27], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|Mux64~0 , wb_conmax_top0|s3|Mux64~0, openmips_min_sopc, 1
instance = comp, \plic0|priority[1][3]~feeder , plic0|priority[1][3]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[1][3] , plic0|priority[1][3], openmips_min_sopc, 1
instance = comp, \plic0|threshold[3]~feeder , plic0|threshold[3]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|threshold[3] , plic0|threshold[3], openmips_min_sopc, 1
instance = comp, \plic0|LessThan3~1 , plic0|LessThan3~1, openmips_min_sopc, 1
instance = comp, \plic0|LessThan3~3 , plic0|LessThan3~3, openmips_min_sopc, 1
instance = comp, \plic0|LessThan3~5 , plic0|LessThan3~5, openmips_min_sopc, 1
instance = comp, \plic0|LessThan3~7 , plic0|LessThan3~7, openmips_min_sopc, 1
instance = comp, \plic0|LessThan3~9 , plic0|LessThan3~9, openmips_min_sopc, 1
instance = comp, \plic0|LessThan3~11 , plic0|LessThan3~11, openmips_min_sopc, 1
instance = comp, \plic0|LessThan3~13 , plic0|LessThan3~13, openmips_min_sopc, 1
instance = comp, \plic0|LessThan3~15 , plic0|LessThan3~15, openmips_min_sopc, 1
instance = comp, \plic0|LessThan3~17 , plic0|LessThan3~17, openmips_min_sopc, 1
instance = comp, \plic0|LessThan3~19 , plic0|LessThan3~19, openmips_min_sopc, 1
instance = comp, \plic0|LessThan3~21 , plic0|LessThan3~21, openmips_min_sopc, 1
instance = comp, \plic0|LessThan3~23 , plic0|LessThan3~23, openmips_min_sopc, 1
instance = comp, \plic0|LessThan3~25 , plic0|LessThan3~25, openmips_min_sopc, 1
instance = comp, \plic0|LessThan3~27 , plic0|LessThan3~27, openmips_min_sopc, 1
instance = comp, \plic0|LessThan3~29 , plic0|LessThan3~29, openmips_min_sopc, 1
instance = comp, \plic0|LessThan3~31 , plic0|LessThan3~31, openmips_min_sopc, 1
instance = comp, \plic0|LessThan3~33 , plic0|LessThan3~33, openmips_min_sopc, 1
instance = comp, \plic0|LessThan3~35 , plic0|LessThan3~35, openmips_min_sopc, 1
instance = comp, \plic0|LessThan3~37 , plic0|LessThan3~37, openmips_min_sopc, 1
instance = comp, \plic0|LessThan3~39 , plic0|LessThan3~39, openmips_min_sopc, 1
instance = comp, \plic0|LessThan3~41 , plic0|LessThan3~41, openmips_min_sopc, 1
instance = comp, \plic0|LessThan3~43 , plic0|LessThan3~43, openmips_min_sopc, 1
instance = comp, \plic0|LessThan3~45 , plic0|LessThan3~45, openmips_min_sopc, 1
instance = comp, \plic0|LessThan3~47 , plic0|LessThan3~47, openmips_min_sopc, 1
instance = comp, \plic0|LessThan3~49 , plic0|LessThan3~49, openmips_min_sopc, 1
instance = comp, \plic0|LessThan3~51 , plic0|LessThan3~51, openmips_min_sopc, 1
instance = comp, \plic0|LessThan3~53 , plic0|LessThan3~53, openmips_min_sopc, 1
instance = comp, \plic0|LessThan3~55 , plic0|LessThan3~55, openmips_min_sopc, 1
instance = comp, \plic0|LessThan3~57 , plic0|LessThan3~57, openmips_min_sopc, 1
instance = comp, \plic0|LessThan3~59 , plic0|LessThan3~59, openmips_min_sopc, 1
instance = comp, \plic0|LessThan3~61 , plic0|LessThan3~61, openmips_min_sopc, 1
instance = comp, \plic0|LessThan3~62 , plic0|LessThan3~62, openmips_min_sopc, 1
instance = comp, \plic0|Interrupt~2 , plic0|Interrupt~2, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Exception_code[2]~10 , openmips0|mem0|Exception_code[2]~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|WideNor1 , openmips0|csr0|WideNor1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal27~0 , openmips0|csr0|Equal27~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[10]~38 , openmips0|csr0|mepc[10]~38, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[7] , openmips0|csr0|mepc[7], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[7]~95 , openmips0|ctrl0|new_pc[7]~95, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[7]~96 , openmips0|ctrl0|new_pc[7]~96, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[7]~148 , openmips0|ctrl0|new_pc[7]~148, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[7] , openmips0|ctrl0|new_pc[7], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~72 , openmips0|pc_reg0|pc~72, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~73 , openmips0|pc_reg0|pc~73, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~74 , openmips0|pc_reg0|pc~74, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[7] , openmips0|pc_reg0|pc[7], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~26 , openmips0|if_id0|id_pc~26, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[7] , openmips0|if_id0|id_pc[7], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~7 , openmips0|id_ex0|ex_current_inst_address~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[7] , openmips0|id_ex0|ex_current_inst_address[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~7 , openmips0|ex_mem0|mem_current_inst_address~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[7] , openmips0|ex_mem0|mem_current_inst_address[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[8] , openmips0|csr0|mepc[8], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[8]~136 , openmips0|ctrl0|new_pc[8]~136, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[8]~168 , openmips0|ctrl0|new_pc[8]~168, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[8] , openmips0|ctrl0|new_pc[8], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~133 , openmips0|pc_reg0|pc~133, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~134 , openmips0|pc_reg0|pc~134, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~135 , openmips0|pc_reg0|pc~135, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[8] , openmips0|pc_reg0|pc[8], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~25 , openmips0|if_id0|id_pc~25, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[8] , openmips0|if_id0|id_pc[8], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2652 , openmips0|regfile1|regs~2652, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2653 , openmips0|regfile1|regs~2653, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2659 , openmips0|regfile1|regs~2659, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2660 , openmips0|regfile1|regs~2660, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2656 , openmips0|regfile1|regs~2656, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2657 , openmips0|regfile1|regs~2657, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2654 , openmips0|regfile1|regs~2654, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2655 , openmips0|regfile1|regs~2655, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2658 , openmips0|regfile1|regs~2658, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2661 , openmips0|regfile1|regs~2661, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2649 , openmips0|regfile1|regs~2649, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2650 , openmips0|regfile1|regs~2650, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2642 , openmips0|regfile1|regs~2642, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2643 , openmips0|regfile1|regs~2643, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2646 , openmips0|regfile1|regs~2646, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2647 , openmips0|regfile1|regs~2647, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2644 , openmips0|regfile1|regs~2644, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2645 , openmips0|regfile1|regs~2645, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2648 , openmips0|regfile1|regs~2648, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2651 , openmips0|regfile1|regs~2651, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[8]~133 , openmips0|regfile1|rdata1[8]~133, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[8]~134 , openmips0|regfile1|rdata1[8]~134, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[8]~79 , openmips0|id0|reg1_o[8]~79, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[8]~80 , openmips0|id0|reg1_o[8]~80, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[8]~81 , openmips0|id0|reg1_o[8]~81, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[8] , openmips0|id0|reg1_o[8], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~25 , openmips0|id_ex0|ex_reg1~25, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[8] , openmips0|id_ex0|ex_reg1[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector246~0 , openmips0|ex0|Selector246~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[8] , openmips0|ex0|csr_reg_data_o[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~97 , openmips0|ex_mem0|mem_csr_reg_data~97, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[8] , openmips0|ex_mem0|mem_csr_reg_data[8], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~32 , openmips0|mem_wb0|wb_csr_reg_data~32, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[8] , openmips0|mem_wb0|wb_csr_reg_data[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[8] , openmips0|csr0|mcycle[8], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[9]~55 , openmips0|csr0|mcycle[9]~55, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[9] , openmips0|csr0|mcycle[9], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[10]~57 , openmips0|csr0|mcycle[10]~57, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[10] , openmips0|csr0|mcycle[10], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[11]~59 , openmips0|csr0|mcycle[11]~59, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[11] , openmips0|csr0|mcycle[11], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[12]~61 , openmips0|csr0|mcycle[12]~61, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[12] , openmips0|csr0|mcycle[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[13]~63 , openmips0|csr0|mcycle[13]~63, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[13] , openmips0|csr0|mcycle[13], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[14]~65 , openmips0|csr0|mcycle[14]~65, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[14] , openmips0|csr0|mcycle[14], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[15]~67 , openmips0|csr0|mcycle[15]~67, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[15] , openmips0|csr0|mcycle[15], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[16]~69 , openmips0|csr0|mcycle[16]~69, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[16] , openmips0|csr0|mcycle[16], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[17]~71 , openmips0|csr0|mcycle[17]~71, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[17] , openmips0|csr0|mcycle[17], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[18]~73 , openmips0|csr0|mcycle[18]~73, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[18] , openmips0|csr0|mcycle[18], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[19]~75 , openmips0|csr0|mcycle[19]~75, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[19] , openmips0|csr0|mcycle[19], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[20]~77 , openmips0|csr0|mcycle[20]~77, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[20] , openmips0|csr0|mcycle[20], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[21]~79 , openmips0|csr0|mcycle[21]~79, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[21] , openmips0|csr0|mcycle[21], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[22]~81 , openmips0|csr0|mcycle[22]~81, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[22] , openmips0|csr0|mcycle[22], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[23]~83 , openmips0|csr0|mcycle[23]~83, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[23] , openmips0|csr0|mcycle[23], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[24]~85 , openmips0|csr0|mcycle[24]~85, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[24] , openmips0|csr0|mcycle[24], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[25] , openmips0|csr0|mcycle[25], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal0~8 , openmips0|csr0|Equal0~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal0~5 , openmips0|csr0|Equal0~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal0~6 , openmips0|csr0|Equal0~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal0~7 , openmips0|csr0|Equal0~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal0~1 , openmips0|csr0|Equal0~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal0~0 , openmips0|csr0|Equal0~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal0~3 , openmips0|csr0|Equal0~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal0~2 , openmips0|csr0|Equal0~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal0~4 , openmips0|csr0|Equal0~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[31]~99 , openmips0|csr0|mcycle[31]~99, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~2 , openmips0|ex0|moveres~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec~4 , openmips0|csr0|mtvec~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[31] , openmips0|csr0|mtime[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[31] , openmips0|csr0|marchid[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector66~0 , openmips0|csr0|Selector66~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[31] , openmips0|csr0|minstreth[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[31]~feeder , openmips0|csr0|minstret[31]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[31] , openmips0|csr0|minstret[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector66~1 , openmips0|csr0|Selector66~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[31] , openmips0|csr0|mhartid[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector66~2 , openmips0|csr0|Selector66~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[31] , openmips0|csr0|mtvec[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector66~4 , openmips0|csr0|Selector66~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[31] , openmips0|csr0|mie[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[31] , openmips0|csr0|mstatus[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[31] , openmips0|csr0|fcsr[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector66~5 , openmips0|csr0|Selector66~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector66~6 , openmips0|csr0|Selector66~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~10 , openmips0|csr0|mcause~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~11 , openmips0|csr0|mcause~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[31] , openmips0|csr0|mcause[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[31] , openmips0|csr0|mip[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector66~8 , openmips0|csr0|Selector66~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[31]~feeder , openmips0|csr0|mscratch[31]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[31] , openmips0|csr0|mscratch[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[31] , openmips0|csr0|misa[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector66~9 , openmips0|csr0|Selector66~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[31] , openmips0|csr0|frm[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[31] , openmips0|csr0|fflags[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector66~10 , openmips0|csr0|Selector66~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector66~11 , openmips0|csr0|Selector66~11, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~29 , openmips0|id_ex0|ex_current_inst_address~29, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[31] , openmips0|id_ex0|ex_current_inst_address[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~29 , openmips0|ex_mem0|mem_current_inst_address~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[31] , openmips0|ex_mem0|mem_current_inst_address[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[31]~95 , openmips0|csr0|mepc[31]~95, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[31] , openmips0|csr0|mepc[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval~6 , openmips0|csr0|mtval~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[31] , openmips0|csr0|mtval[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector66~7 , openmips0|csr0|Selector66~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector66~12 , openmips0|csr0|Selector66~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[31]~96 , openmips0|csr0|mcycleh[31]~96, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[31] , openmips0|csr0|mcycleh[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[31] , openmips0|csr0|mvendorid[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector66~3 , openmips0|csr0|Selector66~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[31] , openmips0|csr0|mimpid[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector66~13 , openmips0|csr0|Selector66~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector66~14 , openmips0|csr0|Selector66~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[31] , openmips0|csr0|data_o[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~3 , openmips0|ex0|moveres~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector223~0 , openmips0|ex0|Selector223~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[31] , openmips0|ex0|csr_reg_data_o[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~72 , openmips0|ex_mem0|mem_csr_reg_data~72, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[31] , openmips0|ex_mem0|mem_csr_reg_data[31], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~7 , openmips0|mem_wb0|wb_csr_reg_data~7, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[31] , openmips0|mem_wb0|wb_csr_reg_data[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[31] , openmips0|csr0|mcycle[31], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal0~9 , openmips0|csr0|Equal0~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal0~10 , openmips0|csr0|Equal0~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[17]~41 , openmips0|csr0|mcycleh[17]~41, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[0] , openmips0|csr0|mcycleh[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[1]~34 , openmips0|csr0|mcycleh[1]~34, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[1] , openmips0|csr0|mcycleh[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[2]~36 , openmips0|csr0|mcycleh[2]~36, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[2] , openmips0|csr0|mcycleh[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycleh[3] , openmips0|csr0|mcycleh[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[3] , openmips0|csr0|mvendorid[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector94~3 , openmips0|csr0|Selector94~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval~0 , openmips0|csr0|mtval~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[3] , openmips0|csr0|mtval[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector94~4 , openmips0|csr0|Selector94~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[3] , openmips0|csr0|mip[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~3 , openmips0|csr0|mcause~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~2 , openmips0|csr0|mcause~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~4 , openmips0|csr0|mcause~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[3] , openmips0|csr0|mcause[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[3] , openmips0|csr0|misa[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[3]~feeder , openmips0|csr0|mscratch[3]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[3] , openmips0|csr0|mscratch[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector94~5 , openmips0|csr0|Selector94~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[3] , openmips0|csr0|mtvec[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector94~7 , openmips0|csr0|Selector94~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[3] , openmips0|csr0|frm[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[3] , openmips0|csr0|fflags[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector94~6 , openmips0|csr0|Selector94~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[3] , openmips0|csr0|mie[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector94~8 , openmips0|csr0|Selector94~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[3] , openmips0|csr0|fcsr[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[3] , openmips0|csr0|mepc[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector94~9 , openmips0|csr0|Selector94~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector94~10 , openmips0|csr0|Selector94~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector94~11 , openmips0|csr0|Selector94~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector94~12 , openmips0|csr0|Selector94~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector94~13 , openmips0|csr0|Selector94~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector94~14 , openmips0|csr0|Selector94~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[3] , openmips0|csr0|data_o[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o~1 , openmips0|ex0|csr_reg_data_o~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector251~0 , openmips0|ex0|Selector251~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[3] , openmips0|ex0|csr_reg_data_o[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~66 , openmips0|ex_mem0|mem_csr_reg_data~66, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[3] , openmips0|ex_mem0|mem_csr_reg_data[3], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|always5~4 , openmips0|mem0|always5~4, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|always5~3 , openmips0|mem0|always5~3, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|always5~5 , openmips0|mem0|always5~5, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|always1~6 , openmips0|mem0|always1~6, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|csr_mstatus~0 , openmips0|mem0|csr_mstatus~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|always5~6 , openmips0|mem0|always5~6, openmips_min_sopc, 1
instance = comp, \clint0|always1~3 , clint0|always1~3, openmips_min_sopc, 1
instance = comp, \clint0|always1~4 , clint0|always1~4, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Exception_code[3]~13 , openmips0|mem0|Exception_code[3]~13, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|Equal1~1 , openmips0|ctrl0|Equal1~1, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|Equal1~2 , openmips0|ctrl0|Equal1~2, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[26]~64 , openmips0|ctrl0|new_pc[26]~64, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[26]~65 , openmips0|ctrl0|new_pc[26]~65, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[26]~69 , openmips0|ctrl0|new_pc[26]~69, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[27]~103 , openmips0|ctrl0|new_pc[27]~103, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[27]~104 , openmips0|ctrl0|new_pc[27]~104, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[27]~152 , openmips0|ctrl0|new_pc[27]~152, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[27] , openmips0|ctrl0|new_pc[27], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~50 , openmips0|pc_reg0|Add0~50, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~52 , openmips0|id0|Add4~52, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~85 , openmips0|pc_reg0|pc~85, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~52 , openmips0|id0|Add2~52, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1159 , openmips0|regfile1|regs~1159, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1160 , openmips0|regfile1|regs~1160, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1161 , openmips0|regfile1|regs~1161, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1162 , openmips0|regfile1|regs~1162, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1163 , openmips0|regfile1|regs~1163, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1164 , openmips0|regfile1|regs~1164, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1165 , openmips0|regfile1|regs~1165, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1166 , openmips0|regfile1|regs~1166, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1167 , openmips0|regfile1|regs~1167, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1168 , openmips0|regfile1|regs~1168, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1176 , openmips0|regfile1|regs~1176, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1177 , openmips0|regfile1|regs~1177, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1169 , openmips0|regfile1|regs~1169, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1170 , openmips0|regfile1|regs~1170, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1171 , openmips0|regfile1|regs~1171, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1172 , openmips0|regfile1|regs~1172, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1173 , openmips0|regfile1|regs~1173, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1174 , openmips0|regfile1|regs~1174, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1175 , openmips0|regfile1|regs~1175, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1178 , openmips0|regfile1|regs~1178, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[27]~52 , openmips0|regfile1|rdata1[27]~52, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[27]~53 , openmips0|regfile1|rdata1[27]~53, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~52 , openmips0|id0|Add5~52, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~86 , openmips0|pc_reg0|pc~86, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~87 , openmips0|pc_reg0|pc~87, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[27] , openmips0|pc_reg0|pc[27], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc~6 , openmips0|if_id0|id_pc~6, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_pc[27] , openmips0|if_id0|id_pc[27], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~52 , openmips0|id0|Add3~52, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add3~58 , openmips0|id0|Add3~58, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~1 , openmips0|id_ex0|ex_link_address~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~2 , openmips0|id_ex0|ex_link_address~2, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[31] , openmips0|id_ex0|ex_link_address[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~5 , openmips0|ex0|Mux31~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~12 , openmips0|ex0|Mux31~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~15 , openmips0|ex0|Mux31~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~9 , openmips0|ex0|Mux31~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~10 , openmips0|ex0|Mux31~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~16 , openmips0|ex0|Mux31~16, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~0 , openmips0|div0|result_o~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[31] , openmips0|div0|result_o[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~17 , openmips0|ex0|Mux31~17, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~2 , openmips0|div0|result_o~2, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[63] , openmips0|div0|result_o[63], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~18 , openmips0|ex0|Mux31~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~22 , openmips0|ex0|Mux31~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~19 , openmips0|ex0|Mux31~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|_~0 , openmips0|ex0|Add4|auto_generated|_~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add4|auto_generated|result_int[32]~64 , openmips0|ex0|Add4|auto_generated|result_int[32]~64, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector45~2 , openmips0|ex0|Selector45~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[31] , openmips0|ex0|arithmeticres[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mult0|auto_generated|op_1~90 , openmips0|ex0|Mult0|auto_generated|op_1~90, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~3 , openmips0|ex0|Mux31~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add6~126 , openmips0|ex0|Add6~126, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~4 , openmips0|ex0|Mux31~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~20 , openmips0|ex0|Mux31~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[31] , openmips0|ex0|moveres[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector13~0 , openmips0|ex0|Selector13~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector13~1 , openmips0|ex0|Selector13~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[31] , openmips0|ex0|logicout[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~2 , openmips0|ex0|Mux31~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux31~21 , openmips0|ex0|Mux31~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[31] , openmips0|ex0|wdata_o[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~0 , openmips0|ex_mem0|mem_wdata~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[31] , openmips0|ex_mem0|mem_wdata[31], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[31]~5 , openmips0|mem0|wdata_o[31]~5, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[31]~7 , openmips0|mem0|wdata_o[31]~7, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1713 , openmips0|regfile1|regs~1713, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1714 , openmips0|regfile1|regs~1714, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1711 , openmips0|regfile1|regs~1711, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1712 , openmips0|regfile1|regs~1712, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1715 , openmips0|regfile1|regs~1715, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1716 , openmips0|regfile1|regs~1716, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1717 , openmips0|regfile1|regs~1717, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1709 , openmips0|regfile1|regs~1709, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1710 , openmips0|regfile1|regs~1710, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1718 , openmips0|regfile1|regs~1718, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1699 , openmips0|regfile1|regs~1699, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1700 , openmips0|regfile1|regs~1700, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1703 , openmips0|regfile1|regs~1703, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1704 , openmips0|regfile1|regs~1704, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1701 , openmips0|regfile1|regs~1701, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1702 , openmips0|regfile1|regs~1702, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1705 , openmips0|regfile1|regs~1705, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1706 , openmips0|regfile1|regs~1706, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1707 , openmips0|regfile1|regs~1707, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1708 , openmips0|regfile1|regs~1708, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[31]~87 , openmips0|regfile1|rdata1[31]~87, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[31]~88 , openmips0|regfile1|rdata1[31]~88, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[31]~7 , openmips0|id0|reg1_o[31]~7, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[31]~8 , openmips0|id0|reg1_o[31]~8, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[31]~10 , openmips0|id0|reg1_o[31]~10, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[31] , openmips0|id0|reg1_o[31], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~31 , openmips0|id_ex0|ex_reg1~31, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[31] , openmips0|id_ex0|ex_reg1[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add3~0 , openmips0|ex0|Add3~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux14~0 , openmips0|ex0|Mux14~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux14~1 , openmips0|ex0|Mux14~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~56 , openmips0|ex0|moveres~56, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[0]~feeder , openmips0|csr0|minstret[0]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[0] , openmips0|csr0|minstret[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[0] , openmips0|csr0|minstreth[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector65~1 , openmips0|csr0|Selector65~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[0] , openmips0|csr0|mhartid[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector65~2 , openmips0|csr0|Selector65~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[0]~feeder , openmips0|csr0|marchid[0]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[0] , openmips0|csr0|marchid[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[0] , openmips0|csr0|mtime[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector65~0 , openmips0|csr0|Selector65~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[0] , openmips0|csr0|mvendorid[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector65~3 , openmips0|csr0|Selector65~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval~33 , openmips0|csr0|mtval~33, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[0] , openmips0|csr0|mtval[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector65~7 , openmips0|csr0|Selector65~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[0] , openmips0|csr0|misa[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[0] , openmips0|csr0|mscratch[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector65~9 , openmips0|csr0|Selector65~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[0] , openmips0|csr0|frm[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[0]~feeder , openmips0|csr0|fflags[0]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[0] , openmips0|csr0|fflags[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector65~10 , openmips0|csr0|Selector65~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector65~11 , openmips0|csr0|Selector65~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~39 , openmips0|csr0|mcause~39, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~38 , openmips0|csr0|mcause~38, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~40 , openmips0|csr0|mcause~40, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[0] , openmips0|csr0|mcause[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[0] , openmips0|csr0|mip[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector65~8 , openmips0|csr0|Selector65~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector65~4 , openmips0|csr0|Selector65~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[0] , openmips0|csr0|mie[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[0] , openmips0|csr0|mstatus[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[0]~feeder , openmips0|csr0|fcsr[0]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[0] , openmips0|csr0|fcsr[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector65~5 , openmips0|csr0|Selector65~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector65~6 , openmips0|csr0|Selector65~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector65~12 , openmips0|csr0|Selector65~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[0] , openmips0|csr0|mimpid[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector65~13 , openmips0|csr0|Selector65~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector65~14 , openmips0|csr0|Selector65~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[0] , openmips0|csr0|data_o[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~57 , openmips0|ex0|moveres~57, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[0] , openmips0|ex0|moveres[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector44~2 , openmips0|ex0|Selector44~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector44~3 , openmips0|ex0|Selector44~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[0] , openmips0|ex0|logicout[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux14~5 , openmips0|ex0|Mux14~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~141 , openmips0|ex0|ShiftRight0~141, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~137 , openmips0|ex0|ShiftRight0~137, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~138 , openmips0|ex0|ShiftRight0~138, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~139 , openmips0|ex0|ShiftRight0~139, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~140 , openmips0|ex0|ShiftRight0~140, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~63 , openmips0|div0|result_o~63, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[0] , openmips0|div0|result_o[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux14~3 , openmips0|ex0|Mux14~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux14~4 , openmips0|ex0|Mux14~4, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~64 , openmips0|div0|result_o~64, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[32] , openmips0|div0|result_o[32], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux14~6 , openmips0|ex0|Mux14~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux14~7 , openmips0|ex0|Mux14~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~62 , openmips0|id_ex0|ex_link_address~62, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[0] , openmips0|id_ex0|ex_link_address[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux14~2 , openmips0|ex0|Mux14~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux14~8 , openmips0|ex0|Mux14~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector190~2 , openmips0|ex0|Selector190~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~1 , openmips0|ex0|LessThan0~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~3 , openmips0|ex0|LessThan0~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~5 , openmips0|ex0|LessThan0~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~7 , openmips0|ex0|LessThan0~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~9 , openmips0|ex0|LessThan0~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~11 , openmips0|ex0|LessThan0~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~13 , openmips0|ex0|LessThan0~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~15 , openmips0|ex0|LessThan0~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~17 , openmips0|ex0|LessThan0~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~19 , openmips0|ex0|LessThan0~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~21 , openmips0|ex0|LessThan0~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~23 , openmips0|ex0|LessThan0~23, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~25 , openmips0|ex0|LessThan0~25, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~27 , openmips0|ex0|LessThan0~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~29 , openmips0|ex0|LessThan0~29, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~31 , openmips0|ex0|LessThan0~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~33 , openmips0|ex0|LessThan0~33, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~35 , openmips0|ex0|LessThan0~35, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~37 , openmips0|ex0|LessThan0~37, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~39 , openmips0|ex0|LessThan0~39, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~41 , openmips0|ex0|LessThan0~41, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~43 , openmips0|ex0|LessThan0~43, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~45 , openmips0|ex0|LessThan0~45, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~47 , openmips0|ex0|LessThan0~47, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~49 , openmips0|ex0|LessThan0~49, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~51 , openmips0|ex0|LessThan0~51, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~53 , openmips0|ex0|LessThan0~53, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~55 , openmips0|ex0|LessThan0~55, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~57 , openmips0|ex0|LessThan0~57, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~59 , openmips0|ex0|LessThan0~59, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~61 , openmips0|ex0|LessThan0~61, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|LessThan0~62 , openmips0|ex0|LessThan0~62, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector190~3 , openmips0|ex0|Selector190~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector190~4 , openmips0|ex0|Selector190~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector190~5 , openmips0|ex0|Selector190~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector190~6 , openmips0|ex0|Selector190~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[0] , openmips0|ex0|arithmeticres[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux14 , openmips0|ex0|Mux14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[0] , openmips0|ex0|wdata_o[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~31 , openmips0|ex_mem0|mem_wdata~31, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[0] , openmips0|ex_mem0|mem_wdata[0], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[0]~92 , openmips0|mem0|wdata_o[0]~92, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2987 , openmips0|regfile1|regs~2987, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2988 , openmips0|regfile1|regs~2988, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2982 , openmips0|regfile1|regs~2982, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2983 , openmips0|regfile1|regs~2983, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2984 , openmips0|regfile1|regs~2984, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2985 , openmips0|regfile1|regs~2985, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2986 , openmips0|regfile1|regs~2986, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2980 , openmips0|regfile1|regs~2980, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2981 , openmips0|regfile1|regs~2981, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2989 , openmips0|regfile1|regs~2989, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2977 , openmips0|regfile1|regs~2977, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2978 , openmips0|regfile1|regs~2978, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2970 , openmips0|regfile1|regs~2970, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2971 , openmips0|regfile1|regs~2971, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2974 , openmips0|regfile1|regs~2974, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2975 , openmips0|regfile1|regs~2975, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2972 , openmips0|regfile1|regs~2972, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2973 , openmips0|regfile1|regs~2973, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2976 , openmips0|regfile1|regs~2976, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2979 , openmips0|regfile1|regs~2979, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[0]~149 , openmips0|regfile1|rdata1[0]~149, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[0]~150 , openmips0|regfile1|rdata1[0]~150, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[0]~103 , openmips0|id0|reg1_o[0]~103, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[0]~104 , openmips0|id0|reg1_o[0]~104, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[0]~105 , openmips0|id0|reg1_o[0]~105, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[0] , openmips0|id0|reg1_o[0], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~1 , openmips0|id_ex0|ex_reg1~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[0] , openmips0|id_ex0|ex_reg1[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector323~0 , openmips0|ex0|Selector323~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[0] , openmips0|ex0|csr_reg_data_o[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~76 , openmips0|ex_mem0|mem_csr_reg_data~76, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[0] , openmips0|ex_mem0|mem_csr_reg_data[0], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~11 , openmips0|mem_wb0|wb_csr_reg_data~11, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[0] , openmips0|mem_wb0|wb_csr_reg_data[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[0] , openmips0|csr0|mcycle[0], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[1]~37 , openmips0|csr0|mcycle[1]~37, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[1] , openmips0|csr0|mcycle[1], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[2]~39 , openmips0|csr0|mcycle[2]~39, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[2] , openmips0|csr0|mcycle[2], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[3]~41 , openmips0|csr0|mcycle[3]~41, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[3] , openmips0|csr0|mcycle[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[4]~45 , openmips0|csr0|mcycle[4]~45, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[4] , openmips0|csr0|mcycle[4], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcycle[5] , openmips0|csr0|mcycle[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval~30 , openmips0|csr0|mtval~30, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[5] , openmips0|csr0|mtval[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector92~4 , openmips0|csr0|Selector92~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[5] , openmips0|csr0|mip[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[5] , openmips0|csr0|mstatus[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[5]~feeder , openmips0|csr0|mie[5]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[5] , openmips0|csr0|mie[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector92~8 , openmips0|csr0|Selector92~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[5] , openmips0|csr0|mtvec[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector92~7 , openmips0|csr0|Selector92~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[5] , openmips0|csr0|frm[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[5]~feeder , openmips0|csr0|fflags[5]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[5] , openmips0|csr0|fflags[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector92~6 , openmips0|csr0|Selector92~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[5] , openmips0|csr0|fcsr[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[5] , openmips0|csr0|mepc[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector92~9 , openmips0|csr0|Selector92~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector92~10 , openmips0|csr0|Selector92~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~35 , openmips0|csr0|mcause~35, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[5] , openmips0|csr0|mcause[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[5] , openmips0|csr0|misa[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[5]~feeder , openmips0|csr0|mscratch[5]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[5] , openmips0|csr0|mscratch[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector92~5 , openmips0|csr0|Selector92~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector92~11 , openmips0|csr0|Selector92~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector92~12 , openmips0|csr0|Selector92~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[5] , openmips0|csr0|mimpid[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[5] , openmips0|csr0|mvendorid[5], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector92~3 , openmips0|csr0|Selector92~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector92~13 , openmips0|csr0|Selector92~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector92~14 , openmips0|csr0|Selector92~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[5] , openmips0|csr0|data_o[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~51 , openmips0|ex0|moveres~51, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector249~0 , openmips0|ex0|Selector249~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[5] , openmips0|ex0|csr_reg_data_o[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~75 , openmips0|ex_mem0|mem_csr_reg_data~75, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[5] , openmips0|ex_mem0|mem_csr_reg_data[5], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~10 , openmips0|mem_wb0|wb_csr_reg_data~10, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[5] , openmips0|mem_wb0|wb_csr_reg_data[5], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[5]~87 , openmips0|ctrl0|new_pc[5]~87, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[5]~88 , openmips0|ctrl0|new_pc[5]~88, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[5]~144 , openmips0|ctrl0|new_pc[5]~144, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[5] , openmips0|ctrl0|new_pc[5], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~53 , openmips0|pc_reg0|pc~53, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~54 , openmips0|pc_reg0|pc~54, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~55 , openmips0|pc_reg0|pc~55, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[5] , openmips0|pc_reg0|pc[5], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o~10 , openmips0|iwishbone_bus_if|wishbone_addr_o~10, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[5] , openmips0|iwishbone_bus_if|wishbone_addr_o[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|Mux26~0 , wb_conmax_top0|s0|Mux26~0, openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~43 , inst_rom_0|inst_mem~43, openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~42 , inst_rom_0|inst_mem~42, openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~44 , inst_rom_0|inst_mem~44, openmips_min_sopc, 1
instance = comp, \inst_rom_0|temp_inst[16] , inst_rom_0|temp_inst[16], openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~21 , inst_rom_0|wb_dat_o~21, openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[8] , inst_rom_0|wb_dat_o[8], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux23~0 , wb_conmax_top0|m1|Mux23~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux23~1 , wb_conmax_top0|m1|Mux23~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux23~2 , wb_conmax_top0|m1|Mux23~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux23~3 , wb_conmax_top0|m1|Mux23~3, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf~31 , openmips0|iwishbone_bus_if|rd_buf~31, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf[8] , openmips0|iwishbone_bus_if|rd_buf[8], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector99~1 , openmips0|iwishbone_bus_if|Selector99~1, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|cpu_data_o[8] , openmips0|iwishbone_bus_if|cpu_data_o[8], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~31 , openmips0|if_id0|id_inst~31, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[8] , openmips0|if_id0|id_inst[8], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wd~2 , openmips0|id_ex0|ex_wd~2, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wd[1] , openmips0|id_ex0|ex_wd[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wd~0 , openmips0|ex_mem0|mem_wd~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wd[1] , openmips0|ex_mem0|mem_wd[1], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[22]~3 , openmips0|id0|reg1_o[22]~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[22]~2 , openmips0|id0|reg1_o[22]~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[22]~4 , openmips0|id0|reg1_o[22]~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[22]~5 , openmips0|id0|reg1_o[22]~5, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[22]~6 , openmips0|id0|reg1_o[22]~6, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2734 , openmips0|regfile1|regs~2734, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2735 , openmips0|regfile1|regs~2735, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2741 , openmips0|regfile1|regs~2741, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2742 , openmips0|regfile1|regs~2742, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2738 , openmips0|regfile1|regs~2738, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2739 , openmips0|regfile1|regs~2739, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2736 , openmips0|regfile1|regs~2736, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2737 , openmips0|regfile1|regs~2737, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2740 , openmips0|regfile1|regs~2740, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2743 , openmips0|regfile1|regs~2743, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2724 , openmips0|regfile1|regs~2724, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2725 , openmips0|regfile1|regs~2725, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2731 , openmips0|regfile1|regs~2731, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2732 , openmips0|regfile1|regs~2732, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2728 , openmips0|regfile1|regs~2728, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2729 , openmips0|regfile1|regs~2729, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2726 , openmips0|regfile1|regs~2726, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2727 , openmips0|regfile1|regs~2727, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2730 , openmips0|regfile1|regs~2730, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2733 , openmips0|regfile1|regs~2733, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[6]~137 , openmips0|regfile1|rdata1[6]~137, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[6]~138 , openmips0|regfile1|rdata1[6]~138, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[6]~85 , openmips0|id0|reg1_o[6]~85, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[6]~86 , openmips0|id0|reg1_o[6]~86, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[6]~87 , openmips0|id0|reg1_o[6]~87, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[6] , openmips0|id0|reg1_o[6], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~27 , openmips0|id_ex0|ex_reg1~27, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[6] , openmips0|id_ex0|ex_reg1[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector248~0 , openmips0|ex0|Selector248~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[6] , openmips0|ex0|csr_reg_data_o[6], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~78 , openmips0|ex_mem0|mem_csr_reg_data~78, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[6] , openmips0|ex_mem0|mem_csr_reg_data[6], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~13 , openmips0|mem_wb0|wb_csr_reg_data~13, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[6] , openmips0|mem_wb0|wb_csr_reg_data[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec~10 , openmips0|csr0|mtvec~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[6] , openmips0|csr0|mtvec[6], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[6]~93 , openmips0|ctrl0|new_pc[6]~93, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[6]~94 , openmips0|ctrl0|new_pc[6]~94, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[6]~147 , openmips0|ctrl0|new_pc[6]~147, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[6] , openmips0|ctrl0|new_pc[6], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~69 , openmips0|pc_reg0|pc~69, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~70 , openmips0|pc_reg0|pc~70, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~71 , openmips0|pc_reg0|pc~71, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[6] , openmips0|pc_reg0|pc[6], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o~13 , openmips0|iwishbone_bus_if|wishbone_addr_o~13, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[6] , openmips0|iwishbone_bus_if|wishbone_addr_o[6], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|Mux25~0 , wb_conmax_top0|s0|Mux25~0, openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~37 , inst_rom_0|inst_mem~37, openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~36 , inst_rom_0|inst_mem~36, openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~38 , inst_rom_0|inst_mem~38, openmips_min_sopc, 1
instance = comp, \inst_rom_0|temp_inst[31] , inst_rom_0|temp_inst[31], openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~18 , inst_rom_0|wb_dat_o~18, openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[7] , inst_rom_0|wb_dat_o[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux24~0 , wb_conmax_top0|m1|Mux24~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux24~1 , wb_conmax_top0|m1|Mux24~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux24~2 , wb_conmax_top0|m1|Mux24~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux24~3 , wb_conmax_top0|m1|Mux24~3, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf~32 , openmips0|iwishbone_bus_if|rd_buf~32, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf[7] , openmips0|iwishbone_bus_if|rd_buf[7], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector100~0 , openmips0|iwishbone_bus_if|Selector100~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|cpu_data_o[7] , openmips0|iwishbone_bus_if|cpu_data_o[7], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~32 , openmips0|if_id0|id_inst~32, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[7] , openmips0|if_id0|id_inst[7], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wd~0 , openmips0|id_ex0|ex_wd~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wd~1 , openmips0|id_ex0|ex_wd~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wd[0] , openmips0|id_ex0|ex_wd[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wd~1 , openmips0|ex_mem0|mem_wd~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wd[0] , openmips0|ex_mem0|mem_wd[0], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[27]~0 , openmips0|id0|reg2_o[27]~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[27]~1 , openmips0|id0|reg2_o[27]~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[27]~2 , openmips0|id0|reg2_o[27]~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[27]~3 , openmips0|id0|reg2_o[27]~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[0]~4 , openmips0|id0|reg2_o[0]~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[6]~94 , openmips0|id0|reg2_o[6]~94, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2628 , openmips0|regfile1|regs~2628, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2629 , openmips0|regfile1|regs~2629, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2623 , openmips0|regfile1|regs~2623, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2624 , openmips0|regfile1|regs~2624, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2625 , openmips0|regfile1|regs~2625, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2626 , openmips0|regfile1|regs~2626, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2627 , openmips0|regfile1|regs~2627, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2621 , openmips0|regfile1|regs~2621, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2622 , openmips0|regfile1|regs~2622, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2630 , openmips0|regfile1|regs~2630, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2638 , openmips0|regfile1|regs~2638, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2639 , openmips0|regfile1|regs~2639, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2631 , openmips0|regfile1|regs~2631, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2632 , openmips0|regfile1|regs~2632, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2635 , openmips0|regfile1|regs~2635, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2636 , openmips0|regfile1|regs~2636, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2633 , openmips0|regfile1|regs~2633, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2634 , openmips0|regfile1|regs~2634, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2637 , openmips0|regfile1|regs~2637, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2640 , openmips0|regfile1|regs~2640, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2641 , openmips0|regfile1|regs~2641, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[9]~98 , openmips0|id0|reg2_o[9]~98, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[9]~99 , openmips0|id0|reg2_o[9]~99, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[9]~100 , openmips0|id0|reg2_o[9]~100, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[9] , openmips0|id0|reg2_o[9], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~15 , openmips0|id_ex0|ex_reg2~15, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[9] , openmips0|id_ex0|ex_reg2[9], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~15 , openmips0|ex_mem0|mem_reg2~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[9] , openmips0|ex_mem0|mem_reg2[9], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector74~0 , openmips0|mem0|Selector74~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[9] , openmips0|mem0|mem_data_o[9], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~15 , openmips0|dwishbone_bus_if|wishbone_data_o~15, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[9] , openmips0|dwishbone_bus_if|wishbone_data_o[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux58~0 , wb_conmax_top0|s15|Mux58~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[9]~feeder , wb_conmax_top0|rf|conf6[9]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[9] , wb_conmax_top0|rf|conf6[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[9]~feeder , wb_conmax_top0|rf|conf10[9]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[9] , wb_conmax_top0|rf|conf10[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[9] , wb_conmax_top0|rf|conf2[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~174 , wb_conmax_top0|rf|rf_dout~174, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[9] , wb_conmax_top0|rf|conf14[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~175 , wb_conmax_top0|rf|rf_dout~175, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[9]~feeder , wb_conmax_top0|rf|conf4[9]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[9] , wb_conmax_top0|rf|conf4[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[9] , wb_conmax_top0|rf|conf12[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[9] , wb_conmax_top0|rf|conf0[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[9]~feeder , wb_conmax_top0|rf|conf8[9]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[9] , wb_conmax_top0|rf|conf8[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~176 , wb_conmax_top0|rf|rf_dout~176, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~177 , wb_conmax_top0|rf|rf_dout~177, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~178 , wb_conmax_top0|rf|rf_dout~178, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[9] , wb_conmax_top0|rf|conf11[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[9]~feeder , wb_conmax_top0|rf|conf7[9]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[9] , wb_conmax_top0|rf|conf7[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[9] , wb_conmax_top0|rf|conf3[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~179 , wb_conmax_top0|rf|rf_dout~179, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[9] , wb_conmax_top0|rf|conf15[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~180 , wb_conmax_top0|rf|rf_dout~180, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[9]~feeder , wb_conmax_top0|rf|conf9[9]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[9] , wb_conmax_top0|rf|conf9[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[9]~feeder , wb_conmax_top0|rf|conf5[9]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[9] , wb_conmax_top0|rf|conf5[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[9] , wb_conmax_top0|rf|conf1[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~172 , wb_conmax_top0|rf|rf_dout~172, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[9] , wb_conmax_top0|rf|conf13[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~173 , wb_conmax_top0|rf|rf_dout~173, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~181 , wb_conmax_top0|rf|rf_dout~181, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~206 , wb_conmax_top0|rf|rf_dout~206, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[9] , wb_conmax_top0|rf|rf_dout[9], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux22~1 , wb_conmax_top0|m1|Mux22~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux22~2 , wb_conmax_top0|m1|Mux22~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux22~3 , wb_conmax_top0|m1|Mux22~3, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux22~4 , wb_conmax_top0|m1|Mux22~4, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf~30 , openmips0|iwishbone_bus_if|rd_buf~30, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf[9] , openmips0|iwishbone_bus_if|rd_buf[9], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector98~0 , openmips0|iwishbone_bus_if|Selector98~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|cpu_data_o[9] , openmips0|iwishbone_bus_if|cpu_data_o[9], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~30 , openmips0|if_id0|id_inst~30, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[9] , openmips0|if_id0|id_inst[9], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wd~3 , openmips0|id_ex0|ex_wd~3, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wd[2] , openmips0|id_ex0|ex_wd[2], openmips_min_sopc, 1
instance = comp, \openmips0|id0|stallreq~1 , openmips0|id0|stallreq~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|stallreq~0 , openmips0|id0|stallreq~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|stallreq~2 , openmips0|id0|stallreq~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|always2~0 , openmips0|id0|always2~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|always2~0clkctrl , openmips0|id0|always2~0clkctrl, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[7]~104 , openmips0|id0|reg2_o[7]~104, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[7]~105 , openmips0|id0|reg2_o[7]~105, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2703 , openmips0|regfile1|regs~2703, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2704 , openmips0|regfile1|regs~2704, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2710 , openmips0|regfile1|regs~2710, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2711 , openmips0|regfile1|regs~2711, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2705 , openmips0|regfile1|regs~2705, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2706 , openmips0|regfile1|regs~2706, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2707 , openmips0|regfile1|regs~2707, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2708 , openmips0|regfile1|regs~2708, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2709 , openmips0|regfile1|regs~2709, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2712 , openmips0|regfile1|regs~2712, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2720 , openmips0|regfile1|regs~2720, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2721 , openmips0|regfile1|regs~2721, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2713 , openmips0|regfile1|regs~2713, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2714 , openmips0|regfile1|regs~2714, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2715 , openmips0|regfile1|regs~2715, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2716 , openmips0|regfile1|regs~2716, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2717 , openmips0|regfile1|regs~2717, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2718 , openmips0|regfile1|regs~2718, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2719 , openmips0|regfile1|regs~2719, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2722 , openmips0|regfile1|regs~2722, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2723 , openmips0|regfile1|regs~2723, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[7]~106 , openmips0|id0|reg2_o[7]~106, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[7]~107 , openmips0|id0|reg2_o[7]~107, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[7] , openmips0|id0|reg2_o[7], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~13 , openmips0|id_ex0|ex_reg2~13, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[7] , openmips0|id_ex0|ex_reg2[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~13 , openmips0|ex_mem0|mem_reg2~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[7] , openmips0|ex_mem0|mem_reg2[7], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[7] , openmips0|mem0|mem_data_o[7], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~13 , openmips0|dwishbone_bus_if|wishbone_data_o~13, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[7] , openmips0|dwishbone_bus_if|wishbone_data_o[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux60~0 , wb_conmax_top0|s1|Mux60~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[7] , uart_top0|wb_interface|wb_dat_is[7], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux44~0 , wb_conmax_top0|s1|Mux44~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[23] , uart_top0|wb_interface|wb_dat_is[23], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux36~0 , wb_conmax_top0|s1|Mux36~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[31] , uart_top0|wb_interface|wb_dat_is[31], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux52~0 , wb_conmax_top0|s1|Mux52~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_is[15] , uart_top0|wb_interface|wb_dat_is[15], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux32~0 , uart_top0|wb_interface|Mux32~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux32~1 , uart_top0|wb_interface|Mux32~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[7]~feeder , uart_top0|regs|lcr[7]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lcr[7] , uart_top0|regs|lcr[7], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|lsr_mask_condition~2 , uart_top0|regs|lsr_mask_condition~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|msr_read , uart_top0|regs|msr_read, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|msi_reset~0 , uart_top0|regs|msi_reset~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|msi_reset , uart_top0|regs|msi_reset, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|msr~0 , uart_top0|regs|msr~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|msr[0] , uart_top0|regs|msr[0], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux6~1 , uart_top0|wb_interface|Mux6~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux5~0 , uart_top0|wb_interface|Mux5~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[26] , uart_top0|wb_interface|wb_dat_o[26], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux5~0 , wb_conmax_top0|m1|Mux5~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux5~1 , wb_conmax_top0|m1|Mux5~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux5~2 , wb_conmax_top0|m1|Mux5~2, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf~14 , openmips0|iwishbone_bus_if|rd_buf~14, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf[26] , openmips0|iwishbone_bus_if|rd_buf[26], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector81~0 , openmips0|iwishbone_bus_if|Selector81~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|cpu_data_o[26] , openmips0|iwishbone_bus_if|cpu_data_o[26], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~14 , openmips0|if_id0|id_inst~14, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[26] , openmips0|if_id0|id_inst[26], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~4 , openmips0|id_ex0|ex_inst~4, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[26] , openmips0|id_ex0|ex_inst[26], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~7 , openmips0|ex_mem0|mem_csr_reg_write_addr~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~8 , openmips0|ex_mem0|mem_csr_reg_write_addr~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr[6] , openmips0|ex_mem0|mem_csr_reg_write_addr[6], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr~9 , openmips0|mem_wb0|wb_csr_reg_write_addr~9, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_write_addr[6] , openmips0|mem_wb0|wb_csr_reg_write_addr[6], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal10~0 , openmips0|csr0|Equal10~0, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[26]~66 , openmips0|ctrl0|new_pc[26]~66, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[26]~68 , openmips0|ctrl0|new_pc[26]~68, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[17]~117 , openmips0|ctrl0|new_pc[17]~117, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[17]~118 , openmips0|ctrl0|new_pc[17]~118, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[17]~159 , openmips0|ctrl0|new_pc[17]~159, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[17] , openmips0|ctrl0|new_pc[17], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~106 , openmips0|pc_reg0|pc~106, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~107 , openmips0|pc_reg0|pc~107, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~108 , openmips0|pc_reg0|pc~108, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[17] , openmips0|pc_reg0|pc[17], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o~29 , openmips0|iwishbone_bus_if|wishbone_addr_o~29, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[17] , openmips0|iwishbone_bus_if|wishbone_addr_o[17], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux14~0 , wb_conmax_top0|s4|Mux14~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux15~0 , wb_conmax_top0|s4|Mux15~0, openmips_min_sopc, 1
instance = comp, \clint0|Equal0~4 , clint0|Equal0~4, openmips_min_sopc, 1
instance = comp, \clint0|Equal0~5 , clint0|Equal0~5, openmips_min_sopc, 1
instance = comp, \clint0|Equal0~6 , clint0|Equal0~6, openmips_min_sopc, 1
instance = comp, \clint0|Equal0~1 , clint0|Equal0~1, openmips_min_sopc, 1
instance = comp, \clint0|Equal0~2 , clint0|Equal0~2, openmips_min_sopc, 1
instance = comp, \clint0|Equal0~3 , clint0|Equal0~3, openmips_min_sopc, 1
instance = comp, \clint0|Equal0~10 , clint0|Equal0~10, openmips_min_sopc, 1
instance = comp, \clint0|Equal0~11 , clint0|Equal0~11, openmips_min_sopc, 1
instance = comp, \clint0|Equal0~12 , clint0|Equal0~12, openmips_min_sopc, 1
instance = comp, \clint0|Equal0~7 , clint0|Equal0~7, openmips_min_sopc, 1
instance = comp, \clint0|Equal0~8 , clint0|Equal0~8, openmips_min_sopc, 1
instance = comp, \clint0|Equal0~9 , clint0|Equal0~9, openmips_min_sopc, 1
instance = comp, \clint0|Equal0~13 , clint0|Equal0~13, openmips_min_sopc, 1
instance = comp, \clint0|Equal0~0 , clint0|Equal0~0, openmips_min_sopc, 1
instance = comp, \clint0|Equal0~14 , clint0|Equal0~14, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o~14 , clint0|wb_dat_o~14, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[29] , clint0|wb_dat_o[29], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux2~0 , wb_conmax_top0|m1|Mux2~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux2~1 , wb_conmax_top0|m1|Mux2~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux2~2 , wb_conmax_top0|m1|Mux2~2, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf~13 , openmips0|iwishbone_bus_if|rd_buf~13, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf[29] , openmips0|iwishbone_bus_if|rd_buf[29], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector78~0 , openmips0|iwishbone_bus_if|Selector78~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|cpu_data_o[29] , openmips0|iwishbone_bus_if|cpu_data_o[29], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~13 , openmips0|if_id0|id_inst~13, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[29] , openmips0|if_id0|id_inst[29], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~26 , openmips0|id0|Selector9~26, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~19 , openmips0|id0|Selector9~19, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~20 , openmips0|id0|Selector9~20, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~21 , openmips0|id0|Selector9~21, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~22 , openmips0|id0|Selector9~22, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_alusel~2 , openmips0|id_ex0|ex_alusel~2, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_alusel~3 , openmips0|id_ex0|ex_alusel~3, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_alusel[1] , openmips0|id_ex0|ex_alusel[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~1 , openmips0|ex0|Mux20~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~2 , openmips0|ex0|Mux20~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~13 , openmips0|ex0|ShiftLeft1~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~7 , openmips0|ex0|shiftres~7, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~24 , openmips0|div0|result_o~24, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[52] , openmips0|div0|result_o[52], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft0~72 , openmips0|ex0|ShiftLeft0~72, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~3 , openmips0|ex0|Mux20~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~4 , openmips0|ex0|Mux20~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~5 , openmips0|ex0|Mux20~5, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~23 , openmips0|div0|result_o~23, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[20] , openmips0|div0|result_o[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~6 , openmips0|ex0|Mux20~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~7 , openmips0|ex0|Mux20~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~23 , openmips0|id_ex0|ex_link_address~23, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~24 , openmips0|id_ex0|ex_link_address~24, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[20] , openmips0|id_ex0|ex_link_address[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~8 , openmips0|ex0|Mux20~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~9 , openmips0|ex0|Mux20~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector56~2 , openmips0|ex0|Selector56~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[20] , openmips0|ex0|arithmeticres[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~10 , openmips0|ex0|Mux20~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[20] , openmips0|ex0|moveres[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector24~0 , openmips0|ex0|Selector24~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector24~1 , openmips0|ex0|Selector24~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[20] , openmips0|ex0|logicout[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~0 , openmips0|ex0|Mux20~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux20~11 , openmips0|ex0|Mux20~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[20] , openmips0|ex0|wdata_o[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~11 , openmips0|ex_mem0|mem_wdata~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[20] , openmips0|ex_mem0|mem_wdata[20], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[20]~28 , openmips0|mem0|wdata_o[20]~28, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[20]~29 , openmips0|mem0|wdata_o[20]~29, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~24 , openmips0|mem_wb0|wb_wdata~24, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[20] , openmips0|mem_wb0|wb_wdata[20], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[20]~55 , openmips0|id0|reg2_o[20]~55, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2180 , openmips0|regfile1|regs~2180, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2181 , openmips0|regfile1|regs~2181, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2187 , openmips0|regfile1|regs~2187, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2188 , openmips0|regfile1|regs~2188, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2184 , openmips0|regfile1|regs~2184, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2185 , openmips0|regfile1|regs~2185, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2182 , openmips0|regfile1|regs~2182, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2183 , openmips0|regfile1|regs~2183, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2186 , openmips0|regfile1|regs~2186, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2189 , openmips0|regfile1|regs~2189, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2170 , openmips0|regfile1|regs~2170, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2171 , openmips0|regfile1|regs~2171, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2177 , openmips0|regfile1|regs~2177, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2178 , openmips0|regfile1|regs~2178, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2174 , openmips0|regfile1|regs~2174, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2175 , openmips0|regfile1|regs~2175, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2172 , openmips0|regfile1|regs~2172, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2173 , openmips0|regfile1|regs~2173, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2176 , openmips0|regfile1|regs~2176, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2179 , openmips0|regfile1|regs~2179, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2190 , openmips0|regfile1|regs~2190, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[20]~56 , openmips0|id0|reg2_o[20]~56, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[20]~57 , openmips0|id0|reg2_o[20]~57, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[20] , openmips0|id0|reg2_o[20], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~3 , openmips0|id_ex0|ex_reg2~3, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[20] , openmips0|id_ex0|ex_reg2[20], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~3 , openmips0|ex_mem0|mem_reg2~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[20] , openmips0|ex_mem0|mem_reg2[20], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector63~0 , openmips0|mem0|Selector63~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector63~1 , openmips0|mem0|Selector63~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[20] , openmips0|mem0|mem_data_o[20], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~1 , openmips0|dwishbone_bus_if|wishbone_data_o~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[20] , openmips0|dwishbone_bus_if|wishbone_data_o[20], openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[20] , clint0|mtimecmp[20], openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o~7 , clint0|wb_dat_o~7, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[20] , clint0|wb_dat_o[20], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux11~0 , wb_conmax_top0|m1|Mux11~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux11~1 , wb_conmax_top0|m1|Mux11~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux11~2 , wb_conmax_top0|m1|Mux11~2, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf~6 , openmips0|iwishbone_bus_if|rd_buf~6, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf[20] , openmips0|iwishbone_bus_if|rd_buf[20], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector87~0 , openmips0|iwishbone_bus_if|Selector87~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|cpu_data_o[20] , openmips0|iwishbone_bus_if|cpu_data_o[20], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~6 , openmips0|if_id0|id_inst~6, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[20] , openmips0|if_id0|id_inst[20], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2666 , openmips0|regfile1|regs~2666, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2667 , openmips0|regfile1|regs~2667, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2664 , openmips0|regfile1|regs~2664, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2665 , openmips0|regfile1|regs~2665, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2668 , openmips0|regfile1|regs~2668, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2662 , openmips0|regfile1|regs~2662, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2663 , openmips0|regfile1|regs~2663, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2669 , openmips0|regfile1|regs~2669, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2670 , openmips0|regfile1|regs~2670, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2671 , openmips0|regfile1|regs~2671, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2672 , openmips0|regfile1|regs~2672, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2673 , openmips0|regfile1|regs~2673, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2679 , openmips0|regfile1|regs~2679, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2680 , openmips0|regfile1|regs~2680, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2676 , openmips0|regfile1|regs~2676, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2677 , openmips0|regfile1|regs~2677, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2674 , openmips0|regfile1|regs~2674, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2675 , openmips0|regfile1|regs~2675, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2678 , openmips0|regfile1|regs~2678, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2681 , openmips0|regfile1|regs~2681, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2682 , openmips0|regfile1|regs~2682, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[8]~101 , openmips0|id0|reg2_o[8]~101, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[8]~102 , openmips0|id0|reg2_o[8]~102, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[8]~103 , openmips0|id0|reg2_o[8]~103, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[8] , openmips0|id0|reg2_o[8], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~14 , openmips0|id_ex0|ex_reg2~14, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[8] , openmips0|id_ex0|ex_reg2[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~14 , openmips0|ex_mem0|mem_reg2~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[8] , openmips0|ex_mem0|mem_reg2[8], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector59~0 , openmips0|mem0|Selector59~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~26 , openmips0|ex_mem0|mem_reg2~26, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[24] , openmips0|ex_mem0|mem_reg2[24], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector59~1 , openmips0|mem0|Selector59~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[24] , openmips0|mem0|mem_data_o[24], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~26 , openmips0|dwishbone_bus_if|wishbone_data_o~26, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[24] , openmips0|dwishbone_bus_if|wishbone_data_o[24], openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[24]~feeder , clint0|mtimecmp[24]~feeder, openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[24] , clint0|mtimecmp[24], openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o~10 , clint0|wb_dat_o~10, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[24] , clint0|wb_dat_o[24], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux7~0 , wb_conmax_top0|m1|Mux7~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux7~1 , wb_conmax_top0|m1|Mux7~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux7~2 , wb_conmax_top0|m1|Mux7~2, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf~9 , openmips0|iwishbone_bus_if|rd_buf~9, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf[24] , openmips0|iwishbone_bus_if|rd_buf[24], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector83~1 , openmips0|iwishbone_bus_if|Selector83~1, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|cpu_data_o[24] , openmips0|iwishbone_bus_if|cpu_data_o[24], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~9 , openmips0|if_id0|id_inst~9, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[24] , openmips0|if_id0|id_inst[24], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~11 , openmips0|id_ex0|ex_inst~11, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[24] , openmips0|id_ex0|ex_inst[24], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~21 , openmips0|ex_mem0|mem_csr_reg_write_addr~21, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr~22 , openmips0|ex_mem0|mem_csr_reg_write_addr~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_write_addr[4] , openmips0|ex_mem0|mem_csr_reg_write_addr[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~2 , openmips0|ex0|always6~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~1 , openmips0|ex0|always6~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~3 , openmips0|ex0|always6~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~0 , openmips0|ex0|always6~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~4 , openmips0|ex0|always6~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~5 , openmips0|ex0|always6~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~6 , openmips0|ex0|always6~6, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|always6~7 , openmips0|ex0|always6~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~8 , openmips0|ex0|moveres~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval~9 , openmips0|csr0|mtval~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtval[28] , openmips0|csr0|mtval[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector69~4 , openmips0|csr0|Selector69~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec~2 , openmips0|csr0|mtvec~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mip[28] , openmips0|csr0|mip[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause~14 , openmips0|csr0|mcause~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mcause[28] , openmips0|csr0|mcause[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|misa[28] , openmips0|csr0|misa[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mscratch[28] , openmips0|csr0|mscratch[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector69~5 , openmips0|csr0|Selector69~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[28]~feeder , openmips0|csr0|mtvec[28]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtvec[28] , openmips0|csr0|mtvec[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector69~6 , openmips0|csr0|Selector69~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fcsr[28] , openmips0|csr0|fcsr[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mie[28] , openmips0|csr0|mie[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector69~7 , openmips0|csr0|Selector69~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[28] , openmips0|csr0|mstatus[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|frm[28] , openmips0|csr0|frm[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector69~8 , openmips0|csr0|Selector69~8, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|fflags[28] , openmips0|csr0|fflags[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[28] , openmips0|csr0|mepc[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector69~9 , openmips0|csr0|Selector69~9, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector69~10 , openmips0|csr0|Selector69~10, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector69~11 , openmips0|csr0|Selector69~11, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector69~12 , openmips0|csr0|Selector69~12, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mvendorid[28] , openmips0|csr0|mvendorid[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector69~3 , openmips0|csr0|Selector69~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mimpid[28] , openmips0|csr0|mimpid[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector69~13 , openmips0|csr0|Selector69~13, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[28]~feeder , openmips0|csr0|minstret[28]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstret[28] , openmips0|csr0|minstret[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|minstreth[28] , openmips0|csr0|minstreth[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector69~1 , openmips0|csr0|Selector69~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mhartid[28] , openmips0|csr0|mhartid[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector69~2 , openmips0|csr0|Selector69~2, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mtime[28] , openmips0|csr0|mtime[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[28]~feeder , openmips0|csr0|marchid[28]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|marchid[28] , openmips0|csr0|marchid[28], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector69~0 , openmips0|csr0|Selector69~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Selector69~14 , openmips0|csr0|Selector69~14, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|data_o[28] , openmips0|csr0|data_o[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres~9 , openmips0|ex0|moveres~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[28] , openmips0|ex0|moveres[28], openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~8 , openmips0|div0|result_o~8, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[28] , openmips0|div0|result_o[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector16~0 , openmips0|ex0|Selector16~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector16~1 , openmips0|ex0|Selector16~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[28] , openmips0|ex0|logicout[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~14 , openmips0|ex0|Mux28~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~142 , openmips0|ex0|ShiftRight0~142, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|shiftres~2 , openmips0|ex0|shiftres~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~10 , openmips0|ex0|Mux28~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~11 , openmips0|ex0|Mux28~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~12 , openmips0|ex0|Mux28~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~13 , openmips0|ex0|Mux28~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~15 , openmips0|ex0|Mux28~15, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~7 , openmips0|div0|result_o~7, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[60] , openmips0|div0|result_o[60], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~16 , openmips0|ex0|Mux28~16, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~7 , openmips0|id_ex0|ex_link_address~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~8 , openmips0|id_ex0|ex_link_address~8, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[28] , openmips0|id_ex0|ex_link_address[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~9 , openmips0|ex0|Mux28~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~17 , openmips0|ex0|Mux28~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector48~2 , openmips0|ex0|Selector48~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[28] , openmips0|ex0|arithmeticres[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~7 , openmips0|ex0|Mux28~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~8 , openmips0|ex0|Mux28~8, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~18 , openmips0|ex0|Mux28~18, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux28~19 , openmips0|ex0|Mux28~19, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[28] , openmips0|ex0|wdata_o[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~3 , openmips0|ex_mem0|mem_wdata~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[28] , openmips0|ex_mem0|mem_wdata[28], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[28]~12 , openmips0|mem0|wdata_o[28]~12, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[28]~13 , openmips0|mem0|wdata_o[28]~13, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1832 , openmips0|regfile1|regs~1832, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1833 , openmips0|regfile1|regs~1833, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1836 , openmips0|regfile1|regs~1836, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1837 , openmips0|regfile1|regs~1837, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1834 , openmips0|regfile1|regs~1834, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1835 , openmips0|regfile1|regs~1835, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1838 , openmips0|regfile1|regs~1838, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1839 , openmips0|regfile1|regs~1839, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1840 , openmips0|regfile1|regs~1840, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1841 , openmips0|regfile1|regs~1841, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1822 , openmips0|regfile1|regs~1822, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1823 , openmips0|regfile1|regs~1823, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1829 , openmips0|regfile1|regs~1829, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1830 , openmips0|regfile1|regs~1830, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1824 , openmips0|regfile1|regs~1824, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1825 , openmips0|regfile1|regs~1825, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1826 , openmips0|regfile1|regs~1826, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1827 , openmips0|regfile1|regs~1827, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1828 , openmips0|regfile1|regs~1828, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1831 , openmips0|regfile1|regs~1831, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[28]~93 , openmips0|regfile1|rdata1[28]~93, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[28]~94 , openmips0|regfile1|rdata1[28]~94, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[28]~18 , openmips0|id0|reg1_o[28]~18, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[28]~19 , openmips0|id0|reg1_o[28]~19, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[28]~20 , openmips0|id0|reg1_o[28]~20, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[28] , openmips0|id0|reg1_o[28], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~5 , openmips0|id_ex0|ex_reg1~5, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[28] , openmips0|id_ex0|ex_reg1[28], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~56 , openmips0|ex0|Add0~56, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~60 , openmips0|ex0|Add1~60, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~62 , openmips0|ex0|Add1~62, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[28] , openmips0|ex_mem0|mem_mem_addr[28], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~7 , openmips0|dwishbone_bus_if|wishbone_addr_o~7, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[28] , openmips0|dwishbone_bus_if|wishbone_addr_o[28], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s15_stb_o~0 , wb_conmax_top0|m0|s15_stb_o~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux32~5 , wb_conmax_top0|m0|Mux32~5, openmips_min_sopc, 1
instance = comp, \clint0|wb_ack_o , clint0|wb_ack_o, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux32~3 , wb_conmax_top0|m0|Mux32~3, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux32~4 , wb_conmax_top0|m0|Mux32~4, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_ack~0 , wb_conmax_top0|rf|rf_ack~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_ack , wb_conmax_top0|rf|rf_ack, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux32~6 , wb_conmax_top0|m0|Mux32~6, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux32~7 , wb_conmax_top0|m0|Mux32~7, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux32~10 , wb_conmax_top0|m0|Mux32~10, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[11]~1 , openmips0|dwishbone_bus_if|wishbone_addr_o[11]~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[11]~2 , openmips0|dwishbone_bus_if|wishbone_addr_o[11]~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[3] , openmips0|dwishbone_bus_if|wishbone_data_o[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux64~0 , wb_conmax_top0|s15|Mux64~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[3] , wb_conmax_top0|rf|conf2[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|req_p3[1] , wb_conmax_top0|s2|msel|req_p3[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb3|Selector1~0 , wb_conmax_top0|s2|msel|arb3|Selector1~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb3|state.grant1 , wb_conmax_top0|s2|msel|arb3|state.grant1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb3|Selector0~0 , wb_conmax_top0|s2|msel|arb3|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb3|state.grant0 , wb_conmax_top0|s2|msel|arb3|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|pri_enc|pri_out[1]~0 , wb_conmax_top0|s2|msel|pri_enc|pri_out[1]~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|next , wb_conmax_top0|s2|next, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|pri_out~0 , wb_conmax_top0|s2|msel|pri_out~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|pri_out[1] , wb_conmax_top0|s2|msel|pri_out[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|req_p0[0] , wb_conmax_top0|s2|msel|req_p0[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|req_p0[1] , wb_conmax_top0|s2|msel|req_p0[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb0|Selector1~0 , wb_conmax_top0|s2|msel|arb0|Selector1~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb0|state.grant1 , wb_conmax_top0|s2|msel|arb0|state.grant1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb0|Selector0~0 , wb_conmax_top0|s2|msel|arb0|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb0|state.grant0 , wb_conmax_top0|s2|msel|arb0|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|pri_enc|pd0|pri_out[1]~0 , wb_conmax_top0|s2|msel|pri_enc|pd0|pri_out[1]~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|pri_enc|pd1|pri_out[1]~0 , wb_conmax_top0|s2|msel|pri_enc|pd1|pri_out[1]~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb1|Selector1~0 , wb_conmax_top0|s2|msel|arb1|Selector1~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb1|state.grant1 , wb_conmax_top0|s2|msel|arb1|state.grant1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb1|Selector0~0 , wb_conmax_top0|s2|msel|arb1|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb1|state.grant0 , wb_conmax_top0|s2|msel|arb1|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|Mux2~0 , wb_conmax_top0|s2|msel|Mux2~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|pri_enc|pd0|pri_out[2]~1 , wb_conmax_top0|s2|msel|pri_enc|pd0|pri_out[2]~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|pri_enc|pd1|pri_out[2]~1 , wb_conmax_top0|s2|msel|pri_enc|pd1|pri_out[2]~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb2|Selector1~0 , wb_conmax_top0|s2|msel|arb2|Selector1~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb2|state.grant1 , wb_conmax_top0|s2|msel|arb2|state.grant1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb2|Selector0~0 , wb_conmax_top0|s2|msel|arb2|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|arb2|state.grant0 , wb_conmax_top0|s2|msel|arb2|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|Mux2~1 , wb_conmax_top0|s2|msel|Mux2~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux27~1 , wb_conmax_top0|s2|Mux27~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[20]~8 , gpio_top0|wb_dat_o[20]~8, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[23]~feeder , gpio_top0|rgpio_oe[23]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[23] , gpio_top0|rgpio_oe[23], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[23] , gpio_top0|rgpio_inte[23], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[23]~feeder , gpio_top0|rgpio_out[23]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[23] , gpio_top0|rgpio_out[23], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[23] , gpio_top0|rgpio_ptrig[23], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux8~0 , gpio_top0|Mux8~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux8~1 , gpio_top0|Mux8~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux8~2 , gpio_top0|Mux8~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[23] , gpio_top0|wb_dat_o[23], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux8~0 , wb_conmax_top0|m1|Mux8~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux8~1 , wb_conmax_top0|m1|Mux8~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux8~2 , wb_conmax_top0|m1|Mux8~2, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf~7 , openmips0|iwishbone_bus_if|rd_buf~7, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf[23] , openmips0|iwishbone_bus_if|rd_buf[23], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector84~0 , openmips0|iwishbone_bus_if|Selector84~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|cpu_data_o[23] , openmips0|iwishbone_bus_if|cpu_data_o[23], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~7 , openmips0|if_id0|id_inst~7, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[23] , openmips0|if_id0|id_inst[23], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~6 , openmips0|id_ex0|ex_inst~6, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[23] , openmips0|id_ex0|ex_inst[23], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~13 , openmips0|ex0|Add1~13, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[3] , openmips0|ex_mem0|mem_mem_addr[3], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~6 , openmips0|dwishbone_bus_if|wishbone_addr_o~6, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[3] , openmips0|dwishbone_bus_if|wishbone_addr_o[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux28~0 , wb_conmax_top0|s1|Mux28~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_adr_is[3] , uart_top0|wb_interface|wb_adr_is[3], openmips_min_sopc, 1
instance = comp, \uart_top0|dbg|Equal0~0 , uart_top0|dbg|Equal0~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux6~0 , uart_top0|wb_interface|Mux6~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[30]~2 , uart_top0|wb_interface|wb_dat_o[30]~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux1~0 , uart_top0|wb_interface|Mux1~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux1~1 , uart_top0|wb_interface|Mux1~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[30] , uart_top0|wb_interface|wb_dat_o[30], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux1~0 , wb_conmax_top0|m1|Mux1~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux1~1 , wb_conmax_top0|m1|Mux1~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux1~2 , wb_conmax_top0|m1|Mux1~2, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf~17 , openmips0|iwishbone_bus_if|rd_buf~17, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf[30] , openmips0|iwishbone_bus_if|rd_buf[30], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector77~0 , openmips0|iwishbone_bus_if|Selector77~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|cpu_data_o[30] , openmips0|iwishbone_bus_if|cpu_data_o[30], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~17 , openmips0|if_id0|id_inst~17, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[30] , openmips0|if_id0|id_inst[30], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal9~1 , openmips0|id0|Equal9~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux24~0 , openmips0|id0|Mux24~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux24~1 , openmips0|id0|Mux24~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux24~2 , openmips0|id0|Mux24~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector13~0 , openmips0|id0|Selector13~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector13~2 , openmips0|id0|Selector13~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[3]~119 , openmips0|id0|reg2_o[3]~119, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[3]~120 , openmips0|id0|reg2_o[3]~120, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~867feeder , openmips0|regfile1|regs~867feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~867 , openmips0|regfile1|regs~867, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~995 , openmips0|regfile1|regs~995, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~611 , openmips0|regfile1|regs~611, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~739 , openmips0|regfile1|regs~739, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2874 , openmips0|regfile1|regs~2874, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2875 , openmips0|regfile1|regs~2875, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~963 , openmips0|regfile1|regs~963, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~579 , openmips0|regfile1|regs~579, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~835 , openmips0|regfile1|regs~835, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2867 , openmips0|regfile1|regs~2867, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~707 , openmips0|regfile1|regs~707, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2868 , openmips0|regfile1|regs~2868, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~675 , openmips0|regfile1|regs~675, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~547 , openmips0|regfile1|regs~547, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2869 , openmips0|regfile1|regs~2869, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~803 , openmips0|regfile1|regs~803, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~931 , openmips0|regfile1|regs~931, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2870 , openmips0|regfile1|regs~2870, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~515 , openmips0|regfile1|regs~515, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~771 , openmips0|regfile1|regs~771, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2871 , openmips0|regfile1|regs~2871, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~899 , openmips0|regfile1|regs~899, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~643feeder , openmips0|regfile1|regs~643feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~643 , openmips0|regfile1|regs~643, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2872 , openmips0|regfile1|regs~2872, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2873 , openmips0|regfile1|regs~2873, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2876 , openmips0|regfile1|regs~2876, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~227 , openmips0|regfile1|regs~227, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~163feeder , openmips0|regfile1|regs~163feeder, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~163 , openmips0|regfile1|regs~163, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~195 , openmips0|regfile1|regs~195, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~131 , openmips0|regfile1|regs~131, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2879 , openmips0|regfile1|regs~2879, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2880 , openmips0|regfile1|regs~2880, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~99 , openmips0|regfile1|regs~99, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~67 , openmips0|regfile1|regs~67, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~3 , openmips0|regfile1|regs~3, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~35 , openmips0|regfile1|regs~35, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2881 , openmips0|regfile1|regs~2881, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2882 , openmips0|regfile1|regs~2882, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2883 , openmips0|regfile1|regs~2883, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~291 , openmips0|regfile1|regs~291, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~259 , openmips0|regfile1|regs~259, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2877 , openmips0|regfile1|regs~2877, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~355 , openmips0|regfile1|regs~355, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~323 , openmips0|regfile1|regs~323, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2878 , openmips0|regfile1|regs~2878, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~419 , openmips0|regfile1|regs~419, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~387 , openmips0|regfile1|regs~387, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~451 , openmips0|regfile1|regs~451, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2884 , openmips0|regfile1|regs~2884, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~483 , openmips0|regfile1|regs~483, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2885 , openmips0|regfile1|regs~2885, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2886 , openmips0|regfile1|regs~2886, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2887 , openmips0|regfile1|regs~2887, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[3]~121 , openmips0|id0|reg2_o[3]~121, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[3]~122 , openmips0|id0|reg2_o[3]~122, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[3] , openmips0|id0|reg2_o[3], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~11 , openmips0|id_ex0|ex_reg2~11, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[3] , openmips0|id_ex0|ex_reg2[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~11 , openmips0|ex_mem0|mem_reg2~11, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[3] , openmips0|ex_mem0|mem_reg2[3], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector72~0 , openmips0|mem0|Selector72~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[11] , openmips0|mem0|mem_data_o[11], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~17 , openmips0|dwishbone_bus_if|wishbone_data_o~17, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[11] , openmips0|dwishbone_bus_if|wishbone_data_o[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux56~0 , wb_conmax_top0|s15|Mux56~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[11]~feeder , wb_conmax_top0|rf|conf7[11]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[11] , wb_conmax_top0|rf|conf7[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[11] , wb_conmax_top0|rf|conf15[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[11]~feeder , wb_conmax_top0|rf|conf11[11]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[11] , wb_conmax_top0|rf|conf11[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[11] , wb_conmax_top0|rf|conf3[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~159 , wb_conmax_top0|rf|rf_dout~159, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~160 , wb_conmax_top0|rf|rf_dout~160, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[11]~feeder , wb_conmax_top0|rf|conf6[11]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[11] , wb_conmax_top0|rf|conf6[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[11] , wb_conmax_top0|rf|conf2[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~152 , wb_conmax_top0|rf|rf_dout~152, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[11] , wb_conmax_top0|rf|conf14[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[11]~feeder , wb_conmax_top0|rf|conf10[11]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[11] , wb_conmax_top0|rf|conf10[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~153 , wb_conmax_top0|rf|rf_dout~153, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[11]~feeder , wb_conmax_top0|rf|conf5[11]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[11] , wb_conmax_top0|rf|conf5[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[11] , wb_conmax_top0|rf|conf13[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[11]~feeder , wb_conmax_top0|rf|conf9[11]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[11] , wb_conmax_top0|rf|conf9[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[11] , wb_conmax_top0|rf|conf1[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~154 , wb_conmax_top0|rf|rf_dout~154, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~155 , wb_conmax_top0|rf|rf_dout~155, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[11]~feeder , wb_conmax_top0|rf|conf4[11]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[11] , wb_conmax_top0|rf|conf4[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[11] , wb_conmax_top0|rf|conf0[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~156 , wb_conmax_top0|rf|rf_dout~156, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[11]~feeder , wb_conmax_top0|rf|conf8[11]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[11] , wb_conmax_top0|rf|conf8[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[11] , wb_conmax_top0|rf|conf12[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~157 , wb_conmax_top0|rf|rf_dout~157, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~158 , wb_conmax_top0|rf|rf_dout~158, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~161 , wb_conmax_top0|rf|rf_dout~161, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~204 , wb_conmax_top0|rf|rf_dout~204, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[11] , wb_conmax_top0|rf|rf_dout[11], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux20~0 , wb_conmax_top0|m1|Mux20~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux20~1 , wb_conmax_top0|m1|Mux20~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux20~2 , wb_conmax_top0|m1|Mux20~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux20~3 , wb_conmax_top0|m1|Mux20~3, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf~28 , openmips0|iwishbone_bus_if|rd_buf~28, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf[11] , openmips0|iwishbone_bus_if|rd_buf[11], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector96~0 , openmips0|iwishbone_bus_if|Selector96~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|cpu_data_o[11] , openmips0|iwishbone_bus_if|cpu_data_o[11], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~28 , openmips0|if_id0|id_inst~28, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[11] , openmips0|if_id0|id_inst[11], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wd~5 , openmips0|id_ex0|ex_wd~5, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_wd[4] , openmips0|id_ex0|ex_wd[4], openmips_min_sopc, 1
instance = comp, \openmips0|id0|always1~0 , openmips0|id0|always1~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|always1~1 , openmips0|id0|always1~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|always1~2 , openmips0|id0|always1~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|always1~3 , openmips0|id0|always1~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|always1~3clkctrl , openmips0|id0|always1~3clkctrl, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[5]~70 , openmips0|mem0|wdata_o[5]~70, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2775 , openmips0|regfile1|regs~2775, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2776 , openmips0|regfile1|regs~2776, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2779 , openmips0|regfile1|regs~2779, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2780 , openmips0|regfile1|regs~2780, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2777 , openmips0|regfile1|regs~2777, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2778 , openmips0|regfile1|regs~2778, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2781 , openmips0|regfile1|regs~2781, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2782 , openmips0|regfile1|regs~2782, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2783 , openmips0|regfile1|regs~2783, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2784 , openmips0|regfile1|regs~2784, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2765 , openmips0|regfile1|regs~2765, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2766 , openmips0|regfile1|regs~2766, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2772 , openmips0|regfile1|regs~2772, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2773 , openmips0|regfile1|regs~2773, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2767 , openmips0|regfile1|regs~2767, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2768 , openmips0|regfile1|regs~2768, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2769 , openmips0|regfile1|regs~2769, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2770 , openmips0|regfile1|regs~2770, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2771 , openmips0|regfile1|regs~2771, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2774 , openmips0|regfile1|regs~2774, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[5]~139 , openmips0|regfile1|rdata1[5]~139, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[5]~140 , openmips0|regfile1|rdata1[5]~140, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[5]~88 , openmips0|id0|reg1_o[5]~88, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[5]~89 , openmips0|id0|reg1_o[5]~89, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[5]~90 , openmips0|id0|reg1_o[5]~90, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[5] , openmips0|id0|reg1_o[5], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~28 , openmips0|id_ex0|ex_reg1~28, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[5] , openmips0|id_ex0|ex_reg1[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~73 , openmips0|ex0|Add1~73, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[5] , openmips0|ex_mem0|mem_mem_addr[5], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~12 , openmips0|dwishbone_bus_if|wishbone_addr_o~12, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[5] , openmips0|dwishbone_bus_if|wishbone_addr_o[5], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux26~0 , wb_conmax_top0|s15|Mux26~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~3 , wb_conmax_top0|rf|Equal1~3, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[1] , wb_conmax_top0|rf|conf2[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|req_p3[0] , wb_conmax_top0|s2|msel|req_p3[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|pri_enc|pri_out[0]~1 , wb_conmax_top0|s2|msel|pri_enc|pri_out[0]~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|pri_enc|pri_out[0]~2 , wb_conmax_top0|s2|msel|pri_enc|pri_out[0]~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|pri_out[0] , wb_conmax_top0|s2|msel|pri_out[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|Mux1~1 , wb_conmax_top0|s2|msel|Mux1~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|Mux1~2 , wb_conmax_top0|s2|msel|Mux1~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|Mux1~0 , wb_conmax_top0|s2|msel|Mux1~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|msel|Mux1~3 , wb_conmax_top0|s2|msel|Mux1~3, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|Mux26~0 , wb_conmax_top0|s2|Mux26~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[20]~9 , gpio_top0|wb_dat_o[20]~9, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[20]~10 , gpio_top0|wb_dat_o[20]~10, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[22] , gpio_top0|rgpio_oe[22], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[22]~feeder , gpio_top0|rgpio_out[22]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[22] , gpio_top0|rgpio_out[22], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux9~0 , gpio_top0|Mux9~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[22]~feeder , gpio_top0|rgpio_inte[22]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_inte[22] , gpio_top0|rgpio_inte[22], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_ptrig[22] , gpio_top0|rgpio_ptrig[22], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux9~1 , gpio_top0|Mux9~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux9~2 , gpio_top0|Mux9~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[22] , gpio_top0|wb_dat_o[22], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux9~0 , wb_conmax_top0|m1|Mux9~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux9~1 , wb_conmax_top0|m1|Mux9~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux9~2 , wb_conmax_top0|m1|Mux9~2, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf~8 , openmips0|iwishbone_bus_if|rd_buf~8, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf[22] , openmips0|iwishbone_bus_if|rd_buf[22], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector85~0 , openmips0|iwishbone_bus_if|Selector85~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|cpu_data_o[22] , openmips0|iwishbone_bus_if|cpu_data_o[22], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~8 , openmips0|if_id0|id_inst~8, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[22] , openmips0|if_id0|id_inst[22], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~12 , openmips0|id_ex0|ex_inst~12, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[22] , openmips0|id_ex0|ex_inst[22], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~72 , openmips0|ex0|Add1~72, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[2] , openmips0|ex_mem0|mem_mem_addr[2], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~11 , openmips0|dwishbone_bus_if|wishbone_addr_o~11, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[2] , openmips0|dwishbone_bus_if|wishbone_addr_o[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux29~0 , wb_conmax_top0|s15|Mux29~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~10 , wb_conmax_top0|rf|Equal1~10, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~11 , wb_conmax_top0|rf|Equal1~11, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[1] , wb_conmax_top0|rf|conf3[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|pri_enc|pd0|pri_out[1]~1 , wb_conmax_top0|s3|msel|pri_enc|pd0|pri_out[1]~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|arb1|Selector0~0 , wb_conmax_top0|s3|msel|arb1|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|arb1|state.grant0 , wb_conmax_top0|s3|msel|arb1|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|arb1|Selector1~0 , wb_conmax_top0|s3|msel|arb1|Selector1~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|arb1|state.grant1 , wb_conmax_top0|s3|msel|arb1|state.grant1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|Mux1~2 , wb_conmax_top0|s3|msel|Mux1~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|Mux1~1 , wb_conmax_top0|s3|msel|Mux1~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|Mux1~0 , wb_conmax_top0|s3|msel|Mux1~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|msel|Mux1~3 , wb_conmax_top0|s3|msel|Mux1~3, openmips_min_sopc, 1
instance = comp, \plic0|enable~15 , plic0|enable~15, openmips_min_sopc, 1
instance = comp, \plic0|enable[27] , plic0|enable[27], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[27]~10 , plic0|wb_dat_o[27]~10, openmips_min_sopc, 1
instance = comp, \plic0|priority[3][27] , plic0|priority[3][27], openmips_min_sopc, 1
instance = comp, \plic0|priority[0][27]~feeder , plic0|priority[0][27]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[0][27] , plic0|priority[0][27], openmips_min_sopc, 1
instance = comp, \plic0|priority[2][27] , plic0|priority[2][27], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~96 , plic0|wb_dat_o~96, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~97 , plic0|wb_dat_o~97, openmips_min_sopc, 1
instance = comp, \plic0|priority[4][27] , plic0|priority[4][27], openmips_min_sopc, 1
instance = comp, \plic0|priority[5][27]~feeder , plic0|priority[5][27]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][27] , plic0|priority[5][27], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~98 , plic0|wb_dat_o~98, openmips_min_sopc, 1
instance = comp, \plic0|priority[6][27] , plic0|priority[6][27], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~99 , plic0|wb_dat_o~99, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[27] , plic0|wb_dat_o[27], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux4~0 , wb_conmax_top0|m1|Mux4~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux4~1 , wb_conmax_top0|m1|Mux4~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux4~2 , wb_conmax_top0|m1|Mux4~2, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf~15 , openmips0|iwishbone_bus_if|rd_buf~15, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf[27] , openmips0|iwishbone_bus_if|rd_buf[27], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector80~0 , openmips0|iwishbone_bus_if|Selector80~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|cpu_data_o[27] , openmips0|iwishbone_bus_if|cpu_data_o[27], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~15 , openmips0|if_id0|id_inst~15, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[27] , openmips0|if_id0|id_inst[27], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal12~0 , openmips0|id0|Equal12~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux8~1 , openmips0|id0|Mux8~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux8~2 , openmips0|id0|Mux8~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~8 , openmips0|id0|Selector12~8, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~5 , openmips0|id0|Selector12~5, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~12 , openmips0|id0|Selector12~12, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[22]~9 , openmips0|id0|reg1_o[22]~9, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[2]~83 , openmips0|mem0|wdata_o[2]~83, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2888 , openmips0|regfile1|regs~2888, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2889 , openmips0|regfile1|regs~2889, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2895 , openmips0|regfile1|regs~2895, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2896 , openmips0|regfile1|regs~2896, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2892 , openmips0|regfile1|regs~2892, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2893 , openmips0|regfile1|regs~2893, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2890 , openmips0|regfile1|regs~2890, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2891 , openmips0|regfile1|regs~2891, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2894 , openmips0|regfile1|regs~2894, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2897 , openmips0|regfile1|regs~2897, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2898 , openmips0|regfile1|regs~2898, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2899 , openmips0|regfile1|regs~2899, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2900 , openmips0|regfile1|regs~2900, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2901 , openmips0|regfile1|regs~2901, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2902 , openmips0|regfile1|regs~2902, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2903 , openmips0|regfile1|regs~2903, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2904 , openmips0|regfile1|regs~2904, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2905 , openmips0|regfile1|regs~2905, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2906 , openmips0|regfile1|regs~2906, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2907 , openmips0|regfile1|regs~2907, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[2]~145 , openmips0|regfile1|rdata1[2]~145, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[2]~146 , openmips0|regfile1|rdata1[2]~146, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[2]~97 , openmips0|id0|reg1_o[2]~97, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[2]~98 , openmips0|id0|reg1_o[2]~98, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[2]~99 , openmips0|id0|reg1_o[2]~99, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[2] , openmips0|id0|reg1_o[2], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~4 , openmips0|id_ex0|ex_reg1~4, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[2] , openmips0|id_ex0|ex_reg1[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector252~0 , openmips0|ex0|Selector252~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[2] , openmips0|ex0|csr_reg_data_o[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~74 , openmips0|ex_mem0|mem_csr_reg_data~74, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[2] , openmips0|ex_mem0|mem_csr_reg_data[2], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~9 , openmips0|mem_wb0|wb_csr_reg_data~9, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[2] , openmips0|mem_wb0|wb_csr_reg_data[2], openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[2]~85 , openmips0|ctrl0|new_pc[2]~85, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[2]~86 , openmips0|ctrl0|new_pc[2]~86, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[2]~143 , openmips0|ctrl0|new_pc[2]~143, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[2] , openmips0|ctrl0|new_pc[2], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~0 , openmips0|pc_reg0|Add0~0, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~50 , openmips0|pc_reg0|pc~50, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~51 , openmips0|pc_reg0|pc~51, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~52 , openmips0|pc_reg0|pc~52, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[2] , openmips0|pc_reg0|pc[2], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~2 , openmips0|pc_reg0|Add0~2, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~18 , openmips0|pc_reg0|pc~18, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~19 , openmips0|pc_reg0|pc~19, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[4]~70 , openmips0|ctrl0|new_pc[4]~70, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[4]~71 , openmips0|ctrl0|new_pc[4]~71, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[4]~137 , openmips0|ctrl0|new_pc[4]~137, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[4] , openmips0|ctrl0|new_pc[4], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~31 , openmips0|pc_reg0|pc~31, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[4] , openmips0|pc_reg0|pc[4], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o~3 , openmips0|iwishbone_bus_if|wishbone_addr_o~3, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[4] , openmips0|iwishbone_bus_if|wishbone_addr_o[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|Mux27~0 , wb_conmax_top0|s0|Mux27~0, openmips_min_sopc, 1
instance = comp, \inst_rom_0|inst_mem~4 , inst_rom_0|inst_mem~4, openmips_min_sopc, 1
instance = comp, \inst_rom_0|temp_inst~2 , inst_rom_0|temp_inst~2, openmips_min_sopc, 1
instance = comp, \inst_rom_0|temp_inst[24] , inst_rom_0|temp_inst[24], openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~0 , inst_rom_0|wb_dat_o~0, openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[0] , inst_rom_0|wb_dat_o[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux31~0 , wb_conmax_top0|m1|Mux31~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux31~1 , wb_conmax_top0|m1|Mux31~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux31~2 , wb_conmax_top0|m1|Mux31~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux31~3 , wb_conmax_top0|m1|Mux31~3, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf~1 , openmips0|iwishbone_bus_if|rd_buf~1, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf[0] , openmips0|iwishbone_bus_if|rd_buf[0], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector74~0 , openmips0|iwishbone_bus_if|Selector74~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|cpu_data_o[0] , openmips0|iwishbone_bus_if|cpu_data_o[0], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~0 , openmips0|if_id0|id_inst~0, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[0] , openmips0|if_id0|id_inst[0], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~15 , openmips0|id_ex0|ex_inst~15, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[0] , openmips0|id_ex0|ex_inst[0], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~16 , openmips0|id_ex0|ex_inst~16, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[1] , openmips0|id_ex0|ex_inst[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Equal0~0 , openmips0|ex0|Equal0~0, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~19 , openmips0|id_ex0|ex_inst~19, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[5] , openmips0|id_ex0|ex_inst[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Equal0~1 , openmips0|ex0|Equal0~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~12 , openmips0|ex0|Add1~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[4] , openmips0|ex_mem0|mem_mem_addr[4], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~5 , openmips0|dwishbone_bus_if|wishbone_addr_o~5, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[4] , openmips0|dwishbone_bus_if|wishbone_addr_o[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux27~0 , wb_conmax_top0|s15|Mux27~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[1]~feeder , wb_conmax_top0|rf|conf10[1]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[1] , wb_conmax_top0|rf|conf10[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[1] , wb_conmax_top0|rf|conf8[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~42 , wb_conmax_top0|rf|rf_dout~42, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[1] , wb_conmax_top0|rf|conf14[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[1] , wb_conmax_top0|rf|conf12[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~43 , wb_conmax_top0|rf|rf_dout~43, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~44 , wb_conmax_top0|rf|rf_dout~44, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[1] , wb_conmax_top0|rf|conf7[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[1]~feeder , wb_conmax_top0|rf|conf5[1]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[1] , wb_conmax_top0|rf|conf5[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~45 , wb_conmax_top0|rf|rf_dout~45, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[1] , wb_conmax_top0|rf|conf6[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~46 , wb_conmax_top0|rf|rf_dout~46, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~47 , wb_conmax_top0|rf|rf_dout~47, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~48 , wb_conmax_top0|rf|rf_dout~48, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[1] , wb_conmax_top0|rf|conf15[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[1] , wb_conmax_top0|rf|conf13[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[1]~feeder , wb_conmax_top0|rf|conf11[1]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[1] , wb_conmax_top0|rf|conf11[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[1] , wb_conmax_top0|rf|conf9[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~49 , wb_conmax_top0|rf|rf_dout~49, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~50 , wb_conmax_top0|rf|rf_dout~50, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~51 , wb_conmax_top0|rf|rf_dout~51, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~193 , wb_conmax_top0|rf|rf_dout~193, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[1] , wb_conmax_top0|rf|rf_dout[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux30~0 , wb_conmax_top0|m1|Mux30~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux30~1 , wb_conmax_top0|m1|Mux30~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux30~2 , wb_conmax_top0|m1|Mux30~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux30~3 , wb_conmax_top0|m1|Mux30~3, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf~2 , openmips0|iwishbone_bus_if|rd_buf~2, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf[1] , openmips0|iwishbone_bus_if|rd_buf[1], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector106~0 , openmips0|iwishbone_bus_if|Selector106~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|cpu_data_o[1] , openmips0|iwishbone_bus_if|cpu_data_o[1], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~2 , openmips0|if_id0|id_inst~2, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[1] , openmips0|if_id0|id_inst[1], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~9 , openmips0|id0|Selector12~9, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Decoder3~1 , openmips0|id0|Decoder3~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|imm[31]~2 , openmips0|id0|imm[31]~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[31]~5 , openmips0|id0|reg2_o[31]~5, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[25]~35 , openmips0|id0|reg2_o[25]~35, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1965 , openmips0|regfile1|regs~1965, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1966 , openmips0|regfile1|regs~1966, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1972 , openmips0|regfile1|regs~1972, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1973 , openmips0|regfile1|regs~1973, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1969 , openmips0|regfile1|regs~1969, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1970 , openmips0|regfile1|regs~1970, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1967 , openmips0|regfile1|regs~1967, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1968 , openmips0|regfile1|regs~1968, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1971 , openmips0|regfile1|regs~1971, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1974 , openmips0|regfile1|regs~1974, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1977 , openmips0|regfile1|regs~1977, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1978 , openmips0|regfile1|regs~1978, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1979 , openmips0|regfile1|regs~1979, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1980 , openmips0|regfile1|regs~1980, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1981 , openmips0|regfile1|regs~1981, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1975 , openmips0|regfile1|regs~1975, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1976 , openmips0|regfile1|regs~1976, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1982 , openmips0|regfile1|regs~1982, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1983 , openmips0|regfile1|regs~1983, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1984 , openmips0|regfile1|regs~1984, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1985 , openmips0|regfile1|regs~1985, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[25]~36 , openmips0|id0|reg2_o[25]~36, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[25]~37 , openmips0|id0|reg2_o[25]~37, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[25] , openmips0|id0|reg2_o[25], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~27 , openmips0|id_ex0|ex_reg2~27, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[25] , openmips0|id_ex0|ex_reg2[25], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~27 , openmips0|ex_mem0|mem_reg2~27, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[25] , openmips0|ex_mem0|mem_reg2[25], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector58~0 , openmips0|mem0|Selector58~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector58~1 , openmips0|mem0|Selector58~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[25] , openmips0|mem0|mem_data_o[25], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~27 , openmips0|dwishbone_bus_if|wishbone_data_o~27, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[25] , openmips0|dwishbone_bus_if|wishbone_data_o[25], openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[25] , clint0|mtimecmp[25], openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o~22 , clint0|wb_dat_o~22, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[25] , clint0|wb_dat_o[25], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux6~0 , wb_conmax_top0|m1|Mux6~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux6~1 , wb_conmax_top0|m1|Mux6~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux6~2 , wb_conmax_top0|m1|Mux6~2, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf~21 , openmips0|iwishbone_bus_if|rd_buf~21, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf[25] , openmips0|iwishbone_bus_if|rd_buf[25], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector82~0 , openmips0|iwishbone_bus_if|Selector82~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|cpu_data_o[25] , openmips0|iwishbone_bus_if|cpu_data_o[25], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~21 , openmips0|if_id0|id_inst~21, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[25] , openmips0|if_id0|id_inst[25], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[5]~111 , openmips0|id0|reg2_o[5]~111, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2792 , openmips0|regfile1|regs~2792, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2793 , openmips0|regfile1|regs~2793, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2785 , openmips0|regfile1|regs~2785, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2786 , openmips0|regfile1|regs~2786, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2789 , openmips0|regfile1|regs~2789, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2790 , openmips0|regfile1|regs~2790, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2787 , openmips0|regfile1|regs~2787, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2788 , openmips0|regfile1|regs~2788, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2791 , openmips0|regfile1|regs~2791, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2794 , openmips0|regfile1|regs~2794, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2795 , openmips0|regfile1|regs~2795, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2796 , openmips0|regfile1|regs~2796, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2799 , openmips0|regfile1|regs~2799, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2800 , openmips0|regfile1|regs~2800, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2797 , openmips0|regfile1|regs~2797, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2798 , openmips0|regfile1|regs~2798, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2801 , openmips0|regfile1|regs~2801, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2802 , openmips0|regfile1|regs~2802, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2803 , openmips0|regfile1|regs~2803, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2804 , openmips0|regfile1|regs~2804, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2805 , openmips0|regfile1|regs~2805, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[5]~112 , openmips0|id0|reg2_o[5]~112, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[5]~113 , openmips0|id0|reg2_o[5]~113, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[5] , openmips0|id0|reg2_o[5], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~12 , openmips0|id_ex0|ex_reg2~12, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[5] , openmips0|id_ex0|ex_reg2[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~12 , openmips0|ex_mem0|mem_reg2~12, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[5] , openmips0|ex_mem0|mem_reg2[5], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector70~0 , openmips0|mem0|Selector70~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[13] , openmips0|mem0|mem_data_o[13], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~18 , openmips0|dwishbone_bus_if|wishbone_data_o~18, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[13] , openmips0|dwishbone_bus_if|wishbone_data_o[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux54~0 , wb_conmax_top0|s15|Mux54~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[13]~feeder , wb_conmax_top0|rf|conf14[13]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[13] , wb_conmax_top0|rf|conf14[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[13] , wb_conmax_top0|rf|conf15[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[13]~feeder , wb_conmax_top0|rf|conf13[13]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[13] , wb_conmax_top0|rf|conf13[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[13] , wb_conmax_top0|rf|conf12[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~119 , wb_conmax_top0|rf|rf_dout~119, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~120 , wb_conmax_top0|rf|rf_dout~120, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[13]~feeder , wb_conmax_top0|rf|conf9[13]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[13] , wb_conmax_top0|rf|conf9[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[13] , wb_conmax_top0|rf|conf11[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[13]~feeder , wb_conmax_top0|rf|conf10[13]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[13] , wb_conmax_top0|rf|conf10[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[13] , wb_conmax_top0|rf|conf8[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~112 , wb_conmax_top0|rf|rf_dout~112, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~113 , wb_conmax_top0|rf|rf_dout~113, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[13] , wb_conmax_top0|rf|conf6[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[13] , wb_conmax_top0|rf|conf7[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[13]~feeder , wb_conmax_top0|rf|conf5[13]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[13] , wb_conmax_top0|rf|conf5[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[13] , wb_conmax_top0|rf|conf4[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~114 , wb_conmax_top0|rf|rf_dout~114, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~115 , wb_conmax_top0|rf|rf_dout~115, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[13]~feeder , wb_conmax_top0|rf|conf2[13]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[13] , wb_conmax_top0|rf|conf2[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[13] , wb_conmax_top0|rf|conf0[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~116 , wb_conmax_top0|rf|rf_dout~116, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[13]~feeder , wb_conmax_top0|rf|conf1[13]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[13] , wb_conmax_top0|rf|conf1[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[13] , wb_conmax_top0|rf|conf3[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~117 , wb_conmax_top0|rf|rf_dout~117, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~118 , wb_conmax_top0|rf|rf_dout~118, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~121 , wb_conmax_top0|rf|rf_dout~121, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~200 , wb_conmax_top0|rf|rf_dout~200, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[13] , wb_conmax_top0|rf|rf_dout[13], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux18~0 , wb_conmax_top0|m1|Mux18~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux18~1 , wb_conmax_top0|m1|Mux18~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux18~2 , wb_conmax_top0|m1|Mux18~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux18~3 , wb_conmax_top0|m1|Mux18~3, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf~20 , openmips0|iwishbone_bus_if|rd_buf~20, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf[13] , openmips0|iwishbone_bus_if|rd_buf[13], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector94~0 , openmips0|iwishbone_bus_if|Selector94~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|cpu_data_o[13] , openmips0|iwishbone_bus_if|cpu_data_o[13], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~20 , openmips0|if_id0|id_inst~20, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[13] , openmips0|if_id0|id_inst[13], openmips_min_sopc, 1
instance = comp, \openmips0|id0|WideOr2~0 , openmips0|id0|WideOr2~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector6~0 , openmips0|id0|Selector6~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector6~1 , openmips0|id0|Selector6~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux18~0 , openmips0|id0|Mux18~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux18~1 , openmips0|id0|Mux18~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector6~2 , openmips0|id0|Selector6~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector6~3 , openmips0|id0|Selector6~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector6~4 , openmips0|id0|Selector6~4, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~14 , openmips0|id_ex0|ex_aluop~14, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~15 , openmips0|id_ex0|ex_aluop~15, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop[2] , openmips0|id_ex0|ex_aluop[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop~5 , openmips0|ex_mem0|mem_aluop~5, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop[2] , openmips0|ex_mem0|mem_aluop[2], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[1]~62 , openmips0|mem0|wdata_o[1]~62, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[1]~63 , openmips0|mem0|wdata_o[1]~63, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[3]~75 , openmips0|mem0|wdata_o[3]~75, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[3]~76 , openmips0|mem0|wdata_o[3]~76, openmips_min_sopc, 1
instance = comp, \plic0|enable~4 , plic0|enable~4, openmips_min_sopc, 1
instance = comp, \plic0|enable[3] , plic0|enable[3], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[3]~2 , plic0|wb_dat_o[3]~2, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][3]~feeder , plic0|priority[5][3]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[5][3] , plic0|priority[5][3], openmips_min_sopc, 1
instance = comp, \plic0|priority[4][3] , plic0|priority[4][3], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~54 , plic0|wb_dat_o~54, openmips_min_sopc, 1
instance = comp, \plic0|priority[0][3]~feeder , plic0|priority[0][3]~feeder, openmips_min_sopc, 1
instance = comp, \plic0|priority[0][3] , plic0|priority[0][3], openmips_min_sopc, 1
instance = comp, \plic0|priority[2][3] , plic0|priority[2][3], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~52 , plic0|wb_dat_o~52, openmips_min_sopc, 1
instance = comp, \plic0|priority[3][3] , plic0|priority[3][3], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~53 , plic0|wb_dat_o~53, openmips_min_sopc, 1
instance = comp, \plic0|priority[6][3] , plic0|priority[6][3], openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o~55 , plic0|wb_dat_o~55, openmips_min_sopc, 1
instance = comp, \plic0|wb_dat_o[3] , plic0|wb_dat_o[3], openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_oe[3] , gpio_top0|rgpio_oe[3], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux28~0 , gpio_top0|Mux28~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|rgpio_out[3] , gpio_top0|rgpio_out[3], openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux28~1 , gpio_top0|Mux28~1, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux28~2 , gpio_top0|Mux28~2, openmips_min_sopc, 1
instance = comp, \gpio_top0|Mux28~3 , gpio_top0|Mux28~3, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_dat_o[3] , gpio_top0|wb_dat_o[3], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux28~1 , uart_top0|wb_interface|Mux28~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux28~0 , uart_top0|wb_interface|Mux28~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux28~2 , uart_top0|wb_interface|Mux28~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[3] , uart_top0|wb_interface|wb_dat_o[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux28~0 , wb_conmax_top0|m0|Mux28~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux28~1 , wb_conmax_top0|m0|Mux28~1, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o~5 , clint0|wb_dat_o~5, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[3] , clint0|wb_dat_o[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux28~2 , wb_conmax_top0|m0|Mux28~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux28~3 , wb_conmax_top0|m0|Mux28~3, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf~30 , openmips0|dwishbone_bus_if|rd_buf~30, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|rd_buf[3] , openmips0|dwishbone_bus_if|rd_buf[3], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector104~0 , openmips0|dwishbone_bus_if|Selector104~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|cpu_data_o[3] , openmips0|dwishbone_bus_if|cpu_data_o[3], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector12~0 , openmips0|mem0|Selector12~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[3]~77 , openmips0|mem0|wdata_o[3]~77, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[3]~78 , openmips0|mem0|wdata_o[3]~78, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[3]~79 , openmips0|mem0|wdata_o[3]~79, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[3]~94 , openmips0|id0|reg1_o[3]~94, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2857 , openmips0|regfile1|regs~2857, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2858 , openmips0|regfile1|regs~2858, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2861 , openmips0|regfile1|regs~2861, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2862 , openmips0|regfile1|regs~2862, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2859 , openmips0|regfile1|regs~2859, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2860 , openmips0|regfile1|regs~2860, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2863 , openmips0|regfile1|regs~2863, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2864 , openmips0|regfile1|regs~2864, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2865 , openmips0|regfile1|regs~2865, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2866 , openmips0|regfile1|regs~2866, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2847 , openmips0|regfile1|regs~2847, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2848 , openmips0|regfile1|regs~2848, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2854 , openmips0|regfile1|regs~2854, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2855 , openmips0|regfile1|regs~2855, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2849 , openmips0|regfile1|regs~2849, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2850 , openmips0|regfile1|regs~2850, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2851 , openmips0|regfile1|regs~2851, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2852 , openmips0|regfile1|regs~2852, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2853 , openmips0|regfile1|regs~2853, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2856 , openmips0|regfile1|regs~2856, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[3]~143 , openmips0|regfile1|rdata1[3]~143, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[3]~144 , openmips0|regfile1|rdata1[3]~144, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[3]~95 , openmips0|id0|reg1_o[3]~95, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[3]~96 , openmips0|id0|reg1_o[3]~96, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_o[3] , openmips0|id0|reg1_o[3], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1~3 , openmips0|id_ex0|ex_reg1~3, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg1[3] , openmips0|id_ex0|ex_reg1[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector73~2 , openmips0|ex0|Selector73~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|arithmeticres[3] , openmips0|ex0|arithmeticres[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~14 , openmips0|ex0|Mux11~14, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~15 , openmips0|ex0|Mux11~15, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector41~0 , openmips0|ex0|Selector41~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector41~1 , openmips0|ex0|Selector41~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|logicout[3] , openmips0|ex0|logicout[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|moveres[3] , openmips0|ex0|moveres[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~19 , openmips0|ex0|Mux11~19, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~57 , openmips0|div0|result_o~57, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[3] , openmips0|div0|result_o[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~17 , openmips0|ex0|Mux11~17, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~125 , openmips0|ex0|ShiftRight0~125, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~126 , openmips0|ex0|ShiftRight0~126, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftRight0~127 , openmips0|ex0|ShiftRight0~127, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|ShiftLeft1~32 , openmips0|ex0|ShiftLeft1~32, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~18 , openmips0|ex0|Mux11~18, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o~58 , openmips0|div0|result_o~58, openmips_min_sopc, 1
instance = comp, \openmips0|div0|result_o[35] , openmips0|div0|result_o[35], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~20 , openmips0|ex0|Mux11~20, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~21 , openmips0|ex0|Mux11~21, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~57 , openmips0|id_ex0|ex_link_address~57, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address~58 , openmips0|id_ex0|ex_link_address~58, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_link_address[3] , openmips0|id_ex0|ex_link_address[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~16 , openmips0|ex0|Mux11~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11~22 , openmips0|ex0|Mux11~22, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Mux11 , openmips0|ex0|Mux11, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|wdata_o[3] , openmips0|ex0|wdata_o[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata~28 , openmips0|ex_mem0|mem_wdata~28, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_wdata[3] , openmips0|ex_mem0|mem_wdata[3], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata~41 , openmips0|mem_wb0|wb_wdata~41, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_wdata[3] , openmips0|mem_wb0|wb_wdata[3], openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1093 , openmips0|regfile1|regs~1093, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1094 , openmips0|regfile1|regs~1094, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1086 , openmips0|regfile1|regs~1086, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1087 , openmips0|regfile1|regs~1087, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1090 , openmips0|regfile1|regs~1090, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1091 , openmips0|regfile1|regs~1091, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1088 , openmips0|regfile1|regs~1088, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1089 , openmips0|regfile1|regs~1089, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1092 , openmips0|regfile1|regs~1092, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1095 , openmips0|regfile1|regs~1095, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1083 , openmips0|regfile1|regs~1083, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1084 , openmips0|regfile1|regs~1084, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1078 , openmips0|regfile1|regs~1078, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1079 , openmips0|regfile1|regs~1079, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1080 , openmips0|regfile1|regs~1080, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1081 , openmips0|regfile1|regs~1081, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1082 , openmips0|regfile1|regs~1082, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1076 , openmips0|regfile1|regs~1076, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1077 , openmips0|regfile1|regs~1077, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1085 , openmips0|regfile1|regs~1085, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[3]~44 , openmips0|regfile1|rdata1[3]~44, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[3]~45 , openmips0|regfile1|rdata1[3]~45, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~33 , openmips0|pc_reg0|pc~33, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~34 , openmips0|pc_reg0|pc~34, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[3]~75 , openmips0|ctrl0|new_pc[3]~75, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[3]~76 , openmips0|ctrl0|new_pc[3]~76, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[3]~138 , openmips0|ctrl0|new_pc[3]~138, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[3] , openmips0|ctrl0|new_pc[3], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~35 , openmips0|pc_reg0|pc~35, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[3] , openmips0|pc_reg0|pc[3], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o~4 , openmips0|iwishbone_bus_if|wishbone_addr_o~4, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[3] , openmips0|iwishbone_bus_if|wishbone_addr_o[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux28~0 , wb_conmax_top0|s15|Mux28~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~8 , wb_conmax_top0|rf|Equal1~8, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~9 , wb_conmax_top0|rf|Equal1~9, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[2] , wb_conmax_top0|rf|conf0[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|req_p3[1] , wb_conmax_top0|s0|msel|req_p3[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|pri_enc|pri_out[0]~1 , wb_conmax_top0|s0|msel|pri_enc|pri_out[0]~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|pri_enc|pri_out[0]~2 , wb_conmax_top0|s0|msel|pri_enc|pri_out[0]~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|pri_out[0] , wb_conmax_top0|s0|msel|pri_out[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|Mux0~0 , wb_conmax_top0|s0|msel|Mux0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|Mux0~2 , wb_conmax_top0|s0|msel|Mux0~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|Mux0~1 , wb_conmax_top0|s0|msel|Mux0~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|msel|Mux0~3 , wb_conmax_top0|s0|msel|Mux0~3, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|Mux29~0 , wb_conmax_top0|s0|Mux29~0, openmips_min_sopc, 1
instance = comp, \inst_rom_0|temp_inst~3 , inst_rom_0|temp_inst~3, openmips_min_sopc, 1
instance = comp, \inst_rom_0|temp_inst[10] , inst_rom_0|temp_inst[10], openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o~3 , inst_rom_0|wb_dat_o~3, openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_dat_o[17] , inst_rom_0|wb_dat_o[17], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux14~0 , wb_conmax_top0|m1|Mux14~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux14~1 , wb_conmax_top0|m1|Mux14~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux14~2 , wb_conmax_top0|m1|Mux14~2, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf~26 , openmips0|iwishbone_bus_if|rd_buf~26, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf[17] , openmips0|iwishbone_bus_if|rd_buf[17], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector90~0 , openmips0|iwishbone_bus_if|Selector90~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|cpu_data_o[17] , openmips0|iwishbone_bus_if|cpu_data_o[17], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~26 , openmips0|if_id0|id_inst~26, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[17] , openmips0|if_id0|id_inst[17], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[2]~123 , openmips0|id0|reg2_o[2]~123, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[2]~124 , openmips0|id0|reg2_o[2]~124, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2918 , openmips0|regfile1|regs~2918, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2919 , openmips0|regfile1|regs~2919, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2925 , openmips0|regfile1|regs~2925, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2926 , openmips0|regfile1|regs~2926, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2922 , openmips0|regfile1|regs~2922, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2923 , openmips0|regfile1|regs~2923, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2920 , openmips0|regfile1|regs~2920, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2921 , openmips0|regfile1|regs~2921, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2924 , openmips0|regfile1|regs~2924, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2927 , openmips0|regfile1|regs~2927, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2908 , openmips0|regfile1|regs~2908, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2909 , openmips0|regfile1|regs~2909, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2910 , openmips0|regfile1|regs~2910, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2911 , openmips0|regfile1|regs~2911, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2912 , openmips0|regfile1|regs~2912, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2913 , openmips0|regfile1|regs~2913, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2914 , openmips0|regfile1|regs~2914, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2915 , openmips0|regfile1|regs~2915, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2916 , openmips0|regfile1|regs~2916, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2917 , openmips0|regfile1|regs~2917, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2928 , openmips0|regfile1|regs~2928, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[2]~125 , openmips0|id0|reg2_o[2]~125, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[2]~126 , openmips0|id0|reg2_o[2]~126, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[2] , openmips0|id0|reg2_o[2], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~10 , openmips0|id_ex0|ex_reg2~10, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[2] , openmips0|id_ex0|ex_reg2[2], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~10 , openmips0|ex_mem0|mem_reg2~10, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[2] , openmips0|ex_mem0|mem_reg2[2], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[2] , openmips0|mem0|mem_data_o[2], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~10 , openmips0|dwishbone_bus_if|wishbone_data_o~10, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[2] , openmips0|dwishbone_bus_if|wishbone_data_o[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux65~0 , wb_conmax_top0|s15|Mux65~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[2]~feeder , wb_conmax_top0|rf|conf4[2]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[2] , wb_conmax_top0|rf|conf4[2], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[3]~feeder , wb_conmax_top0|rf|conf4[3]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[3] , wb_conmax_top0|rf|conf4[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|req_p3[1] , wb_conmax_top0|s4|msel|req_p3[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|req_p3[0] , wb_conmax_top0|s4|msel|req_p3[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|pri_enc|pd1|pri_out[2]~1 , wb_conmax_top0|s4|msel|pri_enc|pd1|pri_out[2]~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|pri_enc|pd1|pri_out[1]~0 , wb_conmax_top0|s4|msel|pri_enc|pd1|pri_out[1]~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|pri_enc|pd0|pri_out[1]~0 , wb_conmax_top0|s4|msel|pri_enc|pd0|pri_out[1]~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|pri_enc|pri_out[0]~1 , wb_conmax_top0|s4|msel|pri_enc|pri_out[0]~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|pri_enc|pri_out[0]~2 , wb_conmax_top0|s4|msel|pri_enc|pri_out[0]~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|next , wb_conmax_top0|s4|next, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|pri_out~0 , wb_conmax_top0|s4|msel|pri_out~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|pri_out[0] , wb_conmax_top0|s4|msel|pri_out[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|arb1|Selector0~0 , wb_conmax_top0|s4|msel|arb1|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|arb1|state.grant0 , wb_conmax_top0|s4|msel|arb1|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|arb1|Selector1~0 , wb_conmax_top0|s4|msel|arb1|Selector1~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|arb1|state.grant1 , wb_conmax_top0|s4|msel|arb1|state.grant1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|pri_enc|pri_out[1]~0 , wb_conmax_top0|s4|msel|pri_enc|pri_out[1]~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|pri_out[1] , wb_conmax_top0|s4|msel|pri_out[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|arb2|Selector1~0 , wb_conmax_top0|s4|msel|arb2|Selector1~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|arb2|state.grant1 , wb_conmax_top0|s4|msel|arb2|state.grant1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|Mux1~2 , wb_conmax_top0|s4|msel|Mux1~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|req_p0[0] , wb_conmax_top0|s4|msel|req_p0[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|req_p0[1] , wb_conmax_top0|s4|msel|req_p0[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|arb0|Selector0~0 , wb_conmax_top0|s4|msel|arb0|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|arb0|state.grant0 , wb_conmax_top0|s4|msel|arb0|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|arb0|Selector1~0 , wb_conmax_top0|s4|msel|arb0|Selector1~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|arb0|state.grant1 , wb_conmax_top0|s4|msel|arb0|state.grant1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|Mux1~1 , wb_conmax_top0|s4|msel|Mux1~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|arb3|Selector0~0 , wb_conmax_top0|s4|msel|arb3|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|arb3|state.grant0 , wb_conmax_top0|s4|msel|arb3|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|arb3|Selector1~0 , wb_conmax_top0|s4|msel|arb3|Selector1~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|arb3|state.grant1 , wb_conmax_top0|s4|msel|arb3|state.grant1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|Mux1~0 , wb_conmax_top0|s4|msel|Mux1~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|Mux1~3 , wb_conmax_top0|s4|msel|Mux1~3, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|Mux20~0 , wb_conmax_top0|s4|Mux20~0, openmips_min_sopc, 1
instance = comp, \clint0|Equal0~17 , clint0|Equal0~17, openmips_min_sopc, 1
instance = comp, \clint0|Equal0~15 , clint0|Equal0~15, openmips_min_sopc, 1
instance = comp, \clint0|Equal0~16 , clint0|Equal0~16, openmips_min_sopc, 1
instance = comp, \clint0|Equal0~18 , clint0|Equal0~18, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o~28 , clint0|wb_dat_o~28, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[19] , clint0|wb_dat_o[19], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux12~0 , wb_conmax_top0|m1|Mux12~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux12~1 , wb_conmax_top0|m1|Mux12~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux12~2 , wb_conmax_top0|m1|Mux12~2, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf~27 , openmips0|iwishbone_bus_if|rd_buf~27, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf[19] , openmips0|iwishbone_bus_if|rd_buf[19], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector88~0 , openmips0|iwishbone_bus_if|Selector88~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|cpu_data_o[19] , openmips0|iwishbone_bus_if|cpu_data_o[19], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~27 , openmips0|if_id0|id_inst~27, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[19] , openmips0|if_id0|id_inst[19], openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[4]~114 , openmips0|id0|reg2_o[4]~114, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[4]~116 , openmips0|id0|reg2_o[4]~116, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2836 , openmips0|regfile1|regs~2836, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2837 , openmips0|regfile1|regs~2837, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2840 , openmips0|regfile1|regs~2840, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2841 , openmips0|regfile1|regs~2841, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2838 , openmips0|regfile1|regs~2838, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2839 , openmips0|regfile1|regs~2839, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2842 , openmips0|regfile1|regs~2842, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2843 , openmips0|regfile1|regs~2843, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2844 , openmips0|regfile1|regs~2844, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2845 , openmips0|regfile1|regs~2845, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2826 , openmips0|regfile1|regs~2826, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2827 , openmips0|regfile1|regs~2827, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2833 , openmips0|regfile1|regs~2833, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2834 , openmips0|regfile1|regs~2834, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2830 , openmips0|regfile1|regs~2830, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2831 , openmips0|regfile1|regs~2831, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2828 , openmips0|regfile1|regs~2828, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2829 , openmips0|regfile1|regs~2829, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2832 , openmips0|regfile1|regs~2832, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2835 , openmips0|regfile1|regs~2835, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~2846 , openmips0|regfile1|regs~2846, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[4]~117 , openmips0|id0|reg2_o[4]~117, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[4]~118 , openmips0|id0|reg2_o[4]~118, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg2_o[4] , openmips0|id0|reg2_o[4], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2~1 , openmips0|id_ex0|ex_reg2~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_reg2[4] , openmips0|id_ex0|ex_reg2[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~1 , openmips0|ex_mem0|mem_reg2~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[4] , openmips0|ex_mem0|mem_reg2[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~0 , openmips0|ex_mem0|mem_reg2~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[12] , openmips0|ex_mem0|mem_reg2[12], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector71~1 , openmips0|mem0|Selector71~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[12] , openmips0|mem0|mem_data_o[12], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~2 , openmips0|dwishbone_bus_if|wishbone_data_o~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[12] , openmips0|dwishbone_bus_if|wishbone_data_o[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux55~0 , wb_conmax_top0|s15|Mux55~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[12]~feeder , wb_conmax_top0|rf|conf11[12]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[12] , wb_conmax_top0|rf|conf11[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[12] , wb_conmax_top0|rf|conf3[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[12]~feeder , wb_conmax_top0|rf|conf7[12]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[12] , wb_conmax_top0|rf|conf7[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~99 , wb_conmax_top0|rf|rf_dout~99, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[12] , wb_conmax_top0|rf|conf15[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~100 , wb_conmax_top0|rf|rf_dout~100, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[12]~feeder , wb_conmax_top0|rf|conf10[12]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[12] , wb_conmax_top0|rf|conf10[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[12] , wb_conmax_top0|rf|conf14[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[12]~feeder , wb_conmax_top0|rf|conf6[12]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[12] , wb_conmax_top0|rf|conf6[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[12] , wb_conmax_top0|rf|conf2[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~92 , wb_conmax_top0|rf|rf_dout~92, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~93 , wb_conmax_top0|rf|rf_dout~93, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[12]~feeder , wb_conmax_top0|rf|conf9[12]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[12] , wb_conmax_top0|rf|conf9[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[12] , wb_conmax_top0|rf|conf13[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[12]~feeder , wb_conmax_top0|rf|conf5[12]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[12] , wb_conmax_top0|rf|conf5[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[12] , wb_conmax_top0|rf|conf1[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~94 , wb_conmax_top0|rf|rf_dout~94, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~95 , wb_conmax_top0|rf|rf_dout~95, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[12] , wb_conmax_top0|rf|conf0[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[12]~feeder , wb_conmax_top0|rf|conf4[12]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[12] , wb_conmax_top0|rf|conf4[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~96 , wb_conmax_top0|rf|rf_dout~96, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[12]~feeder , wb_conmax_top0|rf|conf8[12]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[12] , wb_conmax_top0|rf|conf8[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[12] , wb_conmax_top0|rf|conf12[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~97 , wb_conmax_top0|rf|rf_dout~97, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~98 , wb_conmax_top0|rf|rf_dout~98, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~101 , wb_conmax_top0|rf|rf_dout~101, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~198 , wb_conmax_top0|rf|rf_dout~198, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[12] , wb_conmax_top0|rf|rf_dout[12], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux19~0 , wb_conmax_top0|m1|Mux19~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux19~1 , wb_conmax_top0|m1|Mux19~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux19~2 , wb_conmax_top0|m1|Mux19~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux19~3 , wb_conmax_top0|m1|Mux19~3, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf~18 , openmips0|iwishbone_bus_if|rd_buf~18, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf[12] , openmips0|iwishbone_bus_if|rd_buf[12], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector95~0 , openmips0|iwishbone_bus_if|Selector95~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|cpu_data_o[12] , openmips0|iwishbone_bus_if|cpu_data_o[12], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~18 , openmips0|if_id0|id_inst~18, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[12] , openmips0|if_id0|id_inst[12], openmips_min_sopc, 1
instance = comp, \openmips0|id0|WideOr9~0 , openmips0|id0|WideOr9~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|WideOr6~0 , openmips0|id0|WideOr6~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux6~0 , openmips0|id0|Mux6~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~14 , openmips0|id0|Selector12~14, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux20~0 , openmips0|id0|Mux20~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux24~3 , openmips0|id0|Mux24~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux20~1 , openmips0|id0|Mux20~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~15 , openmips0|id0|Selector12~15, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~5 , openmips0|id0|Selector9~5, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~6 , openmips0|id0|Selector9~6, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~8 , openmips0|id_ex0|ex_aluop~8, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~9 , openmips0|id_ex0|ex_aluop~9, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop[0] , openmips0|id_ex0|ex_aluop[0], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop~3 , openmips0|ex_mem0|mem_aluop~3, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop[0] , openmips0|ex_mem0|mem_aluop[0], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector69~0 , openmips0|mem0|Selector69~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[14] , openmips0|mem0|mem_data_o[14], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~6 , openmips0|dwishbone_bus_if|wishbone_data_o~6, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[14] , openmips0|dwishbone_bus_if|wishbone_data_o[14], openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[14] , clint0|mtimecmp[14], openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o~20 , clint0|wb_dat_o~20, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[14] , clint0|wb_dat_o[14], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux17~0 , wb_conmax_top0|m1|Mux17~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux17~1 , wb_conmax_top0|m1|Mux17~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux17~2 , wb_conmax_top0|m1|Mux17~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux17~3 , wb_conmax_top0|m1|Mux17~3, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf~19 , openmips0|iwishbone_bus_if|rd_buf~19, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf[14] , openmips0|iwishbone_bus_if|rd_buf[14], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector93~0 , openmips0|iwishbone_bus_if|Selector93~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|cpu_data_o[14] , openmips0|iwishbone_bus_if|cpu_data_o[14], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~19 , openmips0|if_id0|id_inst~19, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[14] , openmips0|if_id0|id_inst[14], openmips_min_sopc, 1
instance = comp, \openmips0|id0|WideOr3~0 , openmips0|id0|WideOr3~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|reg1_read_o~0 , openmips0|id0|reg1_read_o~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector7~4 , openmips0|id0|Selector7~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux19~0 , openmips0|id0|Mux19~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux19~1 , openmips0|id0|Mux19~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux24~4 , openmips0|id0|Mux24~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux19~2 , openmips0|id0|Mux19~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux19~3 , openmips0|id0|Mux19~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Equal12~2 , openmips0|id0|Equal12~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|aluop_o~2 , openmips0|id0|aluop_o~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|aluop_o~3 , openmips0|id0|aluop_o~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector7~5 , openmips0|id0|Selector7~5, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~10 , openmips0|id_ex0|ex_aluop~10, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector7~1 , openmips0|id0|Selector7~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector7~2 , openmips0|id0|Selector7~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector7~3 , openmips0|id0|Selector7~3, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~12 , openmips0|id_ex0|ex_aluop~12, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~13 , openmips0|id_ex0|ex_aluop~13, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop[1] , openmips0|id_ex0|ex_aluop[1], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop~4 , openmips0|ex_mem0|mem_aluop~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop[1] , openmips0|ex_mem0|mem_aluop[1], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|WideOr6~0 , openmips0|mem0|WideOr6~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|WideOr6~1 , openmips0|mem0|WideOr6~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector1~0 , openmips0|dwishbone_bus_if|Selector1~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector1~1 , openmips0|dwishbone_bus_if|Selector1~1, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_cyc_o , openmips0|dwishbone_bus_if|wishbone_cyc_o, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s15_stb_o~2 , wb_conmax_top0|m0|s15_stb_o~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s15_cyc_o , wb_conmax_top0|m0|s15_cyc_o, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|pri_enc|pd0|pri_out[2]~0 , wb_conmax_top0|s15|msel|pri_enc|pd0|pri_out[2]~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[3]~feeder , wb_conmax_top0|rf|conf15[3]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[3] , wb_conmax_top0|rf|conf15[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|pri_enc|pd1|pri_out[2]~0 , wb_conmax_top0|s15|msel|pri_enc|pd1|pri_out[2]~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb2|Selector1~0 , wb_conmax_top0|s15|msel|arb2|Selector1~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb2|state.grant1 , wb_conmax_top0|s15|msel|arb2|state.grant1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb2|Selector0~0 , wb_conmax_top0|s15|msel|arb2|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb2|state.grant0 , wb_conmax_top0|s15|msel|arb2|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|pri_enc|pri_out[1]~0 , wb_conmax_top0|s15|msel|pri_enc|pri_out[1]~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|next , wb_conmax_top0|s15|next, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|pri_out~0 , wb_conmax_top0|s15|msel|pri_out~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|pri_out[1] , wb_conmax_top0|s15|msel|pri_out[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|pri_enc|pd1|pri_out[1]~1 , wb_conmax_top0|s15|msel|pri_enc|pd1|pri_out[1]~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|pri_enc|pd0|pri_out[1]~1 , wb_conmax_top0|s15|msel|pri_enc|pd0|pri_out[1]~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb1|Selector1~0 , wb_conmax_top0|s15|msel|arb1|Selector1~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb1|state.grant1 , wb_conmax_top0|s15|msel|arb1|state.grant1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb1|Selector0~0 , wb_conmax_top0|s15|msel|arb1|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb1|state.grant0 , wb_conmax_top0|s15|msel|arb1|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|req_p3[1] , wb_conmax_top0|s15|msel|req_p3[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|pri_enc|pri_out[0]~1 , wb_conmax_top0|s15|msel|pri_enc|pri_out[0]~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|pri_enc|pri_out[0]~2 , wb_conmax_top0|s15|msel|pri_enc|pri_out[0]~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|pri_out[0] , wb_conmax_top0|s15|msel|pri_out[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|req_p0[1] , wb_conmax_top0|s15|msel|req_p0[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|req_p0[0] , wb_conmax_top0|s15|msel|req_p0[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb0|Selector1~0 , wb_conmax_top0|s15|msel|arb0|Selector1~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb0|state.grant1 , wb_conmax_top0|s15|msel|arb0|state.grant1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb0|Selector0~0 , wb_conmax_top0|s15|msel|arb0|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb0|state.grant0 , wb_conmax_top0|s15|msel|arb0|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|Mux2~0 , wb_conmax_top0|s15|msel|Mux2~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|Mux2~1 , wb_conmax_top0|s15|msel|Mux2~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux67~0 , wb_conmax_top0|s15|Mux67~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[0]~feeder , wb_conmax_top0|rf|conf15[0]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[0] , wb_conmax_top0|rf|conf15[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|req_p3[0] , wb_conmax_top0|s15|msel|req_p3[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb3|Selector1~0 , wb_conmax_top0|s15|msel|arb3|Selector1~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb3|state.grant1 , wb_conmax_top0|s15|msel|arb3|state.grant1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb3|Selector0~0 , wb_conmax_top0|s15|msel|arb3|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|arb3|state.grant0 , wb_conmax_top0|s15|msel|arb3|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|Mux1~0 , wb_conmax_top0|s15|msel|Mux1~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|Mux1~1 , wb_conmax_top0|s15|msel|Mux1~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|Mux1~2 , wb_conmax_top0|s15|msel|Mux1~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|msel|Mux1~3 , wb_conmax_top0|s15|msel|Mux1~3, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux63~0 , wb_conmax_top0|s15|Mux63~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[4] , wb_conmax_top0|rf|conf1[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf3[4] , wb_conmax_top0|rf|conf3[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf2[4] , wb_conmax_top0|rf|conf2[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf0[4] , wb_conmax_top0|rf|conf0[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~86 , wb_conmax_top0|rf|rf_dout~86, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~87 , wb_conmax_top0|rf|rf_dout~87, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[4]~feeder , wb_conmax_top0|rf|conf5[4]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[4] , wb_conmax_top0|rf|conf5[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[4] , wb_conmax_top0|rf|conf4[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~84 , wb_conmax_top0|rf|rf_dout~84, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[4] , wb_conmax_top0|rf|conf7[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[4]~feeder , wb_conmax_top0|rf|conf6[4]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[4] , wb_conmax_top0|rf|conf6[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~85 , wb_conmax_top0|rf|rf_dout~85, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~88 , wb_conmax_top0|rf|rf_dout~88, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[4]~feeder , wb_conmax_top0|rf|conf10[4]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[4] , wb_conmax_top0|rf|conf10[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[4] , wb_conmax_top0|rf|conf8[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~82 , wb_conmax_top0|rf|rf_dout~82, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[4] , wb_conmax_top0|rf|conf11[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[4]~feeder , wb_conmax_top0|rf|conf9[4]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[4] , wb_conmax_top0|rf|conf9[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~83 , wb_conmax_top0|rf|rf_dout~83, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[4]~feeder , wb_conmax_top0|rf|conf14[4]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[4] , wb_conmax_top0|rf|conf14[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf15[4] , wb_conmax_top0|rf|conf15[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[4]~feeder , wb_conmax_top0|rf|conf13[4]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[4] , wb_conmax_top0|rf|conf13[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[4] , wb_conmax_top0|rf|conf12[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~89 , wb_conmax_top0|rf|rf_dout~89, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~90 , wb_conmax_top0|rf|rf_dout~90, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~91 , wb_conmax_top0|rf|rf_dout~91, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~197 , wb_conmax_top0|rf|rf_dout~197, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[4] , wb_conmax_top0|rf|rf_dout[4], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux27~0 , wb_conmax_top0|m1|Mux27~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux27~1 , wb_conmax_top0|m1|Mux27~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux27~2 , wb_conmax_top0|m1|Mux27~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux27~3 , wb_conmax_top0|m1|Mux27~3, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf~11 , openmips0|iwishbone_bus_if|rd_buf~11, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf[4] , openmips0|iwishbone_bus_if|rd_buf[4], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector103~0 , openmips0|iwishbone_bus_if|Selector103~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|cpu_data_o[4] , openmips0|iwishbone_bus_if|cpu_data_o[4], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~11 , openmips0|if_id0|id_inst~11, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[4] , openmips0|if_id0|id_inst[4], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~7 , openmips0|id0|Selector9~7, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~10 , openmips0|id0|Selector9~10, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~11 , openmips0|id0|Selector9~11, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~12 , openmips0|id0|Selector9~12, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~13 , openmips0|id0|Selector9~13, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~18 , openmips0|id0|Selector12~18, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~19 , openmips0|id0|Selector12~19, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~9 , openmips0|id0|Selector9~9, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~14 , openmips0|id0|Selector9~14, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~30 , openmips0|id_ex0|ex_aluop~30, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~31 , openmips0|id_ex0|ex_aluop~31, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop[4] , openmips0|id_ex0|ex_aluop[4], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop~7 , openmips0|ex_mem0|mem_aluop~7, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop[4] , openmips0|ex_mem0|mem_aluop[4], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|WideOr2~1 , openmips0|mem0|WideOr2~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|WideOr2~1clkctrl , openmips0|mem0|WideOr2~1clkctrl, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~2 , openmips0|ex_mem0|mem_reg2~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[28] , openmips0|ex_mem0|mem_reg2[28], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector55~0 , openmips0|mem0|Selector55~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Selector55~1 , openmips0|mem0|Selector55~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[28] , openmips0|mem0|mem_data_o[28], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~0 , openmips0|dwishbone_bus_if|wishbone_data_o~0, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[28] , openmips0|dwishbone_bus_if|wishbone_data_o[28], openmips_min_sopc, 1
instance = comp, \clint0|mtimecmp[28] , clint0|mtimecmp[28], openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o~13 , clint0|wb_dat_o~13, openmips_min_sopc, 1
instance = comp, \clint0|wb_dat_o[28] , clint0|wb_dat_o[28], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux3~0 , wb_conmax_top0|m1|Mux3~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux3~1 , wb_conmax_top0|m1|Mux3~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux3~2 , wb_conmax_top0|m1|Mux3~2, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf~12 , openmips0|iwishbone_bus_if|rd_buf~12, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf[28] , openmips0|iwishbone_bus_if|rd_buf[28], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector79~0 , openmips0|iwishbone_bus_if|Selector79~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|cpu_data_o[28] , openmips0|iwishbone_bus_if|cpu_data_o[28], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~12 , openmips0|if_id0|id_inst~12, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[28] , openmips0|if_id0|id_inst[28], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_excepttype~2 , openmips0|id_ex0|ex_excepttype~2, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_excepttype~3 , openmips0|id_ex0|ex_excepttype~3, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_excepttype~5 , openmips0|id_ex0|ex_excepttype~5, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_excepttype~4 , openmips0|id_ex0|ex_excepttype~4, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_excepttype~6 , openmips0|id_ex0|ex_excepttype~6, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_excepttype~7 , openmips0|id_ex0|ex_excepttype~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_excepttype~8 , openmips0|id_ex0|ex_excepttype~8, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_excepttype~10 , openmips0|id_ex0|ex_excepttype~10, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_excepttype[8] , openmips0|id_ex0|ex_excepttype[8], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_excepttype~1 , openmips0|ex_mem0|mem_excepttype~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_excepttype[8] , openmips0|ex_mem0|mem_excepttype[8], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Exception_code[3]~11 , openmips0|mem0|Exception_code[3]~11, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Exception_code[3]~12 , openmips0|mem0|Exception_code[3]~12, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Exception_code[3]~14 , openmips0|mem0|Exception_code[3]~14, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|Equal0~2 , openmips0|ctrl0|Equal0~2, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector107~0 , openmips0|iwishbone_bus_if|Selector107~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux26~0 , wb_conmax_top0|m1|Mux26~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux26~1 , wb_conmax_top0|m1|Mux26~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux26~2 , wb_conmax_top0|m1|Mux26~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux26~3 , wb_conmax_top0|m1|Mux26~3, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf~10 , openmips0|iwishbone_bus_if|rd_buf~10, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf[5] , openmips0|iwishbone_bus_if|rd_buf[5], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector102~0 , openmips0|iwishbone_bus_if|Selector102~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|cpu_data_o[5] , openmips0|iwishbone_bus_if|cpu_data_o[5], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~10 , openmips0|if_id0|id_inst~10, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[5] , openmips0|if_id0|id_inst[5], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~13 , openmips0|id0|Selector12~13, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[29]~28 , openmips0|pc_reg0|pc[29]~28, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[29]~21 , openmips0|pc_reg0|pc[29]~21, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[29]~24 , openmips0|pc_reg0|pc[29]~24, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[29]~22 , openmips0|pc_reg0|pc[29]~22, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[29]~23 , openmips0|pc_reg0|pc[29]~23, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[29]~25 , openmips0|pc_reg0|pc[29]~25, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[29]~27 , openmips0|pc_reg0|pc[29]~27, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[29]~29 , openmips0|pc_reg0|pc[29]~29, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~37 , openmips0|pc_reg0|pc~37, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[31]~81 , openmips0|ctrl0|new_pc[31]~81, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[31]~82 , openmips0|ctrl0|new_pc[31]~82, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[31]~141 , openmips0|ctrl0|new_pc[31]~141, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[31] , openmips0|ctrl0|new_pc[31], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~54 , openmips0|id0|Add2~54, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~56 , openmips0|id0|Add2~56, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~58 , openmips0|id0|Add2~58, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add2~60 , openmips0|id0|Add2~60, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~54 , openmips0|id0|Add4~54, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~56 , openmips0|id0|Add4~56, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~58 , openmips0|id0|Add4~58, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add4~60 , openmips0|id0|Add4~60, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~52 , openmips0|pc_reg0|Add0~52, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~54 , openmips0|pc_reg0|Add0~54, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~56 , openmips0|pc_reg0|Add0~56, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|Add0~58 , openmips0|pc_reg0|Add0~58, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~44 , openmips0|pc_reg0|pc~44, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1671 , openmips0|regfile1|regs~1671, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1672 , openmips0|regfile1|regs~1672, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1673 , openmips0|regfile1|regs~1673, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1674 , openmips0|regfile1|regs~1674, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1675 , openmips0|regfile1|regs~1675, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1669 , openmips0|regfile1|regs~1669, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1670 , openmips0|regfile1|regs~1670, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1676 , openmips0|regfile1|regs~1676, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1677 , openmips0|regfile1|regs~1677, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1678 , openmips0|regfile1|regs~1678, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1659 , openmips0|regfile1|regs~1659, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1660 , openmips0|regfile1|regs~1660, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1666 , openmips0|regfile1|regs~1666, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1667 , openmips0|regfile1|regs~1667, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1661 , openmips0|regfile1|regs~1661, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1662 , openmips0|regfile1|regs~1662, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1663 , openmips0|regfile1|regs~1663, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1664 , openmips0|regfile1|regs~1664, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1665 , openmips0|regfile1|regs~1665, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1668 , openmips0|regfile1|regs~1668, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[31]~84 , openmips0|regfile1|rdata1[31]~84, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[31]~85 , openmips0|regfile1|rdata1[31]~85, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1619 , openmips0|regfile1|regs~1619, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1620 , openmips0|regfile1|regs~1620, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1621 , openmips0|regfile1|regs~1621, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1622 , openmips0|regfile1|regs~1622, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1623 , openmips0|regfile1|regs~1623, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1624 , openmips0|regfile1|regs~1624, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1625 , openmips0|regfile1|regs~1625, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1626 , openmips0|regfile1|regs~1626, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1627 , openmips0|regfile1|regs~1627, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1628 , openmips0|regfile1|regs~1628, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1636 , openmips0|regfile1|regs~1636, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1637 , openmips0|regfile1|regs~1637, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1629 , openmips0|regfile1|regs~1629, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1630 , openmips0|regfile1|regs~1630, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1631 , openmips0|regfile1|regs~1631, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1632 , openmips0|regfile1|regs~1632, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1633 , openmips0|regfile1|regs~1633, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1634 , openmips0|regfile1|regs~1634, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1635 , openmips0|regfile1|regs~1635, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1638 , openmips0|regfile1|regs~1638, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[30]~80 , openmips0|regfile1|rdata1[30]~80, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[30]~81 , openmips0|regfile1|rdata1[30]~81, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1639 , openmips0|regfile1|regs~1639, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1640 , openmips0|regfile1|regs~1640, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1646 , openmips0|regfile1|regs~1646, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1647 , openmips0|regfile1|regs~1647, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1643 , openmips0|regfile1|regs~1643, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1644 , openmips0|regfile1|regs~1644, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1641 , openmips0|regfile1|regs~1641, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1642 , openmips0|regfile1|regs~1642, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1645 , openmips0|regfile1|regs~1645, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1648 , openmips0|regfile1|regs~1648, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1653 , openmips0|regfile1|regs~1653, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1654 , openmips0|regfile1|regs~1654, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1651 , openmips0|regfile1|regs~1651, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1652 , openmips0|regfile1|regs~1652, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1655 , openmips0|regfile1|regs~1655, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1649 , openmips0|regfile1|regs~1649, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1650 , openmips0|regfile1|regs~1650, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1656 , openmips0|regfile1|regs~1656, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1657 , openmips0|regfile1|regs~1657, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1658 , openmips0|regfile1|regs~1658, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[29]~82 , openmips0|regfile1|rdata1[29]~82, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[29]~83 , openmips0|regfile1|rdata1[29]~83, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1149 , openmips0|regfile1|regs~1149, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1150 , openmips0|regfile1|regs~1150, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1153 , openmips0|regfile1|regs~1153, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1154 , openmips0|regfile1|regs~1154, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1151 , openmips0|regfile1|regs~1151, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1152 , openmips0|regfile1|regs~1152, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1155 , openmips0|regfile1|regs~1155, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1156 , openmips0|regfile1|regs~1156, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1157 , openmips0|regfile1|regs~1157, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1158 , openmips0|regfile1|regs~1158, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1146 , openmips0|regfile1|regs~1146, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1147 , openmips0|regfile1|regs~1147, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1139 , openmips0|regfile1|regs~1139, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1140 , openmips0|regfile1|regs~1140, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1143 , openmips0|regfile1|regs~1143, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1144 , openmips0|regfile1|regs~1144, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1141 , openmips0|regfile1|regs~1141, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1142 , openmips0|regfile1|regs~1142, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1145 , openmips0|regfile1|regs~1145, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|regs~1148 , openmips0|regfile1|regs~1148, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[28]~50 , openmips0|regfile1|rdata1[28]~50, openmips_min_sopc, 1
instance = comp, \openmips0|regfile1|rdata1[28]~51 , openmips0|regfile1|rdata1[28]~51, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~54 , openmips0|id0|Add5~54, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~56 , openmips0|id0|Add5~56, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~58 , openmips0|id0|Add5~58, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Add5~60 , openmips0|id0|Add5~60, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~45 , openmips0|pc_reg0|pc~45, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~46 , openmips0|pc_reg0|pc~46, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[31] , openmips0|pc_reg0|pc[31], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o~7 , openmips0|iwishbone_bus_if|wishbone_addr_o~7, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[31] , openmips0|iwishbone_bus_if|wishbone_addr_o[31], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux29~0 , wb_conmax_top0|m1|Mux29~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux29~1 , wb_conmax_top0|m1|Mux29~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux29~2 , wb_conmax_top0|m1|Mux29~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux29~3 , wb_conmax_top0|m1|Mux29~3, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf~3 , openmips0|iwishbone_bus_if|rd_buf~3, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf[2] , openmips0|iwishbone_bus_if|rd_buf[2], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector105~0 , openmips0|iwishbone_bus_if|Selector105~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|cpu_data_o[2] , openmips0|iwishbone_bus_if|cpu_data_o[2], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~3 , openmips0|if_id0|id_inst~3, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[2] , openmips0|if_id0|id_inst[2], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~19 , openmips0|id_ex0|ex_aluop~19, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~18 , openmips0|id_ex0|ex_aluop~18, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~20 , openmips0|id_ex0|ex_aluop~20, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~21 , openmips0|id_ex0|ex_aluop~21, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~22 , openmips0|id_ex0|ex_aluop~22, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~23 , openmips0|id_ex0|ex_aluop~23, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~24 , openmips0|id_ex0|ex_aluop~24, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~25 , openmips0|id_ex0|ex_aluop~25, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~26 , openmips0|id_ex0|ex_aluop~26, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop[3] , openmips0|id_ex0|ex_aluop[3], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr9~0 , openmips0|ex0|WideOr9~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr9~2 , openmips0|ex0|WideOr9~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|WideOr9~2clkctrl , openmips0|ex0|WideOr9~2clkctrl, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector247~0 , openmips0|ex0|Selector247~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|csr_reg_data_o[7] , openmips0|ex0|csr_reg_data_o[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~68 , openmips0|ex_mem0|mem_csr_reg_data~68, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data[7] , openmips0|ex_mem0|mem_csr_reg_data[7], openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data~3 , openmips0|mem_wb0|wb_csr_reg_data~3, openmips_min_sopc, 1
instance = comp, \openmips0|mem_wb0|wb_csr_reg_data[7] , openmips0|mem_wb0|wb_csr_reg_data[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus~4 , openmips0|csr0|mstatus~4, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus~5 , openmips0|csr0|mstatus~5, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mepc[10]~30 , openmips0|csr0|mepc[10]~30, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus~6 , openmips0|csr0|mstatus~6, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus~7 , openmips0|csr0|mstatus~7, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[7] , openmips0|csr0|mstatus[7], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus~1 , openmips0|csr0|mstatus~1, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus~3 , openmips0|csr0|mstatus~3, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[3]~feeder , openmips0|csr0|mstatus[3]~feeder, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus[3] , openmips0|csr0|mstatus[3], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|mstatus~0 , openmips0|csr0|mstatus~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|always1~4 , openmips0|mem0|always1~4, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|csr_mstatus_o[3]~0 , openmips0|mem0|csr_mstatus_o[3]~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Exception_code[3]~15 , openmips0|mem0|Exception_code[3]~15, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Exception_code[3]~5 , openmips0|mem0|Exception_code[3]~5, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Exception_code[1]~16 , openmips0|mem0|Exception_code[1]~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_data~65 , openmips0|ex_mem0|mem_csr_reg_data~65, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~63 , openmips0|ex0|Add1~63, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~65 , openmips0|ex0|Add1~65, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~58 , openmips0|ex0|Add0~58, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~60 , openmips0|ex0|Add0~60, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~67 , openmips0|ex0|Add1~67, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[30] , openmips0|ex_mem0|mem_mem_addr[30], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~8 , openmips0|dwishbone_bus_if|wishbone_addr_o~8, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[30] , openmips0|dwishbone_bus_if|wishbone_addr_o[30], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|s15_stb_o~1 , wb_conmax_top0|m0|s15_stb_o~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_sel~2 , wb_conmax_top0|rf|rf_sel~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_sel~3 , wb_conmax_top0|rf|rf_sel~3, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_sel~4 , wb_conmax_top0|rf|rf_sel~4, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_we~0 , wb_conmax_top0|rf|rf_we~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_we , wb_conmax_top0|rf|rf_we, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~0 , wb_conmax_top0|rf|Equal1~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|Equal1~1 , wb_conmax_top0|rf|Equal1~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[1] , wb_conmax_top0|rf|conf1[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|req_p3[0] , wb_conmax_top0|s1|msel|req_p3[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[3]~feeder , wb_conmax_top0|rf|conf1[3]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf1[3] , wb_conmax_top0|rf|conf1[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|req_p3[1] , wb_conmax_top0|s1|msel|req_p3[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|pri_enc|pd1|pri_out[1]~0 , wb_conmax_top0|s1|msel|pri_enc|pd1|pri_out[1]~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|pri_enc|pd1|pri_out[2]~1 , wb_conmax_top0|s1|msel|pri_enc|pd1|pri_out[2]~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|pri_enc|pd0|pri_out[1]~0 , wb_conmax_top0|s1|msel|pri_enc|pd0|pri_out[1]~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|pri_enc|pd0|pri_out[2]~1 , wb_conmax_top0|s1|msel|pri_enc|pd0|pri_out[2]~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|pri_enc|pri_out[0]~1 , wb_conmax_top0|s1|msel|pri_enc|pri_out[0]~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|pri_enc|pri_out[0]~2 , wb_conmax_top0|s1|msel|pri_enc|pri_out[0]~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|next~0 , wb_conmax_top0|s1|next~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|next , wb_conmax_top0|s1|next, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|pri_out~0 , wb_conmax_top0|s1|msel|pri_out~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|pri_out[0] , wb_conmax_top0|s1|msel|pri_out[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb1|Selector1~0 , wb_conmax_top0|s1|msel|arb1|Selector1~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb1|state.grant1 , wb_conmax_top0|s1|msel|arb1|state.grant1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb1|Selector0~0 , wb_conmax_top0|s1|msel|arb1|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb1|state.grant0 , wb_conmax_top0|s1|msel|arb1|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|req_p0[1] , wb_conmax_top0|s1|msel|req_p0[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|req_p0[0] , wb_conmax_top0|s1|msel|req_p0[0], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb0|Selector1~0 , wb_conmax_top0|s1|msel|arb0|Selector1~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb0|state.grant1 , wb_conmax_top0|s1|msel|arb0|state.grant1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb0|Selector0~0 , wb_conmax_top0|s1|msel|arb0|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb0|state.grant0 , wb_conmax_top0|s1|msel|arb0|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|Mux2~0 , wb_conmax_top0|s1|msel|Mux2~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb2|Selector1~0 , wb_conmax_top0|s1|msel|arb2|Selector1~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb2|state.grant1 , wb_conmax_top0|s1|msel|arb2|state.grant1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb2|Selector0~0 , wb_conmax_top0|s1|msel|arb2|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb2|state.grant0 , wb_conmax_top0|s1|msel|arb2|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb3|Selector1~0 , wb_conmax_top0|s1|msel|arb3|Selector1~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb3|state.grant1 , wb_conmax_top0|s1|msel|arb3|state.grant1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb3|Selector0~0 , wb_conmax_top0|s1|msel|arb3|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|arb3|state.grant0 , wb_conmax_top0|s1|msel|arb3|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|Mux2~1 , wb_conmax_top0|s1|msel|Mux2~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux34~0 , wb_conmax_top0|s1|Mux34~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_sel_is[1] , uart_top0|wb_interface|wb_sel_is[1], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_adr_int[0]~1 , uart_top0|wb_interface|wb_adr_int[0]~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|fifo_read~0 , uart_top0|regs|fifo_read~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rda_int_pnd~3 , uart_top0|regs|rda_int_pnd~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rda_int_d , uart_top0|regs|rda_int_d, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rda_int_pnd~0 , uart_top0|regs|rda_int_pnd~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rda_int_pnd~1 , uart_top0|regs|rda_int_pnd~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rda_int_pnd~2 , uart_top0|regs|rda_int_pnd~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rda_int_pnd~4 , uart_top0|regs|rda_int_pnd~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|rda_int_pnd , uart_top0|regs|rda_int_pnd, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|int_o~1 , uart_top0|regs|int_o~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|int_o~0 , uart_top0|regs|int_o~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|int_o~2 , uart_top0|regs|int_o~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|int_o , uart_top0|regs|int_o, openmips_min_sopc, 1
instance = comp, \plic0|Interrupt~4 , plic0|Interrupt~4, openmips_min_sopc, 1
instance = comp, \plic0|Interrupt~3 , plic0|Interrupt~3, openmips_min_sopc, 1
instance = comp, \plic0|Interrupt~5 , plic0|Interrupt~5, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|Equal1~0 , openmips0|ctrl0|Equal1~0, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[28]~77 , openmips0|ctrl0|new_pc[28]~77, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[28]~78 , openmips0|ctrl0|new_pc[28]~78, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[28]~139 , openmips0|ctrl0|new_pc[28]~139, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[28] , openmips0|ctrl0|new_pc[28], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~38 , openmips0|pc_reg0|pc~38, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~39 , openmips0|pc_reg0|pc~39, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~40 , openmips0|pc_reg0|pc~40, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[28] , openmips0|pc_reg0|pc[28], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o~5 , openmips0|iwishbone_bus_if|wishbone_addr_o~5, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[28] , openmips0|iwishbone_bus_if|wishbone_addr_o[28], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s1_cyc_o_next~0 , wb_conmax_top0|m1|s1_cyc_o_next~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s1_cyc_o_next~1 , wb_conmax_top0|m1|s1_cyc_o_next~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s1_cyc_o~feeder , wb_conmax_top0|m1|s1_cyc_o~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s1_cyc_o , wb_conmax_top0|m1|s1_cyc_o, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|pri_enc|pri_out[1]~0 , wb_conmax_top0|s1|msel|pri_enc|pri_out[1]~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|pri_out[1] , wb_conmax_top0|s1|msel|pri_out[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|Mux1~1 , wb_conmax_top0|s1|msel|Mux1~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|Mux1~2 , wb_conmax_top0|s1|msel|Mux1~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|Mux1~0 , wb_conmax_top0|s1|msel|Mux1~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|msel|Mux1~3 , wb_conmax_top0|s1|msel|Mux1~3, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux33~0 , wb_conmax_top0|s1|Mux33~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_sel_is[2] , uart_top0|wb_interface|wb_sel_is[2], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux6~2 , uart_top0|wb_interface|Mux6~2, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux0~0 , uart_top0|wb_interface|Mux0~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|Mux0~1 , uart_top0|wb_interface|Mux0~1, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_dat_o[31] , uart_top0|wb_interface|wb_dat_o[31], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux0~0 , wb_conmax_top0|m1|Mux0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux0~1 , wb_conmax_top0|m1|Mux0~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux0~2 , wb_conmax_top0|m1|Mux0~2, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf~16 , openmips0|iwishbone_bus_if|rd_buf~16, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf[31] , openmips0|iwishbone_bus_if|rd_buf[31], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector76~0 , openmips0|iwishbone_bus_if|Selector76~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|cpu_data_o[31] , openmips0|iwishbone_bus_if|cpu_data_o[31], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~16 , openmips0|if_id0|id_inst~16, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[31] , openmips0|if_id0|id_inst[31], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst~1 , openmips0|id_ex0|ex_inst~1, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_inst[31] , openmips0|id_ex0|ex_inst[31], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add0~62 , openmips0|ex0|Add0~62, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~68 , openmips0|ex0|Add1~68, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~70 , openmips0|ex0|Add1~70, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[31] , openmips0|ex_mem0|mem_mem_addr[31], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~9 , openmips0|dwishbone_bus_if|wishbone_addr_o~9, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[31] , openmips0|dwishbone_bus_if|wishbone_addr_o[31], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux32~2 , wb_conmax_top0|m0|Mux32~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_state~8 , openmips0|dwishbone_bus_if|wishbone_state~8, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_state~13 , openmips0|dwishbone_bus_if|wishbone_state~13, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_state.11 , openmips0|dwishbone_bus_if|wishbone_state.11, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_state~10 , openmips0|dwishbone_bus_if|wishbone_state~10, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_state~11 , openmips0|dwishbone_bus_if|wishbone_state~11, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_state~9 , openmips0|dwishbone_bus_if|wishbone_state~9, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_state~12 , openmips0|dwishbone_bus_if|wishbone_state~12, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_state.00 , openmips0|dwishbone_bus_if|wishbone_state.00, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[11]~0 , openmips0|dwishbone_bus_if|wishbone_addr_o[11]~0, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|stall[3]~0 , openmips0|ctrl0|stall[3]~0, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|stall[4]~1 , openmips0|ctrl0|stall[4]~1, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Equal0~0 , openmips0|iwishbone_bus_if|Equal0~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_state~17 , openmips0|iwishbone_bus_if|wishbone_state~17, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_state.11 , openmips0|iwishbone_bus_if|wishbone_state.11, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux25~0 , wb_conmax_top0|m1|Mux25~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux25~1 , wb_conmax_top0|m1|Mux25~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux25~2 , wb_conmax_top0|m1|Mux25~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux25~3 , wb_conmax_top0|m1|Mux25~3, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf~22 , openmips0|iwishbone_bus_if|rd_buf~22, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf[6] , openmips0|iwishbone_bus_if|rd_buf[6], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector101~0 , openmips0|iwishbone_bus_if|Selector101~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|cpu_data_o[6] , openmips0|iwishbone_bus_if|cpu_data_o[6], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~22 , openmips0|if_id0|id_inst~22, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[6] , openmips0|if_id0|id_inst[6], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~32 , openmips0|id_ex0|ex_aluop~32, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~11 , openmips0|id_ex0|ex_aluop~11, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~36 , openmips0|id_ex0|ex_aluop~36, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~33 , openmips0|id_ex0|ex_aluop~33, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~34 , openmips0|id_ex0|ex_aluop~34, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~35 , openmips0|id_ex0|ex_aluop~35, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop[7] , openmips0|id_ex0|ex_aluop[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Equal5~0 , openmips0|ex0|Equal5~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector75~0 , openmips0|div0|Selector75~0, openmips_min_sopc, 1
instance = comp, \openmips0|div0|Selector75~1 , openmips0|div0|Selector75~1, openmips_min_sopc, 1
instance = comp, \openmips0|div0|ready_o , openmips0|div0|ready_o, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Selector174~0 , openmips0|ex0|Selector174~0, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[31]~72 , openmips0|ctrl0|new_pc[31]~72, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector13~1 , openmips0|id0|Selector13~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|stallreq~3 , openmips0|id0|stallreq~3, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[31]~73 , openmips0|ctrl0|new_pc[31]~73, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[31]~74 , openmips0|ctrl0|new_pc[31]~74, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[31]~74clkctrl , openmips0|ctrl0|new_pc[31]~74clkctrl, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[30]~79 , openmips0|ctrl0|new_pc[30]~79, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[30]~80 , openmips0|ctrl0|new_pc[30]~80, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[30]~140 , openmips0|ctrl0|new_pc[30]~140, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[30] , openmips0|ctrl0|new_pc[30], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~41 , openmips0|pc_reg0|pc~41, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~42 , openmips0|pc_reg0|pc~42, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~43 , openmips0|pc_reg0|pc~43, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[30] , openmips0|pc_reg0|pc[30], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o~6 , openmips0|iwishbone_bus_if|wishbone_addr_o~6, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[30] , openmips0|iwishbone_bus_if|wishbone_addr_o[30], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_sel~0 , wb_conmax_top0|rf|rf_sel~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux32~3 , wb_conmax_top0|m1|Mux32~3, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_sel~1 , wb_conmax_top0|rf|rf_sel~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[3]~feeder , wb_conmax_top0|rf|conf6[3]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf6[3] , wb_conmax_top0|rf|conf6[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf7[3] , wb_conmax_top0|rf|conf7[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf5[3] , wb_conmax_top0|rf|conf5[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~64 , wb_conmax_top0|rf|rf_dout~64, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~65 , wb_conmax_top0|rf|rf_dout~65, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~66 , wb_conmax_top0|rf|rf_dout~66, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~67 , wb_conmax_top0|rf|rf_dout~67, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~68 , wb_conmax_top0|rf|rf_dout~68, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[3]~feeder , wb_conmax_top0|rf|conf9[3]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf9[3] , wb_conmax_top0|rf|conf9[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf8[3] , wb_conmax_top0|rf|conf8[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~62 , wb_conmax_top0|rf|rf_dout~62, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf11[3] , wb_conmax_top0|rf|conf11[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[3]~feeder , wb_conmax_top0|rf|conf10[3]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf10[3] , wb_conmax_top0|rf|conf10[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~63 , wb_conmax_top0|rf|rf_dout~63, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf12[3] , wb_conmax_top0|rf|conf12[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[3]~feeder , wb_conmax_top0|rf|conf14[3]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf14[3] , wb_conmax_top0|rf|conf14[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~69 , wb_conmax_top0|rf|rf_dout~69, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf13[3] , wb_conmax_top0|rf|conf13[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~70 , wb_conmax_top0|rf|rf_dout~70, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~71 , wb_conmax_top0|rf|rf_dout~71, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout~195 , wb_conmax_top0|rf|rf_dout~195, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|rf_dout[3] , wb_conmax_top0|rf|rf_dout[3], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux28~0 , wb_conmax_top0|m1|Mux28~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux28~1 , wb_conmax_top0|m1|Mux28~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux28~2 , wb_conmax_top0|m1|Mux28~2, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux28~3 , wb_conmax_top0|m1|Mux28~3, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf~4 , openmips0|iwishbone_bus_if|rd_buf~4, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf[3] , openmips0|iwishbone_bus_if|rd_buf[3], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector104~0 , openmips0|iwishbone_bus_if|Selector104~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|cpu_data_o[3] , openmips0|iwishbone_bus_if|cpu_data_o[3], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~4 , openmips0|if_id0|id_inst~4, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[3] , openmips0|if_id0|id_inst[3], openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~20 , openmips0|id0|Selector12~20, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~21 , openmips0|id0|Selector12~21, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~22 , openmips0|id0|Selector12~22, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~27 , openmips0|id0|Selector12~27, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~23 , openmips0|id0|Selector12~23, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector12~24 , openmips0|id0|Selector12~24, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector9~8 , openmips0|id0|Selector9~8, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~28 , openmips0|id_ex0|ex_aluop~28, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~29 , openmips0|id_ex0|ex_aluop~29, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop[6] , openmips0|id_ex0|ex_aluop[6], openmips_min_sopc, 1
instance = comp, \openmips0|id0|pre_inst_is_load~0 , openmips0|id0|pre_inst_is_load~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|pre_inst_is_load~1 , openmips0|id0|pre_inst_is_load~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|stallreq~5 , openmips0|id0|stallreq~5, openmips_min_sopc, 1
instance = comp, \openmips0|id0|stallreq~4 , openmips0|id0|stallreq~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|stallreq~6 , openmips0|id0|stallreq~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|stallreq~7 , openmips0|id0|stallreq~7, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~4 , openmips0|id_ex0|ex_aluop~4, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~5 , openmips0|id_ex0|ex_aluop~5, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~6 , openmips0|id_ex0|ex_aluop~6, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector3~2 , openmips0|id0|Selector3~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector3~3 , openmips0|id0|Selector3~3, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux15~1 , openmips0|id0|Mux15~1, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux15~2 , openmips0|id0|Mux15~2, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Mux15~0 , openmips0|id0|Mux15~0, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector3~4 , openmips0|id0|Selector3~4, openmips_min_sopc, 1
instance = comp, \openmips0|id0|Selector3~5 , openmips0|id0|Selector3~5, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~16 , openmips0|id_ex0|ex_aluop~16, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop~17 , openmips0|id_ex0|ex_aluop~17, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_aluop[5] , openmips0|id_ex0|ex_aluop[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop~0 , openmips0|ex_mem0|mem_aluop~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop[5] , openmips0|ex_mem0|mem_aluop[5], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop~2 , openmips0|ex_mem0|mem_aluop~2, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop[7] , openmips0|ex_mem0|mem_aluop[7], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop~1 , openmips0|ex_mem0|mem_aluop~1, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_aluop[6] , openmips0|ex_mem0|mem_aluop[6], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|wdata_o[1]~2 , openmips0|mem0|wdata_o[1]~2, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[11]~4 , openmips0|dwishbone_bus_if|wishbone_addr_o[11]~4, openmips_min_sopc, 1
instance = comp, \openmips0|ex0|Add1~71 , openmips0|ex0|Add1~71, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_mem_addr[29] , openmips0|ex_mem0|mem_mem_addr[29], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o~10 , openmips0|dwishbone_bus_if|wishbone_addr_o~10, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_addr_o[29] , openmips0|dwishbone_bus_if|wishbone_addr_o[29], openmips_min_sopc, 1
instance = comp, \plic0|wb_ack_o~0 , plic0|wb_ack_o~0, openmips_min_sopc, 1
instance = comp, \plic0|wb_ack_o , plic0|wb_ack_o, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|m0_ack_o , wb_conmax_top0|s3|m0_ack_o, openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_ack_o~2 , inst_rom_0|wb_ack_o~2, openmips_min_sopc, 1
instance = comp, \inst_rom_0|wb_ack_o , inst_rom_0|wb_ack_o, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|m0_ack_o , wb_conmax_top0|s0|m0_ack_o, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|m0_ack_o , wb_conmax_top0|s1|m0_ack_o, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux32~8 , wb_conmax_top0|m0|Mux32~8, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_err_o~0 , gpio_top0|wb_err_o~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_err_o , gpio_top0|wb_err_o, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_ack_o~0 , gpio_top0|wb_ack_o~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|wb_ack_o , gpio_top0|wb_ack_o, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|m0_ack_o , wb_conmax_top0|s2|m0_ack_o, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m0|Mux32~9 , wb_conmax_top0|m0|Mux32~9, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|Selector75~0 , openmips0|dwishbone_bus_if|Selector75~0, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|stall[2]~4 , openmips0|ctrl0|stall[2]~4, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address~16 , openmips0|id_ex0|ex_current_inst_address~16, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_current_inst_address[16] , openmips0|id_ex0|ex_current_inst_address[16], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address~16 , openmips0|ex_mem0|mem_current_inst_address~16, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_current_inst_address[16] , openmips0|ex_mem0|mem_current_inst_address[16], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Equal10~5 , openmips0|mem0|Equal10~5, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Equal10~2 , openmips0|mem0|Equal10~2, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Equal10~1 , openmips0|mem0|Equal10~1, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Equal10~0 , openmips0|mem0|Equal10~0, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Equal10~3 , openmips0|mem0|Equal10~3, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Equal10~4 , openmips0|mem0|Equal10~4, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Equal10~8 , openmips0|mem0|Equal10~8, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Equal10~7 , openmips0|mem0|Equal10~7, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Equal10~9 , openmips0|mem0|Equal10~9, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Equal10~6 , openmips0|mem0|Equal10~6, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Equal10~10 , openmips0|mem0|Equal10~10, openmips_min_sopc, 1
instance = comp, \openmips0|mem0|Interrupt~2 , openmips0|mem0|Interrupt~2, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|flush~0 , openmips0|ctrl0|flush~0, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~36 , openmips0|pc_reg0|pc~36, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[29]~83 , openmips0|ctrl0|new_pc[29]~83, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[29]~84 , openmips0|ctrl0|new_pc[29]~84, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[29]~142 , openmips0|ctrl0|new_pc[29]~142, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|new_pc[29] , openmips0|ctrl0|new_pc[29], openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~47 , openmips0|pc_reg0|pc~47, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~48 , openmips0|pc_reg0|pc~48, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc~49 , openmips0|pc_reg0|pc~49, openmips_min_sopc, 1
instance = comp, \openmips0|pc_reg0|pc[29] , openmips0|pc_reg0|pc[29], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o~8 , openmips0|iwishbone_bus_if|wishbone_addr_o~8, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[29] , openmips0|iwishbone_bus_if|wishbone_addr_o[29], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|s0_cyc_o_next~4 , wb_conmax_top0|m1|s0_cyc_o_next~4, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux10~0 , wb_conmax_top0|m1|Mux10~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux10~1 , wb_conmax_top0|m1|Mux10~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux10~2 , wb_conmax_top0|m1|Mux10~2, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf~5 , openmips0|iwishbone_bus_if|rd_buf~5, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|rd_buf[21] , openmips0|iwishbone_bus_if|rd_buf[21], openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector86~0 , openmips0|iwishbone_bus_if|Selector86~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|cpu_data_o[21] , openmips0|iwishbone_bus_if|cpu_data_o[21], openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst~5 , openmips0|if_id0|id_inst~5, openmips_min_sopc, 1
instance = comp, \openmips0|if_id0|id_inst[21] , openmips0|if_id0|id_inst[21], openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_excepttype~9 , openmips0|id_ex0|ex_excepttype~9, openmips_min_sopc, 1
instance = comp, \openmips0|id_ex0|ex_excepttype[12] , openmips0|id_ex0|ex_excepttype[12], openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_excepttype~0 , openmips0|ex_mem0|mem_excepttype~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_excepttype[12] , openmips0|ex_mem0|mem_excepttype[12], openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal26~0 , openmips0|csr0|Equal26~0, openmips_min_sopc, 1
instance = comp, \openmips0|csr0|Equal26~1 , openmips0|csr0|Equal26~1, openmips_min_sopc, 1
instance = comp, \openmips0|ctrl0|Equal0~0 , openmips0|ctrl0|Equal0~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_csr_reg_we~0 , openmips0|ex_mem0|mem_csr_reg_we~0, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2~9 , openmips0|ex_mem0|mem_reg2~9, openmips_min_sopc, 1
instance = comp, \openmips0|ex_mem0|mem_reg2[1] , openmips0|ex_mem0|mem_reg2[1], openmips_min_sopc, 1
instance = comp, \openmips0|mem0|mem_data_o[1] , openmips0|mem0|mem_data_o[1], openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o~9 , openmips0|dwishbone_bus_if|wishbone_data_o~9, openmips_min_sopc, 1
instance = comp, \openmips0|dwishbone_bus_if|wishbone_data_o[1] , openmips0|dwishbone_bus_if|wishbone_data_o[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s15|Mux66~0 , wb_conmax_top0|s15|Mux66~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[1]~feeder , wb_conmax_top0|rf|conf4[1]~feeder, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|rf|conf4[1] , wb_conmax_top0|rf|conf4[1], openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|pri_enc|pd0|pri_out[2]~1 , wb_conmax_top0|s4|msel|pri_enc|pd0|pri_out[2]~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|arb2|Selector0~0 , wb_conmax_top0|s4|msel|arb2|Selector0~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|arb2|state.grant0 , wb_conmax_top0|s4|msel|arb2|state.grant0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|Mux2~0 , wb_conmax_top0|s4|msel|Mux2~0, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s4|msel|Mux2~1 , wb_conmax_top0|s4|msel|Mux2~1, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux32~6 , wb_conmax_top0|m1|Mux32~6, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux32~7 , wb_conmax_top0|m1|Mux32~7, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux32~8 , wb_conmax_top0|m1|Mux32~8, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s2|m1_ack_o , wb_conmax_top0|s2|m1_ack_o, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|m1_ack_o , wb_conmax_top0|s1|m1_ack_o, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s0|m1_ack_o , wb_conmax_top0|s0|m1_ack_o, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux32~4 , wb_conmax_top0|m1|Mux32~4, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s3|m1_ack_o , wb_conmax_top0|s3|m1_ack_o, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux32~5 , wb_conmax_top0|m1|Mux32~5, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|m1|Mux32~10 , wb_conmax_top0|m1|Mux32~10, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_state~13 , openmips0|iwishbone_bus_if|wishbone_state~13, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_state~14 , openmips0|iwishbone_bus_if|wishbone_state~14, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_state~15 , openmips0|iwishbone_bus_if|wishbone_state~15, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_state~16 , openmips0|iwishbone_bus_if|wishbone_state~16, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_state.00 , openmips0|iwishbone_bus_if|wishbone_state.00, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|Selector72~1 , openmips0|iwishbone_bus_if|Selector72~1, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_state.01 , openmips0|iwishbone_bus_if|wishbone_state.01, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_addr_o[13]~0 , openmips0|iwishbone_bus_if|wishbone_addr_o[13]~0, openmips_min_sopc, 1
instance = comp, \openmips0|iwishbone_bus_if|wishbone_cyc_o , openmips0|iwishbone_bus_if|wishbone_cyc_o, openmips_min_sopc, 1
instance = comp, \wb_conmax_top0|s1|Mux32~0 , wb_conmax_top0|s1|Mux32~0, openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_sel_is[3] , uart_top0|wb_interface|wb_sel_is[3], openmips_min_sopc, 1
instance = comp, \uart_top0|wb_interface|wb_adr_int[1]~0 , uart_top0|wb_interface|wb_adr_int[1]~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dl[3]~3 , uart_top0|regs|dl[3]~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|start_dlc , uart_top0|regs|start_dlc, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~6 , uart_top0|regs|Add0~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[0]~16 , uart_top0|regs|dlc[0]~16, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[0] , uart_top0|regs|dlc[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~0 , uart_top0|regs|Add0~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[1]~18 , uart_top0|regs|dlc[1]~18, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[1] , uart_top0|regs|dlc[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~1 , uart_top0|regs|Add0~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[2]~20 , uart_top0|regs|dlc[2]~20, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[2] , uart_top0|regs|dlc[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~2 , uart_top0|regs|Add0~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[3]~22 , uart_top0|regs|dlc[3]~22, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[3] , uart_top0|regs|dlc[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~3 , uart_top0|regs|Add0~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[4]~24 , uart_top0|regs|dlc[4]~24, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[4] , uart_top0|regs|dlc[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~4 , uart_top0|regs|Add0~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[5]~26 , uart_top0|regs|dlc[5]~26, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[5] , uart_top0|regs|dlc[5], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~5 , uart_top0|regs|Add0~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[6]~28 , uart_top0|regs|dlc[6]~28, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[6] , uart_top0|regs|dlc[6], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~7 , uart_top0|regs|Add0~7, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[7]~30 , uart_top0|regs|dlc[7]~30, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[7] , uart_top0|regs|dlc[7], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr0~1 , uart_top0|regs|WideOr0~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr0~0 , uart_top0|regs|WideOr0~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~11 , uart_top0|regs|Add0~11, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[8]~32 , uart_top0|regs|dlc[8]~32, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[8] , uart_top0|regs|dlc[8], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~8 , uart_top0|regs|Add0~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[9]~34 , uart_top0|regs|dlc[9]~34, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[9] , uart_top0|regs|dlc[9], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~9 , uart_top0|regs|Add0~9, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[10]~36 , uart_top0|regs|dlc[10]~36, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[10] , uart_top0|regs|dlc[10], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~10 , uart_top0|regs|Add0~10, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[11]~38 , uart_top0|regs|dlc[11]~38, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[11] , uart_top0|regs|dlc[11], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr0~2 , uart_top0|regs|WideOr0~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~15 , uart_top0|regs|Add0~15, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[12]~40 , uart_top0|regs|dlc[12]~40, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[12] , uart_top0|regs|dlc[12], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~12 , uart_top0|regs|Add0~12, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[13]~42 , uart_top0|regs|dlc[13]~42, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[13] , uart_top0|regs|dlc[13], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~13 , uart_top0|regs|Add0~13, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[14]~44 , uart_top0|regs|dlc[14]~44, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[14] , uart_top0|regs|dlc[14], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|Add0~14 , uart_top0|regs|Add0~14, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[15]~46 , uart_top0|regs|dlc[15]~46, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|dlc[15] , uart_top0|regs|dlc[15], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr0~3 , uart_top0|regs|WideOr0~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr0~4 , uart_top0|regs|WideOr0~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr1~1 , uart_top0|regs|WideOr1~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr1~0 , uart_top0|regs|WideOr1~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr1~2 , uart_top0|regs|WideOr1~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr1~4 , uart_top0|regs|WideOr1~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|WideOr1~3 , uart_top0|regs|WideOr1~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|always29~0 , uart_top0|regs|always29~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|enable , uart_top0|regs|enable, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_counter[2]~0 , uart_top0|regs|transmitter|bit_counter[2]~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|parity_xor~0 , uart_top0|regs|transmitter|parity_xor~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_counter[2]~1 , uart_top0|regs|transmitter|bit_counter[2]~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_counter[2] , uart_top0|regs|transmitter|bit_counter[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|LessThan0~0 , uart_top0|regs|transmitter|LessThan0~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux2~1 , uart_top0|regs|transmitter|Mux2~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux3~0 , uart_top0|regs|transmitter|Mux3~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|tstate[1] , uart_top0|regs|transmitter|tstate[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux21~0 , uart_top0|regs|transmitter|Mux21~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_out~4 , uart_top0|regs|transmitter|bit_out~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_out~3 , uart_top0|regs|transmitter|bit_out~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[0] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|top~0 , uart_top0|regs|transmitter|fifo_tx|top~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|top[2]~1 , uart_top0|regs|transmitter|fifo_tx|top[2]~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|top[0] , uart_top0|regs|transmitter|fifo_tx|top[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[1] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|bottom~0 , uart_top0|regs|transmitter|fifo_tx|bottom~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|bottom~2 , uart_top0|regs|transmitter|fifo_tx|bottom~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|bottom[0]~feeder , uart_top0|regs|transmitter|fifo_tx|bottom[0]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|bottom[0] , uart_top0|regs|transmitter|fifo_tx|bottom[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|bottom[1]~feeder , uart_top0|regs|transmitter|fifo_tx|bottom[1]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|bottom[1] , uart_top0|regs|transmitter|fifo_tx|bottom[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|bottom~1 , uart_top0|regs|transmitter|fifo_tx|bottom~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[4] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[2] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|top~2 , uart_top0|regs|transmitter|fifo_tx|top~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|top[1] , uart_top0|regs|transmitter|fifo_tx|top[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[3]~feeder , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[3]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[3] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~9 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~9, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[9] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[9], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|top~3 , uart_top0|regs|transmitter|fifo_tx|top~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|top[2] , uart_top0|regs|transmitter|fifo_tx|top[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[5]~feeder , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[5]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[5] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[5], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add0~0 , uart_top0|regs|transmitter|fifo_tx|Add0~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|top~4 , uart_top0|regs|transmitter|fifo_tx|top~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|top[3] , uart_top0|regs|transmitter|fifo_tx|top[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[7] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[7], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|bottom[2]~feeder , uart_top0|regs|transmitter|fifo_tx|bottom[2]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|bottom[2] , uart_top0|regs|transmitter|fifo_tx|bottom[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add3~1 , uart_top0|regs|transmitter|fifo_tx|Add3~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|bottom~4 , uart_top0|regs|transmitter|fifo_tx|bottom~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[6] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[6], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|bottom[3] , uart_top0|regs|transmitter|fifo_tx|bottom[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|Add3~0 , uart_top0|regs|transmitter|fifo_tx|Add3~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|bottom~3 , uart_top0|regs|transmitter|fifo_tx|bottom~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[8]~feeder , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[8]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[8] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[8], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~10 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~10, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~11 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~11, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~0feeder , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~0feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~0 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~12 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~12, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~22 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~22, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~23 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~23, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~1 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0|auto_generated|ram_block1a0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~13 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~13, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[10] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[10], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~2 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~14 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~14, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[0]~0 , uart_top0|regs|transmitter|shift_out[0]~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~3 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~15 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~15, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[11] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[11], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[1]~1 , uart_top0|regs|transmitter|shift_out[1]~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[12] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[12], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~4 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~16 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~16, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[2]~2 , uart_top0|regs|transmitter|shift_out[2]~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[13]~feeder , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[13]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[13] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[13], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~5 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~17 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~17, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[3]~3 , uart_top0|regs|transmitter|shift_out[3]~3, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[14] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[14], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~6 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~6, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~19 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~19, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[4]~4 , uart_top0|regs|transmitter|shift_out[4]~4, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~7 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~7, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~18 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~18, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[15]~feeder , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[15]~feeder, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[15] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[15], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[5]~5 , uart_top0|regs|transmitter|shift_out[5]~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[16] , uart_top0|regs|transmitter|fifo_tx|tfifo|ram_rtl_0_bypass[16], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~8 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~8, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~20 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~20, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|fifo_tx|tfifo|ram~21 , uart_top0|regs|transmitter|fifo_tx|tfifo|ram~21, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[6] , uart_top0|regs|transmitter|shift_out[6], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[5] , uart_top0|regs|transmitter|shift_out[5], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[4] , uart_top0|regs|transmitter|shift_out[4], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[3] , uart_top0|regs|transmitter|shift_out[3], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[2] , uart_top0|regs|transmitter|shift_out[2], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[1] , uart_top0|regs|transmitter|shift_out[1], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|shift_out[0] , uart_top0|regs|transmitter|shift_out[0], openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux0~0 , uart_top0|regs|transmitter|Mux0~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|WideXor0~0 , uart_top0|regs|transmitter|WideXor0~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|WideXor0~1 , uart_top0|regs|transmitter|WideXor0~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux0~1 , uart_top0|regs|transmitter|Mux0~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|parity_xor , uart_top0|regs|transmitter|parity_xor, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_out~0 , uart_top0|regs|transmitter|bit_out~0, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_out~1 , uart_top0|regs|transmitter|bit_out~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_out~2 , uart_top0|regs|transmitter|bit_out~2, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_out~5 , uart_top0|regs|transmitter|bit_out~5, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|bit_out , uart_top0|regs|transmitter|bit_out, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|Mux21~1 , uart_top0|regs|transmitter|Mux21~1, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|transmitter|stx_o_tmp , uart_top0|regs|transmitter|stx_o_tmp, openmips_min_sopc, 1
instance = comp, \uart_top0|regs|stx_pad_o~0 , uart_top0|regs|stx_pad_o~0, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[0]~feeder , gpio_top0|ext_pad_o[0]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[0] , gpio_top0|ext_pad_o[0], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[1] , gpio_top0|ext_pad_o[1], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[2]~feeder , gpio_top0|ext_pad_o[2]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[2] , gpio_top0|ext_pad_o[2], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[3] , gpio_top0|ext_pad_o[3], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[4] , gpio_top0|ext_pad_o[4], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[5]~feeder , gpio_top0|ext_pad_o[5]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[5] , gpio_top0|ext_pad_o[5], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[6]~feeder , gpio_top0|ext_pad_o[6]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[6] , gpio_top0|ext_pad_o[6], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[7] , gpio_top0|ext_pad_o[7], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[8]~feeder , gpio_top0|ext_pad_o[8]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[8] , gpio_top0|ext_pad_o[8], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[9] , gpio_top0|ext_pad_o[9], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[10] , gpio_top0|ext_pad_o[10], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[11]~feeder , gpio_top0|ext_pad_o[11]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[11] , gpio_top0|ext_pad_o[11], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[12]~feeder , gpio_top0|ext_pad_o[12]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[12] , gpio_top0|ext_pad_o[12], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[13]~feeder , gpio_top0|ext_pad_o[13]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[13] , gpio_top0|ext_pad_o[13], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[14] , gpio_top0|ext_pad_o[14], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[15]~feeder , gpio_top0|ext_pad_o[15]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[15] , gpio_top0|ext_pad_o[15], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[16]~feeder , gpio_top0|ext_pad_o[16]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[16] , gpio_top0|ext_pad_o[16], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[17] , gpio_top0|ext_pad_o[17], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[18]~feeder , gpio_top0|ext_pad_o[18]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[18] , gpio_top0|ext_pad_o[18], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[19] , gpio_top0|ext_pad_o[19], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[20]~feeder , gpio_top0|ext_pad_o[20]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[20] , gpio_top0|ext_pad_o[20], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[21]~feeder , gpio_top0|ext_pad_o[21]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[21] , gpio_top0|ext_pad_o[21], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[22]~feeder , gpio_top0|ext_pad_o[22]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[22] , gpio_top0|ext_pad_o[22], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[23]~feeder , gpio_top0|ext_pad_o[23]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[23] , gpio_top0|ext_pad_o[23], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[24]~feeder , gpio_top0|ext_pad_o[24]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[24] , gpio_top0|ext_pad_o[24], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[25] , gpio_top0|ext_pad_o[25], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[26] , gpio_top0|ext_pad_o[26], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[27]~feeder , gpio_top0|ext_pad_o[27]~feeder, openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[27] , gpio_top0|ext_pad_o[27], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[28] , gpio_top0|ext_pad_o[28], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[29] , gpio_top0|ext_pad_o[29], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[30] , gpio_top0|ext_pad_o[30], openmips_min_sopc, 1
instance = comp, \gpio_top0|ext_pad_o[31] , gpio_top0|ext_pad_o[31], openmips_min_sopc, 1
