// Seed: 3231391797
module module_0;
endmodule
module module_1 #(
    parameter id_7 = 32'd9
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire _id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_15 = 1 == id_7;
  logic [7:0][1 : 1  ==  -1] id_16;
  assign id_10 = id_16[id_7] ? -1 : id_13 ? id_16 : 1 + id_11;
  module_0 modCall_1 ();
endmodule
