cmpnt{
    name:Dec,
    comb:true,
    inputs{
        in1->1{
            name:decoder,
            width:3
        }
    }outputs{
        in1->1{
            name:out,
            width:1
        }in2->1{
            name:op,
            width:7
        }in3->1{
            name:funct7,
            width:7
        }in4->1{
            name:rd,
            width:5
        }in5->1{
            name:rs1,
            width:5
        }in6->1{
            name:rs2,
            width:5
        }in7->1{
            name:funct3,
            width:3
        }in8->1{
            name:im,
            width:3
        }
    }cells{
        cell1->1{
            name:decoder,
            class:add,
            inWidth:3,
            outWidth:1
        }
    }wires{
        assign->1{
            dest:out,
            src:op,
            grd:true
        }assign2->1{
            dest:funct7,
            src:op,
            grd:true
        }assign3->1{
            dest:rs1,
            src:op,
            grd:true
        }assign4->1{
            dest:rs2,
            src:op,
            grd:true
        }assign5->1{
            dest:funct3,
            src:op,
            grd:true
        }
    }ctrl{
        if->1{
            port:in1,
            combGrp:true,
            grp:true,
            while1->1{
                port:out1,
                combGrp:false,
                grp:false
            }while2->1{
                port:op1,
                combGrp:false,
                grp:false
            }while3->1{
                port:funct71,
                combGrp:false,
                grp:false
            }while4->1{
                port:rs11,
                combGrp:false,
                grp:false
            }while5->1{
                port:rs21,
                combGrp:false,
                grp:false
            }while6->1{
                port:fun
