{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 20 02:08:52 2017 " "Info: Processing started: Fri Jan 20 02:08:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off clp_simples -c clp_simples " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off clp_simples -c clp_simples" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "clp_simples EP4CE6E22C8 " "Info: Selected device EP4CE6E22C8 for design \"clp_simples\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Info: Device EP4CE10E22C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Info: Device EP4CE15E22C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Info: Device EP4CE22E22C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/edson/Documents/Eletronica_Digital/CLP_simples/" { { 0 { 0 ""} 0 802 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/edson/Documents/Eletronica_Digital/CLP_simples/" { { 0 { 0 ""} 0 804 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/edson/Documents/Eletronica_Digital/CLP_simples/" { { 0 { 0 ""} 0 806 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/edson/Documents/Eletronica_Digital/CLP_simples/" { { 0 { 0 ""} 0 808 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/edson/Documents/Eletronica_Digital/CLP_simples/" { { 0 { 0 ""} 0 810 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 54 " "Critical Warning: No exact pin location assignment(s) for 16 pins of 54 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_IR\[0\] " "Info: Pin m_IR\[0\] not assigned to an exact location on the device" {  } { { "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" { m_IR[0] } } } { "clp_simples.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 16 0 0 } } { "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { m_IR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/edson/Documents/Eletronica_Digital/CLP_simples/" { { 0 { 0 ""} 0 24 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_IR\[1\] " "Info: Pin m_IR\[1\] not assigned to an exact location on the device" {  } { { "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" { m_IR[1] } } } { "clp_simples.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 16 0 0 } } { "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { m_IR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/edson/Documents/Eletronica_Digital/CLP_simples/" { { 0 { 0 ""} 0 25 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_IR\[2\] " "Info: Pin m_IR\[2\] not assigned to an exact location on the device" {  } { { "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" { m_IR[2] } } } { "clp_simples.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 16 0 0 } } { "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { m_IR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/edson/Documents/Eletronica_Digital/CLP_simples/" { { 0 { 0 ""} 0 26 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_IR\[3\] " "Info: Pin m_IR\[3\] not assigned to an exact location on the device" {  } { { "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" { m_IR[3] } } } { "clp_simples.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 16 0 0 } } { "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { m_IR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/edson/Documents/Eletronica_Digital/CLP_simples/" { { 0 { 0 ""} 0 27 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_IR\[4\] " "Info: Pin m_IR\[4\] not assigned to an exact location on the device" {  } { { "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" { m_IR[4] } } } { "clp_simples.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 16 0 0 } } { "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { m_IR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/edson/Documents/Eletronica_Digital/CLP_simples/" { { 0 { 0 ""} 0 28 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_IR\[5\] " "Info: Pin m_IR\[5\] not assigned to an exact location on the device" {  } { { "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" { m_IR[5] } } } { "clp_simples.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 16 0 0 } } { "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { m_IR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/edson/Documents/Eletronica_Digital/CLP_simples/" { { 0 { 0 ""} 0 29 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_IR\[6\] " "Info: Pin m_IR\[6\] not assigned to an exact location on the device" {  } { { "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" { m_IR[6] } } } { "clp_simples.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 16 0 0 } } { "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { m_IR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/edson/Documents/Eletronica_Digital/CLP_simples/" { { 0 { 0 ""} 0 30 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_IR\[7\] " "Info: Pin m_IR\[7\] not assigned to an exact location on the device" {  } { { "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" { m_IR[7] } } } { "clp_simples.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 16 0 0 } } { "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { m_IR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/edson/Documents/Eletronica_Digital/CLP_simples/" { { 0 { 0 ""} 0 31 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_IR\[8\] " "Info: Pin m_IR\[8\] not assigned to an exact location on the device" {  } { { "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" { m_IR[8] } } } { "clp_simples.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 16 0 0 } } { "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { m_IR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/edson/Documents/Eletronica_Digital/CLP_simples/" { { 0 { 0 ""} 0 32 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_IR\[9\] " "Info: Pin m_IR\[9\] not assigned to an exact location on the device" {  } { { "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" { m_IR[9] } } } { "clp_simples.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 16 0 0 } } { "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { m_IR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/edson/Documents/Eletronica_Digital/CLP_simples/" { { 0 { 0 ""} 0 33 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_IR\[10\] " "Info: Pin m_IR\[10\] not assigned to an exact location on the device" {  } { { "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" { m_IR[10] } } } { "clp_simples.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 16 0 0 } } { "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { m_IR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/edson/Documents/Eletronica_Digital/CLP_simples/" { { 0 { 0 ""} 0 34 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_IR\[11\] " "Info: Pin m_IR\[11\] not assigned to an exact location on the device" {  } { { "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" { m_IR[11] } } } { "clp_simples.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 16 0 0 } } { "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { m_IR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/edson/Documents/Eletronica_Digital/CLP_simples/" { { 0 { 0 ""} 0 35 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_IR\[12\] " "Info: Pin m_IR\[12\] not assigned to an exact location on the device" {  } { { "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" { m_IR[12] } } } { "clp_simples.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 16 0 0 } } { "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { m_IR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/edson/Documents/Eletronica_Digital/CLP_simples/" { { 0 { 0 ""} 0 36 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_IR\[13\] " "Info: Pin m_IR\[13\] not assigned to an exact location on the device" {  } { { "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" { m_IR[13] } } } { "clp_simples.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 16 0 0 } } { "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { m_IR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/edson/Documents/Eletronica_Digital/CLP_simples/" { { 0 { 0 ""} 0 37 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_IR\[14\] " "Info: Pin m_IR\[14\] not assigned to an exact location on the device" {  } { { "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" { m_IR[14] } } } { "clp_simples.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 16 0 0 } } { "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { m_IR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/edson/Documents/Eletronica_Digital/CLP_simples/" { { 0 { 0 ""} 0 38 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m_IR\[15\] " "Info: Pin m_IR\[15\] not assigned to an exact location on the device" {  } { { "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/edson/altera/11.0sp1/quartus/linux/pin_planner.ppl" { m_IR[15] } } } { "clp_simples.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 16 0 0 } } { "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { m_IR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/edson/Documents/Eletronica_Digital/CLP_simples/" { { 0 { 0 ""} 0 39 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clp_simples.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'clp_simples.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -rise_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{mclk_in\}\] -fall_to \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCD_FPGA:LCD\|fsd_E\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{mclk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{mclk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -rise_to \[get_clocks \{mclk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{display_7seg:DP_7\|mem_led\}\] -fall_to \[get_clocks \{mclk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mclk_in~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node mclk_in~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_watch~output " "Info: Destination node clk_watch~output" {  } { { "clp_simples.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 24 0 0 } } { "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_watch~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/edson/Documents/Eletronica_Digital/CLP_simples/" { { 0 { 0 ""} 0 765 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clp_simples.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 14 0 0 } } { "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { mclk_in~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/edson/Documents/Eletronica_Digital/CLP_simples/" { { 0 { 0 ""} 0 789 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_FPGA:LCD\|fsd_E  " "Info: Automatically promoted node LCD_FPGA:LCD\|fsd_E " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_FPGA:LCD\|fsd_E~0 " "Info: Destination node LCD_FPGA:LCD\|fsd_E~0" {  } { { "escrita_LCD.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/escrita_LCD.vhd" 33 -1 0 } } { "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_FPGA:LCD|fsd_E~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/edson/Documents/Eletronica_Digital/CLP_simples/" { { 0 { 0 ""} 0 509 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "E~output " "Info: Destination node E~output" {  } { { "clp_simples.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/clp_simples.vhd" 32 0 0 } } { "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { E~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/edson/Documents/Eletronica_Digital/CLP_simples/" { { 0 { 0 ""} 0 779 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "escrita_LCD.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/escrita_LCD.vhd" 33 -1 0 } } { "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_FPGA:LCD|fsd_E } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/edson/Documents/Eletronica_Digital/CLP_simples/" { { 0 { 0 ""} 0 112 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display_7seg:DP_7\|mem_led  " "Info: Automatically promoted node display_7seg:DP_7\|mem_led " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_7seg:DP_7\|mem_led~0 " "Info: Destination node display_7seg:DP_7\|mem_led~0" {  } { { "display_7seg.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/display_7seg.vhd" 19 -1 0 } } { "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { display_7seg:DP_7|mem_led~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/edson/Documents/Eletronica_Digital/CLP_simples/" { { 0 { 0 ""} 0 588 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "display_7seg.vhd" "" { Text "/home/edson/Documents/Eletronica_Digital/CLP_simples/display_7seg.vhd" 19 -1 0 } } { "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/edson/altera/11.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { display_7seg:DP_7|mem_led } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/edson/Documents/Eletronica_Digital/CLP_simples/" { { 0 { 0 ""} 0 340 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 0 16 0 " "Info: Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 2 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  2 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 8 0 " "Info: I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 11 0 " "Info: I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 7 7 " "Info: I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  7 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 7 5 " "Info: I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  5 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk_enabler " "Warning: Node \"clk_enabler\" is assigned to location or region, but does not exist in design" {  } { { "/home/edson/altera/11.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/edson/altera/11.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk_enabler" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y12 X22_Y24 " "Info: Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "324 " "Info: Peak virtual memory: 324 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 20 02:08:57 2017 " "Info: Processing ended: Fri Jan 20 02:08:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
