Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec  6 03:12:32 2024
| Host         : Jeans running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1943)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3827)
5. checking no_input_delay (12)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1943)
---------------------------
 There are 54 register/latch pins with no clock driven by root clock pin: uart1/baudrate_gen/baud_reg/Q (HIGH)

 There are 1809 register/latch pins with no clock driven by root clock pin: uart1/receiver/received_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uart2/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3827)
---------------------------------------------------
 There are 3827 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.343        0.000                      0                  169        0.103        0.000                      0                  169        4.500        0.000                       0                   116  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.343        0.000                      0                  169        0.103        0.000                      0                  169        4.500        0.000                       0                   116  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.343ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 1.543ns (22.651%)  route 5.269ns (77.349%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.617     5.138    vga/clk_IBUF_BUFG
    SLICE_X4Y26          FDCE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  vga/h_count_reg_reg[4]/Q
                         net (fo=67, routed)          2.888     8.482    at/rom/addr_reg_reg_i_26_0[3]
    SLICE_X42Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.606 r  at/rom/addr_reg_reg_i_776/O
                         net (fo=1, routed)           0.000     8.606    at/rom/addr_reg_reg_i_776_n_0
    SLICE_X42Y6          MUXF7 (Prop_muxf7_I1_O)      0.214     8.820 r  at/rom/addr_reg_reg_i_358/O
                         net (fo=1, routed)           0.000     8.820    at/rom/addr_reg_reg_i_358_n_0
    SLICE_X42Y6          MUXF8 (Prop_muxf8_I1_O)      0.088     8.908 r  at/rom/addr_reg_reg_i_149/O
                         net (fo=1, routed)           1.310    10.218    at/rom/addr_reg_reg_i_149_n_0
    SLICE_X11Y14         LUT6 (Prop_lut6_I0_O)        0.319    10.537 r  at/rom/addr_reg_reg_i_48/O
                         net (fo=1, routed)           0.000    10.537    at/rom/addr_reg_reg_i_48_n_0
    SLICE_X11Y14         MUXF7 (Prop_muxf7_I0_O)      0.238    10.775 r  at/rom/addr_reg_reg_i_21/O
                         net (fo=1, routed)           0.000    10.775    at/rom/addr_reg_reg_i_21_n_0
    SLICE_X11Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    10.879 r  at/rom/addr_reg_reg_i_7/O
                         net (fo=1, routed)           1.071    11.950    at/rom/sel[4]
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.486    14.827    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.758    14.293    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                         -11.950    
  -------------------------------------------------------------------
                         slack                                  2.343    

Slack (MET) :             2.374ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.772ns  (logic 1.540ns (22.739%)  route 5.232ns (77.261%))
  Logic Levels:           5  (LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.626     5.147    vga/clk_IBUF_BUFG
    SLICE_X6Y32          FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  vga/h_count_reg_reg[5]/Q
                         net (fo=231, routed)         2.784     8.449    at/rom/addr_reg_reg_i_26_0[4]
    SLICE_X35Y5          MUXF7 (Prop_muxf7_S_O)       0.296     8.745 r  at/rom/addr_reg_reg_i_313/O
                         net (fo=1, routed)           0.000     8.745    at/rom/addr_reg_reg_i_313_n_0
    SLICE_X35Y5          MUXF8 (Prop_muxf8_I0_O)      0.104     8.849 r  at/rom/addr_reg_reg_i_127/O
                         net (fo=1, routed)           1.314    10.162    at/rom/addr_reg_reg_i_127_n_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I3_O)        0.316    10.478 r  at/rom/addr_reg_reg_i_42/O
                         net (fo=1, routed)           0.000    10.478    at/rom/addr_reg_reg_i_42_n_0
    SLICE_X13Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    10.690 r  at/rom/addr_reg_reg_i_18/O
                         net (fo=1, routed)           0.000    10.690    at/rom/addr_reg_reg_i_18_n_0
    SLICE_X13Y15         MUXF8 (Prop_muxf8_I1_O)      0.094    10.784 r  at/rom/addr_reg_reg_i_5/O
                         net (fo=1, routed)           1.135    11.920    at/rom/sel[6]
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.486    14.827    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.758    14.293    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                         -11.920    
  -------------------------------------------------------------------
                         slack                                  2.374    

Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.756ns  (logic 1.543ns (22.838%)  route 5.213ns (77.162%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.617     5.138    vga/clk_IBUF_BUFG
    SLICE_X4Y26          FDCE                                         r  vga/h_count_reg_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  vga/h_count_reg_reg[4]_rep__2/Q
                         net (fo=64, routed)          2.673     8.268    at/rom/addr_reg_reg_i_231_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.392 r  at/rom/addr_reg_reg_i_520/O
                         net (fo=1, routed)           0.000     8.392    at/rom/addr_reg_reg_i_520_n_0
    SLICE_X38Y8          MUXF7 (Prop_muxf7_I1_O)      0.214     8.606 r  at/rom/addr_reg_reg_i_230/O
                         net (fo=1, routed)           0.000     8.606    at/rom/addr_reg_reg_i_230_n_0
    SLICE_X38Y8          MUXF8 (Prop_muxf8_I1_O)      0.088     8.694 r  at/rom/addr_reg_reg_i_85/O
                         net (fo=1, routed)           1.451    10.144    at/rom/addr_reg_reg_i_85_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I0_O)        0.319    10.463 r  at/rom/addr_reg_reg_i_32/O
                         net (fo=1, routed)           0.000    10.463    at/rom/addr_reg_reg_i_32_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    10.701 r  at/rom/addr_reg_reg_i_13/O
                         net (fo=1, routed)           0.000    10.701    at/rom/addr_reg_reg_i_13_n_0
    SLICE_X11Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    10.805 r  at/rom/addr_reg_reg_i_3/O
                         net (fo=1, routed)           1.089    11.895    at/rom/sel[8]
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.486    14.827    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.758    14.293    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                         -11.895    
  -------------------------------------------------------------------
                         slack                                  2.399    

Slack (MET) :             2.418ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.734ns  (logic 1.681ns (24.963%)  route 5.053ns (75.037%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.617     5.138    vga/clk_IBUF_BUFG
    SLICE_X4Y26          FDCE                                         r  vga/h_count_reg_reg[4]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.419     5.557 r  vga/h_count_reg_reg[4]_rep__4/Q
                         net (fo=64, routed)          2.547     8.104    at/rom/addr_reg_reg_i_187_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I2_O)        0.296     8.400 r  at/rom/addr_reg_reg_i_404/O
                         net (fo=1, routed)           0.000     8.400    at/rom/addr_reg_reg_i_404_n_0
    SLICE_X35Y17         MUXF7 (Prop_muxf7_I1_O)      0.217     8.617 r  at/rom/addr_reg_reg_i_172/O
                         net (fo=1, routed)           0.000     8.617    at/rom/addr_reg_reg_i_172_n_0
    SLICE_X35Y17         MUXF8 (Prop_muxf8_I1_O)      0.094     8.711 r  at/rom/addr_reg_reg_i_56/O
                         net (fo=1, routed)           1.320    10.031    at/rom/addr_reg_reg_i_56_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I5_O)        0.316    10.347 r  at/rom/addr_reg_reg_i_24/O
                         net (fo=1, routed)           0.000    10.347    at/rom/addr_reg_reg_i_24_n_0
    SLICE_X12Y14         MUXF7 (Prop_muxf7_I0_O)      0.241    10.588 r  at/rom/addr_reg_reg_i_9/O
                         net (fo=1, routed)           0.000    10.588    at/rom/addr_reg_reg_i_9_n_0
    SLICE_X12Y14         MUXF8 (Prop_muxf8_I0_O)      0.098    10.686 r  at/rom/addr_reg_reg_i_1/O
                         net (fo=1, routed)           1.187    11.872    at/rom/sel[10]
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.486    14.827    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.761    14.290    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.290    
                         arrival time                         -11.872    
  -------------------------------------------------------------------
                         slack                                  2.418    

Slack (MET) :             2.455ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 1.351ns (20.199%)  route 5.338ns (79.801%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.629     5.150    vga/clk_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  vga/h_count_reg_reg[6]/Q
                         net (fo=121, routed)         2.983     8.589    at/rom/addr_reg_reg_i_26_0[5]
    SLICE_X32Y6          MUXF8 (Prop_muxf8_S_O)       0.273     8.862 r  at/rom/addr_reg_reg_i_79/O
                         net (fo=1, routed)           1.270    10.132    at/rom/addr_reg_reg_i_79_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.316    10.448 r  at/rom/addr_reg_reg_i_30/O
                         net (fo=1, routed)           0.000    10.448    at/rom/addr_reg_reg_i_30_n_0
    SLICE_X13Y16         MUXF7 (Prop_muxf7_I0_O)      0.212    10.660 r  at/rom/addr_reg_reg_i_12/O
                         net (fo=1, routed)           0.000    10.660    at/rom/addr_reg_reg_i_12_n_0
    SLICE_X13Y16         MUXF8 (Prop_muxf8_I1_O)      0.094    10.754 r  at/rom/addr_reg_reg_i_2/O
                         net (fo=1, routed)           1.085    11.839    at/rom/sel[9]
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.486    14.827    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.758    14.293    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                         -11.839    
  -------------------------------------------------------------------
                         slack                                  2.455    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.673ns  (logic 1.540ns (23.078%)  route 5.133ns (76.922%))
  Logic Levels:           5  (LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.626     5.147    vga/clk_IBUF_BUFG
    SLICE_X6Y32          FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  vga/h_count_reg_reg[5]/Q
                         net (fo=231, routed)         2.789     8.454    at/rom/addr_reg_reg_i_26_0[4]
    SLICE_X32Y3          MUXF7 (Prop_muxf7_S_O)       0.296     8.750 r  at/rom/addr_reg_reg_i_345/O
                         net (fo=1, routed)           0.000     8.750    at/rom/addr_reg_reg_i_345_n_0
    SLICE_X32Y3          MUXF8 (Prop_muxf8_I0_O)      0.104     8.854 r  at/rom/addr_reg_reg_i_143/O
                         net (fo=1, routed)           1.206    10.060    at/rom/addr_reg_reg_i_143_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I3_O)        0.316    10.376 r  at/rom/addr_reg_reg_i_46/O
                         net (fo=1, routed)           0.000    10.376    at/rom/addr_reg_reg_i_46_n_0
    SLICE_X13Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    10.588 r  at/rom/addr_reg_reg_i_20/O
                         net (fo=1, routed)           0.000    10.588    at/rom/addr_reg_reg_i_20_n_0
    SLICE_X13Y14         MUXF8 (Prop_muxf8_I1_O)      0.094    10.682 r  at/rom/addr_reg_reg_i_6/O
                         net (fo=1, routed)           1.139    11.820    at/rom/sel[5]
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.486    14.827    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.758    14.293    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                         -11.820    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.599ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 1.536ns (23.473%)  route 5.008ns (76.527%))
  Logic Levels:           5  (LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.626     5.147    vga/clk_IBUF_BUFG
    SLICE_X6Y32          FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  vga/h_count_reg_reg[5]/Q
                         net (fo=231, routed)         2.765     8.431    at/rom/addr_reg_reg_i_26_0[4]
    SLICE_X29Y4          MUXF7 (Prop_muxf7_S_O)       0.296     8.727 r  at/rom/addr_reg_reg_i_289/O
                         net (fo=1, routed)           0.000     8.727    at/rom/addr_reg_reg_i_289_n_0
    SLICE_X29Y4          MUXF8 (Prop_muxf8_I0_O)      0.104     8.831 r  at/rom/addr_reg_reg_i_115/O
                         net (fo=1, routed)           1.156     9.987    at/rom/addr_reg_reg_i_115_n_0
    SLICE_X12Y15         LUT6 (Prop_lut6_I3_O)        0.316    10.303 r  at/rom/addr_reg_reg_i_39/O
                         net (fo=1, routed)           0.000    10.303    at/rom/addr_reg_reg_i_39_n_0
    SLICE_X12Y15         MUXF7 (Prop_muxf7_I1_O)      0.214    10.517 r  at/rom/addr_reg_reg_i_16/O
                         net (fo=1, routed)           0.000    10.517    at/rom/addr_reg_reg_i_16_n_0
    SLICE_X12Y15         MUXF8 (Prop_muxf8_I1_O)      0.088    10.605 r  at/rom/addr_reg_reg_i_4/O
                         net (fo=1, routed)           1.086    11.691    at/rom/sel[7]
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.486    14.827    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.761    14.290    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.290    
                         arrival time                         -11.691    
  -------------------------------------------------------------------
                         slack                                  2.599    

Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 uart1/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 2.481ns (43.355%)  route 3.242ns (56.645%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.565     5.086    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  uart1/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  uart1/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.643     6.185    uart1/baudrate_gen/counter_reg[0]
    SLICE_X33Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.765 r  uart1/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.765    uart1/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.879 r  uart1/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.879    uart1/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.993 r  uart1/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.993    uart1/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.107 r  uart1/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.107    uart1/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.221 r  uart1/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.221    uart1/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  uart1/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.336    uart1/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.450 r  uart1/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.450    uart1/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.784 f  uart1/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.815     8.598    uart1/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.303     8.901 f  uart1/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.951     9.852    uart1/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.976 r  uart1/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.833    10.809    uart1/baudrate_gen/clear
    SLICE_X32Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.436    14.777    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[24]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    uart1/baudrate_gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.809    
  -------------------------------------------------------------------
                         slack                                  3.683    

Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 uart1/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 2.481ns (43.355%)  route 3.242ns (56.645%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.565     5.086    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  uart1/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  uart1/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.643     6.185    uart1/baudrate_gen/counter_reg[0]
    SLICE_X33Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.765 r  uart1/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.765    uart1/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.879 r  uart1/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.879    uart1/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.993 r  uart1/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.993    uart1/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.107 r  uart1/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.107    uart1/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.221 r  uart1/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.221    uart1/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  uart1/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.336    uart1/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.450 r  uart1/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.450    uart1/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.784 f  uart1/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.815     8.598    uart1/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.303     8.901 f  uart1/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.951     9.852    uart1/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.976 r  uart1/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.833    10.809    uart1/baudrate_gen/clear
    SLICE_X32Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.436    14.777    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[25]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    uart1/baudrate_gen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.809    
  -------------------------------------------------------------------
                         slack                                  3.683    

Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 uart1/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 2.481ns (43.355%)  route 3.242ns (56.645%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.565     5.086    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  uart1/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  uart1/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.643     6.185    uart1/baudrate_gen/counter_reg[0]
    SLICE_X33Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.765 r  uart1/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.765    uart1/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.879 r  uart1/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.879    uart1/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.993 r  uart1/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.993    uart1/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.107 r  uart1/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.107    uart1/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.221 r  uart1/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.221    uart1/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  uart1/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.336    uart1/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.450 r  uart1/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.450    uart1/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.784 f  uart1/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.815     8.598    uart1/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X34Y51         LUT2 (Prop_lut2_I0_O)        0.303     8.901 f  uart1/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.951     9.852    uart1/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.976 r  uart1/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.833    10.809    uart1/baudrate_gen/clear
    SLICE_X32Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.436    14.777    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[26]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    uart1/baudrate_gen/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -10.809    
  -------------------------------------------------------------------
                         slack                                  3.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.774%)  route 0.120ns (25.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart2/baudrate_gen/counter_reg[23]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  uart2/baudrate_gen/counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.922    uart2/baudrate_gen/counter_reg[24]_i_1__0_n_7
    SLICE_X39Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart2/baudrate_gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.345%)  route 0.120ns (24.655%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart2/baudrate_gen/counter_reg[23]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  uart2/baudrate_gen/counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.933    uart2/baudrate_gen/counter_reg[24]_i_1__0_n_5
    SLICE_X39Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart2/baudrate_gen/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart2/baudrate_gen/counter_reg[23]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  uart2/baudrate_gen/counter_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.958    uart2/baudrate_gen/counter_reg[24]_i_1__0_n_6
    SLICE_X39Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart2/baudrate_gen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart2/baudrate_gen/counter_reg[23]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  uart2/baudrate_gen/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.958    uart2/baudrate_gen/counter_reg[24]_i_1__0_n_4
    SLICE_X39Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart2/baudrate_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.689%)  route 0.120ns (23.311%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart2/baudrate_gen/counter_reg[23]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  uart2/baudrate_gen/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.907    uart2/baudrate_gen/counter_reg[24]_i_1__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  uart2/baudrate_gen/counter_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.961    uart2/baudrate_gen/counter_reg[28]_i_1__0_n_7
    SLICE_X39Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    uart2/baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.178%)  route 0.120ns (22.822%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart2/baudrate_gen/counter_reg[23]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  uart2/baudrate_gen/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.907    uart2/baudrate_gen/counter_reg[24]_i_1__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  uart2/baudrate_gen/counter_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.972    uart2/baudrate_gen/counter_reg[28]_i_1__0_n_5
    SLICE_X39Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    uart2/baudrate_gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  uart1/baudrate_gen/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[18]/Q
                         net (fo=2, routed)           0.133     1.721    uart1/baudrate_gen/counter_reg[18]
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart1/baudrate_gen/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.881    uart1/baudrate_gen/counter_reg[16]_i_1_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.974 r  uart1/baudrate_gen/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.974    uart1/baudrate_gen/counter_reg[24]_i_1_n_7
    SLICE_X32Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  uart1/baudrate_gen/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[18]/Q
                         net (fo=2, routed)           0.133     1.721    uart1/baudrate_gen/counter_reg[18]
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart1/baudrate_gen/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.881    uart1/baudrate_gen/counter_reg[16]_i_1_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.985 r  uart1/baudrate_gen/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.985    uart1/baudrate_gen/counter_reg[24]_i_1_n_5
    SLICE_X32Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.215%)  route 0.120ns (21.785%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart2/baudrate_gen/counter_reg[23]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  uart2/baudrate_gen/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.907    uart2/baudrate_gen/counter_reg[24]_i_1__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.997 r  uart2/baudrate_gen/counter_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.997    uart2/baudrate_gen/counter_reg[28]_i_1__0_n_6
    SLICE_X39Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    uart2/baudrate_gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.215%)  route 0.120ns (21.785%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart2/baudrate_gen/counter_reg[23]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  uart2/baudrate_gen/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.907    uart2/baudrate_gen/counter_reg[24]_i_1__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.997 r  uart2/baudrate_gen/counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.997    uart2/baudrate_gen/counter_reg[28]_i_1__0_n_4
    SLICE_X39Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    uart2/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   at/rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y37    rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_10/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_11/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y41    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y41    rgb_reg_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y33    rgb_reg_reg[11]_lopt_replica_4/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y33    rgb_reg_reg[11]_lopt_replica_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y37    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y37    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_11/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_11/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y41    rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y41    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y37    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y37    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y35    rgb_reg_reg[11]_lopt_replica_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_11/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_11/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y41    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y41    rgb_reg_reg[11]_lopt_replica_2/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3799 Endpoints
Min Delay          3799 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[95][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.035ns  (logic 0.916ns (8.301%)  route 10.119ns (91.699%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[0]/C
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart1/receiver/data_out_reg[0]/Q
                         net (fo=87, routed)          3.452     3.970    uart1/receiver/Q[0]
    SLICE_X5Y11          LUT6 (Prop_lut6_I5_O)        0.124     4.094 r  uart1/receiver/mem[3][6]_i_2/O
                         net (fo=20, routed)          1.589     5.683    at/mem_reg[3][0]_0
    SLICE_X8Y8           LUT5 (Prop_lut5_I0_O)        0.124     5.807 r  at/mem[15][6]_i_2/O
                         net (fo=16, routed)          3.931     9.738    at/mem[15][6]_i_2_n_0
    SLICE_X31Y5          LUT5 (Prop_lut5_I4_O)        0.150     9.888 r  at/mem[95][6]_i_1/O
                         net (fo=7, routed)           1.147    11.035    at/mem[95][6]_i_1_n_0
    SLICE_X13Y13         FDRE                                         r  at/mem_reg[95][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[95][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.035ns  (logic 0.916ns (8.301%)  route 10.119ns (91.699%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[0]/C
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart1/receiver/data_out_reg[0]/Q
                         net (fo=87, routed)          3.452     3.970    uart1/receiver/Q[0]
    SLICE_X5Y11          LUT6 (Prop_lut6_I5_O)        0.124     4.094 r  uart1/receiver/mem[3][6]_i_2/O
                         net (fo=20, routed)          1.589     5.683    at/mem_reg[3][0]_0
    SLICE_X8Y8           LUT5 (Prop_lut5_I0_O)        0.124     5.807 r  at/mem[15][6]_i_2/O
                         net (fo=16, routed)          3.931     9.738    at/mem[15][6]_i_2_n_0
    SLICE_X31Y5          LUT5 (Prop_lut5_I4_O)        0.150     9.888 r  at/mem[95][6]_i_1/O
                         net (fo=7, routed)           1.147    11.035    at/mem[95][6]_i_1_n_0
    SLICE_X13Y13         FDRE                                         r  at/mem_reg[95][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[95][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.035ns  (logic 0.916ns (8.301%)  route 10.119ns (91.699%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[0]/C
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart1/receiver/data_out_reg[0]/Q
                         net (fo=87, routed)          3.452     3.970    uart1/receiver/Q[0]
    SLICE_X5Y11          LUT6 (Prop_lut6_I5_O)        0.124     4.094 r  uart1/receiver/mem[3][6]_i_2/O
                         net (fo=20, routed)          1.589     5.683    at/mem_reg[3][0]_0
    SLICE_X8Y8           LUT5 (Prop_lut5_I0_O)        0.124     5.807 r  at/mem[15][6]_i_2/O
                         net (fo=16, routed)          3.931     9.738    at/mem[15][6]_i_2_n_0
    SLICE_X31Y5          LUT5 (Prop_lut5_I4_O)        0.150     9.888 r  at/mem[95][6]_i_1/O
                         net (fo=7, routed)           1.147    11.035    at/mem[95][6]_i_1_n_0
    SLICE_X13Y13         FDRE                                         r  at/mem_reg[95][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[95][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.035ns  (logic 0.916ns (8.301%)  route 10.119ns (91.699%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[0]/C
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart1/receiver/data_out_reg[0]/Q
                         net (fo=87, routed)          3.452     3.970    uart1/receiver/Q[0]
    SLICE_X5Y11          LUT6 (Prop_lut6_I5_O)        0.124     4.094 r  uart1/receiver/mem[3][6]_i_2/O
                         net (fo=20, routed)          1.589     5.683    at/mem_reg[3][0]_0
    SLICE_X8Y8           LUT5 (Prop_lut5_I0_O)        0.124     5.807 r  at/mem[15][6]_i_2/O
                         net (fo=16, routed)          3.931     9.738    at/mem[15][6]_i_2_n_0
    SLICE_X31Y5          LUT5 (Prop_lut5_I4_O)        0.150     9.888 r  at/mem[95][6]_i_1/O
                         net (fo=7, routed)           1.147    11.035    at/mem[95][6]_i_1_n_0
    SLICE_X13Y13         FDRE                                         r  at/mem_reg[95][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[95][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.935ns  (logic 0.916ns (8.377%)  route 10.019ns (91.623%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[0]/C
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart1/receiver/data_out_reg[0]/Q
                         net (fo=87, routed)          3.452     3.970    uart1/receiver/Q[0]
    SLICE_X5Y11          LUT6 (Prop_lut6_I5_O)        0.124     4.094 r  uart1/receiver/mem[3][6]_i_2/O
                         net (fo=20, routed)          1.589     5.683    at/mem_reg[3][0]_0
    SLICE_X8Y8           LUT5 (Prop_lut5_I0_O)        0.124     5.807 r  at/mem[15][6]_i_2/O
                         net (fo=16, routed)          3.931     9.738    at/mem[15][6]_i_2_n_0
    SLICE_X31Y5          LUT5 (Prop_lut5_I4_O)        0.150     9.888 r  at/mem[95][6]_i_1/O
                         net (fo=7, routed)           1.046    10.935    at/mem[95][6]_i_1_n_0
    SLICE_X14Y11         FDRE                                         r  at/mem_reg[95][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[143][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.816ns  (logic 0.890ns (8.229%)  route 9.926ns (91.771%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[0]/C
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart1/receiver/data_out_reg[0]/Q
                         net (fo=87, routed)          3.452     3.970    uart1/receiver/Q[0]
    SLICE_X5Y11          LUT6 (Prop_lut6_I5_O)        0.124     4.094 r  uart1/receiver/mem[3][6]_i_2/O
                         net (fo=20, routed)          1.589     5.683    at/mem_reg[3][0]_0
    SLICE_X8Y8           LUT5 (Prop_lut5_I0_O)        0.124     5.807 r  at/mem[15][6]_i_2/O
                         net (fo=16, routed)          3.439     9.246    at/mem[15][6]_i_2_n_0
    SLICE_X34Y11         LUT5 (Prop_lut5_I4_O)        0.124     9.370 r  at/mem[143][6]_i_1/O
                         net (fo=7, routed)           1.446    10.816    at/mem[143][6]_i_1_n_0
    SLICE_X39Y14         FDRE                                         r  at/mem_reg[143][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[92][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.806ns  (logic 0.914ns (8.458%)  route 9.892ns (91.542%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[0]/C
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart1/receiver/data_out_reg[0]/Q
                         net (fo=87, routed)          3.452     3.970    uart1/receiver/Q[0]
    SLICE_X5Y11          LUT6 (Prop_lut6_I5_O)        0.124     4.094 r  uart1/receiver/mem[3][6]_i_2/O
                         net (fo=20, routed)          1.409     5.503    at/mem_reg[3][0]_0
    SLICE_X10Y9          LUT5 (Prop_lut5_I1_O)        0.124     5.627 r  at/mem[12][6]_i_2/O
                         net (fo=16, routed)          3.957     9.584    at/mem[12][6]_i_2_n_0
    SLICE_X34Y7          LUT5 (Prop_lut5_I0_O)        0.148     9.732 r  at/mem[92][6]_i_1/O
                         net (fo=7, routed)           1.074    10.806    at/mem[92][6]_i_1_n_0
    SLICE_X12Y12         FDRE                                         r  at/mem_reg[92][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[92][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.806ns  (logic 0.914ns (8.458%)  route 9.892ns (91.542%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[0]/C
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart1/receiver/data_out_reg[0]/Q
                         net (fo=87, routed)          3.452     3.970    uart1/receiver/Q[0]
    SLICE_X5Y11          LUT6 (Prop_lut6_I5_O)        0.124     4.094 r  uart1/receiver/mem[3][6]_i_2/O
                         net (fo=20, routed)          1.409     5.503    at/mem_reg[3][0]_0
    SLICE_X10Y9          LUT5 (Prop_lut5_I1_O)        0.124     5.627 r  at/mem[12][6]_i_2/O
                         net (fo=16, routed)          3.957     9.584    at/mem[12][6]_i_2_n_0
    SLICE_X34Y7          LUT5 (Prop_lut5_I0_O)        0.148     9.732 r  at/mem[92][6]_i_1/O
                         net (fo=7, routed)           1.074    10.806    at/mem[92][6]_i_1_n_0
    SLICE_X12Y12         FDRE                                         r  at/mem_reg[92][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[92][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.806ns  (logic 0.914ns (8.458%)  route 9.892ns (91.542%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[0]/C
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart1/receiver/data_out_reg[0]/Q
                         net (fo=87, routed)          3.452     3.970    uart1/receiver/Q[0]
    SLICE_X5Y11          LUT6 (Prop_lut6_I5_O)        0.124     4.094 r  uart1/receiver/mem[3][6]_i_2/O
                         net (fo=20, routed)          1.409     5.503    at/mem_reg[3][0]_0
    SLICE_X10Y9          LUT5 (Prop_lut5_I1_O)        0.124     5.627 r  at/mem[12][6]_i_2/O
                         net (fo=16, routed)          3.957     9.584    at/mem[12][6]_i_2_n_0
    SLICE_X34Y7          LUT5 (Prop_lut5_I0_O)        0.148     9.732 r  at/mem[92][6]_i_1/O
                         net (fo=7, routed)           1.074    10.806    at/mem[92][6]_i_1_n_0
    SLICE_X12Y12         FDRE                                         r  at/mem_reg[92][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[92][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.806ns  (logic 0.914ns (8.458%)  route 9.892ns (91.542%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[0]/C
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  uart1/receiver/data_out_reg[0]/Q
                         net (fo=87, routed)          3.452     3.970    uart1/receiver/Q[0]
    SLICE_X5Y11          LUT6 (Prop_lut6_I5_O)        0.124     4.094 r  uart1/receiver/mem[3][6]_i_2/O
                         net (fo=20, routed)          1.409     5.503    at/mem_reg[3][0]_0
    SLICE_X10Y9          LUT5 (Prop_lut5_I1_O)        0.124     5.627 r  at/mem[12][6]_i_2/O
                         net (fo=16, routed)          3.957     9.584    at/mem[12][6]_i_2_n_0
    SLICE_X34Y7          LUT5 (Prop_lut5_I0_O)        0.148     9.732 r  at/mem[92][6]_i_1/O
                         net (fo=7, routed)           1.074    10.806    at/mem[92][6]_i_1_n_0
    SLICE_X12Y12         FDRE                                         r  at/mem_reg[92][5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart2/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/transmitter/temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  uart2/receiver/data_out_reg[1]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/receiver/data_out_reg[1]/Q
                         net (fo=1, routed)           0.086     0.227    uart2/data_out[1]
    SLICE_X1Y3           LUT3 (Prop_lut3_I1_O)        0.045     0.272 r  uart2/temp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.272    uart2/transmitter/D[1]
    SLICE_X1Y3           FDRE                                         r  uart2/transmitter/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/transmitter/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/bit_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.267%)  route 0.091ns (32.733%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE                         0.000     0.000 r  uart1/transmitter/count_reg[7]/C
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/transmitter/count_reg[7]/Q
                         net (fo=7, routed)           0.091     0.232    uart1/transmitter/count_reg[7]
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.045     0.277 r  uart1/transmitter/bit_out_i_3/O
                         net (fo=1, routed)           0.000     0.277    uart1/transmitter/bit_out_i_3_n_0
    SLICE_X2Y29          FDRE                                         r  uart1/transmitter/bit_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE                         0.000     0.000 r  uart1/receiver/last_bit_reg/C
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart1/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.068     0.196    uart1/receiver/last_bit
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.099     0.295 r  uart1/receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     0.295    uart1/receiver/receiving_i_1_n_0
    SLICE_X11Y25         FDRE                                         r  uart1/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE                         0.000     0.000 r  uart2/receiver/last_bit_reg/C
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart2/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.069     0.197    uart2/receiver/last_bit
    SLICE_X5Y1           LUT5 (Prop_lut5_I2_O)        0.099     0.296 r  uart2/receiver/received_i_1__0/O
                         net (fo=1, routed)           0.000     0.296    uart2/receiver/received_i_1__0_n_0
    SLICE_X5Y1           FDRE                                         r  uart2/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE                         0.000     0.000 r  uart1/last_rec_reg/C
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.148     0.148 f  uart1/last_rec_reg/Q
                         net (fo=1, routed)           0.059     0.207    uart1/receiver/last_rec
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  uart1/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.305    uart1/receiver_n_11
    SLICE_X2Y30          FDRE                                         r  uart1/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/receiver/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE                         0.000     0.000 r  uart1/receiver/count_reg[3]/C
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/count_reg[3]/Q
                         net (fo=8, routed)           0.121     0.262    uart1/receiver/count_reg[3]
    SLICE_X10Y24         LUT6 (Prop_lut6_I2_O)        0.045     0.307 r  uart1/receiver/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.307    uart1/receiver/p_0_in__0[5]
    SLICE_X10Y24         FDRE                                         r  uart1/receiver/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[3]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[167][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.240%)  route 0.171ns (54.760%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[3]_rep/C
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[3]_rep/Q
                         net (fo=86, routed)          0.171     0.312    at/mem_reg[191][4]_0[0]
    SLICE_X12Y23         FDRE                                         r  at/mem_reg[167][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[3]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[170][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.240%)  route 0.171ns (54.760%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[3]_rep/C
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[3]_rep/Q
                         net (fo=86, routed)          0.171     0.312    at/mem_reg[191][4]_0[0]
    SLICE_X13Y23         FDRE                                         r  at/mem_reg[170][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[182][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.894%)  route 0.180ns (56.106%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]_rep/C
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[4]_rep/Q
                         net (fo=86, routed)          0.180     0.321    at/mem_reg[191][4]_0[1]
    SLICE_X9Y24          FDRE                                         r  at/mem_reg[182][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[3]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[174][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.827%)  route 0.181ns (56.173%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[3]_rep/C
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[3]_rep/Q
                         net (fo=86, routed)          0.181     0.322    at/mem_reg[191][4]_0[0]
    SLICE_X12Y22         FDRE                                         r  at/mem_reg[174][3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.000ns  (logic 3.986ns (66.442%)  route 2.013ns (33.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  rgb_reg_reg[11]_lopt_replica_7/Q
                         net (fo=1, routed)           2.013     7.628    rgb_reg_reg[11]_lopt_replica_7_1
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.158 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.158    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.891ns  (logic 4.021ns (68.266%)  route 1.869ns (31.734%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.626     5.147    vga/clk_IBUF_BUFG
    SLICE_X6Y32          FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           1.869     7.535    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.038 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.038    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.832ns  (logic 4.015ns (68.835%)  route 1.818ns (31.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.629     5.150    vga/clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.518     5.668 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           1.818     7.486    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    10.982 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    10.982    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.668ns  (logic 3.980ns (70.212%)  route 1.688ns (29.788%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  rgb_reg_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           1.688     7.303    rgb_reg_reg[11]_lopt_replica_3_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.826 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.826    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_10/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.653ns  (logic 3.977ns (70.354%)  route 1.676ns (29.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  rgb_reg_reg[11]_lopt_replica_10/Q
                         net (fo=1, routed)           1.676     7.286    rgb_reg_reg[11]_lopt_replica_10_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    10.807 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.807    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.647ns  (logic 3.975ns (70.393%)  route 1.672ns (29.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           1.672     7.286    rgb_reg_reg[11]_lopt_replica_2_1
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.806 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.806    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.637ns  (logic 3.961ns (70.273%)  route 1.676ns (29.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.636     5.157    clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  rgb_reg_reg[11]_lopt_replica_9/Q
                         net (fo=1, routed)           1.676     7.289    rgb_reg_reg[11]_lopt_replica_9_1
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.795 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.795    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.635ns  (logic 3.959ns (70.261%)  route 1.676ns (29.739%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  rgb_reg_reg[11]_lopt_replica_5/Q
                         net (fo=1, routed)           1.676     7.283    rgb_reg_reg[11]_lopt_replica_5_1
    L18                  OBUF (Prop_obuf_I_O)         3.503    10.786 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.786    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.627ns  (logic 3.951ns (70.219%)  route 1.676ns (29.781%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  rgb_reg_reg[11]_lopt_replica_6/Q
                         net (fo=1, routed)           1.676     7.280    rgb_reg_reg[11]_lopt_replica_6_1
    N18                  OBUF (Prop_obuf_I_O)         3.495    10.775 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.775    rgb[3]
    N18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_8/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.518ns  (logic 3.985ns (72.217%)  route 1.533ns (27.783%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.636     5.157    clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  rgb_reg_reg[11]_lopt_replica_8/Q
                         net (fo=1, routed)           1.533     7.146    rgb_reg_reg[11]_lopt_replica_8_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.675 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.675    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.775%)  route 0.160ns (46.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.589     1.472    vga/clk_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  vga/h_count_reg_reg[8]/Q
                         net (fo=7, routed)           0.160     1.773    vga/w_x[8]
    SLICE_X5Y32          LUT6 (Prop_lut6_I1_O)        0.045     1.818 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.818    vga/h_count_next_0[5]
    SLICE_X5Y32          FDCE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.209ns (59.452%)  route 0.143ns (40.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.588     1.471    vga/clk_IBUF_BUFG
    SLICE_X6Y33          FDCE                                         r  vga/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDCE (Prop_fdce_C_Q)         0.164     1.635 f  vga/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.143     1.778    vga/Q[3]
    SLICE_X7Y32          LUT6 (Prop_lut6_I1_O)        0.045     1.823 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.823    vga/v_count_next[9]_i_2_n_0
    SLICE_X7Y32          FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.209ns (59.353%)  route 0.143ns (40.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.589     1.472    vga/clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  vga/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  vga/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.143     1.779    vga/w_x[9]
    SLICE_X2Y33          LUT6 (Prop_lut6_I0_O)        0.045     1.824 r  vga/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.824    vga/h_count_next_0[9]
    SLICE_X2Y33          FDCE                                         r  vga/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.186ns (52.068%)  route 0.171ns (47.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.589     1.472    vga/clk_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga/h_count_reg_reg[1]/Q
                         net (fo=7, routed)           0.171     1.784    vga/h_count_reg_reg[6]_0[1]
    SLICE_X5Y32          LUT3 (Prop_lut3_I0_O)        0.045     1.829 r  vga/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.829    vga/h_count_next_0[2]
    SLICE_X5Y32          FDCE                                         r  vga/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.189ns (52.468%)  route 0.171ns (47.532%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.589     1.472    vga/clk_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga/h_count_reg_reg[1]/Q
                         net (fo=7, routed)           0.171     1.784    vga/h_count_reg_reg[6]_0[1]
    SLICE_X5Y32          LUT4 (Prop_lut4_I2_O)        0.048     1.832 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.832    vga/h_count_next_0[3]
    SLICE_X5Y32          FDCE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.209ns (55.660%)  route 0.166ns (44.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.588     1.471    vga/clk_IBUF_BUFG
    SLICE_X6Y33          FDCE                                         r  vga/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDCE (Prop_fdce_C_Q)         0.164     1.635 r  vga/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.166     1.802    vga/Q[3]
    SLICE_X7Y32          LUT6 (Prop_lut6_I3_O)        0.045     1.847 r  vga/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.847    vga/v_count_next[5]_i_1_n_0
    SLICE_X7Y32          FDCE                                         r  vga/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.186ns (44.603%)  route 0.231ns (55.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.589     1.472    vga/clk_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga/h_count_reg_reg[0]/Q
                         net (fo=8, routed)           0.231     1.844    vga/h_count_reg_reg[6]_0[0]
    SLICE_X4Y32          LUT5 (Prop_lut5_I2_O)        0.045     1.889 r  vga/h_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.889    vga/h_count_next_0[4]
    SLICE_X4Y32          FDCE                                         r  vga/h_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.186ns (43.637%)  route 0.240ns (56.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.589     1.472    vga/clk_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  vga/h_count_reg_reg[0]/Q
                         net (fo=8, routed)           0.240     1.853    vga/h_count_reg_reg[6]_0[0]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.045     1.898 r  vga/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.898    vga/h_count_next_0[0]
    SLICE_X4Y32          FDCE                                         r  vga/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.187ns (43.769%)  route 0.240ns (56.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.589     1.472    vga/clk_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga/h_count_reg_reg[0]/Q
                         net (fo=8, routed)           0.240     1.853    vga/h_count_reg_reg[6]_0[0]
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.046     1.899 r  vga/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.899    vga/h_count_next_0[1]
    SLICE_X4Y32          FDCE                                         r  vga/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.246ns (57.168%)  route 0.184ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.587     1.470    vga/clk_IBUF_BUFG
    SLICE_X6Y32          FDCE                                         r  vga/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDCE (Prop_fdce_C_Q)         0.148     1.618 r  vga/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.184     1.802    vga/w_y[5]
    SLICE_X7Y33          LUT3 (Prop_lut3_I0_O)        0.098     1.900 r  vga/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.900    vga/v_count_next[6]_i_1_n_0
    SLICE_X7Y33          FDCE                                         r  vga/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            75 Endpoints
Min Delay            75 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 at/mem_reg[214][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.722ns  (logic 1.740ns (30.410%)  route 3.982ns (69.590%))
  Logic Levels:           7  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE                         0.000     0.000 r  at/mem_reg[214][6]/C
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  at/mem_reg[214][6]/Q
                         net (fo=1, routed)           1.290     1.768    at/rom/addr_reg_reg_i_168_5[6]
    SLICE_X3Y23          LUT6 (Prop_lut6_I1_O)        0.296     2.064 r  at/rom/addr_reg_reg_i_396/O
                         net (fo=1, routed)           0.000     2.064    at/rom/addr_reg_reg_i_396_n_0
    SLICE_X3Y23          MUXF7 (Prop_muxf7_I1_O)      0.217     2.281 r  at/rom/addr_reg_reg_i_168/O
                         net (fo=1, routed)           0.000     2.281    at/rom/addr_reg_reg_i_168_n_0
    SLICE_X3Y23          MUXF8 (Prop_muxf8_I1_O)      0.094     2.375 r  at/rom/addr_reg_reg_i_53/O
                         net (fo=1, routed)           1.505     3.880    at/rom/addr_reg_reg_i_53_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I1_O)        0.316     4.196 r  at/rom/addr_reg_reg_i_24/O
                         net (fo=1, routed)           0.000     4.196    at/rom/addr_reg_reg_i_24_n_0
    SLICE_X12Y14         MUXF7 (Prop_muxf7_I0_O)      0.241     4.437 r  at/rom/addr_reg_reg_i_9/O
                         net (fo=1, routed)           0.000     4.437    at/rom/addr_reg_reg_i_9_n_0
    SLICE_X12Y14         MUXF8 (Prop_muxf8_I0_O)      0.098     4.535 r  at/rom/addr_reg_reg_i_1/O
                         net (fo=1, routed)           1.187     5.722    at/rom/sel[10]
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.486     4.827    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[184][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.634ns  (logic 1.780ns (31.591%)  route 3.854ns (68.409%))
  Logic Levels:           7  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE                         0.000     0.000 r  at/mem_reg[184][4]/C
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  at/mem_reg[184][4]/Q
                         net (fo=1, routed)           1.458     1.936    at/rom/addr_reg_reg_i_179_3[4]
    SLICE_X7Y26          LUT6 (Prop_lut6_I5_O)        0.295     2.231 r  at/rom/addr_reg_reg_i_545/O
                         net (fo=1, routed)           0.000     2.231    at/rom/addr_reg_reg_i_545_n_0
    SLICE_X7Y26          MUXF7 (Prop_muxf7_I0_O)      0.238     2.469 r  at/rom/addr_reg_reg_i_243/O
                         net (fo=1, routed)           0.000     2.469    at/rom/addr_reg_reg_i_243_n_0
    SLICE_X7Y26          MUXF8 (Prop_muxf8_I0_O)      0.104     2.573 r  at/rom/addr_reg_reg_i_92/O
                         net (fo=1, routed)           1.307     3.880    at/rom/addr_reg_reg_i_92_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I5_O)        0.316     4.196 r  at/rom/addr_reg_reg_i_33/O
                         net (fo=1, routed)           0.000     4.196    at/rom/addr_reg_reg_i_33_n_0
    SLICE_X11Y15         MUXF7 (Prop_muxf7_I1_O)      0.245     4.441 r  at/rom/addr_reg_reg_i_13/O
                         net (fo=1, routed)           0.000     4.441    at/rom/addr_reg_reg_i_13_n_0
    SLICE_X11Y15         MUXF8 (Prop_muxf8_I0_O)      0.104     4.545 r  at/rom/addr_reg_reg_i_3/O
                         net (fo=1, routed)           1.089     5.634    at/rom/sel[8]
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.486     4.827    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[213][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.538ns  (logic 1.549ns (27.970%)  route 3.989ns (72.030%))
  Logic Levels:           7  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  at/mem_reg[213][1]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  at/mem_reg[213][1]/Q
                         net (fo=1, routed)           1.246     1.702    at/rom/addr_reg_reg_i_168_6[1]
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.124     1.826 r  at/rom/addr_reg_reg_i_716/O
                         net (fo=1, routed)           0.000     1.826    at/rom/addr_reg_reg_i_716_n_0
    SLICE_X4Y22          MUXF7 (Prop_muxf7_I1_O)      0.217     2.043 r  at/rom/addr_reg_reg_i_328/O
                         net (fo=1, routed)           0.000     2.043    at/rom/addr_reg_reg_i_328_n_0
    SLICE_X4Y22          MUXF8 (Prop_muxf8_I1_O)      0.094     2.137 r  at/rom/addr_reg_reg_i_134/O
                         net (fo=1, routed)           1.604     3.741    at/rom/addr_reg_reg_i_134_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I1_O)        0.316     4.057 r  at/rom/addr_reg_reg_i_44/O
                         net (fo=1, routed)           0.000     4.057    at/rom/addr_reg_reg_i_44_n_0
    SLICE_X13Y14         MUXF7 (Prop_muxf7_I0_O)      0.238     4.295 r  at/rom/addr_reg_reg_i_19/O
                         net (fo=1, routed)           0.000     4.295    at/rom/addr_reg_reg_i_19_n_0
    SLICE_X13Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     4.399 r  at/rom/addr_reg_reg_i_6/O
                         net (fo=1, routed)           1.139     5.538    at/rom/sel[5]
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.486     4.827    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[148][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.538ns  (logic 1.694ns (30.591%)  route 3.844ns (69.409%))
  Logic Levels:           7  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE                         0.000     0.000 r  at/mem_reg[148][5]/C
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  at/mem_reg[148][5]/Q
                         net (fo=1, routed)           1.217     1.636    at/rom/addr_reg_reg_i_176_7[5]
    SLICE_X15Y31         LUT6 (Prop_lut6_I5_O)        0.299     1.935 r  at/rom/addr_reg_reg_i_476/O
                         net (fo=1, routed)           0.000     1.935    at/rom/addr_reg_reg_i_476_n_0
    SLICE_X15Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     2.152 r  at/rom/addr_reg_reg_i_208/O
                         net (fo=1, routed)           0.000     2.152    at/rom/addr_reg_reg_i_208_n_0
    SLICE_X15Y31         MUXF8 (Prop_muxf8_I1_O)      0.094     2.246 r  at/rom/addr_reg_reg_i_74/O
                         net (fo=1, routed)           1.542     3.788    at/rom/addr_reg_reg_i_74_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I1_O)        0.316     4.104 r  at/rom/addr_reg_reg_i_29/O
                         net (fo=1, routed)           0.000     4.104    at/rom/addr_reg_reg_i_29_n_0
    SLICE_X13Y16         MUXF7 (Prop_muxf7_I1_O)      0.245     4.349 r  at/rom/addr_reg_reg_i_11/O
                         net (fo=1, routed)           0.000     4.349    at/rom/addr_reg_reg_i_11_n_0
    SLICE_X13Y16         MUXF8 (Prop_muxf8_I0_O)      0.104     4.453 r  at/rom/addr_reg_reg_i_2/O
                         net (fo=1, routed)           1.085     5.538    at/rom/sel[9]
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.486     4.827    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[155][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.524ns  (logic 1.649ns (29.853%)  route 3.875ns (70.147%))
  Logic Levels:           7  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDRE                         0.000     0.000 r  at/mem_reg[155][2]/C
    SLICE_X14Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  at/mem_reg[155][2]/Q
                         net (fo=1, routed)           1.127     1.645    at/rom/addr_reg_reg_i_175_0[2]
    SLICE_X11Y33         LUT6 (Prop_lut6_I0_O)        0.124     1.769 r  at/rom/addr_reg_reg_i_665/O
                         net (fo=1, routed)           0.000     1.769    at/rom/addr_reg_reg_i_665_n_0
    SLICE_X11Y33         MUXF7 (Prop_muxf7_I0_O)      0.238     2.007 r  at/rom/addr_reg_reg_i_303/O
                         net (fo=1, routed)           0.000     2.007    at/rom/addr_reg_reg_i_303_n_0
    SLICE_X11Y33         MUXF8 (Prop_muxf8_I0_O)      0.104     2.111 r  at/rom/addr_reg_reg_i_122/O
                         net (fo=1, routed)           1.612     3.723    at/rom/addr_reg_reg_i_122_n_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I1_O)        0.316     4.039 r  at/rom/addr_reg_reg_i_41/O
                         net (fo=1, routed)           0.000     4.039    at/rom/addr_reg_reg_i_41_n_0
    SLICE_X13Y15         MUXF7 (Prop_muxf7_I1_O)      0.245     4.284 r  at/rom/addr_reg_reg_i_17/O
                         net (fo=1, routed)           0.000     4.284    at/rom/addr_reg_reg_i_17_n_0
    SLICE_X13Y15         MUXF8 (Prop_muxf8_I0_O)      0.104     4.388 r  at/rom/addr_reg_reg_i_5/O
                         net (fo=1, routed)           1.135     5.524    at/rom/sel[6]
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.486     4.827    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[150][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.426ns  (logic 1.618ns (29.820%)  route 3.808ns (70.180%))
  Logic Levels:           7  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDRE                         0.000     0.000 r  at/mem_reg[150][0]/C
    SLICE_X12Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  at/mem_reg[150][0]/Q
                         net (fo=1, routed)           1.125     1.643    at/rom/addr_reg_reg_i_176_5[0]
    SLICE_X13Y32         LUT6 (Prop_lut6_I1_O)        0.124     1.767 r  at/rom/addr_reg_reg_i_796/O
                         net (fo=1, routed)           0.000     1.767    at/rom/addr_reg_reg_i_796_n_0
    SLICE_X13Y32         MUXF7 (Prop_muxf7_I1_O)      0.217     1.984 r  at/rom/addr_reg_reg_i_368/O
                         net (fo=1, routed)           0.000     1.984    at/rom/addr_reg_reg_i_368_n_0
    SLICE_X13Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     2.078 r  at/rom/addr_reg_reg_i_154/O
                         net (fo=1, routed)           1.612     3.690    at/rom/addr_reg_reg_i_154_n_0
    SLICE_X11Y14         LUT6 (Prop_lut6_I1_O)        0.316     4.006 r  at/rom/addr_reg_reg_i_49/O
                         net (fo=1, routed)           0.000     4.006    at/rom/addr_reg_reg_i_49_n_0
    SLICE_X11Y14         MUXF7 (Prop_muxf7_I1_O)      0.245     4.251 r  at/rom/addr_reg_reg_i_21/O
                         net (fo=1, routed)           0.000     4.251    at/rom/addr_reg_reg_i_21_n_0
    SLICE_X11Y14         MUXF8 (Prop_muxf8_I0_O)      0.104     4.355 r  at/rom/addr_reg_reg_i_7/O
                         net (fo=1, routed)           1.071     5.426    at/rom/sel[4]
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.486     4.827    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[215][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.322ns  (logic 1.540ns (28.937%)  route 3.782ns (71.063%))
  Logic Levels:           7  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE                         0.000     0.000 r  at/mem_reg[215][3]/C
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  at/mem_reg[215][3]/Q
                         net (fo=1, routed)           1.265     1.721    at/rom/addr_reg_reg_i_168_4[3]
    SLICE_X6Y20          LUT6 (Prop_lut6_I0_O)        0.124     1.845 r  at/rom/addr_reg_reg_i_588/O
                         net (fo=1, routed)           0.000     1.845    at/rom/addr_reg_reg_i_588_n_0
    SLICE_X6Y20          MUXF7 (Prop_muxf7_I1_O)      0.214     2.059 r  at/rom/addr_reg_reg_i_264/O
                         net (fo=1, routed)           0.000     2.059    at/rom/addr_reg_reg_i_264_n_0
    SLICE_X6Y20          MUXF8 (Prop_muxf8_I1_O)      0.088     2.147 r  at/rom/addr_reg_reg_i_102/O
                         net (fo=1, routed)           1.431     3.578    at/rom/addr_reg_reg_i_102_n_0
    SLICE_X12Y15         LUT6 (Prop_lut6_I1_O)        0.319     3.897 r  at/rom/addr_reg_reg_i_36/O
                         net (fo=1, routed)           0.000     3.897    at/rom/addr_reg_reg_i_36_n_0
    SLICE_X12Y15         MUXF7 (Prop_muxf7_I0_O)      0.241     4.138 r  at/rom/addr_reg_reg_i_15/O
                         net (fo=1, routed)           0.000     4.138    at/rom/addr_reg_reg_i_15_n_0
    SLICE_X12Y15         MUXF8 (Prop_muxf8_I0_O)      0.098     4.236 r  at/rom/addr_reg_reg_i_4/O
                         net (fo=1, routed)           1.086     5.322    at/rom/sel[7]
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.486     4.827    at/rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.653ns  (logic 1.441ns (30.973%)  route 3.212ns (69.027%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=56, routed)          3.212     4.653    vga/reset_IBUF
    SLICE_X6Y33          FDCE                                         f  vga/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.510     4.851    vga/clk_IBUF_BUFG
    SLICE_X6Y33          FDCE                                         r  vga/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.653ns  (logic 1.441ns (30.973%)  route 3.212ns (69.027%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=56, routed)          3.212     4.653    vga/reset_IBUF
    SLICE_X6Y33          FDCE                                         f  vga/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.510     4.851    vga/clk_IBUF_BUFG
    SLICE_X6Y33          FDCE                                         r  vga/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.653ns  (logic 1.441ns (30.973%)  route 3.212ns (69.027%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=56, routed)          3.212     4.653    vga/reset_IBUF
    SLICE_X6Y33          FDCE                                         f  vga/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.510     4.851    vga/clk_IBUF_BUFG
    SLICE_X6Y33          FDCE                                         r  vga/v_count_reg_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE                         0.000     0.000 r  vga/v_count_next_reg[8]/C
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.059     0.187    vga/v_count_next[8]
    SLICE_X6Y33          FDCE                                         r  vga/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.857     1.984    vga/clk_IBUF_BUFG
    SLICE_X6Y33          FDCE                                         r  vga/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDCE                         0.000     0.000 r  vga/v_count_next_reg[3]/C
    SLICE_X5Y33          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.105     0.233    vga/v_count_next[3]
    SLICE_X6Y33          FDCE                                         r  vga/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.857     1.984    vga/clk_IBUF_BUFG
    SLICE_X6Y33          FDCE                                         r  vga/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDCE                         0.000     0.000 r  vga/v_count_next_reg[5]/C
    SLICE_X7Y32          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.116     0.257    vga/v_count_next[5]
    SLICE_X6Y32          FDCE                                         r  vga/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.856     1.983    vga/clk_IBUF_BUFG
    SLICE_X6Y32          FDCE                                         r  vga/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDCE                         0.000     0.000 r  vga/v_count_next_reg[9]/C
    SLICE_X7Y32          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.116     0.257    vga/v_count_next[9]
    SLICE_X6Y32          FDCE                                         r  vga/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.856     1.983    vga/clk_IBUF_BUFG
    SLICE_X6Y32          FDCE                                         r  vga/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE                         0.000     0.000 r  vga/h_count_next_reg[6]/C
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.112     0.276    vga/h_count_next[6]
    SLICE_X3Y32          FDCE                                         r  vga/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.858     1.985    vga/clk_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  vga/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE                         0.000     0.000 r  vga/h_count_next_reg[9]/C
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.113     0.277    vga/h_count_next[9]
    SLICE_X2Y32          FDCE                                         r  vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.858     1.985    vga/clk_IBUF_BUFG
    SLICE_X2Y32          FDCE                                         r  vga/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.572%)  route 0.173ns (57.428%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE                         0.000     0.000 r  vga/h_count_next_reg[1]/C
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.173     0.301    vga/h_count_next[1]
    SLICE_X3Y32          FDCE                                         r  vga/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.858     1.985    vga/clk_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  vga/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.781%)  route 0.167ns (54.219%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE                         0.000     0.000 r  vga/h_count_next_reg[8]/C
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.167     0.308    vga/h_count_next[8]
    SLICE_X3Y32          FDCE                                         r  vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.858     1.985    vga/clk_IBUF_BUFG
    SLICE_X3Y32          FDCE                                         r  vga/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[3]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.322%)  route 0.182ns (58.678%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE                         0.000     0.000 r  vga/h_count_next_reg[3]/C
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[3]/Q
                         net (fo=7, routed)           0.182     0.310    vga/h_count_next[3]
    SLICE_X5Y29          FDCE                                         r  vga/h_count_reg_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.853     1.980    vga/clk_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  vga/h_count_reg_reg[3]_rep__0/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[3]_rep__3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.322%)  route 0.182ns (58.678%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE                         0.000     0.000 r  vga/h_count_next_reg[3]/C
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[3]/Q
                         net (fo=7, routed)           0.182     0.310    vga/h_count_next[3]
    SLICE_X4Y29          FDCE                                         r  vga/h_count_reg_reg[3]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.853     1.980    vga/clk_IBUF_BUFG
    SLICE_X4Y29          FDCE                                         r  vga/h_count_reg_reg[3]_rep__3/C





