// Seed: 739378047
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  tri1 id_7 = 1;
  wire id_8;
  id_9 :
  assert property (@(posedge 1'b0) id_9)
  else $display;
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    output tri id_0,
    output uwire id_1,
    input tri1 id_2,
    output wand id_3,
    input supply1 id_4,
    input tri0 id_5,
    input tri1 id_6
);
  assign id_1 = id_5;
  wire id_8;
  assign id_3 = 1;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8
  );
endmodule
