//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-28540450
// Cuda compilation tools, release 11.0, V11.0.194
// Based on LLVM 3.4svn
//

.version 7.0
.target sm_50
.address_size 64

	// .globl	__raygen__custom_proj_camera
.const .align 8 .b8 params[288];

.visible .entry __raygen__custom_proj_camera(

)
{
	.local .align 16 .b8 	__local_depot0[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<112>;
	.reg .f32 	%f<1028>;
	.reg .b32 	%r<559>;
	.reg .b64 	%rd<138>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.const.v2.u32 	{%r108, %r109}, [params+64];
	// inline asm
	call (%r105), _optix_get_launch_index_x, ();
	// inline asm
	ld.const.u64 	%rd13, [params+16];
	cvta.to.global.u64 	%rd14, %rd13;
	mul.wide.u32 	%rd15, %r105, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.v2.u32 	{%r110, %r111}, [%rd16];
	add.s32 	%r112, %r108, -1;
	setp.gt.s32	%p2, %r110, %r112;
	add.s32 	%r113, %r109, -1;
	setp.gt.s32	%p3, %r111, %r113;
	or.pred  	%p4, %p2, %p3;
	@%p4 bra 	BB0_113;

	mad.lo.s32 	%r114, %r111, %r108, %r110;
	ld.const.v2.u32 	{%r115, %r116}, [params+8];
	shl.b32 	%r119, %r115, 4;
	add.s32 	%r120, %r119, -1556008596;
	add.s32 	%r121, %r115, -1640531527;
	shr.u32 	%r122, %r115, 5;
	add.s32 	%r123, %r122, -939442524;
	xor.b32  	%r124, %r120, %r121;
	xor.b32  	%r125, %r124, %r123;
	add.s32 	%r126, %r114, %r125;
	shl.b32 	%r127, %r126, 4;
	add.s32 	%r128, %r127, -1383041155;
	add.s32 	%r129, %r126, -1640531527;
	xor.b32  	%r130, %r128, %r129;
	shr.u32 	%r131, %r126, 5;
	add.s32 	%r132, %r131, 2123724318;
	xor.b32  	%r133, %r130, %r132;
	add.s32 	%r134, %r133, %r115;
	shl.b32 	%r135, %r134, 4;
	add.s32 	%r136, %r135, -1556008596;
	add.s32 	%r137, %r134, 1013904242;
	shr.u32 	%r138, %r134, 5;
	add.s32 	%r139, %r138, -939442524;
	xor.b32  	%r140, %r136, %r137;
	xor.b32  	%r141, %r140, %r139;
	add.s32 	%r142, %r141, %r126;
	shl.b32 	%r143, %r142, 4;
	add.s32 	%r144, %r143, -1383041155;
	add.s32 	%r145, %r142, 1013904242;
	xor.b32  	%r146, %r144, %r145;
	shr.u32 	%r147, %r142, 5;
	add.s32 	%r148, %r147, 2123724318;
	xor.b32  	%r149, %r146, %r148;
	add.s32 	%r150, %r149, %r134;
	shl.b32 	%r151, %r150, 4;
	add.s32 	%r152, %r151, -1556008596;
	add.s32 	%r153, %r150, -626627285;
	shr.u32 	%r154, %r150, 5;
	add.s32 	%r155, %r154, -939442524;
	xor.b32  	%r156, %r152, %r153;
	xor.b32  	%r157, %r156, %r155;
	add.s32 	%r158, %r157, %r142;
	shl.b32 	%r159, %r158, 4;
	add.s32 	%r160, %r159, -1383041155;
	add.s32 	%r161, %r158, -626627285;
	xor.b32  	%r162, %r160, %r161;
	shr.u32 	%r163, %r158, 5;
	add.s32 	%r164, %r163, 2123724318;
	xor.b32  	%r165, %r162, %r164;
	add.s32 	%r166, %r165, %r150;
	shl.b32 	%r167, %r166, 4;
	add.s32 	%r168, %r167, -1556008596;
	add.s32 	%r169, %r166, 2027808484;
	shr.u32 	%r170, %r166, 5;
	add.s32 	%r171, %r170, -939442524;
	xor.b32  	%r172, %r168, %r169;
	xor.b32  	%r173, %r172, %r171;
	add.s32 	%r174, %r173, %r158;
	shl.b32 	%r175, %r174, 4;
	add.s32 	%r176, %r175, -1383041155;
	add.s32 	%r177, %r174, 2027808484;
	xor.b32  	%r178, %r176, %r177;
	shr.u32 	%r179, %r174, 5;
	add.s32 	%r180, %r179, 2123724318;
	xor.b32  	%r181, %r178, %r180;
	add.s32 	%r182, %r181, %r166;
	shl.b32 	%r183, %r182, 4;
	add.s32 	%r184, %r183, -1556008596;
	add.s32 	%r185, %r182, 387276957;
	shr.u32 	%r186, %r182, 5;
	add.s32 	%r187, %r186, -939442524;
	xor.b32  	%r188, %r184, %r185;
	xor.b32  	%r189, %r188, %r187;
	add.s32 	%r190, %r189, %r174;
	shl.b32 	%r191, %r190, 4;
	add.s32 	%r192, %r191, -1383041155;
	add.s32 	%r193, %r190, 387276957;
	xor.b32  	%r194, %r192, %r193;
	shr.u32 	%r195, %r190, 5;
	add.s32 	%r196, %r195, 2123724318;
	xor.b32  	%r197, %r194, %r196;
	add.s32 	%r198, %r197, %r182;
	shl.b32 	%r199, %r198, 4;
	add.s32 	%r200, %r199, -1556008596;
	add.s32 	%r201, %r198, -1253254570;
	shr.u32 	%r202, %r198, 5;
	add.s32 	%r203, %r202, -939442524;
	xor.b32  	%r204, %r200, %r201;
	xor.b32  	%r205, %r204, %r203;
	add.s32 	%r206, %r205, %r190;
	shl.b32 	%r207, %r206, 4;
	add.s32 	%r208, %r207, -1383041155;
	add.s32 	%r209, %r206, -1253254570;
	xor.b32  	%r210, %r208, %r209;
	shr.u32 	%r211, %r206, 5;
	add.s32 	%r212, %r211, 2123724318;
	xor.b32  	%r213, %r210, %r212;
	add.s32 	%r214, %r213, %r198;
	shl.b32 	%r215, %r214, 4;
	add.s32 	%r216, %r215, -1556008596;
	add.s32 	%r217, %r214, 1401181199;
	shr.u32 	%r218, %r214, 5;
	add.s32 	%r219, %r218, -939442524;
	xor.b32  	%r220, %r216, %r217;
	xor.b32  	%r221, %r220, %r219;
	add.s32 	%r222, %r221, %r206;
	shl.b32 	%r223, %r222, 4;
	add.s32 	%r224, %r223, -1383041155;
	add.s32 	%r225, %r222, 1401181199;
	xor.b32  	%r226, %r224, %r225;
	shr.u32 	%r227, %r222, 5;
	add.s32 	%r228, %r227, 2123724318;
	xor.b32  	%r229, %r226, %r228;
	add.s32 	%r230, %r229, %r214;
	shl.b32 	%r231, %r230, 4;
	add.s32 	%r232, %r231, -1556008596;
	add.s32 	%r233, %r230, -239350328;
	shr.u32 	%r234, %r230, 5;
	add.s32 	%r235, %r234, -939442524;
	xor.b32  	%r236, %r232, %r233;
	xor.b32  	%r237, %r236, %r235;
	add.s32 	%r238, %r237, %r222;
	shl.b32 	%r239, %r238, 4;
	add.s32 	%r240, %r239, -1383041155;
	add.s32 	%r241, %r238, -239350328;
	xor.b32  	%r242, %r240, %r241;
	shr.u32 	%r243, %r238, 5;
	add.s32 	%r244, %r243, 2123724318;
	xor.b32  	%r245, %r242, %r244;
	add.s32 	%r246, %r245, %r230;
	shl.b32 	%r247, %r246, 4;
	add.s32 	%r248, %r247, -1556008596;
	add.s32 	%r249, %r246, -1879881855;
	shr.u32 	%r250, %r246, 5;
	add.s32 	%r251, %r250, -939442524;
	xor.b32  	%r252, %r248, %r249;
	xor.b32  	%r253, %r252, %r251;
	add.s32 	%r254, %r253, %r238;
	shl.b32 	%r255, %r254, 4;
	add.s32 	%r256, %r255, -1383041155;
	add.s32 	%r257, %r254, -1879881855;
	xor.b32  	%r258, %r256, %r257;
	shr.u32 	%r259, %r254, 5;
	add.s32 	%r260, %r259, 2123724318;
	xor.b32  	%r261, %r258, %r260;
	add.s32 	%r262, %r261, %r246;
	shl.b32 	%r263, %r262, 4;
	add.s32 	%r264, %r263, -1556008596;
	add.s32 	%r265, %r262, 774553914;
	shr.u32 	%r266, %r262, 5;
	add.s32 	%r267, %r266, -939442524;
	xor.b32  	%r268, %r264, %r265;
	xor.b32  	%r269, %r268, %r267;
	add.s32 	%r270, %r269, %r254;
	shl.b32 	%r271, %r270, 4;
	add.s32 	%r272, %r271, -1383041155;
	add.s32 	%r273, %r270, 774553914;
	xor.b32  	%r274, %r272, %r273;
	shr.u32 	%r275, %r270, 5;
	add.s32 	%r276, %r275, 2123724318;
	xor.b32  	%r277, %r274, %r276;
	add.s32 	%r278, %r277, %r262;
	shl.b32 	%r279, %r278, 4;
	add.s32 	%r280, %r279, -1556008596;
	add.s32 	%r281, %r278, -865977613;
	shr.u32 	%r282, %r278, 5;
	add.s32 	%r283, %r282, -939442524;
	xor.b32  	%r284, %r280, %r281;
	xor.b32  	%r285, %r284, %r283;
	add.s32 	%r286, %r285, %r270;
	shl.b32 	%r287, %r286, 4;
	add.s32 	%r288, %r287, -1383041155;
	add.s32 	%r289, %r286, -865977613;
	xor.b32  	%r290, %r288, %r289;
	shr.u32 	%r291, %r286, 5;
	add.s32 	%r292, %r291, 2123724318;
	xor.b32  	%r293, %r290, %r292;
	add.s32 	%r294, %r293, %r278;
	shl.b32 	%r295, %r294, 4;
	add.s32 	%r296, %r295, -1556008596;
	add.s32 	%r297, %r294, 1788458156;
	shr.u32 	%r298, %r294, 5;
	add.s32 	%r299, %r298, -939442524;
	xor.b32  	%r300, %r296, %r297;
	xor.b32  	%r301, %r300, %r299;
	add.s32 	%r302, %r301, %r286;
	shl.b32 	%r303, %r302, 4;
	add.s32 	%r304, %r303, -1383041155;
	add.s32 	%r305, %r302, 1788458156;
	xor.b32  	%r306, %r304, %r305;
	shr.u32 	%r307, %r302, 5;
	add.s32 	%r308, %r307, 2123724318;
	xor.b32  	%r309, %r306, %r308;
	add.s32 	%r310, %r309, %r294;
	shl.b32 	%r311, %r310, 4;
	add.s32 	%r312, %r311, -1556008596;
	add.s32 	%r313, %r310, 147926629;
	shr.u32 	%r314, %r310, 5;
	add.s32 	%r315, %r314, -939442524;
	xor.b32  	%r316, %r312, %r313;
	xor.b32  	%r317, %r316, %r315;
	add.s32 	%r318, %r317, %r302;
	shl.b32 	%r319, %r318, 4;
	add.s32 	%r320, %r319, -1383041155;
	add.s32 	%r321, %r318, 147926629;
	xor.b32  	%r322, %r320, %r321;
	shr.u32 	%r323, %r318, 5;
	add.s32 	%r324, %r323, 2123724318;
	xor.b32  	%r325, %r322, %r324;
	add.s32 	%r326, %r325, %r310;
	shl.b32 	%r327, %r326, 4;
	add.s32 	%r328, %r327, -1556008596;
	add.s32 	%r329, %r326, -1492604898;
	shr.u32 	%r330, %r326, 5;
	add.s32 	%r331, %r330, -939442524;
	xor.b32  	%r332, %r328, %r329;
	xor.b32  	%r333, %r332, %r331;
	add.s32 	%r334, %r333, %r318;
	shl.b32 	%r335, %r334, 4;
	add.s32 	%r336, %r335, -1383041155;
	add.s32 	%r337, %r334, -1492604898;
	xor.b32  	%r338, %r336, %r337;
	shr.u32 	%r339, %r334, 5;
	add.s32 	%r340, %r339, 2123724318;
	xor.b32  	%r341, %r338, %r340;
	add.s32 	%r342, %r341, %r326;
	shl.b32 	%r343, %r342, 4;
	add.s32 	%r344, %r343, -1556008596;
	add.s32 	%r345, %r342, 1161830871;
	shr.u32 	%r346, %r342, 5;
	add.s32 	%r347, %r346, -939442524;
	xor.b32  	%r348, %r344, %r345;
	xor.b32  	%r349, %r348, %r347;
	add.s32 	%r350, %r349, %r334;
	shl.b32 	%r351, %r350, 4;
	add.s32 	%r352, %r351, -1383041155;
	add.s32 	%r353, %r350, 1161830871;
	xor.b32  	%r354, %r352, %r353;
	shr.u32 	%r355, %r350, 5;
	add.s32 	%r356, %r355, 2123724318;
	xor.b32  	%r357, %r354, %r356;
	add.s32 	%r358, %r357, %r342;
	shl.b32 	%r359, %r358, 4;
	add.s32 	%r360, %r359, -1556008596;
	add.s32 	%r361, %r358, -478700656;
	shr.u32 	%r362, %r358, 5;
	add.s32 	%r363, %r362, -939442524;
	xor.b32  	%r364, %r360, %r361;
	xor.b32  	%r365, %r364, %r363;
	add.s32 	%r9, %r365, %r350;
	add.u64 	%rd17, %SP, 144;
	add.u64 	%rd18, %SPL, 144;
	add.s64 	%rd2, %rd18, 28;
	st.local.u32 	[%rd18+28], %r9;
	setp.eq.s32	%p5, %r116, 0;
	mov.f32 	%f921, 0f3F000000;
	mov.f32 	%f922, %f921;
	@%p5 bra 	BB0_3;

	mad.lo.s32 	%r366, %r9, 1664525, 1013904223;
	and.b32  	%r367, %r366, 16777215;
	cvt.rn.f32.u32	%f266, %r367;
	mov.f32 	%f267, 0f4B800000;
	div.approx.ftz.f32 	%f921, %f266, %f267;
	mad.lo.s32 	%r368, %r366, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r368;
	and.b32  	%r369, %r368, 16777215;
	cvt.rn.f32.u32	%f268, %r369;
	div.approx.ftz.f32 	%f922, %f268, %f267;

BB0_3:
	cvt.rn.f32.s32	%f275, %r110;
	add.ftz.f32 	%f276, %f275, %f921;
	cvt.rn.f32.s32	%f277, %r111;
	add.ftz.f32 	%f278, %f277, %f922;
	cvt.rn.f32.s32	%f279, %r108;
	div.approx.ftz.f32 	%f280, %f276, %f279;
	cvt.rn.f32.s32	%f281, %r109;
	div.approx.ftz.f32 	%f282, %f278, %f281;
	ld.const.u64 	%rd19, [params+208];
	mov.f32 	%f283, 0f3F800000;
	sub.ftz.f32 	%f284, %f283, %f282;
	tex.2d.v4.f32.f32	{%f285, %f286, %f287, %f288}, [%rd19, {%f280, %f284}];
	mul.ftz.f32 	%f289, %f285, 0f40490FDB;
	mul.ftz.f32 	%f290, %f286, 0f40490FDB;
	sin.approx.ftz.f32 	%f291, %f289;
	sin.approx.ftz.f32 	%f292, %f290;
	cos.approx.ftz.f32 	%f293, %f289;
	cos.approx.ftz.f32 	%f294, %f290;
	mul.ftz.f32 	%f295, %f291, %f294;
	ld.const.v2.f32 	{%f296, %f297}, [params+144];
	mul.ftz.f32 	%f300, %f296, %f295;
	mul.ftz.f32 	%f301, %f295, %f297;
	ld.const.f32 	%f302, [params+152];
	mul.ftz.f32 	%f303, %f295, %f302;
	mul.ftz.f32 	%f304, %f292, %f293;
	ld.const.v2.f32 	{%f305, %f306}, [params+160];
	mul.ftz.f32 	%f309, %f304, %f305;
	mul.ftz.f32 	%f310, %f304, %f306;
	ld.const.f32 	%f311, [params+168];
	mul.ftz.f32 	%f312, %f304, %f311;
	mul.ftz.f32 	%f313, %f293, %f294;
	ld.const.v2.f32 	{%f314, %f315}, [params+176];
	mul.ftz.f32 	%f316, %f313, %f314;
	mul.ftz.f32 	%f317, %f313, %f315;
	ld.const.f32 	%f7, [params+184];
	mul.ftz.f32 	%f318, %f313, %f7;
	neg.ftz.f32 	%f319, %f300;
	neg.ftz.f32 	%f320, %f301;
	neg.ftz.f32 	%f321, %f303;
	sub.ftz.f32 	%f322, %f319, %f309;
	sub.ftz.f32 	%f323, %f320, %f310;
	sub.ftz.f32 	%f324, %f321, %f312;
	sub.ftz.f32 	%f325, %f322, %f316;
	sub.ftz.f32 	%f326, %f323, %f317;
	sub.ftz.f32 	%f327, %f324, %f318;
	mul.ftz.f32 	%f328, %f326, %f326;
	fma.rn.ftz.f32 	%f329, %f325, %f325, %f328;
	fma.rn.ftz.f32 	%f330, %f327, %f327, %f329;
	rsqrt.approx.ftz.f32 	%f331, %f330;
	mul.ftz.f32 	%f8, %f325, %f331;
	mul.ftz.f32 	%f9, %f326, %f331;
	mul.ftz.f32 	%f10, %f327, %f331;
	ld.const.v2.f32 	{%f332, %f333}, [params+80];
	ld.const.f32 	%f13, [params+88];
	st.local.v2.f32 	[%rd2+68], {%f332, %f333};
	st.local.f32 	[%rd2+76], %f13;
	st.local.v2.f32 	[%rd2+20], {%f283, %f283};
	mov.u32 	%r373, 1065353216;
	st.local.u32 	[%rd2+28], %r373;
	mov.f32 	%f334, 0fBF800000;
	st.local.v4.f32 	[%rd2+100], {%f8, %f9, %f10, %f334};
	mov.u32 	%r30, 16777216;
	mov.u32 	%r531, 0;
	st.local.v4.u32 	[%rd18], {%r531, %r531, %r531, %r30};
	st.local.v2.f32 	[%rd2+-12], {%f283, %f283};
	st.local.u32 	[%rd2+-4], %r373;
	mov.f32 	%f943, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f283, %f283, %f283, %f943};
	st.local.u32 	[%rd2+48], %r531;
	st.local.v4.f32 	[%rd2+116], {%f943, %f943, %f943, %f283};
	st.local.v4.u32 	[%rd2+4], {%r531, %r531, %r373, %r531};
	st.local.u32 	[%rd2+96], %r373;
	ld.const.u32 	%r530, [params+252];
	setp.eq.s32	%p6, %r530, 0;
	mov.u32 	%r532, -1;
	mov.u32 	%r533, %r532;
	mov.f32 	%f944, %f943;
	mov.f32 	%f945, %f943;
	mov.f32 	%f946, %f943;
	mov.f32 	%f947, %f943;
	mov.f32 	%f948, %f943;
	@%p6 bra 	BB0_32;

	ld.const.u64 	%rd3, [params+280];
	ld.const.f32 	%f14, [params+76];
	ld.const.v2.u32 	{%r379, %r530}, [params+248];
	ld.const.v2.f32 	{%f344, %f345}, [params+232];
	mov.u32 	%r14, -1;
	mov.f32 	%f948, 0f00000000;
	ld.const.f32 	%f17, [params+240];
	mov.f32 	%f939, %f283;
	mov.f32 	%f938, %f283;
	mov.f32 	%f937, %f283;
	mov.f32 	%f947, %f948;
	mov.f32 	%f946, %f948;
	mov.f32 	%f945, %f948;
	mov.f32 	%f944, %f948;
	mov.f32 	%f943, %f948;
	mov.u32 	%r533, %r14;
	mov.u32 	%r532, %r14;

BB0_5:
	ld.local.v4.f32 	{%f347, %f348, %f349, %f350}, [%rd2+100];
	neg.ftz.f32 	%f354, %f349;
	neg.ftz.f32 	%f355, %f348;
	neg.ftz.f32 	%f356, %f347;
	st.local.v2.f32 	[%rd2+84], {%f356, %f355};
	st.local.f32 	[%rd2+92], %f354;
	st.local.v2.f32 	[%rd2+132], {%f283, %f283};
	mov.u32 	%r381, 1510874058;
	st.local.u32 	[%rd2+80], %r381;
	and.b32  	%r17, %r30, 822083586;
	st.local.u32 	[%rd2+-16], %r17;
	mov.f32 	%f932, 0f5A0E1BCA;
	setp.lt.s32	%p7, %r14, 0;
	@%p7 bra 	BB0_10;

	or.b32  	%r382, %r17, 4096;
	st.local.u32 	[%rd2+-16], %r382;
	add.u64 	%rd23, %SPL, 0;
	mul.wide.s32 	%rd24, %r14, 16;
	add.s64 	%rd4, %rd23, %rd24;
	ld.local.v4.f32 	{%f358, %f359, %f360, %f361}, [%rd4];
	add.u64 	%rd26, %SPL, 64;
	add.s64 	%rd27, %rd26, %rd24;
	ld.local.v4.f32 	{%f366, %f367, %f368, %f369}, [%rd27];
	st.local.v4.f32 	[%rd2+52], {%f366, %f367, %f368, %f369};
	add.u64 	%rd29, %SPL, 128;
	mul.wide.s32 	%rd30, %r14, 4;
	add.s64 	%rd31, %rd29, %rd30;
	ld.local.f32 	%f27, [%rd31];
	st.local.v4.f32 	[%rd2+36], {%f358, %f359, %f360, %f27};
	st.local.f32 	[%rd2+132], %f361;
	add.s32 	%r383, %r14, -1;
	setp.lt.s32	%p8, %r383, 0;
	@%p8 bra 	BB0_8;

	ld.local.f32 	%f374, [%rd4+-4];
	st.local.f32 	[%rd2+136], %f374;

BB0_8:
	setp.leu.ftz.f32	%p9, %f27, 0f00000000;
	@%p9 bra 	BB0_10;

	ld.local.u32 	%r384, [%rd2];
	mad.lo.s32 	%r385, %r384, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r385;
	and.b32  	%r386, %r385, 16777215;
	cvt.rn.f32.u32	%f376, %r386;
	mov.f32 	%f377, 0f4B800000;
	div.approx.ftz.f32 	%f378, %f376, %f377;
	lg2.approx.ftz.f32 	%f379, %f378;
	mul.ftz.f32 	%f380, %f379, 0fBF317218;
	mul.ftz.f32 	%f932, %f380, %f27;

BB0_10:
	ld.local.v4.f32 	{%f390, %f391, %f392, %f393}, [%rd2+68];
	mov.u32 	%r395, 0;
	mov.u32 	%r391, 1;
	mov.u32 	%r394, 2;
	ld.local.v4.f32 	{%f394, %f395, %f396, %f397}, [%rd2+100];
	shr.u64 	%rd34, %rd17, 32;
	cvt.u32.u64	%r396, %rd34;
	cvt.u32.u64	%r397, %rd17;
	mov.u32 	%r399, -1;
	mov.f32 	%f389, 0f00000000;
	// inline asm
	call (%r387, %r388, %r389, %r390), _optix_trace_4, (%rd3, %f390, %f391, %f392, %f394, %f395, %f396, %f14, %f932, %f389, %r391, %r395, %r395, %r394, %r395, %r396, %r397, %r399, %r399);
	// inline asm
	ld.local.u32 	%r400, [%rd2+16];
	add.s32 	%r531, %r400, 1;
	st.local.u32 	[%rd2+16], %r531;
	setp.ne.s32	%p10, %r400, 0;
	@%p10 bra 	BB0_12;

	ld.local.v4.f32 	{%f398, %f399, %f400, %f401}, [%rd2+68];
	add.ftz.f32 	%f943, %f943, %f398;
	add.ftz.f32 	%f944, %f944, %f399;
	add.ftz.f32 	%f945, %f945, %f400;
	mov.u32 	%r532, %r389;
	mov.u32 	%r533, %r390;

BB0_12:
	ld.local.u32 	%r27, [%rd2+-16];
	and.b32  	%r30, %r27, -805306369;
	st.local.u32 	[%rd2+-16], %r30;
	and.b32  	%r401, %r27, 4096;
	setp.eq.s32	%p11, %r401, 0;
	@%p11 bra 	BB0_20;

	and.b32  	%r402, %r27, 512;
	setp.eq.s32	%p12, %r402, 0;
	@%p12 bra 	BB0_16;
	bra.uni 	BB0_14;

BB0_16:
	ld.local.f32 	%f932, [%rd2+80];
	bra.uni 	BB0_17;

BB0_14:
	st.local.f32 	[%rd2+80], %f932;
	ld.local.v4.f32 	{%f405, %f406, %f407, %f408}, [%rd2+100];
	ld.local.v4.f32 	{%f412, %f413, %f414, %f415}, [%rd2+68];
	fma.rn.ftz.f32 	%f419, %f932, %f406, %f413;
	fma.rn.ftz.f32 	%f420, %f932, %f405, %f412;
	st.local.v2.f32 	[%rd2+68], {%f420, %f419};
	fma.rn.ftz.f32 	%f421, %f932, %f407, %f414;
	st.local.f32 	[%rd2+76], %f421;
	setp.lt.u32	%p13, %r531, %r530;
	@%p13 bra 	BB0_17;

	ld.local.v4.f32 	{%f422, %f423, %f424, %f425}, [%rd18];
	add.ftz.f32 	%f429, %f345, %f423;
	add.ftz.f32 	%f430, %f344, %f422;
	st.local.v2.f32 	[%rd18], {%f430, %f429};
	add.ftz.f32 	%f431, %f17, %f424;
	st.local.f32 	[%rd2+-20], %f431;

BB0_17:
	ld.local.v4.f32 	{%f432, %f433, %f434, %f435}, [%rd2+36];
	add.ftz.f32 	%f439, %f432, 0f38D1B717;
	add.ftz.f32 	%f440, %f433, 0f38D1B717;
	add.ftz.f32 	%f441, %f434, 0f38D1B717;
	neg.ftz.f32 	%f442, %f932;
	div.approx.ftz.f32 	%f443, %f442, %f439;
	div.approx.ftz.f32 	%f444, %f442, %f440;
	div.approx.ftz.f32 	%f445, %f442, %f441;
	mul.ftz.f32 	%f446, %f443, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f38, %f446;
	mul.ftz.f32 	%f447, %f444, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f39, %f447;
	mul.ftz.f32 	%f448, %f445, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f40, %f448;
	mul.ftz.f32 	%f937, %f937, %f38;
	mul.ftz.f32 	%f938, %f938, %f39;
	mul.ftz.f32 	%f939, %f939, %f40;
	and.b32  	%r403, %r27, 16777216;
	setp.eq.s32	%p14, %r403, 0;
	@%p14 bra 	BB0_20;

	ld.local.v4.f32 	{%f449, %f450, %f451, %f452}, [%rd2+-12];
	mul.ftz.f32 	%f456, %f39, %f450;
	mul.ftz.f32 	%f457, %f38, %f449;
	st.local.v2.f32 	[%rd2+-12], {%f457, %f456};
	mul.ftz.f32 	%f458, %f40, %f451;
	st.local.f32 	[%rd2+-4], %f458;
	@%p12 bra 	BB0_20;

	and.b32  	%r30, %r27, -822083585;
	st.local.u32 	[%rd2+-16], %r30;

BB0_20:
	ld.local.v4.f32 	{%f459, %f460, %f461, %f462}, [%rd18];
	fma.rn.ftz.f32 	%f946, %f937, %f459, %f946;
	fma.rn.ftz.f32 	%f947, %f938, %f460, %f947;
	fma.rn.ftz.f32 	%f948, %f939, %f461, %f948;
	setp.lt.s32	%p16, %r30, 0;
	@%p16 bra 	BB0_32;

	ld.local.f32 	%f466, [%rd2+32];
	setp.le.ftz.f32	%p17, %f466, 0f00000000;
	@%p17 bra 	BB0_32;

	ld.local.v2.f32 	{%f467, %f468}, [%rd2+20];
	setp.neu.ftz.f32	%p18, %f467, 0f00000000;
	setp.neu.ftz.f32	%p19, %f468, 0f00000000;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	BB0_24;

	ld.local.f32 	%f469, [%rd2+28];
	setp.eq.ftz.f32	%p21, %f469, 0f00000000;
	@%p21 bra 	BB0_32;

BB0_24:
	mul.ftz.f32 	%f937, %f937, %f467;
	mul.ftz.f32 	%f938, %f938, %f468;
	ld.local.f32 	%f470, [%rd2+28];
	mul.ftz.f32 	%f939, %f939, %f470;
	setp.ge.u32	%p22, %r379, %r531;
	@%p22 bra 	BB0_27;

	max.ftz.f32 	%f471, %f937, %f938;
	max.ftz.f32 	%f55, %f471, %f939;
	ld.local.u32 	%r405, [%rd2];
	mad.lo.s32 	%r406, %r405, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r406;
	and.b32  	%r407, %r406, 16777215;
	cvt.rn.f32.u32	%f472, %r407;
	mov.f32 	%f473, 0f4B800000;
	div.approx.ftz.f32 	%f474, %f472, %f473;
	setp.lt.ftz.f32	%p23, %f55, %f474;
	@%p23 bra 	BB0_32;

	rcp.approx.ftz.f32 	%f475, %f55;
	mul.ftz.f32 	%f937, %f937, %f475;
	mul.ftz.f32 	%f938, %f938, %f475;
	mul.ftz.f32 	%f939, %f939, %f475;

BB0_27:
	and.b32  	%r408, %r30, 288;
	setp.ne.s32	%p24, %r408, 256;
	@%p24 bra 	BB0_31;

	and.b32  	%r409, %r30, 16;
	setp.eq.s32	%p25, %r409, 0;
	@%p25 bra 	BB0_30;
	bra.uni 	BB0_29;

BB0_30:
	add.s32 	%r420, %r14, -1;
	max.s32 	%r14, %r420, %r399;
	bra.uni 	BB0_31;

BB0_29:
	add.s32 	%r410, %r14, 1;
	mov.u32 	%r411, 3;
	min.s32 	%r14, %r410, %r411;
	add.u64 	%rd40, %SPL, 0;
	mul.wide.s32 	%rd41, %r14, 16;
	add.s64 	%rd42, %rd40, %rd41;
	ld.local.v4.u32 	{%r412, %r413, %r414, %r415}, [%rd2+116];
	st.local.v4.u32 	[%rd42], {%r412, %r413, %r414, %r415};
	ld.local.v4.f32 	{%f476, %f477, %f478, %f479}, [%rd2+52];
	add.u64 	%rd44, %SPL, 64;
	add.s64 	%rd45, %rd44, %rd41;
	st.local.v4.f32 	[%rd45], {%f476, %f477, %f478, %f479};
	ld.local.f32 	%f484, [%rd2+48];
	add.u64 	%rd47, %SPL, 128;
	mul.wide.s32 	%rd48, %r14, 4;
	add.s64 	%rd49, %rd47, %rd48;
	st.local.f32 	[%rd49], %f484;

BB0_31:
	setp.lt.u32	%p26, %r531, %r530;
	@%p26 bra 	BB0_5;

BB0_32:
	ld.local.v4.f32 	{%f1007, %f1008, %f1009, %f488}, [%rd2+-12];
	ld.local.v4.f32 	{%f1004, %f1005, %f1006, %f492}, [%rd2+4];
	setp.lt.s32	%p27, %r531, 2;
	@%p27 bra 	BB0_101;

	ld.local.f32 	%f975, [%rd2+96];
	setp.geu.ftz.f32	%p28, %f975, 0f3F800000;
	@%p28 bra 	BB0_101;

	st.local.v2.f32 	[%rd2+68], {%f332, %f333};
	st.local.f32 	[%rd2+76], %f13;
	mov.f32 	%f496, 0f3F800000;
	st.local.v2.f32 	[%rd2+20], {%f496, %f496};
	st.local.u32 	[%rd2+28], %r373;
	st.local.v4.f32 	[%rd2+100], {%f8, %f9, %f10, %f334};
	mov.u32 	%r62, 16777216;
	mov.u32 	%r424, 0;
	st.local.v4.u32 	[%rd18], {%r424, %r424, %r424, %r62};
	st.local.v2.f32 	[%rd2+-12], {%f496, %f496};
	st.local.u32 	[%rd2+-4], %r373;
	mov.f32 	%f972, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f496, %f496, %f496, %f972};
	st.local.u32 	[%rd2+48], %r424;
	st.local.v4.f32 	[%rd2+116], {%f972, %f972, %f972, %f496};
	st.local.v4.u32 	[%rd2+4], {%r424, %r424, %r373, %r424};
	st.local.u32 	[%rd2+96], %r373;
	setp.eq.s32	%p29, %r530, 0;
	@%p29 bra 	BB0_35;

	ld.const.u64 	%rd5, [params+280];
	ld.const.f32 	%f83, [params+76];
	ld.const.v2.u32 	{%r427, %r530}, [params+248];
	ld.const.v2.f32 	{%f504, %f505}, [params+232];
	mov.f32 	%f974, 0f00000000;
	mov.u32 	%r46, -1;
	mov.u32 	%r62, 16777216;
	ld.const.f32 	%f86, [params+240];
	mov.f32 	%f973, %f974;
	mov.f32 	%f972, %f974;
	mov.f32 	%f965, %f496;
	mov.f32 	%f964, %f496;
	mov.f32 	%f963, %f496;

BB0_37:
	ld.local.v4.f32 	{%f507, %f508, %f509, %f510}, [%rd2+100];
	neg.ftz.f32 	%f514, %f509;
	neg.ftz.f32 	%f515, %f508;
	neg.ftz.f32 	%f516, %f507;
	st.local.v2.f32 	[%rd2+84], {%f516, %f515};
	st.local.f32 	[%rd2+92], %f514;
	st.local.v2.f32 	[%rd2+132], {%f496, %f496};
	mov.u32 	%r429, 1510874058;
	st.local.u32 	[%rd2+80], %r429;
	and.b32  	%r49, %r62, 822083586;
	st.local.u32 	[%rd2+-16], %r49;
	mov.f32 	%f958, 0f5A0E1BCA;
	setp.lt.s32	%p30, %r46, 0;
	@%p30 bra 	BB0_42;

	or.b32  	%r430, %r49, 4096;
	st.local.u32 	[%rd2+-16], %r430;
	add.u64 	%rd53, %SPL, 0;
	mul.wide.s32 	%rd54, %r46, 16;
	add.s64 	%rd6, %rd53, %rd54;
	ld.local.v4.f32 	{%f518, %f519, %f520, %f521}, [%rd6];
	add.u64 	%rd56, %SPL, 64;
	add.s64 	%rd57, %rd56, %rd54;
	ld.local.v4.f32 	{%f526, %f527, %f528, %f529}, [%rd57];
	st.local.v4.f32 	[%rd2+52], {%f526, %f527, %f528, %f529};
	add.u64 	%rd59, %SPL, 128;
	mul.wide.s32 	%rd60, %r46, 4;
	add.s64 	%rd61, %rd59, %rd60;
	ld.local.f32 	%f96, [%rd61];
	st.local.v4.f32 	[%rd2+36], {%f518, %f519, %f520, %f96};
	st.local.f32 	[%rd2+132], %f521;
	add.s32 	%r431, %r46, -1;
	setp.lt.s32	%p31, %r431, 0;
	@%p31 bra 	BB0_40;

	ld.local.f32 	%f534, [%rd6+-4];
	st.local.f32 	[%rd2+136], %f534;

BB0_40:
	setp.leu.ftz.f32	%p32, %f96, 0f00000000;
	@%p32 bra 	BB0_42;

	ld.local.u32 	%r432, [%rd2];
	mad.lo.s32 	%r433, %r432, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r433;
	and.b32  	%r434, %r433, 16777215;
	cvt.rn.f32.u32	%f536, %r434;
	mov.f32 	%f537, 0f4B800000;
	div.approx.ftz.f32 	%f538, %f536, %f537;
	lg2.approx.ftz.f32 	%f539, %f538;
	mul.ftz.f32 	%f540, %f539, 0fBF317218;
	mul.ftz.f32 	%f958, %f540, %f96;

BB0_42:
	ld.local.v4.f32 	{%f550, %f551, %f552, %f553}, [%rd2+68];
	mov.u32 	%r439, 1;
	mov.u32 	%r442, 2;
	ld.local.v4.f32 	{%f554, %f555, %f556, %f557}, [%rd2+100];
	shr.u64 	%rd64, %rd17, 32;
	cvt.u32.u64	%r444, %rd64;
	cvt.u32.u64	%r445, %rd17;
	mov.u32 	%r447, -1;
	mov.f32 	%f549, 0f00000000;
	// inline asm
	call (%r435, %r436, %r437, %r438), _optix_trace_4, (%rd5, %f550, %f551, %f552, %f554, %f555, %f556, %f83, %f958, %f549, %r439, %r424, %r424, %r442, %r424, %r444, %r445, %r447, %r447);
	// inline asm
	ld.local.u32 	%r448, [%rd2+16];
	add.s32 	%r54, %r448, 1;
	st.local.u32 	[%rd2+16], %r54;
	setp.ne.s32	%p33, %r448, 0;
	@%p33 bra 	BB0_44;

	ld.local.v4.f32 	{%f558, %f559, %f560, %f561}, [%rd2+68];
	add.ftz.f32 	%f943, %f943, %f558;
	add.ftz.f32 	%f944, %f944, %f559;
	add.ftz.f32 	%f945, %f945, %f560;
	mov.u32 	%r532, %r437;
	mov.u32 	%r533, %r438;

BB0_44:
	ld.local.u32 	%r59, [%rd2+-16];
	and.b32  	%r62, %r59, -805306369;
	st.local.u32 	[%rd2+-16], %r62;
	and.b32  	%r449, %r59, 4096;
	setp.eq.s32	%p34, %r449, 0;
	@%p34 bra 	BB0_52;

	and.b32  	%r450, %r59, 512;
	setp.eq.s32	%p35, %r450, 0;
	@%p35 bra 	BB0_48;
	bra.uni 	BB0_46;

BB0_48:
	ld.local.f32 	%f958, [%rd2+80];
	bra.uni 	BB0_49;

BB0_46:
	st.local.f32 	[%rd2+80], %f958;
	ld.local.v4.f32 	{%f565, %f566, %f567, %f568}, [%rd2+100];
	ld.local.v4.f32 	{%f572, %f573, %f574, %f575}, [%rd2+68];
	fma.rn.ftz.f32 	%f579, %f958, %f566, %f573;
	fma.rn.ftz.f32 	%f580, %f958, %f565, %f572;
	st.local.v2.f32 	[%rd2+68], {%f580, %f579};
	fma.rn.ftz.f32 	%f581, %f958, %f567, %f574;
	st.local.f32 	[%rd2+76], %f581;
	setp.lt.u32	%p36, %r54, %r530;
	@%p36 bra 	BB0_49;

	ld.local.v4.f32 	{%f582, %f583, %f584, %f585}, [%rd18];
	add.ftz.f32 	%f589, %f505, %f583;
	add.ftz.f32 	%f590, %f504, %f582;
	st.local.v2.f32 	[%rd18], {%f590, %f589};
	add.ftz.f32 	%f591, %f86, %f584;
	st.local.f32 	[%rd2+-20], %f591;

BB0_49:
	ld.local.v4.f32 	{%f592, %f593, %f594, %f595}, [%rd2+36];
	add.ftz.f32 	%f599, %f592, 0f38D1B717;
	add.ftz.f32 	%f600, %f593, 0f38D1B717;
	add.ftz.f32 	%f601, %f594, 0f38D1B717;
	neg.ftz.f32 	%f602, %f958;
	div.approx.ftz.f32 	%f603, %f602, %f599;
	div.approx.ftz.f32 	%f604, %f602, %f600;
	div.approx.ftz.f32 	%f605, %f602, %f601;
	mul.ftz.f32 	%f606, %f603, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f107, %f606;
	mul.ftz.f32 	%f607, %f604, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f108, %f607;
	mul.ftz.f32 	%f608, %f605, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f109, %f608;
	mul.ftz.f32 	%f963, %f963, %f107;
	mul.ftz.f32 	%f964, %f964, %f108;
	mul.ftz.f32 	%f965, %f965, %f109;
	and.b32  	%r451, %r59, 16777216;
	setp.eq.s32	%p37, %r451, 0;
	@%p37 bra 	BB0_52;

	ld.local.v4.f32 	{%f609, %f610, %f611, %f612}, [%rd2+-12];
	mul.ftz.f32 	%f616, %f108, %f610;
	mul.ftz.f32 	%f617, %f107, %f609;
	st.local.v2.f32 	[%rd2+-12], {%f617, %f616};
	mul.ftz.f32 	%f618, %f109, %f611;
	st.local.f32 	[%rd2+-4], %f618;
	@%p35 bra 	BB0_52;

	and.b32  	%r62, %r59, -822083585;
	st.local.u32 	[%rd2+-16], %r62;

BB0_52:
	ld.local.v4.f32 	{%f619, %f620, %f621, %f622}, [%rd18];
	fma.rn.ftz.f32 	%f974, %f963, %f619, %f974;
	fma.rn.ftz.f32 	%f973, %f964, %f620, %f973;
	fma.rn.ftz.f32 	%f972, %f965, %f621, %f972;
	setp.lt.s32	%p39, %r62, 0;
	@%p39 bra 	BB0_64;

	ld.local.f32 	%f626, [%rd2+32];
	setp.le.ftz.f32	%p40, %f626, 0f00000000;
	@%p40 bra 	BB0_64;

	ld.local.v2.f32 	{%f627, %f628}, [%rd2+20];
	setp.neu.ftz.f32	%p41, %f627, 0f00000000;
	setp.neu.ftz.f32	%p42, %f628, 0f00000000;
	or.pred  	%p43, %p41, %p42;
	@%p43 bra 	BB0_56;

	ld.local.f32 	%f629, [%rd2+28];
	setp.eq.ftz.f32	%p44, %f629, 0f00000000;
	@%p44 bra 	BB0_64;

BB0_56:
	mul.ftz.f32 	%f963, %f963, %f627;
	mul.ftz.f32 	%f964, %f964, %f628;
	ld.local.f32 	%f630, [%rd2+28];
	mul.ftz.f32 	%f965, %f965, %f630;
	setp.ge.u32	%p45, %r427, %r54;
	@%p45 bra 	BB0_59;

	max.ftz.f32 	%f631, %f963, %f964;
	max.ftz.f32 	%f124, %f631, %f965;
	ld.local.u32 	%r453, [%rd2];
	mad.lo.s32 	%r454, %r453, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r454;
	and.b32  	%r455, %r454, 16777215;
	cvt.rn.f32.u32	%f632, %r455;
	mov.f32 	%f633, 0f4B800000;
	div.approx.ftz.f32 	%f634, %f632, %f633;
	setp.lt.ftz.f32	%p46, %f124, %f634;
	@%p46 bra 	BB0_64;

	rcp.approx.ftz.f32 	%f635, %f124;
	mul.ftz.f32 	%f963, %f963, %f635;
	mul.ftz.f32 	%f964, %f964, %f635;
	mul.ftz.f32 	%f965, %f965, %f635;

BB0_59:
	and.b32  	%r456, %r62, 288;
	setp.ne.s32	%p47, %r456, 256;
	@%p47 bra 	BB0_63;

	and.b32  	%r457, %r62, 16;
	setp.eq.s32	%p48, %r457, 0;
	@%p48 bra 	BB0_62;
	bra.uni 	BB0_61;

BB0_62:
	add.s32 	%r468, %r46, -1;
	max.s32 	%r46, %r468, %r447;
	bra.uni 	BB0_63;

BB0_61:
	add.s32 	%r458, %r46, 1;
	mov.u32 	%r459, 3;
	min.s32 	%r46, %r458, %r459;
	add.u64 	%rd70, %SPL, 0;
	mul.wide.s32 	%rd71, %r46, 16;
	add.s64 	%rd72, %rd70, %rd71;
	ld.local.v4.u32 	{%r460, %r461, %r462, %r463}, [%rd2+116];
	st.local.v4.u32 	[%rd72], {%r460, %r461, %r462, %r463};
	ld.local.v4.f32 	{%f636, %f637, %f638, %f639}, [%rd2+52];
	add.u64 	%rd74, %SPL, 64;
	add.s64 	%rd75, %rd74, %rd71;
	st.local.v4.f32 	[%rd75], {%f636, %f637, %f638, %f639};
	ld.local.f32 	%f644, [%rd2+48];
	add.u64 	%rd77, %SPL, 128;
	mul.wide.s32 	%rd78, %r46, 4;
	add.s64 	%rd79, %rd77, %rd78;
	st.local.f32 	[%rd79], %f644;

BB0_63:
	setp.lt.u32	%p49, %r54, %r530;
	@%p49 bra 	BB0_37;
	bra.uni 	BB0_64;

BB0_35:
	mov.f32 	%f973, %f972;
	mov.f32 	%f974, %f972;

BB0_64:
	ld.local.v4.f32 	{%f645, %f646, %f647, %f648}, [%rd2+-12];
	ld.local.v4.f32 	{%f649, %f650, %f651, %f652}, [%rd2+4];
	ld.local.f32 	%f976, [%rd2+96];
	setp.gt.ftz.f32	%p50, %f975, %f976;
	@%p50 bra 	BB0_67;
	bra.uni 	BB0_65;

BB0_67:
	mov.u32 	%r62, 268435456;
	st.local.u32 	[%rd2+-16], %r62;
	mul.ftz.f32 	%f975, %f975, 0f3F000000;
	bra.uni 	BB0_68;

BB0_65:
	setp.geu.ftz.f32	%p51, %f975, %f976;
	@%p51 bra 	BB0_68;

	mov.u32 	%r62, 536870912;
	st.local.u32 	[%rd2+-16], %r62;
	mul.ftz.f32 	%f976, %f976, 0f3F000000;

BB0_68:
	st.local.v2.f32 	[%rd2+68], {%f332, %f333};
	st.local.f32 	[%rd2+76], %f13;
	mov.f32 	%f656, 0f3F800000;
	st.local.v2.f32 	[%rd2+20], {%f656, %f656};
	st.local.u32 	[%rd2+28], %r373;
	st.local.v4.f32 	[%rd2+100], {%f8, %f9, %f10, %f334};
	and.b32  	%r473, %r62, 805306368;
	or.b32  	%r96, %r473, 16777216;
	st.local.v4.u32 	[%rd18], {%r424, %r424, %r424, %r96};
	st.local.v2.f32 	[%rd2+-12], {%f656, %f656};
	st.local.u32 	[%rd2+-4], %r373;
	mov.f32 	%f1000, 0f00000000;
	st.local.v4.f32 	[%rd2+52], {%f656, %f656, %f656, %f1000};
	st.local.u32 	[%rd2+48], %r424;
	st.local.v4.f32 	[%rd2+116], {%f1000, %f1000, %f1000, %f656};
	st.local.v4.u32 	[%rd2+4], {%r424, %r424, %r373, %r424};
	st.local.u32 	[%rd2+96], %r373;
	setp.eq.s32	%p52, %r530, 0;
	@%p52 bra 	BB0_69;

	ld.const.u64 	%rd7, [params+280];
	ld.const.f32 	%f150, [params+76];
	ld.const.v2.u32 	{%r476, %r477}, [params+248];
	ld.const.v2.f32 	{%f664, %f665}, [params+232];
	mov.f32 	%f1002, 0f00000000;
	mov.u32 	%r80, -1;
	ld.const.f32 	%f153, [params+240];
	mov.f32 	%f1001, %f1002;
	mov.f32 	%f1000, %f1002;
	mov.f32 	%f993, %f656;
	mov.f32 	%f992, %f656;
	mov.f32 	%f991, %f656;

BB0_71:
	ld.local.v4.f32 	{%f667, %f668, %f669, %f670}, [%rd2+100];
	neg.ftz.f32 	%f674, %f669;
	neg.ftz.f32 	%f675, %f668;
	neg.ftz.f32 	%f676, %f667;
	st.local.v2.f32 	[%rd2+84], {%f676, %f675};
	st.local.f32 	[%rd2+92], %f674;
	st.local.v2.f32 	[%rd2+132], {%f656, %f656};
	mov.u32 	%r478, 1510874058;
	st.local.u32 	[%rd2+80], %r478;
	and.b32  	%r83, %r96, 822083586;
	st.local.u32 	[%rd2+-16], %r83;
	mov.f32 	%f986, 0f5A0E1BCA;
	setp.lt.s32	%p53, %r80, 0;
	@%p53 bra 	BB0_76;

	or.b32  	%r479, %r83, 4096;
	st.local.u32 	[%rd2+-16], %r479;
	add.u64 	%rd83, %SPL, 0;
	mul.wide.s32 	%rd84, %r80, 16;
	add.s64 	%rd8, %rd83, %rd84;
	ld.local.v4.f32 	{%f678, %f679, %f680, %f681}, [%rd8];
	add.u64 	%rd86, %SPL, 64;
	add.s64 	%rd87, %rd86, %rd84;
	ld.local.v4.f32 	{%f686, %f687, %f688, %f689}, [%rd87];
	st.local.v4.f32 	[%rd2+52], {%f686, %f687, %f688, %f689};
	add.u64 	%rd89, %SPL, 128;
	mul.wide.s32 	%rd90, %r80, 4;
	add.s64 	%rd91, %rd89, %rd90;
	ld.local.f32 	%f163, [%rd91];
	st.local.v4.f32 	[%rd2+36], {%f678, %f679, %f680, %f163};
	st.local.f32 	[%rd2+132], %f681;
	add.s32 	%r480, %r80, -1;
	setp.lt.s32	%p54, %r480, 0;
	@%p54 bra 	BB0_74;

	ld.local.f32 	%f694, [%rd8+-4];
	st.local.f32 	[%rd2+136], %f694;

BB0_74:
	setp.leu.ftz.f32	%p55, %f163, 0f00000000;
	@%p55 bra 	BB0_76;

	ld.local.u32 	%r481, [%rd2];
	mad.lo.s32 	%r482, %r481, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r482;
	and.b32  	%r483, %r482, 16777215;
	cvt.rn.f32.u32	%f696, %r483;
	mov.f32 	%f697, 0f4B800000;
	div.approx.ftz.f32 	%f698, %f696, %f697;
	lg2.approx.ftz.f32 	%f699, %f698;
	mul.ftz.f32 	%f700, %f699, 0fBF317218;
	mul.ftz.f32 	%f986, %f700, %f163;

BB0_76:
	ld.local.v4.f32 	{%f710, %f711, %f712, %f713}, [%rd2+68];
	mov.u32 	%r488, 1;
	mov.u32 	%r491, 2;
	ld.local.v4.f32 	{%f714, %f715, %f716, %f717}, [%rd2+100];
	shr.u64 	%rd94, %rd17, 32;
	cvt.u32.u64	%r493, %rd94;
	cvt.u32.u64	%r494, %rd17;
	mov.u32 	%r496, -1;
	mov.f32 	%f709, 0f00000000;
	// inline asm
	call (%r484, %r485, %r486, %r487), _optix_trace_4, (%rd7, %f710, %f711, %f712, %f714, %f715, %f716, %f150, %f986, %f709, %r488, %r424, %r424, %r491, %r424, %r493, %r494, %r496, %r496);
	// inline asm
	ld.local.u32 	%r497, [%rd2+16];
	add.s32 	%r88, %r497, 1;
	st.local.u32 	[%rd2+16], %r88;
	setp.ne.s32	%p56, %r497, 0;
	@%p56 bra 	BB0_78;

	ld.local.v4.f32 	{%f718, %f719, %f720, %f721}, [%rd2+68];
	add.ftz.f32 	%f943, %f943, %f718;
	add.ftz.f32 	%f944, %f944, %f719;
	add.ftz.f32 	%f945, %f945, %f720;
	mov.u32 	%r532, %r486;
	mov.u32 	%r533, %r487;

BB0_78:
	ld.local.u32 	%r93, [%rd2+-16];
	and.b32  	%r96, %r93, -805306369;
	st.local.u32 	[%rd2+-16], %r96;
	and.b32  	%r498, %r93, 4096;
	setp.eq.s32	%p57, %r498, 0;
	@%p57 bra 	BB0_86;

	and.b32  	%r499, %r93, 512;
	setp.eq.s32	%p58, %r499, 0;
	@%p58 bra 	BB0_82;
	bra.uni 	BB0_80;

BB0_82:
	ld.local.f32 	%f986, [%rd2+80];
	bra.uni 	BB0_83;

BB0_80:
	st.local.f32 	[%rd2+80], %f986;
	ld.local.v4.f32 	{%f725, %f726, %f727, %f728}, [%rd2+100];
	ld.local.v4.f32 	{%f732, %f733, %f734, %f735}, [%rd2+68];
	fma.rn.ftz.f32 	%f739, %f986, %f726, %f733;
	fma.rn.ftz.f32 	%f740, %f986, %f725, %f732;
	st.local.v2.f32 	[%rd2+68], {%f740, %f739};
	fma.rn.ftz.f32 	%f741, %f986, %f727, %f734;
	st.local.f32 	[%rd2+76], %f741;
	setp.lt.u32	%p59, %r88, %r477;
	@%p59 bra 	BB0_83;

	ld.local.v4.f32 	{%f742, %f743, %f744, %f745}, [%rd18];
	add.ftz.f32 	%f749, %f665, %f743;
	add.ftz.f32 	%f750, %f664, %f742;
	st.local.v2.f32 	[%rd18], {%f750, %f749};
	add.ftz.f32 	%f751, %f153, %f744;
	st.local.f32 	[%rd2+-20], %f751;

BB0_83:
	ld.local.v4.f32 	{%f752, %f753, %f754, %f755}, [%rd2+36];
	add.ftz.f32 	%f759, %f752, 0f38D1B717;
	add.ftz.f32 	%f760, %f753, 0f38D1B717;
	add.ftz.f32 	%f761, %f754, 0f38D1B717;
	neg.ftz.f32 	%f762, %f986;
	div.approx.ftz.f32 	%f763, %f762, %f759;
	div.approx.ftz.f32 	%f764, %f762, %f760;
	div.approx.ftz.f32 	%f765, %f762, %f761;
	mul.ftz.f32 	%f766, %f763, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f174, %f766;
	mul.ftz.f32 	%f767, %f764, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f175, %f767;
	mul.ftz.f32 	%f768, %f765, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f176, %f768;
	mul.ftz.f32 	%f991, %f991, %f174;
	mul.ftz.f32 	%f992, %f992, %f175;
	mul.ftz.f32 	%f993, %f993, %f176;
	and.b32  	%r500, %r93, 16777216;
	setp.eq.s32	%p60, %r500, 0;
	@%p60 bra 	BB0_86;

	ld.local.v4.f32 	{%f769, %f770, %f771, %f772}, [%rd2+-12];
	mul.ftz.f32 	%f776, %f175, %f770;
	mul.ftz.f32 	%f777, %f174, %f769;
	st.local.v2.f32 	[%rd2+-12], {%f777, %f776};
	mul.ftz.f32 	%f778, %f176, %f771;
	st.local.f32 	[%rd2+-4], %f778;
	@%p58 bra 	BB0_86;

	and.b32  	%r96, %r93, -822083585;
	st.local.u32 	[%rd2+-16], %r96;

BB0_86:
	ld.local.v4.f32 	{%f779, %f780, %f781, %f782}, [%rd18];
	fma.rn.ftz.f32 	%f1002, %f991, %f779, %f1002;
	fma.rn.ftz.f32 	%f1001, %f992, %f780, %f1001;
	fma.rn.ftz.f32 	%f1000, %f993, %f781, %f1000;
	setp.lt.s32	%p62, %r96, 0;
	@%p62 bra 	BB0_98;

	ld.local.f32 	%f786, [%rd2+32];
	setp.le.ftz.f32	%p63, %f786, 0f00000000;
	@%p63 bra 	BB0_98;

	ld.local.v2.f32 	{%f787, %f788}, [%rd2+20];
	setp.neu.ftz.f32	%p64, %f787, 0f00000000;
	setp.neu.ftz.f32	%p65, %f788, 0f00000000;
	or.pred  	%p66, %p64, %p65;
	@%p66 bra 	BB0_90;

	ld.local.f32 	%f789, [%rd2+28];
	setp.eq.ftz.f32	%p67, %f789, 0f00000000;
	@%p67 bra 	BB0_98;

BB0_90:
	mul.ftz.f32 	%f991, %f991, %f787;
	mul.ftz.f32 	%f992, %f992, %f788;
	ld.local.f32 	%f790, [%rd2+28];
	mul.ftz.f32 	%f993, %f993, %f790;
	setp.ge.u32	%p68, %r476, %r88;
	@%p68 bra 	BB0_93;

	max.ftz.f32 	%f791, %f991, %f992;
	max.ftz.f32 	%f191, %f791, %f993;
	ld.local.u32 	%r502, [%rd2];
	mad.lo.s32 	%r503, %r502, 1664525, 1013904223;
	st.local.u32 	[%rd2], %r503;
	and.b32  	%r504, %r503, 16777215;
	cvt.rn.f32.u32	%f792, %r504;
	mov.f32 	%f793, 0f4B800000;
	div.approx.ftz.f32 	%f794, %f792, %f793;
	setp.lt.ftz.f32	%p69, %f191, %f794;
	@%p69 bra 	BB0_98;

	rcp.approx.ftz.f32 	%f795, %f191;
	mul.ftz.f32 	%f991, %f991, %f795;
	mul.ftz.f32 	%f992, %f992, %f795;
	mul.ftz.f32 	%f993, %f993, %f795;

BB0_93:
	and.b32  	%r505, %r96, 288;
	setp.ne.s32	%p70, %r505, 256;
	@%p70 bra 	BB0_97;

	and.b32  	%r506, %r96, 16;
	setp.eq.s32	%p71, %r506, 0;
	@%p71 bra 	BB0_96;
	bra.uni 	BB0_95;

BB0_96:
	add.s32 	%r517, %r80, -1;
	max.s32 	%r80, %r517, %r496;
	bra.uni 	BB0_97;

BB0_95:
	add.s32 	%r507, %r80, 1;
	mov.u32 	%r508, 3;
	min.s32 	%r80, %r507, %r508;
	add.u64 	%rd100, %SPL, 0;
	mul.wide.s32 	%rd101, %r80, 16;
	add.s64 	%rd102, %rd100, %rd101;
	ld.local.v4.u32 	{%r509, %r510, %r511, %r512}, [%rd2+116];
	st.local.v4.u32 	[%rd102], {%r509, %r510, %r511, %r512};
	ld.local.v4.f32 	{%f796, %f797, %f798, %f799}, [%rd2+52];
	add.u64 	%rd104, %SPL, 64;
	add.s64 	%rd105, %rd104, %rd101;
	st.local.v4.f32 	[%rd105], {%f796, %f797, %f798, %f799};
	ld.local.f32 	%f804, [%rd2+48];
	add.u64 	%rd107, %SPL, 128;
	mul.wide.s32 	%rd108, %r80, 4;
	add.s64 	%rd109, %rd107, %rd108;
	st.local.f32 	[%rd109], %f804;

BB0_97:
	setp.lt.u32	%p72, %r88, %r477;
	@%p72 bra 	BB0_71;
	bra.uni 	BB0_98;

BB0_69:
	mov.f32 	%f1001, %f1000;
	mov.f32 	%f1002, %f1000;

BB0_98:
	ld.local.f32 	%f1003, [%rd2+96];
	setp.eq.ftz.f32	%p73, %f975, %f976;
	@%p73 bra 	BB0_100;

	mul.ftz.f32 	%f1003, %f1003, 0f3F000000;
	st.local.f32 	[%rd2+96], %f1003;

BB0_100:
	add.ftz.f32 	%f805, %f975, %f976;
	add.ftz.f32 	%f806, %f805, %f1003;
	rcp.approx.ftz.f32 	%f807, %f806;
	mul.ftz.f32 	%f808, %f974, %f976;
	fma.rn.ftz.f32 	%f809, %f946, %f975, %f808;
	mul.ftz.f32 	%f810, %f973, %f976;
	fma.rn.ftz.f32 	%f811, %f947, %f975, %f810;
	mul.ftz.f32 	%f812, %f972, %f976;
	fma.rn.ftz.f32 	%f813, %f948, %f975, %f812;
	fma.rn.ftz.f32 	%f814, %f1002, %f1003, %f809;
	fma.rn.ftz.f32 	%f815, %f1001, %f1003, %f811;
	fma.rn.ftz.f32 	%f816, %f1000, %f1003, %f813;
	mul.ftz.f32 	%f946, %f807, %f814;
	mul.ftz.f32 	%f947, %f807, %f815;
	mul.ftz.f32 	%f948, %f807, %f816;
	mul.ftz.f32 	%f817, %f645, %f976;
	mul.ftz.f32 	%f818, %f646, %f976;
	mul.ftz.f32 	%f819, %f647, %f976;
	fma.rn.ftz.f32 	%f820, %f1007, %f975, %f817;
	fma.rn.ftz.f32 	%f821, %f1008, %f975, %f818;
	fma.rn.ftz.f32 	%f822, %f1009, %f975, %f819;
	ld.local.v4.f32 	{%f823, %f824, %f825, %f826}, [%rd2+-12];
	fma.rn.ftz.f32 	%f830, %f1003, %f823, %f820;
	fma.rn.ftz.f32 	%f831, %f1003, %f824, %f821;
	fma.rn.ftz.f32 	%f832, %f1003, %f825, %f822;
	mul.ftz.f32 	%f1007, %f807, %f830;
	mul.ftz.f32 	%f1008, %f807, %f831;
	mul.ftz.f32 	%f1009, %f807, %f832;
	mul.ftz.f32 	%f833, %f649, %f976;
	mul.ftz.f32 	%f834, %f650, %f976;
	mul.ftz.f32 	%f835, %f651, %f976;
	fma.rn.ftz.f32 	%f836, %f1004, %f975, %f833;
	fma.rn.ftz.f32 	%f837, %f1005, %f975, %f834;
	fma.rn.ftz.f32 	%f838, %f1006, %f975, %f835;
	ld.local.v4.f32 	{%f839, %f840, %f841, %f842}, [%rd2+4];
	fma.rn.ftz.f32 	%f846, %f1003, %f839, %f836;
	fma.rn.ftz.f32 	%f847, %f1003, %f840, %f837;
	fma.rn.ftz.f32 	%f848, %f1003, %f841, %f838;
	mul.ftz.f32 	%f1004, %f807, %f846;
	mul.ftz.f32 	%f1005, %f807, %f847;
	mul.ftz.f32 	%f1006, %f807, %f848;
	mul.ftz.f32 	%f943, %f943, 0f3EAAAAAB;
	mul.ftz.f32 	%f944, %f944, 0f3EAAAAAB;
	mul.ftz.f32 	%f945, %f945, 0f3EAAAAAB;

BB0_101:
	mul.ftz.f32 	%f853, %f1005, %f1005;
	fma.rn.ftz.f32 	%f854, %f1004, %f1004, %f853;
	fma.rn.ftz.f32 	%f855, %f1006, %f1006, %f854;
	rsqrt.approx.ftz.f32 	%f856, %f855;
	mul.ftz.f32 	%f231, %f1004, %f856;
	mul.ftz.f32 	%f232, %f1005, %f856;
	mul.ftz.f32 	%f233, %f1006, %f856;
	abs.ftz.f32 	%f857, %f946;
	setp.gtu.ftz.f32	%p74, %f857, 0f7F800000;
	abs.ftz.f32 	%f858, %f947;
	setp.gtu.ftz.f32	%p75, %f858, 0f7F800000;
	or.pred  	%p76, %p74, %p75;
	abs.ftz.f32 	%f859, %f948;
	setp.gtu.ftz.f32	%p77, %f859, 0f7F800000;
	or.pred  	%p78, %p76, %p77;
	setp.eq.ftz.f32	%p79, %f857, 0f7F800000;
	or.pred  	%p80, %p78, %p79;
	setp.eq.ftz.f32	%p81, %f858, 0f7F800000;
	or.pred  	%p82, %p80, %p81;
	setp.eq.ftz.f32	%p83, %f859, 0f7F800000;
	or.pred  	%p1, %p82, %p83;
	ld.const.u64 	%rd9, [params];
	cvt.u32.u64	%r104, %rd9;
	setp.eq.s32	%p84, %r104, 0;
	mov.f32 	%f1016, 0f00000000;
	ld.const.u64 	%rd10, [params+24];
	mov.f32 	%f1017, %f1016;
	mov.f32 	%f1018, %f1016;
	mov.f32 	%f1019, %f1016;
	@%p84 bra 	BB0_103;

	cvt.u64.u32	%rd136, %r105;
	cvta.to.global.u64 	%rd110, %rd10;
	shl.b64 	%rd111, %rd136, 4;
	add.s64 	%rd112, %rd110, %rd111;
	ld.global.v4.f32 	{%f1016, %f1017, %f1018, %f1019}, [%rd112];

BB0_103:
	cvt.u64.u32	%rd137, %r105;
	cvta.to.global.u64 	%rd113, %rd10;
	shl.b64 	%rd114, %rd137, 4;
	add.s64 	%rd115, %rd113, %rd114;
	selp.f32	%f864, 0f00000000, %f946, %p1;
	selp.f32	%f865, 0f00000000, %f947, %p1;
	selp.f32	%f866, 0f00000000, %f948, %p1;
	selp.f32	%f867, 0f00000000, 0f3F800000, %p1;
	add.ftz.f32 	%f868, %f867, %f1019;
	add.ftz.f32 	%f869, %f866, %f1018;
	add.ftz.f32 	%f870, %f865, %f1017;
	add.ftz.f32 	%f871, %f864, %f1016;
	st.global.v4.f32 	[%rd115], {%f871, %f870, %f869, %f868};
	ld.const.u64 	%rd11, [params+32];
	setp.eq.s64	%p85, %rd11, 0;
	@%p85 bra 	BB0_107;

	abs.ftz.f32 	%f876, %f1007;
	setp.gtu.ftz.f32	%p87, %f876, 0f7F800000;
	abs.ftz.f32 	%f877, %f1008;
	setp.gtu.ftz.f32	%p88, %f877, 0f7F800000;
	or.pred  	%p89, %p87, %p88;
	abs.ftz.f32 	%f878, %f1009;
	setp.gtu.ftz.f32	%p90, %f878, 0f7F800000;
	or.pred  	%p91, %p89, %p90;
	setp.eq.ftz.f32	%p92, %f876, 0f7F800000;
	or.pred  	%p93, %p91, %p92;
	setp.eq.ftz.f32	%p94, %f877, 0f7F800000;
	or.pred  	%p95, %p93, %p94;
	setp.eq.ftz.f32	%p96, %f878, 0f7F800000;
	or.pred  	%p97, %p95, %p96;
	selp.f32	%f242, 0f00000000, %f1007, %p97;
	selp.f32	%f243, 0f00000000, %f1008, %p97;
	selp.f32	%f244, 0f00000000, %f1009, %p97;
	mov.f32 	%f1020, 0f00000000;
	mov.f32 	%f1021, %f1020;
	mov.f32 	%f1022, %f1020;
	mov.f32 	%f1023, %f1020;
	@%p84 bra 	BB0_106;

	cvta.to.global.u64 	%rd116, %rd11;
	add.s64 	%rd118, %rd116, %rd114;
	ld.global.v4.f32 	{%f1020, %f1021, %f1022, %f882}, [%rd118];
	add.ftz.f32 	%f1023, %f882, 0f00000000;

BB0_106:
	cvta.to.global.u64 	%rd119, %rd11;
	add.s64 	%rd121, %rd119, %rd114;
	add.ftz.f32 	%f884, %f244, %f1022;
	add.ftz.f32 	%f885, %f243, %f1021;
	add.ftz.f32 	%f886, %f242, %f1020;
	st.global.v4.f32 	[%rd121], {%f886, %f885, %f884, %f1023};

BB0_107:
	ld.const.u64 	%rd12, [params+40];
	setp.eq.s64	%p98, %rd12, 0;
	@%p98 bra 	BB0_111;

	abs.ftz.f32 	%f891, %f231;
	setp.gtu.ftz.f32	%p100, %f891, 0f7F800000;
	abs.ftz.f32 	%f892, %f232;
	setp.gtu.ftz.f32	%p101, %f892, 0f7F800000;
	or.pred  	%p102, %p100, %p101;
	abs.ftz.f32 	%f893, %f233;
	setp.gtu.ftz.f32	%p103, %f893, 0f7F800000;
	or.pred  	%p104, %p102, %p103;
	setp.eq.ftz.f32	%p105, %f891, 0f7F800000;
	or.pred  	%p106, %p104, %p105;
	setp.eq.ftz.f32	%p107, %f892, 0f7F800000;
	or.pred  	%p108, %p106, %p107;
	setp.eq.ftz.f32	%p109, %f893, 0f7F800000;
	or.pred  	%p110, %p108, %p109;
	selp.f32	%f253, 0f00000000, %f231, %p110;
	selp.f32	%f254, 0f00000000, %f232, %p110;
	selp.f32	%f255, 0f00000000, %f233, %p110;
	mov.f32 	%f1024, 0f00000000;
	mov.f32 	%f1025, %f1024;
	mov.f32 	%f1026, %f1024;
	mov.f32 	%f1027, %f1024;
	@%p84 bra 	BB0_110;

	cvta.to.global.u64 	%rd122, %rd12;
	add.s64 	%rd124, %rd122, %rd114;
	ld.global.v4.f32 	{%f1024, %f1025, %f1026, %f897}, [%rd124];
	add.ftz.f32 	%f1027, %f897, 0f00000000;

BB0_110:
	cvta.to.global.u64 	%rd125, %rd12;
	add.s64 	%rd127, %rd125, %rd114;
	add.ftz.f32 	%f899, %f255, %f1026;
	add.ftz.f32 	%f900, %f254, %f1025;
	add.ftz.f32 	%f901, %f253, %f1024;
	st.global.v4.f32 	[%rd127], {%f901, %f900, %f899, %f1027};

BB0_111:
	setp.lt.u64	%p111, %rd9, 4294967296;
	@%p111 bra 	BB0_113;

	not.b32 	%r519, %r111;
	add.s32 	%r520, %r109, %r519;
	mad.lo.s32 	%r521, %r520, %r108, %r110;
	ld.const.v2.f32 	{%f902, %f903}, [params+80];
	sub.ftz.f32 	%f906, %f943, %f902;
	sub.ftz.f32 	%f907, %f944, %f903;
	ld.const.f32 	%f908, [params+88];
	sub.ftz.f32 	%f909, %f945, %f908;
	mul.ftz.f32 	%f910, %f907, %f907;
	fma.rn.ftz.f32 	%f911, %f906, %f906, %f910;
	fma.rn.ftz.f32 	%f912, %f909, %f909, %f911;
	sqrt.approx.ftz.f32 	%f913, %f912;
	mul.ftz.f32 	%f914, %f8, %f314;
	mul.ftz.f32 	%f915, %f9, %f315;
	neg.ftz.f32 	%f916, %f915;
	sub.ftz.f32 	%f917, %f916, %f914;
	mul.ftz.f32 	%f918, %f10, %f7;
	sub.ftz.f32 	%f919, %f917, %f918;
	ld.const.u64 	%rd128, [params+48];
	cvta.to.global.u64 	%rd129, %rd128;
	mul.wide.u32 	%rd130, %r521, 16;
	add.s64 	%rd131, %rd129, %rd130;
	mul.ftz.f32 	%f920, %f913, %f919;
	st.global.v4.f32 	[%rd131], {%f943, %f944, %f945, %f920};
	ld.const.u64 	%rd132, [params+56];
	cvta.to.global.u64 	%rd133, %rd132;
	mul.wide.u32 	%rd134, %r521, 8;
	add.s64 	%rd135, %rd133, %rd134;
	st.global.v2.u32 	[%rd135], {%r532, %r533};

BB0_113:
	ret;
}


