\hypertarget{group__ALT__I2C__RX__FIFO}{}\section{RX F\+I\+FO Management}
\label{group__ALT__I2C__RX__FIFO}\index{RX FIFO Management@{RX FIFO Management}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__ALT__I2C__RX__FIFO_gadb12fe09bcba46e29befd79e08bd7541}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+U\+M\+\_\+\+E\+N\+T\+R\+I\+ES}}~64
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C__RX__FIFO_gacfc0421dad98b6fbd6abfba07c059d3d}{alt\+\_\+i2c\+\_\+rx\+\_\+fifo\+\_\+is\+\_\+empty}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}})
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C__RX__FIFO_gac1dd68ec990d8bb5ce40157855c4dd7b}{alt\+\_\+i2c\+\_\+rx\+\_\+fifo\+\_\+is\+\_\+full}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}})
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C__RX__FIFO_ga2e0e7b4f85140e81aeaa10007fd63059}{alt\+\_\+i2c\+\_\+rx\+\_\+fifo\+\_\+level\+\_\+get}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}, uint32\+\_\+t $\ast$num\+\_\+entries)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C__RX__FIFO_ga4772432d9bc0c0fcf944d2174bb4452d}{alt\+\_\+i2c\+\_\+rx\+\_\+fifo\+\_\+threshold\+\_\+get}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}, uint8\+\_\+t $\ast$threshold)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C__RX__FIFO_ga1c108da9dc02648f215035d878b92b88}{alt\+\_\+i2c\+\_\+rx\+\_\+fifo\+\_\+threshold\+\_\+set}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}, const uint8\+\_\+t threshold)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
The receive F\+I\+FO has a configurable threshold value that controls the level of entries (or above) that sets the R\+X\+\_\+\+F\+U\+LL status condition and triggers an interrupt. The valid range is 0 -\/ (A\+L\+T\+\_\+\+I2\+C\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+U\+M\+\_\+\+E\+N\+T\+R\+I\+E\+S-\/1), with the additional restriction that I2C controller does not allow this value to be set to a value larger than the depth of the buffer. If an attempt is made to do that, the actual value set will be the maximum depth of the buffer. A value of 0 sets the threshold for 1 entry, and a value of (A\+L\+T\+\_\+\+I2\+C\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+U\+M\+\_\+\+E\+N\+T\+R\+I\+E\+S-\/1) sets the threshold for A\+L\+T\+\_\+\+I2\+C\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+U\+M\+\_\+\+E\+N\+T\+R\+I\+ES entries. 

\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__ALT__I2C__RX__FIFO_gadb12fe09bcba46e29befd79e08bd7541}\label{group__ALT__I2C__RX__FIFO_gadb12fe09bcba46e29befd79e08bd7541}} 
\index{RX FIFO Management@{RX FIFO Management}!ALT\_I2C\_RX\_FIFO\_NUM\_ENTRIES@{ALT\_I2C\_RX\_FIFO\_NUM\_ENTRIES}}
\index{ALT\_I2C\_RX\_FIFO\_NUM\_ENTRIES@{ALT\_I2C\_RX\_FIFO\_NUM\_ENTRIES}!RX FIFO Management@{RX FIFO Management}}
\subsubsection{\texorpdfstring{ALT\_I2C\_RX\_FIFO\_NUM\_ENTRIES}{ALT\_I2C\_RX\_FIFO\_NUM\_ENTRIES}}
{\footnotesize\ttfamily \#define A\+L\+T\+\_\+\+I2\+C\+\_\+\+R\+X\+\_\+\+F\+I\+F\+O\+\_\+\+N\+U\+M\+\_\+\+E\+N\+T\+R\+I\+ES~64}

The number of entries (depth) of the I2C controller receive F\+I\+FO. 

\subsection{Function Documentation}
\mbox{\Hypertarget{group__ALT__I2C__RX__FIFO_gacfc0421dad98b6fbd6abfba07c059d3d}\label{group__ALT__I2C__RX__FIFO_gacfc0421dad98b6fbd6abfba07c059d3d}} 
\index{RX FIFO Management@{RX FIFO Management}!alt\_i2c\_rx\_fifo\_is\_empty@{alt\_i2c\_rx\_fifo\_is\_empty}}
\index{alt\_i2c\_rx\_fifo\_is\_empty@{alt\_i2c\_rx\_fifo\_is\_empty}!RX FIFO Management@{RX FIFO Management}}
\subsubsection{\texorpdfstring{alt\_i2c\_rx\_fifo\_is\_empty()}{alt\_i2c\_rx\_fifo\_is\_empty()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+rx\+\_\+fifo\+\_\+is\+\_\+empty (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev }\end{DoxyParamCaption})}

Returns A\+L\+T\+\_\+\+E\+\_\+\+T\+R\+UE when the receive F\+I\+FO is empty.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__I2C__RX__FIFO_gac1dd68ec990d8bb5ce40157855c4dd7b}\label{group__ALT__I2C__RX__FIFO_gac1dd68ec990d8bb5ce40157855c4dd7b}} 
\index{RX FIFO Management@{RX FIFO Management}!alt\_i2c\_rx\_fifo\_is\_full@{alt\_i2c\_rx\_fifo\_is\_full}}
\index{alt\_i2c\_rx\_fifo\_is\_full@{alt\_i2c\_rx\_fifo\_is\_full}!RX FIFO Management@{RX FIFO Management}}
\subsubsection{\texorpdfstring{alt\_i2c\_rx\_fifo\_is\_full()}{alt\_i2c\_rx\_fifo\_is\_full()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+rx\+\_\+fifo\+\_\+is\+\_\+full (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev }\end{DoxyParamCaption})}

Returns A\+L\+T\+\_\+\+E\+\_\+\+T\+R\+UE when the receive F\+I\+FO is completely full.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__I2C__RX__FIFO_ga2e0e7b4f85140e81aeaa10007fd63059}\label{group__ALT__I2C__RX__FIFO_ga2e0e7b4f85140e81aeaa10007fd63059}} 
\index{RX FIFO Management@{RX FIFO Management}!alt\_i2c\_rx\_fifo\_level\_get@{alt\_i2c\_rx\_fifo\_level\_get}}
\index{alt\_i2c\_rx\_fifo\_level\_get@{alt\_i2c\_rx\_fifo\_level\_get}!RX FIFO Management@{RX FIFO Management}}
\subsubsection{\texorpdfstring{alt\_i2c\_rx\_fifo\_level\_get()}{alt\_i2c\_rx\_fifo\_level\_get()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+rx\+\_\+fifo\+\_\+level\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev,  }\item[{uint32\+\_\+t $\ast$}]{num\+\_\+entries }\end{DoxyParamCaption})}

Returns the number of valid entries in the receive F\+I\+FO.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
{\em num\+\_\+entries} & \mbox{[}out\mbox{]} The number of entries in the receive F\+I\+FO.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__I2C__RX__FIFO_ga4772432d9bc0c0fcf944d2174bb4452d}\label{group__ALT__I2C__RX__FIFO_ga4772432d9bc0c0fcf944d2174bb4452d}} 
\index{RX FIFO Management@{RX FIFO Management}!alt\_i2c\_rx\_fifo\_threshold\_get@{alt\_i2c\_rx\_fifo\_threshold\_get}}
\index{alt\_i2c\_rx\_fifo\_threshold\_get@{alt\_i2c\_rx\_fifo\_threshold\_get}!RX FIFO Management@{RX FIFO Management}}
\subsubsection{\texorpdfstring{alt\_i2c\_rx\_fifo\_threshold\_get()}{alt\_i2c\_rx\_fifo\_threshold\_get()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+rx\+\_\+fifo\+\_\+threshold\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev,  }\item[{uint8\+\_\+t $\ast$}]{threshold }\end{DoxyParamCaption})}

Gets the current receive F\+I\+FO threshold level value.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
{\em threshold} & \mbox{[}out\mbox{]} The current threshold value.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__I2C__RX__FIFO_ga1c108da9dc02648f215035d878b92b88}\label{group__ALT__I2C__RX__FIFO_ga1c108da9dc02648f215035d878b92b88}} 
\index{RX FIFO Management@{RX FIFO Management}!alt\_i2c\_rx\_fifo\_threshold\_set@{alt\_i2c\_rx\_fifo\_threshold\_set}}
\index{alt\_i2c\_rx\_fifo\_threshold\_set@{alt\_i2c\_rx\_fifo\_threshold\_set}!RX FIFO Management@{RX FIFO Management}}
\subsubsection{\texorpdfstring{alt\_i2c\_rx\_fifo\_threshold\_set()}{alt\_i2c\_rx\_fifo\_threshold\_set()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+rx\+\_\+fifo\+\_\+threshold\+\_\+set (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev,  }\item[{const uint8\+\_\+t}]{threshold }\end{DoxyParamCaption})}

Sets the current receive F\+I\+FO threshold level value.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
{\em threshold} & The threshold value.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
