/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [16:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  reg [4:0] celloutsig_0_6z;
  reg [11:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [18:0] celloutsig_1_18z;
  wire [13:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = celloutsig_1_4z ? celloutsig_1_13z[3] : celloutsig_1_13z[0];
  assign celloutsig_1_15z = celloutsig_1_11z ? celloutsig_1_3z[5] : celloutsig_1_4z;
  assign celloutsig_0_4z = in_data[1] ? celloutsig_0_0z[14] : celloutsig_0_3z[4];
  assign celloutsig_0_2z = in_data[66] ? celloutsig_0_1z : in_data[23];
  assign celloutsig_1_10z = celloutsig_1_2z | celloutsig_1_4z;
  assign celloutsig_0_16z = { celloutsig_0_5z[1:0], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z } / { 1'h1, celloutsig_0_0z[8:1] };
  assign celloutsig_1_17z = { in_data[128:126], celloutsig_1_10z } >= celloutsig_1_1z;
  assign celloutsig_1_2z = { celloutsig_1_1z[1], celloutsig_1_1z } > in_data[158:154];
  assign celloutsig_1_5z = { in_data[131:117], celloutsig_1_4z, celloutsig_1_4z } < in_data[118:102];
  assign celloutsig_1_19z = { celloutsig_1_18z[10:8], celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_5z } % { 1'h1, celloutsig_1_13z[2:0], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_8z };
  assign celloutsig_1_1z = in_data[156:153] % { 1'h1, in_data[187:186], celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z } % { 1'h1, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_8z[1], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_5z } % { 1'h1, celloutsig_1_0z, celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_13z = { celloutsig_1_3z[1], celloutsig_1_9z } % { 1'h1, celloutsig_1_6z[6:3] };
  assign celloutsig_0_5z = { celloutsig_0_0z[12:1], celloutsig_0_2z } % { 1'h1, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_9z = celloutsig_0_7z[10:5] % { 1'h1, celloutsig_0_3z };
  assign celloutsig_0_10z = celloutsig_0_9z % { 1'h1, celloutsig_0_9z[4:1], in_data[0] };
  assign celloutsig_1_0z = & in_data[148:140];
  assign celloutsig_0_1z = | in_data[55:48];
  assign celloutsig_1_11z = celloutsig_1_7z & celloutsig_1_4z;
  assign celloutsig_1_7z = ^ { in_data[101:97], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_3z = { celloutsig_0_0z[8:5], celloutsig_0_2z } >>> { celloutsig_0_0z[9:6], celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_17z, celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_7z } ~^ { celloutsig_1_6z[7:6], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z[5:3], celloutsig_1_3z[5], celloutsig_1_3z[1:0], celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_17z, celloutsig_1_0z };
  assign celloutsig_0_17z = celloutsig_0_3z[3:1] ~^ celloutsig_0_11z[3:1];
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z[5:3], celloutsig_1_3z[5], celloutsig_1_3z[1:0], celloutsig_1_3z[5:3], celloutsig_1_3z[5], celloutsig_1_3z[1:0], celloutsig_1_4z, celloutsig_1_2z } ~^ in_data[182:166];
  assign celloutsig_0_11z = { celloutsig_0_9z[4:1], celloutsig_0_2z, celloutsig_0_9z } ^ { celloutsig_0_6z[4:1], celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_1_4z = ~((in_data[112] & in_data[143]) | celloutsig_1_2z);
  assign celloutsig_1_12z = ~((celloutsig_1_7z & celloutsig_1_5z) | celloutsig_1_8z[2]);
  always_latch
    if (clkin_data[32]) celloutsig_0_0z = 17'h00000;
    else if (celloutsig_1_19z[0]) celloutsig_0_0z = in_data[47:31];
  always_latch
    if (!clkin_data[32]) celloutsig_0_6z = 5'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_6z = in_data[36:32];
  always_latch
    if (clkin_data[0]) celloutsig_0_7z = 12'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z };
  assign { celloutsig_1_3z[4:3], celloutsig_1_3z[5], celloutsig_1_3z[1:0] } = ~ { celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_3z[2] = celloutsig_1_3z[5];
  assign { out_data[146:128], out_data[109:96], out_data[40:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
