#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5b5786ea3890 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5b5786e7ece0 .scope module, "tb" "tb" 3 83;
 .timescale -12 -12;
L_0x5b5786e72500 .functor NOT 1, L_0x5b5786ec4820, C4<0>, C4<0>, C4<0>;
L_0x5b5786ec4620 .functor XOR 3, L_0x5b5786ec4330, L_0x5b5786ec4580, C4<000>, C4<000>;
L_0x5b5786ec4730 .functor XOR 3, L_0x5b5786ec4620, L_0x5b5786ec4690, C4<000>, C4<000>;
v0x5b5786ec2420_0 .net *"_ivl_10", 2 0, L_0x5b5786ec4690;  1 drivers
v0x5b5786ec2520_0 .net *"_ivl_12", 2 0, L_0x5b5786ec4730;  1 drivers
v0x5b5786ec2600_0 .net *"_ivl_2", 2 0, L_0x5b5786ec4290;  1 drivers
v0x5b5786ec26c0_0 .net *"_ivl_4", 2 0, L_0x5b5786ec4330;  1 drivers
v0x5b5786ec27a0_0 .net *"_ivl_6", 2 0, L_0x5b5786ec4580;  1 drivers
v0x5b5786ec28d0_0 .net *"_ivl_8", 2 0, L_0x5b5786ec4620;  1 drivers
v0x5b5786ec29b0_0 .net "aircon_dut", 0 0, L_0x5b5786ec3f80;  1 drivers
v0x5b5786ec2a50_0 .net "aircon_ref", 0 0, L_0x5b5786e73480;  1 drivers
v0x5b5786ec2af0_0 .var "clk", 0 0;
v0x5b5786ec2c20_0 .net "fan_dut", 0 0, L_0x5b5786ec41d0;  1 drivers
v0x5b5786ec2cc0_0 .net "fan_on", 0 0, v0x5b5786ec0d30_0;  1 drivers
v0x5b5786ec2d60_0 .net "fan_ref", 0 0, L_0x5b5786e728e0;  1 drivers
v0x5b5786ec2e00_0 .net "heater_dut", 0 0, L_0x5b5786ec3a20;  1 drivers
v0x5b5786ec2ea0_0 .net "heater_ref", 0 0, L_0x5b5786e72cc0;  1 drivers
v0x5b5786ec2f70_0 .net "mode", 0 0, v0x5b5786ec0df0_0;  1 drivers
v0x5b5786ec3010_0 .var/2u "stats1", 287 0;
v0x5b5786ec30b0_0 .var/2u "strobe", 0 0;
v0x5b5786ec3150_0 .net "tb_match", 0 0, L_0x5b5786ec4820;  1 drivers
v0x5b5786ec31f0_0 .net "tb_mismatch", 0 0, L_0x5b5786e72500;  1 drivers
v0x5b5786ec3290_0 .net "too_cold", 0 0, v0x5b5786ec0e90_0;  1 drivers
v0x5b5786ec3330_0 .net "too_hot", 0 0, v0x5b5786ec0f30_0;  1 drivers
v0x5b5786ec33d0_0 .net "wavedrom_enable", 0 0, v0x5b5786ec1020_0;  1 drivers
v0x5b5786ec34a0_0 .net "wavedrom_title", 511 0, v0x5b5786ec10c0_0;  1 drivers
L_0x5b5786ec4290 .concat [ 1 1 1 0], L_0x5b5786e728e0, L_0x5b5786e73480, L_0x5b5786e72cc0;
L_0x5b5786ec4330 .concat [ 1 1 1 0], L_0x5b5786e728e0, L_0x5b5786e73480, L_0x5b5786e72cc0;
L_0x5b5786ec4580 .concat [ 1 1 1 0], L_0x5b5786ec41d0, L_0x5b5786ec3f80, L_0x5b5786ec3a20;
L_0x5b5786ec4690 .concat [ 1 1 1 0], L_0x5b5786e728e0, L_0x5b5786e73480, L_0x5b5786e72cc0;
L_0x5b5786ec4820 .cmp/eeq 3, L_0x5b5786ec4290, L_0x5b5786ec4730;
S_0x5b5786e7ee70 .scope module, "good1" "reference_module" 3 136, 3 4 0, S_0x5b5786e7ece0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "mode";
    .port_info 1 /INPUT 1 "too_cold";
    .port_info 2 /INPUT 1 "too_hot";
    .port_info 3 /INPUT 1 "fan_on";
    .port_info 4 /OUTPUT 1 "heater";
    .port_info 5 /OUTPUT 1 "aircon";
    .port_info 6 /OUTPUT 1 "fan";
L_0x5b5786e728e0 .functor OR 1, L_0x5b5786ec35d0, v0x5b5786ec0d30_0, C4<0>, C4<0>;
L_0x5b5786e72cc0 .functor AND 1, v0x5b5786ec0df0_0, v0x5b5786ec0e90_0, C4<1>, C4<1>;
L_0x5b5786e730a0 .functor NOT 1, v0x5b5786ec0df0_0, C4<0>, C4<0>, C4<0>;
L_0x5b5786e73480 .functor AND 1, L_0x5b5786e730a0, v0x5b5786ec0f30_0, C4<1>, C4<1>;
v0x5b5786e72280_0 .net *"_ivl_0", 0 0, L_0x5b5786ec35d0;  1 drivers
v0x5b5786e72660_0 .net *"_ivl_6", 0 0, L_0x5b5786e730a0;  1 drivers
v0x5b5786e72a40_0 .net "aircon", 0 0, L_0x5b5786e73480;  alias, 1 drivers
v0x5b5786e72e20_0 .net "fan", 0 0, L_0x5b5786e728e0;  alias, 1 drivers
v0x5b5786e73200_0 .net "fan_on", 0 0, v0x5b5786ec0d30_0;  alias, 1 drivers
v0x5b5786e735e0_0 .net "heater", 0 0, L_0x5b5786e72cc0;  alias, 1 drivers
v0x5b5786e739c0_0 .net "mode", 0 0, v0x5b5786ec0df0_0;  alias, 1 drivers
v0x5b5786ec0250_0 .net "too_cold", 0 0, v0x5b5786ec0e90_0;  alias, 1 drivers
v0x5b5786ec0310_0 .net "too_hot", 0 0, v0x5b5786ec0f30_0;  alias, 1 drivers
L_0x5b5786ec35d0 .functor MUXZ 1, v0x5b5786ec0f30_0, v0x5b5786ec0e90_0, v0x5b5786ec0df0_0, C4<>;
S_0x5b5786ec04b0 .scope module, "stim1" "stimulus_gen" 3 129, 3 21 0, S_0x5b5786e7ece0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "too_cold";
    .port_info 2 /OUTPUT 1 "too_hot";
    .port_info 3 /OUTPUT 1 "mode";
    .port_info 4 /OUTPUT 1 "fan_on";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x5b5786ec0c70_0 .net "clk", 0 0, v0x5b5786ec2af0_0;  1 drivers
v0x5b5786ec0d30_0 .var "fan_on", 0 0;
v0x5b5786ec0df0_0 .var "mode", 0 0;
v0x5b5786ec0e90_0 .var "too_cold", 0 0;
v0x5b5786ec0f30_0 .var "too_hot", 0 0;
v0x5b5786ec1020_0 .var "wavedrom_enable", 0 0;
v0x5b5786ec10c0_0 .var "wavedrom_title", 511 0;
E_0x5b5786e7e0c0/0 .event negedge, v0x5b5786ec0c70_0;
E_0x5b5786e7e0c0/1 .event posedge, v0x5b5786ec0c70_0;
E_0x5b5786e7e0c0 .event/or E_0x5b5786e7e0c0/0, E_0x5b5786e7e0c0/1;
E_0x5b5786e66850 .event negedge, v0x5b5786ec0c70_0;
E_0x5b5786ea37c0 .event posedge, v0x5b5786ec0c70_0;
S_0x5b5786ec0770 .scope task, "wavedrom_start" "wavedrom_start" 3 33, 3 33 0, S_0x5b5786ec04b0;
 .timescale -12 -12;
v0x5b5786ec0970_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x5b5786ec0a70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 36, 3 36 0, S_0x5b5786ec04b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x5b5786ec11e0 .scope module, "top_module1" "top_module" 3 145, 4 1 0, S_0x5b5786e7ece0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "mode";
    .port_info 1 /INPUT 1 "too_cold";
    .port_info 2 /INPUT 1 "too_hot";
    .port_info 3 /INPUT 1 "fan_on";
    .port_info 4 /OUTPUT 1 "heater";
    .port_info 5 /OUTPUT 1 "aircon";
    .port_info 6 /OUTPUT 1 "fan";
L_0x5b5786e73860 .functor AND 1, v0x5b5786ec0df0_0, v0x5b5786ec0e90_0, C4<1>, C4<1>;
L_0x5b5786e8c320 .functor AND 1, v0x5b5786ec0d30_0, L_0x5b5786ec38c0, C4<1>, C4<1>;
L_0x5b5786ec3a20 .functor OR 1, L_0x5b5786e73860, L_0x5b5786e8c320, C4<0>, C4<0>;
L_0x5b5786ec3d30 .functor AND 1, L_0x5b5786ec3b80, v0x5b5786ec0f30_0, C4<1>, C4<1>;
L_0x5b5786ec3ec0 .functor AND 1, v0x5b5786ec0d30_0, L_0x5b5786ec3e20, C4<1>, C4<1>;
L_0x5b5786ec3f80 .functor OR 1, L_0x5b5786ec3d30, L_0x5b5786ec3ec0, C4<0>, C4<0>;
L_0x5b5786ec40d0 .functor OR 1, L_0x5b5786ec3a20, L_0x5b5786ec3f80, C4<0>, C4<0>;
L_0x5b5786ec41d0 .functor OR 1, L_0x5b5786ec40d0, v0x5b5786ec0d30_0, C4<0>, C4<0>;
v0x5b5786ec1470_0 .net *"_ivl_1", 0 0, L_0x5b5786e73860;  1 drivers
v0x5b5786ec1530_0 .net *"_ivl_11", 0 0, L_0x5b5786ec3d30;  1 drivers
v0x5b5786ec15f0_0 .net *"_ivl_13", 0 0, L_0x5b5786ec3e20;  1 drivers
v0x5b5786ec1690_0 .net *"_ivl_15", 0 0, L_0x5b5786ec3ec0;  1 drivers
v0x5b5786ec1750_0 .net *"_ivl_19", 0 0, L_0x5b5786ec40d0;  1 drivers
v0x5b5786ec1860_0 .net *"_ivl_3", 0 0, L_0x5b5786ec38c0;  1 drivers
v0x5b5786ec1920_0 .net *"_ivl_5", 0 0, L_0x5b5786e8c320;  1 drivers
v0x5b5786ec19e0_0 .net *"_ivl_9", 0 0, L_0x5b5786ec3b80;  1 drivers
v0x5b5786ec1aa0_0 .net "aircon", 0 0, L_0x5b5786ec3f80;  alias, 1 drivers
v0x5b5786ec1bf0_0 .net "fan", 0 0, L_0x5b5786ec41d0;  alias, 1 drivers
v0x5b5786ec1cb0_0 .net "fan_on", 0 0, v0x5b5786ec0d30_0;  alias, 1 drivers
v0x5b5786ec1d50_0 .net "heater", 0 0, L_0x5b5786ec3a20;  alias, 1 drivers
v0x5b5786ec1e10_0 .net "mode", 0 0, v0x5b5786ec0df0_0;  alias, 1 drivers
v0x5b5786ec1f00_0 .net "too_cold", 0 0, v0x5b5786ec0e90_0;  alias, 1 drivers
v0x5b5786ec1ff0_0 .net "too_hot", 0 0, v0x5b5786ec0f30_0;  alias, 1 drivers
L_0x5b5786ec38c0 .reduce/nor L_0x5b5786ec3f80;
L_0x5b5786ec3b80 .reduce/nor v0x5b5786ec0df0_0;
L_0x5b5786ec3e20 .reduce/nor L_0x5b5786ec3a20;
S_0x5b5786ec2200 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 156, 3 156 0, S_0x5b5786e7ece0;
 .timescale -12 -12;
E_0x5b5786e7d510 .event anyedge, v0x5b5786ec30b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5b5786ec30b0_0;
    %nor/r;
    %assign/vec4 v0x5b5786ec30b0_0, 0;
    %wait E_0x5b5786e7d510;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5b5786ec04b0;
T_3 ;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0f30_0, 0;
    %assign/vec4 v0x5b5786ec0e90_0, 0;
    %wait E_0x5b5786e66850;
    %wait E_0x5b5786ea37c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0f30_0, 0;
    %assign/vec4 v0x5b5786ec0e90_0, 0;
    %wait E_0x5b5786ea37c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0f30_0, 0;
    %assign/vec4 v0x5b5786ec0e90_0, 0;
    %wait E_0x5b5786ea37c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0f30_0, 0;
    %assign/vec4 v0x5b5786ec0e90_0, 0;
    %wait E_0x5b5786ea37c0;
    %pushi/vec4 11, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0f30_0, 0;
    %assign/vec4 v0x5b5786ec0e90_0, 0;
    %wait E_0x5b5786ea37c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0f30_0, 0;
    %assign/vec4 v0x5b5786ec0e90_0, 0;
    %wait E_0x5b5786ea37c0;
    %pushi/vec4 3, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0f30_0, 0;
    %assign/vec4 v0x5b5786ec0e90_0, 0;
    %wait E_0x5b5786ea37c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0f30_0, 0;
    %assign/vec4 v0x5b5786ec0e90_0, 0;
    %wait E_0x5b5786ea37c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0f30_0, 0;
    %assign/vec4 v0x5b5786ec0e90_0, 0;
    %wait E_0x5b5786ea37c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0f30_0, 0;
    %assign/vec4 v0x5b5786ec0e90_0, 0;
    %wait E_0x5b5786ea37c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0f30_0, 0;
    %assign/vec4 v0x5b5786ec0e90_0, 0;
    %wait E_0x5b5786ea37c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0f30_0, 0;
    %assign/vec4 v0x5b5786ec0e90_0, 0;
    %wait E_0x5b5786e66850;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5b5786ec0a70;
    %join;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0f30_0, 0;
    %assign/vec4 v0x5b5786ec0e90_0, 0;
    %wait E_0x5b5786e66850;
    %wait E_0x5b5786ea37c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0f30_0, 0;
    %assign/vec4 v0x5b5786ec0e90_0, 0;
    %wait E_0x5b5786ea37c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0f30_0, 0;
    %assign/vec4 v0x5b5786ec0e90_0, 0;
    %wait E_0x5b5786ea37c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0f30_0, 0;
    %assign/vec4 v0x5b5786ec0e90_0, 0;
    %wait E_0x5b5786ea37c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0f30_0, 0;
    %assign/vec4 v0x5b5786ec0e90_0, 0;
    %wait E_0x5b5786ea37c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0f30_0, 0;
    %assign/vec4 v0x5b5786ec0e90_0, 0;
    %wait E_0x5b5786ea37c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0f30_0, 0;
    %assign/vec4 v0x5b5786ec0e90_0, 0;
    %wait E_0x5b5786ea37c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0f30_0, 0;
    %assign/vec4 v0x5b5786ec0e90_0, 0;
    %wait E_0x5b5786ea37c0;
    %pushi/vec4 8, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0f30_0, 0;
    %assign/vec4 v0x5b5786ec0e90_0, 0;
    %wait E_0x5b5786ea37c0;
    %pushi/vec4 12, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0f30_0, 0;
    %assign/vec4 v0x5b5786ec0e90_0, 0;
    %wait E_0x5b5786ea37c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0f30_0, 0;
    %assign/vec4 v0x5b5786ec0e90_0, 0;
    %wait E_0x5b5786ea37c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0f30_0, 0;
    %assign/vec4 v0x5b5786ec0e90_0, 0;
    %wait E_0x5b5786e66850;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5b5786ec0a70;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5b5786e7e0c0;
    %vpi_func 3 76 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5b5786ec0f30_0, 0;
    %assign/vec4 v0x5b5786ec0e90_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 78 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5b5786e7ece0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b5786ec2af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b5786ec30b0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x5b5786e7ece0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x5b5786ec2af0_0;
    %inv;
    %store/vec4 v0x5b5786ec2af0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5b5786e7ece0;
T_6 ;
    %vpi_call/w 3 121 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 122 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5b5786ec0c70_0, v0x5b5786ec31f0_0, v0x5b5786ec2f70_0, v0x5b5786ec3290_0, v0x5b5786ec3330_0, v0x5b5786ec2cc0_0, v0x5b5786ec2ea0_0, v0x5b5786ec2e00_0, v0x5b5786ec2a50_0, v0x5b5786ec29b0_0, v0x5b5786ec2d60_0, v0x5b5786ec2c20_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5b5786e7ece0;
T_7 ;
    %load/vec4 v0x5b5786ec3010_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5b5786ec3010_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x5b5786ec3010_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "heater", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has no mismatches.", "heater" {0 0 0};
T_7.1 ;
    %load/vec4 v0x5b5786ec3010_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x5b5786ec3010_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5b5786ec3010_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 167 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "aircon", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 168 "$display", "Hint: Output '%s' has no mismatches.", "aircon" {0 0 0};
T_7.3 ;
    %load/vec4 v0x5b5786ec3010_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x5b5786ec3010_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5b5786ec3010_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 169 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "fan", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 170 "$display", "Hint: Output '%s' has no mismatches.", "fan" {0 0 0};
T_7.5 ;
    %load/vec4 v0x5b5786ec3010_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x5b5786ec3010_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 172 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 173 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5b5786ec3010_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x5b5786ec3010_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 174 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x5b5786e7ece0;
T_8 ;
    %wait E_0x5b5786e7e0c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5b5786ec3010_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5b5786ec3010_0, 4, 32;
    %load/vec4 v0x5b5786ec3150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5b5786ec3010_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5b5786ec3010_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5b5786ec3010_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5b5786ec3010_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x5b5786ec2ea0_0;
    %load/vec4 v0x5b5786ec2ea0_0;
    %load/vec4 v0x5b5786ec2e00_0;
    %xor;
    %load/vec4 v0x5b5786ec2ea0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x5b5786ec3010_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 189 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5b5786ec3010_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x5b5786ec3010_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5b5786ec3010_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x5b5786ec2a50_0;
    %load/vec4 v0x5b5786ec2a50_0;
    %load/vec4 v0x5b5786ec29b0_0;
    %xor;
    %load/vec4 v0x5b5786ec2a50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x5b5786ec3010_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 192 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5b5786ec3010_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x5b5786ec3010_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5b5786ec3010_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x5b5786ec2d60_0;
    %load/vec4 v0x5b5786ec2d60_0;
    %load/vec4 v0x5b5786ec2c20_0;
    %xor;
    %load/vec4 v0x5b5786ec2d60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x5b5786ec3010_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 195 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5b5786ec3010_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x5b5786ec3010_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5b5786ec3010_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/thermostat/thermostat_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates5_depth3/thermostat/iter0/response3/top_module.sv";
