{"vcs1":{"timestamp_begin":1730997762.226825406, "rt":2.52, "ut":1.38, "st":0.27}}
{"vcselab":{"timestamp_begin":1730997764.831591888, "rt":1.19, "ut":0.26, "st":0.19}}
{"link":{"timestamp_begin":1730997766.106103324, "rt":0.36, "ut":0.14, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730997761.581686443}
{"VCS_COMP_START_TIME": 1730997761.581686443}
{"VCS_COMP_END_TIME": 1730997767.665755043}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 334460}}
{"stitch_vcselab": {"peak_mem": 231600}}
