<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDGPURegBankCombiner.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;19.1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',false);
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">AMDGPURegBankCombiner.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="AMDGPURegBankCombiner_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//=== lib/CodeGen/GlobalISel/AMDGPURegBankCombiner.cpp ---------------===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This pass does combining of machine instructions at the generic MI level,</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// after register banks are known.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPU_8h.html">AMDGPU.h</a>&quot;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPULegalizerInfo_8h.html">AMDGPULegalizerInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPURegisterBankInfo_8h.html">AMDGPURegisterBankInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="GCNSubtarget_8h.html">GCNSubtarget.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="Combiner_8h.html">llvm/CodeGen/GlobalISel/Combiner.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="CombinerHelper_8h.html">llvm/CodeGen/GlobalISel/CombinerHelper.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="CombinerInfo_8h.html">llvm/CodeGen/GlobalISel/CombinerInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="GIMatchTableExecutorImpl_8h.html">llvm/CodeGen/GlobalISel/GIMatchTableExecutorImpl.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="GISelKnownBits_8h.html">llvm/CodeGen/GlobalISel/GISelKnownBits.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="MIPatternMatch_8h.html">llvm/CodeGen/GlobalISel/MIPatternMatch.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;<a class="code" href="MachineDominators_8h.html">llvm/CodeGen/MachineDominators.h</a>&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="TargetPassConfig_8h.html">llvm/CodeGen/TargetPassConfig.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;llvm/IR/IntrinsicsAMDGPU.h&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &quot;<a class="code" href="llvm_2Target_2TargetMachine_8h.html">llvm/Target/TargetMachine.h</a>&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="AMDGPURegBankCombiner_8cpp.html#a25fd40cf5ef48f6e0de3f41a6e191bab">   31</a></span><span class="preprocessor">#define GET_GICOMBINER_DEPS</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#include &quot;AMDGPUGenPreLegalizeGICombiner.inc&quot;</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#undef GET_GICOMBINER_DEPS</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="AMDGPURegBankCombiner_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   35</a></span><span class="preprocessor">#define DEBUG_TYPE &quot;amdgpu-regbank-combiner&quot;</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="keyword">using namespace </span>MIPatternMatch;</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="keyword">namespace </span>{</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="AMDGPURegBankCombiner_8cpp.html#a6a779fbc776b2b71c3d5e3f85a65b72c">   41</a></span><span class="preprocessor">#define GET_GICOMBINER_TYPES</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#include &quot;AMDGPUGenRegBankGICombiner.inc&quot;</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">#undef GET_GICOMBINER_TYPES</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="keyword">class </span>AMDGPURegBankCombinerImpl : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1Combiner.html">Combiner</a> {</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="keyword">protected</span>:</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>  <span class="keyword">const</span> AMDGPURegBankCombinerImplRuleConfig &amp;RuleConfig;</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;STI;</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI;</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>;</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>  <span class="comment">// TODO: Make CombinerHelper methods const.</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>  <span class="keyword">mutable</span> <a class="code hl_class" href="classllvm_1_1CombinerHelper.html">CombinerHelper</a> Helper;</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>  AMDGPURegBankCombinerImpl(</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>      <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code hl_struct" href="structllvm_1_1CombinerInfo.html">CombinerInfo</a> &amp;CInfo, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a> *TPC,</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>      <a class="code hl_class" href="classllvm_1_1GISelKnownBits.html">GISelKnownBits</a> &amp;KB, <a class="code hl_class" href="classllvm_1_1GISelCSEInfo.html">GISelCSEInfo</a> *CSEInfo,</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>      <span class="keyword">const</span> AMDGPURegBankCombinerImplRuleConfig &amp;RuleConfig,</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;STI, <a class="code hl_class" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT,</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LegalizerInfo.html">LegalizerInfo</a> *LI);</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code hl_function" href="ProvenanceAnalysisEvaluator_8cpp.html#a2ee79648e8bce3ddbb26358ff10e3e82">getName</a>() { <span class="keywordflow">return</span> <span class="stringliteral">&quot;AMDGPURegBankCombinerImpl&quot;</span>; }</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  <span class="keywordtype">bool</span> tryCombineAll(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  <span class="keywordtype">bool</span> isVgprRegBank(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> getAsVgpr(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>  <span class="keyword">struct </span>MinMaxMedOpc {</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>    <span class="keywordtype">unsigned</span> Min, Max, Med;</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>  };</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>  <span class="keyword">struct </span>Med3MatchInfo {</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>    <span class="keywordtype">unsigned</span> Opc;</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Val0, Val1, Val2;</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>  };</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>  MinMaxMedOpc getMinMaxPair(<span class="keywordtype">unsigned</span> Opc) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>  <span class="keyword">template</span> &lt;<span class="keyword">class</span> m_Cst, <span class="keyword">typename</span> CstTy&gt;</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>  <span class="keywordtype">bool</span> matchMed(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, MinMaxMedOpc MMMOpc,</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>                <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;Val, CstTy &amp;K0, CstTy &amp;K1) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>  <span class="keywordtype">bool</span> matchIntMinMaxToMed3(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Med3MatchInfo &amp;MatchInfo) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  <span class="keywordtype">bool</span> matchFPMinMaxToMed3(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Med3MatchInfo &amp;MatchInfo) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  <span class="keywordtype">bool</span> matchFPMinMaxToClamp(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;Reg) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  <span class="keywordtype">bool</span> matchFPMed3ToClamp(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;Reg) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  <span class="keywordtype">void</span> applyMed3(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Med3MatchInfo &amp;MatchInfo) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>  <span class="keywordtype">void</span> applyClamp(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;Reg) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span> </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  <a class="code hl_struct" href="structllvm_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a> getMode() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  <span class="keywordtype">bool</span> getIEEE() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>  <span class="keywordtype">bool</span> getDX10Clamp() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  <span class="keywordtype">bool</span> isFminnumIeee(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  <span class="keywordtype">bool</span> isFCst(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="SIISelLowering_8cpp.html#a32649217d348126c6044d8509c0b3c1b">isClampZeroToOne</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *K0, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *K1) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="AMDGPURegBankCombiner_8cpp.html#a630a25ff858ea9ed799c63260b5a6e17">  100</a></span><span class="preprocessor">#define GET_GICOMBINER_CLASS_MEMBERS</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="AMDGPURegBankCombiner_8cpp.html#a12978c1b87569c406b81c0ff721d418a">  101</a></span><span class="preprocessor">#define AMDGPUSubtarget GCNSubtarget</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">#include &quot;AMDGPUGenRegBankGICombiner.inc&quot;</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#undef GET_GICOMBINER_CLASS_MEMBERS</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">#undef AMDGPUSubtarget</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>};</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="AMDGPURegBankCombiner_8cpp.html#aeee0fe6454a4143724998a5f2334c5fc">  107</a></span><span class="preprocessor">#define GET_GICOMBINER_IMPL</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#define AMDGPUSubtarget GCNSubtarget</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#include &quot;AMDGPUGenRegBankGICombiner.inc&quot;</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">#undef AMDGPUSubtarget</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">#undef GET_GICOMBINER_IMPL</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>AMDGPURegBankCombinerImpl::AMDGPURegBankCombinerImpl(</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code hl_struct" href="structllvm_1_1CombinerInfo.html">CombinerInfo</a> &amp;CInfo, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a> *TPC,</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>    <a class="code hl_class" href="classllvm_1_1GISelKnownBits.html">GISelKnownBits</a> &amp;KB, <a class="code hl_class" href="classllvm_1_1GISelCSEInfo.html">GISelCSEInfo</a> *CSEInfo,</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>    <span class="keyword">const</span> AMDGPURegBankCombinerImplRuleConfig &amp;RuleConfig,</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;STI, <a class="code hl_class" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LegalizerInfo.html">LegalizerInfo</a> *LI)</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>    : <a class="code hl_class" href="classllvm_1_1Combiner.html">Combiner</a>(MF, CInfo, TPC, &amp;KB, CSEInfo), RuleConfig(RuleConfig), STI(STI),</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>      RBI(*STI.getRegBankInfo()), <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>(*STI.getRegisterInfo()),</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>      <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>(*STI.getInstrInfo()),</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>      Helper(Observer, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <span class="comment">/*IsPreLegalize*/</span> <a class="code hl_namespace" href="namespacefalse.html">false</a>, &amp;KB, MDT, LI),</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>#define <a class="code hl_define" href="AMDGPURegBankCombiner_8cpp.html#a135b57240c64b8ffca484b6dc59beb40">GET_GICOMBINER_CONSTRUCTOR_INITS</a></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>#include <span class="stringliteral">&quot;AMDGPUGenRegBankGICombiner.inc&quot;</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>#undef <a class="code hl_define" href="AMDGPURegBankCombiner_8cpp.html#a135b57240c64b8ffca484b6dc59beb40">GET_GICOMBINER_CONSTRUCTOR_INITS</a></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>{</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>}</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="keywordtype">bool</span> AMDGPURegBankCombinerImpl::isVgprRegBank(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>  <span class="keywordflow">return</span> RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a7b7ace4016fc342a5535307a10198daa">getRegBank</a>(Reg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)-&gt;<a class="code hl_function" href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">getID</a>() == AMDGPU::VGPRRegBankID;</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>}</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><a class="code hl_class" href="classllvm_1_1Register.html">Register</a> AMDGPURegBankCombinerImpl::getAsVgpr(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>  <span class="keywordflow">if</span> (isVgprRegBank(Reg))</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span> </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>  <span class="comment">// Search for existing copy of Reg to vgpr.</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1Use.html">Use</a> : <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.use_instructions(Reg)) {</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>    <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_typedef" href="namespacellvm_1_1rdf.html#a10793004faece2bb74d3363b5f6ce96f">Def</a> = <a class="code hl_class" href="classllvm_1_1Use.html">Use</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1Use.html">Use</a>.getOpcode() == AMDGPU::COPY &amp;&amp; isVgprRegBank(Def))</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>      <span class="keywordflow">return</span> <a class="code hl_typedef" href="namespacellvm_1_1rdf.html#a10793004faece2bb74d3363b5f6ce96f">Def</a>;</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>  }</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>  <span class="comment">// Copy Reg to vgpr.</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> VgprReg = <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildCopy(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Reg), Reg).getReg(0);</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>  <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.setRegBank(VgprReg, RBI.<a class="code hl_function" href="classllvm_1_1RegisterBankInfo.html#a7b7ace4016fc342a5535307a10198daa">getRegBank</a>(AMDGPU::VGPRRegBankID));</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>  <span class="keywordflow">return</span> VgprReg;</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>}</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>AMDGPURegBankCombinerImpl::MinMaxMedOpc</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>AMDGPURegBankCombinerImpl::getMinMaxPair(<span class="keywordtype">unsigned</span> Opc)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>  <span class="keywordflow">switch</span> (Opc) {</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unsupported opcode&quot;</span>);</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>  <span class="keywordflow">case</span> AMDGPU::G_SMAX:</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>  <span class="keywordflow">case</span> AMDGPU::G_SMIN:</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>    <span class="keywordflow">return</span> {AMDGPU::G_SMIN, AMDGPU::G_SMAX, AMDGPU::G_AMDGPU_SMED3};</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>  <span class="keywordflow">case</span> AMDGPU::G_UMAX:</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>  <span class="keywordflow">case</span> AMDGPU::G_UMIN:</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>    <span class="keywordflow">return</span> {AMDGPU::G_UMIN, AMDGPU::G_UMAX, AMDGPU::G_AMDGPU_UMED3};</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>  <span class="keywordflow">case</span> AMDGPU::G_FMAXNUM:</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  <span class="keywordflow">case</span> AMDGPU::G_FMINNUM:</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>    <span class="keywordflow">return</span> {AMDGPU::G_FMINNUM, AMDGPU::G_FMAXNUM, AMDGPU::G_AMDGPU_FMED3};</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>  <span class="keywordflow">case</span> AMDGPU::G_FMAXNUM_IEEE:</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>  <span class="keywordflow">case</span> AMDGPU::G_FMINNUM_IEEE:</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>    <span class="keywordflow">return</span> {AMDGPU::G_FMINNUM_IEEE, AMDGPU::G_FMAXNUM_IEEE,</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>            AMDGPU::G_AMDGPU_FMED3};</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>  }</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>}</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span> </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="keyword">template</span> &lt;<span class="keyword">class</span> m_Cst, <span class="keyword">typename</span> CstTy&gt;</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="keywordtype">bool</span> AMDGPURegBankCombinerImpl::matchMed(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>                                         <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>                                         MinMaxMedOpc MMMOpc, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;Val,</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>                                         CstTy &amp;K0, CstTy &amp;K1)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  <span class="comment">// 4 operand commutes of: min(max(Val, K0), K1).</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>  <span class="comment">// Find K1 from outer instr: min(max(...), K1) or min(K1, max(...)).</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <span class="comment">// Find K0 and Val from inner instr: max(K0, Val) or max(Val, K0).</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  <span class="comment">// 4 operand commutes of: max(min(Val, K1), K0).</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  <span class="comment">// Find K0 from outer instr: max(min(...), K0) or max(K0, min(...)).</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  <span class="comment">// Find K1 and Val from inner instr: min(K1, Val) or min(Val, K1).</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">mi_match</a>(</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>      <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#abb0025cff9b34811f8ce06ff14d4702c">m_any_of</a>(</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>          <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a863ed2548b403fff5c833e98ccbb53aa">m_CommutativeBinOp</a>(</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>              MMMOpc.Min, <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a863ed2548b403fff5c833e98ccbb53aa">m_CommutativeBinOp</a>(MMMOpc.Max, <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">m_Reg</a>(Val), m_Cst(K0)),</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>              m_Cst(K1)),</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>          <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a863ed2548b403fff5c833e98ccbb53aa">m_CommutativeBinOp</a>(</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>              MMMOpc.Max, <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a863ed2548b403fff5c833e98ccbb53aa">m_CommutativeBinOp</a>(MMMOpc.Min, <a class="code hl_function" href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">m_Reg</a>(Val), m_Cst(K1)),</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>              m_Cst(K0))));</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>}</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span> </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="keywordtype">bool</span> AMDGPURegBankCombinerImpl::matchIntMinMaxToMed3(</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Med3MatchInfo &amp;MatchInfo)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>  <span class="keywordflow">if</span> (!isVgprRegBank(Dst))</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span> </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>  <span class="comment">// med3 for i16 is only available on gfx9+, and not available for v2i16.</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Dst);</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>  <span class="keywordflow">if</span> ((Ty != <a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(16) || !STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a977f7068e1dd00bcd2deab2075c5eac0">hasMed3_16</a>()) &amp;&amp; Ty != <a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32))</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span> </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>  MinMaxMedOpc OpcodeTriple = getMinMaxPair(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Val;</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  std::optional&lt;ValueAndVReg&gt; K0, K1;</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>  <span class="comment">// Match min(max(Val, K0), K1) or max(min(Val, K1), K0). Then see if K0 &lt;= K1.</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>  <span class="keywordflow">if</span> (!matchMed&lt;GCstAndRegMatch&gt;(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, OpcodeTriple, Val, K0, K1))</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>  <span class="keywordflow">if</span> (OpcodeTriple.Med == AMDGPU::G_AMDGPU_SMED3 &amp;&amp; K0-&gt;Value.sgt(K1-&gt;Value))</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>  <span class="keywordflow">if</span> (OpcodeTriple.Med == AMDGPU::G_AMDGPU_UMED3 &amp;&amp; K0-&gt;Value.ugt(K1-&gt;Value))</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>  MatchInfo = {OpcodeTriple.Med, Val, K0-&gt;VReg, K1-&gt;VReg};</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>}</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment">// fmed3(NaN, K0, K1) = min(min(NaN, K0), K1)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">// ieee = true  : min/max(SNaN, K) = QNaN, min/max(QNaN, K) = K</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment">// ieee = false : min/max(NaN, K) = K</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment">// clamp(NaN) = dx10_clamp ? 0.0 : NaN</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">// Consider values of min(max(Val, K0), K1) and max(min(Val, K1), K0) as input.</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">// Other operand commutes (see matchMed) give same result since min and max are</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">// commutative.</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment">// Try to replace fp min(max(Val, K0), K1) or max(min(Val, K1), K0), KO&lt;=K1</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment">// with fmed3(Val, K0, K1) or clamp(Val). Clamp requires K0 = 0.0 and K1 = 1.0.</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment">// Val = SNaN only for ieee = true</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment">// fmed3(SNaN, K0, K1) = min(min(SNaN, K0), K1) = min(QNaN, K1) = K1</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">// min(max(SNaN, K0), K1) = min(QNaN, K1) = K1</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment">// max(min(SNaN, K1), K0) = max(K1, K0) = K1</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">// Val = NaN,ieee = false or Val = QNaN,ieee = true</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment">// fmed3(NaN, K0, K1) = min(min(NaN, K0), K1) = min(K0, K1) = K0</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment">// min(max(NaN, K0), K1) = min(K0, K1) = K0 (can clamp when dx10_clamp = true)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment">// max(min(NaN, K1), K0) = max(K1, K0) = K1 != K0</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="keywordtype">bool</span> AMDGPURegBankCombinerImpl::matchFPMinMaxToMed3(</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Med3MatchInfo &amp;MatchInfo)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Dst = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>  <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Dst);</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span> </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>  <span class="comment">// med3 for f16 is only available on gfx9+, and not available for v2f16.</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>  <span class="keywordflow">if</span> ((Ty != <a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(16) || !STI.<a class="code hl_function" href="classllvm_1_1GCNSubtarget.html#a977f7068e1dd00bcd2deab2075c5eac0">hasMed3_16</a>()) &amp;&amp; Ty != <a class="code hl_function" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32))</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span> </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>  <span class="keyword">auto</span> OpcodeTriple = getMinMaxPair(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span> </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Val;</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>  std::optional&lt;FPValueAndVReg&gt; K0, K1;</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>  <span class="comment">// Match min(max(Val, K0), K1) or max(min(Val, K1), K0). Then see if K0 &lt;= K1.</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>  <span class="keywordflow">if</span> (!matchMed&lt;GFCstAndRegMatch&gt;(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, OpcodeTriple, Val, K0, K1))</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span> </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>  <span class="keywordflow">if</span> (K0-&gt;Value &gt; K1-&gt;Value)</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  <span class="comment">// For IEEE=false perform combine only when it&#39;s safe to assume that there are</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  <span class="comment">// no NaN inputs. Most often MI is marked with nnan fast math flag.</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  <span class="comment">// For IEEE=true consider NaN inputs. fmed3(NaN, K0, K1) is equivalent to</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  <span class="comment">// min(min(NaN, K0), K1). Safe to fold for min(max(Val, K0), K1) since inner</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  <span class="comment">// nodes(max/min) have same behavior when one input is NaN and other isn&#39;t.</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>  <span class="comment">// Don&#39;t consider max(min(SNaN, K1), K0) since there is no isKnownNeverQNaN,</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>  <span class="comment">// also post-legalizer inputs to min/max are fcanonicalized (never SNaN).</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>  <span class="keywordflow">if</span> ((getIEEE() &amp;&amp; isFminnumIeee(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)) || <a class="code hl_function" href="namespacellvm.html#adb004c066abda7e0738004a08bc1827f">isKnownNeverNaN</a>(Dst, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) {</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>    <span class="comment">// Don&#39;t fold single use constant that can&#39;t be inlined.</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>    <span class="keywordflow">if</span> ((!<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.hasOneNonDBGUse(K0-&gt;VReg) || <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.isInlineConstant(K0-&gt;Value)) &amp;&amp;</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>        (!<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.hasOneNonDBGUse(K1-&gt;VReg) || <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>.isInlineConstant(K1-&gt;Value))) {</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>      MatchInfo = {OpcodeTriple.Med, Val, K0-&gt;VReg, K1-&gt;VReg};</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>    }</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  }</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span> </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>}</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span> </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="keywordtype">bool</span> AMDGPURegBankCombinerImpl::matchFPMinMaxToClamp(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>                                                     <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;Reg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>  <span class="comment">// Clamp is available on all types after regbankselect (f16, f32, f64, v2f16).</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>  <span class="keyword">auto</span> OpcodeTriple = getMinMaxPair(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Val;</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>  std::optional&lt;FPValueAndVReg&gt; K0, K1;</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>  <span class="comment">// Match min(max(Val, K0), K1) or max(min(Val, K1), K0).</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>  <span class="keywordflow">if</span> (!matchMed&lt;GFCstOrSplatGFCstMatch&gt;(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, OpcodeTriple, Val, K0, K1))</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span> </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  <span class="keywordflow">if</span> (!K0-&gt;Value.isExactlyValue(0.0) || !K1-&gt;Value.isExactlyValue(1.0))</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>  <span class="comment">// For IEEE=false perform combine only when it&#39;s safe to assume that there are</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>  <span class="comment">// no NaN inputs. Most often MI is marked with nnan fast math flag.</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>  <span class="comment">// For IEEE=true consider NaN inputs. Only min(max(QNaN, 0.0), 1.0) evaluates</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  <span class="comment">// to 0.0 requires dx10_clamp = true.</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>  <span class="keywordflow">if</span> ((getIEEE() &amp;&amp; getDX10Clamp() &amp;&amp; isFminnumIeee(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) &amp;&amp;</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>       <a class="code hl_function" href="namespacellvm.html#acbbab4f4f342da97b2f73b4b1fedc983">isKnownNeverSNaN</a>(Val, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) ||</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>      <a class="code hl_function" href="namespacellvm.html#adb004c066abda7e0738004a08bc1827f">isKnownNeverNaN</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) {</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>    Reg = Val;</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>  }</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>}</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span> </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">// Replacing fmed3(NaN, 0.0, 1.0) with clamp. Requires dx10_clamp = true.</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">// Val = SNaN only for ieee = true. It is important which operand is NaN.</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">// min(min(SNaN, 0.0), 1.0) = min(QNaN, 1.0) = 1.0</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment">// min(min(SNaN, 1.0), 0.0) = min(QNaN, 0.0) = 0.0</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">// min(min(0.0, 1.0), SNaN) = min(0.0, SNaN) = QNaN</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">// Val = NaN,ieee = false or Val = QNaN,ieee = true</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">// min(min(NaN, 0.0), 1.0) = min(0.0, 1.0) = 0.0</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">// min(min(NaN, 1.0), 0.0) = min(1.0, 0.0) = 0.0</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment">// min(min(0.0, 1.0), NaN) = min(0.0, NaN) = 0.0</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="keywordtype">bool</span> AMDGPURegBankCombinerImpl::matchFPMed3ToClamp(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>                                                   <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;Reg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>  <span class="comment">// In llvm-ir, clamp is often represented as an intrinsic call to</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>  <span class="comment">// @llvm.amdgcn.fmed3.f32(%Val, 0.0, 1.0). Check for other operand orders.</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Src0 = <a class="code hl_function" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">getDefIgnoringCopies</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Src1 = <a class="code hl_function" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">getDefIgnoringCopies</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(2).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Src2 = <a class="code hl_function" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">getDefIgnoringCopies</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(3).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>  <span class="keywordflow">if</span> (isFCst(Src0) &amp;&amp; !isFCst(Src1))</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>    <a class="code hl_function" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Src0, Src1);</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>  <span class="keywordflow">if</span> (isFCst(Src1) &amp;&amp; !isFCst(Src2))</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>    <a class="code hl_function" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Src1, Src2);</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>  <span class="keywordflow">if</span> (isFCst(Src0) &amp;&amp; !isFCst(Src1))</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>    <a class="code hl_function" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Src0, Src1);</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="SIISelLowering_8cpp.html#a32649217d348126c6044d8509c0b3c1b">isClampZeroToOne</a>(Src1, Src2))</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span> </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Val = Src0-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(0).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span> </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  <span class="keyword">auto</span> isOp3Zero = [&amp;]() {</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Op3 = <a class="code hl_function" href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">getDefIgnoringCopies</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(4).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>    <span class="keywordflow">if</span> (Op3-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_FCONSTANT)</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>      <span class="keywordflow">return</span> Op3-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#aee59c647052fc9557561e596681da3c0">getFPImm</a>()-&gt;<a class="code hl_function" href="classllvm_1_1ConstantFP.html#abc0558cd7175718747da9d910ef1c19a">isExactlyValue</a>(0.0);</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>  };</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>  <span class="comment">// For IEEE=false perform combine only when it&#39;s safe to assume that there are</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>  <span class="comment">// no NaN inputs. Most often MI is marked with nnan fast math flag.</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>  <span class="comment">// For IEEE=true consider NaN inputs. Requires dx10_clamp = true. Safe to fold</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>  <span class="comment">// when Val could be QNaN. If Val can also be SNaN third input should be 0.0.</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm.html#adb004c066abda7e0738004a08bc1827f">isKnownNeverNaN</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg(), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) ||</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>      (getIEEE() &amp;&amp; getDX10Clamp() &amp;&amp;</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>       (<a class="code hl_function" href="namespacellvm.html#acbbab4f4f342da97b2f73b4b1fedc983">isKnownNeverSNaN</a>(Val, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) || isOp3Zero()))) {</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>    Reg = Val;</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>  }</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span> </div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>}</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span> </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="keywordtype">void</span> AMDGPURegBankCombinerImpl::applyClamp(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>                                           <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> &amp;Reg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(AMDGPU::G_AMDGPU_CLAMP, {<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0)}, {Reg},</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>               <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getFlags());</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>}</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span> </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="keywordtype">void</span> AMDGPURegBankCombinerImpl::applyMed3(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>                                          Med3MatchInfo &amp;MatchInfo)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>  <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.buildInstr(MatchInfo.Opc, {MI.getOperand(0)},</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>               {getAsVgpr(MatchInfo.Val0), getAsVgpr(MatchInfo.Val1),</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>                getAsVgpr(MatchInfo.Val2)},</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>               <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getFlags());</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.eraseFromParent();</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>}</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span> </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><a class="code hl_struct" href="structllvm_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a> AMDGPURegBankCombinerImpl::getMode()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>  <span class="keywordflow">return</span> MF.getInfo&lt;<a class="code hl_class" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;()-&gt;getMode();</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>}</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span> </div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="keywordtype">bool</span> AMDGPURegBankCombinerImpl::getIEEE()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> getMode().IEEE; }</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span> </div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="keywordtype">bool</span> AMDGPURegBankCombinerImpl::getDX10Clamp()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>  <span class="keywordflow">return</span> getMode().DX10Clamp;</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>}</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span> </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="keywordtype">bool</span> AMDGPURegBankCombinerImpl::isFminnumIeee(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::G_FMINNUM_IEEE;</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>}</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span> </div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="keywordtype">bool</span> AMDGPURegBankCombinerImpl::isFCst(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode() == AMDGPU::G_FCONSTANT;</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>}</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span> </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="keywordtype">bool</span> AMDGPURegBankCombinerImpl::isClampZeroToOne(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *K0,</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>                                                 <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *K1)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>  <span class="keywordflow">if</span> (isFCst(K0) &amp;&amp; isFCst(K1)) {</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ConstantFP.html">ConstantFP</a> *KO_FPImm = K0-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#aee59c647052fc9557561e596681da3c0">getFPImm</a>();</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ConstantFP.html">ConstantFP</a> *K1_FPImm = K1-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">getOperand</a>(1).<a class="code hl_function" href="classllvm_1_1MachineOperand.html#aee59c647052fc9557561e596681da3c0">getFPImm</a>();</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>    <span class="keywordflow">return</span> (KO_FPImm-&gt;<a class="code hl_function" href="classllvm_1_1ConstantFP.html#abc0558cd7175718747da9d910ef1c19a">isExactlyValue</a>(0.0) &amp;&amp; K1_FPImm-&gt;<a class="code hl_function" href="classllvm_1_1ConstantFP.html#abc0558cd7175718747da9d910ef1c19a">isExactlyValue</a>(1.0)) ||</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>           (KO_FPImm-&gt;<a class="code hl_function" href="classllvm_1_1ConstantFP.html#abc0558cd7175718747da9d910ef1c19a">isExactlyValue</a>(1.0) &amp;&amp; K1_FPImm-&gt;<a class="code hl_function" href="classllvm_1_1ConstantFP.html#abc0558cd7175718747da9d910ef1c19a">isExactlyValue</a>(0.0));</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>  }</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>}</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span> </div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment">// Pass boilerplate</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment">// ================</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span> </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="keyword">class </span>AMDGPURegBankCombiner : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a> {</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>  <span class="keyword">static</span> <span class="keywordtype">char</span> ID;</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span> </div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>  AMDGPURegBankCombiner(<span class="keywordtype">bool</span> IsOptNone = <span class="keyword">false</span>);</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span> </div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>  <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> getPassName()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="stringliteral">&quot;AMDGPURegBankCombiner&quot;</span>; }</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span> </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>  <span class="keywordtype">bool</span> runOnMachineFunction(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">override</span>;</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span> </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>  <span class="keywordtype">void</span> getAnalysisUsage(<a class="code hl_class" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span> </div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>  <span class="keywordtype">bool</span> IsOptNone;</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>  AMDGPURegBankCombinerImplRuleConfig RuleConfig;</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>};</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>} <span class="comment">// end anonymous namespace</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span> </div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="keywordtype">void</span> AMDGPURegBankCombiner::getAnalysisUsage(<a class="code hl_class" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>  AU.<a class="code hl_function" href="classllvm_1_1AnalysisUsage.html#ae0adcccca08fb686c9ce00f9397b660c">addRequired</a>&lt;<a class="code hl_class" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a>&gt;();</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>  AU.<a class="code hl_function" href="classllvm_1_1AnalysisUsage.html#af11a6ebf7ab3c388234cb6d5378439a3">setPreservesCFG</a>();</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>  <a class="code hl_function" href="namespacellvm.html#aa353f9585311abf1b6f698049f5a29b7">getSelectionDAGFallbackAnalysisUsage</a>(AU);</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>  AU.<a class="code hl_function" href="classllvm_1_1AnalysisUsage.html#ae0adcccca08fb686c9ce00f9397b660c">addRequired</a>&lt;<a class="code hl_class" href="classllvm_1_1GISelKnownBitsAnalysis.html">GISelKnownBitsAnalysis</a>&gt;();</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>  AU.<a class="code hl_function" href="classllvm_1_1AnalysisUsage.html#ae9356b720f6fbab112d809738dcc4f2a">addPreserved</a>&lt;<a class="code hl_class" href="classllvm_1_1GISelKnownBitsAnalysis.html">GISelKnownBitsAnalysis</a>&gt;();</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>  <span class="keywordflow">if</span> (!IsOptNone) {</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>    AU.<a class="code hl_function" href="classllvm_1_1AnalysisUsage.html#ae0adcccca08fb686c9ce00f9397b660c">addRequired</a>&lt;<a class="code hl_class" href="classllvm_1_1MachineDominatorTreeWrapperPass.html">MachineDominatorTreeWrapperPass</a>&gt;();</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>    AU.<a class="code hl_function" href="classllvm_1_1AnalysisUsage.html#ae9356b720f6fbab112d809738dcc4f2a">addPreserved</a>&lt;<a class="code hl_class" href="classllvm_1_1MachineDominatorTreeWrapperPass.html">MachineDominatorTreeWrapperPass</a>&gt;();</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>  }</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>  <a class="code hl_function" href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">MachineFunctionPass::getAnalysisUsage</a>(AU);</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>}</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span> </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>AMDGPURegBankCombiner::AMDGPURegBankCombiner(<span class="keywordtype">bool</span> IsOptNone)</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>    : <a class="code hl_class" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a>(ID), IsOptNone(IsOptNone) {</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>  <a class="code hl_function" href="namespacellvm.html#a59ed4fc8ab2b07fb8f139e7d07f52937">initializeAMDGPURegBankCombinerPass</a>(*<a class="code hl_function" href="classllvm_1_1PassRegistry.html#a05a729900b76c89e808c6c3094921b2f">PassRegistry::getPassRegistry</a>());</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span> </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>  <span class="keywordflow">if</span> (!RuleConfig.parseCommandLineOption())</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>    <a class="code hl_function" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;Invalid rule identifier&quot;</span>);</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>}</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span> </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="keywordtype">bool</span> AMDGPURegBankCombiner::runOnMachineFunction(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>  <span class="keywordflow">if</span> (MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ac1f888bba00f32cb4f9a0010c958f397">getProperties</a>().<a class="code hl_function" href="classllvm_1_1MachineFunctionProperties.html#aacef05f16d3e71703f08bb4677e1d7a2">hasProperty</a>(</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>          MachineFunctionProperties::Property::FailedISel))</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>  <span class="keyword">auto</span> *TPC = &amp;getAnalysis&lt;TargetPassConfig&gt;();</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">getFunction</a>();</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>  <span class="keywordtype">bool</span> EnableOpt =</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>      MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a9e51edf88ef3878857794a6bf7e44287">getTarget</a>().<a class="code hl_function" href="classllvm_1_1TargetMachine.html#af7bd56700d4968a91437425fab61530f">getOptLevel</a>() != CodeGenOptLevel::None &amp;&amp; !skipFunction(<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>);</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span> </div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code hl_enumvalue" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>  <a class="code hl_class" href="classllvm_1_1GISelKnownBits.html">GISelKnownBits</a> *KB = &amp;getAnalysis&lt;GISelKnownBitsAnalysis&gt;().get(MF);</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span> </div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>  <span class="keyword">const</span> <span class="keyword">auto</span> *LI = <a class="code hl_enumvalue" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getLegalizerInfo();</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>  <a class="code hl_class" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT =</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>      IsOptNone ? nullptr</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>                : &amp;getAnalysis&lt;MachineDominatorTreeWrapperPass&gt;().getDomTree();</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span> </div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>  <a class="code hl_struct" href="structllvm_1_1CombinerInfo.html">CombinerInfo</a> CInfo(<span class="comment">/*AllowIllegalOps*/</span> <span class="keyword">false</span>, <span class="comment">/*ShouldLegalizeIllegal*/</span> <span class="keyword">true</span>,</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>                     LI, EnableOpt, <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.hasOptSize(), <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.hasMinSize());</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>  AMDGPURegBankCombinerImpl Impl(MF, CInfo, TPC, *KB, <span class="comment">/*CSEInfo*/</span> <span class="keyword">nullptr</span>,</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>                                 RuleConfig, ST, MDT, LI);</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>  <span class="keywordflow">return</span> Impl.combineMachineInstrs();</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>}</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span> </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="keywordtype">char</span> AMDGPURegBankCombiner::ID = 0;</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="AMDGPURegBankCombiner_8cpp.html#ac535dbd1d443cceb202ec360af8d503f">  463</a></span><a class="code hl_define" href="PassSupport_8h.html#aaa970fc931c1c63037a8182e028d04b1">INITIALIZE_PASS_BEGIN</a>(AMDGPURegBankCombiner, <a class="code hl_define" href="AMDGPURegBankCombiner_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>,</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>                      <span class="stringliteral">&quot;Combine AMDGPU machine instrs after regbankselect&quot;</span>,</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>                      <span class="keyword">false</span>, <span class="keyword">false</span>)</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><a class="code hl_define" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code hl_class" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a>)</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><a class="code hl_define" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code hl_class" href="classllvm_1_1GISelKnownBitsAnalysis.html">GISelKnownBitsAnalysis</a>)</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="AMDGPURegBankCombiner_8cpp.html#a030569d5a541b6110f2ae1b6a3413a58">  468</a></span><a class="code hl_define" href="PassSupport_8h.html#a74ce8276b89067e806f67c45a6d92575">INITIALIZE_PASS_END</a>(AMDGPURegBankCombiner, <a class="code hl_define" href="AMDGPURegBankCombiner_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>,</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="AMDGPURegBankCombiner_8cpp.html#a7e60f36783a24eb2b57a0834f35536b2">  469</a></span>                    &quot;<a class="code hl_variable" href="HexagonVectorCombine_8cpp.html#ab582deb65d0ec7f41efa6d8579daf0e1">Combine</a> AMDGPU machine <a class="code hl_function" href="namespacellvm.html#acd2fa20a564d31aed52db5cb081bc4d9">instrs</a> after <a class="code hl_variable" href="AMDGPURegBankCombiner_8cpp.html#a0701fed196a99257161e8b1831c00924">regbankselect</a>&quot;, <a class="code hl_namespace" href="namespacefalse.html">false</a>,</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>                    <a class="code hl_namespace" href="namespacefalse.html">false</a>)</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span> </div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>namespace <a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="foldopen" id="foldopen00473" data-start="{" data-end="}">
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="namespacellvm.html#ab13a58eb47ea96193d204195ef8b2226">  473</a></span><a class="code hl_class" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *<a class="code hl_function" href="namespacellvm.html#ab13a58eb47ea96193d204195ef8b2226">createAMDGPURegBankCombiner</a>(<span class="keywordtype">bool</span> IsOptNone) {</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>  <span class="keywordflow">return</span> <span class="keyword">new</span> AMDGPURegBankCombiner(IsOptNone);</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>}</div>
</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>} <span class="comment">// end namespace llvm</span></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAMDGPULegalizerInfo_8h_html"><div class="ttname"><a href="AMDGPULegalizerInfo_8h.html">AMDGPULegalizerInfo.h</a></div><div class="ttdoc">This file declares the targeting of the Machinelegalizer class for AMDGPU.</div></div>
<div class="ttc" id="aAMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div><div class="ttdoc">Provides AMDGPU specific target descriptions.</div></div>
<div class="ttc" id="aAMDGPURegBankCombiner_8cpp_html_a0701fed196a99257161e8b1831c00924"><div class="ttname"><a href="AMDGPURegBankCombiner_8cpp.html#a0701fed196a99257161e8b1831c00924">regbankselect</a></div><div class="ttdeci">Combine AMDGPU machine instrs after regbankselect</div><div class="ttdef"><b>Definition</b> <a href="#l00469">AMDGPURegBankCombiner.cpp:469</a></div></div>
<div class="ttc" id="aAMDGPURegBankCombiner_8cpp_html_a135b57240c64b8ffca484b6dc59beb40"><div class="ttname"><a href="AMDGPURegBankCombiner_8cpp.html#a135b57240c64b8ffca484b6dc59beb40">GET_GICOMBINER_CONSTRUCTOR_INITS</a></div><div class="ttdeci">#define GET_GICOMBINER_CONSTRUCTOR_INITS</div></div>
<div class="ttc" id="aAMDGPURegBankCombiner_8cpp_html_ad78e062f62e0d6e453941fb4ca843e4d"><div class="ttname"><a href="AMDGPURegBankCombiner_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a></div><div class="ttdeci">#define DEBUG_TYPE</div><div class="ttdef"><b>Definition</b> <a href="#l00035">AMDGPURegBankCombiner.cpp:35</a></div></div>
<div class="ttc" id="aAMDGPURegisterBankInfo_8h_html"><div class="ttname"><a href="AMDGPURegisterBankInfo_8h.html">AMDGPURegisterBankInfo.h</a></div><div class="ttdoc">This file declares the targeting of the RegisterBankInfo class for AMDGPU.</div></div>
<div class="ttc" id="aAMDGPU_8h_html"><div class="ttname"><a href="AMDGPU_8h.html">AMDGPU.h</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a11d755651840a5529d15260aacde92f3"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="aCombinerHelper_8h_html"><div class="ttname"><a href="CombinerHelper_8h.html">CombinerHelper.h</a></div><div class="ttdoc">This contains common combine transformations that may be used in a combine pass,or by the target else...</div></div>
<div class="ttc" id="aCombinerInfo_8h_html"><div class="ttname"><a href="CombinerInfo_8h.html">CombinerInfo.h</a></div><div class="ttdoc">Option class for Targets to specify which operations are combined how and when.</div></div>
<div class="ttc" id="aCombiner_8h_html"><div class="ttname"><a href="Combiner_8h.html">Combiner.h</a></div><div class="ttdoc">This contains the base class for all Combiners generated by TableGen.</div></div>
<div class="ttc" id="aGCNSubtarget_8h_html"><div class="ttname"><a href="GCNSubtarget_8h.html">GCNSubtarget.h</a></div><div class="ttdoc">AMD GCN specific subclass of TargetSubtarget.</div></div>
<div class="ttc" id="aGIMatchTableExecutorImpl_8h_html"><div class="ttname"><a href="GIMatchTableExecutorImpl_8h.html">GIMatchTableExecutorImpl.h</a></div></div>
<div class="ttc" id="aGISelKnownBits_8h_html"><div class="ttname"><a href="GISelKnownBits_8h.html">GISelKnownBits.h</a></div><div class="ttdoc">Provides analysis for querying information about KnownBits during GISel passes.</div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00125">HexagonCopyToCombine.cpp:125</a></div></div>
<div class="ttc" id="aHexagonVectorCombine_8cpp_html_ab582deb65d0ec7f41efa6d8579daf0e1"><div class="ttname"><a href="HexagonVectorCombine_8cpp.html#ab582deb65d0ec7f41efa6d8579daf0e1">Combine</a></div><div class="ttdeci">Hexagon Vector Combine</div><div class="ttdef"><b>Definition</b> <a href="HexagonVectorCombine_8cpp_source.html#l02987">HexagonVectorCombine.cpp:2987</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition</b> <a href="IRTranslator_8cpp_source.html#l00113">IRTranslator.cpp:113</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_a96d73bbd7af15cb1fc38c3f4a3bd82e9"><div class="ttname"><a href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></div><div class="ttdeci">#define F(x, y, z)</div><div class="ttdef"><b>Definition</b> <a href="MD5_8cpp_source.html#l00055">MD5.cpp:55</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMIPatternMatch_8h_html"><div class="ttname"><a href="MIPatternMatch_8h.html">MIPatternMatch.h</a></div><div class="ttdoc">Contains matchers for matching SSA Machine Instructions.</div></div>
<div class="ttc" id="aMachineDominators_8h_html"><div class="ttname"><a href="MachineDominators_8h.html">MachineDominators.h</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition</b> <a href="MachineSink_8cpp_source.html#l01928">MachineSink.cpp:1928</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition</b> <a href="MachineSink_8cpp_source.html#l01927">MachineSink.cpp:1927</a></div></div>
<div class="ttc" id="aPassSupport_8h_html_a14724f1ccf528e73bb29bc9230737967"><div class="ttname"><a href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a></div><div class="ttdeci">#define INITIALIZE_PASS_DEPENDENCY(depName)</div><div class="ttdef"><b>Definition</b> <a href="PassSupport_8h_source.html#l00055">PassSupport.h:55</a></div></div>
<div class="ttc" id="aPassSupport_8h_html_a74ce8276b89067e806f67c45a6d92575"><div class="ttname"><a href="PassSupport_8h.html#a74ce8276b89067e806f67c45a6d92575">INITIALIZE_PASS_END</a></div><div class="ttdeci">#define INITIALIZE_PASS_END(passName, arg, name, cfg, analysis)</div><div class="ttdef"><b>Definition</b> <a href="PassSupport_8h_source.html#l00059">PassSupport.h:59</a></div></div>
<div class="ttc" id="aPassSupport_8h_html_aaa970fc931c1c63037a8182e028d04b1"><div class="ttname"><a href="PassSupport_8h.html#aaa970fc931c1c63037a8182e028d04b1">INITIALIZE_PASS_BEGIN</a></div><div class="ttdeci">#define INITIALIZE_PASS_BEGIN(passName, arg, name, cfg, analysis)</div><div class="ttdef"><b>Definition</b> <a href="PassSupport_8h_source.html#l00052">PassSupport.h:52</a></div></div>
<div class="ttc" id="aProvenanceAnalysisEvaluator_8cpp_html_a2ee79648e8bce3ddbb26358ff10e3e82"><div class="ttname"><a href="ProvenanceAnalysisEvaluator_8cpp.html#a2ee79648e8bce3ddbb26358ff10e3e82">getName</a></div><div class="ttdeci">static StringRef getName(Value *V)</div><div class="ttdef"><b>Definition</b> <a href="ProvenanceAnalysisEvaluator_8cpp_source.html#l00020">ProvenanceAnalysisEvaluator.cpp:20</a></div></div>
<div class="ttc" id="aSIISelLowering_8cpp_html_a32649217d348126c6044d8509c0b3c1b"><div class="ttname"><a href="SIISelLowering_8cpp.html#a32649217d348126c6044d8509c0b3c1b">isClampZeroToOne</a></div><div class="ttdeci">static bool isClampZeroToOne(SDValue A, SDValue B)</div><div class="ttdef"><b>Definition</b> <a href="SIISelLowering_8cpp_source.html#l13253">SIISelLowering.cpp:13253</a></div></div>
<div class="ttc" id="aSIMachineFunctionInfo_8h_html"><div class="ttname"><a href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="aTargetPassConfig_8h_html"><div class="ttname"><a href="TargetPassConfig_8h.html">TargetPassConfig.h</a></div><div class="ttdoc">Target-Independent Code Generator Pass Configuration Options pass.</div></div>
<div class="ttc" id="aclassllvm_1_1AnalysisUsage_html"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html">llvm::AnalysisUsage</a></div><div class="ttdoc">Represent the analysis usage information of a pass.</div><div class="ttdef"><b>Definition</b> <a href="PassAnalysisSupport_8h_source.html#l00047">PassAnalysisSupport.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1AnalysisUsage_html_ae0adcccca08fb686c9ce00f9397b660c"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#ae0adcccca08fb686c9ce00f9397b660c">llvm::AnalysisUsage::addRequired</a></div><div class="ttdeci">AnalysisUsage &amp; addRequired()</div><div class="ttdef"><b>Definition</b> <a href="PassAnalysisSupport_8h_source.html#l00075">PassAnalysisSupport.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1AnalysisUsage_html_ae9356b720f6fbab112d809738dcc4f2a"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#ae9356b720f6fbab112d809738dcc4f2a">llvm::AnalysisUsage::addPreserved</a></div><div class="ttdeci">AnalysisUsage &amp; addPreserved()</div><div class="ttdoc">Add the specified Pass class to the set of analyses preserved by this pass.</div><div class="ttdef"><b>Definition</b> <a href="PassAnalysisSupport_8h_source.html#l00098">PassAnalysisSupport.h:98</a></div></div>
<div class="ttc" id="aclassllvm_1_1AnalysisUsage_html_af11a6ebf7ab3c388234cb6d5378439a3"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#af11a6ebf7ab3c388234cb6d5378439a3">llvm::AnalysisUsage::setPreservesCFG</a></div><div class="ttdeci">void setPreservesCFG()</div><div class="ttdoc">This function should be called by the pass, iff they do not:</div><div class="ttdef"><b>Definition</b> <a href="Pass_8cpp_source.html#l00269">Pass.cpp:269</a></div></div>
<div class="ttc" id="aclassllvm_1_1CombinerHelper_html"><div class="ttname"><a href="classllvm_1_1CombinerHelper.html">llvm::CombinerHelper</a></div><div class="ttdef"><b>Definition</b> <a href="CombinerHelper_8h_source.html#l00103">CombinerHelper.h:103</a></div></div>
<div class="ttc" id="aclassllvm_1_1Combiner_html"><div class="ttname"><a href="classllvm_1_1Combiner.html">llvm::Combiner</a></div><div class="ttdoc">Combiner implementation.</div><div class="ttdef"><b>Definition</b> <a href="Combiner_8h_source.html#l00034">Combiner.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantFP_html"><div class="ttname"><a href="classllvm_1_1ConstantFP.html">llvm::ConstantFP</a></div><div class="ttdoc">ConstantFP - Floating Point Values [float, double].</div><div class="ttdef"><b>Definition</b> <a href="Constants_8h_source.html#l00269">Constants.h:269</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantFP_html_abc0558cd7175718747da9d910ef1c19a"><div class="ttname"><a href="classllvm_1_1ConstantFP.html#abc0558cd7175718747da9d910ef1c19a">llvm::ConstantFP::isExactlyValue</a></div><div class="ttdeci">bool isExactlyValue(const APFloat &amp;V) const</div><div class="ttdoc">We don't rely on operator== working on double values, as it returns true for things that are clearly ...</div><div class="ttdef"><b>Definition</b> <a href="Constants_8cpp_source.html#l01100">Constants.cpp:1100</a></div></div>
<div class="ttc" id="aclassllvm_1_1FunctionPass_html"><div class="ttname"><a href="classllvm_1_1FunctionPass.html">llvm::FunctionPass</a></div><div class="ttdoc">FunctionPass class - This class is used to implement most global optimizations.</div><div class="ttdef"><b>Definition</b> <a href="Pass_8h_source.html#l00311">Pass.h:311</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition</b> <a href="SandboxIR_8h_source.html#l00906">SandboxIR.h:906</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00034">GCNSubtarget.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a977f7068e1dd00bcd2deab2075c5eac0"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a977f7068e1dd00bcd2deab2075c5eac0">llvm::GCNSubtarget::hasMed3_16</a></div><div class="ttdeci">bool hasMed3_16() const</div><div class="ttdef"><b>Definition</b> <a href="GCNSubtarget_8h_source.html#l00424">GCNSubtarget.h:424</a></div></div>
<div class="ttc" id="aclassllvm_1_1GISelCSEInfo_html"><div class="ttname"><a href="classllvm_1_1GISelCSEInfo.html">llvm::GISelCSEInfo</a></div><div class="ttdoc">The CSE Analysis object.</div><div class="ttdef"><b>Definition</b> <a href="CSEInfo_8h_source.html#l00069">CSEInfo.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1GISelKnownBitsAnalysis_html"><div class="ttname"><a href="classllvm_1_1GISelKnownBitsAnalysis.html">llvm::GISelKnownBitsAnalysis</a></div><div class="ttdoc">To use KnownBitsInfo analysis in a pass, KnownBitsInfo &amp;Info = getAnalysis&lt;GISelKnownBitsInfoAnalysis...</div><div class="ttdef"><b>Definition</b> <a href="GISelKnownBits_8h_source.html#l00113">GISelKnownBits.h:113</a></div></div>
<div class="ttc" id="aclassllvm_1_1GISelKnownBits_html"><div class="ttname"><a href="classllvm_1_1GISelKnownBits.html">llvm::GISelKnownBits</a></div><div class="ttdef"><b>Definition</b> <a href="GISelKnownBits_8h_source.html#l00029">GISelKnownBits.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition</b> <a href="LowLevelType_8h_source.html#l00039">LowLevelType.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a67021459c7ef8f9a634b4eac7ffd0f96"><div class="ttname"><a href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">llvm::LLT::scalar</a></div><div class="ttdeci">static constexpr LLT scalar(unsigned SizeInBits)</div><div class="ttdoc">Get a low-level scalar or aggregate &quot;bag of bits&quot;.</div><div class="ttdef"><b>Definition</b> <a href="LowLevelType_8h_source.html#l00042">LowLevelType.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1LegalizerInfo_html"><div class="ttname"><a href="classllvm_1_1LegalizerInfo.html">llvm::LegalizerInfo</a></div><div class="ttdef"><b>Definition</b> <a href="LegalizerInfo_8h_source.html#l01239">LegalizerInfo.h:1239</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineDominatorTreeWrapperPass_html"><div class="ttname"><a href="classllvm_1_1MachineDominatorTreeWrapperPass.html">llvm::MachineDominatorTreeWrapperPass</a></div><div class="ttdoc">Analysis pass which computes a MachineDominatorTree.</div><div class="ttdef"><b>Definition</b> <a href="MachineDominators_8h_source.html#l00296">MachineDominators.h:296</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineDominatorTree_html"><div class="ttname"><a href="classllvm_1_1MachineDominatorTree.html">llvm::MachineDominatorTree</a></div><div class="ttdoc">DominatorTree Class - Concrete subclass of DominatorTreeBase that is used to compute a normal dominat...</div><div class="ttdef"><b>Definition</b> <a href="MachineDominators_8h_source.html#l00075">MachineDominators.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunctionPass_html"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html">llvm::MachineFunctionPass</a></div><div class="ttdoc">MachineFunctionPass - This class adapts the FunctionPass interface to allow convenient creation of pa...</div><div class="ttdef"><b>Definition</b> <a href="MachineFunctionPass_8h_source.html#l00030">MachineFunctionPass.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunctionPass_html_a864fd57b4304ef933b3281d0ef85a88e"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">llvm::MachineFunctionPass::getAnalysisUsage</a></div><div class="ttdeci">void getAnalysisUsage(AnalysisUsage &amp;AU) const override</div><div class="ttdoc">getAnalysisUsage - Subclasses that override getAnalysisUsage must call this.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunctionPass_8cpp_source.html#l00169">MachineFunctionPass.cpp:169</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunctionProperties_html_aacef05f16d3e71703f08bb4677e1d7a2"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html#aacef05f16d3e71703f08bb4677e1d7a2">llvm::MachineFunctionProperties::hasProperty</a></div><div class="ttdeci">bool hasProperty(Property P) const</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00194">MachineFunction.h:194</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a3825368aca2bc1550d173660df4da6a6"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00717">MachineFunction.h:717</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a977ddce262de45c645be23d951066351"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">Function &amp; getFunction()</div><div class="ttdoc">Return the LLVM function that this machine code represents.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00683">MachineFunction.h:683</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a9e51edf88ef3878857794a6bf7e44287"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a9e51edf88ef3878857794a6bf7e44287">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const LLVMTargetMachine &amp; getTarget() const</div><div class="ttdoc">getTarget - Return the target machine this machine code is compiled with</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00713">MachineFunction.h:713</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ac1f888bba00f32cb4f9a0010c958f397"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac1f888bba00f32cb4f9a0010c958f397">llvm::MachineFunction::getProperties</a></div><div class="ttdeci">const MachineFunctionProperties &amp; getProperties() const</div><div class="ttdoc">Get the function properties.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00808">MachineFunction.h:808</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00067">MachineInstr.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00569">MachineInstr.h:569</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_ad67c9230577a0b640c52852c75c93939"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ad67c9230577a0b640c52852c75c93939">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00579">MachineInstr.h:579</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number.</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00369">MachineOperand.h:369</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_aee59c647052fc9557561e596681da3c0"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aee59c647052fc9557561e596681da3c0">llvm::MachineOperand::getFPImm</a></div><div class="ttdeci">const ConstantFP * getFPImm() const</div><div class="ttdef"><b>Definition</b> <a href="MachineOperand_8h_source.html#l00566">MachineOperand.h:566</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition</b> <a href="MachineRegisterInfo_8h_source.html#l00051">MachineRegisterInfo.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1PassRegistry_html_a05a729900b76c89e808c6c3094921b2f"><div class="ttname"><a href="classllvm_1_1PassRegistry.html#a05a729900b76c89e808c6c3094921b2f">llvm::PassRegistry::getPassRegistry</a></div><div class="ttdeci">static PassRegistry * getPassRegistry()</div><div class="ttdoc">getPassRegistry - Access the global registry object, which is automatically initialized at applicatio...</div><div class="ttdef"><b>Definition</b> <a href="PassRegistry_8cpp_source.html#l00024">PassRegistry.cpp:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></div><div class="ttdoc">Holds all the information related to register banks.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBankInfo_8h_source.html#l00040">RegisterBankInfo.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html_a7b7ace4016fc342a5535307a10198daa"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html#a7b7ace4016fc342a5535307a10198daa">llvm::RegisterBankInfo::getRegBank</a></div><div class="ttdeci">const RegisterBank &amp; getRegBank(unsigned ID)</div><div class="ttdoc">Get the register bank identified by ID.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBankInfo_8h_source.html#l00440">RegisterBankInfo.h:440</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBank_html_abea60948498472cef86d66586ded919e"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#abea60948498472cef86d66586ded919e">llvm::RegisterBank::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Get the identifier of this register bank.</div><div class="ttdef"><b>Definition</b> <a href="RegisterBank_8h_source.html#l00045">RegisterBank.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></div><div class="ttdef"><b>Definition</b> <a href="SIInstrInfo_8h_source.html#l00083">SIInstrInfo.h:83</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdoc">This class keeps track of the SPI_SP_INPUT_ADDR config register, which tells the hardware which inter...</div><div class="ttdef"><b>Definition</b> <a href="SIMachineFunctionInfo_8h_source.html#l00375">SIMachineFunctionInfo.h:376</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html_af7bd56700d4968a91437425fab61530f"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#af7bd56700d4968a91437425fab61530f">llvm::TargetMachine::getOptLevel</a></div><div class="ttdeci">CodeGenOptLevel getOptLevel() const</div><div class="ttdoc">Returns the optimization level: None, Less, Default, or Aggressive.</div><div class="ttdef"><b>Definition</b> <a href="TargetMachine_8cpp_source.html#l00266">TargetMachine.cpp:266</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetPassConfig_html"><div class="ttname"><a href="classllvm_1_1TargetPassConfig.html">llvm::TargetPassConfig</a></div><div class="ttdoc">Target-Independent Code Generator Pass Configuration Options.</div><div class="ttdef"><b>Definition</b> <a href="TargetPassConfig_8h_source.html#l00085">TargetPassConfig.h:85</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00238">TargetRegisterInfo.h:238</a></div></div>
<div class="ttc" id="aclassllvm_1_1Use_html"><div class="ttname"><a href="classllvm_1_1Use.html">llvm::Use</a></div><div class="ttdoc">A Use represents the edge between a Value definition and its users.</div><div class="ttdef"><b>Definition</b> <a href="IR_2Use_8h_source.html#l00043">Use.h:43</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">ErrorHandling.h:143</a></div></div>
<div class="ttc" id="allvm_2Target_2TargetMachine_8h_html"><div class="ttname"><a href="llvm_2Target_2TargetMachine_8h.html">TargetMachine.h</a></div></div>
<div class="ttc" id="anamespacefalse_html"><div class="ttname"><a href="namespacefalse.html">false</a></div><div class="ttdef"><b>Definition</b> <a href="StackSlotColoring_8cpp_source.html#l00194">StackSlotColoring.cpp:194</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdeci">@ ST</div><div class="ttdef"><b>Definition</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a00b04b7613c62a52917e1d2467faeab0"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a00b04b7613c62a52917e1d2467faeab0">llvm::MIPatternMatch::m_Reg</a></div><div class="ttdeci">operand_type_match m_Reg()</div><div class="ttdef"><b>Definition</b> <a href="MIPatternMatch_8h_source.html#l00270">MIPatternMatch.h:270</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_a863ed2548b403fff5c833e98ccbb53aa"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#a863ed2548b403fff5c833e98ccbb53aa">llvm::MIPatternMatch::m_CommutativeBinOp</a></div><div class="ttdeci">BinaryOpc_match&lt; LHS, RHS, true &gt; m_CommutativeBinOp(unsigned Opcode, const LHS &amp;L, const RHS &amp;R)</div><div class="ttdef"><b>Definition</b> <a href="MIPatternMatch_8h_source.html#l00445">MIPatternMatch.h:445</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_aa9bd186f4281a367fb872d17d0e7728b"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#aa9bd186f4281a367fb872d17d0e7728b">llvm::MIPatternMatch::mi_match</a></div><div class="ttdeci">bool mi_match(Reg R, const MachineRegisterInfo &amp;MRI, Pattern &amp;&amp;P)</div><div class="ttdef"><b>Definition</b> <a href="MIPatternMatch_8h_source.html#l00025">MIPatternMatch.h:25</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MIPatternMatch_html_abb0025cff9b34811f8ce06ff14d4702c"><div class="ttname"><a href="namespacellvm_1_1MIPatternMatch.html#abb0025cff9b34811f8ce06ff14d4702c">llvm::MIPatternMatch::m_any_of</a></div><div class="ttdeci">Or&lt; Preds... &gt; m_any_of(Preds &amp;&amp;... preds)</div><div class="ttdef"><b>Definition</b> <a href="MIPatternMatch_8h_source.html#l00314">MIPatternMatch.h:314</a></div></div>
<div class="ttc" id="anamespacellvm_1_1rdf_html_a10793004faece2bb74d3363b5f6ce96f"><div class="ttname"><a href="namespacellvm_1_1rdf.html#a10793004faece2bb74d3363b5f6ce96f">llvm::rdf::Def</a></div><div class="ttdeci">NodeAddr&lt; DefNode * &gt; Def</div><div class="ttdef"><b>Definition</b> <a href="RDFGraph_8h_source.html#l00384">RDFGraph.h:384</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_html_a4b2430ab5e686b82f8cd6fd588d6de6f"><div class="ttname"><a href="namespacellvm.html#a4b2430ab5e686b82f8cd6fd588d6de6f">llvm::getDefIgnoringCopies</a></div><div class="ttdeci">MachineInstr * getDefIgnoringCopies(Register Reg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Find the def instruction for Reg, folding away any trivial copies.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00479">Utils.cpp:479</a></div></div>
<div class="ttc" id="anamespacellvm_html_a59ed4fc8ab2b07fb8f139e7d07f52937"><div class="ttname"><a href="namespacellvm.html#a59ed4fc8ab2b07fb8f139e7d07f52937">llvm::initializeAMDGPURegBankCombinerPass</a></div><div class="ttdeci">void initializeAMDGPURegBankCombinerPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="anamespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler.</div><div class="ttdef"><b>Definition</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00167">Error.cpp:167</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa353f9585311abf1b6f698049f5a29b7"><div class="ttname"><a href="namespacellvm.html#aa353f9585311abf1b6f698049f5a29b7">llvm::getSelectionDAGFallbackAnalysisUsage</a></div><div class="ttdeci">void getSelectionDAGFallbackAnalysisUsage(AnalysisUsage &amp;AU)</div><div class="ttdoc">Modify analysis usage so it preserves passes required for the SelectionDAG fallback.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01161">Utils.cpp:1161</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab13a58eb47ea96193d204195ef8b2226"><div class="ttname"><a href="namespacellvm.html#ab13a58eb47ea96193d204195ef8b2226">llvm::createAMDGPURegBankCombiner</a></div><div class="ttdeci">FunctionPass * createAMDGPURegBankCombiner(bool IsOptNone)</div><div class="ttdef"><b>Definition</b> <a href="#l00473">AMDGPURegBankCombiner.cpp:473</a></div></div>
<div class="ttc" id="anamespacellvm_html_acbbab4f4f342da97b2f73b4b1fedc983"><div class="ttname"><a href="namespacellvm.html#acbbab4f4f342da97b2f73b4b1fedc983">llvm::isKnownNeverSNaN</a></div><div class="ttdeci">bool isKnownNeverSNaN(Register Val, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Returns true if Val can be assumed to never be a signaling NaN.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2GlobalISel_2Utils_8h_source.html#l00334">Utils.h:334</a></div></div>
<div class="ttc" id="anamespacellvm_html_acd2fa20a564d31aed52db5cb081bc4d9"><div class="ttname"><a href="namespacellvm.html#acd2fa20a564d31aed52db5cb081bc4d9">llvm::instrs</a></div><div class="ttdeci">auto instrs(const MachineBasicBlock &amp;BB)</div><div class="ttdef"><b>Definition</b> <a href="MachineSSAContext_8h_source.html#l00033">MachineSSAContext.h:33</a></div></div>
<div class="ttc" id="anamespacellvm_html_adb004c066abda7e0738004a08bc1827f"><div class="ttname"><a href="namespacellvm.html#adb004c066abda7e0738004a08bc1827f">llvm::isKnownNeverNaN</a></div><div class="ttdeci">bool isKnownNeverNaN(const Value *V, unsigned Depth, const SimplifyQuery &amp;SQ)</div><div class="ttdoc">Return true if the floating-point scalar value is not a NaN or if the floating-point vector value has...</div><div class="ttdef"><b>Definition</b> <a href="ValueTracking_8h_source.html#l00602">ValueTracking.h:602</a></div></div>
<div class="ttc" id="anamespacestd_html_ab8424022895aee3e366fb9a32f2883cb"><div class="ttname"><a href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a></div><div class="ttdeci">void swap(llvm::BitVector &amp;LHS, llvm::BitVector &amp;RHS)</div><div class="ttdoc">Implement std::swap in terms of BitVector swap.</div><div class="ttdef"><b>Definition</b> <a href="BitVector_8h_source.html#l00860">BitVector.h:860</a></div></div>
<div class="ttc" id="astructllvm_1_1CombinerInfo_html"><div class="ttname"><a href="structllvm_1_1CombinerInfo.html">llvm::CombinerInfo</a></div><div class="ttdef"><b>Definition</b> <a href="CombinerInfo_8h_source.html#l00024">CombinerInfo.h:24</a></div></div>
<div class="ttc" id="astructllvm_1_1SIModeRegisterDefaults_html"><div class="ttname"><a href="structllvm_1_1SIModeRegisterDefaults.html">llvm::SIModeRegisterDefaults</a></div><div class="ttdef"><b>Definition</b> <a href="SIModeRegisterDefaults_8h_source.html#l00020">SIModeRegisterDefaults.h:20</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Nov 1 2024 13:36:29 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
