Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jul 31 02:05:24 2024
| Host         : S7117-Evolution running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu7ev
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              94 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-------------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|            Clock Signal           |                              Enable Signal                              |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+-------------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/w_ptr[2]_i_1__1_n_0  | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0] |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo1/w_ptr[2]_i_1__2_n_0  | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0] |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/systolic_array_2x2_s_0/inst/weight_fifo0/w_ptr[2]_i_1_n_0    | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0] |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/w_ptr[2]_i_1__0_n_0 | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0] |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                         | design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rst_clk_wiz_100M/U0/SEQ/seq_cnt_en                           | design_1_i/rst_clk_wiz_100M/U0/SEQ/seq_clr           |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/E[0]                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0] |                2 |             19 |         9.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo1/E[0]                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0] |                2 |             19 |         9.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/systolic_array_2x2_s_0/inst/weight_fifo0/E[0]                | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0] |                3 |             19 |         6.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/E[0]                | design_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0] |                4 |             19 |         4.75 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo0/p_0_in__0            |                                                      |                2 |             20 |        10.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/systolic_array_2x2_s_0/inst/ifmap_fifo1/p_0_in__2            |                                                      |                2 |             20 |        10.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/systolic_array_2x2_s_0/inst/weight_fifo0/p_0_in              |                                                      |                2 |             20 |        10.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/systolic_array_2x2_s_0/inst/weight_fifo1/p_0_in__1           |                                                      |                2 |             20 |        10.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                         |                                                      |                4 |             24 |         6.00 |
+-----------------------------------+-------------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+


