---
layout: default
title: ã‚¢ãƒŠãƒ­ã‚°ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆè¨­è¨ˆã®æ³¨æ„ç‚¹
---

---

# ğŸ§± ã‚¢ãƒŠãƒ­ã‚°ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆè¨­è¨ˆã®æ³¨æ„ç‚¹  
**ğŸ§± Key Considerations in Analog Layout Design**

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

ã‚¢ãƒŠãƒ­ã‚°å›è·¯ã¯ã€**ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã®å¾®ç´°ãªã°ã‚‰ã¤ãã‚„é…ç·šæ§‹é€ ã®é•ã„**ã«ã‚ˆã£ã¦æ€§èƒ½ãŒå¤§ããå¤‰åŒ–ã—ã¾ã™ã€‚  
ãã®ãŸã‚ã€**ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆæ®µéšã§ã®å·¥å¤«ãŒå›è·¯ç‰¹æ€§ã®å®‰å®šæ€§ã¨ä¿¡é ¼æ€§ã«ç›´çµ**ã—ã¾ã™ã€‚

This section explains the **critical layout practices in analog circuit design**, where **small mismatches and layout variations** can significantly affect performance.

---

## ğŸ§­ ä»£è¡¨çš„ãªè¨­è¨ˆæ–¹é‡ã¨å¯¾ç­–ï½œLayout Strategies and Best Practices

| ğŸ§© **é …ç›®ï½œItem** | ğŸ› ï¸ **èª¬æ˜ï½œDescription** | ğŸ¯ **æ„å›³ï½œPurpose** |
|------------------|---------------------------|----------------------|
| **å¯¾ç§°é…ç½®**<br>Symmetric Placement | å·®å‹•å¯¾ãªã©ã¯ç‰©ç†çš„ã«å®Œå…¨å¯¾ç§°ã«é…ç½®<br>Layout differential pairs symmetrically | ã‚ªãƒ•ã‚»ãƒƒãƒˆãƒ»ã°ã‚‰ã¤ãä½æ¸›<br>Reduce offset and mismatch |
| **å…±é€šä¸­å¿ƒé…ç½®**<br>Common Centroid | å‹¾é…ã®å½±éŸ¿ã‚’å‡ç­‰ã«åˆ†å¸ƒ<br>Distributes gradient effects evenly | æ¸©åº¦ãƒ»ã‚¹ãƒˆãƒ¬ã‚¹å‹¾é…å¯¾ç­–<br>Mitigate temperature and stress gradients |
| **ãƒãƒƒãƒãƒ³ã‚°**<br>Matching | å¯¸æ³•ãƒ»é…ç½®ãƒ»æ–¹å‘ã‚’ä¸€è‡´ã•ã›ã‚‹<br>Match W/L, placement, orientation | ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ç‰¹æ€§ä¸€è‡´<br>Ensure identical device behavior |
| **ç­‰é•·é…ç·š**<br>Iso-Length Routing | å·®å‹•é…ç·šã®é•·ã•ã‚’ä¸€è‡´<br>Match routing length of differential signals | é…å»¶å·®ã¨ã‚¯ãƒ­ã‚¹ãƒˆãƒ¼ã‚¯æŠ‘åˆ¶<br>Suppress delay skew and coupling |
| **ã‚¦ã‚§ãƒ«å…±æœ‰ãƒ»éš”é›¢**<br>Well Sharing & Isolation | åŒä¸€ãƒã‚¤ã‚¢ã‚¹ç´ å­ã¯å…±æœ‰ã€ç•°ãªã‚‹å ´åˆã¯éš”é›¢<br>Share wells for same bias, isolate others | ã‚¯ãƒ­ã‚¹ãƒˆãƒ¼ã‚¯ï¼ãƒ©ãƒƒãƒã‚¢ãƒƒãƒ—é˜²æ­¢<br>Prevent crosstalk and latch-up |

---

## ğŸ§ª å…±é€šä¸­å¿ƒé…ç½®ï¼ˆä¾‹ï¼š4åˆ†å‰²ï¼‰ï½œCommon Centroid Example (4-Way Split)

```
A B  
B A
```

- å·¦å³å¯¾ç§°ã ã‘ã§ãªãã€**å‹¾é…ã«ã‚ˆã‚‹éå¯¾ç§°å½±éŸ¿ã‚‚æ‰“ã¡æ¶ˆã™**  
- é«˜ç²¾åº¦é›»æµãƒŸãƒ©ãƒ¼ã‚„ãƒã‚¤ã‚¢ã‚¹ç”Ÿæˆã§å¤šç”¨ã•ã‚Œã‚‹  

Not only symmetric, but **also cancels gradient-induced mismatch**.  
Widely used in precision current mirrors and bias circuits.

---

## ğŸ›¡ï¸ ã‚¬ãƒ¼ãƒ‰ãƒªãƒ³ã‚°ã®æ´»ç”¨ï½œUse of Guard Rings

- **å¯„ç”Ÿé›»æµã‚„ãƒã‚¤ã‚ºã‚’é®æ–­**ã™ã‚‹æ§‹é€ çš„ãƒãƒªã‚¢  
- é›»æº/GNDã¨æ¥ç¶šã—ã€å›è·¯é ˜åŸŸã‚’å›²ã†  
- ç‰¹ã«**é«˜æ„Ÿåº¦å…¥åŠ›æ®µã‚„åŸºæº–ç”Ÿæˆéƒ¨**ã§ã¯å¿…é ˆ  

Acts as a **structural barrier** to isolate noise and leakage.  
Connected to VDD or GND. Essential for sensitive nodes like inputs or references.

---

## ğŸ§± ã‚¦ã‚§ãƒ«æ§‹æˆã®æ•´ç†ï½œWell Structures in Analog Layout

| ğŸ”§ **æ§‹æˆï½œStructure** | ğŸ“˜ **èª¬æ˜ï½œDescription** |
|----------------------|---------------------------|
| **P-Well / N-Wellåˆ†é›¢**<br>Separate Wells | ç•°ãªã‚‹é›»ä½é–“ã«ã¯ã‚¬ãƒ¼ãƒ‰ãƒªãƒ³ã‚°ã§çµ¶ç¸<br>Isolate different potentials using guard rings |
| **Deep N-Wellæ§‹é€ **<br>Deep N-Well | æ·±å €æ§‹é€ ã§å¯„ç”Ÿãƒã‚¤ãƒãƒ¼ãƒ©ã‚’ãƒ–ãƒ­ãƒƒã‚¯<br>Reduces substrate noise and parasitic bipolar effects |
| **Analog/Deep Analogé ˜åŸŸ**<br>Analog Isolation Regions | é«˜ã‚¢ã‚¤ã‚½ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³å°‚ç”¨é ˜åŸŸã‚’PDKãŒæä¾›ã™ã‚‹ã“ã¨ã‚‚ã‚ã‚Š<br>Some PDKs offer special analog isolation regions |

---

## ğŸ“ è¨­è¨ˆãƒ«ãƒ¼ãƒ«ä¾‹ï¼ˆ0.18Âµmï¼‰ï½œDesign Rule Examples (0.18Âµm Node)

- **æœ€å°ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿é–“è·é›¢**ï¼š1.0 Âµm ä»¥ä¸Š  
  *Minimum spacing: â‰¥ 1.0 Âµm*
- **ã‚¬ãƒ¼ãƒ‰ãƒªãƒ³ã‚°å¹…**ï¼š3.0 Âµm ä»¥ä¸Š  
  *Guard ring width: â‰¥ 3.0 Âµm*
- **å…±é€šä¸­å¿ƒé…ç½®å˜ä½**ï¼š2Ã—2 ã¾ãŸã¯ 4Ã—1  
  *Common centroid unit: 2Ã—2 or 4Ã—1 layout cells*

---

## ğŸ¯ æ•™æçš„æ„ç¾©ï½œEducational Significance

- ã‚¢ãƒŠãƒ­ã‚°è¨­è¨ˆã§ã¯ã€**å›è·¯å›³ã‚ˆã‚Šã‚‚ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆãŒæ€§èƒ½ã‚’æ±ºã‚ã‚‹**å ´é¢ãŒå¤šã„  
  *Layout often dominates over schematic in analog performance*
- å¯¾ç§°æ€§ãƒ»ãƒãƒƒãƒãƒ³ã‚°ãƒ»ã‚¦ã‚§ãƒ«æ§‹é€ ã¨ã„ã£ãŸ**æ§‹é€ ä¸Šã®å·¥å¤«**ãŒé‡è¦  
  *Structural symmetry and matching are key to robust analog design*
- **AMSãƒ–ãƒ­ãƒƒã‚¯ã‚’çµ±åˆã™ã‚‹ãƒ‡ã‚¸ã‚¿ãƒ«è¨­è¨ˆè€…**ã«ã‚‚ä¸å¯æ¬ ãªçŸ¥è­˜  
  *Even digital designers must understand these when integrating AMS blocks*

---

## ğŸ”— æ¬¡ã®ã‚»ã‚¯ã‚·ãƒ§ãƒ³ï½œNext Section

â–¶ï¸ [`noise_and_psrr.md`](./noise_and_psrr.md)ï¼šãƒã‚¤ã‚ºã¨é›»æºå¤‰å‹•è€æ€§ã®è¨­è¨ˆã¸  
*Noise and PSRR design considerations*

---

### ğŸ“˜ å¿œç”¨ç·¨ ç¬¬5ç« ï¼šã‚¢ãƒŠãƒ­ã‚°ï¼ãƒŸãƒƒã‚¯ã‚¹ãƒ‰ã‚·ã‚°ãƒŠãƒ«ï½œAnalog / Mixed-Signal Design  
[â¡ï¸ ç« ã®è©³ç´°ã¸é€²ã‚€ï½œGo to Chapter](./README.md)

---

Â© 2025 **Shinichi Samizo** / MIT License
