Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Mar 15 15:33:56 2024
| Host         : DESKTOP-ON8Q7VN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              48 |           15 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              11 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+-----------------------------+-------------------------------------+------------------+----------------+--------------+
|             Clock Signal             |        Enable Signal        |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------+-----------------------------+-------------------------------------+------------------+----------------+--------------+
|  clk_tree_u0/CLK                     |                             | btn_IBUF[1]                         |                1 |              1 |         1.00 |
|  clk_tree_u0/CLK                     | timer_u0/LED[1]_i_1_n_0     | btn_IBUF[1]                         |                1 |              1 |         1.00 |
|  clk_tree_u0/CLK                     | timer_u0/LED[2]_i_1_n_0     | btn_IBUF[1]                         |                1 |              1 |         1.00 |
|  clk_tree_u0/CLK                     | timer_u0/LED14_out          | btn_IBUF[1]                         |                1 |              1 |         1.00 |
|  clk_tree_u0/flag_reg[1]_LDC_i_1_n_0 |                             | clk_tree_u0/flag_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  sysclk_IBUF_BUFG                    |                             | clk_tree_u0/flag_reg[1]_LDC_i_2_n_0 |                1 |              2 |         2.00 |
|  sysclk_IBUF_BUFG                    |                             | clk_tree_u0/flag_reg[1]_LDC_i_1_n_0 |                1 |              2 |         2.00 |
|  timer_u0/min_unit_cout              |                             | btn_IBUF[1]                         |                1 |              4 |         4.00 |
|  clk_tree_u0/led_OBUF[0]             |                             | btn_IBUF[1]                         |                1 |              5 |         5.00 |
|  timer_u0/sec_deca_cout              |                             | btn_IBUF[1]                         |                1 |              5 |         5.00 |
|  timer_u0/sec_unit_cout              |                             | btn_IBUF[1]                         |                2 |              5 |         2.50 |
|  clk_tree_u0/CLK500Hz                | clk_tree_u0/CLK_CNTER_1Hz_0 | btn_IBUF[1]                         |                3 |              8 |         2.67 |
|  clk_tree_u0/CLK500Hz                |                             | btn_IBUF[1]                         |                4 |              9 |         2.25 |
|  sysclk_IBUF_BUFG                    |                             | btn_IBUF[1]                         |                3 |             15 |         5.00 |
+--------------------------------------+-----------------------------+-------------------------------------+------------------+----------------+--------------+


