
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/juan_/Documents/FPGA/IPs/eucDistHW_pipe'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.cache/ip 
Command: synth_design -top TOP -part xc7a100tcsg324-1 -retiming
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3888
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1129.289 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/TOP.sv:11]
INFO: [Synth 8-6157] synthesizing module 'UART_RX_Logic' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/UART_RX_Logic.sv:10]
	Parameter BR_SIZE bound to: 1024 - type: integer 
	Parameter BR_WIDTH bound to: 10 - type: integer 
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_baud_tick_gen' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/uart_baud_tick_gen.v:11]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_tick_gen' (1#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/uart_baud_tick_gen.v:11]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/uart_rx.v:10]
INFO: [Synth 8-6157] synthesizing module 'data_sync' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/data_sync.v:11]
INFO: [Synth 8-6155] done synthesizing module 'data_sync' (2#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/data_sync.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/uart_rx.v:78]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (3#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/uart_rx.v:10]
INFO: [Synth 8-6157] synthesizing module 'fsm_rx' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_rx.sv:10]
	Parameter BR_SIZE bound to: 1024 - type: integer 
	Parameter BR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_rx.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'fsm_rx' (4#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_rx.sv:10]
INFO: [Synth 8-6157] synthesizing module 'fsm_rx_data_in' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_rx_data_in.sv:10]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_rx_data_in.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'fsm_rx_data_in' (5#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_rx_data_in.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'UART_RX_Logic' (6#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/UART_RX_Logic.sv:10]
INFO: [Synth 8-6157] synthesizing module 'BRAM' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/BRAM.sv:23]
	Parameter WIDTH bound to: 1024 - type: integer 
	Parameter SIZE bound to: 10 - type: integer 
	Parameter NBITS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BRAM' (7#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/BRAM.sv:23]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/CommandDecoder.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder' (8#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/CommandDecoder.sv:10]
INFO: [Synth 8-6157] synthesizing module 'UART_TX_Logic' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/UART_TX_Logic.sv:10]
	Parameter BR_SIZE bound to: 1024 - type: integer 
	Parameter BR_WIDTH bound to: 10 - type: integer 
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fsm_send32' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_send32.sv:10]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_send32.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'fsm_send32' (9#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_send32.sv:10]
INFO: [Synth 8-6157] synthesizing module 'uart_baud_tick_gen__parameterized0' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/uart_baud_tick_gen.v:11]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_tick_gen__parameterized0' (9#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/uart_baud_tick_gen.v:11]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/uart_tx.v:10]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (10#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/uart_tx.v:10]
INFO: [Synth 8-6155] done synthesizing module 'UART_TX_Logic' (11#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/UART_TX_Logic.sv:10]
INFO: [Synth 8-6157] synthesizing module 'eucHW_0' [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/synth/eucHW_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'eucHW' [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/hdl/verilog/eucHW.v:12]
INFO: [Synth 8-6157] synthesizing module 'eucHW_fadd_32ns_32ns_32_7_full_dsp_1' [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/hdl/verilog/eucHW_fadd_32ns_32ns_32_7_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'eucHW_fadd_32ns_32ns_32_7_full_dsp_1_ip' [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/hdl/ip/eucHW_fadd_32ns_32ns_32_7_full_dsp_1_ip.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:59102]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (12#1) [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:59102]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_fadd_32ns_32ns_32_7_full_dsp_1_ip' (31#1) [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/hdl/ip/eucHW_fadd_32ns_32ns_32_7_full_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_fadd_32ns_32ns_32_7_full_dsp_1' (32#1) [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/hdl/verilog/eucHW_fadd_32ns_32ns_32_7_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'eucHW_sitofp_32s_32_6_no_dsp_1' [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/hdl/verilog/eucHW_sitofp_32s_32_6_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'eucHW_sitofp_32s_32_6_no_dsp_1_ip' [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/hdl/ip/eucHW_sitofp_32s_32_6_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_sitofp_32s_32_6_no_dsp_1_ip' (41#1) [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/hdl/ip/eucHW_sitofp_32s_32_6_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_sitofp_32s_32_6_no_dsp_1' (42#1) [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/hdl/verilog/eucHW_sitofp_32s_32_6_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1' [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/hdl/verilog/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip' [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/hdl/ip/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip' (47#1) [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/hdl/ip/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1' (48#1) [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/hdl/verilog/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'eucHW_sub_8192ns_8192ns_8192_2_1' [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/hdl/verilog/eucHW_sub_8192ns_8192ns_8192_2_1.v:94]
INFO: [Synth 8-6157] synthesizing module 'eucHW_sub_8192ns_8192ns_8192_2_1_Adder_0' [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/hdl/verilog/eucHW_sub_8192ns_8192ns_8192_2_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'eucHW_sub_8192ns_8192ns_8192_2_1_Adder_0_comb_adder' [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/hdl/verilog/eucHW_sub_8192ns_8192ns_8192_2_1.v:79]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_sub_8192ns_8192ns_8192_2_1_Adder_0_comb_adder' (49#1) [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/hdl/verilog/eucHW_sub_8192ns_8192ns_8192_2_1.v:79]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_sub_8192ns_8192ns_8192_2_1_Adder_0' (50#1) [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/hdl/verilog/eucHW_sub_8192ns_8192ns_8192_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_sub_8192ns_8192ns_8192_2_1' (51#1) [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/hdl/verilog/eucHW_sub_8192ns_8192ns_8192_2_1.v:94]
INFO: [Synth 8-6157] synthesizing module 'eucHW_mul_9s_9s_18_1_1' [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/hdl/verilog/eucHW_mul_9s_9s_18_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_mul_9s_9s_18_1_1' (52#1) [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/hdl/verilog/eucHW_mul_9s_9s_18_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'eucHW' (53#1) [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/hdl/verilog/eucHW.v:12]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_0' (54#1) [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/synth/eucHW_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'DISP_MOD' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/DISP_MOD.sv:23]
INFO: [Synth 8-6157] synthesizing module 'unsigned_to_bcd' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/unsigned_to_bcd.v:22]
INFO: [Synth 8-6155] done synthesizing module 'unsigned_to_bcd' (55#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/unsigned_to_bcd.v:22]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/display.sv:22]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/clk_divider.sv:23]
	Parameter frec bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (56#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/display.sv:55]
INFO: [Synth 8-226] default block is never used [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/display.sv:71]
INFO: [Synth 8-226] default block is never used [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/display.sv:89]
INFO: [Synth 8-6155] done synthesizing module 'display' (57#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/display.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'DISP_MOD' (58#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/DISP_MOD.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (59#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/TOP.sv:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1435.875 ; gain = 306.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1435.875 ; gain = 306.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1435.875 ; gain = 306.586
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1435.875 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1105 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/constrs_1/new/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/constrs_1/new/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/constrs_1/new/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.runs/retiming_op/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.runs/retiming_op/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1875.871 ; gain = 0.516
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  FDE => FDRE: 19 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.592 . Memory (MB): peak = 1875.871 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1876.934 ; gain = 747.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pr_state_reg' in module 'fsm_send32'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'unsigned_to_bcd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_IDLE |                              000 |                              000
                RX_START |                              001 |                              001
                 RX_RECV |                              010 |                              010
                 RX_STOP |                              011 |                              011
                RX_READY |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                             0000
                 ESCRIBE |                               01 |                             0001
                  AVANZA |                               10 |                             0010
                  ESPERA |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pr_state_reg' using encoding 'sequential' in module 'fsm_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                           000000
              FIRST_BYTE |                              001 |                           000001
              WRITE_BRAM |                              010 |                           000100
               END_WRITE |                              011 |                           000101
               COMM_DATA |                              100 |                           000010
          SEND_COMM_DATA |                              101 |                           000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pr_state_reg' using encoding 'sequential' in module 'fsm_rx_data_in'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                             0000
              BYTE_READY |                               01 |                             0001
                    SEND |                               10 |                             0010
                  ESPERA |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pr_state_reg' using encoding 'sequential' in module 'fsm_send32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                               00 |                               00
                TX_START |                               01 |                               01
                 TX_SEND |                               10 |                               10
                 TX_STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  S_IDLE |                              001 |                              001
                 S_SHIFT |                              010 |                              010
                  S_ADD3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'unsigned_to_bcd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 1876.934 ; gain = 747.645
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'your_instance_name/inst/fadd_32ns_32ns_32_7_full_dsp_1_U1/eucHW_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'your_instance_name/inst/fadd_32ns_32ns_32_7_full_dsp_1_U1/eucHW_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'your_instance_name/inst/fadd_32ns_32ns_32_7_full_dsp_1_U1/eucHW_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'your_instance_name/inst/fadd_32ns_32ns_32_7_full_dsp_1_U1/eucHW_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'your_instance_name/inst/sitofp_32s_32_6_no_dsp_1_U2/eucHW_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'your_instance_name/inst/sitofp_32s_32_6_no_dsp_1_U2/eucHW_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'your_instance_name/inst/sitofp_32s_32_6_no_dsp_1_U2/eucHW_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'your_instance_name/inst/sitofp_32s_32_6_no_dsp_1_U2/eucHW_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'your_instance_name/inst/sitofp_32s_32_6_no_dsp_1_U2/eucHW_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized29) to 'your_instance_name/inst/sitofp_32s_32_6_no_dsp_1_U2/eucHW_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'your_instance_name/inst/sitofp_32s_32_6_no_dsp_1_U2/eucHW_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized29) to 'your_instance_name/inst/sitofp_32s_32_6_no_dsp_1_U2/eucHW_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'your_instance_name/inst/sitofp_32s_32_6_no_dsp_1_U2/eucHW_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'your_instance_name/inst/sitofp_32s_32_6_no_dsp_1_U2/eucHW_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'your_instance_name/inst/sitofp_32s_32_6_no_dsp_1_U2/eucHW_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'your_instance_name/inst/sitofp_32s_32_6_no_dsp_1_U2/eucHW_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'your_instance_name/inst/sitofp_32s_32_6_no_dsp_1_U2/eucHW_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'your_instance_name/inst/sitofp_32s_32_6_no_dsp_1_U2/eucHW_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'your_instance_name/inst/sitofp_32s_32_6_no_dsp_1_U2/eucHW_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'your_instance_name/inst/sitofp_32s_32_6_no_dsp_1_U2/eucHW_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'your_instance_name/inst/sitofp_32s_32_6_no_dsp_1_U2/eucHW_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'your_instance_name/inst/sitofp_32s_32_6_no_dsp_1_U2/eucHW_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'your_instance_name/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'your_instance_name/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'your_instance_name/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'your_instance_name/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'your_instance_name/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized29) to 'your_instance_name/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'your_instance_name/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized29) to 'your_instance_name/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'your_instance_name/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'your_instance_name/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'your_instance_name/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'your_instance_name/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'your_instance_name/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'your_instance_name/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'your_instance_name/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'your_instance_name/inst/fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln18_reg_454_reg[106] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "data11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '4' to '3' bits. [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[9].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '8' to '7' bits. [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[7].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '15' bits. [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '20' to '19' bits. [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[1].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '24' to '23' bits. [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/Q_MANT_LP_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '32' to '26' bits. [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_15/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tvalid in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[5] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[4] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[3] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[1] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[0] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tuser[0] in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tlast in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tready in module floating_point_v7_1_12_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module eucHW_fadd_32ns_32ns_32_7_full_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tvalid in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[31] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[30] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[29] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[28] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[27] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[26] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[25] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[24] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[23] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[22] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[21] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[20] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[19] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[18] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[17] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[16] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[15] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[14] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[13] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[12] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[11] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[10] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[9] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[8] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[7] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[6] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[5] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[4] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[3] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[2] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[1] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[0] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_12_viv__parameterized1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'sitofp_32s_32_6_no_dsp_1_U2/din0_buf1_reg[30]' (FDE) to 'sitofp_32s_32_6_no_dsp_1_U2/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'sitofp_32s_32_6_no_dsp_1_U2/din0_buf1_reg[29]' (FDE) to 'sitofp_32s_32_6_no_dsp_1_U2/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'sitofp_32s_32_6_no_dsp_1_U2/din0_buf1_reg[28]' (FDE) to 'sitofp_32s_32_6_no_dsp_1_U2/din0_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'sitofp_32s_32_6_no_dsp_1_U2/din0_buf1_reg[27]' (FDE) to 'sitofp_32s_32_6_no_dsp_1_U2/din0_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'sitofp_32s_32_6_no_dsp_1_U2/din0_buf1_reg[26]' (FDE) to 'sitofp_32s_32_6_no_dsp_1_U2/din0_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'sitofp_32s_32_6_no_dsp_1_U2/din0_buf1_reg[25]' (FDE) to 'sitofp_32s_32_6_no_dsp_1_U2/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'sitofp_32s_32_6_no_dsp_1_U2/din0_buf1_reg[24]' (FDE) to 'sitofp_32s_32_6_no_dsp_1_U2/din0_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'sitofp_32s_32_6_no_dsp_1_U2/din0_buf1_reg[23]' (FDE) to 'sitofp_32s_32_6_no_dsp_1_U2/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'sitofp_32s_32_6_no_dsp_1_U2/din0_buf1_reg[22]' (FDE) to 'sitofp_32s_32_6_no_dsp_1_U2/din0_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'sitofp_32s_32_6_no_dsp_1_U2/din0_buf1_reg[21]' (FDE) to 'sitofp_32s_32_6_no_dsp_1_U2/din0_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'sitofp_32s_32_6_no_dsp_1_U2/din0_buf1_reg[20]' (FDE) to 'sitofp_32s_32_6_no_dsp_1_U2/din0_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'sitofp_32s_32_6_no_dsp_1_U2/din0_buf1_reg[19]' (FDE) to 'sitofp_32s_32_6_no_dsp_1_U2/din0_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'sitofp_32s_32_6_no_dsp_1_U2/din0_buf1_reg[18]' (FDE) to 'sitofp_32s_32_6_no_dsp_1_U2/din0_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'sitofp_32s_32_6_no_dsp_1_U2/din0_buf1_reg[17]' (FDE) to 'sitofp_32s_32_6_no_dsp_1_U2/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'fadd_32ns_32ns_32_7_full_dsp_1_U1/eucHW_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fadd_32ns_32ns_32_7_full_dsp_1_U1/eucHW_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[1].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[1].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[7].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[9].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[7].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[9].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]' (FDE) to 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[14]' (FDE) to 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]' (FDE) to 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]' (FDE) to 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]' (FDE) to 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]' (FDE) to 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]' (FDE) to 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]'
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]' (FDE) to 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]' (FDE) to 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]' (FDE) to 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]' (FDE) to 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]' (FDE) to 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]' (FDE) to 'fsqrt_32ns_32ns_32_16_no_dsp_1_U3/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_12_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_12_viv.
INFO: [Synth 8-3886] merging instance 'sitofp_32s_32_6_no_dsp_1_U2/eucHW_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]' (FDRE) to 'sitofp_32s_32_6_no_dsp_1_U2/eucHW_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:11 ; elapsed = 00:02:22 . Memory (MB): peak = 1876.934 ; gain = 747.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:26 ; elapsed = 00:02:37 . Memory (MB): peak = 1876.934 ; gain = 747.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:36 ; elapsed = 00:03:49 . Memory (MB): peak = 2001.254 ; gain = 871.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
