<design name="timer_display">
	<external name="cell_lib">
		<module name="DFFHQ" type="FFLATCH">
			<property name="edge" value="rise"/>
			<port name="D" direction="input"/>
			<port name="CK" direction="input" type="clock"/>
			<port name="Q" direction="output"/>
		</module>
		<module name="LUT4" type="LUT">
			<port name="ADR0" direction="input"/>
			<port name="ADR1" direction="input"/>
			<port name="ADR2" direction="input"/>
			<port name="ADR3" direction="input"/>
			<port name="O" direction="output"/>
		</module>
		<module name="LUT3" type="LUT">
			<port name="ADR0" direction="input"/>
			<port name="ADR1" direction="input"/>
			<port name="ADR2" direction="input"/>
			<port name="O" direction="output"/>
		</module>
		<module name="LUT2" type="LUT">
			<port name="ADR0" direction="input"/>
			<port name="ADR1" direction="input"/>
			<port name="O" direction="output"/>
		</module>
		<module name="CLKBUF" type="COMB">
			<property name="truthtable" value="1"/>
			<port name="I" direction="input"/>
			<port name="O" direction="output"/>
		</module>
		<module name="IBUF" type="COMB">
			<property name="truthtable" value="1"/>
			<port name="I" direction="input"/>
			<port name="O" direction="output"/>
		</module>
		<module name="IPAD" type="MACRO">
			<port name="PAD" direction="input"/>
		</module>
		<module name="OBUF" type="COMB">
			<property name="truthtable" value="1"/>
			<port name="I" direction="input"/>
			<port name="O" direction="output"/>
		</module>
		<module name="OPAD" type="MACRO">
			<port name="PAD" direction="output"/>
		</module>
		<module name="LOGIC_1" type="MACRO">
			<property name="truthtable" value="|1"/>
			<port name="LOGIC_1_PIN" direction="output"/>
		</module>
		<module name="LOGIC_0" type="MACRO">
			<property name="truthtable" value="|0"/>
			<port name="LOGIC_0_PIN" direction="output"/>
		</module>
	</external>
	<library name="work_lib">
		<module name="timer_display" type="GENERIC">
			<port name="seg" msb="6" lsb="0" direction="output"/>
			<port name="clk" direction="input"/>
			<port name="rst_n" direction="input"/>
			<contents>
				<instance name="u_counter/clk_div_reg[13]" moduleRef="DFFHQ" libraryRef="cell_lib"/>
				<instance name="u_counter/clk_div_reg[0]" moduleRef="DFFHQ" libraryRef="cell_lib"/>
				<instance name="u_counter/clk_div_reg[1]" moduleRef="DFFHQ" libraryRef="cell_lib"/>
				<instance name="u_counter/clk_div_reg[2]" moduleRef="DFFHQ" libraryRef="cell_lib"/>
				<instance name="u_counter/clk_div_reg[3]" moduleRef="DFFHQ" libraryRef="cell_lib"/>
				<instance name="u_counter/clk_div_reg[4]" moduleRef="DFFHQ" libraryRef="cell_lib"/>
				<instance name="u_counter/clk_div_reg[5]" moduleRef="DFFHQ" libraryRef="cell_lib"/>
				<instance name="u_counter/clk_div_reg[6]" moduleRef="DFFHQ" libraryRef="cell_lib"/>
				<instance name="u_counter/clk_div_reg[7]" moduleRef="DFFHQ" libraryRef="cell_lib"/>
				<instance name="u_counter/clk_div_reg[8]" moduleRef="DFFHQ" libraryRef="cell_lib"/>
				<instance name="u_counter/clk_div_reg[9]" moduleRef="DFFHQ" libraryRef="cell_lib"/>
				<instance name="u_counter/clk_div_reg[10]" moduleRef="DFFHQ" libraryRef="cell_lib"/>
				<instance name="u_counter/clk_div_reg[11]" moduleRef="DFFHQ" libraryRef="cell_lib"/>
				<instance name="u_counter/clk_div_reg[12]" moduleRef="DFFHQ" libraryRef="cell_lib"/>
				<instance name="u_counter/sec_digit_reg[0]" moduleRef="DFFHQ" libraryRef="cell_lib"/>
				<instance name="u_counter/sec_digit_reg[2]" moduleRef="DFFHQ" libraryRef="cell_lib"/>
				<instance name="u_counter/sec_digit_reg[1]" moduleRef="DFFHQ" libraryRef="cell_lib"/>
				<instance name="u_counter/sec_digit_reg[3]" moduleRef="DFFHQ" libraryRef="cell_lib"/>
				<instance name="L0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="075A"/>
				</instance>
				<instance name="L1" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0751"/>
				</instance>
				<instance name="L2" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0207"/>
				</instance>
				<instance name="L3" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="161D"/>
				</instance>
				<instance name="L4" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="3277"/>
				</instance>
				<instance name="L5" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="1D17"/>
				</instance>
				<instance name="L6" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0F39"/>
				</instance>
				<instance name="L7" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="28"/>
				</instance>
				<instance name="L8" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="2"/>
				</instance>
				<instance name="L9" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="2A80"/>
				</instance>
				<instance name="L10" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="28"/>
				</instance>
				<instance name="L11" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="2"/>
				</instance>
				<instance name="L12" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="8828"/>
				</instance>
				<instance name="L13" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="82"/>
				</instance>
				<instance name="L14" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="00A2"/>
				</instance>
				<instance name="L15" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="00A2"/>
				</instance>
				<instance name="L16" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="A002"/>
				</instance>
				<instance name="L17" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0AA0"/>
				</instance>
				<instance name="L18" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="00A2"/>
				</instance>
				<instance name="L19" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="2888"/>
				</instance>
				<instance name="L20" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="28"/>
				</instance>
				<instance name="L21" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="D020"/>
				</instance>
				<instance name="L22" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="F212"/>
				</instance>
				<instance name="L23" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="E2"/>
				</instance>
				<instance name="L24" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="F8"/>
				</instance>
				<instance name="L25" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="AA2A"/>
				</instance>
				<instance name="L26" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="8000"/>
				</instance>
				<instance name="L27" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="9555"/>
				</instance>
				<instance name="L28" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0080"/>
				</instance>
				<instance name="L29" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="5595"/>
				</instance>
				<instance name="L30" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="DFFF"/>
				</instance>
				<instance name="L31" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="8000"/>
				</instance>
				<instance name="L32" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="7FFF"/>
				</instance>
				<instance name="L33" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="20DF"/>
				</instance>
				<instance name="L34" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="2D"/>
				</instance>
				<instance name="L35" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="80"/>
				</instance>
				<instance name="L36" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="FFDF"/>
				</instance>
				<instance name="L37" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0080"/>
				</instance>
				<instance name="L38" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="FF13"/>
				</instance>
				<instance name="L39" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="04"/>
				</instance>
				<instance name="L40" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0008"/>
				</instance>
				<instance name="L41" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="80"/>
				</instance>
				<instance name="L42" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0001"/>
				</instance>
				<instance name="L43" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="1"/>
				</instance>
				<instance name="L44" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0008"/>
				</instance>
				<instance name="L45" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="FFBF"/>
				</instance>
				<instance name="L46" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="C7CF"/>
				</instance>
				<instance name="Buf-pad-clk" moduleRef="CLKBUF" libraryRef="cell_lib"/>
				<instance name="IBuf-clkpad-clk" moduleRef="CLKBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-rst_n" moduleRef="IBUF" libraryRef="cell_lib"/>
				<instance name="clk_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="rst_n_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="Buf-pad-seg[6]" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-seg[5]" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-seg[4]" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-seg[3]" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-seg[2]" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-seg[1]" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-seg[0]" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="seg[6]_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="seg[5]_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="seg[4]_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="seg[3]_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="seg[2]_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="seg[1]_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="seg[0]_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="VCC" moduleRef="LOGIC_1" libraryRef="cell_lib"/>
				<instance name="GND" moduleRef="LOGIC_0" libraryRef="cell_lib"/>
				<net name="net_IBuf-clkpad-clk">
					<portRef name="O" instanceRef="IBuf-clkpad-clk"/>
					<portRef name="CK" instanceRef="u_counter/clk_div_reg[13]"/>
					<portRef name="CK" instanceRef="u_counter/clk_div_reg[0]"/>
					<portRef name="CK" instanceRef="u_counter/clk_div_reg[1]"/>
					<portRef name="CK" instanceRef="u_counter/clk_div_reg[2]"/>
					<portRef name="CK" instanceRef="u_counter/clk_div_reg[3]"/>
					<portRef name="CK" instanceRef="u_counter/clk_div_reg[4]"/>
					<portRef name="CK" instanceRef="u_counter/clk_div_reg[5]"/>
					<portRef name="CK" instanceRef="u_counter/clk_div_reg[6]"/>
					<portRef name="CK" instanceRef="u_counter/clk_div_reg[7]"/>
					<portRef name="CK" instanceRef="u_counter/clk_div_reg[8]"/>
					<portRef name="CK" instanceRef="u_counter/clk_div_reg[9]"/>
					<portRef name="CK" instanceRef="u_counter/clk_div_reg[10]"/>
					<portRef name="CK" instanceRef="u_counter/clk_div_reg[11]"/>
					<portRef name="CK" instanceRef="u_counter/clk_div_reg[12]"/>
					<portRef name="CK" instanceRef="u_counter/sec_digit_reg[0]"/>
					<portRef name="CK" instanceRef="u_counter/sec_digit_reg[2]"/>
					<portRef name="CK" instanceRef="u_counter/sec_digit_reg[1]"/>
					<portRef name="CK" instanceRef="u_counter/sec_digit_reg[3]"/>
				</net>
				<net name="net_Buf-pad-rst_n">
					<portRef name="O" instanceRef="Buf-pad-rst_n"/>
					<portRef name="ADR0" instanceRef="L14"/>
					<portRef name="ADR0" instanceRef="L15"/>
					<portRef name="ADR0" instanceRef="L16"/>
					<portRef name="ADR0" instanceRef="L17"/>
					<portRef name="ADR0" instanceRef="L18"/>
					<portRef name="ADR2" instanceRef="L21"/>
					<portRef name="ADR0" instanceRef="L25"/>
					<portRef name="ADR0" instanceRef="L36"/>
					<portRef name="ADR2" instanceRef="L37"/>
					<portRef name="ADR1" instanceRef="L39"/>
				</net>
				<net name="net_L7">
					<portRef name="O" instanceRef="L7"/>
					<portRef name="D" instanceRef="u_counter/clk_div_reg[13]"/>
				</net>
				<net name="net_L8">
					<portRef name="O" instanceRef="L8"/>
					<portRef name="D" instanceRef="u_counter/clk_div_reg[12]"/>
				</net>
				<net name="net_L9">
					<portRef name="O" instanceRef="L9"/>
					<portRef name="D" instanceRef="u_counter/clk_div_reg[11]"/>
				</net>
				<net name="net_L10">
					<portRef name="O" instanceRef="L10"/>
					<portRef name="D" instanceRef="u_counter/clk_div_reg[10]"/>
				</net>
				<net name="net_L11">
					<portRef name="O" instanceRef="L11"/>
					<portRef name="D" instanceRef="u_counter/clk_div_reg[9]"/>
				</net>
				<net name="net_L12">
					<portRef name="O" instanceRef="L12"/>
					<portRef name="D" instanceRef="u_counter/clk_div_reg[8]"/>
				</net>
				<net name="net_L13">
					<portRef name="O" instanceRef="L13"/>
					<portRef name="D" instanceRef="u_counter/clk_div_reg[7]"/>
				</net>
				<net name="net_L14">
					<portRef name="O" instanceRef="L14"/>
					<portRef name="D" instanceRef="u_counter/clk_div_reg[6]"/>
				</net>
				<net name="net_L15">
					<portRef name="O" instanceRef="L15"/>
					<portRef name="D" instanceRef="u_counter/clk_div_reg[5]"/>
				</net>
				<net name="net_L16">
					<portRef name="O" instanceRef="L16"/>
					<portRef name="D" instanceRef="u_counter/clk_div_reg[4]"/>
				</net>
				<net name="net_L17">
					<portRef name="O" instanceRef="L17"/>
					<portRef name="D" instanceRef="u_counter/clk_div_reg[3]"/>
				</net>
				<net name="net_L19">
					<portRef name="O" instanceRef="L19"/>
					<portRef name="D" instanceRef="u_counter/clk_div_reg[2]"/>
				</net>
				<net name="net_L20">
					<portRef name="O" instanceRef="L20"/>
					<portRef name="D" instanceRef="u_counter/clk_div_reg[1]"/>
				</net>
				<net name="net_L18">
					<portRef name="O" instanceRef="L18"/>
					<portRef name="D" instanceRef="u_counter/clk_div_reg[0]"/>
				</net>
				<net name="u_counter/clk_div[0]">
					<portRef name="Q" instanceRef="u_counter/clk_div_reg[0]"/>
					<portRef name="ADR3" instanceRef="L18"/>
					<portRef name="ADR3" instanceRef="L19"/>
					<portRef name="ADR1" instanceRef="L20"/>
					<portRef name="ADR2" instanceRef="L32"/>
					<portRef name="ADR2" instanceRef="L35"/>
				</net>
				<net name="u_counter/clk_div[1]">
					<portRef name="Q" instanceRef="u_counter/clk_div_reg[1]"/>
					<portRef name="ADR2" instanceRef="L19"/>
					<portRef name="ADR2" instanceRef="L20"/>
					<portRef name="ADR0" instanceRef="L32"/>
					<portRef name="ADR0" instanceRef="L35"/>
				</net>
				<net name="u_counter/clk_div[2]">
					<portRef name="Q" instanceRef="u_counter/clk_div_reg[2]"/>
					<portRef name="ADR1" instanceRef="L19"/>
					<portRef name="ADR1" instanceRef="L32"/>
					<portRef name="ADR1" instanceRef="L35"/>
				</net>
				<net name="u_counter/clk_div[3]">
					<portRef name="Q" instanceRef="u_counter/clk_div_reg[3]"/>
					<portRef name="ADR3" instanceRef="L17"/>
					<portRef name="ADR3" instanceRef="L32"/>
				</net>
				<net name="u_counter/clk_div[4]">
					<portRef name="Q" instanceRef="u_counter/clk_div_reg[4]"/>
					<portRef name="ADR3" instanceRef="L16"/>
					<portRef name="ADR0" instanceRef="L30"/>
					<portRef name="ADR0" instanceRef="L33"/>
					<portRef name="ADR0" instanceRef="L34"/>
					<portRef name="ADR3" instanceRef="L42"/>
				</net>
				<net name="u_counter/clk_div[5]">
					<portRef name="Q" instanceRef="u_counter/clk_div_reg[5]"/>
					<portRef name="ADR2" instanceRef="L30"/>
					<portRef name="ADR2" instanceRef="L33"/>
					<portRef name="ADR2" instanceRef="L34"/>
					<portRef name="ADR1" instanceRef="L42"/>
				</net>
				<net name="u_counter/clk_div[6]">
					<portRef name="Q" instanceRef="u_counter/clk_div_reg[6]"/>
					<portRef name="ADR3" instanceRef="L30"/>
					<portRef name="ADR3" instanceRef="L33"/>
					<portRef name="ADR2" instanceRef="L42"/>
				</net>
				<net name="u_counter/clk_div[7]">
					<portRef name="Q" instanceRef="u_counter/clk_div_reg[7]"/>
					<portRef name="ADR2" instanceRef="L12"/>
					<portRef name="ADR1" instanceRef="L13"/>
					<portRef name="ADR2" instanceRef="L28"/>
					<portRef name="ADR2" instanceRef="L29"/>
					<portRef name="ADR0" instanceRef="L42"/>
				</net>
				<net name="u_counter/clk_div[8]">
					<portRef name="Q" instanceRef="u_counter/clk_div_reg[8]"/>
					<portRef name="ADR1" instanceRef="L12"/>
					<portRef name="ADR1" instanceRef="L28"/>
					<portRef name="ADR1" instanceRef="L29"/>
					<portRef name="ADR2" instanceRef="L41"/>
				</net>
				<net name="u_counter/clk_div[9]">
					<portRef name="Q" instanceRef="u_counter/clk_div_reg[9]"/>
					<portRef name="ADR0" instanceRef="L28"/>
					<portRef name="ADR0" instanceRef="L29"/>
					<portRef name="ADR1" instanceRef="L41"/>
				</net>
				<net name="u_counter/clk_div[10]">
					<portRef name="Q" instanceRef="u_counter/clk_div_reg[10]"/>
					<portRef name="ADR2" instanceRef="L9"/>
					<portRef name="ADR1" instanceRef="L10"/>
					<portRef name="ADR2" instanceRef="L26"/>
					<portRef name="ADR2" instanceRef="L27"/>
					<portRef name="ADR0" instanceRef="L41"/>
				</net>
				<net name="u_counter/clk_div[11]">
					<portRef name="Q" instanceRef="u_counter/clk_div_reg[11]"/>
					<portRef name="ADR3" instanceRef="L9"/>
					<portRef name="ADR3" instanceRef="L26"/>
					<portRef name="ADR3" instanceRef="L27"/>
					<portRef name="ADR2" instanceRef="L40"/>
					<portRef name="ADR0" instanceRef="L43"/>
				</net>
				<net name="u_counter/clk_div[12]">
					<portRef name="Q" instanceRef="u_counter/clk_div_reg[12]"/>
					<portRef name="ADR0" instanceRef="L26"/>
					<portRef name="ADR0" instanceRef="L27"/>
					<portRef name="ADR3" instanceRef="L40"/>
					<portRef name="ADR1" instanceRef="L43"/>
				</net>
				<net name="u_counter/clk_div[13]">
					<portRef name="Q" instanceRef="u_counter/clk_div_reg[13]"/>
					<portRef name="ADR1" instanceRef="L7"/>
					<portRef name="ADR0" instanceRef="L31"/>
					<portRef name="ADR0" instanceRef="L40"/>
				</net>
				<net name="net_L24">
					<portRef name="O" instanceRef="L24"/>
					<portRef name="D" instanceRef="u_counter/sec_digit_reg[3]"/>
				</net>
				<net name="net_L23">
					<portRef name="O" instanceRef="L23"/>
					<portRef name="D" instanceRef="u_counter/sec_digit_reg[2]"/>
				</net>
				<net name="net_L22">
					<portRef name="O" instanceRef="L22"/>
					<portRef name="D" instanceRef="u_counter/sec_digit_reg[1]"/>
				</net>
				<net name="net_L21">
					<portRef name="O" instanceRef="L21"/>
					<portRef name="D" instanceRef="u_counter/sec_digit_reg[0]"/>
				</net>
				<net name="net_L25">
					<portRef name="O" instanceRef="L25"/>
					<portRef name="ADR0" instanceRef="L7"/>
					<portRef name="ADR0" instanceRef="L8"/>
					<portRef name="ADR0" instanceRef="L9"/>
					<portRef name="ADR0" instanceRef="L10"/>
					<portRef name="ADR0" instanceRef="L11"/>
					<portRef name="ADR0" instanceRef="L12"/>
					<portRef name="ADR0" instanceRef="L13"/>
					<portRef name="ADR0" instanceRef="L19"/>
					<portRef name="ADR0" instanceRef="L20"/>
					<portRef name="ADR3" instanceRef="L22"/>
					<portRef name="ADR3" instanceRef="L38"/>
				</net>
				<net name="net_L26">
					<portRef name="O" instanceRef="L26"/>
					<portRef name="ADR2" instanceRef="L7"/>
				</net>
				<net name="net_L27">
					<portRef name="O" instanceRef="L27"/>
					<portRef name="ADR1" instanceRef="L8"/>
				</net>
				<net name="net_L28">
					<portRef name="O" instanceRef="L28"/>
					<portRef name="ADR1" instanceRef="L9"/>
					<portRef name="ADR2" instanceRef="L10"/>
					<portRef name="ADR1" instanceRef="L26"/>
					<portRef name="ADR1" instanceRef="L27"/>
				</net>
				<net name="net_L29">
					<portRef name="O" instanceRef="L29"/>
					<portRef name="ADR1" instanceRef="L11"/>
				</net>
				<net name="net_L30">
					<portRef name="O" instanceRef="L30"/>
					<portRef name="ADR3" instanceRef="L12"/>
					<portRef name="ADR2" instanceRef="L13"/>
					<portRef name="ADR3" instanceRef="L28"/>
					<portRef name="ADR3" instanceRef="L29"/>
				</net>
				<net name="net_L33">
					<portRef name="O" instanceRef="L33"/>
					<portRef name="ADR3" instanceRef="L14"/>
				</net>
				<net name="net_L34">
					<portRef name="O" instanceRef="L34"/>
					<portRef name="ADR3" instanceRef="L15"/>
				</net>
				<net name="net_L32">
					<portRef name="O" instanceRef="L32"/>
					<portRef name="ADR2" instanceRef="L14"/>
					<portRef name="ADR2" instanceRef="L15"/>
					<portRef name="ADR2" instanceRef="L16"/>
					<portRef name="ADR2" instanceRef="L18"/>
					<portRef name="ADR1" instanceRef="L21"/>
					<portRef name="ADR3" instanceRef="L25"/>
					<portRef name="ADR1" instanceRef="L30"/>
					<portRef name="ADR1" instanceRef="L33"/>
					<portRef name="ADR1" instanceRef="L34"/>
					<portRef name="ADR3" instanceRef="L36"/>
					<portRef name="ADR3" instanceRef="L45"/>
				</net>
				<net name="net_L35">
					<portRef name="O" instanceRef="L35"/>
					<portRef name="ADR2" instanceRef="L17"/>
				</net>
				<net name="net_L36">
					<portRef name="O" instanceRef="L36"/>
					<portRef name="ADR1" instanceRef="L22"/>
					<portRef name="ADR1" instanceRef="L38"/>
				</net>
				<net name="net_L37">
					<portRef name="O" instanceRef="L37"/>
					<portRef name="ADR0" instanceRef="L23"/>
				</net>
				<net name="net_L38">
					<portRef name="O" instanceRef="L38"/>
					<portRef name="ADR2" instanceRef="L23"/>
					<portRef name="ADR1" instanceRef="L24"/>
				</net>
				<net name="net_L46">
					<portRef name="O" instanceRef="L46"/>
					<portRef name="ADR0" instanceRef="L39"/>
				</net>
				<net name="net_L31">
					<portRef name="O" instanceRef="L31"/>
					<portRef name="ADR1" instanceRef="L14"/>
					<portRef name="ADR1" instanceRef="L15"/>
					<portRef name="ADR1" instanceRef="L16"/>
					<portRef name="ADR1" instanceRef="L17"/>
					<portRef name="ADR1" instanceRef="L18"/>
					<portRef name="ADR0" instanceRef="L21"/>
					<portRef name="ADR2" instanceRef="L36"/>
				</net>
				<net name="sec_digit[3]">
					<portRef name="Q" instanceRef="u_counter/sec_digit_reg[3]"/>
					<portRef name="ADR2" instanceRef="L0"/>
					<portRef name="ADR2" instanceRef="L1"/>
					<portRef name="ADR1" instanceRef="L2"/>
					<portRef name="ADR2" instanceRef="L3"/>
					<portRef name="ADR1" instanceRef="L4"/>
					<portRef name="ADR2" instanceRef="L5"/>
					<portRef name="ADR2" instanceRef="L6"/>
					<portRef name="ADR0" instanceRef="L24"/>
					<portRef name="ADR1" instanceRef="L44"/>
					<portRef name="ADR2" instanceRef="L46"/>
				</net>
				<net name="sec_digit[2]">
					<portRef name="Q" instanceRef="u_counter/sec_digit_reg[2]"/>
					<portRef name="ADR3" instanceRef="L0"/>
					<portRef name="ADR3" instanceRef="L1"/>
					<portRef name="ADR3" instanceRef="L2"/>
					<portRef name="ADR0" instanceRef="L3"/>
					<portRef name="ADR0" instanceRef="L4"/>
					<portRef name="ADR0" instanceRef="L5"/>
					<portRef name="ADR1" instanceRef="L6"/>
					<portRef name="ADR1" instanceRef="L23"/>
					<portRef name="ADR2" instanceRef="L44"/>
					<portRef name="ADR1" instanceRef="L46"/>
				</net>
				<net name="sec_digit[1]">
					<portRef name="Q" instanceRef="u_counter/sec_digit_reg[1]"/>
					<portRef name="ADR0" instanceRef="L0"/>
					<portRef name="ADR0" instanceRef="L1"/>
					<portRef name="ADR0" instanceRef="L2"/>
					<portRef name="ADR1" instanceRef="L3"/>
					<portRef name="ADR3" instanceRef="L4"/>
					<portRef name="ADR1" instanceRef="L5"/>
					<portRef name="ADR3" instanceRef="L6"/>
					<portRef name="ADR2" instanceRef="L22"/>
					<portRef name="ADR0" instanceRef="L37"/>
					<portRef name="ADR0" instanceRef="L38"/>
					<portRef name="ADR3" instanceRef="L44"/>
					<portRef name="ADR3" instanceRef="L46"/>
				</net>
				<net name="sec_digit[0]">
					<portRef name="Q" instanceRef="u_counter/sec_digit_reg[0]"/>
					<portRef name="ADR1" instanceRef="L0"/>
					<portRef name="ADR1" instanceRef="L1"/>
					<portRef name="ADR2" instanceRef="L2"/>
					<portRef name="ADR3" instanceRef="L3"/>
					<portRef name="ADR2" instanceRef="L4"/>
					<portRef name="ADR3" instanceRef="L5"/>
					<portRef name="ADR0" instanceRef="L6"/>
					<portRef name="ADR3" instanceRef="L21"/>
					<portRef name="ADR0" instanceRef="L22"/>
					<portRef name="ADR1" instanceRef="L37"/>
					<portRef name="ADR2" instanceRef="L38"/>
					<portRef name="ADR0" instanceRef="L44"/>
					<portRef name="ADR0" instanceRef="L46"/>
				</net>
				<net name="net_Buf-pad-seg[0]">
					<portRef name="O" instanceRef="L0"/>
					<portRef name="I" instanceRef="Buf-pad-seg[0]"/>
				</net>
				<net name="net_Buf-pad-seg[1]">
					<portRef name="O" instanceRef="L1"/>
					<portRef name="I" instanceRef="Buf-pad-seg[1]"/>
				</net>
				<net name="net_Buf-pad-seg[2]">
					<portRef name="O" instanceRef="L2"/>
					<portRef name="I" instanceRef="Buf-pad-seg[2]"/>
				</net>
				<net name="net_Buf-pad-seg[3]">
					<portRef name="O" instanceRef="L3"/>
					<portRef name="I" instanceRef="Buf-pad-seg[3]"/>
				</net>
				<net name="net_Buf-pad-seg[4]">
					<portRef name="O" instanceRef="L4"/>
					<portRef name="I" instanceRef="Buf-pad-seg[4]"/>
				</net>
				<net name="net_Buf-pad-seg[5]">
					<portRef name="O" instanceRef="L5"/>
					<portRef name="I" instanceRef="Buf-pad-seg[5]"/>
				</net>
				<net name="net_Buf-pad-seg[6]">
					<portRef name="O" instanceRef="L6"/>
					<portRef name="I" instanceRef="Buf-pad-seg[6]"/>
				</net>
				<net name="net_L39">
					<portRef name="O" instanceRef="L39"/>
					<portRef name="ADR2" instanceRef="L24"/>
				</net>
				<net name="net_L44">
					<portRef name="O" instanceRef="L44"/>
					<portRef name="ADR1" instanceRef="L36"/>
					<portRef name="ADR0" instanceRef="L45"/>
				</net>
				<net name="net_L45">
					<portRef name="O" instanceRef="L45"/>
					<portRef name="ADR3" instanceRef="L37"/>
					<portRef name="ADR2" instanceRef="L39"/>
				</net>
				<net name="net_L40">
					<portRef name="O" instanceRef="L40"/>
					<portRef name="ADR1" instanceRef="L25"/>
					<portRef name="ADR1" instanceRef="L45"/>
				</net>
				<net name="net_L41">
					<portRef name="O" instanceRef="L41"/>
					<portRef name="ADR2" instanceRef="L25"/>
					<portRef name="ADR3" instanceRef="L31"/>
					<portRef name="ADR2" instanceRef="L45"/>
				</net>
				<net name="net_L42">
					<portRef name="O" instanceRef="L42"/>
					<portRef name="ADR1" instanceRef="L31"/>
					<portRef name="ADR1" instanceRef="L40"/>
				</net>
				<net name="net_L43">
					<portRef name="O" instanceRef="L43"/>
					<portRef name="ADR2" instanceRef="L31"/>
				</net>
				<net name="clk">
					<portRef name="clk"/>
					<portRef name="I" instanceRef="Buf-pad-clk"/>
					<portRef name="PAD" instanceRef="clk_ipad"/>
				</net>
				<net name="net_Buf-pad-clk">
					<portRef name="O" instanceRef="Buf-pad-clk"/>
					<portRef name="I" instanceRef="IBuf-clkpad-clk"/>
				</net>
				<net name="rst_n">
					<portRef name="rst_n"/>
					<portRef name="I" instanceRef="Buf-pad-rst_n"/>
					<portRef name="PAD" instanceRef="rst_n_ipad"/>
				</net>
				<net name="seg[6]">
					<portRef name="PAD" instanceRef="seg[6]_opad"/>
					<portRef name="O" instanceRef="Buf-pad-seg[6]"/>
					<portRef name="seg[6]"/>
				</net>
				<net name="seg[5]">
					<portRef name="PAD" instanceRef="seg[5]_opad"/>
					<portRef name="O" instanceRef="Buf-pad-seg[5]"/>
					<portRef name="seg[5]"/>
				</net>
				<net name="seg[4]">
					<portRef name="PAD" instanceRef="seg[4]_opad"/>
					<portRef name="O" instanceRef="Buf-pad-seg[4]"/>
					<portRef name="seg[4]"/>
				</net>
				<net name="seg[3]">
					<portRef name="PAD" instanceRef="seg[3]_opad"/>
					<portRef name="O" instanceRef="Buf-pad-seg[3]"/>
					<portRef name="seg[3]"/>
				</net>
				<net name="seg[2]">
					<portRef name="PAD" instanceRef="seg[2]_opad"/>
					<portRef name="O" instanceRef="Buf-pad-seg[2]"/>
					<portRef name="seg[2]"/>
				</net>
				<net name="seg[1]">
					<portRef name="PAD" instanceRef="seg[1]_opad"/>
					<portRef name="O" instanceRef="Buf-pad-seg[1]"/>
					<portRef name="seg[1]"/>
				</net>
				<net name="seg[0]">
					<portRef name="PAD" instanceRef="seg[0]_opad"/>
					<portRef name="O" instanceRef="Buf-pad-seg[0]"/>
					<portRef name="seg[0]"/>
				</net>
			</contents>
		</module>
	</library>
	<topModule name="timer_display" libraryRef="work_lib"/>
</design>

