0.7
2020.1
May 27 2020
19:59:15
/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Projects/AXI_Convolution_Controller/AXI_Convolution_Controller.ip_user_files/bd/BRAM/ip/BRAM_blk_mem_gen_0_0/sim/BRAM_blk_mem_gen_0_0.v,1614212353,verilog,,/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Projects/AXI_Convolution_Controller/AXI_Convolution_Controller.ip_user_files/bd/BRAM/sim/BRAM.v,,BRAM_blk_mem_gen_0_0,,,../../../../../../Sources,,,,,
/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Projects/AXI_Convolution_Controller/AXI_Convolution_Controller.ip_user_files/bd/BRAM/sim/BRAM.v,1614212976,verilog,,/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/AXI_Convolution_Controller.v,,BRAM,,,../../../../../../Sources,,,,,
/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Projects/AXI_Convolution_Controller/AXI_Convolution_Controller.sim/sim_1/behav/xsim/glbl.v,1612334565,verilog,,,,glbl,,,,,,,,
/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/Adder/param_int_adder.v,1614206918,verilog,,/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/Controller_w_BRAM_TB.v,,param_int_adder,,,../../../../../../Sources,,,,,
/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccelerator.v,1614206918,verilog,,/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/multiplyComputePynq.v,,matrixAccelerator,,,../../../../../../Sources,,,,,
/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/AXI_Convolution_Controller.v,1614209417,verilog,,/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/src/BRAM/hdl/BRAM_wrapper.v,,Convolution_Controller,,,../../../../../../Sources,,,,,
/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/src/BRAM/hdl/BRAM_wrapper.v,1614212364,verilog,,/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/src/bram_coupler.v,,BRAM_wrapper,,,../../../../../../Sources,,,,,
/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/src/bram_coupler.v,1614211875,verilog,,/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/fixedmultiplyCompute.v,,bram_coupler,,,../../../../../../Sources,,,,,
/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/fixedmultiplyCompute.v,1612509787,verilog,,/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccelerator.v,,fixedmultiplyCompute,,,../../../../../../Sources,,,,,
/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/multiplyComputePynq.v,1612510304,verilog,,/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/Adder/param_int_adder.v,,multiplyComputePynq,,,../../../../../../Sources,,,,,
/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/BRAM_tb.v,1614211272,verilog,,,/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,bram_tb,,,../../../../../../Sources,,,,,
/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/Controller_w_BRAM_TB.v,1614206918,verilog,,,/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,Controller_w_BRAM_TB,,,../../../../../../Sources,,,,,
/media/david/8c28c226-49fc-48fe-8ea0-9d8a16d4b685/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h,1612334577,verilog,,,,,,,,,,,,
