Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Mar  9 13:42:23 2023
| Host         : DESKTOP-VEN7OOV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-8   Critical Warning  No common period between related clocks             1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               1           
TIMING-18  Warning           Missing input or output delay                       5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
   -159.826     -159.826                      1                  175        0.164        0.000                      0                  175       16.667        0.000                       0                    99  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
nolabel_line70/inst/clk_in  {0.000 41.666}     83.333          12.000          
  clk_out_clock_gen_24MHz   {0.000 20.833}     41.666          24.000          
  clkfbout_clock_gen_24MHz  {0.000 41.666}     83.333          12.000          
sys_clk_pin                 {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
nolabel_line70/inst/clk_in                                                                                                                                                   16.667        0.000                       0                     1  
  clk_out_clock_gen_24MHz      -159.826     -159.826                      1                    3        0.262        0.000                      0                    3       20.333        0.000                       0                     6  
  clkfbout_clock_gen_24MHz                                                                                                                                                   16.667        0.000                       0                     3  
sys_clk_pin                      77.999        0.000                      0                  172        0.179        0.000                      0                  172       41.160        0.000                       0                    89  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin              clk_out_clock_gen_24MHz      -10.228      -10.228                      1                    1        0.164        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                
----------                ----------                --------                
(none)                    clk_out_clock_gen_24MHz                             
(none)                    clkfbout_clock_gen_24MHz                            
(none)                    sys_clk_pin                                         
(none)                                              clk_out_clock_gen_24MHz   
(none)                                              sys_clk_pin               


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line70/inst/clk_in
  To Clock:  nolabel_line70/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line70/inst/clk_in
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { nolabel_line70/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y0  nolabel_line70/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X1Y0  nolabel_line70/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X1Y0  nolabel_line70/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X1Y0  nolabel_line70/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X1Y0  nolabel_line70/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X1Y0  nolabel_line70/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clock_gen_24MHz
  To Clock:  clk_out_clock_gen_24MHz

Setup :            1  Failing Endpoint ,  Worst Slack     -159.826ns,  Total Violation     -159.826ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -159.826ns  (required time - arrival time)
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            capture_dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out_clock_gen_24MHz rise@41.667ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        201.178ns  (logic 58.527ns (29.092%)  route 142.651ns (70.908%))
  Logic Levels:           422  (LUT1=412 LUT2=8 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 43.181 - 41.667 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     1.571    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=4, routed)           1.635     1.635    lauch_dff/clk_out
    SLICE_X40Y1          FDRE                                         r  lauch_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.518     2.153 r  lauch_dff/q_reg/Q
                         net (fo=3, routed)           0.163     2.317    delay/inv_delay_line/genblk1[0].inv_pair_unit/a
    SLICE_X41Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.441 f  delay/inv_delay_line/genblk1[0].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.306     2.747    delay/inv_delay_line/genblk1[0].inv_pair_unit/trans
    SLICE_X40Y3          LUT1 (Prop_lut1_I0_O)        0.124     2.871 r  delay/inv_delay_line/genblk1[0].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.303     3.174    delay/inv_delay_line/genblk1[1].inv_pair_unit/a
    SLICE_X38Y3          LUT1 (Prop_lut1_I0_O)        0.124     3.298 f  delay/inv_delay_line/genblk1[1].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.435     3.733    delay/inv_delay_line/genblk1[1].inv_pair_unit/trans
    SLICE_X40Y2          LUT1 (Prop_lut1_I0_O)        0.124     3.857 r  delay/inv_delay_line/genblk1[1].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.440     4.297    delay/inv_delay_line/genblk1[2].inv_pair_unit/a
    SLICE_X41Y1          LUT1 (Prop_lut1_I0_O)        0.124     4.421 f  delay/inv_delay_line/genblk1[2].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.402     4.823    delay/inv_delay_line/genblk1[2].inv_pair_unit/trans
    SLICE_X41Y2          LUT1 (Prop_lut1_I0_O)        0.124     4.947 r  delay/inv_delay_line/genblk1[2].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.276     5.223    delay/inv_delay_line/genblk1[3].inv_pair_unit/a
    SLICE_X41Y2          LUT1 (Prop_lut1_I0_O)        0.124     5.347 f  delay/inv_delay_line/genblk1[3].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.301     5.648    delay/inv_delay_line/genblk1[3].inv_pair_unit/trans
    SLICE_X41Y1          LUT1 (Prop_lut1_I0_O)        0.124     5.772 r  delay/inv_delay_line/genblk1[3].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.296     6.068    delay/inv_delay_line/genblk1[4].inv_pair_unit/a
    SLICE_X41Y2          LUT1 (Prop_lut1_I0_O)        0.124     6.192 f  delay/inv_delay_line/genblk1[4].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263     6.455    delay/inv_delay_line/genblk1[4].inv_pair_unit/trans
    SLICE_X41Y2          LUT1 (Prop_lut1_I0_O)        0.124     6.579 r  delay/inv_delay_line/genblk1[4].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.443     7.021    delay/inv_delay_line/genblk1[5].inv_pair_unit/a
    SLICE_X41Y2          LUT1 (Prop_lut1_I0_O)        0.153     7.174 f  delay/inv_delay_line/genblk1[5].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.524     7.698    delay/inv_delay_line/genblk1[5].inv_pair_unit/trans
    SLICE_X40Y2          LUT1 (Prop_lut1_I0_O)        0.351     8.049 r  delay/inv_delay_line/genblk1[5].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.324     8.374    delay/inv_delay_line/genblk1[6].inv_pair_unit/a
    SLICE_X40Y4          LUT1 (Prop_lut1_I0_O)        0.328     8.702 f  delay/inv_delay_line/genblk1[6].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.593     9.295    delay/inv_delay_line/genblk1[6].inv_pair_unit/trans
    SLICE_X40Y3          LUT1 (Prop_lut1_I0_O)        0.150     9.445 r  delay/inv_delay_line/genblk1[6].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.479     9.924    delay/inv_delay_line/genblk1[7].inv_pair_unit/a
    SLICE_X40Y3          LUT1 (Prop_lut1_I0_O)        0.328    10.252 f  delay/inv_delay_line/genblk1[7].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.423    10.674    delay/inv_delay_line/genblk1[7].inv_pair_unit/trans
    SLICE_X38Y3          LUT1 (Prop_lut1_I0_O)        0.117    10.791 r  delay/inv_delay_line/genblk1[7].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.603    11.394    delay/inv_delay_line/genblk1[8].inv_pair_unit/a
    SLICE_X41Y2          LUT1 (Prop_lut1_I0_O)        0.358    11.752 f  delay/inv_delay_line/genblk1[8].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.474    12.227    delay/inv_delay_line/genblk1[8].inv_pair_unit/trans
    SLICE_X40Y4          LUT1 (Prop_lut1_I0_O)        0.326    12.553 r  delay/inv_delay_line/genblk1[8].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.439    12.992    delay/inv_delay_line/genblk1[9].inv_pair_unit/a
    SLICE_X40Y2          LUT1 (Prop_lut1_I0_O)        0.124    13.116 f  delay/inv_delay_line/genblk1[9].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.537    13.653    delay/inv_delay_line/genblk1[9].inv_pair_unit/trans
    SLICE_X39Y2          LUT1 (Prop_lut1_I0_O)        0.124    13.777 r  delay/inv_delay_line/genblk1[9].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.569    14.346    delay/inv_delay_line/genblk1[10].inv_pair_unit/a
    SLICE_X40Y2          LUT1 (Prop_lut1_I0_O)        0.124    14.470 f  delay/inv_delay_line/genblk1[10].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.418    14.887    delay/inv_delay_line/genblk1[10].inv_pair_unit/trans
    SLICE_X40Y4          LUT1 (Prop_lut1_I0_O)        0.116    15.003 r  delay/inv_delay_line/genblk1[10].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.324    15.327    delay/inv_delay_line/genblk1[11].inv_pair_unit/a
    SLICE_X40Y6          LUT1 (Prop_lut1_I0_O)        0.328    15.655 f  delay/inv_delay_line/genblk1[11].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.306    15.961    delay/inv_delay_line/genblk1[11].inv_pair_unit/trans
    SLICE_X40Y5          LUT1 (Prop_lut1_I0_O)        0.124    16.085 r  delay/inv_delay_line/genblk1[11].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.308    16.393    delay/inv_delay_line/genblk1[12].inv_pair_unit/a
    SLICE_X41Y5          LUT1 (Prop_lut1_I0_O)        0.124    16.517 f  delay/inv_delay_line/genblk1[12].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.451    16.967    delay/inv_delay_line/genblk1[12].inv_pair_unit/trans
    SLICE_X37Y3          LUT1 (Prop_lut1_I0_O)        0.124    17.091 r  delay/inv_delay_line/genblk1[12].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.317    17.408    delay/inv_delay_line/genblk1[13].inv_pair_unit/a
    SLICE_X38Y3          LUT1 (Prop_lut1_I0_O)        0.124    17.532 f  delay/inv_delay_line/genblk1[13].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.438    17.971    delay/inv_delay_line/genblk1[13].inv_pair_unit/trans
    SLICE_X40Y1          LUT1 (Prop_lut1_I0_O)        0.124    18.095 r  delay/inv_delay_line/genblk1[13].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.482    18.577    delay/inv_delay_line/genblk1[14].inv_pair_unit/a
    SLICE_X40Y3          LUT1 (Prop_lut1_I0_O)        0.124    18.701 f  delay/inv_delay_line/genblk1[14].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.434    19.135    delay/inv_delay_line/genblk1[14].inv_pair_unit/trans
    SLICE_X41Y4          LUT1 (Prop_lut1_I0_O)        0.124    19.259 r  delay/inv_delay_line/genblk1[14].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.166    19.425    delay/inv_delay_line/genblk1[15].inv_pair_unit/a
    SLICE_X41Y4          LUT1 (Prop_lut1_I0_O)        0.124    19.549 f  delay/inv_delay_line/genblk1[15].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    19.812    delay/inv_delay_line/genblk1[15].inv_pair_unit/trans
    SLICE_X41Y4          LUT1 (Prop_lut1_I0_O)        0.124    19.936 r  delay/inv_delay_line/genblk1[15].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.167    20.102    delay/inv_delay_line/genblk1[16].inv_pair_unit/a
    SLICE_X41Y4          LUT1 (Prop_lut1_I0_O)        0.124    20.226 f  delay/inv_delay_line/genblk1[16].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.487    20.713    delay/inv_delay_line/genblk1[16].inv_pair_unit/trans
    SLICE_X41Y10         LUT1 (Prop_lut1_I0_O)        0.124    20.837 r  delay/inv_delay_line/genblk1[16].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.163    21.000    delay/inv_delay_line/genblk1[17].inv_pair_unit/a
    SLICE_X41Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.124 f  delay/inv_delay_line/genblk1[17].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.292    21.417    delay/inv_delay_line/genblk1[17].inv_pair_unit/trans
    SLICE_X41Y11         LUT1 (Prop_lut1_I0_O)        0.124    21.541 r  delay/inv_delay_line/genblk1[17].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.163    21.704    delay/inv_delay_line/genblk1[18].inv_pair_unit/a
    SLICE_X41Y11         LUT1 (Prop_lut1_I0_O)        0.124    21.828 f  delay/inv_delay_line/genblk1[18].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.303    22.131    delay/inv_delay_line/genblk1[18].inv_pair_unit/trans
    SLICE_X40Y10         LUT1 (Prop_lut1_I0_O)        0.124    22.255 r  delay/inv_delay_line/genblk1[18].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173    22.428    delay/inv_delay_line/genblk1[19].inv_pair_unit/a
    SLICE_X40Y10         LUT1 (Prop_lut1_I0_O)        0.124    22.552 f  delay/inv_delay_line/genblk1[19].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.637    23.189    delay/inv_delay_line/genblk1[19].inv_pair_unit/trans
    SLICE_X40Y3          LUT1 (Prop_lut1_I0_O)        0.124    23.313 r  delay/inv_delay_line/genblk1[19].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.328    23.641    delay/inv_delay_line/genblk1[20].inv_pair_unit/a
    SLICE_X40Y5          LUT1 (Prop_lut1_I0_O)        0.124    23.765 f  delay/inv_delay_line/genblk1[20].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.447    24.212    delay/inv_delay_line/genblk1[20].inv_pair_unit/trans
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.124    24.336 r  delay/inv_delay_line/genblk1[20].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.305    24.641    delay/inv_delay_line/genblk1[21].inv_pair_unit/a
    SLICE_X41Y7          LUT1 (Prop_lut1_I0_O)        0.124    24.765 f  delay/inv_delay_line/genblk1[21].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.630    25.395    delay/inv_delay_line/genblk1[21].inv_pair_unit/trans
    SLICE_X38Y2          LUT1 (Prop_lut1_I0_O)        0.124    25.519 r  delay/inv_delay_line/genblk1[21].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.775    26.294    delay/inv_delay_line/genblk1[22].inv_pair_unit/a
    SLICE_X38Y3          LUT1 (Prop_lut1_I0_O)        0.124    26.418 f  delay/inv_delay_line/genblk1[22].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    26.697    delay/inv_delay_line/genblk1[22].inv_pair_unit/trans
    SLICE_X38Y3          LUT1 (Prop_lut1_I0_O)        0.124    26.821 r  delay/inv_delay_line/genblk1[22].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.604    27.426    delay/inv_delay_line/genblk1[23].inv_pair_unit/a
    SLICE_X39Y3          LUT1 (Prop_lut1_I0_O)        0.124    27.550 f  delay/inv_delay_line/genblk1[23].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.402    27.952    delay/inv_delay_line/genblk1[23].inv_pair_unit/trans
    SLICE_X39Y3          LUT1 (Prop_lut1_I0_O)        0.124    28.076 r  delay/inv_delay_line/genblk1[23].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.416    28.492    delay/inv_delay_line/genblk1[24].inv_pair_unit/a
    SLICE_X39Y2          LUT1 (Prop_lut1_I0_O)        0.124    28.616 f  delay/inv_delay_line/genblk1[24].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.455    29.070    delay/inv_delay_line/genblk1[24].inv_pair_unit/trans
    SLICE_X39Y2          LUT1 (Prop_lut1_I0_O)        0.124    29.194 r  delay/inv_delay_line/genblk1[24].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.445    29.639    delay/inv_delay_line/genblk1[25].inv_pair_unit/a
    SLICE_X39Y2          LUT1 (Prop_lut1_I0_O)        0.150    29.789 f  delay/inv_delay_line/genblk1[25].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.436    30.226    delay/inv_delay_line/genblk1[25].inv_pair_unit/trans
    SLICE_X39Y2          LUT1 (Prop_lut1_I0_O)        0.326    30.552 r  delay/inv_delay_line/genblk1[25].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.507    31.059    delay/inv_delay_line/genblk1[26].inv_pair_unit/a
    SLICE_X38Y2          LUT1 (Prop_lut1_I0_O)        0.124    31.183 f  delay/inv_delay_line/genblk1[26].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    31.462    delay/inv_delay_line/genblk1[26].inv_pair_unit/trans
    SLICE_X38Y2          LUT1 (Prop_lut1_I0_O)        0.124    31.586 r  delay/inv_delay_line/genblk1[26].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.443    32.029    delay/inv_delay_line/genblk1[27].inv_pair_unit/a
    SLICE_X38Y2          LUT1 (Prop_lut1_I0_O)        0.119    32.148 f  delay/inv_delay_line/genblk1[27].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.607    32.755    delay/inv_delay_line/genblk1[27].inv_pair_unit/trans
    SLICE_X36Y2          LUT1 (Prop_lut1_I0_O)        0.361    33.116 r  delay/inv_delay_line/genblk1[27].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.304    33.419    delay/inv_delay_line/genblk1[28].inv_pair_unit/a
    SLICE_X36Y2          LUT1 (Prop_lut1_I0_O)        0.331    33.750 f  delay/inv_delay_line/genblk1[28].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    34.202    delay/inv_delay_line/genblk1[28].inv_pair_unit/trans
    SLICE_X36Y2          LUT1 (Prop_lut1_I0_O)        0.124    34.326 r  delay/inv_delay_line/genblk1[28].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.435    34.761    delay/inv_delay_line/genblk1[29].inv_pair_unit/a
    SLICE_X39Y1          LUT1 (Prop_lut1_I0_O)        0.124    34.885 f  delay/inv_delay_line/genblk1[29].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.304    35.189    delay/inv_delay_line/genblk1[29].inv_pair_unit/trans
    SLICE_X40Y1          LUT1 (Prop_lut1_I0_O)        0.124    35.313 r  delay/inv_delay_line/genblk1[29].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.308    35.621    delay/inv_delay_line/genblk1[30].inv_pair_unit/a
    SLICE_X41Y1          LUT1 (Prop_lut1_I0_O)        0.124    35.745 f  delay/inv_delay_line/genblk1[30].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.285    36.030    delay/inv_delay_line/genblk1[30].inv_pair_unit/trans
    SLICE_X39Y1          LUT1 (Prop_lut1_I0_O)        0.124    36.154 r  delay/inv_delay_line/genblk1[30].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.671    36.825    delay/inv_delay_line/genblk1[31].inv_pair_unit/a
    SLICE_X38Y1          LUT1 (Prop_lut1_I0_O)        0.124    36.949 f  delay/inv_delay_line/genblk1[31].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    37.393    delay/inv_delay_line/genblk1[31].inv_pair_unit/trans
    SLICE_X38Y1          LUT1 (Prop_lut1_I0_O)        0.124    37.517 r  delay/inv_delay_line/genblk1[31].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.456    37.973    delay/inv_delay_line/genblk1[32].inv_pair_unit/a
    SLICE_X38Y1          LUT1 (Prop_lut1_I0_O)        0.124    38.097 f  delay/inv_delay_line/genblk1[32].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    38.376    delay/inv_delay_line/genblk1[32].inv_pair_unit/trans
    SLICE_X38Y1          LUT1 (Prop_lut1_I0_O)        0.124    38.500 r  delay/inv_delay_line/genblk1[32].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.443    38.943    delay/inv_delay_line/genblk1[33].inv_pair_unit/a
    SLICE_X38Y1          LUT1 (Prop_lut1_I0_O)        0.119    39.062 f  delay/inv_delay_line/genblk1[33].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.566    39.628    delay/inv_delay_line/genblk1[33].inv_pair_unit/trans
    SLICE_X38Y1          LUT1 (Prop_lut1_I0_O)        0.326    39.954 r  delay/inv_delay_line/genblk1[33].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.457    40.411    delay/inv_delay_line/genblk1[34].inv_pair_unit/a
    SLICE_X38Y1          LUT1 (Prop_lut1_I0_O)        0.355    40.766 f  delay/inv_delay_line/genblk1[34].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.346    41.112    delay/inv_delay_line/genblk1[34].inv_pair_unit/trans
    SLICE_X39Y1          LUT1 (Prop_lut1_I0_O)        0.327    41.439 r  delay/inv_delay_line/genblk1[34].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.275    41.714    delay/inv_delay_line/genblk1[35].inv_pair_unit/a
    SLICE_X39Y1          LUT1 (Prop_lut1_I0_O)        0.124    41.838 f  delay/inv_delay_line/genblk1[35].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.571    42.410    delay/inv_delay_line/genblk1[35].inv_pair_unit/trans
    SLICE_X39Y2          LUT1 (Prop_lut1_I0_O)        0.153    42.563 r  delay/inv_delay_line/genblk1[35].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.422    42.985    delay/inv_delay_line/genblk1[36].inv_pair_unit/a
    SLICE_X39Y2          LUT1 (Prop_lut1_I0_O)        0.320    43.305 f  delay/inv_delay_line/genblk1[36].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.434    43.739    delay/inv_delay_line/genblk1[36].inv_pair_unit/trans
    SLICE_X39Y2          LUT1 (Prop_lut1_I0_O)        0.358    44.097 r  delay/inv_delay_line/genblk1[36].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.465    44.562    delay/inv_delay_line/genblk1[37].inv_pair_unit/a
    SLICE_X38Y5          LUT1 (Prop_lut1_I0_O)        0.332    44.894 f  delay/inv_delay_line/genblk1[37].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.445    45.339    delay/inv_delay_line/genblk1[37].inv_pair_unit/trans
    SLICE_X37Y3          LUT1 (Prop_lut1_I0_O)        0.124    45.463 r  delay/inv_delay_line/genblk1[37].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.412    45.875    delay/inv_delay_line/genblk1[38].inv_pair_unit/a
    SLICE_X37Y3          LUT1 (Prop_lut1_I0_O)        0.124    45.999 f  delay/inv_delay_line/genblk1[38].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151    46.151    delay/inv_delay_line/genblk1[38].inv_pair_unit/trans
    SLICE_X37Y3          LUT1 (Prop_lut1_I0_O)        0.124    46.275 r  delay/inv_delay_line/genblk1[38].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.495    46.769    delay/inv_delay_line/genblk1[39].inv_pair_unit/a
    SLICE_X41Y9          LUT1 (Prop_lut1_I0_O)        0.124    46.893 f  delay/inv_delay_line/genblk1[39].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151    47.045    delay/inv_delay_line/genblk1[39].inv_pair_unit/trans
    SLICE_X41Y9          LUT1 (Prop_lut1_I0_O)        0.124    47.169 r  delay/inv_delay_line/genblk1[39].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.168    47.337    delay/inv_delay_line/genblk1[40].inv_pair_unit/a
    SLICE_X41Y9          LUT1 (Prop_lut1_I0_O)        0.124    47.461 f  delay/inv_delay_line/genblk1[40].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.403    47.864    delay/inv_delay_line/genblk1[40].inv_pair_unit/trans
    SLICE_X41Y8          LUT1 (Prop_lut1_I0_O)        0.124    47.988 r  delay/inv_delay_line/genblk1[40].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.632    48.620    delay/inv_delay_line/genblk1[41].inv_pair_unit/a
    SLICE_X36Y2          LUT1 (Prop_lut1_I0_O)        0.124    48.744 f  delay/inv_delay_line/genblk1[41].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.306    49.050    delay/inv_delay_line/genblk1[41].inv_pair_unit/trans
    SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.124    49.174 r  delay/inv_delay_line/genblk1[41].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.415    49.589    delay/inv_delay_line/genblk1[42].inv_pair_unit/a
    SLICE_X37Y0          LUT1 (Prop_lut1_I0_O)        0.124    49.713 f  delay/inv_delay_line/genblk1[42].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.520    50.233    delay/inv_delay_line/genblk1[42].inv_pair_unit/trans
    SLICE_X36Y0          LUT1 (Prop_lut1_I0_O)        0.124    50.357 r  delay/inv_delay_line/genblk1[42].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.414    50.772    delay/inv_delay_line/genblk1[43].inv_pair_unit/a
    SLICE_X37Y0          LUT1 (Prop_lut1_I0_O)        0.124    50.896 f  delay/inv_delay_line/genblk1[43].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151    51.047    delay/inv_delay_line/genblk1[43].inv_pair_unit/trans
    SLICE_X37Y0          LUT1 (Prop_lut1_I0_O)        0.124    51.171 r  delay/inv_delay_line/genblk1[43].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.445    51.616    delay/inv_delay_line/genblk1[44].inv_pair_unit/a
    SLICE_X37Y0          LUT1 (Prop_lut1_I0_O)        0.150    51.766 f  delay/inv_delay_line/genblk1[44].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291    52.057    delay/inv_delay_line/genblk1[44].inv_pair_unit/trans
    SLICE_X35Y0          LUT1 (Prop_lut1_I0_O)        0.326    52.383 r  delay/inv_delay_line/genblk1[44].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.573    52.956    delay/inv_delay_line/genblk1[45].inv_pair_unit/a
    SLICE_X37Y0          LUT1 (Prop_lut1_I0_O)        0.153    53.109 f  delay/inv_delay_line/genblk1[45].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.467    53.576    delay/inv_delay_line/genblk1[45].inv_pair_unit/trans
    SLICE_X36Y0          LUT1 (Prop_lut1_I0_O)        0.319    53.895 r  delay/inv_delay_line/genblk1[45].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.317    54.212    delay/inv_delay_line/genblk1[46].inv_pair_unit/a
    SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.328    54.540 f  delay/inv_delay_line/genblk1[46].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.313    54.853    delay/inv_delay_line/genblk1[46].inv_pair_unit/trans
    SLICE_X36Y2          LUT1 (Prop_lut1_I0_O)        0.124    54.977 r  delay/inv_delay_line/genblk1[46].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.618    55.595    delay/inv_delay_line/genblk1[47].inv_pair_unit/a
    SLICE_X36Y2          LUT1 (Prop_lut1_I0_O)        0.116    55.711 f  delay/inv_delay_line/genblk1[47].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.594    56.305    delay/inv_delay_line/genblk1[47].inv_pair_unit/trans
    SLICE_X38Y2          LUT1 (Prop_lut1_I0_O)        0.354    56.659 r  delay/inv_delay_line/genblk1[47].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.457    57.115    delay/inv_delay_line/genblk1[48].inv_pair_unit/a
    SLICE_X38Y2          LUT1 (Prop_lut1_I0_O)        0.355    57.470 f  delay/inv_delay_line/genblk1[48].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.409    57.879    delay/inv_delay_line/genblk1[48].inv_pair_unit/trans
    SLICE_X39Y0          LUT1 (Prop_lut1_I0_O)        0.327    58.206 r  delay/inv_delay_line/genblk1[48].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.276    58.482    delay/inv_delay_line/genblk1[49].inv_pair_unit/a
    SLICE_X39Y0          LUT1 (Prop_lut1_I0_O)        0.124    58.606 f  delay/inv_delay_line/genblk1[49].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    59.058    delay/inv_delay_line/genblk1[49].inv_pair_unit/trans
    SLICE_X40Y2          LUT1 (Prop_lut1_I0_O)        0.124    59.182 r  delay/inv_delay_line/genblk1[49].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.447    59.629    delay/inv_delay_line/genblk1[50].inv_pair_unit/a
    SLICE_X38Y0          LUT1 (Prop_lut1_I0_O)        0.124    59.753 f  delay/inv_delay_line/genblk1[50].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.338    60.091    delay/inv_delay_line/genblk1[50].inv_pair_unit/trans
    SLICE_X39Y0          LUT1 (Prop_lut1_I0_O)        0.124    60.215 r  delay/inv_delay_line/genblk1[50].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.312    60.527    delay/inv_delay_line/genblk1[51].inv_pair_unit/a
    SLICE_X38Y0          LUT1 (Prop_lut1_I0_O)        0.124    60.651 f  delay/inv_delay_line/genblk1[51].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.159    60.810    delay/inv_delay_line/genblk1[51].inv_pair_unit/trans
    SLICE_X38Y0          LUT1 (Prop_lut1_I0_O)        0.124    60.934 r  delay/inv_delay_line/genblk1[51].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173    61.107    delay/inv_delay_line/genblk1[52].inv_pair_unit/a
    SLICE_X38Y0          LUT1 (Prop_lut1_I0_O)        0.124    61.231 f  delay/inv_delay_line/genblk1[52].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.298    61.529    delay/inv_delay_line/genblk1[52].inv_pair_unit/trans
    SLICE_X40Y0          LUT1 (Prop_lut1_I0_O)        0.124    61.653 r  delay/inv_delay_line/genblk1[52].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.298    61.951    delay/inv_delay_line/genblk1[53].inv_pair_unit/a
    SLICE_X39Y0          LUT1 (Prop_lut1_I0_O)        0.124    62.075 f  delay/inv_delay_line/genblk1[53].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.409    62.485    delay/inv_delay_line/genblk1[53].inv_pair_unit/trans
    SLICE_X41Y0          LUT1 (Prop_lut1_I0_O)        0.124    62.609 r  delay/inv_delay_line/genblk1[53].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.322    62.931    delay/inv_delay_line/genblk1[54].inv_pair_unit/a
    SLICE_X40Y0          LUT1 (Prop_lut1_I0_O)        0.124    63.055 f  delay/inv_delay_line/genblk1[54].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.296    63.351    delay/inv_delay_line/genblk1[54].inv_pair_unit/trans
    SLICE_X41Y0          LUT1 (Prop_lut1_I0_O)        0.124    63.475 r  delay/inv_delay_line/genblk1[54].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.576    64.051    delay/inv_delay_line/genblk1[55].inv_pair_unit/a
    SLICE_X34Y1          LUT1 (Prop_lut1_I0_O)        0.124    64.175 f  delay/inv_delay_line/genblk1[55].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.446    64.621    delay/inv_delay_line/genblk1[55].inv_pair_unit/trans
    SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.124    64.745 r  delay/inv_delay_line/genblk1[55].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.445    65.190    delay/inv_delay_line/genblk1[56].inv_pair_unit/a
    SLICE_X41Y0          LUT1 (Prop_lut1_I0_O)        0.124    65.314 f  delay/inv_delay_line/genblk1[56].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151    65.465    delay/inv_delay_line/genblk1[56].inv_pair_unit/trans
    SLICE_X41Y0          LUT1 (Prop_lut1_I0_O)        0.124    65.589 r  delay/inv_delay_line/genblk1[56].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.315    65.904    delay/inv_delay_line/genblk1[57].inv_pair_unit/a
    SLICE_X40Y0          LUT1 (Prop_lut1_I0_O)        0.124    66.028 f  delay/inv_delay_line/genblk1[57].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161    66.189    delay/inv_delay_line/genblk1[57].inv_pair_unit/trans
    SLICE_X40Y0          LUT1 (Prop_lut1_I0_O)        0.124    66.313 r  delay/inv_delay_line/genblk1[57].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.648    66.962    delay/inv_delay_line/genblk1[58].inv_pair_unit/a
    SLICE_X41Y8          LUT1 (Prop_lut1_I0_O)        0.124    67.086 f  delay/inv_delay_line/genblk1[58].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.287    67.373    delay/inv_delay_line/genblk1[58].inv_pair_unit/trans
    SLICE_X39Y8          LUT1 (Prop_lut1_I0_O)        0.124    67.497 r  delay/inv_delay_line/genblk1[58].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.437    67.934    delay/inv_delay_line/genblk1[59].inv_pair_unit/a
    SLICE_X34Y8          LUT1 (Prop_lut1_I0_O)        0.124    68.058 f  delay/inv_delay_line/genblk1[59].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.296    68.354    delay/inv_delay_line/genblk1[59].inv_pair_unit/trans
    SLICE_X35Y8          LUT1 (Prop_lut1_I0_O)        0.124    68.478 r  delay/inv_delay_line/genblk1[59].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.543    69.021    delay/inv_delay_line/genblk1[60].inv_pair_unit/a
    SLICE_X32Y8          LUT1 (Prop_lut1_I0_O)        0.124    69.145 f  delay/inv_delay_line/genblk1[60].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.313    69.459    delay/inv_delay_line/genblk1[60].inv_pair_unit/trans
    SLICE_X32Y7          LUT1 (Prop_lut1_I0_O)        0.124    69.583 r  delay/inv_delay_line/genblk1[60].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.358    69.940    delay/inv_delay_line/genblk1[61].inv_pair_unit/a
    SLICE_X33Y7          LUT1 (Prop_lut1_I0_O)        0.124    70.064 f  delay/inv_delay_line/genblk1[61].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.340    70.404    delay/inv_delay_line/genblk1[61].inv_pair_unit/trans
    SLICE_X33Y6          LUT1 (Prop_lut1_I0_O)        0.124    70.528 r  delay/inv_delay_line/genblk1[61].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.304    70.832    delay/inv_delay_line/genblk1[62].inv_pair_unit/a
    SLICE_X33Y5          LUT1 (Prop_lut1_I0_O)        0.124    70.956 f  delay/inv_delay_line/genblk1[62].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.518    71.474    delay/inv_delay_line/genblk1[62].inv_pair_unit/trans
    SLICE_X32Y1          LUT1 (Prop_lut1_I0_O)        0.124    71.598 r  delay/inv_delay_line/genblk1[62].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.352    71.950    delay/inv_delay_line/genblk1[63].inv_pair_unit/a
    SLICE_X33Y1          LUT1 (Prop_lut1_I0_O)        0.124    72.074 f  delay/inv_delay_line/genblk1[63].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.438    72.513    delay/inv_delay_line/genblk1[63].inv_pair_unit/trans
    SLICE_X32Y2          LUT1 (Prop_lut1_I0_O)        0.124    72.637 r  delay/inv_delay_line/genblk1[63].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.445    73.082    delay/inv_delay_line/genblk1[64].inv_pair_unit/a
    SLICE_X33Y1          LUT1 (Prop_lut1_I0_O)        0.124    73.206 f  delay/inv_delay_line/genblk1[64].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    73.469    delay/inv_delay_line/genblk1[64].inv_pair_unit/trans
    SLICE_X33Y1          LUT1 (Prop_lut1_I0_O)        0.124    73.593 r  delay/inv_delay_line/genblk1[64].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.319    73.911    delay/inv_delay_line/genblk1[65].inv_pair_unit/a
    SLICE_X32Y0          LUT1 (Prop_lut1_I0_O)        0.124    74.035 f  delay/inv_delay_line/genblk1[65].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.295    74.331    delay/inv_delay_line/genblk1[65].inv_pair_unit/trans
    SLICE_X33Y0          LUT1 (Prop_lut1_I0_O)        0.124    74.455 r  delay/inv_delay_line/genblk1[65].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.322    74.777    delay/inv_delay_line/genblk1[66].inv_pair_unit/a
    SLICE_X32Y0          LUT1 (Prop_lut1_I0_O)        0.124    74.901 f  delay/inv_delay_line/genblk1[66].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.302    75.203    delay/inv_delay_line/genblk1[66].inv_pair_unit/trans
    SLICE_X32Y1          LUT1 (Prop_lut1_I0_O)        0.124    75.327 r  delay/inv_delay_line/genblk1[66].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.329    75.656    delay/inv_delay_line/genblk1[67].inv_pair_unit/a
    SLICE_X31Y0          LUT1 (Prop_lut1_I0_O)        0.124    75.780 f  delay/inv_delay_line/genblk1[67].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.297    76.077    delay/inv_delay_line/genblk1[67].inv_pair_unit/trans
    SLICE_X33Y0          LUT1 (Prop_lut1_I0_O)        0.124    76.201 r  delay/inv_delay_line/genblk1[67].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.312    76.514    delay/inv_delay_line/genblk1[68].inv_pair_unit/a
    SLICE_X32Y0          LUT1 (Prop_lut1_I0_O)        0.124    76.638 f  delay/inv_delay_line/genblk1[68].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162    76.800    delay/inv_delay_line/genblk1[68].inv_pair_unit/trans
    SLICE_X32Y0          LUT1 (Prop_lut1_I0_O)        0.124    76.924 r  delay/inv_delay_line/genblk1[68].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.321    77.244    delay/inv_delay_line/genblk1[69].inv_pair_unit/a
    SLICE_X30Y0          LUT1 (Prop_lut1_I0_O)        0.124    77.368 f  delay/inv_delay_line/genblk1[69].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.308    77.676    delay/inv_delay_line/genblk1[69].inv_pair_unit/trans
    SLICE_X30Y2          LUT1 (Prop_lut1_I0_O)        0.124    77.800 r  delay/inv_delay_line/genblk1[69].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.451    78.251    delay/inv_delay_line/genblk1[70].inv_pair_unit/a
    SLICE_X31Y3          LUT1 (Prop_lut1_I0_O)        0.124    78.375 f  delay/inv_delay_line/genblk1[70].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    78.638    delay/inv_delay_line/genblk1[70].inv_pair_unit/trans
    SLICE_X31Y3          LUT1 (Prop_lut1_I0_O)        0.124    78.762 r  delay/inv_delay_line/genblk1[70].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.443    79.205    delay/inv_delay_line/genblk1[71].inv_pair_unit/a
    SLICE_X31Y0          LUT1 (Prop_lut1_I0_O)        0.124    79.329 f  delay/inv_delay_line/genblk1[71].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.154    79.483    delay/inv_delay_line/genblk1[71].inv_pair_unit/trans
    SLICE_X31Y0          LUT1 (Prop_lut1_I0_O)        0.124    79.607 r  delay/inv_delay_line/genblk1[71].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.439    80.046    delay/inv_delay_line/genblk1[72].inv_pair_unit/a
    SLICE_X30Y0          LUT1 (Prop_lut1_I0_O)        0.124    80.170 f  delay/inv_delay_line/genblk1[72].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291    80.461    delay/inv_delay_line/genblk1[72].inv_pair_unit/trans
    SLICE_X31Y0          LUT1 (Prop_lut1_I0_O)        0.124    80.585 r  delay/inv_delay_line/genblk1[72].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.464    81.049    delay/inv_delay_line/genblk1[73].inv_pair_unit/a
    SLICE_X28Y0          LUT1 (Prop_lut1_I0_O)        0.124    81.173 f  delay/inv_delay_line/genblk1[73].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162    81.335    delay/inv_delay_line/genblk1[73].inv_pair_unit/trans
    SLICE_X28Y0          LUT1 (Prop_lut1_I0_O)        0.124    81.459 r  delay/inv_delay_line/genblk1[73].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.183    81.642    delay/inv_delay_line/genblk1[74].inv_pair_unit/a
    SLICE_X28Y0          LUT1 (Prop_lut1_I0_O)        0.124    81.766 f  delay/inv_delay_line/genblk1[74].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.464    82.230    delay/inv_delay_line/genblk1[74].inv_pair_unit/trans
    SLICE_X30Y1          LUT1 (Prop_lut1_I0_O)        0.124    82.354 r  delay/inv_delay_line/genblk1[74].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.315    82.669    delay/inv_delay_line/genblk1[75].inv_pair_unit/a
    SLICE_X30Y2          LUT1 (Prop_lut1_I0_O)        0.124    82.793 f  delay/inv_delay_line/genblk1[75].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.309    83.102    delay/inv_delay_line/genblk1[75].inv_pair_unit/trans
    SLICE_X30Y0          LUT1 (Prop_lut1_I0_O)        0.124    83.226 r  delay/inv_delay_line/genblk1[75].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.427    83.653    delay/inv_delay_line/genblk1[76].inv_pair_unit/a
    SLICE_X30Y1          LUT1 (Prop_lut1_I0_O)        0.124    83.777 f  delay/inv_delay_line/genblk1[76].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.286    84.063    delay/inv_delay_line/genblk1[76].inv_pair_unit/trans
    SLICE_X30Y1          LUT1 (Prop_lut1_I0_O)        0.124    84.187 r  delay/inv_delay_line/genblk1[76].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.172    84.359    delay/inv_delay_line/genblk1[77].inv_pair_unit/a
    SLICE_X30Y1          LUT1 (Prop_lut1_I0_O)        0.124    84.483 f  delay/inv_delay_line/genblk1[77].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    84.935    delay/inv_delay_line/genblk1[77].inv_pair_unit/trans
    SLICE_X28Y1          LUT1 (Prop_lut1_I0_O)        0.124    85.059 r  delay/inv_delay_line/genblk1[77].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173    85.232    delay/inv_delay_line/genblk1[78].inv_pair_unit/a
    SLICE_X28Y1          LUT1 (Prop_lut1_I0_O)        0.124    85.356 f  delay/inv_delay_line/genblk1[78].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.165    85.521    delay/inv_delay_line/genblk1[78].inv_pair_unit/trans
    SLICE_X28Y1          LUT1 (Prop_lut1_I0_O)        0.124    85.645 r  delay/inv_delay_line/genblk1[78].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.464    86.109    delay/inv_delay_line/genblk1[79].inv_pair_unit/a
    SLICE_X30Y0          LUT1 (Prop_lut1_I0_O)        0.124    86.233 f  delay/inv_delay_line/genblk1[79].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.298    86.531    delay/inv_delay_line/genblk1[79].inv_pair_unit/trans
    SLICE_X33Y0          LUT1 (Prop_lut1_I0_O)        0.124    86.655 r  delay/inv_delay_line/genblk1[79].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.166    86.821    delay/inv_delay_line/genblk1[80].inv_pair_unit/a
    SLICE_X33Y0          LUT1 (Prop_lut1_I0_O)        0.124    86.945 f  delay/inv_delay_line/genblk1[80].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.521    87.466    delay/inv_delay_line/genblk1[80].inv_pair_unit/trans
    SLICE_X34Y1          LUT1 (Prop_lut1_I0_O)        0.124    87.590 r  delay/inv_delay_line/genblk1[80].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.307    87.897    delay/inv_delay_line/genblk1[81].inv_pair_unit/a
    SLICE_X35Y0          LUT1 (Prop_lut1_I0_O)        0.124    88.021 f  delay/inv_delay_line/genblk1[81].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.264    88.285    delay/inv_delay_line/genblk1[81].inv_pair_unit/trans
    SLICE_X35Y0          LUT1 (Prop_lut1_I0_O)        0.124    88.409 r  delay/inv_delay_line/genblk1[81].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.161    88.570    delay/inv_delay_line/genblk1[82].inv_pair_unit/a
    SLICE_X35Y0          LUT1 (Prop_lut1_I0_O)        0.124    88.694 f  delay/inv_delay_line/genblk1[82].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.288    88.982    delay/inv_delay_line/genblk1[82].inv_pair_unit/trans
    SLICE_X37Y0          LUT1 (Prop_lut1_I0_O)        0.124    89.106 r  delay/inv_delay_line/genblk1[82].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.422    89.528    delay/inv_delay_line/genblk1[83].inv_pair_unit/a
    SLICE_X34Y1          LUT1 (Prop_lut1_I0_O)        0.124    89.652 f  delay/inv_delay_line/genblk1[83].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.303    89.955    delay/inv_delay_line/genblk1[83].inv_pair_unit/trans
    SLICE_X34Y0          LUT1 (Prop_lut1_I0_O)        0.124    90.079 r  delay/inv_delay_line/genblk1[83].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.306    90.384    delay/inv_delay_line/genblk1[84].inv_pair_unit/a
    SLICE_X36Y0          LUT1 (Prop_lut1_I0_O)        0.124    90.508 f  delay/inv_delay_line/genblk1[84].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162    90.670    delay/inv_delay_line/genblk1[84].inv_pair_unit/trans
    SLICE_X36Y0          LUT1 (Prop_lut1_I0_O)        0.124    90.794 r  delay/inv_delay_line/genblk1[84].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.183    90.977    delay/inv_delay_line/genblk1[85].inv_pair_unit/a
    SLICE_X36Y0          LUT1 (Prop_lut1_I0_O)        0.124    91.101 f  delay/inv_delay_line/genblk1[85].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.312    91.413    delay/inv_delay_line/genblk1[85].inv_pair_unit/trans
    SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.124    91.537 r  delay/inv_delay_line/genblk1[85].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.314    91.852    delay/inv_delay_line/genblk1[86].inv_pair_unit/a
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124    91.976 f  delay/inv_delay_line/genblk1[86].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.622    92.597    delay/inv_delay_line/genblk1[86].inv_pair_unit/trans
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124    92.721 r  delay/inv_delay_line/genblk1[86].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.275    92.996    delay/inv_delay_line/genblk1[87].inv_pair_unit/a
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124    93.120 f  delay/inv_delay_line/genblk1[87].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.430    93.551    delay/inv_delay_line/genblk1[87].inv_pair_unit/trans
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.153    93.704 r  delay/inv_delay_line/genblk1[87].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.454    94.157    delay/inv_delay_line/genblk1[88].inv_pair_unit/a
    SLICE_X34Y0          LUT1 (Prop_lut1_I0_O)        0.327    94.484 f  delay/inv_delay_line/genblk1[88].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.159    94.643    delay/inv_delay_line/genblk1[88].inv_pair_unit/trans
    SLICE_X34Y0          LUT1 (Prop_lut1_I0_O)        0.124    94.767 r  delay/inv_delay_line/genblk1[88].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173    94.940    delay/inv_delay_line/genblk1[89].inv_pair_unit/a
    SLICE_X34Y0          LUT1 (Prop_lut1_I0_O)        0.124    95.064 f  delay/inv_delay_line/genblk1[89].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.445    95.510    delay/inv_delay_line/genblk1[89].inv_pair_unit/trans
    SLICE_X34Y3          LUT1 (Prop_lut1_I0_O)        0.124    95.634 r  delay/inv_delay_line/genblk1[89].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.426    96.060    delay/inv_delay_line/genblk1[90].inv_pair_unit/a
    SLICE_X34Y2          LUT1 (Prop_lut1_I0_O)        0.124    96.184 f  delay/inv_delay_line/genblk1[90].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291    96.475    delay/inv_delay_line/genblk1[90].inv_pair_unit/trans
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124    96.599 r  delay/inv_delay_line/genblk1[90].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.432    97.031    delay/inv_delay_line/genblk1[91].inv_pair_unit/a
    SLICE_X34Y2          LUT1 (Prop_lut1_I0_O)        0.124    97.155 f  delay/inv_delay_line/genblk1[91].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.159    97.313    delay/inv_delay_line/genblk1[91].inv_pair_unit/trans
    SLICE_X34Y2          LUT1 (Prop_lut1_I0_O)        0.124    97.437 r  delay/inv_delay_line/genblk1[91].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.456    97.893    delay/inv_delay_line/genblk1[92].inv_pair_unit/a
    SLICE_X34Y2          LUT1 (Prop_lut1_I0_O)        0.150    98.043 f  delay/inv_delay_line/genblk1[92].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.299    98.342    delay/inv_delay_line/genblk1[92].inv_pair_unit/trans
    SLICE_X35Y3          LUT1 (Prop_lut1_I0_O)        0.326    98.668 r  delay/inv_delay_line/genblk1[92].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.590    99.258    delay/inv_delay_line/genblk1[93].inv_pair_unit/a
    SLICE_X34Y2          LUT1 (Prop_lut1_I0_O)        0.153    99.411 f  delay/inv_delay_line/genblk1[93].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.597   100.008    delay/inv_delay_line/genblk1[93].inv_pair_unit/trans
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.320   100.328 r  delay/inv_delay_line/genblk1[93].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.315   100.643    delay/inv_delay_line/genblk1[94].inv_pair_unit/a
    SLICE_X35Y3          LUT1 (Prop_lut1_I0_O)        0.332   100.975 f  delay/inv_delay_line/genblk1[94].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   101.238    delay/inv_delay_line/genblk1[94].inv_pair_unit/trans
    SLICE_X35Y3          LUT1 (Prop_lut1_I0_O)        0.124   101.362 r  delay/inv_delay_line/genblk1[94].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.314   101.676    delay/inv_delay_line/genblk1[95].inv_pair_unit/a
    SLICE_X34Y5          LUT1 (Prop_lut1_I0_O)        0.124   101.800 f  delay/inv_delay_line/genblk1[95].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.528   102.328    delay/inv_delay_line/genblk1[95].inv_pair_unit/trans
    SLICE_X33Y3          LUT1 (Prop_lut1_I0_O)        0.124   102.452 r  delay/inv_delay_line/genblk1[95].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.326   102.779    delay/inv_delay_line/genblk1[96].inv_pair_unit/a
    SLICE_X30Y3          LUT1 (Prop_lut1_I0_O)        0.124   102.903 f  delay/inv_delay_line/genblk1[96].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.292   103.195    delay/inv_delay_line/genblk1[96].inv_pair_unit/trans
    SLICE_X31Y3          LUT1 (Prop_lut1_I0_O)        0.124   103.319 r  delay/inv_delay_line/genblk1[96].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.342   103.661    delay/inv_delay_line/genblk1[97].inv_pair_unit/a
    SLICE_X28Y3          LUT1 (Prop_lut1_I0_O)        0.124   103.785 f  delay/inv_delay_line/genblk1[97].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.292   104.077    delay/inv_delay_line/genblk1[97].inv_pair_unit/trans
    SLICE_X29Y2          LUT1 (Prop_lut1_I0_O)        0.124   104.201 r  delay/inv_delay_line/genblk1[97].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.161   104.362    delay/inv_delay_line/genblk1[98].inv_pair_unit/a
    SLICE_X29Y2          LUT1 (Prop_lut1_I0_O)        0.124   104.486 f  delay/inv_delay_line/genblk1[98].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.154   104.640    delay/inv_delay_line/genblk1[98].inv_pair_unit/trans
    SLICE_X29Y2          LUT1 (Prop_lut1_I0_O)        0.124   104.764 r  delay/inv_delay_line/genblk1[98].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.351   105.115    delay/inv_delay_line/genblk1[99].inv_pair_unit/a
    SLICE_X29Y1          LUT1 (Prop_lut1_I0_O)        0.124   105.239 f  delay/inv_delay_line/genblk1[99].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291   105.530    delay/inv_delay_line/genblk1[99].inv_pair_unit/trans
    SLICE_X29Y3          LUT1 (Prop_lut1_I0_O)        0.124   105.654 r  delay/inv_delay_line/genblk1[99].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.164   105.818    delay/inv_delay_line/genblk1[100].inv_pair_unit/a
    SLICE_X29Y3          LUT1 (Prop_lut1_I0_O)        0.124   105.942 f  delay/inv_delay_line/genblk1[100].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.154   106.096    delay/inv_delay_line/genblk1[100].inv_pair_unit/trans
    SLICE_X29Y3          LUT1 (Prop_lut1_I0_O)        0.124   106.220 r  delay/inv_delay_line/genblk1[100].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.363   106.583    delay/inv_delay_line/genblk1[101].inv_pair_unit/a
    SLICE_X28Y3          LUT1 (Prop_lut1_I0_O)        0.124   106.707 f  delay/inv_delay_line/genblk1[101].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.171   106.878    delay/inv_delay_line/genblk1[101].inv_pair_unit/trans
    SLICE_X28Y3          LUT1 (Prop_lut1_I0_O)        0.124   107.002 r  delay/inv_delay_line/genblk1[101].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.355   107.357    delay/inv_delay_line/genblk1[102].inv_pair_unit/a
    SLICE_X29Y3          LUT1 (Prop_lut1_I0_O)        0.124   107.481 f  delay/inv_delay_line/genblk1[102].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.450   107.932    delay/inv_delay_line/genblk1[102].inv_pair_unit/trans
    SLICE_X30Y3          LUT1 (Prop_lut1_I0_O)        0.124   108.056 r  delay/inv_delay_line/genblk1[102].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.183   108.239    delay/inv_delay_line/genblk1[103].inv_pair_unit/a
    SLICE_X30Y3          LUT1 (Prop_lut1_I0_O)        0.124   108.363 f  delay/inv_delay_line/genblk1[103].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   108.645    delay/inv_delay_line/genblk1[103].inv_pair_unit/trans
    SLICE_X30Y3          LUT1 (Prop_lut1_I0_O)        0.124   108.769 r  delay/inv_delay_line/genblk1[103].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.473   109.241    delay/inv_delay_line/genblk1[104].inv_pair_unit/a
    SLICE_X28Y2          LUT1 (Prop_lut1_I0_O)        0.124   109.365 f  delay/inv_delay_line/genblk1[104].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.171   109.536    delay/inv_delay_line/genblk1[104].inv_pair_unit/trans
    SLICE_X28Y2          LUT1 (Prop_lut1_I0_O)        0.124   109.660 r  delay/inv_delay_line/genblk1[104].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.300   109.960    delay/inv_delay_line/genblk1[105].inv_pair_unit/a
    SLICE_X27Y2          LUT1 (Prop_lut1_I0_O)        0.124   110.084 f  delay/inv_delay_line/genblk1[105].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.574   110.659    delay/inv_delay_line/genblk1[105].inv_pair_unit/trans
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.124   110.783 r  delay/inv_delay_line/genblk1[105].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.276   111.058    delay/inv_delay_line/genblk1[106].inv_pair_unit/a
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.124   111.182 f  delay/inv_delay_line/genblk1[106].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.309   111.492    delay/inv_delay_line/genblk1[106].inv_pair_unit/trans
    SLICE_X30Y2          LUT1 (Prop_lut1_I0_O)        0.124   111.616 r  delay/inv_delay_line/genblk1[106].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.311   111.927    delay/inv_delay_line/genblk1[107].inv_pair_unit/a
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.124   112.051 f  delay/inv_delay_line/genblk1[107].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   112.313    delay/inv_delay_line/genblk1[107].inv_pair_unit/trans
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.124   112.437 r  delay/inv_delay_line/genblk1[107].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.438   112.875    delay/inv_delay_line/genblk1[108].inv_pair_unit/a
    SLICE_X32Y2          LUT1 (Prop_lut1_I0_O)        0.116   112.991 f  delay/inv_delay_line/genblk1[108].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.299   113.290    delay/inv_delay_line/genblk1[108].inv_pair_unit/trans
    SLICE_X33Y1          LUT1 (Prop_lut1_I0_O)        0.328   113.618 r  delay/inv_delay_line/genblk1[108].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.462   114.080    delay/inv_delay_line/genblk1[109].inv_pair_unit/a
    SLICE_X32Y1          LUT1 (Prop_lut1_I0_O)        0.124   114.204 f  delay/inv_delay_line/genblk1[109].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.286   114.490    delay/inv_delay_line/genblk1[109].inv_pair_unit/trans
    SLICE_X32Y1          LUT1 (Prop_lut1_I0_O)        0.124   114.614 r  delay/inv_delay_line/genblk1[109].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.606   115.220    delay/inv_delay_line/genblk1[110].inv_pair_unit/a
    SLICE_X32Y2          LUT1 (Prop_lut1_I0_O)        0.124   115.344 f  delay/inv_delay_line/genblk1[110].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.286   115.630    delay/inv_delay_line/genblk1[110].inv_pair_unit/trans
    SLICE_X32Y2          LUT1 (Prop_lut1_I0_O)        0.124   115.754 r  delay/inv_delay_line/genblk1[110].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.183   115.937    delay/inv_delay_line/genblk1[111].inv_pair_unit/a
    SLICE_X32Y2          LUT1 (Prop_lut1_I0_O)        0.124   116.061 f  delay/inv_delay_line/genblk1[111].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.548   116.610    delay/inv_delay_line/genblk1[111].inv_pair_unit/trans
    SLICE_X33Y6          LUT1 (Prop_lut1_I0_O)        0.124   116.734 r  delay/inv_delay_line/genblk1[111].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.426   117.160    delay/inv_delay_line/genblk1[112].inv_pair_unit/a
    SLICE_X32Y5          LUT1 (Prop_lut1_I0_O)        0.124   117.284 f  delay/inv_delay_line/genblk1[112].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.437   117.721    delay/inv_delay_line/genblk1[112].inv_pair_unit/trans
    SLICE_X33Y3          LUT1 (Prop_lut1_I0_O)        0.124   117.845 r  delay/inv_delay_line/genblk1[112].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.317   118.162    delay/inv_delay_line/genblk1[113].inv_pair_unit/a
    SLICE_X32Y4          LUT1 (Prop_lut1_I0_O)        0.124   118.286 f  delay/inv_delay_line/genblk1[113].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.286   118.573    delay/inv_delay_line/genblk1[113].inv_pair_unit/trans
    SLICE_X32Y4          LUT1 (Prop_lut1_I0_O)        0.124   118.697 r  delay/inv_delay_line/genblk1[113].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173   118.870    delay/inv_delay_line/genblk1[114].inv_pair_unit/a
    SLICE_X32Y4          LUT1 (Prop_lut1_I0_O)        0.124   118.994 f  delay/inv_delay_line/genblk1[114].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.295   119.289    delay/inv_delay_line/genblk1[114].inv_pair_unit/trans
    SLICE_X33Y5          LUT1 (Prop_lut1_I0_O)        0.124   119.413 r  delay/inv_delay_line/genblk1[114].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.414   119.826    delay/inv_delay_line/genblk1[115].inv_pair_unit/a
    SLICE_X33Y6          LUT1 (Prop_lut1_I0_O)        0.124   119.950 f  delay/inv_delay_line/genblk1[115].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.448   120.399    delay/inv_delay_line/genblk1[115].inv_pair_unit/trans
    SLICE_X30Y6          LUT1 (Prop_lut1_I0_O)        0.124   120.523 r  delay/inv_delay_line/genblk1[115].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.455   120.978    delay/inv_delay_line/genblk1[116].inv_pair_unit/a
    SLICE_X32Y5          LUT1 (Prop_lut1_I0_O)        0.124   121.102 f  delay/inv_delay_line/genblk1[116].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162   121.264    delay/inv_delay_line/genblk1[116].inv_pair_unit/trans
    SLICE_X32Y5          LUT1 (Prop_lut1_I0_O)        0.124   121.388 r  delay/inv_delay_line/genblk1[116].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.183   121.571    delay/inv_delay_line/genblk1[117].inv_pair_unit/a
    SLICE_X32Y5          LUT1 (Prop_lut1_I0_O)        0.124   121.695 f  delay/inv_delay_line/genblk1[117].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.450   122.145    delay/inv_delay_line/genblk1[117].inv_pair_unit/trans
    SLICE_X33Y7          LUT1 (Prop_lut1_I0_O)        0.124   122.269 r  delay/inv_delay_line/genblk1[117].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.458   122.727    delay/inv_delay_line/genblk1[118].inv_pair_unit/a
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.124   122.851 f  delay/inv_delay_line/genblk1[118].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.343   123.194    delay/inv_delay_line/genblk1[118].inv_pair_unit/trans
    SLICE_X33Y3          LUT1 (Prop_lut1_I0_O)        0.124   123.318 r  delay/inv_delay_line/genblk1[118].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.446   123.764    delay/inv_delay_line/genblk1[119].inv_pair_unit/a
    SLICE_X30Y2          LUT1 (Prop_lut1_I0_O)        0.124   123.888 f  delay/inv_delay_line/genblk1[119].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.414   124.302    delay/inv_delay_line/genblk1[119].inv_pair_unit/trans
    SLICE_X33Y3          LUT1 (Prop_lut1_I0_O)        0.124   124.426 r  delay/inv_delay_line/genblk1[119].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.468   124.894    delay/inv_delay_line/genblk1[120].inv_pair_unit/a
    SLICE_X30Y5          LUT1 (Prop_lut1_I0_O)        0.124   125.018 f  delay/inv_delay_line/genblk1[120].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.406   125.423    delay/inv_delay_line/genblk1[120].inv_pair_unit/trans
    SLICE_X31Y3          LUT1 (Prop_lut1_I0_O)        0.124   125.547 r  delay/inv_delay_line/genblk1[120].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.666   126.214    delay/inv_delay_line/genblk1[121].inv_pair_unit/a
    SLICE_X35Y3          LUT1 (Prop_lut1_I0_O)        0.124   126.338 f  delay/inv_delay_line/genblk1[121].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.302   126.640    delay/inv_delay_line/genblk1[121].inv_pair_unit/trans
    SLICE_X34Y2          LUT1 (Prop_lut1_I0_O)        0.124   126.764 r  delay/inv_delay_line/genblk1[121].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.311   127.075    delay/inv_delay_line/genblk1[122].inv_pair_unit/a
    SLICE_X34Y3          LUT1 (Prop_lut1_I0_O)        0.124   127.199 f  delay/inv_delay_line/genblk1[122].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.306   127.505    delay/inv_delay_line/genblk1[122].inv_pair_unit/trans
    SLICE_X34Y1          LUT1 (Prop_lut1_I0_O)        0.124   127.629 r  delay/inv_delay_line/genblk1[122].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.567   128.196    delay/inv_delay_line/genblk1[123].inv_pair_unit/a
    SLICE_X34Y3          LUT1 (Prop_lut1_I0_O)        0.124   128.320 f  delay/inv_delay_line/genblk1[123].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   128.599    delay/inv_delay_line/genblk1[123].inv_pair_unit/trans
    SLICE_X34Y3          LUT1 (Prop_lut1_I0_O)        0.124   128.723 r  delay/inv_delay_line/genblk1[123].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.308   129.031    delay/inv_delay_line/genblk1[124].inv_pair_unit/a
    SLICE_X35Y4          LUT1 (Prop_lut1_I0_O)        0.124   129.155 f  delay/inv_delay_line/genblk1[124].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.491   129.646    delay/inv_delay_line/genblk1[124].inv_pair_unit/trans
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124   129.770 r  delay/inv_delay_line/genblk1[124].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.428   130.198    delay/inv_delay_line/genblk1[125].inv_pair_unit/a
    SLICE_X34Y5          LUT1 (Prop_lut1_I0_O)        0.124   130.322 f  delay/inv_delay_line/genblk1[125].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.338   130.660    delay/inv_delay_line/genblk1[125].inv_pair_unit/trans
    SLICE_X35Y5          LUT1 (Prop_lut1_I0_O)        0.124   130.784 r  delay/inv_delay_line/genblk1[125].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.317   131.101    delay/inv_delay_line/genblk1[126].inv_pair_unit/a
    SLICE_X34Y7          LUT1 (Prop_lut1_I0_O)        0.124   131.225 f  delay/inv_delay_line/genblk1[126].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.300   131.525    delay/inv_delay_line/genblk1[126].inv_pair_unit/trans
    SLICE_X34Y6          LUT1 (Prop_lut1_I0_O)        0.124   131.649 r  delay/inv_delay_line/genblk1[126].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.305   131.954    delay/inv_delay_line/genblk1[127].inv_pair_unit/a
    SLICE_X35Y8          LUT1 (Prop_lut1_I0_O)        0.124   132.078 f  delay/inv_delay_line/genblk1[127].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.434   132.512    delay/inv_delay_line/genblk1[127].inv_pair_unit/trans
    SLICE_X35Y5          LUT1 (Prop_lut1_I0_O)        0.124   132.636 r  delay/inv_delay_line/genblk1[127].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.300   132.936    delay/inv_delay_line/genblk1[128].inv_pair_unit/a
    SLICE_X35Y4          LUT1 (Prop_lut1_I0_O)        0.124   133.060 f  delay/inv_delay_line/genblk1[128].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151   133.211    delay/inv_delay_line/genblk1[128].inv_pair_unit/trans
    SLICE_X35Y4          LUT1 (Prop_lut1_I0_O)        0.124   133.335 r  delay/inv_delay_line/genblk1[128].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.166   133.501    delay/inv_delay_line/genblk1[129].inv_pair_unit/a
    SLICE_X35Y4          LUT1 (Prop_lut1_I0_O)        0.124   133.625 f  delay/inv_delay_line/genblk1[129].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.299   133.924    delay/inv_delay_line/genblk1[129].inv_pair_unit/trans
    SLICE_X34Y5          LUT1 (Prop_lut1_I0_O)        0.124   134.048 r  delay/inv_delay_line/genblk1[129].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.440   134.488    delay/inv_delay_line/genblk1[130].inv_pair_unit/a
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124   134.612 f  delay/inv_delay_line/genblk1[130].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.159   134.771    delay/inv_delay_line/genblk1[130].inv_pair_unit/trans
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124   134.895 r  delay/inv_delay_line/genblk1[130].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173   135.068    delay/inv_delay_line/genblk1[131].inv_pair_unit/a
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124   135.192 f  delay/inv_delay_line/genblk1[131].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.351   135.542    delay/inv_delay_line/genblk1[131].inv_pair_unit/trans
    SLICE_X34Y5          LUT1 (Prop_lut1_I0_O)        0.124   135.666 r  delay/inv_delay_line/genblk1[131].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.306   135.972    delay/inv_delay_line/genblk1[132].inv_pair_unit/a
    SLICE_X35Y5          LUT1 (Prop_lut1_I0_O)        0.124   136.096 f  delay/inv_delay_line/genblk1[132].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.527   136.623    delay/inv_delay_line/genblk1[132].inv_pair_unit/trans
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.124   136.747 r  delay/inv_delay_line/genblk1[132].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.320   137.066    delay/inv_delay_line/genblk1[133].inv_pair_unit/a
    SLICE_X30Y4          LUT1 (Prop_lut1_I0_O)        0.124   137.190 f  delay/inv_delay_line/genblk1[133].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162   137.352    delay/inv_delay_line/genblk1[133].inv_pair_unit/trans
    SLICE_X30Y4          LUT1 (Prop_lut1_I0_O)        0.124   137.476 r  delay/inv_delay_line/genblk1[133].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.183   137.659    delay/inv_delay_line/genblk1[134].inv_pair_unit/a
    SLICE_X30Y4          LUT1 (Prop_lut1_I0_O)        0.124   137.783 f  delay/inv_delay_line/genblk1[134].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.303   138.086    delay/inv_delay_line/genblk1[134].inv_pair_unit/trans
    SLICE_X30Y5          LUT1 (Prop_lut1_I0_O)        0.124   138.210 r  delay/inv_delay_line/genblk1[134].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.320   138.531    delay/inv_delay_line/genblk1[135].inv_pair_unit/a
    SLICE_X33Y6          LUT1 (Prop_lut1_I0_O)        0.124   138.655 f  delay/inv_delay_line/genblk1[135].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.294   138.949    delay/inv_delay_line/genblk1[135].inv_pair_unit/trans
    SLICE_X33Y7          LUT1 (Prop_lut1_I0_O)        0.124   139.073 r  delay/inv_delay_line/genblk1[135].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.275   139.348    delay/inv_delay_line/genblk1[136].inv_pair_unit/a
    SLICE_X33Y7          LUT1 (Prop_lut1_I0_O)        0.124   139.472 f  delay/inv_delay_line/genblk1[136].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.309   139.781    delay/inv_delay_line/genblk1[136].inv_pair_unit/trans
    SLICE_X32Y9          LUT1 (Prop_lut1_I0_O)        0.124   139.905 r  delay/inv_delay_line/genblk1[136].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.310   140.215    delay/inv_delay_line/genblk1[137].inv_pair_unit/a
    SLICE_X33Y9          LUT1 (Prop_lut1_I0_O)        0.124   140.339 f  delay/inv_delay_line/genblk1[137].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.312   140.651    delay/inv_delay_line/genblk1[137].inv_pair_unit/trans
    SLICE_X32Y8          LUT1 (Prop_lut1_I0_O)        0.124   140.775 r  delay/inv_delay_line/genblk1[137].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.326   141.101    delay/inv_delay_line/genblk1[138].inv_pair_unit/a
    SLICE_X32Y9          LUT1 (Prop_lut1_I0_O)        0.124   141.225 f  delay/inv_delay_line/genblk1[138].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.296   141.521    delay/inv_delay_line/genblk1[138].inv_pair_unit/trans
    SLICE_X33Y9          LUT1 (Prop_lut1_I0_O)        0.124   141.645 r  delay/inv_delay_line/genblk1[138].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.331   141.977    delay/inv_delay_line/genblk1[139].inv_pair_unit/a
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.124   142.101 f  delay/inv_delay_line/genblk1[139].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.149   142.250    delay/inv_delay_line/genblk1[139].inv_pair_unit/trans
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.124   142.374 r  delay/inv_delay_line/genblk1[139].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.446   142.820    delay/inv_delay_line/genblk1[140].inv_pair_unit/a
    SLICE_X31Y12         LUT1 (Prop_lut1_I0_O)        0.124   142.944 f  delay/inv_delay_line/genblk1[140].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151   143.095    delay/inv_delay_line/genblk1[140].inv_pair_unit/trans
    SLICE_X31Y12         LUT1 (Prop_lut1_I0_O)        0.124   143.219 r  delay/inv_delay_line/genblk1[140].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.530   143.749    delay/inv_delay_line/genblk1[141].inv_pair_unit/a
    SLICE_X30Y5          LUT1 (Prop_lut1_I0_O)        0.124   143.873 f  delay/inv_delay_line/genblk1[141].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   144.155    delay/inv_delay_line/genblk1[141].inv_pair_unit/trans
    SLICE_X30Y5          LUT1 (Prop_lut1_I0_O)        0.124   144.279 r  delay/inv_delay_line/genblk1[141].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.423   144.702    delay/inv_delay_line/genblk1[142].inv_pair_unit/a
    SLICE_X33Y5          LUT1 (Prop_lut1_I0_O)        0.124   144.826 f  delay/inv_delay_line/genblk1[142].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.312   145.138    delay/inv_delay_line/genblk1[142].inv_pair_unit/trans
    SLICE_X32Y4          LUT1 (Prop_lut1_I0_O)        0.124   145.262 r  delay/inv_delay_line/genblk1[142].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.306   145.568    delay/inv_delay_line/genblk1[143].inv_pair_unit/a
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.124   145.692 f  delay/inv_delay_line/genblk1[143].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   145.955    delay/inv_delay_line/genblk1[143].inv_pair_unit/trans
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.124   146.079 r  delay/inv_delay_line/genblk1[143].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.461   146.540    delay/inv_delay_line/genblk1[144].inv_pair_unit/a
    SLICE_X32Y8          LUT1 (Prop_lut1_I0_O)        0.124   146.664 f  delay/inv_delay_line/genblk1[144].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.303   146.967    delay/inv_delay_line/genblk1[144].inv_pair_unit/trans
    SLICE_X32Y9          LUT1 (Prop_lut1_I0_O)        0.124   147.091 r  delay/inv_delay_line/genblk1[144].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.176   147.267    delay/inv_delay_line/genblk1[145].inv_pair_unit/a
    SLICE_X32Y9          LUT1 (Prop_lut1_I0_O)        0.124   147.391 f  delay/inv_delay_line/genblk1[145].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.295   147.686    delay/inv_delay_line/genblk1[145].inv_pair_unit/trans
    SLICE_X33Y8          LUT1 (Prop_lut1_I0_O)        0.124   147.810 r  delay/inv_delay_line/genblk1[145].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.452   148.262    delay/inv_delay_line/genblk1[146].inv_pair_unit/a
    SLICE_X31Y6          LUT1 (Prop_lut1_I0_O)        0.124   148.386 f  delay/inv_delay_line/genblk1[146].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.316   148.702    delay/inv_delay_line/genblk1[146].inv_pair_unit/trans
    SLICE_X33Y5          LUT1 (Prop_lut1_I0_O)        0.124   148.826 r  delay/inv_delay_line/genblk1[146].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.318   149.144    delay/inv_delay_line/genblk1[147].inv_pair_unit/a
    SLICE_X32Y6          LUT1 (Prop_lut1_I0_O)        0.124   149.268 f  delay/inv_delay_line/genblk1[147].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.450   149.718    delay/inv_delay_line/genblk1[147].inv_pair_unit/trans
    SLICE_X30Y6          LUT1 (Prop_lut1_I0_O)        0.124   149.842 r  delay/inv_delay_line/genblk1[147].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173   150.015    delay/inv_delay_line/genblk1[148].inv_pair_unit/a
    SLICE_X30Y6          LUT1 (Prop_lut1_I0_O)        0.124   150.139 f  delay/inv_delay_line/genblk1[148].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.165   150.304    delay/inv_delay_line/genblk1[148].inv_pair_unit/trans
    SLICE_X30Y6          LUT1 (Prop_lut1_I0_O)        0.124   150.428 r  delay/inv_delay_line/genblk1[148].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.308   150.735    delay/inv_delay_line/genblk1[149].inv_pair_unit/a
    SLICE_X31Y6          LUT1 (Prop_lut1_I0_O)        0.124   150.859 f  delay/inv_delay_line/genblk1[149].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.310   151.170    delay/inv_delay_line/genblk1[149].inv_pair_unit/trans
    SLICE_X32Y6          LUT1 (Prop_lut1_I0_O)        0.124   151.294 r  delay/inv_delay_line/genblk1[149].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.303   151.597    delay/inv_delay_line/genblk1[150].inv_pair_unit/a
    SLICE_X33Y8          LUT1 (Prop_lut1_I0_O)        0.124   151.721 f  delay/inv_delay_line/genblk1[150].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151   151.872    delay/inv_delay_line/genblk1[150].inv_pair_unit/trans
    SLICE_X33Y8          LUT1 (Prop_lut1_I0_O)        0.124   151.996 r  delay/inv_delay_line/genblk1[150].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.328   152.324    delay/inv_delay_line/genblk1[151].inv_pair_unit/a
    SLICE_X31Y9          LUT1 (Prop_lut1_I0_O)        0.124   152.448 f  delay/inv_delay_line/genblk1[151].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   152.711    delay/inv_delay_line/genblk1[151].inv_pair_unit/trans
    SLICE_X31Y9          LUT1 (Prop_lut1_I0_O)        0.124   152.835 r  delay/inv_delay_line/genblk1[151].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.166   153.001    delay/inv_delay_line/genblk1[152].inv_pair_unit/a
    SLICE_X31Y9          LUT1 (Prop_lut1_I0_O)        0.124   153.125 f  delay/inv_delay_line/genblk1[152].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.295   153.420    delay/inv_delay_line/genblk1[152].inv_pair_unit/trans
    SLICE_X31Y8          LUT1 (Prop_lut1_I0_O)        0.124   153.544 r  delay/inv_delay_line/genblk1[152].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.413   153.958    delay/inv_delay_line/genblk1[153].inv_pair_unit/a
    SLICE_X31Y6          LUT1 (Prop_lut1_I0_O)        0.124   154.082 f  delay/inv_delay_line/genblk1[153].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   154.345    delay/inv_delay_line/genblk1[153].inv_pair_unit/trans
    SLICE_X31Y6          LUT1 (Prop_lut1_I0_O)        0.124   154.469 r  delay/inv_delay_line/genblk1[153].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.479   154.947    delay/inv_delay_line/genblk1[154].inv_pair_unit/a
    SLICE_X32Y8          LUT1 (Prop_lut1_I0_O)        0.124   155.071 f  delay/inv_delay_line/genblk1[154].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.306   155.377    delay/inv_delay_line/genblk1[154].inv_pair_unit/trans
    SLICE_X32Y7          LUT1 (Prop_lut1_I0_O)        0.124   155.501 r  delay/inv_delay_line/genblk1[154].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.323   155.825    delay/inv_delay_line/genblk1[155].inv_pair_unit/a
    SLICE_X32Y6          LUT1 (Prop_lut1_I0_O)        0.124   155.949 f  delay/inv_delay_line/genblk1[155].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   156.231    delay/inv_delay_line/genblk1[155].inv_pair_unit/trans
    SLICE_X32Y6          LUT1 (Prop_lut1_I0_O)        0.124   156.355 r  delay/inv_delay_line/genblk1[155].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.583   156.937    delay/inv_delay_line/genblk1[156].inv_pair_unit/a
    SLICE_X33Y9          LUT1 (Prop_lut1_I0_O)        0.124   157.061 f  delay/inv_delay_line/genblk1[156].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151   157.213    delay/inv_delay_line/genblk1[156].inv_pair_unit/trans
    SLICE_X33Y9          LUT1 (Prop_lut1_I0_O)        0.124   157.337 r  delay/inv_delay_line/genblk1[156].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.314   157.651    delay/inv_delay_line/genblk1[157].inv_pair_unit/a
    SLICE_X33Y8          LUT1 (Prop_lut1_I0_O)        0.124   157.775 f  delay/inv_delay_line/genblk1[157].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.298   158.072    delay/inv_delay_line/genblk1[157].inv_pair_unit/trans
    SLICE_X31Y8          LUT1 (Prop_lut1_I0_O)        0.124   158.196 r  delay/inv_delay_line/genblk1[157].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.164   158.360    delay/inv_delay_line/genblk1[158].inv_pair_unit/a
    SLICE_X31Y8          LUT1 (Prop_lut1_I0_O)        0.124   158.484 f  delay/inv_delay_line/genblk1[158].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.295   158.779    delay/inv_delay_line/genblk1[158].inv_pair_unit/trans
    SLICE_X31Y7          LUT1 (Prop_lut1_I0_O)        0.124   158.903 r  delay/inv_delay_line/genblk1[158].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.319   159.222    delay/inv_delay_line/genblk1[159].inv_pair_unit/a
    SLICE_X32Y7          LUT1 (Prop_lut1_I0_O)        0.124   159.346 f  delay/inv_delay_line/genblk1[159].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161   159.507    delay/inv_delay_line/genblk1[159].inv_pair_unit/trans
    SLICE_X32Y7          LUT1 (Prop_lut1_I0_O)        0.124   159.631 r  delay/inv_delay_line/genblk1[159].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.541   160.172    delay/inv_delay_line/genblk1[160].inv_pair_unit/a
    SLICE_X34Y8          LUT1 (Prop_lut1_I0_O)        0.124   160.296 f  delay/inv_delay_line/genblk1[160].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.300   160.596    delay/inv_delay_line/genblk1[160].inv_pair_unit/trans
    SLICE_X34Y7          LUT1 (Prop_lut1_I0_O)        0.124   160.720 r  delay/inv_delay_line/genblk1[160].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.171   160.891    delay/inv_delay_line/genblk1[161].inv_pair_unit/a
    SLICE_X34Y7          LUT1 (Prop_lut1_I0_O)        0.124   161.015 f  delay/inv_delay_line/genblk1[161].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161   161.176    delay/inv_delay_line/genblk1[161].inv_pair_unit/trans
    SLICE_X34Y7          LUT1 (Prop_lut1_I0_O)        0.124   161.300 r  delay/inv_delay_line/genblk1[161].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.355   161.655    delay/inv_delay_line/genblk1[162].inv_pair_unit/a
    SLICE_X35Y7          LUT1 (Prop_lut1_I0_O)        0.124   161.779 f  delay/inv_delay_line/genblk1[162].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.304   162.084    delay/inv_delay_line/genblk1[162].inv_pair_unit/trans
    SLICE_X36Y7          LUT1 (Prop_lut1_I0_O)        0.124   162.208 r  delay/inv_delay_line/genblk1[162].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.299   162.507    delay/inv_delay_line/genblk1[163].inv_pair_unit/a
    SLICE_X35Y7          LUT1 (Prop_lut1_I0_O)        0.124   162.631 f  delay/inv_delay_line/genblk1[163].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.154   162.785    delay/inv_delay_line/genblk1[163].inv_pair_unit/trans
    SLICE_X35Y7          LUT1 (Prop_lut1_I0_O)        0.124   162.909 r  delay/inv_delay_line/genblk1[163].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.430   163.339    delay/inv_delay_line/genblk1[164].inv_pair_unit/a
    SLICE_X34Y6          LUT1 (Prop_lut1_I0_O)        0.124   163.463 f  delay/inv_delay_line/genblk1[164].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.289   163.753    delay/inv_delay_line/genblk1[164].inv_pair_unit/trans
    SLICE_X35Y7          LUT1 (Prop_lut1_I0_O)        0.124   163.877 r  delay/inv_delay_line/genblk1[164].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.324   164.200    delay/inv_delay_line/genblk1[165].inv_pair_unit/a
    SLICE_X36Y8          LUT1 (Prop_lut1_I0_O)        0.124   164.324 f  delay/inv_delay_line/genblk1[165].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.304   164.628    delay/inv_delay_line/genblk1[165].inv_pair_unit/trans
    SLICE_X37Y7          LUT1 (Prop_lut1_I0_O)        0.124   164.752 r  delay/inv_delay_line/genblk1[165].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.411   165.164    delay/inv_delay_line/genblk1[166].inv_pair_unit/a
    SLICE_X37Y6          LUT1 (Prop_lut1_I0_O)        0.124   165.288 f  delay/inv_delay_line/genblk1[166].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.502   165.789    delay/inv_delay_line/genblk1[166].inv_pair_unit/trans
    SLICE_X36Y8          LUT1 (Prop_lut1_I0_O)        0.124   165.913 r  delay/inv_delay_line/genblk1[166].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.296   166.210    delay/inv_delay_line/genblk1[167].inv_pair_unit/a
    SLICE_X36Y8          LUT1 (Prop_lut1_I0_O)        0.124   166.334 f  delay/inv_delay_line/genblk1[167].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291   166.625    delay/inv_delay_line/genblk1[167].inv_pair_unit/trans
    SLICE_X34Y8          LUT1 (Prop_lut1_I0_O)        0.124   166.749 r  delay/inv_delay_line/genblk1[167].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173   166.922    delay/inv_delay_line/genblk1[168].inv_pair_unit/a
    SLICE_X34Y8          LUT1 (Prop_lut1_I0_O)        0.124   167.046 f  delay/inv_delay_line/genblk1[168].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.302   167.348    delay/inv_delay_line/genblk1[168].inv_pair_unit/trans
    SLICE_X37Y7          LUT1 (Prop_lut1_I0_O)        0.124   167.472 r  delay/inv_delay_line/genblk1[168].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.318   167.790    delay/inv_delay_line/genblk1[169].inv_pair_unit/a
    SLICE_X36Y8          LUT1 (Prop_lut1_I0_O)        0.124   167.914 f  delay/inv_delay_line/genblk1[169].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.307   168.222    delay/inv_delay_line/genblk1[169].inv_pair_unit/trans
    SLICE_X36Y7          LUT1 (Prop_lut1_I0_O)        0.124   168.346 r  delay/inv_delay_line/genblk1[169].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.498   168.844    delay/inv_delay_line/genblk1[170].inv_pair_unit/a
    SLICE_X34Y6          LUT1 (Prop_lut1_I0_O)        0.124   168.968 f  delay/inv_delay_line/genblk1[170].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.295   169.264    delay/inv_delay_line/genblk1[170].inv_pair_unit/trans
    SLICE_X36Y6          LUT1 (Prop_lut1_I0_O)        0.124   169.388 r  delay/inv_delay_line/genblk1[170].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.449   169.836    delay/inv_delay_line/genblk1[171].inv_pair_unit/a
    SLICE_X35Y5          LUT1 (Prop_lut1_I0_O)        0.124   169.960 f  delay/inv_delay_line/genblk1[171].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.402   170.363    delay/inv_delay_line/genblk1[171].inv_pair_unit/trans
    SLICE_X35Y6          LUT1 (Prop_lut1_I0_O)        0.124   170.487 r  delay/inv_delay_line/genblk1[171].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.414   170.900    delay/inv_delay_line/genblk1[172].inv_pair_unit/a
    SLICE_X35Y6          LUT1 (Prop_lut1_I0_O)        0.124   171.024 f  delay/inv_delay_line/genblk1[172].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   171.287    delay/inv_delay_line/genblk1[172].inv_pair_unit/trans
    SLICE_X35Y6          LUT1 (Prop_lut1_I0_O)        0.124   171.411 r  delay/inv_delay_line/genblk1[172].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.307   171.718    delay/inv_delay_line/genblk1[173].inv_pair_unit/a
    SLICE_X35Y8          LUT1 (Prop_lut1_I0_O)        0.124   171.842 f  delay/inv_delay_line/genblk1[173].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.286   172.128    delay/inv_delay_line/genblk1[173].inv_pair_unit/trans
    SLICE_X37Y8          LUT1 (Prop_lut1_I0_O)        0.124   172.252 r  delay/inv_delay_line/genblk1[173].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.460   172.713    delay/inv_delay_line/genblk1[174].inv_pair_unit/a
    SLICE_X36Y5          LUT1 (Prop_lut1_I0_O)        0.124   172.837 f  delay/inv_delay_line/genblk1[174].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.311   173.147    delay/inv_delay_line/genblk1[174].inv_pair_unit/trans
    SLICE_X38Y5          LUT1 (Prop_lut1_I0_O)        0.124   173.271 r  delay/inv_delay_line/genblk1[174].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.299   173.570    delay/inv_delay_line/genblk1[175].inv_pair_unit/a
    SLICE_X41Y5          LUT1 (Prop_lut1_I0_O)        0.124   173.694 f  delay/inv_delay_line/genblk1[175].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.301   173.995    delay/inv_delay_line/genblk1[175].inv_pair_unit/trans
    SLICE_X39Y6          LUT1 (Prop_lut1_I0_O)        0.124   174.119 r  delay/inv_delay_line/genblk1[175].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.331   174.450    delay/inv_delay_line/genblk1[176].inv_pair_unit/a
    SLICE_X36Y6          LUT1 (Prop_lut1_I0_O)        0.124   174.574 f  delay/inv_delay_line/genblk1[176].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   174.856    delay/inv_delay_line/genblk1[176].inv_pair_unit/trans
    SLICE_X36Y6          LUT1 (Prop_lut1_I0_O)        0.124   174.980 r  delay/inv_delay_line/genblk1[176].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.299   175.279    delay/inv_delay_line/genblk1[177].inv_pair_unit/a
    SLICE_X37Y7          LUT1 (Prop_lut1_I0_O)        0.124   175.403 f  delay/inv_delay_line/genblk1[177].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151   175.554    delay/inv_delay_line/genblk1[177].inv_pair_unit/trans
    SLICE_X37Y7          LUT1 (Prop_lut1_I0_O)        0.124   175.678 r  delay/inv_delay_line/genblk1[177].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.300   175.978    delay/inv_delay_line/genblk1[178].inv_pair_unit/a
    SLICE_X37Y6          LUT1 (Prop_lut1_I0_O)        0.124   176.102 f  delay/inv_delay_line/genblk1[178].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151   176.254    delay/inv_delay_line/genblk1[178].inv_pair_unit/trans
    SLICE_X37Y6          LUT1 (Prop_lut1_I0_O)        0.124   176.378 r  delay/inv_delay_line/genblk1[178].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.166   176.544    delay/inv_delay_line/genblk1[179].inv_pair_unit/a
    SLICE_X37Y6          LUT1 (Prop_lut1_I0_O)        0.124   176.667 f  delay/inv_delay_line/genblk1[179].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.306   176.974    delay/inv_delay_line/genblk1[179].inv_pair_unit/trans
    SLICE_X38Y6          LUT1 (Prop_lut1_I0_O)        0.124   177.098 r  delay/inv_delay_line/genblk1[179].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.554   177.652    delay/inv_delay_line/genblk1[180].inv_pair_unit/a
    SLICE_X39Y3          LUT1 (Prop_lut1_I0_O)        0.124   177.776 f  delay/inv_delay_line/genblk1[180].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151   177.927    delay/inv_delay_line/genblk1[180].inv_pair_unit/trans
    SLICE_X39Y3          LUT1 (Prop_lut1_I0_O)        0.124   178.051 r  delay/inv_delay_line/genblk1[180].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.496   178.547    delay/inv_delay_line/genblk1[181].inv_pair_unit/a
    SLICE_X37Y8          LUT1 (Prop_lut1_I0_O)        0.124   178.671 f  delay/inv_delay_line/genblk1[181].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151   178.823    delay/inv_delay_line/genblk1[181].inv_pair_unit/trans
    SLICE_X37Y8          LUT1 (Prop_lut1_I0_O)        0.124   178.947 r  delay/inv_delay_line/genblk1[181].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.168   179.115    delay/inv_delay_line/genblk1[182].inv_pair_unit/a
    SLICE_X37Y8          LUT1 (Prop_lut1_I0_O)        0.124   179.239 f  delay/inv_delay_line/genblk1[182].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.579   179.818    delay/inv_delay_line/genblk1[182].inv_pair_unit/trans
    SLICE_X38Y6          LUT1 (Prop_lut1_I0_O)        0.124   179.942 r  delay/inv_delay_line/genblk1[182].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.309   180.251    delay/inv_delay_line/genblk1[183].inv_pair_unit/a
    SLICE_X38Y5          LUT1 (Prop_lut1_I0_O)        0.124   180.375 f  delay/inv_delay_line/genblk1[183].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.344   180.719    delay/inv_delay_line/genblk1[183].inv_pair_unit/trans
    SLICE_X39Y5          LUT1 (Prop_lut1_I0_O)        0.124   180.843 r  delay/inv_delay_line/genblk1[183].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.311   181.154    delay/inv_delay_line/genblk1[184].inv_pair_unit/a
    SLICE_X38Y6          LUT1 (Prop_lut1_I0_O)        0.124   181.278 f  delay/inv_delay_line/genblk1[184].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.451   181.729    delay/inv_delay_line/genblk1[184].inv_pair_unit/trans
    SLICE_X36Y7          LUT1 (Prop_lut1_I0_O)        0.124   181.853 r  delay/inv_delay_line/genblk1[184].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.176   182.029    delay/inv_delay_line/genblk1[185].inv_pair_unit/a
    SLICE_X36Y7          LUT1 (Prop_lut1_I0_O)        0.124   182.153 f  delay/inv_delay_line/genblk1[185].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.298   182.451    delay/inv_delay_line/genblk1[185].inv_pair_unit/trans
    SLICE_X37Y5          LUT1 (Prop_lut1_I0_O)        0.124   182.575 r  delay/inv_delay_line/genblk1[185].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.315   182.891    delay/inv_delay_line/genblk1[186].inv_pair_unit/a
    SLICE_X38Y5          LUT1 (Prop_lut1_I0_O)        0.124   183.015 f  delay/inv_delay_line/genblk1[186].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291   183.306    delay/inv_delay_line/genblk1[186].inv_pair_unit/trans
    SLICE_X39Y6          LUT1 (Prop_lut1_I0_O)        0.124   183.430 r  delay/inv_delay_line/genblk1[186].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.310   183.740    delay/inv_delay_line/genblk1[187].inv_pair_unit/a
    SLICE_X39Y8          LUT1 (Prop_lut1_I0_O)        0.124   183.864 f  delay/inv_delay_line/genblk1[187].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.300   184.163    delay/inv_delay_line/genblk1[187].inv_pair_unit/trans
    SLICE_X38Y7          LUT1 (Prop_lut1_I0_O)        0.124   184.287 r  delay/inv_delay_line/genblk1[187].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173   184.460    delay/inv_delay_line/genblk1[188].inv_pair_unit/a
    SLICE_X38Y7          LUT1 (Prop_lut1_I0_O)        0.124   184.584 f  delay/inv_delay_line/genblk1[188].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291   184.875    delay/inv_delay_line/genblk1[188].inv_pair_unit/trans
    SLICE_X39Y7          LUT1 (Prop_lut1_I0_O)        0.124   184.999 r  delay/inv_delay_line/genblk1[188].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.360   185.360    delay/inv_delay_line/genblk1[189].inv_pair_unit/a
    SLICE_X38Y7          LUT1 (Prop_lut1_I0_O)        0.124   185.484 f  delay/inv_delay_line/genblk1[189].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162   185.645    delay/inv_delay_line/genblk1[189].inv_pair_unit/trans
    SLICE_X38Y7          LUT1 (Prop_lut1_I0_O)        0.124   185.769 r  delay/inv_delay_line/genblk1[189].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.419   186.188    delay/inv_delay_line/genblk1[190].inv_pair_unit/a
    SLICE_X39Y5          LUT1 (Prop_lut1_I0_O)        0.124   186.312 f  delay/inv_delay_line/genblk1[190].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.149   186.461    delay/inv_delay_line/genblk1[190].inv_pair_unit/trans
    SLICE_X39Y5          LUT1 (Prop_lut1_I0_O)        0.124   186.585 r  delay/inv_delay_line/genblk1[190].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.310   186.895    delay/inv_delay_line/genblk1[191].inv_pair_unit/a
    SLICE_X39Y7          LUT1 (Prop_lut1_I0_O)        0.124   187.019 f  delay/inv_delay_line/genblk1[191].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.304   187.323    delay/inv_delay_line/genblk1[191].inv_pair_unit/trans
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.124   187.447 r  delay/inv_delay_line/genblk1[191].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.318   187.765    delay/inv_delay_line/genblk1[192].inv_pair_unit/a
    SLICE_X40Y8          LUT1 (Prop_lut1_I0_O)        0.124   187.889 f  delay/inv_delay_line/genblk1[192].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.439   188.328    delay/inv_delay_line/genblk1[192].inv_pair_unit/trans
    SLICE_X39Y6          LUT1 (Prop_lut1_I0_O)        0.124   188.452 r  delay/inv_delay_line/genblk1[192].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.310   188.762    delay/inv_delay_line/genblk1[193].inv_pair_unit/a
    SLICE_X40Y6          LUT1 (Prop_lut1_I0_O)        0.124   188.886 f  delay/inv_delay_line/genblk1[193].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.286   189.172    delay/inv_delay_line/genblk1[193].inv_pair_unit/trans
    SLICE_X40Y6          LUT1 (Prop_lut1_I0_O)        0.124   189.296 r  delay/inv_delay_line/genblk1[193].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.315   189.612    delay/inv_delay_line/genblk1[194].inv_pair_unit/a
    SLICE_X40Y4          LUT1 (Prop_lut1_I0_O)        0.124   189.736 f  delay/inv_delay_line/genblk1[194].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.289   190.025    delay/inv_delay_line/genblk1[194].inv_pair_unit/trans
    SLICE_X41Y5          LUT1 (Prop_lut1_I0_O)        0.124   190.149 r  delay/inv_delay_line/genblk1[194].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.164   190.312    delay/inv_delay_line/genblk1[195].inv_pair_unit/a
    SLICE_X41Y5          LUT1 (Prop_lut1_I0_O)        0.124   190.436 f  delay/inv_delay_line/genblk1[195].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.287   190.723    delay/inv_delay_line/genblk1[195].inv_pair_unit/trans
    SLICE_X39Y5          LUT1 (Prop_lut1_I0_O)        0.124   190.847 r  delay/inv_delay_line/genblk1[195].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.437   191.284    delay/inv_delay_line/genblk1[196].inv_pair_unit/a
    SLICE_X40Y5          LUT1 (Prop_lut1_I0_O)        0.124   191.408 f  delay/inv_delay_line/genblk1[196].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162   191.570    delay/inv_delay_line/genblk1[196].inv_pair_unit/trans
    SLICE_X40Y5          LUT1 (Prop_lut1_I0_O)        0.124   191.694 r  delay/inv_delay_line/genblk1[196].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.445   192.139    delay/inv_delay_line/genblk1[197].inv_pair_unit/a
    SLICE_X41Y8          LUT1 (Prop_lut1_I0_O)        0.124   192.263 f  delay/inv_delay_line/genblk1[197].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.296   192.559    delay/inv_delay_line/genblk1[197].inv_pair_unit/trans
    SLICE_X41Y6          LUT1 (Prop_lut1_I0_O)        0.124   192.683 r  delay/inv_delay_line/genblk1[197].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.276   192.958    delay/inv_delay_line/genblk1[198].inv_pair_unit/a
    SLICE_X41Y6          LUT1 (Prop_lut1_I0_O)        0.124   193.082 f  delay/inv_delay_line/genblk1[198].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291   193.373    delay/inv_delay_line/genblk1[198].inv_pair_unit/trans
    SLICE_X38Y6          LUT1 (Prop_lut1_I0_O)        0.124   193.497 r  delay/inv_delay_line/genblk1[198].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.298   193.796    delay/inv_delay_line/genblk1[199].inv_pair_unit/a
    SLICE_X41Y6          LUT1 (Prop_lut1_I0_O)        0.124   193.920 f  delay/inv_delay_line/genblk1[199].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   194.183    delay/inv_delay_line/genblk1[199].inv_pair_unit/trans
    SLICE_X41Y6          LUT1 (Prop_lut1_I0_O)        0.124   194.307 r  delay/inv_delay_line/genblk1[199].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.307   194.614    delay/inv_delay_line/genblk1[200].inv_pair_unit/a
    SLICE_X41Y8          LUT1 (Prop_lut1_I0_O)        0.124   194.738 f  delay/inv_delay_line/genblk1[200].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.290   195.027    delay/inv_delay_line/genblk1[200].inv_pair_unit/trans
    SLICE_X41Y7          LUT1 (Prop_lut1_I0_O)        0.124   195.151 r  delay/inv_delay_line/genblk1[200].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.166   195.317    delay/inv_delay_line/genblk1[201].inv_pair_unit/a
    SLICE_X41Y7          LUT1 (Prop_lut1_I0_O)        0.124   195.441 f  delay/inv_delay_line/genblk1[201].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.154   195.595    delay/inv_delay_line/genblk1[201].inv_pair_unit/trans
    SLICE_X41Y7          LUT1 (Prop_lut1_I0_O)        0.124   195.719 r  delay/inv_delay_line/genblk1[201].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.299   196.018    delay/inv_delay_line/genblk1[202].inv_pair_unit/a
    SLICE_X39Y7          LUT1 (Prop_lut1_I0_O)        0.124   196.142 f  delay/inv_delay_line/genblk1[202].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.154   196.296    delay/inv_delay_line/genblk1[202].inv_pair_unit/trans
    SLICE_X39Y7          LUT1 (Prop_lut1_I0_O)        0.124   196.420 r  delay/inv_delay_line/genblk1[202].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.305   196.725    delay/inv_delay_line/genblk1[203].inv_pair_unit/a
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.124   196.849 f  delay/inv_delay_line/genblk1[203].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.303   197.152    delay/inv_delay_line/genblk1[203].inv_pair_unit/trans
    SLICE_X40Y8          LUT1 (Prop_lut1_I0_O)        0.124   197.276 r  delay/inv_delay_line/genblk1[203].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.176   197.452    delay/inv_delay_line/genblk1[204].inv_pair_unit/a
    SLICE_X40Y8          LUT1 (Prop_lut1_I0_O)        0.124   197.576 f  delay/inv_delay_line/genblk1[204].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.171   197.747    delay/inv_delay_line/genblk1[204].inv_pair_unit/trans
    SLICE_X40Y8          LUT1 (Prop_lut1_I0_O)        0.124   197.871 r  delay/inv_delay_line/genblk1[204].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.297   198.168    delay/inv_delay_line/genblk1[205].inv_pair_unit/a
    SLICE_X39Y8          LUT1 (Prop_lut1_I0_O)        0.124   198.292 f  delay/inv_delay_line/genblk1[205].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.149   198.441    delay/inv_delay_line/genblk1[205].inv_pair_unit/trans
    SLICE_X39Y8          LUT1 (Prop_lut1_I0_O)        0.124   198.565 r  delay/inv_delay_line/genblk1[205].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.306   198.871    delay/nor_delay_line/genblk1[0].nor_pair_unit/a
    SLICE_X39Y6          LUT2 (Prop_lut2_I0_O)        0.124   198.995 f  delay/nor_delay_line/genblk1[0].nor_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.424   199.419    delay/nor_delay_line/genblk1[0].nor_pair_unit/trans
    SLICE_X36Y6          LUT2 (Prop_lut2_I0_O)        0.124   199.543 r  delay/nor_delay_line/genblk1[0].nor_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.412   199.955    delay/nor_delay_line/genblk1[1].nor_pair_unit/a
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.124   200.079 f  delay/nor_delay_line/genblk1[1].nor_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.309   200.388    delay/nor_delay_line/genblk1[1].nor_pair_unit/trans
    SLICE_X36Y5          LUT2 (Prop_lut2_I0_O)        0.124   200.512 r  delay/nor_delay_line/genblk1[1].nor_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.174   200.686    delay/nor_delay_line/genblk1[2].nor_pair_unit/a
    SLICE_X36Y5          LUT2 (Prop_lut2_I0_O)        0.124   200.810 f  delay/nor_delay_line/genblk1[2].nor_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.171   200.981    delay/nor_delay_line/genblk1[2].nor_pair_unit/trans
    SLICE_X36Y5          LUT2 (Prop_lut2_I0_O)        0.124   201.105 r  delay/nor_delay_line/genblk1[2].nor_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.352   201.457    delay/nor_delay_line/genblk1[3].nor_pair_unit/a
    SLICE_X37Y5          LUT2 (Prop_lut2_I0_O)        0.124   201.581 f  delay/nor_delay_line/genblk1[3].nor_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.149   201.730    delay/nor_delay_line/genblk1[3].nor_pair_unit/trans
    SLICE_X37Y5          LUT2 (Prop_lut2_I0_O)        0.124   201.854 r  delay/nor_delay_line/genblk1[3].nor_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.306   202.161    delay/nor_delay_line/trans[3]
    SLICE_X36Y4          LUT5 (Prop_lut5_I0_O)        0.124   202.285 r  delay/nor_delay_line/q_i_3/O
                         net (fo=2, routed)           0.403   202.688    delay/inv_delay_line/q_reg
    SLICE_X37Y5          LUT6 (Prop_lut6_I4_O)        0.124   202.812 r  delay/inv_delay_line/q_i_1/O
                         net (fo=1, routed)           0.000   202.812    capture_dff/xor_result
    SLICE_X37Y5          FDRE                                         r  capture_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.453    43.120    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    39.997 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    41.575    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.666 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=4, routed)           1.514    43.181    capture_dff/clk_out
    SLICE_X37Y5          FDRE                                         r  capture_dff/q_reg/C
                         clock pessimism              0.080    43.261    
                         clock uncertainty           -0.302    42.959    
    SLICE_X37Y5          FDRE (Setup_fdre_C_D)        0.029    42.988    capture_dff/q_reg
  -------------------------------------------------------------------
                         required time                         42.988    
                         arrival time                        -202.814    
  -------------------------------------------------------------------
                         slack                               -159.826    

Slack (MET) :             40.267ns  (required time - arrival time)
  Source:                 core_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            core_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out_clock_gen_24MHz rise@41.667ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.642ns (54.675%)  route 0.532ns (45.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 43.184 - 41.667 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     1.571    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=4, routed)           1.635     1.635    clk_24Mhz
    SLICE_X40Y1          FDRE                                         r  core_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.518     2.153 f  core_clk_reg/Q
                         net (fo=2, routed)           0.532     2.686    core_clk
    SLICE_X40Y1          LUT2 (Prop_lut2_I0_O)        0.124     2.810 r  core_clk_i_1/O
                         net (fo=1, routed)           0.000     2.810    core_clk_i_1_n_0
    SLICE_X40Y1          FDRE                                         r  core_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.453    43.120    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    39.997 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    41.575    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.666 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=4, routed)           1.517    43.184    clk_24Mhz
    SLICE_X40Y1          FDRE                                         r  core_clk_reg/C
                         clock pessimism              0.118    43.302    
                         clock uncertainty           -0.302    43.000    
    SLICE_X40Y1          FDRE (Setup_fdre_C_D)        0.077    43.077    core_clk_reg
  -------------------------------------------------------------------
                         required time                         43.077    
                         arrival time                          -2.810    
  -------------------------------------------------------------------
                         slack                                 40.267    

Slack (MET) :             40.273ns  (required time - arrival time)
  Source:                 core_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            lauch_dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out_clock_gen_24MHz rise@41.667ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.642ns (54.768%)  route 0.530ns (45.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 43.184 - 41.667 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     1.571    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=4, routed)           1.635     1.635    clk_24Mhz
    SLICE_X40Y1          FDRE                                         r  core_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.518     2.153 r  core_clk_reg/Q
                         net (fo=2, routed)           0.530     2.684    lauch_dff/core_clk
    SLICE_X40Y1          LUT2 (Prop_lut2_I0_O)        0.124     2.808 r  lauch_dff/q_i_1__0/O
                         net (fo=1, routed)           0.000     2.808    lauch_dff/q_i_1__0_n_0
    SLICE_X40Y1          FDRE                                         r  lauch_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.453    43.120    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    39.997 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    41.575    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.666 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=4, routed)           1.517    43.184    lauch_dff/clk_out
    SLICE_X40Y1          FDRE                                         r  lauch_dff/q_reg/C
                         clock pessimism              0.118    43.302    
                         clock uncertainty           -0.302    43.000    
    SLICE_X40Y1          FDRE (Setup_fdre_C_D)        0.081    43.081    lauch_dff/q_reg
  -------------------------------------------------------------------
                         required time                         43.081    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 40.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 core_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            lauch_dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clock_gen_24MHz rise@0.000ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.547     0.547    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=4, routed)           0.594     0.594    clk_24Mhz
    SLICE_X40Y1          FDRE                                         r  core_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.164     0.758 r  core_clk_reg/Q
                         net (fo=2, routed)           0.174     0.932    lauch_dff/core_clk
    SLICE_X40Y1          LUT2 (Prop_lut2_I0_O)        0.045     0.977 r  lauch_dff/q_i_1__0/O
                         net (fo=1, routed)           0.000     0.977    lauch_dff/q_i_1__0_n_0
    SLICE_X40Y1          FDRE                                         r  lauch_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.815     0.815    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=4, routed)           0.865     0.865    lauch_dff/clk_out
    SLICE_X40Y1          FDRE                                         r  lauch_dff/q_reg/C
                         clock pessimism             -0.271     0.594    
    SLICE_X40Y1          FDRE (Hold_fdre_C_D)         0.121     0.715    lauch_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 core_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            core_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clock_gen_24MHz rise@0.000ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.547     0.547    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=4, routed)           0.594     0.594    clk_24Mhz
    SLICE_X40Y1          FDRE                                         r  core_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.164     0.758 f  core_clk_reg/Q
                         net (fo=2, routed)           0.174     0.932    core_clk
    SLICE_X40Y1          LUT2 (Prop_lut2_I0_O)        0.045     0.977 r  core_clk_i_1/O
                         net (fo=1, routed)           0.000     0.977    core_clk_i_1_n_0
    SLICE_X40Y1          FDRE                                         r  core_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.815     0.815    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=4, routed)           0.865     0.865    clk_24Mhz
    SLICE_X40Y1          FDRE                                         r  core_clk_reg/C
                         clock pessimism             -0.271     0.594    
    SLICE_X40Y1          FDRE (Hold_fdre_C_D)         0.120     0.714    core_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            capture_dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clock_gen_24MHz rise@0.000ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.209ns (27.998%)  route 0.537ns (72.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.547     0.547    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=4, routed)           0.594     0.594    lauch_dff/clk_out
    SLICE_X40Y1          FDRE                                         r  lauch_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.164     0.758 r  lauch_dff/q_reg/Q
                         net (fo=3, routed)           0.537     1.295    delay/inv_delay_line/a
    SLICE_X37Y5          LUT6 (Prop_lut6_I5_O)        0.045     1.340 r  delay/inv_delay_line/q_i_1/O
                         net (fo=1, routed)           0.000     1.340    capture_dff/xor_result
    SLICE_X37Y5          FDRE                                         r  capture_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.815     0.815    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=4, routed)           0.863     0.863    capture_dff/clk_out
    SLICE_X37Y5          FDRE                                         r  capture_dff/q_reg/C
                         clock pessimism             -0.234     0.629    
    SLICE_X37Y5          FDRE (Hold_fdre_C_D)         0.091     0.720    capture_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.620    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clock_gen_24MHz
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { nolabel_line70/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.666      39.511     BUFGCTRL_X0Y1    nolabel_line70/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.666      40.418     MMCME2_ADV_X1Y0  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X40Y1      core_clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X41Y33     rst_indicator_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X37Y5      capture_dff/q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X40Y1      lauch_dff/q_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.666      171.694    MMCME2_ADV_X1Y0  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X40Y1      core_clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X40Y1      core_clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X41Y33     rst_indicator_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X41Y33     rst_indicator_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X37Y5      capture_dff/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X37Y5      capture_dff/q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X40Y1      lauch_dff/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X40Y1      lauch_dff/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X40Y1      core_clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X40Y1      core_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X41Y33     rst_indicator_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X41Y33     rst_indicator_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X37Y5      capture_dff/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X37Y5      capture_dff/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X40Y1      lauch_dff/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X40Y1      lauch_dff/q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_gen_24MHz
  To Clock:  clkfbout_clock_gen_24MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_gen_24MHz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { nolabel_line70/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    nolabel_line70/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y0  nolabel_line70/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y0  nolabel_line70/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X1Y0  nolabel_line70/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y0  nolabel_line70/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       77.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.999ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/etu_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 1.014ns (21.376%)  route 3.730ns (78.624%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 88.187 - 83.330 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.630     5.157    uart_reader/clk
    SLICE_X36Y10         FDRE                                         r  uart_reader/etu_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.518     5.675 f  uart_reader/etu_cnt_reg[4]/Q
                         net (fo=3, routed)           0.809     6.484    uart_reader/etu_cnt_reg_n_0_[4]
    SLICE_X37Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.608 r  uart_reader/FSM_onehot_state[2]_i_9/O
                         net (fo=1, routed)           0.634     7.243    uart_reader/FSM_onehot_state[2]_i_9_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  uart_reader/FSM_onehot_state[2]_i_6/O
                         net (fo=3, routed)           0.957     8.324    uart_reader/FSM_onehot_state[2]_i_6_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.448 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=9, routed)           0.478     8.925    uart_reader/etu_full__10
    SLICE_X38Y10         LUT6 (Prop_lut6_I2_O)        0.124     9.049 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.851     9.901    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  uart_reader/etu_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.509    88.187    uart_reader/clk
    SLICE_X36Y13         FDRE                                         r  uart_reader/etu_cnt_reg[13]/C
                         clock pessimism              0.272    88.459    
                         clock uncertainty           -0.035    88.424    
    SLICE_X36Y13         FDRE (Setup_fdre_C_R)       -0.524    87.900    uart_reader/etu_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         87.900    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                 77.999    

Slack (MET) :             77.999ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/etu_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 1.014ns (21.376%)  route 3.730ns (78.624%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 88.187 - 83.330 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.630     5.157    uart_reader/clk
    SLICE_X36Y10         FDRE                                         r  uart_reader/etu_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.518     5.675 f  uart_reader/etu_cnt_reg[4]/Q
                         net (fo=3, routed)           0.809     6.484    uart_reader/etu_cnt_reg_n_0_[4]
    SLICE_X37Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.608 r  uart_reader/FSM_onehot_state[2]_i_9/O
                         net (fo=1, routed)           0.634     7.243    uart_reader/FSM_onehot_state[2]_i_9_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  uart_reader/FSM_onehot_state[2]_i_6/O
                         net (fo=3, routed)           0.957     8.324    uart_reader/FSM_onehot_state[2]_i_6_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.448 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=9, routed)           0.478     8.925    uart_reader/etu_full__10
    SLICE_X38Y10         LUT6 (Prop_lut6_I2_O)        0.124     9.049 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.851     9.901    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  uart_reader/etu_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.509    88.187    uart_reader/clk
    SLICE_X36Y13         FDRE                                         r  uart_reader/etu_cnt_reg[14]/C
                         clock pessimism              0.272    88.459    
                         clock uncertainty           -0.035    88.424    
    SLICE_X36Y13         FDRE (Setup_fdre_C_R)       -0.524    87.900    uart_reader/etu_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         87.900    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                 77.999    

Slack (MET) :             78.021ns  (required time - arrival time)
  Source:                 uart_writer/etu_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/etu_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 0.890ns (18.832%)  route 3.836ns (81.168%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 88.125 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.565     5.092    uart_writer/clk
    SLICE_X30Y9          FDRE                                         r  uart_writer/etu_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.518     5.610 r  uart_writer/etu_cnt_reg[10]/Q
                         net (fo=2, routed)           1.046     6.656    uart_writer/etu_cnt_reg_n_0_[10]
    SLICE_X31Y8          LUT4 (Prop_lut4_I1_O)        0.124     6.780 r  uart_writer/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.796     7.576    uart_writer/FSM_sequential_state[1]_i_5_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.700 r  uart_writer/FSM_sequential_state[1]_i_2/O
                         net (fo=7, routed)           1.001     8.702    uart_writer/p_0_in
    SLICE_X32Y10         LUT5 (Prop_lut5_I0_O)        0.124     8.826 r  uart_writer/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          0.992     9.818    uart_writer/etu_cnt[14]_i_1__0_n_0
    SLICE_X30Y7          FDRE                                         r  uart_writer/etu_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.447    88.125    uart_writer/clk
    SLICE_X30Y7          FDRE                                         r  uart_writer/etu_cnt_reg[1]/C
                         clock pessimism              0.273    88.398    
                         clock uncertainty           -0.035    88.363    
    SLICE_X30Y7          FDRE (Setup_fdre_C_R)       -0.524    87.839    uart_writer/etu_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         87.839    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                 78.021    

Slack (MET) :             78.021ns  (required time - arrival time)
  Source:                 uart_writer/etu_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/etu_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 0.890ns (18.832%)  route 3.836ns (81.168%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 88.125 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.565     5.092    uart_writer/clk
    SLICE_X30Y9          FDRE                                         r  uart_writer/etu_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.518     5.610 r  uart_writer/etu_cnt_reg[10]/Q
                         net (fo=2, routed)           1.046     6.656    uart_writer/etu_cnt_reg_n_0_[10]
    SLICE_X31Y8          LUT4 (Prop_lut4_I1_O)        0.124     6.780 r  uart_writer/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.796     7.576    uart_writer/FSM_sequential_state[1]_i_5_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.700 r  uart_writer/FSM_sequential_state[1]_i_2/O
                         net (fo=7, routed)           1.001     8.702    uart_writer/p_0_in
    SLICE_X32Y10         LUT5 (Prop_lut5_I0_O)        0.124     8.826 r  uart_writer/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          0.992     9.818    uart_writer/etu_cnt[14]_i_1__0_n_0
    SLICE_X30Y7          FDRE                                         r  uart_writer/etu_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.447    88.125    uart_writer/clk
    SLICE_X30Y7          FDRE                                         r  uart_writer/etu_cnt_reg[2]/C
                         clock pessimism              0.273    88.398    
                         clock uncertainty           -0.035    88.363    
    SLICE_X30Y7          FDRE (Setup_fdre_C_R)       -0.524    87.839    uart_writer/etu_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         87.839    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                 78.021    

Slack (MET) :             78.021ns  (required time - arrival time)
  Source:                 uart_writer/etu_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/etu_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 0.890ns (18.832%)  route 3.836ns (81.168%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 88.125 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.565     5.092    uart_writer/clk
    SLICE_X30Y9          FDRE                                         r  uart_writer/etu_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.518     5.610 r  uart_writer/etu_cnt_reg[10]/Q
                         net (fo=2, routed)           1.046     6.656    uart_writer/etu_cnt_reg_n_0_[10]
    SLICE_X31Y8          LUT4 (Prop_lut4_I1_O)        0.124     6.780 r  uart_writer/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.796     7.576    uart_writer/FSM_sequential_state[1]_i_5_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.700 r  uart_writer/FSM_sequential_state[1]_i_2/O
                         net (fo=7, routed)           1.001     8.702    uart_writer/p_0_in
    SLICE_X32Y10         LUT5 (Prop_lut5_I0_O)        0.124     8.826 r  uart_writer/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          0.992     9.818    uart_writer/etu_cnt[14]_i_1__0_n_0
    SLICE_X30Y7          FDRE                                         r  uart_writer/etu_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.447    88.125    uart_writer/clk
    SLICE_X30Y7          FDRE                                         r  uart_writer/etu_cnt_reg[3]/C
                         clock pessimism              0.273    88.398    
                         clock uncertainty           -0.035    88.363    
    SLICE_X30Y7          FDRE (Setup_fdre_C_R)       -0.524    87.839    uart_writer/etu_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         87.839    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                 78.021    

Slack (MET) :             78.021ns  (required time - arrival time)
  Source:                 uart_writer/etu_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/etu_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 0.890ns (18.832%)  route 3.836ns (81.168%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 88.125 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.565     5.092    uart_writer/clk
    SLICE_X30Y9          FDRE                                         r  uart_writer/etu_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.518     5.610 r  uart_writer/etu_cnt_reg[10]/Q
                         net (fo=2, routed)           1.046     6.656    uart_writer/etu_cnt_reg_n_0_[10]
    SLICE_X31Y8          LUT4 (Prop_lut4_I1_O)        0.124     6.780 r  uart_writer/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.796     7.576    uart_writer/FSM_sequential_state[1]_i_5_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.700 r  uart_writer/FSM_sequential_state[1]_i_2/O
                         net (fo=7, routed)           1.001     8.702    uart_writer/p_0_in
    SLICE_X32Y10         LUT5 (Prop_lut5_I0_O)        0.124     8.826 r  uart_writer/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          0.992     9.818    uart_writer/etu_cnt[14]_i_1__0_n_0
    SLICE_X30Y7          FDRE                                         r  uart_writer/etu_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.447    88.125    uart_writer/clk
    SLICE_X30Y7          FDRE                                         r  uart_writer/etu_cnt_reg[4]/C
                         clock pessimism              0.273    88.398    
                         clock uncertainty           -0.035    88.363    
    SLICE_X30Y7          FDRE (Setup_fdre_C_R)       -0.524    87.839    uart_writer/etu_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         87.839    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                 78.021    

Slack (MET) :             78.089ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/data_out_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 1.014ns (20.421%)  route 3.952ns (79.579%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 88.193 - 83.330 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.630     5.157    uart_reader/clk
    SLICE_X36Y10         FDRE                                         r  uart_reader/etu_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.518     5.675 f  uart_reader/etu_cnt_reg[4]/Q
                         net (fo=3, routed)           0.809     6.484    uart_reader/etu_cnt_reg_n_0_[4]
    SLICE_X37Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.608 r  uart_reader/FSM_onehot_state[2]_i_9/O
                         net (fo=1, routed)           0.634     7.243    uart_reader/FSM_onehot_state[2]_i_9_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  uart_reader/FSM_onehot_state[2]_i_6/O
                         net (fo=3, routed)           0.957     8.324    uart_reader/FSM_onehot_state[2]_i_6_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.448 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=9, routed)           1.019     9.466    uart_reader/etu_full__10
    SLICE_X38Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.590 r  uart_reader/bit_cnt[0]_i_2/O
                         net (fo=8, routed)           0.532    10.123    uart_reader/bit_cnt[0]_i_2_n_0
    SLICE_X38Y8          FDSE                                         r  uart_reader/data_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.515    88.193    uart_reader/clk
    SLICE_X38Y8          FDSE                                         r  uart_reader/data_out_reg[0]/C
                         clock pessimism              0.259    88.452    
                         clock uncertainty           -0.035    88.417    
    SLICE_X38Y8          FDSE (Setup_fdse_C_CE)      -0.205    88.212    uart_reader/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         88.212    
                         arrival time                         -10.123    
  -------------------------------------------------------------------
                         slack                                 78.089    

Slack (MET) :             78.089ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/data_out_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 1.014ns (20.421%)  route 3.952ns (79.579%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 88.193 - 83.330 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.630     5.157    uart_reader/clk
    SLICE_X36Y10         FDRE                                         r  uart_reader/etu_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.518     5.675 f  uart_reader/etu_cnt_reg[4]/Q
                         net (fo=3, routed)           0.809     6.484    uart_reader/etu_cnt_reg_n_0_[4]
    SLICE_X37Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.608 r  uart_reader/FSM_onehot_state[2]_i_9/O
                         net (fo=1, routed)           0.634     7.243    uart_reader/FSM_onehot_state[2]_i_9_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  uart_reader/FSM_onehot_state[2]_i_6/O
                         net (fo=3, routed)           0.957     8.324    uart_reader/FSM_onehot_state[2]_i_6_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.448 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=9, routed)           1.019     9.466    uart_reader/etu_full__10
    SLICE_X38Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.590 r  uart_reader/bit_cnt[0]_i_2/O
                         net (fo=8, routed)           0.532    10.123    uart_reader/bit_cnt[0]_i_2_n_0
    SLICE_X38Y8          FDSE                                         r  uart_reader/data_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.515    88.193    uart_reader/clk
    SLICE_X38Y8          FDSE                                         r  uart_reader/data_out_reg[1]/C
                         clock pessimism              0.259    88.452    
                         clock uncertainty           -0.035    88.417    
    SLICE_X38Y8          FDSE (Setup_fdse_C_CE)      -0.205    88.212    uart_reader/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         88.212    
                         arrival time                         -10.123    
  -------------------------------------------------------------------
                         slack                                 78.089    

Slack (MET) :             78.089ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/data_out_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 1.014ns (20.421%)  route 3.952ns (79.579%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 88.193 - 83.330 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.630     5.157    uart_reader/clk
    SLICE_X36Y10         FDRE                                         r  uart_reader/etu_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.518     5.675 f  uart_reader/etu_cnt_reg[4]/Q
                         net (fo=3, routed)           0.809     6.484    uart_reader/etu_cnt_reg_n_0_[4]
    SLICE_X37Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.608 r  uart_reader/FSM_onehot_state[2]_i_9/O
                         net (fo=1, routed)           0.634     7.243    uart_reader/FSM_onehot_state[2]_i_9_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  uart_reader/FSM_onehot_state[2]_i_6/O
                         net (fo=3, routed)           0.957     8.324    uart_reader/FSM_onehot_state[2]_i_6_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.448 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=9, routed)           1.019     9.466    uart_reader/etu_full__10
    SLICE_X38Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.590 r  uart_reader/bit_cnt[0]_i_2/O
                         net (fo=8, routed)           0.532    10.123    uart_reader/bit_cnt[0]_i_2_n_0
    SLICE_X38Y8          FDSE                                         r  uart_reader/data_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.515    88.193    uart_reader/clk
    SLICE_X38Y8          FDSE                                         r  uart_reader/data_out_reg[2]/C
                         clock pessimism              0.259    88.452    
                         clock uncertainty           -0.035    88.417    
    SLICE_X38Y8          FDSE (Setup_fdse_C_CE)      -0.205    88.212    uart_reader/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         88.212    
                         arrival time                         -10.123    
  -------------------------------------------------------------------
                         slack                                 78.089    

Slack (MET) :             78.089ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/data_out_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 1.014ns (20.421%)  route 3.952ns (79.579%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 88.193 - 83.330 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.630     5.157    uart_reader/clk
    SLICE_X36Y10         FDRE                                         r  uart_reader/etu_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.518     5.675 f  uart_reader/etu_cnt_reg[4]/Q
                         net (fo=3, routed)           0.809     6.484    uart_reader/etu_cnt_reg_n_0_[4]
    SLICE_X37Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.608 r  uart_reader/FSM_onehot_state[2]_i_9/O
                         net (fo=1, routed)           0.634     7.243    uart_reader/FSM_onehot_state[2]_i_9_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.367 r  uart_reader/FSM_onehot_state[2]_i_6/O
                         net (fo=3, routed)           0.957     8.324    uart_reader/FSM_onehot_state[2]_i_6_n_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.448 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=9, routed)           1.019     9.466    uart_reader/etu_full__10
    SLICE_X38Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.590 r  uart_reader/bit_cnt[0]_i_2/O
                         net (fo=8, routed)           0.532    10.123    uart_reader/bit_cnt[0]_i_2_n_0
    SLICE_X38Y8          FDSE                                         r  uart_reader/data_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.515    88.193    uart_reader/clk
    SLICE_X38Y8          FDSE                                         r  uart_reader/data_out_reg[3]/C
                         clock pessimism              0.259    88.452    
                         clock uncertainty           -0.035    88.417    
    SLICE_X38Y8          FDSE (Setup_fdse_C_CE)      -0.205    88.212    uart_reader/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         88.212    
                         arrival time                         -10.123    
  -------------------------------------------------------------------
                         slack                                 78.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sel_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx_data_in_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.591     1.481    clk_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  sel_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  sel_reg[10]/Q
                         net (fo=1, routed)           0.097     1.719    sel_reg_n_0_[10]
    SLICE_X34Y9          LUT2 (Prop_lut2_I0_O)        0.045     1.764 r  tx_data_in[2]_i_1/O
                         net (fo=1, routed)           0.000     1.764    tx_data_in[2]_i_1_n_0
    SLICE_X34Y9          FDSE                                         r  tx_data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     1.996    clk_IBUF_BUFG
    SLICE_X34Y9          FDSE                                         r  tx_data_in_reg[2]/C
                         clock pessimism             -0.502     1.494    
    SLICE_X34Y9          FDSE (Hold_fdse_C_D)         0.091     1.585    tx_data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 uart_writer/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/dout_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.051%)  route 0.146ns (43.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.563     1.453    uart_writer/clk
    SLICE_X33Y10         FDRE                                         r  uart_writer/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.141     1.594 r  uart_writer/FSM_sequential_state_reg[0]/Q
                         net (fo=19, routed)          0.146     1.740    uart_writer/state__0[0]
    SLICE_X32Y10         LUT4 (Prop_lut4_I3_O)        0.045     1.785 r  uart_writer/dout_i_2/O
                         net (fo=1, routed)           0.000     1.785    uart_writer/dout_i_2_n_0
    SLICE_X32Y10         FDSE                                         r  uart_writer/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.833     1.967    uart_writer/clk
    SLICE_X32Y10         FDSE                                         r  uart_writer/dout_reg/C
                         clock pessimism             -0.501     1.466    
    SLICE_X32Y10         FDSE (Hold_fdse_C_D)         0.120     1.586    uart_writer/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tx_data_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.190ns (53.379%)  route 0.166ns (46.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.590     1.480    clk_IBUF_BUFG
    SLICE_X37Y10         FDRE                                         r  tx_data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  tx_data_in_reg[7]/Q
                         net (fo=2, routed)           0.166     1.787    uart_writer/tx_data_in[7]
    SLICE_X38Y10         LUT3 (Prop_lut3_I2_O)        0.049     1.836 r  uart_writer/data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.836    uart_writer/data[7]
    SLICE_X38Y10         FDRE                                         r  uart_writer/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     1.996    uart_writer/clk
    SLICE_X38Y10         FDRE                                         r  uart_writer/data_reg[7]/C
                         clock pessimism             -0.478     1.518    
    SLICE_X38Y10         FDRE (Hold_fdre_C_D)         0.107     1.625    uart_writer/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 uart_reader/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.724%)  route 0.136ns (42.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.592     1.482    uart_reader/clk
    SLICE_X39Y9          FDRE                                         r  uart_reader/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  uart_reader/bit_cnt_reg[1]/Q
                         net (fo=5, routed)           0.136     1.759    uart_reader/bit_cnt_reg_n_0_[1]
    SLICE_X39Y9          LUT6 (Prop_lut6_I5_O)        0.045     1.804 r  uart_reader/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.804    uart_reader/bit_cnt[1]_i_1_n_0
    SLICE_X39Y9          FDRE                                         r  uart_reader/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.863     1.997    uart_reader/clk
    SLICE_X39Y9          FDRE                                         r  uart_reader/bit_cnt_reg[1]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X39Y9          FDRE (Hold_fdre_C_D)         0.091     1.573    uart_reader/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uart_writer/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.590     1.480    uart_writer/clk
    SLICE_X35Y10         FDRE                                         r  uart_writer/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  uart_writer/data_reg[2]/Q
                         net (fo=1, routed)           0.159     1.780    uart_writer/data_reg_n_0_[2]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.042     1.822 r  uart_writer/data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.822    uart_writer/data[1]
    SLICE_X35Y10         FDRE                                         r  uart_writer/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.861     1.995    uart_writer/clk
    SLICE_X35Y10         FDRE                                         r  uart_writer/data_reg[1]/C
                         clock pessimism             -0.515     1.480    
    SLICE_X35Y10         FDRE (Hold_fdre_C_D)         0.107     1.587    uart_writer/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 sel_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx_data_in_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.112%)  route 0.185ns (49.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.591     1.481    clk_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  sel_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  sel_reg[12]/Q
                         net (fo=1, routed)           0.185     1.807    sel_reg_n_0_[12]
    SLICE_X36Y9          LUT2 (Prop_lut2_I0_O)        0.045     1.852 r  tx_data_in[4]_i_1/O
                         net (fo=1, routed)           0.000     1.852    tx_data_in[4]_i_1_n_0
    SLICE_X36Y9          FDSE                                         r  tx_data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     1.996    clk_IBUF_BUFG
    SLICE_X36Y9          FDSE                                         r  tx_data_in_reg[4]/C
                         clock pessimism             -0.499     1.497    
    SLICE_X36Y9          FDSE (Hold_fdse_C_D)         0.120     1.617    tx_data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 uart_reader/data_out_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            sel_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.326%)  route 0.209ns (59.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.592     1.482    uart_reader/clk
    SLICE_X38Y8          FDSE                                         r  uart_reader/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y8          FDSE (Prop_fdse_C_Q)         0.141     1.623 r  uart_reader/data_out_reg[5]/Q
                         net (fo=4, routed)           0.209     1.831    rx_data_out[5]
    SLICE_X36Y4          FDSE                                         r  sel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.863     1.997    clk_IBUF_BUFG
    SLICE_X36Y4          FDSE                                         r  sel_reg[5]/C
                         clock pessimism             -0.478     1.519    
    SLICE_X36Y4          FDSE (Hold_fdse_C_D)         0.063     1.582    sel_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 tx_data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx_data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.590     1.480    clk_IBUF_BUFG
    SLICE_X35Y11         FDRE                                         r  tx_data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  tx_data_in_reg[3]/Q
                         net (fo=2, routed)           0.168     1.789    uart_writer/tx_data_in[3]
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.045     1.834 r  uart_writer/tx_data_in[3]_i_1/O
                         net (fo=1, routed)           0.000     1.834    uart_writer_n_5
    SLICE_X35Y11         FDRE                                         r  tx_data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.861     1.995    clk_IBUF_BUFG
    SLICE_X35Y11         FDRE                                         r  tx_data_in_reg[3]/C
                         clock pessimism             -0.515     1.480    
    SLICE_X35Y11         FDRE (Hold_fdre_C_D)         0.091     1.571    tx_data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 uart_writer/etu_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/etu_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.564     1.454    uart_writer/clk
    SLICE_X30Y9          FDRE                                         r  uart_writer/etu_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.164     1.618 r  uart_writer/etu_cnt_reg[11]/Q
                         net (fo=2, routed)           0.125     1.743    uart_writer/etu_cnt_reg_n_0_[11]
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.853 r  uart_writer/etu_cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.853    uart_writer/etu_cnt0_carry__1_n_5
    SLICE_X30Y9          FDRE                                         r  uart_writer/etu_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.834     1.968    uart_writer/clk
    SLICE_X30Y9          FDRE                                         r  uart_writer/etu_cnt_reg[11]/C
                         clock pessimism             -0.514     1.454    
    SLICE_X30Y9          FDRE (Hold_fdre_C_D)         0.134     1.588    uart_writer/etu_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 uart_writer/etu_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/etu_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.564     1.454    uart_writer/clk
    SLICE_X30Y8          FDRE                                         r  uart_writer/etu_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDRE (Prop_fdre_C_Q)         0.164     1.618 r  uart_writer/etu_cnt_reg[7]/Q
                         net (fo=2, routed)           0.125     1.743    uart_writer/etu_cnt_reg_n_0_[7]
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.853 r  uart_writer/etu_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.853    uart_writer/etu_cnt0_carry__0_n_5
    SLICE_X30Y8          FDRE                                         r  uart_writer/etu_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.834     1.968    uart_writer/clk
    SLICE_X30Y8          FDRE                                         r  uart_writer/etu_cnt_reg[7]/C
                         clock pessimism             -0.514     1.454    
    SLICE_X30Y8          FDRE (Hold_fdre_C_D)         0.134     1.588    uart_writer/etu_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X38Y9    FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X37Y9    FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X37Y9    FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X34Y10   en_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X30Y3    sel_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X35Y9    sel_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X35Y9    sel_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X35Y9    sel_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X35Y9    sel_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y9    FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y9    FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y9    FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y9    FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y9    FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y9    FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X34Y10   en_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X34Y10   en_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X30Y3    sel_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X30Y3    sel_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X38Y9    FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X38Y9    FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y9    FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y9    FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y9    FSM_sequential_current_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y9    FSM_sequential_current_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X34Y10   en_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X34Y10   en_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X30Y3    sel_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X30Y3    sel_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out_clock_gen_24MHz

Setup :            1  Failing Endpoint ,  Worst Slack      -10.228ns,  Total Violation      -10.228ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.228ns  (required time - arrival time)
  Source:                 sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            capture_dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_out_clock_gen_24MHz rise@83.333ns - sys_clk_pin rise@83.330ns)
  Data Path Delay:        5.685ns  (logic 1.808ns (31.804%)  route 3.877ns (68.196%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 84.847 - 83.333 ) 
    Source Clock Delay      (SCD):    5.094ns = ( 88.424 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.996ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    84.795 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966    86.761    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    86.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.567    88.424    clk_IBUF_BUFG
    SLICE_X30Y3          FDRE                                         r  sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.518    88.942 r  sel_reg[0]/Q
                         net (fo=53, routed)          2.286    91.228    delay/inv_delay_line/Q[0]
    SLICE_X41Y3          LUT6 (Prop_lut6_I4_O)        0.124    91.352 r  delay/inv_delay_line/pio9_OBUF_inst_i_45/O
                         net (fo=1, routed)           0.000    91.352    delay/inv_delay_line/pio9_OBUF_inst_i_45_n_0
    SLICE_X41Y3          MUXF7 (Prop_muxf7_I1_O)      0.217    91.569 r  delay/inv_delay_line/pio9_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.000    91.569    delay/inv_delay_line/pio9_OBUF_inst_i_21_n_0
    SLICE_X41Y3          MUXF8 (Prop_muxf8_I1_O)      0.094    91.663 r  delay/inv_delay_line/pio9_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.845    92.509    delay/inv_delay_line/pio9_OBUF_inst_i_9_n_0
    SLICE_X36Y4          LUT6 (Prop_lut6_I5_O)        0.316    92.825 r  delay/inv_delay_line/pio9_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000    92.825    delay/inv_delay_line/pio9_OBUF_inst_i_4_n_0
    SLICE_X36Y4          MUXF7 (Prop_muxf7_I0_O)      0.241    93.066 r  delay/inv_delay_line/pio9_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.745    93.811    delay/inv_delay_line/pio9_OBUF_inst_i_2_n_0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.298    94.109 r  delay/inv_delay_line/q_i_1/O
                         net (fo=1, routed)           0.000    94.109    capture_dff/xor_result
    SLICE_X37Y5          FDRE                                         r  capture_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                     83.333    83.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    83.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.453    84.786    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    81.664 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    83.242    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    83.333 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=4, routed)           1.514    84.847    capture_dff/clk_out
    SLICE_X37Y5          FDRE                                         r  capture_dff/q_reg/C
                         clock pessimism              0.000    84.847    
                         clock uncertainty           -0.996    83.851    
    SLICE_X37Y5          FDRE (Setup_fdre_C_D)        0.029    83.880    capture_dff/q_reg
  -------------------------------------------------------------------
                         required time                         83.880    
                         arrival time                         -94.109    
  -------------------------------------------------------------------
                         slack                                -10.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            capture_dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clock_gen_24MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.231ns (36.557%)  route 0.401ns (63.443%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.996ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.592     1.482    clk_IBUF_BUFG
    SLICE_X37Y4          FDRE                                         r  sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  sel_reg[4]/Q
                         net (fo=4, routed)           0.262     1.885    delay/nor_delay_line/Q[2]
    SLICE_X36Y4          LUT5 (Prop_lut5_I3_O)        0.045     1.930 r  delay/nor_delay_line/q_i_3/O
                         net (fo=2, routed)           0.138     2.069    delay/inv_delay_line/q_reg
    SLICE_X37Y5          LUT6 (Prop_lut6_I4_O)        0.045     2.114 r  delay/inv_delay_line/q_i_1/O
                         net (fo=1, routed)           0.000     2.114    capture_dff/xor_result
    SLICE_X37Y5          FDRE                                         r  capture_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.815     0.815    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=4, routed)           0.863     0.863    capture_dff/clk_out
    SLICE_X37Y5          FDRE                                         r  capture_dff/q_reg/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            0.996     1.859    
    SLICE_X37Y5          FDRE (Hold_fdre_C_D)         0.091     1.950    capture_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.164    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_clock_gen_24MHz
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            pio9
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        206.466ns  (logic 62.406ns (30.226%)  route 144.060ns (69.774%))
  Logic Levels:           424  (LUT1=412 LUT2=8 LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     1.571    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=4, routed)           1.635     1.635    lauch_dff/clk_out
    SLICE_X40Y1          FDRE                                         r  lauch_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.518     2.153 r  lauch_dff/q_reg/Q
                         net (fo=3, routed)           0.163     2.317    delay/inv_delay_line/genblk1[0].inv_pair_unit/a
    SLICE_X41Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.441 f  delay/inv_delay_line/genblk1[0].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.306     2.747    delay/inv_delay_line/genblk1[0].inv_pair_unit/trans
    SLICE_X40Y3          LUT1 (Prop_lut1_I0_O)        0.124     2.871 r  delay/inv_delay_line/genblk1[0].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.303     3.174    delay/inv_delay_line/genblk1[1].inv_pair_unit/a
    SLICE_X38Y3          LUT1 (Prop_lut1_I0_O)        0.124     3.298 f  delay/inv_delay_line/genblk1[1].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.435     3.733    delay/inv_delay_line/genblk1[1].inv_pair_unit/trans
    SLICE_X40Y2          LUT1 (Prop_lut1_I0_O)        0.124     3.857 r  delay/inv_delay_line/genblk1[1].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.440     4.297    delay/inv_delay_line/genblk1[2].inv_pair_unit/a
    SLICE_X41Y1          LUT1 (Prop_lut1_I0_O)        0.124     4.421 f  delay/inv_delay_line/genblk1[2].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.402     4.823    delay/inv_delay_line/genblk1[2].inv_pair_unit/trans
    SLICE_X41Y2          LUT1 (Prop_lut1_I0_O)        0.124     4.947 r  delay/inv_delay_line/genblk1[2].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.276     5.223    delay/inv_delay_line/genblk1[3].inv_pair_unit/a
    SLICE_X41Y2          LUT1 (Prop_lut1_I0_O)        0.124     5.347 f  delay/inv_delay_line/genblk1[3].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.301     5.648    delay/inv_delay_line/genblk1[3].inv_pair_unit/trans
    SLICE_X41Y1          LUT1 (Prop_lut1_I0_O)        0.124     5.772 r  delay/inv_delay_line/genblk1[3].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.296     6.068    delay/inv_delay_line/genblk1[4].inv_pair_unit/a
    SLICE_X41Y2          LUT1 (Prop_lut1_I0_O)        0.124     6.192 f  delay/inv_delay_line/genblk1[4].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263     6.455    delay/inv_delay_line/genblk1[4].inv_pair_unit/trans
    SLICE_X41Y2          LUT1 (Prop_lut1_I0_O)        0.124     6.579 r  delay/inv_delay_line/genblk1[4].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.443     7.021    delay/inv_delay_line/genblk1[5].inv_pair_unit/a
    SLICE_X41Y2          LUT1 (Prop_lut1_I0_O)        0.153     7.174 f  delay/inv_delay_line/genblk1[5].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.524     7.698    delay/inv_delay_line/genblk1[5].inv_pair_unit/trans
    SLICE_X40Y2          LUT1 (Prop_lut1_I0_O)        0.351     8.049 r  delay/inv_delay_line/genblk1[5].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.324     8.374    delay/inv_delay_line/genblk1[6].inv_pair_unit/a
    SLICE_X40Y4          LUT1 (Prop_lut1_I0_O)        0.328     8.702 f  delay/inv_delay_line/genblk1[6].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.593     9.295    delay/inv_delay_line/genblk1[6].inv_pair_unit/trans
    SLICE_X40Y3          LUT1 (Prop_lut1_I0_O)        0.150     9.445 r  delay/inv_delay_line/genblk1[6].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.479     9.924    delay/inv_delay_line/genblk1[7].inv_pair_unit/a
    SLICE_X40Y3          LUT1 (Prop_lut1_I0_O)        0.328    10.252 f  delay/inv_delay_line/genblk1[7].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.423    10.674    delay/inv_delay_line/genblk1[7].inv_pair_unit/trans
    SLICE_X38Y3          LUT1 (Prop_lut1_I0_O)        0.117    10.791 r  delay/inv_delay_line/genblk1[7].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.603    11.394    delay/inv_delay_line/genblk1[8].inv_pair_unit/a
    SLICE_X41Y2          LUT1 (Prop_lut1_I0_O)        0.358    11.752 f  delay/inv_delay_line/genblk1[8].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.474    12.227    delay/inv_delay_line/genblk1[8].inv_pair_unit/trans
    SLICE_X40Y4          LUT1 (Prop_lut1_I0_O)        0.326    12.553 r  delay/inv_delay_line/genblk1[8].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.439    12.992    delay/inv_delay_line/genblk1[9].inv_pair_unit/a
    SLICE_X40Y2          LUT1 (Prop_lut1_I0_O)        0.124    13.116 f  delay/inv_delay_line/genblk1[9].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.537    13.653    delay/inv_delay_line/genblk1[9].inv_pair_unit/trans
    SLICE_X39Y2          LUT1 (Prop_lut1_I0_O)        0.124    13.777 r  delay/inv_delay_line/genblk1[9].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.569    14.346    delay/inv_delay_line/genblk1[10].inv_pair_unit/a
    SLICE_X40Y2          LUT1 (Prop_lut1_I0_O)        0.124    14.470 f  delay/inv_delay_line/genblk1[10].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.418    14.887    delay/inv_delay_line/genblk1[10].inv_pair_unit/trans
    SLICE_X40Y4          LUT1 (Prop_lut1_I0_O)        0.116    15.003 r  delay/inv_delay_line/genblk1[10].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.324    15.327    delay/inv_delay_line/genblk1[11].inv_pair_unit/a
    SLICE_X40Y6          LUT1 (Prop_lut1_I0_O)        0.328    15.655 f  delay/inv_delay_line/genblk1[11].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.306    15.961    delay/inv_delay_line/genblk1[11].inv_pair_unit/trans
    SLICE_X40Y5          LUT1 (Prop_lut1_I0_O)        0.124    16.085 r  delay/inv_delay_line/genblk1[11].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.308    16.393    delay/inv_delay_line/genblk1[12].inv_pair_unit/a
    SLICE_X41Y5          LUT1 (Prop_lut1_I0_O)        0.124    16.517 f  delay/inv_delay_line/genblk1[12].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.451    16.967    delay/inv_delay_line/genblk1[12].inv_pair_unit/trans
    SLICE_X37Y3          LUT1 (Prop_lut1_I0_O)        0.124    17.091 r  delay/inv_delay_line/genblk1[12].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.317    17.408    delay/inv_delay_line/genblk1[13].inv_pair_unit/a
    SLICE_X38Y3          LUT1 (Prop_lut1_I0_O)        0.124    17.532 f  delay/inv_delay_line/genblk1[13].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.438    17.971    delay/inv_delay_line/genblk1[13].inv_pair_unit/trans
    SLICE_X40Y1          LUT1 (Prop_lut1_I0_O)        0.124    18.095 r  delay/inv_delay_line/genblk1[13].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.482    18.577    delay/inv_delay_line/genblk1[14].inv_pair_unit/a
    SLICE_X40Y3          LUT1 (Prop_lut1_I0_O)        0.124    18.701 f  delay/inv_delay_line/genblk1[14].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.434    19.135    delay/inv_delay_line/genblk1[14].inv_pair_unit/trans
    SLICE_X41Y4          LUT1 (Prop_lut1_I0_O)        0.124    19.259 r  delay/inv_delay_line/genblk1[14].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.166    19.425    delay/inv_delay_line/genblk1[15].inv_pair_unit/a
    SLICE_X41Y4          LUT1 (Prop_lut1_I0_O)        0.124    19.549 f  delay/inv_delay_line/genblk1[15].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    19.812    delay/inv_delay_line/genblk1[15].inv_pair_unit/trans
    SLICE_X41Y4          LUT1 (Prop_lut1_I0_O)        0.124    19.936 r  delay/inv_delay_line/genblk1[15].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.167    20.102    delay/inv_delay_line/genblk1[16].inv_pair_unit/a
    SLICE_X41Y4          LUT1 (Prop_lut1_I0_O)        0.124    20.226 f  delay/inv_delay_line/genblk1[16].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.487    20.713    delay/inv_delay_line/genblk1[16].inv_pair_unit/trans
    SLICE_X41Y10         LUT1 (Prop_lut1_I0_O)        0.124    20.837 r  delay/inv_delay_line/genblk1[16].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.163    21.000    delay/inv_delay_line/genblk1[17].inv_pair_unit/a
    SLICE_X41Y10         LUT1 (Prop_lut1_I0_O)        0.124    21.124 f  delay/inv_delay_line/genblk1[17].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.292    21.417    delay/inv_delay_line/genblk1[17].inv_pair_unit/trans
    SLICE_X41Y11         LUT1 (Prop_lut1_I0_O)        0.124    21.541 r  delay/inv_delay_line/genblk1[17].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.163    21.704    delay/inv_delay_line/genblk1[18].inv_pair_unit/a
    SLICE_X41Y11         LUT1 (Prop_lut1_I0_O)        0.124    21.828 f  delay/inv_delay_line/genblk1[18].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.303    22.131    delay/inv_delay_line/genblk1[18].inv_pair_unit/trans
    SLICE_X40Y10         LUT1 (Prop_lut1_I0_O)        0.124    22.255 r  delay/inv_delay_line/genblk1[18].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173    22.428    delay/inv_delay_line/genblk1[19].inv_pair_unit/a
    SLICE_X40Y10         LUT1 (Prop_lut1_I0_O)        0.124    22.552 f  delay/inv_delay_line/genblk1[19].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.637    23.189    delay/inv_delay_line/genblk1[19].inv_pair_unit/trans
    SLICE_X40Y3          LUT1 (Prop_lut1_I0_O)        0.124    23.313 r  delay/inv_delay_line/genblk1[19].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.328    23.641    delay/inv_delay_line/genblk1[20].inv_pair_unit/a
    SLICE_X40Y5          LUT1 (Prop_lut1_I0_O)        0.124    23.765 f  delay/inv_delay_line/genblk1[20].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.447    24.212    delay/inv_delay_line/genblk1[20].inv_pair_unit/trans
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.124    24.336 r  delay/inv_delay_line/genblk1[20].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.305    24.641    delay/inv_delay_line/genblk1[21].inv_pair_unit/a
    SLICE_X41Y7          LUT1 (Prop_lut1_I0_O)        0.124    24.765 f  delay/inv_delay_line/genblk1[21].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.630    25.395    delay/inv_delay_line/genblk1[21].inv_pair_unit/trans
    SLICE_X38Y2          LUT1 (Prop_lut1_I0_O)        0.124    25.519 r  delay/inv_delay_line/genblk1[21].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.775    26.294    delay/inv_delay_line/genblk1[22].inv_pair_unit/a
    SLICE_X38Y3          LUT1 (Prop_lut1_I0_O)        0.124    26.418 f  delay/inv_delay_line/genblk1[22].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    26.697    delay/inv_delay_line/genblk1[22].inv_pair_unit/trans
    SLICE_X38Y3          LUT1 (Prop_lut1_I0_O)        0.124    26.821 r  delay/inv_delay_line/genblk1[22].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.604    27.426    delay/inv_delay_line/genblk1[23].inv_pair_unit/a
    SLICE_X39Y3          LUT1 (Prop_lut1_I0_O)        0.124    27.550 f  delay/inv_delay_line/genblk1[23].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.402    27.952    delay/inv_delay_line/genblk1[23].inv_pair_unit/trans
    SLICE_X39Y3          LUT1 (Prop_lut1_I0_O)        0.124    28.076 r  delay/inv_delay_line/genblk1[23].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.416    28.492    delay/inv_delay_line/genblk1[24].inv_pair_unit/a
    SLICE_X39Y2          LUT1 (Prop_lut1_I0_O)        0.124    28.616 f  delay/inv_delay_line/genblk1[24].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.455    29.070    delay/inv_delay_line/genblk1[24].inv_pair_unit/trans
    SLICE_X39Y2          LUT1 (Prop_lut1_I0_O)        0.124    29.194 r  delay/inv_delay_line/genblk1[24].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.445    29.639    delay/inv_delay_line/genblk1[25].inv_pair_unit/a
    SLICE_X39Y2          LUT1 (Prop_lut1_I0_O)        0.150    29.789 f  delay/inv_delay_line/genblk1[25].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.436    30.226    delay/inv_delay_line/genblk1[25].inv_pair_unit/trans
    SLICE_X39Y2          LUT1 (Prop_lut1_I0_O)        0.326    30.552 r  delay/inv_delay_line/genblk1[25].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.507    31.059    delay/inv_delay_line/genblk1[26].inv_pair_unit/a
    SLICE_X38Y2          LUT1 (Prop_lut1_I0_O)        0.124    31.183 f  delay/inv_delay_line/genblk1[26].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    31.462    delay/inv_delay_line/genblk1[26].inv_pair_unit/trans
    SLICE_X38Y2          LUT1 (Prop_lut1_I0_O)        0.124    31.586 r  delay/inv_delay_line/genblk1[26].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.443    32.029    delay/inv_delay_line/genblk1[27].inv_pair_unit/a
    SLICE_X38Y2          LUT1 (Prop_lut1_I0_O)        0.119    32.148 f  delay/inv_delay_line/genblk1[27].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.607    32.755    delay/inv_delay_line/genblk1[27].inv_pair_unit/trans
    SLICE_X36Y2          LUT1 (Prop_lut1_I0_O)        0.361    33.116 r  delay/inv_delay_line/genblk1[27].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.304    33.419    delay/inv_delay_line/genblk1[28].inv_pair_unit/a
    SLICE_X36Y2          LUT1 (Prop_lut1_I0_O)        0.331    33.750 f  delay/inv_delay_line/genblk1[28].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    34.202    delay/inv_delay_line/genblk1[28].inv_pair_unit/trans
    SLICE_X36Y2          LUT1 (Prop_lut1_I0_O)        0.124    34.326 r  delay/inv_delay_line/genblk1[28].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.435    34.761    delay/inv_delay_line/genblk1[29].inv_pair_unit/a
    SLICE_X39Y1          LUT1 (Prop_lut1_I0_O)        0.124    34.885 f  delay/inv_delay_line/genblk1[29].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.304    35.189    delay/inv_delay_line/genblk1[29].inv_pair_unit/trans
    SLICE_X40Y1          LUT1 (Prop_lut1_I0_O)        0.124    35.313 r  delay/inv_delay_line/genblk1[29].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.308    35.621    delay/inv_delay_line/genblk1[30].inv_pair_unit/a
    SLICE_X41Y1          LUT1 (Prop_lut1_I0_O)        0.124    35.745 f  delay/inv_delay_line/genblk1[30].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.285    36.030    delay/inv_delay_line/genblk1[30].inv_pair_unit/trans
    SLICE_X39Y1          LUT1 (Prop_lut1_I0_O)        0.124    36.154 r  delay/inv_delay_line/genblk1[30].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.671    36.825    delay/inv_delay_line/genblk1[31].inv_pair_unit/a
    SLICE_X38Y1          LUT1 (Prop_lut1_I0_O)        0.124    36.949 f  delay/inv_delay_line/genblk1[31].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.444    37.393    delay/inv_delay_line/genblk1[31].inv_pair_unit/trans
    SLICE_X38Y1          LUT1 (Prop_lut1_I0_O)        0.124    37.517 r  delay/inv_delay_line/genblk1[31].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.456    37.973    delay/inv_delay_line/genblk1[32].inv_pair_unit/a
    SLICE_X38Y1          LUT1 (Prop_lut1_I0_O)        0.124    38.097 f  delay/inv_delay_line/genblk1[32].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280    38.376    delay/inv_delay_line/genblk1[32].inv_pair_unit/trans
    SLICE_X38Y1          LUT1 (Prop_lut1_I0_O)        0.124    38.500 r  delay/inv_delay_line/genblk1[32].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.443    38.943    delay/inv_delay_line/genblk1[33].inv_pair_unit/a
    SLICE_X38Y1          LUT1 (Prop_lut1_I0_O)        0.119    39.062 f  delay/inv_delay_line/genblk1[33].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.566    39.628    delay/inv_delay_line/genblk1[33].inv_pair_unit/trans
    SLICE_X38Y1          LUT1 (Prop_lut1_I0_O)        0.326    39.954 r  delay/inv_delay_line/genblk1[33].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.457    40.411    delay/inv_delay_line/genblk1[34].inv_pair_unit/a
    SLICE_X38Y1          LUT1 (Prop_lut1_I0_O)        0.355    40.766 f  delay/inv_delay_line/genblk1[34].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.346    41.112    delay/inv_delay_line/genblk1[34].inv_pair_unit/trans
    SLICE_X39Y1          LUT1 (Prop_lut1_I0_O)        0.327    41.439 r  delay/inv_delay_line/genblk1[34].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.275    41.714    delay/inv_delay_line/genblk1[35].inv_pair_unit/a
    SLICE_X39Y1          LUT1 (Prop_lut1_I0_O)        0.124    41.838 f  delay/inv_delay_line/genblk1[35].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.571    42.410    delay/inv_delay_line/genblk1[35].inv_pair_unit/trans
    SLICE_X39Y2          LUT1 (Prop_lut1_I0_O)        0.153    42.563 r  delay/inv_delay_line/genblk1[35].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.422    42.985    delay/inv_delay_line/genblk1[36].inv_pair_unit/a
    SLICE_X39Y2          LUT1 (Prop_lut1_I0_O)        0.320    43.305 f  delay/inv_delay_line/genblk1[36].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.434    43.739    delay/inv_delay_line/genblk1[36].inv_pair_unit/trans
    SLICE_X39Y2          LUT1 (Prop_lut1_I0_O)        0.358    44.097 r  delay/inv_delay_line/genblk1[36].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.465    44.562    delay/inv_delay_line/genblk1[37].inv_pair_unit/a
    SLICE_X38Y5          LUT1 (Prop_lut1_I0_O)        0.332    44.894 f  delay/inv_delay_line/genblk1[37].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.445    45.339    delay/inv_delay_line/genblk1[37].inv_pair_unit/trans
    SLICE_X37Y3          LUT1 (Prop_lut1_I0_O)        0.124    45.463 r  delay/inv_delay_line/genblk1[37].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.412    45.875    delay/inv_delay_line/genblk1[38].inv_pair_unit/a
    SLICE_X37Y3          LUT1 (Prop_lut1_I0_O)        0.124    45.999 f  delay/inv_delay_line/genblk1[38].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151    46.151    delay/inv_delay_line/genblk1[38].inv_pair_unit/trans
    SLICE_X37Y3          LUT1 (Prop_lut1_I0_O)        0.124    46.275 r  delay/inv_delay_line/genblk1[38].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.495    46.769    delay/inv_delay_line/genblk1[39].inv_pair_unit/a
    SLICE_X41Y9          LUT1 (Prop_lut1_I0_O)        0.124    46.893 f  delay/inv_delay_line/genblk1[39].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151    47.045    delay/inv_delay_line/genblk1[39].inv_pair_unit/trans
    SLICE_X41Y9          LUT1 (Prop_lut1_I0_O)        0.124    47.169 r  delay/inv_delay_line/genblk1[39].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.168    47.337    delay/inv_delay_line/genblk1[40].inv_pair_unit/a
    SLICE_X41Y9          LUT1 (Prop_lut1_I0_O)        0.124    47.461 f  delay/inv_delay_line/genblk1[40].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.403    47.864    delay/inv_delay_line/genblk1[40].inv_pair_unit/trans
    SLICE_X41Y8          LUT1 (Prop_lut1_I0_O)        0.124    47.988 r  delay/inv_delay_line/genblk1[40].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.632    48.620    delay/inv_delay_line/genblk1[41].inv_pair_unit/a
    SLICE_X36Y2          LUT1 (Prop_lut1_I0_O)        0.124    48.744 f  delay/inv_delay_line/genblk1[41].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.306    49.050    delay/inv_delay_line/genblk1[41].inv_pair_unit/trans
    SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.124    49.174 r  delay/inv_delay_line/genblk1[41].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.415    49.589    delay/inv_delay_line/genblk1[42].inv_pair_unit/a
    SLICE_X37Y0          LUT1 (Prop_lut1_I0_O)        0.124    49.713 f  delay/inv_delay_line/genblk1[42].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.520    50.233    delay/inv_delay_line/genblk1[42].inv_pair_unit/trans
    SLICE_X36Y0          LUT1 (Prop_lut1_I0_O)        0.124    50.357 r  delay/inv_delay_line/genblk1[42].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.414    50.772    delay/inv_delay_line/genblk1[43].inv_pair_unit/a
    SLICE_X37Y0          LUT1 (Prop_lut1_I0_O)        0.124    50.896 f  delay/inv_delay_line/genblk1[43].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151    51.047    delay/inv_delay_line/genblk1[43].inv_pair_unit/trans
    SLICE_X37Y0          LUT1 (Prop_lut1_I0_O)        0.124    51.171 r  delay/inv_delay_line/genblk1[43].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.445    51.616    delay/inv_delay_line/genblk1[44].inv_pair_unit/a
    SLICE_X37Y0          LUT1 (Prop_lut1_I0_O)        0.150    51.766 f  delay/inv_delay_line/genblk1[44].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291    52.057    delay/inv_delay_line/genblk1[44].inv_pair_unit/trans
    SLICE_X35Y0          LUT1 (Prop_lut1_I0_O)        0.326    52.383 r  delay/inv_delay_line/genblk1[44].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.573    52.956    delay/inv_delay_line/genblk1[45].inv_pair_unit/a
    SLICE_X37Y0          LUT1 (Prop_lut1_I0_O)        0.153    53.109 f  delay/inv_delay_line/genblk1[45].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.467    53.576    delay/inv_delay_line/genblk1[45].inv_pair_unit/trans
    SLICE_X36Y0          LUT1 (Prop_lut1_I0_O)        0.319    53.895 r  delay/inv_delay_line/genblk1[45].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.317    54.212    delay/inv_delay_line/genblk1[46].inv_pair_unit/a
    SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.328    54.540 f  delay/inv_delay_line/genblk1[46].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.313    54.853    delay/inv_delay_line/genblk1[46].inv_pair_unit/trans
    SLICE_X36Y2          LUT1 (Prop_lut1_I0_O)        0.124    54.977 r  delay/inv_delay_line/genblk1[46].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.618    55.595    delay/inv_delay_line/genblk1[47].inv_pair_unit/a
    SLICE_X36Y2          LUT1 (Prop_lut1_I0_O)        0.116    55.711 f  delay/inv_delay_line/genblk1[47].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.594    56.305    delay/inv_delay_line/genblk1[47].inv_pair_unit/trans
    SLICE_X38Y2          LUT1 (Prop_lut1_I0_O)        0.354    56.659 r  delay/inv_delay_line/genblk1[47].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.457    57.115    delay/inv_delay_line/genblk1[48].inv_pair_unit/a
    SLICE_X38Y2          LUT1 (Prop_lut1_I0_O)        0.355    57.470 f  delay/inv_delay_line/genblk1[48].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.409    57.879    delay/inv_delay_line/genblk1[48].inv_pair_unit/trans
    SLICE_X39Y0          LUT1 (Prop_lut1_I0_O)        0.327    58.206 r  delay/inv_delay_line/genblk1[48].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.276    58.482    delay/inv_delay_line/genblk1[49].inv_pair_unit/a
    SLICE_X39Y0          LUT1 (Prop_lut1_I0_O)        0.124    58.606 f  delay/inv_delay_line/genblk1[49].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    59.058    delay/inv_delay_line/genblk1[49].inv_pair_unit/trans
    SLICE_X40Y2          LUT1 (Prop_lut1_I0_O)        0.124    59.182 r  delay/inv_delay_line/genblk1[49].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.447    59.629    delay/inv_delay_line/genblk1[50].inv_pair_unit/a
    SLICE_X38Y0          LUT1 (Prop_lut1_I0_O)        0.124    59.753 f  delay/inv_delay_line/genblk1[50].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.338    60.091    delay/inv_delay_line/genblk1[50].inv_pair_unit/trans
    SLICE_X39Y0          LUT1 (Prop_lut1_I0_O)        0.124    60.215 r  delay/inv_delay_line/genblk1[50].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.312    60.527    delay/inv_delay_line/genblk1[51].inv_pair_unit/a
    SLICE_X38Y0          LUT1 (Prop_lut1_I0_O)        0.124    60.651 f  delay/inv_delay_line/genblk1[51].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.159    60.810    delay/inv_delay_line/genblk1[51].inv_pair_unit/trans
    SLICE_X38Y0          LUT1 (Prop_lut1_I0_O)        0.124    60.934 r  delay/inv_delay_line/genblk1[51].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173    61.107    delay/inv_delay_line/genblk1[52].inv_pair_unit/a
    SLICE_X38Y0          LUT1 (Prop_lut1_I0_O)        0.124    61.231 f  delay/inv_delay_line/genblk1[52].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.298    61.529    delay/inv_delay_line/genblk1[52].inv_pair_unit/trans
    SLICE_X40Y0          LUT1 (Prop_lut1_I0_O)        0.124    61.653 r  delay/inv_delay_line/genblk1[52].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.298    61.951    delay/inv_delay_line/genblk1[53].inv_pair_unit/a
    SLICE_X39Y0          LUT1 (Prop_lut1_I0_O)        0.124    62.075 f  delay/inv_delay_line/genblk1[53].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.409    62.485    delay/inv_delay_line/genblk1[53].inv_pair_unit/trans
    SLICE_X41Y0          LUT1 (Prop_lut1_I0_O)        0.124    62.609 r  delay/inv_delay_line/genblk1[53].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.322    62.931    delay/inv_delay_line/genblk1[54].inv_pair_unit/a
    SLICE_X40Y0          LUT1 (Prop_lut1_I0_O)        0.124    63.055 f  delay/inv_delay_line/genblk1[54].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.296    63.351    delay/inv_delay_line/genblk1[54].inv_pair_unit/trans
    SLICE_X41Y0          LUT1 (Prop_lut1_I0_O)        0.124    63.475 r  delay/inv_delay_line/genblk1[54].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.576    64.051    delay/inv_delay_line/genblk1[55].inv_pair_unit/a
    SLICE_X34Y1          LUT1 (Prop_lut1_I0_O)        0.124    64.175 f  delay/inv_delay_line/genblk1[55].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.446    64.621    delay/inv_delay_line/genblk1[55].inv_pair_unit/trans
    SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.124    64.745 r  delay/inv_delay_line/genblk1[55].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.445    65.190    delay/inv_delay_line/genblk1[56].inv_pair_unit/a
    SLICE_X41Y0          LUT1 (Prop_lut1_I0_O)        0.124    65.314 f  delay/inv_delay_line/genblk1[56].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151    65.465    delay/inv_delay_line/genblk1[56].inv_pair_unit/trans
    SLICE_X41Y0          LUT1 (Prop_lut1_I0_O)        0.124    65.589 r  delay/inv_delay_line/genblk1[56].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.315    65.904    delay/inv_delay_line/genblk1[57].inv_pair_unit/a
    SLICE_X40Y0          LUT1 (Prop_lut1_I0_O)        0.124    66.028 f  delay/inv_delay_line/genblk1[57].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161    66.189    delay/inv_delay_line/genblk1[57].inv_pair_unit/trans
    SLICE_X40Y0          LUT1 (Prop_lut1_I0_O)        0.124    66.313 r  delay/inv_delay_line/genblk1[57].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.648    66.962    delay/inv_delay_line/genblk1[58].inv_pair_unit/a
    SLICE_X41Y8          LUT1 (Prop_lut1_I0_O)        0.124    67.086 f  delay/inv_delay_line/genblk1[58].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.287    67.373    delay/inv_delay_line/genblk1[58].inv_pair_unit/trans
    SLICE_X39Y8          LUT1 (Prop_lut1_I0_O)        0.124    67.497 r  delay/inv_delay_line/genblk1[58].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.437    67.934    delay/inv_delay_line/genblk1[59].inv_pair_unit/a
    SLICE_X34Y8          LUT1 (Prop_lut1_I0_O)        0.124    68.058 f  delay/inv_delay_line/genblk1[59].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.296    68.354    delay/inv_delay_line/genblk1[59].inv_pair_unit/trans
    SLICE_X35Y8          LUT1 (Prop_lut1_I0_O)        0.124    68.478 r  delay/inv_delay_line/genblk1[59].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.543    69.021    delay/inv_delay_line/genblk1[60].inv_pair_unit/a
    SLICE_X32Y8          LUT1 (Prop_lut1_I0_O)        0.124    69.145 f  delay/inv_delay_line/genblk1[60].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.313    69.459    delay/inv_delay_line/genblk1[60].inv_pair_unit/trans
    SLICE_X32Y7          LUT1 (Prop_lut1_I0_O)        0.124    69.583 r  delay/inv_delay_line/genblk1[60].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.358    69.940    delay/inv_delay_line/genblk1[61].inv_pair_unit/a
    SLICE_X33Y7          LUT1 (Prop_lut1_I0_O)        0.124    70.064 f  delay/inv_delay_line/genblk1[61].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.340    70.404    delay/inv_delay_line/genblk1[61].inv_pair_unit/trans
    SLICE_X33Y6          LUT1 (Prop_lut1_I0_O)        0.124    70.528 r  delay/inv_delay_line/genblk1[61].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.304    70.832    delay/inv_delay_line/genblk1[62].inv_pair_unit/a
    SLICE_X33Y5          LUT1 (Prop_lut1_I0_O)        0.124    70.956 f  delay/inv_delay_line/genblk1[62].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.518    71.474    delay/inv_delay_line/genblk1[62].inv_pair_unit/trans
    SLICE_X32Y1          LUT1 (Prop_lut1_I0_O)        0.124    71.598 r  delay/inv_delay_line/genblk1[62].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.352    71.950    delay/inv_delay_line/genblk1[63].inv_pair_unit/a
    SLICE_X33Y1          LUT1 (Prop_lut1_I0_O)        0.124    72.074 f  delay/inv_delay_line/genblk1[63].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.438    72.513    delay/inv_delay_line/genblk1[63].inv_pair_unit/trans
    SLICE_X32Y2          LUT1 (Prop_lut1_I0_O)        0.124    72.637 r  delay/inv_delay_line/genblk1[63].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.445    73.082    delay/inv_delay_line/genblk1[64].inv_pair_unit/a
    SLICE_X33Y1          LUT1 (Prop_lut1_I0_O)        0.124    73.206 f  delay/inv_delay_line/genblk1[64].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    73.469    delay/inv_delay_line/genblk1[64].inv_pair_unit/trans
    SLICE_X33Y1          LUT1 (Prop_lut1_I0_O)        0.124    73.593 r  delay/inv_delay_line/genblk1[64].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.319    73.911    delay/inv_delay_line/genblk1[65].inv_pair_unit/a
    SLICE_X32Y0          LUT1 (Prop_lut1_I0_O)        0.124    74.035 f  delay/inv_delay_line/genblk1[65].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.295    74.331    delay/inv_delay_line/genblk1[65].inv_pair_unit/trans
    SLICE_X33Y0          LUT1 (Prop_lut1_I0_O)        0.124    74.455 r  delay/inv_delay_line/genblk1[65].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.322    74.777    delay/inv_delay_line/genblk1[66].inv_pair_unit/a
    SLICE_X32Y0          LUT1 (Prop_lut1_I0_O)        0.124    74.901 f  delay/inv_delay_line/genblk1[66].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.302    75.203    delay/inv_delay_line/genblk1[66].inv_pair_unit/trans
    SLICE_X32Y1          LUT1 (Prop_lut1_I0_O)        0.124    75.327 r  delay/inv_delay_line/genblk1[66].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.329    75.656    delay/inv_delay_line/genblk1[67].inv_pair_unit/a
    SLICE_X31Y0          LUT1 (Prop_lut1_I0_O)        0.124    75.780 f  delay/inv_delay_line/genblk1[67].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.297    76.077    delay/inv_delay_line/genblk1[67].inv_pair_unit/trans
    SLICE_X33Y0          LUT1 (Prop_lut1_I0_O)        0.124    76.201 r  delay/inv_delay_line/genblk1[67].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.312    76.514    delay/inv_delay_line/genblk1[68].inv_pair_unit/a
    SLICE_X32Y0          LUT1 (Prop_lut1_I0_O)        0.124    76.638 f  delay/inv_delay_line/genblk1[68].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162    76.800    delay/inv_delay_line/genblk1[68].inv_pair_unit/trans
    SLICE_X32Y0          LUT1 (Prop_lut1_I0_O)        0.124    76.924 r  delay/inv_delay_line/genblk1[68].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.321    77.244    delay/inv_delay_line/genblk1[69].inv_pair_unit/a
    SLICE_X30Y0          LUT1 (Prop_lut1_I0_O)        0.124    77.368 f  delay/inv_delay_line/genblk1[69].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.308    77.676    delay/inv_delay_line/genblk1[69].inv_pair_unit/trans
    SLICE_X30Y2          LUT1 (Prop_lut1_I0_O)        0.124    77.800 r  delay/inv_delay_line/genblk1[69].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.451    78.251    delay/inv_delay_line/genblk1[70].inv_pair_unit/a
    SLICE_X31Y3          LUT1 (Prop_lut1_I0_O)        0.124    78.375 f  delay/inv_delay_line/genblk1[70].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    78.638    delay/inv_delay_line/genblk1[70].inv_pair_unit/trans
    SLICE_X31Y3          LUT1 (Prop_lut1_I0_O)        0.124    78.762 r  delay/inv_delay_line/genblk1[70].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.443    79.205    delay/inv_delay_line/genblk1[71].inv_pair_unit/a
    SLICE_X31Y0          LUT1 (Prop_lut1_I0_O)        0.124    79.329 f  delay/inv_delay_line/genblk1[71].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.154    79.483    delay/inv_delay_line/genblk1[71].inv_pair_unit/trans
    SLICE_X31Y0          LUT1 (Prop_lut1_I0_O)        0.124    79.607 r  delay/inv_delay_line/genblk1[71].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.439    80.046    delay/inv_delay_line/genblk1[72].inv_pair_unit/a
    SLICE_X30Y0          LUT1 (Prop_lut1_I0_O)        0.124    80.170 f  delay/inv_delay_line/genblk1[72].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291    80.461    delay/inv_delay_line/genblk1[72].inv_pair_unit/trans
    SLICE_X31Y0          LUT1 (Prop_lut1_I0_O)        0.124    80.585 r  delay/inv_delay_line/genblk1[72].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.464    81.049    delay/inv_delay_line/genblk1[73].inv_pair_unit/a
    SLICE_X28Y0          LUT1 (Prop_lut1_I0_O)        0.124    81.173 f  delay/inv_delay_line/genblk1[73].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162    81.335    delay/inv_delay_line/genblk1[73].inv_pair_unit/trans
    SLICE_X28Y0          LUT1 (Prop_lut1_I0_O)        0.124    81.459 r  delay/inv_delay_line/genblk1[73].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.183    81.642    delay/inv_delay_line/genblk1[74].inv_pair_unit/a
    SLICE_X28Y0          LUT1 (Prop_lut1_I0_O)        0.124    81.766 f  delay/inv_delay_line/genblk1[74].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.464    82.230    delay/inv_delay_line/genblk1[74].inv_pair_unit/trans
    SLICE_X30Y1          LUT1 (Prop_lut1_I0_O)        0.124    82.354 r  delay/inv_delay_line/genblk1[74].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.315    82.669    delay/inv_delay_line/genblk1[75].inv_pair_unit/a
    SLICE_X30Y2          LUT1 (Prop_lut1_I0_O)        0.124    82.793 f  delay/inv_delay_line/genblk1[75].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.309    83.102    delay/inv_delay_line/genblk1[75].inv_pair_unit/trans
    SLICE_X30Y0          LUT1 (Prop_lut1_I0_O)        0.124    83.226 r  delay/inv_delay_line/genblk1[75].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.427    83.653    delay/inv_delay_line/genblk1[76].inv_pair_unit/a
    SLICE_X30Y1          LUT1 (Prop_lut1_I0_O)        0.124    83.777 f  delay/inv_delay_line/genblk1[76].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.286    84.063    delay/inv_delay_line/genblk1[76].inv_pair_unit/trans
    SLICE_X30Y1          LUT1 (Prop_lut1_I0_O)        0.124    84.187 r  delay/inv_delay_line/genblk1[76].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.172    84.359    delay/inv_delay_line/genblk1[77].inv_pair_unit/a
    SLICE_X30Y1          LUT1 (Prop_lut1_I0_O)        0.124    84.483 f  delay/inv_delay_line/genblk1[77].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    84.935    delay/inv_delay_line/genblk1[77].inv_pair_unit/trans
    SLICE_X28Y1          LUT1 (Prop_lut1_I0_O)        0.124    85.059 r  delay/inv_delay_line/genblk1[77].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173    85.232    delay/inv_delay_line/genblk1[78].inv_pair_unit/a
    SLICE_X28Y1          LUT1 (Prop_lut1_I0_O)        0.124    85.356 f  delay/inv_delay_line/genblk1[78].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.165    85.521    delay/inv_delay_line/genblk1[78].inv_pair_unit/trans
    SLICE_X28Y1          LUT1 (Prop_lut1_I0_O)        0.124    85.645 r  delay/inv_delay_line/genblk1[78].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.464    86.109    delay/inv_delay_line/genblk1[79].inv_pair_unit/a
    SLICE_X30Y0          LUT1 (Prop_lut1_I0_O)        0.124    86.233 f  delay/inv_delay_line/genblk1[79].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.298    86.531    delay/inv_delay_line/genblk1[79].inv_pair_unit/trans
    SLICE_X33Y0          LUT1 (Prop_lut1_I0_O)        0.124    86.655 r  delay/inv_delay_line/genblk1[79].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.166    86.821    delay/inv_delay_line/genblk1[80].inv_pair_unit/a
    SLICE_X33Y0          LUT1 (Prop_lut1_I0_O)        0.124    86.945 f  delay/inv_delay_line/genblk1[80].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.521    87.466    delay/inv_delay_line/genblk1[80].inv_pair_unit/trans
    SLICE_X34Y1          LUT1 (Prop_lut1_I0_O)        0.124    87.590 r  delay/inv_delay_line/genblk1[80].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.307    87.897    delay/inv_delay_line/genblk1[81].inv_pair_unit/a
    SLICE_X35Y0          LUT1 (Prop_lut1_I0_O)        0.124    88.021 f  delay/inv_delay_line/genblk1[81].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.264    88.285    delay/inv_delay_line/genblk1[81].inv_pair_unit/trans
    SLICE_X35Y0          LUT1 (Prop_lut1_I0_O)        0.124    88.409 r  delay/inv_delay_line/genblk1[81].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.161    88.570    delay/inv_delay_line/genblk1[82].inv_pair_unit/a
    SLICE_X35Y0          LUT1 (Prop_lut1_I0_O)        0.124    88.694 f  delay/inv_delay_line/genblk1[82].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.288    88.982    delay/inv_delay_line/genblk1[82].inv_pair_unit/trans
    SLICE_X37Y0          LUT1 (Prop_lut1_I0_O)        0.124    89.106 r  delay/inv_delay_line/genblk1[82].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.422    89.528    delay/inv_delay_line/genblk1[83].inv_pair_unit/a
    SLICE_X34Y1          LUT1 (Prop_lut1_I0_O)        0.124    89.652 f  delay/inv_delay_line/genblk1[83].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.303    89.955    delay/inv_delay_line/genblk1[83].inv_pair_unit/trans
    SLICE_X34Y0          LUT1 (Prop_lut1_I0_O)        0.124    90.079 r  delay/inv_delay_line/genblk1[83].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.306    90.384    delay/inv_delay_line/genblk1[84].inv_pair_unit/a
    SLICE_X36Y0          LUT1 (Prop_lut1_I0_O)        0.124    90.508 f  delay/inv_delay_line/genblk1[84].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162    90.670    delay/inv_delay_line/genblk1[84].inv_pair_unit/trans
    SLICE_X36Y0          LUT1 (Prop_lut1_I0_O)        0.124    90.794 r  delay/inv_delay_line/genblk1[84].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.183    90.977    delay/inv_delay_line/genblk1[85].inv_pair_unit/a
    SLICE_X36Y0          LUT1 (Prop_lut1_I0_O)        0.124    91.101 f  delay/inv_delay_line/genblk1[85].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.312    91.413    delay/inv_delay_line/genblk1[85].inv_pair_unit/trans
    SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.124    91.537 r  delay/inv_delay_line/genblk1[85].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.314    91.852    delay/inv_delay_line/genblk1[86].inv_pair_unit/a
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124    91.976 f  delay/inv_delay_line/genblk1[86].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.622    92.597    delay/inv_delay_line/genblk1[86].inv_pair_unit/trans
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124    92.721 r  delay/inv_delay_line/genblk1[86].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.275    92.996    delay/inv_delay_line/genblk1[87].inv_pair_unit/a
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124    93.120 f  delay/inv_delay_line/genblk1[87].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.430    93.551    delay/inv_delay_line/genblk1[87].inv_pair_unit/trans
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.153    93.704 r  delay/inv_delay_line/genblk1[87].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.454    94.157    delay/inv_delay_line/genblk1[88].inv_pair_unit/a
    SLICE_X34Y0          LUT1 (Prop_lut1_I0_O)        0.327    94.484 f  delay/inv_delay_line/genblk1[88].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.159    94.643    delay/inv_delay_line/genblk1[88].inv_pair_unit/trans
    SLICE_X34Y0          LUT1 (Prop_lut1_I0_O)        0.124    94.767 r  delay/inv_delay_line/genblk1[88].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173    94.940    delay/inv_delay_line/genblk1[89].inv_pair_unit/a
    SLICE_X34Y0          LUT1 (Prop_lut1_I0_O)        0.124    95.064 f  delay/inv_delay_line/genblk1[89].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.445    95.510    delay/inv_delay_line/genblk1[89].inv_pair_unit/trans
    SLICE_X34Y3          LUT1 (Prop_lut1_I0_O)        0.124    95.634 r  delay/inv_delay_line/genblk1[89].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.426    96.060    delay/inv_delay_line/genblk1[90].inv_pair_unit/a
    SLICE_X34Y2          LUT1 (Prop_lut1_I0_O)        0.124    96.184 f  delay/inv_delay_line/genblk1[90].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291    96.475    delay/inv_delay_line/genblk1[90].inv_pair_unit/trans
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124    96.599 r  delay/inv_delay_line/genblk1[90].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.432    97.031    delay/inv_delay_line/genblk1[91].inv_pair_unit/a
    SLICE_X34Y2          LUT1 (Prop_lut1_I0_O)        0.124    97.155 f  delay/inv_delay_line/genblk1[91].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.159    97.313    delay/inv_delay_line/genblk1[91].inv_pair_unit/trans
    SLICE_X34Y2          LUT1 (Prop_lut1_I0_O)        0.124    97.437 r  delay/inv_delay_line/genblk1[91].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.456    97.893    delay/inv_delay_line/genblk1[92].inv_pair_unit/a
    SLICE_X34Y2          LUT1 (Prop_lut1_I0_O)        0.150    98.043 f  delay/inv_delay_line/genblk1[92].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.299    98.342    delay/inv_delay_line/genblk1[92].inv_pair_unit/trans
    SLICE_X35Y3          LUT1 (Prop_lut1_I0_O)        0.326    98.668 r  delay/inv_delay_line/genblk1[92].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.590    99.258    delay/inv_delay_line/genblk1[93].inv_pair_unit/a
    SLICE_X34Y2          LUT1 (Prop_lut1_I0_O)        0.153    99.411 f  delay/inv_delay_line/genblk1[93].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.597   100.008    delay/inv_delay_line/genblk1[93].inv_pair_unit/trans
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.320   100.328 r  delay/inv_delay_line/genblk1[93].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.315   100.643    delay/inv_delay_line/genblk1[94].inv_pair_unit/a
    SLICE_X35Y3          LUT1 (Prop_lut1_I0_O)        0.332   100.975 f  delay/inv_delay_line/genblk1[94].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   101.238    delay/inv_delay_line/genblk1[94].inv_pair_unit/trans
    SLICE_X35Y3          LUT1 (Prop_lut1_I0_O)        0.124   101.362 r  delay/inv_delay_line/genblk1[94].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.314   101.676    delay/inv_delay_line/genblk1[95].inv_pair_unit/a
    SLICE_X34Y5          LUT1 (Prop_lut1_I0_O)        0.124   101.800 f  delay/inv_delay_line/genblk1[95].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.528   102.328    delay/inv_delay_line/genblk1[95].inv_pair_unit/trans
    SLICE_X33Y3          LUT1 (Prop_lut1_I0_O)        0.124   102.452 r  delay/inv_delay_line/genblk1[95].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.326   102.779    delay/inv_delay_line/genblk1[96].inv_pair_unit/a
    SLICE_X30Y3          LUT1 (Prop_lut1_I0_O)        0.124   102.903 f  delay/inv_delay_line/genblk1[96].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.292   103.195    delay/inv_delay_line/genblk1[96].inv_pair_unit/trans
    SLICE_X31Y3          LUT1 (Prop_lut1_I0_O)        0.124   103.319 r  delay/inv_delay_line/genblk1[96].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.342   103.661    delay/inv_delay_line/genblk1[97].inv_pair_unit/a
    SLICE_X28Y3          LUT1 (Prop_lut1_I0_O)        0.124   103.785 f  delay/inv_delay_line/genblk1[97].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.292   104.077    delay/inv_delay_line/genblk1[97].inv_pair_unit/trans
    SLICE_X29Y2          LUT1 (Prop_lut1_I0_O)        0.124   104.201 r  delay/inv_delay_line/genblk1[97].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.161   104.362    delay/inv_delay_line/genblk1[98].inv_pair_unit/a
    SLICE_X29Y2          LUT1 (Prop_lut1_I0_O)        0.124   104.486 f  delay/inv_delay_line/genblk1[98].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.154   104.640    delay/inv_delay_line/genblk1[98].inv_pair_unit/trans
    SLICE_X29Y2          LUT1 (Prop_lut1_I0_O)        0.124   104.764 r  delay/inv_delay_line/genblk1[98].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.351   105.115    delay/inv_delay_line/genblk1[99].inv_pair_unit/a
    SLICE_X29Y1          LUT1 (Prop_lut1_I0_O)        0.124   105.239 f  delay/inv_delay_line/genblk1[99].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291   105.530    delay/inv_delay_line/genblk1[99].inv_pair_unit/trans
    SLICE_X29Y3          LUT1 (Prop_lut1_I0_O)        0.124   105.654 r  delay/inv_delay_line/genblk1[99].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.164   105.818    delay/inv_delay_line/genblk1[100].inv_pair_unit/a
    SLICE_X29Y3          LUT1 (Prop_lut1_I0_O)        0.124   105.942 f  delay/inv_delay_line/genblk1[100].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.154   106.096    delay/inv_delay_line/genblk1[100].inv_pair_unit/trans
    SLICE_X29Y3          LUT1 (Prop_lut1_I0_O)        0.124   106.220 r  delay/inv_delay_line/genblk1[100].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.363   106.583    delay/inv_delay_line/genblk1[101].inv_pair_unit/a
    SLICE_X28Y3          LUT1 (Prop_lut1_I0_O)        0.124   106.707 f  delay/inv_delay_line/genblk1[101].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.171   106.878    delay/inv_delay_line/genblk1[101].inv_pair_unit/trans
    SLICE_X28Y3          LUT1 (Prop_lut1_I0_O)        0.124   107.002 r  delay/inv_delay_line/genblk1[101].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.355   107.357    delay/inv_delay_line/genblk1[102].inv_pair_unit/a
    SLICE_X29Y3          LUT1 (Prop_lut1_I0_O)        0.124   107.481 f  delay/inv_delay_line/genblk1[102].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.450   107.932    delay/inv_delay_line/genblk1[102].inv_pair_unit/trans
    SLICE_X30Y3          LUT1 (Prop_lut1_I0_O)        0.124   108.056 r  delay/inv_delay_line/genblk1[102].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.183   108.239    delay/inv_delay_line/genblk1[103].inv_pair_unit/a
    SLICE_X30Y3          LUT1 (Prop_lut1_I0_O)        0.124   108.363 f  delay/inv_delay_line/genblk1[103].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   108.645    delay/inv_delay_line/genblk1[103].inv_pair_unit/trans
    SLICE_X30Y3          LUT1 (Prop_lut1_I0_O)        0.124   108.769 r  delay/inv_delay_line/genblk1[103].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.473   109.241    delay/inv_delay_line/genblk1[104].inv_pair_unit/a
    SLICE_X28Y2          LUT1 (Prop_lut1_I0_O)        0.124   109.365 f  delay/inv_delay_line/genblk1[104].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.171   109.536    delay/inv_delay_line/genblk1[104].inv_pair_unit/trans
    SLICE_X28Y2          LUT1 (Prop_lut1_I0_O)        0.124   109.660 r  delay/inv_delay_line/genblk1[104].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.300   109.960    delay/inv_delay_line/genblk1[105].inv_pair_unit/a
    SLICE_X27Y2          LUT1 (Prop_lut1_I0_O)        0.124   110.084 f  delay/inv_delay_line/genblk1[105].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.574   110.659    delay/inv_delay_line/genblk1[105].inv_pair_unit/trans
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.124   110.783 r  delay/inv_delay_line/genblk1[105].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.276   111.058    delay/inv_delay_line/genblk1[106].inv_pair_unit/a
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.124   111.182 f  delay/inv_delay_line/genblk1[106].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.309   111.492    delay/inv_delay_line/genblk1[106].inv_pair_unit/trans
    SLICE_X30Y2          LUT1 (Prop_lut1_I0_O)        0.124   111.616 r  delay/inv_delay_line/genblk1[106].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.311   111.927    delay/inv_delay_line/genblk1[107].inv_pair_unit/a
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.124   112.051 f  delay/inv_delay_line/genblk1[107].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   112.313    delay/inv_delay_line/genblk1[107].inv_pair_unit/trans
    SLICE_X33Y2          LUT1 (Prop_lut1_I0_O)        0.124   112.437 r  delay/inv_delay_line/genblk1[107].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.438   112.875    delay/inv_delay_line/genblk1[108].inv_pair_unit/a
    SLICE_X32Y2          LUT1 (Prop_lut1_I0_O)        0.116   112.991 f  delay/inv_delay_line/genblk1[108].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.299   113.290    delay/inv_delay_line/genblk1[108].inv_pair_unit/trans
    SLICE_X33Y1          LUT1 (Prop_lut1_I0_O)        0.328   113.618 r  delay/inv_delay_line/genblk1[108].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.462   114.080    delay/inv_delay_line/genblk1[109].inv_pair_unit/a
    SLICE_X32Y1          LUT1 (Prop_lut1_I0_O)        0.124   114.204 f  delay/inv_delay_line/genblk1[109].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.286   114.490    delay/inv_delay_line/genblk1[109].inv_pair_unit/trans
    SLICE_X32Y1          LUT1 (Prop_lut1_I0_O)        0.124   114.614 r  delay/inv_delay_line/genblk1[109].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.606   115.220    delay/inv_delay_line/genblk1[110].inv_pair_unit/a
    SLICE_X32Y2          LUT1 (Prop_lut1_I0_O)        0.124   115.344 f  delay/inv_delay_line/genblk1[110].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.286   115.630    delay/inv_delay_line/genblk1[110].inv_pair_unit/trans
    SLICE_X32Y2          LUT1 (Prop_lut1_I0_O)        0.124   115.754 r  delay/inv_delay_line/genblk1[110].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.183   115.937    delay/inv_delay_line/genblk1[111].inv_pair_unit/a
    SLICE_X32Y2          LUT1 (Prop_lut1_I0_O)        0.124   116.061 f  delay/inv_delay_line/genblk1[111].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.548   116.610    delay/inv_delay_line/genblk1[111].inv_pair_unit/trans
    SLICE_X33Y6          LUT1 (Prop_lut1_I0_O)        0.124   116.734 r  delay/inv_delay_line/genblk1[111].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.426   117.160    delay/inv_delay_line/genblk1[112].inv_pair_unit/a
    SLICE_X32Y5          LUT1 (Prop_lut1_I0_O)        0.124   117.284 f  delay/inv_delay_line/genblk1[112].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.437   117.721    delay/inv_delay_line/genblk1[112].inv_pair_unit/trans
    SLICE_X33Y3          LUT1 (Prop_lut1_I0_O)        0.124   117.845 r  delay/inv_delay_line/genblk1[112].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.317   118.162    delay/inv_delay_line/genblk1[113].inv_pair_unit/a
    SLICE_X32Y4          LUT1 (Prop_lut1_I0_O)        0.124   118.286 f  delay/inv_delay_line/genblk1[113].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.286   118.573    delay/inv_delay_line/genblk1[113].inv_pair_unit/trans
    SLICE_X32Y4          LUT1 (Prop_lut1_I0_O)        0.124   118.697 r  delay/inv_delay_line/genblk1[113].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173   118.870    delay/inv_delay_line/genblk1[114].inv_pair_unit/a
    SLICE_X32Y4          LUT1 (Prop_lut1_I0_O)        0.124   118.994 f  delay/inv_delay_line/genblk1[114].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.295   119.289    delay/inv_delay_line/genblk1[114].inv_pair_unit/trans
    SLICE_X33Y5          LUT1 (Prop_lut1_I0_O)        0.124   119.413 r  delay/inv_delay_line/genblk1[114].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.414   119.826    delay/inv_delay_line/genblk1[115].inv_pair_unit/a
    SLICE_X33Y6          LUT1 (Prop_lut1_I0_O)        0.124   119.950 f  delay/inv_delay_line/genblk1[115].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.448   120.399    delay/inv_delay_line/genblk1[115].inv_pair_unit/trans
    SLICE_X30Y6          LUT1 (Prop_lut1_I0_O)        0.124   120.523 r  delay/inv_delay_line/genblk1[115].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.455   120.978    delay/inv_delay_line/genblk1[116].inv_pair_unit/a
    SLICE_X32Y5          LUT1 (Prop_lut1_I0_O)        0.124   121.102 f  delay/inv_delay_line/genblk1[116].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162   121.264    delay/inv_delay_line/genblk1[116].inv_pair_unit/trans
    SLICE_X32Y5          LUT1 (Prop_lut1_I0_O)        0.124   121.388 r  delay/inv_delay_line/genblk1[116].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.183   121.571    delay/inv_delay_line/genblk1[117].inv_pair_unit/a
    SLICE_X32Y5          LUT1 (Prop_lut1_I0_O)        0.124   121.695 f  delay/inv_delay_line/genblk1[117].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.450   122.145    delay/inv_delay_line/genblk1[117].inv_pair_unit/trans
    SLICE_X33Y7          LUT1 (Prop_lut1_I0_O)        0.124   122.269 r  delay/inv_delay_line/genblk1[117].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.458   122.727    delay/inv_delay_line/genblk1[118].inv_pair_unit/a
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.124   122.851 f  delay/inv_delay_line/genblk1[118].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.343   123.194    delay/inv_delay_line/genblk1[118].inv_pair_unit/trans
    SLICE_X33Y3          LUT1 (Prop_lut1_I0_O)        0.124   123.318 r  delay/inv_delay_line/genblk1[118].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.446   123.764    delay/inv_delay_line/genblk1[119].inv_pair_unit/a
    SLICE_X30Y2          LUT1 (Prop_lut1_I0_O)        0.124   123.888 f  delay/inv_delay_line/genblk1[119].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.414   124.302    delay/inv_delay_line/genblk1[119].inv_pair_unit/trans
    SLICE_X33Y3          LUT1 (Prop_lut1_I0_O)        0.124   124.426 r  delay/inv_delay_line/genblk1[119].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.468   124.894    delay/inv_delay_line/genblk1[120].inv_pair_unit/a
    SLICE_X30Y5          LUT1 (Prop_lut1_I0_O)        0.124   125.018 f  delay/inv_delay_line/genblk1[120].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.406   125.423    delay/inv_delay_line/genblk1[120].inv_pair_unit/trans
    SLICE_X31Y3          LUT1 (Prop_lut1_I0_O)        0.124   125.547 r  delay/inv_delay_line/genblk1[120].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.666   126.214    delay/inv_delay_line/genblk1[121].inv_pair_unit/a
    SLICE_X35Y3          LUT1 (Prop_lut1_I0_O)        0.124   126.338 f  delay/inv_delay_line/genblk1[121].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.302   126.640    delay/inv_delay_line/genblk1[121].inv_pair_unit/trans
    SLICE_X34Y2          LUT1 (Prop_lut1_I0_O)        0.124   126.764 r  delay/inv_delay_line/genblk1[121].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.311   127.075    delay/inv_delay_line/genblk1[122].inv_pair_unit/a
    SLICE_X34Y3          LUT1 (Prop_lut1_I0_O)        0.124   127.199 f  delay/inv_delay_line/genblk1[122].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.306   127.505    delay/inv_delay_line/genblk1[122].inv_pair_unit/trans
    SLICE_X34Y1          LUT1 (Prop_lut1_I0_O)        0.124   127.629 r  delay/inv_delay_line/genblk1[122].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.567   128.196    delay/inv_delay_line/genblk1[123].inv_pair_unit/a
    SLICE_X34Y3          LUT1 (Prop_lut1_I0_O)        0.124   128.320 f  delay/inv_delay_line/genblk1[123].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.280   128.599    delay/inv_delay_line/genblk1[123].inv_pair_unit/trans
    SLICE_X34Y3          LUT1 (Prop_lut1_I0_O)        0.124   128.723 r  delay/inv_delay_line/genblk1[123].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.308   129.031    delay/inv_delay_line/genblk1[124].inv_pair_unit/a
    SLICE_X35Y4          LUT1 (Prop_lut1_I0_O)        0.124   129.155 f  delay/inv_delay_line/genblk1[124].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.491   129.646    delay/inv_delay_line/genblk1[124].inv_pair_unit/trans
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124   129.770 r  delay/inv_delay_line/genblk1[124].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.428   130.198    delay/inv_delay_line/genblk1[125].inv_pair_unit/a
    SLICE_X34Y5          LUT1 (Prop_lut1_I0_O)        0.124   130.322 f  delay/inv_delay_line/genblk1[125].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.338   130.660    delay/inv_delay_line/genblk1[125].inv_pair_unit/trans
    SLICE_X35Y5          LUT1 (Prop_lut1_I0_O)        0.124   130.784 r  delay/inv_delay_line/genblk1[125].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.317   131.101    delay/inv_delay_line/genblk1[126].inv_pair_unit/a
    SLICE_X34Y7          LUT1 (Prop_lut1_I0_O)        0.124   131.225 f  delay/inv_delay_line/genblk1[126].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.300   131.525    delay/inv_delay_line/genblk1[126].inv_pair_unit/trans
    SLICE_X34Y6          LUT1 (Prop_lut1_I0_O)        0.124   131.649 r  delay/inv_delay_line/genblk1[126].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.305   131.954    delay/inv_delay_line/genblk1[127].inv_pair_unit/a
    SLICE_X35Y8          LUT1 (Prop_lut1_I0_O)        0.124   132.078 f  delay/inv_delay_line/genblk1[127].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.434   132.512    delay/inv_delay_line/genblk1[127].inv_pair_unit/trans
    SLICE_X35Y5          LUT1 (Prop_lut1_I0_O)        0.124   132.636 r  delay/inv_delay_line/genblk1[127].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.300   132.936    delay/inv_delay_line/genblk1[128].inv_pair_unit/a
    SLICE_X35Y4          LUT1 (Prop_lut1_I0_O)        0.124   133.060 f  delay/inv_delay_line/genblk1[128].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151   133.211    delay/inv_delay_line/genblk1[128].inv_pair_unit/trans
    SLICE_X35Y4          LUT1 (Prop_lut1_I0_O)        0.124   133.335 r  delay/inv_delay_line/genblk1[128].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.166   133.501    delay/inv_delay_line/genblk1[129].inv_pair_unit/a
    SLICE_X35Y4          LUT1 (Prop_lut1_I0_O)        0.124   133.625 f  delay/inv_delay_line/genblk1[129].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.299   133.924    delay/inv_delay_line/genblk1[129].inv_pair_unit/trans
    SLICE_X34Y5          LUT1 (Prop_lut1_I0_O)        0.124   134.048 r  delay/inv_delay_line/genblk1[129].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.440   134.488    delay/inv_delay_line/genblk1[130].inv_pair_unit/a
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124   134.612 f  delay/inv_delay_line/genblk1[130].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.159   134.771    delay/inv_delay_line/genblk1[130].inv_pair_unit/trans
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124   134.895 r  delay/inv_delay_line/genblk1[130].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173   135.068    delay/inv_delay_line/genblk1[131].inv_pair_unit/a
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.124   135.192 f  delay/inv_delay_line/genblk1[131].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.351   135.542    delay/inv_delay_line/genblk1[131].inv_pair_unit/trans
    SLICE_X34Y5          LUT1 (Prop_lut1_I0_O)        0.124   135.666 r  delay/inv_delay_line/genblk1[131].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.306   135.972    delay/inv_delay_line/genblk1[132].inv_pair_unit/a
    SLICE_X35Y5          LUT1 (Prop_lut1_I0_O)        0.124   136.096 f  delay/inv_delay_line/genblk1[132].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.527   136.623    delay/inv_delay_line/genblk1[132].inv_pair_unit/trans
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.124   136.747 r  delay/inv_delay_line/genblk1[132].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.320   137.066    delay/inv_delay_line/genblk1[133].inv_pair_unit/a
    SLICE_X30Y4          LUT1 (Prop_lut1_I0_O)        0.124   137.190 f  delay/inv_delay_line/genblk1[133].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162   137.352    delay/inv_delay_line/genblk1[133].inv_pair_unit/trans
    SLICE_X30Y4          LUT1 (Prop_lut1_I0_O)        0.124   137.476 r  delay/inv_delay_line/genblk1[133].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.183   137.659    delay/inv_delay_line/genblk1[134].inv_pair_unit/a
    SLICE_X30Y4          LUT1 (Prop_lut1_I0_O)        0.124   137.783 f  delay/inv_delay_line/genblk1[134].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.303   138.086    delay/inv_delay_line/genblk1[134].inv_pair_unit/trans
    SLICE_X30Y5          LUT1 (Prop_lut1_I0_O)        0.124   138.210 r  delay/inv_delay_line/genblk1[134].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.320   138.531    delay/inv_delay_line/genblk1[135].inv_pair_unit/a
    SLICE_X33Y6          LUT1 (Prop_lut1_I0_O)        0.124   138.655 f  delay/inv_delay_line/genblk1[135].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.294   138.949    delay/inv_delay_line/genblk1[135].inv_pair_unit/trans
    SLICE_X33Y7          LUT1 (Prop_lut1_I0_O)        0.124   139.073 r  delay/inv_delay_line/genblk1[135].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.275   139.348    delay/inv_delay_line/genblk1[136].inv_pair_unit/a
    SLICE_X33Y7          LUT1 (Prop_lut1_I0_O)        0.124   139.472 f  delay/inv_delay_line/genblk1[136].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.309   139.781    delay/inv_delay_line/genblk1[136].inv_pair_unit/trans
    SLICE_X32Y9          LUT1 (Prop_lut1_I0_O)        0.124   139.905 r  delay/inv_delay_line/genblk1[136].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.310   140.215    delay/inv_delay_line/genblk1[137].inv_pair_unit/a
    SLICE_X33Y9          LUT1 (Prop_lut1_I0_O)        0.124   140.339 f  delay/inv_delay_line/genblk1[137].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.312   140.651    delay/inv_delay_line/genblk1[137].inv_pair_unit/trans
    SLICE_X32Y8          LUT1 (Prop_lut1_I0_O)        0.124   140.775 r  delay/inv_delay_line/genblk1[137].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.326   141.101    delay/inv_delay_line/genblk1[138].inv_pair_unit/a
    SLICE_X32Y9          LUT1 (Prop_lut1_I0_O)        0.124   141.225 f  delay/inv_delay_line/genblk1[138].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.296   141.521    delay/inv_delay_line/genblk1[138].inv_pair_unit/trans
    SLICE_X33Y9          LUT1 (Prop_lut1_I0_O)        0.124   141.645 r  delay/inv_delay_line/genblk1[138].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.331   141.977    delay/inv_delay_line/genblk1[139].inv_pair_unit/a
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.124   142.101 f  delay/inv_delay_line/genblk1[139].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.149   142.250    delay/inv_delay_line/genblk1[139].inv_pair_unit/trans
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.124   142.374 r  delay/inv_delay_line/genblk1[139].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.446   142.820    delay/inv_delay_line/genblk1[140].inv_pair_unit/a
    SLICE_X31Y12         LUT1 (Prop_lut1_I0_O)        0.124   142.944 f  delay/inv_delay_line/genblk1[140].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151   143.095    delay/inv_delay_line/genblk1[140].inv_pair_unit/trans
    SLICE_X31Y12         LUT1 (Prop_lut1_I0_O)        0.124   143.219 r  delay/inv_delay_line/genblk1[140].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.530   143.749    delay/inv_delay_line/genblk1[141].inv_pair_unit/a
    SLICE_X30Y5          LUT1 (Prop_lut1_I0_O)        0.124   143.873 f  delay/inv_delay_line/genblk1[141].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   144.155    delay/inv_delay_line/genblk1[141].inv_pair_unit/trans
    SLICE_X30Y5          LUT1 (Prop_lut1_I0_O)        0.124   144.279 r  delay/inv_delay_line/genblk1[141].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.423   144.702    delay/inv_delay_line/genblk1[142].inv_pair_unit/a
    SLICE_X33Y5          LUT1 (Prop_lut1_I0_O)        0.124   144.826 f  delay/inv_delay_line/genblk1[142].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.312   145.138    delay/inv_delay_line/genblk1[142].inv_pair_unit/trans
    SLICE_X32Y4          LUT1 (Prop_lut1_I0_O)        0.124   145.262 r  delay/inv_delay_line/genblk1[142].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.306   145.568    delay/inv_delay_line/genblk1[143].inv_pair_unit/a
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.124   145.692 f  delay/inv_delay_line/genblk1[143].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   145.955    delay/inv_delay_line/genblk1[143].inv_pair_unit/trans
    SLICE_X33Y4          LUT1 (Prop_lut1_I0_O)        0.124   146.079 r  delay/inv_delay_line/genblk1[143].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.461   146.540    delay/inv_delay_line/genblk1[144].inv_pair_unit/a
    SLICE_X32Y8          LUT1 (Prop_lut1_I0_O)        0.124   146.664 f  delay/inv_delay_line/genblk1[144].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.303   146.967    delay/inv_delay_line/genblk1[144].inv_pair_unit/trans
    SLICE_X32Y9          LUT1 (Prop_lut1_I0_O)        0.124   147.091 r  delay/inv_delay_line/genblk1[144].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.176   147.267    delay/inv_delay_line/genblk1[145].inv_pair_unit/a
    SLICE_X32Y9          LUT1 (Prop_lut1_I0_O)        0.124   147.391 f  delay/inv_delay_line/genblk1[145].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.295   147.686    delay/inv_delay_line/genblk1[145].inv_pair_unit/trans
    SLICE_X33Y8          LUT1 (Prop_lut1_I0_O)        0.124   147.810 r  delay/inv_delay_line/genblk1[145].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.452   148.262    delay/inv_delay_line/genblk1[146].inv_pair_unit/a
    SLICE_X31Y6          LUT1 (Prop_lut1_I0_O)        0.124   148.386 f  delay/inv_delay_line/genblk1[146].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.316   148.702    delay/inv_delay_line/genblk1[146].inv_pair_unit/trans
    SLICE_X33Y5          LUT1 (Prop_lut1_I0_O)        0.124   148.826 r  delay/inv_delay_line/genblk1[146].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.318   149.144    delay/inv_delay_line/genblk1[147].inv_pair_unit/a
    SLICE_X32Y6          LUT1 (Prop_lut1_I0_O)        0.124   149.268 f  delay/inv_delay_line/genblk1[147].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.450   149.718    delay/inv_delay_line/genblk1[147].inv_pair_unit/trans
    SLICE_X30Y6          LUT1 (Prop_lut1_I0_O)        0.124   149.842 r  delay/inv_delay_line/genblk1[147].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173   150.015    delay/inv_delay_line/genblk1[148].inv_pair_unit/a
    SLICE_X30Y6          LUT1 (Prop_lut1_I0_O)        0.124   150.139 f  delay/inv_delay_line/genblk1[148].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.165   150.304    delay/inv_delay_line/genblk1[148].inv_pair_unit/trans
    SLICE_X30Y6          LUT1 (Prop_lut1_I0_O)        0.124   150.428 r  delay/inv_delay_line/genblk1[148].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.308   150.735    delay/inv_delay_line/genblk1[149].inv_pair_unit/a
    SLICE_X31Y6          LUT1 (Prop_lut1_I0_O)        0.124   150.859 f  delay/inv_delay_line/genblk1[149].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.310   151.170    delay/inv_delay_line/genblk1[149].inv_pair_unit/trans
    SLICE_X32Y6          LUT1 (Prop_lut1_I0_O)        0.124   151.294 r  delay/inv_delay_line/genblk1[149].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.303   151.597    delay/inv_delay_line/genblk1[150].inv_pair_unit/a
    SLICE_X33Y8          LUT1 (Prop_lut1_I0_O)        0.124   151.721 f  delay/inv_delay_line/genblk1[150].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151   151.872    delay/inv_delay_line/genblk1[150].inv_pair_unit/trans
    SLICE_X33Y8          LUT1 (Prop_lut1_I0_O)        0.124   151.996 r  delay/inv_delay_line/genblk1[150].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.328   152.324    delay/inv_delay_line/genblk1[151].inv_pair_unit/a
    SLICE_X31Y9          LUT1 (Prop_lut1_I0_O)        0.124   152.448 f  delay/inv_delay_line/genblk1[151].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   152.711    delay/inv_delay_line/genblk1[151].inv_pair_unit/trans
    SLICE_X31Y9          LUT1 (Prop_lut1_I0_O)        0.124   152.835 r  delay/inv_delay_line/genblk1[151].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.166   153.001    delay/inv_delay_line/genblk1[152].inv_pair_unit/a
    SLICE_X31Y9          LUT1 (Prop_lut1_I0_O)        0.124   153.125 f  delay/inv_delay_line/genblk1[152].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.295   153.420    delay/inv_delay_line/genblk1[152].inv_pair_unit/trans
    SLICE_X31Y8          LUT1 (Prop_lut1_I0_O)        0.124   153.544 r  delay/inv_delay_line/genblk1[152].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.413   153.958    delay/inv_delay_line/genblk1[153].inv_pair_unit/a
    SLICE_X31Y6          LUT1 (Prop_lut1_I0_O)        0.124   154.082 f  delay/inv_delay_line/genblk1[153].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   154.345    delay/inv_delay_line/genblk1[153].inv_pair_unit/trans
    SLICE_X31Y6          LUT1 (Prop_lut1_I0_O)        0.124   154.469 r  delay/inv_delay_line/genblk1[153].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.479   154.947    delay/inv_delay_line/genblk1[154].inv_pair_unit/a
    SLICE_X32Y8          LUT1 (Prop_lut1_I0_O)        0.124   155.071 f  delay/inv_delay_line/genblk1[154].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.306   155.377    delay/inv_delay_line/genblk1[154].inv_pair_unit/trans
    SLICE_X32Y7          LUT1 (Prop_lut1_I0_O)        0.124   155.501 r  delay/inv_delay_line/genblk1[154].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.323   155.825    delay/inv_delay_line/genblk1[155].inv_pair_unit/a
    SLICE_X32Y6          LUT1 (Prop_lut1_I0_O)        0.124   155.949 f  delay/inv_delay_line/genblk1[155].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   156.231    delay/inv_delay_line/genblk1[155].inv_pair_unit/trans
    SLICE_X32Y6          LUT1 (Prop_lut1_I0_O)        0.124   156.355 r  delay/inv_delay_line/genblk1[155].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.583   156.937    delay/inv_delay_line/genblk1[156].inv_pair_unit/a
    SLICE_X33Y9          LUT1 (Prop_lut1_I0_O)        0.124   157.061 f  delay/inv_delay_line/genblk1[156].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151   157.213    delay/inv_delay_line/genblk1[156].inv_pair_unit/trans
    SLICE_X33Y9          LUT1 (Prop_lut1_I0_O)        0.124   157.337 r  delay/inv_delay_line/genblk1[156].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.314   157.651    delay/inv_delay_line/genblk1[157].inv_pair_unit/a
    SLICE_X33Y8          LUT1 (Prop_lut1_I0_O)        0.124   157.775 f  delay/inv_delay_line/genblk1[157].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.298   158.072    delay/inv_delay_line/genblk1[157].inv_pair_unit/trans
    SLICE_X31Y8          LUT1 (Prop_lut1_I0_O)        0.124   158.196 r  delay/inv_delay_line/genblk1[157].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.164   158.360    delay/inv_delay_line/genblk1[158].inv_pair_unit/a
    SLICE_X31Y8          LUT1 (Prop_lut1_I0_O)        0.124   158.484 f  delay/inv_delay_line/genblk1[158].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.295   158.779    delay/inv_delay_line/genblk1[158].inv_pair_unit/trans
    SLICE_X31Y7          LUT1 (Prop_lut1_I0_O)        0.124   158.903 r  delay/inv_delay_line/genblk1[158].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.319   159.222    delay/inv_delay_line/genblk1[159].inv_pair_unit/a
    SLICE_X32Y7          LUT1 (Prop_lut1_I0_O)        0.124   159.346 f  delay/inv_delay_line/genblk1[159].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161   159.507    delay/inv_delay_line/genblk1[159].inv_pair_unit/trans
    SLICE_X32Y7          LUT1 (Prop_lut1_I0_O)        0.124   159.631 r  delay/inv_delay_line/genblk1[159].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.541   160.172    delay/inv_delay_line/genblk1[160].inv_pair_unit/a
    SLICE_X34Y8          LUT1 (Prop_lut1_I0_O)        0.124   160.296 f  delay/inv_delay_line/genblk1[160].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.300   160.596    delay/inv_delay_line/genblk1[160].inv_pair_unit/trans
    SLICE_X34Y7          LUT1 (Prop_lut1_I0_O)        0.124   160.720 r  delay/inv_delay_line/genblk1[160].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.171   160.891    delay/inv_delay_line/genblk1[161].inv_pair_unit/a
    SLICE_X34Y7          LUT1 (Prop_lut1_I0_O)        0.124   161.015 f  delay/inv_delay_line/genblk1[161].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.161   161.176    delay/inv_delay_line/genblk1[161].inv_pair_unit/trans
    SLICE_X34Y7          LUT1 (Prop_lut1_I0_O)        0.124   161.300 r  delay/inv_delay_line/genblk1[161].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.355   161.655    delay/inv_delay_line/genblk1[162].inv_pair_unit/a
    SLICE_X35Y7          LUT1 (Prop_lut1_I0_O)        0.124   161.779 f  delay/inv_delay_line/genblk1[162].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.304   162.084    delay/inv_delay_line/genblk1[162].inv_pair_unit/trans
    SLICE_X36Y7          LUT1 (Prop_lut1_I0_O)        0.124   162.208 r  delay/inv_delay_line/genblk1[162].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.299   162.507    delay/inv_delay_line/genblk1[163].inv_pair_unit/a
    SLICE_X35Y7          LUT1 (Prop_lut1_I0_O)        0.124   162.631 f  delay/inv_delay_line/genblk1[163].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.154   162.785    delay/inv_delay_line/genblk1[163].inv_pair_unit/trans
    SLICE_X35Y7          LUT1 (Prop_lut1_I0_O)        0.124   162.909 r  delay/inv_delay_line/genblk1[163].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.430   163.339    delay/inv_delay_line/genblk1[164].inv_pair_unit/a
    SLICE_X34Y6          LUT1 (Prop_lut1_I0_O)        0.124   163.463 f  delay/inv_delay_line/genblk1[164].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.289   163.753    delay/inv_delay_line/genblk1[164].inv_pair_unit/trans
    SLICE_X35Y7          LUT1 (Prop_lut1_I0_O)        0.124   163.877 r  delay/inv_delay_line/genblk1[164].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.324   164.200    delay/inv_delay_line/genblk1[165].inv_pair_unit/a
    SLICE_X36Y8          LUT1 (Prop_lut1_I0_O)        0.124   164.324 f  delay/inv_delay_line/genblk1[165].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.304   164.628    delay/inv_delay_line/genblk1[165].inv_pair_unit/trans
    SLICE_X37Y7          LUT1 (Prop_lut1_I0_O)        0.124   164.752 r  delay/inv_delay_line/genblk1[165].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.411   165.164    delay/inv_delay_line/genblk1[166].inv_pair_unit/a
    SLICE_X37Y6          LUT1 (Prop_lut1_I0_O)        0.124   165.288 f  delay/inv_delay_line/genblk1[166].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.502   165.789    delay/inv_delay_line/genblk1[166].inv_pair_unit/trans
    SLICE_X36Y8          LUT1 (Prop_lut1_I0_O)        0.124   165.913 r  delay/inv_delay_line/genblk1[166].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.296   166.210    delay/inv_delay_line/genblk1[167].inv_pair_unit/a
    SLICE_X36Y8          LUT1 (Prop_lut1_I0_O)        0.124   166.334 f  delay/inv_delay_line/genblk1[167].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291   166.625    delay/inv_delay_line/genblk1[167].inv_pair_unit/trans
    SLICE_X34Y8          LUT1 (Prop_lut1_I0_O)        0.124   166.749 r  delay/inv_delay_line/genblk1[167].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173   166.922    delay/inv_delay_line/genblk1[168].inv_pair_unit/a
    SLICE_X34Y8          LUT1 (Prop_lut1_I0_O)        0.124   167.046 f  delay/inv_delay_line/genblk1[168].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.302   167.348    delay/inv_delay_line/genblk1[168].inv_pair_unit/trans
    SLICE_X37Y7          LUT1 (Prop_lut1_I0_O)        0.124   167.472 r  delay/inv_delay_line/genblk1[168].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.318   167.790    delay/inv_delay_line/genblk1[169].inv_pair_unit/a
    SLICE_X36Y8          LUT1 (Prop_lut1_I0_O)        0.124   167.914 f  delay/inv_delay_line/genblk1[169].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.307   168.222    delay/inv_delay_line/genblk1[169].inv_pair_unit/trans
    SLICE_X36Y7          LUT1 (Prop_lut1_I0_O)        0.124   168.346 r  delay/inv_delay_line/genblk1[169].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.498   168.844    delay/inv_delay_line/genblk1[170].inv_pair_unit/a
    SLICE_X34Y6          LUT1 (Prop_lut1_I0_O)        0.124   168.968 f  delay/inv_delay_line/genblk1[170].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.295   169.264    delay/inv_delay_line/genblk1[170].inv_pair_unit/trans
    SLICE_X36Y6          LUT1 (Prop_lut1_I0_O)        0.124   169.388 r  delay/inv_delay_line/genblk1[170].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.449   169.836    delay/inv_delay_line/genblk1[171].inv_pair_unit/a
    SLICE_X35Y5          LUT1 (Prop_lut1_I0_O)        0.124   169.960 f  delay/inv_delay_line/genblk1[171].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.402   170.363    delay/inv_delay_line/genblk1[171].inv_pair_unit/trans
    SLICE_X35Y6          LUT1 (Prop_lut1_I0_O)        0.124   170.487 r  delay/inv_delay_line/genblk1[171].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.414   170.900    delay/inv_delay_line/genblk1[172].inv_pair_unit/a
    SLICE_X35Y6          LUT1 (Prop_lut1_I0_O)        0.124   171.024 f  delay/inv_delay_line/genblk1[172].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   171.287    delay/inv_delay_line/genblk1[172].inv_pair_unit/trans
    SLICE_X35Y6          LUT1 (Prop_lut1_I0_O)        0.124   171.411 r  delay/inv_delay_line/genblk1[172].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.307   171.718    delay/inv_delay_line/genblk1[173].inv_pair_unit/a
    SLICE_X35Y8          LUT1 (Prop_lut1_I0_O)        0.124   171.842 f  delay/inv_delay_line/genblk1[173].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.286   172.128    delay/inv_delay_line/genblk1[173].inv_pair_unit/trans
    SLICE_X37Y8          LUT1 (Prop_lut1_I0_O)        0.124   172.252 r  delay/inv_delay_line/genblk1[173].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.460   172.713    delay/inv_delay_line/genblk1[174].inv_pair_unit/a
    SLICE_X36Y5          LUT1 (Prop_lut1_I0_O)        0.124   172.837 f  delay/inv_delay_line/genblk1[174].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.311   173.147    delay/inv_delay_line/genblk1[174].inv_pair_unit/trans
    SLICE_X38Y5          LUT1 (Prop_lut1_I0_O)        0.124   173.271 r  delay/inv_delay_line/genblk1[174].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.299   173.570    delay/inv_delay_line/genblk1[175].inv_pair_unit/a
    SLICE_X41Y5          LUT1 (Prop_lut1_I0_O)        0.124   173.694 f  delay/inv_delay_line/genblk1[175].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.301   173.995    delay/inv_delay_line/genblk1[175].inv_pair_unit/trans
    SLICE_X39Y6          LUT1 (Prop_lut1_I0_O)        0.124   174.119 r  delay/inv_delay_line/genblk1[175].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.331   174.450    delay/inv_delay_line/genblk1[176].inv_pair_unit/a
    SLICE_X36Y6          LUT1 (Prop_lut1_I0_O)        0.124   174.574 f  delay/inv_delay_line/genblk1[176].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282   174.856    delay/inv_delay_line/genblk1[176].inv_pair_unit/trans
    SLICE_X36Y6          LUT1 (Prop_lut1_I0_O)        0.124   174.980 r  delay/inv_delay_line/genblk1[176].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.299   175.279    delay/inv_delay_line/genblk1[177].inv_pair_unit/a
    SLICE_X37Y7          LUT1 (Prop_lut1_I0_O)        0.124   175.403 f  delay/inv_delay_line/genblk1[177].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151   175.554    delay/inv_delay_line/genblk1[177].inv_pair_unit/trans
    SLICE_X37Y7          LUT1 (Prop_lut1_I0_O)        0.124   175.678 r  delay/inv_delay_line/genblk1[177].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.300   175.978    delay/inv_delay_line/genblk1[178].inv_pair_unit/a
    SLICE_X37Y6          LUT1 (Prop_lut1_I0_O)        0.124   176.102 f  delay/inv_delay_line/genblk1[178].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151   176.254    delay/inv_delay_line/genblk1[178].inv_pair_unit/trans
    SLICE_X37Y6          LUT1 (Prop_lut1_I0_O)        0.124   176.378 r  delay/inv_delay_line/genblk1[178].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.166   176.544    delay/inv_delay_line/genblk1[179].inv_pair_unit/a
    SLICE_X37Y6          LUT1 (Prop_lut1_I0_O)        0.124   176.667 f  delay/inv_delay_line/genblk1[179].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.306   176.974    delay/inv_delay_line/genblk1[179].inv_pair_unit/trans
    SLICE_X38Y6          LUT1 (Prop_lut1_I0_O)        0.124   177.098 r  delay/inv_delay_line/genblk1[179].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.554   177.652    delay/inv_delay_line/genblk1[180].inv_pair_unit/a
    SLICE_X39Y3          LUT1 (Prop_lut1_I0_O)        0.124   177.776 f  delay/inv_delay_line/genblk1[180].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151   177.927    delay/inv_delay_line/genblk1[180].inv_pair_unit/trans
    SLICE_X39Y3          LUT1 (Prop_lut1_I0_O)        0.124   178.051 r  delay/inv_delay_line/genblk1[180].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.496   178.547    delay/inv_delay_line/genblk1[181].inv_pair_unit/a
    SLICE_X37Y8          LUT1 (Prop_lut1_I0_O)        0.124   178.671 f  delay/inv_delay_line/genblk1[181].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.151   178.823    delay/inv_delay_line/genblk1[181].inv_pair_unit/trans
    SLICE_X37Y8          LUT1 (Prop_lut1_I0_O)        0.124   178.947 r  delay/inv_delay_line/genblk1[181].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.168   179.115    delay/inv_delay_line/genblk1[182].inv_pair_unit/a
    SLICE_X37Y8          LUT1 (Prop_lut1_I0_O)        0.124   179.239 f  delay/inv_delay_line/genblk1[182].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.579   179.818    delay/inv_delay_line/genblk1[182].inv_pair_unit/trans
    SLICE_X38Y6          LUT1 (Prop_lut1_I0_O)        0.124   179.942 r  delay/inv_delay_line/genblk1[182].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.309   180.251    delay/inv_delay_line/genblk1[183].inv_pair_unit/a
    SLICE_X38Y5          LUT1 (Prop_lut1_I0_O)        0.124   180.375 f  delay/inv_delay_line/genblk1[183].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.344   180.719    delay/inv_delay_line/genblk1[183].inv_pair_unit/trans
    SLICE_X39Y5          LUT1 (Prop_lut1_I0_O)        0.124   180.843 r  delay/inv_delay_line/genblk1[183].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.311   181.154    delay/inv_delay_line/genblk1[184].inv_pair_unit/a
    SLICE_X38Y6          LUT1 (Prop_lut1_I0_O)        0.124   181.278 f  delay/inv_delay_line/genblk1[184].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.451   181.729    delay/inv_delay_line/genblk1[184].inv_pair_unit/trans
    SLICE_X36Y7          LUT1 (Prop_lut1_I0_O)        0.124   181.853 r  delay/inv_delay_line/genblk1[184].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.176   182.029    delay/inv_delay_line/genblk1[185].inv_pair_unit/a
    SLICE_X36Y7          LUT1 (Prop_lut1_I0_O)        0.124   182.153 f  delay/inv_delay_line/genblk1[185].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.298   182.451    delay/inv_delay_line/genblk1[185].inv_pair_unit/trans
    SLICE_X37Y5          LUT1 (Prop_lut1_I0_O)        0.124   182.575 r  delay/inv_delay_line/genblk1[185].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.315   182.891    delay/inv_delay_line/genblk1[186].inv_pair_unit/a
    SLICE_X38Y5          LUT1 (Prop_lut1_I0_O)        0.124   183.015 f  delay/inv_delay_line/genblk1[186].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291   183.306    delay/inv_delay_line/genblk1[186].inv_pair_unit/trans
    SLICE_X39Y6          LUT1 (Prop_lut1_I0_O)        0.124   183.430 r  delay/inv_delay_line/genblk1[186].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.310   183.740    delay/inv_delay_line/genblk1[187].inv_pair_unit/a
    SLICE_X39Y8          LUT1 (Prop_lut1_I0_O)        0.124   183.864 f  delay/inv_delay_line/genblk1[187].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.300   184.163    delay/inv_delay_line/genblk1[187].inv_pair_unit/trans
    SLICE_X38Y7          LUT1 (Prop_lut1_I0_O)        0.124   184.287 r  delay/inv_delay_line/genblk1[187].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.173   184.460    delay/inv_delay_line/genblk1[188].inv_pair_unit/a
    SLICE_X38Y7          LUT1 (Prop_lut1_I0_O)        0.124   184.584 f  delay/inv_delay_line/genblk1[188].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291   184.875    delay/inv_delay_line/genblk1[188].inv_pair_unit/trans
    SLICE_X39Y7          LUT1 (Prop_lut1_I0_O)        0.124   184.999 r  delay/inv_delay_line/genblk1[188].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.360   185.360    delay/inv_delay_line/genblk1[189].inv_pair_unit/a
    SLICE_X38Y7          LUT1 (Prop_lut1_I0_O)        0.124   185.484 f  delay/inv_delay_line/genblk1[189].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162   185.645    delay/inv_delay_line/genblk1[189].inv_pair_unit/trans
    SLICE_X38Y7          LUT1 (Prop_lut1_I0_O)        0.124   185.769 r  delay/inv_delay_line/genblk1[189].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.419   186.188    delay/inv_delay_line/genblk1[190].inv_pair_unit/a
    SLICE_X39Y5          LUT1 (Prop_lut1_I0_O)        0.124   186.312 f  delay/inv_delay_line/genblk1[190].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.149   186.461    delay/inv_delay_line/genblk1[190].inv_pair_unit/trans
    SLICE_X39Y5          LUT1 (Prop_lut1_I0_O)        0.124   186.585 r  delay/inv_delay_line/genblk1[190].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.310   186.895    delay/inv_delay_line/genblk1[191].inv_pair_unit/a
    SLICE_X39Y7          LUT1 (Prop_lut1_I0_O)        0.124   187.019 f  delay/inv_delay_line/genblk1[191].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.304   187.323    delay/inv_delay_line/genblk1[191].inv_pair_unit/trans
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.124   187.447 r  delay/inv_delay_line/genblk1[191].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.318   187.765    delay/inv_delay_line/genblk1[192].inv_pair_unit/a
    SLICE_X40Y8          LUT1 (Prop_lut1_I0_O)        0.124   187.889 f  delay/inv_delay_line/genblk1[192].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.439   188.328    delay/inv_delay_line/genblk1[192].inv_pair_unit/trans
    SLICE_X39Y6          LUT1 (Prop_lut1_I0_O)        0.124   188.452 r  delay/inv_delay_line/genblk1[192].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.310   188.762    delay/inv_delay_line/genblk1[193].inv_pair_unit/a
    SLICE_X40Y6          LUT1 (Prop_lut1_I0_O)        0.124   188.886 f  delay/inv_delay_line/genblk1[193].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.286   189.172    delay/inv_delay_line/genblk1[193].inv_pair_unit/trans
    SLICE_X40Y6          LUT1 (Prop_lut1_I0_O)        0.124   189.296 r  delay/inv_delay_line/genblk1[193].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.315   189.612    delay/inv_delay_line/genblk1[194].inv_pair_unit/a
    SLICE_X40Y4          LUT1 (Prop_lut1_I0_O)        0.124   189.736 f  delay/inv_delay_line/genblk1[194].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.289   190.025    delay/inv_delay_line/genblk1[194].inv_pair_unit/trans
    SLICE_X41Y5          LUT1 (Prop_lut1_I0_O)        0.124   190.149 r  delay/inv_delay_line/genblk1[194].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.164   190.312    delay/inv_delay_line/genblk1[195].inv_pair_unit/a
    SLICE_X41Y5          LUT1 (Prop_lut1_I0_O)        0.124   190.436 f  delay/inv_delay_line/genblk1[195].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.287   190.723    delay/inv_delay_line/genblk1[195].inv_pair_unit/trans
    SLICE_X39Y5          LUT1 (Prop_lut1_I0_O)        0.124   190.847 r  delay/inv_delay_line/genblk1[195].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.437   191.284    delay/inv_delay_line/genblk1[196].inv_pair_unit/a
    SLICE_X40Y5          LUT1 (Prop_lut1_I0_O)        0.124   191.408 f  delay/inv_delay_line/genblk1[196].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162   191.570    delay/inv_delay_line/genblk1[196].inv_pair_unit/trans
    SLICE_X40Y5          LUT1 (Prop_lut1_I0_O)        0.124   191.694 r  delay/inv_delay_line/genblk1[196].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.445   192.139    delay/inv_delay_line/genblk1[197].inv_pair_unit/a
    SLICE_X41Y8          LUT1 (Prop_lut1_I0_O)        0.124   192.263 f  delay/inv_delay_line/genblk1[197].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.296   192.559    delay/inv_delay_line/genblk1[197].inv_pair_unit/trans
    SLICE_X41Y6          LUT1 (Prop_lut1_I0_O)        0.124   192.683 r  delay/inv_delay_line/genblk1[197].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.276   192.958    delay/inv_delay_line/genblk1[198].inv_pair_unit/a
    SLICE_X41Y6          LUT1 (Prop_lut1_I0_O)        0.124   193.082 f  delay/inv_delay_line/genblk1[198].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.291   193.373    delay/inv_delay_line/genblk1[198].inv_pair_unit/trans
    SLICE_X38Y6          LUT1 (Prop_lut1_I0_O)        0.124   193.497 r  delay/inv_delay_line/genblk1[198].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.298   193.796    delay/inv_delay_line/genblk1[199].inv_pair_unit/a
    SLICE_X41Y6          LUT1 (Prop_lut1_I0_O)        0.124   193.920 f  delay/inv_delay_line/genblk1[199].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263   194.183    delay/inv_delay_line/genblk1[199].inv_pair_unit/trans
    SLICE_X41Y6          LUT1 (Prop_lut1_I0_O)        0.124   194.307 r  delay/inv_delay_line/genblk1[199].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.307   194.614    delay/inv_delay_line/genblk1[200].inv_pair_unit/a
    SLICE_X41Y8          LUT1 (Prop_lut1_I0_O)        0.124   194.738 f  delay/inv_delay_line/genblk1[200].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.290   195.027    delay/inv_delay_line/genblk1[200].inv_pair_unit/trans
    SLICE_X41Y7          LUT1 (Prop_lut1_I0_O)        0.124   195.151 r  delay/inv_delay_line/genblk1[200].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.166   195.317    delay/inv_delay_line/genblk1[201].inv_pair_unit/a
    SLICE_X41Y7          LUT1 (Prop_lut1_I0_O)        0.124   195.441 f  delay/inv_delay_line/genblk1[201].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.154   195.595    delay/inv_delay_line/genblk1[201].inv_pair_unit/trans
    SLICE_X41Y7          LUT1 (Prop_lut1_I0_O)        0.124   195.719 r  delay/inv_delay_line/genblk1[201].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.299   196.018    delay/inv_delay_line/genblk1[202].inv_pair_unit/a
    SLICE_X39Y7          LUT1 (Prop_lut1_I0_O)        0.124   196.142 f  delay/inv_delay_line/genblk1[202].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.154   196.296    delay/inv_delay_line/genblk1[202].inv_pair_unit/trans
    SLICE_X39Y7          LUT1 (Prop_lut1_I0_O)        0.124   196.420 r  delay/inv_delay_line/genblk1[202].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.305   196.725    delay/inv_delay_line/genblk1[203].inv_pair_unit/a
    SLICE_X40Y7          LUT1 (Prop_lut1_I0_O)        0.124   196.849 f  delay/inv_delay_line/genblk1[203].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.303   197.152    delay/inv_delay_line/genblk1[203].inv_pair_unit/trans
    SLICE_X40Y8          LUT1 (Prop_lut1_I0_O)        0.124   197.276 r  delay/inv_delay_line/genblk1[203].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.176   197.452    delay/inv_delay_line/genblk1[204].inv_pair_unit/a
    SLICE_X40Y8          LUT1 (Prop_lut1_I0_O)        0.124   197.576 f  delay/inv_delay_line/genblk1[204].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.171   197.747    delay/inv_delay_line/genblk1[204].inv_pair_unit/trans
    SLICE_X40Y8          LUT1 (Prop_lut1_I0_O)        0.124   197.871 r  delay/inv_delay_line/genblk1[204].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.297   198.168    delay/inv_delay_line/genblk1[205].inv_pair_unit/a
    SLICE_X39Y8          LUT1 (Prop_lut1_I0_O)        0.124   198.292 f  delay/inv_delay_line/genblk1[205].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.149   198.441    delay/inv_delay_line/genblk1[205].inv_pair_unit/trans
    SLICE_X39Y8          LUT1 (Prop_lut1_I0_O)        0.124   198.565 r  delay/inv_delay_line/genblk1[205].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.306   198.871    delay/nor_delay_line/genblk1[0].nor_pair_unit/a
    SLICE_X39Y6          LUT2 (Prop_lut2_I0_O)        0.124   198.995 f  delay/nor_delay_line/genblk1[0].nor_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.424   199.419    delay/nor_delay_line/genblk1[0].nor_pair_unit/trans
    SLICE_X36Y6          LUT2 (Prop_lut2_I0_O)        0.124   199.543 r  delay/nor_delay_line/genblk1[0].nor_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.412   199.955    delay/nor_delay_line/genblk1[1].nor_pair_unit/a
    SLICE_X35Y6          LUT2 (Prop_lut2_I0_O)        0.124   200.079 f  delay/nor_delay_line/genblk1[1].nor_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.309   200.388    delay/nor_delay_line/genblk1[1].nor_pair_unit/trans
    SLICE_X36Y5          LUT2 (Prop_lut2_I0_O)        0.124   200.512 r  delay/nor_delay_line/genblk1[1].nor_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.174   200.686    delay/nor_delay_line/genblk1[2].nor_pair_unit/a
    SLICE_X36Y5          LUT2 (Prop_lut2_I0_O)        0.124   200.810 f  delay/nor_delay_line/genblk1[2].nor_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.171   200.981    delay/nor_delay_line/genblk1[2].nor_pair_unit/trans
    SLICE_X36Y5          LUT2 (Prop_lut2_I0_O)        0.124   201.105 r  delay/nor_delay_line/genblk1[2].nor_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.352   201.457    delay/nor_delay_line/genblk1[3].nor_pair_unit/a
    SLICE_X37Y5          LUT2 (Prop_lut2_I0_O)        0.124   201.581 f  delay/nor_delay_line/genblk1[3].nor_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.149   201.730    delay/nor_delay_line/genblk1[3].nor_pair_unit/trans
    SLICE_X37Y5          LUT2 (Prop_lut2_I0_O)        0.124   201.854 r  delay/nor_delay_line/genblk1[3].nor_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.306   202.161    delay/nor_delay_line/trans[3]
    SLICE_X36Y4          LUT5 (Prop_lut5_I0_O)        0.124   202.285 r  delay/nor_delay_line/q_i_3/O
                         net (fo=2, routed)           0.000   202.285    delay/inv_delay_line/q_reg
    SLICE_X36Y4          MUXF7 (Prop_muxf7_I1_O)      0.214   202.499 r  delay/inv_delay_line/pio9_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.000   202.499    delay/inv_delay_line/pio9_OBUF_inst_i_3_n_0
    SLICE_X36Y4          MUXF8 (Prop_muxf8_I1_O)      0.088   202.587 r  delay/inv_delay_line/pio9_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.812   204.399    pio9_OBUF
    N1                   OBUF (Prop_obuf_I_O)         3.701   208.100 r  pio9_OBUF_inst/O
                         net (fo=0)                   0.000   208.100    pio9
    N1                                                                r  pio9 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            pio16
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.928ns  (logic 3.987ns (50.285%)  route 3.941ns (49.715%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     1.571    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=4, routed)           1.632     1.632    capture_dff/clk_out
    SLICE_X37Y5          FDRE                                         r  capture_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.456     2.088 r  capture_dff/q_reg/Q
                         net (fo=1, routed)           3.941     6.030    pio16_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.531     9.560 r  pio16_OBUF_inst/O
                         net (fo=0)                   0.000     9.560    pio16
    P14                                                               r  pio16 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            pio1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.968ns  (logic 4.028ns (67.481%)  route 1.941ns (32.519%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     1.571    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=4, routed)           1.635     1.635    lauch_dff/clk_out
    SLICE_X40Y1          FDRE                                         r  lauch_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.518     2.153 r  lauch_dff/q_reg/Q
                         net (fo=3, routed)           1.941     4.094    pio1_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.510     7.604 r  pio1_OBUF_inst/O
                         net (fo=0)                   0.000     7.604    pio1
    L1                                                                r  pio1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_indicator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.649ns  (logic 3.984ns (70.520%)  route 1.665ns (29.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     1.571    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=4, routed)           1.626     1.626    clk_24Mhz
    SLICE_X41Y33         FDRE                                         r  rst_indicator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     2.082 r  rst_indicator_reg/Q
                         net (fo=1, routed)           1.665     3.748    led_OBUF[3]
    E1                   OBUF (Prop_obuf_I_O)         3.528     7.275 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.275    led[3]
    E1                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_indicator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.702ns  (logic 1.370ns (80.474%)  route 0.332ns (19.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.547     0.547    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=4, routed)           0.588     0.588    clk_24Mhz
    SLICE_X41Y33         FDRE                                         r  rst_indicator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  rst_indicator_reg/Q
                         net (fo=1, routed)           0.332     1.061    led_OBUF[3]
    E1                   OBUF (Prop_obuf_I_O)         1.229     2.289 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.289    led[3]
    E1                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            pio1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.850ns  (logic 1.375ns (74.285%)  route 0.476ns (25.715%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.547     0.547    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=4, routed)           0.594     0.594    lauch_dff/clk_out
    SLICE_X40Y1          FDRE                                         r  lauch_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.164     0.758 r  lauch_dff/q_reg/Q
                         net (fo=3, routed)           0.476     1.233    pio1_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.211     2.444 r  pio1_OBUF_inst/O
                         net (fo=0)                   0.000     2.444    pio1
    L1                                                                r  pio1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            pio16
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.874ns  (logic 1.372ns (47.757%)  route 1.501ns (52.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.547     0.547    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=4, routed)           0.592     0.592    capture_dff/clk_out
    SLICE_X37Y5          FDRE                                         r  capture_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141     0.733 r  capture_dff/q_reg/Q
                         net (fo=1, routed)           1.501     2.234    pio16_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.231     3.465 r  pio16_OBUF_inst/O
                         net (fo=0)                   0.000     3.465    pio16
    P14                                                               r  pio16 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            pio9
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.929ns  (logic 1.875ns (64.023%)  route 1.054ns (35.977%))
  Logic Levels:           9  (LUT1=2 LUT6=2 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.547     0.547    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=4, routed)           0.594     0.594    lauch_dff/clk_out
    SLICE_X40Y1          FDRE                                         r  lauch_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.164     0.758 r  lauch_dff/q_reg/Q
                         net (fo=3, routed)           0.063     0.821    delay/inv_delay_line/genblk1[0].inv_pair_unit/a
    SLICE_X41Y1          LUT1 (Prop_lut1_I0_O)        0.045     0.866 f  delay/inv_delay_line/genblk1[0].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.115     0.981    delay/inv_delay_line/genblk1[0].inv_pair_unit/trans
    SLICE_X40Y3          LUT1 (Prop_lut1_I0_O)        0.045     1.026 r  delay/inv_delay_line/genblk1[0].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.224     1.250    delay/inv_delay_line/trans[0]
    SLICE_X41Y3          LUT6 (Prop_lut6_I5_O)        0.045     1.295 r  delay/inv_delay_line/pio9_OBUF_inst_i_42/O
                         net (fo=1, routed)           0.000     1.295    delay/inv_delay_line/pio9_OBUF_inst_i_42_n_0
    SLICE_X41Y3          MUXF7 (Prop_muxf7_I0_O)      0.071     1.366 r  delay/inv_delay_line/pio9_OBUF_inst_i_20/O
                         net (fo=1, routed)           0.000     1.366    delay/inv_delay_line/pio9_OBUF_inst_i_20_n_0
    SLICE_X41Y3          MUXF8 (Prop_muxf8_I0_O)      0.023     1.389 r  delay/inv_delay_line/pio9_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.260     1.649    delay/inv_delay_line/pio9_OBUF_inst_i_9_n_0
    SLICE_X36Y4          LUT6 (Prop_lut6_I5_O)        0.112     1.761 r  delay/inv_delay_line/pio9_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     1.761    delay/inv_delay_line/pio9_OBUF_inst_i_4_n_0
    SLICE_X36Y4          MUXF7 (Prop_muxf7_I0_O)      0.073     1.834 r  delay/inv_delay_line/pio9_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.000     1.834    delay/inv_delay_line/pio9_OBUF_inst_i_2_n_0
    SLICE_X36Y4          MUXF8 (Prop_muxf8_I0_O)      0.022     1.856 r  delay/inv_delay_line/pio9_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.391     2.247    pio9_OBUF
    N1                   OBUF (Prop_obuf_I_O)         1.275     3.522 r  pio9_OBUF_inst/O
                         net (fo=0)                   0.000     3.522    pio9
    N1                                                                r  pio9 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clock_gen_24MHz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line70/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_gen_24MHz'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            nolabel_line70/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_gen_24MHz fall edge)
                                                     41.667    41.667 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 f  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571    43.238    nolabel_line70/inst/clk_in
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.324    39.914 f  nolabel_line70/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.656    41.570    nolabel_line70/inst/clkfbout_clock_gen_24MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    41.667 f  nolabel_line70/inst/clkf_buf/O
                         net (fo=1, routed)           1.571    43.238    nolabel_line70/inst/clkfbout_buf_clock_gen_24MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  nolabel_line70/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line70/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_gen_24MHz'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            nolabel_line70/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.057ns  (logic 0.026ns (2.459%)  route 1.031ns (97.541%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.547     0.547    nolabel_line70/inst/clk_in
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.057    -0.511 r  nolabel_line70/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.485    -0.026    nolabel_line70/inst/clkfbout_clock_gen_24MHz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line70/inst/clkf_buf/O
                         net (fo=1, routed)           0.547     0.547    nolabel_line70/inst/clkfbout_buf_clock_gen_24MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  nolabel_line70/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio40
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.021ns  (logic 5.119ns (51.085%)  route 4.902ns (48.915%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    M9                                                0.000    41.660 f  clk (IN)
                         net (fo=0)                   0.000    41.660    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.125 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966    45.091    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.187 f  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          2.936    48.123    clk_IBUF_BUFG
    C5                   OBUF (Prop_obuf_I_O)         3.558    51.681 f  pio40_OBUF_inst/O
                         net (fo=0)                   0.000    51.681    pio40
    C5                                                                f  pio40 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio9
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.253ns  (logic 5.309ns (51.780%)  route 4.944ns (48.220%))
  Logic Levels:           7  (LUT6=2 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.567     5.094    clk_IBUF_BUFG
    SLICE_X30Y3          FDRE                                         r  sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.518     5.612 r  sel_reg[0]/Q
                         net (fo=53, routed)          2.286     7.898    delay/inv_delay_line/Q[0]
    SLICE_X41Y3          LUT6 (Prop_lut6_I4_O)        0.124     8.022 r  delay/inv_delay_line/pio9_OBUF_inst_i_45/O
                         net (fo=1, routed)           0.000     8.022    delay/inv_delay_line/pio9_OBUF_inst_i_45_n_0
    SLICE_X41Y3          MUXF7 (Prop_muxf7_I1_O)      0.217     8.239 r  delay/inv_delay_line/pio9_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.000     8.239    delay/inv_delay_line/pio9_OBUF_inst_i_21_n_0
    SLICE_X41Y3          MUXF8 (Prop_muxf8_I1_O)      0.094     8.333 r  delay/inv_delay_line/pio9_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.845     9.179    delay/inv_delay_line/pio9_OBUF_inst_i_9_n_0
    SLICE_X36Y4          LUT6 (Prop_lut6_I5_O)        0.316     9.495 r  delay/inv_delay_line/pio9_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     9.495    delay/inv_delay_line/pio9_OBUF_inst_i_4_n_0
    SLICE_X36Y4          MUXF7 (Prop_muxf7_I0_O)      0.241     9.736 r  delay/inv_delay_line/pio9_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.000     9.736    delay/inv_delay_line/pio9_OBUF_inst_i_2_n_0
    SLICE_X36Y4          MUXF8 (Prop_muxf8_I0_O)      0.098     9.834 r  delay/inv_delay_line/pio9_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.812    11.646    pio9_OBUF
    N1                   OBUF (Prop_obuf_I_O)         3.701    15.347 r  pio9_OBUF_inst/O
                         net (fo=0)                   0.000    15.347    pio9
    N1                                                                r  pio9 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/dout_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.895ns  (logic 4.034ns (51.094%)  route 3.861ns (48.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.566     5.093    uart_writer/clk
    SLICE_X32Y10         FDSE                                         r  uart_writer/dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDSE (Prop_fdse_C_Q)         0.518     5.611 r  uart_writer/dout_reg/Q
                         net (fo=1, routed)           3.861     9.472    tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         3.516    12.988 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.988    tx
    L12                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio40
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.895ns  (logic 1.518ns (52.421%)  route 1.377ns (47.579%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.746     1.637    clk_IBUF_BUFG
    C5                   OBUF (Prop_obuf_I_O)         1.259     2.895 r  pio40_OBUF_inst/O
                         net (fo=0)                   0.000     2.895    pio40
    C5                                                                r  pio40 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio9
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.061ns  (logic 1.556ns (75.503%)  route 0.505ns (24.497%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.592     1.482    clk_IBUF_BUFG
    SLICE_X37Y4          FDRE                                         r  sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  sel_reg[4]/Q
                         net (fo=4, routed)           0.113     1.736    delay/inv_delay_line/Q[4]
    SLICE_X36Y4          LUT6 (Prop_lut6_I4_O)        0.045     1.781 r  delay/inv_delay_line/pio9_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     1.781    delay/inv_delay_line/pio9_OBUF_inst_i_4_n_0
    SLICE_X36Y4          MUXF7 (Prop_muxf7_I0_O)      0.073     1.854 r  delay/inv_delay_line/pio9_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.000     1.854    delay/inv_delay_line/pio9_OBUF_inst_i_2_n_0
    SLICE_X36Y4          MUXF8 (Prop_muxf8_I0_O)      0.022     1.876 r  delay/inv_delay_line/pio9_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.391     2.268    pio9_OBUF
    N1                   OBUF (Prop_obuf_I_O)         1.275     3.543 r  pio9_OBUF_inst/O
                         net (fo=0)                   0.000     3.543    pio9
    N1                                                                r  pio9 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/dout_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.798ns  (logic 1.381ns (49.354%)  route 1.417ns (50.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.563     1.453    uart_writer/clk
    SLICE_X32Y10         FDSE                                         r  uart_writer/dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDSE (Prop_fdse_C_Q)         0.164     1.617 r  uart_writer/dout_reg/Q
                         net (fo=1, routed)           1.417     3.034    tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         1.217     4.251 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.251    tx
    L12                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_clock_gen_24MHz

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            capture_dff/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.465ns  (logic 1.464ns (32.778%)  route 3.002ns (67.222%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_IBUF[0]_inst/O
                         net (fo=41, routed)          3.002     4.465    capture_dff/btn_IBUF[0]
    SLICE_X37Y5          FDRE                                         r  capture_dff/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.453     1.453    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -1.669 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -0.091    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=4, routed)           1.514     1.514    capture_dff/clk_out
    SLICE_X37Y5          FDRE                                         r  capture_dff/q_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            lauch_dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.644ns  (logic 1.588ns (43.562%)  route 2.057ns (56.438%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  btn_IBUF[0]_inst/O
                         net (fo=41, routed)          2.057     3.520    lauch_dff/btn_IBUF[0]
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.124     3.644 r  lauch_dff/q_i_1__0/O
                         net (fo=1, routed)           0.000     3.644    lauch_dff/q_i_1__0_n_0
    SLICE_X40Y1          FDRE                                         r  lauch_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.453     1.453    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -1.669 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -0.091    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=4, routed)           1.517     1.517    lauch_dff/clk_out
    SLICE_X40Y1          FDRE                                         r  lauch_dff/q_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            core_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.633ns  (logic 1.588ns (43.694%)  route 2.046ns (56.306%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  btn_IBUF[0]_inst/O
                         net (fo=41, routed)          2.046     3.509    btn_IBUF[0]
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.124     3.633 r  core_clk_i_1/O
                         net (fo=1, routed)           0.000     3.633    core_clk_i_1_n_0
    SLICE_X40Y1          FDRE                                         r  core_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.453     1.453    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -1.669 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -0.091    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=4, routed)           1.517     1.517    clk_24Mhz
    SLICE_X40Y1          FDRE                                         r  core_clk_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            rst_indicator_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.433ns  (logic 1.464ns (60.157%)  route 0.969ns (39.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_IBUF[0]_inst/O
                         net (fo=41, routed)          0.969     2.433    btn_IBUF[0]
    SLICE_X41Y33         FDRE                                         r  rst_indicator_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.453     1.453    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -1.669 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -0.091    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=4, routed)           1.509     1.509    clk_24Mhz
    SLICE_X41Y33         FDRE                                         r  rst_indicator_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            rst_indicator_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.232ns (36.764%)  route 0.398ns (63.236%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=41, routed)          0.398     0.630    btn_IBUF[0]
    SLICE_X41Y33         FDRE                                         r  rst_indicator_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.815     0.815    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=4, routed)           0.857     0.857    clk_24Mhz
    SLICE_X41Y33         FDRE                                         r  rst_indicator_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            core_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.117ns  (logic 0.277ns (24.753%)  route 0.841ns (75.247%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  btn_IBUF[0]_inst/O
                         net (fo=41, routed)          0.841     1.072    btn_IBUF[0]
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.045     1.117 r  core_clk_i_1/O
                         net (fo=1, routed)           0.000     1.117    core_clk_i_1_n_0
    SLICE_X40Y1          FDRE                                         r  core_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.815     0.815    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=4, routed)           0.865     0.865    clk_24Mhz
    SLICE_X40Y1          FDRE                                         r  core_clk_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            lauch_dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.121ns  (logic 0.277ns (24.665%)  route 0.845ns (75.335%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  btn_IBUF[0]_inst/O
                         net (fo=41, routed)          0.845     1.076    lauch_dff/btn_IBUF[0]
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.045     1.121 r  lauch_dff/q_i_1__0/O
                         net (fo=1, routed)           0.000     1.121    lauch_dff/q_i_1__0_n_0
    SLICE_X40Y1          FDRE                                         r  lauch_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.815     0.815    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=4, routed)           0.865     0.865    lauch_dff/clk_out
    SLICE_X40Y1          FDRE                                         r  lauch_dff/q_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            capture_dff/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.232ns (14.807%)  route 1.333ns (85.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=41, routed)          1.333     1.564    capture_dff/btn_IBUF[0]
    SLICE_X37Y5          FDRE                                         r  capture_dff/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.815     0.815    nolabel_line70/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    nolabel_line70/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=4, routed)           0.863     0.863    capture_dff/clk_out
    SLICE_X37Y5          FDRE                                         r  capture_dff/q_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           131 Endpoints
Min Delay           131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.305ns  (logic 2.056ns (28.149%)  route 5.249ns (71.851%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.823     5.275    uart_reader/uart_rx_IBUF
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.153     5.428 r  uart_reader/etu_cnt[14]_i_4/O
                         net (fo=2, routed)           0.585     6.013    uart_reader/etu_cnt[14]_i_4_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.327     6.340 r  uart_reader/FSM_onehot_state[2]_i_4/O
                         net (fo=3, routed)           0.841     7.181    uart_reader/FSM_onehot_state[2]_i_4_n_0
    SLICE_X38Y11         LUT6 (Prop_lut6_I3_O)        0.124     7.305 r  uart_reader/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.305    uart_reader/FSM_onehot_state[0]_i_1_n_0
    SLICE_X38Y11         FDRE                                         r  uart_reader/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.513     4.861    uart_reader/clk
    SLICE_X38Y11         FDRE                                         r  uart_reader/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.298ns  (logic 2.056ns (28.177%)  route 5.242ns (71.823%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.823     5.275    uart_reader/uart_rx_IBUF
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.153     5.428 r  uart_reader/etu_cnt[14]_i_4/O
                         net (fo=2, routed)           0.585     6.013    uart_reader/etu_cnt[14]_i_4_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.327     6.340 r  uart_reader/FSM_onehot_state[2]_i_4/O
                         net (fo=3, routed)           0.834     7.174    uart_reader/FSM_onehot_state[2]_i_4_n_0
    SLICE_X38Y11         LUT6 (Prop_lut6_I2_O)        0.124     7.298 r  uart_reader/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.298    uart_reader/FSM_onehot_state[1]_i_1_n_0
    SLICE_X38Y11         FDRE                                         r  uart_reader/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.513     4.861    uart_reader/clk
    SLICE_X38Y11         FDRE                                         r  uart_reader/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.296ns  (logic 1.932ns (26.485%)  route 5.364ns (73.515%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.823     5.275    uart_reader/uart_rx_IBUF
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.153     5.428 f  uart_reader/etu_cnt[14]_i_4/O
                         net (fo=2, routed)           0.690     6.118    uart_reader/etu_cnt[14]_i_4_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I1_O)        0.327     6.445 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.851     7.296    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  uart_reader/etu_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.509     4.857    uart_reader/clk
    SLICE_X36Y13         FDRE                                         r  uart_reader/etu_cnt_reg[13]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.296ns  (logic 1.932ns (26.485%)  route 5.364ns (73.515%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.823     5.275    uart_reader/uart_rx_IBUF
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.153     5.428 f  uart_reader/etu_cnt[14]_i_4/O
                         net (fo=2, routed)           0.690     6.118    uart_reader/etu_cnt[14]_i_4_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I1_O)        0.327     6.445 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.851     7.296    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  uart_reader/etu_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.509     4.857    uart_reader/clk
    SLICE_X36Y13         FDRE                                         r  uart_reader/etu_cnt_reg[14]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.156ns  (logic 1.932ns (27.002%)  route 5.224ns (72.998%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.823     5.275    uart_reader/uart_rx_IBUF
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.153     5.428 f  uart_reader/etu_cnt[14]_i_4/O
                         net (fo=2, routed)           0.690     6.118    uart_reader/etu_cnt[14]_i_4_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I1_O)        0.327     6.445 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.711     7.156    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X36Y12         FDRE                                         r  uart_reader/etu_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.510     4.858    uart_reader/clk
    SLICE_X36Y12         FDRE                                         r  uart_reader/etu_cnt_reg[10]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.156ns  (logic 1.932ns (27.002%)  route 5.224ns (72.998%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.823     5.275    uart_reader/uart_rx_IBUF
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.153     5.428 f  uart_reader/etu_cnt[14]_i_4/O
                         net (fo=2, routed)           0.690     6.118    uart_reader/etu_cnt[14]_i_4_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I1_O)        0.327     6.445 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.711     7.156    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X36Y12         FDRE                                         r  uart_reader/etu_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.510     4.858    uart_reader/clk
    SLICE_X36Y12         FDRE                                         r  uart_reader/etu_cnt_reg[11]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.156ns  (logic 1.932ns (27.002%)  route 5.224ns (72.998%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.823     5.275    uart_reader/uart_rx_IBUF
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.153     5.428 f  uart_reader/etu_cnt[14]_i_4/O
                         net (fo=2, routed)           0.690     6.118    uart_reader/etu_cnt[14]_i_4_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I1_O)        0.327     6.445 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.711     7.156    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X36Y12         FDRE                                         r  uart_reader/etu_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.510     4.858    uart_reader/clk
    SLICE_X36Y12         FDRE                                         r  uart_reader/etu_cnt_reg[12]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.156ns  (logic 1.932ns (27.002%)  route 5.224ns (72.998%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.823     5.275    uart_reader/uart_rx_IBUF
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.153     5.428 f  uart_reader/etu_cnt[14]_i_4/O
                         net (fo=2, routed)           0.690     6.118    uart_reader/etu_cnt[14]_i_4_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I1_O)        0.327     6.445 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.711     7.156    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X36Y12         FDRE                                         r  uart_reader/etu_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.510     4.858    uart_reader/clk
    SLICE_X36Y12         FDRE                                         r  uart_reader/etu_cnt_reg[9]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.010ns  (logic 1.932ns (27.565%)  route 5.078ns (72.435%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.823     5.275    uart_reader/uart_rx_IBUF
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.153     5.428 f  uart_reader/etu_cnt[14]_i_4/O
                         net (fo=2, routed)           0.690     6.118    uart_reader/etu_cnt[14]_i_4_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I1_O)        0.327     6.445 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.565     7.010    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X36Y11         FDRE                                         r  uart_reader/etu_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.511     4.859    uart_reader/clk
    SLICE_X36Y11         FDRE                                         r  uart_reader/etu_cnt_reg[5]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.010ns  (logic 1.932ns (27.565%)  route 5.078ns (72.435%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.823     5.275    uart_reader/uart_rx_IBUF
    SLICE_X38Y10         LUT2 (Prop_lut2_I1_O)        0.153     5.428 f  uart_reader/etu_cnt[14]_i_4/O
                         net (fo=2, routed)           0.690     6.118    uart_reader/etu_cnt[14]_i_4_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I1_O)        0.327     6.445 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.565     7.010    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X36Y11         FDRE                                         r  uart_reader/etu_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.511     4.859    uart_reader/clk
    SLICE_X36Y11         FDRE                                         r  uart_reader/etu_cnt_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            uart_reader/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.064ns  (logic 0.277ns (25.985%)  route 0.788ns (74.015%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=41, routed)          0.788     1.019    uart_reader/btn_IBUF[0]
    SLICE_X38Y11         LUT6 (Prop_lut6_I5_O)        0.045     1.064 r  uart_reader/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.064    uart_reader/FSM_onehot_state[0]_i_1_n_0
    SLICE_X38Y11         FDRE                                         r  uart_reader/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     1.996    uart_reader/clk
    SLICE_X38Y11         FDRE                                         r  uart_reader/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            uart_reader/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.126ns  (logic 0.322ns (28.560%)  route 0.804ns (71.440%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  btn_IBUF[0]_inst/O
                         net (fo=41, routed)          0.733     0.964    uart_reader/btn_IBUF[0]
    SLICE_X39Y9          LUT2 (Prop_lut2_I1_O)        0.045     1.009 r  uart_reader/bit_cnt[2]_i_4/O
                         net (fo=3, routed)           0.072     1.081    uart_reader/bit_cnt[2]_i_4_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.045     1.126 r  uart_reader/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.126    uart_reader/data_out[7]_i_1_n_0
    SLICE_X39Y9          FDRE                                         r  uart_reader/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.863     1.997    uart_reader/clk
    SLICE_X39Y9          FDRE                                         r  uart_reader/data_out_reg[7]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            uart_reader/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.277ns (24.201%)  route 0.866ns (75.799%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  btn_IBUF[0]_inst/O
                         net (fo=41, routed)          0.866     1.098    uart_reader/btn_IBUF[0]
    SLICE_X38Y11         LUT6 (Prop_lut6_I5_O)        0.045     1.143 r  uart_reader/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.143    uart_reader/FSM_onehot_state[1]_i_1_n_0
    SLICE_X38Y11         FDRE                                         r  uart_reader/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     1.996    uart_reader/clk
    SLICE_X38Y11         FDRE                                         r  uart_reader/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            uart_reader/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.160ns  (logic 0.277ns (23.847%)  route 0.883ns (76.153%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  btn_IBUF[0]_inst/O
                         net (fo=41, routed)          0.883     1.115    uart_reader/btn_IBUF[0]
    SLICE_X38Y11         LUT6 (Prop_lut6_I5_O)        0.045     1.160 r  uart_reader/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.160    uart_reader/FSM_onehot_state[2]_i_1_n_0
    SLICE_X38Y11         FDRE                                         r  uart_reader/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     1.996    uart_reader/clk
    SLICE_X38Y11         FDRE                                         r  uart_reader/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            uart_reader/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.212ns  (logic 0.322ns (26.534%)  route 0.890ns (73.466%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  btn_IBUF[0]_inst/O
                         net (fo=41, routed)          0.733     0.964    uart_reader/btn_IBUF[0]
    SLICE_X39Y9          LUT2 (Prop_lut2_I1_O)        0.045     1.009 r  uart_reader/bit_cnt[2]_i_4/O
                         net (fo=3, routed)           0.158     1.167    uart_reader/bit_cnt[2]_i_4_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I4_O)        0.045     1.212 r  uart_reader/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.212    uart_reader/bit_cnt[1]_i_1_n_0
    SLICE_X39Y9          FDRE                                         r  uart_reader/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.863     1.997    uart_reader/clk
    SLICE_X39Y9          FDRE                                         r  uart_reader/bit_cnt_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            uart_writer/rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.253ns  (logic 0.277ns (22.072%)  route 0.977ns (77.928%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=41, routed)          0.977     1.208    uart_writer/btn_IBUF[0]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.045     1.253 r  uart_writer/rdy_i_1/O
                         net (fo=1, routed)           0.000     1.253    uart_writer/rdy_i_1_n_0
    SLICE_X33Y10         FDRE                                         r  uart_writer/rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.833     1.967    uart_writer/clk
    SLICE_X33Y10         FDRE                                         r  uart_writer/rdy_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            uart_writer/dout_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.257ns  (logic 0.232ns (18.423%)  route 1.025ns (81.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=41, routed)          1.025     1.257    uart_writer/btn_IBUF[0]
    SLICE_X32Y10         FDSE                                         r  uart_writer/dout_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.833     1.967    uart_writer/clk
    SLICE_X32Y10         FDSE                                         r  uart_writer/dout_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            uart_reader/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.322ns (25.381%)  route 0.945ns (74.619%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  btn_IBUF[0]_inst/O
                         net (fo=41, routed)          0.733     0.964    uart_reader/btn_IBUF[0]
    SLICE_X39Y9          LUT2 (Prop_lut2_I1_O)        0.045     1.009 r  uart_reader/bit_cnt[2]_i_4/O
                         net (fo=3, routed)           0.213     1.222    uart_reader/bit_cnt[2]_i_4_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I4_O)        0.045     1.267 r  uart_reader/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.267    uart_reader/bit_cnt[2]_i_1_n_0
    SLICE_X39Y10         FDRE                                         r  uart_reader/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.862     1.996    uart_reader/clk
    SLICE_X39Y10         FDRE                                         r  uart_reader/bit_cnt_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            sel_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.232ns (17.742%)  route 1.074ns (82.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=41, routed)          1.074     1.305    btn_IBUF[0]
    SLICE_X30Y3          FDRE                                         r  sel_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.835     1.969    clk_IBUF_BUFG
    SLICE_X30Y3          FDRE                                         r  sel_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            sel_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.232ns (17.742%)  route 1.074ns (82.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=41, routed)          1.074     1.305    btn_IBUF[0]
    SLICE_X30Y3          FDRE                                         r  sel_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.835     1.969    clk_IBUF_BUFG
    SLICE_X30Y3          FDRE                                         r  sel_reg[1]/C





