* Z:\mnt\design.r\spice\examples\3744.asc
XU1 IN N008 N001 N005 N001 N001 N015 N011 N010 0 NC_01 0 N024 N025 VEE N016 N023 N029 N028 N027 0 N007 N019 N026 N018 VEE N017 MP_02 N004 N006 N003 N009 MP_03 N002 MP_04 IN LT3744
V1 IN 0 10
C1 N001 0 1µ
C2 N002 VEE 4.7µ
V2 N010 0 PULSE(0 2 35u 10n 10n 30u 1m)
R1 N001 N005 1Meg
R2 N005 N008 500K
R3 N008 0 500K
V3 N011 0 PULSE(0 2 15u 10n 10n 70u 1m)
V4 N015 0 PULSE(0 2 0 10n 10n .1m 1m)
R4 N024 VEE 82.5K
C3 N025 VEE 10n
D1 VEE 0 1N5817
C6 N029 VEE 4.7n Rser=51K
D2 N002 N003 CMDSH2-3
M1 IN N004 N006 N006 Si4408DY
M2 N006 N009 VEE VEE Si4408DY
L1 N006 N007 .47µ
R5 N007 0 1m
C7 0 VEE 10µ Rser=5m
D3 0 N016 PT-121-B
R6 N016 VEE 3m
R7 0 N023 51K
R8 N023 VEE 10K
M3 N020 N017 VEE VEE Si4408DY
M4 N020 N017 N012 N012 Si4408DY
C8 0 N012 330µ Rser=20m
M5 N021 N018 VEE VEE Si4408DY
M6 N021 N018 N013 N013 Si4408DY
C9 0 N013 330µ Rser=20m
M7 N022 N019 VEE VEE Si4408DY
M8 N022 N019 N014 N014 Si4408DY
C10 0 N014 330µ Rser=20m
D4 N026 N012 MBR0520L
D5 N026 N013 MBR0520L
D6 N026 N014 MBR0520L
D7 N026 VEE MBR0520L
C11 N003 N006 .1µ
C4 N028 VEE 4.7n Rser=51K
C5 N027 VEE 4.7n Rser=51K
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 10m startup
.lib LT3744.sub
.backanno
.end
