Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon May 24 11:42:54 2021
| Host         : DESKTOP-437TBDQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file adder5_timing_summary_routed.rpt -pb adder5_timing_summary_routed.pb -rpx adder5_timing_summary_routed.rpx -warn_on_violation
| Design       : adder5
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.843        0.000                      0                  234        0.121        0.000                      0                  234        4.500        0.000                       0                   152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.843        0.000                      0                  234        0.121        0.000                      0                  234        4.500        0.000                       0                   152  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.843ns  (required time - arrival time)
  Source:                 A_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_1_payload_B_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 2.192ns (57.274%)  route 1.635ns (42.726%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.973     0.973    ap_clk
    SLICE_X27Y74         FDRE                                         r  A_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  A_0_sel_rd_reg/Q
                         net (fo=34, routed)          0.652     2.081    A_0_sel
    SLICE_X29Y72         LUT3 (Prop_lut3_I2_O)        0.124     2.205 r  B_1_payload_A[4]_i_2/O
                         net (fo=1, routed)           0.477     2.682    A_0_data_out[0]
    SLICE_X28Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.262 r  B_1_payload_A_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.262    B_1_payload_A_reg[4]_i_1_n_2
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.376 r  B_1_payload_A_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.376    B_1_payload_A_reg[8]_i_1_n_2
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.490 r  B_1_payload_A_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.490    B_1_payload_A_reg[12]_i_1_n_2
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.604 r  B_1_payload_A_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.613    B_1_payload_A_reg[16]_i_1_n_2
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.727 r  B_1_payload_A_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.727    B_1_payload_A_reg[20]_i_1_n_2
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.841 r  B_1_payload_A_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.841    B_1_payload_A_reg[24]_i_1_n_2
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.955 r  B_1_payload_A_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.955    B_1_payload_A_reg[28]_i_1_n_2
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.303 r  B_1_payload_A_reg[31]_i_2/O[1]
                         net (fo=2, routed)           0.498     4.800    tmp_1_fu_74_p2[30]
    SLICE_X27Y78         FDRE                                         r  B_1_payload_B_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.924    10.924    ap_clk
    SLICE_X27Y78         FDRE                                         r  B_1_payload_B_reg[30]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y78         FDRE (Setup_fdre_C_D)       -0.246    10.643    B_1_payload_B_reg[30]
  -------------------------------------------------------------------
                         required time                         10.643    
                         arrival time                          -4.800    
  -------------------------------------------------------------------
                         slack                                  5.843    

Slack (MET) :             5.873ns  (required time - arrival time)
  Source:                 A_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_1_payload_B_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 2.059ns (53.722%)  route 1.774ns (46.278%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.973     0.973    ap_clk
    SLICE_X27Y74         FDRE                                         r  A_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  A_0_sel_rd_reg/Q
                         net (fo=34, routed)          0.652     2.081    A_0_sel
    SLICE_X29Y72         LUT3 (Prop_lut3_I2_O)        0.124     2.205 r  B_1_payload_A[4]_i_2/O
                         net (fo=1, routed)           0.477     2.682    A_0_data_out[0]
    SLICE_X28Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.262 r  B_1_payload_A_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.262    B_1_payload_A_reg[4]_i_1_n_2
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.376 r  B_1_payload_A_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.376    B_1_payload_A_reg[8]_i_1_n_2
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.490 r  B_1_payload_A_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.490    B_1_payload_A_reg[12]_i_1_n_2
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.604 r  B_1_payload_A_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.613    B_1_payload_A_reg[16]_i_1_n_2
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.727 r  B_1_payload_A_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.727    B_1_payload_A_reg[20]_i_1_n_2
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.841 r  B_1_payload_A_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.841    B_1_payload_A_reg[24]_i_1_n_2
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.170 r  B_1_payload_A_reg[28]_i_1/O[3]
                         net (fo=2, routed)           0.636     4.806    tmp_1_fu_74_p2[28]
    SLICE_X26Y77         FDRE                                         r  B_1_payload_B_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.924    10.924    ap_clk
    SLICE_X26Y77         FDRE                                         r  B_1_payload_B_reg[28]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X26Y77         FDRE (Setup_fdre_C_D)       -0.210    10.679    B_1_payload_B_reg[28]
  -------------------------------------------------------------------
                         required time                         10.679    
                         arrival time                          -4.806    
  -------------------------------------------------------------------
                         slack                                  5.873    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 A_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_1_payload_B_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 2.100ns (56.481%)  route 1.618ns (43.519%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.973     0.973    ap_clk
    SLICE_X27Y74         FDRE                                         r  A_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  A_0_sel_rd_reg/Q
                         net (fo=34, routed)          0.652     2.081    A_0_sel
    SLICE_X29Y72         LUT3 (Prop_lut3_I2_O)        0.124     2.205 r  B_1_payload_A[4]_i_2/O
                         net (fo=1, routed)           0.477     2.682    A_0_data_out[0]
    SLICE_X28Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.262 r  B_1_payload_A_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.262    B_1_payload_A_reg[4]_i_1_n_2
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.376 r  B_1_payload_A_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.376    B_1_payload_A_reg[8]_i_1_n_2
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.490 r  B_1_payload_A_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.490    B_1_payload_A_reg[12]_i_1_n_2
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.604 r  B_1_payload_A_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.613    B_1_payload_A_reg[16]_i_1_n_2
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.727 r  B_1_payload_A_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.727    B_1_payload_A_reg[20]_i_1_n_2
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.841 r  B_1_payload_A_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.841    B_1_payload_A_reg[24]_i_1_n_2
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.955 r  B_1_payload_A_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.955    B_1_payload_A_reg[28]_i_1_n_2
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.211 r  B_1_payload_A_reg[31]_i_2/O[2]
                         net (fo=2, routed)           0.481     4.691    tmp_1_fu_74_p2[31]
    SLICE_X27Y78         FDRE                                         r  B_1_payload_B_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.924    10.924    ap_clk
    SLICE_X27Y78         FDRE                                         r  B_1_payload_B_reg[31]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y78         FDRE (Setup_fdre_C_D)       -0.259    10.630    B_1_payload_B_reg[31]
  -------------------------------------------------------------------
                         required time                         10.630    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 A_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_1_payload_B_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 2.079ns (55.839%)  route 1.644ns (44.161%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.973     0.973    ap_clk
    SLICE_X27Y74         FDRE                                         r  A_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  A_0_sel_rd_reg/Q
                         net (fo=34, routed)          0.652     2.081    A_0_sel
    SLICE_X29Y72         LUT3 (Prop_lut3_I2_O)        0.124     2.205 r  B_1_payload_A[4]_i_2/O
                         net (fo=1, routed)           0.477     2.682    A_0_data_out[0]
    SLICE_X28Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.262 r  B_1_payload_A_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.262    B_1_payload_A_reg[4]_i_1_n_2
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.376 r  B_1_payload_A_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.376    B_1_payload_A_reg[8]_i_1_n_2
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.490 r  B_1_payload_A_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.490    B_1_payload_A_reg[12]_i_1_n_2
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.604 r  B_1_payload_A_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.613    B_1_payload_A_reg[16]_i_1_n_2
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.727 r  B_1_payload_A_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.727    B_1_payload_A_reg[20]_i_1_n_2
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.841 r  B_1_payload_A_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.841    B_1_payload_A_reg[24]_i_1_n_2
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.955 r  B_1_payload_A_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.955    B_1_payload_A_reg[28]_i_1_n_2
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.190 r  B_1_payload_A_reg[31]_i_2/O[0]
                         net (fo=2, routed)           0.507     4.696    tmp_1_fu_74_p2[29]
    SLICE_X27Y77         FDRE                                         r  B_1_payload_B_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.924    10.924    ap_clk
    SLICE_X27Y77         FDRE                                         r  B_1_payload_B_reg[29]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y77         FDRE (Setup_fdre_C_D)       -0.222    10.667    B_1_payload_B_reg[29]
  -------------------------------------------------------------------
                         required time                         10.667    
                         arrival time                          -4.696    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 A_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_1_payload_B_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 1.964ns (53.733%)  route 1.691ns (46.267%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.973     0.973    ap_clk
    SLICE_X27Y74         FDRE                                         r  A_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  A_0_sel_rd_reg/Q
                         net (fo=34, routed)          0.652     2.081    A_0_sel
    SLICE_X29Y72         LUT3 (Prop_lut3_I2_O)        0.124     2.205 r  B_1_payload_A[4]_i_2/O
                         net (fo=1, routed)           0.477     2.682    A_0_data_out[0]
    SLICE_X28Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.262 r  B_1_payload_A_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.262    B_1_payload_A_reg[4]_i_1_n_2
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.376 r  B_1_payload_A_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.376    B_1_payload_A_reg[8]_i_1_n_2
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.490 r  B_1_payload_A_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.490    B_1_payload_A_reg[12]_i_1_n_2
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.604 r  B_1_payload_A_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.613    B_1_payload_A_reg[16]_i_1_n_2
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.727 r  B_1_payload_A_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.727    B_1_payload_A_reg[20]_i_1_n_2
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.075 r  B_1_payload_A_reg[24]_i_1/O[1]
                         net (fo=2, routed)           0.554     4.628    tmp_1_fu_74_p2[22]
    SLICE_X26Y77         FDRE                                         r  B_1_payload_B_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.924    10.924    ap_clk
    SLICE_X26Y77         FDRE                                         r  B_1_payload_B_reg[22]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X26Y77         FDRE (Setup_fdre_C_D)       -0.224    10.665    B_1_payload_B_reg[22]
  -------------------------------------------------------------------
                         required time                         10.665    
                         arrival time                          -4.628    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.042ns  (required time - arrival time)
  Source:                 A_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_1_payload_B_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 1.850ns (51.192%)  route 1.764ns (48.808%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.973     0.973    ap_clk
    SLICE_X27Y74         FDRE                                         r  A_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  A_0_sel_rd_reg/Q
                         net (fo=34, routed)          0.652     2.081    A_0_sel
    SLICE_X29Y72         LUT3 (Prop_lut3_I2_O)        0.124     2.205 r  B_1_payload_A[4]_i_2/O
                         net (fo=1, routed)           0.477     2.682    A_0_data_out[0]
    SLICE_X28Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.262 r  B_1_payload_A_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.262    B_1_payload_A_reg[4]_i_1_n_2
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.376 r  B_1_payload_A_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.376    B_1_payload_A_reg[8]_i_1_n_2
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.490 r  B_1_payload_A_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.490    B_1_payload_A_reg[12]_i_1_n_2
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.604 r  B_1_payload_A_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.613    B_1_payload_A_reg[16]_i_1_n_2
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.961 r  B_1_payload_A_reg[20]_i_1/O[1]
                         net (fo=2, routed)           0.626     4.587    tmp_1_fu_74_p2[18]
    SLICE_X27Y75         FDRE                                         r  B_1_payload_B_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.924    10.924    ap_clk
    SLICE_X27Y75         FDRE                                         r  B_1_payload_B_reg[18]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y75         FDRE (Setup_fdre_C_D)       -0.260    10.629    B_1_payload_B_reg[18]
  -------------------------------------------------------------------
                         required time                         10.629    
                         arrival time                          -4.587    
  -------------------------------------------------------------------
                         slack                                  6.042    

Slack (MET) :             6.113ns  (required time - arrival time)
  Source:                 A_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_1_payload_B_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 2.078ns (58.317%)  route 1.485ns (41.683%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.973     0.973    ap_clk
    SLICE_X27Y74         FDRE                                         r  A_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  A_0_sel_rd_reg/Q
                         net (fo=34, routed)          0.652     2.081    A_0_sel
    SLICE_X29Y72         LUT3 (Prop_lut3_I2_O)        0.124     2.205 r  B_1_payload_A[4]_i_2/O
                         net (fo=1, routed)           0.477     2.682    A_0_data_out[0]
    SLICE_X28Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.262 r  B_1_payload_A_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.262    B_1_payload_A_reg[4]_i_1_n_2
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.376 r  B_1_payload_A_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.376    B_1_payload_A_reg[8]_i_1_n_2
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.490 r  B_1_payload_A_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.490    B_1_payload_A_reg[12]_i_1_n_2
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.604 r  B_1_payload_A_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.613    B_1_payload_A_reg[16]_i_1_n_2
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.727 r  B_1_payload_A_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.727    B_1_payload_A_reg[20]_i_1_n_2
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.841 r  B_1_payload_A_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.841    B_1_payload_A_reg[24]_i_1_n_2
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.189 r  B_1_payload_A_reg[28]_i_1/O[1]
                         net (fo=2, routed)           0.348     4.536    tmp_1_fu_74_p2[26]
    SLICE_X27Y77         FDRE                                         r  B_1_payload_B_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.924    10.924    ap_clk
    SLICE_X27Y77         FDRE                                         r  B_1_payload_B_reg[26]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y77         FDRE (Setup_fdre_C_D)       -0.240    10.649    B_1_payload_B_reg[26]
  -------------------------------------------------------------------
                         required time                         10.649    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                  6.113    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 A_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_1_payload_B_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 1.758ns (49.622%)  route 1.785ns (50.378%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.973     0.973    ap_clk
    SLICE_X27Y74         FDRE                                         r  A_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  A_0_sel_rd_reg/Q
                         net (fo=34, routed)          0.652     2.081    A_0_sel
    SLICE_X29Y72         LUT3 (Prop_lut3_I2_O)        0.124     2.205 r  B_1_payload_A[4]_i_2/O
                         net (fo=1, routed)           0.477     2.682    A_0_data_out[0]
    SLICE_X28Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.262 r  B_1_payload_A_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.262    B_1_payload_A_reg[4]_i_1_n_2
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.376 r  B_1_payload_A_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.376    B_1_payload_A_reg[8]_i_1_n_2
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.490 r  B_1_payload_A_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.490    B_1_payload_A_reg[12]_i_1_n_2
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.604 r  B_1_payload_A_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.613    B_1_payload_A_reg[16]_i_1_n_2
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.869 r  B_1_payload_A_reg[20]_i_1/O[2]
                         net (fo=2, routed)           0.647     4.516    tmp_1_fu_74_p2[19]
    SLICE_X27Y75         FDRE                                         r  B_1_payload_B_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.924    10.924    ap_clk
    SLICE_X27Y75         FDRE                                         r  B_1_payload_B_reg[19]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y75         FDRE (Setup_fdre_C_D)       -0.239    10.650    B_1_payload_B_reg[19]
  -------------------------------------------------------------------
                         required time                         10.650    
                         arrival time                          -4.516    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 A_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_1_payload_B_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 1.945ns (55.370%)  route 1.568ns (44.630%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.973     0.973    ap_clk
    SLICE_X27Y74         FDRE                                         r  A_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  A_0_sel_rd_reg/Q
                         net (fo=34, routed)          0.652     2.081    A_0_sel
    SLICE_X29Y72         LUT3 (Prop_lut3_I2_O)        0.124     2.205 r  B_1_payload_A[4]_i_2/O
                         net (fo=1, routed)           0.477     2.682    A_0_data_out[0]
    SLICE_X28Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.262 r  B_1_payload_A_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.262    B_1_payload_A_reg[4]_i_1_n_2
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.376 r  B_1_payload_A_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.376    B_1_payload_A_reg[8]_i_1_n_2
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.490 r  B_1_payload_A_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.490    B_1_payload_A_reg[12]_i_1_n_2
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.604 r  B_1_payload_A_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.613    B_1_payload_A_reg[16]_i_1_n_2
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.727 r  B_1_payload_A_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.727    B_1_payload_A_reg[20]_i_1_n_2
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.056 r  B_1_payload_A_reg[24]_i_1/O[3]
                         net (fo=2, routed)           0.430     4.486    tmp_1_fu_74_p2[24]
    SLICE_X27Y77         FDRE                                         r  B_1_payload_B_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.924    10.924    ap_clk
    SLICE_X27Y77         FDRE                                         r  B_1_payload_B_reg[24]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y77         FDRE (Setup_fdre_C_D)       -0.253    10.636    B_1_payload_B_reg[24]
  -------------------------------------------------------------------
                         required time                         10.636    
                         arrival time                          -4.486    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 A_0_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_1_payload_B_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 1.986ns (57.070%)  route 1.494ns (42.930%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.973     0.973    ap_clk
    SLICE_X27Y74         FDRE                                         r  A_0_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  A_0_sel_rd_reg/Q
                         net (fo=34, routed)          0.652     2.081    A_0_sel
    SLICE_X29Y72         LUT3 (Prop_lut3_I2_O)        0.124     2.205 r  B_1_payload_A[4]_i_2/O
                         net (fo=1, routed)           0.477     2.682    A_0_data_out[0]
    SLICE_X28Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.262 r  B_1_payload_A_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.262    B_1_payload_A_reg[4]_i_1_n_2
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.376 r  B_1_payload_A_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.376    B_1_payload_A_reg[8]_i_1_n_2
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.490 r  B_1_payload_A_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.490    B_1_payload_A_reg[12]_i_1_n_2
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.604 r  B_1_payload_A_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     3.613    B_1_payload_A_reg[16]_i_1_n_2
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.727 r  B_1_payload_A_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.727    B_1_payload_A_reg[20]_i_1_n_2
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.841 r  B_1_payload_A_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.841    B_1_payload_A_reg[24]_i_1_n_2
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.097 r  B_1_payload_A_reg[28]_i_1/O[2]
                         net (fo=2, routed)           0.356     4.453    tmp_1_fu_74_p2[27]
    SLICE_X27Y77         FDRE                                         r  B_1_payload_B_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.924    10.924    ap_clk
    SLICE_X27Y77         FDRE                                         r  B_1_payload_B_reg[27]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y77         FDRE (Setup_fdre_C_D)       -0.236    10.653    B_1_payload_B_reg[27]
  -------------------------------------------------------------------
                         required time                         10.653    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                  6.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_reg_51_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_1_reg_84_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.613%)  route 0.077ns (29.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.410     0.410    ap_clk
    SLICE_X31Y75         FDRE                                         r  i_reg_51_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i_reg_51_reg[2]/Q
                         net (fo=5, routed)           0.077     0.629    i_reg_51_reg_n_2_[2]
    SLICE_X30Y75         LUT6 (Prop_lut6_I3_O)        0.045     0.674 r  i_1_reg_84[5]_i_2/O
                         net (fo=1, routed)           0.000     0.674    i_1_fu_68_p2[5]
    SLICE_X30Y75         FDRE                                         r  i_1_reg_84_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.432     0.432    ap_clk
    SLICE_X30Y75         FDRE                                         r  i_1_reg_84_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y75         FDRE (Hold_fdre_C_D)         0.121     0.553    i_1_reg_84_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 i_reg_51_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_1_reg_84_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.410     0.410    ap_clk
    SLICE_X31Y75         FDRE                                         r  i_reg_51_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i_reg_51_reg[0]/Q
                         net (fo=7, routed)           0.121     0.673    i_reg_51_reg_n_2_[0]
    SLICE_X30Y75         LUT5 (Prop_lut5_I1_O)        0.048     0.721 r  i_1_reg_84[4]_i_1/O
                         net (fo=1, routed)           0.000     0.721    i_1_fu_68_p2[4]
    SLICE_X30Y75         FDRE                                         r  i_1_reg_84_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.432     0.432    ap_clk
    SLICE_X30Y75         FDRE                                         r  i_1_reg_84_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y75         FDRE (Hold_fdre_C_D)         0.131     0.563    i_1_reg_84_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.721    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 i_reg_51_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_1_reg_84_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.410     0.410    ap_clk
    SLICE_X31Y75         FDRE                                         r  i_reg_51_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i_reg_51_reg[0]/Q
                         net (fo=7, routed)           0.121     0.673    i_reg_51_reg_n_2_[0]
    SLICE_X30Y75         LUT4 (Prop_lut4_I1_O)        0.045     0.718 r  i_1_reg_84[3]_i_1/O
                         net (fo=1, routed)           0.000     0.718    i_1_fu_68_p2[3]
    SLICE_X30Y75         FDRE                                         r  i_1_reg_84_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.432     0.432    ap_clk
    SLICE_X30Y75         FDRE                                         r  i_1_reg_84_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y75         FDRE (Hold_fdre_C_D)         0.120     0.552    i_1_reg_84_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 A_0_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.410     0.410    ap_clk
    SLICE_X31Y76         FDRE                                         r  A_0_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  A_0_state_reg[0]/Q
                         net (fo=10, routed)          0.134     0.685    A_0_state_reg_n_2_[0]
    SLICE_X30Y76         LUT5 (Prop_lut5_I4_O)        0.045     0.730 r  ap_CS_fsm[2]_i_1/O
                         net (fo=1, routed)           0.000     0.730    ap_NS_fsm[2]
    SLICE_X30Y76         FDRE                                         r  ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.432     0.432    ap_clk
    SLICE_X30Y76         FDRE                                         r  ap_CS_fsm_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y76         FDRE (Hold_fdre_C_D)         0.120     0.552    ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.730    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 i_1_reg_84_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg_51_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.410     0.410    ap_clk
    SLICE_X30Y75         FDRE                                         r  i_1_reg_84_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  i_1_reg_84_reg[5]/Q
                         net (fo=1, routed)           0.116     0.690    i_1_reg_84[5]
    SLICE_X31Y75         FDRE                                         r  i_reg_51_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.432     0.432    ap_clk
    SLICE_X31Y75         FDRE                                         r  i_reg_51_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.071     0.503    i_reg_51_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_1_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.307%)  route 0.106ns (33.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.410     0.410    ap_clk
    SLICE_X30Y76         FDRE                                         r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  ap_CS_fsm_reg[2]/Q
                         net (fo=8, routed)           0.106     0.680    ap_CS_fsm_state3
    SLICE_X31Y76         LUT6 (Prop_lut6_I5_O)        0.045     0.725 r  B_1_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.725    B_1_state[0]_i_1_n_2
    SLICE_X31Y76         FDRE                                         r  B_1_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.432     0.432    ap_clk
    SLICE_X31Y76         FDRE                                         r  B_1_state_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y76         FDRE (Hold_fdre_C_D)         0.092     0.524    B_1_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.725    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.287%)  route 0.144ns (43.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.410     0.410    ap_clk
    SLICE_X29Y75         FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDSE (Prop_fdse_C_Q)         0.141     0.551 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.144     0.696    ap_CS_fsm_reg_n_2_[0]
    SLICE_X29Y75         LUT5 (Prop_lut5_I1_O)        0.045     0.741 r  ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     0.741    ap_NS_fsm[0]
    SLICE_X29Y75         FDSE                                         r  ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.432     0.432    ap_clk
    SLICE_X29Y75         FDSE                                         r  ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y75         FDSE (Hold_fdse_C_D)         0.092     0.524    ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 i_1_reg_84_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg_51_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.233%)  route 0.143ns (52.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.410     0.410    ap_clk
    SLICE_X31Y74         FDRE                                         r  i_1_reg_84_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  i_1_reg_84_reg[2]/Q
                         net (fo=1, routed)           0.143     0.681    i_1_reg_84[2]
    SLICE_X31Y75         FDRE                                         r  i_reg_51_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.432     0.432    ap_clk
    SLICE_X31Y75         FDRE                                         r  i_reg_51_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.016     0.448    i_reg_51_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.448    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 i_1_reg_84_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg_51_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.410     0.410    ap_clk
    SLICE_X30Y75         FDRE                                         r  i_1_reg_84_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  i_1_reg_84_reg[3]/Q
                         net (fo=1, routed)           0.170     0.744    i_1_reg_84[3]
    SLICE_X31Y75         FDRE                                         r  i_reg_51_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.432     0.432    ap_clk
    SLICE_X31Y75         FDRE                                         r  i_reg_51_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.072     0.504    i_reg_51_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 A_0_sel_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_0_sel_wr_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.410     0.410    ap_clk
    SLICE_X26Y76         FDRE                                         r  A_0_sel_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y76         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  A_0_sel_wr_reg/Q
                         net (fo=3, routed)           0.175     0.749    A_0_sel_wr
    SLICE_X26Y76         LUT3 (Prop_lut3_I2_O)        0.045     0.794 r  A_0_sel_wr_i_1/O
                         net (fo=1, routed)           0.000     0.794    A_0_sel_wr_i_1_n_2
    SLICE_X26Y76         FDRE                                         r  A_0_sel_wr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=151, unset)          0.432     0.432    ap_clk
    SLICE_X26Y76         FDRE                                         r  A_0_sel_wr_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y76         FDRE (Hold_fdre_C_D)         0.120     0.552    A_0_sel_wr_reg
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y72  A_0_payload_A_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y73  A_0_payload_A_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y73  A_0_payload_A_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y73  A_0_payload_A_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X26Y74  A_0_payload_A_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X26Y74  A_0_payload_A_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X26Y74  A_0_payload_A_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X26Y74  A_0_payload_A_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X26Y75  A_0_payload_A_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X26Y75  A_0_payload_A_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y72  A_0_payload_A_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y73  A_0_payload_A_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y73  A_0_payload_A_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y73  A_0_payload_A_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X26Y74  A_0_payload_A_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X26Y74  A_0_payload_A_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X26Y74  A_0_payload_A_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X26Y74  A_0_payload_A_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X26Y75  A_0_payload_A_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X26Y75  A_0_payload_A_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y72  A_0_payload_A_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y72  A_0_payload_A_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y73  A_0_payload_A_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y73  A_0_payload_A_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y73  A_0_payload_A_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y73  A_0_payload_A_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y73  A_0_payload_A_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y73  A_0_payload_A_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X26Y74  A_0_payload_A_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X26Y74  A_0_payload_A_reg[13]/C



