inv I1 ( net3, en);
inv I0 ( net4, d);
tx_gate I52 ( net5, net4, en, net3);
bitcell I51 ( q, net5);

endmodule
