$date
	Tue Nov 04 22:56:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module hello_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # resetn $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # resetn $end
$var wire 4 $ q [3:0] $end
$var wire 4 % d [3:0] $end
$scope module D0 $end
$var wire 1 " clk $end
$var wire 1 & d $end
$var wire 1 # resetn $end
$var wire 1 ' startingvalue $end
$var reg 1 ( q $end
$upscope $end
$scope module D1 $end
$var wire 1 " clk $end
$var wire 1 ) d $end
$var wire 1 # resetn $end
$var wire 1 * startingvalue $end
$var reg 1 + q $end
$upscope $end
$scope module D2 $end
$var wire 1 " clk $end
$var wire 1 , d $end
$var wire 1 # resetn $end
$var wire 1 - startingvalue $end
$var reg 1 . q $end
$upscope $end
$scope module D3 $end
$var wire 1 " clk $end
$var wire 1 / d $end
$var wire 1 # resetn $end
$var wire 1 0 startingvalue $end
$var reg 1 1 q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
01
00
1/
0.
0-
0,
0+
0*
0)
0(
0'
0&
b1000 %
b0 $
0#
0"
b0 !
$end
#5
1"
#10
0"
1#
#15
1,
b1100 %
b1000 !
b1000 $
11
1"
#20
0"
#25
1)
b1110 %
b1100 !
b1100 $
1.
1"
#30
0"
#35
1&
b1111 %
b1110 !
b1110 $
1+
1"
#40
0"
#45
0/
b111 %
b1111 !
b1111 $
1(
1"
#50
0"
#55
0,
b11 %
b111 !
b111 $
01
1"
#60
0"
#65
0)
b1 %
b11 !
b11 $
0.
1"
#70
0"
#75
0&
b0 %
b1 !
b1 $
0+
1"
#80
0"
#85
1/
b1000 %
b0 !
b0 $
0(
1"
#90
0"
#95
1,
b1100 %
b1000 !
b1000 $
11
1"
#100
0"
#105
1)
b1110 %
b1100 !
b1100 $
1.
1"
#110
0"
#115
1&
b1111 %
b1110 !
b1110 $
1+
1"
#120
0"
#125
0/
b111 %
b1111 !
b1111 $
1(
1"
#130
0"
#135
0,
b11 %
b111 !
b111 $
01
1"
#140
0"
#145
0)
b1 %
b11 !
b11 $
0.
1"
#150
0"
#155
0&
b0 %
b1 !
b1 $
0+
1"
#160
0"
#165
1/
b1000 %
b0 !
b0 $
0(
1"
#170
0"
#175
1,
b1100 %
b1000 !
b1000 $
11
1"
#180
0"
#185
1)
b1110 %
b1100 !
b1100 $
1.
1"
#190
0"
#195
1&
b1111 %
b1110 !
b1110 $
1+
1"
#200
0"
#205
0/
b111 %
b1111 !
b1111 $
1(
1"
#210
0"
