
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.45

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.19 source latency registers[8][13]$_SDFFCE_PN0P_/CK ^
  -0.20 target latency read_data2[13]$_SDFFCE_PN0P_/CK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: write_data[11] (input port clocked by core_clock)
Endpoint: registers[29][11]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    1.75    0.00    0.00    0.20 v write_data[11] (in)
                                         write_data[11] (net)
                  0.00    0.00    0.20 v _07044_/A (BUF_X2)
     5   14.22    0.01    0.03    0.23 v _07044_/Z (BUF_X2)
                                         _01152_ (net)
                  0.01    0.00    0.23 v _12782_/A1 (NAND2_X1)
     1    1.83    0.01    0.02    0.25 ^ _12782_/ZN (NAND2_X1)
                                         _05834_ (net)
                  0.01    0.00    0.25 ^ _12785_/A (OAI21_X1)
     1    1.14    0.01    0.01    0.26 v _12785_/ZN (OAI21_X1)
                                         _01067_ (net)
                  0.01    0.00    0.26 v registers[29][11]$_SDFFCE_PN0P_/D (DFF_X1)
                                  0.26   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   15.36    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   71.98    0.05    0.08    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.05    0.00    0.09 ^ clkbuf_4_2_0_clk/A (CLKBUF_X3)
    11   28.25    0.02    0.07    0.15 ^ clkbuf_4_2_0_clk/Z (CLKBUF_X3)
                                         clknet_4_2_0_clk (net)
                  0.02    0.00    0.15 ^ clkbuf_leaf_149_clk/A (CLKBUF_X3)
     8   10.71    0.01    0.04    0.20 ^ clkbuf_leaf_149_clk/Z (CLKBUF_X3)
                                         clknet_leaf_149_clk (net)
                  0.01    0.00    0.20 ^ registers[29][11]$_SDFFCE_PN0P_/CK (DFF_X1)
                          0.00    0.20   clock reconvergence pessimism
                          0.00    0.20   library hold time
                                  0.20   data required time
-----------------------------------------------------------------------------
                                  0.20   data required time
                                 -0.26   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: read_data1[3]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data1[3] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   15.36    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   71.98    0.05    0.08    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.06    0.00    0.09 ^ clkbuf_4_13_0_clk/A (CLKBUF_X3)
    11   30.81    0.03    0.07    0.15 ^ clkbuf_4_13_0_clk/Z (CLKBUF_X3)
                                         clknet_4_13_0_clk (net)
                  0.03    0.00    0.15 ^ clkbuf_leaf_70_clk/A (CLKBUF_X3)
     7   11.25    0.01    0.04    0.20 ^ clkbuf_leaf_70_clk/Z (CLKBUF_X3)
                                         clknet_leaf_70_clk (net)
                  0.01    0.00    0.20 ^ read_data1[3]$_SDFFCE_PN0P_/CK (DFF_X2)
     2   13.00    0.02    0.13    0.33 ^ read_data1[3]$_SDFFCE_PN0P_/Q (DFF_X2)
                                         net30 (net)
                  0.02    0.00    0.33 ^ output30/A (BUF_X1)
     1    0.59    0.01    0.02    0.35 ^ output30/Z (BUF_X1)
                                         read_data1[3] (net)
                  0.01    0.00    0.35 ^ read_data1[3] (out)
                                  0.35   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: read_data1[3]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data1[3] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   15.36    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   71.98    0.05    0.08    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.06    0.00    0.09 ^ clkbuf_4_13_0_clk/A (CLKBUF_X3)
    11   30.81    0.03    0.07    0.15 ^ clkbuf_4_13_0_clk/Z (CLKBUF_X3)
                                         clknet_4_13_0_clk (net)
                  0.03    0.00    0.15 ^ clkbuf_leaf_70_clk/A (CLKBUF_X3)
     7   11.25    0.01    0.04    0.20 ^ clkbuf_leaf_70_clk/Z (CLKBUF_X3)
                                         clknet_leaf_70_clk (net)
                  0.01    0.00    0.20 ^ read_data1[3]$_SDFFCE_PN0P_/CK (DFF_X2)
     2   13.00    0.02    0.13    0.33 ^ read_data1[3]$_SDFFCE_PN0P_/Q (DFF_X2)
                                         net30 (net)
                  0.02    0.00    0.33 ^ output30/A (BUF_X1)
     1    0.59    0.01    0.02    0.35 ^ output30/Z (BUF_X1)
                                         read_data1[3] (net)
                  0.01    0.00    0.35 ^ read_data1[3] (out)
                                  0.35   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.13849827647209167

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6976

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
6.813430309295654

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.6507

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: registers[27][3]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data2[3]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.08    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.07    0.15 ^ clkbuf_4_7_0_clk/Z (CLKBUF_X3)
   0.04    0.19 ^ clkbuf_leaf_43_clk/Z (CLKBUF_X3)
   0.00    0.19 ^ registers[27][3]$_SDFFCE_PN0P_/CK (DFF_X1)
   0.09    0.28 v registers[27][3]$_SDFFCE_PN0P_/Q (DFF_X1)
   0.06    0.34 v _10444_/Z (MUX2_X1)
   0.06    0.40 v _10445_/Z (MUX2_X1)
   0.07    0.48 v _10446_/Z (MUX2_X1)
   0.06    0.53 ^ _10456_/ZN (OAI221_X1)
   0.03    0.56 v _10457_/ZN (OAI22_X1)
   0.00    0.56 v read_data2[3]$_SDFFCE_PN0P_/D (DFF_X2)
           0.56   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.08    1.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.07    1.15 ^ clkbuf_4_15_0_clk/Z (CLKBUF_X3)
   0.04    1.19 ^ clkbuf_leaf_71_clk/Z (CLKBUF_X3)
   0.00    1.19 ^ read_data2[3]$_SDFFCE_PN0P_/CK (DFF_X2)
   0.00    1.19   clock reconvergence pessimism
  -0.04    1.15   library setup time
           1.15   data required time
---------------------------------------------------------
           1.15   data required time
          -0.56   data arrival time
---------------------------------------------------------
           0.60   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: read_data1[2]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data1[2]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.08    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.07    0.15 ^ clkbuf_4_13_0_clk/Z (CLKBUF_X3)
   0.04    0.20 ^ clkbuf_leaf_67_clk/Z (CLKBUF_X3)
   0.00    0.20 ^ read_data1[2]$_SDFFCE_PN0P_/CK (DFF_X1)
   0.09    0.29 v read_data1[2]$_SDFFCE_PN0P_/Q (DFF_X1)
   0.01    0.30 ^ _09010_/ZN (INV_X1)
   0.01    0.31 v _09046_/ZN (OAI22_X1)
   0.00    0.31 v read_data1[2]$_SDFFCE_PN0P_/D (DFF_X1)
           0.31   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.08    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.07    0.15 ^ clkbuf_4_13_0_clk/Z (CLKBUF_X3)
   0.04    0.20 ^ clkbuf_leaf_67_clk/Z (CLKBUF_X3)
   0.00    0.20 ^ read_data1[2]$_SDFFCE_PN0P_/CK (DFF_X1)
   0.00    0.20   clock reconvergence pessimism
   0.00    0.20   library hold time
           0.20   data required time
---------------------------------------------------------
           0.20   data required time
          -0.31   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.1924

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.1957

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.3493

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.4507

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
129.029488

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.55e-03   8.20e-05   8.42e-05   7.71e-03  52.1%
Combinational          8.27e-04   1.28e-03   1.72e-04   2.28e-03  15.4%
Clock                  2.26e-03   2.54e-03   7.18e-06   4.81e-03  32.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.06e-02   3.91e-03   2.63e-04   1.48e-02 100.0%
                          71.8%      26.4%       1.8%
