\hypertarget{namespaceinsts_1_1simd128_1_1integer_1_1save__and__restore__state_1_1save__and__restore__control__and__status}{
\section{ネームスペース insts::simd128::integer::save\_\-and\_\-restore\_\-state::save\_\-and\_\-restore\_\-control\_\-and\_\-status}
\label{namespaceinsts_1_1simd128_1_1integer_1_1save__and__restore__state_1_1save__and__restore__control__and__status}\index{insts::simd128::integer::save\_\-and\_\-restore\_\-state::save\_\-and\_\-restore\_\-control\_\-and\_\-status@{insts::simd128::integer::save\_\-and\_\-restore\_\-state::save\_\-and\_\-restore\_\-control\_\-and\_\-status}}
}
\subsection*{変数}
\begin{DoxyCompactItemize}
\item 
string \hyperlink{namespaceinsts_1_1simd128_1_1integer_1_1save__and__restore__state_1_1save__and__restore__control__and__status_a770f11a173e99389a8802f0107ed8f52}{microcode}
\end{DoxyCompactItemize}


\subsection{変数}
\hypertarget{namespaceinsts_1_1simd128_1_1integer_1_1save__and__restore__state_1_1save__and__restore__control__and__status_a770f11a173e99389a8802f0107ed8f52}{
\index{insts::simd128::integer::save\_\-and\_\-restore\_\-state::save\_\-and\_\-restore\_\-control\_\-and\_\-status@{insts::simd128::integer::save\_\-and\_\-restore\_\-state::save\_\-and\_\-restore\_\-control\_\-and\_\-status}!microcode@{microcode}}
\index{microcode@{microcode}!insts::simd128::integer::save_and_restore_state::save_and_restore_control_and_status@{insts::simd128::integer::save\_\-and\_\-restore\_\-state::save\_\-and\_\-restore\_\-control\_\-and\_\-status}}
\subsubsection[{microcode}]{\setlength{\rightskip}{0pt plus 5cm}string {\bf microcode}}}
\label{namespaceinsts_1_1simd128_1_1integer_1_1save__and__restore__state_1_1save__and__restore__control__and__status_a770f11a173e99389a8802f0107ed8f52}
{\bfseries 初期値:}
\begin{DoxyCode}
'''
def macroop STMXCSR_M {
    rdval t1, "InstRegIndex(MISCREG_MXCSR)"
    st t1, seg, sib, disp
};

def macroop STMXCSR_P {
    rdval t1, "InstRegIndex(MISCREG_MXCSR)"
    rdip t7
    st t1, seg, riprel, disp
};

def macroop LDMXCSR_M {
    ld t1, seg, sib, disp
    wrval "InstRegIndex(MISCREG_MXCSR)", t1
};

def macroop LDMXCSR_P {
    rdip t7
    ld t1, seg, riprel, disp
    wrval "InstRegIndex(MISCREG_MXCSR)", t1
};
'''
\end{DoxyCode}
