Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 36f1cfea73054869b536686a8cc3f809 --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot TBMULTZERO32_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.TBMULTZERO32 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM_Mult_Function
Compiling module xil_defaultlib.RegisterMult(W=32)
Compiling module xil_defaultlib.First_Phase_M(W=32)
Compiling module xil_defaultlib.Comparator_Equal(S=32)
Compiling module xil_defaultlib.RegisterAdd(W=1)
Compiling module xil_defaultlib.Zero_InfMult_Unit(W=32)
Compiling module xil_defaultlib.add_sub_carry_out(W=8)
Compiling module xil_defaultlib.RegisterMult(W=9)
Compiling module xil_defaultlib.Comparator_Less(W=9)
Compiling module xil_defaultlib.RegisterMult(W=1)
Compiling module xil_defaultlib.Ninth_Phase_M(W_Exp=8)
Compiling module xil_defaultlib.Add_Subtract_M(W=9)
Compiling module xil_defaultlib.Second_Phase_M(W_Exp=8)
Compiling module xil_defaultlib.Greater_Comparator(W=8)
Compiling module xil_defaultlib.RegisterMult(W=8)
Compiling module xil_defaultlib.Third_Phase_M(W_Exp=8)
Compiling module xil_defaultlib.RegisterMult(W=24)
Compiling module xil_defaultlib.Multiplier_P(W_Sgf=23)
Compiling module xil_defaultlib.RegisterMult(W=48)
Compiling module xil_defaultlib.Fourth_Phase_M(W_Sgf=23)
Compiling module xil_defaultlib.Multiplexer_AC(W=25)
Compiling module xil_defaultlib.Multiplexer_AC(W=24)
Compiling module xil_defaultlib.Fifth_Phase_M(W_Sgf=23)
Compiling module xil_defaultlib.Multiplexer_AC(W=8)
Compiling module xil_defaultlib.add_subtract(W=8)
Compiling module xil_defaultlib.Sixth_Phase_M(W_Exp=8)
Compiling module xil_defaultlib.OR_Module(W=23)
Compiling module xil_defaultlib.XOR_M
Compiling module xil_defaultlib.Deco_Round_Mult
Compiling module xil_defaultlib.add_sub_carry_out(W=24)
Compiling module xil_defaultlib.RegisterMult(W=25)
Compiling module xil_defaultlib.Seventh_Phase_M(W_Sgf=23)
Compiling module xil_defaultlib.Multiplexer_AC(W=32)
Compiling module xil_defaultlib.Eight_Phase_M(W=32)
Compiling module xil_defaultlib.FPU_Multiplication_Function
Compiling module xil_defaultlib.TBMULTZERO32
Compiling module xil_defaultlib.glbl
Built simulation snapshot TBMULTZERO32_time_impl
