Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,759
design__instance__area,9560.07
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0001633778738323599
power__switching__total,0.000045007243897998706
power__leakage__total,0.0000012760524441546295
power__total,0.0002096611715387553
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.26331051972982944
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26331051972982944
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11222323388214249
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.678454089889653
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.112223
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.27733419123969616
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.27733419123969616
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6272086361142903
timing__setup__ws__corner:nom_slow_1p08V_125C,11.578996755817208
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.627209
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2686302090139232
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2686302090139232
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3003287148424277
timing__setup__ws__corner:nom_typ_1p20V_25C,11.642187099452338
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.300329
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26331051972982944
clock__skew__worst_setup,0.26331051972982944
timing__hold__ws,0.11222323388214249
timing__setup__ws,11.578996755817208
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.112223
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,759
design__instance__area__stdcell,9560.07
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.330324
design__instance__utilization__stdcell,0.330324
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,23
design__instance__area__class:inverter,130.637
design__instance__count__class:sequential_cell,49
design__instance__area__class:sequential_cell,2311.55
design__instance__count__class:multi_input_combinational_cell,544
design__instance__area__class:multi_input_combinational_cell,5345.22
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,125
design__instance__area__class:timing_repair_buffer,1638.4
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,15846.7
design__violations,0
design__instance__count__class:clock_buffer,9
design__instance__area__class:clock_buffer,81.648
design__instance__count__class:clock_inverter,7
design__instance__area__class:clock_inverter,38.1024
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,71
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,820
route__net__special,2
route__drc_errors__iter:0,577
route__wirelength__iter:0,17879
route__drc_errors__iter:1,278
route__wirelength__iter:1,17640
route__drc_errors__iter:2,222
route__wirelength__iter:2,17572
route__drc_errors__iter:3,32
route__wirelength__iter:3,17415
route__drc_errors__iter:4,9
route__wirelength__iter:4,17399
route__drc_errors__iter:5,0
route__wirelength__iter:5,17388
route__drc_errors,0
route__wirelength,17388
route__vias,4792
route__vias__singlecut,4792
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,265.74
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,41
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,41
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,41
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,41
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000794616
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000950493
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000187736
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000950493
design_powergrid__voltage__worst,0.00000950493
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.00000950493
design_powergrid__drop__worst__net:VPWR,0.00000794616
design_powergrid__voltage__worst__net:VGND,0.00000950493
design_powergrid__drop__worst__net:VGND,0.00000950493
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000225999999999999996125820377057547005961168906651437282562255859375
ir__drop__worst,0.00000795000000000000011670352184633969727656221948564052581787109375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
