$comment
	File created using the following command:
		vcd file adder_16.msim.vcd -direction
$end
$date
	Sun May 14 03:45:10 2017
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module adder_16_vlg_vec_tst $end
$var reg 8 ! x [7:0] $end
$var reg 8 " y [7:0] $end
$var wire 1 # add_out [7] $end
$var wire 1 $ add_out [6] $end
$var wire 1 % add_out [5] $end
$var wire 1 & add_out [4] $end
$var wire 1 ' add_out [3] $end
$var wire 1 ( add_out [2] $end
$var wire 1 ) add_out [1] $end
$var wire 1 * add_out [0] $end
$var wire 1 + carry_out $end
$var wire 1 , overflow_check $end
$var wire 1 - sampler $end
$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 add_out[0]~output_o $end
$var wire 1 5 add_out[1]~output_o $end
$var wire 1 6 add_out[2]~output_o $end
$var wire 1 7 add_out[3]~output_o $end
$var wire 1 8 add_out[4]~output_o $end
$var wire 1 9 add_out[5]~output_o $end
$var wire 1 : add_out[6]~output_o $end
$var wire 1 ; add_out[7]~output_o $end
$var wire 1 < carry_out~output_o $end
$var wire 1 = overflow_check~output_o $end
$var wire 1 > y[0]~input_o $end
$var wire 1 ? x[0]~input_o $end
$var wire 1 @ sum~0_combout $end
$var wire 1 A y[1]~input_o $end
$var wire 1 B x[1]~input_o $end
$var wire 1 C sum~1_combout $end
$var wire 1 D temp2[2]~0_combout $end
$var wire 1 E y[2]~input_o $end
$var wire 1 F x[2]~input_o $end
$var wire 1 G sum~2_combout $end
$var wire 1 H temp2[3]~2_combout $end
$var wire 1 I temp2[3]~1_combout $end
$var wire 1 J y[3]~input_o $end
$var wire 1 K x[3]~input_o $end
$var wire 1 L sum~3_combout $end
$var wire 1 M y[4]~input_o $end
$var wire 1 N temp2[4]~3_combout $end
$var wire 1 O x[4]~input_o $end
$var wire 1 P sum~4_combout $end
$var wire 1 Q temp2[5]~4_combout $end
$var wire 1 R y[5]~input_o $end
$var wire 1 S x[5]~input_o $end
$var wire 1 T temp2[5]~5_combout $end
$var wire 1 U sum~5_combout $end
$var wire 1 V y[6]~input_o $end
$var wire 1 W x[6]~input_o $end
$var wire 1 X temp2[6]~6_combout $end
$var wire 1 Y sum~6_combout $end
$var wire 1 Z temp2[7]~8_combout $end
$var wire 1 [ x[7]~input_o $end
$var wire 1 \ y[7]~input_o $end
$var wire 1 ] temp2[7]~7_combout $end
$var wire 1 ^ sum~7_combout $end
$var wire 1 _ carry~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0*
0)
0(
0'
0&
0%
0$
0#
0+
0,
x-
0.
1/
x0
11
12
13
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
$end
#10000
b100000 "
b110000 "
b111000 "
b111100 "
1E
1J
1M
1R
0-
1G
1L
1P
1U
16
17
18
19
1(
1'
1&
1%
#40000
b1000000 !
b1100000 !
b1110000 !
b1111000 !
b1111100 !
1F
1K
1O
1S
1W
1-
1I
1N
1Q
1X
0G
0L
0P
0U
1Y
1T
1Z
06
07
08
09
1:
0(
0'
0&
0%
1$
1L
1P
1U
0Y
17
18
19
0:
1'
1&
1%
0$
1^
1;
1#
#70000
b11100 "
b1100 "
b100 "
b0 "
0E
0J
0M
0R
0-
0I
0Q
1G
0L
0P
0U
0N
16
07
08
09
1(
0'
0&
0%
1L
0T
17
1'
1P
0X
18
1&
1U
0Z
19
1%
1Y
1:
1$
0^
0;
0#
#140000
b111100 !
b11100 !
b1100 !
b100 !
b0 !
0F
0K
0O
0S
0W
1-
0G
0L
0P
0U
0Y
06
07
08
09
0:
0(
0'
0&
0%
0$
#200000
b10000000 !
b10000000 "
b11000000 "
b11100000 "
b11110000 "
b11111000 "
b11000000 !
b11100000 !
1J
1M
1R
1V
1\
1S
1W
1[
0-
1X
1]
1L
1P
1_
1Z
17
18
1<
1'
1&
1+
1Y
1^
1:
1;
1$
1#
#330000
b1100000 !
b100000 !
b0 !
0S
0W
0[
1-
0X
0]
1U
0Y
0^
0Z
19
0:
0;
1%
0$
0#
1Y
1:
1$
0_
1^
0<
1;
0+
1#
#350000
b1111000 "
b111000 "
b11000 "
b1000 "
b0 "
0J
0M
0R
0V
0\
0-
0L
0P
0U
0Y
0^
07
08
09
0:
0;
0'
0&
0%
0$
0#
#1000000
