--
--	Conversion of car.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Mon Dec 26 08:58:06 2016
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \UART_net:Net_9\ : bit;
SIGNAL \UART_net:Net_61\ : bit;
SIGNAL one : bit;
SIGNAL \UART_net:BUART:clock_op\ : bit;
SIGNAL \UART_net:BUART:reset_reg\ : bit;
SIGNAL \UART_net:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_net:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_net:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_net:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_net:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_net:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_net:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_net:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_net:BUART:reset_sr\ : bit;
SIGNAL \UART_net:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_2 : bit;
SIGNAL \UART_net:BUART:txn\ : bit;
SIGNAL Net_38 : bit;
SIGNAL \UART_net:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_53 : bit;
SIGNAL \UART_net:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_net:BUART:tx_state_1\ : bit;
SIGNAL \UART_net:BUART:tx_state_0\ : bit;
SIGNAL \UART_net:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL zero : bit;
SIGNAL \UART_net:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:tx_shift_out\ : bit;
SIGNAL \UART_net:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_net:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_net:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:counter_load_not\ : bit;
SIGNAL \UART_net:BUART:tx_state_2\ : bit;
SIGNAL \UART_net:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_net:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_net:BUART:sc_out_7\ : bit;
SIGNAL \UART_net:BUART:sc_out_6\ : bit;
SIGNAL \UART_net:BUART:sc_out_5\ : bit;
SIGNAL \UART_net:BUART:sc_out_4\ : bit;
SIGNAL \UART_net:BUART:sc_out_3\ : bit;
SIGNAL \UART_net:BUART:sc_out_2\ : bit;
SIGNAL \UART_net:BUART:sc_out_1\ : bit;
SIGNAL \UART_net:BUART:sc_out_0\ : bit;
SIGNAL \UART_net:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_net:BUART:tx_status_6\ : bit;
SIGNAL \UART_net:BUART:tx_status_5\ : bit;
SIGNAL \UART_net:BUART:tx_status_4\ : bit;
SIGNAL \UART_net:BUART:tx_status_0\ : bit;
SIGNAL \UART_net:BUART:tx_status_1\ : bit;
SIGNAL \UART_net:BUART:tx_status_2\ : bit;
SIGNAL \UART_net:BUART:tx_status_3\ : bit;
SIGNAL Net_2134 : bit;
SIGNAL \UART_net:BUART:tx_bitclk\ : bit;
SIGNAL \UART_net:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_net:BUART:tx_mark\ : bit;
SIGNAL \UART_net:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_net:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_net:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_net:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_net:BUART:rx_state_1\ : bit;
SIGNAL \UART_net:BUART:rx_state_0\ : bit;
SIGNAL \UART_net:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_net:BUART:rx_postpoll\ : bit;
SIGNAL \UART_net:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_net:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:hd_shift_out\ : bit;
SIGNAL \UART_net:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_net:BUART:rx_fifofull\ : bit;
SIGNAL \UART_net:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_net:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_net:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:rx_counter_load\ : bit;
SIGNAL \UART_net:BUART:rx_state_3\ : bit;
SIGNAL \UART_net:BUART:rx_state_2\ : bit;
SIGNAL \UART_net:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_net:BUART:rx_count_2\ : bit;
SIGNAL \UART_net:BUART:rx_count_1\ : bit;
SIGNAL \UART_net:BUART:rx_count_0\ : bit;
SIGNAL \UART_net:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_net:BUART:rx_count_6\ : bit;
SIGNAL \UART_net:BUART:rx_count_5\ : bit;
SIGNAL \UART_net:BUART:rx_count_4\ : bit;
SIGNAL \UART_net:BUART:rx_count_3\ : bit;
SIGNAL \UART_net:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_net:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_net:BUART:rx_bitclk\ : bit;
SIGNAL \UART_net:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_net:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_net:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_net:BUART:pollingrange\ : bit;
SIGNAL \UART_net:BUART:pollcount_1\ : bit;
SIGNAL Net_7 : bit;
SIGNAL add_vv_vv_MODGEN_2_1 : bit;
SIGNAL \UART_net:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_2_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_3 : bit;
SIGNAL cmp_vv_vv_MODGEN_4 : bit;
SIGNAL \UART_net:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \UART_net:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \UART_net:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \UART_net:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \UART_net:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \UART_net:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \UART_net:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_net:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_net:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_net:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL MODIN4_1 : bit;
SIGNAL \UART_net:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL MODIN4_0 : bit;
SIGNAL \UART_net:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART_net:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART_net:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART_net:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART_net:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART_net:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART_net:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART_net:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART_net:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART_net:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART_net:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL MODIN5_1 : bit;
SIGNAL \UART_net:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL MODIN5_0 : bit;
SIGNAL \UART_net:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART_net:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART_net:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART_net:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART_net:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART_net:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART_net:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART_net:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART_net:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART_net:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART_net:BUART:rx_status_0\ : bit;
SIGNAL \UART_net:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_net:BUART:rx_status_1\ : bit;
SIGNAL \UART_net:BUART:rx_status_2\ : bit;
SIGNAL \UART_net:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_net:BUART:rx_status_3\ : bit;
SIGNAL \UART_net:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_net:BUART:rx_status_4\ : bit;
SIGNAL \UART_net:BUART:rx_status_5\ : bit;
SIGNAL \UART_net:BUART:rx_status_6\ : bit;
SIGNAL \UART_net:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_2133 : bit;
SIGNAL \UART_net:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_net:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_net:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_5 : bit;
SIGNAL \UART_net:BUART:rx_address_detected\ : bit;
SIGNAL \UART_net:BUART:rx_last\ : bit;
SIGNAL \UART_net:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_6 : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:newa_6\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:newa_5\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:newa_4\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:newa_3\ : bit;
SIGNAL MODIN6_6 : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:newa_2\ : bit;
SIGNAL MODIN6_5 : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:newa_1\ : bit;
SIGNAL MODIN6_4 : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:newa_0\ : bit;
SIGNAL MODIN6_3 : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:newb_6\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:newb_5\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:newb_4\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:newb_3\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:newb_2\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:newb_1\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:newb_0\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:dataa_6\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:dataa_5\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:dataa_4\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:dataa_3\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:dataa_2\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:dataa_1\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:dataa_0\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:datab_6\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:datab_5\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:datab_4\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:datab_3\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:datab_2\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:datab_1\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:datab_0\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:lta_6\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:gta_6\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:lta_5\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:gta_5\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:lta_4\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:gta_4\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:lta_3\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:gta_3\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:lta_2\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:gta_2\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:lta_1\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:gta_1\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:lta_0\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_5:g2:a0:gta_0\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_6:g1:a0:newa_0\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_6:g1:a0:newb_0\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_6:g1:a0:dataa_0\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_6:g1:a0:datab_0\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_6:g1:a0:xeq\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_6:g1:a0:xneq\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_6:g1:a0:xlt\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_6:g1:a0:xlte\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_6:g1:a0:xgt\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_6:g1:a0:xgte\ : bit;
SIGNAL \UART_net:BUART:sRX:MODULE_6:lt\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sRX:MODULE_6:lt\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sRX:MODULE_6:eq\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sRX:MODULE_6:eq\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sRX:MODULE_6:gt\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sRX:MODULE_6:gt\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sRX:MODULE_6:gte\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sRX:MODULE_6:gte\:SIGNAL IS 2;
SIGNAL \UART_net:BUART:sRX:MODULE_6:lte\ : bit;
ATTRIBUTE port_state_att of \UART_net:BUART:sRX:MODULE_6:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_net_net_0 : bit;
SIGNAL tmpIO_0__Rx_net_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_net_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_net_net_0 : bit;
SIGNAL tmpOE__Tx_net_net_0 : bit;
SIGNAL tmpFB_0__Tx_net_net_0 : bit;
SIGNAL tmpIO_0__Tx_net_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_net_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_net_net_0 : bit;
SIGNAL tmpOE__L_PWM_1_net_0 : bit;
SIGNAL Net_4236 : bit;
SIGNAL tmpFB_0__L_PWM_1_net_0 : bit;
SIGNAL tmpIO_0__L_PWM_1_net_0 : bit;
TERMINAL tmpSIOVREF__L_PWM_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__L_PWM_1_net_0 : bit;
SIGNAL \PWM_MOTOR:PWMUDB:km_run\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_11105 : bit;
SIGNAL \PWM_MOTOR:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:control_7\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:control_6\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:control_5\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:control_4\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:control_3\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:control_2\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:control_1\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:control_0\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_490 : bit;
SIGNAL \PWM_MOTOR:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_1\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_0\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:nc2\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:nc3\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:nc1\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:nc4\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:nc5\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:nc6\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:nc7\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTOR:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_MOTOR:PWMUDB:compare1\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:compare2\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_MOTOR:Net_101\ : bit;
SIGNAL \PWM_MOTOR:Net_96\ : bit;
SIGNAL Net_13899 : bit;
SIGNAL \PWM_MOTOR:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:b_31\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:b_30\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:b_29\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:b_28\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:b_27\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:b_26\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:b_25\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:b_24\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:b_23\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:b_22\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:b_21\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:b_20\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:b_19\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:b_18\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:b_17\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:b_16\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:b_15\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:b_14\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:b_13\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:b_12\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:b_11\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:b_10\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:b_9\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:b_8\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:b_7\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:b_6\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:b_5\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:b_4\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:b_3\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:b_2\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:b_1\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:b_0\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_31\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_30\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_29\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_28\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_27\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_26\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_25\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_24\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_23\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_22\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_21\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_20\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_19\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_18\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_17\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_16\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_15\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_14\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_13\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_12\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_11\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_10\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_9\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_8\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_7\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_6\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_5\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_4\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_3\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_2\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODIN7_1\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODIN7_0\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_31\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_30\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_29\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_28\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_27\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_26\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_25\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_24\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_23\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_22\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_21\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_20\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_19\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_18\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_17\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_16\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_15\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_14\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_13\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_12\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_11\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_10\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_9\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_8\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_7\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_6\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_5\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_4\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_3\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_2\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_31\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_31\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_30\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_30\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_29\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_29\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_28\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_28\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_27\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_27\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_26\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_26\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_25\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_25\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_24\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_24\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_23\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_23\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_22\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_22\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_21\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_21\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_20\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_20\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_19\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_19\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_18\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_18\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_17\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_17\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_16\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_16\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_15\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_15\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_14\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_14\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_13\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_13\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_12\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_12\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_11\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_11\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_10\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_10\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_9\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_9\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_8\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_8\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_7\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_7\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_6\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_6\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_5\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_5\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_4\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_4\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_3\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_3\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_7_2\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_2\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_499 : bit;
SIGNAL Net_493 : bit;
SIGNAL \PWM_MOTOR:Net_55\ : bit;
SIGNAL Net_491 : bit;
SIGNAL \PWM_MOTOR:Net_113\ : bit;
SIGNAL \PWM_MOTOR:Net_107\ : bit;
SIGNAL \PWM_MOTOR:Net_114\ : bit;
SIGNAL tmpOE__R_PWM_1_net_0 : bit;
SIGNAL tmpFB_0__R_PWM_1_net_0 : bit;
SIGNAL tmpIO_0__R_PWM_1_net_0 : bit;
TERMINAL tmpSIOVREF__R_PWM_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__R_PWM_1_net_0 : bit;
SIGNAL tmpOE__L_IN_1_net_0 : bit;
SIGNAL tmpFB_0__L_IN_1_net_0 : bit;
SIGNAL tmpIO_0__L_IN_1_net_0 : bit;
TERMINAL tmpSIOVREF__L_IN_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__L_IN_1_net_0 : bit;
SIGNAL tmpOE__L_IN_2_net_0 : bit;
SIGNAL tmpFB_0__L_IN_2_net_0 : bit;
SIGNAL tmpIO_0__L_IN_2_net_0 : bit;
TERMINAL tmpSIOVREF__L_IN_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__L_IN_2_net_0 : bit;
SIGNAL tmpOE__R_IN_1_net_0 : bit;
SIGNAL tmpFB_0__R_IN_1_net_0 : bit;
SIGNAL tmpIO_0__R_IN_1_net_0 : bit;
TERMINAL tmpSIOVREF__R_IN_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__R_IN_1_net_0 : bit;
SIGNAL tmpOE__R_IN_2_net_0 : bit;
SIGNAL tmpFB_0__R_IN_2_net_0 : bit;
SIGNAL tmpIO_0__R_IN_2_net_0 : bit;
TERMINAL tmpSIOVREF__R_IN_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__R_IN_2_net_0 : bit;
SIGNAL Net_10 : bit;
SIGNAL Net_5330 : bit;
SIGNAL \Timer_1:Net_260\ : bit;
SIGNAL Net_5350 : bit;
SIGNAL \Timer_1:Net_55\ : bit;
SIGNAL Net_591 : bit;
SIGNAL \Timer_1:Net_53\ : bit;
SIGNAL \Timer_1:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_1:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_1:TimerUDB:control_7\ : bit;
SIGNAL \Timer_1:TimerUDB:control_6\ : bit;
SIGNAL \Timer_1:TimerUDB:control_5\ : bit;
SIGNAL \Timer_1:TimerUDB:control_4\ : bit;
SIGNAL \Timer_1:TimerUDB:control_3\ : bit;
SIGNAL \Timer_1:TimerUDB:control_2\ : bit;
SIGNAL \Timer_1:TimerUDB:control_1\ : bit;
SIGNAL \Timer_1:TimerUDB:control_0\ : bit;
SIGNAL \Timer_1:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_1:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_1:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_1:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_1:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_1:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_1:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_1:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_1:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Timer_1:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_1:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Timer_1:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_1:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_1:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_1:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_1:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_1:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_1:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_1:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_1:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer_1:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_5391 : bit;
SIGNAL \Timer_1:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_1:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_1:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_1:TimerUDB:status_6\ : bit;
SIGNAL \Timer_1:TimerUDB:status_5\ : bit;
SIGNAL \Timer_1:TimerUDB:status_4\ : bit;
SIGNAL \Timer_1:TimerUDB:status_0\ : bit;
SIGNAL \Timer_1:TimerUDB:status_1\ : bit;
SIGNAL \Timer_1:TimerUDB:status_2\ : bit;
SIGNAL \Timer_1:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_1:TimerUDB:status_3\ : bit;
SIGNAL \Timer_1:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Timer_1:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_1:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_1:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_1:TimerUDB:zeros_3\ : bit;
SIGNAL \Timer_1:TimerUDB:zeros_2\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:nc0\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:nc3\ : bit;
SIGNAL \Timer_1:TimerUDB:nc4\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_1:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_1:Net_102\ : bit;
SIGNAL \Timer_1:Net_266\ : bit;
SIGNAL \UART_JY:Net_9\ : bit;
SIGNAL \UART_JY:Net_61\ : bit;
SIGNAL \UART_JY:BUART:clock_op\ : bit;
SIGNAL \UART_JY:BUART:reset_reg\ : bit;
SIGNAL \UART_JY:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_JY:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_JY:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_JY:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_JY:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_JY:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_JY:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_JY:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_JY:BUART:reset_sr\ : bit;
SIGNAL \UART_JY:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_15540 : bit;
SIGNAL \UART_JY:BUART:txn\ : bit;
SIGNAL Net_2115 : bit;
SIGNAL Net_598 : bit;
SIGNAL \UART_JY:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_JY:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_JY:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_JY:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_JY:BUART:rx_state_1\ : bit;
SIGNAL \UART_JY:BUART:rx_state_0\ : bit;
SIGNAL \UART_JY:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_JY:BUART:rx_postpoll\ : bit;
SIGNAL \UART_JY:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_JY:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_JY:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_JY:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_JY:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_JY:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_JY:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_JY:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_JY:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_JY:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_JY:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_JY:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_JY:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_JY:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_JY:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_JY:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_JY:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_JY:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_JY:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_JY:BUART:hd_shift_out\ : bit;
SIGNAL \UART_JY:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_JY:BUART:rx_fifofull\ : bit;
SIGNAL \UART_JY:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_JY:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_JY:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_JY:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_JY:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_JY:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_JY:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_JY:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_JY:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_JY:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_JY:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_JY:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_JY:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_JY:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_JY:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_JY:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_JY:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_JY:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_JY:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_JY:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_JY:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_JY:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_JY:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_JY:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_JY:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_JY:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_JY:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_JY:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_JY:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_JY:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_JY:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_JY:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_JY:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_JY:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_JY:BUART:rx_counter_load\ : bit;
SIGNAL \UART_JY:BUART:rx_state_3\ : bit;
SIGNAL \UART_JY:BUART:rx_state_2\ : bit;
SIGNAL \UART_JY:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_JY:BUART:rx_count_2\ : bit;
SIGNAL \UART_JY:BUART:rx_count_1\ : bit;
SIGNAL \UART_JY:BUART:rx_count_0\ : bit;
SIGNAL \UART_JY:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_JY:BUART:rx_count_6\ : bit;
SIGNAL \UART_JY:BUART:rx_count_5\ : bit;
SIGNAL \UART_JY:BUART:rx_count_4\ : bit;
SIGNAL \UART_JY:BUART:rx_count_3\ : bit;
SIGNAL \UART_JY:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_JY:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_JY:BUART:rx_bitclk\ : bit;
SIGNAL \UART_JY:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_JY:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_JY:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_JY:BUART:pollingrange\ : bit;
SIGNAL \UART_JY:BUART:pollcount_1\ : bit;
SIGNAL Net_559 : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:add_vv_vv_MODGEN_8_1\ : bit;
SIGNAL \UART_JY:BUART:pollcount_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:add_vv_vv_MODGEN_8_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_9\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_10\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_1\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODIN8_1\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODIN8_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_1\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_1\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODIN9_1\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODIN9_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_1\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_1\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_1\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODIN10_1\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODIN10_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_1\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_1\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_0\ : bit;
SIGNAL \UART_JY:BUART:rx_status_0\ : bit;
SIGNAL \UART_JY:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_JY:BUART:rx_status_1\ : bit;
SIGNAL \UART_JY:BUART:rx_status_2\ : bit;
SIGNAL \UART_JY:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_JY:BUART:rx_status_3\ : bit;
SIGNAL \UART_JY:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_JY:BUART:rx_status_4\ : bit;
SIGNAL \UART_JY:BUART:rx_status_5\ : bit;
SIGNAL \UART_JY:BUART:rx_status_6\ : bit;
SIGNAL \UART_JY:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_2111 : bit;
SIGNAL \UART_JY:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_JY:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_JY:BUART:rx_break_status\ : bit;
SIGNAL \UART_JY:BUART:sRX:cmp_vv_vv_MODGEN_11\ : bit;
SIGNAL \UART_JY:BUART:rx_address_detected\ : bit;
SIGNAL \UART_JY:BUART:rx_last\ : bit;
SIGNAL \UART_JY:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_JY:BUART:sRX:cmp_vv_vv_MODGEN_12\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:newa_6\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:newa_5\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:newa_4\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:newa_3\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODIN11_6\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:newa_2\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODIN11_5\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:newa_1\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODIN11_4\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:newa_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODIN11_3\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:newb_6\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:newb_5\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:newb_4\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:newb_3\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:newb_2\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:newb_1\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:newb_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:dataa_6\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:dataa_5\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:dataa_4\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:dataa_3\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:dataa_2\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:dataa_1\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:dataa_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:datab_6\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:datab_5\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:datab_4\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:datab_3\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:datab_2\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:datab_1\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:datab_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:lta_6\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:gta_6\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:lta_5\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:gta_5\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:lta_4\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:gta_4\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:lta_3\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:gta_3\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:lta_2\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:gta_2\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:lta_1\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:gta_1\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:lta_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_11:g2:a0:gta_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_12:g1:a0:newa_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_12:g1:a0:newb_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_12:g1:a0:dataa_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_12:g1:a0:datab_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_12:g1:a0:xeq\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_12:g1:a0:xneq\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_12:g1:a0:xlt\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_12:g1:a0:xlte\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_12:g1:a0:xgt\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_12:g1:a0:xgte\ : bit;
SIGNAL \UART_JY:BUART:sRX:MODULE_12:lt\ : bit;
ATTRIBUTE port_state_att of \UART_JY:BUART:sRX:MODULE_12:lt\:SIGNAL IS 2;
SIGNAL \UART_JY:BUART:sRX:MODULE_12:eq\ : bit;
ATTRIBUTE port_state_att of \UART_JY:BUART:sRX:MODULE_12:eq\:SIGNAL IS 2;
SIGNAL \UART_JY:BUART:sRX:MODULE_12:gt\ : bit;
ATTRIBUTE port_state_att of \UART_JY:BUART:sRX:MODULE_12:gt\:SIGNAL IS 2;
SIGNAL \UART_JY:BUART:sRX:MODULE_12:gte\ : bit;
ATTRIBUTE port_state_att of \UART_JY:BUART:sRX:MODULE_12:gte\:SIGNAL IS 2;
SIGNAL \UART_JY:BUART:sRX:MODULE_12:lte\ : bit;
ATTRIBUTE port_state_att of \UART_JY:BUART:sRX:MODULE_12:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_JY_net_0 : bit;
SIGNAL tmpIO_0__Rx_JY_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_JY_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_JY_net_0 : bit;
SIGNAL tmpOE__LED1_net_0 : bit;
SIGNAL Net_1004 : bit;
SIGNAL tmpFB_0__LED1_net_0 : bit;
SIGNAL tmpIO_0__LED1_net_0 : bit;
TERMINAL tmpSIOVREF__LED1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED1_net_0 : bit;
SIGNAL tmpOE__LED2_net_0 : bit;
SIGNAL tmpFB_0__LED2_net_0 : bit;
SIGNAL tmpIO_0__LED2_net_0 : bit;
TERMINAL tmpSIOVREF__LED2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED2_net_0 : bit;
SIGNAL tmpOE__LED3_net_0 : bit;
SIGNAL Net_12040 : bit;
SIGNAL tmpFB_0__LED3_net_0 : bit;
SIGNAL tmpIO_0__LED3_net_0 : bit;
TERMINAL tmpSIOVREF__LED3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED3_net_0 : bit;
SIGNAL tmpOE__LED4_net_0 : bit;
SIGNAL tmpFB_0__LED4_net_0 : bit;
SIGNAL tmpIO_0__LED4_net_0 : bit;
TERMINAL tmpSIOVREF__LED4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED4_net_0 : bit;
SIGNAL Net_5806 : bit;
SIGNAL tmpOE__LED5_net_0 : bit;
SIGNAL Net_2225 : bit;
SIGNAL tmpFB_0__LED5_net_0 : bit;
SIGNAL tmpIO_0__LED5_net_0 : bit;
TERMINAL tmpSIOVREF__LED5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED5_net_0 : bit;
SIGNAL tmpOE__LED6_net_0 : bit;
SIGNAL tmpFB_0__LED6_net_0 : bit;
SIGNAL tmpIO_0__LED6_net_0 : bit;
TERMINAL tmpSIOVREF__LED6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED6_net_0 : bit;
SIGNAL tmpOE__LED7_net_0 : bit;
SIGNAL Net_14248 : bit;
SIGNAL tmpFB_0__LED7_net_0 : bit;
SIGNAL tmpIO_0__LED7_net_0 : bit;
TERMINAL tmpSIOVREF__LED7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED7_net_0 : bit;
SIGNAL tmpOE__LED8_net_0 : bit;
SIGNAL tmpFB_0__LED8_net_0 : bit;
SIGNAL tmpIO_0__LED8_net_0 : bit;
TERMINAL tmpSIOVREF__LED8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED8_net_0 : bit;
SIGNAL tmpOE__IN_C_net_0 : bit;
SIGNAL tmpFB_0__IN_C_net_0 : bit;
TERMINAL Net_5349 : bit;
SIGNAL tmpIO_0__IN_C_net_0 : bit;
TERMINAL tmpSIOVREF__IN_C_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IN_C_net_0 : bit;
SIGNAL tmpOE__IN_D_net_0 : bit;
SIGNAL tmpFB_0__IN_D_net_0 : bit;
TERMINAL Net_4131 : bit;
SIGNAL tmpIO_0__IN_D_net_0 : bit;
TERMINAL tmpSIOVREF__IN_D_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IN_D_net_0 : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_enable\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_is_active\ : bit;
ATTRIBUTE soft of \ADC:AMuxHw_2_Decoder_is_active\:SIGNAL IS '1';
SIGNAL \ADC:cmp_vv_vv_MODGEN_1\ : bit;
SIGNAL \ADC:clock\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_old_id_5\ : bit;
SIGNAL \ADC:ch_addr_5\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_old_id_4\ : bit;
SIGNAL \ADC:ch_addr_4\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_old_id_3\ : bit;
SIGNAL \ADC:ch_addr_3\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_old_id_2\ : bit;
SIGNAL \ADC:ch_addr_2\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_old_id_1\ : bit;
SIGNAL \ADC:ch_addr_1\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_old_id_0\ : bit;
SIGNAL \ADC:ch_addr_0\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_0\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_1\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_2\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_3\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_4\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_5\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_6\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_7\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_8\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_9\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_10\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_11\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_12\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_13\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_14\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_15\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_16\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_17\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_18\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_19\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_20\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_21\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_22\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_23\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_24\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_25\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_26\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_27\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_28\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_29\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_30\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_31\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_32\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_33\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_34\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_35\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_36\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_37\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_38\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_39\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_40\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_41\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_42\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_43\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_44\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_45\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_46\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_47\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_48\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_49\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_50\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_51\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_52\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_53\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_54\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_55\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_56\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_57\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_58\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_59\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_60\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_61\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_62\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_63\ : bit;
TERMINAL Net_4228 : bit;
TERMINAL Net_4227 : bit;
TERMINAL Net_4226 : bit;
TERMINAL Net_4225 : bit;
TERMINAL Net_4224 : bit;
TERMINAL Net_4223 : bit;
TERMINAL Net_4222 : bit;
TERMINAL Net_4221 : bit;
TERMINAL Net_4220 : bit;
TERMINAL Net_4219 : bit;
TERMINAL Net_4218 : bit;
TERMINAL Net_4217 : bit;
TERMINAL Net_4216 : bit;
TERMINAL Net_4215 : bit;
TERMINAL Net_4214 : bit;
TERMINAL Net_4213 : bit;
TERMINAL Net_4212 : bit;
TERMINAL Net_4210 : bit;
TERMINAL Net_4208 : bit;
TERMINAL Net_4207 : bit;
TERMINAL Net_4205 : bit;
TERMINAL Net_4203 : bit;
TERMINAL Net_4202 : bit;
TERMINAL Net_4200 : bit;
TERMINAL Net_4198 : bit;
TERMINAL Net_4197 : bit;
TERMINAL Net_4195 : bit;
TERMINAL Net_4193 : bit;
TERMINAL Net_4192 : bit;
TERMINAL Net_4190 : bit;
TERMINAL Net_4188 : bit;
TERMINAL Net_4187 : bit;
TERMINAL Net_4185 : bit;
TERMINAL Net_4183 : bit;
TERMINAL Net_4182 : bit;
TERMINAL Net_4180 : bit;
TERMINAL Net_4178 : bit;
TERMINAL Net_4177 : bit;
TERMINAL Net_4175 : bit;
TERMINAL Net_4173 : bit;
TERMINAL Net_4172 : bit;
TERMINAL Net_4170 : bit;
TERMINAL Net_4168 : bit;
TERMINAL Net_4167 : bit;
TERMINAL Net_4165 : bit;
TERMINAL Net_4163 : bit;
TERMINAL Net_4162 : bit;
TERMINAL Net_4160 : bit;
TERMINAL Net_4158 : bit;
TERMINAL Net_4157 : bit;
TERMINAL Net_4155 : bit;
TERMINAL Net_4153 : bit;
TERMINAL Net_4152 : bit;
TERMINAL Net_4150 : bit;
TERMINAL Net_4148 : bit;
TERMINAL Net_4147 : bit;
TERMINAL Net_4145 : bit;
TERMINAL Net_4143 : bit;
TERMINAL Net_4142 : bit;
TERMINAL Net_4140 : bit;
TERMINAL Net_4138 : bit;
TERMINAL Net_4137 : bit;
TERMINAL \ADC:V_single\ : bit;
TERMINAL \ADC:SAR:Net_248\ : bit;
TERMINAL \ADC:SAR:Net_235\ : bit;
SIGNAL \ADC:SAR:vp_ctl_0\ : bit;
SIGNAL \ADC:SAR:vp_ctl_2\ : bit;
SIGNAL \ADC:SAR:vn_ctl_1\ : bit;
SIGNAL \ADC:SAR:vn_ctl_3\ : bit;
SIGNAL \ADC:SAR:vp_ctl_1\ : bit;
SIGNAL \ADC:SAR:vp_ctl_3\ : bit;
SIGNAL \ADC:SAR:vn_ctl_0\ : bit;
SIGNAL \ADC:SAR:vn_ctl_2\ : bit;
SIGNAL \ADC:SAR:Net_188\ : bit;
TERMINAL \ADC:Net_2803\ : bit;
TERMINAL \ADC:SAR:Net_126\ : bit;
TERMINAL \ADC:SAR:Net_215\ : bit;
TERMINAL \ADC:SAR:Net_257\ : bit;
SIGNAL \ADC:SAR:soc\ : bit;
SIGNAL \ADC:SAR:Net_252\ : bit;
SIGNAL Net_4134 : bit;
SIGNAL \ADC:SAR:Net_207_11\ : bit;
SIGNAL \ADC:SAR:Net_207_10\ : bit;
SIGNAL \ADC:SAR:Net_207_9\ : bit;
SIGNAL \ADC:SAR:Net_207_8\ : bit;
SIGNAL \ADC:SAR:Net_207_7\ : bit;
SIGNAL \ADC:SAR:Net_207_6\ : bit;
SIGNAL \ADC:SAR:Net_207_5\ : bit;
SIGNAL \ADC:SAR:Net_207_4\ : bit;
SIGNAL \ADC:SAR:Net_207_3\ : bit;
SIGNAL \ADC:SAR:Net_207_2\ : bit;
SIGNAL \ADC:SAR:Net_207_1\ : bit;
SIGNAL \ADC:SAR:Net_207_0\ : bit;
SIGNAL \ADC:Net_3830\ : bit;
TERMINAL \ADC:SAR:Net_209\ : bit;
TERMINAL \ADC:SAR:Net_149\ : bit;
TERMINAL \ADC:SAR:Net_255\ : bit;
TERMINAL \ADC:SAR:Net_368\ : bit;
SIGNAL \ADC:SAR:Net_221\ : bit;
SIGNAL \ADC:SAR:Net_376\ : bit;
SIGNAL \ADC:SAR:Net_381\ : bit;
SIGNAL \ADC:bSAR_SEQ:enable\ : bit;
SIGNAL \ADC:bSAR_SEQ:control_0\ : bit;
SIGNAL \ADC:bSAR_SEQ:load_period\ : bit;
SIGNAL \ADC:bSAR_SEQ:control_1\ : bit;
SIGNAL \ADC:bSAR_SEQ:sw_soc\ : bit;
SIGNAL \ADC:bSAR_SEQ:control_2\ : bit;
SIGNAL \ADC:bSAR_SEQ:clk_fin\ : bit;
SIGNAL \ADC:bSAR_SEQ:clk_ctrl\ : bit;
SIGNAL \ADC:bSAR_SEQ:count_5\ : bit;
SIGNAL \ADC:bSAR_SEQ:count_4\ : bit;
SIGNAL \ADC:bSAR_SEQ:count_3\ : bit;
SIGNAL \ADC:bSAR_SEQ:count_2\ : bit;
SIGNAL \ADC:bSAR_SEQ:count_1\ : bit;
SIGNAL \ADC:bSAR_SEQ:count_0\ : bit;
SIGNAL \ADC:bSAR_SEQ:status_7\ : bit;
SIGNAL \ADC:bSAR_SEQ:status_6\ : bit;
SIGNAL \ADC:bSAR_SEQ:status_5\ : bit;
SIGNAL \ADC:bSAR_SEQ:status_4\ : bit;
SIGNAL \ADC:bSAR_SEQ:status_3\ : bit;
SIGNAL \ADC:bSAR_SEQ:status_2\ : bit;
SIGNAL \ADC:bSAR_SEQ:status_1\ : bit;
SIGNAL \ADC:bSAR_SEQ:status_0\ : bit;
SIGNAL \ADC:bSAR_SEQ:nrq_edge_detect_reg\ : bit;
SIGNAL \ADC:bSAR_SEQ:cnt_enable\ : bit;
SIGNAL \ADC:Net_3710\ : bit;
SIGNAL \ADC:bSAR_SEQ:bus_clk_nrq_reg\ : bit;
SIGNAL \ADC:Net_3935\ : bit;
SIGNAL \ADC:bSAR_SEQ:nrq_reg\ : bit;
SIGNAL \ADC:bSAR_SEQ:nrq_edge_detect\ : bit;
SIGNAL Net_4135 : bit;
SIGNAL \ADC:soc_out\ : bit;
SIGNAL \ADC:bSAR_SEQ:control_7\ : bit;
SIGNAL \ADC:bSAR_SEQ:control_6\ : bit;
SIGNAL \ADC:bSAR_SEQ:control_5\ : bit;
SIGNAL \ADC:bSAR_SEQ:control_4\ : bit;
SIGNAL \ADC:bSAR_SEQ:control_3\ : bit;
SIGNAL \ADC:bSAR_SEQ:count_6\ : bit;
SIGNAL \ADC:bSAR_SEQ:cnt_tc\ : bit;
SIGNAL \ADC:Net_3874\ : bit;
SIGNAL \ADC:Net_3698\ : bit;
SIGNAL \ADC:nrq\ : bit;
SIGNAL \ADC:Net_3905\ : bit;
SIGNAL \ADC:Net_3867\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:newa_5\ : bit;
SIGNAL \ADC:MODIN1_5\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:newa_4\ : bit;
SIGNAL \ADC:MODIN1_4\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:newa_3\ : bit;
SIGNAL \ADC:MODIN1_3\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:newa_2\ : bit;
SIGNAL \ADC:MODIN1_2\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:newa_1\ : bit;
SIGNAL \ADC:MODIN1_1\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL \ADC:MODIN1_0\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:newb_5\ : bit;
SIGNAL \ADC:MODIN2_5\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:newb_4\ : bit;
SIGNAL \ADC:MODIN2_4\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:newb_3\ : bit;
SIGNAL \ADC:MODIN2_3\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:newb_2\ : bit;
SIGNAL \ADC:MODIN2_2\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:newb_1\ : bit;
SIGNAL \ADC:MODIN2_1\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL \ADC:MODIN2_0\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:dataa_5\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:dataa_4\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:dataa_3\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:dataa_2\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:dataa_1\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:datab_5\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:datab_4\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:datab_3\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:datab_2\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:datab_1\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \ADC:MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \ADC:MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \ADC:MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \ADC:MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \ADC:MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \ADC:MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \ADC:MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \ADC:MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \ADC:MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \ADC:MODULE_1:neq\ : bit;
ATTRIBUTE port_state_att of \ADC:MODULE_1:neq\:SIGNAL IS 2;
SIGNAL Net_5382 : bit;
SIGNAL \SRF_05_Timer_1:Net_260\ : bit;
SIGNAL Net_7037 : bit;
SIGNAL \SRF_05_Timer_1:Net_55\ : bit;
SIGNAL Net_7040 : bit;
SIGNAL \SRF_05_Timer_1:Net_53\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:control_7\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:control_6\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:control_5\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:control_4\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:control_3\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:control_2\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:control_1\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:control_0\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:ctrl_enable\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:ctrl_ten\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL Net_5353 : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:capture_last\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:capt_fifo_load\ : bit;
ATTRIBUTE soft of \SRF_05_Timer_1:TimerUDB:capt_fifo_load\:SIGNAL IS '1';
SIGNAL \SRF_05_Timer_1:TimerUDB:timer_enable\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:run_mode\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:hwEnable\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:status_tc\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:trigger_enable\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:per_zero\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:tc_i\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:tc_reg_i\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_5374 : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:int_capt_count_1\ : bit;
SIGNAL cmp_vv_vv_MODGEN_13 : bit;
SIGNAL add_vv_vv_MODGEN_14_1 : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:int_capt_count_0\ : bit;
SIGNAL add_vv_vv_MODGEN_14_0 : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:capt_int_temp\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newa_1\ : bit;
SIGNAL MODIN12_1 : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newa_0\ : bit;
SIGNAL MODIN12_0 : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newb_1\ : bit;
SIGNAL MODIN13_1 : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newb_0\ : bit;
SIGNAL MODIN13_0 : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:dataa_1\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:dataa_0\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:datab_1\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:datab_0\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xeq\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xneq\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xlt\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xlte\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xgt\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xgte\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:lt\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:lt\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:gt\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:gt\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:gte\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:gte\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:lte\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:lte\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:neq\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_13:neq\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_14:g2:a0:a_1\ : bit;
SIGNAL MODIN14_1 : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_14:g2:a0:a_0\ : bit;
SIGNAL MODIN14_0 : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_14:g2:a0:b_1\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_14:g2:a0:b_0\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_14:g2:a0:s_1\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_14:g2:a0:s_0\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:runmode_enable\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:trig_reg\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:status_6\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:status_5\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:status_4\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:status_0\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:status_1\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:status_2\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:fifo_full\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:status_3\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:fifo_nempty\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:cs_addr_2\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:cs_addr_1\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:cs_addr_0\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:zeros_3\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:zeros_2\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:nc0\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:nc3\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:nc4\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer_1:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer_1:Net_102\ : bit;
SIGNAL \SRF_05_Timer_1:Net_266\ : bit;
SIGNAL tmpOE__CONTRAL_LIDAR_net_0 : bit;
SIGNAL tmpFB_0__CONTRAL_LIDAR_net_0 : bit;
SIGNAL tmpIO_0__CONTRAL_LIDAR_net_0 : bit;
TERMINAL tmpSIOVREF__CONTRAL_LIDAR_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CONTRAL_LIDAR_net_0 : bit;
SIGNAL tmpOE__debug_time_net_0 : bit;
SIGNAL tmpFB_0__debug_time_net_0 : bit;
SIGNAL tmpIO_0__debug_time_net_0 : bit;
TERMINAL tmpSIOVREF__debug_time_net_0 : bit;
SIGNAL tmpINTERRUPT_0__debug_time_net_0 : bit;
SIGNAL tmpOE__PTZ_UP_EN_net_0 : bit;
SIGNAL tmpFB_0__PTZ_UP_EN_net_0 : bit;
SIGNAL tmpIO_0__PTZ_UP_EN_net_0 : bit;
TERMINAL tmpSIOVREF__PTZ_UP_EN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PTZ_UP_EN_net_0 : bit;
SIGNAL tmpOE__PTZ_UP_STEP_net_0 : bit;
SIGNAL tmpFB_0__PTZ_UP_STEP_net_0 : bit;
SIGNAL tmpIO_0__PTZ_UP_STEP_net_0 : bit;
TERMINAL tmpSIOVREF__PTZ_UP_STEP_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PTZ_UP_STEP_net_0 : bit;
SIGNAL tmpOE__PTZ_UP_DIR_net_0 : bit;
SIGNAL tmpFB_0__PTZ_UP_DIR_net_0 : bit;
SIGNAL tmpIO_0__PTZ_UP_DIR_net_0 : bit;
TERMINAL tmpSIOVREF__PTZ_UP_DIR_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PTZ_UP_DIR_net_0 : bit;
SIGNAL Net_5362 : bit;
SIGNAL tmpOE__PTZ_DOWN_EN_net_0 : bit;
SIGNAL tmpFB_0__PTZ_DOWN_EN_net_0 : bit;
SIGNAL tmpIO_0__PTZ_DOWN_EN_net_0 : bit;
TERMINAL tmpSIOVREF__PTZ_DOWN_EN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PTZ_DOWN_EN_net_0 : bit;
SIGNAL tmpOE__PTZ_DOWN_STEP_net_0 : bit;
SIGNAL tmpFB_0__PTZ_DOWN_STEP_net_0 : bit;
SIGNAL tmpIO_0__PTZ_DOWN_STEP_net_0 : bit;
TERMINAL tmpSIOVREF__PTZ_DOWN_STEP_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PTZ_DOWN_STEP_net_0 : bit;
SIGNAL tmpOE__PTZ_DOWN_DIR_net_0 : bit;
SIGNAL tmpFB_0__PTZ_DOWN_DIR_net_0 : bit;
SIGNAL tmpIO_0__PTZ_DOWN_DIR_net_0 : bit;
TERMINAL tmpSIOVREF__PTZ_DOWN_DIR_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PTZ_DOWN_DIR_net_0 : bit;
SIGNAL tmpOE__IN_P_net_0 : bit;
SIGNAL tmpFB_0__IN_P_net_0 : bit;
SIGNAL tmpIO_0__IN_P_net_0 : bit;
TERMINAL tmpSIOVREF__IN_P_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IN_P_net_0 : bit;
SIGNAL \SRF_05_Timer:Net_260\ : bit;
SIGNAL Net_5375 : bit;
SIGNAL \SRF_05_Timer:Net_55\ : bit;
SIGNAL Net_5378 : bit;
SIGNAL \SRF_05_Timer:Net_53\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:control_7\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:control_6\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:control_5\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:control_4\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:control_3\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:control_2\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:control_1\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:control_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL Net_5329 : bit;
SIGNAL \SRF_05_Timer:TimerUDB:capture_last\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:capt_fifo_load\ : bit;
ATTRIBUTE soft of \SRF_05_Timer:TimerUDB:capt_fifo_load\:SIGNAL IS '1';
SIGNAL \SRF_05_Timer:TimerUDB:timer_enable\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:run_mode\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:hwEnable\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:status_tc\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:per_zero\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:tc_i\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:int_capt_count_1\ : bit;
SIGNAL Net_4768 : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_15\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_16_1\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:int_capt_count_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_16_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:capt_int_temp\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:newa_1\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODIN15_1\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:newa_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODIN15_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:newb_1\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODIN16_1\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:newb_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODIN16_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:dataa_1\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:dataa_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:datab_1\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:datab_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:xeq\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:xneq\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:xlt\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:xlte\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:xgt\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:g1:a0:xgte\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:lt\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:lt\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:gt\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:gt\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:gte\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:gte\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:lte\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:lte\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:neq\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_15:neq\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_16:g2:a0:a_1\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODIN17_1\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_16:g2:a0:a_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODIN17_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_16:g2:a0:b_1\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_16:g2:a0:b_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_16:g2:a0:s_1\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_16:g2:a0:s_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sIntCapCount:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:trig_reg\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:status_6\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:status_5\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:status_4\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:status_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:status_1\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:status_2\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:fifo_full\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:status_3\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:zeros_3\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:zeros_2\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:nc0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:nc3\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:nc4\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SRF_05_Timer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SRF_05_Timer:Net_102\ : bit;
SIGNAL \SRF_05_Timer:Net_266\ : bit;
SIGNAL tmpOE__SRF_ECHO_1_net_0 : bit;
SIGNAL tmpIO_0__SRF_ECHO_1_net_0 : bit;
TERMINAL tmpSIOVREF__SRF_ECHO_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SRF_ECHO_1_net_0 : bit;
SIGNAL tmpOE__SRF_TRG_1_net_0 : bit;
SIGNAL tmpFB_0__SRF_TRG_1_net_0 : bit;
SIGNAL tmpIO_0__SRF_TRG_1_net_0 : bit;
TERMINAL tmpSIOVREF__SRF_TRG_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SRF_TRG_1_net_0 : bit;
SIGNAL tmpOE__SRF_ECHO_2_net_0 : bit;
SIGNAL tmpIO_0__SRF_ECHO_2_net_0 : bit;
TERMINAL tmpSIOVREF__SRF_ECHO_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SRF_ECHO_2_net_0 : bit;
SIGNAL tmpOE__SRF_TRG_2_net_0 : bit;
SIGNAL tmpFB_0__SRF_TRG_2_net_0 : bit;
SIGNAL tmpIO_0__SRF_TRG_2_net_0 : bit;
TERMINAL tmpSIOVREF__SRF_TRG_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SRF_TRG_2_net_0 : bit;
SIGNAL tmpOE__CHANGE_PWR_net_0 : bit;
SIGNAL tmpFB_0__CHANGE_PWR_net_0 : bit;
SIGNAL tmpIO_0__CHANGE_PWR_net_0 : bit;
TERMINAL tmpSIOVREF__CHANGE_PWR_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CHANGE_PWR_net_0 : bit;
SIGNAL tmpOE__Pin_1_net_0 : bit;
SIGNAL Net_5808 : bit;
SIGNAL tmpIO_0__Pin_1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_1_net_0 : bit;
SIGNAL \QuadDec_1:Net_1129\ : bit;
SIGNAL \QuadDec_1:Cnt16:Net_43\ : bit;
SIGNAL \QuadDec_1:Net_1275\ : bit;
SIGNAL \QuadDec_1:Cnt16:Net_49\ : bit;
SIGNAL \QuadDec_1:Cnt16:Net_82\ : bit;
SIGNAL \QuadDec_1:Cnt16:Net_89\ : bit;
SIGNAL \QuadDec_1:Net_1251\ : bit;
SIGNAL \QuadDec_1:Cnt16:Net_95\ : bit;
SIGNAL \QuadDec_1:Cnt16:Net_91\ : bit;
SIGNAL \QuadDec_1:Cnt16:Net_102\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \QuadDec_1:Net_1260\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \QuadDec_1:Net_1264\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \QuadDec_1:Net_1203\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Net_1290\ : bit;
SIGNAL \QuadDec_1:bQuadDec:sync_clock\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \QuadDec_1:bQuadDec:A_j\ : bit;
SIGNAL \QuadDec_1:bQuadDec:A_k\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_A_filt\ : bit;
SIGNAL Net_5798 : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \QuadDec_1:bQuadDec:B_j\ : bit;
SIGNAL \QuadDec_1:bQuadDec:B_k\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_B_filt\ : bit;
SIGNAL \QuadDec_1:bQuadDec:index_filt\ : bit;
SIGNAL \QuadDec_1:Net_1232\ : bit;
SIGNAL \QuadDec_1:bQuadDec:state_2\ : bit;
SIGNAL \QuadDec_1:bQuadDec:error\ : bit;
SIGNAL \QuadDec_1:bQuadDec:state_3\ : bit;
SIGNAL \QuadDec_1:bQuadDec:state_1\ : bit;
SIGNAL \QuadDec_1:bQuadDec:state_0\ : bit;
SIGNAL \QuadDec_1:bQuadDec:status_0\ : bit;
SIGNAL \QuadDec_1:Net_530\ : bit;
SIGNAL \QuadDec_1:bQuadDec:status_1\ : bit;
SIGNAL \QuadDec_1:Net_611\ : bit;
SIGNAL \QuadDec_1:bQuadDec:status_2\ : bit;
SIGNAL \QuadDec_1:bQuadDec:status_3\ : bit;
SIGNAL \QuadDec_1:bQuadDec:status_4\ : bit;
SIGNAL \QuadDec_1:bQuadDec:status_5\ : bit;
SIGNAL \QuadDec_1:bQuadDec:status_6\ : bit;
SIGNAL \QuadDec_1:Net_1151\ : bit;
SIGNAL \QuadDec_1:Net_1248\ : bit;
SIGNAL \QuadDec_1:Net_1229\ : bit;
SIGNAL \QuadDec_1:Net_1272\ : bit;
SIGNAL \QuadDec_1:Net_1287\ : bit;
SIGNAL tmpOE__Pin_2_net_0 : bit;
SIGNAL tmpIO_0__Pin_2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_2_net_0 : bit;
SIGNAL Net_13781 : bit;
SIGNAL \PWM_LED_1:Net_107\ : bit;
SIGNAL \PWM_LED_1:Net_113\ : bit;
SIGNAL Net_9655 : bit;
SIGNAL \PWM_LED_1:Net_63\ : bit;
SIGNAL \PWM_LED_1:Net_57\ : bit;
SIGNAL \PWM_LED_1:Net_54\ : bit;
SIGNAL Net_15503 : bit;
SIGNAL Net_15500 : bit;
SIGNAL Net_7727 : bit;
SIGNAL \PWM_LED_1:Net_114\ : bit;
SIGNAL \PWM_LED_3:Net_107\ : bit;
SIGNAL \PWM_LED_3:Net_113\ : bit;
SIGNAL Net_12483 : bit;
SIGNAL \PWM_LED_3:Net_63\ : bit;
SIGNAL \PWM_LED_3:Net_57\ : bit;
SIGNAL \PWM_LED_3:Net_54\ : bit;
SIGNAL Net_15513 : bit;
SIGNAL Net_15510 : bit;
SIGNAL \PWM_LED_3:Net_114\ : bit;
SIGNAL Net_12418 : bit;
SIGNAL \PWM_LED_2:Net_107\ : bit;
SIGNAL \PWM_LED_2:Net_113\ : bit;
SIGNAL \PWM_LED_2:Net_63\ : bit;
SIGNAL \PWM_LED_2:Net_57\ : bit;
SIGNAL \PWM_LED_2:Net_54\ : bit;
SIGNAL Net_15523 : bit;
SIGNAL Net_15520 : bit;
SIGNAL \PWM_LED_2:Net_114\ : bit;
SIGNAL \PWM_LED_4:Net_107\ : bit;
SIGNAL \PWM_LED_4:Net_113\ : bit;
SIGNAL \PWM_LED_4:Net_63\ : bit;
SIGNAL \PWM_LED_4:Net_57\ : bit;
SIGNAL \PWM_LED_4:Net_54\ : bit;
SIGNAL Net_15533 : bit;
SIGNAL Net_15530 : bit;
SIGNAL \PWM_LED_4:Net_114\ : bit;
SIGNAL \UART_net:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_net:BUART:txn\\D\ : bit;
SIGNAL \UART_net:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_net:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_net:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_2134D : bit;
SIGNAL \UART_net:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_net:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_net:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_net:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_net:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_net:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_net:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_net:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_net:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_net:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_net:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_net:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_net:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_net:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_net:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_net:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_net:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_net:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_net:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_net:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_net:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_net:BUART:rx_last\\D\ : bit;
SIGNAL \UART_net:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_MOTOR:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Timer_1:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_1:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_1:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_1:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \UART_JY:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_JY:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_JY:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_JY:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_JY:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_JY:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_JY:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_JY:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_JY:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_JY:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_JY:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_JY:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_JY:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_JY:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_JY:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_JY:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_JY:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_JY:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_JY:BUART:rx_last\\D\ : bit;
SIGNAL \UART_JY:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_old_id_5\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_old_id_4\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_old_id_3\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_old_id_2\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_old_id_1\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_old_id_0\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_0\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_1\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_2\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_3\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_4\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_5\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_6\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_7\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_8\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_9\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_10\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_11\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_12\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_13\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_14\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_15\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_16\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_17\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_18\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_19\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_20\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_21\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_22\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_23\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_24\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_25\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_26\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_27\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_28\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_29\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_30\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_31\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_32\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_33\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_34\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_35\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_36\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_37\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_38\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_39\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_40\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_41\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_42\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_43\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_44\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_45\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_46\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_47\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_48\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_49\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_50\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_51\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_52\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_53\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_54\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_55\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_56\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_57\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_58\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_59\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_60\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_61\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_62\\D\ : bit;
SIGNAL \ADC:AMuxHw_2_Decoder_one_hot_63\\D\ : bit;
SIGNAL \ADC:bSAR_SEQ:nrq_edge_detect_reg\\D\ : bit;
SIGNAL \ADC:bSAR_SEQ:bus_clk_nrq_reg\\D\ : bit;
SIGNAL \ADC:bSAR_SEQ:nrq_reg\\D\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:capture_last\\D\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \SRF_05_Timer_1:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \SRF_05_Timer:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \QuadDec_1:Net_1251\\D\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \QuadDec_1:Net_1203\\D\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \QuadDec_1:bQuadDec:state_2\\D\ : bit;
SIGNAL \QuadDec_1:bQuadDec:state_3\\D\ : bit;
SIGNAL \QuadDec_1:bQuadDec:state_1\\D\ : bit;
SIGNAL \QuadDec_1:bQuadDec:state_0\\D\ : bit;
BEGIN

one <=  ('1') ;

Net_2 <= (not \UART_net:BUART:txn\);

zero <=  ('0') ;

\UART_net:BUART:counter_load_not\ <= ((not \UART_net:BUART:tx_bitclk_enable_pre\ and \UART_net:BUART:tx_state_2\)
	OR \UART_net:BUART:tx_state_0\
	OR \UART_net:BUART:tx_state_1\);

\UART_net:BUART:tx_status_0\ <= ((not \UART_net:BUART:tx_state_1\ and not \UART_net:BUART:tx_state_0\ and \UART_net:BUART:tx_bitclk_enable_pre\ and \UART_net:BUART:tx_fifo_empty\ and \UART_net:BUART:tx_state_2\));

\UART_net:BUART:tx_status_2\ <= (not \UART_net:BUART:tx_fifo_notfull\);

Net_2134D <= ((not \UART_net:BUART:reset_reg\ and \UART_net:BUART:tx_state_2\)
	OR (not \UART_net:BUART:reset_reg\ and \UART_net:BUART:tx_state_0\)
	OR (not \UART_net:BUART:reset_reg\ and \UART_net:BUART:tx_state_1\));

\UART_net:BUART:tx_bitclk\\D\ <= ((not \UART_net:BUART:tx_state_2\ and \UART_net:BUART:tx_bitclk_enable_pre\)
	OR (\UART_net:BUART:tx_state_0\ and \UART_net:BUART:tx_bitclk_enable_pre\)
	OR (\UART_net:BUART:tx_state_1\ and \UART_net:BUART:tx_bitclk_enable_pre\));

\UART_net:BUART:tx_mark\\D\ <= ((not \UART_net:BUART:reset_reg\ and \UART_net:BUART:tx_mark\));

\UART_net:BUART:tx_state_2\\D\ <= ((not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:tx_state_2\ and \UART_net:BUART:tx_state_1\ and \UART_net:BUART:tx_counter_dp\ and \UART_net:BUART:tx_bitclk\)
	OR (not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:tx_state_2\ and \UART_net:BUART:tx_state_1\ and \UART_net:BUART:tx_state_0\ and \UART_net:BUART:tx_bitclk\)
	OR (not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:tx_state_1\ and \UART_net:BUART:tx_state_0\ and \UART_net:BUART:tx_state_2\)
	OR (not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:tx_state_0\ and \UART_net:BUART:tx_state_1\ and \UART_net:BUART:tx_state_2\)
	OR (not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:tx_bitclk_enable_pre\ and \UART_net:BUART:tx_state_2\));

\UART_net:BUART:tx_state_1\\D\ <= ((not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:tx_state_1\ and not \UART_net:BUART:tx_state_2\ and \UART_net:BUART:tx_state_0\ and \UART_net:BUART:tx_bitclk\)
	OR (not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:tx_state_2\ and not \UART_net:BUART:tx_bitclk\ and \UART_net:BUART:tx_state_1\)
	OR (not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:tx_bitclk_enable_pre\ and \UART_net:BUART:tx_state_1\ and \UART_net:BUART:tx_state_2\)
	OR (not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:tx_state_0\ and not \UART_net:BUART:tx_counter_dp\ and \UART_net:BUART:tx_state_1\)
	OR (not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:tx_state_0\ and \UART_net:BUART:tx_state_1\ and \UART_net:BUART:tx_state_2\));

\UART_net:BUART:tx_state_0\\D\ <= ((not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:tx_state_1\ and not \UART_net:BUART:tx_fifo_empty\ and \UART_net:BUART:tx_bitclk_enable_pre\ and \UART_net:BUART:tx_state_2\)
	OR (not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:tx_state_1\ and not \UART_net:BUART:tx_state_0\ and not \UART_net:BUART:tx_fifo_empty\ and not \UART_net:BUART:tx_state_2\)
	OR (not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:tx_bitclk_enable_pre\ and \UART_net:BUART:tx_state_0\ and \UART_net:BUART:tx_state_2\)
	OR (not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:tx_state_2\ and not \UART_net:BUART:tx_bitclk\ and \UART_net:BUART:tx_state_0\)
	OR (not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:tx_fifo_empty\ and \UART_net:BUART:tx_state_0\ and \UART_net:BUART:tx_state_2\)
	OR (not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:tx_state_1\ and \UART_net:BUART:tx_state_0\ and \UART_net:BUART:tx_state_2\));

\UART_net:BUART:txn\\D\ <= ((not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:tx_state_0\ and not \UART_net:BUART:tx_shift_out\ and not \UART_net:BUART:tx_state_2\ and not \UART_net:BUART:tx_counter_dp\ and \UART_net:BUART:tx_state_1\ and \UART_net:BUART:tx_bitclk\)
	OR (not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:tx_state_1\ and not \UART_net:BUART:tx_state_2\ and not \UART_net:BUART:tx_bitclk\ and \UART_net:BUART:tx_state_0\)
	OR (not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:tx_state_1\ and not \UART_net:BUART:tx_shift_out\ and not \UART_net:BUART:tx_state_2\ and \UART_net:BUART:tx_state_0\)
	OR (not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:tx_bitclk\ and \UART_net:BUART:txn\ and \UART_net:BUART:tx_state_1\)
	OR (not \UART_net:BUART:reset_reg\ and \UART_net:BUART:txn\ and \UART_net:BUART:tx_state_2\));

\UART_net:BUART:tx_parity_bit\\D\ <= ((not \UART_net:BUART:tx_state_0\ and \UART_net:BUART:txn\ and \UART_net:BUART:tx_parity_bit\)
	OR (not \UART_net:BUART:tx_state_1\ and not \UART_net:BUART:tx_state_0\ and \UART_net:BUART:tx_parity_bit\)
	OR \UART_net:BUART:tx_parity_bit\);

\UART_net:BUART:rx_counter_load\ <= ((not \UART_net:BUART:rx_state_1\ and not \UART_net:BUART:rx_state_0\ and not \UART_net:BUART:rx_state_3\ and not \UART_net:BUART:rx_state_2\));

\UART_net:BUART:rx_bitclk_pre\ <= ((not \UART_net:BUART:rx_count_2\ and not \UART_net:BUART:rx_count_1\ and not \UART_net:BUART:rx_count_0\));

\UART_net:BUART:rx_state_stop1_reg\\D\ <= (not \UART_net:BUART:rx_state_2\
	OR not \UART_net:BUART:rx_state_3\
	OR \UART_net:BUART:rx_state_0\
	OR \UART_net:BUART:rx_state_1\);

\UART_net:BUART:pollcount_1\\D\ <= ((not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:rx_count_2\ and not \UART_net:BUART:rx_count_1\ and not MODIN3_1 and Net_7 and MODIN3_0)
	OR (not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:rx_count_2\ and not \UART_net:BUART:rx_count_1\ and not MODIN3_0 and MODIN3_1)
	OR (not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:rx_count_2\ and not \UART_net:BUART:rx_count_1\ and not Net_7 and MODIN3_1));

\UART_net:BUART:pollcount_0\\D\ <= ((not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:rx_count_2\ and not \UART_net:BUART:rx_count_1\ and not MODIN3_0 and Net_7)
	OR (not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:rx_count_2\ and not \UART_net:BUART:rx_count_1\ and not Net_7 and MODIN3_0));

\UART_net:BUART:rx_postpoll\ <= ((Net_7 and MODIN3_0)
	OR MODIN3_1);

\UART_net:BUART:rx_status_4\ <= ((\UART_net:BUART:rx_load_fifo\ and \UART_net:BUART:rx_fifofull\));

\UART_net:BUART:rx_status_5\ <= ((\UART_net:BUART:rx_fifonotempty\ and \UART_net:BUART:rx_state_stop1_reg\));

\UART_net:BUART:rx_stop_bit_error\\D\ <= ((not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:rx_state_1\ and not \UART_net:BUART:rx_state_0\ and not MODIN3_1 and not MODIN3_0 and \UART_net:BUART:rx_bitclk_enable\ and \UART_net:BUART:rx_state_3\ and \UART_net:BUART:rx_state_2\)
	OR (not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:rx_state_1\ and not \UART_net:BUART:rx_state_0\ and not Net_7 and not MODIN3_1 and \UART_net:BUART:rx_bitclk_enable\ and \UART_net:BUART:rx_state_3\ and \UART_net:BUART:rx_state_2\));

\UART_net:BUART:rx_load_fifo\\D\ <= ((not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:rx_state_1\ and not \UART_net:BUART:rx_state_0\ and not \UART_net:BUART:rx_state_2\ and \UART_net:BUART:rx_bitclk_enable\ and \UART_net:BUART:rx_state_3\)
	OR (not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:rx_state_1\ and not \UART_net:BUART:rx_state_3\ and not \UART_net:BUART:rx_state_2\ and not MODIN6_6 and not MODIN6_4 and \UART_net:BUART:rx_state_0\)
	OR (not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:rx_state_1\ and not \UART_net:BUART:rx_state_3\ and not \UART_net:BUART:rx_state_2\ and not MODIN6_6 and not MODIN6_5 and \UART_net:BUART:rx_state_0\));

\UART_net:BUART:rx_state_3\\D\ <= ((not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:rx_state_1\ and not \UART_net:BUART:rx_state_2\ and not MODIN6_6 and not MODIN6_4 and \UART_net:BUART:rx_state_0\)
	OR (not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:rx_state_1\ and not \UART_net:BUART:rx_state_2\ and not MODIN6_6 and not MODIN6_5 and \UART_net:BUART:rx_state_0\)
	OR (not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:rx_bitclk_enable\ and \UART_net:BUART:rx_state_3\)
	OR (not \UART_net:BUART:reset_reg\ and \UART_net:BUART:rx_state_1\ and \UART_net:BUART:rx_state_3\)
	OR (not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:rx_state_2\ and \UART_net:BUART:rx_state_3\)
	OR (not \UART_net:BUART:reset_reg\ and \UART_net:BUART:rx_state_0\ and \UART_net:BUART:rx_state_3\));

\UART_net:BUART:rx_state_2\\D\ <= ((not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:rx_state_1\ and not \UART_net:BUART:rx_state_0\ and not \UART_net:BUART:rx_state_3\ and not \UART_net:BUART:rx_state_2\ and not Net_7 and \UART_net:BUART:rx_last\)
	OR (not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:rx_state_1\ and not \UART_net:BUART:rx_state_0\ and not \UART_net:BUART:rx_state_2\ and \UART_net:BUART:rx_bitclk_enable\ and \UART_net:BUART:rx_state_3\)
	OR (not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:rx_state_1\ and not \UART_net:BUART:rx_state_3\ and not MODIN6_6 and not MODIN6_4 and \UART_net:BUART:rx_state_0\)
	OR (not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:rx_state_1\ and not \UART_net:BUART:rx_state_3\ and not MODIN6_6 and not MODIN6_5 and \UART_net:BUART:rx_state_0\)
	OR (not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:rx_bitclk_enable\ and \UART_net:BUART:rx_state_2\)
	OR (not \UART_net:BUART:reset_reg\ and \UART_net:BUART:rx_state_1\ and \UART_net:BUART:rx_state_2\)
	OR (not \UART_net:BUART:reset_reg\ and \UART_net:BUART:rx_state_0\ and \UART_net:BUART:rx_state_2\));

\UART_net:BUART:rx_state_1\\D\ <= ((not \UART_net:BUART:reset_reg\ and \UART_net:BUART:rx_state_1\));

\UART_net:BUART:rx_state_0\\D\ <= ((not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:rx_state_1\ and not \UART_net:BUART:rx_state_3\ and not MODIN3_1 and not MODIN3_0 and \UART_net:BUART:rx_bitclk_enable\ and \UART_net:BUART:rx_state_2\)
	OR (not \UART_net:BUART:reset_reg\ and not \UART_net:BUART:rx_state_1\ and not \UART_net:BUART:rx_state_3\ and not Net_7 and not MODIN3_1 and \UART_net:BUART:rx_bitclk_enable\ and \UART_net:BUART:rx_state_2\)
	OR (not \UART_net:BUART:reset_reg\ and \UART_net:BUART:rx_state_0\ and MODIN6_5 and MODIN6_4)
	OR (not \UART_net:BUART:reset_reg\ and \UART_net:BUART:rx_state_0\ and MODIN6_6)
	OR (not \UART_net:BUART:reset_reg\ and \UART_net:BUART:rx_state_0\ and \UART_net:BUART:rx_state_3\)
	OR (not \UART_net:BUART:reset_reg\ and \UART_net:BUART:rx_state_1\ and \UART_net:BUART:rx_state_0\)
	OR (not \UART_net:BUART:reset_reg\ and \UART_net:BUART:rx_state_0\ and \UART_net:BUART:rx_state_2\));

\UART_net:BUART:rx_last\\D\ <= ((not \UART_net:BUART:reset_reg\ and Net_7));

\UART_net:BUART:rx_address_detected\\D\ <= ((not \UART_net:BUART:reset_reg\ and \UART_net:BUART:rx_address_detected\));

\PWM_MOTOR:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_MOTOR:PWMUDB:tc_i\);

\PWM_MOTOR:PWMUDB:dith_count_1\\D\ <= ((not \PWM_MOTOR:PWMUDB:dith_count_1\ and \PWM_MOTOR:PWMUDB:tc_i\ and \PWM_MOTOR:PWMUDB:dith_count_0\)
	OR (not \PWM_MOTOR:PWMUDB:dith_count_0\ and \PWM_MOTOR:PWMUDB:dith_count_1\)
	OR (not \PWM_MOTOR:PWMUDB:tc_i\ and \PWM_MOTOR:PWMUDB:dith_count_1\));

\PWM_MOTOR:PWMUDB:dith_count_0\\D\ <= ((not \PWM_MOTOR:PWMUDB:dith_count_0\ and \PWM_MOTOR:PWMUDB:tc_i\)
	OR (not \PWM_MOTOR:PWMUDB:tc_i\ and \PWM_MOTOR:PWMUDB:dith_count_0\));

\PWM_MOTOR:PWMUDB:tc_i_reg\\D\ <= ((\PWM_MOTOR:PWMUDB:runmode_enable\ and \PWM_MOTOR:PWMUDB:tc_i\));

\PWM_MOTOR:PWMUDB:pwm1_i\ <= ((\PWM_MOTOR:PWMUDB:runmode_enable\ and \PWM_MOTOR:PWMUDB:cmp1_less\));

\PWM_MOTOR:PWMUDB:pwm2_i\ <= ((\PWM_MOTOR:PWMUDB:runmode_enable\ and \PWM_MOTOR:PWMUDB:cmp2_less\));

\Timer_1:TimerUDB:status_tc\ <= ((\Timer_1:TimerUDB:control_7\ and \Timer_1:TimerUDB:per_zero\));

\UART_JY:BUART:rx_counter_load\ <= ((not \UART_JY:BUART:rx_state_1\ and not \UART_JY:BUART:rx_state_0\ and not \UART_JY:BUART:rx_state_3\ and not \UART_JY:BUART:rx_state_2\));

\UART_JY:BUART:rx_bitclk_pre\ <= ((not \UART_JY:BUART:rx_count_2\ and not \UART_JY:BUART:rx_count_1\ and not \UART_JY:BUART:rx_count_0\));

\UART_JY:BUART:rx_state_stop1_reg\\D\ <= (not \UART_JY:BUART:rx_state_2\
	OR not \UART_JY:BUART:rx_state_3\
	OR \UART_JY:BUART:rx_state_0\
	OR \UART_JY:BUART:rx_state_1\);

\UART_JY:BUART:pollcount_1\\D\ <= ((not \UART_JY:BUART:reset_reg\ and not \UART_JY:BUART:rx_count_2\ and not \UART_JY:BUART:rx_count_1\ and not \UART_JY:BUART:pollcount_1\ and Net_559 and \UART_JY:BUART:pollcount_0\)
	OR (not \UART_JY:BUART:reset_reg\ and not \UART_JY:BUART:rx_count_2\ and not \UART_JY:BUART:rx_count_1\ and not \UART_JY:BUART:pollcount_0\ and \UART_JY:BUART:pollcount_1\)
	OR (not \UART_JY:BUART:reset_reg\ and not \UART_JY:BUART:rx_count_2\ and not \UART_JY:BUART:rx_count_1\ and not Net_559 and \UART_JY:BUART:pollcount_1\));

\UART_JY:BUART:pollcount_0\\D\ <= ((not \UART_JY:BUART:reset_reg\ and not \UART_JY:BUART:rx_count_2\ and not \UART_JY:BUART:rx_count_1\ and not \UART_JY:BUART:pollcount_0\ and Net_559)
	OR (not \UART_JY:BUART:reset_reg\ and not \UART_JY:BUART:rx_count_2\ and not \UART_JY:BUART:rx_count_1\ and not Net_559 and \UART_JY:BUART:pollcount_0\));

\UART_JY:BUART:rx_postpoll\ <= ((Net_559 and \UART_JY:BUART:pollcount_0\)
	OR \UART_JY:BUART:pollcount_1\);

\UART_JY:BUART:rx_status_4\ <= ((\UART_JY:BUART:rx_load_fifo\ and \UART_JY:BUART:rx_fifofull\));

\UART_JY:BUART:rx_status_5\ <= ((\UART_JY:BUART:rx_fifonotempty\ and \UART_JY:BUART:rx_state_stop1_reg\));

\UART_JY:BUART:rx_stop_bit_error\\D\ <= ((not \UART_JY:BUART:reset_reg\ and not \UART_JY:BUART:rx_state_1\ and not \UART_JY:BUART:rx_state_0\ and not \UART_JY:BUART:pollcount_1\ and not \UART_JY:BUART:pollcount_0\ and \UART_JY:BUART:rx_bitclk_enable\ and \UART_JY:BUART:rx_state_3\ and \UART_JY:BUART:rx_state_2\)
	OR (not \UART_JY:BUART:reset_reg\ and not \UART_JY:BUART:rx_state_1\ and not \UART_JY:BUART:rx_state_0\ and not \UART_JY:BUART:pollcount_1\ and not Net_559 and \UART_JY:BUART:rx_bitclk_enable\ and \UART_JY:BUART:rx_state_3\ and \UART_JY:BUART:rx_state_2\));

\UART_JY:BUART:rx_load_fifo\\D\ <= ((not \UART_JY:BUART:reset_reg\ and not \UART_JY:BUART:rx_state_1\ and not \UART_JY:BUART:rx_state_0\ and not \UART_JY:BUART:rx_state_2\ and \UART_JY:BUART:rx_bitclk_enable\ and \UART_JY:BUART:rx_state_3\)
	OR (not \UART_JY:BUART:reset_reg\ and not \UART_JY:BUART:rx_state_1\ and not \UART_JY:BUART:rx_state_3\ and not \UART_JY:BUART:rx_state_2\ and not \UART_JY:BUART:rx_count_6\ and not \UART_JY:BUART:rx_count_4\ and \UART_JY:BUART:rx_state_0\)
	OR (not \UART_JY:BUART:reset_reg\ and not \UART_JY:BUART:rx_state_1\ and not \UART_JY:BUART:rx_state_3\ and not \UART_JY:BUART:rx_state_2\ and not \UART_JY:BUART:rx_count_6\ and not \UART_JY:BUART:rx_count_5\ and \UART_JY:BUART:rx_state_0\));

\UART_JY:BUART:rx_state_3\\D\ <= ((not \UART_JY:BUART:reset_reg\ and not \UART_JY:BUART:rx_state_1\ and not \UART_JY:BUART:rx_state_2\ and not \UART_JY:BUART:rx_count_6\ and not \UART_JY:BUART:rx_count_4\ and \UART_JY:BUART:rx_state_0\)
	OR (not \UART_JY:BUART:reset_reg\ and not \UART_JY:BUART:rx_state_1\ and not \UART_JY:BUART:rx_state_2\ and not \UART_JY:BUART:rx_count_6\ and not \UART_JY:BUART:rx_count_5\ and \UART_JY:BUART:rx_state_0\)
	OR (not \UART_JY:BUART:reset_reg\ and not \UART_JY:BUART:rx_bitclk_enable\ and \UART_JY:BUART:rx_state_3\)
	OR (not \UART_JY:BUART:reset_reg\ and \UART_JY:BUART:rx_state_1\ and \UART_JY:BUART:rx_state_3\)
	OR (not \UART_JY:BUART:reset_reg\ and not \UART_JY:BUART:rx_state_2\ and \UART_JY:BUART:rx_state_3\)
	OR (not \UART_JY:BUART:reset_reg\ and \UART_JY:BUART:rx_state_0\ and \UART_JY:BUART:rx_state_3\));

\UART_JY:BUART:rx_state_2\\D\ <= ((not \UART_JY:BUART:reset_reg\ and not \UART_JY:BUART:rx_state_1\ and not \UART_JY:BUART:rx_state_0\ and not \UART_JY:BUART:rx_state_3\ and not \UART_JY:BUART:rx_state_2\ and not Net_559 and \UART_JY:BUART:rx_last\)
	OR (not \UART_JY:BUART:reset_reg\ and not \UART_JY:BUART:rx_state_1\ and not \UART_JY:BUART:rx_state_0\ and not \UART_JY:BUART:rx_state_2\ and \UART_JY:BUART:rx_bitclk_enable\ and \UART_JY:BUART:rx_state_3\)
	OR (not \UART_JY:BUART:reset_reg\ and not \UART_JY:BUART:rx_state_1\ and not \UART_JY:BUART:rx_state_3\ and not \UART_JY:BUART:rx_count_6\ and not \UART_JY:BUART:rx_count_4\ and \UART_JY:BUART:rx_state_0\)
	OR (not \UART_JY:BUART:reset_reg\ and not \UART_JY:BUART:rx_state_1\ and not \UART_JY:BUART:rx_state_3\ and not \UART_JY:BUART:rx_count_6\ and not \UART_JY:BUART:rx_count_5\ and \UART_JY:BUART:rx_state_0\)
	OR (not \UART_JY:BUART:reset_reg\ and not \UART_JY:BUART:rx_bitclk_enable\ and \UART_JY:BUART:rx_state_2\)
	OR (not \UART_JY:BUART:reset_reg\ and \UART_JY:BUART:rx_state_1\ and \UART_JY:BUART:rx_state_2\)
	OR (not \UART_JY:BUART:reset_reg\ and \UART_JY:BUART:rx_state_0\ and \UART_JY:BUART:rx_state_2\));

\UART_JY:BUART:rx_state_1\\D\ <= ((not \UART_JY:BUART:reset_reg\ and \UART_JY:BUART:rx_state_1\));

\UART_JY:BUART:rx_state_0\\D\ <= ((not \UART_JY:BUART:reset_reg\ and not \UART_JY:BUART:rx_state_1\ and not \UART_JY:BUART:rx_state_3\ and not \UART_JY:BUART:pollcount_1\ and not \UART_JY:BUART:pollcount_0\ and \UART_JY:BUART:rx_bitclk_enable\ and \UART_JY:BUART:rx_state_2\)
	OR (not \UART_JY:BUART:reset_reg\ and not \UART_JY:BUART:rx_state_1\ and not \UART_JY:BUART:rx_state_3\ and not \UART_JY:BUART:pollcount_1\ and not Net_559 and \UART_JY:BUART:rx_bitclk_enable\ and \UART_JY:BUART:rx_state_2\)
	OR (not \UART_JY:BUART:reset_reg\ and \UART_JY:BUART:rx_state_0\ and \UART_JY:BUART:rx_count_5\ and \UART_JY:BUART:rx_count_4\)
	OR (not \UART_JY:BUART:reset_reg\ and \UART_JY:BUART:rx_state_0\ and \UART_JY:BUART:rx_count_6\)
	OR (not \UART_JY:BUART:reset_reg\ and \UART_JY:BUART:rx_state_0\ and \UART_JY:BUART:rx_state_3\)
	OR (not \UART_JY:BUART:reset_reg\ and \UART_JY:BUART:rx_state_1\ and \UART_JY:BUART:rx_state_0\)
	OR (not \UART_JY:BUART:reset_reg\ and \UART_JY:BUART:rx_state_0\ and \UART_JY:BUART:rx_state_2\));

\UART_JY:BUART:rx_last\\D\ <= ((not \UART_JY:BUART:reset_reg\ and Net_559));

\UART_JY:BUART:rx_address_detected\\D\ <= ((not \UART_JY:BUART:reset_reg\ and \UART_JY:BUART:rx_address_detected\));

\ADC:AMuxHw_2_Decoder_is_active\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

\ADC:AMuxHw_2_Decoder_one_hot_0\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\));

\ADC:AMuxHw_2_Decoder_one_hot_1\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_2\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

\ADC:AMuxHw_2_Decoder_one_hot_3\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_4\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_2\));

\ADC:AMuxHw_2_Decoder_one_hot_5\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_6\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

\ADC:AMuxHw_2_Decoder_one_hot_7\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_8\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_3\));

\ADC:AMuxHw_2_Decoder_one_hot_9\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_10\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

\ADC:AMuxHw_2_Decoder_one_hot_11\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_12\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\));

\ADC:AMuxHw_2_Decoder_one_hot_13\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_14\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

\ADC:AMuxHw_2_Decoder_one_hot_15\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_16\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_4\));

\ADC:AMuxHw_2_Decoder_one_hot_17\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_18\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

\ADC:AMuxHw_2_Decoder_one_hot_19\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_20\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\));

\ADC:AMuxHw_2_Decoder_one_hot_21\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_22\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

\ADC:AMuxHw_2_Decoder_one_hot_23\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_24\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\));

\ADC:AMuxHw_2_Decoder_one_hot_25\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_26\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

\ADC:AMuxHw_2_Decoder_one_hot_27\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_28\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\));

\ADC:AMuxHw_2_Decoder_one_hot_29\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_30\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

\ADC:AMuxHw_2_Decoder_one_hot_31\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_32\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\));

\ADC:AMuxHw_2_Decoder_one_hot_33\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_34\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

\ADC:AMuxHw_2_Decoder_one_hot_35\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_36\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\));

\ADC:AMuxHw_2_Decoder_one_hot_37\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_38\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

\ADC:AMuxHw_2_Decoder_one_hot_39\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_40\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\));

\ADC:AMuxHw_2_Decoder_one_hot_41\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_42\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

\ADC:AMuxHw_2_Decoder_one_hot_43\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_44\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\));

\ADC:AMuxHw_2_Decoder_one_hot_45\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_46\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

\ADC:AMuxHw_2_Decoder_one_hot_47\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_48\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\));

\ADC:AMuxHw_2_Decoder_one_hot_49\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_50\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

\ADC:AMuxHw_2_Decoder_one_hot_51\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_52\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\));

\ADC:AMuxHw_2_Decoder_one_hot_53\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_54\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

\ADC:AMuxHw_2_Decoder_one_hot_55\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_56\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\));

\ADC:AMuxHw_2_Decoder_one_hot_57\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_58\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

\ADC:AMuxHw_2_Decoder_one_hot_59\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_60\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\));

\ADC:AMuxHw_2_Decoder_one_hot_61\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:AMuxHw_2_Decoder_one_hot_62\\D\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

\ADC:AMuxHw_2_Decoder_one_hot_63\\D\ <= ((\ADC:AMuxHw_2_Decoder_is_active\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

\ADC:bSAR_SEQ:cnt_enable\ <= (\ADC:bSAR_SEQ:load_period\
	OR Net_4134);

\ADC:bSAR_SEQ:bus_clk_nrq_reg\\D\ <= ((not Net_4135 and \ADC:bSAR_SEQ:bus_clk_nrq_reg\)
	OR \ADC:Net_3935\);

\ADC:bSAR_SEQ:nrq_edge_detect\ <= ((not \ADC:bSAR_SEQ:nrq_reg\ and \ADC:bSAR_SEQ:bus_clk_nrq_reg\));

\ADC:MODULE_1:g1:a0:gx:u0:lt_5\ <= ((not \ADC:ch_addr_5\ and not \ADC:ch_addr_4\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC:ch_addr_4\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC:ch_addr_5\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC:ch_addr_5\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_4\)
	OR (not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\)
	OR (not \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_5\));

\ADC:MODULE_1:g1:a0:gx:u0:gt_5\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_5\ and \ADC:ch_addr_4\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_4\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_5\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_5\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\));

\ADC:MODULE_1:g1:a0:gx:u0:lt_2\ <= ((not \ADC:ch_addr_2\ and not \ADC:ch_addr_1\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC:ch_addr_1\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC:ch_addr_2\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC:ch_addr_2\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_1\)
	OR (not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\)
	OR (not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_2\));

\ADC:MODULE_1:g1:a0:gx:u0:gt_2\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_2\ and \ADC:ch_addr_1\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_1\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_2\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_2\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\));

\SRF_05_Timer_1:TimerUDB:capt_fifo_load\ <= ((not \SRF_05_Timer_1:TimerUDB:capture_last\ and \SRF_05_Timer_1:TimerUDB:control_7\ and Net_5353)
	OR (not Net_5353 and \SRF_05_Timer_1:TimerUDB:control_7\ and \SRF_05_Timer_1:TimerUDB:capture_last\));

\SRF_05_Timer_1:TimerUDB:status_tc\ <= ((\SRF_05_Timer_1:TimerUDB:control_7\ and \SRF_05_Timer_1:TimerUDB:per_zero\));

\SRF_05_Timer_1:TimerUDB:int_capt_count_1\\D\ <= ((not MODIN12_1 and not MODIN13_0 and \SRF_05_Timer_1:TimerUDB:capt_fifo_load\ and MODIN12_0)
	OR (not MODIN12_1 and \SRF_05_Timer_1:TimerUDB:capt_fifo_load\ and MODIN12_0 and MODIN13_1)
	OR (not MODIN12_0 and MODIN12_1 and MODIN13_0)
	OR (not MODIN12_0 and not MODIN13_1 and MODIN12_1)
	OR (not \SRF_05_Timer_1:TimerUDB:capt_fifo_load\ and MODIN12_1));

\SRF_05_Timer_1:TimerUDB:int_capt_count_0\\D\ <= ((not MODIN12_0 and not MODIN13_1 and \SRF_05_Timer_1:TimerUDB:capt_fifo_load\ and MODIN12_1)
	OR (not MODIN12_1 and not MODIN12_0 and \SRF_05_Timer_1:TimerUDB:capt_fifo_load\ and MODIN13_1)
	OR (not \SRF_05_Timer_1:TimerUDB:capt_fifo_load\ and MODIN12_0)
	OR (not MODIN12_0 and \SRF_05_Timer_1:TimerUDB:capt_fifo_load\ and MODIN13_0));

\SRF_05_Timer_1:TimerUDB:capt_int_temp\\D\ <= ((not MODIN12_1 and not MODIN12_0 and not MODIN13_1 and not MODIN13_0 and \SRF_05_Timer_1:TimerUDB:capt_fifo_load\)
	OR (not MODIN12_0 and not MODIN13_0 and \SRF_05_Timer_1:TimerUDB:capt_fifo_load\ and MODIN12_1 and MODIN13_1)
	OR (not MODIN12_1 and not MODIN13_1 and \SRF_05_Timer_1:TimerUDB:capt_fifo_load\ and MODIN12_0 and MODIN13_0)
	OR (\SRF_05_Timer_1:TimerUDB:capt_fifo_load\ and MODIN12_1 and MODIN12_0 and MODIN13_1 and MODIN13_0));

\SRF_05_Timer:TimerUDB:capt_fifo_load\ <= ((not \SRF_05_Timer:TimerUDB:capture_last\ and \SRF_05_Timer:TimerUDB:control_7\ and Net_5329)
	OR (not Net_5329 and \SRF_05_Timer:TimerUDB:control_7\ and \SRF_05_Timer:TimerUDB:capture_last\));

\SRF_05_Timer:TimerUDB:status_tc\ <= ((\SRF_05_Timer:TimerUDB:control_7\ and \SRF_05_Timer:TimerUDB:per_zero\));

\SRF_05_Timer:TimerUDB:int_capt_count_1\\D\ <= ((not \SRF_05_Timer:TimerUDB:control_0\ and not \SRF_05_Timer:TimerUDB:int_capt_count_1\ and \SRF_05_Timer:TimerUDB:capt_fifo_load\ and \SRF_05_Timer:TimerUDB:int_capt_count_0\)
	OR (not \SRF_05_Timer:TimerUDB:int_capt_count_1\ and \SRF_05_Timer:TimerUDB:control_1\ and \SRF_05_Timer:TimerUDB:capt_fifo_load\ and \SRF_05_Timer:TimerUDB:int_capt_count_0\)
	OR (not \SRF_05_Timer:TimerUDB:int_capt_count_0\ and \SRF_05_Timer:TimerUDB:control_0\ and \SRF_05_Timer:TimerUDB:int_capt_count_1\)
	OR (not \SRF_05_Timer:TimerUDB:control_1\ and not \SRF_05_Timer:TimerUDB:int_capt_count_0\ and \SRF_05_Timer:TimerUDB:int_capt_count_1\)
	OR (not \SRF_05_Timer:TimerUDB:capt_fifo_load\ and \SRF_05_Timer:TimerUDB:int_capt_count_1\));

\SRF_05_Timer:TimerUDB:int_capt_count_0\\D\ <= ((not \SRF_05_Timer:TimerUDB:int_capt_count_1\ and not \SRF_05_Timer:TimerUDB:int_capt_count_0\ and \SRF_05_Timer:TimerUDB:control_1\ and \SRF_05_Timer:TimerUDB:capt_fifo_load\)
	OR (not \SRF_05_Timer:TimerUDB:control_1\ and not \SRF_05_Timer:TimerUDB:int_capt_count_0\ and \SRF_05_Timer:TimerUDB:capt_fifo_load\ and \SRF_05_Timer:TimerUDB:int_capt_count_1\)
	OR (not \SRF_05_Timer:TimerUDB:capt_fifo_load\ and \SRF_05_Timer:TimerUDB:int_capt_count_0\)
	OR (not \SRF_05_Timer:TimerUDB:int_capt_count_0\ and \SRF_05_Timer:TimerUDB:control_0\ and \SRF_05_Timer:TimerUDB:capt_fifo_load\));

\SRF_05_Timer:TimerUDB:capt_int_temp\\D\ <= ((not \SRF_05_Timer:TimerUDB:control_1\ and not \SRF_05_Timer:TimerUDB:control_0\ and not \SRF_05_Timer:TimerUDB:int_capt_count_1\ and not \SRF_05_Timer:TimerUDB:int_capt_count_0\ and \SRF_05_Timer:TimerUDB:capt_fifo_load\)
	OR (not \SRF_05_Timer:TimerUDB:control_0\ and not \SRF_05_Timer:TimerUDB:int_capt_count_0\ and \SRF_05_Timer:TimerUDB:control_1\ and \SRF_05_Timer:TimerUDB:capt_fifo_load\ and \SRF_05_Timer:TimerUDB:int_capt_count_1\)
	OR (not \SRF_05_Timer:TimerUDB:control_1\ and not \SRF_05_Timer:TimerUDB:int_capt_count_1\ and \SRF_05_Timer:TimerUDB:control_0\ and \SRF_05_Timer:TimerUDB:capt_fifo_load\ and \SRF_05_Timer:TimerUDB:int_capt_count_0\)
	OR (\SRF_05_Timer:TimerUDB:control_1\ and \SRF_05_Timer:TimerUDB:control_0\ and \SRF_05_Timer:TimerUDB:capt_fifo_load\ and \SRF_05_Timer:TimerUDB:int_capt_count_1\ and \SRF_05_Timer:TimerUDB:int_capt_count_0\));

\QuadDec_1:Cnt16:CounterUDB:reload\ <= (\QuadDec_1:Cnt16:CounterUDB:overflow\
	OR \QuadDec_1:Cnt16:CounterUDB:status_1\
	OR \QuadDec_1:Net_1260\);

\QuadDec_1:Cnt16:CounterUDB:status_0\ <= ((not \QuadDec_1:Cnt16:CounterUDB:prevCompare\ and \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\));

\QuadDec_1:Cnt16:CounterUDB:status_2\ <= ((not \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ and \QuadDec_1:Cnt16:CounterUDB:overflow\));

\QuadDec_1:Cnt16:CounterUDB:status_3\ <= ((not \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ and \QuadDec_1:Cnt16:CounterUDB:status_1\));

\QuadDec_1:Cnt16:CounterUDB:count_enable\ <= ((not \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ and \QuadDec_1:Cnt16:CounterUDB:control_7\ and \QuadDec_1:Net_1203\));

\QuadDec_1:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_1:Cnt16:CounterUDB:status_1\
	OR \QuadDec_1:Cnt16:CounterUDB:overflow\);

\QuadDec_1:bQuadDec:quad_A_filt\\D\ <= ((\QuadDec_1:bQuadDec:quad_A_delayed_0\ and \QuadDec_1:bQuadDec:quad_A_delayed_1\ and \QuadDec_1:bQuadDec:quad_A_delayed_2\)
	OR (\QuadDec_1:bQuadDec:quad_A_delayed_2\ and \QuadDec_1:bQuadDec:quad_A_filt\)
	OR (\QuadDec_1:bQuadDec:quad_A_delayed_1\ and \QuadDec_1:bQuadDec:quad_A_filt\)
	OR (\QuadDec_1:bQuadDec:quad_A_delayed_0\ and \QuadDec_1:bQuadDec:quad_A_filt\));

\QuadDec_1:bQuadDec:quad_B_filt\\D\ <= ((\QuadDec_1:bQuadDec:quad_B_delayed_0\ and \QuadDec_1:bQuadDec:quad_B_delayed_1\ and \QuadDec_1:bQuadDec:quad_B_delayed_2\)
	OR (\QuadDec_1:bQuadDec:quad_B_delayed_2\ and \QuadDec_1:bQuadDec:quad_B_filt\)
	OR (\QuadDec_1:bQuadDec:quad_B_delayed_1\ and \QuadDec_1:bQuadDec:quad_B_filt\)
	OR (\QuadDec_1:bQuadDec:quad_B_delayed_0\ and \QuadDec_1:bQuadDec:quad_B_filt\));

\QuadDec_1:bQuadDec:state_3\\D\ <= ((not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_B_filt\ and \QuadDec_1:bQuadDec:state_1\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_B_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:state_0\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:quad_B_filt\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:state_1\ and \QuadDec_1:bQuadDec:state_0\)
	OR (not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:quad_B_filt\));

\QuadDec_1:bQuadDec:state_2\\D\ <= ((\QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:state_0\)
	OR (\QuadDec_1:Net_1260\ and \QuadDec_1:bQuadDec:state_0\)
	OR (\QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:state_1\)
	OR (\QuadDec_1:Net_1260\ and \QuadDec_1:bQuadDec:state_1\)
	OR (\QuadDec_1:Net_1260\ and \QuadDec_1:bQuadDec:error\));

\QuadDec_1:bQuadDec:state_1\\D\ <= ((not \QuadDec_1:bQuadDec:quad_B_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_A_filt\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:error\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:quad_B_filt\ and \QuadDec_1:bQuadDec:state_0\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:state_1\));

\QuadDec_1:bQuadDec:state_0\\D\ <= ((not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_B_filt\ and \QuadDec_1:bQuadDec:error\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:quad_B_filt\ and \QuadDec_1:bQuadDec:state_1\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:quad_B_filt\ and \QuadDec_1:bQuadDec:state_0\));

\QuadDec_1:Net_1251\\D\ <= ((not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_B_filt\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:state_1\ and \QuadDec_1:bQuadDec:state_0\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:quad_B_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:state_1\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:quad_B_filt\ and \QuadDec_1:bQuadDec:state_0\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:Net_1251\ and \QuadDec_1:bQuadDec:error\)
	OR (not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:Net_1251\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:state_0\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_B_filt\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:Net_1251\ and \QuadDec_1:bQuadDec:state_1\)
	OR (not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:Net_1251\ and \QuadDec_1:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:Net_1251\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:Net_1251\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and \QuadDec_1:Net_1251\ and \QuadDec_1:bQuadDec:quad_B_filt\));

\QuadDec_1:Net_1203\\D\ <= ((not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:quad_B_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and \QuadDec_1:bQuadDec:state_0\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:Net_1203\ and \QuadDec_1:bQuadDec:error\)
	OR (not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_B_filt\));

\QuadDec_1:Net_530\ <= ((not \QuadDec_1:Net_1264\ and \QuadDec_1:Net_1275\ and \QuadDec_1:Net_1251\));

\QuadDec_1:Net_611\ <= ((not \QuadDec_1:Net_1251\ and not \QuadDec_1:Net_1264\ and \QuadDec_1:Net_1275\));

\UART_net:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_net:Net_9\,
		dig_domain_out=>open);
\UART_net:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_net:Net_9\,
		enable=>one,
		clock_out=>\UART_net:BUART:clock_op\);
\UART_net:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_net:BUART:reset_reg\,
		clk=>\UART_net:BUART:clock_op\,
		cs_addr=>(\UART_net:BUART:tx_state_1\, \UART_net:BUART:tx_state_0\, \UART_net:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_net:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_net:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_net:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_net:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_net:BUART:reset_reg\,
		clk=>\UART_net:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_net:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_net:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_net:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_net:BUART:sc_out_7\, \UART_net:BUART:sc_out_6\, \UART_net:BUART:sc_out_5\, \UART_net:BUART:sc_out_4\,
			\UART_net:BUART:sc_out_3\, \UART_net:BUART:sc_out_2\, \UART_net:BUART:sc_out_1\, \UART_net:BUART:sc_out_0\));
\UART_net:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_net:BUART:reset_reg\,
		clock=>\UART_net:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_net:BUART:tx_fifo_notfull\,
			\UART_net:BUART:tx_status_2\, \UART_net:BUART:tx_fifo_empty\, \UART_net:BUART:tx_status_0\),
		interrupt=>Net_38);
\UART_net:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_net:BUART:reset_reg\,
		clk=>\UART_net:BUART:clock_op\,
		cs_addr=>(\UART_net:BUART:rx_state_1\, \UART_net:BUART:rx_state_0\, \UART_net:BUART:rx_bitclk_enable\),
		route_si=>\UART_net:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_net:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_net:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_net:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_net:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_net:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_net:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_net:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_net:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_net:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_net:BUART:clock_op\,
		reset=>\UART_net:BUART:reset_reg\,
		load=>\UART_net:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN6_6, MODIN6_5, MODIN6_4, MODIN6_3,
			\UART_net:BUART:rx_count_2\, \UART_net:BUART:rx_count_1\, \UART_net:BUART:rx_count_0\),
		tc=>\UART_net:BUART:rx_count7_tc\);
\UART_net:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_net:BUART:reset_reg\,
		clock=>\UART_net:BUART:clock_op\,
		status=>(zero, \UART_net:BUART:rx_status_5\, \UART_net:BUART:rx_status_4\, \UART_net:BUART:rx_status_3\,
			\UART_net:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_53);
Rx_net:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_7,
		analog=>(open),
		io=>(tmpIO_0__Rx_net_net_0),
		siovref=>(tmpSIOVREF__Rx_net_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_net_net_0);
Tx_net:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_2,
		fb=>(tmpFB_0__Tx_net_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_net_net_0),
		siovref=>(tmpSIOVREF__Tx_net_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_net_net_0);
isr_tx_net:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_38);
L_PWM_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_4236,
		fb=>(tmpFB_0__L_PWM_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__L_PWM_1_net_0),
		siovref=>(tmpSIOVREF__L_PWM_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__L_PWM_1_net_0);
\PWM_MOTOR:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_11105,
		enable=>one,
		clock_out=>\PWM_MOTOR:PWMUDB:ClockOutFromEnBlock\);
\PWM_MOTOR:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_MOTOR:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_MOTOR:PWMUDB:control_7\, \PWM_MOTOR:PWMUDB:control_6\, \PWM_MOTOR:PWMUDB:control_5\, \PWM_MOTOR:PWMUDB:control_4\,
			\PWM_MOTOR:PWMUDB:control_3\, \PWM_MOTOR:PWMUDB:control_2\, \PWM_MOTOR:PWMUDB:control_1\, \PWM_MOTOR:PWMUDB:control_0\));
\PWM_MOTOR:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_MOTOR:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_MOTOR:PWMUDB:tc_i\, \PWM_MOTOR:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_MOTOR:PWMUDB:nc2\,
		cl0=>\PWM_MOTOR:PWMUDB:nc3\,
		z0=>\PWM_MOTOR:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_MOTOR:PWMUDB:nc4\,
		cl1=>\PWM_MOTOR:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_MOTOR:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_MOTOR:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_MOTOR:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_MOTOR:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_MOTOR:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_MOTOR:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_MOTOR:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_MOTOR:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_MOTOR:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_MOTOR:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_MOTOR:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_MOTOR:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_MOTOR:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_MOTOR:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_MOTOR:PWMUDB:sP16:pwmdp:cap_1\, \PWM_MOTOR:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_MOTOR:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_MOTOR:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_MOTOR:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_MOTOR:PWMUDB:tc_i\, \PWM_MOTOR:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_MOTOR:PWMUDB:cmp1_eq\,
		cl0=>\PWM_MOTOR:PWMUDB:cmp1_less\,
		z0=>\PWM_MOTOR:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_MOTOR:PWMUDB:cmp2_eq\,
		cl1=>\PWM_MOTOR:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_MOTOR:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_MOTOR:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_MOTOR:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_MOTOR:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_MOTOR:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_MOTOR:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_MOTOR:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_MOTOR:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_MOTOR:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_MOTOR:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_MOTOR:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_MOTOR:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_MOTOR:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_MOTOR:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_MOTOR:PWMUDB:sP16:pwmdp:cap_1\, \PWM_MOTOR:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_MOTOR:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_MOTOR:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\);
isr_rx_net:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_53);
R_PWM_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"21132657-2ac0-46d5-b950-82036a2893e4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_13899,
		fb=>(tmpFB_0__R_PWM_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__R_PWM_1_net_0),
		siovref=>(tmpSIOVREF__R_PWM_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__R_PWM_1_net_0);
L_IN_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"deb7e040-475d-4725-94e8-df189e3b8f56",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__L_IN_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__L_IN_1_net_0),
		siovref=>(tmpSIOVREF__L_IN_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__L_IN_1_net_0);
L_IN_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e4f496b2-c640-4e3d-8ec6-37556dcf73ff",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__L_IN_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__L_IN_2_net_0),
		siovref=>(tmpSIOVREF__L_IN_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__L_IN_2_net_0);
R_IN_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9673f003-8e94-498f-a928-2a91fc9e6c38",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__R_IN_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__R_IN_1_net_0),
		siovref=>(tmpSIOVREF__R_IN_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__R_IN_1_net_0);
R_IN_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"72c1a041-9336-4ba8-b7a8-158693ff13ed",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__R_IN_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__R_IN_2_net_0),
		siovref=>(tmpSIOVREF__R_IN_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__R_IN_2_net_0);
timer_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10,
		dig_domain_out=>open);
\Timer_1:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>one,
		clock_out=>\Timer_1:TimerUDB:ClockOutFromEnBlock\);
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>one,
		clock_out=>\Timer_1:TimerUDB:Clk_Ctl_i\);
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer_1:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_1:TimerUDB:control_7\, \Timer_1:TimerUDB:control_6\, \Timer_1:TimerUDB:control_5\, \Timer_1:TimerUDB:control_4\,
			\Timer_1:TimerUDB:control_3\, \Timer_1:TimerUDB:control_2\, \Timer_1:TimerUDB:control_1\, \Timer_1:TimerUDB:control_0\));
\Timer_1:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Timer_1:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer_1:TimerUDB:status_3\,
			\Timer_1:TimerUDB:status_2\, zero, \Timer_1:TimerUDB:status_tc\),
		interrupt=>\Timer_1:Net_55\);
\Timer_1:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_1:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_1:TimerUDB:control_7\, \Timer_1:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_1:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_1:TimerUDB:nc3\,
		f0_blk_stat=>\Timer_1:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Timer_1:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Timer_1:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\Timer_1:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\Timer_1:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Timer_1:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_1:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Timer_1:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_1:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Timer_1:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_1:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Timer_1:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_1:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Timer_1:TimerUDB:sT16:timerdp:cap_1\, \Timer_1:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Timer_1:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_1:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_1:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_1:TimerUDB:control_7\, \Timer_1:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_1:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_1:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_1:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_1:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\Timer_1:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\Timer_1:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Timer_1:TimerUDB:sT16:timerdp:msb\,
		cei=>(\Timer_1:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_1:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Timer_1:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_1:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Timer_1:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_1:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Timer_1:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_1:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Timer_1:TimerUDB:sT16:timerdp:cap_1\, \Timer_1:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\Timer_1:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
isr_timer:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_591);
\UART_JY:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"0e0436fb-aded-4e88-8c12-3b08283cc2c7/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_JY:Net_9\,
		dig_domain_out=>open);
\UART_JY:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_JY:Net_9\,
		enable=>one,
		clock_out=>\UART_JY:BUART:clock_op\);
\UART_JY:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_JY:BUART:reset_reg\,
		clk=>\UART_JY:BUART:clock_op\,
		cs_addr=>(\UART_JY:BUART:rx_state_1\, \UART_JY:BUART:rx_state_0\, \UART_JY:BUART:rx_bitclk_enable\),
		route_si=>\UART_JY:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_JY:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_JY:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_JY:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_JY:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_JY:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_JY:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_JY:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_JY:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_JY:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_JY:BUART:clock_op\,
		reset=>\UART_JY:BUART:reset_reg\,
		load=>\UART_JY:BUART:rx_counter_load\,
		enable=>one,
		count=>(\UART_JY:BUART:rx_count_6\, \UART_JY:BUART:rx_count_5\, \UART_JY:BUART:rx_count_4\, \UART_JY:BUART:rx_count_3\,
			\UART_JY:BUART:rx_count_2\, \UART_JY:BUART:rx_count_1\, \UART_JY:BUART:rx_count_0\),
		tc=>\UART_JY:BUART:rx_count7_tc\);
\UART_JY:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_JY:BUART:reset_reg\,
		clock=>\UART_JY:BUART:clock_op\,
		status=>(zero, \UART_JY:BUART:rx_status_5\, \UART_JY:BUART:rx_status_4\, \UART_JY:BUART:rx_status_3\,
			\UART_JY:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_598);
Rx_JY:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f3bec688-e175-43dd-9c5f-7bfecfcd2518",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_559,
		analog=>(open),
		io=>(tmpIO_0__Rx_JY_net_0),
		siovref=>(tmpSIOVREF__Rx_JY_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_JY_net_0);
isr_rx_jy:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_598);
LED1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ef96de15-357a-4b82-a59b-139808ce662c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1004,
		fb=>(tmpFB_0__LED1_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED1_net_0),
		siovref=>(tmpSIOVREF__LED1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED1_net_0);
LED2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"768f6d9a-0b0d-445e-88ee-320bb9bbf44a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1004,
		fb=>(tmpFB_0__LED2_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED2_net_0),
		siovref=>(tmpSIOVREF__LED2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED2_net_0);
LED3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"356ae327-bd3c-42b0-9b7b-9ecbc0f729a1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_12040,
		fb=>(tmpFB_0__LED3_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED3_net_0),
		siovref=>(tmpSIOVREF__LED3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED3_net_0);
LED4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5087a64f-2dda-458e-bf70-058de52fe242",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_12040,
		fb=>(tmpFB_0__LED4_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED4_net_0),
		siovref=>(tmpSIOVREF__LED4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED4_net_0);
isr_1:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_5806);
LED5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6926221b-5596-4099-84e2-1a80ef06490d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_2225,
		fb=>(tmpFB_0__LED5_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED5_net_0),
		siovref=>(tmpSIOVREF__LED5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED5_net_0);
LED6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"861a531b-2eb7-47ac-8dae-7c455d19ac67",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_2225,
		fb=>(tmpFB_0__LED6_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED6_net_0),
		siovref=>(tmpSIOVREF__LED6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED6_net_0);
LED7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ce8a4aec-a9a4-4e82-8b4d-9685942f128e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_14248,
		fb=>(tmpFB_0__LED7_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED7_net_0),
		siovref=>(tmpSIOVREF__LED7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED7_net_0);
LED8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"90ff57b1-f710-4fb4-b084-517ded1d91f7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_14248,
		fb=>(tmpFB_0__LED8_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED8_net_0),
		siovref=>(tmpSIOVREF__LED8_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED8_net_0);
IN_C:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"628ea5a5-37f9-4c8e-a582-31bae7a88fbd",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"",
		ovt_slew_control=>"",
		ovt_hyst_trim=>"",
		input_buffer_sel=>"")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__IN_C_net_0),
		analog=>Net_5349,
		io=>(tmpIO_0__IN_C_net_0),
		siovref=>(tmpSIOVREF__IN_C_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IN_C_net_0);
Clock_6:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"edf58aca-44c0-4984-98b0-8607a3b082ed",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_11105,
		dig_domain_out=>open);
IN_D:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b5d89da1-a139-4e4c-bc5b-7c64c9d129d5",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"",
		ovt_slew_control=>"",
		ovt_hyst_trim=>"",
		input_buffer_sel=>"")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__IN_D_net_0),
		analog=>Net_4131,
		io=>(tmpIO_0__IN_D_net_0),
		siovref=>(tmpSIOVREF__IN_D_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IN_D_net_0);
\ADC:AMuxHw_2\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>64,
		hw_control=>'1',
		one_active=>'1',
		init_mux_sel=>"0000000000000000000000000000000000000000000000000000000000000000",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_4228, Net_4227, Net_4226, Net_4225,
			Net_4224, Net_4223, Net_4222, Net_4221,
			Net_4220, Net_4219, Net_4218, Net_4217,
			Net_4216, Net_4215, Net_4214, Net_4213,
			Net_4212, Net_4210, Net_4208, Net_4207,
			Net_4205, Net_4203, Net_4202, Net_4200,
			Net_4198, Net_4197, Net_4195, Net_4193,
			Net_4192, Net_4190, Net_4188, Net_4187,
			Net_4185, Net_4183, Net_4182, Net_4180,
			Net_4178, Net_4177, Net_4175, Net_4173,
			Net_4172, Net_4170, Net_4168, Net_4167,
			Net_4165, Net_4163, Net_4162, Net_4160,
			Net_4158, Net_4157, Net_4155, Net_4153,
			Net_4152, Net_4150, Net_4148, Net_4147,
			Net_4145, Net_4143, Net_4142, Net_4140,
			Net_4138, Net_4137, Net_4131, Net_5349),
		hw_ctrl_en=>(\ADC:AMuxHw_2_Decoder_one_hot_63\, \ADC:AMuxHw_2_Decoder_one_hot_62\, \ADC:AMuxHw_2_Decoder_one_hot_61\, \ADC:AMuxHw_2_Decoder_one_hot_60\,
			\ADC:AMuxHw_2_Decoder_one_hot_59\, \ADC:AMuxHw_2_Decoder_one_hot_58\, \ADC:AMuxHw_2_Decoder_one_hot_57\, \ADC:AMuxHw_2_Decoder_one_hot_56\,
			\ADC:AMuxHw_2_Decoder_one_hot_55\, \ADC:AMuxHw_2_Decoder_one_hot_54\, \ADC:AMuxHw_2_Decoder_one_hot_53\, \ADC:AMuxHw_2_Decoder_one_hot_52\,
			\ADC:AMuxHw_2_Decoder_one_hot_51\, \ADC:AMuxHw_2_Decoder_one_hot_50\, \ADC:AMuxHw_2_Decoder_one_hot_49\, \ADC:AMuxHw_2_Decoder_one_hot_48\,
			\ADC:AMuxHw_2_Decoder_one_hot_47\, \ADC:AMuxHw_2_Decoder_one_hot_46\, \ADC:AMuxHw_2_Decoder_one_hot_45\, \ADC:AMuxHw_2_Decoder_one_hot_44\,
			\ADC:AMuxHw_2_Decoder_one_hot_43\, \ADC:AMuxHw_2_Decoder_one_hot_42\, \ADC:AMuxHw_2_Decoder_one_hot_41\, \ADC:AMuxHw_2_Decoder_one_hot_40\,
			\ADC:AMuxHw_2_Decoder_one_hot_39\, \ADC:AMuxHw_2_Decoder_one_hot_38\, \ADC:AMuxHw_2_Decoder_one_hot_37\, \ADC:AMuxHw_2_Decoder_one_hot_36\,
			\ADC:AMuxHw_2_Decoder_one_hot_35\, \ADC:AMuxHw_2_Decoder_one_hot_34\, \ADC:AMuxHw_2_Decoder_one_hot_33\, \ADC:AMuxHw_2_Decoder_one_hot_32\,
			\ADC:AMuxHw_2_Decoder_one_hot_31\, \ADC:AMuxHw_2_Decoder_one_hot_30\, \ADC:AMuxHw_2_Decoder_one_hot_29\, \ADC:AMuxHw_2_Decoder_one_hot_28\,
			\ADC:AMuxHw_2_Decoder_one_hot_27\, \ADC:AMuxHw_2_Decoder_one_hot_26\, \ADC:AMuxHw_2_Decoder_one_hot_25\, \ADC:AMuxHw_2_Decoder_one_hot_24\,
			\ADC:AMuxHw_2_Decoder_one_hot_23\, \ADC:AMuxHw_2_Decoder_one_hot_22\, \ADC:AMuxHw_2_Decoder_one_hot_21\, \ADC:AMuxHw_2_Decoder_one_hot_20\,
			\ADC:AMuxHw_2_Decoder_one_hot_19\, \ADC:AMuxHw_2_Decoder_one_hot_18\, \ADC:AMuxHw_2_Decoder_one_hot_17\, \ADC:AMuxHw_2_Decoder_one_hot_16\,
			\ADC:AMuxHw_2_Decoder_one_hot_15\, \ADC:AMuxHw_2_Decoder_one_hot_14\, \ADC:AMuxHw_2_Decoder_one_hot_13\, \ADC:AMuxHw_2_Decoder_one_hot_12\,
			\ADC:AMuxHw_2_Decoder_one_hot_11\, \ADC:AMuxHw_2_Decoder_one_hot_10\, \ADC:AMuxHw_2_Decoder_one_hot_9\, \ADC:AMuxHw_2_Decoder_one_hot_8\,
			\ADC:AMuxHw_2_Decoder_one_hot_7\, \ADC:AMuxHw_2_Decoder_one_hot_6\, \ADC:AMuxHw_2_Decoder_one_hot_5\, \ADC:AMuxHw_2_Decoder_one_hot_4\,
			\ADC:AMuxHw_2_Decoder_one_hot_3\, \ADC:AMuxHw_2_Decoder_one_hot_2\, \ADC:AMuxHw_2_Decoder_one_hot_1\, \ADC:AMuxHw_2_Decoder_one_hot_0\),
		vout=>\ADC:V_single\);
\ADC:SAR:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:SAR:Net_248\,
		signal2=>\ADC:SAR:Net_235\);
\ADC:SAR:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\ADC:Net_2803\,
		vminus=>\ADC:SAR:Net_126\,
		ext_pin=>\ADC:SAR:Net_215\,
		vrefhi_out=>\ADC:SAR:Net_257\,
		vref=>\ADC:SAR:Net_248\,
		clock=>\ADC:clock\,
		pump_clock=>\ADC:clock\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC:SAR:Net_252\,
		next_out=>Net_4134,
		data_out=>(\ADC:SAR:Net_207_11\, \ADC:SAR:Net_207_10\, \ADC:SAR:Net_207_9\, \ADC:SAR:Net_207_8\,
			\ADC:SAR:Net_207_7\, \ADC:SAR:Net_207_6\, \ADC:SAR:Net_207_5\, \ADC:SAR:Net_207_4\,
			\ADC:SAR:Net_207_3\, \ADC:SAR:Net_207_2\, \ADC:SAR:Net_207_1\, \ADC:SAR:Net_207_0\),
		eof_udb=>\ADC:Net_3830\);
\ADC:SAR:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:SAR:Net_215\,
		signal2=>\ADC:SAR:Net_209\);
\ADC:SAR:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:SAR:Net_126\,
		signal2=>\ADC:SAR:Net_149\);
\ADC:SAR:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:SAR:Net_209\);
\ADC:SAR:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:SAR:Net_257\,
		signal2=>\ADC:SAR:Net_149\);
\ADC:SAR:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:SAR:Net_255\);
\ADC:SAR:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC:SAR:Net_235\);
\ADC:SAR:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:SAR:Net_368\);
\ADC:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_2803\,
		signal2=>\ADC:V_single\);
\ADC:bSAR_SEQ:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ADC:clock\,
		enable=>\ADC:bSAR_SEQ:enable\,
		clock_out=>\ADC:bSAR_SEQ:clk_fin\);
\ADC:bSAR_SEQ:ClkCtrl\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ADC:clock\,
		enable=>one,
		clock_out=>\ADC:bSAR_SEQ:clk_ctrl\);
\ADC:bSAR_SEQ:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000110",
		cy_ctrl_mode_0=>"00000111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ADC:bSAR_SEQ:clk_ctrl\,
		control=>(\ADC:bSAR_SEQ:control_7\, \ADC:bSAR_SEQ:control_6\, \ADC:bSAR_SEQ:control_5\, \ADC:bSAR_SEQ:control_4\,
			\ADC:bSAR_SEQ:control_3\, \ADC:bSAR_SEQ:control_2\, \ADC:bSAR_SEQ:load_period\, \ADC:bSAR_SEQ:enable\));
\ADC:bSAR_SEQ:ChannelCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0000010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\ADC:bSAR_SEQ:clk_fin\,
		reset=>zero,
		load=>\ADC:bSAR_SEQ:load_period\,
		enable=>\ADC:bSAR_SEQ:cnt_enable\,
		count=>(\ADC:bSAR_SEQ:count_6\, \ADC:ch_addr_5\, \ADC:ch_addr_4\, \ADC:ch_addr_3\,
			\ADC:ch_addr_2\, \ADC:ch_addr_1\, \ADC:ch_addr_0\),
		tc=>\ADC:bSAR_SEQ:cnt_tc\);
\ADC:bSAR_SEQ:EOCSts\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000001")
	PORT MAP(reset=>zero,
		clock=>\ADC:bSAR_SEQ:clk_fin\,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, Net_4135));
\ADC:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"989b41da-3e6b-4bf4-ac2a-e0b40fa1e2f9/9725d809-97e7-404e-b621-dfdbe78d0ca9",
		source_clock_id=>"",
		divisor=>0,
		period=>"625006250.062501",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC:clock\,
		dig_domain_out=>open);
\ADC:TempBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\ADC:Net_3830\,
		trq=>zero,
		nrq=>\ADC:Net_3698\);
\ADC:FinalBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\ADC:Net_3698\,
		trq=>zero,
		nrq=>\ADC:nrq\);
\ADC:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"989b41da-3e6b-4bf4-ac2a-e0b40fa1e2f9/3d23b625-9a71-4c05-baf4-2f904356009b",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC:Net_3710\,
		dig_domain_out=>open);
\ADC:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_4135);
\ADC:Sync:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>\ADC:Net_3710\,
		sc_in=>\ADC:nrq\,
		sc_out=>\ADC:Net_3935\);
\ADC:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u1\:cy_buf
	PORT MAP(x=>\ADC:MODULE_1:g1:a0:gx:u0:lt_5\,
		y=>\ADC:MODULE_1:g1:a0:gx:u0:lti_1\);
\ADC:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u2\:cy_buf
	PORT MAP(x=>\ADC:MODULE_1:g1:a0:gx:u0:gt_5\,
		y=>\ADC:MODULE_1:g1:a0:gx:u0:gti_1\);
\ADC:MODULE_1:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\ADC:MODULE_1:g1:a0:gx:u0:lt_2\,
		y=>\ADC:MODULE_1:g1:a0:gx:u0:lti_0\);
\ADC:MODULE_1:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\ADC:MODULE_1:g1:a0:gx:u0:gt_2\,
		y=>\ADC:MODULE_1:g1:a0:gx:u0:gti_0\);
\SRF_05_Timer_1:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_11105,
		enable=>one,
		clock_out=>\SRF_05_Timer_1:TimerUDB:ClockOutFromEnBlock\);
\SRF_05_Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_11105,
		enable=>one,
		clock_out=>\SRF_05_Timer_1:TimerUDB:Clk_Ctl_i\);
\SRF_05_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\SRF_05_Timer_1:TimerUDB:Clk_Ctl_i\,
		control=>(\SRF_05_Timer_1:TimerUDB:control_7\, \SRF_05_Timer_1:TimerUDB:control_6\, \SRF_05_Timer_1:TimerUDB:control_5\, \SRF_05_Timer_1:TimerUDB:control_4\,
			\SRF_05_Timer_1:TimerUDB:control_3\, \SRF_05_Timer_1:TimerUDB:control_2\, MODIN13_1, MODIN13_0));
\SRF_05_Timer_1:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\SRF_05_Timer_1:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \SRF_05_Timer_1:TimerUDB:status_3\,
			\SRF_05_Timer_1:TimerUDB:status_2\, \SRF_05_Timer_1:TimerUDB:capt_int_temp\, \SRF_05_Timer_1:TimerUDB:status_tc\),
		interrupt=>\SRF_05_Timer_1:Net_55\);
\SRF_05_Timer_1:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SRF_05_Timer_1:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \SRF_05_Timer_1:TimerUDB:control_7\, \SRF_05_Timer_1:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\SRF_05_Timer_1:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\SRF_05_Timer_1:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\SRF_05_Timer_1:TimerUDB:nc3\,
		f0_blk_stat=>\SRF_05_Timer_1:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\SRF_05_Timer_1:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\SRF_05_Timer_1:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\SRF_05_Timer_1:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\SRF_05_Timer_1:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\SRF_05_Timer_1:TimerUDB:sT16:timerdp:cmp_eq_1\, \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\SRF_05_Timer_1:TimerUDB:sT16:timerdp:cmp_lt_1\, \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\SRF_05_Timer_1:TimerUDB:sT16:timerdp:cmp_zero_1\, \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\SRF_05_Timer_1:TimerUDB:sT16:timerdp:cmp_ff_1\, \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\SRF_05_Timer_1:TimerUDB:sT16:timerdp:cap_1\, \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\SRF_05_Timer_1:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SRF_05_Timer_1:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SRF_05_Timer_1:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \SRF_05_Timer_1:TimerUDB:control_7\, \SRF_05_Timer_1:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\SRF_05_Timer_1:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\SRF_05_Timer_1:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\SRF_05_Timer_1:TimerUDB:status_3\,
		f0_blk_stat=>\SRF_05_Timer_1:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SRF_05_Timer_1:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\SRF_05_Timer_1:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\SRF_05_Timer_1:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\SRF_05_Timer_1:TimerUDB:sT16:timerdp:msb\,
		cei=>(\SRF_05_Timer_1:TimerUDB:sT16:timerdp:cmp_eq_1\, \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\SRF_05_Timer_1:TimerUDB:sT16:timerdp:cmp_lt_1\, \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\SRF_05_Timer_1:TimerUDB:sT16:timerdp:cmp_zero_1\, \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\SRF_05_Timer_1:TimerUDB:sT16:timerdp:cmp_ff_1\, \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\SRF_05_Timer_1:TimerUDB:sT16:timerdp:cap_1\, \SRF_05_Timer_1:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\SRF_05_Timer_1:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
CONTRAL_LIDAR:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4dd887bc-bfde-459d-b433-322f64d85337",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__CONTRAL_LIDAR_net_0),
		analog=>(open),
		io=>(tmpIO_0__CONTRAL_LIDAR_net_0),
		siovref=>(tmpSIOVREF__CONTRAL_LIDAR_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CONTRAL_LIDAR_net_0);
debug_time:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"85623144-97e4-4f40-a4bb-97c799cf10a5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__debug_time_net_0),
		analog=>(open),
		io=>(tmpIO_0__debug_time_net_0),
		siovref=>(tmpSIOVREF__debug_time_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__debug_time_net_0);
PTZ_UP_EN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4eee43cc-7bb5-44ed-b12d-ee1d220b71c2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__PTZ_UP_EN_net_0),
		analog=>(open),
		io=>(tmpIO_0__PTZ_UP_EN_net_0),
		siovref=>(tmpSIOVREF__PTZ_UP_EN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PTZ_UP_EN_net_0);
PTZ_UP_STEP:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"704ed270-d8a7-40ac-afe2-c1acc208dc1f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__PTZ_UP_STEP_net_0),
		analog=>(open),
		io=>(tmpIO_0__PTZ_UP_STEP_net_0),
		siovref=>(tmpSIOVREF__PTZ_UP_STEP_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PTZ_UP_STEP_net_0);
PTZ_UP_DIR:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6f811a71-499c-411d-8584-58a3ee178395",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__PTZ_UP_DIR_net_0),
		analog=>(open),
		io=>(tmpIO_0__PTZ_UP_DIR_net_0),
		siovref=>(tmpSIOVREF__PTZ_UP_DIR_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PTZ_UP_DIR_net_0);
isr_srf_front:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_5362);
PTZ_DOWN_EN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"515c4cb1-e5c0-408e-a294-17c639ec64ff",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__PTZ_DOWN_EN_net_0),
		analog=>(open),
		io=>(tmpIO_0__PTZ_DOWN_EN_net_0),
		siovref=>(tmpSIOVREF__PTZ_DOWN_EN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PTZ_DOWN_EN_net_0);
PTZ_DOWN_STEP:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"19713223-88e7-4209-a07e-9abab1a57b5a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__PTZ_DOWN_STEP_net_0),
		analog=>(open),
		io=>(tmpIO_0__PTZ_DOWN_STEP_net_0),
		siovref=>(tmpSIOVREF__PTZ_DOWN_STEP_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PTZ_DOWN_STEP_net_0);
PTZ_DOWN_DIR:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"99e3ec70-7199-4c17-a3bb-35aff8d2dc3b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__PTZ_DOWN_DIR_net_0),
		analog=>(open),
		io=>(tmpIO_0__PTZ_DOWN_DIR_net_0),
		siovref=>(tmpSIOVREF__PTZ_DOWN_DIR_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PTZ_DOWN_DIR_net_0);
IN_P:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0eed30e6-9bdf-427e-b4e5-e051677e79ef",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"",
		ovt_slew_control=>"",
		ovt_hyst_trim=>"",
		input_buffer_sel=>"")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__IN_P_net_0),
		analog=>Net_4137,
		io=>(tmpIO_0__IN_P_net_0),
		siovref=>(tmpSIOVREF__IN_P_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IN_P_net_0);
\SRF_05_Timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_11105,
		enable=>one,
		clock_out=>\SRF_05_Timer:TimerUDB:ClockOutFromEnBlock\);
\SRF_05_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_11105,
		enable=>one,
		clock_out=>\SRF_05_Timer:TimerUDB:Clk_Ctl_i\);
\SRF_05_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\SRF_05_Timer:TimerUDB:Clk_Ctl_i\,
		control=>(\SRF_05_Timer:TimerUDB:control_7\, \SRF_05_Timer:TimerUDB:control_6\, \SRF_05_Timer:TimerUDB:control_5\, \SRF_05_Timer:TimerUDB:control_4\,
			\SRF_05_Timer:TimerUDB:control_3\, \SRF_05_Timer:TimerUDB:control_2\, \SRF_05_Timer:TimerUDB:control_1\, \SRF_05_Timer:TimerUDB:control_0\));
\SRF_05_Timer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\SRF_05_Timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \SRF_05_Timer:TimerUDB:status_3\,
			\SRF_05_Timer:TimerUDB:status_2\, \SRF_05_Timer:TimerUDB:capt_int_temp\, \SRF_05_Timer:TimerUDB:status_tc\),
		interrupt=>\SRF_05_Timer:Net_55\);
\SRF_05_Timer:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SRF_05_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \SRF_05_Timer:TimerUDB:control_7\, \SRF_05_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\SRF_05_Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\SRF_05_Timer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\SRF_05_Timer:TimerUDB:nc3\,
		f0_blk_stat=>\SRF_05_Timer:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\SRF_05_Timer:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\SRF_05_Timer:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\SRF_05_Timer:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\SRF_05_Timer:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\SRF_05_Timer:TimerUDB:sT16:timerdp:cmp_eq_1\, \SRF_05_Timer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\SRF_05_Timer:TimerUDB:sT16:timerdp:cmp_lt_1\, \SRF_05_Timer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\SRF_05_Timer:TimerUDB:sT16:timerdp:cmp_zero_1\, \SRF_05_Timer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\SRF_05_Timer:TimerUDB:sT16:timerdp:cmp_ff_1\, \SRF_05_Timer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\SRF_05_Timer:TimerUDB:sT16:timerdp:cap_1\, \SRF_05_Timer:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\SRF_05_Timer:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SRF_05_Timer:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SRF_05_Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \SRF_05_Timer:TimerUDB:control_7\, \SRF_05_Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\SRF_05_Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\SRF_05_Timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\SRF_05_Timer:TimerUDB:status_3\,
		f0_blk_stat=>\SRF_05_Timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SRF_05_Timer:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\SRF_05_Timer:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\SRF_05_Timer:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\SRF_05_Timer:TimerUDB:sT16:timerdp:msb\,
		cei=>(\SRF_05_Timer:TimerUDB:sT16:timerdp:cmp_eq_1\, \SRF_05_Timer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\SRF_05_Timer:TimerUDB:sT16:timerdp:cmp_lt_1\, \SRF_05_Timer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\SRF_05_Timer:TimerUDB:sT16:timerdp:cmp_zero_1\, \SRF_05_Timer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\SRF_05_Timer:TimerUDB:sT16:timerdp:cmp_ff_1\, \SRF_05_Timer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\SRF_05_Timer:TimerUDB:sT16:timerdp:cap_1\, \SRF_05_Timer:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\SRF_05_Timer:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
SRF_ECHO_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b82c5353-db0e-4dbc-9db1-abb820c77160",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_5329,
		analog=>(open),
		io=>(tmpIO_0__SRF_ECHO_1_net_0),
		siovref=>(tmpSIOVREF__SRF_ECHO_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SRF_ECHO_1_net_0);
SRF_TRG_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"49cc350e-d031-43d9-8e6f-0e459d1bfc32",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SRF_TRG_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__SRF_TRG_1_net_0),
		siovref=>(tmpSIOVREF__SRF_TRG_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SRF_TRG_1_net_0);
isr_srf_back:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_5374);
SRF_ECHO_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"191240b3-acb0-4591-a114-a0441d8a7925",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_5353,
		analog=>(open),
		io=>(tmpIO_0__SRF_ECHO_2_net_0),
		siovref=>(tmpSIOVREF__SRF_ECHO_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SRF_ECHO_2_net_0);
SRF_TRG_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"63ac2e21-1f24-4486-98a3-33acc6859baa",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SRF_TRG_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__SRF_TRG_2_net_0),
		siovref=>(tmpSIOVREF__SRF_TRG_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SRF_TRG_2_net_0);
CHANGE_PWR:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"97db5f83-7c41-44ad-8065-de08ba273f8b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__CHANGE_PWR_net_0),
		analog=>(open),
		io=>(tmpIO_0__CHANGE_PWR_net_0),
		siovref=>(tmpSIOVREF__CHANGE_PWR_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CHANGE_PWR_net_0);
Pin_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_5808,
		analog=>(open),
		io=>(tmpIO_0__Pin_1_net_0),
		siovref=>(tmpSIOVREF__Pin_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_1_net_0);
\QuadDec_1:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_11105,
		enable=>one,
		clock_out=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_11105,
		enable=>one,
		clock_out=>\QuadDec_1:Cnt16:CounterUDB:Clk_Ctl_i\);
\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\QuadDec_1:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\QuadDec_1:Cnt16:CounterUDB:control_7\, \QuadDec_1:Cnt16:CounterUDB:control_6\, \QuadDec_1:Cnt16:CounterUDB:control_5\, \QuadDec_1:Cnt16:CounterUDB:control_4\,
			\QuadDec_1:Cnt16:CounterUDB:control_3\, \QuadDec_1:Cnt16:CounterUDB:control_2\, \QuadDec_1:Cnt16:CounterUDB:control_1\, \QuadDec_1:Cnt16:CounterUDB:control_0\));
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\QuadDec_1:Net_1260\,
		clock=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\QuadDec_1:Cnt16:CounterUDB:status_6\, \QuadDec_1:Cnt16:CounterUDB:status_5\, zero, \QuadDec_1:Cnt16:CounterUDB:status_3\,
			\QuadDec_1:Cnt16:CounterUDB:status_2\, \QuadDec_1:Cnt16:CounterUDB:status_1\, \QuadDec_1:Cnt16:CounterUDB:status_0\),
		interrupt=>\QuadDec_1:Cnt16:Net_43\);
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_1:Net_1251\, \QuadDec_1:Cnt16:CounterUDB:count_enable\, \QuadDec_1:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec_1:Cnt16:CounterUDB:nc16\,
		cl0=>\QuadDec_1:Cnt16:CounterUDB:nc17\,
		z0=>\QuadDec_1:Cnt16:CounterUDB:nc1\,
		ff0=>\QuadDec_1:Cnt16:CounterUDB:nc10\,
		ce1=>\QuadDec_1:Cnt16:CounterUDB:nc2\,
		cl1=>\QuadDec_1:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_1:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\QuadDec_1:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_1:Net_1251\, \QuadDec_1:Cnt16:CounterUDB:count_enable\, \QuadDec_1:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec_1:Cnt16:CounterUDB:per_equal\,
		cl0=>\QuadDec_1:Cnt16:CounterUDB:nc43\,
		z0=>\QuadDec_1:Cnt16:CounterUDB:status_1\,
		ff0=>\QuadDec_1:Cnt16:CounterUDB:overflow\,
		ce1=>\QuadDec_1:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\QuadDec_1:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_1:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\QuadDec_1:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec_1:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_11105,
		enable=>one,
		clock_out=>\QuadDec_1:bQuadDec:sync_clock\);
\QuadDec_1:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_5808,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:quad_A_delayed_0\);
\QuadDec_1:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:quad_A_delayed_0\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:quad_A_delayed_1\);
\QuadDec_1:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:quad_A_delayed_1\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:quad_A_delayed_2\);
\QuadDec_1:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_5798,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:quad_B_delayed_0\);
\QuadDec_1:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:quad_B_delayed_0\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:quad_B_delayed_1\);
\QuadDec_1:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:quad_B_delayed_1\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:quad_B_delayed_2\);
\QuadDec_1:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\QuadDec_1:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \QuadDec_1:bQuadDec:error\,
			\QuadDec_1:Net_1260\, \QuadDec_1:Net_611\, \QuadDec_1:Net_530\),
		interrupt=>Net_5806);
Pin_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"43698a5b-bf2c-40c9-868b-6ba2be7eb1d6",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_5798,
		analog=>(open),
		io=>(tmpIO_0__Pin_2_net_0),
		siovref=>(tmpSIOVREF__Pin_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_2_net_0);
\PWM_LED_1:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_13781,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>zero,
		tc=>\PWM_LED_1:Net_63\,
		compare=>Net_1004,
		interrupt=>\PWM_LED_1:Net_54\);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"67dd0e1a-073d-4938-8b8c-bb2d8eba8494",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_13781,
		dig_domain_out=>open);
\PWM_LED_3:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_13781,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>zero,
		tc=>\PWM_LED_3:Net_63\,
		compare=>Net_2225,
		interrupt=>\PWM_LED_3:Net_54\);
\PWM_LED_2:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_13781,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>zero,
		tc=>\PWM_LED_2:Net_63\,
		compare=>Net_12040,
		interrupt=>\PWM_LED_2:Net_54\);
\PWM_LED_4:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_13781,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>zero,
		tc=>\PWM_LED_4:Net_63\,
		compare=>Net_14248,
		interrupt=>\PWM_LED_4:Net_54\);
\UART_net:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_net:BUART:clock_op\,
		q=>\UART_net:BUART:reset_reg\);
\UART_net:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_net:BUART:txn\\D\,
		clk=>\UART_net:BUART:clock_op\,
		q=>\UART_net:BUART:txn\);
\UART_net:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_net:BUART:tx_state_1\\D\,
		clk=>\UART_net:BUART:clock_op\,
		q=>\UART_net:BUART:tx_state_1\);
\UART_net:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_net:BUART:tx_state_0\\D\,
		clk=>\UART_net:BUART:clock_op\,
		q=>\UART_net:BUART:tx_state_0\);
\UART_net:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_net:BUART:tx_state_2\\D\,
		clk=>\UART_net:BUART:clock_op\,
		q=>\UART_net:BUART:tx_state_2\);
Net_2134:cy_dff
	PORT MAP(d=>Net_2134D,
		clk=>\UART_net:BUART:clock_op\,
		q=>Net_2134);
\UART_net:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_net:BUART:tx_bitclk\\D\,
		clk=>\UART_net:BUART:clock_op\,
		q=>\UART_net:BUART:tx_bitclk\);
\UART_net:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_net:BUART:tx_ctrl_mark_last\,
		clk=>\UART_net:BUART:clock_op\,
		q=>\UART_net:BUART:tx_ctrl_mark_last\);
\UART_net:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_net:BUART:tx_mark\\D\,
		clk=>\UART_net:BUART:clock_op\,
		q=>\UART_net:BUART:tx_mark\);
\UART_net:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_net:BUART:tx_parity_bit\\D\,
		clk=>\UART_net:BUART:clock_op\,
		q=>\UART_net:BUART:tx_parity_bit\);
\UART_net:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_net:BUART:rx_state_1\\D\,
		clk=>\UART_net:BUART:clock_op\,
		q=>\UART_net:BUART:rx_state_1\);
\UART_net:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_net:BUART:rx_state_0\\D\,
		clk=>\UART_net:BUART:clock_op\,
		q=>\UART_net:BUART:rx_state_0\);
\UART_net:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_net:BUART:rx_load_fifo\\D\,
		clk=>\UART_net:BUART:clock_op\,
		q=>\UART_net:BUART:rx_load_fifo\);
\UART_net:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_net:BUART:rx_state_3\\D\,
		clk=>\UART_net:BUART:clock_op\,
		q=>\UART_net:BUART:rx_state_3\);
\UART_net:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_net:BUART:rx_state_2\\D\,
		clk=>\UART_net:BUART:clock_op\,
		q=>\UART_net:BUART:rx_state_2\);
\UART_net:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_net:BUART:rx_bitclk_pre\,
		clk=>\UART_net:BUART:clock_op\,
		q=>\UART_net:BUART:rx_bitclk_enable\);
\UART_net:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_net:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_net:BUART:clock_op\,
		q=>\UART_net:BUART:rx_state_stop1_reg\);
\UART_net:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_net:BUART:pollcount_1\\D\,
		clk=>\UART_net:BUART:clock_op\,
		q=>MODIN3_1);
\UART_net:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_net:BUART:pollcount_0\\D\,
		clk=>\UART_net:BUART:clock_op\,
		q=>MODIN3_0);
\UART_net:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_net:BUART:clock_op\,
		q=>\UART_net:BUART:rx_markspace_status\);
\UART_net:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_net:BUART:clock_op\,
		q=>\UART_net:BUART:rx_status_2\);
\UART_net:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_net:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_net:BUART:clock_op\,
		q=>\UART_net:BUART:rx_status_3\);
\UART_net:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_net:BUART:clock_op\,
		q=>\UART_net:BUART:rx_addr_match_status\);
\UART_net:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_net:BUART:rx_markspace_pre\,
		clk=>\UART_net:BUART:clock_op\,
		q=>\UART_net:BUART:rx_markspace_pre\);
\UART_net:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_net:BUART:rx_parity_error_pre\,
		clk=>\UART_net:BUART:clock_op\,
		q=>\UART_net:BUART:rx_parity_error_pre\);
\UART_net:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_net:BUART:clock_op\,
		q=>\UART_net:BUART:rx_break_status\);
\UART_net:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_net:BUART:rx_address_detected\\D\,
		clk=>\UART_net:BUART:clock_op\,
		q=>\UART_net:BUART:rx_address_detected\);
\UART_net:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_net:BUART:rx_last\\D\,
		clk=>\UART_net:BUART:clock_op\,
		q=>\UART_net:BUART:rx_last\);
\UART_net:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_net:BUART:rx_parity_bit\,
		clk=>\UART_net:BUART:clock_op\,
		q=>\UART_net:BUART:rx_parity_bit\);
\PWM_MOTOR:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_MOTOR:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTOR:PWMUDB:min_kill_reg\);
\PWM_MOTOR:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_MOTOR:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTOR:PWMUDB:prevCapture\);
\PWM_MOTOR:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_MOTOR:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTOR:PWMUDB:trig_last\);
\PWM_MOTOR:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_MOTOR:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_MOTOR:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTOR:PWMUDB:runmode_enable\);
\PWM_MOTOR:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_MOTOR:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_MOTOR:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTOR:PWMUDB:sc_kill_tmp\);
\PWM_MOTOR:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_MOTOR:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTOR:PWMUDB:ltch_kill_reg\);
\PWM_MOTOR:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_MOTOR:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_MOTOR:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTOR:PWMUDB:dith_count_1\);
\PWM_MOTOR:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_MOTOR:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_MOTOR:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTOR:PWMUDB:dith_count_0\);
\PWM_MOTOR:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_MOTOR:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTOR:PWMUDB:pwm_i_reg\);
\PWM_MOTOR:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\PWM_MOTOR:PWMUDB:pwm1_i\,
		clk=>\PWM_MOTOR:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_4236);
\PWM_MOTOR:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\PWM_MOTOR:PWMUDB:pwm2_i\,
		clk=>\PWM_MOTOR:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_13899);
\PWM_MOTOR:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_MOTOR:PWMUDB:tc_i_reg\\D\,
		clk=>\PWM_MOTOR:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTOR:PWMUDB:tc_i_reg\);
\Timer_1:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_1:TimerUDB:capture_last\);
\Timer_1:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_1:TimerUDB:status_tc\,
		clk=>\Timer_1:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_591);
\Timer_1:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_1:TimerUDB:control_7\,
		clk=>\Timer_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_1:TimerUDB:hwEnable_reg\);
\Timer_1:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timer_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_1:TimerUDB:capture_out_reg_i\);
\UART_JY:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_JY:BUART:clock_op\,
		q=>\UART_JY:BUART:reset_reg\);
\UART_JY:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_JY:BUART:rx_state_1\\D\,
		clk=>\UART_JY:BUART:clock_op\,
		q=>\UART_JY:BUART:rx_state_1\);
\UART_JY:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_JY:BUART:rx_state_0\\D\,
		clk=>\UART_JY:BUART:clock_op\,
		q=>\UART_JY:BUART:rx_state_0\);
\UART_JY:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_JY:BUART:rx_load_fifo\\D\,
		clk=>\UART_JY:BUART:clock_op\,
		q=>\UART_JY:BUART:rx_load_fifo\);
\UART_JY:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_JY:BUART:rx_state_3\\D\,
		clk=>\UART_JY:BUART:clock_op\,
		q=>\UART_JY:BUART:rx_state_3\);
\UART_JY:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_JY:BUART:rx_state_2\\D\,
		clk=>\UART_JY:BUART:clock_op\,
		q=>\UART_JY:BUART:rx_state_2\);
\UART_JY:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_JY:BUART:rx_bitclk_pre\,
		clk=>\UART_JY:BUART:clock_op\,
		q=>\UART_JY:BUART:rx_bitclk_enable\);
\UART_JY:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_JY:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_JY:BUART:clock_op\,
		q=>\UART_JY:BUART:rx_state_stop1_reg\);
\UART_JY:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_JY:BUART:pollcount_1\\D\,
		clk=>\UART_JY:BUART:clock_op\,
		q=>\UART_JY:BUART:pollcount_1\);
\UART_JY:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_JY:BUART:pollcount_0\\D\,
		clk=>\UART_JY:BUART:clock_op\,
		q=>\UART_JY:BUART:pollcount_0\);
\UART_JY:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_JY:BUART:clock_op\,
		q=>\UART_JY:BUART:rx_markspace_status\);
\UART_JY:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_JY:BUART:clock_op\,
		q=>\UART_JY:BUART:rx_status_2\);
\UART_JY:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_JY:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_JY:BUART:clock_op\,
		q=>\UART_JY:BUART:rx_status_3\);
\UART_JY:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_JY:BUART:clock_op\,
		q=>\UART_JY:BUART:rx_addr_match_status\);
\UART_JY:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_JY:BUART:rx_markspace_pre\,
		clk=>\UART_JY:BUART:clock_op\,
		q=>\UART_JY:BUART:rx_markspace_pre\);
\UART_JY:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_JY:BUART:rx_parity_error_pre\,
		clk=>\UART_JY:BUART:clock_op\,
		q=>\UART_JY:BUART:rx_parity_error_pre\);
\UART_JY:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_JY:BUART:clock_op\,
		q=>\UART_JY:BUART:rx_break_status\);
\UART_JY:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_JY:BUART:rx_address_detected\\D\,
		clk=>\UART_JY:BUART:clock_op\,
		q=>\UART_JY:BUART:rx_address_detected\);
\UART_JY:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_JY:BUART:rx_last\\D\,
		clk=>\UART_JY:BUART:clock_op\,
		q=>\UART_JY:BUART:rx_last\);
\UART_JY:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_JY:BUART:rx_parity_bit\,
		clk=>\UART_JY:BUART:clock_op\,
		q=>\UART_JY:BUART:rx_parity_bit\);
\ADC:AMuxHw_2_Decoder_old_id_5\:cy_dff
	PORT MAP(d=>\ADC:ch_addr_5\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_old_id_5\);
\ADC:AMuxHw_2_Decoder_old_id_4\:cy_dff
	PORT MAP(d=>\ADC:ch_addr_4\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_old_id_4\);
\ADC:AMuxHw_2_Decoder_old_id_3\:cy_dff
	PORT MAP(d=>\ADC:ch_addr_3\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_old_id_3\);
\ADC:AMuxHw_2_Decoder_old_id_2\:cy_dff
	PORT MAP(d=>\ADC:ch_addr_2\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_old_id_2\);
\ADC:AMuxHw_2_Decoder_old_id_1\:cy_dff
	PORT MAP(d=>\ADC:ch_addr_1\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_old_id_1\);
\ADC:AMuxHw_2_Decoder_old_id_0\:cy_dff
	PORT MAP(d=>\ADC:ch_addr_0\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_old_id_0\);
\ADC:AMuxHw_2_Decoder_one_hot_0\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_0\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_0\);
\ADC:AMuxHw_2_Decoder_one_hot_1\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_1\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_1\);
\ADC:AMuxHw_2_Decoder_one_hot_2\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_2\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_2\);
\ADC:AMuxHw_2_Decoder_one_hot_3\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_3\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_3\);
\ADC:AMuxHw_2_Decoder_one_hot_4\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_4\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_4\);
\ADC:AMuxHw_2_Decoder_one_hot_5\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_5\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_5\);
\ADC:AMuxHw_2_Decoder_one_hot_6\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_6\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_6\);
\ADC:AMuxHw_2_Decoder_one_hot_7\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_7\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_7\);
\ADC:AMuxHw_2_Decoder_one_hot_8\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_8\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_8\);
\ADC:AMuxHw_2_Decoder_one_hot_9\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_9\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_9\);
\ADC:AMuxHw_2_Decoder_one_hot_10\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_10\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_10\);
\ADC:AMuxHw_2_Decoder_one_hot_11\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_11\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_11\);
\ADC:AMuxHw_2_Decoder_one_hot_12\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_12\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_12\);
\ADC:AMuxHw_2_Decoder_one_hot_13\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_13\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_13\);
\ADC:AMuxHw_2_Decoder_one_hot_14\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_14\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_14\);
\ADC:AMuxHw_2_Decoder_one_hot_15\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_15\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_15\);
\ADC:AMuxHw_2_Decoder_one_hot_16\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_16\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_16\);
\ADC:AMuxHw_2_Decoder_one_hot_17\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_17\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_17\);
\ADC:AMuxHw_2_Decoder_one_hot_18\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_18\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_18\);
\ADC:AMuxHw_2_Decoder_one_hot_19\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_19\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_19\);
\ADC:AMuxHw_2_Decoder_one_hot_20\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_20\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_20\);
\ADC:AMuxHw_2_Decoder_one_hot_21\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_21\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_21\);
\ADC:AMuxHw_2_Decoder_one_hot_22\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_22\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_22\);
\ADC:AMuxHw_2_Decoder_one_hot_23\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_23\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_23\);
\ADC:AMuxHw_2_Decoder_one_hot_24\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_24\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_24\);
\ADC:AMuxHw_2_Decoder_one_hot_25\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_25\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_25\);
\ADC:AMuxHw_2_Decoder_one_hot_26\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_26\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_26\);
\ADC:AMuxHw_2_Decoder_one_hot_27\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_27\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_27\);
\ADC:AMuxHw_2_Decoder_one_hot_28\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_28\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_28\);
\ADC:AMuxHw_2_Decoder_one_hot_29\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_29\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_29\);
\ADC:AMuxHw_2_Decoder_one_hot_30\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_30\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_30\);
\ADC:AMuxHw_2_Decoder_one_hot_31\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_31\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_31\);
\ADC:AMuxHw_2_Decoder_one_hot_32\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_32\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_32\);
\ADC:AMuxHw_2_Decoder_one_hot_33\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_33\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_33\);
\ADC:AMuxHw_2_Decoder_one_hot_34\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_34\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_34\);
\ADC:AMuxHw_2_Decoder_one_hot_35\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_35\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_35\);
\ADC:AMuxHw_2_Decoder_one_hot_36\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_36\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_36\);
\ADC:AMuxHw_2_Decoder_one_hot_37\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_37\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_37\);
\ADC:AMuxHw_2_Decoder_one_hot_38\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_38\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_38\);
\ADC:AMuxHw_2_Decoder_one_hot_39\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_39\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_39\);
\ADC:AMuxHw_2_Decoder_one_hot_40\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_40\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_40\);
\ADC:AMuxHw_2_Decoder_one_hot_41\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_41\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_41\);
\ADC:AMuxHw_2_Decoder_one_hot_42\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_42\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_42\);
\ADC:AMuxHw_2_Decoder_one_hot_43\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_43\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_43\);
\ADC:AMuxHw_2_Decoder_one_hot_44\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_44\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_44\);
\ADC:AMuxHw_2_Decoder_one_hot_45\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_45\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_45\);
\ADC:AMuxHw_2_Decoder_one_hot_46\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_46\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_46\);
\ADC:AMuxHw_2_Decoder_one_hot_47\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_47\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_47\);
\ADC:AMuxHw_2_Decoder_one_hot_48\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_48\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_48\);
\ADC:AMuxHw_2_Decoder_one_hot_49\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_49\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_49\);
\ADC:AMuxHw_2_Decoder_one_hot_50\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_50\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_50\);
\ADC:AMuxHw_2_Decoder_one_hot_51\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_51\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_51\);
\ADC:AMuxHw_2_Decoder_one_hot_52\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_52\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_52\);
\ADC:AMuxHw_2_Decoder_one_hot_53\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_53\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_53\);
\ADC:AMuxHw_2_Decoder_one_hot_54\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_54\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_54\);
\ADC:AMuxHw_2_Decoder_one_hot_55\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_55\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_55\);
\ADC:AMuxHw_2_Decoder_one_hot_56\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_56\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_56\);
\ADC:AMuxHw_2_Decoder_one_hot_57\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_57\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_57\);
\ADC:AMuxHw_2_Decoder_one_hot_58\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_58\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_58\);
\ADC:AMuxHw_2_Decoder_one_hot_59\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_59\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_59\);
\ADC:AMuxHw_2_Decoder_one_hot_60\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_60\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_60\);
\ADC:AMuxHw_2_Decoder_one_hot_61\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_61\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_61\);
\ADC:AMuxHw_2_Decoder_one_hot_62\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_62\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_62\);
\ADC:AMuxHw_2_Decoder_one_hot_63\:cy_dff
	PORT MAP(d=>\ADC:AMuxHw_2_Decoder_one_hot_63\\D\,
		clk=>\ADC:clock\,
		q=>\ADC:AMuxHw_2_Decoder_one_hot_63\);
\ADC:bSAR_SEQ:nrq_edge_detect_reg\:cy_dff
	PORT MAP(d=>\ADC:bSAR_SEQ:nrq_edge_detect\,
		clk=>\ADC:bSAR_SEQ:clk_fin\,
		q=>Net_4135);
\ADC:bSAR_SEQ:bus_clk_nrq_reg\:cy_dff
	PORT MAP(d=>\ADC:bSAR_SEQ:bus_clk_nrq_reg\\D\,
		clk=>\ADC:Net_3710\,
		q=>\ADC:bSAR_SEQ:bus_clk_nrq_reg\);
\ADC:bSAR_SEQ:nrq_reg\:cy_dff
	PORT MAP(d=>\ADC:bSAR_SEQ:bus_clk_nrq_reg\,
		clk=>\ADC:bSAR_SEQ:clk_fin\,
		q=>\ADC:bSAR_SEQ:nrq_reg\);
\SRF_05_Timer_1:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_5353,
		clk=>\SRF_05_Timer_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\SRF_05_Timer_1:TimerUDB:capture_last\);
\SRF_05_Timer_1:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\SRF_05_Timer_1:TimerUDB:status_tc\,
		clk=>\SRF_05_Timer_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\SRF_05_Timer_1:TimerUDB:tc_reg_i\);
\SRF_05_Timer_1:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\SRF_05_Timer_1:TimerUDB:control_7\,
		clk=>\SRF_05_Timer_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\SRF_05_Timer_1:TimerUDB:hwEnable_reg\);
\SRF_05_Timer_1:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\SRF_05_Timer_1:TimerUDB:capt_fifo_load\,
		clk=>\SRF_05_Timer_1:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_5374);
\SRF_05_Timer_1:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\SRF_05_Timer_1:TimerUDB:int_capt_count_1\\D\,
		clk=>\SRF_05_Timer_1:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN12_1);
\SRF_05_Timer_1:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\SRF_05_Timer_1:TimerUDB:int_capt_count_0\\D\,
		clk=>\SRF_05_Timer_1:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN12_0);
\SRF_05_Timer_1:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\SRF_05_Timer_1:TimerUDB:capt_int_temp\\D\,
		clk=>\SRF_05_Timer_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\SRF_05_Timer_1:TimerUDB:capt_int_temp\);
\SRF_05_Timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_5329,
		clk=>\SRF_05_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\SRF_05_Timer:TimerUDB:capture_last\);
\SRF_05_Timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\SRF_05_Timer:TimerUDB:status_tc\,
		clk=>\SRF_05_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\SRF_05_Timer:TimerUDB:tc_reg_i\);
\SRF_05_Timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\SRF_05_Timer:TimerUDB:control_7\,
		clk=>\SRF_05_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\SRF_05_Timer:TimerUDB:hwEnable_reg\);
\SRF_05_Timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\SRF_05_Timer:TimerUDB:capt_fifo_load\,
		clk=>\SRF_05_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_5362);
\SRF_05_Timer:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\SRF_05_Timer:TimerUDB:int_capt_count_1\\D\,
		clk=>\SRF_05_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\SRF_05_Timer:TimerUDB:int_capt_count_1\);
\SRF_05_Timer:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\SRF_05_Timer:TimerUDB:int_capt_count_0\\D\,
		clk=>\SRF_05_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\SRF_05_Timer:TimerUDB:int_capt_count_0\);
\SRF_05_Timer:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\SRF_05_Timer:TimerUDB:capt_int_temp\\D\,
		clk=>\SRF_05_Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\SRF_05_Timer:TimerUDB:capt_int_temp\);
\QuadDec_1:Net_1251\:cy_dff
	PORT MAP(d=>\QuadDec_1:Net_1251\\D\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:Net_1251\);
\QuadDec_1:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_1:Cnt16:CounterUDB:prevCapture\);
\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_1:Cnt16:CounterUDB:overflow\,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\);
\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_1:Cnt16:CounterUDB:status_1\,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\);
\QuadDec_1:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_1:Cnt16:CounterUDB:reload_tc\,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_1:Net_1275\);
\QuadDec_1:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\QuadDec_1:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_1:Cnt16:CounterUDB:prevCompare\);
\QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_1:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_1:Net_1264\);
\QuadDec_1:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\QuadDec_1:Net_1203\,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_1:Cnt16:CounterUDB:count_stored_i\);
\QuadDec_1:Net_1203\:cy_dff
	PORT MAP(d=>\QuadDec_1:Net_1203\\D\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:Net_1203\);
\QuadDec_1:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:quad_A_filt\\D\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:quad_A_filt\);
\QuadDec_1:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:quad_B_filt\\D\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:quad_B_filt\);
\QuadDec_1:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:state_2\\D\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:Net_1260\);
\QuadDec_1:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:state_3\\D\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:error\);
\QuadDec_1:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:state_1\\D\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:state_1\);
\QuadDec_1:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:state_0\\D\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:state_0\);

END R_T_L;
