

================================================================
== Vivado HLS Report for 'unsigned_shift'
================================================================
* Date:           Mon Apr 12 15:42:37 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        LABA
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.038 ns |   0.63 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2| 10.000 ns | 10.000 ns |    2|    2|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    134|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     101|    134|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     21|    -|
|Register         |        -|      -|      83|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     184|    289|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-------------------------------+---------+-------+-----+-----+-----+
    |             Instance            |             Module            | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+-----+
    |unsigned_shift_AXILiteS_s_axi_U  |unsigned_shift_AXILiteS_s_axi  |        0|      0|  101|  134|    0|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+-----+
    |Total                            |                               |        0|      0|  101|  134|    0|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |sh_V_fu_67_p2             |     -    |      0|  0|  39|           1|          32|
    |and_ln847_1_fu_115_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln847_fu_110_p2       |    and   |      0|  0|   2|           1|           1|
    |lshr_ln858_1_fu_92_p2     |   lshr   |      0|  0|  17|           7|           7|
    |lshr_ln858_fu_84_p2       |   lshr   |      0|  0|  17|           7|           7|
    |select_ln847_1_fu_127_p3  |  select  |      0|  0|   7|           1|           7|
    |select_ln847_2_fu_135_p3  |  select  |      0|  0|   7|           1|           7|
    |select_ln847_fu_119_p3    |  select  |      0|  0|   7|           1|           7|
    |shl_ln841_1_fu_100_p2     |    shl   |      0|  0|  17|           7|           7|
    |shl_ln841_fu_76_p2        |    shl   |      0|  0|  17|           7|           7|
    |xor_ln4_fu_105_p2         |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 134|          35|          85|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  21|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  21|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |amount_read_reg_142     |  32|   0|   32|          0|
    |ap_CS_fsm               |   3|   0|    3|          0|
    |direc_read_reg_148      |   1|   0|    1|          0|
    |p_Result_s_reg_155      |   1|   0|    1|          0|
    |select_ln847_2_reg_175  |   7|   0|    7|          0|
    |sh_V_reg_169            |  32|   0|   32|          0|
    |x_V_read_reg_161        |   7|   0|    7|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   |  83|   0|   83|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS    |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | unsigned_shift | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | unsigned_shift | return value |
|ap_start                |  in |    1| ap_ctrl_hs | unsigned_shift | return value |
|ap_done                 | out |    1| ap_ctrl_hs | unsigned_shift | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | unsigned_shift | return value |
|ap_ready                | out |    1| ap_ctrl_hs | unsigned_shift | return value |
+------------------------+-----+-----+------------+----------------+--------------+

