---
title: CF_TMR32_regs.h

---

# CF_TMR32_regs.h



## Classes

|                | Name           |
| -------------- | -------------- |
| struct | **[_CF_TMR32_TYPE_](Classes/struct__CF__TMR32__TYPE__.md)**  |

## Types

|                | Name           |
| -------------- | -------------- |
| typedef struct [_CF_TMR32_TYPE_](Classes/struct__CF__TMR32__TYPE__.md) | **[CF_TMR32_TYPE](Files/CF__TMR32__regs_8h.md#typedef-ef-tmr32-type)**  |

## Defines

|                | Name           |
| -------------- | -------------- |
|  | **[IO_TYPES](Files/CF__TMR32__regs_8h.md#define-io-types)**  |
|  | **[__R](Files/CF__TMR32__regs_8h.md#define---r)**  |
|  | **[__W](Files/CF__TMR32__regs_8h.md#define---w)**  |
|  | **[__RW](Files/CF__TMR32__regs_8h.md#define---rw)**  |
|  | **[CF_TMR32_CTRL_REG_TE_BIT](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-ctrl-reg-te-bit)**  |
|  | **[CF_TMR32_CTRL_REG_TE_MASK](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-ctrl-reg-te-mask)**  |
|  | **[CF_TMR32_CTRL_REG_TS_BIT](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-ctrl-reg-ts-bit)**  |
|  | **[CF_TMR32_CTRL_REG_TS_MASK](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-ctrl-reg-ts-mask)**  |
|  | **[CF_TMR32_CTRL_REG_P0E_BIT](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-ctrl-reg-p0e-bit)**  |
|  | **[CF_TMR32_CTRL_REG_P0E_MASK](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-ctrl-reg-p0e-mask)**  |
|  | **[CF_TMR32_CTRL_REG_P1E_BIT](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-ctrl-reg-p1e-bit)**  |
|  | **[CF_TMR32_CTRL_REG_P1E_MASK](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-ctrl-reg-p1e-mask)**  |
|  | **[CF_TMR32_CTRL_REG_DTE_BIT](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-ctrl-reg-dte-bit)**  |
|  | **[CF_TMR32_CTRL_REG_DTE_MASK](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-ctrl-reg-dte-mask)**  |
|  | **[CF_TMR32_CTRL_REG_PI0_BIT](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-ctrl-reg-pi0-bit)**  |
|  | **[CF_TMR32_CTRL_REG_PI0_MASK](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-ctrl-reg-pi0-mask)**  |
|  | **[CF_TMR32_CTRL_REG_PI1_BIT](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-ctrl-reg-pi1-bit)**  |
|  | **[CF_TMR32_CTRL_REG_PI1_MASK](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-ctrl-reg-pi1-mask)**  |
|  | **[CF_TMR32_CFG_REG_DIR_BIT](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-cfg-reg-dir-bit)**  |
|  | **[CF_TMR32_CFG_REG_DIR_MASK](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-cfg-reg-dir-mask)**  |
|  | **[CF_TMR32_CFG_REG_P_BIT](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-cfg-reg-p-bit)**  |
|  | **[CF_TMR32_CFG_REG_P_MASK](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-cfg-reg-p-mask)**  |
|  | **[CF_TMR32_PWM0CFG_REG_E0_BIT](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-pwm0cfg-reg-e0-bit)**  |
|  | **[CF_TMR32_PWM0CFG_REG_E0_MASK](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-pwm0cfg-reg-e0-mask)**  |
|  | **[CF_TMR32_PWM0CFG_REG_E1_BIT](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-pwm0cfg-reg-e1-bit)**  |
|  | **[CF_TMR32_PWM0CFG_REG_E1_MASK](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-pwm0cfg-reg-e1-mask)**  |
|  | **[CF_TMR32_PWM0CFG_REG_E2_BIT](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-pwm0cfg-reg-e2-bit)**  |
|  | **[CF_TMR32_PWM0CFG_REG_E2_MASK](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-pwm0cfg-reg-e2-mask)**  |
|  | **[CF_TMR32_PWM0CFG_REG_E3_BIT](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-pwm0cfg-reg-e3-bit)**  |
|  | **[CF_TMR32_PWM0CFG_REG_E3_MASK](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-pwm0cfg-reg-e3-mask)**  |
|  | **[CF_TMR32_PWM0CFG_REG_E4_BIT](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-pwm0cfg-reg-e4-bit)**  |
|  | **[CF_TMR32_PWM0CFG_REG_E4_MASK](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-pwm0cfg-reg-e4-mask)**  |
|  | **[CF_TMR32_PWM0CFG_REG_E5_BIT](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-pwm0cfg-reg-e5-bit)**  |
|  | **[CF_TMR32_PWM0CFG_REG_E5_MASK](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-pwm0cfg-reg-e5-mask)**  |
|  | **[CF_TMR32_PWM1CFG_REG_E0_BIT](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-pwm1cfg-reg-e0-bit)**  |
|  | **[CF_TMR32_PWM1CFG_REG_E0_MASK](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-pwm1cfg-reg-e0-mask)**  |
|  | **[CF_TMR32_PWM1CFG_REG_E1_BIT](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-pwm1cfg-reg-e1-bit)**  |
|  | **[CF_TMR32_PWM1CFG_REG_E1_MASK](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-pwm1cfg-reg-e1-mask)**  |
|  | **[CF_TMR32_PWM1CFG_REG_E2_BIT](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-pwm1cfg-reg-e2-bit)**  |
|  | **[CF_TMR32_PWM1CFG_REG_E2_MASK](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-pwm1cfg-reg-e2-mask)**  |
|  | **[CF_TMR32_PWM1CFG_REG_E3_BIT](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-pwm1cfg-reg-e3-bit)**  |
|  | **[CF_TMR32_PWM1CFG_REG_E3_MASK](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-pwm1cfg-reg-e3-mask)**  |
|  | **[CF_TMR32_PWM1CFG_REG_E4_BIT](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-pwm1cfg-reg-e4-bit)**  |
|  | **[CF_TMR32_PWM1CFG_REG_E4_MASK](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-pwm1cfg-reg-e4-mask)**  |
|  | **[CF_TMR32_PWM1CFG_REG_E5_BIT](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-pwm1cfg-reg-e5-bit)**  |
|  | **[CF_TMR32_PWM1CFG_REG_E5_MASK](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-pwm1cfg-reg-e5-mask)**  |
|  | **[CF_TMR32_TO_FLAG](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-to-flag)**  |
|  | **[CF_TMR32_MX_FLAG](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-mx-flag)**  |
|  | **[CF_TMR32_MY_FLAG](Files/CF__TMR32__regs_8h.md#define-ef-tmr32-my-flag)**  |

## Types Documentation

### typedef CF_TMR32_TYPE

```cpp
typedef struct _CF_TMR32_TYPE_ CF_TMR32_TYPE;
```





## Macros Documentation

### define IO_TYPES

```cpp
#define IO_TYPES 
```


### define __R

```cpp
#define __R volatile const unsigned int
```


### define __W

```cpp
#define __W volatile       unsigned int
```


### define __RW

```cpp
#define __RW volatile       unsigned int
```


### define CF_TMR32_CTRL_REG_TE_BIT

```cpp
#define CF_TMR32_CTRL_REG_TE_BIT 0
```


### define CF_TMR32_CTRL_REG_TE_MASK

```cpp
#define CF_TMR32_CTRL_REG_TE_MASK 0x1
```


### define CF_TMR32_CTRL_REG_TS_BIT

```cpp
#define CF_TMR32_CTRL_REG_TS_BIT 1
```


### define CF_TMR32_CTRL_REG_TS_MASK

```cpp
#define CF_TMR32_CTRL_REG_TS_MASK 0x2
```


### define CF_TMR32_CTRL_REG_P0E_BIT

```cpp
#define CF_TMR32_CTRL_REG_P0E_BIT 2
```


### define CF_TMR32_CTRL_REG_P0E_MASK

```cpp
#define CF_TMR32_CTRL_REG_P0E_MASK 0x4
```


### define CF_TMR32_CTRL_REG_P1E_BIT

```cpp
#define CF_TMR32_CTRL_REG_P1E_BIT 3
```


### define CF_TMR32_CTRL_REG_P1E_MASK

```cpp
#define CF_TMR32_CTRL_REG_P1E_MASK 0x8
```


### define CF_TMR32_CTRL_REG_DTE_BIT

```cpp
#define CF_TMR32_CTRL_REG_DTE_BIT 4
```


### define CF_TMR32_CTRL_REG_DTE_MASK

```cpp
#define CF_TMR32_CTRL_REG_DTE_MASK 0x10
```


### define CF_TMR32_CTRL_REG_PI0_BIT

```cpp
#define CF_TMR32_CTRL_REG_PI0_BIT 5
```


### define CF_TMR32_CTRL_REG_PI0_MASK

```cpp
#define CF_TMR32_CTRL_REG_PI0_MASK 0x20
```


### define CF_TMR32_CTRL_REG_PI1_BIT

```cpp
#define CF_TMR32_CTRL_REG_PI1_BIT 6
```


### define CF_TMR32_CTRL_REG_PI1_MASK

```cpp
#define CF_TMR32_CTRL_REG_PI1_MASK 0x40
```


### define CF_TMR32_CFG_REG_DIR_BIT

```cpp
#define CF_TMR32_CFG_REG_DIR_BIT 0
```


### define CF_TMR32_CFG_REG_DIR_MASK

```cpp
#define CF_TMR32_CFG_REG_DIR_MASK 0x3
```


### define CF_TMR32_CFG_REG_P_BIT

```cpp
#define CF_TMR32_CFG_REG_P_BIT 2
```


### define CF_TMR32_CFG_REG_P_MASK

```cpp
#define CF_TMR32_CFG_REG_P_MASK 0x4
```


### define CF_TMR32_PWM0CFG_REG_E0_BIT

```cpp
#define CF_TMR32_PWM0CFG_REG_E0_BIT 0
```


### define CF_TMR32_PWM0CFG_REG_E0_MASK

```cpp
#define CF_TMR32_PWM0CFG_REG_E0_MASK 0x3
```


### define CF_TMR32_PWM0CFG_REG_E1_BIT

```cpp
#define CF_TMR32_PWM0CFG_REG_E1_BIT 2
```


### define CF_TMR32_PWM0CFG_REG_E1_MASK

```cpp
#define CF_TMR32_PWM0CFG_REG_E1_MASK 0xc
```


### define CF_TMR32_PWM0CFG_REG_E2_BIT

```cpp
#define CF_TMR32_PWM0CFG_REG_E2_BIT 4
```


### define CF_TMR32_PWM0CFG_REG_E2_MASK

```cpp
#define CF_TMR32_PWM0CFG_REG_E2_MASK 0x30
```


### define CF_TMR32_PWM0CFG_REG_E3_BIT

```cpp
#define CF_TMR32_PWM0CFG_REG_E3_BIT 6
```


### define CF_TMR32_PWM0CFG_REG_E3_MASK

```cpp
#define CF_TMR32_PWM0CFG_REG_E3_MASK 0xc0
```


### define CF_TMR32_PWM0CFG_REG_E4_BIT

```cpp
#define CF_TMR32_PWM0CFG_REG_E4_BIT 8
```


### define CF_TMR32_PWM0CFG_REG_E4_MASK

```cpp
#define CF_TMR32_PWM0CFG_REG_E4_MASK 0x300
```


### define CF_TMR32_PWM0CFG_REG_E5_BIT

```cpp
#define CF_TMR32_PWM0CFG_REG_E5_BIT 10
```


### define CF_TMR32_PWM0CFG_REG_E5_MASK

```cpp
#define CF_TMR32_PWM0CFG_REG_E5_MASK 0xc00
```


### define CF_TMR32_PWM1CFG_REG_E0_BIT

```cpp
#define CF_TMR32_PWM1CFG_REG_E0_BIT 0
```


### define CF_TMR32_PWM1CFG_REG_E0_MASK

```cpp
#define CF_TMR32_PWM1CFG_REG_E0_MASK 0x3
```


### define CF_TMR32_PWM1CFG_REG_E1_BIT

```cpp
#define CF_TMR32_PWM1CFG_REG_E1_BIT 2
```


### define CF_TMR32_PWM1CFG_REG_E1_MASK

```cpp
#define CF_TMR32_PWM1CFG_REG_E1_MASK 0xc
```


### define CF_TMR32_PWM1CFG_REG_E2_BIT

```cpp
#define CF_TMR32_PWM1CFG_REG_E2_BIT 4
```


### define CF_TMR32_PWM1CFG_REG_E2_MASK

```cpp
#define CF_TMR32_PWM1CFG_REG_E2_MASK 0x30
```


### define CF_TMR32_PWM1CFG_REG_E3_BIT

```cpp
#define CF_TMR32_PWM1CFG_REG_E3_BIT 6
```


### define CF_TMR32_PWM1CFG_REG_E3_MASK

```cpp
#define CF_TMR32_PWM1CFG_REG_E3_MASK 0xc0
```


### define CF_TMR32_PWM1CFG_REG_E4_BIT

```cpp
#define CF_TMR32_PWM1CFG_REG_E4_BIT 8
```


### define CF_TMR32_PWM1CFG_REG_E4_MASK

```cpp
#define CF_TMR32_PWM1CFG_REG_E4_MASK 0x300
```


### define CF_TMR32_PWM1CFG_REG_E5_BIT

```cpp
#define CF_TMR32_PWM1CFG_REG_E5_BIT 10
```


### define CF_TMR32_PWM1CFG_REG_E5_MASK

```cpp
#define CF_TMR32_PWM1CFG_REG_E5_MASK 0xc00
```


### define CF_TMR32_TO_FLAG

```cpp
#define CF_TMR32_TO_FLAG 0x1
```


### define CF_TMR32_MX_FLAG

```cpp
#define CF_TMR32_MX_FLAG 0x2
```


### define CF_TMR32_MY_FLAG

```cpp
#define CF_TMR32_MY_FLAG 0x4
```


## Source code

```cpp
/*
        Copyright 2024 Efabless Corp.

        Author: Mohamed Shalan (mshalan@aucegypt.edu)

        Licensed under the Apache License, Version 2.0 (the "License");
        you may not use this file except in compliance with the License.
        You may obtain a copy of the License at

            http://www.apache.org/licenses/LICENSE-2.0

        Unless required by applicable law or agreed to in writing, software
        distributed under the License is distributed on an "AS IS" BASIS,
        WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
        See the License for the specific language governing permissions and
        limitations under the License.

*/

#ifndef CF_TMR32REGS_H
#define CF_TMR32REGS_H

#ifndef IO_TYPES
#define IO_TYPES
#define   __R     volatile const unsigned int
#define   __W     volatile       unsigned int
#define   __RW    volatile       unsigned int
#endif

#define CF_TMR32_CTRL_REG_TE_BIT        0
#define CF_TMR32_CTRL_REG_TE_MASK       0x1
#define CF_TMR32_CTRL_REG_TS_BIT        1
#define CF_TMR32_CTRL_REG_TS_MASK       0x2
#define CF_TMR32_CTRL_REG_P0E_BIT       2
#define CF_TMR32_CTRL_REG_P0E_MASK      0x4
#define CF_TMR32_CTRL_REG_P1E_BIT       3
#define CF_TMR32_CTRL_REG_P1E_MASK      0x8
#define CF_TMR32_CTRL_REG_DTE_BIT       4
#define CF_TMR32_CTRL_REG_DTE_MASK      0x10
#define CF_TMR32_CTRL_REG_PI0_BIT       5
#define CF_TMR32_CTRL_REG_PI0_MASK      0x20
#define CF_TMR32_CTRL_REG_PI1_BIT       6
#define CF_TMR32_CTRL_REG_PI1_MASK      0x40
#define CF_TMR32_CFG_REG_DIR_BIT        0
#define CF_TMR32_CFG_REG_DIR_MASK       0x3
#define CF_TMR32_CFG_REG_P_BIT  2
#define CF_TMR32_CFG_REG_P_MASK 0x4
#define CF_TMR32_PWM0CFG_REG_E0_BIT     0
#define CF_TMR32_PWM0CFG_REG_E0_MASK    0x3
#define CF_TMR32_PWM0CFG_REG_E1_BIT     2
#define CF_TMR32_PWM0CFG_REG_E1_MASK    0xc
#define CF_TMR32_PWM0CFG_REG_E2_BIT     4
#define CF_TMR32_PWM0CFG_REG_E2_MASK    0x30
#define CF_TMR32_PWM0CFG_REG_E3_BIT     6
#define CF_TMR32_PWM0CFG_REG_E3_MASK    0xc0
#define CF_TMR32_PWM0CFG_REG_E4_BIT     8
#define CF_TMR32_PWM0CFG_REG_E4_MASK    0x300
#define CF_TMR32_PWM0CFG_REG_E5_BIT     10
#define CF_TMR32_PWM0CFG_REG_E5_MASK    0xc00
#define CF_TMR32_PWM1CFG_REG_E0_BIT     0
#define CF_TMR32_PWM1CFG_REG_E0_MASK    0x3
#define CF_TMR32_PWM1CFG_REG_E1_BIT     2
#define CF_TMR32_PWM1CFG_REG_E1_MASK    0xc
#define CF_TMR32_PWM1CFG_REG_E2_BIT     4
#define CF_TMR32_PWM1CFG_REG_E2_MASK    0x30
#define CF_TMR32_PWM1CFG_REG_E3_BIT     6
#define CF_TMR32_PWM1CFG_REG_E3_MASK    0xc0
#define CF_TMR32_PWM1CFG_REG_E4_BIT     8
#define CF_TMR32_PWM1CFG_REG_E4_MASK    0x300
#define CF_TMR32_PWM1CFG_REG_E5_BIT     10
#define CF_TMR32_PWM1CFG_REG_E5_MASK    0xc00

#define CF_TMR32_TO_FLAG        0x1
#define CF_TMR32_MX_FLAG        0x2
#define CF_TMR32_MY_FLAG        0x4

typedef struct _CF_TMR32_TYPE_ {
        __R     TMR;
        __W     RELOAD;
        __W     PR;
        __W     CMPX;
        __W     CMPY;
        __W     CTRL;
        __W     CFG;
        __W     PWM0CFG;
        __W     PWM1CFG;
        __W     PWMDT;
        __R     reserved[950];
        __RW    im;
        __R     mis;
        __R     ris;
        __W     icr;
} CF_TMR32_TYPE;

#endif
```


-------------------------------

Updated on 2024-04-07 at 13:02:30 +0200
