$date
	Thu Apr 20 16:56:44 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_LAB1 $end
$var wire 1 ! F3 $end
$var wire 1 " F2 $end
$var wire 1 # F1 $end
$var reg 1 $ A $end
$var reg 1 % B $end
$var reg 1 & C $end
$var reg 1 ' D $end
$scope module M1 $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & C $end
$var wire 1 ' D $end
$var wire 1 # F $end
$var wire 1 ( neg_B $end
$var wire 1 ) neg_D $end
$var wire 1 * w1 $end
$var wire 1 + w2 $end
$var wire 1 , w3 $end
$var wire 1 - w4 $end
$var wire 1 . w5 $end
$upscope $end
$scope module M2 $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & C $end
$var wire 1 ' D $end
$var wire 1 " F $end
$var wire 1 / w1 $end
$var wire 1 0 w2 $end
$var wire 1 1 w3 $end
$var wire 1 2 w4 $end
$var wire 1 3 w5 $end
$upscope $end
$scope module M3 $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & C $end
$var wire 1 ' D $end
$var wire 1 ! F $end
$var wire 1 4 neg_B $end
$var wire 1 5 neg_D $end
$var wire 1 6 w1 $end
$var wire 1 7 w3 $end
$var wire 1 8 w2 $end
$scope module M1 $end
$var wire 1 $ A $end
$var wire 1 4 B $end
$var wire 1 & C $end
$var wire 1 8 F $end
$var wire 1 9 w1 $end
$upscope $end
$scope module M2 $end
$var wire 1 6 A $end
$var wire 1 % B $end
$var wire 1 5 C $end
$var wire 1 7 F $end
$var wire 1 : w1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0:
09
18
07
06
15
14
03
12
01
00
0/
0.
1-
0,
0+
0*
1)
1(
0'
0&
0%
0$
1#
1"
1!
$end
#10
13
1.
17
0)
05
1'
#30
0"
0#
03
0!
0.
07
02
1)
15
1*
0-
1/
16
08
0'
1&
#60
1"
1#
13
1!
1.
17
0)
05
1'
#100
03
12
0.
07
1)
15
0*
1-
0/
06
18
0(
0,
01
04
0:
0'
0&
1%
#150
13
1.
17
0)
05
1'
#160
