Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,3178
design__instance__area,44472.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0015597552992403507
power__switching__total,0.000665200874209404
power__leakage__total,0.0000013780595509160776
power__total,0.002226334298029542
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.283821446600658
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2847054617090174
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10296680466369179
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.467776386421573
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.102967
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.658394
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.33053052896910573
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.33142781124298465
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5914848778182874
timing__setup__ws__corner:nom_slow_1p08V_125C,11.075872976715624
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.591485
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,12.072555
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.30191053289707487
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.30284217657453777
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2832439918336433
timing__setup__ws__corner:nom_typ_1p20V_25C,11.321699453958994
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.283244
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,14.953102
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.283821446600658
clock__skew__worst_setup,0.2847054617090174
timing__hold__ws,0.10296680466369179
timing__setup__ws,11.075872976715624
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.102967
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,12.072555
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,3178
design__instance__area__stdcell,44472.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.739865
design__instance__utilization__stdcell,0.739865
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,1
design__instance__area__class:buffer,7.2576
design__instance__count__class:inverter,168
design__instance__area__class:inverter,939.859
design__instance__count__class:sequential_cell,305
design__instance__area__class:sequential_cell,14388.2
design__instance__count__class:multi_input_combinational_cell,2149
design__instance__area__class:multi_input_combinational_cell,21284.7
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,481
design__instance__area__class:timing_repair_buffer,7190.47
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,68860.7
design__violations,0
design__instance__count__class:clock_buffer,57
design__instance__area__class:clock_buffer,517.104
design__instance__count__class:clock_inverter,17
design__instance__area__class:clock_inverter,145.152
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,368
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,0
route__net,3481
route__net__special,2
route__drc_errors__iter:0,1771
route__wirelength__iter:0,75585
route__drc_errors__iter:1,778
route__wirelength__iter:1,74681
route__drc_errors__iter:2,732
route__wirelength__iter:2,74574
route__drc_errors__iter:3,272
route__wirelength__iter:3,74409
route__drc_errors__iter:4,78
route__wirelength__iter:4,74380
route__drc_errors__iter:5,33
route__wirelength__iter:5,74362
route__drc_errors__iter:6,21
route__wirelength__iter:6,74354
route__drc_errors__iter:7,17
route__wirelength__iter:7,74352
route__drc_errors__iter:8,15
route__wirelength__iter:8,74357
route__drc_errors__iter:9,1
route__wirelength__iter:9,74353
route__drc_errors__iter:10,0
route__wirelength__iter:10,74349
route__drc_errors,0
route__wirelength,74349
route__vias,19846
route__vias__singlecut,19846
route__vias__multicut,0
design__disconnected_pin__count,12
design__critical_disconnected_pin__count,0
route__wirelength__max,510.265
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,265
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,265
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,265
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,265
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19996
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000366085
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000347167
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000131856
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000347167
design_powergrid__voltage__worst,0.0000347167
design_powergrid__voltage__worst__net:VPWR,1.19996
design_powergrid__drop__worst,0.0000366085
design_powergrid__drop__worst__net:VPWR,0.0000366085
design_powergrid__voltage__worst__net:VGND,0.0000347167
design_powergrid__drop__worst__net:VGND,0.0000347167
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000013699999999999999274170013607854201609370647929608821868896484375
ir__drop__worst,0.0000366000000000000019436709186582135089338407851755619049072265625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
