Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Dec 30 05:18:25 2022
| Host         : DESKTOP-LVGPTE8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 23          
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  27          
SYNTH-12   Warning           DSP input not registered                    3           
SYNTH-13   Warning           combinational multiplier                    2           
TIMING-18  Warning           Missing input or output delay               25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (9)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.183        0.000                      0                 3435        0.153        0.000                      0                 3435        4.500        0.000                       0                   962  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.183        0.000                      0                 3435        0.153        0.000                      0                 3435        4.500        0.000                       0                   962  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 pika_clock1_y_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.361ns  (logic 5.609ns (67.081%)  route 2.752ns (32.919%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         1.632     5.184    clk_IBUF_BUFG
    SLICE_X59Y15         FDRE                                         r  pika_clock1_y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.456     5.640 f  pika_clock1_y_reg[23]/Q
                         net (fo=12, routed)          0.672     6.312    vs0/p_0_out_i_15_0[3]
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.436 r  vs0/p_0_out_i_58/O
                         net (fo=1, routed)           0.332     6.768    vs0/p_0_out_i_58_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.275 r  vs0/p_0_out_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.275    vs0/p_0_out_i_23_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.432 r  vs0/p_0_out_i_12/CO[1]
                         net (fo=25, routed)          1.078     8.510    pika_region1279_in
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.329     8.839 r  p_0_out_i_7/O
                         net (fo=1, routed)           0.668     9.507    p_0_out_i_7_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[0])
                                                      4.036    13.543 r  p_0_out/PCOUT[0]
                         net (fo=1, routed)           0.002    13.545    p_0_out_n_153
    DSP48_X1Y8           DSP48E1                                      r  pixel_addr_pika_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         1.533    14.904    clk_IBUF_BUFG
    DSP48_X1Y8           DSP48E1                                      r  pixel_addr_pika_reg/CLK
                         clock pessimism              0.259    15.163    
                         clock uncertainty           -0.035    15.128    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    13.728    pixel_addr_pika_reg
  -------------------------------------------------------------------
                         required time                         13.728    
                         arrival time                         -13.545    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 pika_clock1_y_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.361ns  (logic 5.609ns (67.081%)  route 2.752ns (32.919%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         1.632     5.184    clk_IBUF_BUFG
    SLICE_X59Y15         FDRE                                         r  pika_clock1_y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.456     5.640 f  pika_clock1_y_reg[23]/Q
                         net (fo=12, routed)          0.672     6.312    vs0/p_0_out_i_15_0[3]
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.436 r  vs0/p_0_out_i_58/O
                         net (fo=1, routed)           0.332     6.768    vs0/p_0_out_i_58_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.275 r  vs0/p_0_out_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.275    vs0/p_0_out_i_23_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.432 r  vs0/p_0_out_i_12/CO[1]
                         net (fo=25, routed)          1.078     8.510    pika_region1279_in
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.329     8.839 r  p_0_out_i_7/O
                         net (fo=1, routed)           0.668     9.507    p_0_out_i_7_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[10])
                                                      4.036    13.543 r  p_0_out/PCOUT[10]
                         net (fo=1, routed)           0.002    13.545    p_0_out_n_143
    DSP48_X1Y8           DSP48E1                                      r  pixel_addr_pika_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         1.533    14.904    clk_IBUF_BUFG
    DSP48_X1Y8           DSP48E1                                      r  pixel_addr_pika_reg/CLK
                         clock pessimism              0.259    15.163    
                         clock uncertainty           -0.035    15.128    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    13.728    pixel_addr_pika_reg
  -------------------------------------------------------------------
                         required time                         13.728    
                         arrival time                         -13.545    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 pika_clock1_y_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.361ns  (logic 5.609ns (67.081%)  route 2.752ns (32.919%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         1.632     5.184    clk_IBUF_BUFG
    SLICE_X59Y15         FDRE                                         r  pika_clock1_y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.456     5.640 f  pika_clock1_y_reg[23]/Q
                         net (fo=12, routed)          0.672     6.312    vs0/p_0_out_i_15_0[3]
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.436 r  vs0/p_0_out_i_58/O
                         net (fo=1, routed)           0.332     6.768    vs0/p_0_out_i_58_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.275 r  vs0/p_0_out_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.275    vs0/p_0_out_i_23_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.432 r  vs0/p_0_out_i_12/CO[1]
                         net (fo=25, routed)          1.078     8.510    pika_region1279_in
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.329     8.839 r  p_0_out_i_7/O
                         net (fo=1, routed)           0.668     9.507    p_0_out_i_7_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[11])
                                                      4.036    13.543 r  p_0_out/PCOUT[11]
                         net (fo=1, routed)           0.002    13.545    p_0_out_n_142
    DSP48_X1Y8           DSP48E1                                      r  pixel_addr_pika_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         1.533    14.904    clk_IBUF_BUFG
    DSP48_X1Y8           DSP48E1                                      r  pixel_addr_pika_reg/CLK
                         clock pessimism              0.259    15.163    
                         clock uncertainty           -0.035    15.128    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    13.728    pixel_addr_pika_reg
  -------------------------------------------------------------------
                         required time                         13.728    
                         arrival time                         -13.545    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 pika_clock1_y_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.361ns  (logic 5.609ns (67.081%)  route 2.752ns (32.919%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         1.632     5.184    clk_IBUF_BUFG
    SLICE_X59Y15         FDRE                                         r  pika_clock1_y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.456     5.640 f  pika_clock1_y_reg[23]/Q
                         net (fo=12, routed)          0.672     6.312    vs0/p_0_out_i_15_0[3]
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.436 r  vs0/p_0_out_i_58/O
                         net (fo=1, routed)           0.332     6.768    vs0/p_0_out_i_58_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.275 r  vs0/p_0_out_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.275    vs0/p_0_out_i_23_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.432 r  vs0/p_0_out_i_12/CO[1]
                         net (fo=25, routed)          1.078     8.510    pika_region1279_in
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.329     8.839 r  p_0_out_i_7/O
                         net (fo=1, routed)           0.668     9.507    p_0_out_i_7_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[12])
                                                      4.036    13.543 r  p_0_out/PCOUT[12]
                         net (fo=1, routed)           0.002    13.545    p_0_out_n_141
    DSP48_X1Y8           DSP48E1                                      r  pixel_addr_pika_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         1.533    14.904    clk_IBUF_BUFG
    DSP48_X1Y8           DSP48E1                                      r  pixel_addr_pika_reg/CLK
                         clock pessimism              0.259    15.163    
                         clock uncertainty           -0.035    15.128    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    13.728    pixel_addr_pika_reg
  -------------------------------------------------------------------
                         required time                         13.728    
                         arrival time                         -13.545    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 pika_clock1_y_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.361ns  (logic 5.609ns (67.081%)  route 2.752ns (32.919%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         1.632     5.184    clk_IBUF_BUFG
    SLICE_X59Y15         FDRE                                         r  pika_clock1_y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.456     5.640 f  pika_clock1_y_reg[23]/Q
                         net (fo=12, routed)          0.672     6.312    vs0/p_0_out_i_15_0[3]
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.436 r  vs0/p_0_out_i_58/O
                         net (fo=1, routed)           0.332     6.768    vs0/p_0_out_i_58_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.275 r  vs0/p_0_out_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.275    vs0/p_0_out_i_23_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.432 r  vs0/p_0_out_i_12/CO[1]
                         net (fo=25, routed)          1.078     8.510    pika_region1279_in
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.329     8.839 r  p_0_out_i_7/O
                         net (fo=1, routed)           0.668     9.507    p_0_out_i_7_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[13])
                                                      4.036    13.543 r  p_0_out/PCOUT[13]
                         net (fo=1, routed)           0.002    13.545    p_0_out_n_140
    DSP48_X1Y8           DSP48E1                                      r  pixel_addr_pika_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         1.533    14.904    clk_IBUF_BUFG
    DSP48_X1Y8           DSP48E1                                      r  pixel_addr_pika_reg/CLK
                         clock pessimism              0.259    15.163    
                         clock uncertainty           -0.035    15.128    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    13.728    pixel_addr_pika_reg
  -------------------------------------------------------------------
                         required time                         13.728    
                         arrival time                         -13.545    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 pika_clock1_y_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.361ns  (logic 5.609ns (67.081%)  route 2.752ns (32.919%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         1.632     5.184    clk_IBUF_BUFG
    SLICE_X59Y15         FDRE                                         r  pika_clock1_y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.456     5.640 f  pika_clock1_y_reg[23]/Q
                         net (fo=12, routed)          0.672     6.312    vs0/p_0_out_i_15_0[3]
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.436 r  vs0/p_0_out_i_58/O
                         net (fo=1, routed)           0.332     6.768    vs0/p_0_out_i_58_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.275 r  vs0/p_0_out_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.275    vs0/p_0_out_i_23_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.432 r  vs0/p_0_out_i_12/CO[1]
                         net (fo=25, routed)          1.078     8.510    pika_region1279_in
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.329     8.839 r  p_0_out_i_7/O
                         net (fo=1, routed)           0.668     9.507    p_0_out_i_7_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[14])
                                                      4.036    13.543 r  p_0_out/PCOUT[14]
                         net (fo=1, routed)           0.002    13.545    p_0_out_n_139
    DSP48_X1Y8           DSP48E1                                      r  pixel_addr_pika_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         1.533    14.904    clk_IBUF_BUFG
    DSP48_X1Y8           DSP48E1                                      r  pixel_addr_pika_reg/CLK
                         clock pessimism              0.259    15.163    
                         clock uncertainty           -0.035    15.128    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    13.728    pixel_addr_pika_reg
  -------------------------------------------------------------------
                         required time                         13.728    
                         arrival time                         -13.545    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 pika_clock1_y_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.361ns  (logic 5.609ns (67.081%)  route 2.752ns (32.919%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         1.632     5.184    clk_IBUF_BUFG
    SLICE_X59Y15         FDRE                                         r  pika_clock1_y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.456     5.640 f  pika_clock1_y_reg[23]/Q
                         net (fo=12, routed)          0.672     6.312    vs0/p_0_out_i_15_0[3]
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.436 r  vs0/p_0_out_i_58/O
                         net (fo=1, routed)           0.332     6.768    vs0/p_0_out_i_58_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.275 r  vs0/p_0_out_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.275    vs0/p_0_out_i_23_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.432 r  vs0/p_0_out_i_12/CO[1]
                         net (fo=25, routed)          1.078     8.510    pika_region1279_in
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.329     8.839 r  p_0_out_i_7/O
                         net (fo=1, routed)           0.668     9.507    p_0_out_i_7_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[15])
                                                      4.036    13.543 r  p_0_out/PCOUT[15]
                         net (fo=1, routed)           0.002    13.545    p_0_out_n_138
    DSP48_X1Y8           DSP48E1                                      r  pixel_addr_pika_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         1.533    14.904    clk_IBUF_BUFG
    DSP48_X1Y8           DSP48E1                                      r  pixel_addr_pika_reg/CLK
                         clock pessimism              0.259    15.163    
                         clock uncertainty           -0.035    15.128    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    13.728    pixel_addr_pika_reg
  -------------------------------------------------------------------
                         required time                         13.728    
                         arrival time                         -13.545    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 pika_clock1_y_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.361ns  (logic 5.609ns (67.081%)  route 2.752ns (32.919%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         1.632     5.184    clk_IBUF_BUFG
    SLICE_X59Y15         FDRE                                         r  pika_clock1_y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.456     5.640 f  pika_clock1_y_reg[23]/Q
                         net (fo=12, routed)          0.672     6.312    vs0/p_0_out_i_15_0[3]
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.436 r  vs0/p_0_out_i_58/O
                         net (fo=1, routed)           0.332     6.768    vs0/p_0_out_i_58_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.275 r  vs0/p_0_out_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.275    vs0/p_0_out_i_23_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.432 r  vs0/p_0_out_i_12/CO[1]
                         net (fo=25, routed)          1.078     8.510    pika_region1279_in
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.329     8.839 r  p_0_out_i_7/O
                         net (fo=1, routed)           0.668     9.507    p_0_out_i_7_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[16])
                                                      4.036    13.543 r  p_0_out/PCOUT[16]
                         net (fo=1, routed)           0.002    13.545    p_0_out_n_137
    DSP48_X1Y8           DSP48E1                                      r  pixel_addr_pika_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         1.533    14.904    clk_IBUF_BUFG
    DSP48_X1Y8           DSP48E1                                      r  pixel_addr_pika_reg/CLK
                         clock pessimism              0.259    15.163    
                         clock uncertainty           -0.035    15.128    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    13.728    pixel_addr_pika_reg
  -------------------------------------------------------------------
                         required time                         13.728    
                         arrival time                         -13.545    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 pika_clock1_y_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.361ns  (logic 5.609ns (67.081%)  route 2.752ns (32.919%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         1.632     5.184    clk_IBUF_BUFG
    SLICE_X59Y15         FDRE                                         r  pika_clock1_y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.456     5.640 f  pika_clock1_y_reg[23]/Q
                         net (fo=12, routed)          0.672     6.312    vs0/p_0_out_i_15_0[3]
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.436 r  vs0/p_0_out_i_58/O
                         net (fo=1, routed)           0.332     6.768    vs0/p_0_out_i_58_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.275 r  vs0/p_0_out_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.275    vs0/p_0_out_i_23_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.432 r  vs0/p_0_out_i_12/CO[1]
                         net (fo=25, routed)          1.078     8.510    pika_region1279_in
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.329     8.839 r  p_0_out_i_7/O
                         net (fo=1, routed)           0.668     9.507    p_0_out_i_7_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[17])
                                                      4.036    13.543 r  p_0_out/PCOUT[17]
                         net (fo=1, routed)           0.002    13.545    p_0_out_n_136
    DSP48_X1Y8           DSP48E1                                      r  pixel_addr_pika_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         1.533    14.904    clk_IBUF_BUFG
    DSP48_X1Y8           DSP48E1                                      r  pixel_addr_pika_reg/CLK
                         clock pessimism              0.259    15.163    
                         clock uncertainty           -0.035    15.128    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    13.728    pixel_addr_pika_reg
  -------------------------------------------------------------------
                         required time                         13.728    
                         arrival time                         -13.545    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 pika_clock1_y_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_pika_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.361ns  (logic 5.609ns (67.081%)  route 2.752ns (32.919%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         1.632     5.184    clk_IBUF_BUFG
    SLICE_X59Y15         FDRE                                         r  pika_clock1_y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.456     5.640 f  pika_clock1_y_reg[23]/Q
                         net (fo=12, routed)          0.672     6.312    vs0/p_0_out_i_15_0[3]
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.436 r  vs0/p_0_out_i_58/O
                         net (fo=1, routed)           0.332     6.768    vs0/p_0_out_i_58_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.275 r  vs0/p_0_out_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.275    vs0/p_0_out_i_23_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.432 r  vs0/p_0_out_i_12/CO[1]
                         net (fo=25, routed)          1.078     8.510    pika_region1279_in
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.329     8.839 r  p_0_out_i_7/O
                         net (fo=1, routed)           0.668     9.507    p_0_out_i_7_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[18])
                                                      4.036    13.543 r  p_0_out/PCOUT[18]
                         net (fo=1, routed)           0.002    13.545    p_0_out_n_135
    DSP48_X1Y8           DSP48E1                                      r  pixel_addr_pika_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         1.533    14.904    clk_IBUF_BUFG
    DSP48_X1Y8           DSP48E1                                      r  pixel_addr_pika_reg/CLK
                         clock pessimism              0.259    15.163    
                         clock uncertainty           -0.035    15.128    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    13.728    pixel_addr_pika_reg
  -------------------------------------------------------------------
                         required time                         13.728    
                         arrival time                         -13.545    
  -------------------------------------------------------------------
                         slack                                  0.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 pixel_addr_score2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram3/RAM_reg_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.463%)  route 0.257ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         0.556     1.469    clk_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  pixel_addr_score2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  pixel_addr_score2_reg[5]/Q
                         net (fo=3, routed)           0.257     1.867    ram3/RAM_reg_2_5[5]
    RAMB36_X1Y6          RAMB36E1                                     r  ram3/RAM_reg_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         0.871     2.029    ram3/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  ram3/RAM_reg_1/CLKBWRCLK
                         clock pessimism             -0.499     1.531    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.714    ram3/RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 pixel_addr_score2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram3/RAM_reg_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.589%)  route 0.255ns (64.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         0.558     1.471    clk_IBUF_BUFG
    SLICE_X48Y27         FDRE                                         r  pixel_addr_score2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  pixel_addr_score2_reg[10]/Q
                         net (fo=3, routed)           0.255     1.868    ram3/RAM_reg_2_5[10]
    RAMB36_X1Y6          RAMB36E1                                     r  ram3/RAM_reg_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         0.871     2.029    ram3/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  ram3/RAM_reg_1/CLKBWRCLK
                         clock pessimism             -0.499     1.531    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.714    ram3/RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 pixel_addr_score2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram3/RAM_reg_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.307%)  route 0.258ns (64.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         0.556     1.469    clk_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  pixel_addr_score2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  pixel_addr_score2_reg[4]/Q
                         net (fo=3, routed)           0.258     1.869    ram3/RAM_reg_2_5[4]
    RAMB36_X1Y6          RAMB36E1                                     r  ram3/RAM_reg_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         0.871     2.029    ram3/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  ram3/RAM_reg_1/CLKBWRCLK
                         clock pessimism             -0.499     1.531    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.714    ram3/RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 pixel_addr_score2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram3/RAM_reg_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.057%)  route 0.261ns (64.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         0.555     1.468    clk_IBUF_BUFG
    SLICE_X48Y25         FDRE                                         r  pixel_addr_score2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  pixel_addr_score2_reg[2]/Q
                         net (fo=3, routed)           0.261     1.871    ram3/RAM_reg_2_5[2]
    RAMB36_X1Y6          RAMB36E1                                     r  ram3/RAM_reg_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         0.871     2.029    ram3/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  ram3/RAM_reg_1/CLKBWRCLK
                         clock pessimism             -0.499     1.531    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.714    ram3/RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 pixel_addr_background_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_0_3/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.659%)  route 0.271ns (62.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X54Y8          FDRE                                         r  pixel_addr_background_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDRE (Prop_fdre_C_Q)         0.164     1.644 r  pixel_addr_background_reg[0]_rep/Q
                         net (fo=18, routed)          0.271     1.916    ram0/ADDRARDADDR[0]
    RAMB36_X2Y2          RAMB36E1                                     r  ram0/RAM_reg_0_3/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         0.876     2.034    ram0/clk_IBUF_BUFG
    RAMB36_X2Y2          RAMB36E1                                     r  ram0/RAM_reg_0_3/CLKARDCLK
                         clock pessimism             -0.479     1.556    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.739    ram0/RAM_reg_0_3
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 pixel_addr_score2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram3/RAM_reg_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.812%)  route 0.289ns (67.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         0.558     1.471    clk_IBUF_BUFG
    SLICE_X48Y27         FDRE                                         r  pixel_addr_score2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  pixel_addr_score2_reg[11]/Q
                         net (fo=3, routed)           0.289     1.901    ram3/RAM_reg_2_5[11]
    RAMB36_X1Y6          RAMB36E1                                     r  ram3/RAM_reg_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         0.871     2.029    ram3/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  ram3/RAM_reg_1/CLKBWRCLK
                         clock pessimism             -0.499     1.531    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.714    ram3/RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 prev_btn_level_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         0.556     1.469    clk_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  prev_btn_level_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.128     1.597 f  prev_btn_level_reg[3]/Q
                         net (fo=1, routed)           0.054     1.652    debounced3/P_reg_3
    SLICE_X47Y22         LUT6 (Prop_lut6_I3_O)        0.099     1.751 r  debounced3/P_i_1/O
                         net (fo=1, routed)           0.000     1.751    P_next
    SLICE_X47Y22         FDRE                                         r  P_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         0.823     1.981    clk_IBUF_BUFG
    SLICE_X47Y22         FDRE                                         r  P_reg/C
                         clock pessimism             -0.512     1.469    
    SLICE_X47Y22         FDRE (Hold_fdre_C_D)         0.091     1.560    P_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 pixel_addr_background_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_1_2/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.053%)  route 0.291ns (63.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         0.570     1.483    clk_IBUF_BUFG
    SLICE_X56Y6          FDRE                                         r  pixel_addr_background_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y6          FDRE (Prop_fdre_C_Q)         0.164     1.647 r  pixel_addr_background_reg[4]_rep/Q
                         net (fo=18, routed)          0.291     1.938    ram0/ADDRARDADDR[4]
    RAMB36_X1Y1          RAMB36E1                                     r  ram0/RAM_reg_1_2/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         0.879     2.037    ram0/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  ram0/RAM_reg_1_2/CLKARDCLK
                         clock pessimism             -0.479     1.559    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.742    ram0/RAM_reg_1_2
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ball_positive_speed_clock_y_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_negative_speed_clock_y_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.547%)  route 0.121ns (39.453%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         0.597     1.510    clk_IBUF_BUFG
    SLICE_X63Y5          FDRE                                         r  ball_positive_speed_clock_y_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  ball_positive_speed_clock_y_reg[12]/Q
                         net (fo=4, routed)           0.121     1.773    debounced3/Q[12]
    SLICE_X62Y5          LUT4 (Prop_lut4_I0_O)        0.045     1.818 r  debounced3/ball_negative_speed_clock_y[12]_i_1/O
                         net (fo=1, routed)           0.000     1.818    debounced3_n_19
    SLICE_X62Y5          FDRE                                         r  ball_negative_speed_clock_y_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         0.868     2.026    clk_IBUF_BUFG
    SLICE_X62Y5          FDRE                                         r  ball_negative_speed_clock_y_reg[12]/C
                         clock pessimism             -0.503     1.523    
    SLICE_X62Y5          FDRE (Hold_fdre_C_D)         0.091     1.614    ball_negative_speed_clock_y_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 pixel_addr_score2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram3/RAM_reg_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.164%)  route 0.311ns (68.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         0.555     1.468    clk_IBUF_BUFG
    SLICE_X48Y25         FDRE                                         r  pixel_addr_score2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  pixel_addr_score2_reg[3]/Q
                         net (fo=3, routed)           0.311     1.921    ram3/RAM_reg_2_5[3]
    RAMB36_X1Y6          RAMB36E1                                     r  ram3/RAM_reg_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=961, routed)         0.871     2.029    ram3/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  ram3/RAM_reg_1/CLKBWRCLK
                         clock pessimism             -0.499     1.531    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.714    ram3/RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y0   ram0/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y0   ram0/RAM_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4   ram0/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4   ram0/RAM_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   ram0/RAM_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   ram0/RAM_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   ram0/RAM_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   ram0/RAM_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0   ram0/RAM_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0   ram0/RAM_reg_0_2/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y22  P_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y22  P_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y24  ball_animation_clock_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y24  ball_animation_clock_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y26  ball_animation_clock_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y26  ball_animation_clock_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y26  ball_animation_clock_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y26  ball_animation_clock_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y27  ball_animation_clock_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y27  ball_animation_clock_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y22  P_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y22  P_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y24  ball_animation_clock_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y24  ball_animation_clock_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y26  ball_animation_clock_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y26  ball_animation_clock_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y26  ball_animation_clock_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y26  ball_animation_clock_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y27  ball_animation_clock_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y27  ball_animation_clock_reg[12]/C



