[{"name":"高得畬","email":"kao_deyu@yahoo.com","latestUpdate":"2013-02-16 11:08:27","objective":"Chapter 1 Moore’s rule\n           Cost and TW IC design\n Chapter 2 Mask \n           Processing\n           Transistors\n           Cross-section , latch up\n           Layout, Reverse Engineering\n           Electro-Migration &amp; RC extraction \n           CMP &amp; Design Rule \n Chapter 3 Logic Gates, Noise Margin\n           Timing of Logic Networks\n Chapter 4 Simulation, Cross Talk\n           Test Patent Generation &amp; DFT \n Extra Material Fin-FET","schedule":"01. 02/21/13 Chapter 1 Introduction (Moore’s rule)\n02. 02/28/13 和平紀念日\n03. 03/07/13 Chapter 1 Introduction (Cost and TW)\n04. 03/14/13 Chapter 2 (Mask) \n05. 03/21/13 Chapter 2 (Processing)\n06. 03/28/13 Quiz 1, Chapter 2 (Transistors)\n07. 04/04/13 清明節\n08. 04/11/13 Midterm Examination \n09. 04/18/13 Review; Chapter 2 (Cross-section , latch up)\n10. 04/25/13 Chapter 2 (Layout, Reverse Engineering)\n11. 05/02/13 Chapter 2 (Electro-Migration &amp; RC) \n12. 05/09/13 Chapter 2 ( CMP &amp; Design Rule)\n13. 05/16/13 Chapter 3 (Logic Gates, Noise Margin)\n14. 05/23/13 Chapter 3 (Timing of Logic Networks)\n15. 05/30/13 Quiz 2, Chapter 4 (Sim, Cross Talk)\n16. 06/06/13 Chapter 4 (Test Patent Generation &amp; DFT)\n17. 06/13/13 Final Examination\n18. 06/20/13 Exam review and “Fin-FET”","scorePolicy":"Two quizzes 30% (15% for each)\nMidterm 35%\nFinal 35%","materials":"Textbook: \nModern VLSI Design \nSystem-on-Chip Design, \nThird edition, Prentice Hall, \nby: Wayne Wolf\n\nReferences:\nULSI 製程技術 (新文京開發出版)\nby: 劉博文\n\nReferences:\nDigital Integrated Circuits \nA Design Perspective\nBy: Jan M. Rabaey, Anantha Chandrakasan, ......\n\nClass Notes:\nhttp://www.cc.ntut.edu.tw/~dkao/","foreignLanguageTextbooks":false}]
