RTL implementation of the 5-stage pipelined RISC processor including hazard detection and forwarding.
