Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: Timer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Timer.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Timer"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Timer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/AAST/5th semester/Digital Systems Design/Xilinx VHDL projects/Elevator/clock_divider.vhd" in Library work.
Architecture behavioral of Entity clock_divider is up to date.
Compiling vhdl file "D:/AAST/5th semester/Digital Systems Design/Xilinx VHDL projects/Elevator/up_counter_4_bit.vhd" in Library work.
Architecture behavioral of Entity up_counter_4_bit is up to date.
Compiling vhdl file "D:/AAST/5th semester/Digital Systems Design/Xilinx VHDL projects/Elevator/Timer.vhd" in Library work.
Entity <timer> compiled.
Entity <timer> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Timer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clock_divider> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <up_counter_4_bit> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Timer> in library <work> (Architecture <behavioral>).
Entity <Timer> analyzed. Unit <Timer> generated.

Analyzing Entity <clock_divider> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/AAST/5th semester/Digital Systems Design/Xilinx VHDL projects/Elevator/clock_divider.vhd" line 41: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <temp>
Entity <clock_divider> analyzed. Unit <clock_divider> generated.

Analyzing Entity <up_counter_4_bit> in library <work> (Architecture <behavioral>).
Entity <up_counter_4_bit> analyzed. Unit <up_counter_4_bit> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clock_divider>.
    Related source file is "D:/AAST/5th semester/Digital Systems Design/Xilinx VHDL projects/Elevator/clock_divider.vhd".
    Found 32-bit up counter for signal <count>.
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clock_divider> synthesized.


Synthesizing Unit <up_counter_4_bit>.
    Related source file is "D:/AAST/5th semester/Digital Systems Design/Xilinx VHDL projects/Elevator/up_counter_4_bit.vhd".
    Found 4-bit up counter for signal <counter_up>.
    Found 4-bit comparator equal for signal <counter_up$cmp_eq0000> created at line 47.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <up_counter_4_bit> synthesized.


Synthesizing Unit <Timer>.
    Related source file is "D:/AAST/5th semester/Digital Systems Design/Xilinx VHDL projects/Elevator/Timer.vhd".
    Found 4-bit comparator equal for signal <EN_out$cmp_eq0000> created at line 58.
    Summary:
	inferred   1 Comparator(s).
Unit <Timer> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 1
 1-bit register                                        : 1
# Comparators                                          : 2
 4-bit comparator equal                                : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 2
 4-bit comparator equal                                : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Timer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Timer, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 37
 Flip-Flops                                            : 37

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Timer.ngr
Top Level Output File Name         : Timer
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 7

Cell Usage :
# BELS                             : 123
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 31
#      LUT2                        : 3
#      LUT3                        : 2
#      LUT4                        : 10
#      LUT4_D                      : 1
#      MUXCY                       : 39
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 37
#      FDE                         : 1
#      FDR                         : 36
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 7
#      IBUF                        : 6
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       24  out of   4656     0%  
 Number of Slice Flip Flops:             37  out of   9312     0%  
 Number of 4 input LUTs:                 50  out of   9312     0%  
 Number of IOs:                           7
 Number of bonded IOBs:                   7  out of    232     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)        | Load  |
-----------------------------------+------------------------------+-------+
clk_in1(clk_in1:O)                 | BUFG(*)(Clock/temp)          | 33    |
Clock/temp                         | NONE(Up_Counter/counter_up_0)| 4     |
-----------------------------------+------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.240ns (Maximum Frequency: 190.857MHz)
   Minimum input arrival time before clock: 5.245ns
   Maximum output required time after clock: 6.923ns
   Maximum combinational path delay: 7.508ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in1'
  Clock period: 5.240ns (frequency: 190.857MHz)
  Total number of paths / destination ports: 1585 / 66
-------------------------------------------------------------------------
Delay:               5.240ns (Levels of Logic = 9)
  Source:            Clock/count_8 (FF)
  Destination:       Clock/count_0 (FF)
  Source Clock:      clk_in1 rising
  Destination Clock: clk_in1 rising

  Data Path: Clock/count_8 to Clock/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  Clock/count_8 (Clock/count_8)
     LUT4:I0->O            1   0.704   0.000  Clock/count_cmp_eq0000_wg_lut<0> (Clock/count_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Clock/count_cmp_eq0000_wg_cy<0> (Clock/count_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Clock/count_cmp_eq0000_wg_cy<1> (Clock/count_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Clock/count_cmp_eq0000_wg_cy<2> (Clock/count_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Clock/count_cmp_eq0000_wg_cy<3> (Clock/count_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Clock/count_cmp_eq0000_wg_cy<4> (Clock/count_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Clock/count_cmp_eq0000_wg_cy<5> (Clock/count_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Clock/count_cmp_eq0000_wg_cy<6> (Clock/count_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.331   1.263  Clock/count_cmp_eq0000_wg_cy<7> (Clock/count_cmp_eq0000)
     FDR:R                     0.911          Clock/count_0
    ----------------------------------------
    Total                      5.240ns (3.355ns logic, 1.885ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock/temp'
  Clock period: 4.558ns (frequency: 219.394MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               4.558ns (Levels of Logic = 2)
  Source:            Up_Counter/counter_up_2 (FF)
  Destination:       Up_Counter/counter_up_0 (FF)
  Source Clock:      Clock/temp rising
  Destination Clock: Clock/temp rising

  Data Path: Up_Counter/counter_up_2 to Up_Counter/counter_up_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.535  Up_Counter/counter_up_2 (Up_Counter/counter_up_2)
     LUT4:I3->O            2   0.704   0.526  EN_out453 (EN_out453)
     LUT3:I1->O            4   0.704   0.587  Up_Counter/counter_up_or00001 (Up_Counter/counter_up_or0000)
     FDR:R                     0.911          Up_Counter/counter_up_0
    ----------------------------------------
    Total                      4.558ns (2.910ns logic, 1.648ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock/temp'
  Total number of paths / destination ports: 20 / 4
-------------------------------------------------------------------------
Offset:              5.245ns (Levels of Logic = 3)
  Source:            Limit<3> (PAD)
  Destination:       Up_Counter/counter_up_0 (FF)
  Destination Clock: Clock/temp rising

  Data Path: Limit<3> to Up_Counter/counter_up_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  Limit_3_IBUF (Limit_3_IBUF)
     LUT4:I0->O            2   0.704   0.526  EN_out453 (EN_out453)
     LUT3:I1->O            4   0.704   0.587  Up_Counter/counter_up_or00001 (Up_Counter/counter_up_or0000)
     FDR:R                     0.911          Up_Counter/counter_up_0
    ----------------------------------------
    Total                      5.245ns (3.537ns logic, 1.708ns route)
                                       (67.4% logic, 32.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock/temp'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              6.923ns (Levels of Logic = 3)
  Source:            Up_Counter/counter_up_0 (FF)
  Destination:       EN_out (PAD)
  Source Clock:      Clock/temp rising

  Data Path: Up_Counter/counter_up_0 to EN_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.591   0.637  Up_Counter/counter_up_0 (Up_Counter/counter_up_0)
     LUT4_D:I3->O          1   0.704   0.595  EN_out426 (EN_out426)
     LUT2:I0->O            1   0.704   0.420  EN_out454 (EN_out_OBUF)
     OBUF:I->O                 3.272          EN_out_OBUF (EN_out)
    ----------------------------------------
    Total                      6.923ns (5.271ns logic, 1.652ns route)
                                       (76.1% logic, 23.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Delay:               7.508ns (Levels of Logic = 4)
  Source:            Limit<1> (PAD)
  Destination:       EN_out (PAD)

  Data Path: Limit<1> to EN_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  Limit_1_IBUF (Limit_1_IBUF)
     LUT4_D:I0->O          1   0.704   0.595  EN_out426 (EN_out426)
     LUT2:I0->O            1   0.704   0.420  EN_out454 (EN_out_OBUF)
     OBUF:I->O                 3.272          EN_out_OBUF (EN_out)
    ----------------------------------------
    Total                      7.508ns (5.898ns logic, 1.610ns route)
                                       (78.6% logic, 21.4% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.23 secs
 
--> 

Total memory usage is 4528896 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

