{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@200:211@HdlStmAssign", "\n  wire    [23:0]    tdd_counter_status;\n\n  wire              tdd_tx_dp_en_s;\n\n  assign tdd_dbg = {tdd_counter_status, tdd_enable_s, tdd_sync_i, tdd_tx_dp_en_s,\n                    tdd_rx_vco_en, tdd_tx_vco_en, tdd_rx_rf_en, tdd_tx_rf_en};\n\n  // tx/rx data flow control\n\n  assign  tdd_tx_valid_i0 = ((tdd_enable_synced_s & tdd_gated_tx_dmapath_s) == 1'b1) ?\n                                    (tx_valid_i0 & tdd_tx_dp_en_s) : tx_valid_i0;\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361_tdd.v@196:206", "  wire    [23:0]    tdd_tx_off_2_s;\n  wire    [23:0]    tdd_tx_dp_on_2_s;\n  wire    [23:0]    tdd_tx_dp_off_2_s;\n  wire              tdd_sync_s;\n\n  wire    [23:0]    tdd_counter_status;\n\n  wire              tdd_tx_dp_en_s;\n\n  assign tdd_dbg = {tdd_counter_status, tdd_enable_s, tdd_sync_i, tdd_tx_dp_en_s,\n                    tdd_rx_vco_en, tdd_tx_vco_en, tdd_rx_rf_en, tdd_tx_rf_en};\n"]], "Diff Content": {"Delete": [[205, "  assign tdd_dbg = {tdd_counter_status, tdd_enable_s, tdd_sync_i, tdd_tx_dp_en_s,\n"]], "Add": [[205, "  assign tdd_dbg = {tdd_counter_status, tdd_enable_s, tdd_sync, tdd_tx_dp_en_s,\n"]]}}