

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Feb 26 11:03:11 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.055 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      1|        -|        -|    -|
|Expression           |        -|      -|        0|      381|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        -|      -|      199|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      1|      199|      417|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------------------+----------------------------------+-----------+
    |               Instance              |              Module              | Expression|
    +-------------------------------------+----------------------------------+-----------+
    |myproject_mul_mul_12s_9ns_21_1_1_U1  |myproject_mul_mul_12s_9ns_21_1_1  |  i0 * i1  |
    +-------------------------------------+----------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln1192_3_fu_449_p2            |     +    |      0|  0|  18|          34|          34|
    |add_ln1192_4_fu_371_p2            |     +    |      0|  0|  25|          18|          13|
    |add_ln1192_fu_231_p2              |     +    |      0|  0|  18|          11|          10|
    |add_ln700_fu_275_p2               |     +    |      0|  0|  18|          17|          17|
    |ret_V_10_fu_455_p2                |     +    |      0|  0|  18|          34|          29|
    |ret_V_11_fu_389_p2                |     +    |      0|  0|  45|          38|          38|
    |ret_V_4_fu_317_p2                 |     +    |      0|  0|  19|          12|           8|
    |ret_V_8_fu_281_p2                 |     +    |      0|  0|  18|          17|          12|
    |ret_V_fu_303_p2                   |     +    |      0|  0|  18|          11|           6|
    |r_V_8_fu_253_p2                   |     -    |      0|  0|  23|          16|          16|
    |r_V_9_fu_357_p2                   |     -    |      0|  0|  18|          14|          14|
    |ret_V_7_fu_211_p2                 |     -    |      0|  0|  19|          12|          12|
    |ret_V_9_fu_297_p2                 |     -    |      0|  0|  18|           3|          11|
    |sub_ln1118_fu_339_p2              |     -    |      0|  0|  18|           1|          14|
    |sub_ln1192_2_fu_443_p2            |     -    |      0|  0|  41|           1|          34|
    |sub_ln1192_fu_431_p2              |     -    |      0|  0|  41|          34|          34|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 381|         276|         306|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  160|        320|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  163|        326|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |r_V_4_reg_487            |   21|   0|   21|          0|
    |tmp_3_reg_482            |    9|   0|    9|          0|
    |tmp_6_reg_493            |    6|   0|    6|          0|
    |x_V_ap_vld_preg          |    1|   0|    1|          0|
    |x_V_preg                 |  160|   0|  160|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  199|   0|  199|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  160|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   10|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   10|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   10|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   10|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   10|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.05>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_V_read = call i160 @_ssdm_op_Read.ap_vld.i160P(i160* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 3 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 140, i32 149)" [firmware/myproject.cpp:50]   --->   Operation 4 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%r_V_6 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 5 'bitconcatenate' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_1 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 40, i32 49)" [firmware/myproject.cpp:50]   --->   Operation 6 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r_V_7 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_1, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 7 'bitconcatenate' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i11 %r_V_6 to i12" [firmware/myproject.cpp:50]   --->   Operation 8 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i11 %r_V_7 to i12" [firmware/myproject.cpp:50]   --->   Operation 9 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.73ns)   --->   "%ret_V_7 = sub i12 %sext_ln703, %sext_ln703_1" [firmware/myproject.cpp:50]   --->   Operation 10 'sub' 'ret_V_7' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 150, i32 159)" [firmware/myproject.cpp:50]   --->   Operation 11 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%r_V = sext i10 %p_Val2_2 to i11" [firmware/myproject.cpp:50]   --->   Operation 12 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.72ns)   --->   "%add_ln1192 = add i11 %r_V, -337" [firmware/myproject.cpp:50]   --->   Operation 13 'add' 'add_ln1192' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i11 %add_ln1192 to i16" [firmware/myproject.cpp:50]   --->   Operation 14 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_2 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln1192, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 15 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i15 %tmp_2 to i16" [firmware/myproject.cpp:50]   --->   Operation 16 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.77ns)   --->   "%r_V_8 = sub i16 %sext_ln1118, %sext_ln1118_3" [firmware/myproject.cpp:50]   --->   Operation 17 'sub' 'r_V_8' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i16 %r_V_8 to i17" [firmware/myproject.cpp:50]   --->   Operation 18 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lhs_V = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %ret_V_7, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 19 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i16 %lhs_V to i17" [firmware/myproject.cpp:50]   --->   Operation 20 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700 = add i17 %sext_ln1118_4, %sext_ln728" [firmware/myproject.cpp:50]   --->   Operation 21 'add' 'add_ln700' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%ret_V_8 = add i17 %add_ln700, 3600" [firmware/myproject.cpp:50]   --->   Operation 22 'add' 'ret_V_8' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_3 = call i9 @_ssdm_op_PartSelect.i9.i17.i32.i32(i17 %ret_V_8, i32 8, i32 16)" [firmware/myproject.cpp:50]   --->   Operation 23 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_9 = sub i11 -2, %r_V" [firmware/myproject.cpp:51]   --->   Operation 24 'sub' 'ret_V_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 25 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%ret_V = add i11 %ret_V_9, 51" [firmware/myproject.cpp:51]   --->   Operation 25 'add' 'ret_V' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mul_ln = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %ret_V, i1 false)" [firmware/myproject.cpp:51]   --->   Operation 26 'bitconcatenate' 'mul_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.74ns)   --->   "%ret_V_4 = add i12 %mul_ln, 240" [firmware/myproject.cpp:51]   --->   Operation 27 'add' 'ret_V_4' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %p_Val2_2, i3 0)" [firmware/myproject.cpp:51]   --->   Operation 28 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i13 %shl_ln to i14" [firmware/myproject.cpp:51]   --->   Operation 29 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i12 %ret_V_4 to i21" [firmware/myproject.cpp:51]   --->   Operation 30 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_4 = mul i21 %sext_ln1118_5, 244" [firmware/myproject.cpp:51]   --->   Operation 31 'mul' 'r_V_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118 = sub i14 0, %sext_ln1118_1" [firmware/myproject.cpp:53]   --->   Operation 32 'sub' 'sub_ln1118' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %p_Val2_2, i1 false)" [firmware/myproject.cpp:53]   --->   Operation 33 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i11 %shl_ln1118_3 to i14" [firmware/myproject.cpp:53]   --->   Operation 34 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_9 = sub i14 %sub_ln1118, %sext_ln1118_2" [firmware/myproject.cpp:53]   --->   Operation 35 'sub' 'r_V_9' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %r_V_9, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 36 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%add_ln1192_4 = add i18 %lhs_V_1, 5846" [firmware/myproject.cpp:53]   --->   Operation 37 'add' 'add_ln1192_4' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_7 = call i24 @_ssdm_op_BitConcatenate.i24.i18.i6(i18 %add_ln1192_4, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 38 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i24 %tmp_7 to i38" [firmware/myproject.cpp:53]   --->   Operation 39 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.93ns)   --->   "%ret_V_11 = add i38 %sext_ln1192_2, -68719476736" [firmware/myproject.cpp:53]   --->   Operation 40 'add' 'ret_V_11' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_6 = call i6 @_ssdm_op_PartSelect.i6.i38.i32.i32(i38 %ret_V_11, i32 32, i32 37)" [firmware/myproject.cpp:53]   --->   Operation 41 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.45>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_4_V), !map !282"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_3_V), !map !288"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_2_V), !map !294"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_1_V), !map !300"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_0_V), !map !306"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i160* %x_V), !map !312"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 48 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i160* %x_V, [7 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %y_0_V, i10* %y_1_V, i10* %y_2_V, i10* %y_3_V, i10* %y_4_V, [7 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [firmware/myproject.cpp:32]   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [firmware/myproject.cpp:33]   --->   Operation 51 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i9 %tmp_3 to i10" [firmware/myproject.cpp:50]   --->   Operation 52 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_0_V, i10 %sext_ln708)" [firmware/myproject.cpp:50]   --->   Operation 53 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_4 = call i22 @_ssdm_op_BitConcatenate.i22.i21.i1(i21 %r_V_4, i1 false)" [firmware/myproject.cpp:51]   --->   Operation 54 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i22 %tmp_4 to i34" [firmware/myproject.cpp:51]   --->   Operation 55 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_5 = call i26 @_ssdm_op_BitConcatenate.i26.i21.i5(i21 %r_V_4, i5 0)" [firmware/myproject.cpp:51]   --->   Operation 56 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i26 %tmp_5 to i34" [firmware/myproject.cpp:51]   --->   Operation 57 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.84ns)   --->   "%sub_ln1192 = sub i34 %sext_ln1192, %sext_ln1192_1" [firmware/myproject.cpp:51]   --->   Operation 58 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1192_2)   --->   "%shl_ln1192 = shl i34 %sub_ln1192, 4" [firmware/myproject.cpp:51]   --->   Operation 59 'shl' 'shl_ln1192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.87ns) (out node of the LUT)   --->   "%sub_ln1192_2 = sub i34 0, %shl_ln1192" [firmware/myproject.cpp:51]   --->   Operation 60 'sub' 'sub_ln1192_2' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_3 = add i34 %sub_ln1192, %sub_ln1192_2" [firmware/myproject.cpp:51]   --->   Operation 61 'add' 'add_ln1192_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ret_V_10 = add i34 %add_ln1192_3, -234881024" [firmware/myproject.cpp:51]   --->   Operation 62 'add' 'ret_V_10' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i10 @_ssdm_op_PartSelect.i10.i34.i32.i32(i34 %ret_V_10, i32 24, i32 33)" [firmware/myproject.cpp:51]   --->   Operation 63 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_1_V, i10 %trunc_ln708_2)" [firmware/myproject.cpp:51]   --->   Operation 64 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_2_V, i10 -15)" [firmware/myproject.cpp:52]   --->   Operation 65 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i6 %tmp_6 to i10" [firmware/myproject.cpp:53]   --->   Operation 66 'sext' 'sext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_3_V, i10 %sext_ln708_1)" [firmware/myproject.cpp:53]   --->   Operation 67 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_4_V, i10 -16)" [firmware/myproject.cpp:54]   --->   Operation 68 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 69 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 000]
tmp                (partselect    ) [ 000]
r_V_6              (bitconcatenate) [ 000]
tmp_1              (partselect    ) [ 000]
r_V_7              (bitconcatenate) [ 000]
sext_ln703         (sext          ) [ 000]
sext_ln703_1       (sext          ) [ 000]
ret_V_7            (sub           ) [ 000]
p_Val2_2           (partselect    ) [ 000]
r_V                (sext          ) [ 000]
add_ln1192         (add           ) [ 000]
sext_ln1118        (sext          ) [ 000]
tmp_2              (bitconcatenate) [ 000]
sext_ln1118_3      (sext          ) [ 000]
r_V_8              (sub           ) [ 000]
sext_ln1118_4      (sext          ) [ 000]
lhs_V              (bitconcatenate) [ 000]
sext_ln728         (sext          ) [ 000]
add_ln700          (add           ) [ 000]
ret_V_8            (add           ) [ 000]
tmp_3              (partselect    ) [ 011]
ret_V_9            (sub           ) [ 000]
ret_V              (add           ) [ 000]
mul_ln             (bitconcatenate) [ 000]
ret_V_4            (add           ) [ 000]
shl_ln             (bitconcatenate) [ 000]
sext_ln1118_1      (sext          ) [ 000]
sext_ln1118_5      (sext          ) [ 000]
r_V_4              (mul           ) [ 011]
sub_ln1118         (sub           ) [ 000]
shl_ln1118_3       (bitconcatenate) [ 000]
sext_ln1118_2      (sext          ) [ 000]
r_V_9              (sub           ) [ 000]
lhs_V_1            (bitconcatenate) [ 000]
add_ln1192_4       (add           ) [ 000]
tmp_7              (bitconcatenate) [ 000]
sext_ln1192_2      (sext          ) [ 000]
ret_V_11           (add           ) [ 000]
tmp_6              (partselect    ) [ 011]
specbitsmap_ln0    (specbitsmap   ) [ 000]
specbitsmap_ln0    (specbitsmap   ) [ 000]
specbitsmap_ln0    (specbitsmap   ) [ 000]
specbitsmap_ln0    (specbitsmap   ) [ 000]
specbitsmap_ln0    (specbitsmap   ) [ 000]
specbitsmap_ln0    (specbitsmap   ) [ 000]
spectopmodule_ln0  (spectopmodule ) [ 000]
specinterface_ln0  (specinterface ) [ 000]
specinterface_ln32 (specinterface ) [ 000]
specpipeline_ln33  (specpipeline  ) [ 000]
sext_ln708         (sext          ) [ 000]
write_ln50         (write         ) [ 000]
tmp_4              (bitconcatenate) [ 000]
sext_ln1192        (sext          ) [ 000]
tmp_5              (bitconcatenate) [ 000]
sext_ln1192_1      (sext          ) [ 000]
sub_ln1192         (sub           ) [ 000]
shl_ln1192         (shl           ) [ 000]
sub_ln1192_2       (sub           ) [ 000]
add_ln1192_3       (add           ) [ 000]
ret_V_10           (add           ) [ 000]
trunc_ln708_2      (partselect    ) [ 000]
write_ln51         (write         ) [ 000]
write_ln52         (write         ) [ 000]
sext_ln708_1       (sext          ) [ 000]
write_ln53         (write         ) [ 000]
write_ln54         (write         ) [ 000]
ret_ln56           (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i160P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i12.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i14.i4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i18.i6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i10P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i21.i1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i21.i5"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="x_V_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="160" slack="0"/>
<pin id="126" dir="0" index="1" bw="160" slack="0"/>
<pin id="127" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln50_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="10" slack="0"/>
<pin id="133" dir="0" index="2" bw="9" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="write_ln51_write_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="10" slack="0"/>
<pin id="140" dir="0" index="2" bw="10" slack="0"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln52_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="10" slack="0"/>
<pin id="147" dir="0" index="2" bw="5" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_ln53_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="10" slack="0"/>
<pin id="155" dir="0" index="2" bw="6" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="write_ln54_write_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="10" slack="0"/>
<pin id="162" dir="0" index="2" bw="5" slack="0"/>
<pin id="163" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="10" slack="0"/>
<pin id="169" dir="0" index="1" bw="160" slack="0"/>
<pin id="170" dir="0" index="2" bw="9" slack="0"/>
<pin id="171" dir="0" index="3" bw="9" slack="0"/>
<pin id="172" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="r_V_6_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="11" slack="0"/>
<pin id="179" dir="0" index="1" bw="10" slack="0"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_6/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="10" slack="0"/>
<pin id="187" dir="0" index="1" bw="160" slack="0"/>
<pin id="188" dir="0" index="2" bw="7" slack="0"/>
<pin id="189" dir="0" index="3" bw="7" slack="0"/>
<pin id="190" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="r_V_7_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="11" slack="0"/>
<pin id="197" dir="0" index="1" bw="10" slack="0"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_7/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="sext_ln703_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="11" slack="0"/>
<pin id="205" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sext_ln703_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="0"/>
<pin id="209" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="ret_V_7_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="11" slack="0"/>
<pin id="213" dir="0" index="1" bw="11" slack="0"/>
<pin id="214" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_7/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="p_Val2_2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="10" slack="0"/>
<pin id="219" dir="0" index="1" bw="160" slack="0"/>
<pin id="220" dir="0" index="2" bw="9" slack="0"/>
<pin id="221" dir="0" index="3" bw="9" slack="0"/>
<pin id="222" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="r_V_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="0"/>
<pin id="229" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln1192_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="0"/>
<pin id="233" dir="0" index="1" bw="10" slack="0"/>
<pin id="234" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sext_ln1118_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="11" slack="0"/>
<pin id="239" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="15" slack="0"/>
<pin id="243" dir="0" index="1" bw="11" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sext_ln1118_3_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="15" slack="0"/>
<pin id="251" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="r_V_8_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="0"/>
<pin id="255" dir="0" index="1" bw="15" slack="0"/>
<pin id="256" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_8/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="sext_ln1118_4_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="0"/>
<pin id="261" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="lhs_V_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="0"/>
<pin id="265" dir="0" index="1" bw="12" slack="0"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sext_ln728_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="0"/>
<pin id="273" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln700_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="0" index="1" bw="16" slack="0"/>
<pin id="278" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="ret_V_8_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="17" slack="0"/>
<pin id="283" dir="0" index="1" bw="13" slack="0"/>
<pin id="284" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_8/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_3_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="9" slack="0"/>
<pin id="289" dir="0" index="1" bw="17" slack="0"/>
<pin id="290" dir="0" index="2" bw="5" slack="0"/>
<pin id="291" dir="0" index="3" bw="6" slack="0"/>
<pin id="292" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="ret_V_9_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="2" slack="0"/>
<pin id="299" dir="0" index="1" bw="10" slack="0"/>
<pin id="300" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_9/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="ret_V_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="11" slack="0"/>
<pin id="305" dir="0" index="1" bw="7" slack="0"/>
<pin id="306" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="mul_ln_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="12" slack="0"/>
<pin id="311" dir="0" index="1" bw="11" slack="0"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul_ln/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="ret_V_4_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="12" slack="0"/>
<pin id="319" dir="0" index="1" bw="9" slack="0"/>
<pin id="320" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="shl_ln_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="13" slack="0"/>
<pin id="325" dir="0" index="1" bw="10" slack="0"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="sext_ln1118_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="13" slack="0"/>
<pin id="333" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="sext_ln1118_5_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="12" slack="0"/>
<pin id="337" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="sub_ln1118_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="13" slack="0"/>
<pin id="342" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="shl_ln1118_3_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="11" slack="0"/>
<pin id="347" dir="0" index="1" bw="10" slack="0"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_3/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="sext_ln1118_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="11" slack="0"/>
<pin id="355" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="r_V_9_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="14" slack="0"/>
<pin id="359" dir="0" index="1" bw="11" slack="0"/>
<pin id="360" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_9/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="lhs_V_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="18" slack="0"/>
<pin id="365" dir="0" index="1" bw="14" slack="0"/>
<pin id="366" dir="0" index="2" bw="1" slack="0"/>
<pin id="367" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln1192_4_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="18" slack="0"/>
<pin id="373" dir="0" index="1" bw="14" slack="0"/>
<pin id="374" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_4/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_7_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="24" slack="0"/>
<pin id="379" dir="0" index="1" bw="18" slack="0"/>
<pin id="380" dir="0" index="2" bw="1" slack="0"/>
<pin id="381" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="sext_ln1192_2_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="24" slack="0"/>
<pin id="387" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="ret_V_11_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="24" slack="0"/>
<pin id="391" dir="0" index="1" bw="37" slack="0"/>
<pin id="392" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_11/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_6_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="6" slack="0"/>
<pin id="397" dir="0" index="1" bw="38" slack="0"/>
<pin id="398" dir="0" index="2" bw="7" slack="0"/>
<pin id="399" dir="0" index="3" bw="7" slack="0"/>
<pin id="400" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="sext_ln708_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="9" slack="1"/>
<pin id="407" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_4_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="22" slack="0"/>
<pin id="411" dir="0" index="1" bw="21" slack="1"/>
<pin id="412" dir="0" index="2" bw="1" slack="0"/>
<pin id="413" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="sext_ln1192_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="22" slack="0"/>
<pin id="418" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_5_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="26" slack="0"/>
<pin id="422" dir="0" index="1" bw="21" slack="1"/>
<pin id="423" dir="0" index="2" bw="1" slack="0"/>
<pin id="424" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="sext_ln1192_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="26" slack="0"/>
<pin id="429" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="sub_ln1192_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="22" slack="0"/>
<pin id="433" dir="0" index="1" bw="26" slack="0"/>
<pin id="434" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="shl_ln1192_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="27" slack="0"/>
<pin id="439" dir="0" index="1" bw="4" slack="0"/>
<pin id="440" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1192/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="sub_ln1192_2_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="31" slack="0"/>
<pin id="446" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_2/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="add_ln1192_3_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="27" slack="0"/>
<pin id="451" dir="0" index="1" bw="33" slack="0"/>
<pin id="452" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_3/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="ret_V_10_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="34" slack="0"/>
<pin id="457" dir="0" index="1" bw="29" slack="0"/>
<pin id="458" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_10/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="trunc_ln708_2_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="10" slack="0"/>
<pin id="463" dir="0" index="1" bw="34" slack="0"/>
<pin id="464" dir="0" index="2" bw="6" slack="0"/>
<pin id="465" dir="0" index="3" bw="7" slack="0"/>
<pin id="466" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="sext_ln708_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="6" slack="1"/>
<pin id="474" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_1/2 "/>
</bind>
</comp>

<comp id="476" class="1007" name="r_V_4_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="12" slack="0"/>
<pin id="478" dir="0" index="1" bw="21" slack="0"/>
<pin id="479" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/1 "/>
</bind>
</comp>

<comp id="482" class="1005" name="tmp_3_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="9" slack="1"/>
<pin id="484" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="487" class="1005" name="r_V_4_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="21" slack="1"/>
<pin id="489" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="493" class="1005" name="tmp_6_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="6" slack="1"/>
<pin id="495" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="128"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="100" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="100" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="100" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="6" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="120" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="157"><net_src comp="100" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="100" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="122" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="124" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="167" pin=3"/></net>

<net id="182"><net_src comp="20" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="167" pin="4"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="191"><net_src comp="14" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="124" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="194"><net_src comp="26" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="200"><net_src comp="20" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="185" pin="4"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="22" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="206"><net_src comp="177" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="195" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="203" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="207" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="14" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="124" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="28" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="226"><net_src comp="30" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="230"><net_src comp="217" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="32" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="34" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="231" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="36" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="241" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="237" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="249" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="253" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="38" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="211" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="36" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="274"><net_src comp="263" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="259" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="271" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="40" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="42" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="281" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="44" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="46" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="301"><net_src comp="48" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="227" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="50" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="314"><net_src comp="52" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="303" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="22" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="309" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="54" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="328"><net_src comp="56" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="217" pin="4"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="58" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="334"><net_src comp="323" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="317" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="62" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="331" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="20" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="217" pin="4"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="22" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="356"><net_src comp="345" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="339" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="353" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="368"><net_src comp="64" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="357" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="36" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="375"><net_src comp="363" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="66" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="382"><net_src comp="68" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="371" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="70" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="388"><net_src comp="377" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="385" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="72" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="401"><net_src comp="74" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="389" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="403"><net_src comp="76" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="404"><net_src comp="78" pin="0"/><net_sink comp="395" pin=3"/></net>

<net id="408"><net_src comp="405" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="414"><net_src comp="102" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="22" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="419"><net_src comp="409" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="104" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="106" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="430"><net_src comp="420" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="416" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="427" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="431" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="108" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="110" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="437" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="431" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="443" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="449" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="112" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="467"><net_src comp="114" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="455" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="469"><net_src comp="116" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="470"><net_src comp="118" pin="0"/><net_sink comp="461" pin=3"/></net>

<net id="471"><net_src comp="461" pin="4"/><net_sink comp="137" pin=2"/></net>

<net id="475"><net_src comp="472" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="480"><net_src comp="335" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="60" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="287" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="490"><net_src comp="476" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="496"><net_src comp="395" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="472" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {2 }
	Port: y_1_V | {2 }
	Port: y_2_V | {2 }
	Port: y_3_V | {2 }
	Port: y_4_V | {2 }
 - Input state : 
	Port: myproject : x_V | {1 }
  - Chain level:
	State 1
		r_V_6 : 1
		r_V_7 : 1
		sext_ln703 : 2
		sext_ln703_1 : 2
		ret_V_7 : 3
		r_V : 1
		add_ln1192 : 2
		sext_ln1118 : 3
		tmp_2 : 3
		sext_ln1118_3 : 4
		r_V_8 : 5
		sext_ln1118_4 : 6
		lhs_V : 4
		sext_ln728 : 5
		add_ln700 : 7
		ret_V_8 : 8
		tmp_3 : 9
		ret_V_9 : 2
		ret_V : 3
		mul_ln : 4
		ret_V_4 : 5
		shl_ln : 1
		sext_ln1118_1 : 2
		sext_ln1118_5 : 6
		r_V_4 : 7
		sub_ln1118 : 3
		shl_ln1118_3 : 1
		sext_ln1118_2 : 2
		r_V_9 : 4
		lhs_V_1 : 5
		add_ln1192_4 : 6
		tmp_7 : 7
		sext_ln1192_2 : 8
		ret_V_11 : 9
		tmp_6 : 10
	State 2
		write_ln50 : 1
		sext_ln1192 : 1
		sext_ln1192_1 : 1
		sub_ln1192 : 2
		shl_ln1192 : 3
		sub_ln1192_2 : 3
		add_ln1192_3 : 4
		ret_V_10 : 5
		trunc_ln708_2 : 6
		write_ln51 : 7
		write_ln53 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |    add_ln1192_fu_231    |    0    |    0    |    17   |
|          |     add_ln700_fu_275    |    0    |    0    |    18   |
|          |      ret_V_8_fu_281     |    0    |    0    |    18   |
|          |       ret_V_fu_303      |    0    |    0    |    18   |
|    add   |      ret_V_4_fu_317     |    0    |    0    |    19   |
|          |   add_ln1192_4_fu_371   |    0    |    0    |    25   |
|          |     ret_V_11_fu_389     |    0    |    0    |    44   |
|          |   add_ln1192_3_fu_449   |    0    |    0    |    18   |
|          |     ret_V_10_fu_455     |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|          |      ret_V_7_fu_211     |    0    |    0    |    18   |
|          |       r_V_8_fu_253      |    0    |    0    |    22   |
|          |      ret_V_9_fu_297     |    0    |    0    |    18   |
|    sub   |    sub_ln1118_fu_339    |    0    |    0    |    18   |
|          |       r_V_9_fu_357      |    0    |    0    |    18   |
|          |    sub_ln1192_fu_431    |    0    |    0    |    33   |
|          |   sub_ln1192_2_fu_443   |    0    |    0    |    38   |
|----------|-------------------------|---------|---------|---------|
|    mul   |       r_V_4_fu_476      |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |   x_V_read_read_fu_124  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | write_ln50_write_fu_130 |    0    |    0    |    0    |
|          | write_ln51_write_fu_137 |    0    |    0    |    0    |
|   write  | write_ln52_write_fu_144 |    0    |    0    |    0    |
|          | write_ln53_write_fu_152 |    0    |    0    |    0    |
|          | write_ln54_write_fu_159 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_167       |    0    |    0    |    0    |
|          |       tmp_1_fu_185      |    0    |    0    |    0    |
|partselect|     p_Val2_2_fu_217     |    0    |    0    |    0    |
|          |       tmp_3_fu_287      |    0    |    0    |    0    |
|          |       tmp_6_fu_395      |    0    |    0    |    0    |
|          |   trunc_ln708_2_fu_461  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       r_V_6_fu_177      |    0    |    0    |    0    |
|          |       r_V_7_fu_195      |    0    |    0    |    0    |
|          |       tmp_2_fu_241      |    0    |    0    |    0    |
|          |       lhs_V_fu_263      |    0    |    0    |    0    |
|          |      mul_ln_fu_309      |    0    |    0    |    0    |
|bitconcatenate|      shl_ln_fu_323      |    0    |    0    |    0    |
|          |   shl_ln1118_3_fu_345   |    0    |    0    |    0    |
|          |      lhs_V_1_fu_363     |    0    |    0    |    0    |
|          |       tmp_7_fu_377      |    0    |    0    |    0    |
|          |       tmp_4_fu_409      |    0    |    0    |    0    |
|          |       tmp_5_fu_420      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln703_fu_203    |    0    |    0    |    0    |
|          |   sext_ln703_1_fu_207   |    0    |    0    |    0    |
|          |        r_V_fu_227       |    0    |    0    |    0    |
|          |    sext_ln1118_fu_237   |    0    |    0    |    0    |
|          |   sext_ln1118_3_fu_249  |    0    |    0    |    0    |
|          |   sext_ln1118_4_fu_259  |    0    |    0    |    0    |
|          |    sext_ln728_fu_271    |    0    |    0    |    0    |
|   sext   |   sext_ln1118_1_fu_331  |    0    |    0    |    0    |
|          |   sext_ln1118_5_fu_335  |    0    |    0    |    0    |
|          |   sext_ln1118_2_fu_353  |    0    |    0    |    0    |
|          |   sext_ln1192_2_fu_385  |    0    |    0    |    0    |
|          |    sext_ln708_fu_405    |    0    |    0    |    0    |
|          |    sext_ln1192_fu_416   |    0    |    0    |    0    |
|          |   sext_ln1192_1_fu_427  |    0    |    0    |    0    |
|          |   sext_ln708_1_fu_472   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|    shl   |    shl_ln1192_fu_437    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |    0    |   360   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|r_V_4_reg_487|   21   |
|tmp_3_reg_482|    9   |
|tmp_6_reg_493|    6   |
+-------------+--------+
|    Total    |   36   |
+-------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |    0   |   360  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   36   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   36   |   360  |
+-----------+--------+--------+--------+
