# References

1. P. Arora, P. P. Pradhan, A. Kumar,  
   *Design and Analysis of an Approximate 6T SRAM Cell for Edge AI Considering the Power-Accuracy Tradeoff*,  
   School of Electronics, Vellore Institute of Technology, Chennai.

2. K. Khare, N. Khare, V. K. Kulhade, P. Deshpande,  
   “VLSI Design and Analysis of Low Power 6T SRAM Cell using Cadence Tool,”  
   IEEE International Conference on Semiconductor Electronics, 2008.

3. B. C. Paul, A. Agarwal, K. Roy,  
   “Low-Power Design Techniques for Scaled Technologies,”  
   Integration, Vol. 39, No. 2, pp. 64–89, 2006.

4. S. Akashe, S. Bhushan, S. Sharma,  
   “High Density and Low Leakage Current based 5T SRAM Cell using 45 nm Technology,”  
   International Conference on Nanoscience, Engineering and Technology, 2011.

5. A. Bhaskar,  
   “Design and Analysis of Low Power SRAM Cells,”  
   International Conference on Innovations in Power and Advanced Computing Technologies, 2017.

