@online{microblaze,
	title = {MicroBlaze Soft Processor Core},
	url = {http://www.xilinx.com/products/design-tools/microblaze.html},
	citedate = {2016-05-13},
}

@manual{microblaze-ref,
    author = {{Xilinx Inc}},
    title = {MicroBlaze Processor Reference Guide},
    year = {2015},
    number = {ug984},
}

@manual{zynq,
    author = {{Xilinx Inc}},
    title = {Zynq-7000 All Programmable SoC Overview},
    number = {ds190},
    year = {2016},
    month = {Jan},
    //edition = {v1.9},
    //url = {http://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf},
    //citedate = {2016-05-13},
}

@techreport{riscv,
    Author = {AsanoviÄ‡, Krste and Patterson, David A.},
    Title = {Instruction Sets Should Be Free: The Case For RISC-V},
    Institution = {EECS Department, University of California, Berkeley},
    Year = {2014},
    Month = {Aug},
    URL = {http://www.eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-146.html},
    Number = {UCB/EECS-2014-146},
}

@online{leon3,
	title = {Leon3 Processor},
	url = {http://www.gaisler.com/index.php/products/processors/leon3},
	citedate = {2016-05-13},
}

@manual{or1k,
    title = {OpenRISC 1000 Architecture Manual},
    author = {{opencores.org}},
    Year = {2014},
    Month = {Apr},
    citedate = {2016-05-13},
    URL = {https://github.com/openrisc/doc/blob/master/openrisc-arch-1.1-rev0.pdf},
}

@manual{niosii,
    author = {{Altera Inc}},
    title = {Nios II Processor Referente Handbook},
    year = {2005},
}

@inproceedings{microblaze-mp-rsp08,
    author={S. Xu and H. Pollitt-Smith}, 
    booktitle={Rapid System Prototyping, 2008. RSP '08. The 19th IEEE/IFIP International Symposium on}, 
    title={A Multi-MicroBlaze Based SOC System: From SystemC Modeling to FPGA Prototyping}, 
    year={2008}, 
    pages={121-127}, 
    keywords={circuit simulation;field programmable gate arrays;formal verification;integrated circuit design;microprocessor chips;system-on-chip;FPGA prototyping;Xilinx microblaze processors;abstraction level;fast simplex link channels;multimicroblaze;multiprocessor system-on-chip design;system simulation;system validation;system verification;systemC modeling;Educational institutions;Environmental management;Field programmable gate arrays;Hardware;Instruments;Master-slave;Network-on-a-chip;Prototypes;System-on-a-chip;Virtual prototyping;FPGA;Multi-processor System-On-Chip;SystemC}, 
    //doi={10.1109/RSP.2008.15}, 
    ISSN={1074-6005}, 
    month={June},
}

@manual{microblaze-mp-xapp,
    author = {Vasanth Asokan},
    //publisher = {Xilinx Inc},
    title = {Dual Processor Reference Design Suite},
    number = {xapp996},
    year = {2008},
    month = {Oct},
    note = {v1.3},
}

@manual{axi-ethernet-subsystem,
    author = {{Xilinx Inc}},
    title = {AXI 1G/2.5G Ethernet Subsystem v7.0 LogiCORE IP Product Guide},
    number = {pg138},
    year = {2016},
    month = {Jan},
}

@manual{axi-pcie-bridge,
    author = {{Xilinx Inc}},
    title = {AXI Bridge for PCI Express Gen3 Subsystem v2.0 Product Guide},
    number = {pg194},
    year = {2015},
    month = {Nov},
}

@manual{pg118-system-cache,
    author = {{Xilinx Inc}},
    title = {System Cache v3.1 LogiCORE IP Product Guide},
    number = {pg118},
    year = {2015},
    month = {Nov},
}

