###############################################################################
#
# Copyright 2020 OpenHW Group
#
# Licensed under the Solderpad Hardware Licence, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     https://solderpad.org/licenses/
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
#
# SPDX-License-Identifier: Apache-2.0 WITH SHL-2.0
#
###############################################################################
# ğŸ¯ CV32E40P éªŒè¯ç¯å¢ƒæ ¸å¿ƒ Makefile æ–‡ä»¶
# ============================================================================
#
# ğŸ“‹ åŠŸèƒ½æ¦‚è¿°ï¼š
# è¿™æ˜¯ OpenHW éªŒè¯æ ¸å¿ƒï¼ˆç‰¹åˆ«æ˜¯ CV32E40Pï¼‰çš„ UVMT æµ‹è¯•å¹³å°çš„ä¸»è¦ Makefile
# è¯¥æ–‡ä»¶å®šä¹‰äº†æ•´ä¸ªéªŒè¯ç¯å¢ƒçš„æ„å»ºè§„åˆ™ã€è·¯å¾„é…ç½®ã€å·¥å…·é€‰æ‹©å’Œæµ‹è¯•æµç¨‹
#
# ğŸ—ï¸ æ¶æ„ç‰¹ç‚¹ï¼š
# - æ”¯æŒå¤šç§ä»¿çœŸå™¨ (DSim, Xrun, Vsim, Riviera)
# - é›†æˆ UVM éªŒè¯ç¯å¢ƒå’Œå¤šç§ä»£ç† (Agents)
# - æ”¯æŒéšæœºæµ‹è¯•ç”Ÿæˆ (RISC-V DV)
# - é›†æˆåˆè§„æ€§æµ‹è¯•å¥—ä»¶ (RISC-V Compliance)
# - æä¾›å®Œæ•´çš„è¦†ç›–ç‡åˆ†æå’Œè°ƒè¯•åŠŸèƒ½
#
# ğŸ”§ ä¸»è¦ç”¨é€”ï¼š
# - ç¼–è¯‘å’Œè¿è¡Œå„ç§ç±»å‹çš„éªŒè¯æµ‹è¯•
# - ç®¡ç†å¤–éƒ¨ä¾èµ–åº“å’Œå·¥å…·é“¾
# - é…ç½®ä»¿çœŸå™¨å’ŒéªŒè¯ç¯å¢ƒå‚æ•°
# - ç”Ÿæˆæµ‹è¯•æŠ¥å‘Šå’Œè¦†ç›–ç‡åˆ†æ
#
# ğŸ“ ä¿®æ”¹è¯´æ˜ï¼š
# åŸºäºåŸå§‹ RI5CY æµ‹è¯•å¹³å° Makefile è¿›è¡Œäº†å¤§å¹…ä¿®æ”¹å’ŒåŠŸèƒ½æ‰©å±•
#
###############################################################################
#
# Copyright 2019 Claire Wolf
# Copyright 2019 Robert Balas
#
# Permission to use, copy, modify, and/or distribute this software for any
# purpose with or without fee is hereby granted, provided that the above
# copyright notice and this permission notice appear in all copies.
#
# THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES WITH
# REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY
# AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT,
# INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM
# LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR
# OTHER TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
# PERFORMANCE OF THIS SOFTWARE.
#
# Original Author: Robert Balas (balasr@iis.ee.ethz.ch)
#
###############################################################################

# ğŸ” å˜é‡æ£€æŸ¥å’ŒéªŒè¯
# ================================================
# ç¡®ä¿å¿…è¦çš„ç¯å¢ƒå˜é‡å·²æ­£ç¡®è®¾ç½®
ifndef CV_CORE
$(error é”™è¯¯ï¼šå¿…é¡»è®¾ç½® CV_CORE ç¯å¢ƒå˜é‡ä¸ºæœ‰æ•ˆçš„æ ¸å¿ƒåç§°ï¼Œå¦‚ CV32E40P)
endif

# ğŸ“Š ç³»ç»Ÿå¸¸é‡å’Œç¯å¢ƒå˜é‡å®šä¹‰
# ================================================
DATE           = $(shell date +%F)                    # ğŸ“… å½“å‰æ—¥æœŸï¼Œç”¨äºæ—¥å¿—å’ŒæŠ¥å‘Šå‘½å
CV_CORE_LC     = $(shell echo $(CV_CORE) | tr A-Z a-z)  # ğŸ”  æ ¸å¿ƒåç§°å°å†™ç‰ˆæœ¬ (å¦‚ cv32e40p)
CV_CORE_UC     = $(shell echo $(CV_CORE) | tr a-z A-Z)  # ğŸ”  æ ¸å¿ƒåç§°å¤§å†™ç‰ˆæœ¬ (å¦‚ CV32E40P)
SIMULATOR_UC   = $(shell echo $(SIMULATOR) | tr a-z A-Z)  # ğŸ”  ä»¿çœŸå™¨åç§°å¤§å†™ç‰ˆæœ¬
export CV_CORE_LC                                     # ğŸŒ å¯¼å‡ºç»™å­è¿›ç¨‹ä½¿ç”¨
export CV_CORE_UC                                     # ğŸŒ å¯¼å‡ºç»™å­è¿›ç¨‹ä½¿ç”¨
.DEFAULT_GOAL := no_rule                              # ğŸ¯ é»˜è®¤ç›®æ ‡ï¼šé˜²æ­¢æ„å¤–æ‰§è¡Œ

# ğŸ› ï¸ å®ç”¨å‘½ä»¤å®šä¹‰
# ================================================
MKDIR_P = mkdir -p                                     # ğŸ“ åˆ›å»ºç›®å½•å‘½ä»¤ï¼ˆæ”¯æŒçˆ¶ç›®å½•ï¼‰

# âš™ï¸ ä»¿çœŸå™¨ç¼–è¯‘æ ‡å¿—é…ç½®
# ================================================
# âš ï¸ æ³¨æ„ï¼šè¿™äº›æ ‡å¿—å½±å“æ‰€æœ‰ä»¿çœŸå™¨ï¼Œä¿®æ”¹æ—¶è¯·è°¨æ…ï¼
WAVES        ?= 0                                      # ğŸŒŠ æ³¢å½¢ç”Ÿæˆå¼€å…³ (0=å…³é—­, 1=å¼€å¯)
SV_CMP_FLAGS ?= "+define+$(CV_CORE_UC)_ASSERT_ON"     # ğŸ”§ SystemVerilog ç¼–è¯‘æ ‡å¿—ï¼šå¯ç”¨æ–­è¨€æ£€æŸ¥
TIMESCALE    ?= -timescale 1ns/1ps                     # â° ä»¿çœŸæ—¶é—´å°ºåº¦ï¼š1çº³ç§’ç²¾åº¦ï¼Œ1çš®ç§’åˆ†è¾¨ç‡
UVM_PLUSARGS ?=                                        # ğŸ­ UVM é™„åŠ å‚æ•°ï¼ˆç”¨æˆ·å¯è‡ªå®šä¹‰ï¼‰

# ğŸ–¥ï¸ SystemVerilog ä»¿çœŸå™¨é€‰æ‹©é…ç½®
# ================================================
CV_SIMULATOR ?= unsim                                  # ğŸ”§ é»˜è®¤ä»¿çœŸå™¨è®¾ç½®ï¼ˆunsim = æœªæŒ‡å®šï¼‰
SIMULATOR    ?= $(CV_SIMULATOR)                        # ğŸ¯ å®é™…ä½¿ç”¨çš„ä»¿çœŸå™¨åç§°

# ğŸ§® æŒ‡ä»¤é›†ä»¿çœŸå™¨ (ISS) é…ç½®
# ================================================
# ğŸ“ è¯´æ˜ï¼šISS ç”¨äºæŒ‡ä»¤çº§å¯¹æ¯”éªŒè¯ï¼Œæä¾›å‚è€ƒæ¨¡å‹åŠŸèƒ½
USE_ISS      ?= YES                                    # âœ… æ˜¯å¦ä½¿ç”¨ ISSï¼ˆå¼ºçƒˆå»ºè®®ä¿æŒå¼€å¯ï¼‰
ISS          ?= IMPERAS                                # ğŸ¯ ISS ç±»å‹ï¼šIMPERAS OVPsim å‚è€ƒæ¨¡å‹

# ğŸ“Š é€šç”¨é…ç½®å˜é‡
# ================================================
CFG             ?= default                             # ğŸ›ï¸ é…ç½®åç§°ï¼ˆç”¨äºåŒºåˆ†ä¸åŒçš„æµ‹è¯•é…ç½®ï¼‰

# ğŸ² æµ‹è¯•ç”Ÿæˆå˜é‡
# ================================================
GEN_START_INDEX ?= 0                                   # ğŸ”¢ ç”Ÿæˆæµ‹è¯•çš„èµ·å§‹ç´¢å¼•
GEN_NUM_TESTS   ?= 1                                   # ğŸ“Š ç”Ÿæˆæµ‹è¯•çš„æ•°é‡
export RUN_INDEX       ?= 0                           # ğŸƒ å½“å‰è¿è¡Œçš„æµ‹è¯•ç´¢å¼•

# ğŸ“ é€šç”¨è¾“å‡ºç›®å½•ç»“æ„
# ================================================
# ğŸ¯ è¿™äº›ç›®å½•ç”¨äºç»„ç»‡ä»¿çœŸç»“æœã€æ—¥å¿—æ–‡ä»¶å’Œç”Ÿæˆçš„æŠ¥å‘Š
SIM_RESULTS             ?= $(if $(CV_RESULTS),$(abspath $(CV_RESULTS))/$(SIMULATOR)_results,$(MAKE_PATH)/$(SIMULATOR)_results)  # ğŸ“Š ä»¿çœŸç»“æœæ ¹ç›®å½•
SIM_CFG_RESULTS          = $(SIM_RESULTS)/$(CFG)                    # ğŸ“‚ ç‰¹å®šé…ç½®çš„ç»“æœç›®å½•
SIM_COREVDV_RESULTS      = $(SIM_CFG_RESULTS)/corev-dv             # ğŸ² Core-V DV éšæœºæµ‹è¯•ç»“æœ
SIM_LDGEN_RESULTS        = $(SIM_CFG_RESULTS)/$(LDGEN)             # ğŸ”— é“¾æ¥å™¨ç”Ÿæˆçš„ç»“æœ
SIM_TEST_RESULTS         = $(SIM_CFG_RESULTS)/$(TEST)              # ğŸ§ª ç‰¹å®šæµ‹è¯•çš„ç»“æœç›®å½•
SIM_RUN_RESULTS          = $(SIM_TEST_RESULTS)/$(RUN_INDEX)        # ğŸƒ ç‰¹å®šè¿è¡Œçš„ç»“æœç›®å½•
SIM_TEST_PROGRAM_RESULTS = $(SIM_RUN_RESULTS)/test_program         # ğŸ’» æµ‹è¯•ç¨‹åºç›¸å…³ç»“æœ
SIM_BSP_RESULTS          = $(SIM_TEST_PROGRAM_RESULTS)/bsp         # ğŸ”§ æ¿çº§æ”¯æŒåŒ…ç»“æœ

# ğŸ“Š EMBench åŸºå‡†æµ‹è¯•é€‰é¡¹
# ================================================
# âš¡ EMBench æ˜¯ä¸“ä¸ºåµŒå…¥å¼å’Œ IoT è®¾å¤‡è®¾è®¡çš„æ€§èƒ½åŸºå‡†æµ‹è¯•å¥—ä»¶
EMB_TYPE           ?= speed                            # ğŸƒ åŸºå‡†æµ‹è¯•ç±»å‹ï¼šspeedï¼ˆé€Ÿåº¦ï¼‰æˆ– sizeï¼ˆå¤§å°ï¼‰
EMB_TARGET         ?= 0                                # ğŸ¯ ç›®æ ‡è®¾å¤‡ç¼–å·
EMB_CPU_MHZ        ?= 1                                # â±ï¸ CPU é¢‘ç‡ï¼ˆMHzï¼‰
EMB_TIMEOUT        ?= 3600                             # â° æµ‹è¯•è¶…æ—¶æ—¶é—´ï¼ˆç§’ï¼‰
EMB_PARALLEL_ARG    = $(if $(filter $(YES_VALS),$(EMB_PARALLEL)),YES,NO)    # ğŸ”„ å¹¶è¡Œè¿è¡Œé€‰é¡¹
EMB_BUILD_ONLY_ARG  = $(if $(filter $(YES_VALS),$(EMB_BUILD_ONLY)),YES,NO)  # ğŸ”¨ ä»…æ„å»ºé€‰é¡¹
EMB_DEBUG_ARG       = $(if $(filter $(YES_VALS),$(EMB_DEBUG)),YES,NO)       # ğŸ› è°ƒè¯•æ¨¡å¼é€‰é¡¹

# ğŸ­ UVM éªŒè¯ç¯å¢ƒè·¯å¾„é…ç½®
# ================================================
# ğŸ¯ è¿™ä¸ªéƒ¨åˆ†å®šä¹‰äº†æ•´ä¸ª UVM éªŒè¯ç¯å¢ƒä¸­æ‰€æœ‰ç»„ä»¶çš„è·¯å¾„
# ğŸ“ åŒ…æ‹¬æµ‹è¯•å¹³å°ã€ç¯å¢ƒã€ä»£ç† (Agents) å’Œå®ç”¨åº“çš„ä½ç½®

# ğŸ›ï¸ æ ¸å¿ƒéªŒè¯ç¯å¢ƒç»„ä»¶
export DV_UVMT_PATH             = $(CORE_V_VERIF)/$(CV_CORE_LC)/tb/uvmt     # ğŸª UVMT æµ‹è¯•å¹³å°ï¼šé¡¶å±‚æµ‹è¯•ç¯å¢ƒ
export DV_UVME_PATH             = $(CORE_V_VERIF)/$(CV_CORE_LC)/env/uvme    # ğŸ¬ UVME éªŒè¯ç¯å¢ƒï¼šUVM ç¯å¢ƒç®¡ç†å™¨

# ğŸ“š UVM å®ç”¨åº“è·¯å¾„
export DV_UVML_HRTBT_PATH       = $(CORE_V_VERIF)/lib/uvm_libs/uvml_hrtbt   # ğŸ’“ å¿ƒè·³ç›‘æ§åº“ï¼šæ£€æµ‹ä»¿çœŸæ˜¯å¦å¡æ­»
export DV_UVML_TRN_PATH         = $(CORE_V_VERIF)/lib/uvm_libs/uvml_trn     # ğŸ”„ äº‹åŠ¡å¤„ç†åº“ï¼šUVM äº‹åŠ¡åŸºç¡€ç±»
export DV_UVML_LOGS_PATH        = $(CORE_V_VERIF)/lib/uvm_libs/uvml_logs    # ğŸ“ æ—¥å¿—ç®¡ç†åº“ï¼šå¢å¼ºçš„æ—¥å¿—åŠŸèƒ½
export DV_UVML_SB_PATH          = $(CORE_V_VERIF)/lib/uvm_libs/uvml_sb      # ğŸ“Š è®°åˆ†æ¿åº“ï¼šç»“æœå¯¹æ¯”å’Œæ£€æŸ¥
export DV_UVML_MEM_PATH         = $(CORE_V_VERIF)/lib/uvm_libs/uvml_mem     # ğŸ§  å†…å­˜ç®¡ç†åº“ï¼šå†…å­˜æ¨¡å‹å’Œæ“ä½œ

# ğŸ‘¥ UVM éªŒè¯ä»£ç† (Agents) è·¯å¾„
# ================================================
# ğŸ¯ ä»£ç†è´Ÿè´£é©±åŠ¨å’Œç›‘æ§ç‰¹å®šçš„æ¥å£ä¿¡å·
export DV_UVMA_CORE_CNTRL_PATH  = $(CORE_V_VERIF)/lib/uvm_agents/uvma_core_cntrl   # ğŸ›ï¸ æ ¸å¿ƒæ§åˆ¶ä»£ç†ï¼šå¤„ç†å™¨æ§åˆ¶ä¿¡å·
export DV_UVMA_CLKNRST_PATH     = $(CORE_V_VERIF)/lib/uvm_agents/uvma_clknrst      # ğŸ• æ—¶é’Ÿå¤ä½ä»£ç†ï¼šæ—¶é’Ÿå’Œå¤ä½ç®¡ç†
export DV_UVMA_INTERRUPT_PATH   = $(CORE_V_VERIF)/lib/uvm_agents/uvma_interrupt    # âš¡ ä¸­æ–­ä»£ç†ï¼šä¸­æ–­ä¿¡å·é©±åŠ¨å’Œç›‘æ§
export DV_UVMA_DEBUG_PATH       = $(CORE_V_VERIF)/lib/uvm_agents/uvma_debug        # ğŸ” è°ƒè¯•ä»£ç†ï¼šè°ƒè¯•æ¥å£ç®¡ç†
export DV_UVMA_OBI_MEMORY_PATH  = $(CORE_V_VERIF)/lib/uvm_agents/uvma_obi_memory   # ğŸ§  OBI å†…å­˜ä»£ç†ï¼šå†…å­˜æ€»çº¿æ¥å£
export DV_UVMA_PMA_PATH         = $(CORE_V_VERIF)/lib/uvm_agents/uvma_pma          # ğŸ—ºï¸ ç‰©ç†å†…å­˜å±æ€§ä»£ç†
export DV_UVMA_FENCEI_PATH      = $(CORE_V_VERIF)/lib/uvm_agents/uvma_fencei       # ğŸš§ æŒ‡ä»¤ç¼“å­˜åŒæ­¥ä»£ç†

# ğŸ” ä¸“ä¸šéªŒè¯ä»£ç†
export DV_UVMA_ISACOV_PATH      = $(CORE_V_VERIF)/lib/uvm_agents/uvma_isacov       # ğŸ“Š æŒ‡ä»¤é›†è¦†ç›–ç‡ä»£ç†ï¼šISA è¦†ç›–ç‡æ”¶é›†
export DV_UVMA_RVFI_PATH        = $(CORE_V_VERIF)/lib/uvm_agents/uvma_rvfi         # ğŸ”¬ RISC-V å½¢å¼åŒ–æ¥å£ä»£ç†
export DV_UVMA_RVVI_PATH        = $(CORE_V_VERIF)/lib/uvm_agents/uvma_rvvi         # âœ… RISC-V éªŒè¯æ¥å£ä»£ç†
export DV_UVMA_RVVI_OVPSIM_PATH = $(CORE_V_VERIF)/lib/uvm_agents/uvma_rvvi_ovpsim  # ğŸ§® OVPsim å‚è€ƒæ¨¡å‹ä»£ç†

# ğŸ”¬ UVM éªŒè¯ç»„ä»¶è·¯å¾„
export DV_UVMC_RVFI_SCOREBOARD_PATH      = $(CORE_V_VERIF)/lib/uvm_components/uvmc_rvfi_scoreboard/      # ğŸ“Š RVFI è®°åˆ†æ¿ç»„ä»¶
export DV_UVMC_RVFI_REFERENCE_MODEL_PATH = $(CORE_V_VERIF)/lib/uvm_components/uvmc_rvfi_reference_model/  # ğŸ§® RVFI å‚è€ƒæ¨¡å‹ç»„ä»¶

# ğŸ§® Imperas OVPsim å‚è€ƒæ¨¡å‹è·¯å¾„é…ç½®
# ================================================
# ğŸ¯ OVPsim æä¾›å¤„ç†å™¨çš„æŒ‡ä»¤çº§ç²¾ç¡®å‚è€ƒæ¨¡å‹ï¼Œç”¨äºå¯¹æ¯”éªŒè¯
export DV_OVPM_HOME             = $(CORE_V_VERIF)/vendor_lib/imperas         # ğŸ  Imperas æ¨¡å‹ä¸»ç›®å½•
export DV_OVPM_MODEL            = $(DV_OVPM_HOME)/imperas_DV_COREV          # ğŸ§  Core-V ä¸“ç”¨ Imperas æ¨¡å‹
export DV_OVPM_DESIGN           = $(DV_OVPM_HOME)/design                    # ğŸ¨ è®¾è®¡æ–‡ä»¶ç›®å½•

# ğŸ“š ç¬¬ä¸‰æ–¹åº“è·¯å¾„
export DV_SVLIB_PATH            = $(CORE_V_VERIF)/$(CV_CORE_LC)/vendor_lib/verilab  # ğŸ› ï¸ Verilab SVLIB å®ç”¨åº“

# ğŸª æµ‹è¯•å¹³å°æºæ–‡ä»¶æ”¶é›†
DV_UVMT_SRCS                  = $(wildcard $(DV_UVMT_PATH)/*.sv))            # ğŸ“‚ è‡ªåŠ¨æ”¶é›†æ‰€æœ‰ UVMT SystemVerilog æ–‡ä»¶

# ğŸ­ é»˜è®¤ UVM æµ‹è¯•ç”¨ä¾‹é…ç½®
# ================================================
# âš ï¸ æ³¨æ„ï¼šå¿…é¡»ä½¿ç”¨æµ‹è¯•ç”¨ä¾‹çš„ç±»åï¼ˆä¸æ˜¯æ–‡ä»¶åï¼‰
# ğŸ“ æµ‹è¯•ç”¨ä¾‹ä½ç½®ï¼š../../tests/uvmt
UVM_TESTNAME ?= uvmt_$(CV_CORE_LC)_firmware_test_c                           # ğŸ¯ é»˜è®¤æµ‹è¯•ï¼šå›ºä»¶æµ‹è¯•ç±»

# ğŸ² éšæœºæŒ‡ä»¤ç”Ÿæˆå™¨è·¯å¾„é…ç½®
# ================================================
# ğŸ”§ Google RISC-V DVï¼šç”ŸæˆéšæœºæŒ‡ä»¤åºåˆ—è¿›è¡ŒéªŒè¯
RISCVDV_PKG         := $(CORE_V_VERIF)/$(CV_CORE_LC)/vendor_lib/google/riscv-dv    # ğŸ“¦ Google RISC-V DV åŒ…
COREVDV_PKG         := $(CORE_V_VERIF)/lib/corev-dv                                # ğŸ“¦ Core-V DV æ‰©å±•åŒ…
CV_CORE_COREVDV_PKG := $(CORE_V_VERIF)/$(CV_CORE_LC)/env/corev-dv                 # ğŸ“¦ æ ¸å¿ƒç‰¹å®šçš„ Core-V DV é…ç½®
export RISCV_DV_ROOT         = $(RISCVDV_PKG)                               # ğŸŒ å¯¼å‡º RISC-V DV æ ¹è·¯å¾„
export COREV_DV_ROOT         = $(COREVDV_PKG)                               # ğŸŒ å¯¼å‡º Core-V DV æ ¹è·¯å¾„
export CV_CORE_COREV_DV_ROOT = $(CV_CORE_COREVDV_PKG)                       # ğŸŒ å¯¼å‡ºæ ¸å¿ƒç‰¹å®šæ ¹è·¯å¾„

# RISC-V Foundation's RISC-V Compliance Test-suite
COMPLIANCE_PKG   := $(CORE_V_VERIF)/$(CV_CORE_LC)/vendor_lib/riscv/riscv-compliance

# EMBench benchmarking suite
EMBENCH_PKG	:= $(CORE_V_VERIF)/$(CV_CORE_LC)/vendor_lib/embench
EMBENCH_TESTS	:= $(CORE_V_VERIF)/$(CV_CORE_LC)/tests/programs/embench

# Disassembler
DPI_DASM_PKG       := $(CORE_V_VERIF)/lib/dpi_dasm
DPI_DASM_SPIKE_PKG := $(CORE_V_VERIF)/$(CV_CORE_LC)/vendor_lib/dpi_dasm_spike
export DPI_DASM_ROOT       = $(DPI_DASM_PKG)
export DPI_DASM_SPIKE_ROOT = $(DPI_DASM_SPIKE_PKG)

# TB source files for the CV32E core
TBSRC_TOP   := $(TBSRC_HOME)/uvmt/uvmt_$(CV_CORE_LC)_tb.sv
TBSRC_HOME  := $(CORE_V_VERIF)/$(CV_CORE_LC)/tb
export TBSRC_HOME = $(CORE_V_VERIF)/$(CV_CORE_LC)/tb

SIM_LIBS    := $(CORE_V_VERIF)/lib/sim_libs

RTLSRC_VLOG_TB_TOP	:= $(basename $(notdir $(TBSRC_TOP)))
RTLSRC_VOPT_TB_TOP	:= $(addsuffix _vopt, $(RTLSRC_VLOG_TB_TOP))

# RTL source files for the CV32E core
# DESIGN_RTL_DIR is used by CV32E40P_MANIFEST file
CV_CORE_PKG          := $(CORE_V_VERIF)/core-v-cores/$(CV_CORE_LC)
CV_CORE_MANIFEST     := $(CV_CORE_PKG)/$(CV_CORE_LC)_manifest.flist
export DESIGN_RTL_DIR = $(CV_CORE_PKG)/rtl

RTLSRC_HOME   := $(CV_CORE_PKG)/rtl
RTLSRC_INCDIR := $(RTLSRC_HOME)/include

# SVLIB
SVLIB_PKG            := $(CORE_V_VERIF)/$(CV_CORE_LC)/vendor_lib/verilab/svlib

###############################################################################
# Seed management for constrained-random sims
SEED    ?= 1
RNDSEED ?=

ifeq ($(SEED),random)
RNDSEED = $(shell date +%N)
else
ifeq ($(SEED),)
# Empty SEED variable selects 1
RNDSEED = 1
else
RNDSEED = $(SEED)
endif
endif

###############################################################################
# Common Makefile:
#    - Core Firmware and the RISCV GCC Toolchain (SDK)
#    - Variables for RTL dependencies
include $(CORE_V_VERIF)/mk/Common.mk
###############################################################################
# Clone core RTL and DV dependencies
clone_cv_core_rtl: $(CV_CORE_PKG)

clone_riscv-dv: $(RISCVDV_PKG)

clone_embench: $(EMBENCH_PKG)

clone_compliance: $(COMPLIANCE_PKG)

clone_dpi_dasm_spike:
	$(CLONE_DPI_DASM_SPIKE_CMD)

clone_svlib: $(SVLIB_PKG)

$(CV_CORE_PKG):
	$(CLONE_CV_CORE_CMD)

$(RISCVDV_PKG):
	$(CLONE_RISCVDV_CMD)

$(COMPLIANCE_PKG):
	$(CLONE_COMPLIANCE_CMD)

$(EMBENCH_PKG):
	$(CLONE_EMBENCH_CMD)

$(DPI_DASM_SPIKE_PKG):
	$(CLONE_DPI_DASM_SPIKE_CMD)

$(SVLIB_PKG):
	$(CLONE_SVLIB_CMD)

###############################################################################
# RISC-V Compliance Test-suite
#     As much as possible, the test suite is used "out-of-the-box".  The
#     "build_compliance" target below uses the Makefile supplied by the suite
#     to compile all the individual test-programs in the suite to generate the
#     elf and hex files used in simulation.  Each <sim>.mk is assumed to have a
#     target to run the compiled test-program.

# RISCV_ISA='rv32i|rv32im|rv32imc|rv32Zicsr|rv32Zifencei'
RISCV_ISA    ?= rv32i
RISCV_TARGET ?= OpenHW
RISCV_DEVICE ?= $(CV_CORE_LC)

clone_compliance:
	$(CLONE_COMPLIANCE_CMD)

clr_compliance:
	make clean -C $(CORE_V_VERIF)/$(CV_CORE_LC)/vendor_lib/riscv/riscv-compliance

build_compliance: $(COMPLIANCE_PKG)
	make simulate -i -C $(CORE_V_VERIF)/$(CV_CORE_LC)/vendor_lib/riscv/riscv-compliance \
		RISCV_TARGET=${RISCV_TARGET} \
		RISCV_DEVICE=${RISCV_DEVICE} \
		PATH=$(RISCV)/bin:$(PATH) \
		RISCV_PREFIX=$(RISCV_PREFIX) \
		NOTRAPS=1 \
		RISCV_ISA=$(RISCV_ISA)
#		VERBOSE=1

all_compliance: $(COMPLIANCE_PKG)
	make build_compliance RISCV_ISA=rv32i        && \
	make build_compliance RISCV_ISA=rv32im       && \
	make build_compliance RISCV_ISA=rv32imc      && \
	make build_compliance RISCV_ISA=rv32Zicsr    && \
	make build_compliance RISCV_ISA=rv32Zifencei

# "compliance" is a simulator-specific target defined in <sim>.mk
COMPLIANCE_RESULTS = $(SIM_RESULTS)

compliance_check_sig: compliance
	@echo "Checking Compliance Signature for $(RISCV_ISA)/$(COMPLIANCE_PROG)"
	@echo "Reference: $(REF)"
	@echo "Signature: $(SIG)"
	@export SUITEDIR=$(CORE_V_VERIF)/$(CV_CORE_LC)/vendor_lib/riscv/riscv-compliance/riscv-test-suite/$(RISCV_ISA) && \
	export REF=$(REF) && export SIG=$(SIG) && export COMPL_PROG=$(COMPLIANCE_PROG) && \
	export RISCV_TARGET=${RISCV_TARGET} && export RISCV_DEVICE=${RISCV_DEVICE} && \
	export RISCV_ISA=${RISCV_ISA} export SIG_ROOT=${SIG_ROOT} && \
	$(CORE_V_VERIF)/bin/diff_signatures.sh | tee $(COMPLIANCE_RESULTS)/$(CFG)/$(RISCV_ISA)/$(COMPLIANCE_PROG)/$(RUN_INDEX)/diff_signatures.log

compliance_check_all_sigs:
	@$(MKDIR_P) $(COMPLIANCE_RESULTS)/$(CFG)/$(RISCV_ISA)
	@echo "Checking Compliance Signature for all tests in $(CFG)/$(RISCV_ISA)"
	@export SUITEDIR=$(CORE_V_VERIF)/$(CV_CORE_LC)/vendor_lib/riscv/riscv-compliance/riscv-test-suite/$(RISCV_ISA) && \
	export RISCV_TARGET=${RISCV_TARGET} && export RISCV_DEVICE=${RISCV_DEVICE} && \
	export RISCV_ISA=${RISCV_ISA} export SIG_ROOT=${SIG_ROOT} && \
	$(CORE_V_VERIF)/bin/diff_signatures.sh $(RISCV_ISA) | tee $(COMPLIANCE_RESULTS)/$(CFG)/$(RISCV_ISA)/diff_signatures.log

compliance_regression:
	make build_compliance RISCV_ISA=$(RISCV_ISA)
	@export SIM_DIR=$(CORE_V_VERIF)/$(CV_CORE_LC)/sim/uvmt && \
	$(CORE_V_VERIF)/bin/run_compliance.sh $(RISCV_ISA)
	make compliance_check_all_sigs RISCV_ISA=$(RISCV_ISA)

dah:
	@export SIM_DIR=$(CORE_V_VERIF)/cv32/sim/uvmt && \
	$(CORE_V_VERIF)/bin/run_compliance.sh $(RISCV_ISA)

###############################################################################
# EMBench benchmark
# 	target to check out and run the EMBench suite for code size and speed
#

embench: $(EMBENCH_PKG)
	$(CORE_V_VERIF)/bin/run_embench.py \
		-c $(CV_CORE) \
		-cc $(RISCV_EXE_PREFIX)$(RISCV_CC) \
		-sim $(SIMULATOR) \
		-t $(EMB_TYPE) \
		--timeout $(EMB_TIMEOUT) \
		--parallel $(EMB_PARALLEL_ARG) \
		-b $(EMB_BUILD_ONLY_ARG) \
		-tgt $(EMB_TARGET) \
		-f $(EMB_CPU_MHZ) \
		-d $(EMB_DEBUG_ARG)

###############################################################################
# ISACOV (ISA coverage)
#   Compare the log against the tracer log.
#   This checks that sampling went correctly without false positives/negatives.

ISACOV_LOGDIR = $(SIM_CFG_RESULTS)/$(TEST)/$(RUN_INDEX)
ISACOV_RVFILOG = $(ISACOV_LOGDIR)/uvm_test_top.env.rvfi_agent.trn.log
ISACOV_COVERAGELOG = $(ISACOV_LOGDIR)/uvm_test_top.env.isacov_agent.trn.log

isacov_logdiff:
	@echo isacov_logdiff:
	@echo checking that env/dirs/files are as expected...
		@printenv TEST > /dev/null || (echo specify TEST; false)
		@ls $(ISACOV_LOGDIR) > /dev/null
		@ls $(ISACOV_RVFILOG) > /dev/null
		@ls $(ISACOV_COVERAGELOG) > /dev/null
	@echo extracting assembly code from logs...
		@cat $(ISACOV_RVFILOG)                                                      \
			| awk -F ' - ' '{print $$2}' `#discard everything but the assembly` \
			| sed 's/ *#.*//'            `#discard comments`                    \
			| sed 's/ *<.*//'            `#discard symbol information`          \
			| sed 's/,/, /g'             `#add space after commas`              \
			| tail -n +4 > trace.tmp     `#don't include banner`
		@cat $(ISACOV_COVERAGELOG)                       \
			| awk -F '\t' '{print $$3}' `#discard everything but the assembly` \
			| sed 's/_/./'              `#convert "c_addi" to "c.addi" etc`    \
			| tail -n +2 > agent.tmp    `#don't include banner`
	@echo diffing the instruction sequences...
		@echo saving to $(ISACOV_LOGDIR)/isacov_logdiff
		@rm -rf $(ISACOV_LOGDIR)/isacov_logdiff
		@diff trace.tmp agent.tmp > $(ISACOV_LOGDIR)/isacov_logdiff; true
		@rm -rf trace.tmp agent.tmp
		@(test ! -s $(ISACOV_LOGDIR)/isacov_logdiff && echo OK) || (echo FAIL; false)

###############################################################################
# Include the targets/rules for the selected SystemVerilog simulator
#ifeq ($(SIMULATOR), unsim)
#include unsim.mk
#else
ifeq ($(SIMULATOR), dsim)
include $(CORE_V_VERIF)/mk/uvmt/dsim.mk
else
ifeq ($(SIMULATOR), xrun)
include $(CORE_V_VERIF)/mk/uvmt/xrun.mk
else
ifeq ($(SIMULATOR), vsim)
include $(CORE_V_VERIF)/mk/uvmt/vsim.mk
else
ifeq ($(SIMULATOR), vcs)
include $(CORE_V_VERIF)/mk/uvmt/vcs.mk
else
ifeq ($(SIMULATOR), riviera)
include $(CORE_V_VERIF)/mk/uvmt/riviera.mk
else
include $(CORE_V_VERIF)/mk/uvmt/unsim.mk
endif
endif
endif
endif
endif
#endif

################################################################################
# Open a DVT Eclipse IDE instance with the project imported automatically
ifeq ($(MAKECMDGOALS), open_in_dvt_ide)
include $(CORE_V_VERIF)/mk/uvmt/dvt.mk
else
ifeq ($(MAKECMDGOALS), create_dvt_build_file)
include $(CORE_V_VERIF)/mk/uvmt/dvt.mk
else
ifeq ($(MAKECMDGOALS), dvt_dump_env_vars)
include $(CORE_V_VERIF)/mk/uvmt/dvt.mk
endif
endif
endif

###############################################################################
# Clean up your mess!
#   1. Clean all generated files of the C and assembler tests
#   2. Simulator-specific clean targets are in ./<simulator>.mk
#   3. clean_bsp target is specified in ../Common.mk
clean_hex:
	rm -rf $(SIM_TEST_PROGRAM_RESULTS)

clean_test_programs: clean_bsp
	if [ -d "$(SIM_RESULTS)" ]; then \
		find $(SIM_RESULTS) -depth -type d -name test_program | xargs rm -rf; \
	fi

clean_riscv-dv:
	rm -rf $(RISCVDV_PKG)
	rm -rf $(COREVDV_PKG)/out_*

clean_compliance:
	rm -rf $(COMPLIANCE_PKG)

clean_embench:
	rm -rf $(EMBENCH_PKG)
	cd $(EMBENCH_TESTS) && \
		find . ! -path . ! -path ./README.md -delete
	if [ -d "$(SIM_RESULTS)" ]; then \
		cd $(SIM_RESULTS) && find . -depth -type d -name "emb_*" | xargs rm -rf; \
	fi

clean_dpi_dasm_spike:
	rm -rf $(DPI_DASM_SPIKE_PKG)

clean_svlib:
	rm -rf $(SVLIB_PKG)
