timestamp=1619015625211

[~A]
LastVerilogToplevel=half_adder_tb
ModifyID=1
Version=74
design.sv_testbench.sv=0*560*1198

[~MFT]
0=5|0work.mgf|1198|0
1=3|1work.mgf|1415|0
3=6|3work.mgf|1551|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2020.04.130 (Linux64)|00000019789cd32dc9cc4d2d4e4ecc495530cc2bd6076205dde232a36c4b0071ae0864|c73a565f2ade592f8ac1c68f484c9216f5f64a83114064c99ca2e22e92ed2581

[half_adder]
A/half_adder=22|../design.sv|4|1*390
BinL64/half_adder=3*174
R=../design.sv|4
SLP=3*285
Version=2020.04.130 (Linux64)|00000019789cd32dc9cc4d2d4e4ecc495530cc2bd6076205dde232a36c4b0071ae0864|9d478890ab412e42d6b75255d560236f41ab0ed49771ee80612b3666c997a9c28555e77a18163f4260dc2c042533b93d

[half_adder_tb]
A/half_adder_tb=22|../testbench.sv|1|1*1415
BinL64/half_adder_tb=3*402
R=../testbench.sv|1
SLP=3*1551
Version=2020.04.130 (Linux64)|00000019789cd32dc9cc4d2d4e4ecc495530cc2bd6076205dde232a36c4b0071ae0864|16eaafcb5e1fe12ed7f5555c2b76b6cb369d343d60f70d7997228d8bb13d00837986a983cd53585aa72ca1897ae07204

[~U]
$root=12|0*0|
half_adder=12|0*182|
half_adder_tb=12|0*385||0x10
