#ifndef _PHY_REG_H_
#define _PHY_REG_H_

#include "phy_reg_util.h"

#ifdef CONFIG_USE_MT7520_ASIC 
#define REG_BASE_1	0xbfaf0100
#define REG_BASE_2	0xbfaf0200
#define REG_BASE_3	0xbfaf0300
#define REG_BASE_4	0xbfaf0400
#define REG_BASE_5	0xbfaf0500
#elif defined(CONFIG_USE_A60901) || defined(CONFIG_USE_A60928)
#define REG_BASE_1	0x0100
#define REG_BASE_2	0x0200
#define REG_BASE_3	0x0300
#define REG_BASE_4	0x0400
#define REG_BASE_5	0x0500
#define REG_BASE_6	0x0600
#endif /* CONFIG_USE_MT7520_ASIC */ 

#ifdef CONFIG_USE_MT7520_ASIC
/* top register*/
#define TOP_TEST_MISC0_CTRL								0xbfb00380 	/*Use reset PON PHY*/
#define TOP_CSR_GPIO_SHARE								0xbfb00860
#define TOP_CSR_PBUS_CTRL								0xbfb0092c

/*GPIO register*/
#define GPIO_CSR_CTRL									0xbfbf0200
#define GPIO_CSR_DATA									0xbfbf0204
#define GPIO_CSR_OE										0xbfbf0214
#define GPIO_CSR_OE1									0xbfbf0278
#define GPIO_CSR_CTRL1									0xbfbf0220

#define GPIO_CSR_CTRL3									0xbfbf0264
#define GPIO_CSR_DATA1									0xbfbf0270
#define GPIO_CSR_OE1								    0xbfbf0278

#define GPIO_CSR_CTRL2									0xbfbf0260

#endif /* CONFIG_USE_MT7520_ASIC */

#ifdef TCSUPPORT_CPU_EN7521
#define IOMUX_Control_1_register						0xbfa20104
#define TOP_RST_CTRL_SW2               					0xbfb00830  
#endif 

/*Bank1 Register*/
#define	PHY_CSR_PHYSET1								(REG_BASE_1+0x0000)
#define	PHY_CSR_PHYSET2								(REG_BASE_1+0x0004)
#define	PHY_CSR_PHYSET3								(REG_BASE_1+0x0008)
#define PHY_CSR_PHYSET4								(REG_BASE_1+0x000C)
#define	PHY_CSR_PHYSET5								(REG_BASE_1+0x0010)
#define	PHY_CSR_PHYSET6								(REG_BASE_1+0x0014)
#define	PHY_CSR_PHYSET7								(REG_BASE_1+0x0018)
#define	PHY_CSR_PHYSET8								(REG_BASE_1+0x001C)
#define	PHY_CSR_PHYSET9								(REG_BASE_1+0x0020)
#define	PHY_CSR_PHYSET10							(REG_BASE_1+0x0024)
#if defined(CONFIG_USE_MT7520_ASIC) || defined(CONFIG_USE_A60928)
	#define	PHY_CSR_PHYSET11						(REG_BASE_1+0x0028)
	#define PHY_CSR_PHYSAP							(REG_BASE_1+0x002C)
#endif /* CONFIG_USE_MT7520_ASIC */     		
#define	PHY_CSR_PHYSTA1								(REG_BASE_1+0x0030)
#if defined(CONFIG_USE_MT7520_ASIC) || defined(CONFIG_USE_A60928)
	#define	PHY_CSR_PHYSET12						(REG_BASE_1+0x0034)
	#define	PHY_CSR_XPON_SETTING					(REG_BASE_1+0x0038)
#endif /* CONFIG_USE_MT7520_ASIC */     		
#define	PHY_CSR_ANASTA1								(REG_BASE_1+0x003C)
#define	PHY_CSR_ANACAL1								(REG_BASE_1+0x0040)
#define	PHY_CSR_ANACAL2								(REG_BASE_1+0x0044)
#define	PHY_CSR_ANACAL3								(REG_BASE_1+0x0048)
#if defined(CONFIG_USE_MT7520_ASIC) || defined(CONFIG_USE_A60928)
	#define	PHY_CSR_ANACAL4							(REG_BASE_1+0x004C)
#endif /* CONFIG_USE_MT7520_ASIC */     		
#define	PHY_CSR_ANAPWD								(REG_BASE_1+0x0050)
#define	PHY_CSR_ANASET1								(REG_BASE_1+0x0060)
#define	PHY_CSR_ANASET2								(REG_BASE_1+0x0064)
#define	PHY_CSR_ANASET3								(REG_BASE_1+0x0068)
#define	PHY_CSR_ANASET4								(REG_BASE_1+0x006C)
#define	PHY_CSR_ANASET5								(REG_BASE_1+0x0070)
#define	PHY_CSR_ANASET6								(REG_BASE_1+0x0074)
#define	PHY_CSR_ANASET7								(REG_BASE_1+0x0078)
#define	PHY_CSR_ANASET8								(REG_BASE_1+0x007C)
#define	PHY_CSR_ANASET9								(REG_BASE_1+0x0080)
#define	PHY_CSR_ANASET10							(REG_BASE_1+0x0084)
#define	PHY_CSR_ANASET11							(REG_BASE_1+0x0088)
#define	PHY_CSR_ANASET12							(REG_BASE_1+0x008C)
#define	PHY_CSR_ANASET13							(REG_BASE_1+0x0090)
#if defined(CONFIG_USE_MT7520_ASIC) || defined(CONFIG_USE_A60928)
	#define	PHY_CSR_ANASET14						(REG_BASE_1+0x0094)
	#define	PHY_CSR_ANASET15						(REG_BASE_1+0x0098)
#endif /* CONFIG_USE_MT7520_ASIC */     		
#define	PHY_CSR_ANATXREG1							(REG_BASE_1+0x00A0)
#define	PHY_CSR_ANATXREG2							(REG_BASE_1+0x00A4)
#define	PHY_CSR_ANATXREG3							(REG_BASE_1+0x00A8)
#define	PHY_CSR_ANATXREG4							(REG_BASE_1+0x00AC)
#define	PHY_CSR_ANARXREG1							(REG_BASE_1+0x00B0)
#define	PHY_CSR_ANARXREG2							(REG_BASE_1+0x00B4)
#define	PHY_CSR_ANAPLLREG1							(REG_BASE_1+0x00B8)
#define PHY_CSR_ANAPLLREG2							(REG_BASE_1+0x00BC)
#define	PHY_CSR_ANAPLLREG3							(REG_BASE_1+0x00D0)
#define	PHY_CSR_ANAPLLREG4							(REG_BASE_1+0x00D4)
#if defined(CONFIG_USE_MT7520_ASIC) || defined(CONFIG_USE_A60928)
	#define	PHY_CSR_ANADDS1							(REG_BASE_1+0x00D8)
	#define	PHY_CSR_ANADDS2							(REG_BASE_1+0x00DC)
#endif /* CONFIG_USE_MT7520_ASIC */     		
#define	PHY_CSR_DBG_SELECTION0						(REG_BASE_1+0x00E0)
#define	PHY_CSR_DBG_SELECTION1						(REG_BASE_1+0x00E4)
#define	PHY_CSR_DBG_SELECTION2						(REG_BASE_1+0x00E8)
#define	PHY_CSR_DBG_SELECTION3						(REG_BASE_1+0x00EC)
#define	PHY_CSR_TDCSET1								(REG_BASE_1+0x00F0)
#define	PHY_CSR_TDCSTA1								(REG_BASE_1+0x00F4)
#define	PHY_CSR_TDCSET2								(REG_BASE_1+0x00F8)
#define	PHY_CSR_MISC								(REG_BASE_1+0x00FC)
                                        		
/*Bank2 Register*/                      		
#define	PHY_CSR_EPON_SYNC_CTL						(REG_BASE_2+0x0000)
#define PHY_CSR_EPON_FRAM_SRH_CTL					(REG_BASE_2+0x0004)
#define PHY_CSR_GPON_PSYNC_CTL						(REG_BASE_2+0x000C)
#define PHY_CSR_GPON_INDENT_CTL						(REG_BASE_2+0x0010)
#define PHY_CSR_RS_CTL								(REG_BASE_2+0x0014)
#define PHY_CSR_GPON_TEST_CTL						(REG_BASE_2+0x0018)
#define PHY_CSR_RX_STATUS							(REG_BASE_2+0x001C)
#define PHY_CSR_RX_MISC_TRIG						(REG_BASE_2+0x0020)
#define PHY_CSR_RX_TEST_DBG_TRIG					(REG_BASE_2+0x0024)
#if defined(CONFIG_USE_MT7520_ASIC) || defined(CONFIG_USE_A60928)
	#define	PHY_CSR_RX_EPON_FRAME_ERR				(REG_BASE_2+0x0028)
	#define	PHY_CSR_RX_SRAM_BIST_STATUS				(REG_BASE_2+0x002C)
#endif /* CONFIG_USE_MT7520_ASIC */
#define PHY_CSR_XP_ERRCNT_EN						(REG_BASE_2+0x0030)
#define PHY_CSR_XP_ERRCNT_CTL						(REG_BASE_2+0x0034)
#define PHY_CSR_ERR_BYTE_CNT						(REG_BASE_2+0x0038)
#define PHY_CSR_ERR_CODE_CNT						(REG_BASE_2+0x003C)
#define PHY_CSR_NOSOL_CODE_CNT						(REG_BASE_2+0x0040)
#define PHY_CSR_RX_CODE_CNT							(REG_BASE_2+0x0044)
#define PHY_CSR_FEC_SECONDS							(REG_BASE_2+0x0048)
#define PHY_CSR_BIP_CNT								(REG_BASE_2+0x004C)
#define PHY_CSR_FRAME_CNT_L							(REG_BASE_2+0x0050)
#define PHY_CSR_FRAME_CNT_H							(REG_BASE_2+0x0054)
#define PHY_CSR_LOF_CNT								(REG_BASE_2+0x0058)
#define PHY_CSR_FECDEC_TESTCTL						(REG_BASE_2+0x0060)
#define PHY_CSR_FECRS_TESTCTL						(REG_BASE_2+0x0064)
#define PHY_CSR_FECDEC_CTL							(REG_BASE_2+0x0068)
#define PHY_CSR_FECDEC_SRAMCTL						(REG_BASE_2+0x0070)
#if defined(CONFIG_USE_MT7520_ASIC) || defined(CONFIG_USE_A60928)
	#define	PHY_CSR_SRAM_TEST_RX_CTRL				(REG_BASE_2+0x0080)
	#define	PHY_CSR_SRAM_TEST_RX_WR_DATA			(REG_BASE_2+0x0084)
	#define	PHY_CSR_SRAM_TEST_RX_RD_DATA			(REG_BASE_2+0x0088)
	#define	PHY_CSR_SRAM_TEST_RX_RW_TRIG			(REG_BASE_2+0x008C)
#endif /* CONFIG_USE_MT7520_ASIC */
#define PHY_CSR_DUMMY_REG_RX						(REG_BASE_2+0x0090)
#define PHY_CSR_RX_RESET							(REG_BASE_2+0x0094)
#if defined(CONFIG_USE_MT7520_ASIC) || defined(CONFIG_USE_A60928)
	#define PHY_CSR_RX_EPON_CNT_CTL					(REG_BASE_2+0x0098)
	#define PHY_CSR_RX_EPON_SYNC_STATUS				(REG_BASE_2+0x009C)
#endif /* CONFIG_USE_MT7520_ASIC */

#ifdef TCSUPPORT_CPU_EN7521
#define PHY_CSR_ROUND_TRIP_DELAY					(REG_BASE_2+0x00D4)
#endif   
/*Bank3 Register*/
#define PHY_CSR_MGMII_DELAY							(REG_BASE_3+0x00A0)

/*BAnk4 Register*/
#define PHY_CSR_GPON_PREAMBLE						(REG_BASE_4+0x0000)
#define PHY_CSR_GPON_DELIMITER_GUARD				(REG_BASE_4+0x0004)
#define PHY_CSR_GPON_EXTEND_PREAMBLE				(REG_BASE_4+0x0008)
#define PHY_CSR_TX_STATUS							(REG_BASE_4+0x000C)
#define PHY_CSR_EPON_TX_CTL							(REG_BASE_4+0x0010)
#define PHY_CSR_TX_TEST_CTL							(REG_BASE_4+0x0020)
#define PHY_CSR_TX_TEST_TRIG						(REG_BASE_4+0x0024)
#define PHY_CSR_EPON_LOOPBAK_MODE					(REG_BASE_4+0x0028)
#define PHY_CSR_TX_FECENC_SW_RST					(REG_BASE_4+0x002C)
#define PHY_CSR_TX_MISC								(REG_BASE_4+0x0030)
#if defined(CONFIG_USE_MT7520_ASIC) || defined(CONFIG_USE_A60928)
	#define PHY_CSR_TX_FRAME_COUNTER				(REG_BASE_4+0x0034)
	#define PHY_CSR_TX_BURST_COUNTER				(REG_BASE_4+0x0038)
	#define PHY_CSR_TX_FEC_FRAME_COUNTER			(REG_BASE_4+0x003C)
	#define PHY_CSR_SRAM_TEST_TX_CTRL				(REG_BASE_4+0x0040)
	#define PHY_CSR_SRAM_TEST_TX_RD_DATA			(REG_BASE_4+0x0048)
	#define PHY_CSR_SRAM_TEST_TX_RW_TRIG			(REG_BASE_4+0x004C)
#endif /* CONFIG_USE_MT7520_ASIC */
#define PHY_CSR_FECENC_STATUS						(REG_BASE_4+0x0050)
#define PHY_CSR_DUMMY_REG_TX						(REG_BASE_4+0x0060)
#define	PHY_CSR_TX_MULT2							(REG_BASE_4+0x0090)
#define	PHY_CSR_BISTCTL_LOOPBACK_SEL				(REG_BASE_4+0x00A0)
#define	PHY_CSR_BISTCTL_PRBS_TX_EN					(REG_BASE_4+0x00A4)
#define PHY_CSR_PRBS_ERR_CNT						(REG_BASE_4+0x00AC)

/*Bank5 Register*/
#define PHY_CSR_TEST_FRAME_EN						(REG_BASE_5+0x0010)
#define PHY_CSR_TEST_FRAME_NUM						(REG_BASE_5+0x0014)
#define PHY_CSR_TEST_FRAME_MAX_LENGTH				(REG_BASE_5+0x0018)
#define	PHY_CSR_TEST_FRAME_MIN_LENGTH				(REG_BASE_5+0x001C)
#define	PHY_CSR_TF_PAT_SEL							(REG_BASE_5+0x0020)
#define	PHY_CSR_TEST_FRAME_ERR_CNT					(REG_BASE_5+0x0024)
#define	PHY_CSR_TEST_FRAME_TX_IBFO					(REG_BASE_5+0x0028)
#define	PHY_CSR_EPON_SPD							(REG_BASE_5+0x0030)
#define	PHY_CSR_EPON_PREAMBLE0						(REG_BASE_5+0x0034)
#define	PHY_CSR_EPON_PREAMBLE1						(REG_BASE_5+0x0038)
#define	PHY_CSR_EPON_SFD							(REG_BASE_5+0x003C)
#define	PHY_CSR_EPON_TF_DST0						(REG_BASE_5+0x0040)
#define	PHY_CSR_EPON_TF_DST1						(REG_BASE_5+0x0044)
#define	PHY_CSR_EPON_TF_SRC0						(REG_BASE_5+0x0048)
#define	PHY_CSR_EPON_TF_SRC1						(REG_BASE_5+0x004C)
#define	PHY_CSR_EPON_TF_LEN_TYPE					(REG_BASE_5+0x0050)
#define	PHY_CSR_EPON_TF_FIRST_DATA0					(REG_BASE_5+0x0054)
#define PHY_CSR_EPON_TF_FIRST_DATA1					(REG_BASE_5+0x0058)
#define PHY_CSR_EPON_TF_FIRST_DATA2					(REG_BASE_5+0x005C)
#define	PHY_CSR_EPON_TF_FIRST_DATA3					(REG_BASE_5+0x0060)
#define	PHY_CSR_EPON_TF_FIRST_DATA4					(REG_BASE_5+0x0064)
#define	PHY_CSR_EPON_TF_FIRST_DATA5					(REG_BASE_5+0x0068)
#define	PHY_CSR_EPON_TF_FIRST_DATA6					(REG_BASE_5+0x006C)
#define	PHY_CSR_EPON_TF_FIRST_DATA7					(REG_BASE_5+0x0070)
#define	PHY_CSR_XPON_STA							(REG_BASE_5+0x00E0)
#if defined(CONFIG_USE_A60901)
	#define	PHY_CSR_XPON_SETTING					(REG_BASE_5+0x00E4)
#endif /* !CONFIG_USE_MT7520_ASIC */
#define	PHY_CSR_GIO1_SETTING						(REG_BASE_5+0x00E8)
#define	PHY_CSR_GIO2_SETTING						(REG_BASE_5+0x00EC)
#define	PHY_CSR_XPON_INT_EN							(REG_BASE_5+0x00F0)
#define	PHY_CSR_XPON_INT_STA_CLR					(REG_BASE_5+0x00F4)
#define	PHY_CSR_XPON_INT_STA						(REG_BASE_5+0x00F8)


#if !defined(CONFIG_USE_MT7520_ASIC) && !defined(CONFIG_USE_A60928)
/*Bank6 Register*/
#define PHY_CSR_I2C_DATA_PORT						(REG_BASE_6+0x0000)
#define	PHY_CSR_I2C_SLAVE_ADDR						(REG_BASE_6+0x0004)
#define PHY_CSR_I2C_INTR_MASK						(REG_BASE_6+0x0008)
#define	PHY_CSR_I2C_INTR_STAT						(REG_BASE_6+0x000C)
#define	PHY_CSR_I2C_CONTROL							(REG_BASE_6+0x0010)
#define	PHY_CSR_I2C_TRANSFER_LEN					(REG_BASE_6+0x0014)
#define	PHY_CSR_I2C_TRANSAC_LEN						(REG_BASE_6+0x0018)
#define PHY_CSR_I2C_DELAY_LEN						(REG_BASE_6+0x001C)
#define	PHY_CSR_I2C_TIMING							(REG_BASE_6+0x0020)
#define	PHY_CSR_I2C_START							(REG_BASE_6+0x0024)
#define	PHY_CSR_I2C_FIFO_STAT						(REG_BASE_6+0x0030)
#define	PHY_CSR_I2C_FIFO_THRESH						(REG_BASE_6+0x0034)
#define	PHY_CSR_I2C_FIFO_ADDR_CLR					(REG_BASE_6+0x0038)
#define	PHY_CSR_I2C_IO_CONFIG						(REG_BASE_6+0x0040)
#define	PHY_CSR_I2C_DEBUG							(REG_BASE_6+0x0044)
#define	PHY_CSR_I2C_HS								(REG_BASE_6+0x0048)
#define	PHY_CSR_I2C_SOFTRESET						(REG_BASE_6+0x0050)
#define	PHY_CSR_I2C_DEBUGSTAT						(REG_BASE_6+0x0064)
#define	PHY_CSR_I2C_DEBUGCTRL						(REG_BASE_6+0x0068)
#endif /* !defined CONFIG_USE_MT7520_ASIC  */



#endif /* _PHY_REG_H_ */






