<stg><name>nn_inference</name>


<trans_list>

<trans id="1589" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1707" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1708" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1704" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1705" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1706" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1596" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1597" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1605" from="7" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1710" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1711" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1712" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1713" from="10" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1604" from="11" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1718" from="12" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1719" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1715" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1716" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1717" from="15" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1613" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1614" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1615" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1616" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1617" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1618" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1619" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1620" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1621" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1622" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1623" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1624" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1625" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1626" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1627" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1628" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1629" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1630" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1631" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1632" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1633" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1634" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1635" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1636" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1637" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1638" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1639" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1640" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1641" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1642" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1643" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1644" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1645" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1735" from="49" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1736" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1721" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1722" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1723" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1724" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1725" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1726" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1727" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1728" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1729" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1730" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1731" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1732" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1733" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1734" from="63" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1663" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1741" from="65" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1742" from="65" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1738" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1739" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1740" from="68" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1671" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1672" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1673" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1674" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1675" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1676" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1677" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1678" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1679" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1680" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1681" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1682" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1683" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1684" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1685" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1686" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1687" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1744" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1745" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1746" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1750" from="89" to="93">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1751" from="89" to="90">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1747" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1748" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1749" from="92" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1700" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1753" from="94" to="95">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1754" from="94" to="94">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_img

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:4 %fp_input_img_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="fp_input_img_V"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:5 %temp_output_0_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_output_0_V"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:6 %temp_output2_0_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_output2_0_V"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:7 %fp_input_img_V_addr = getelementptr i32 %fp_input_img_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="fp_input_img_V_addr"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:8 %store_ln586 = store i32 256, i10 %fp_input_img_V_addr

]]></Node>
<StgValue><ssdm name="store_ln586"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:9 %br_ln5 = br void

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0 %i = phi i10 %add_ln5, void %.split41_ifconv, i10 0, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1 %add_ln5 = add i10 %i, i10 1

]]></Node>
<StgValue><ssdm name="add_ln5"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3 %icmp_ln5 = icmp_eq  i10 %i, i10 625

]]></Node>
<StgValue><ssdm name="icmp_ln5"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 625, i64 625, i64 625

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln5 = br i1 %icmp_ln5, void %.split41_ifconv, void %_Z14float_to_fixedPfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="10">
<![CDATA[
.split41_ifconv:0 %i_cast = zext i10 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split41_ifconv:2 %input_img_addr = getelementptr i32 %input_img, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="input_img_addr"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="10">
<![CDATA[
.split41_ifconv:3 %input_img_load = load i10 %input_img_addr

]]></Node>
<StgValue><ssdm name="input_img_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="115" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="10">
<![CDATA[
.split41_ifconv:3 %input_img_load = load i10 %input_img_addr

]]></Node>
<StgValue><ssdm name="input_img_load"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
.split41_ifconv:4 %bitcast_ln6 = bitcast i32 %input_img_load

]]></Node>
<StgValue><ssdm name="bitcast_ln6"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="32">
<![CDATA[
.split41_ifconv:5 %d = fpext i32 %bitcast_ln6

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="118" st_id="4" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="32">
<![CDATA[
.split41_ifconv:5 %d = fpext i32 %bitcast_ln6

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64">
<![CDATA[
.split41_ifconv:6 %ireg = bitcast i64 %d

]]></Node>
<StgValue><ssdm name="ireg"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="63" op_0_bw="64">
<![CDATA[
.split41_ifconv:7 %trunc_ln555 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln555"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split41_ifconv:8 %p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split41_ifconv:9 %exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="11">
<![CDATA[
.split41_ifconv:10 %zext_ln455 = zext i11 %exp_tmp

]]></Node>
<StgValue><ssdm name="zext_ln455"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="52" op_0_bw="64">
<![CDATA[
.split41_ifconv:11 %trunc_ln565 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split41_ifconv:16 %icmp_ln571 = icmp_eq  i63 %trunc_ln555, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split41_ifconv:17 %F2 = sub i12 1075, i12 %zext_ln455

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split41_ifconv:1 %specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln5"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.split41_ifconv:12 %p_Result_9 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="54" op_0_bw="53">
<![CDATA[
.split41_ifconv:13 %zext_ln569 = zext i53 %p_Result_9

]]></Node>
<StgValue><ssdm name="zext_ln569"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="p_Result_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split41_ifconv:14 %man_V_1 = sub i54 0, i54 %zext_ln569

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.split41_ifconv:15 %man_V_2 = select i1 %p_Result_8, i54 %man_V_1, i54 %zext_ln569

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split41_ifconv:18 %icmp_ln581 = icmp_sgt  i12 %F2, i12 8

]]></Node>
<StgValue><ssdm name="icmp_ln581"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split41_ifconv:19 %add_ln581 = add i12 %F2, i12 4088

]]></Node>
<StgValue><ssdm name="add_ln581"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split41_ifconv:20 %sub_ln581 = sub i12 8, i12 %F2

]]></Node>
<StgValue><ssdm name="sub_ln581"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split41_ifconv:21 %sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="12">
<![CDATA[
.split41_ifconv:22 %sext_ln581 = sext i12 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln581"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split41_ifconv:23 %icmp_ln582 = icmp_eq  i12 %F2, i12 8

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="54">
<![CDATA[
.split41_ifconv:24 %trunc_ln583 = trunc i54 %man_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln583"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split41_ifconv:25 %tmp_5 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split41_ifconv:26 %icmp_ln603 = icmp_eq  i7 %tmp_5, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="54" op_0_bw="32">
<![CDATA[
.split41_ifconv:27 %zext_ln586 = zext i32 %sext_ln581

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split41_ifconv:28 %ashr_ln586 = ashr i54 %man_V_2, i54 %zext_ln586

]]></Node>
<StgValue><ssdm name="ashr_ln586"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="54">
<![CDATA[
.split41_ifconv:29 %trunc_ln586 = trunc i54 %ashr_ln586

]]></Node>
<StgValue><ssdm name="trunc_ln586"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split41_ifconv:30 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_img_load, i32 31

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split41_ifconv:31 %select_ln588 = select i1 %tmp_9, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln588"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split41_ifconv:32 %shl_ln604 = shl i32 %trunc_ln583, i32 %sext_ln581

]]></Node>
<StgValue><ssdm name="shl_ln604"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split41_ifconv:33 %xor_ln571 = xor i1 %icmp_ln571, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split41_ifconv:34 %and_ln582 = and i1 %icmp_ln582, i1 %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln582"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split41_ifconv:35 %or_ln582 = or i1 %icmp_ln571, i1 %icmp_ln582

]]></Node>
<StgValue><ssdm name="or_ln582"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split41_ifconv:36 %xor_ln582 = xor i1 %or_ln582, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split41_ifconv:37 %and_ln581 = and i1 %icmp_ln581, i1 %xor_ln582

]]></Node>
<StgValue><ssdm name="and_ln581"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split41_ifconv:38 %icmp_ln585 = icmp_ugt  i12 %sh_amt, i12 53

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split41_ifconv:39 %and_ln585 = and i1 %and_ln581, i1 %icmp_ln585

]]></Node>
<StgValue><ssdm name="and_ln585"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split41_ifconv:40 %or_ln581 = or i1 %or_ln582, i1 %icmp_ln581

]]></Node>
<StgValue><ssdm name="or_ln581"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split41_ifconv:41 %xor_ln581 = xor i1 %or_ln581, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split41_ifconv:42 %and_ln603 = and i1 %icmp_ln603, i1 %xor_ln581

]]></Node>
<StgValue><ssdm name="and_ln603"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split41_ifconv:43 %select_ln571 = select i1 %icmp_ln571, i32 0, i32 %shl_ln604

]]></Node>
<StgValue><ssdm name="select_ln571"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split41_ifconv:44 %or_ln571 = or i1 %icmp_ln571, i1 %and_ln603

]]></Node>
<StgValue><ssdm name="or_ln571"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split41_ifconv:45 %select_ln571_1 = select i1 %and_ln585, i32 %select_ln588, i32 %trunc_ln586

]]></Node>
<StgValue><ssdm name="select_ln571_1"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split41_ifconv:46 %select_ln571_2 = select i1 %and_ln582, i32 %trunc_ln583, i32 0

]]></Node>
<StgValue><ssdm name="select_ln571_2"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split41_ifconv:47 %select_ln571_3 = select i1 %or_ln571, i32 %select_ln571, i32 %select_ln571_1

]]></Node>
<StgValue><ssdm name="select_ln571_3"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split41_ifconv:48 %or_ln571_1 = or i1 %or_ln571, i1 %and_ln581

]]></Node>
<StgValue><ssdm name="or_ln571_1"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split41_ifconv:49 %select_ln571_4 = select i1 %or_ln571_1, i32 %select_ln571_3, i32 %select_ln571_2

]]></Node>
<StgValue><ssdm name="select_ln571_4"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split41_ifconv:50 %input_V_addr_1 = getelementptr i32 %fp_input_img_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="input_V_addr_1"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split41_ifconv:51 %store_ln6 = store i32 %select_ln571_4, i10 %input_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
.split41_ifconv:52 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14float_to_fixedPfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:0 %temp_output_0_V_addr = getelementptr i32 %temp_output_0_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
_Z14float_to_fixedPfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:1 %store_ln731 = store i32 256, i6 %temp_output_0_V_addr

]]></Node>
<StgValue><ssdm name="store_ln731"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14float_to_fixedPfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:2 %temp_output2_0_V_addr = getelementptr i32 %temp_output2_0_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
_Z14float_to_fixedPfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:3 %store_ln731 = store i32 256, i5 %temp_output2_0_V_addr

]]></Node>
<StgValue><ssdm name="store_ln731"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
_Z14float_to_fixedPfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:4 %br_ln21 = br void

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %j = phi i7 %add_ln21, void, i7 0, void %_Z14float_to_fixedPfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %add_ln21 = add i7 %j, i7 1

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %icmp_ln21 = icmp_eq  i7 %j, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln21 = br i1 %icmp_ln21, void %.split39, void %_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_KS2_PA64_S2_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="7">
<![CDATA[
.split39:0 %zext_ln21 = zext i7 %j

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="7">
<![CDATA[
.split39:1 %zext_ln21_1 = zext i7 %j

]]></Node>
<StgValue><ssdm name="zext_ln21_1"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split39:2 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
.split39:3 %br_ln25 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_KS2_PA64_S2_.exit.preheader:0 %br_ln0 = br void %_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_KS2_PA64_S2_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:0 %k_0 = phi i10 %add_ln25, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split.1, i10 0, void %.split39

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:2 %k_0_cast = zext i10 %k_0

]]></Node>
<StgValue><ssdm name="k_0_cast"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:3 %tmp_6 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %k_0, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:4 %tmp_7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_6, i7 %j

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:5 %zext_ln1118 = zext i16 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:6 %weights_layer1_weights_V_addr = getelementptr i6 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118

]]></Node>
<StgValue><ssdm name="weights_layer1_weights_V_addr"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:9 %input_V_addr = getelementptr i32 %fp_input_img_V, i64 0, i64 %k_0_cast

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:10 %input_V_load = load i10 %input_V_addr

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:12 %weights_layer1_weights_V_load = load i16 %weights_layer1_weights_V_addr

]]></Node>
<StgValue><ssdm name="weights_layer1_weights_V_load"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:19 %or_ln25 = or i10 %k_0, i10 1

]]></Node>
<StgValue><ssdm name="or_ln25"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:20 %icmp_ln25 = icmp_eq  i10 %or_ln25, i10 625

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:22 %br_ln25 = br i1 %icmp_ln25, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split.1, void

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split.1:0 %add_ln25 = add i10 %k_0, i10 2

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split.1:1 %zext_ln25 = zext i10 %or_ln25

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split.1:2 %tmp_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %or_ln25, i6 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split.1:3 %add_ln1118_2 = add i16 %tmp_8, i16 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="add_ln1118_2"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split.1:4 %zext_ln1118_1 = zext i16 %add_ln1118_2

]]></Node>
<StgValue><ssdm name="zext_ln1118_1"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split.1:5 %weights_layer1_weights_V_addr_1 = getelementptr i6 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118_1

]]></Node>
<StgValue><ssdm name="weights_layer1_weights_V_addr_1"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split.1:6 %input_V_addr_2 = getelementptr i32 %fp_input_img_V, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="input_V_addr_2"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split.1:7 %input_V_load_1 = load i10 %input_V_addr_2

]]></Node>
<StgValue><ssdm name="input_V_load_1"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split.1:9 %weights_layer1_weights_V_load_1 = load i16 %weights_layer1_weights_V_addr_1

]]></Node>
<StgValue><ssdm name="weights_layer1_weights_V_load_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="203" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:10 %input_V_load = load i10 %input_V_addr

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:12 %weights_layer1_weights_V_load = load i16 %weights_layer1_weights_V_addr

]]></Node>
<StgValue><ssdm name="weights_layer1_weights_V_load"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split.1:7 %input_V_load_1 = load i10 %input_V_addr_2

]]></Node>
<StgValue><ssdm name="input_V_load_1"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split.1:9 %weights_layer1_weights_V_load_1 = load i16 %weights_layer1_weights_V_addr_1

]]></Node>
<StgValue><ssdm name="weights_layer1_weights_V_load_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:1 %sum_V_0 = phi i32 %trunc_ln708_1, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split.1, i32 0, void %.split39

]]></Node>
<StgValue><ssdm name="sum_V_0"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:8 %specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln23"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="38" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:11 %sext_ln1118 = sext i32 %input_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="38" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:13 %sext_ln1118_1 = sext i6 %weights_layer1_weights_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:14 %mul_ln1118 = mul i38 %sext_ln1118_1, i38 %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:15 %shl_ln = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_0, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="40" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:16 %sext_ln703 = sext i38 %mul_ln1118

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:17 %add_ln1192 = add i40 %shl_ln, i40 %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:18 %trunc_ln4 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0:21 %empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 312, i64 312, i64 312

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="38" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split.1:8 %sext_ln1118_2 = sext i32 %input_V_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="38" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split.1:10 %sext_ln1118_3 = sext i6 %weights_layer1_weights_V_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split.1:11 %mul_ln1118_2 = mul i38 %sext_ln1118_3, i38 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split.1:12 %shl_ln728_s = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %trunc_ln4, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_s"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="40" op_0_bw="38">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split.1:13 %sext_ln703_1 = sext i38 %mul_ln1118_2

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split.1:14 %add_ln1192_64 = add i40 %shl_ln728_s, i40 %sext_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln1192_64"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split.1:15 %trunc_ln708_1 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_64, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split.1:16 %br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %temp_output_0_V_addr_65 = getelementptr i32 %temp_output_0_V, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_65"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:1 %store_ln29 = store i32 %trunc_ln4, i6 %temp_output_0_V_addr_65

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="229" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_KS2_PA64_S2_.exit:0 %i_1 = phi i7 %add_ln77, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread, i7 0, void %_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_KS2_PA64_S2_.exit.preheader

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_KS2_PA64_S2_.exit:1 %add_ln77 = add i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_KS2_PA64_S2_.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_KS2_PA64_S2_.exit:3 %icmp_ln77 = icmp_eq  i7 %i_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_KS2_PA64_S2_.exit:4 %empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_KS2_PA64_S2_.exit:5 %br_ln77 = br i1 %icmp_ln77, void %.split36, void %_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="7">
<![CDATA[
.split36:0 %i_1_cast = zext i7 %i_1

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split36:2 %temp_output_0_V_addr_1 = getelementptr i32 %temp_output_0_V, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_1"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="6">
<![CDATA[
.split36:3 %p_Val2_1 = load i6 %temp_output_0_V_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread:0 %br_ln0 = br void %_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_KS2_PA64_S2_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="239" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split36:1 %specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln77"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="6">
<![CDATA[
.split36:3 %p_Val2_1 = load i6 %temp_output_0_V_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split36:4 %icmp_ln885 = icmp_eq  i32 %p_Val2_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln885"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36:5 %br_ln885 = br i1 %icmp_ln885, void %_ifconv, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread

]]></Node>
<StgValue><ssdm name="br_ln885"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:0 %p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_1, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1 %tmp_V = sub i32 0, i32 %p_Val2_1

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:2 %tmp_V_4 = select i1 %p_Result_10, i32 %tmp_V, i32 %p_Val2_1

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:3 %p_Result_11 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %tmp_V_4, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:4 %l = cttz i32 @llvm.cttz.i32, i32 %p_Result_11, i1 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5 %sub_ln894 = sub i32 32, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln894"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6 %lsb_index = add i32 %sub_ln894, i32 4294967243

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:7 %tmp_108 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:8 %icmp_ln896 = icmp_sgt  i31 %tmp_108, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln896"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="6" op_0_bw="32">
<![CDATA[
_ifconv:9 %trunc_ln897 = trunc i32 %sub_ln894

]]></Node>
<StgValue><ssdm name="trunc_ln897"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:10 %sub_ln897 = sub i6 22, i6 %trunc_ln897

]]></Node>
<StgValue><ssdm name="sub_ln897"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:11 %zext_ln897 = zext i6 %sub_ln897

]]></Node>
<StgValue><ssdm name="zext_ln897"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12 %lshr_ln897 = lshr i32 4294967295, i32 %zext_ln897

]]></Node>
<StgValue><ssdm name="lshr_ln897"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13 %shl_ln899 = shl i32 1, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="shl_ln899"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14 %or_ln899_2 = or i32 %lshr_ln897, i32 %shl_ln899

]]></Node>
<StgValue><ssdm name="or_ln899_2"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15 %and_ln899 = and i32 %tmp_V_4, i32 %or_ln899_2

]]></Node>
<StgValue><ssdm name="and_ln899"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16 %icmp_ln899 = icmp_ne  i32 %and_ln899, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln899"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:18 %tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19 %xor_ln899 = xor i1 %tmp_109, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln899"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:20 %p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_4, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:21 %icmp_ln908 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln908"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:22 %select_ln896 = select i1 %icmp_ln896, i1 %icmp_ln899, i1 %p_Result_12

]]></Node>
<StgValue><ssdm name="select_ln896"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23 %add_ln908 = add i32 %sub_ln894, i32 4294967242

]]></Node>
<StgValue><ssdm name="add_ln908"/></StgValue>
</operation>

<operation id="266" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:26 %and_ln899_1 = and i1 %p_Result_12, i1 %xor_ln899

]]></Node>
<StgValue><ssdm name="and_ln899_1"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:27 %sub_ln909 = sub i32 54, i32 %sub_ln894

]]></Node>
<StgValue><ssdm name="sub_ln909"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:30 %select_ln908 = select i1 %icmp_ln908, i1 %select_ln896, i1 %and_ln899_1

]]></Node>
<StgValue><ssdm name="select_ln908"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="11" op_0_bw="32">
<![CDATA[
_ifconv:38 %trunc_ln893 = trunc i32 %l

]]></Node>
<StgValue><ssdm name="trunc_ln893"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="270" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:17 %zext_ln907 = zext i32 %tmp_V_4

]]></Node>
<StgValue><ssdm name="zext_ln907"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:24 %zext_ln908 = zext i32 %add_ln908

]]></Node>
<StgValue><ssdm name="zext_ln908"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:25 %lshr_ln908 = lshr i64 %zext_ln907, i64 %zext_ln908

]]></Node>
<StgValue><ssdm name="lshr_ln908"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:28 %zext_ln909 = zext i32 %sub_ln909

]]></Node>
<StgValue><ssdm name="zext_ln909"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:29 %shl_ln909 = shl i64 %zext_ln907, i64 %zext_ln909

]]></Node>
<StgValue><ssdm name="shl_ln909"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:31 %m_2 = select i1 %icmp_ln908, i64 %lshr_ln908, i64 %shl_ln909

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="1">
<![CDATA[
_ifconv:32 %zext_ln911 = zext i1 %select_ln908

]]></Node>
<StgValue><ssdm name="zext_ln911"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:33 %m_3 = add i64 %m_2, i64 %zext_ln911

]]></Node>
<StgValue><ssdm name="m_3"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:34 %m_8 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_3, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_8"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="63">
<![CDATA[
_ifconv:35 %zext_ln912 = zext i63 %m_8

]]></Node>
<StgValue><ssdm name="zext_ln912"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:36 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_3, i32 54

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:37 %select_ln893 = select i1 %p_Result_s, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln893"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:39 %sub_ln915 = sub i11 24, i11 %trunc_ln893

]]></Node>
<StgValue><ssdm name="sub_ln915"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:40 %add_ln915 = add i11 %sub_ln915, i11 %select_ln893

]]></Node>
<StgValue><ssdm name="add_ln915"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
_ifconv:41 %tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_10, i11 %add_ln915

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:42 %p_Result_13 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln912, i12 %tmp_1, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:43 %bitcast_ln734 = bitcast i64 %p_Result_13

]]></Node>
<StgValue><ssdm name="bitcast_ln734"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:44 %trunc_ln7 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_3, i32 1, i32 52

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:45 %icmp_ln1506 = icmp_ne  i11 %add_ln915, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln1506"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:46 %icmp_ln1506_1 = icmp_eq  i52 %trunc_ln7, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln1506_1"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:48 %tmp = fcmp_olt  i64 %bitcast_ln734, i64 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="291" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:47 %or_ln1506 = or i1 %icmp_ln1506_1, i1 %icmp_ln1506

]]></Node>
<StgValue><ssdm name="or_ln1506"/></StgValue>
</operation>

<operation id="292" st_id="15" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:48 %tmp = fcmp_olt  i64 %bitcast_ln734, i64 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:49 %and_ln1506 = and i1 %or_ln1506, i1 %tmp

]]></Node>
<StgValue><ssdm name="and_ln1506"/></StgValue>
</operation>

<operation id="294" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:50 %br_ln79 = br i1 %and_ln1506, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread, void

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
:0 %store_ln80 = store i32 0, i6 %temp_output_0_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln80 = br void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="297" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:0 %temp_output_0_V_load = load i6 %temp_output_0_V_addr

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:2 %temp_output_0_V_addr_2 = getelementptr i32 %temp_output_0_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_2"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:3 %temp_output_0_V_load_1 = load i6 %temp_output_0_V_addr_2

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="300" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:0 %temp_output_0_V_load = load i6 %temp_output_0_V_addr

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load"/></StgValue>
</operation>

<operation id="301" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:3 %temp_output_0_V_load_1 = load i6 %temp_output_0_V_addr_2

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_1"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:5 %temp_output_0_V_addr_3 = getelementptr i32 %temp_output_0_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_3"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:6 %temp_output_0_V_load_2 = load i6 %temp_output_0_V_addr_3

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_2"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:8 %temp_output_0_V_addr_4 = getelementptr i32 %temp_output_0_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_4"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:9 %temp_output_0_V_load_3 = load i6 %temp_output_0_V_addr_4

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="306" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:6 %temp_output_0_V_load_2 = load i6 %temp_output_0_V_addr_3

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_2"/></StgValue>
</operation>

<operation id="307" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:9 %temp_output_0_V_load_3 = load i6 %temp_output_0_V_addr_4

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_3"/></StgValue>
</operation>

<operation id="308" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:11 %temp_output_0_V_addr_5 = getelementptr i32 %temp_output_0_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_5"/></StgValue>
</operation>

<operation id="309" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:12 %temp_output_0_V_load_4 = load i6 %temp_output_0_V_addr_5

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_4"/></StgValue>
</operation>

<operation id="310" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:14 %temp_output_0_V_addr_6 = getelementptr i32 %temp_output_0_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_6"/></StgValue>
</operation>

<operation id="311" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:15 %temp_output_0_V_load_5 = load i6 %temp_output_0_V_addr_6

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="312" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:12 %temp_output_0_V_load_4 = load i6 %temp_output_0_V_addr_5

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_4"/></StgValue>
</operation>

<operation id="313" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:15 %temp_output_0_V_load_5 = load i6 %temp_output_0_V_addr_6

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_5"/></StgValue>
</operation>

<operation id="314" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:17 %temp_output_0_V_addr_7 = getelementptr i32 %temp_output_0_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_7"/></StgValue>
</operation>

<operation id="315" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:18 %temp_output_0_V_load_6 = load i6 %temp_output_0_V_addr_7

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_6"/></StgValue>
</operation>

<operation id="316" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:20 %temp_output_0_V_addr_8 = getelementptr i32 %temp_output_0_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_8"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:21 %temp_output_0_V_load_7 = load i6 %temp_output_0_V_addr_8

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_7"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="318" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:18 %temp_output_0_V_load_6 = load i6 %temp_output_0_V_addr_7

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_6"/></StgValue>
</operation>

<operation id="319" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:21 %temp_output_0_V_load_7 = load i6 %temp_output_0_V_addr_8

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_7"/></StgValue>
</operation>

<operation id="320" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:23 %temp_output_0_V_addr_9 = getelementptr i32 %temp_output_0_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_9"/></StgValue>
</operation>

<operation id="321" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:24 %temp_output_0_V_load_8 = load i6 %temp_output_0_V_addr_9

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_8"/></StgValue>
</operation>

<operation id="322" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:26 %temp_output_0_V_addr_10 = getelementptr i32 %temp_output_0_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_10"/></StgValue>
</operation>

<operation id="323" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:27 %temp_output_0_V_load_9 = load i6 %temp_output_0_V_addr_10

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_9"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="324" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:24 %temp_output_0_V_load_8 = load i6 %temp_output_0_V_addr_9

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_8"/></StgValue>
</operation>

<operation id="325" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:27 %temp_output_0_V_load_9 = load i6 %temp_output_0_V_addr_10

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_9"/></StgValue>
</operation>

<operation id="326" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:29 %temp_output_0_V_addr_11 = getelementptr i32 %temp_output_0_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_11"/></StgValue>
</operation>

<operation id="327" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:30 %temp_output_0_V_load_10 = load i6 %temp_output_0_V_addr_11

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_10"/></StgValue>
</operation>

<operation id="328" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:32 %temp_output_0_V_addr_12 = getelementptr i32 %temp_output_0_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_12"/></StgValue>
</operation>

<operation id="329" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:33 %temp_output_0_V_load_11 = load i6 %temp_output_0_V_addr_12

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_11"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="330" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:30 %temp_output_0_V_load_10 = load i6 %temp_output_0_V_addr_11

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_10"/></StgValue>
</operation>

<operation id="331" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:33 %temp_output_0_V_load_11 = load i6 %temp_output_0_V_addr_12

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_11"/></StgValue>
</operation>

<operation id="332" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:35 %temp_output_0_V_addr_13 = getelementptr i32 %temp_output_0_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_13"/></StgValue>
</operation>

<operation id="333" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:36 %temp_output_0_V_load_12 = load i6 %temp_output_0_V_addr_13

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_12"/></StgValue>
</operation>

<operation id="334" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:38 %temp_output_0_V_addr_14 = getelementptr i32 %temp_output_0_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_14"/></StgValue>
</operation>

<operation id="335" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:39 %temp_output_0_V_load_13 = load i6 %temp_output_0_V_addr_14

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_13"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="336" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:36 %temp_output_0_V_load_12 = load i6 %temp_output_0_V_addr_13

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_12"/></StgValue>
</operation>

<operation id="337" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:39 %temp_output_0_V_load_13 = load i6 %temp_output_0_V_addr_14

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_13"/></StgValue>
</operation>

<operation id="338" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:41 %temp_output_0_V_addr_15 = getelementptr i32 %temp_output_0_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_15"/></StgValue>
</operation>

<operation id="339" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:42 %temp_output_0_V_load_14 = load i6 %temp_output_0_V_addr_15

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_14"/></StgValue>
</operation>

<operation id="340" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:44 %temp_output_0_V_addr_16 = getelementptr i32 %temp_output_0_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_16"/></StgValue>
</operation>

<operation id="341" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:45 %temp_output_0_V_load_15 = load i6 %temp_output_0_V_addr_16

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_15"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="342" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:42 %temp_output_0_V_load_14 = load i6 %temp_output_0_V_addr_15

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_14"/></StgValue>
</operation>

<operation id="343" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:45 %temp_output_0_V_load_15 = load i6 %temp_output_0_V_addr_16

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_15"/></StgValue>
</operation>

<operation id="344" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:47 %temp_output_0_V_addr_17 = getelementptr i32 %temp_output_0_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_17"/></StgValue>
</operation>

<operation id="345" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:48 %temp_output_0_V_load_16 = load i6 %temp_output_0_V_addr_17

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_16"/></StgValue>
</operation>

<operation id="346" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:50 %temp_output_0_V_addr_18 = getelementptr i32 %temp_output_0_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_18"/></StgValue>
</operation>

<operation id="347" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:51 %temp_output_0_V_load_17 = load i6 %temp_output_0_V_addr_18

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_17"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="348" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:48 %temp_output_0_V_load_16 = load i6 %temp_output_0_V_addr_17

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_16"/></StgValue>
</operation>

<operation id="349" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:51 %temp_output_0_V_load_17 = load i6 %temp_output_0_V_addr_18

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_17"/></StgValue>
</operation>

<operation id="350" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:53 %temp_output_0_V_addr_19 = getelementptr i32 %temp_output_0_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_19"/></StgValue>
</operation>

<operation id="351" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:54 %temp_output_0_V_load_18 = load i6 %temp_output_0_V_addr_19

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_18"/></StgValue>
</operation>

<operation id="352" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:56 %temp_output_0_V_addr_20 = getelementptr i32 %temp_output_0_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_20"/></StgValue>
</operation>

<operation id="353" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:57 %temp_output_0_V_load_19 = load i6 %temp_output_0_V_addr_20

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_19"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="354" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:54 %temp_output_0_V_load_18 = load i6 %temp_output_0_V_addr_19

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_18"/></StgValue>
</operation>

<operation id="355" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:57 %temp_output_0_V_load_19 = load i6 %temp_output_0_V_addr_20

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_19"/></StgValue>
</operation>

<operation id="356" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:59 %temp_output_0_V_addr_21 = getelementptr i32 %temp_output_0_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_21"/></StgValue>
</operation>

<operation id="357" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:60 %temp_output_0_V_load_20 = load i6 %temp_output_0_V_addr_21

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_20"/></StgValue>
</operation>

<operation id="358" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:62 %temp_output_0_V_addr_22 = getelementptr i32 %temp_output_0_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_22"/></StgValue>
</operation>

<operation id="359" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:63 %temp_output_0_V_load_21 = load i6 %temp_output_0_V_addr_22

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_21"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="360" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:60 %temp_output_0_V_load_20 = load i6 %temp_output_0_V_addr_21

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_20"/></StgValue>
</operation>

<operation id="361" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:63 %temp_output_0_V_load_21 = load i6 %temp_output_0_V_addr_22

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_21"/></StgValue>
</operation>

<operation id="362" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:65 %temp_output_0_V_addr_23 = getelementptr i32 %temp_output_0_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_23"/></StgValue>
</operation>

<operation id="363" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:66 %temp_output_0_V_load_22 = load i6 %temp_output_0_V_addr_23

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_22"/></StgValue>
</operation>

<operation id="364" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:68 %temp_output_0_V_addr_24 = getelementptr i32 %temp_output_0_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_24"/></StgValue>
</operation>

<operation id="365" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:69 %temp_output_0_V_load_23 = load i6 %temp_output_0_V_addr_24

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_23"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="366" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:66 %temp_output_0_V_load_22 = load i6 %temp_output_0_V_addr_23

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_22"/></StgValue>
</operation>

<operation id="367" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:69 %temp_output_0_V_load_23 = load i6 %temp_output_0_V_addr_24

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_23"/></StgValue>
</operation>

<operation id="368" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:71 %temp_output_0_V_addr_25 = getelementptr i32 %temp_output_0_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_25"/></StgValue>
</operation>

<operation id="369" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:72 %temp_output_0_V_load_24 = load i6 %temp_output_0_V_addr_25

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_24"/></StgValue>
</operation>

<operation id="370" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:74 %temp_output_0_V_addr_26 = getelementptr i32 %temp_output_0_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_26"/></StgValue>
</operation>

<operation id="371" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:75 %temp_output_0_V_load_25 = load i6 %temp_output_0_V_addr_26

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_25"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="372" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:72 %temp_output_0_V_load_24 = load i6 %temp_output_0_V_addr_25

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_24"/></StgValue>
</operation>

<operation id="373" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:75 %temp_output_0_V_load_25 = load i6 %temp_output_0_V_addr_26

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_25"/></StgValue>
</operation>

<operation id="374" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:77 %temp_output_0_V_addr_27 = getelementptr i32 %temp_output_0_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_27"/></StgValue>
</operation>

<operation id="375" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:78 %temp_output_0_V_load_26 = load i6 %temp_output_0_V_addr_27

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_26"/></StgValue>
</operation>

<operation id="376" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:80 %temp_output_0_V_addr_28 = getelementptr i32 %temp_output_0_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_28"/></StgValue>
</operation>

<operation id="377" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:81 %temp_output_0_V_load_27 = load i6 %temp_output_0_V_addr_28

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_27"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="378" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:78 %temp_output_0_V_load_26 = load i6 %temp_output_0_V_addr_27

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_26"/></StgValue>
</operation>

<operation id="379" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:81 %temp_output_0_V_load_27 = load i6 %temp_output_0_V_addr_28

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_27"/></StgValue>
</operation>

<operation id="380" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:83 %temp_output_0_V_addr_29 = getelementptr i32 %temp_output_0_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_29"/></StgValue>
</operation>

<operation id="381" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:84 %temp_output_0_V_load_28 = load i6 %temp_output_0_V_addr_29

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_28"/></StgValue>
</operation>

<operation id="382" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:86 %temp_output_0_V_addr_30 = getelementptr i32 %temp_output_0_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_30"/></StgValue>
</operation>

<operation id="383" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:87 %temp_output_0_V_load_29 = load i6 %temp_output_0_V_addr_30

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_29"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="384" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:84 %temp_output_0_V_load_28 = load i6 %temp_output_0_V_addr_29

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_28"/></StgValue>
</operation>

<operation id="385" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:87 %temp_output_0_V_load_29 = load i6 %temp_output_0_V_addr_30

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_29"/></StgValue>
</operation>

<operation id="386" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:89 %temp_output_0_V_addr_31 = getelementptr i32 %temp_output_0_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_31"/></StgValue>
</operation>

<operation id="387" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:90 %temp_output_0_V_load_30 = load i6 %temp_output_0_V_addr_31

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_30"/></StgValue>
</operation>

<operation id="388" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:92 %temp_output_0_V_addr_32 = getelementptr i32 %temp_output_0_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_32"/></StgValue>
</operation>

<operation id="389" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:93 %temp_output_0_V_load_31 = load i6 %temp_output_0_V_addr_32

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_31"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="390" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:90 %temp_output_0_V_load_30 = load i6 %temp_output_0_V_addr_31

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_30"/></StgValue>
</operation>

<operation id="391" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:93 %temp_output_0_V_load_31 = load i6 %temp_output_0_V_addr_32

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_31"/></StgValue>
</operation>

<operation id="392" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:95 %temp_output_0_V_addr_33 = getelementptr i32 %temp_output_0_V, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_33"/></StgValue>
</operation>

<operation id="393" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:96 %temp_output_0_V_load_32 = load i6 %temp_output_0_V_addr_33

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_32"/></StgValue>
</operation>

<operation id="394" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:98 %temp_output_0_V_addr_34 = getelementptr i32 %temp_output_0_V, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_34"/></StgValue>
</operation>

<operation id="395" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:99 %temp_output_0_V_load_33 = load i6 %temp_output_0_V_addr_34

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_33"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="396" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:96 %temp_output_0_V_load_32 = load i6 %temp_output_0_V_addr_33

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_32"/></StgValue>
</operation>

<operation id="397" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:99 %temp_output_0_V_load_33 = load i6 %temp_output_0_V_addr_34

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_33"/></StgValue>
</operation>

<operation id="398" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:101 %temp_output_0_V_addr_35 = getelementptr i32 %temp_output_0_V, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_35"/></StgValue>
</operation>

<operation id="399" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:102 %temp_output_0_V_load_34 = load i6 %temp_output_0_V_addr_35

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_34"/></StgValue>
</operation>

<operation id="400" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:104 %temp_output_0_V_addr_36 = getelementptr i32 %temp_output_0_V, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_36"/></StgValue>
</operation>

<operation id="401" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:105 %temp_output_0_V_load_35 = load i6 %temp_output_0_V_addr_36

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_35"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="402" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:102 %temp_output_0_V_load_34 = load i6 %temp_output_0_V_addr_35

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_34"/></StgValue>
</operation>

<operation id="403" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:105 %temp_output_0_V_load_35 = load i6 %temp_output_0_V_addr_36

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_35"/></StgValue>
</operation>

<operation id="404" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:107 %temp_output_0_V_addr_37 = getelementptr i32 %temp_output_0_V, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_37"/></StgValue>
</operation>

<operation id="405" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:108 %temp_output_0_V_load_36 = load i6 %temp_output_0_V_addr_37

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_36"/></StgValue>
</operation>

<operation id="406" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:110 %temp_output_0_V_addr_38 = getelementptr i32 %temp_output_0_V, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_38"/></StgValue>
</operation>

<operation id="407" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:111 %temp_output_0_V_load_37 = load i6 %temp_output_0_V_addr_38

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_37"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="408" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:108 %temp_output_0_V_load_36 = load i6 %temp_output_0_V_addr_37

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_36"/></StgValue>
</operation>

<operation id="409" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:111 %temp_output_0_V_load_37 = load i6 %temp_output_0_V_addr_38

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_37"/></StgValue>
</operation>

<operation id="410" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:113 %temp_output_0_V_addr_39 = getelementptr i32 %temp_output_0_V, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_39"/></StgValue>
</operation>

<operation id="411" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:114 %temp_output_0_V_load_38 = load i6 %temp_output_0_V_addr_39

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_38"/></StgValue>
</operation>

<operation id="412" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:116 %temp_output_0_V_addr_40 = getelementptr i32 %temp_output_0_V, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_40"/></StgValue>
</operation>

<operation id="413" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:117 %temp_output_0_V_load_39 = load i6 %temp_output_0_V_addr_40

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_39"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="414" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:114 %temp_output_0_V_load_38 = load i6 %temp_output_0_V_addr_39

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_38"/></StgValue>
</operation>

<operation id="415" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:117 %temp_output_0_V_load_39 = load i6 %temp_output_0_V_addr_40

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_39"/></StgValue>
</operation>

<operation id="416" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:119 %temp_output_0_V_addr_41 = getelementptr i32 %temp_output_0_V, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_41"/></StgValue>
</operation>

<operation id="417" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:120 %temp_output_0_V_load_40 = load i6 %temp_output_0_V_addr_41

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_40"/></StgValue>
</operation>

<operation id="418" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:122 %temp_output_0_V_addr_42 = getelementptr i32 %temp_output_0_V, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_42"/></StgValue>
</operation>

<operation id="419" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:123 %temp_output_0_V_load_41 = load i6 %temp_output_0_V_addr_42

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_41"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="420" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:120 %temp_output_0_V_load_40 = load i6 %temp_output_0_V_addr_41

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_40"/></StgValue>
</operation>

<operation id="421" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:123 %temp_output_0_V_load_41 = load i6 %temp_output_0_V_addr_42

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_41"/></StgValue>
</operation>

<operation id="422" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:125 %temp_output_0_V_addr_43 = getelementptr i32 %temp_output_0_V, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_43"/></StgValue>
</operation>

<operation id="423" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:126 %temp_output_0_V_load_42 = load i6 %temp_output_0_V_addr_43

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_42"/></StgValue>
</operation>

<operation id="424" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:128 %temp_output_0_V_addr_44 = getelementptr i32 %temp_output_0_V, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_44"/></StgValue>
</operation>

<operation id="425" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:129 %temp_output_0_V_load_43 = load i6 %temp_output_0_V_addr_44

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_43"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="426" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:126 %temp_output_0_V_load_42 = load i6 %temp_output_0_V_addr_43

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_42"/></StgValue>
</operation>

<operation id="427" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:129 %temp_output_0_V_load_43 = load i6 %temp_output_0_V_addr_44

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_43"/></StgValue>
</operation>

<operation id="428" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:131 %temp_output_0_V_addr_45 = getelementptr i32 %temp_output_0_V, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_45"/></StgValue>
</operation>

<operation id="429" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:132 %temp_output_0_V_load_44 = load i6 %temp_output_0_V_addr_45

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_44"/></StgValue>
</operation>

<operation id="430" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:134 %temp_output_0_V_addr_46 = getelementptr i32 %temp_output_0_V, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_46"/></StgValue>
</operation>

<operation id="431" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:135 %temp_output_0_V_load_45 = load i6 %temp_output_0_V_addr_46

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_45"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="432" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:132 %temp_output_0_V_load_44 = load i6 %temp_output_0_V_addr_45

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_44"/></StgValue>
</operation>

<operation id="433" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:135 %temp_output_0_V_load_45 = load i6 %temp_output_0_V_addr_46

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_45"/></StgValue>
</operation>

<operation id="434" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:137 %temp_output_0_V_addr_47 = getelementptr i32 %temp_output_0_V, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_47"/></StgValue>
</operation>

<operation id="435" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:138 %temp_output_0_V_load_46 = load i6 %temp_output_0_V_addr_47

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_46"/></StgValue>
</operation>

<operation id="436" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:140 %temp_output_0_V_addr_48 = getelementptr i32 %temp_output_0_V, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_48"/></StgValue>
</operation>

<operation id="437" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:141 %temp_output_0_V_load_47 = load i6 %temp_output_0_V_addr_48

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_47"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="438" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:138 %temp_output_0_V_load_46 = load i6 %temp_output_0_V_addr_47

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_46"/></StgValue>
</operation>

<operation id="439" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:141 %temp_output_0_V_load_47 = load i6 %temp_output_0_V_addr_48

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_47"/></StgValue>
</operation>

<operation id="440" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:143 %temp_output_0_V_addr_49 = getelementptr i32 %temp_output_0_V, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_49"/></StgValue>
</operation>

<operation id="441" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:144 %temp_output_0_V_load_48 = load i6 %temp_output_0_V_addr_49

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_48"/></StgValue>
</operation>

<operation id="442" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:146 %temp_output_0_V_addr_50 = getelementptr i32 %temp_output_0_V, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_50"/></StgValue>
</operation>

<operation id="443" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:147 %temp_output_0_V_load_49 = load i6 %temp_output_0_V_addr_50

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_49"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="444" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:144 %temp_output_0_V_load_48 = load i6 %temp_output_0_V_addr_49

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_48"/></StgValue>
</operation>

<operation id="445" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:147 %temp_output_0_V_load_49 = load i6 %temp_output_0_V_addr_50

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_49"/></StgValue>
</operation>

<operation id="446" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:149 %temp_output_0_V_addr_51 = getelementptr i32 %temp_output_0_V, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_51"/></StgValue>
</operation>

<operation id="447" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:150 %temp_output_0_V_load_50 = load i6 %temp_output_0_V_addr_51

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_50"/></StgValue>
</operation>

<operation id="448" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:152 %temp_output_0_V_addr_52 = getelementptr i32 %temp_output_0_V, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_52"/></StgValue>
</operation>

<operation id="449" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:153 %temp_output_0_V_load_51 = load i6 %temp_output_0_V_addr_52

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_51"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="450" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:150 %temp_output_0_V_load_50 = load i6 %temp_output_0_V_addr_51

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_50"/></StgValue>
</operation>

<operation id="451" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:153 %temp_output_0_V_load_51 = load i6 %temp_output_0_V_addr_52

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_51"/></StgValue>
</operation>

<operation id="452" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:155 %temp_output_0_V_addr_53 = getelementptr i32 %temp_output_0_V, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_53"/></StgValue>
</operation>

<operation id="453" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:156 %temp_output_0_V_load_52 = load i6 %temp_output_0_V_addr_53

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_52"/></StgValue>
</operation>

<operation id="454" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:158 %temp_output_0_V_addr_54 = getelementptr i32 %temp_output_0_V, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_54"/></StgValue>
</operation>

<operation id="455" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:159 %temp_output_0_V_load_53 = load i6 %temp_output_0_V_addr_54

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_53"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="456" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:156 %temp_output_0_V_load_52 = load i6 %temp_output_0_V_addr_53

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_52"/></StgValue>
</operation>

<operation id="457" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:159 %temp_output_0_V_load_53 = load i6 %temp_output_0_V_addr_54

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_53"/></StgValue>
</operation>

<operation id="458" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:161 %temp_output_0_V_addr_55 = getelementptr i32 %temp_output_0_V, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_55"/></StgValue>
</operation>

<operation id="459" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:162 %temp_output_0_V_load_54 = load i6 %temp_output_0_V_addr_55

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_54"/></StgValue>
</operation>

<operation id="460" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:164 %temp_output_0_V_addr_56 = getelementptr i32 %temp_output_0_V, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_56"/></StgValue>
</operation>

<operation id="461" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:165 %temp_output_0_V_load_55 = load i6 %temp_output_0_V_addr_56

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_55"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="462" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:162 %temp_output_0_V_load_54 = load i6 %temp_output_0_V_addr_55

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_54"/></StgValue>
</operation>

<operation id="463" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:165 %temp_output_0_V_load_55 = load i6 %temp_output_0_V_addr_56

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_55"/></StgValue>
</operation>

<operation id="464" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:167 %temp_output_0_V_addr_57 = getelementptr i32 %temp_output_0_V, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_57"/></StgValue>
</operation>

<operation id="465" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:168 %temp_output_0_V_load_56 = load i6 %temp_output_0_V_addr_57

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_56"/></StgValue>
</operation>

<operation id="466" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:170 %temp_output_0_V_addr_58 = getelementptr i32 %temp_output_0_V, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_58"/></StgValue>
</operation>

<operation id="467" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:171 %temp_output_0_V_load_57 = load i6 %temp_output_0_V_addr_58

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_57"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="468" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:168 %temp_output_0_V_load_56 = load i6 %temp_output_0_V_addr_57

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_56"/></StgValue>
</operation>

<operation id="469" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:171 %temp_output_0_V_load_57 = load i6 %temp_output_0_V_addr_58

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_57"/></StgValue>
</operation>

<operation id="470" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:173 %temp_output_0_V_addr_59 = getelementptr i32 %temp_output_0_V, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_59"/></StgValue>
</operation>

<operation id="471" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:174 %temp_output_0_V_load_58 = load i6 %temp_output_0_V_addr_59

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_58"/></StgValue>
</operation>

<operation id="472" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:176 %temp_output_0_V_addr_60 = getelementptr i32 %temp_output_0_V, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_60"/></StgValue>
</operation>

<operation id="473" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:177 %temp_output_0_V_load_59 = load i6 %temp_output_0_V_addr_60

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_59"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="474" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:174 %temp_output_0_V_load_58 = load i6 %temp_output_0_V_addr_59

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_58"/></StgValue>
</operation>

<operation id="475" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:177 %temp_output_0_V_load_59 = load i6 %temp_output_0_V_addr_60

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_59"/></StgValue>
</operation>

<operation id="476" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:179 %temp_output_0_V_addr_61 = getelementptr i32 %temp_output_0_V, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_61"/></StgValue>
</operation>

<operation id="477" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:180 %temp_output_0_V_load_60 = load i6 %temp_output_0_V_addr_61

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_60"/></StgValue>
</operation>

<operation id="478" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:182 %temp_output_0_V_addr_62 = getelementptr i32 %temp_output_0_V, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_62"/></StgValue>
</operation>

<operation id="479" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:183 %temp_output_0_V_load_61 = load i6 %temp_output_0_V_addr_62

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_61"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="480" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:180 %temp_output_0_V_load_60 = load i6 %temp_output_0_V_addr_61

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_60"/></StgValue>
</operation>

<operation id="481" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:183 %temp_output_0_V_load_61 = load i6 %temp_output_0_V_addr_62

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_61"/></StgValue>
</operation>

<operation id="482" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:185 %temp_output_0_V_addr_63 = getelementptr i32 %temp_output_0_V, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_63"/></StgValue>
</operation>

<operation id="483" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:186 %temp_output_0_V_load_62 = load i6 %temp_output_0_V_addr_63

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_62"/></StgValue>
</operation>

<operation id="484" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:188 %temp_output_0_V_addr_64 = getelementptr i32 %temp_output_0_V, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_64"/></StgValue>
</operation>

<operation id="485" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:189 %temp_output_0_V_load_63 = load i6 %temp_output_0_V_addr_64

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_63"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="486" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:1 %sext_ln1116 = sext i32 %temp_output_0_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="487" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:4 %sext_ln1116_1 = sext i32 %temp_output_0_V_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1116_1"/></StgValue>
</operation>

<operation id="488" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:7 %sext_ln1116_2 = sext i32 %temp_output_0_V_load_2

]]></Node>
<StgValue><ssdm name="sext_ln1116_2"/></StgValue>
</operation>

<operation id="489" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:10 %sext_ln1116_3 = sext i32 %temp_output_0_V_load_3

]]></Node>
<StgValue><ssdm name="sext_ln1116_3"/></StgValue>
</operation>

<operation id="490" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:13 %sext_ln1116_4 = sext i32 %temp_output_0_V_load_4

]]></Node>
<StgValue><ssdm name="sext_ln1116_4"/></StgValue>
</operation>

<operation id="491" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:16 %sext_ln1116_5 = sext i32 %temp_output_0_V_load_5

]]></Node>
<StgValue><ssdm name="sext_ln1116_5"/></StgValue>
</operation>

<operation id="492" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:19 %sext_ln1116_6 = sext i32 %temp_output_0_V_load_6

]]></Node>
<StgValue><ssdm name="sext_ln1116_6"/></StgValue>
</operation>

<operation id="493" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:22 %sext_ln1116_7 = sext i32 %temp_output_0_V_load_7

]]></Node>
<StgValue><ssdm name="sext_ln1116_7"/></StgValue>
</operation>

<operation id="494" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:25 %sext_ln1116_8 = sext i32 %temp_output_0_V_load_8

]]></Node>
<StgValue><ssdm name="sext_ln1116_8"/></StgValue>
</operation>

<operation id="495" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:28 %sext_ln1116_9 = sext i32 %temp_output_0_V_load_9

]]></Node>
<StgValue><ssdm name="sext_ln1116_9"/></StgValue>
</operation>

<operation id="496" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:31 %sext_ln1116_10 = sext i32 %temp_output_0_V_load_10

]]></Node>
<StgValue><ssdm name="sext_ln1116_10"/></StgValue>
</operation>

<operation id="497" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:34 %sext_ln1116_11 = sext i32 %temp_output_0_V_load_11

]]></Node>
<StgValue><ssdm name="sext_ln1116_11"/></StgValue>
</operation>

<operation id="498" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:37 %sext_ln1116_12 = sext i32 %temp_output_0_V_load_12

]]></Node>
<StgValue><ssdm name="sext_ln1116_12"/></StgValue>
</operation>

<operation id="499" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:40 %sext_ln1116_13 = sext i32 %temp_output_0_V_load_13

]]></Node>
<StgValue><ssdm name="sext_ln1116_13"/></StgValue>
</operation>

<operation id="500" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:43 %sext_ln1116_14 = sext i32 %temp_output_0_V_load_14

]]></Node>
<StgValue><ssdm name="sext_ln1116_14"/></StgValue>
</operation>

<operation id="501" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:46 %sext_ln1116_15 = sext i32 %temp_output_0_V_load_15

]]></Node>
<StgValue><ssdm name="sext_ln1116_15"/></StgValue>
</operation>

<operation id="502" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:49 %sext_ln1116_16 = sext i32 %temp_output_0_V_load_16

]]></Node>
<StgValue><ssdm name="sext_ln1116_16"/></StgValue>
</operation>

<operation id="503" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:52 %sext_ln1116_17 = sext i32 %temp_output_0_V_load_17

]]></Node>
<StgValue><ssdm name="sext_ln1116_17"/></StgValue>
</operation>

<operation id="504" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:55 %sext_ln1116_18 = sext i32 %temp_output_0_V_load_18

]]></Node>
<StgValue><ssdm name="sext_ln1116_18"/></StgValue>
</operation>

<operation id="505" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:58 %sext_ln1116_19 = sext i32 %temp_output_0_V_load_19

]]></Node>
<StgValue><ssdm name="sext_ln1116_19"/></StgValue>
</operation>

<operation id="506" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:61 %sext_ln1116_20 = sext i32 %temp_output_0_V_load_20

]]></Node>
<StgValue><ssdm name="sext_ln1116_20"/></StgValue>
</operation>

<operation id="507" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:64 %sext_ln1116_21 = sext i32 %temp_output_0_V_load_21

]]></Node>
<StgValue><ssdm name="sext_ln1116_21"/></StgValue>
</operation>

<operation id="508" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:67 %sext_ln1116_22 = sext i32 %temp_output_0_V_load_22

]]></Node>
<StgValue><ssdm name="sext_ln1116_22"/></StgValue>
</operation>

<operation id="509" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:70 %sext_ln1116_23 = sext i32 %temp_output_0_V_load_23

]]></Node>
<StgValue><ssdm name="sext_ln1116_23"/></StgValue>
</operation>

<operation id="510" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:73 %sext_ln1116_24 = sext i32 %temp_output_0_V_load_24

]]></Node>
<StgValue><ssdm name="sext_ln1116_24"/></StgValue>
</operation>

<operation id="511" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:76 %sext_ln1116_25 = sext i32 %temp_output_0_V_load_25

]]></Node>
<StgValue><ssdm name="sext_ln1116_25"/></StgValue>
</operation>

<operation id="512" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:79 %sext_ln1116_26 = sext i32 %temp_output_0_V_load_26

]]></Node>
<StgValue><ssdm name="sext_ln1116_26"/></StgValue>
</operation>

<operation id="513" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:82 %sext_ln1116_27 = sext i32 %temp_output_0_V_load_27

]]></Node>
<StgValue><ssdm name="sext_ln1116_27"/></StgValue>
</operation>

<operation id="514" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:85 %sext_ln1116_28 = sext i32 %temp_output_0_V_load_28

]]></Node>
<StgValue><ssdm name="sext_ln1116_28"/></StgValue>
</operation>

<operation id="515" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:88 %sext_ln1116_29 = sext i32 %temp_output_0_V_load_29

]]></Node>
<StgValue><ssdm name="sext_ln1116_29"/></StgValue>
</operation>

<operation id="516" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:91 %sext_ln1116_30 = sext i32 %temp_output_0_V_load_30

]]></Node>
<StgValue><ssdm name="sext_ln1116_30"/></StgValue>
</operation>

<operation id="517" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:94 %sext_ln1116_31 = sext i32 %temp_output_0_V_load_31

]]></Node>
<StgValue><ssdm name="sext_ln1116_31"/></StgValue>
</operation>

<operation id="518" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:97 %sext_ln1116_32 = sext i32 %temp_output_0_V_load_32

]]></Node>
<StgValue><ssdm name="sext_ln1116_32"/></StgValue>
</operation>

<operation id="519" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:100 %sext_ln1116_33 = sext i32 %temp_output_0_V_load_33

]]></Node>
<StgValue><ssdm name="sext_ln1116_33"/></StgValue>
</operation>

<operation id="520" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:103 %sext_ln1116_34 = sext i32 %temp_output_0_V_load_34

]]></Node>
<StgValue><ssdm name="sext_ln1116_34"/></StgValue>
</operation>

<operation id="521" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:106 %sext_ln1116_35 = sext i32 %temp_output_0_V_load_35

]]></Node>
<StgValue><ssdm name="sext_ln1116_35"/></StgValue>
</operation>

<operation id="522" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:109 %sext_ln1116_36 = sext i32 %temp_output_0_V_load_36

]]></Node>
<StgValue><ssdm name="sext_ln1116_36"/></StgValue>
</operation>

<operation id="523" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:112 %sext_ln1116_37 = sext i32 %temp_output_0_V_load_37

]]></Node>
<StgValue><ssdm name="sext_ln1116_37"/></StgValue>
</operation>

<operation id="524" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:115 %sext_ln1116_38 = sext i32 %temp_output_0_V_load_38

]]></Node>
<StgValue><ssdm name="sext_ln1116_38"/></StgValue>
</operation>

<operation id="525" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:118 %sext_ln1116_39 = sext i32 %temp_output_0_V_load_39

]]></Node>
<StgValue><ssdm name="sext_ln1116_39"/></StgValue>
</operation>

<operation id="526" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:121 %sext_ln1116_40 = sext i32 %temp_output_0_V_load_40

]]></Node>
<StgValue><ssdm name="sext_ln1116_40"/></StgValue>
</operation>

<operation id="527" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:124 %sext_ln1116_41 = sext i32 %temp_output_0_V_load_41

]]></Node>
<StgValue><ssdm name="sext_ln1116_41"/></StgValue>
</operation>

<operation id="528" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:127 %sext_ln1116_42 = sext i32 %temp_output_0_V_load_42

]]></Node>
<StgValue><ssdm name="sext_ln1116_42"/></StgValue>
</operation>

<operation id="529" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:130 %sext_ln1116_43 = sext i32 %temp_output_0_V_load_43

]]></Node>
<StgValue><ssdm name="sext_ln1116_43"/></StgValue>
</operation>

<operation id="530" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:133 %sext_ln1116_44 = sext i32 %temp_output_0_V_load_44

]]></Node>
<StgValue><ssdm name="sext_ln1116_44"/></StgValue>
</operation>

<operation id="531" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:136 %sext_ln1116_45 = sext i32 %temp_output_0_V_load_45

]]></Node>
<StgValue><ssdm name="sext_ln1116_45"/></StgValue>
</operation>

<operation id="532" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:139 %sext_ln1116_46 = sext i32 %temp_output_0_V_load_46

]]></Node>
<StgValue><ssdm name="sext_ln1116_46"/></StgValue>
</operation>

<operation id="533" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:142 %sext_ln1116_47 = sext i32 %temp_output_0_V_load_47

]]></Node>
<StgValue><ssdm name="sext_ln1116_47"/></StgValue>
</operation>

<operation id="534" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:145 %sext_ln1116_48 = sext i32 %temp_output_0_V_load_48

]]></Node>
<StgValue><ssdm name="sext_ln1116_48"/></StgValue>
</operation>

<operation id="535" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:148 %sext_ln1116_49 = sext i32 %temp_output_0_V_load_49

]]></Node>
<StgValue><ssdm name="sext_ln1116_49"/></StgValue>
</operation>

<operation id="536" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:151 %sext_ln1116_50 = sext i32 %temp_output_0_V_load_50

]]></Node>
<StgValue><ssdm name="sext_ln1116_50"/></StgValue>
</operation>

<operation id="537" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:154 %sext_ln1116_51 = sext i32 %temp_output_0_V_load_51

]]></Node>
<StgValue><ssdm name="sext_ln1116_51"/></StgValue>
</operation>

<operation id="538" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:157 %sext_ln1116_52 = sext i32 %temp_output_0_V_load_52

]]></Node>
<StgValue><ssdm name="sext_ln1116_52"/></StgValue>
</operation>

<operation id="539" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:160 %sext_ln1116_53 = sext i32 %temp_output_0_V_load_53

]]></Node>
<StgValue><ssdm name="sext_ln1116_53"/></StgValue>
</operation>

<operation id="540" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:163 %sext_ln1116_54 = sext i32 %temp_output_0_V_load_54

]]></Node>
<StgValue><ssdm name="sext_ln1116_54"/></StgValue>
</operation>

<operation id="541" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:166 %sext_ln1116_55 = sext i32 %temp_output_0_V_load_55

]]></Node>
<StgValue><ssdm name="sext_ln1116_55"/></StgValue>
</operation>

<operation id="542" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:169 %sext_ln1116_56 = sext i32 %temp_output_0_V_load_56

]]></Node>
<StgValue><ssdm name="sext_ln1116_56"/></StgValue>
</operation>

<operation id="543" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:172 %sext_ln1116_57 = sext i32 %temp_output_0_V_load_57

]]></Node>
<StgValue><ssdm name="sext_ln1116_57"/></StgValue>
</operation>

<operation id="544" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:175 %sext_ln1116_58 = sext i32 %temp_output_0_V_load_58

]]></Node>
<StgValue><ssdm name="sext_ln1116_58"/></StgValue>
</operation>

<operation id="545" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:178 %sext_ln1116_59 = sext i32 %temp_output_0_V_load_59

]]></Node>
<StgValue><ssdm name="sext_ln1116_59"/></StgValue>
</operation>

<operation id="546" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:181 %sext_ln1116_60 = sext i32 %temp_output_0_V_load_60

]]></Node>
<StgValue><ssdm name="sext_ln1116_60"/></StgValue>
</operation>

<operation id="547" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:184 %sext_ln1116_61 = sext i32 %temp_output_0_V_load_61

]]></Node>
<StgValue><ssdm name="sext_ln1116_61"/></StgValue>
</operation>

<operation id="548" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:186 %temp_output_0_V_load_62 = load i6 %temp_output_0_V_addr_63

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_62"/></StgValue>
</operation>

<operation id="549" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:187 %sext_ln1116_62 = sext i32 %temp_output_0_V_load_62

]]></Node>
<StgValue><ssdm name="sext_ln1116_62"/></StgValue>
</operation>

<operation id="550" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:189 %temp_output_0_V_load_63 = load i6 %temp_output_0_V_addr_64

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_63"/></StgValue>
</operation>

<operation id="551" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:190 %temp_output_0_V_load_63_cast = sext i32 %temp_output_0_V_load_63

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_63_cast"/></StgValue>
</operation>

<operation id="552" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:191 %br_ln0 = br void %_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="553" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit:0 %j_1 = phi i6 %add_ln40, void %.split34, i6 0, void %_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="554" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit:1 %add_ln40 = add i6 %j_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="555" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="556" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit:3 %icmp_ln40 = icmp_eq  i6 %j_1, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="557" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit:4 %empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="558" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit:5 %br_ln40 = br i1 %icmp_ln40, void %.split34, void %_Z11hwmm_layer2PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_KS2_PA32_S2_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="559" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="6">
<![CDATA[
.split34:0 %j_1_cast = zext i6 %j_1

]]></Node>
<StgValue><ssdm name="j_1_cast"/></StgValue>
</operation>

<operation id="560" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:2 %layer2_weights_V_0_addr = getelementptr i7 %layer2_weights_V_0, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_0_addr"/></StgValue>
</operation>

<operation id="561" st_id="49" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="7" op_0_bw="5">
<![CDATA[
.split34:3 %layer2_weights_V_0_load = load i5 %layer2_weights_V_0_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_0_load"/></StgValue>
</operation>

<operation id="562" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:7 %layer2_weights_V_1_addr = getelementptr i8 %layer2_weights_V_1, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_1_addr"/></StgValue>
</operation>

<operation id="563" st_id="49" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="5">
<![CDATA[
.split34:8 %layer2_weights_V_1_load = load i5 %layer2_weights_V_1_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_1_load"/></StgValue>
</operation>

<operation id="564" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:14 %layer2_weights_V_2_addr = getelementptr i8 %layer2_weights_V_2, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_2_addr"/></StgValue>
</operation>

<operation id="565" st_id="49" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="5">
<![CDATA[
.split34:15 %layer2_weights_V_2_load = load i5 %layer2_weights_V_2_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_2_load"/></StgValue>
</operation>

<operation id="566" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:21 %layer2_weights_V_3_addr = getelementptr i7 %layer2_weights_V_3, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_3_addr"/></StgValue>
</operation>

<operation id="567" st_id="49" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="7" op_0_bw="5">
<![CDATA[
.split34:22 %layer2_weights_V_3_load = load i5 %layer2_weights_V_3_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_3_load"/></StgValue>
</operation>

<operation id="568" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:29 %layer2_weights_V_4_addr = getelementptr i7 %layer2_weights_V_4, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_4_addr"/></StgValue>
</operation>

<operation id="569" st_id="49" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="7" op_0_bw="5">
<![CDATA[
.split34:30 %layer2_weights_V_4_load = load i5 %layer2_weights_V_4_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_4_load"/></StgValue>
</operation>

<operation id="570" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:37 %layer2_weights_V_5_addr = getelementptr i7 %layer2_weights_V_5, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_5_addr"/></StgValue>
</operation>

<operation id="571" st_id="49" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="7" op_0_bw="5">
<![CDATA[
.split34:38 %layer2_weights_V_5_load = load i5 %layer2_weights_V_5_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_5_load"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="572" st_id="50" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="7" op_0_bw="5">
<![CDATA[
.split34:3 %layer2_weights_V_0_load = load i5 %layer2_weights_V_0_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_0_load"/></StgValue>
</operation>

<operation id="573" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="39" op_0_bw="7">
<![CDATA[
.split34:4 %sext_ln1118_4 = sext i7 %layer2_weights_V_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="574" st_id="50" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:5 %mul_ln1118_1 = mul i39 %sext_ln1118_4, i39 %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="575" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="31" op_0_bw="31" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:6 %trunc_ln708_s = partselect i31 @_ssdm_op_PartSelect.i31.i39.i32.i32, i39 %mul_ln1118_1, i32 8, i32 38

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="576" st_id="50" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="5">
<![CDATA[
.split34:8 %layer2_weights_V_1_load = load i5 %layer2_weights_V_1_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_1_load"/></StgValue>
</operation>

<operation id="577" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="40" op_0_bw="8">
<![CDATA[
.split34:9 %sext_ln1118_5 = sext i8 %layer2_weights_V_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="578" st_id="50" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:10 %mul_ln703 = mul i40 %sext_ln1118_5, i40 %sext_ln1116_1

]]></Node>
<StgValue><ssdm name="mul_ln703"/></StgValue>
</operation>

<operation id="579" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="39" op_0_bw="39" op_1_bw="31" op_2_bw="8">
<![CDATA[
.split34:11 %tmp_s = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i31.i8, i31 %trunc_ln708_s, i8 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="580" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="40" op_0_bw="39">
<![CDATA[
.split34:12 %sext_ln728 = sext i39 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="581" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:13 %add_ln1192_1 = add i40 %sext_ln728, i40 %mul_ln703

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="582" st_id="50" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="5">
<![CDATA[
.split34:15 %layer2_weights_V_2_load = load i5 %layer2_weights_V_2_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_2_load"/></StgValue>
</operation>

<operation id="583" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="40" op_0_bw="8">
<![CDATA[
.split34:16 %sext_ln1118_6 = sext i8 %layer2_weights_V_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="584" st_id="50" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:17 %mul_ln703_1 = mul i40 %sext_ln1118_6, i40 %sext_ln1116_2

]]></Node>
<StgValue><ssdm name="mul_ln703_1"/></StgValue>
</operation>

<operation id="585" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:18 %tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_1, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="586" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:19 %shl_ln728_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_4, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_2"/></StgValue>
</operation>

<operation id="587" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:20 %add_ln1192_2 = add i40 %shl_ln728_2, i40 %mul_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="588" st_id="50" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="7" op_0_bw="5">
<![CDATA[
.split34:22 %layer2_weights_V_3_load = load i5 %layer2_weights_V_3_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_3_load"/></StgValue>
</operation>

<operation id="589" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="39" op_0_bw="7">
<![CDATA[
.split34:23 %sext_ln1118_7 = sext i7 %layer2_weights_V_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="590" st_id="50" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:24 %mul_ln1118_3 = mul i39 %sext_ln1118_7, i39 %sext_ln1116_3

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="591" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:25 %tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_2, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="592" st_id="50" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="7" op_0_bw="5">
<![CDATA[
.split34:30 %layer2_weights_V_4_load = load i5 %layer2_weights_V_4_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_4_load"/></StgValue>
</operation>

<operation id="593" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="39" op_0_bw="7">
<![CDATA[
.split34:31 %sext_ln1118_8 = sext i7 %layer2_weights_V_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="594" st_id="50" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:32 %mul_ln1118_4 = mul i39 %sext_ln1118_8, i39 %sext_ln1116_4

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="595" st_id="50" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="7" op_0_bw="5">
<![CDATA[
.split34:38 %layer2_weights_V_5_load = load i5 %layer2_weights_V_5_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_5_load"/></StgValue>
</operation>

<operation id="596" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="39" op_0_bw="7">
<![CDATA[
.split34:39 %sext_ln1118_9 = sext i7 %layer2_weights_V_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="597" st_id="50" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:40 %mul_ln1118_5 = mul i39 %sext_ln1118_9, i39 %sext_ln1116_5

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="598" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:45 %layer2_weights_V_6_addr = getelementptr i8 %layer2_weights_V_6, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_6_addr"/></StgValue>
</operation>

<operation id="599" st_id="50" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="5">
<![CDATA[
.split34:46 %layer2_weights_V_6_load = load i5 %layer2_weights_V_6_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_6_load"/></StgValue>
</operation>

<operation id="600" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:52 %layer2_weights_V_7_addr = getelementptr i8 %layer2_weights_V_7, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_7_addr"/></StgValue>
</operation>

<operation id="601" st_id="50" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="5">
<![CDATA[
.split34:53 %layer2_weights_V_7_load = load i5 %layer2_weights_V_7_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_7_load"/></StgValue>
</operation>

<operation id="602" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:59 %layer2_weights_V_8_addr = getelementptr i7 %layer2_weights_V_8, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_8_addr"/></StgValue>
</operation>

<operation id="603" st_id="50" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="7" op_0_bw="5">
<![CDATA[
.split34:60 %layer2_weights_V_8_load = load i5 %layer2_weights_V_8_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_8_load"/></StgValue>
</operation>

<operation id="604" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:67 %layer2_weights_V_9_addr = getelementptr i7 %layer2_weights_V_9, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_9_addr"/></StgValue>
</operation>

<operation id="605" st_id="50" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="7" op_0_bw="5">
<![CDATA[
.split34:68 %layer2_weights_V_9_load = load i5 %layer2_weights_V_9_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_9_load"/></StgValue>
</operation>

<operation id="606" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:75 %layer2_weights_V_10_addr = getelementptr i7 %layer2_weights_V_10, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_10_addr"/></StgValue>
</operation>

<operation id="607" st_id="50" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="7" op_0_bw="5">
<![CDATA[
.split34:76 %layer2_weights_V_10_load = load i5 %layer2_weights_V_10_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_10_load"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="608" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:26 %shl_ln728_3 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_10, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_3"/></StgValue>
</operation>

<operation id="609" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="40" op_0_bw="39">
<![CDATA[
.split34:27 %sext_ln703_2 = sext i39 %mul_ln1118_3

]]></Node>
<StgValue><ssdm name="sext_ln703_2"/></StgValue>
</operation>

<operation id="610" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:28 %add_ln1192_3 = add i40 %shl_ln728_3, i40 %sext_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="611" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:33 %tmp_11 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_3, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="612" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:34 %shl_ln728_4 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_11, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_4"/></StgValue>
</operation>

<operation id="613" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="40" op_0_bw="39">
<![CDATA[
.split34:35 %sext_ln703_3 = sext i39 %mul_ln1118_4

]]></Node>
<StgValue><ssdm name="sext_ln703_3"/></StgValue>
</operation>

<operation id="614" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:36 %add_ln1192_4 = add i40 %shl_ln728_4, i40 %sext_ln703_3

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="615" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:41 %tmp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_4, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="616" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:42 %shl_ln728_5 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_12, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_5"/></StgValue>
</operation>

<operation id="617" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="40" op_0_bw="39">
<![CDATA[
.split34:43 %sext_ln703_4 = sext i39 %mul_ln1118_5

]]></Node>
<StgValue><ssdm name="sext_ln703_4"/></StgValue>
</operation>

<operation id="618" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:44 %add_ln1192_5 = add i40 %shl_ln728_5, i40 %sext_ln703_4

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="619" st_id="51" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="5">
<![CDATA[
.split34:46 %layer2_weights_V_6_load = load i5 %layer2_weights_V_6_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_6_load"/></StgValue>
</operation>

<operation id="620" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="40" op_0_bw="8">
<![CDATA[
.split34:47 %sext_ln1118_10 = sext i8 %layer2_weights_V_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="621" st_id="51" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:48 %mul_ln703_2 = mul i40 %sext_ln1118_10, i40 %sext_ln1116_6

]]></Node>
<StgValue><ssdm name="mul_ln703_2"/></StgValue>
</operation>

<operation id="622" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:49 %tmp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_5, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="623" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:50 %shl_ln728_6 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_13, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_6"/></StgValue>
</operation>

<operation id="624" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:51 %add_ln1192_6 = add i40 %shl_ln728_6, i40 %mul_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>

<operation id="625" st_id="51" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="5">
<![CDATA[
.split34:53 %layer2_weights_V_7_load = load i5 %layer2_weights_V_7_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_7_load"/></StgValue>
</operation>

<operation id="626" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="40" op_0_bw="8">
<![CDATA[
.split34:54 %sext_ln1118_11 = sext i8 %layer2_weights_V_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="627" st_id="51" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:55 %mul_ln703_3 = mul i40 %sext_ln1118_11, i40 %sext_ln1116_7

]]></Node>
<StgValue><ssdm name="mul_ln703_3"/></StgValue>
</operation>

<operation id="628" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:56 %tmp_14 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_6, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="629" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:57 %shl_ln728_7 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_14, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_7"/></StgValue>
</operation>

<operation id="630" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:58 %add_ln1192_7 = add i40 %shl_ln728_7, i40 %mul_ln703_3

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="631" st_id="51" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="7" op_0_bw="5">
<![CDATA[
.split34:60 %layer2_weights_V_8_load = load i5 %layer2_weights_V_8_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_8_load"/></StgValue>
</operation>

<operation id="632" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="39" op_0_bw="7">
<![CDATA[
.split34:61 %sext_ln1118_12 = sext i7 %layer2_weights_V_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="633" st_id="51" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:62 %mul_ln1118_6 = mul i39 %sext_ln1118_12, i39 %sext_ln1116_8

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="634" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:63 %tmp_15 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_7, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="635" st_id="51" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="7" op_0_bw="5">
<![CDATA[
.split34:68 %layer2_weights_V_9_load = load i5 %layer2_weights_V_9_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_9_load"/></StgValue>
</operation>

<operation id="636" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="39" op_0_bw="7">
<![CDATA[
.split34:69 %sext_ln1118_13 = sext i7 %layer2_weights_V_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="637" st_id="51" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:70 %mul_ln1118_7 = mul i39 %sext_ln1118_13, i39 %sext_ln1116_9

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="638" st_id="51" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="7" op_0_bw="5">
<![CDATA[
.split34:76 %layer2_weights_V_10_load = load i5 %layer2_weights_V_10_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_10_load"/></StgValue>
</operation>

<operation id="639" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="39" op_0_bw="7">
<![CDATA[
.split34:77 %sext_ln1118_14 = sext i7 %layer2_weights_V_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_14"/></StgValue>
</operation>

<operation id="640" st_id="51" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:78 %mul_ln1118_8 = mul i39 %sext_ln1118_14, i39 %sext_ln1116_10

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="641" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:83 %layer2_weights_V_11_addr = getelementptr i7 %layer2_weights_V_11, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_11_addr"/></StgValue>
</operation>

<operation id="642" st_id="51" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="7" op_0_bw="5">
<![CDATA[
.split34:84 %layer2_weights_V_11_load = load i5 %layer2_weights_V_11_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_11_load"/></StgValue>
</operation>

<operation id="643" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:91 %layer2_weights_V_12_addr = getelementptr i7 %layer2_weights_V_12, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_12_addr"/></StgValue>
</operation>

<operation id="644" st_id="51" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="7" op_0_bw="5">
<![CDATA[
.split34:92 %layer2_weights_V_12_load = load i5 %layer2_weights_V_12_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_12_load"/></StgValue>
</operation>

<operation id="645" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:99 %layer2_weights_V_13_addr = getelementptr i7 %layer2_weights_V_13, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_13_addr"/></StgValue>
</operation>

<operation id="646" st_id="51" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="7" op_0_bw="5">
<![CDATA[
.split34:100 %layer2_weights_V_13_load = load i5 %layer2_weights_V_13_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_13_load"/></StgValue>
</operation>

<operation id="647" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:107 %layer2_weights_V_14_addr = getelementptr i7 %layer2_weights_V_14, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_14_addr"/></StgValue>
</operation>

<operation id="648" st_id="51" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="7" op_0_bw="5">
<![CDATA[
.split34:108 %layer2_weights_V_14_load = load i5 %layer2_weights_V_14_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_14_load"/></StgValue>
</operation>

<operation id="649" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:115 %layer2_weights_V_15_addr = getelementptr i7 %layer2_weights_V_15, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_15_addr"/></StgValue>
</operation>

<operation id="650" st_id="51" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="7" op_0_bw="5">
<![CDATA[
.split34:116 %layer2_weights_V_15_load = load i5 %layer2_weights_V_15_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_15_load"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="651" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:64 %shl_ln728_8 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_15, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_8"/></StgValue>
</operation>

<operation id="652" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="40" op_0_bw="39">
<![CDATA[
.split34:65 %sext_ln703_5 = sext i39 %mul_ln1118_6

]]></Node>
<StgValue><ssdm name="sext_ln703_5"/></StgValue>
</operation>

<operation id="653" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:66 %add_ln1192_8 = add i40 %shl_ln728_8, i40 %sext_ln703_5

]]></Node>
<StgValue><ssdm name="add_ln1192_8"/></StgValue>
</operation>

<operation id="654" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:71 %tmp_16 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_8, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="655" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:72 %shl_ln728_9 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_16, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_9"/></StgValue>
</operation>

<operation id="656" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="40" op_0_bw="39">
<![CDATA[
.split34:73 %sext_ln703_6 = sext i39 %mul_ln1118_7

]]></Node>
<StgValue><ssdm name="sext_ln703_6"/></StgValue>
</operation>

<operation id="657" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:74 %add_ln1192_9 = add i40 %shl_ln728_9, i40 %sext_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln1192_9"/></StgValue>
</operation>

<operation id="658" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:79 %tmp_17 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_9, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="659" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:80 %shl_ln728_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_17, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_1"/></StgValue>
</operation>

<operation id="660" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="40" op_0_bw="39">
<![CDATA[
.split34:81 %sext_ln703_7 = sext i39 %mul_ln1118_8

]]></Node>
<StgValue><ssdm name="sext_ln703_7"/></StgValue>
</operation>

<operation id="661" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:82 %add_ln1192_10 = add i40 %shl_ln728_1, i40 %sext_ln703_7

]]></Node>
<StgValue><ssdm name="add_ln1192_10"/></StgValue>
</operation>

<operation id="662" st_id="52" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="7" op_0_bw="5">
<![CDATA[
.split34:84 %layer2_weights_V_11_load = load i5 %layer2_weights_V_11_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_11_load"/></StgValue>
</operation>

<operation id="663" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="39" op_0_bw="7">
<![CDATA[
.split34:85 %sext_ln1118_15 = sext i7 %layer2_weights_V_11_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_15"/></StgValue>
</operation>

<operation id="664" st_id="52" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:86 %mul_ln1118_9 = mul i39 %sext_ln1118_15, i39 %sext_ln1116_11

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="665" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:87 %tmp_18 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_10, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="666" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:88 %shl_ln728_10 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_18, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_10"/></StgValue>
</operation>

<operation id="667" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="40" op_0_bw="39">
<![CDATA[
.split34:89 %sext_ln703_8 = sext i39 %mul_ln1118_9

]]></Node>
<StgValue><ssdm name="sext_ln703_8"/></StgValue>
</operation>

<operation id="668" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:90 %add_ln1192_11 = add i40 %shl_ln728_10, i40 %sext_ln703_8

]]></Node>
<StgValue><ssdm name="add_ln1192_11"/></StgValue>
</operation>

<operation id="669" st_id="52" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="7" op_0_bw="5">
<![CDATA[
.split34:92 %layer2_weights_V_12_load = load i5 %layer2_weights_V_12_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_12_load"/></StgValue>
</operation>

<operation id="670" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="39" op_0_bw="7">
<![CDATA[
.split34:93 %sext_ln1118_16 = sext i7 %layer2_weights_V_12_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_16"/></StgValue>
</operation>

<operation id="671" st_id="52" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:94 %mul_ln1118_10 = mul i39 %sext_ln1118_16, i39 %sext_ln1116_12

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="672" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:95 %tmp_19 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_11, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="673" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:96 %shl_ln728_11 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_19, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_11"/></StgValue>
</operation>

<operation id="674" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="40" op_0_bw="39">
<![CDATA[
.split34:97 %sext_ln703_9 = sext i39 %mul_ln1118_10

]]></Node>
<StgValue><ssdm name="sext_ln703_9"/></StgValue>
</operation>

<operation id="675" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:98 %add_ln1192_12 = add i40 %shl_ln728_11, i40 %sext_ln703_9

]]></Node>
<StgValue><ssdm name="add_ln1192_12"/></StgValue>
</operation>

<operation id="676" st_id="52" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="7" op_0_bw="5">
<![CDATA[
.split34:100 %layer2_weights_V_13_load = load i5 %layer2_weights_V_13_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_13_load"/></StgValue>
</operation>

<operation id="677" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="39" op_0_bw="7">
<![CDATA[
.split34:101 %sext_ln1118_17 = sext i7 %layer2_weights_V_13_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_17"/></StgValue>
</operation>

<operation id="678" st_id="52" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:102 %mul_ln1118_11 = mul i39 %sext_ln1118_17, i39 %sext_ln1116_13

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="679" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:103 %tmp_20 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_12, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="680" st_id="52" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="7" op_0_bw="5">
<![CDATA[
.split34:108 %layer2_weights_V_14_load = load i5 %layer2_weights_V_14_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_14_load"/></StgValue>
</operation>

<operation id="681" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="39" op_0_bw="7">
<![CDATA[
.split34:109 %sext_ln1118_18 = sext i7 %layer2_weights_V_14_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_18"/></StgValue>
</operation>

<operation id="682" st_id="52" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:110 %mul_ln1118_12 = mul i39 %sext_ln1118_18, i39 %sext_ln1116_14

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="683" st_id="52" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="7" op_0_bw="5">
<![CDATA[
.split34:116 %layer2_weights_V_15_load = load i5 %layer2_weights_V_15_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_15_load"/></StgValue>
</operation>

<operation id="684" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="39" op_0_bw="7">
<![CDATA[
.split34:117 %sext_ln1118_19 = sext i7 %layer2_weights_V_15_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_19"/></StgValue>
</operation>

<operation id="685" st_id="52" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:118 %mul_ln1118_13 = mul i39 %sext_ln1118_19, i39 %sext_ln1116_15

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="686" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:123 %layer2_weights_V_16_addr = getelementptr i7 %layer2_weights_V_16, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_16_addr"/></StgValue>
</operation>

<operation id="687" st_id="52" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="7" op_0_bw="5">
<![CDATA[
.split34:124 %layer2_weights_V_16_load = load i5 %layer2_weights_V_16_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_16_load"/></StgValue>
</operation>

<operation id="688" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:131 %layer2_weights_V_17_addr = getelementptr i7 %layer2_weights_V_17, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_17_addr"/></StgValue>
</operation>

<operation id="689" st_id="52" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="7" op_0_bw="5">
<![CDATA[
.split34:132 %layer2_weights_V_17_load = load i5 %layer2_weights_V_17_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_17_load"/></StgValue>
</operation>

<operation id="690" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:139 %layer2_weights_V_18_addr = getelementptr i7 %layer2_weights_V_18, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_18_addr"/></StgValue>
</operation>

<operation id="691" st_id="52" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="7" op_0_bw="5">
<![CDATA[
.split34:140 %layer2_weights_V_18_load = load i5 %layer2_weights_V_18_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_18_load"/></StgValue>
</operation>

<operation id="692" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:147 %layer2_weights_V_19_addr = getelementptr i7 %layer2_weights_V_19, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_19_addr"/></StgValue>
</operation>

<operation id="693" st_id="52" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="7" op_0_bw="5">
<![CDATA[
.split34:148 %layer2_weights_V_19_load = load i5 %layer2_weights_V_19_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_19_load"/></StgValue>
</operation>

<operation id="694" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:155 %layer2_weights_V_20_addr = getelementptr i7 %layer2_weights_V_20, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_20_addr"/></StgValue>
</operation>

<operation id="695" st_id="52" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="7" op_0_bw="5">
<![CDATA[
.split34:156 %layer2_weights_V_20_load = load i5 %layer2_weights_V_20_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_20_load"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="696" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:104 %shl_ln728_12 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_20, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_12"/></StgValue>
</operation>

<operation id="697" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="40" op_0_bw="39">
<![CDATA[
.split34:105 %sext_ln703_10 = sext i39 %mul_ln1118_11

]]></Node>
<StgValue><ssdm name="sext_ln703_10"/></StgValue>
</operation>

<operation id="698" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:106 %add_ln1192_13 = add i40 %shl_ln728_12, i40 %sext_ln703_10

]]></Node>
<StgValue><ssdm name="add_ln1192_13"/></StgValue>
</operation>

<operation id="699" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:111 %tmp_21 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_13, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="700" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:112 %shl_ln728_13 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_21, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_13"/></StgValue>
</operation>

<operation id="701" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="40" op_0_bw="39">
<![CDATA[
.split34:113 %sext_ln703_11 = sext i39 %mul_ln1118_12

]]></Node>
<StgValue><ssdm name="sext_ln703_11"/></StgValue>
</operation>

<operation id="702" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:114 %add_ln1192_14 = add i40 %shl_ln728_13, i40 %sext_ln703_11

]]></Node>
<StgValue><ssdm name="add_ln1192_14"/></StgValue>
</operation>

<operation id="703" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:119 %tmp_22 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_14, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="704" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:120 %shl_ln728_14 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_22, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_14"/></StgValue>
</operation>

<operation id="705" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="40" op_0_bw="39">
<![CDATA[
.split34:121 %sext_ln703_12 = sext i39 %mul_ln1118_13

]]></Node>
<StgValue><ssdm name="sext_ln703_12"/></StgValue>
</operation>

<operation id="706" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:122 %add_ln1192_15 = add i40 %shl_ln728_14, i40 %sext_ln703_12

]]></Node>
<StgValue><ssdm name="add_ln1192_15"/></StgValue>
</operation>

<operation id="707" st_id="53" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="7" op_0_bw="5">
<![CDATA[
.split34:124 %layer2_weights_V_16_load = load i5 %layer2_weights_V_16_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_16_load"/></StgValue>
</operation>

<operation id="708" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="39" op_0_bw="7">
<![CDATA[
.split34:125 %sext_ln1118_20 = sext i7 %layer2_weights_V_16_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_20"/></StgValue>
</operation>

<operation id="709" st_id="53" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:126 %mul_ln1118_14 = mul i39 %sext_ln1118_20, i39 %sext_ln1116_16

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="710" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:127 %tmp_23 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_15, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="711" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:128 %shl_ln728_15 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_23, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_15"/></StgValue>
</operation>

<operation id="712" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="40" op_0_bw="39">
<![CDATA[
.split34:129 %sext_ln703_13 = sext i39 %mul_ln1118_14

]]></Node>
<StgValue><ssdm name="sext_ln703_13"/></StgValue>
</operation>

<operation id="713" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:130 %add_ln1192_16 = add i40 %shl_ln728_15, i40 %sext_ln703_13

]]></Node>
<StgValue><ssdm name="add_ln1192_16"/></StgValue>
</operation>

<operation id="714" st_id="53" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="7" op_0_bw="5">
<![CDATA[
.split34:132 %layer2_weights_V_17_load = load i5 %layer2_weights_V_17_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_17_load"/></StgValue>
</operation>

<operation id="715" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="39" op_0_bw="7">
<![CDATA[
.split34:133 %sext_ln1118_21 = sext i7 %layer2_weights_V_17_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_21"/></StgValue>
</operation>

<operation id="716" st_id="53" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:134 %mul_ln1118_15 = mul i39 %sext_ln1118_21, i39 %sext_ln1116_17

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="717" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:135 %tmp_24 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_16, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="718" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:136 %shl_ln728_16 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_24, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_16"/></StgValue>
</operation>

<operation id="719" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="40" op_0_bw="39">
<![CDATA[
.split34:137 %sext_ln703_14 = sext i39 %mul_ln1118_15

]]></Node>
<StgValue><ssdm name="sext_ln703_14"/></StgValue>
</operation>

<operation id="720" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:138 %add_ln1192_17 = add i40 %shl_ln728_16, i40 %sext_ln703_14

]]></Node>
<StgValue><ssdm name="add_ln1192_17"/></StgValue>
</operation>

<operation id="721" st_id="53" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="7" op_0_bw="5">
<![CDATA[
.split34:140 %layer2_weights_V_18_load = load i5 %layer2_weights_V_18_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_18_load"/></StgValue>
</operation>

<operation id="722" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="39" op_0_bw="7">
<![CDATA[
.split34:141 %sext_ln1118_22 = sext i7 %layer2_weights_V_18_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_22"/></StgValue>
</operation>

<operation id="723" st_id="53" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:142 %mul_ln1118_16 = mul i39 %sext_ln1118_22, i39 %sext_ln1116_18

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="724" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:143 %tmp_25 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_17, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="725" st_id="53" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="7" op_0_bw="5">
<![CDATA[
.split34:148 %layer2_weights_V_19_load = load i5 %layer2_weights_V_19_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_19_load"/></StgValue>
</operation>

<operation id="726" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="39" op_0_bw="7">
<![CDATA[
.split34:149 %sext_ln1118_23 = sext i7 %layer2_weights_V_19_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_23"/></StgValue>
</operation>

<operation id="727" st_id="53" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:150 %mul_ln1118_17 = mul i39 %sext_ln1118_23, i39 %sext_ln1116_19

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="728" st_id="53" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="7" op_0_bw="5">
<![CDATA[
.split34:156 %layer2_weights_V_20_load = load i5 %layer2_weights_V_20_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_20_load"/></StgValue>
</operation>

<operation id="729" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="39" op_0_bw="7">
<![CDATA[
.split34:157 %sext_ln1118_24 = sext i7 %layer2_weights_V_20_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_24"/></StgValue>
</operation>

<operation id="730" st_id="53" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:158 %mul_ln1118_18 = mul i39 %sext_ln1118_24, i39 %sext_ln1116_20

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="731" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:163 %layer2_weights_V_21_addr = getelementptr i7 %layer2_weights_V_21, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_21_addr"/></StgValue>
</operation>

<operation id="732" st_id="53" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="7" op_0_bw="5">
<![CDATA[
.split34:164 %layer2_weights_V_21_load = load i5 %layer2_weights_V_21_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_21_load"/></StgValue>
</operation>

<operation id="733" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:171 %layer2_weights_V_22_addr = getelementptr i8 %layer2_weights_V_22, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_22_addr"/></StgValue>
</operation>

<operation id="734" st_id="53" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="8" op_0_bw="5">
<![CDATA[
.split34:172 %layer2_weights_V_22_load = load i5 %layer2_weights_V_22_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_22_load"/></StgValue>
</operation>

<operation id="735" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:178 %layer2_weights_V_23_addr = getelementptr i7 %layer2_weights_V_23, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_23_addr"/></StgValue>
</operation>

<operation id="736" st_id="53" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="7" op_0_bw="5">
<![CDATA[
.split34:179 %layer2_weights_V_23_load = load i5 %layer2_weights_V_23_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_23_load"/></StgValue>
</operation>

<operation id="737" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:186 %layer2_weights_V_24_addr = getelementptr i7 %layer2_weights_V_24, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_24_addr"/></StgValue>
</operation>

<operation id="738" st_id="53" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="7" op_0_bw="5">
<![CDATA[
.split34:187 %layer2_weights_V_24_load = load i5 %layer2_weights_V_24_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_24_load"/></StgValue>
</operation>

<operation id="739" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:194 %layer2_weights_V_25_addr = getelementptr i7 %layer2_weights_V_25, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_25_addr"/></StgValue>
</operation>

<operation id="740" st_id="53" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="7" op_0_bw="5">
<![CDATA[
.split34:195 %layer2_weights_V_25_load = load i5 %layer2_weights_V_25_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_25_load"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="741" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:144 %shl_ln728_17 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_25, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_17"/></StgValue>
</operation>

<operation id="742" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="40" op_0_bw="39">
<![CDATA[
.split34:145 %sext_ln703_15 = sext i39 %mul_ln1118_16

]]></Node>
<StgValue><ssdm name="sext_ln703_15"/></StgValue>
</operation>

<operation id="743" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:146 %add_ln1192_18 = add i40 %shl_ln728_17, i40 %sext_ln703_15

]]></Node>
<StgValue><ssdm name="add_ln1192_18"/></StgValue>
</operation>

<operation id="744" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:151 %tmp_26 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_18, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="745" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:152 %shl_ln728_18 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_26, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_18"/></StgValue>
</operation>

<operation id="746" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="40" op_0_bw="39">
<![CDATA[
.split34:153 %sext_ln703_16 = sext i39 %mul_ln1118_17

]]></Node>
<StgValue><ssdm name="sext_ln703_16"/></StgValue>
</operation>

<operation id="747" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:154 %add_ln1192_19 = add i40 %shl_ln728_18, i40 %sext_ln703_16

]]></Node>
<StgValue><ssdm name="add_ln1192_19"/></StgValue>
</operation>

<operation id="748" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:159 %tmp_27 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_19, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="749" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:160 %shl_ln728_19 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_27, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_19"/></StgValue>
</operation>

<operation id="750" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="40" op_0_bw="39">
<![CDATA[
.split34:161 %sext_ln703_17 = sext i39 %mul_ln1118_18

]]></Node>
<StgValue><ssdm name="sext_ln703_17"/></StgValue>
</operation>

<operation id="751" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:162 %add_ln1192_20 = add i40 %shl_ln728_19, i40 %sext_ln703_17

]]></Node>
<StgValue><ssdm name="add_ln1192_20"/></StgValue>
</operation>

<operation id="752" st_id="54" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="7" op_0_bw="5">
<![CDATA[
.split34:164 %layer2_weights_V_21_load = load i5 %layer2_weights_V_21_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_21_load"/></StgValue>
</operation>

<operation id="753" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="39" op_0_bw="7">
<![CDATA[
.split34:165 %sext_ln1118_25 = sext i7 %layer2_weights_V_21_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_25"/></StgValue>
</operation>

<operation id="754" st_id="54" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:166 %mul_ln1118_19 = mul i39 %sext_ln1118_25, i39 %sext_ln1116_21

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="755" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:167 %tmp_28 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_20, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="756" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:168 %shl_ln728_20 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_28, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_20"/></StgValue>
</operation>

<operation id="757" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="40" op_0_bw="39">
<![CDATA[
.split34:169 %sext_ln703_18 = sext i39 %mul_ln1118_19

]]></Node>
<StgValue><ssdm name="sext_ln703_18"/></StgValue>
</operation>

<operation id="758" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:170 %add_ln1192_21 = add i40 %shl_ln728_20, i40 %sext_ln703_18

]]></Node>
<StgValue><ssdm name="add_ln1192_21"/></StgValue>
</operation>

<operation id="759" st_id="54" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="8" op_0_bw="5">
<![CDATA[
.split34:172 %layer2_weights_V_22_load = load i5 %layer2_weights_V_22_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_22_load"/></StgValue>
</operation>

<operation id="760" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="40" op_0_bw="8">
<![CDATA[
.split34:173 %sext_ln1118_26 = sext i8 %layer2_weights_V_22_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_26"/></StgValue>
</operation>

<operation id="761" st_id="54" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:174 %mul_ln703_4 = mul i40 %sext_ln1118_26, i40 %sext_ln1116_22

]]></Node>
<StgValue><ssdm name="mul_ln703_4"/></StgValue>
</operation>

<operation id="762" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:175 %tmp_29 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_21, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="763" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:176 %shl_ln728_21 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_29, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_21"/></StgValue>
</operation>

<operation id="764" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:177 %add_ln1192_22 = add i40 %shl_ln728_21, i40 %mul_ln703_4

]]></Node>
<StgValue><ssdm name="add_ln1192_22"/></StgValue>
</operation>

<operation id="765" st_id="54" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="7" op_0_bw="5">
<![CDATA[
.split34:179 %layer2_weights_V_23_load = load i5 %layer2_weights_V_23_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_23_load"/></StgValue>
</operation>

<operation id="766" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="39" op_0_bw="7">
<![CDATA[
.split34:180 %sext_ln1118_27 = sext i7 %layer2_weights_V_23_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_27"/></StgValue>
</operation>

<operation id="767" st_id="54" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:181 %mul_ln1118_20 = mul i39 %sext_ln1118_27, i39 %sext_ln1116_23

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="768" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:182 %tmp_30 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_22, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="769" st_id="54" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="7" op_0_bw="5">
<![CDATA[
.split34:187 %layer2_weights_V_24_load = load i5 %layer2_weights_V_24_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_24_load"/></StgValue>
</operation>

<operation id="770" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="39" op_0_bw="7">
<![CDATA[
.split34:188 %sext_ln1118_28 = sext i7 %layer2_weights_V_24_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_28"/></StgValue>
</operation>

<operation id="771" st_id="54" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:189 %mul_ln1118_21 = mul i39 %sext_ln1118_28, i39 %sext_ln1116_24

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="772" st_id="54" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="7" op_0_bw="5">
<![CDATA[
.split34:195 %layer2_weights_V_25_load = load i5 %layer2_weights_V_25_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_25_load"/></StgValue>
</operation>

<operation id="773" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="39" op_0_bw="7">
<![CDATA[
.split34:196 %sext_ln1118_29 = sext i7 %layer2_weights_V_25_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_29"/></StgValue>
</operation>

<operation id="774" st_id="54" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:197 %mul_ln1118_22 = mul i39 %sext_ln1118_29, i39 %sext_ln1116_25

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="775" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:202 %layer2_weights_V_26_addr = getelementptr i7 %layer2_weights_V_26, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_26_addr"/></StgValue>
</operation>

<operation id="776" st_id="54" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="7" op_0_bw="5">
<![CDATA[
.split34:203 %layer2_weights_V_26_load = load i5 %layer2_weights_V_26_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_26_load"/></StgValue>
</operation>

<operation id="777" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:210 %layer2_weights_V_27_addr = getelementptr i7 %layer2_weights_V_27, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_27_addr"/></StgValue>
</operation>

<operation id="778" st_id="54" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="7" op_0_bw="5">
<![CDATA[
.split34:211 %layer2_weights_V_27_load = load i5 %layer2_weights_V_27_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_27_load"/></StgValue>
</operation>

<operation id="779" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:218 %layer2_weights_V_28_addr = getelementptr i7 %layer2_weights_V_28, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_28_addr"/></StgValue>
</operation>

<operation id="780" st_id="54" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="7" op_0_bw="5">
<![CDATA[
.split34:219 %layer2_weights_V_28_load = load i5 %layer2_weights_V_28_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_28_load"/></StgValue>
</operation>

<operation id="781" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:226 %layer2_weights_V_29_addr = getelementptr i7 %layer2_weights_V_29, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_29_addr"/></StgValue>
</operation>

<operation id="782" st_id="54" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="7" op_0_bw="5">
<![CDATA[
.split34:227 %layer2_weights_V_29_load = load i5 %layer2_weights_V_29_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_29_load"/></StgValue>
</operation>

<operation id="783" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:234 %layer2_weights_V_30_addr = getelementptr i7 %layer2_weights_V_30, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_30_addr"/></StgValue>
</operation>

<operation id="784" st_id="54" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="7" op_0_bw="5">
<![CDATA[
.split34:235 %layer2_weights_V_30_load = load i5 %layer2_weights_V_30_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_30_load"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="785" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:183 %shl_ln728_22 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_30, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_22"/></StgValue>
</operation>

<operation id="786" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="40" op_0_bw="39">
<![CDATA[
.split34:184 %sext_ln703_19 = sext i39 %mul_ln1118_20

]]></Node>
<StgValue><ssdm name="sext_ln703_19"/></StgValue>
</operation>

<operation id="787" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:185 %add_ln1192_23 = add i40 %shl_ln728_22, i40 %sext_ln703_19

]]></Node>
<StgValue><ssdm name="add_ln1192_23"/></StgValue>
</operation>

<operation id="788" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:190 %tmp_31 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_23, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="789" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:191 %shl_ln728_23 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_31, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_23"/></StgValue>
</operation>

<operation id="790" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="40" op_0_bw="39">
<![CDATA[
.split34:192 %sext_ln703_20 = sext i39 %mul_ln1118_21

]]></Node>
<StgValue><ssdm name="sext_ln703_20"/></StgValue>
</operation>

<operation id="791" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:193 %add_ln1192_24 = add i40 %shl_ln728_23, i40 %sext_ln703_20

]]></Node>
<StgValue><ssdm name="add_ln1192_24"/></StgValue>
</operation>

<operation id="792" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:198 %tmp_32 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_24, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="793" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:199 %shl_ln728_24 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_32, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_24"/></StgValue>
</operation>

<operation id="794" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="39">
<![CDATA[
.split34:200 %sext_ln703_21 = sext i39 %mul_ln1118_22

]]></Node>
<StgValue><ssdm name="sext_ln703_21"/></StgValue>
</operation>

<operation id="795" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:201 %add_ln1192_25 = add i40 %shl_ln728_24, i40 %sext_ln703_21

]]></Node>
<StgValue><ssdm name="add_ln1192_25"/></StgValue>
</operation>

<operation id="796" st_id="55" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="7" op_0_bw="5">
<![CDATA[
.split34:203 %layer2_weights_V_26_load = load i5 %layer2_weights_V_26_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_26_load"/></StgValue>
</operation>

<operation id="797" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="39" op_0_bw="7">
<![CDATA[
.split34:204 %sext_ln1118_30 = sext i7 %layer2_weights_V_26_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_30"/></StgValue>
</operation>

<operation id="798" st_id="55" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:205 %mul_ln1118_23 = mul i39 %sext_ln1118_30, i39 %sext_ln1116_26

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="799" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:206 %tmp_33 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_25, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="800" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:207 %shl_ln728_25 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_33, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_25"/></StgValue>
</operation>

<operation id="801" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="40" op_0_bw="39">
<![CDATA[
.split34:208 %sext_ln703_22 = sext i39 %mul_ln1118_23

]]></Node>
<StgValue><ssdm name="sext_ln703_22"/></StgValue>
</operation>

<operation id="802" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:209 %add_ln1192_26 = add i40 %shl_ln728_25, i40 %sext_ln703_22

]]></Node>
<StgValue><ssdm name="add_ln1192_26"/></StgValue>
</operation>

<operation id="803" st_id="55" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="7" op_0_bw="5">
<![CDATA[
.split34:211 %layer2_weights_V_27_load = load i5 %layer2_weights_V_27_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_27_load"/></StgValue>
</operation>

<operation id="804" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="39" op_0_bw="7">
<![CDATA[
.split34:212 %sext_ln1118_31 = sext i7 %layer2_weights_V_27_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_31"/></StgValue>
</operation>

<operation id="805" st_id="55" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:213 %mul_ln1118_24 = mul i39 %sext_ln1118_31, i39 %sext_ln1116_27

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="806" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:214 %tmp_34 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_26, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="807" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:215 %shl_ln728_26 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_34, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_26"/></StgValue>
</operation>

<operation id="808" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="40" op_0_bw="39">
<![CDATA[
.split34:216 %sext_ln703_23 = sext i39 %mul_ln1118_24

]]></Node>
<StgValue><ssdm name="sext_ln703_23"/></StgValue>
</operation>

<operation id="809" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:217 %add_ln1192_27 = add i40 %shl_ln728_26, i40 %sext_ln703_23

]]></Node>
<StgValue><ssdm name="add_ln1192_27"/></StgValue>
</operation>

<operation id="810" st_id="55" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="7" op_0_bw="5">
<![CDATA[
.split34:219 %layer2_weights_V_28_load = load i5 %layer2_weights_V_28_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_28_load"/></StgValue>
</operation>

<operation id="811" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="39" op_0_bw="7">
<![CDATA[
.split34:220 %sext_ln1118_32 = sext i7 %layer2_weights_V_28_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_32"/></StgValue>
</operation>

<operation id="812" st_id="55" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:221 %mul_ln1118_25 = mul i39 %sext_ln1118_32, i39 %sext_ln1116_28

]]></Node>
<StgValue><ssdm name="mul_ln1118_25"/></StgValue>
</operation>

<operation id="813" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:222 %tmp_35 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_27, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="814" st_id="55" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="7" op_0_bw="5">
<![CDATA[
.split34:227 %layer2_weights_V_29_load = load i5 %layer2_weights_V_29_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_29_load"/></StgValue>
</operation>

<operation id="815" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="39" op_0_bw="7">
<![CDATA[
.split34:228 %sext_ln1118_33 = sext i7 %layer2_weights_V_29_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_33"/></StgValue>
</operation>

<operation id="816" st_id="55" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:229 %mul_ln1118_26 = mul i39 %sext_ln1118_33, i39 %sext_ln1116_29

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="817" st_id="55" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="7" op_0_bw="5">
<![CDATA[
.split34:235 %layer2_weights_V_30_load = load i5 %layer2_weights_V_30_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_30_load"/></StgValue>
</operation>

<operation id="818" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="39" op_0_bw="7">
<![CDATA[
.split34:236 %sext_ln1118_34 = sext i7 %layer2_weights_V_30_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_34"/></StgValue>
</operation>

<operation id="819" st_id="55" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:237 %mul_ln1118_27 = mul i39 %sext_ln1118_34, i39 %sext_ln1116_30

]]></Node>
<StgValue><ssdm name="mul_ln1118_27"/></StgValue>
</operation>

<operation id="820" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:242 %layer2_weights_V_31_addr = getelementptr i7 %layer2_weights_V_31, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_31_addr"/></StgValue>
</operation>

<operation id="821" st_id="55" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="7" op_0_bw="5">
<![CDATA[
.split34:243 %layer2_weights_V_31_load = load i5 %layer2_weights_V_31_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_31_load"/></StgValue>
</operation>

<operation id="822" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:250 %layer2_weights_V_32_addr = getelementptr i7 %layer2_weights_V_32, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_32_addr"/></StgValue>
</operation>

<operation id="823" st_id="55" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="7" op_0_bw="5">
<![CDATA[
.split34:251 %layer2_weights_V_32_load = load i5 %layer2_weights_V_32_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_32_load"/></StgValue>
</operation>

<operation id="824" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:258 %layer2_weights_V_33_addr = getelementptr i7 %layer2_weights_V_33, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_33_addr"/></StgValue>
</operation>

<operation id="825" st_id="55" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="7" op_0_bw="5">
<![CDATA[
.split34:259 %layer2_weights_V_33_load = load i5 %layer2_weights_V_33_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_33_load"/></StgValue>
</operation>

<operation id="826" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:266 %layer2_weights_V_34_addr = getelementptr i7 %layer2_weights_V_34, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_34_addr"/></StgValue>
</operation>

<operation id="827" st_id="55" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="7" op_0_bw="5">
<![CDATA[
.split34:267 %layer2_weights_V_34_load = load i5 %layer2_weights_V_34_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_34_load"/></StgValue>
</operation>

<operation id="828" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:274 %layer2_weights_V_35_addr = getelementptr i8 %layer2_weights_V_35, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_35_addr"/></StgValue>
</operation>

<operation id="829" st_id="55" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="8" op_0_bw="5">
<![CDATA[
.split34:275 %layer2_weights_V_35_load = load i5 %layer2_weights_V_35_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_35_load"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="830" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:223 %shl_ln728_27 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_35, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_27"/></StgValue>
</operation>

<operation id="831" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="40" op_0_bw="39">
<![CDATA[
.split34:224 %sext_ln703_24 = sext i39 %mul_ln1118_25

]]></Node>
<StgValue><ssdm name="sext_ln703_24"/></StgValue>
</operation>

<operation id="832" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:225 %add_ln1192_28 = add i40 %shl_ln728_27, i40 %sext_ln703_24

]]></Node>
<StgValue><ssdm name="add_ln1192_28"/></StgValue>
</operation>

<operation id="833" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:230 %tmp_36 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_28, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="834" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:231 %shl_ln728_28 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_36, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_28"/></StgValue>
</operation>

<operation id="835" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="40" op_0_bw="39">
<![CDATA[
.split34:232 %sext_ln703_25 = sext i39 %mul_ln1118_26

]]></Node>
<StgValue><ssdm name="sext_ln703_25"/></StgValue>
</operation>

<operation id="836" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:233 %add_ln1192_29 = add i40 %shl_ln728_28, i40 %sext_ln703_25

]]></Node>
<StgValue><ssdm name="add_ln1192_29"/></StgValue>
</operation>

<operation id="837" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:238 %tmp_37 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_29, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="838" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:239 %shl_ln728_29 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_37, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_29"/></StgValue>
</operation>

<operation id="839" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="40" op_0_bw="39">
<![CDATA[
.split34:240 %sext_ln703_26 = sext i39 %mul_ln1118_27

]]></Node>
<StgValue><ssdm name="sext_ln703_26"/></StgValue>
</operation>

<operation id="840" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:241 %add_ln1192_30 = add i40 %shl_ln728_29, i40 %sext_ln703_26

]]></Node>
<StgValue><ssdm name="add_ln1192_30"/></StgValue>
</operation>

<operation id="841" st_id="56" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="7" op_0_bw="5">
<![CDATA[
.split34:243 %layer2_weights_V_31_load = load i5 %layer2_weights_V_31_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_31_load"/></StgValue>
</operation>

<operation id="842" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="39" op_0_bw="7">
<![CDATA[
.split34:244 %sext_ln1118_35 = sext i7 %layer2_weights_V_31_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_35"/></StgValue>
</operation>

<operation id="843" st_id="56" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:245 %mul_ln1118_28 = mul i39 %sext_ln1118_35, i39 %sext_ln1116_31

]]></Node>
<StgValue><ssdm name="mul_ln1118_28"/></StgValue>
</operation>

<operation id="844" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:246 %tmp_38 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_30, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="845" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:247 %shl_ln728_30 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_38, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_30"/></StgValue>
</operation>

<operation id="846" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="40" op_0_bw="39">
<![CDATA[
.split34:248 %sext_ln703_27 = sext i39 %mul_ln1118_28

]]></Node>
<StgValue><ssdm name="sext_ln703_27"/></StgValue>
</operation>

<operation id="847" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:249 %add_ln1192_31 = add i40 %shl_ln728_30, i40 %sext_ln703_27

]]></Node>
<StgValue><ssdm name="add_ln1192_31"/></StgValue>
</operation>

<operation id="848" st_id="56" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="7" op_0_bw="5">
<![CDATA[
.split34:251 %layer2_weights_V_32_load = load i5 %layer2_weights_V_32_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_32_load"/></StgValue>
</operation>

<operation id="849" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="39" op_0_bw="7">
<![CDATA[
.split34:252 %sext_ln1118_36 = sext i7 %layer2_weights_V_32_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_36"/></StgValue>
</operation>

<operation id="850" st_id="56" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:253 %mul_ln1118_29 = mul i39 %sext_ln1118_36, i39 %sext_ln1116_32

]]></Node>
<StgValue><ssdm name="mul_ln1118_29"/></StgValue>
</operation>

<operation id="851" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:254 %tmp_39 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_31, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="852" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:255 %shl_ln728_31 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_39, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_31"/></StgValue>
</operation>

<operation id="853" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="40" op_0_bw="39">
<![CDATA[
.split34:256 %sext_ln703_28 = sext i39 %mul_ln1118_29

]]></Node>
<StgValue><ssdm name="sext_ln703_28"/></StgValue>
</operation>

<operation id="854" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:257 %add_ln1192_32 = add i40 %shl_ln728_31, i40 %sext_ln703_28

]]></Node>
<StgValue><ssdm name="add_ln1192_32"/></StgValue>
</operation>

<operation id="855" st_id="56" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="7" op_0_bw="5">
<![CDATA[
.split34:259 %layer2_weights_V_33_load = load i5 %layer2_weights_V_33_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_33_load"/></StgValue>
</operation>

<operation id="856" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="39" op_0_bw="7">
<![CDATA[
.split34:260 %sext_ln1118_37 = sext i7 %layer2_weights_V_33_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_37"/></StgValue>
</operation>

<operation id="857" st_id="56" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:261 %mul_ln1118_30 = mul i39 %sext_ln1118_37, i39 %sext_ln1116_33

]]></Node>
<StgValue><ssdm name="mul_ln1118_30"/></StgValue>
</operation>

<operation id="858" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:262 %tmp_40 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_32, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="859" st_id="56" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="7" op_0_bw="5">
<![CDATA[
.split34:267 %layer2_weights_V_34_load = load i5 %layer2_weights_V_34_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_34_load"/></StgValue>
</operation>

<operation id="860" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="39" op_0_bw="7">
<![CDATA[
.split34:268 %sext_ln1118_38 = sext i7 %layer2_weights_V_34_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_38"/></StgValue>
</operation>

<operation id="861" st_id="56" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:269 %mul_ln1118_31 = mul i39 %sext_ln1118_38, i39 %sext_ln1116_34

]]></Node>
<StgValue><ssdm name="mul_ln1118_31"/></StgValue>
</operation>

<operation id="862" st_id="56" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="8" op_0_bw="5">
<![CDATA[
.split34:275 %layer2_weights_V_35_load = load i5 %layer2_weights_V_35_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_35_load"/></StgValue>
</operation>

<operation id="863" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="40" op_0_bw="8">
<![CDATA[
.split34:276 %sext_ln1118_39 = sext i8 %layer2_weights_V_35_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_39"/></StgValue>
</operation>

<operation id="864" st_id="56" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:277 %mul_ln703_5 = mul i40 %sext_ln1118_39, i40 %sext_ln1116_35

]]></Node>
<StgValue><ssdm name="mul_ln703_5"/></StgValue>
</operation>

<operation id="865" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:281 %layer2_weights_V_36_addr = getelementptr i7 %layer2_weights_V_36, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_36_addr"/></StgValue>
</operation>

<operation id="866" st_id="56" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="7" op_0_bw="5">
<![CDATA[
.split34:282 %layer2_weights_V_36_load = load i5 %layer2_weights_V_36_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_36_load"/></StgValue>
</operation>

<operation id="867" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:289 %layer2_weights_V_37_addr = getelementptr i8 %layer2_weights_V_37, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_37_addr"/></StgValue>
</operation>

<operation id="868" st_id="56" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="5">
<![CDATA[
.split34:290 %layer2_weights_V_37_load = load i5 %layer2_weights_V_37_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_37_load"/></StgValue>
</operation>

<operation id="869" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:296 %layer2_weights_V_38_addr = getelementptr i8 %layer2_weights_V_38, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_38_addr"/></StgValue>
</operation>

<operation id="870" st_id="56" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="8" op_0_bw="5">
<![CDATA[
.split34:297 %layer2_weights_V_38_load = load i5 %layer2_weights_V_38_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_38_load"/></StgValue>
</operation>

<operation id="871" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:303 %layer2_weights_V_39_addr = getelementptr i7 %layer2_weights_V_39, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_39_addr"/></StgValue>
</operation>

<operation id="872" st_id="56" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="7" op_0_bw="5">
<![CDATA[
.split34:304 %layer2_weights_V_39_load = load i5 %layer2_weights_V_39_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_39_load"/></StgValue>
</operation>

<operation id="873" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:311 %layer2_weights_V_40_addr = getelementptr i7 %layer2_weights_V_40, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_40_addr"/></StgValue>
</operation>

<operation id="874" st_id="56" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="7" op_0_bw="5">
<![CDATA[
.split34:312 %layer2_weights_V_40_load = load i5 %layer2_weights_V_40_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_40_load"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="875" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:263 %shl_ln728_32 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_40, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_32"/></StgValue>
</operation>

<operation id="876" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="40" op_0_bw="39">
<![CDATA[
.split34:264 %sext_ln703_29 = sext i39 %mul_ln1118_30

]]></Node>
<StgValue><ssdm name="sext_ln703_29"/></StgValue>
</operation>

<operation id="877" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:265 %add_ln1192_33 = add i40 %shl_ln728_32, i40 %sext_ln703_29

]]></Node>
<StgValue><ssdm name="add_ln1192_33"/></StgValue>
</operation>

<operation id="878" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:270 %tmp_41 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_33, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="879" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:271 %shl_ln728_33 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_41, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_33"/></StgValue>
</operation>

<operation id="880" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="40" op_0_bw="39">
<![CDATA[
.split34:272 %sext_ln703_30 = sext i39 %mul_ln1118_31

]]></Node>
<StgValue><ssdm name="sext_ln703_30"/></StgValue>
</operation>

<operation id="881" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:273 %add_ln1192_34 = add i40 %shl_ln728_33, i40 %sext_ln703_30

]]></Node>
<StgValue><ssdm name="add_ln1192_34"/></StgValue>
</operation>

<operation id="882" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:278 %tmp_42 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_34, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="883" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:279 %shl_ln728_34 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_42, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_34"/></StgValue>
</operation>

<operation id="884" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:280 %add_ln1192_35 = add i40 %shl_ln728_34, i40 %mul_ln703_5

]]></Node>
<StgValue><ssdm name="add_ln1192_35"/></StgValue>
</operation>

<operation id="885" st_id="57" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="7" op_0_bw="5">
<![CDATA[
.split34:282 %layer2_weights_V_36_load = load i5 %layer2_weights_V_36_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_36_load"/></StgValue>
</operation>

<operation id="886" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="39" op_0_bw="7">
<![CDATA[
.split34:283 %sext_ln1118_40 = sext i7 %layer2_weights_V_36_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_40"/></StgValue>
</operation>

<operation id="887" st_id="57" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:284 %mul_ln1118_32 = mul i39 %sext_ln1118_40, i39 %sext_ln1116_36

]]></Node>
<StgValue><ssdm name="mul_ln1118_32"/></StgValue>
</operation>

<operation id="888" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:285 %tmp_43 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_35, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="889" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:286 %shl_ln728_35 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_43, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_35"/></StgValue>
</operation>

<operation id="890" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="40" op_0_bw="39">
<![CDATA[
.split34:287 %sext_ln703_31 = sext i39 %mul_ln1118_32

]]></Node>
<StgValue><ssdm name="sext_ln703_31"/></StgValue>
</operation>

<operation id="891" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:288 %add_ln1192_36 = add i40 %shl_ln728_35, i40 %sext_ln703_31

]]></Node>
<StgValue><ssdm name="add_ln1192_36"/></StgValue>
</operation>

<operation id="892" st_id="57" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="5">
<![CDATA[
.split34:290 %layer2_weights_V_37_load = load i5 %layer2_weights_V_37_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_37_load"/></StgValue>
</operation>

<operation id="893" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="40" op_0_bw="8">
<![CDATA[
.split34:291 %sext_ln1118_41 = sext i8 %layer2_weights_V_37_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_41"/></StgValue>
</operation>

<operation id="894" st_id="57" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:292 %mul_ln703_6 = mul i40 %sext_ln1118_41, i40 %sext_ln1116_37

]]></Node>
<StgValue><ssdm name="mul_ln703_6"/></StgValue>
</operation>

<operation id="895" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:293 %tmp_44 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_36, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="896" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:294 %shl_ln728_36 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_44, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_36"/></StgValue>
</operation>

<operation id="897" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:295 %add_ln1192_37 = add i40 %shl_ln728_36, i40 %mul_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln1192_37"/></StgValue>
</operation>

<operation id="898" st_id="57" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="8" op_0_bw="5">
<![CDATA[
.split34:297 %layer2_weights_V_38_load = load i5 %layer2_weights_V_38_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_38_load"/></StgValue>
</operation>

<operation id="899" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="40" op_0_bw="8">
<![CDATA[
.split34:298 %sext_ln1118_42 = sext i8 %layer2_weights_V_38_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_42"/></StgValue>
</operation>

<operation id="900" st_id="57" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:299 %mul_ln703_7 = mul i40 %sext_ln1118_42, i40 %sext_ln1116_38

]]></Node>
<StgValue><ssdm name="mul_ln703_7"/></StgValue>
</operation>

<operation id="901" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:300 %tmp_45 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_37, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="902" st_id="57" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="7" op_0_bw="5">
<![CDATA[
.split34:304 %layer2_weights_V_39_load = load i5 %layer2_weights_V_39_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_39_load"/></StgValue>
</operation>

<operation id="903" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="39" op_0_bw="7">
<![CDATA[
.split34:305 %sext_ln1118_43 = sext i7 %layer2_weights_V_39_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_43"/></StgValue>
</operation>

<operation id="904" st_id="57" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:306 %mul_ln1118_33 = mul i39 %sext_ln1118_43, i39 %sext_ln1116_39

]]></Node>
<StgValue><ssdm name="mul_ln1118_33"/></StgValue>
</operation>

<operation id="905" st_id="57" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="7" op_0_bw="5">
<![CDATA[
.split34:312 %layer2_weights_V_40_load = load i5 %layer2_weights_V_40_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_40_load"/></StgValue>
</operation>

<operation id="906" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="39" op_0_bw="7">
<![CDATA[
.split34:313 %sext_ln1118_44 = sext i7 %layer2_weights_V_40_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_44"/></StgValue>
</operation>

<operation id="907" st_id="57" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:314 %mul_ln1118_34 = mul i39 %sext_ln1118_44, i39 %sext_ln1116_40

]]></Node>
<StgValue><ssdm name="mul_ln1118_34"/></StgValue>
</operation>

<operation id="908" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:319 %layer2_weights_V_41_addr = getelementptr i7 %layer2_weights_V_41, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_41_addr"/></StgValue>
</operation>

<operation id="909" st_id="57" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="7" op_0_bw="5">
<![CDATA[
.split34:320 %layer2_weights_V_41_load = load i5 %layer2_weights_V_41_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_41_load"/></StgValue>
</operation>

<operation id="910" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:327 %layer2_weights_V_42_addr = getelementptr i7 %layer2_weights_V_42, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_42_addr"/></StgValue>
</operation>

<operation id="911" st_id="57" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="7" op_0_bw="5">
<![CDATA[
.split34:328 %layer2_weights_V_42_load = load i5 %layer2_weights_V_42_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_42_load"/></StgValue>
</operation>

<operation id="912" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:335 %layer2_weights_V_43_addr = getelementptr i7 %layer2_weights_V_43, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_43_addr"/></StgValue>
</operation>

<operation id="913" st_id="57" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="7" op_0_bw="5">
<![CDATA[
.split34:336 %layer2_weights_V_43_load = load i5 %layer2_weights_V_43_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_43_load"/></StgValue>
</operation>

<operation id="914" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:343 %layer2_weights_V_44_addr = getelementptr i7 %layer2_weights_V_44, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_44_addr"/></StgValue>
</operation>

<operation id="915" st_id="57" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="7" op_0_bw="5">
<![CDATA[
.split34:344 %layer2_weights_V_44_load = load i5 %layer2_weights_V_44_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_44_load"/></StgValue>
</operation>

<operation id="916" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:351 %layer2_weights_V_45_addr = getelementptr i8 %layer2_weights_V_45, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_45_addr"/></StgValue>
</operation>

<operation id="917" st_id="57" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="8" op_0_bw="5">
<![CDATA[
.split34:352 %layer2_weights_V_45_load = load i5 %layer2_weights_V_45_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_45_load"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="918" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:301 %shl_ln728_37 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_45, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_37"/></StgValue>
</operation>

<operation id="919" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:302 %add_ln1192_38 = add i40 %shl_ln728_37, i40 %mul_ln703_7

]]></Node>
<StgValue><ssdm name="add_ln1192_38"/></StgValue>
</operation>

<operation id="920" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:307 %tmp_46 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_38, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="921" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:308 %shl_ln728_38 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_46, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_38"/></StgValue>
</operation>

<operation id="922" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="40" op_0_bw="39">
<![CDATA[
.split34:309 %sext_ln703_32 = sext i39 %mul_ln1118_33

]]></Node>
<StgValue><ssdm name="sext_ln703_32"/></StgValue>
</operation>

<operation id="923" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:310 %add_ln1192_39 = add i40 %shl_ln728_38, i40 %sext_ln703_32

]]></Node>
<StgValue><ssdm name="add_ln1192_39"/></StgValue>
</operation>

<operation id="924" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:315 %tmp_47 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_39, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="925" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:316 %shl_ln728_39 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_47, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_39"/></StgValue>
</operation>

<operation id="926" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="40" op_0_bw="39">
<![CDATA[
.split34:317 %sext_ln703_33 = sext i39 %mul_ln1118_34

]]></Node>
<StgValue><ssdm name="sext_ln703_33"/></StgValue>
</operation>

<operation id="927" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:318 %add_ln1192_40 = add i40 %shl_ln728_39, i40 %sext_ln703_33

]]></Node>
<StgValue><ssdm name="add_ln1192_40"/></StgValue>
</operation>

<operation id="928" st_id="58" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="7" op_0_bw="5">
<![CDATA[
.split34:320 %layer2_weights_V_41_load = load i5 %layer2_weights_V_41_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_41_load"/></StgValue>
</operation>

<operation id="929" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="39" op_0_bw="7">
<![CDATA[
.split34:321 %sext_ln1118_45 = sext i7 %layer2_weights_V_41_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_45"/></StgValue>
</operation>

<operation id="930" st_id="58" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:322 %mul_ln1118_35 = mul i39 %sext_ln1118_45, i39 %sext_ln1116_41

]]></Node>
<StgValue><ssdm name="mul_ln1118_35"/></StgValue>
</operation>

<operation id="931" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:323 %tmp_48 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_40, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="932" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:324 %shl_ln728_40 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_48, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_40"/></StgValue>
</operation>

<operation id="933" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="40" op_0_bw="39">
<![CDATA[
.split34:325 %sext_ln703_34 = sext i39 %mul_ln1118_35

]]></Node>
<StgValue><ssdm name="sext_ln703_34"/></StgValue>
</operation>

<operation id="934" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:326 %add_ln1192_41 = add i40 %shl_ln728_40, i40 %sext_ln703_34

]]></Node>
<StgValue><ssdm name="add_ln1192_41"/></StgValue>
</operation>

<operation id="935" st_id="58" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="7" op_0_bw="5">
<![CDATA[
.split34:328 %layer2_weights_V_42_load = load i5 %layer2_weights_V_42_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_42_load"/></StgValue>
</operation>

<operation id="936" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="39" op_0_bw="7">
<![CDATA[
.split34:329 %sext_ln1118_46 = sext i7 %layer2_weights_V_42_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_46"/></StgValue>
</operation>

<operation id="937" st_id="58" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:330 %mul_ln1118_36 = mul i39 %sext_ln1118_46, i39 %sext_ln1116_42

]]></Node>
<StgValue><ssdm name="mul_ln1118_36"/></StgValue>
</operation>

<operation id="938" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:331 %tmp_49 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_41, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="939" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:332 %shl_ln728_41 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_49, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_41"/></StgValue>
</operation>

<operation id="940" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="40" op_0_bw="39">
<![CDATA[
.split34:333 %sext_ln703_35 = sext i39 %mul_ln1118_36

]]></Node>
<StgValue><ssdm name="sext_ln703_35"/></StgValue>
</operation>

<operation id="941" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:334 %add_ln1192_42 = add i40 %shl_ln728_41, i40 %sext_ln703_35

]]></Node>
<StgValue><ssdm name="add_ln1192_42"/></StgValue>
</operation>

<operation id="942" st_id="58" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="7" op_0_bw="5">
<![CDATA[
.split34:336 %layer2_weights_V_43_load = load i5 %layer2_weights_V_43_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_43_load"/></StgValue>
</operation>

<operation id="943" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="39" op_0_bw="7">
<![CDATA[
.split34:337 %sext_ln1118_47 = sext i7 %layer2_weights_V_43_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_47"/></StgValue>
</operation>

<operation id="944" st_id="58" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:338 %mul_ln1118_37 = mul i39 %sext_ln1118_47, i39 %sext_ln1116_43

]]></Node>
<StgValue><ssdm name="mul_ln1118_37"/></StgValue>
</operation>

<operation id="945" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:339 %tmp_50 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_42, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="946" st_id="58" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="7" op_0_bw="5">
<![CDATA[
.split34:344 %layer2_weights_V_44_load = load i5 %layer2_weights_V_44_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_44_load"/></StgValue>
</operation>

<operation id="947" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="39" op_0_bw="7">
<![CDATA[
.split34:345 %sext_ln1118_48 = sext i7 %layer2_weights_V_44_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_48"/></StgValue>
</operation>

<operation id="948" st_id="58" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:346 %mul_ln1118_38 = mul i39 %sext_ln1118_48, i39 %sext_ln1116_44

]]></Node>
<StgValue><ssdm name="mul_ln1118_38"/></StgValue>
</operation>

<operation id="949" st_id="58" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="8" op_0_bw="5">
<![CDATA[
.split34:352 %layer2_weights_V_45_load = load i5 %layer2_weights_V_45_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_45_load"/></StgValue>
</operation>

<operation id="950" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="40" op_0_bw="8">
<![CDATA[
.split34:353 %sext_ln1118_49 = sext i8 %layer2_weights_V_45_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_49"/></StgValue>
</operation>

<operation id="951" st_id="58" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:354 %mul_ln703_8 = mul i40 %sext_ln1118_49, i40 %sext_ln1116_45

]]></Node>
<StgValue><ssdm name="mul_ln703_8"/></StgValue>
</operation>

<operation id="952" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:358 %layer2_weights_V_46_addr = getelementptr i7 %layer2_weights_V_46, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_46_addr"/></StgValue>
</operation>

<operation id="953" st_id="58" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="7" op_0_bw="5">
<![CDATA[
.split34:359 %layer2_weights_V_46_load = load i5 %layer2_weights_V_46_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_46_load"/></StgValue>
</operation>

<operation id="954" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:366 %layer2_weights_V_47_addr = getelementptr i7 %layer2_weights_V_47, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_47_addr"/></StgValue>
</operation>

<operation id="955" st_id="58" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="7" op_0_bw="5">
<![CDATA[
.split34:367 %layer2_weights_V_47_load = load i5 %layer2_weights_V_47_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_47_load"/></StgValue>
</operation>

<operation id="956" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:374 %layer2_weights_V_48_addr = getelementptr i7 %layer2_weights_V_48, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_48_addr"/></StgValue>
</operation>

<operation id="957" st_id="58" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="7" op_0_bw="5">
<![CDATA[
.split34:375 %layer2_weights_V_48_load = load i5 %layer2_weights_V_48_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_48_load"/></StgValue>
</operation>

<operation id="958" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:382 %layer2_weights_V_49_addr = getelementptr i7 %layer2_weights_V_49, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_49_addr"/></StgValue>
</operation>

<operation id="959" st_id="58" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="7" op_0_bw="5">
<![CDATA[
.split34:383 %layer2_weights_V_49_load = load i5 %layer2_weights_V_49_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_49_load"/></StgValue>
</operation>

<operation id="960" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:390 %layer2_weights_V_50_addr = getelementptr i7 %layer2_weights_V_50, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_50_addr"/></StgValue>
</operation>

<operation id="961" st_id="58" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="7" op_0_bw="5">
<![CDATA[
.split34:391 %layer2_weights_V_50_load = load i5 %layer2_weights_V_50_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_50_load"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="962" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:340 %shl_ln728_42 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_50, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_42"/></StgValue>
</operation>

<operation id="963" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="40" op_0_bw="39">
<![CDATA[
.split34:341 %sext_ln703_36 = sext i39 %mul_ln1118_37

]]></Node>
<StgValue><ssdm name="sext_ln703_36"/></StgValue>
</operation>

<operation id="964" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:342 %add_ln1192_43 = add i40 %shl_ln728_42, i40 %sext_ln703_36

]]></Node>
<StgValue><ssdm name="add_ln1192_43"/></StgValue>
</operation>

<operation id="965" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:347 %tmp_51 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_43, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="966" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:348 %shl_ln728_43 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_51, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_43"/></StgValue>
</operation>

<operation id="967" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="40" op_0_bw="39">
<![CDATA[
.split34:349 %sext_ln703_37 = sext i39 %mul_ln1118_38

]]></Node>
<StgValue><ssdm name="sext_ln703_37"/></StgValue>
</operation>

<operation id="968" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:350 %add_ln1192_44 = add i40 %shl_ln728_43, i40 %sext_ln703_37

]]></Node>
<StgValue><ssdm name="add_ln1192_44"/></StgValue>
</operation>

<operation id="969" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:355 %tmp_52 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_44, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="970" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:356 %shl_ln728_44 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_52, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_44"/></StgValue>
</operation>

<operation id="971" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:357 %add_ln1192_45 = add i40 %shl_ln728_44, i40 %mul_ln703_8

]]></Node>
<StgValue><ssdm name="add_ln1192_45"/></StgValue>
</operation>

<operation id="972" st_id="59" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="7" op_0_bw="5">
<![CDATA[
.split34:359 %layer2_weights_V_46_load = load i5 %layer2_weights_V_46_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_46_load"/></StgValue>
</operation>

<operation id="973" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="39" op_0_bw="7">
<![CDATA[
.split34:360 %sext_ln1118_50 = sext i7 %layer2_weights_V_46_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_50"/></StgValue>
</operation>

<operation id="974" st_id="59" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:361 %mul_ln1118_39 = mul i39 %sext_ln1118_50, i39 %sext_ln1116_46

]]></Node>
<StgValue><ssdm name="mul_ln1118_39"/></StgValue>
</operation>

<operation id="975" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:362 %tmp_53 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_45, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="976" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:363 %shl_ln728_45 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_53, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_45"/></StgValue>
</operation>

<operation id="977" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="40" op_0_bw="39">
<![CDATA[
.split34:364 %sext_ln703_38 = sext i39 %mul_ln1118_39

]]></Node>
<StgValue><ssdm name="sext_ln703_38"/></StgValue>
</operation>

<operation id="978" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:365 %add_ln1192_46 = add i40 %shl_ln728_45, i40 %sext_ln703_38

]]></Node>
<StgValue><ssdm name="add_ln1192_46"/></StgValue>
</operation>

<operation id="979" st_id="59" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="7" op_0_bw="5">
<![CDATA[
.split34:367 %layer2_weights_V_47_load = load i5 %layer2_weights_V_47_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_47_load"/></StgValue>
</operation>

<operation id="980" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="39" op_0_bw="7">
<![CDATA[
.split34:368 %sext_ln1118_51 = sext i7 %layer2_weights_V_47_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_51"/></StgValue>
</operation>

<operation id="981" st_id="59" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:369 %mul_ln1118_40 = mul i39 %sext_ln1118_51, i39 %sext_ln1116_47

]]></Node>
<StgValue><ssdm name="mul_ln1118_40"/></StgValue>
</operation>

<operation id="982" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:370 %tmp_54 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_46, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="983" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:371 %shl_ln728_46 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_54, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_46"/></StgValue>
</operation>

<operation id="984" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="40" op_0_bw="39">
<![CDATA[
.split34:372 %sext_ln703_39 = sext i39 %mul_ln1118_40

]]></Node>
<StgValue><ssdm name="sext_ln703_39"/></StgValue>
</operation>

<operation id="985" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:373 %add_ln1192_47 = add i40 %shl_ln728_46, i40 %sext_ln703_39

]]></Node>
<StgValue><ssdm name="add_ln1192_47"/></StgValue>
</operation>

<operation id="986" st_id="59" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="7" op_0_bw="5">
<![CDATA[
.split34:375 %layer2_weights_V_48_load = load i5 %layer2_weights_V_48_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_48_load"/></StgValue>
</operation>

<operation id="987" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="39" op_0_bw="7">
<![CDATA[
.split34:376 %sext_ln1118_52 = sext i7 %layer2_weights_V_48_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_52"/></StgValue>
</operation>

<operation id="988" st_id="59" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:377 %mul_ln1118_41 = mul i39 %sext_ln1118_52, i39 %sext_ln1116_48

]]></Node>
<StgValue><ssdm name="mul_ln1118_41"/></StgValue>
</operation>

<operation id="989" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:378 %tmp_55 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_47, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="990" st_id="59" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="7" op_0_bw="5">
<![CDATA[
.split34:383 %layer2_weights_V_49_load = load i5 %layer2_weights_V_49_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_49_load"/></StgValue>
</operation>

<operation id="991" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="39" op_0_bw="7">
<![CDATA[
.split34:384 %sext_ln1118_53 = sext i7 %layer2_weights_V_49_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_53"/></StgValue>
</operation>

<operation id="992" st_id="59" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:385 %mul_ln1118_42 = mul i39 %sext_ln1118_53, i39 %sext_ln1116_49

]]></Node>
<StgValue><ssdm name="mul_ln1118_42"/></StgValue>
</operation>

<operation id="993" st_id="59" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="7" op_0_bw="5">
<![CDATA[
.split34:391 %layer2_weights_V_50_load = load i5 %layer2_weights_V_50_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_50_load"/></StgValue>
</operation>

<operation id="994" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="39" op_0_bw="7">
<![CDATA[
.split34:392 %sext_ln1118_54 = sext i7 %layer2_weights_V_50_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_54"/></StgValue>
</operation>

<operation id="995" st_id="59" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:393 %mul_ln1118_43 = mul i39 %sext_ln1118_54, i39 %sext_ln1116_50

]]></Node>
<StgValue><ssdm name="mul_ln1118_43"/></StgValue>
</operation>

<operation id="996" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:398 %layer2_weights_V_51_addr = getelementptr i7 %layer2_weights_V_51, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_51_addr"/></StgValue>
</operation>

<operation id="997" st_id="59" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="7" op_0_bw="5">
<![CDATA[
.split34:399 %layer2_weights_V_51_load = load i5 %layer2_weights_V_51_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_51_load"/></StgValue>
</operation>

<operation id="998" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:406 %layer2_weights_V_52_addr = getelementptr i7 %layer2_weights_V_52, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_52_addr"/></StgValue>
</operation>

<operation id="999" st_id="59" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="7" op_0_bw="5">
<![CDATA[
.split34:407 %layer2_weights_V_52_load = load i5 %layer2_weights_V_52_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_52_load"/></StgValue>
</operation>

<operation id="1000" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:414 %layer2_weights_V_53_addr = getelementptr i7 %layer2_weights_V_53, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_53_addr"/></StgValue>
</operation>

<operation id="1001" st_id="59" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="7" op_0_bw="5">
<![CDATA[
.split34:415 %layer2_weights_V_53_load = load i5 %layer2_weights_V_53_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_53_load"/></StgValue>
</operation>

<operation id="1002" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:422 %layer2_weights_V_54_addr = getelementptr i7 %layer2_weights_V_54, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_54_addr"/></StgValue>
</operation>

<operation id="1003" st_id="59" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="7" op_0_bw="5">
<![CDATA[
.split34:423 %layer2_weights_V_54_load = load i5 %layer2_weights_V_54_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_54_load"/></StgValue>
</operation>

<operation id="1004" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:430 %layer2_weights_V_55_addr = getelementptr i7 %layer2_weights_V_55, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_55_addr"/></StgValue>
</operation>

<operation id="1005" st_id="59" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="7" op_0_bw="5">
<![CDATA[
.split34:431 %layer2_weights_V_55_load = load i5 %layer2_weights_V_55_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_55_load"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1006" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:379 %shl_ln728_47 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_55, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_47"/></StgValue>
</operation>

<operation id="1007" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="40" op_0_bw="39">
<![CDATA[
.split34:380 %sext_ln703_40 = sext i39 %mul_ln1118_41

]]></Node>
<StgValue><ssdm name="sext_ln703_40"/></StgValue>
</operation>

<operation id="1008" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:381 %add_ln1192_48 = add i40 %shl_ln728_47, i40 %sext_ln703_40

]]></Node>
<StgValue><ssdm name="add_ln1192_48"/></StgValue>
</operation>

<operation id="1009" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:386 %tmp_56 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_48, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1010" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:387 %shl_ln728_48 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_56, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_48"/></StgValue>
</operation>

<operation id="1011" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="40" op_0_bw="39">
<![CDATA[
.split34:388 %sext_ln703_41 = sext i39 %mul_ln1118_42

]]></Node>
<StgValue><ssdm name="sext_ln703_41"/></StgValue>
</operation>

<operation id="1012" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:389 %add_ln1192_49 = add i40 %shl_ln728_48, i40 %sext_ln703_41

]]></Node>
<StgValue><ssdm name="add_ln1192_49"/></StgValue>
</operation>

<operation id="1013" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:394 %tmp_57 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_49, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1014" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:395 %shl_ln728_49 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_57, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_49"/></StgValue>
</operation>

<operation id="1015" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="40" op_0_bw="39">
<![CDATA[
.split34:396 %sext_ln703_42 = sext i39 %mul_ln1118_43

]]></Node>
<StgValue><ssdm name="sext_ln703_42"/></StgValue>
</operation>

<operation id="1016" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:397 %add_ln1192_50 = add i40 %shl_ln728_49, i40 %sext_ln703_42

]]></Node>
<StgValue><ssdm name="add_ln1192_50"/></StgValue>
</operation>

<operation id="1017" st_id="60" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="7" op_0_bw="5">
<![CDATA[
.split34:399 %layer2_weights_V_51_load = load i5 %layer2_weights_V_51_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_51_load"/></StgValue>
</operation>

<operation id="1018" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="39" op_0_bw="7">
<![CDATA[
.split34:400 %sext_ln1118_55 = sext i7 %layer2_weights_V_51_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_55"/></StgValue>
</operation>

<operation id="1019" st_id="60" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:401 %mul_ln1118_44 = mul i39 %sext_ln1118_55, i39 %sext_ln1116_51

]]></Node>
<StgValue><ssdm name="mul_ln1118_44"/></StgValue>
</operation>

<operation id="1020" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:402 %tmp_58 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_50, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1021" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:403 %shl_ln728_50 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_58, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_50"/></StgValue>
</operation>

<operation id="1022" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="40" op_0_bw="39">
<![CDATA[
.split34:404 %sext_ln703_43 = sext i39 %mul_ln1118_44

]]></Node>
<StgValue><ssdm name="sext_ln703_43"/></StgValue>
</operation>

<operation id="1023" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:405 %add_ln1192_51 = add i40 %shl_ln728_50, i40 %sext_ln703_43

]]></Node>
<StgValue><ssdm name="add_ln1192_51"/></StgValue>
</operation>

<operation id="1024" st_id="60" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="7" op_0_bw="5">
<![CDATA[
.split34:407 %layer2_weights_V_52_load = load i5 %layer2_weights_V_52_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_52_load"/></StgValue>
</operation>

<operation id="1025" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="39" op_0_bw="7">
<![CDATA[
.split34:408 %sext_ln1118_56 = sext i7 %layer2_weights_V_52_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_56"/></StgValue>
</operation>

<operation id="1026" st_id="60" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:409 %mul_ln1118_45 = mul i39 %sext_ln1118_56, i39 %sext_ln1116_52

]]></Node>
<StgValue><ssdm name="mul_ln1118_45"/></StgValue>
</operation>

<operation id="1027" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:410 %tmp_59 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_51, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1028" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:411 %shl_ln728_51 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_59, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_51"/></StgValue>
</operation>

<operation id="1029" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="40" op_0_bw="39">
<![CDATA[
.split34:412 %sext_ln703_44 = sext i39 %mul_ln1118_45

]]></Node>
<StgValue><ssdm name="sext_ln703_44"/></StgValue>
</operation>

<operation id="1030" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:413 %add_ln1192_52 = add i40 %shl_ln728_51, i40 %sext_ln703_44

]]></Node>
<StgValue><ssdm name="add_ln1192_52"/></StgValue>
</operation>

<operation id="1031" st_id="60" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="7" op_0_bw="5">
<![CDATA[
.split34:415 %layer2_weights_V_53_load = load i5 %layer2_weights_V_53_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_53_load"/></StgValue>
</operation>

<operation id="1032" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="39" op_0_bw="7">
<![CDATA[
.split34:416 %sext_ln1118_57 = sext i7 %layer2_weights_V_53_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_57"/></StgValue>
</operation>

<operation id="1033" st_id="60" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:417 %mul_ln1118_46 = mul i39 %sext_ln1118_57, i39 %sext_ln1116_53

]]></Node>
<StgValue><ssdm name="mul_ln1118_46"/></StgValue>
</operation>

<operation id="1034" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:418 %tmp_60 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_52, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1035" st_id="60" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="7" op_0_bw="5">
<![CDATA[
.split34:423 %layer2_weights_V_54_load = load i5 %layer2_weights_V_54_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_54_load"/></StgValue>
</operation>

<operation id="1036" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="39" op_0_bw="7">
<![CDATA[
.split34:424 %sext_ln1118_58 = sext i7 %layer2_weights_V_54_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_58"/></StgValue>
</operation>

<operation id="1037" st_id="60" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:425 %mul_ln1118_47 = mul i39 %sext_ln1118_58, i39 %sext_ln1116_54

]]></Node>
<StgValue><ssdm name="mul_ln1118_47"/></StgValue>
</operation>

<operation id="1038" st_id="60" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="7" op_0_bw="5">
<![CDATA[
.split34:431 %layer2_weights_V_55_load = load i5 %layer2_weights_V_55_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_55_load"/></StgValue>
</operation>

<operation id="1039" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="39" op_0_bw="7">
<![CDATA[
.split34:432 %sext_ln1118_59 = sext i7 %layer2_weights_V_55_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_59"/></StgValue>
</operation>

<operation id="1040" st_id="60" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:433 %mul_ln1118_48 = mul i39 %sext_ln1118_59, i39 %sext_ln1116_55

]]></Node>
<StgValue><ssdm name="mul_ln1118_48"/></StgValue>
</operation>

<operation id="1041" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:438 %layer2_weights_V_56_addr = getelementptr i7 %layer2_weights_V_56, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_56_addr"/></StgValue>
</operation>

<operation id="1042" st_id="60" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="7" op_0_bw="5">
<![CDATA[
.split34:439 %layer2_weights_V_56_load = load i5 %layer2_weights_V_56_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_56_load"/></StgValue>
</operation>

<operation id="1043" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:446 %layer2_weights_V_57_addr = getelementptr i7 %layer2_weights_V_57, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_57_addr"/></StgValue>
</operation>

<operation id="1044" st_id="60" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="7" op_0_bw="5">
<![CDATA[
.split34:447 %layer2_weights_V_57_load = load i5 %layer2_weights_V_57_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_57_load"/></StgValue>
</operation>

<operation id="1045" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:454 %layer2_weights_V_58_addr = getelementptr i7 %layer2_weights_V_58, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_58_addr"/></StgValue>
</operation>

<operation id="1046" st_id="60" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="7" op_0_bw="5">
<![CDATA[
.split34:455 %layer2_weights_V_58_load = load i5 %layer2_weights_V_58_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_58_load"/></StgValue>
</operation>

<operation id="1047" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:462 %layer2_weights_V_59_addr = getelementptr i7 %layer2_weights_V_59, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_59_addr"/></StgValue>
</operation>

<operation id="1048" st_id="60" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="7" op_0_bw="5">
<![CDATA[
.split34:463 %layer2_weights_V_59_load = load i5 %layer2_weights_V_59_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_59_load"/></StgValue>
</operation>

<operation id="1049" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:470 %layer2_weights_V_60_addr = getelementptr i7 %layer2_weights_V_60, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_60_addr"/></StgValue>
</operation>

<operation id="1050" st_id="60" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="7" op_0_bw="5">
<![CDATA[
.split34:471 %layer2_weights_V_60_load = load i5 %layer2_weights_V_60_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_60_load"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1051" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:419 %shl_ln728_52 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_60, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_52"/></StgValue>
</operation>

<operation id="1052" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="40" op_0_bw="39">
<![CDATA[
.split34:420 %sext_ln703_45 = sext i39 %mul_ln1118_46

]]></Node>
<StgValue><ssdm name="sext_ln703_45"/></StgValue>
</operation>

<operation id="1053" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:421 %add_ln1192_53 = add i40 %shl_ln728_52, i40 %sext_ln703_45

]]></Node>
<StgValue><ssdm name="add_ln1192_53"/></StgValue>
</operation>

<operation id="1054" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:426 %tmp_61 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_53, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1055" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:427 %shl_ln728_53 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_61, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_53"/></StgValue>
</operation>

<operation id="1056" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="40" op_0_bw="39">
<![CDATA[
.split34:428 %sext_ln703_46 = sext i39 %mul_ln1118_47

]]></Node>
<StgValue><ssdm name="sext_ln703_46"/></StgValue>
</operation>

<operation id="1057" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:429 %add_ln1192_54 = add i40 %shl_ln728_53, i40 %sext_ln703_46

]]></Node>
<StgValue><ssdm name="add_ln1192_54"/></StgValue>
</operation>

<operation id="1058" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:434 %tmp_62 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_54, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1059" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:435 %shl_ln728_54 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_62, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_54"/></StgValue>
</operation>

<operation id="1060" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="40" op_0_bw="39">
<![CDATA[
.split34:436 %sext_ln703_47 = sext i39 %mul_ln1118_48

]]></Node>
<StgValue><ssdm name="sext_ln703_47"/></StgValue>
</operation>

<operation id="1061" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:437 %add_ln1192_55 = add i40 %shl_ln728_54, i40 %sext_ln703_47

]]></Node>
<StgValue><ssdm name="add_ln1192_55"/></StgValue>
</operation>

<operation id="1062" st_id="61" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="7" op_0_bw="5">
<![CDATA[
.split34:439 %layer2_weights_V_56_load = load i5 %layer2_weights_V_56_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_56_load"/></StgValue>
</operation>

<operation id="1063" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="39" op_0_bw="7">
<![CDATA[
.split34:440 %sext_ln1118_60 = sext i7 %layer2_weights_V_56_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_60"/></StgValue>
</operation>

<operation id="1064" st_id="61" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:441 %mul_ln1118_49 = mul i39 %sext_ln1118_60, i39 %sext_ln1116_56

]]></Node>
<StgValue><ssdm name="mul_ln1118_49"/></StgValue>
</operation>

<operation id="1065" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:442 %tmp_63 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_55, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1066" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:443 %shl_ln728_55 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_63, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_55"/></StgValue>
</operation>

<operation id="1067" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="40" op_0_bw="39">
<![CDATA[
.split34:444 %sext_ln703_48 = sext i39 %mul_ln1118_49

]]></Node>
<StgValue><ssdm name="sext_ln703_48"/></StgValue>
</operation>

<operation id="1068" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:445 %add_ln1192_56 = add i40 %shl_ln728_55, i40 %sext_ln703_48

]]></Node>
<StgValue><ssdm name="add_ln1192_56"/></StgValue>
</operation>

<operation id="1069" st_id="61" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="7" op_0_bw="5">
<![CDATA[
.split34:447 %layer2_weights_V_57_load = load i5 %layer2_weights_V_57_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_57_load"/></StgValue>
</operation>

<operation id="1070" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="39" op_0_bw="7">
<![CDATA[
.split34:448 %sext_ln1118_61 = sext i7 %layer2_weights_V_57_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_61"/></StgValue>
</operation>

<operation id="1071" st_id="61" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:449 %mul_ln1118_50 = mul i39 %sext_ln1118_61, i39 %sext_ln1116_57

]]></Node>
<StgValue><ssdm name="mul_ln1118_50"/></StgValue>
</operation>

<operation id="1072" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:450 %tmp_64 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_56, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1073" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:451 %shl_ln728_56 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_64, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_56"/></StgValue>
</operation>

<operation id="1074" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="40" op_0_bw="39">
<![CDATA[
.split34:452 %sext_ln703_49 = sext i39 %mul_ln1118_50

]]></Node>
<StgValue><ssdm name="sext_ln703_49"/></StgValue>
</operation>

<operation id="1075" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:453 %add_ln1192_57 = add i40 %shl_ln728_56, i40 %sext_ln703_49

]]></Node>
<StgValue><ssdm name="add_ln1192_57"/></StgValue>
</operation>

<operation id="1076" st_id="61" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="7" op_0_bw="5">
<![CDATA[
.split34:455 %layer2_weights_V_58_load = load i5 %layer2_weights_V_58_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_58_load"/></StgValue>
</operation>

<operation id="1077" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="39" op_0_bw="7">
<![CDATA[
.split34:456 %sext_ln1118_62 = sext i7 %layer2_weights_V_58_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_62"/></StgValue>
</operation>

<operation id="1078" st_id="61" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:457 %mul_ln1118_51 = mul i39 %sext_ln1118_62, i39 %sext_ln1116_58

]]></Node>
<StgValue><ssdm name="mul_ln1118_51"/></StgValue>
</operation>

<operation id="1079" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:458 %tmp_65 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_57, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1080" st_id="61" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="7" op_0_bw="5">
<![CDATA[
.split34:463 %layer2_weights_V_59_load = load i5 %layer2_weights_V_59_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_59_load"/></StgValue>
</operation>

<operation id="1081" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="39" op_0_bw="7">
<![CDATA[
.split34:464 %sext_ln1118_63 = sext i7 %layer2_weights_V_59_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_63"/></StgValue>
</operation>

<operation id="1082" st_id="61" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:465 %mul_ln1118_52 = mul i39 %sext_ln1118_63, i39 %sext_ln1116_59

]]></Node>
<StgValue><ssdm name="mul_ln1118_52"/></StgValue>
</operation>

<operation id="1083" st_id="61" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="7" op_0_bw="5">
<![CDATA[
.split34:471 %layer2_weights_V_60_load = load i5 %layer2_weights_V_60_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_60_load"/></StgValue>
</operation>

<operation id="1084" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="39" op_0_bw="7">
<![CDATA[
.split34:472 %sext_ln1118_64 = sext i7 %layer2_weights_V_60_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_64"/></StgValue>
</operation>

<operation id="1085" st_id="61" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:473 %mul_ln1118_53 = mul i39 %sext_ln1118_64, i39 %sext_ln1116_60

]]></Node>
<StgValue><ssdm name="mul_ln1118_53"/></StgValue>
</operation>

<operation id="1086" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:478 %layer2_weights_V_61_addr = getelementptr i7 %layer2_weights_V_61, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_61_addr"/></StgValue>
</operation>

<operation id="1087" st_id="61" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="7" op_0_bw="5">
<![CDATA[
.split34:479 %layer2_weights_V_61_load = load i5 %layer2_weights_V_61_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_61_load"/></StgValue>
</operation>

<operation id="1088" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:486 %layer2_weights_V_62_addr = getelementptr i7 %layer2_weights_V_62, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_62_addr"/></StgValue>
</operation>

<operation id="1089" st_id="61" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="7" op_0_bw="5">
<![CDATA[
.split34:487 %layer2_weights_V_62_load = load i5 %layer2_weights_V_62_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_62_load"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1090" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:459 %shl_ln728_57 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_65, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_57"/></StgValue>
</operation>

<operation id="1091" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="40" op_0_bw="39">
<![CDATA[
.split34:460 %sext_ln703_50 = sext i39 %mul_ln1118_51

]]></Node>
<StgValue><ssdm name="sext_ln703_50"/></StgValue>
</operation>

<operation id="1092" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:461 %add_ln1192_58 = add i40 %shl_ln728_57, i40 %sext_ln703_50

]]></Node>
<StgValue><ssdm name="add_ln1192_58"/></StgValue>
</operation>

<operation id="1093" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:466 %tmp_66 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_58, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1094" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:467 %shl_ln728_58 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_66, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_58"/></StgValue>
</operation>

<operation id="1095" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="40" op_0_bw="39">
<![CDATA[
.split34:468 %sext_ln703_51 = sext i39 %mul_ln1118_52

]]></Node>
<StgValue><ssdm name="sext_ln703_51"/></StgValue>
</operation>

<operation id="1096" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:469 %add_ln1192_59 = add i40 %shl_ln728_58, i40 %sext_ln703_51

]]></Node>
<StgValue><ssdm name="add_ln1192_59"/></StgValue>
</operation>

<operation id="1097" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:474 %tmp_67 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_59, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1098" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:475 %shl_ln728_59 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_67, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_59"/></StgValue>
</operation>

<operation id="1099" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="40" op_0_bw="39">
<![CDATA[
.split34:476 %sext_ln703_52 = sext i39 %mul_ln1118_53

]]></Node>
<StgValue><ssdm name="sext_ln703_52"/></StgValue>
</operation>

<operation id="1100" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:477 %add_ln1192_60 = add i40 %shl_ln728_59, i40 %sext_ln703_52

]]></Node>
<StgValue><ssdm name="add_ln1192_60"/></StgValue>
</operation>

<operation id="1101" st_id="62" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="7" op_0_bw="5">
<![CDATA[
.split34:479 %layer2_weights_V_61_load = load i5 %layer2_weights_V_61_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_61_load"/></StgValue>
</operation>

<operation id="1102" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="39" op_0_bw="7">
<![CDATA[
.split34:480 %sext_ln1118_65 = sext i7 %layer2_weights_V_61_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_65"/></StgValue>
</operation>

<operation id="1103" st_id="62" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:481 %mul_ln1118_54 = mul i39 %sext_ln1118_65, i39 %sext_ln1116_61

]]></Node>
<StgValue><ssdm name="mul_ln1118_54"/></StgValue>
</operation>

<operation id="1104" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:482 %tmp_68 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_60, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1105" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:483 %shl_ln728_60 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_68, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_60"/></StgValue>
</operation>

<operation id="1106" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="40" op_0_bw="39">
<![CDATA[
.split34:484 %sext_ln703_53 = sext i39 %mul_ln1118_54

]]></Node>
<StgValue><ssdm name="sext_ln703_53"/></StgValue>
</operation>

<operation id="1107" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:485 %add_ln1192_61 = add i40 %shl_ln728_60, i40 %sext_ln703_53

]]></Node>
<StgValue><ssdm name="add_ln1192_61"/></StgValue>
</operation>

<operation id="1108" st_id="62" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="7" op_0_bw="5">
<![CDATA[
.split34:487 %layer2_weights_V_62_load = load i5 %layer2_weights_V_62_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_62_load"/></StgValue>
</operation>

<operation id="1109" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="39" op_0_bw="7">
<![CDATA[
.split34:488 %sext_ln1118_66 = sext i7 %layer2_weights_V_62_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_66"/></StgValue>
</operation>

<operation id="1110" st_id="62" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:489 %mul_ln1118_55 = mul i39 %sext_ln1118_66, i39 %sext_ln1116_62

]]></Node>
<StgValue><ssdm name="mul_ln1118_55"/></StgValue>
</operation>

<operation id="1111" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:490 %tmp_69 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_61, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1112" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:491 %shl_ln728_61 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_69, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_61"/></StgValue>
</operation>

<operation id="1113" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="40" op_0_bw="39">
<![CDATA[
.split34:492 %sext_ln703_54 = sext i39 %mul_ln1118_55

]]></Node>
<StgValue><ssdm name="sext_ln703_54"/></StgValue>
</operation>

<operation id="1114" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:493 %add_ln1192_62 = add i40 %shl_ln728_61, i40 %sext_ln703_54

]]></Node>
<StgValue><ssdm name="add_ln1192_62"/></StgValue>
</operation>

<operation id="1115" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="5" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:494 %layer2_weights_V_63_addr = getelementptr i7 %layer2_weights_V_63, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_63_addr"/></StgValue>
</operation>

<operation id="1116" st_id="62" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="7" op_0_bw="5">
<![CDATA[
.split34:495 %layer2_weights_V_63_load = load i5 %layer2_weights_V_63_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_63_load"/></StgValue>
</operation>

<operation id="1117" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:498 %tmp_70 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_62, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1118" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split34:1 %specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln40"/></StgValue>
</operation>

<operation id="1119" st_id="63" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="7" op_0_bw="5">
<![CDATA[
.split34:495 %layer2_weights_V_63_load = load i5 %layer2_weights_V_63_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_63_load"/></StgValue>
</operation>

<operation id="1120" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="39" op_0_bw="7">
<![CDATA[
.split34:496 %sext_ln1118_67 = sext i7 %layer2_weights_V_63_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_67"/></StgValue>
</operation>

<operation id="1121" st_id="63" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split34:497 %mul_ln1118_56 = mul i39 %sext_ln1118_67, i39 %temp_output_0_V_load_63_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_56"/></StgValue>
</operation>

<operation id="1122" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:499 %shl_ln728_62 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_70, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_62"/></StgValue>
</operation>

<operation id="1123" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="40" op_0_bw="39">
<![CDATA[
.split34:500 %sext_ln703_55 = sext i39 %mul_ln1118_56

]]></Node>
<StgValue><ssdm name="sext_ln703_55"/></StgValue>
</operation>

<operation id="1124" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:501 %add_ln1192_63 = add i40 %shl_ln728_62, i40 %sext_ln703_55

]]></Node>
<StgValue><ssdm name="add_ln1192_63"/></StgValue>
</operation>

<operation id="1125" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:502 %trunc_ln708_2 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_63, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="1126" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:503 %temp_output2_0_V_addr_1 = getelementptr i32 %temp_output2_0_V, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_1"/></StgValue>
</operation>

<operation id="1127" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.split34:504 %store_ln48 = store i32 %trunc_ln708_2, i5 %temp_output2_0_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="1128" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="0">
<![CDATA[
.split34:505 %br_ln0 = br void %_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1129" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="0">
<![CDATA[
_Z11hwmm_layer2PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_KS2_PA32_S2_.exit.preheader:0 %br_ln0 = br void %_Z11hwmm_layer2PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_KS2_PA32_S2_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1130" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
_Z11hwmm_layer2PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_KS2_PA32_S2_.exit:0 %i_2 = phi i6 %add_ln92, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i145.thread, i6 0, void %_Z11hwmm_layer2PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_KS2_PA32_S2_.exit.preheader

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="1131" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z11hwmm_layer2PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_KS2_PA32_S2_.exit:1 %add_ln92 = add i6 %i_2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="1132" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z11hwmm_layer2PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_KS2_PA32_S2_.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1133" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z11hwmm_layer2PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_KS2_PA32_S2_.exit:3 %icmp_ln92 = icmp_eq  i6 %i_2, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="1134" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z11hwmm_layer2PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_KS2_PA32_S2_.exit:4 %empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="1135" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z11hwmm_layer2PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_KS2_PA32_S2_.exit:5 %br_ln92 = br i1 %icmp_ln92, void %.split31, void %_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="1136" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="64" op_0_bw="6">
<![CDATA[
.split31:0 %i_2_cast = zext i6 %i_2

]]></Node>
<StgValue><ssdm name="i_2_cast"/></StgValue>
</operation>

<operation id="1137" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split31:2 %temp_output2_0_V_addr_2 = getelementptr i32 %temp_output2_0_V, i64 0, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_2"/></StgValue>
</operation>

<operation id="1138" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="5">
<![CDATA[
.split31:3 %p_Val2_4 = load i5 %temp_output2_0_V_addr_2

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="1139" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i145.thread:0 %br_ln0 = br void %_Z11hwmm_layer2PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_KS2_PA32_S2_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1140" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split31:1 %specloopname_ln92 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln92"/></StgValue>
</operation>

<operation id="1141" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="5">
<![CDATA[
.split31:3 %p_Val2_4 = load i5 %temp_output2_0_V_addr_2

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="1142" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split31:4 %icmp_ln885_1 = icmp_eq  i32 %p_Val2_4, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln885_1"/></StgValue>
</operation>

<operation id="1143" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split31:5 %br_ln885 = br i1 %icmp_ln885_1, void %_ifconv36, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i145.thread

]]></Node>
<StgValue><ssdm name="br_ln885"/></StgValue>
</operation>

<operation id="1144" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv36:0 %p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_4, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="1145" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv36:1 %tmp_V_2 = sub i32 0, i32 %p_Val2_4

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="1146" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv36:2 %tmp_V_5 = select i1 %p_Result_14, i32 %tmp_V_2, i32 %p_Val2_4

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="1147" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv36:3 %p_Result_15 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %tmp_V_5, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="1148" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv36:4 %l_1 = cttz i32 @llvm.cttz.i32, i32 %p_Result_15, i1 1

]]></Node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="1149" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv36:5 %sub_ln894_1 = sub i32 32, i32 %l_1

]]></Node>
<StgValue><ssdm name="sub_ln894_1"/></StgValue>
</operation>

<operation id="1150" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv36:6 %lsb_index_1 = add i32 %sub_ln894_1, i32 4294967243

]]></Node>
<StgValue><ssdm name="lsb_index_1"/></StgValue>
</operation>

<operation id="1151" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv36:7 %tmp_112 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_1, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1152" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv36:8 %icmp_ln896_1 = icmp_sgt  i31 %tmp_112, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln896_1"/></StgValue>
</operation>

<operation id="1153" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="6" op_0_bw="32">
<![CDATA[
_ifconv36:9 %trunc_ln897_1 = trunc i32 %sub_ln894_1

]]></Node>
<StgValue><ssdm name="trunc_ln897_1"/></StgValue>
</operation>

<operation id="1154" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv36:10 %sub_ln897_1 = sub i6 22, i6 %trunc_ln897_1

]]></Node>
<StgValue><ssdm name="sub_ln897_1"/></StgValue>
</operation>

<operation id="1155" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="6">
<![CDATA[
_ifconv36:11 %zext_ln897_1 = zext i6 %sub_ln897_1

]]></Node>
<StgValue><ssdm name="zext_ln897_1"/></StgValue>
</operation>

<operation id="1156" st_id="66" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv36:12 %lshr_ln897_1 = lshr i32 4294967295, i32 %zext_ln897_1

]]></Node>
<StgValue><ssdm name="lshr_ln897_1"/></StgValue>
</operation>

<operation id="1157" st_id="66" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv36:13 %shl_ln899_1 = shl i32 1, i32 %lsb_index_1

]]></Node>
<StgValue><ssdm name="shl_ln899_1"/></StgValue>
</operation>

<operation id="1158" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv36:14 %or_ln899 = or i32 %lshr_ln897_1, i32 %shl_ln899_1

]]></Node>
<StgValue><ssdm name="or_ln899"/></StgValue>
</operation>

<operation id="1159" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv36:15 %and_ln899_2 = and i32 %tmp_V_5, i32 %or_ln899

]]></Node>
<StgValue><ssdm name="and_ln899_2"/></StgValue>
</operation>

<operation id="1160" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv36:16 %icmp_ln899_1 = icmp_ne  i32 %and_ln899_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln899_1"/></StgValue>
</operation>

<operation id="1161" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv36:18 %tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1162" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv36:19 %xor_ln899_1 = xor i1 %tmp_113, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln899_1"/></StgValue>
</operation>

<operation id="1163" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv36:20 %p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_5, i32 %lsb_index_1

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="1164" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv36:21 %icmp_ln908_1 = icmp_sgt  i32 %lsb_index_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln908_1"/></StgValue>
</operation>

<operation id="1165" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv36:22 %select_ln896_1 = select i1 %icmp_ln896_1, i1 %icmp_ln899_1, i1 %p_Result_16

]]></Node>
<StgValue><ssdm name="select_ln896_1"/></StgValue>
</operation>

<operation id="1166" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv36:23 %add_ln908_1 = add i32 %sub_ln894_1, i32 4294967242

]]></Node>
<StgValue><ssdm name="add_ln908_1"/></StgValue>
</operation>

<operation id="1167" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv36:26 %and_ln899_3 = and i1 %p_Result_16, i1 %xor_ln899_1

]]></Node>
<StgValue><ssdm name="and_ln899_3"/></StgValue>
</operation>

<operation id="1168" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv36:27 %sub_ln909_1 = sub i32 54, i32 %sub_ln894_1

]]></Node>
<StgValue><ssdm name="sub_ln909_1"/></StgValue>
</operation>

<operation id="1169" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv36:30 %select_ln908_2 = select i1 %icmp_ln908_1, i1 %select_ln896_1, i1 %and_ln899_3

]]></Node>
<StgValue><ssdm name="select_ln908_2"/></StgValue>
</operation>

<operation id="1170" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="11" op_0_bw="32">
<![CDATA[
_ifconv36:38 %trunc_ln893_1 = trunc i32 %l_1

]]></Node>
<StgValue><ssdm name="trunc_ln893_1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1171" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="32">
<![CDATA[
_ifconv36:17 %zext_ln907_1 = zext i32 %tmp_V_5

]]></Node>
<StgValue><ssdm name="zext_ln907_1"/></StgValue>
</operation>

<operation id="1172" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="icmp_ln908_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="64" op_0_bw="32">
<![CDATA[
_ifconv36:24 %zext_ln908_1 = zext i32 %add_ln908_1

]]></Node>
<StgValue><ssdm name="zext_ln908_1"/></StgValue>
</operation>

<operation id="1173" st_id="67" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="icmp_ln908_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv36:25 %lshr_ln908_1 = lshr i64 %zext_ln907_1, i64 %zext_ln908_1

]]></Node>
<StgValue><ssdm name="lshr_ln908_1"/></StgValue>
</operation>

<operation id="1174" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="icmp_ln908_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="64" op_0_bw="32">
<![CDATA[
_ifconv36:28 %zext_ln909_1 = zext i32 %sub_ln909_1

]]></Node>
<StgValue><ssdm name="zext_ln909_1"/></StgValue>
</operation>

<operation id="1175" st_id="67" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="icmp_ln908_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv36:29 %shl_ln909_1 = shl i64 %zext_ln907_1, i64 %zext_ln909_1

]]></Node>
<StgValue><ssdm name="shl_ln909_1"/></StgValue>
</operation>

<operation id="1176" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv36:31 %m_4 = select i1 %icmp_ln908_1, i64 %lshr_ln908_1, i64 %shl_ln909_1

]]></Node>
<StgValue><ssdm name="m_4"/></StgValue>
</operation>

<operation id="1177" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="64" op_0_bw="1">
<![CDATA[
_ifconv36:32 %zext_ln911_1 = zext i1 %select_ln908_2

]]></Node>
<StgValue><ssdm name="zext_ln911_1"/></StgValue>
</operation>

<operation id="1178" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv36:33 %m_5 = add i64 %m_4, i64 %zext_ln911_1

]]></Node>
<StgValue><ssdm name="m_5"/></StgValue>
</operation>

<operation id="1179" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv36:34 %m = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_5, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="1180" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="64" op_0_bw="63">
<![CDATA[
_ifconv36:35 %zext_ln912_1 = zext i63 %m

]]></Node>
<StgValue><ssdm name="zext_ln912_1"/></StgValue>
</operation>

<operation id="1181" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv36:36 %p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_5, i32 54

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="1182" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv36:37 %select_ln893_1 = select i1 %p_Result_5, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln893_1"/></StgValue>
</operation>

<operation id="1183" st_id="67" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv36:39 %sub_ln915_1 = sub i11 24, i11 %trunc_ln893_1

]]></Node>
<StgValue><ssdm name="sub_ln915_1"/></StgValue>
</operation>

<operation id="1184" st_id="67" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv36:40 %add_ln915_1 = add i11 %sub_ln915_1, i11 %select_ln893_1

]]></Node>
<StgValue><ssdm name="add_ln915_1"/></StgValue>
</operation>

<operation id="1185" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
_ifconv36:41 %tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_14, i11 %add_ln915_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1186" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv36:42 %p_Result_17 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln912_1, i12 %tmp_2, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="1187" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="64" op_0_bw="64">
<![CDATA[
_ifconv36:43 %bitcast_ln734_1 = bitcast i64 %p_Result_17

]]></Node>
<StgValue><ssdm name="bitcast_ln734_1"/></StgValue>
</operation>

<operation id="1188" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv36:44 %trunc_ln1506_1 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_5, i32 1, i32 52

]]></Node>
<StgValue><ssdm name="trunc_ln1506_1"/></StgValue>
</operation>

<operation id="1189" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv36:45 %icmp_ln1506_2 = icmp_ne  i11 %add_ln915_1, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln1506_2"/></StgValue>
</operation>

<operation id="1190" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv36:46 %icmp_ln1506_3 = icmp_eq  i52 %trunc_ln1506_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln1506_3"/></StgValue>
</operation>

<operation id="1191" st_id="67" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv36:48 %tmp_3 = fcmp_olt  i64 %bitcast_ln734_1, i64 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1192" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv36:47 %or_ln1506_1 = or i1 %icmp_ln1506_3, i1 %icmp_ln1506_2

]]></Node>
<StgValue><ssdm name="or_ln1506_1"/></StgValue>
</operation>

<operation id="1193" st_id="68" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv36:48 %tmp_3 = fcmp_olt  i64 %bitcast_ln734_1, i64 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1194" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv36:49 %and_ln1506_1 = and i1 %or_ln1506_1, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln1506_1"/></StgValue>
</operation>

<operation id="1195" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv36:50 %br_ln94 = br i1 %and_ln1506_1, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i145.thread, void

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="1196" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="and_ln1506_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
:0 %store_ln95 = store i32 0, i5 %temp_output2_0_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="1197" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="and_ln1506_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln95 = br void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i145.thread

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1198" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:0 %temp_output2_0_V_load = load i5 %temp_output2_0_V_addr

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load"/></StgValue>
</operation>

<operation id="1199" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:6 %temp_output2_0_V_addr_3 = getelementptr i32 %temp_output2_0_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_3"/></StgValue>
</operation>

<operation id="1200" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:7 %temp_output2_0_V_load_1 = load i5 %temp_output2_0_V_addr_3

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1201" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:0 %temp_output2_0_V_load = load i5 %temp_output2_0_V_addr

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load"/></StgValue>
</operation>

<operation id="1202" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:7 %temp_output2_0_V_load_1 = load i5 %temp_output2_0_V_addr_3

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_1"/></StgValue>
</operation>

<operation id="1203" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:9 %temp_output2_0_V_addr_4 = getelementptr i32 %temp_output2_0_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_4"/></StgValue>
</operation>

<operation id="1204" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:10 %temp_output2_0_V_load_2 = load i5 %temp_output2_0_V_addr_4

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_2"/></StgValue>
</operation>

<operation id="1205" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:12 %temp_output2_0_V_addr_5 = getelementptr i32 %temp_output2_0_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_5"/></StgValue>
</operation>

<operation id="1206" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:13 %temp_output2_0_V_load_3 = load i5 %temp_output2_0_V_addr_5

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_3"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1207" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:10 %temp_output2_0_V_load_2 = load i5 %temp_output2_0_V_addr_4

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_2"/></StgValue>
</operation>

<operation id="1208" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:13 %temp_output2_0_V_load_3 = load i5 %temp_output2_0_V_addr_5

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_3"/></StgValue>
</operation>

<operation id="1209" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:18 %temp_output2_0_V_addr_6 = getelementptr i32 %temp_output2_0_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_6"/></StgValue>
</operation>

<operation id="1210" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:19 %temp_output2_0_V_load_4 = load i5 %temp_output2_0_V_addr_6

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_4"/></StgValue>
</operation>

<operation id="1211" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:25 %temp_output2_0_V_addr_7 = getelementptr i32 %temp_output2_0_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_7"/></StgValue>
</operation>

<operation id="1212" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:26 %temp_output2_0_V_load_5 = load i5 %temp_output2_0_V_addr_7

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_5"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1213" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:19 %temp_output2_0_V_load_4 = load i5 %temp_output2_0_V_addr_6

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_4"/></StgValue>
</operation>

<operation id="1214" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:26 %temp_output2_0_V_load_5 = load i5 %temp_output2_0_V_addr_7

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_5"/></StgValue>
</operation>

<operation id="1215" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:28 %temp_output2_0_V_addr_8 = getelementptr i32 %temp_output2_0_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_8"/></StgValue>
</operation>

<operation id="1216" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:29 %temp_output2_0_V_load_6 = load i5 %temp_output2_0_V_addr_8

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_6"/></StgValue>
</operation>

<operation id="1217" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:31 %temp_output2_0_V_addr_9 = getelementptr i32 %temp_output2_0_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_9"/></StgValue>
</operation>

<operation id="1218" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:32 %temp_output2_0_V_load_7 = load i5 %temp_output2_0_V_addr_9

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_7"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1219" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:29 %temp_output2_0_V_load_6 = load i5 %temp_output2_0_V_addr_8

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_6"/></StgValue>
</operation>

<operation id="1220" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:32 %temp_output2_0_V_load_7 = load i5 %temp_output2_0_V_addr_9

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_7"/></StgValue>
</operation>

<operation id="1221" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:34 %temp_output2_0_V_addr_10 = getelementptr i32 %temp_output2_0_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_10"/></StgValue>
</operation>

<operation id="1222" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:35 %temp_output2_0_V_load_8 = load i5 %temp_output2_0_V_addr_10

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_8"/></StgValue>
</operation>

<operation id="1223" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:40 %temp_output2_0_V_addr_11 = getelementptr i32 %temp_output2_0_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_11"/></StgValue>
</operation>

<operation id="1224" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:41 %temp_output2_0_V_load_9 = load i5 %temp_output2_0_V_addr_11

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_9"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1225" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:35 %temp_output2_0_V_load_8 = load i5 %temp_output2_0_V_addr_10

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_8"/></StgValue>
</operation>

<operation id="1226" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:41 %temp_output2_0_V_load_9 = load i5 %temp_output2_0_V_addr_11

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_9"/></StgValue>
</operation>

<operation id="1227" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:43 %temp_output2_0_V_addr_12 = getelementptr i32 %temp_output2_0_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_12"/></StgValue>
</operation>

<operation id="1228" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:44 %temp_output2_0_V_load_10 = load i5 %temp_output2_0_V_addr_12

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_10"/></StgValue>
</operation>

<operation id="1229" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:55 %temp_output2_0_V_addr_13 = getelementptr i32 %temp_output2_0_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_13"/></StgValue>
</operation>

<operation id="1230" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:56 %temp_output2_0_V_load_11 = load i5 %temp_output2_0_V_addr_13

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_11"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1231" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:44 %temp_output2_0_V_load_10 = load i5 %temp_output2_0_V_addr_12

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_10"/></StgValue>
</operation>

<operation id="1232" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:56 %temp_output2_0_V_load_11 = load i5 %temp_output2_0_V_addr_13

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_11"/></StgValue>
</operation>

<operation id="1233" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:58 %temp_output2_0_V_addr_14 = getelementptr i32 %temp_output2_0_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_14"/></StgValue>
</operation>

<operation id="1234" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:59 %temp_output2_0_V_load_12 = load i5 %temp_output2_0_V_addr_14

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_12"/></StgValue>
</operation>

<operation id="1235" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:61 %temp_output2_0_V_addr_15 = getelementptr i32 %temp_output2_0_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_15"/></StgValue>
</operation>

<operation id="1236" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:62 %temp_output2_0_V_load_13 = load i5 %temp_output2_0_V_addr_15

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_13"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1237" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:59 %temp_output2_0_V_load_12 = load i5 %temp_output2_0_V_addr_14

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_12"/></StgValue>
</operation>

<operation id="1238" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:62 %temp_output2_0_V_load_13 = load i5 %temp_output2_0_V_addr_15

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_13"/></StgValue>
</operation>

<operation id="1239" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:64 %temp_output2_0_V_addr_16 = getelementptr i32 %temp_output2_0_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_16"/></StgValue>
</operation>

<operation id="1240" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:65 %temp_output2_0_V_load_14 = load i5 %temp_output2_0_V_addr_16

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_14"/></StgValue>
</operation>

<operation id="1241" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:74 %temp_output2_0_V_addr_17 = getelementptr i32 %temp_output2_0_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_17"/></StgValue>
</operation>

<operation id="1242" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:75 %temp_output2_0_V_load_15 = load i5 %temp_output2_0_V_addr_17

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_15"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1243" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:65 %temp_output2_0_V_load_14 = load i5 %temp_output2_0_V_addr_16

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_14"/></StgValue>
</operation>

<operation id="1244" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:75 %temp_output2_0_V_load_15 = load i5 %temp_output2_0_V_addr_17

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_15"/></StgValue>
</operation>

<operation id="1245" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:81 %temp_output2_0_V_addr_18 = getelementptr i32 %temp_output2_0_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_18"/></StgValue>
</operation>

<operation id="1246" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:82 %temp_output2_0_V_load_16 = load i5 %temp_output2_0_V_addr_18

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_16"/></StgValue>
</operation>

<operation id="1247" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:84 %temp_output2_0_V_addr_19 = getelementptr i32 %temp_output2_0_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_19"/></StgValue>
</operation>

<operation id="1248" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:85 %temp_output2_0_V_load_17 = load i5 %temp_output2_0_V_addr_19

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_17"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1249" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:82 %temp_output2_0_V_load_16 = load i5 %temp_output2_0_V_addr_18

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_16"/></StgValue>
</operation>

<operation id="1250" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:85 %temp_output2_0_V_load_17 = load i5 %temp_output2_0_V_addr_19

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_17"/></StgValue>
</operation>

<operation id="1251" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:87 %temp_output2_0_V_addr_20 = getelementptr i32 %temp_output2_0_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_20"/></StgValue>
</operation>

<operation id="1252" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:88 %temp_output2_0_V_load_18 = load i5 %temp_output2_0_V_addr_20

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_18"/></StgValue>
</operation>

<operation id="1253" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:100 %temp_output2_0_V_addr_21 = getelementptr i32 %temp_output2_0_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_21"/></StgValue>
</operation>

<operation id="1254" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:101 %temp_output2_0_V_load_19 = load i5 %temp_output2_0_V_addr_21

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_19"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1255" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:88 %temp_output2_0_V_load_18 = load i5 %temp_output2_0_V_addr_20

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_18"/></StgValue>
</operation>

<operation id="1256" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:101 %temp_output2_0_V_load_19 = load i5 %temp_output2_0_V_addr_21

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_19"/></StgValue>
</operation>

<operation id="1257" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:103 %temp_output2_0_V_addr_22 = getelementptr i32 %temp_output2_0_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_22"/></StgValue>
</operation>

<operation id="1258" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:104 %temp_output2_0_V_load_20 = load i5 %temp_output2_0_V_addr_22

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_20"/></StgValue>
</operation>

<operation id="1259" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:106 %temp_output2_0_V_addr_23 = getelementptr i32 %temp_output2_0_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_23"/></StgValue>
</operation>

<operation id="1260" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:107 %temp_output2_0_V_load_21 = load i5 %temp_output2_0_V_addr_23

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_21"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1261" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:104 %temp_output2_0_V_load_20 = load i5 %temp_output2_0_V_addr_22

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_20"/></StgValue>
</operation>

<operation id="1262" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:107 %temp_output2_0_V_load_21 = load i5 %temp_output2_0_V_addr_23

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_21"/></StgValue>
</operation>

<operation id="1263" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:114 %temp_output2_0_V_addr_24 = getelementptr i32 %temp_output2_0_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_24"/></StgValue>
</operation>

<operation id="1264" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:115 %temp_output2_0_V_load_22 = load i5 %temp_output2_0_V_addr_24

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_22"/></StgValue>
</operation>

<operation id="1265" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:117 %temp_output2_0_V_addr_25 = getelementptr i32 %temp_output2_0_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_25"/></StgValue>
</operation>

<operation id="1266" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:118 %temp_output2_0_V_load_23 = load i5 %temp_output2_0_V_addr_25

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_23"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1267" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:115 %temp_output2_0_V_load_22 = load i5 %temp_output2_0_V_addr_24

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_22"/></StgValue>
</operation>

<operation id="1268" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:118 %temp_output2_0_V_load_23 = load i5 %temp_output2_0_V_addr_25

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_23"/></StgValue>
</operation>

<operation id="1269" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:120 %temp_output2_0_V_addr_26 = getelementptr i32 %temp_output2_0_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_26"/></StgValue>
</operation>

<operation id="1270" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:121 %temp_output2_0_V_load_24 = load i5 %temp_output2_0_V_addr_26

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_24"/></StgValue>
</operation>

<operation id="1271" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:123 %temp_output2_0_V_addr_27 = getelementptr i32 %temp_output2_0_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_27"/></StgValue>
</operation>

<operation id="1272" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:124 %temp_output2_0_V_load_25 = load i5 %temp_output2_0_V_addr_27

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_25"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1273" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:121 %temp_output2_0_V_load_24 = load i5 %temp_output2_0_V_addr_26

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_24"/></StgValue>
</operation>

<operation id="1274" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:124 %temp_output2_0_V_load_25 = load i5 %temp_output2_0_V_addr_27

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_25"/></StgValue>
</operation>

<operation id="1275" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:126 %temp_output2_0_V_addr_28 = getelementptr i32 %temp_output2_0_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_28"/></StgValue>
</operation>

<operation id="1276" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:127 %temp_output2_0_V_load_26 = load i5 %temp_output2_0_V_addr_28

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_26"/></StgValue>
</operation>

<operation id="1277" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:129 %temp_output2_0_V_addr_29 = getelementptr i32 %temp_output2_0_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_29"/></StgValue>
</operation>

<operation id="1278" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:130 %temp_output2_0_V_load_27 = load i5 %temp_output2_0_V_addr_29

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_27"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1279" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:127 %temp_output2_0_V_load_26 = load i5 %temp_output2_0_V_addr_28

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_26"/></StgValue>
</operation>

<operation id="1280" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:130 %temp_output2_0_V_load_27 = load i5 %temp_output2_0_V_addr_29

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_27"/></StgValue>
</operation>

<operation id="1281" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:132 %temp_output2_0_V_addr_30 = getelementptr i32 %temp_output2_0_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_30"/></StgValue>
</operation>

<operation id="1282" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:133 %temp_output2_0_V_load_28 = load i5 %temp_output2_0_V_addr_30

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_28"/></StgValue>
</operation>

<operation id="1283" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:135 %temp_output2_0_V_addr_31 = getelementptr i32 %temp_output2_0_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_31"/></StgValue>
</operation>

<operation id="1284" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:136 %temp_output2_0_V_load_29 = load i5 %temp_output2_0_V_addr_31

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_29"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1285" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:133 %temp_output2_0_V_load_28 = load i5 %temp_output2_0_V_addr_30

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_28"/></StgValue>
</operation>

<operation id="1286" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:136 %temp_output2_0_V_load_29 = load i5 %temp_output2_0_V_addr_31

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_29"/></StgValue>
</operation>

<operation id="1287" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:138 %temp_output2_0_V_addr_32 = getelementptr i32 %temp_output2_0_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_32"/></StgValue>
</operation>

<operation id="1288" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:139 %temp_output2_0_V_load_30 = load i5 %temp_output2_0_V_addr_32

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_30"/></StgValue>
</operation>

<operation id="1289" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:141 %temp_output2_0_V_addr_33 = getelementptr i32 %temp_output2_0_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_33"/></StgValue>
</operation>

<operation id="1290" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:142 %temp_output2_0_V_load_31 = load i5 %temp_output2_0_V_addr_33

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_31"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1291" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:1 %sext_ln1118_68 = sext i32 %temp_output2_0_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_68"/></StgValue>
</operation>

<operation id="1292" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:2 %shl_ln1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %temp_output2_0_V_load, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="1293" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="39" op_0_bw="38">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:3 %sext_ln1118_69 = sext i38 %shl_ln1

]]></Node>
<StgValue><ssdm name="sext_ln1118_69"/></StgValue>
</operation>

<operation id="1294" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:4 %sub_ln1118 = sub i39 0, i39 %sext_ln1118_69

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="1295" st_id="85" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:5 %mul_ln1118_57 = mul i39 %sext_ln1118_68, i39 549755813845

]]></Node>
<StgValue><ssdm name="mul_ln1118_57"/></StgValue>
</operation>

<operation id="1296" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:8 %sext_ln1116_63 = sext i32 %temp_output2_0_V_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1116_63"/></StgValue>
</operation>

<operation id="1297" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:11 %sext_ln1116_64 = sext i32 %temp_output2_0_V_load_2

]]></Node>
<StgValue><ssdm name="sext_ln1116_64"/></StgValue>
</operation>

<operation id="1298" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="36" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:14 %sext_ln1118_70 = sext i32 %temp_output2_0_V_load_3

]]></Node>
<StgValue><ssdm name="sext_ln1118_70"/></StgValue>
</operation>

<operation id="1299" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:15 %shl_ln1118_1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %temp_output2_0_V_load_3, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln1118_1"/></StgValue>
</operation>

<operation id="1300" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="39" op_0_bw="38">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:16 %sext_ln1118_71 = sext i38 %shl_ln1118_1

]]></Node>
<StgValue><ssdm name="sext_ln1118_71"/></StgValue>
</operation>

<operation id="1301" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:17 %shl_ln1118_2 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %temp_output2_0_V_load_3, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1118_2"/></StgValue>
</operation>

<operation id="1302" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="33" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:20 %sext_ln1118_72 = sext i32 %temp_output2_0_V_load_4

]]></Node>
<StgValue><ssdm name="sext_ln1118_72"/></StgValue>
</operation>

<operation id="1303" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:21 %sext_ln1118_73 = sext i32 %temp_output2_0_V_load_4

]]></Node>
<StgValue><ssdm name="sext_ln1118_73"/></StgValue>
</operation>

<operation id="1304" st_id="85" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:22 %mul_ln1118_58 = mul i39 %sext_ln1118_73, i39 549755813794

]]></Node>
<StgValue><ssdm name="mul_ln1118_58"/></StgValue>
</operation>

<operation id="1305" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:23 %sub_ln1118_1 = sub i33 0, i33 %sext_ln1118_72

]]></Node>
<StgValue><ssdm name="sub_ln1118_1"/></StgValue>
</operation>

<operation id="1306" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="39" op_0_bw="33">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:24 %sext_ln1116_65 = sext i33 %sub_ln1118_1

]]></Node>
<StgValue><ssdm name="sext_ln1116_65"/></StgValue>
</operation>

<operation id="1307" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:27 %sext_ln1116_66 = sext i32 %temp_output2_0_V_load_5

]]></Node>
<StgValue><ssdm name="sext_ln1116_66"/></StgValue>
</operation>

<operation id="1308" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:30 %sext_ln1116_67 = sext i32 %temp_output2_0_V_load_6

]]></Node>
<StgValue><ssdm name="sext_ln1116_67"/></StgValue>
</operation>

<operation id="1309" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:33 %sext_ln1116_68 = sext i32 %temp_output2_0_V_load_7

]]></Node>
<StgValue><ssdm name="sext_ln1116_68"/></StgValue>
</operation>

<operation id="1310" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="38" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:36 %sext_ln1116_69 = sext i32 %temp_output2_0_V_load_8

]]></Node>
<StgValue><ssdm name="sext_ln1116_69"/></StgValue>
</operation>

<operation id="1311" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:37 %shl_ln1118_3 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %temp_output2_0_V_load_8, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1118_3"/></StgValue>
</operation>

<operation id="1312" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="38" op_0_bw="35">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:38 %sext_ln1118_74 = sext i35 %shl_ln1118_3

]]></Node>
<StgValue><ssdm name="sext_ln1118_74"/></StgValue>
</operation>

<operation id="1313" st_id="85" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:39 %mul_ln1116 = mul i38 %sext_ln1116_69, i38 46

]]></Node>
<StgValue><ssdm name="mul_ln1116"/></StgValue>
</operation>

<operation id="1314" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:42 %sext_ln1116_70 = sext i32 %temp_output2_0_V_load_9

]]></Node>
<StgValue><ssdm name="sext_ln1116_70"/></StgValue>
</operation>

<operation id="1315" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="37" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:45 %sext_ln1118_75 = sext i32 %temp_output2_0_V_load_10

]]></Node>
<StgValue><ssdm name="sext_ln1118_75"/></StgValue>
</operation>

<operation id="1316" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="39" op_0_bw="39" op_1_bw="32" op_2_bw="7">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:46 %shl_ln1118_4 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i32.i7, i32 %temp_output2_0_V_load_10, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln1118_4"/></StgValue>
</operation>

<operation id="1317" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="40" op_0_bw="39">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:47 %sext_ln1118_76 = sext i39 %shl_ln1118_4

]]></Node>
<StgValue><ssdm name="sext_ln1118_76"/></StgValue>
</operation>

<operation id="1318" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:48 %shl_ln1118_5 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %temp_output2_0_V_load_10, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1118_5"/></StgValue>
</operation>

<operation id="1319" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="40" op_0_bw="37">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:49 %sext_ln1118_77 = sext i37 %shl_ln1118_5

]]></Node>
<StgValue><ssdm name="sext_ln1118_77"/></StgValue>
</operation>

<operation id="1320" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:50 %sub_ln1118_2 = sub i40 %sext_ln1118_77, i40 %sext_ln1118_76

]]></Node>
<StgValue><ssdm name="sub_ln1118_2"/></StgValue>
</operation>

<operation id="1321" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:51 %tmp_71 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %temp_output2_0_V_load_10, i4 0

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1322" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="37" op_0_bw="36">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:52 %sext_ln1118_92 = sext i36 %tmp_71

]]></Node>
<StgValue><ssdm name="sext_ln1118_92"/></StgValue>
</operation>

<operation id="1323" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:53 %sub_ln1118_9 = sub i37 %sext_ln1118_75, i37 %sext_ln1118_92

]]></Node>
<StgValue><ssdm name="sub_ln1118_9"/></StgValue>
</operation>

<operation id="1324" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="40" op_0_bw="37">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:54 %sext_ln1116_71 = sext i37 %sub_ln1118_9

]]></Node>
<StgValue><ssdm name="sext_ln1116_71"/></StgValue>
</operation>

<operation id="1325" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:57 %sext_ln1116_72 = sext i32 %temp_output2_0_V_load_11

]]></Node>
<StgValue><ssdm name="sext_ln1116_72"/></StgValue>
</operation>

<operation id="1326" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:60 %sext_ln1116_73 = sext i32 %temp_output2_0_V_load_12

]]></Node>
<StgValue><ssdm name="sext_ln1116_73"/></StgValue>
</operation>

<operation id="1327" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:63 %sext_ln1116_74 = sext i32 %temp_output2_0_V_load_13

]]></Node>
<StgValue><ssdm name="sext_ln1116_74"/></StgValue>
</operation>

<operation id="1328" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="33" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:66 %sext_ln1118_78 = sext i32 %temp_output2_0_V_load_14

]]></Node>
<StgValue><ssdm name="sext_ln1118_78"/></StgValue>
</operation>

<operation id="1329" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:67 %shl_ln1118_6 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %temp_output2_0_V_load_14, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln1118_6"/></StgValue>
</operation>

<operation id="1330" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="39" op_0_bw="38">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:68 %sext_ln1118_79 = sext i38 %shl_ln1118_6

]]></Node>
<StgValue><ssdm name="sext_ln1118_79"/></StgValue>
</operation>

<operation id="1331" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:69 %shl_ln1118_7 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %temp_output2_0_V_load_14, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1118_7"/></StgValue>
</operation>

<operation id="1332" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="39" op_0_bw="36">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:70 %sext_ln1118_80 = sext i36 %shl_ln1118_7

]]></Node>
<StgValue><ssdm name="sext_ln1118_80"/></StgValue>
</operation>

<operation id="1333" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:71 %sub_ln1118_3 = sub i39 %sext_ln1118_79, i39 %sext_ln1118_80

]]></Node>
<StgValue><ssdm name="sub_ln1118_3"/></StgValue>
</operation>

<operation id="1334" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:72 %sub_ln1118_4 = sub i33 0, i33 %sext_ln1118_78

]]></Node>
<StgValue><ssdm name="sub_ln1118_4"/></StgValue>
</operation>

<operation id="1335" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="39" op_0_bw="33">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:73 %sext_ln1116_75 = sext i33 %sub_ln1118_4

]]></Node>
<StgValue><ssdm name="sext_ln1116_75"/></StgValue>
</operation>

<operation id="1336" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:76 %sext_ln1118_81 = sext i32 %temp_output2_0_V_load_15

]]></Node>
<StgValue><ssdm name="sext_ln1118_81"/></StgValue>
</operation>

<operation id="1337" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:77 %shl_ln1118_8 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %temp_output2_0_V_load_15, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln1118_8"/></StgValue>
</operation>

<operation id="1338" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="39" op_0_bw="38">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:78 %sext_ln1118_82 = sext i38 %shl_ln1118_8

]]></Node>
<StgValue><ssdm name="sext_ln1118_82"/></StgValue>
</operation>

<operation id="1339" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:79 %sub_ln1118_5 = sub i39 0, i39 %sext_ln1118_82

]]></Node>
<StgValue><ssdm name="sub_ln1118_5"/></StgValue>
</operation>

<operation id="1340" st_id="85" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:80 %mul_ln1118_59 = mul i39 %sext_ln1118_81, i39 57

]]></Node>
<StgValue><ssdm name="mul_ln1118_59"/></StgValue>
</operation>

<operation id="1341" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:83 %sext_ln1116_76 = sext i32 %temp_output2_0_V_load_16

]]></Node>
<StgValue><ssdm name="sext_ln1116_76"/></StgValue>
</operation>

<operation id="1342" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:86 %sext_ln1116_77 = sext i32 %temp_output2_0_V_load_17

]]></Node>
<StgValue><ssdm name="sext_ln1116_77"/></StgValue>
</operation>

<operation id="1343" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:89 %shl_ln1118_9 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %temp_output2_0_V_load_18, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln1118_9"/></StgValue>
</operation>

<operation id="1344" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="38" op_0_bw="37">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:90 %sext_ln1118_83 = sext i37 %shl_ln1118_9

]]></Node>
<StgValue><ssdm name="sext_ln1118_83"/></StgValue>
</operation>

<operation id="1345" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:91 %shl_ln1118_s = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %temp_output2_0_V_load_18, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1118_s"/></StgValue>
</operation>

<operation id="1346" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="38" op_0_bw="34">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:92 %sext_ln1118_84 = sext i34 %shl_ln1118_s

]]></Node>
<StgValue><ssdm name="sext_ln1118_84"/></StgValue>
</operation>

<operation id="1347" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:93 %add_ln1118 = add i38 %sext_ln1118_83, i38 %sext_ln1118_84

]]></Node>
<StgValue><ssdm name="add_ln1118"/></StgValue>
</operation>

<operation id="1348" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:94 %shl_ln1118_10 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %temp_output2_0_V_load_18, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln1118_10"/></StgValue>
</operation>

<operation id="1349" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="37" op_0_bw="36">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:95 %sext_ln1118_85 = sext i36 %shl_ln1118_10

]]></Node>
<StgValue><ssdm name="sext_ln1118_85"/></StgValue>
</operation>

<operation id="1350" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:96 %shl_ln1118_11 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %temp_output2_0_V_load_18, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1118_11"/></StgValue>
</operation>

<operation id="1351" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="37" op_0_bw="33">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:97 %sext_ln1118_86 = sext i33 %shl_ln1118_11

]]></Node>
<StgValue><ssdm name="sext_ln1118_86"/></StgValue>
</operation>

<operation id="1352" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:98 %sub_ln1118_6 = sub i37 %sext_ln1118_85, i37 %sext_ln1118_86

]]></Node>
<StgValue><ssdm name="sub_ln1118_6"/></StgValue>
</operation>

<operation id="1353" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="38" op_0_bw="37">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:99 %sext_ln1116_78 = sext i37 %sub_ln1118_6

]]></Node>
<StgValue><ssdm name="sext_ln1116_78"/></StgValue>
</operation>

<operation id="1354" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:102 %sext_ln1116_79 = sext i32 %temp_output2_0_V_load_19

]]></Node>
<StgValue><ssdm name="sext_ln1116_79"/></StgValue>
</operation>

<operation id="1355" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:105 %sext_ln1116_80 = sext i32 %temp_output2_0_V_load_20

]]></Node>
<StgValue><ssdm name="sext_ln1116_80"/></StgValue>
</operation>

<operation id="1356" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="38" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:108 %sext_ln1118_87 = sext i32 %temp_output2_0_V_load_21

]]></Node>
<StgValue><ssdm name="sext_ln1118_87"/></StgValue>
</operation>

<operation id="1357" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:109 %shl_ln1118_12 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %temp_output2_0_V_load_21, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln1118_12"/></StgValue>
</operation>

<operation id="1358" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="39" op_0_bw="38">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:110 %sext_ln1118_88 = sext i38 %shl_ln1118_12

]]></Node>
<StgValue><ssdm name="sext_ln1118_88"/></StgValue>
</operation>

<operation id="1359" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:111 %sub_ln1118_7 = sub i39 0, i39 %sext_ln1118_88

]]></Node>
<StgValue><ssdm name="sub_ln1118_7"/></StgValue>
</operation>

<operation id="1360" st_id="85" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:112 %mul_ln1118_60 = mul i38 %sext_ln1118_87, i38 22

]]></Node>
<StgValue><ssdm name="mul_ln1118_60"/></StgValue>
</operation>

<operation id="1361" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="39" op_0_bw="38">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:113 %sext_ln1116_81 = sext i38 %mul_ln1118_60

]]></Node>
<StgValue><ssdm name="sext_ln1116_81"/></StgValue>
</operation>

<operation id="1362" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:116 %sext_ln1116_82 = sext i32 %temp_output2_0_V_load_22

]]></Node>
<StgValue><ssdm name="sext_ln1116_82"/></StgValue>
</operation>

<operation id="1363" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="38" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:119 %sext_ln1116_83 = sext i32 %temp_output2_0_V_load_23

]]></Node>
<StgValue><ssdm name="sext_ln1116_83"/></StgValue>
</operation>

<operation id="1364" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:122 %sext_ln1116_84 = sext i32 %temp_output2_0_V_load_24

]]></Node>
<StgValue><ssdm name="sext_ln1116_84"/></StgValue>
</operation>

<operation id="1365" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:125 %sext_ln1116_85 = sext i32 %temp_output2_0_V_load_25

]]></Node>
<StgValue><ssdm name="sext_ln1116_85"/></StgValue>
</operation>

<operation id="1366" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:128 %sext_ln1116_86 = sext i32 %temp_output2_0_V_load_26

]]></Node>
<StgValue><ssdm name="sext_ln1116_86"/></StgValue>
</operation>

<operation id="1367" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:131 %sext_ln1116_87 = sext i32 %temp_output2_0_V_load_27

]]></Node>
<StgValue><ssdm name="sext_ln1116_87"/></StgValue>
</operation>

<operation id="1368" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="38" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:134 %sext_ln1116_88 = sext i32 %temp_output2_0_V_load_28

]]></Node>
<StgValue><ssdm name="sext_ln1116_88"/></StgValue>
</operation>

<operation id="1369" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:137 %sext_ln1116_89 = sext i32 %temp_output2_0_V_load_29

]]></Node>
<StgValue><ssdm name="sext_ln1116_89"/></StgValue>
</operation>

<operation id="1370" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:139 %temp_output2_0_V_load_30 = load i5 %temp_output2_0_V_addr_32

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_30"/></StgValue>
</operation>

<operation id="1371" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:140 %sext_ln1116_90 = sext i32 %temp_output2_0_V_load_30

]]></Node>
<StgValue><ssdm name="sext_ln1116_90"/></StgValue>
</operation>

<operation id="1372" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:142 %temp_output2_0_V_load_31 = load i5 %temp_output2_0_V_addr_33

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_31"/></StgValue>
</operation>

<operation id="1373" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="33" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:143 %sext_ln1118_89 = sext i32 %temp_output2_0_V_load_31

]]></Node>
<StgValue><ssdm name="sext_ln1118_89"/></StgValue>
</operation>

<operation id="1374" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="39" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:144 %sext_ln1118_90 = sext i32 %temp_output2_0_V_load_31

]]></Node>
<StgValue><ssdm name="sext_ln1118_90"/></StgValue>
</operation>

<operation id="1375" st_id="85" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:145 %mul_ln1118_61 = mul i39 %sext_ln1118_90, i39 549755813798

]]></Node>
<StgValue><ssdm name="mul_ln1118_61"/></StgValue>
</operation>

<operation id="1376" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:146 %sub_ln1118_8 = sub i33 0, i33 %sext_ln1118_89

]]></Node>
<StgValue><ssdm name="sub_ln1118_8"/></StgValue>
</operation>

<operation id="1377" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="39" op_0_bw="33">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:147 %sub_ln1118_8_cast = sext i33 %sub_ln1118_8

]]></Node>
<StgValue><ssdm name="sub_ln1118_8_cast"/></StgValue>
</operation>

<operation id="1378" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="0">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:148 %br_ln0 = br void %_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1379" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit:2 %j_2 = phi i2 %add_ln59, void %.split, i2 0, void %_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="1380" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit:3 %add_ln59 = add i2 %j_2, i2 1

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="1381" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit:5 %icmp_ln59 = icmp_eq  i2 %j_2, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="1382" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit:7 %br_ln59 = br i1 %icmp_ln59, void %.split, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="1383" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="2">
<![CDATA[
.split:1 %trunc_ln1118 = trunc i2 %j_2

]]></Node>
<StgValue><ssdm name="trunc_ln1118"/></StgValue>
</operation>

<operation id="1384" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="31" op_0_bw="31" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:2 %tmp_72 = partselect i31 @_ssdm_op_PartSelect.i31.i39.i32.i32, i39 %mul_ln1118_57, i32 8, i32 38

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1385" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="31" op_0_bw="31" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3 %tmp_73 = partselect i31 @_ssdm_op_PartSelect.i31.i39.i32.i32, i39 %sub_ln1118, i32 8, i32 38

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1386" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.split:4 %select_ln1118 = select i1 %trunc_ln1118, i31 %tmp_72, i31 %tmp_73

]]></Node>
<StgValue><ssdm name="select_ln1118"/></StgValue>
</operation>

<operation id="1387" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
.split:5 %select_ln703_1 = select i1 %trunc_ln1118, i40 1099511627680, i40 27

]]></Node>
<StgValue><ssdm name="select_ln703_1"/></StgValue>
</operation>

<operation id="1388" st_id="86" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:6 %mul_ln703_9 = mul i40 %select_ln703_1, i40 %sext_ln1116_63

]]></Node>
<StgValue><ssdm name="mul_ln703_9"/></StgValue>
</operation>

<operation id="1389" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="39" op_0_bw="39" op_1_bw="31" op_2_bw="8">
<![CDATA[
.split:7 %tmp_74 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i31.i8, i31 %select_ln1118, i8 0

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1390" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="40" op_0_bw="39">
<![CDATA[
.split:8 %sext_ln728_1 = sext i39 %tmp_74

]]></Node>
<StgValue><ssdm name="sext_ln728_1"/></StgValue>
</operation>

<operation id="1391" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:9 %add_ln1192_65 = add i40 %sext_ln728_1, i40 %mul_ln703_9

]]></Node>
<StgValue><ssdm name="add_ln1192_65"/></StgValue>
</operation>

<operation id="1392" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="39" op_0_bw="1" op_1_bw="39" op_2_bw="39">
<![CDATA[
.split:10 %select_ln1118_1 = select i1 %trunc_ln1118, i39 9, i39 76

]]></Node>
<StgValue><ssdm name="select_ln1118_1"/></StgValue>
</operation>

<operation id="1393" st_id="86" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split:11 %mul_ln1118_62 = mul i39 %select_ln1118_1, i39 %sext_ln1116_64

]]></Node>
<StgValue><ssdm name="mul_ln1118_62"/></StgValue>
</operation>

<operation id="1394" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:12 %tmp_75 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_65, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1395" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:13 %shl_ln728_63 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_75, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_63"/></StgValue>
</operation>

<operation id="1396" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="40" op_0_bw="39">
<![CDATA[
.split:14 %sext_ln703_56 = sext i39 %mul_ln1118_62

]]></Node>
<StgValue><ssdm name="sext_ln703_56"/></StgValue>
</operation>

<operation id="1397" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:15 %add_ln1192_66 = add i40 %shl_ln728_63, i40 %sext_ln703_56

]]></Node>
<StgValue><ssdm name="add_ln1192_66"/></StgValue>
</operation>

<operation id="1398" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:19 %tmp_76 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_66, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1399" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
.split:16 %select_ln1118_2 = select i1 %trunc_ln1118, i36 %shl_ln1118_2, i36 %sext_ln1118_70

]]></Node>
<StgValue><ssdm name="select_ln1118_2"/></StgValue>
</operation>

<operation id="1400" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="39" op_0_bw="36">
<![CDATA[
.split:17 %sext_ln1118_91 = sext i36 %select_ln1118_2

]]></Node>
<StgValue><ssdm name="sext_ln1118_91"/></StgValue>
</operation>

<operation id="1401" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split:18 %add_ln1118_1 = add i39 %sext_ln1118_71, i39 %sext_ln1118_91

]]></Node>
<StgValue><ssdm name="add_ln1118_1"/></StgValue>
</operation>

<operation id="1402" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:20 %shl_ln728_64 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_76, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_64"/></StgValue>
</operation>

<operation id="1403" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="40" op_0_bw="39">
<![CDATA[
.split:21 %sext_ln703_57 = sext i39 %add_ln1118_1

]]></Node>
<StgValue><ssdm name="sext_ln703_57"/></StgValue>
</operation>

<operation id="1404" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:22 %add_ln1192_67 = add i40 %shl_ln728_64, i40 %sext_ln703_57

]]></Node>
<StgValue><ssdm name="add_ln1192_67"/></StgValue>
</operation>

<operation id="1405" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="39" op_0_bw="1" op_1_bw="39" op_2_bw="39">
<![CDATA[
.split:23 %select_ln1118_3 = select i1 %trunc_ln1118, i39 %sext_ln1116_65, i39 %mul_ln1118_58

]]></Node>
<StgValue><ssdm name="select_ln1118_3"/></StgValue>
</operation>

<operation id="1406" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:24 %tmp_77 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_67, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1407" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:25 %shl_ln728_65 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_77, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_65"/></StgValue>
</operation>

<operation id="1408" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="40" op_0_bw="39">
<![CDATA[
.split:26 %sext_ln703_58 = sext i39 %select_ln1118_3

]]></Node>
<StgValue><ssdm name="sext_ln703_58"/></StgValue>
</operation>

<operation id="1409" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:27 %add_ln1192_68 = add i40 %shl_ln728_65, i40 %sext_ln703_58

]]></Node>
<StgValue><ssdm name="add_ln1192_68"/></StgValue>
</operation>

<operation id="1410" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
.split:28 %select_ln703_2 = select i1 %trunc_ln1118, i40 1099511627677, i40 1099511627669

]]></Node>
<StgValue><ssdm name="select_ln703_2"/></StgValue>
</operation>

<operation id="1411" st_id="87" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:29 %mul_ln703_10 = mul i40 %select_ln703_2, i40 %sext_ln1116_66

]]></Node>
<StgValue><ssdm name="mul_ln703_10"/></StgValue>
</operation>

<operation id="1412" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:30 %tmp_78 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_68, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1413" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:31 %shl_ln728_66 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_78, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_66"/></StgValue>
</operation>

<operation id="1414" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:32 %add_ln1192_69 = add i40 %shl_ln728_66, i40 %mul_ln703_10

]]></Node>
<StgValue><ssdm name="add_ln1192_69"/></StgValue>
</operation>

<operation id="1415" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
.split:33 %select_ln703_3 = select i1 %trunc_ln1118, i40 1099511627686, i40 71

]]></Node>
<StgValue><ssdm name="select_ln703_3"/></StgValue>
</operation>

<operation id="1416" st_id="87" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:34 %mul_ln703_11 = mul i40 %select_ln703_3, i40 %sext_ln1116_67

]]></Node>
<StgValue><ssdm name="mul_ln703_11"/></StgValue>
</operation>

<operation id="1417" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:35 %tmp_79 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_69, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1418" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:36 %shl_ln728_67 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_79, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_67"/></StgValue>
</operation>

<operation id="1419" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:37 %add_ln1192_70 = add i40 %shl_ln728_67, i40 %mul_ln703_11

]]></Node>
<StgValue><ssdm name="add_ln1192_70"/></StgValue>
</operation>

<operation id="1420" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
.split:38 %select_ln703_4 = select i1 %trunc_ln1118, i40 1099511627686, i40 1099511627747

]]></Node>
<StgValue><ssdm name="select_ln703_4"/></StgValue>
</operation>

<operation id="1421" st_id="87" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:39 %mul_ln703_12 = mul i40 %select_ln703_4, i40 %sext_ln1116_68

]]></Node>
<StgValue><ssdm name="mul_ln703_12"/></StgValue>
</operation>

<operation id="1422" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:40 %tmp_80 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_70, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1423" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
.split:48 %select_ln703_5 = select i1 %trunc_ln1118, i40 79, i40 1099511627731

]]></Node>
<StgValue><ssdm name="select_ln703_5"/></StgValue>
</operation>

<operation id="1424" st_id="87" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:49 %mul_ln703_13 = mul i40 %select_ln703_5, i40 %sext_ln1116_70

]]></Node>
<StgValue><ssdm name="mul_ln703_13"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1425" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:41 %shl_ln728_68 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_80, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_68"/></StgValue>
</operation>

<operation id="1426" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:42 %add_ln1192_71 = add i40 %shl_ln728_68, i40 %mul_ln703_12

]]></Node>
<StgValue><ssdm name="add_ln1192_71"/></StgValue>
</operation>

<operation id="1427" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="38" op_0_bw="1" op_1_bw="38" op_2_bw="38">
<![CDATA[
.split:43 %select_ln1118_4 = select i1 %trunc_ln1118, i38 %mul_ln1116, i38 %sext_ln1118_74

]]></Node>
<StgValue><ssdm name="select_ln1118_4"/></StgValue>
</operation>

<operation id="1428" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:44 %tmp_81 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_71, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1429" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:45 %shl_ln728_69 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_81, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_69"/></StgValue>
</operation>

<operation id="1430" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="40" op_0_bw="38">
<![CDATA[
.split:46 %sext_ln703_59 = sext i38 %select_ln1118_4

]]></Node>
<StgValue><ssdm name="sext_ln703_59"/></StgValue>
</operation>

<operation id="1431" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:47 %add_ln1192_72 = add i40 %shl_ln728_69, i40 %sext_ln703_59

]]></Node>
<StgValue><ssdm name="add_ln1192_72"/></StgValue>
</operation>

<operation id="1432" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:50 %tmp_82 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_72, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1433" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:51 %shl_ln728_70 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_82, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_70"/></StgValue>
</operation>

<operation id="1434" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:52 %add_ln1192_73 = add i40 %shl_ln728_70, i40 %mul_ln703_13

]]></Node>
<StgValue><ssdm name="add_ln1192_73"/></StgValue>
</operation>

<operation id="1435" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
.split:53 %select_ln703 = select i1 %trunc_ln1118, i40 %sext_ln1116_71, i40 %sub_ln1118_2

]]></Node>
<StgValue><ssdm name="select_ln703"/></StgValue>
</operation>

<operation id="1436" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:54 %tmp_83 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_73, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1437" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:55 %shl_ln728_71 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_83, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_71"/></StgValue>
</operation>

<operation id="1438" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:56 %add_ln1192_74 = add i40 %shl_ln728_71, i40 %select_ln703

]]></Node>
<StgValue><ssdm name="add_ln1192_74"/></StgValue>
</operation>

<operation id="1439" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
.split:57 %select_ln703_6 = select i1 %trunc_ln1118, i40 42, i40 1099511627677

]]></Node>
<StgValue><ssdm name="select_ln703_6"/></StgValue>
</operation>

<operation id="1440" st_id="88" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:58 %mul_ln703_14 = mul i40 %select_ln703_6, i40 %sext_ln1116_72

]]></Node>
<StgValue><ssdm name="mul_ln703_14"/></StgValue>
</operation>

<operation id="1441" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:59 %tmp_84 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_74, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1442" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:60 %shl_ln728_72 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_84, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_72"/></StgValue>
</operation>

<operation id="1443" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:61 %add_ln1192_75 = add i40 %shl_ln728_72, i40 %mul_ln703_14

]]></Node>
<StgValue><ssdm name="add_ln1192_75"/></StgValue>
</operation>

<operation id="1444" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
.split:62 %select_ln703_7 = select i1 %trunc_ln1118, i40 1099511627669, i40 1099511627773

]]></Node>
<StgValue><ssdm name="select_ln703_7"/></StgValue>
</operation>

<operation id="1445" st_id="88" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:63 %mul_ln703_15 = mul i40 %select_ln703_7, i40 %sext_ln1116_73

]]></Node>
<StgValue><ssdm name="mul_ln703_15"/></StgValue>
</operation>

<operation id="1446" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:64 %tmp_85 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_75, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1447" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="39" op_0_bw="1" op_1_bw="39" op_2_bw="39">
<![CDATA[
.split:67 %select_ln1118_5 = select i1 %trunc_ln1118, i39 43, i39 549755813873

]]></Node>
<StgValue><ssdm name="select_ln1118_5"/></StgValue>
</operation>

<operation id="1448" st_id="88" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split:68 %mul_ln1118_63 = mul i39 %select_ln1118_5, i39 %sext_ln1116_74

]]></Node>
<StgValue><ssdm name="mul_ln1118_63"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1449" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit:0 %temp_output3_V_0_1_0466 = phi i32 %temp_output3_0_1_V_1, void %.split, i32 0, void %_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_1_0466"/></StgValue>
</operation>

<operation id="1450" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit:1 %temp_output3_V_0_0_0 = phi i32 %temp_output3_0_1_V_2, void %.split, i32 256, void %_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader

]]></Node>
<StgValue><ssdm name="temp_output3_V_0_0_0"/></StgValue>
</operation>

<operation id="1451" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1452" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit:6 %empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="1453" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:65 %shl_ln728_73 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_85, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_73"/></StgValue>
</operation>

<operation id="1454" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:66 %add_ln1192_76 = add i40 %shl_ln728_73, i40 %mul_ln703_15

]]></Node>
<StgValue><ssdm name="add_ln1192_76"/></StgValue>
</operation>

<operation id="1455" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:69 %tmp_86 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_76, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1456" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:70 %shl_ln728_74 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_86, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_74"/></StgValue>
</operation>

<operation id="1457" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="40" op_0_bw="39">
<![CDATA[
.split:71 %sext_ln703_60 = sext i39 %mul_ln1118_63

]]></Node>
<StgValue><ssdm name="sext_ln703_60"/></StgValue>
</operation>

<operation id="1458" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:72 %add_ln1192_77 = add i40 %shl_ln728_74, i40 %sext_ln703_60

]]></Node>
<StgValue><ssdm name="add_ln1192_77"/></StgValue>
</operation>

<operation id="1459" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="39" op_0_bw="1" op_1_bw="39" op_2_bw="39">
<![CDATA[
.split:73 %select_ln1118_6 = select i1 %trunc_ln1118, i39 %sext_ln1116_75, i39 %sub_ln1118_3

]]></Node>
<StgValue><ssdm name="select_ln1118_6"/></StgValue>
</operation>

<operation id="1460" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:74 %tmp_87 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_77, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1461" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:75 %shl_ln728_75 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_87, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_75"/></StgValue>
</operation>

<operation id="1462" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="40" op_0_bw="39">
<![CDATA[
.split:76 %sext_ln703_61 = sext i39 %select_ln1118_6

]]></Node>
<StgValue><ssdm name="sext_ln703_61"/></StgValue>
</operation>

<operation id="1463" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:77 %add_ln1192_78 = add i40 %shl_ln728_75, i40 %sext_ln703_61

]]></Node>
<StgValue><ssdm name="add_ln1192_78"/></StgValue>
</operation>

<operation id="1464" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="39" op_0_bw="1" op_1_bw="39" op_2_bw="39">
<![CDATA[
.split:78 %select_ln1118_7 = select i1 %trunc_ln1118, i39 %mul_ln1118_59, i39 %sub_ln1118_5

]]></Node>
<StgValue><ssdm name="select_ln1118_7"/></StgValue>
</operation>

<operation id="1465" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:79 %tmp_88 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_78, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1466" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:80 %shl_ln728_76 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_88, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_76"/></StgValue>
</operation>

<operation id="1467" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="40" op_0_bw="39">
<![CDATA[
.split:81 %sext_ln703_62 = sext i39 %select_ln1118_7

]]></Node>
<StgValue><ssdm name="sext_ln703_62"/></StgValue>
</operation>

<operation id="1468" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:82 %add_ln1192_79 = add i40 %shl_ln728_76, i40 %sext_ln703_62

]]></Node>
<StgValue><ssdm name="add_ln1192_79"/></StgValue>
</operation>

<operation id="1469" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="39" op_0_bw="1" op_1_bw="39" op_2_bw="39">
<![CDATA[
.split:83 %select_ln1118_8 = select i1 %trunc_ln1118, i39 59, i39 549755813874

]]></Node>
<StgValue><ssdm name="select_ln1118_8"/></StgValue>
</operation>

<operation id="1470" st_id="89" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split:84 %mul_ln1118_64 = mul i39 %select_ln1118_8, i39 %sext_ln1116_76

]]></Node>
<StgValue><ssdm name="mul_ln1118_64"/></StgValue>
</operation>

<operation id="1471" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:85 %tmp_89 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_79, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1472" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:86 %shl_ln728_77 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_89, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_77"/></StgValue>
</operation>

<operation id="1473" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="40" op_0_bw="39">
<![CDATA[
.split:87 %sext_ln703_63 = sext i39 %mul_ln1118_64

]]></Node>
<StgValue><ssdm name="sext_ln703_63"/></StgValue>
</operation>

<operation id="1474" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:88 %add_ln1192_80 = add i40 %shl_ln728_77, i40 %sext_ln703_63

]]></Node>
<StgValue><ssdm name="add_ln1192_80"/></StgValue>
</operation>

<operation id="1475" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
.split:89 %select_ln703_8 = select i1 %trunc_ln1118, i40 1099511627732, i40 99

]]></Node>
<StgValue><ssdm name="select_ln703_8"/></StgValue>
</operation>

<operation id="1476" st_id="89" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:90 %mul_ln703_16 = mul i40 %select_ln703_8, i40 %sext_ln1116_77

]]></Node>
<StgValue><ssdm name="mul_ln703_16"/></StgValue>
</operation>

<operation id="1477" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:91 %tmp_90 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_80, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1478" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="39" op_0_bw="1" op_1_bw="39" op_2_bw="39">
<![CDATA[
.split:99 %select_ln1118_10 = select i1 %trunc_ln1118, i39 10, i39 549755813831

]]></Node>
<StgValue><ssdm name="select_ln1118_10"/></StgValue>
</operation>

<operation id="1479" st_id="89" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split:100 %mul_ln1118_65 = mul i39 %select_ln1118_10, i39 %sext_ln1116_79

]]></Node>
<StgValue><ssdm name="mul_ln1118_65"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1480" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:92 %shl_ln728_78 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_90, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_78"/></StgValue>
</operation>

<operation id="1481" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:93 %add_ln1192_81 = add i40 %shl_ln728_78, i40 %mul_ln703_16

]]></Node>
<StgValue><ssdm name="add_ln1192_81"/></StgValue>
</operation>

<operation id="1482" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="38" op_0_bw="1" op_1_bw="38" op_2_bw="38">
<![CDATA[
.split:94 %select_ln1118_9 = select i1 %trunc_ln1118, i38 %sext_ln1116_78, i38 %add_ln1118

]]></Node>
<StgValue><ssdm name="select_ln1118_9"/></StgValue>
</operation>

<operation id="1483" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:95 %tmp_91 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_81, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1484" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:96 %shl_ln728_79 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_91, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_79"/></StgValue>
</operation>

<operation id="1485" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="40" op_0_bw="38">
<![CDATA[
.split:97 %sext_ln703_64 = sext i38 %select_ln1118_9

]]></Node>
<StgValue><ssdm name="sext_ln703_64"/></StgValue>
</operation>

<operation id="1486" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:98 %add_ln1192_82 = add i40 %shl_ln728_79, i40 %sext_ln703_64

]]></Node>
<StgValue><ssdm name="add_ln1192_82"/></StgValue>
</operation>

<operation id="1487" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:101 %tmp_92 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_82, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1488" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:102 %shl_ln728_80 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_92, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_80"/></StgValue>
</operation>

<operation id="1489" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="40" op_0_bw="39">
<![CDATA[
.split:103 %sext_ln703_65 = sext i39 %mul_ln1118_65

]]></Node>
<StgValue><ssdm name="sext_ln703_65"/></StgValue>
</operation>

<operation id="1490" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:104 %add_ln1192_83 = add i40 %shl_ln728_80, i40 %sext_ln703_65

]]></Node>
<StgValue><ssdm name="add_ln1192_83"/></StgValue>
</operation>

<operation id="1491" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="39" op_0_bw="1" op_1_bw="39" op_2_bw="39">
<![CDATA[
.split:105 %select_ln1118_11 = select i1 %trunc_ln1118, i39 105, i39 50

]]></Node>
<StgValue><ssdm name="select_ln1118_11"/></StgValue>
</operation>

<operation id="1492" st_id="90" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split:106 %mul_ln1118_66 = mul i39 %select_ln1118_11, i39 %sext_ln1116_80

]]></Node>
<StgValue><ssdm name="mul_ln1118_66"/></StgValue>
</operation>

<operation id="1493" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:107 %tmp_93 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_83, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1494" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:108 %shl_ln728_81 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_93, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_81"/></StgValue>
</operation>

<operation id="1495" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="40" op_0_bw="39">
<![CDATA[
.split:109 %sext_ln703_66 = sext i39 %mul_ln1118_66

]]></Node>
<StgValue><ssdm name="sext_ln703_66"/></StgValue>
</operation>

<operation id="1496" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:110 %add_ln1192_84 = add i40 %shl_ln728_81, i40 %sext_ln703_66

]]></Node>
<StgValue><ssdm name="add_ln1192_84"/></StgValue>
</operation>

<operation id="1497" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="39" op_0_bw="1" op_1_bw="39" op_2_bw="39">
<![CDATA[
.split:111 %select_ln1118_12 = select i1 %trunc_ln1118, i39 %sext_ln1116_81, i39 %sub_ln1118_7

]]></Node>
<StgValue><ssdm name="select_ln1118_12"/></StgValue>
</operation>

<operation id="1498" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:112 %tmp_94 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_84, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1499" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:113 %shl_ln728_82 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_94, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_82"/></StgValue>
</operation>

<operation id="1500" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="40" op_0_bw="39">
<![CDATA[
.split:114 %sext_ln703_67 = sext i39 %select_ln1118_12

]]></Node>
<StgValue><ssdm name="sext_ln703_67"/></StgValue>
</operation>

<operation id="1501" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:115 %add_ln1192_85 = add i40 %shl_ln728_82, i40 %sext_ln703_67

]]></Node>
<StgValue><ssdm name="add_ln1192_85"/></StgValue>
</operation>

<operation id="1502" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
.split:116 %select_ln703_9 = select i1 %trunc_ln1118, i40 24, i40 1099511627693

]]></Node>
<StgValue><ssdm name="select_ln703_9"/></StgValue>
</operation>

<operation id="1503" st_id="90" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:117 %mul_ln703_17 = mul i40 %select_ln703_9, i40 %sext_ln1116_82

]]></Node>
<StgValue><ssdm name="mul_ln703_17"/></StgValue>
</operation>

<operation id="1504" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:118 %tmp_95 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_85, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1505" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="38" op_0_bw="1" op_1_bw="38" op_2_bw="38">
<![CDATA[
.split:121 %select_ln1118_13 = select i1 %trunc_ln1118, i38 29, i38 274877906915

]]></Node>
<StgValue><ssdm name="select_ln1118_13"/></StgValue>
</operation>

<operation id="1506" st_id="90" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:122 %mul_ln1118_67 = mul i38 %select_ln1118_13, i38 %sext_ln1116_83

]]></Node>
<StgValue><ssdm name="mul_ln1118_67"/></StgValue>
</operation>

<operation id="1507" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
.split:127 %select_ln703_10 = select i1 %trunc_ln1118, i40 30, i40 1099511627707

]]></Node>
<StgValue><ssdm name="select_ln703_10"/></StgValue>
</operation>

<operation id="1508" st_id="90" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:128 %mul_ln703_18 = mul i40 %select_ln703_10, i40 %sext_ln1116_84

]]></Node>
<StgValue><ssdm name="mul_ln703_18"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1509" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:119 %shl_ln728_83 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_95, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_83"/></StgValue>
</operation>

<operation id="1510" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:120 %add_ln1192_86 = add i40 %shl_ln728_83, i40 %mul_ln703_17

]]></Node>
<StgValue><ssdm name="add_ln1192_86"/></StgValue>
</operation>

<operation id="1511" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:123 %tmp_96 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_86, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1512" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:124 %shl_ln728_84 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_96, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_84"/></StgValue>
</operation>

<operation id="1513" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="40" op_0_bw="38">
<![CDATA[
.split:125 %sext_ln703_68 = sext i38 %mul_ln1118_67

]]></Node>
<StgValue><ssdm name="sext_ln703_68"/></StgValue>
</operation>

<operation id="1514" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:126 %add_ln1192_87 = add i40 %shl_ln728_84, i40 %sext_ln703_68

]]></Node>
<StgValue><ssdm name="add_ln1192_87"/></StgValue>
</operation>

<operation id="1515" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:129 %tmp_97 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_87, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1516" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:130 %shl_ln728_85 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_97, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_85"/></StgValue>
</operation>

<operation id="1517" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:131 %add_ln1192_88 = add i40 %shl_ln728_85, i40 %mul_ln703_18

]]></Node>
<StgValue><ssdm name="add_ln1192_88"/></StgValue>
</operation>

<operation id="1518" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
.split:132 %select_ln703_11 = select i1 %trunc_ln1118, i40 77, i40 1099511627727

]]></Node>
<StgValue><ssdm name="select_ln703_11"/></StgValue>
</operation>

<operation id="1519" st_id="91" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:133 %mul_ln703_19 = mul i40 %select_ln703_11, i40 %sext_ln1116_85

]]></Node>
<StgValue><ssdm name="mul_ln703_19"/></StgValue>
</operation>

<operation id="1520" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:134 %tmp_98 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_88, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1521" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:135 %shl_ln728_86 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_98, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_86"/></StgValue>
</operation>

<operation id="1522" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:136 %add_ln1192_89 = add i40 %shl_ln728_86, i40 %mul_ln703_19

]]></Node>
<StgValue><ssdm name="add_ln1192_89"/></StgValue>
</operation>

<operation id="1523" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
.split:137 %select_ln703_12 = select i1 %trunc_ln1118, i40 1099511627751, i40 79

]]></Node>
<StgValue><ssdm name="select_ln703_12"/></StgValue>
</operation>

<operation id="1524" st_id="91" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:138 %mul_ln703_20 = mul i40 %select_ln703_12, i40 %sext_ln1116_86

]]></Node>
<StgValue><ssdm name="mul_ln703_20"/></StgValue>
</operation>

<operation id="1525" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:139 %tmp_99 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_89, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1526" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:140 %shl_ln728_87 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_99, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_87"/></StgValue>
</operation>

<operation id="1527" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:141 %add_ln1192_90 = add i40 %shl_ln728_87, i40 %mul_ln703_20

]]></Node>
<StgValue><ssdm name="add_ln1192_90"/></StgValue>
</operation>

<operation id="1528" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="39" op_0_bw="1" op_1_bw="39" op_2_bw="39">
<![CDATA[
.split:142 %select_ln1118_14 = select i1 %trunc_ln1118, i39 54, i39 78

]]></Node>
<StgValue><ssdm name="select_ln1118_14"/></StgValue>
</operation>

<operation id="1529" st_id="91" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split:143 %mul_ln1118_68 = mul i39 %select_ln1118_14, i39 %sext_ln1116_87

]]></Node>
<StgValue><ssdm name="mul_ln1118_68"/></StgValue>
</operation>

<operation id="1530" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:144 %tmp_100 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_90, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1531" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="38" op_0_bw="1" op_1_bw="38" op_2_bw="38">
<![CDATA[
.split:148 %select_ln1118_15 = select i1 %trunc_ln1118, i38 28, i38 35

]]></Node>
<StgValue><ssdm name="select_ln1118_15"/></StgValue>
</operation>

<operation id="1532" st_id="91" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.split:149 %mul_ln1118_69 = mul i38 %select_ln1118_15, i38 %sext_ln1116_88

]]></Node>
<StgValue><ssdm name="mul_ln1118_69"/></StgValue>
</operation>

<operation id="1533" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="39" op_0_bw="1" op_1_bw="39" op_2_bw="39">
<![CDATA[
.split:154 %select_ln1118_16 = select i1 %trunc_ln1118, i39 549755813869, i39 549755813842

]]></Node>
<StgValue><ssdm name="select_ln1118_16"/></StgValue>
</operation>

<operation id="1534" st_id="91" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split:155 %mul_ln1118_70 = mul i39 %select_ln1118_16, i39 %sext_ln1116_89

]]></Node>
<StgValue><ssdm name="mul_ln1118_70"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1535" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln59"/></StgValue>
</operation>

<operation id="1536" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:145 %shl_ln728_88 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_100, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_88"/></StgValue>
</operation>

<operation id="1537" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="40" op_0_bw="39">
<![CDATA[
.split:146 %sext_ln703_69 = sext i39 %mul_ln1118_68

]]></Node>
<StgValue><ssdm name="sext_ln703_69"/></StgValue>
</operation>

<operation id="1538" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:147 %add_ln1192_91 = add i40 %shl_ln728_88, i40 %sext_ln703_69

]]></Node>
<StgValue><ssdm name="add_ln1192_91"/></StgValue>
</operation>

<operation id="1539" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:150 %tmp_101 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_91, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1540" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:151 %shl_ln728_89 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_101, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_89"/></StgValue>
</operation>

<operation id="1541" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="40" op_0_bw="38">
<![CDATA[
.split:152 %sext_ln703_70 = sext i38 %mul_ln1118_69

]]></Node>
<StgValue><ssdm name="sext_ln703_70"/></StgValue>
</operation>

<operation id="1542" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:153 %add_ln1192_92 = add i40 %shl_ln728_89, i40 %sext_ln703_70

]]></Node>
<StgValue><ssdm name="add_ln1192_92"/></StgValue>
</operation>

<operation id="1543" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:156 %tmp_102 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_92, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1544" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:157 %shl_ln728_90 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_102, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_90"/></StgValue>
</operation>

<operation id="1545" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="40" op_0_bw="39">
<![CDATA[
.split:158 %sext_ln703_71 = sext i39 %mul_ln1118_70

]]></Node>
<StgValue><ssdm name="sext_ln703_71"/></StgValue>
</operation>

<operation id="1546" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:159 %add_ln1192_93 = add i40 %shl_ln728_90, i40 %sext_ln703_71

]]></Node>
<StgValue><ssdm name="add_ln1192_93"/></StgValue>
</operation>

<operation id="1547" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="39" op_0_bw="1" op_1_bw="39" op_2_bw="39">
<![CDATA[
.split:160 %select_ln1118_17 = select i1 %trunc_ln1118, i39 549755813852, i39 549755813834

]]></Node>
<StgValue><ssdm name="select_ln1118_17"/></StgValue>
</operation>

<operation id="1548" st_id="92" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
.split:161 %mul_ln1118_71 = mul i39 %select_ln1118_17, i39 %sext_ln1116_90

]]></Node>
<StgValue><ssdm name="mul_ln1118_71"/></StgValue>
</operation>

<operation id="1549" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:162 %tmp_103 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_93, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1550" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:163 %shl_ln728_91 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_103, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_91"/></StgValue>
</operation>

<operation id="1551" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="40" op_0_bw="39">
<![CDATA[
.split:164 %sext_ln703_72 = sext i39 %mul_ln1118_71

]]></Node>
<StgValue><ssdm name="sext_ln703_72"/></StgValue>
</operation>

<operation id="1552" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:165 %add_ln1192_94 = add i40 %shl_ln728_91, i40 %sext_ln703_72

]]></Node>
<StgValue><ssdm name="add_ln1192_94"/></StgValue>
</operation>

<operation id="1553" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="39" op_0_bw="1" op_1_bw="39" op_2_bw="39">
<![CDATA[
.split:166 %select_ln1118_18 = select i1 %trunc_ln1118, i39 %sub_ln1118_8_cast, i39 %mul_ln1118_61

]]></Node>
<StgValue><ssdm name="select_ln1118_18"/></StgValue>
</operation>

<operation id="1554" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:167 %tmp_104 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_94, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1555" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:168 %shl_ln728_92 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_104, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_92"/></StgValue>
</operation>

<operation id="1556" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="40" op_0_bw="39">
<![CDATA[
.split:169 %sext_ln703_73 = sext i39 %select_ln1118_18

]]></Node>
<StgValue><ssdm name="sext_ln703_73"/></StgValue>
</operation>

<operation id="1557" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:170 %add_ln1192_95 = add i40 %shl_ln728_92, i40 %sext_ln703_73

]]></Node>
<StgValue><ssdm name="add_ln1192_95"/></StgValue>
</operation>

<operation id="1558" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:171 %temp_output3_0_0_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_95, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="temp_output3_0_0_V"/></StgValue>
</operation>

<operation id="1559" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:172 %temp_output3_0_1_V_1 = select i1 %trunc_ln1118, i32 %temp_output3_0_0_V, i32 %temp_output3_V_0_1_0466

]]></Node>
<StgValue><ssdm name="temp_output3_0_1_V_1"/></StgValue>
</operation>

<operation id="1560" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:173 %temp_output3_0_1_V_2 = select i1 %trunc_ln1118, i32 %temp_output3_V_0_0_0, i32 %temp_output3_0_0_V

]]></Node>
<StgValue><ssdm name="temp_output3_0_1_V_2"/></StgValue>
</operation>

<operation id="1561" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="0" op_0_bw="0">
<![CDATA[
.split:174 %br_ln0 = br void %_Z13hw_act_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1562" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.preheader:0 %br_ln0 = br void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1563" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i:0 %i_3 = phi i2 %add_ln109, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split, i2 0, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.preheader

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="1564" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i:1 %max_idx_V = phi i32 %max_idx_V_1, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split, i32 4294967040, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.preheader

]]></Node>
<StgValue><ssdm name="max_idx_V"/></StgValue>
</operation>

<operation id="1565" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i:2 %max_val_V = phi i32 %max_val_V_1, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split, i32 4294935040, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.preheader

]]></Node>
<StgValue><ssdm name="max_val_V"/></StgValue>
</operation>

<operation id="1566" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i:3 %add_ln109 = add i2 %i_3, i2 1

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>

<operation id="1567" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1568" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i:5 %icmp_ln109 = icmp_eq  i2 %i_3, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln109"/></StgValue>
</operation>

<operation id="1569" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i:6 %empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="1570" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i:7 %br_ln109 = br i1 %icmp_ln109, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split, void %_Z13hw_act_layer3PA2_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EERS2_.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="1571" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split:0 %specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln108"/></StgValue>
</operation>

<operation id="1572" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="1" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split:1 %trunc_ln1494 = trunc i2 %i_3

]]></Node>
<StgValue><ssdm name="trunc_ln1494"/></StgValue>
</operation>

<operation id="1573" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split:2 %select_ln1494 = select i1 %trunc_ln1494, i32 %temp_output3_V_0_1_0466, i32 %temp_output3_V_0_0_0

]]></Node>
<StgValue><ssdm name="select_ln1494"/></StgValue>
</operation>

<operation id="1574" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split:3 %icmp_ln1494 = icmp_sgt  i32 %select_ln1494, i32 %max_val_V

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="1575" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split:4 %max_val_V_1 = select i1 %icmp_ln1494, i32 %select_ln1494, i32 %max_val_V

]]></Node>
<StgValue><ssdm name="max_val_V_1"/></StgValue>
</operation>

<operation id="1576" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split:5 %shl_ln2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %trunc_ln1494, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="1577" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split:6 %zext_ln111 = zext i9 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="1578" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split:7 %max_idx_V_1 = select i1 %icmp_ln1494, i32 %zext_ln111, i32 %max_idx_V

]]></Node>
<StgValue><ssdm name="max_idx_V_1"/></StgValue>
</operation>

<operation id="1579" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split:8 %br_ln0 = br void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1580" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13hw_act_layer3PA2_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EERS2_.exit_ifconv:0 %ret_V = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %max_idx_V, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="1581" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z13hw_act_layer3PA2_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EERS2_.exit_ifconv:1 %p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %max_idx_V, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="1582" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="8" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer3PA2_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EERS2_.exit_ifconv:2 %trunc_ln851 = trunc i32 %max_idx_V

]]></Node>
<StgValue><ssdm name="trunc_ln851"/></StgValue>
</operation>

<operation id="1583" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z13hw_act_layer3PA2_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EERS2_.exit_ifconv:3 %icmp_ln851 = icmp_eq  i8 %trunc_ln851, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln851"/></StgValue>
</operation>

<operation id="1584" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_Z13hw_act_layer3PA2_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EERS2_.exit_ifconv:4 %ret_V_1 = add i24 %ret_V, i24 1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="1585" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_Z13hw_act_layer3PA2_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EERS2_.exit_ifconv:5 %select_ln850 = select i1 %icmp_ln851, i24 %ret_V, i24 %ret_V_1

]]></Node>
<StgValue><ssdm name="select_ln850"/></StgValue>
</operation>

<operation id="1586" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_Z13hw_act_layer3PA2_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EERS2_.exit_ifconv:6 %ret_V_3 = select i1 %p_Result_7, i24 %select_ln850, i24 %ret_V

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="1587" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="24">
<![CDATA[
_Z13hw_act_layer3PA2_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EERS2_.exit_ifconv:7 %sext_ln545 = sext i24 %ret_V_3

]]></Node>
<StgValue><ssdm name="sext_ln545"/></StgValue>
</operation>

<operation id="1588" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="0" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer3PA2_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EERS2_.exit_ifconv:8 %ret_ln152 = ret i32 %sext_ln545

]]></Node>
<StgValue><ssdm name="ret_ln152"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
