// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cmult (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        resultx_address0,
        resultx_ce0,
        resultx_we0,
        resultx_d0,
        resultz_address0,
        resultz_ce0,
        resultz_we0,
        resultz_d0,
        n_address0,
        n_ce0,
        n_q0,
        q_address0,
        q_ce0,
        q_q0
);

parameter    ap_ST_fsm_state1 = 50'd1;
parameter    ap_ST_fsm_state2 = 50'd2;
parameter    ap_ST_fsm_state3 = 50'd4;
parameter    ap_ST_fsm_state4 = 50'd8;
parameter    ap_ST_fsm_state5 = 50'd16;
parameter    ap_ST_fsm_state6 = 50'd32;
parameter    ap_ST_fsm_state7 = 50'd64;
parameter    ap_ST_fsm_state8 = 50'd128;
parameter    ap_ST_fsm_state9 = 50'd256;
parameter    ap_ST_fsm_state10 = 50'd512;
parameter    ap_ST_fsm_state11 = 50'd1024;
parameter    ap_ST_fsm_state12 = 50'd2048;
parameter    ap_ST_fsm_state13 = 50'd4096;
parameter    ap_ST_fsm_state14 = 50'd8192;
parameter    ap_ST_fsm_state15 = 50'd16384;
parameter    ap_ST_fsm_state16 = 50'd32768;
parameter    ap_ST_fsm_state17 = 50'd65536;
parameter    ap_ST_fsm_state18 = 50'd131072;
parameter    ap_ST_fsm_state19 = 50'd262144;
parameter    ap_ST_fsm_state20 = 50'd524288;
parameter    ap_ST_fsm_state21 = 50'd1048576;
parameter    ap_ST_fsm_state22 = 50'd2097152;
parameter    ap_ST_fsm_state23 = 50'd4194304;
parameter    ap_ST_fsm_state24 = 50'd8388608;
parameter    ap_ST_fsm_state25 = 50'd16777216;
parameter    ap_ST_fsm_state26 = 50'd33554432;
parameter    ap_ST_fsm_state27 = 50'd67108864;
parameter    ap_ST_fsm_state28 = 50'd134217728;
parameter    ap_ST_fsm_state29 = 50'd268435456;
parameter    ap_ST_fsm_state30 = 50'd536870912;
parameter    ap_ST_fsm_state31 = 50'd1073741824;
parameter    ap_ST_fsm_state32 = 50'd2147483648;
parameter    ap_ST_fsm_state33 = 50'd4294967296;
parameter    ap_ST_fsm_state34 = 50'd8589934592;
parameter    ap_ST_fsm_state35 = 50'd17179869184;
parameter    ap_ST_fsm_state36 = 50'd34359738368;
parameter    ap_ST_fsm_state37 = 50'd68719476736;
parameter    ap_ST_fsm_state38 = 50'd137438953472;
parameter    ap_ST_fsm_state39 = 50'd274877906944;
parameter    ap_ST_fsm_state40 = 50'd549755813888;
parameter    ap_ST_fsm_state41 = 50'd1099511627776;
parameter    ap_ST_fsm_state42 = 50'd2199023255552;
parameter    ap_ST_fsm_state43 = 50'd4398046511104;
parameter    ap_ST_fsm_state44 = 50'd8796093022208;
parameter    ap_ST_fsm_state45 = 50'd17592186044416;
parameter    ap_ST_fsm_state46 = 50'd35184372088832;
parameter    ap_ST_fsm_state47 = 50'd70368744177664;
parameter    ap_ST_fsm_state48 = 50'd140737488355328;
parameter    ap_ST_fsm_state49 = 50'd281474976710656;
parameter    ap_ST_fsm_state50 = 50'd562949953421312;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] resultx_address0;
output   resultx_ce0;
output   resultx_we0;
output  [63:0] resultx_d0;
output  [3:0] resultz_address0;
output   resultz_ce0;
output   resultz_we0;
output  [63:0] resultz_d0;
output  [4:0] n_address0;
output   n_ce0;
input  [7:0] n_q0;
output  [3:0] q_address0;
output   q_ce0;
input  [25:0] q_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg resultx_ce0;
reg resultx_we0;
reg resultz_ce0;
reg resultz_we0;
reg n_ce0;
reg[3:0] q_address0;
reg q_ce0;

(* fsm_encoding = "none" *) reg   [49:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [5:0] grp_fu_500_p2;
reg   [5:0] reg_359;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state49;
reg   [4:0] reg_403;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state19;
reg   [5:0] reg_447;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state13;
reg   [3:0] reg_489;
wire    ap_CS_fsm_state47;
wire   [63:0] tmp_i_fu_1035_p1;
reg   [63:0] tmp_i_reg_1136;
wire   [0:0] exitcond_i_fu_1029_p2;
wire   [0:0] tmp_848_fu_1045_p2;
wire    ap_CS_fsm_state18;
reg   [0:0] tmp_926_reg_1162;
wire   [0:0] tmp_851_fu_1062_p2;
wire   [7:0] byte_1_fu_1078_p2;
reg   [7:0] byte_1_reg_1168;
wire   [63:0] tmp_i7_fu_1090_p1;
reg   [63:0] tmp_i7_reg_1176;
wire   [0:0] exitcond_i6_fu_1084_p2;
wire   [63:0] tmp_i6_fu_1101_p1;
reg   [63:0] tmp_i6_reg_1189;
wire   [0:0] exitcond_i3_fu_1095_p2;
reg   [4:0] nqpqx_address0;
reg    nqpqx_ce0;
reg    nqpqx_we0;
reg   [63:0] nqpqx_d0;
wire   [63:0] nqpqx_q0;
reg    nqpqx_ce1;
reg    nqpqx_we1;
wire   [63:0] nqpqx_q1;
reg   [4:0] nqpqz_address0;
reg    nqpqz_ce0;
reg    nqpqz_we0;
reg   [63:0] nqpqz_d0;
wire   [63:0] nqpqz_q0;
reg    nqpqz_ce1;
wire   [63:0] nqpqz_q1;
reg   [4:0] nqx_address0;
reg    nqx_ce0;
reg    nqx_we0;
reg   [63:0] nqx_d0;
wire   [63:0] nqx_q0;
reg    nqx_ce1;
reg    nqx_we1;
wire   [63:0] nqx_q1;
reg   [4:0] nqz_address0;
reg    nqz_ce0;
reg    nqz_we0;
reg   [63:0] nqz_d0;
wire   [63:0] nqz_q0;
reg    nqz_ce1;
wire   [63:0] nqz_q1;
reg   [4:0] t_address0;
reg    t_ce0;
reg    t_we0;
reg   [63:0] t_d0;
wire   [63:0] t_q0;
reg   [4:0] nqpqx2_address0;
reg    nqpqx2_ce0;
reg    nqpqx2_we0;
reg   [63:0] nqpqx2_d0;
wire   [63:0] nqpqx2_q0;
reg   [4:0] nqpqz2_address0;
reg    nqpqz2_ce0;
reg    nqpqz2_we0;
reg   [63:0] nqpqz2_d0;
wire   [63:0] nqpqz2_q0;
reg   [4:0] nqx2_address0;
reg    nqx2_ce0;
reg    nqx2_we0;
reg   [63:0] nqx2_d0;
wire   [63:0] nqx2_q0;
reg    nqx2_ce1;
reg    nqx2_we1;
wire   [63:0] nqx2_q1;
reg   [4:0] nqz2_address0;
reg    nqz2_ce0;
reg    nqz2_we0;
reg   [63:0] nqz2_d0;
wire   [63:0] nqz2_q0;
reg    nqz2_ce1;
reg    nqz2_we1;
wire   [63:0] nqz2_q1;
wire    grp_fmonty_fu_896_ap_start;
wire    grp_fmonty_fu_896_ap_done;
wire    grp_fmonty_fu_896_ap_idle;
wire    grp_fmonty_fu_896_ap_ready;
wire   [4:0] grp_fmonty_fu_896_x2_address0;
wire    grp_fmonty_fu_896_x2_ce0;
wire    grp_fmonty_fu_896_x2_we0;
wire   [63:0] grp_fmonty_fu_896_x2_d0;
wire   [4:0] grp_fmonty_fu_896_x2_address1;
wire    grp_fmonty_fu_896_x2_ce1;
wire    grp_fmonty_fu_896_x2_we1;
wire   [63:0] grp_fmonty_fu_896_x2_d1;
wire   [4:0] grp_fmonty_fu_896_z2_address0;
wire    grp_fmonty_fu_896_z2_ce0;
wire    grp_fmonty_fu_896_z2_we0;
wire   [63:0] grp_fmonty_fu_896_z2_d0;
wire   [4:0] grp_fmonty_fu_896_z2_address1;
wire    grp_fmonty_fu_896_z2_ce1;
wire    grp_fmonty_fu_896_z2_we1;
wire   [63:0] grp_fmonty_fu_896_z2_d1;
wire   [4:0] grp_fmonty_fu_896_x3_address0;
wire    grp_fmonty_fu_896_x3_ce0;
wire    grp_fmonty_fu_896_x3_we0;
wire   [63:0] grp_fmonty_fu_896_x3_d0;
wire   [4:0] grp_fmonty_fu_896_z3_address0;
wire    grp_fmonty_fu_896_z3_ce0;
wire    grp_fmonty_fu_896_z3_we0;
wire   [63:0] grp_fmonty_fu_896_z3_d0;
wire   [4:0] grp_fmonty_fu_896_x_address0;
wire    grp_fmonty_fu_896_x_ce0;
wire    grp_fmonty_fu_896_x_we0;
wire   [63:0] grp_fmonty_fu_896_x_d0;
wire   [4:0] grp_fmonty_fu_896_x_address1;
wire    grp_fmonty_fu_896_x_ce1;
wire    grp_fmonty_fu_896_x_we1;
wire   [63:0] grp_fmonty_fu_896_x_d1;
wire   [4:0] grp_fmonty_fu_896_z_address0;
wire    grp_fmonty_fu_896_z_ce0;
wire    grp_fmonty_fu_896_z_we0;
wire   [63:0] grp_fmonty_fu_896_z_d0;
wire   [4:0] grp_fmonty_fu_896_z_address1;
wire    grp_fmonty_fu_896_z_ce1;
wire   [4:0] grp_fmonty_fu_896_xprime_address0;
wire    grp_fmonty_fu_896_xprime_ce0;
wire    grp_fmonty_fu_896_xprime_we0;
wire   [63:0] grp_fmonty_fu_896_xprime_d0;
wire   [4:0] grp_fmonty_fu_896_xprime_address1;
wire    grp_fmonty_fu_896_xprime_ce1;
wire    grp_fmonty_fu_896_xprime_we1;
wire   [63:0] grp_fmonty_fu_896_xprime_d1;
wire   [4:0] grp_fmonty_fu_896_zprime_address0;
wire    grp_fmonty_fu_896_zprime_ce0;
wire    grp_fmonty_fu_896_zprime_we0;
wire   [63:0] grp_fmonty_fu_896_zprime_d0;
wire   [4:0] grp_fmonty_fu_896_zprime_address1;
wire    grp_fmonty_fu_896_zprime_ce1;
wire   [3:0] grp_fmonty_fu_896_qmqp_address0;
wire    grp_fmonty_fu_896_qmqp_ce0;
wire    grp_swap_conditional_fu_910_ap_start;
wire    grp_swap_conditional_fu_910_ap_done;
wire    grp_swap_conditional_fu_910_ap_idle;
wire    grp_swap_conditional_fu_910_ap_ready;
wire   [4:0] grp_swap_conditional_fu_910_a_address0;
wire    grp_swap_conditional_fu_910_a_ce0;
wire    grp_swap_conditional_fu_910_a_we0;
wire   [63:0] grp_swap_conditional_fu_910_a_d0;
reg   [63:0] grp_swap_conditional_fu_910_a_q0;
wire   [4:0] grp_swap_conditional_fu_910_b_address0;
wire    grp_swap_conditional_fu_910_b_ce0;
wire    grp_swap_conditional_fu_910_b_we0;
wire   [63:0] grp_swap_conditional_fu_910_b_d0;
reg   [63:0] grp_swap_conditional_fu_910_b_q0;
wire    grp_swap_conditional_fu_917_ap_start;
wire    grp_swap_conditional_fu_917_ap_done;
wire    grp_swap_conditional_fu_917_ap_idle;
wire    grp_swap_conditional_fu_917_ap_ready;
wire   [4:0] grp_swap_conditional_fu_917_a_address0;
wire    grp_swap_conditional_fu_917_a_ce0;
wire    grp_swap_conditional_fu_917_a_we0;
wire   [63:0] grp_swap_conditional_fu_917_a_d0;
wire   [4:0] grp_swap_conditional_fu_917_b_address0;
wire    grp_swap_conditional_fu_917_b_ce0;
wire    grp_swap_conditional_fu_917_b_we0;
wire   [63:0] grp_swap_conditional_fu_917_b_d0;
wire    grp_p_memcpy_1_fu_924_ap_start;
wire    grp_p_memcpy_1_fu_924_ap_done;
wire    grp_p_memcpy_1_fu_924_ap_idle;
wire    grp_p_memcpy_1_fu_924_ap_ready;
wire   [4:0] grp_p_memcpy_1_fu_924_dst_address0;
wire    grp_p_memcpy_1_fu_924_dst_ce0;
wire    grp_p_memcpy_1_fu_924_dst_we0;
wire   [63:0] grp_p_memcpy_1_fu_924_dst_d0;
wire   [4:0] grp_p_memcpy_1_fu_924_src_address0;
wire    grp_p_memcpy_1_fu_924_src_ce0;
reg   [63:0] grp_p_memcpy_1_fu_924_src_q0;
reg   [4:0] invdar_reg_337;
wire   [0:0] tmp_s_fu_935_p2;
reg   [4:0] invdar3_reg_348;
wire   [0:0] tmp_833_fu_946_p2;
wire    ap_CS_fsm_state4;
wire   [0:0] tmp_835_fu_957_p2;
reg   [4:0] invdar9_reg_370;
wire    ap_CS_fsm_state6;
wire   [0:0] tmp_837_fu_968_p2;
reg   [4:0] invdar1_reg_381;
wire   [0:0] tmp_839_fu_979_p2;
reg   [4:0] invdar2_reg_392;
wire   [0:0] tmp_841_fu_990_p2;
wire   [0:0] tmp_843_fu_1001_p2;
reg   [4:0] invdar5_reg_414;
wire    ap_CS_fsm_state11;
wire   [0:0] tmp_845_fu_1012_p2;
reg   [4:0] invdar7_reg_425;
wire   [0:0] tmp_847_fu_1023_p2;
reg   [3:0] i_i_reg_436;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state16;
reg   [3:0] j_reg_458;
wire    ap_CS_fsm_state46;
reg   [7:0] byte1_reg_469;
reg   [3:0] i_i5_reg_478;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state50;
reg    ap_reg_grp_fmonty_fu_896_ap_start;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
reg    ap_reg_grp_swap_conditional_fu_910_ap_start;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state26;
reg    ap_reg_grp_swap_conditional_fu_917_ap_start;
reg    ap_reg_grp_p_memcpy_1_fu_924_ap_start;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state44;
wire   [63:0] tmp_fu_930_p1;
wire   [63:0] tmp_832_fu_941_p1;
wire   [63:0] tmp_834_fu_952_p1;
wire   [63:0] tmp_836_fu_963_p1;
wire   [63:0] tmp_838_fu_974_p1;
wire   [63:0] tmp_840_fu_985_p1;
wire   [63:0] tmp_842_fu_996_p1;
wire   [63:0] tmp_844_fu_1007_p1;
wire   [63:0] tmp_846_fu_1018_p1;
wire   [63:0] tmp_850_fu_1057_p1;
wire   [63:0] extLd_fu_1040_p1;
reg   [5:0] grp_fu_500_p0;
reg   [5:0] grp_fu_500_p1;
wire   [4:0] tmp_834_fu_952_p0;
wire   [4:0] tmp_835_fu_957_p0;
wire   [5:0] tmp_849_fu_1051_p2;
reg   [49:0] ap_NS_fsm;
reg    ap_block_state20_on_subcall_done;
reg    ap_block_state24_on_subcall_done;
reg    ap_block_state26_on_subcall_done;

// power-on initialization
initial begin
#0 ap_CS_fsm = 50'd1;
#0 ap_reg_grp_fmonty_fu_896_ap_start = 1'b0;
#0 ap_reg_grp_swap_conditional_fu_910_ap_start = 1'b0;
#0 ap_reg_grp_swap_conditional_fu_917_ap_start = 1'b0;
#0 ap_reg_grp_p_memcpy_1_fu_924_ap_start = 1'b0;
end

fsquare_t #(
    .DataWidth( 64 ),
    .AddressRange( 19 ),
    .AddressWidth( 5 ))
nqpqx_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(nqpqx_address0),
    .ce0(nqpqx_ce0),
    .we0(nqpqx_we0),
    .d0(nqpqx_d0),
    .q0(nqpqx_q0),
    .address1(grp_fmonty_fu_896_xprime_address1),
    .ce1(nqpqx_ce1),
    .we1(nqpqx_we1),
    .d1(grp_fmonty_fu_896_xprime_d1),
    .q1(nqpqx_q1)
);

fmonty_xx #(
    .DataWidth( 64 ),
    .AddressRange( 19 ),
    .AddressWidth( 5 ))
nqpqz_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(nqpqz_address0),
    .ce0(nqpqz_ce0),
    .we0(nqpqz_we0),
    .d0(nqpqz_d0),
    .q0(nqpqz_q0),
    .address1(grp_fmonty_fu_896_zprime_address1),
    .ce1(nqpqz_ce1),
    .q1(nqpqz_q1)
);

fsquare_t #(
    .DataWidth( 64 ),
    .AddressRange( 19 ),
    .AddressWidth( 5 ))
nqx_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(nqx_address0),
    .ce0(nqx_ce0),
    .we0(nqx_we0),
    .d0(nqx_d0),
    .q0(nqx_q0),
    .address1(grp_fmonty_fu_896_x_address1),
    .ce1(nqx_ce1),
    .we1(nqx_we1),
    .d1(grp_fmonty_fu_896_x_d1),
    .q1(nqx_q1)
);

fmonty_xx #(
    .DataWidth( 64 ),
    .AddressRange( 19 ),
    .AddressWidth( 5 ))
nqz_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(nqz_address0),
    .ce0(nqz_ce0),
    .we0(nqz_we0),
    .d0(nqz_d0),
    .q0(nqz_q0),
    .address1(grp_fmonty_fu_896_z_address1),
    .ce1(nqz_ce1),
    .q1(nqz_q1)
);

fmonty_zz #(
    .DataWidth( 64 ),
    .AddressRange( 19 ),
    .AddressWidth( 5 ))
t_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(t_address0),
    .ce0(t_ce0),
    .we0(t_we0),
    .d0(t_d0),
    .q0(t_q0)
);

fmonty_zz #(
    .DataWidth( 64 ),
    .AddressRange( 19 ),
    .AddressWidth( 5 ))
nqpqx2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(nqpqx2_address0),
    .ce0(nqpqx2_ce0),
    .we0(nqpqx2_we0),
    .d0(nqpqx2_d0),
    .q0(nqpqx2_q0)
);

fmonty_zz #(
    .DataWidth( 64 ),
    .AddressRange( 19 ),
    .AddressWidth( 5 ))
nqpqz2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(nqpqz2_address0),
    .ce0(nqpqz2_ce0),
    .we0(nqpqz2_we0),
    .d0(nqpqz2_d0),
    .q0(nqpqz2_q0)
);

fsquare_t #(
    .DataWidth( 64 ),
    .AddressRange( 19 ),
    .AddressWidth( 5 ))
nqx2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(nqx2_address0),
    .ce0(nqx2_ce0),
    .we0(nqx2_we0),
    .d0(nqx2_d0),
    .q0(nqx2_q0),
    .address1(grp_fmonty_fu_896_x2_address1),
    .ce1(nqx2_ce1),
    .we1(nqx2_we1),
    .d1(grp_fmonty_fu_896_x2_d1),
    .q1(nqx2_q1)
);

fsquare_t #(
    .DataWidth( 64 ),
    .AddressRange( 19 ),
    .AddressWidth( 5 ))
nqz2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(nqz2_address0),
    .ce0(nqz2_ce0),
    .we0(nqz2_we0),
    .d0(nqz2_d0),
    .q0(nqz2_q0),
    .address1(grp_fmonty_fu_896_z2_address1),
    .ce1(nqz2_ce1),
    .we1(nqz2_we1),
    .d1(grp_fmonty_fu_896_z2_d1),
    .q1(nqz2_q1)
);

fmonty grp_fmonty_fu_896(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fmonty_fu_896_ap_start),
    .ap_done(grp_fmonty_fu_896_ap_done),
    .ap_idle(grp_fmonty_fu_896_ap_idle),
    .ap_ready(grp_fmonty_fu_896_ap_ready),
    .x2_address0(grp_fmonty_fu_896_x2_address0),
    .x2_ce0(grp_fmonty_fu_896_x2_ce0),
    .x2_we0(grp_fmonty_fu_896_x2_we0),
    .x2_d0(grp_fmonty_fu_896_x2_d0),
    .x2_q0(nqx2_q0),
    .x2_address1(grp_fmonty_fu_896_x2_address1),
    .x2_ce1(grp_fmonty_fu_896_x2_ce1),
    .x2_we1(grp_fmonty_fu_896_x2_we1),
    .x2_d1(grp_fmonty_fu_896_x2_d1),
    .x2_q1(nqx2_q1),
    .z2_address0(grp_fmonty_fu_896_z2_address0),
    .z2_ce0(grp_fmonty_fu_896_z2_ce0),
    .z2_we0(grp_fmonty_fu_896_z2_we0),
    .z2_d0(grp_fmonty_fu_896_z2_d0),
    .z2_q0(nqz2_q0),
    .z2_address1(grp_fmonty_fu_896_z2_address1),
    .z2_ce1(grp_fmonty_fu_896_z2_ce1),
    .z2_we1(grp_fmonty_fu_896_z2_we1),
    .z2_d1(grp_fmonty_fu_896_z2_d1),
    .z2_q1(nqz2_q1),
    .x3_address0(grp_fmonty_fu_896_x3_address0),
    .x3_ce0(grp_fmonty_fu_896_x3_ce0),
    .x3_we0(grp_fmonty_fu_896_x3_we0),
    .x3_d0(grp_fmonty_fu_896_x3_d0),
    .z3_address0(grp_fmonty_fu_896_z3_address0),
    .z3_ce0(grp_fmonty_fu_896_z3_ce0),
    .z3_we0(grp_fmonty_fu_896_z3_we0),
    .z3_d0(grp_fmonty_fu_896_z3_d0),
    .x_address0(grp_fmonty_fu_896_x_address0),
    .x_ce0(grp_fmonty_fu_896_x_ce0),
    .x_we0(grp_fmonty_fu_896_x_we0),
    .x_d0(grp_fmonty_fu_896_x_d0),
    .x_q0(nqx_q0),
    .x_address1(grp_fmonty_fu_896_x_address1),
    .x_ce1(grp_fmonty_fu_896_x_ce1),
    .x_we1(grp_fmonty_fu_896_x_we1),
    .x_d1(grp_fmonty_fu_896_x_d1),
    .x_q1(nqx_q1),
    .z_address0(grp_fmonty_fu_896_z_address0),
    .z_ce0(grp_fmonty_fu_896_z_ce0),
    .z_we0(grp_fmonty_fu_896_z_we0),
    .z_d0(grp_fmonty_fu_896_z_d0),
    .z_q0(nqz_q0),
    .z_address1(grp_fmonty_fu_896_z_address1),
    .z_ce1(grp_fmonty_fu_896_z_ce1),
    .z_q1(nqz_q1),
    .xprime_address0(grp_fmonty_fu_896_xprime_address0),
    .xprime_ce0(grp_fmonty_fu_896_xprime_ce0),
    .xprime_we0(grp_fmonty_fu_896_xprime_we0),
    .xprime_d0(grp_fmonty_fu_896_xprime_d0),
    .xprime_q0(nqpqx_q0),
    .xprime_address1(grp_fmonty_fu_896_xprime_address1),
    .xprime_ce1(grp_fmonty_fu_896_xprime_ce1),
    .xprime_we1(grp_fmonty_fu_896_xprime_we1),
    .xprime_d1(grp_fmonty_fu_896_xprime_d1),
    .xprime_q1(nqpqx_q1),
    .zprime_address0(grp_fmonty_fu_896_zprime_address0),
    .zprime_ce0(grp_fmonty_fu_896_zprime_ce0),
    .zprime_we0(grp_fmonty_fu_896_zprime_we0),
    .zprime_d0(grp_fmonty_fu_896_zprime_d0),
    .zprime_q0(nqpqz_q0),
    .zprime_address1(grp_fmonty_fu_896_zprime_address1),
    .zprime_ce1(grp_fmonty_fu_896_zprime_ce1),
    .zprime_q1(nqpqz_q1),
    .qmqp_address0(grp_fmonty_fu_896_qmqp_address0),
    .qmqp_ce0(grp_fmonty_fu_896_qmqp_ce0),
    .qmqp_q0(q_q0)
);

swap_conditional grp_swap_conditional_fu_910(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_swap_conditional_fu_910_ap_start),
    .ap_done(grp_swap_conditional_fu_910_ap_done),
    .ap_idle(grp_swap_conditional_fu_910_ap_idle),
    .ap_ready(grp_swap_conditional_fu_910_ap_ready),
    .a_address0(grp_swap_conditional_fu_910_a_address0),
    .a_ce0(grp_swap_conditional_fu_910_a_ce0),
    .a_we0(grp_swap_conditional_fu_910_a_we0),
    .a_d0(grp_swap_conditional_fu_910_a_d0),
    .a_q0(grp_swap_conditional_fu_910_a_q0),
    .b_address0(grp_swap_conditional_fu_910_b_address0),
    .b_ce0(grp_swap_conditional_fu_910_b_ce0),
    .b_we0(grp_swap_conditional_fu_910_b_we0),
    .b_d0(grp_swap_conditional_fu_910_b_d0),
    .b_q0(grp_swap_conditional_fu_910_b_q0),
    .iswap(tmp_926_reg_1162)
);

swap_conditional grp_swap_conditional_fu_917(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_swap_conditional_fu_917_ap_start),
    .ap_done(grp_swap_conditional_fu_917_ap_done),
    .ap_idle(grp_swap_conditional_fu_917_ap_idle),
    .ap_ready(grp_swap_conditional_fu_917_ap_ready),
    .a_address0(grp_swap_conditional_fu_917_a_address0),
    .a_ce0(grp_swap_conditional_fu_917_a_ce0),
    .a_we0(grp_swap_conditional_fu_917_a_we0),
    .a_d0(grp_swap_conditional_fu_917_a_d0),
    .a_q0(nqz_q0),
    .b_address0(grp_swap_conditional_fu_917_b_address0),
    .b_ce0(grp_swap_conditional_fu_917_b_ce0),
    .b_we0(grp_swap_conditional_fu_917_b_we0),
    .b_d0(grp_swap_conditional_fu_917_b_d0),
    .b_q0(nqpqz_q0),
    .iswap(tmp_926_reg_1162)
);

p_memcpy_1 grp_p_memcpy_1_fu_924(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_memcpy_1_fu_924_ap_start),
    .ap_done(grp_p_memcpy_1_fu_924_ap_done),
    .ap_idle(grp_p_memcpy_1_fu_924_ap_idle),
    .ap_ready(grp_p_memcpy_1_fu_924_ap_ready),
    .dst_address0(grp_p_memcpy_1_fu_924_dst_address0),
    .dst_ce0(grp_p_memcpy_1_fu_924_dst_ce0),
    .dst_we0(grp_p_memcpy_1_fu_924_dst_we0),
    .dst_d0(grp_p_memcpy_1_fu_924_dst_d0),
    .src_address0(grp_p_memcpy_1_fu_924_src_address0),
    .src_ce0(grp_p_memcpy_1_fu_924_src_ce0),
    .src_q0(grp_p_memcpy_1_fu_924_src_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_fmonty_fu_896_ap_start <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            ap_reg_grp_fmonty_fu_896_ap_start <= 1'b1;
        end else if ((1'b1 == grp_fmonty_fu_896_ap_ready)) begin
            ap_reg_grp_fmonty_fu_896_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_p_memcpy_1_fu_924_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state45))) begin
            ap_reg_grp_p_memcpy_1_fu_924_ap_start <= 1'b1;
        end else if ((1'b1 == grp_p_memcpy_1_fu_924_ap_ready)) begin
            ap_reg_grp_p_memcpy_1_fu_924_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_swap_conditional_fu_910_ap_start <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_state19) & (1'd0 == tmp_851_fu_1062_p2)) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state25))) begin
            ap_reg_grp_swap_conditional_fu_910_ap_start <= 1'b1;
        end else if ((1'b1 == grp_swap_conditional_fu_910_ap_ready)) begin
            ap_reg_grp_swap_conditional_fu_910_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_swap_conditional_fu_917_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state19) & (1'd0 == tmp_851_fu_1062_p2))) begin
            ap_reg_grp_swap_conditional_fu_917_ap_start <= 1'b1;
        end else if ((1'b1 == grp_swap_conditional_fu_917_ap_ready)) begin
            ap_reg_grp_swap_conditional_fu_917_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state46) & (grp_p_memcpy_1_fu_924_ap_done == 1'b1))) begin
        byte1_reg_469 <= byte_1_reg_1168;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        byte1_reg_469 <= n_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (tmp_848_fu_1045_p2 == 1'd1))) begin
        i_i5_reg_478 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        i_i5_reg_478 <= reg_489;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        i_i_reg_436 <= reg_403;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        i_i_reg_436 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (1'd1 == tmp_837_fu_968_p2))) begin
        invdar1_reg_381 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (1'd0 == tmp_839_fu_979_p2))) begin
        invdar1_reg_381 <= grp_fu_500_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (1'd1 == tmp_839_fu_979_p2))) begin
        invdar2_reg_392 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state9) & (1'd0 == tmp_841_fu_990_p2))) begin
        invdar2_reg_392 <= grp_fu_500_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_s_fu_935_p2 == 1'd1))) begin
        invdar3_reg_348 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (1'd0 == tmp_833_fu_946_p2))) begin
        invdar3_reg_348 <= grp_fu_500_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (1'd0 == tmp_845_fu_1012_p2))) begin
        invdar5_reg_414 <= grp_fu_500_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        invdar5_reg_414 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (1'd1 == tmp_845_fu_1012_p2))) begin
        invdar7_reg_425 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state13) & (1'd0 == tmp_847_fu_1023_p2))) begin
        invdar7_reg_425 <= grp_fu_500_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (1'd0 == tmp_837_fu_968_p2))) begin
        invdar9_reg_370 <= grp_fu_500_p2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        invdar9_reg_370 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'd0 == tmp_s_fu_935_p2))) begin
        invdar_reg_337 <= grp_fu_500_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        invdar_reg_337 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state46) & (grp_p_memcpy_1_fu_924_ap_done == 1'b1))) begin
        j_reg_458 <= reg_403;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        j_reg_458 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        reg_359 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state49) | ((1'b1 == ap_CS_fsm_state5) & (1'd0 == tmp_835_fu_957_p2)))) begin
        reg_359 <= grp_fu_500_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (1'd1 == tmp_841_fu_990_p2))) begin
        reg_403 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state19) | ((1'b1 == ap_CS_fsm_state10) & (1'd0 == tmp_843_fu_1001_p2)))) begin
        reg_403 <= grp_fu_500_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (exitcond_i_fu_1029_p2 == 1'd1))) begin
        reg_447 <= 6'd0;
    end else if (((1'b1 == ap_CS_fsm_state19) & (tmp_851_fu_1062_p2 == 1'd1))) begin
        reg_447 <= reg_359;
    end else if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state13))) begin
        reg_447 <= grp_fu_500_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state47) & (exitcond_i6_fu_1084_p2 == 1'd1))) begin
        reg_489 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        reg_489 <= reg_359;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        reg_489 <= grp_fu_500_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (1'd0 == tmp_851_fu_1062_p2))) begin
        byte_1_reg_1168[7 : 1] <= byte_1_fu_1078_p2[7 : 1];
        tmp_926_reg_1162 <= byte1_reg_469[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state49) & (1'd0 == exitcond_i3_fu_1095_p2))) begin
        tmp_i6_reg_1189[3 : 0] <= tmp_i6_fu_1101_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state47) & (1'd0 == exitcond_i6_fu_1084_p2))) begin
        tmp_i7_reg_1176[3 : 0] <= tmp_i7_fu_1090_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (exitcond_i_fu_1029_p2 == 1'd0))) begin
        tmp_i_reg_1136[3 : 0] <= tmp_i_fu_1035_p1[3 : 0];
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state49) & (exitcond_i3_fu_1095_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) & (exitcond_i3_fu_1095_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_fu_500_p0 = reg_489;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_500_p0 = i_i5_reg_478;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_500_p0 = j_reg_458;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_500_p0 = reg_447;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_500_p0 = i_i_reg_436;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_500_p0 = invdar7_reg_425;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_500_p0 = invdar5_reg_414;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_500_p0 = reg_403;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_500_p0 = invdar2_reg_392;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_500_p0 = invdar1_reg_381;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_500_p0 = invdar9_reg_370;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_500_p0 = reg_359;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_500_p0 = invdar3_reg_348;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_500_p0 = invdar_reg_337;
    end else begin
        grp_fu_500_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_500_p1 = 6'd1;
    end else if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state47))) begin
        grp_fu_500_p1 = 4'd1;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state13))) begin
        grp_fu_500_p1 = 5'd1;
    end else begin
        grp_fu_500_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_p_memcpy_1_fu_924_src_q0 = nqpqz2_q0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_p_memcpy_1_fu_924_src_q0 = nqpqz_q0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_p_memcpy_1_fu_924_src_q0 = nqpqx2_q0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_p_memcpy_1_fu_924_src_q0 = nqpqx_q0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_p_memcpy_1_fu_924_src_q0 = nqz2_q0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_p_memcpy_1_fu_924_src_q0 = nqz_q0;
    end else if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state40))) begin
        grp_p_memcpy_1_fu_924_src_q0 = t_q0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_p_memcpy_1_fu_924_src_q0 = nqx2_q0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_p_memcpy_1_fu_924_src_q0 = nqx_q0;
    end else begin
        grp_p_memcpy_1_fu_924_src_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_swap_conditional_fu_910_a_q0 = nqz2_q0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_swap_conditional_fu_910_a_q0 = nqx2_q0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_swap_conditional_fu_910_a_q0 = nqx_q0;
    end else begin
        grp_swap_conditional_fu_910_a_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_swap_conditional_fu_910_b_q0 = nqpqz2_q0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_swap_conditional_fu_910_b_q0 = nqpqx2_q0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_swap_conditional_fu_910_b_q0 = nqpqx_q0;
    end else begin
        grp_swap_conditional_fu_910_b_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        n_ce0 = 1'b1;
    end else begin
        n_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        nqpqx2_address0 = tmp_840_fu_985_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        nqpqx2_address0 = grp_p_memcpy_1_fu_924_src_address0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        nqpqx2_address0 = grp_p_memcpy_1_fu_924_dst_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        nqpqx2_address0 = grp_swap_conditional_fu_910_b_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        nqpqx2_address0 = grp_fmonty_fu_896_x3_address0;
    end else begin
        nqpqx2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        nqpqx2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        nqpqx2_ce0 = grp_p_memcpy_1_fu_924_src_ce0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        nqpqx2_ce0 = grp_p_memcpy_1_fu_924_dst_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        nqpqx2_ce0 = grp_swap_conditional_fu_910_b_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        nqpqx2_ce0 = grp_fmonty_fu_896_x3_ce0;
    end else begin
        nqpqx2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        nqpqx2_d0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        nqpqx2_d0 = grp_p_memcpy_1_fu_924_dst_d0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        nqpqx2_d0 = grp_swap_conditional_fu_910_b_d0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        nqpqx2_d0 = grp_fmonty_fu_896_x3_d0;
    end else begin
        nqpqx2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        nqpqx2_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        nqpqx2_we0 = grp_p_memcpy_1_fu_924_dst_we0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        nqpqx2_we0 = grp_swap_conditional_fu_910_b_we0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        nqpqx2_we0 = grp_fmonty_fu_896_x3_we0;
    end else begin
        nqpqx2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        nqpqx_address0 = tmp_i_reg_1136;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        nqpqx_address0 = tmp_fu_930_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        nqpqx_address0 = grp_p_memcpy_1_fu_924_src_address0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        nqpqx_address0 = grp_p_memcpy_1_fu_924_dst_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        nqpqx_address0 = grp_swap_conditional_fu_910_b_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        nqpqx_address0 = grp_fmonty_fu_896_xprime_address0;
    end else begin
        nqpqx_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state16))) begin
        nqpqx_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        nqpqx_ce0 = grp_p_memcpy_1_fu_924_src_ce0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        nqpqx_ce0 = grp_p_memcpy_1_fu_924_dst_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        nqpqx_ce0 = grp_swap_conditional_fu_910_b_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        nqpqx_ce0 = grp_fmonty_fu_896_xprime_ce0;
    end else begin
        nqpqx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        nqpqx_ce1 = grp_fmonty_fu_896_xprime_ce1;
    end else begin
        nqpqx_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        nqpqx_d0 = extLd_fu_1040_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        nqpqx_d0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        nqpqx_d0 = grp_p_memcpy_1_fu_924_dst_d0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        nqpqx_d0 = grp_swap_conditional_fu_910_b_d0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        nqpqx_d0 = grp_fmonty_fu_896_xprime_d0;
    end else begin
        nqpqx_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state16))) begin
        nqpqx_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        nqpqx_we0 = grp_p_memcpy_1_fu_924_dst_we0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        nqpqx_we0 = grp_swap_conditional_fu_910_b_we0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        nqpqx_we0 = grp_fmonty_fu_896_xprime_we0;
    end else begin
        nqpqx_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        nqpqx_we1 = grp_fmonty_fu_896_xprime_we1;
    end else begin
        nqpqx_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        nqpqz2_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        nqpqz2_address0 = tmp_842_fu_996_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        nqpqz2_address0 = grp_p_memcpy_1_fu_924_src_address0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        nqpqz2_address0 = grp_p_memcpy_1_fu_924_dst_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        nqpqz2_address0 = grp_swap_conditional_fu_910_b_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        nqpqz2_address0 = grp_fmonty_fu_896_z3_address0;
    end else begin
        nqpqz2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11))) begin
        nqpqz2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        nqpqz2_ce0 = grp_p_memcpy_1_fu_924_src_ce0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        nqpqz2_ce0 = grp_p_memcpy_1_fu_924_dst_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        nqpqz2_ce0 = grp_swap_conditional_fu_910_b_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        nqpqz2_ce0 = grp_fmonty_fu_896_z3_ce0;
    end else begin
        nqpqz2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        nqpqz2_d0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        nqpqz2_d0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        nqpqz2_d0 = grp_p_memcpy_1_fu_924_dst_d0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        nqpqz2_d0 = grp_swap_conditional_fu_910_b_d0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        nqpqz2_d0 = grp_fmonty_fu_896_z3_d0;
    end else begin
        nqpqz2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state11))) begin
        nqpqz2_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        nqpqz2_we0 = grp_p_memcpy_1_fu_924_dst_we0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        nqpqz2_we0 = grp_swap_conditional_fu_910_b_we0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        nqpqz2_we0 = grp_fmonty_fu_896_z3_we0;
    end else begin
        nqpqz2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        nqpqz_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        nqpqz_address0 = tmp_832_fu_941_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        nqpqz_address0 = grp_p_memcpy_1_fu_924_src_address0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        nqpqz_address0 = grp_p_memcpy_1_fu_924_dst_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        nqpqz_address0 = grp_swap_conditional_fu_917_b_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        nqpqz_address0 = grp_fmonty_fu_896_zprime_address0;
    end else begin
        nqpqz_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4))) begin
        nqpqz_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        nqpqz_ce0 = grp_p_memcpy_1_fu_924_src_ce0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        nqpqz_ce0 = grp_p_memcpy_1_fu_924_dst_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        nqpqz_ce0 = grp_swap_conditional_fu_917_b_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        nqpqz_ce0 = grp_fmonty_fu_896_zprime_ce0;
    end else begin
        nqpqz_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        nqpqz_ce1 = grp_fmonty_fu_896_zprime_ce1;
    end else begin
        nqpqz_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        nqpqz_d0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        nqpqz_d0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        nqpqz_d0 = grp_p_memcpy_1_fu_924_dst_d0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        nqpqz_d0 = grp_swap_conditional_fu_917_b_d0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        nqpqz_d0 = grp_fmonty_fu_896_zprime_d0;
    end else begin
        nqpqz_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state4))) begin
        nqpqz_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        nqpqz_we0 = grp_p_memcpy_1_fu_924_dst_we0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        nqpqz_we0 = grp_swap_conditional_fu_917_b_we0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        nqpqz_we0 = grp_fmonty_fu_896_zprime_we0;
    end else begin
        nqpqz_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        nqx2_address0 = tmp_844_fu_1007_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        nqx2_address0 = grp_p_memcpy_1_fu_924_src_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        nqx2_address0 = grp_p_memcpy_1_fu_924_dst_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        nqx2_address0 = grp_swap_conditional_fu_910_a_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        nqx2_address0 = grp_fmonty_fu_896_x2_address0;
    end else begin
        nqx2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        nqx2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        nqx2_ce0 = grp_p_memcpy_1_fu_924_src_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        nqx2_ce0 = grp_p_memcpy_1_fu_924_dst_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        nqx2_ce0 = grp_swap_conditional_fu_910_a_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        nqx2_ce0 = grp_fmonty_fu_896_x2_ce0;
    end else begin
        nqx2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        nqx2_ce1 = grp_fmonty_fu_896_x2_ce1;
    end else begin
        nqx2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        nqx2_d0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        nqx2_d0 = grp_p_memcpy_1_fu_924_dst_d0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        nqx2_d0 = grp_swap_conditional_fu_910_a_d0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        nqx2_d0 = grp_fmonty_fu_896_x2_d0;
    end else begin
        nqx2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        nqx2_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        nqx2_we0 = grp_p_memcpy_1_fu_924_dst_we0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        nqx2_we0 = grp_swap_conditional_fu_910_a_we0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        nqx2_we0 = grp_fmonty_fu_896_x2_we0;
    end else begin
        nqx2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        nqx2_we1 = grp_fmonty_fu_896_x2_we1;
    end else begin
        nqx2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        nqx_address0 = tmp_i7_fu_1090_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        nqx_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        nqx_address0 = tmp_834_fu_952_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        nqx_address0 = grp_p_memcpy_1_fu_924_src_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        nqx_address0 = grp_p_memcpy_1_fu_924_dst_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        nqx_address0 = grp_swap_conditional_fu_910_a_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        nqx_address0 = grp_fmonty_fu_896_x_address0;
    end else begin
        nqx_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state6))) begin
        nqx_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        nqx_ce0 = grp_p_memcpy_1_fu_924_src_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        nqx_ce0 = grp_p_memcpy_1_fu_924_dst_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        nqx_ce0 = grp_swap_conditional_fu_910_a_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        nqx_ce0 = grp_fmonty_fu_896_x_ce0;
    end else begin
        nqx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        nqx_ce1 = grp_fmonty_fu_896_x_ce1;
    end else begin
        nqx_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        nqx_d0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        nqx_d0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        nqx_d0 = grp_p_memcpy_1_fu_924_dst_d0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        nqx_d0 = grp_swap_conditional_fu_910_a_d0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        nqx_d0 = grp_fmonty_fu_896_x_d0;
    end else begin
        nqx_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state6))) begin
        nqx_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        nqx_we0 = grp_p_memcpy_1_fu_924_dst_we0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        nqx_we0 = grp_swap_conditional_fu_910_a_we0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        nqx_we0 = grp_fmonty_fu_896_x_we0;
    end else begin
        nqx_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        nqx_we1 = grp_fmonty_fu_896_x_we1;
    end else begin
        nqx_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        nqz2_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        nqz2_address0 = tmp_846_fu_1018_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        nqz2_address0 = grp_p_memcpy_1_fu_924_src_address0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        nqz2_address0 = grp_p_memcpy_1_fu_924_dst_address0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        nqz2_address0 = grp_swap_conditional_fu_910_a_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        nqz2_address0 = grp_fmonty_fu_896_z2_address0;
    end else begin
        nqz2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state14))) begin
        nqz2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        nqz2_ce0 = grp_p_memcpy_1_fu_924_src_ce0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        nqz2_ce0 = grp_p_memcpy_1_fu_924_dst_ce0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        nqz2_ce0 = grp_swap_conditional_fu_910_a_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        nqz2_ce0 = grp_fmonty_fu_896_z2_ce0;
    end else begin
        nqz2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        nqz2_ce1 = grp_fmonty_fu_896_z2_ce1;
    end else begin
        nqz2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        nqz2_d0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        nqz2_d0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        nqz2_d0 = grp_p_memcpy_1_fu_924_dst_d0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        nqz2_d0 = grp_swap_conditional_fu_910_a_d0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        nqz2_d0 = grp_fmonty_fu_896_z2_d0;
    end else begin
        nqz2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state14))) begin
        nqz2_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        nqz2_we0 = grp_p_memcpy_1_fu_924_dst_we0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        nqz2_we0 = grp_swap_conditional_fu_910_a_we0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        nqz2_we0 = grp_fmonty_fu_896_z2_we0;
    end else begin
        nqz2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        nqz2_we1 = grp_fmonty_fu_896_z2_we1;
    end else begin
        nqz2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        nqz_address0 = tmp_i6_fu_1101_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        nqz_address0 = tmp_836_fu_963_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        nqz_address0 = grp_p_memcpy_1_fu_924_src_address0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        nqz_address0 = grp_p_memcpy_1_fu_924_dst_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        nqz_address0 = grp_swap_conditional_fu_917_a_address0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        nqz_address0 = grp_fmonty_fu_896_z_address0;
    end else begin
        nqz_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state7))) begin
        nqz_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        nqz_ce0 = grp_p_memcpy_1_fu_924_src_ce0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        nqz_ce0 = grp_p_memcpy_1_fu_924_dst_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        nqz_ce0 = grp_swap_conditional_fu_917_a_ce0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        nqz_ce0 = grp_fmonty_fu_896_z_ce0;
    end else begin
        nqz_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        nqz_ce1 = grp_fmonty_fu_896_z_ce1;
    end else begin
        nqz_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        nqz_d0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        nqz_d0 = grp_p_memcpy_1_fu_924_dst_d0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        nqz_d0 = grp_swap_conditional_fu_917_a_d0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        nqz_d0 = grp_fmonty_fu_896_z_d0;
    end else begin
        nqz_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        nqz_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        nqz_we0 = grp_p_memcpy_1_fu_924_dst_we0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        nqz_we0 = grp_swap_conditional_fu_917_a_we0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        nqz_we0 = grp_fmonty_fu_896_z_we0;
    end else begin
        nqz_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        q_address0 = tmp_i_fu_1035_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        q_address0 = grp_fmonty_fu_896_qmqp_address0;
    end else begin
        q_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        q_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        q_ce0 = grp_fmonty_fu_896_qmqp_ce0;
    end else begin
        q_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        resultx_ce0 = 1'b1;
    end else begin
        resultx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        resultx_we0 = 1'b1;
    end else begin
        resultx_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        resultz_ce0 = 1'b1;
    end else begin
        resultz_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        resultz_we0 = 1'b1;
    end else begin
        resultz_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        t_address0 = tmp_838_fu_974_p1;
    end else if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state40))) begin
        t_address0 = grp_p_memcpy_1_fu_924_src_address0;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state42))) begin
        t_address0 = grp_p_memcpy_1_fu_924_dst_address0;
    end else begin
        t_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        t_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state40))) begin
        t_ce0 = grp_p_memcpy_1_fu_924_src_ce0;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state42))) begin
        t_ce0 = grp_p_memcpy_1_fu_924_dst_ce0;
    end else begin
        t_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        t_d0 = 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state42))) begin
        t_d0 = grp_p_memcpy_1_fu_924_dst_d0;
    end else begin
        t_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        t_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state42))) begin
        t_we0 = grp_p_memcpy_1_fu_924_dst_we0;
    end else begin
        t_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (tmp_s_fu_935_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (tmp_833_fu_946_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (1'd1 == tmp_835_fu_957_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (1'd1 == tmp_837_fu_968_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (1'd1 == tmp_839_fu_979_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (1'd1 == tmp_841_fu_990_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (1'd1 == tmp_843_fu_1001_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (1'd1 == tmp_845_fu_1012_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (1'd1 == tmp_847_fu_1023_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (exitcond_i_fu_1029_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (tmp_848_fu_1045_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & (tmp_851_fu_1062_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((1'b1 == ap_CS_fsm_state20) & (ap_block_state20_on_subcall_done == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((1'b1 == ap_CS_fsm_state22) & (grp_fmonty_fu_896_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((1'b1 == ap_CS_fsm_state24) & (ap_block_state24_on_subcall_done == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((1'b1 == ap_CS_fsm_state26) & (ap_block_state26_on_subcall_done == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((grp_p_memcpy_1_fu_924_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            if (((grp_p_memcpy_1_fu_924_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            if (((grp_p_memcpy_1_fu_924_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            if (((grp_p_memcpy_1_fu_924_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((grp_p_memcpy_1_fu_924_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            if (((grp_p_memcpy_1_fu_924_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            if (((grp_p_memcpy_1_fu_924_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            if (((grp_p_memcpy_1_fu_924_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            if (((grp_p_memcpy_1_fu_924_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state44))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            if (((1'b1 == ap_CS_fsm_state46) & (grp_p_memcpy_1_fu_924_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state47 : begin
            if (((1'b1 == ap_CS_fsm_state47) & (exitcond_i6_fu_1084_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state49 : begin
            if (((1'b1 == ap_CS_fsm_state49) & (exitcond_i3_fu_1095_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state20_on_subcall_done = ((1'b0 == grp_swap_conditional_fu_910_ap_done) | (1'b0 == grp_swap_conditional_fu_917_ap_done));
end

always @ (*) begin
    ap_block_state24_on_subcall_done = ((1'b0 == grp_p_memcpy_1_fu_924_ap_done) | (1'b0 == grp_swap_conditional_fu_910_ap_done));
end

always @ (*) begin
    ap_block_state26_on_subcall_done = ((1'b0 == grp_p_memcpy_1_fu_924_ap_done) | (1'b0 == grp_swap_conditional_fu_910_ap_done));
end

assign byte_1_fu_1078_p2 = byte1_reg_469 << 8'd1;

assign exitcond_i3_fu_1095_p2 = ((reg_489 == 4'd10) ? 1'b1 : 1'b0);

assign exitcond_i6_fu_1084_p2 = ((i_i5_reg_478 == 4'd10) ? 1'b1 : 1'b0);

assign exitcond_i_fu_1029_p2 = ((i_i_reg_436 == 4'd10) ? 1'b1 : 1'b0);

assign extLd_fu_1040_p1 = q_q0;

assign grp_fmonty_fu_896_ap_start = ap_reg_grp_fmonty_fu_896_ap_start;

assign grp_fu_500_p2 = (grp_fu_500_p0 + grp_fu_500_p1);

assign grp_p_memcpy_1_fu_924_ap_start = ap_reg_grp_p_memcpy_1_fu_924_ap_start;

assign grp_swap_conditional_fu_910_ap_start = ap_reg_grp_swap_conditional_fu_910_ap_start;

assign grp_swap_conditional_fu_917_ap_start = ap_reg_grp_swap_conditional_fu_917_ap_start;

assign n_address0 = tmp_850_fu_1057_p1;

assign resultx_address0 = tmp_i7_reg_1176;

assign resultx_d0 = nqx_q0;

assign resultz_address0 = tmp_i6_reg_1189;

assign resultz_d0 = nqz_q0;

assign tmp_832_fu_941_p1 = invdar3_reg_348;

assign tmp_833_fu_946_p2 = ((invdar3_reg_348 == 5'd18) ? 1'b1 : 1'b0);

assign tmp_834_fu_952_p0 = reg_359;

assign tmp_834_fu_952_p1 = tmp_834_fu_952_p0;

assign tmp_835_fu_957_p0 = reg_359;

assign tmp_835_fu_957_p2 = ((tmp_835_fu_957_p0 == 5'd18) ? 1'b1 : 1'b0);

assign tmp_836_fu_963_p1 = invdar9_reg_370;

assign tmp_837_fu_968_p2 = ((invdar9_reg_370 == 5'd18) ? 1'b1 : 1'b0);

assign tmp_838_fu_974_p1 = invdar1_reg_381;

assign tmp_839_fu_979_p2 = ((invdar1_reg_381 == 5'd18) ? 1'b1 : 1'b0);

assign tmp_840_fu_985_p1 = invdar2_reg_392;

assign tmp_841_fu_990_p2 = ((invdar2_reg_392 == 5'd18) ? 1'b1 : 1'b0);

assign tmp_842_fu_996_p1 = reg_403;

assign tmp_843_fu_1001_p2 = ((reg_403 == 5'd18) ? 1'b1 : 1'b0);

assign tmp_844_fu_1007_p1 = invdar5_reg_414;

assign tmp_845_fu_1012_p2 = ((invdar5_reg_414 == 5'd18) ? 1'b1 : 1'b0);

assign tmp_846_fu_1018_p1 = invdar7_reg_425;

assign tmp_847_fu_1023_p2 = ((invdar7_reg_425 == 5'd18) ? 1'b1 : 1'b0);

assign tmp_848_fu_1045_p2 = ((reg_447 == 6'd32) ? 1'b1 : 1'b0);

assign tmp_849_fu_1051_p2 = (6'd31 - reg_447);

assign tmp_850_fu_1057_p1 = tmp_849_fu_1051_p2;

assign tmp_851_fu_1062_p2 = ((j_reg_458 == 4'd8) ? 1'b1 : 1'b0);

assign tmp_fu_930_p1 = invdar_reg_337;

assign tmp_i6_fu_1101_p1 = reg_489;

assign tmp_i7_fu_1090_p1 = i_i5_reg_478;

assign tmp_i_fu_1035_p1 = i_i_reg_436;

assign tmp_s_fu_935_p2 = ((invdar_reg_337 == 5'd18) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    tmp_i_reg_1136[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    byte_1_reg_1168[0] <= 1'b0;
    tmp_i7_reg_1176[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_i6_reg_1189[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //cmult
